--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml SP601_BRD.twx SP601_BRD.ncd -o SP601_BRD.twr SP601_BRD.pcf
-ucf SP601_BRD.ucf

Design file:              SP601_BRD.ncd
Physical constraint file: SP601_BRD.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK_P = PERIOD TIMEGRP "SYSCLK_P" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK_P = PERIOD TIMEGRP "SYSCLK_P" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clocks/u_pll_adv/CLKOUT0
  Logical resource: clocks/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: mcbclk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clocks/u_pll_adv/CLKOUT1
  Logical resource: clocks/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: mcbclk_2x_180
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clocks/u_pll_adv/CLKIN1
  Logical resource: clocks/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clocks/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 125 MHz HIGH 50%;

 345 paths analyzed, 174 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.382ns.
--------------------------------------------------------------------------------

Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP (SLICE_X26Y29.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/ge_rxd_byte_en (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.309ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.318 - 0.356)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/ge_rxd_byte_en to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CQ      Tcko                  0.548   mac/receive/ge_rxd_byte_en
                                                       mac/receive/ge_rxd_byte_en
    SLICE_X32Y22.A1      net (fanout=3)        1.266   mac/receive/ge_rxd_byte_en
    SLICE_X32Y22.A       Tilo                  0.333   mac/receive/SPEED[1]_PWR_120_o_equal_15_o
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X27Y24.D2      net (fanout=2)        1.732   mac/receive/wr_stb
    SLICE_X27Y24.DMUX    Tilo                  0.455   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X26Y29.CE      net (fanout=5)        1.385   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y29.CLK     Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP
    -------------------------------------------------  ---------------------------
    Total                                      6.309ns (1.926ns logic, 4.383ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/fe_rxd_byte_en (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.318 - 0.356)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/fe_rxd_byte_en to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.AQ      Tcko                  0.548   mac/receive/ge_rxd_byte_en
                                                       mac/receive/fe_rxd_byte_en
    SLICE_X32Y22.A3      net (fanout=4)        1.249   mac/receive/fe_rxd_byte_en
    SLICE_X32Y22.A       Tilo                  0.333   mac/receive/SPEED[1]_PWR_120_o_equal_15_o
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X27Y24.D2      net (fanout=2)        1.732   mac/receive/wr_stb
    SLICE_X27Y24.DMUX    Tilo                  0.455   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X26Y29.CE      net (fanout=5)        1.385   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y29.CLK     Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (1.926ns logic, 4.366ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/fe_frame_low (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.062ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.318 - 0.348)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/fe_frame_low to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.AQ      Tcko                  0.548   mac/receive/fe_frame_low
                                                       mac/receive/fe_frame_low
    SLICE_X32Y22.A2      net (fanout=2)        1.019   mac/receive/fe_frame_low
    SLICE_X32Y22.A       Tilo                  0.333   mac/receive/SPEED[1]_PWR_120_o_equal_15_o
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X27Y24.D2      net (fanout=2)        1.732   mac/receive/wr_stb
    SLICE_X27Y24.DMUX    Tilo                  0.455   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X26Y29.CE      net (fanout=5)        1.385   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y29.CLK     Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP
    -------------------------------------------------  ---------------------------
    Total                                      6.062ns (1.926ns logic, 4.136ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP (SLICE_X26Y29.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/ge_rxd_byte_en (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.309ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.318 - 0.356)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/ge_rxd_byte_en to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CQ      Tcko                  0.548   mac/receive/ge_rxd_byte_en
                                                       mac/receive/ge_rxd_byte_en
    SLICE_X32Y22.A1      net (fanout=3)        1.266   mac/receive/ge_rxd_byte_en
    SLICE_X32Y22.A       Tilo                  0.333   mac/receive/SPEED[1]_PWR_120_o_equal_15_o
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X27Y24.D2      net (fanout=2)        1.732   mac/receive/wr_stb
    SLICE_X27Y24.DMUX    Tilo                  0.455   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X26Y29.CE      net (fanout=5)        1.385   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y29.CLK     Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.309ns (1.926ns logic, 4.383ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/fe_rxd_byte_en (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.318 - 0.356)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/fe_rxd_byte_en to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.AQ      Tcko                  0.548   mac/receive/ge_rxd_byte_en
                                                       mac/receive/fe_rxd_byte_en
    SLICE_X32Y22.A3      net (fanout=4)        1.249   mac/receive/fe_rxd_byte_en
    SLICE_X32Y22.A       Tilo                  0.333   mac/receive/SPEED[1]_PWR_120_o_equal_15_o
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X27Y24.D2      net (fanout=2)        1.732   mac/receive/wr_stb
    SLICE_X27Y24.DMUX    Tilo                  0.455   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X26Y29.CE      net (fanout=5)        1.385   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y29.CLK     Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (1.926ns logic, 4.366ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/fe_frame_low (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.062ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.318 - 0.348)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/fe_frame_low to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.AQ      Tcko                  0.548   mac/receive/fe_frame_low
                                                       mac/receive/fe_frame_low
    SLICE_X32Y22.A2      net (fanout=2)        1.019   mac/receive/fe_frame_low
    SLICE_X32Y22.A       Tilo                  0.333   mac/receive/SPEED[1]_PWR_120_o_equal_15_o
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X27Y24.D2      net (fanout=2)        1.732   mac/receive/wr_stb
    SLICE_X27Y24.DMUX    Tilo                  0.455   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X26Y29.CE      net (fanout=5)        1.385   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y29.CLK     Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.062ns (1.926ns logic, 4.136ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP (SLICE_X26Y29.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/ge_rxd_byte_en (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.309ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.318 - 0.356)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/ge_rxd_byte_en to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CQ      Tcko                  0.548   mac/receive/ge_rxd_byte_en
                                                       mac/receive/ge_rxd_byte_en
    SLICE_X32Y22.A1      net (fanout=3)        1.266   mac/receive/ge_rxd_byte_en
    SLICE_X32Y22.A       Tilo                  0.333   mac/receive/SPEED[1]_PWR_120_o_equal_15_o
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X27Y24.D2      net (fanout=2)        1.732   mac/receive/wr_stb
    SLICE_X27Y24.DMUX    Tilo                  0.455   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X26Y29.CE      net (fanout=5)        1.385   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y29.CLK     Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.309ns (1.926ns logic, 4.383ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/fe_rxd_byte_en (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.318 - 0.356)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/fe_rxd_byte_en to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.AQ      Tcko                  0.548   mac/receive/ge_rxd_byte_en
                                                       mac/receive/fe_rxd_byte_en
    SLICE_X32Y22.A3      net (fanout=4)        1.249   mac/receive/fe_rxd_byte_en
    SLICE_X32Y22.A       Tilo                  0.333   mac/receive/SPEED[1]_PWR_120_o_equal_15_o
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X27Y24.D2      net (fanout=2)        1.732   mac/receive/wr_stb
    SLICE_X27Y24.DMUX    Tilo                  0.455   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X26Y29.CE      net (fanout=5)        1.385   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y29.CLK     Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (1.926ns logic, 4.366ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/fe_frame_low (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.062ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.318 - 0.348)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/fe_frame_low to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.AQ      Tcko                  0.548   mac/receive/fe_frame_low
                                                       mac/receive/fe_frame_low
    SLICE_X32Y22.A2      net (fanout=2)        1.019   mac/receive/fe_frame_low
    SLICE_X32Y22.A       Tilo                  0.333   mac/receive/SPEED[1]_PWR_120_o_equal_15_o
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X27Y24.D2      net (fanout=2)        1.732   mac/receive/wr_stb
    SLICE_X27Y24.DMUX    Tilo                  0.455   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X26Y29.CE      net (fanout=5)        1.385   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y29.CLK     Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP
    -------------------------------------------------  ---------------------------
    Total                                      6.062ns (1.926ns logic, 4.136ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X24Y27.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125_rx rising at 8.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.CQ      Tcko                  0.200   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    SLICE_X24Y27.C5      net (fanout=1)        0.065   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>
    SLICE_X24Y27.CLK     Tah         (-Th)    -0.121   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>_rt
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.321ns logic, 0.065ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1 (SLICE_X24Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125_rx rising at 8.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.BQ      Tcko                  0.200   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    SLICE_X24Y27.B5      net (fanout=1)        0.075   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>
    SLICE_X24Y27.CLK     Tah         (-Th)    -0.121   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>_rt
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X26Y28.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         clk125_rx rising at 8.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1 to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.BQ      Tcko                  0.234   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1
    SLICE_X26Y28.D2      net (fanout=4)        0.483   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<1>
    SLICE_X26Y28.CLK     Tah         (-Th)     0.295   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<5>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (-0.061ns logic, 0.483ns route)
                                                       (-14.5% logic, 114.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clocks/bufg_gmii_rx_clk/I0
  Logical resource: clocks/bufg_gmii_rx_clk/I0
  Location pin: BUFGMUX_X3Y6.I0
  Clock network: clocks/CLK125_RX_int
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.000ns (500.000MHz) (Tbufper_I)
  Physical resource: clocks/bufio_gmii_rx_clk/I
  Logical resource: clocks/bufio_gmii_rx_clk/I
  Location pin: BUFIO2_X3Y13.I
  Clock network: clocks/CLK125_RX_int
--------------------------------------------------------------------------------
Slack: 6.236ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.764ns (566.893MHz) (Tcp)
  Physical resource: mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<5>/CLK
  Logical resource: mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X26Y28.CLK
  Clock network: clk125_rx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_calib_clk_bufg_in = PERIOD TIMEGRP 
"clocks_calib_clk_bufg_in"         TS_SYSCLK_P / 0.25 HIGH 50%;

 4356 paths analyzed, 662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.344ns.
--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/cpu/zero_flag_flop (SLICE_X32Y11.A2), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.221ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.456 - 0.480)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA4    Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X30Y11.B2      net (fanout=6)        2.213   mac/eth_ctrl/instruction<4>
    SLICE_X30Y11.BMUX    Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X31Y12.C1      net (fanout=1)        0.941   mac/eth_ctrl/cpu/sy<6>
    SLICE_X31Y12.CMUX    Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X35Y12.D3      net (fanout=3)        1.572   mac/eth_ctrl/adr<6>
    SLICE_X35Y12.D       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X35Y12.C6      net (fanout=1)        0.147   N349
    SLICE_X35Y12.C       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X33Y10.A4      net (fanout=3)        1.092   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X33Y10.A       Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<0>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X33Y10.B6      net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X33Y10.B       Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<0>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X32Y11.A2      net (fanout=3)        0.917   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X32Y11.CLK     Tas                   1.015   mac/eth_ctrl/cpu/zero_flag
                                                       mac/eth_ctrl/cpu/low_zero_lut
                                                       mac/eth_ctrl/cpu/zero_xor
                                                       mac/eth_ctrl/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.221ns (6.192ns logic, 7.029ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.161ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.456 - 0.480)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA4    Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X30Y11.A2      net (fanout=6)        2.398   mac/eth_ctrl/instruction<4>
    SLICE_X30Y11.A       Tilo                  0.373   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_5/DP
    SLICE_X33Y13.D3      net (fanout=1)        1.532   mac/eth_ctrl/cpu/sy<5>
    SLICE_X33Y13.D       Tilo                  0.341   mac/eth_ctrl/cpu/logical_result<5>
                                                       mac/eth_ctrl/cpu/operand_select_mux_5
    SLICE_X35Y12.D6      net (fanout=11)       0.935   mac/eth_ctrl/adr<5>
    SLICE_X35Y12.D       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X35Y12.C6      net (fanout=1)        0.147   N349
    SLICE_X35Y12.C       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X33Y10.A4      net (fanout=3)        1.092   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X33Y10.A       Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<0>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X33Y10.B6      net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X33Y10.B       Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<0>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X32Y11.A2      net (fanout=3)        0.917   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X32Y11.CLK     Tas                   1.015   mac/eth_ctrl/cpu/zero_flag
                                                       mac/eth_ctrl/cpu/low_zero_lut
                                                       mac/eth_ctrl/cpu/zero_xor
                                                       mac/eth_ctrl/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.161ns (5.993ns logic, 7.168ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.108ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.456 - 0.480)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA5    Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X30Y11.B3      net (fanout=6)        2.100   mac/eth_ctrl/instruction<5>
    SLICE_X30Y11.BMUX    Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X31Y12.C1      net (fanout=1)        0.941   mac/eth_ctrl/cpu/sy<6>
    SLICE_X31Y12.CMUX    Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X35Y12.D3      net (fanout=3)        1.572   mac/eth_ctrl/adr<6>
    SLICE_X35Y12.D       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X35Y12.C6      net (fanout=1)        0.147   N349
    SLICE_X35Y12.C       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X33Y10.A4      net (fanout=3)        1.092   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X33Y10.A       Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<0>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X33Y10.B6      net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X33Y10.B       Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<0>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X32Y11.A2      net (fanout=3)        0.917   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X32Y11.CLK     Tas                   1.015   mac/eth_ctrl/cpu/zero_flag
                                                       mac/eth_ctrl/cpu/low_zero_lut
                                                       mac/eth_ctrl/cpu/zero_xor
                                                       mac/eth_ctrl/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.108ns (6.192ns logic, 6.916ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/E_LINK_SPEED_0 (SLICE_X30Y12.CE), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/E_LINK_SPEED_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.578ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.455 - 0.480)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/E_LINK_SPEED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA4    Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X30Y11.B2      net (fanout=6)        2.213   mac/eth_ctrl/instruction<4>
    SLICE_X30Y11.BMUX    Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X31Y12.C1      net (fanout=1)        0.941   mac/eth_ctrl/cpu/sy<6>
    SLICE_X31Y12.CMUX    Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X35Y12.D3      net (fanout=3)        1.572   mac/eth_ctrl/adr<6>
    SLICE_X35Y12.D       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X35Y12.C6      net (fanout=1)        0.147   N349
    SLICE_X35Y12.C       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X36Y15.A1      net (fanout=3)        1.268   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X36Y15.A       Tilo                  0.333   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
                                                       mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o1
    SLICE_X30Y12.CE      net (fanout=1)        1.133   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
    SLICE_X30Y12.CLK     Tceck                 0.476   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/E_LINK_SPEED_0
    -------------------------------------------------  ---------------------------
    Total                                     12.578ns (5.304ns logic, 7.274ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/E_LINK_SPEED_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.518ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.455 - 0.480)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/E_LINK_SPEED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA4    Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X30Y11.A2      net (fanout=6)        2.398   mac/eth_ctrl/instruction<4>
    SLICE_X30Y11.A       Tilo                  0.373   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_5/DP
    SLICE_X33Y13.D3      net (fanout=1)        1.532   mac/eth_ctrl/cpu/sy<5>
    SLICE_X33Y13.D       Tilo                  0.341   mac/eth_ctrl/cpu/logical_result<5>
                                                       mac/eth_ctrl/cpu/operand_select_mux_5
    SLICE_X35Y12.D6      net (fanout=11)       0.935   mac/eth_ctrl/adr<5>
    SLICE_X35Y12.D       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X35Y12.C6      net (fanout=1)        0.147   N349
    SLICE_X35Y12.C       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X36Y15.A1      net (fanout=3)        1.268   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X36Y15.A       Tilo                  0.333   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
                                                       mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o1
    SLICE_X30Y12.CE      net (fanout=1)        1.133   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
    SLICE_X30Y12.CLK     Tceck                 0.476   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/E_LINK_SPEED_0
    -------------------------------------------------  ---------------------------
    Total                                     12.518ns (5.105ns logic, 7.413ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/E_LINK_SPEED_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.465ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.455 - 0.480)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/E_LINK_SPEED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA5    Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X30Y11.B3      net (fanout=6)        2.100   mac/eth_ctrl/instruction<5>
    SLICE_X30Y11.BMUX    Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X31Y12.C1      net (fanout=1)        0.941   mac/eth_ctrl/cpu/sy<6>
    SLICE_X31Y12.CMUX    Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X35Y12.D3      net (fanout=3)        1.572   mac/eth_ctrl/adr<6>
    SLICE_X35Y12.D       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X35Y12.C6      net (fanout=1)        0.147   N349
    SLICE_X35Y12.C       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X36Y15.A1      net (fanout=3)        1.268   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X36Y15.A       Tilo                  0.333   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
                                                       mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o1
    SLICE_X30Y12.CE      net (fanout=1)        1.133   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
    SLICE_X30Y12.CLK     Tceck                 0.476   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/E_LINK_SPEED_0
    -------------------------------------------------  ---------------------------
    Total                                     12.465ns (5.304ns logic, 7.161ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/E_LINK_SPEED_1 (SLICE_X30Y12.CE), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/E_LINK_SPEED_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.569ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.455 - 0.480)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/E_LINK_SPEED_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA4    Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X30Y11.B2      net (fanout=6)        2.213   mac/eth_ctrl/instruction<4>
    SLICE_X30Y11.BMUX    Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X31Y12.C1      net (fanout=1)        0.941   mac/eth_ctrl/cpu/sy<6>
    SLICE_X31Y12.CMUX    Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X35Y12.D3      net (fanout=3)        1.572   mac/eth_ctrl/adr<6>
    SLICE_X35Y12.D       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X35Y12.C6      net (fanout=1)        0.147   N349
    SLICE_X35Y12.C       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X36Y15.A1      net (fanout=3)        1.268   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X36Y15.A       Tilo                  0.333   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
                                                       mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o1
    SLICE_X30Y12.CE      net (fanout=1)        1.133   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
    SLICE_X30Y12.CLK     Tceck                 0.467   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/E_LINK_SPEED_1
    -------------------------------------------------  ---------------------------
    Total                                     12.569ns (5.295ns logic, 7.274ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/E_LINK_SPEED_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.509ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.455 - 0.480)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/E_LINK_SPEED_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA4    Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X30Y11.A2      net (fanout=6)        2.398   mac/eth_ctrl/instruction<4>
    SLICE_X30Y11.A       Tilo                  0.373   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_5/DP
    SLICE_X33Y13.D3      net (fanout=1)        1.532   mac/eth_ctrl/cpu/sy<5>
    SLICE_X33Y13.D       Tilo                  0.341   mac/eth_ctrl/cpu/logical_result<5>
                                                       mac/eth_ctrl/cpu/operand_select_mux_5
    SLICE_X35Y12.D6      net (fanout=11)       0.935   mac/eth_ctrl/adr<5>
    SLICE_X35Y12.D       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X35Y12.C6      net (fanout=1)        0.147   N349
    SLICE_X35Y12.C       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X36Y15.A1      net (fanout=3)        1.268   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X36Y15.A       Tilo                  0.333   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
                                                       mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o1
    SLICE_X30Y12.CE      net (fanout=1)        1.133   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
    SLICE_X30Y12.CLK     Tceck                 0.467   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/E_LINK_SPEED_1
    -------------------------------------------------  ---------------------------
    Total                                     12.509ns (5.096ns logic, 7.413ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/E_LINK_SPEED_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.456ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.455 - 0.480)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/E_LINK_SPEED_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA5    Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X30Y11.B3      net (fanout=6)        2.100   mac/eth_ctrl/instruction<5>
    SLICE_X30Y11.BMUX    Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X31Y12.C1      net (fanout=1)        0.941   mac/eth_ctrl/cpu/sy<6>
    SLICE_X31Y12.CMUX    Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X35Y12.D3      net (fanout=3)        1.572   mac/eth_ctrl/adr<6>
    SLICE_X35Y12.D       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X35Y12.C6      net (fanout=1)        0.147   N349
    SLICE_X35Y12.C       Tilo                  0.341   mac/eth_ctrl/cpu/sel_group
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X36Y15.A1      net (fanout=3)        1.268   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X36Y15.A       Tilo                  0.333   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
                                                       mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o1
    SLICE_X30Y12.CE      net (fanout=1)        1.133   mac/eth_ctrl/adr[7]_wr_strobe_AND_693_o
    SLICE_X30Y12.CLK     Tceck                 0.467   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/E_LINK_SPEED_1
    -------------------------------------------------  ---------------------------
    Total                                     12.456ns (5.295ns logic, 7.161ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_calib_clk_bufg_in = PERIOD TIMEGRP "clocks_calib_clk_bufg_in"
        TS_SYSCLK_P / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/cpu/stack_bit_6 (SLICE_X34Y21.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/eth_ctrl/cpu/pc_loop_register_bit_6 (FF)
  Destination:          mac/eth_ctrl/cpu/stack_bit_6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.121 - 0.118)
  Source Clock:         calib_clk rising at 20.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/eth_ctrl/cpu/pc_loop_register_bit_6 to mac/eth_ctrl/cpu/stack_bit_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y21.DQ      Tcko                  0.198   mac/eth_ctrl/instruction_address<6>
                                                       mac/eth_ctrl/cpu/pc_loop_register_bit_6
    SLICE_X34Y21.CI      net (fanout=4)        0.151   mac/eth_ctrl/instruction_address<6>
    SLICE_X34Y21.CLK     Tdh         (-Th)    -0.024   mac/eth_ctrl/cpu/stack_pop_data<7>
                                                       mac/eth_ctrl/cpu/stack_bit_6
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.222ns logic, 0.151ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/cpu/stack_bit_1 (SLICE_X34Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/eth_ctrl/cpu/pc_loop_register_bit_1 (FF)
  Destination:          mac/eth_ctrl/cpu/stack_bit_1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.121 - 0.118)
  Source Clock:         calib_clk rising at 20.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/eth_ctrl/cpu/pc_loop_register_bit_1 to mac/eth_ctrl/cpu/stack_bit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y21.AMUX    Tshcko                0.244   mac/eth_ctrl/instruction_address<6>
                                                       mac/eth_ctrl/cpu/pc_loop_register_bit_1
    SLICE_X34Y21.BX      net (fanout=4)        0.267   mac/eth_ctrl/instruction_address<1>
    SLICE_X34Y21.CLK     Tdh         (-Th)     0.111   mac/eth_ctrl/cpu/stack_pop_data<7>
                                                       mac/eth_ctrl/cpu/stack_bit_1
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.133ns logic, 0.267ns route)
                                                       (33.3% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/cpu/stack_bit_5 (SLICE_X34Y21.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/eth_ctrl/cpu/pc_loop_register_bit_5 (FF)
  Destination:          mac/eth_ctrl/cpu/stack_bit_5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.121 - 0.118)
  Source Clock:         calib_clk rising at 20.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/eth_ctrl/cpu/pc_loop_register_bit_5 to mac/eth_ctrl/cpu/stack_bit_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y21.CMUX    Tshcko                0.244   mac/eth_ctrl/instruction_address<6>
                                                       mac/eth_ctrl/cpu/pc_loop_register_bit_5
    SLICE_X34Y21.BI      net (fanout=4)        0.173   mac/eth_ctrl/instruction_address<5>
    SLICE_X34Y21.CLK     Tdh         (-Th)     0.000   mac/eth_ctrl/cpu/stack_pop_data<7>
                                                       mac/eth_ctrl/cpu/stack_bit_5
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.244ns logic, 0.173ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_calib_clk_bufg_in = PERIOD TIMEGRP "clocks_calib_clk_bufg_in"
        TS_SYSCLK_P / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.155ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: mac/eth_ctrl/prog/rom/CLKA
  Logical resource: mac/eth_ctrl/prog/rom/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: calib_clk
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clocks/calib_clk_bufg/I0
  Logical resource: clocks/calib_clk_bufg/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clocks/calib_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 18.236ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.764ns (566.893MHz) (Tcp)
  Physical resource: mac/eth_ctrl/cpu/store_data<3>/CLK
  Logical resource: mac/eth_ctrl/cpu/memory_bit_0/CLK
  Location pin: SLICE_X30Y10.CLK
  Clock network: calib_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_xclk125_tx = PERIOD TIMEGRP "clocks_xclk125_tx" 
TS_SYSCLK_P / 0.625         HIGH 50%;

 8633 paths analyzed, 2387 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.698ns.
--------------------------------------------------------------------------------

Paths for end point eth_pkt_engine/CTRL_COEFF_84 (SLICE_X35Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_pkt_fifo/out_dat_4 (FF)
  Destination:          eth_pkt_engine/CTRL_COEFF_84 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.545 - 0.574)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_pkt_fifo/out_dat_4 to eth_pkt_engine/CTRL_COEFF_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.AQ       Tcko                  0.548   rx_pkt_fifo/out_dat<7>
                                                       rx_pkt_fifo/out_dat_4
    SLICE_X35Y54.AX      net (fanout=44)       6.872   rx_pkt_fifo/out_dat<4>
    SLICE_X35Y54.CLK     Tdick                 0.164   eth_pkt_engine/CTRL_COEFF<87>
                                                       eth_pkt_engine/CTRL_COEFF_84
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (0.712ns logic, 6.872ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point eth_pkt_engine/CTRL_COEFF_298 (SLICE_X5Y5.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/opcode_is_control (FF)
  Destination:          eth_pkt_engine/CTRL_COEFF_298 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.449 - 0.447)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/opcode_is_control to eth_pkt_engine/CTRL_COEFF_298
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.553   eth_pkt_engine/opcode_is_control
                                                       eth_pkt_engine/opcode_is_control
    SLICE_X13Y12.D2      net (fanout=26)       4.532   eth_pkt_engine/opcode_is_control
    SLICE_X13Y12.D       Tilo                  0.341   eth_pkt_engine/_n2615_inv
                                                       eth_pkt_engine/_n2615_inv1
    SLICE_X5Y5.CE        net (fanout=1)        1.612   eth_pkt_engine/_n2615_inv
    SLICE_X5Y5.CLK       Tceck                 0.548   eth_pkt_engine/CTRL_COEFF<299>
                                                       eth_pkt_engine/CTRL_COEFF_298
    -------------------------------------------------  ---------------------------
    Total                                      7.586ns (1.442ns logic, 6.144ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_pkt_fifo/out_cke (FF)
  Destination:          eth_pkt_engine/CTRL_COEFF_298 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.798ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.449 - 0.450)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_pkt_fifo/out_cke to eth_pkt_engine/CTRL_COEFF_298
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.548   rx_pkt_fifo/out_cke
                                                       rx_pkt_fifo/out_cke
    SLICE_X13Y12.D5      net (fanout=45)       2.749   rx_pkt_fifo/out_cke
    SLICE_X13Y12.D       Tilo                  0.341   eth_pkt_engine/_n2615_inv
                                                       eth_pkt_engine/_n2615_inv1
    SLICE_X5Y5.CE        net (fanout=1)        1.612   eth_pkt_engine/_n2615_inv
    SLICE_X5Y5.CLK       Tceck                 0.548   eth_pkt_engine/CTRL_COEFF<299>
                                                       eth_pkt_engine/CTRL_COEFF_298
    -------------------------------------------------  ---------------------------
    Total                                      5.798ns (1.437ns logic, 4.361ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/pyld_byte_en_19 (FF)
  Destination:          eth_pkt_engine/CTRL_COEFF_298 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.329 - 0.325)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/pyld_byte_en_19 to eth_pkt_engine/CTRL_COEFF_298
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.548   eth_pkt_engine/pyld_byte_en<20>
                                                       eth_pkt_engine/pyld_byte_en_19
    SLICE_X13Y12.D1      net (fanout=2)        0.975   eth_pkt_engine/pyld_byte_en<19>
    SLICE_X13Y12.D       Tilo                  0.341   eth_pkt_engine/_n2615_inv
                                                       eth_pkt_engine/_n2615_inv1
    SLICE_X5Y5.CE        net (fanout=1)        1.612   eth_pkt_engine/_n2615_inv
    SLICE_X5Y5.CLK       Tceck                 0.548   eth_pkt_engine/CTRL_COEFF<299>
                                                       eth_pkt_engine/CTRL_COEFF_298
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (1.437ns logic, 2.587ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point eth_pkt_engine/CTRL_COEFF_297 (SLICE_X5Y5.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/opcode_is_control (FF)
  Destination:          eth_pkt_engine/CTRL_COEFF_297 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.449 - 0.447)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/opcode_is_control to eth_pkt_engine/CTRL_COEFF_297
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.553   eth_pkt_engine/opcode_is_control
                                                       eth_pkt_engine/opcode_is_control
    SLICE_X13Y12.D2      net (fanout=26)       4.532   eth_pkt_engine/opcode_is_control
    SLICE_X13Y12.D       Tilo                  0.341   eth_pkt_engine/_n2615_inv
                                                       eth_pkt_engine/_n2615_inv1
    SLICE_X5Y5.CE        net (fanout=1)        1.612   eth_pkt_engine/_n2615_inv
    SLICE_X5Y5.CLK       Tceck                 0.545   eth_pkt_engine/CTRL_COEFF<299>
                                                       eth_pkt_engine/CTRL_COEFF_297
    -------------------------------------------------  ---------------------------
    Total                                      7.583ns (1.439ns logic, 6.144ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_pkt_fifo/out_cke (FF)
  Destination:          eth_pkt_engine/CTRL_COEFF_297 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.795ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.449 - 0.450)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_pkt_fifo/out_cke to eth_pkt_engine/CTRL_COEFF_297
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.548   rx_pkt_fifo/out_cke
                                                       rx_pkt_fifo/out_cke
    SLICE_X13Y12.D5      net (fanout=45)       2.749   rx_pkt_fifo/out_cke
    SLICE_X13Y12.D       Tilo                  0.341   eth_pkt_engine/_n2615_inv
                                                       eth_pkt_engine/_n2615_inv1
    SLICE_X5Y5.CE        net (fanout=1)        1.612   eth_pkt_engine/_n2615_inv
    SLICE_X5Y5.CLK       Tceck                 0.545   eth_pkt_engine/CTRL_COEFF<299>
                                                       eth_pkt_engine/CTRL_COEFF_297
    -------------------------------------------------  ---------------------------
    Total                                      5.795ns (1.434ns logic, 4.361ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/pyld_byte_en_19 (FF)
  Destination:          eth_pkt_engine/CTRL_COEFF_297 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.329 - 0.325)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/pyld_byte_en_19 to eth_pkt_engine/CTRL_COEFF_297
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.548   eth_pkt_engine/pyld_byte_en<20>
                                                       eth_pkt_engine/pyld_byte_en_19
    SLICE_X13Y12.D1      net (fanout=2)        0.975   eth_pkt_engine/pyld_byte_en<19>
    SLICE_X13Y12.D       Tilo                  0.341   eth_pkt_engine/_n2615_inv
                                                       eth_pkt_engine/_n2615_inv1
    SLICE_X5Y5.CE        net (fanout=1)        1.612   eth_pkt_engine/_n2615_inv
    SLICE_X5Y5.CLK       Tceck                 0.545   eth_pkt_engine/CTRL_COEFF<299>
                                                       eth_pkt_engine/CTRL_COEFF_297
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.434ns logic, 2.587ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_xclk125_tx = PERIOD TIMEGRP "clocks_xclk125_tx" TS_SYSCLK_P / 0.625
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth_pkt_engine/ETH_WR_PIX_8 (FF)
  Destination:          fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.167 - 0.161)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth_pkt_engine/ETH_WR_PIX_8 to fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y15.AQ       Tcko                  0.200   eth_pkt_engine/ETH_WR_PIX<11>
                                                       eth_pkt_engine/ETH_WR_PIX_8
    MCB_X0Y1.P2WRDATA8   net (fanout=2)        0.139   eth_pkt_engine/ETH_WR_PIX<8>
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.245ns logic, 0.139ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth_pkt_engine/ETH_WR_PIX_10 (FF)
  Destination:          fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.167 - 0.161)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth_pkt_engine/ETH_WR_PIX_10 to fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y15.CQ       Tcko                  0.200   eth_pkt_engine/ETH_WR_PIX<11>
                                                       eth_pkt_engine/ETH_WR_PIX_10
    MCB_X0Y1.P2WRDATA10  net (fanout=2)        0.141   eth_pkt_engine/ETH_WR_PIX<10>
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.245ns logic, 0.141ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5CMDRA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb/eth_rd_cmd_addr_15 (FF)
  Destination:          fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.118 - 0.114)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb/eth_rd_cmd_addr_15 to fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.200   fb/eth_rd_cmd_addr<17>
                                                       fb/eth_rd_cmd_addr_15
    MCB_X0Y1.P5CMDRA1    net (fanout=1)        0.163   fb/eth_rd_cmd_addr<15>
    MCB_X0Y1.P5CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.229ns logic, 0.163ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_xclk125_tx = PERIOD TIMEGRP "clocks_xclk125_tx" TS_SYSCLK_P / 0.625
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.155ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: rx_pkt_fifo/ram/CLKA
  Logical resource: rx_pkt_fifo/ram/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.155ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: rx_pkt_fifo/ram/CLKB
  Logical resource: rx_pkt_fifo/ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clocks/bufg125_tx/I0
  Logical resource: clocks/bufg125_tx/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clocks/xclk125_tx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_proc_clk_bufg_in = PERIOD TIMEGRP 
"clocks_proc_clk_bufg_in"         TS_SYSCLK_P / 0.3125 HIGH 50%;

 1045389 paths analyzed, 7624 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.498ns.
--------------------------------------------------------------------------------

Paths for end point proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP48_X0Y11.PCIN0), 768 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_13 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.448 - 0.444)
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_13 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.BQ      Tcko                  0.548   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_13
    DSP48_X0Y9.A13       net (fanout=2)        1.923   proc/fir2d_size_x<13>
    DSP48_X0Y9.PCOUT9    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.078   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9
    DSP48_X0Y10.PCOUT0   Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y11.PCIN0    net (fanout=1)        0.002   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_0
    DSP48_X0Y11.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (11.403ns logic, 2.003ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_14 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.448 - 0.444)
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_14 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.CQ      Tcko                  0.548   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_14
    DSP48_X0Y9.A14       net (fanout=2)        1.923   proc/fir2d_size_x<14>
    DSP48_X0Y9.PCOUT9    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.078   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9
    DSP48_X0Y10.PCOUT0   Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y11.PCIN0    net (fanout=1)        0.002   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_0
    DSP48_X0Y11.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (11.403ns logic, 2.003ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_14 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.448 - 0.444)
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_14 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.CQ      Tcko                  0.548   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_14
    DSP48_X0Y9.A14       net (fanout=2)        1.923   proc/fir2d_size_x<14>
    DSP48_X0Y9.PCOUT0    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y10.PCIN0    net (fanout=1)        0.078   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_0
    DSP48_X0Y10.PCOUT0   Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y11.PCIN0    net (fanout=1)        0.002   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_0
    DSP48_X0Y11.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (11.403ns logic, 2.003ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP48_X0Y11.PCIN1), 768 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_13 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.448 - 0.444)
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_13 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.BQ      Tcko                  0.548   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_13
    DSP48_X0Y9.A13       net (fanout=2)        1.923   proc/fir2d_size_x<13>
    DSP48_X0Y9.PCOUT9    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.078   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9
    DSP48_X0Y10.PCOUT1   Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y11.PCIN1    net (fanout=1)        0.002   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_1
    DSP48_X0Y11.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (11.403ns logic, 2.003ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_14 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.448 - 0.444)
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_14 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.CQ      Tcko                  0.548   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_14
    DSP48_X0Y9.A14       net (fanout=2)        1.923   proc/fir2d_size_x<14>
    DSP48_X0Y9.PCOUT9    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.078   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9
    DSP48_X0Y10.PCOUT1   Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y11.PCIN1    net (fanout=1)        0.002   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_1
    DSP48_X0Y11.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (11.403ns logic, 2.003ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_14 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.448 - 0.444)
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_14 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.CQ      Tcko                  0.548   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_14
    DSP48_X0Y9.A14       net (fanout=2)        1.923   proc/fir2d_size_x<14>
    DSP48_X0Y9.PCOUT0    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y10.PCIN0    net (fanout=1)        0.078   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_0
    DSP48_X0Y10.PCOUT1   Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y11.PCIN1    net (fanout=1)        0.002   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_1
    DSP48_X0Y11.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (11.403ns logic, 2.003ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP48_X0Y11.PCIN10), 768 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_13 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.448 - 0.444)
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_13 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.BQ      Tcko                  0.548   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_13
    DSP48_X0Y9.A13       net (fanout=2)        1.923   proc/fir2d_size_x<13>
    DSP48_X0Y9.PCOUT9    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.078   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9
    DSP48_X0Y10.PCOUT10  Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y11.PCIN10   net (fanout=1)        0.002   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_10
    DSP48_X0Y11.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (11.403ns logic, 2.003ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_14 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.448 - 0.444)
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_14 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.CQ      Tcko                  0.548   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_14
    DSP48_X0Y9.A14       net (fanout=2)        1.923   proc/fir2d_size_x<14>
    DSP48_X0Y9.PCOUT9    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.078   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9
    DSP48_X0Y10.PCOUT10  Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y11.PCIN10   net (fanout=1)        0.002   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_10
    DSP48_X0Y11.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (11.403ns logic, 2.003ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_14 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.448 - 0.444)
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_14 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.CQ      Tcko                  0.548   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_14
    DSP48_X0Y9.A14       net (fanout=2)        1.923   proc/fir2d_size_x<14>
    DSP48_X0Y9.PCOUT0    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y10.PCIN0    net (fanout=1)        0.078   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_0
    DSP48_X0Y10.PCOUT10  Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y11.PCIN10   net (fanout=1)        0.002   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_10
    DSP48_X0Y11.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (11.403ns logic, 2.003ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_proc_clk_bufg_in = PERIOD TIMEGRP "clocks_proc_clk_bufg_in"
        TS_SYSCLK_P / 0.3125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point proc/fir2d/b_adj_d3/Mram_ram4 (RAMB16_X0Y14.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               proc/fir2d/b_adj_d3/adr_8 (FF)
  Destination:          proc/fir2d/b_adj_d3/Mram_ram4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.122 - 0.121)
  Source Clock:         proc_clk rising at 16.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: proc/fir2d/b_adj_d3/adr_8 to proc/fir2d/b_adj_d3/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y29.AQ       Tcko                  0.198   proc/fir2d/b_adj_d3/adr<15>
                                                       proc/fir2d/b_adj_d3/adr_8
    RAMB16_X0Y14.ADDRA9  net (fanout=6)        0.154   proc/fir2d/b_adj_d3/adr<8>
    RAMB16_X0Y14.CLKA    Trckc_ADDRA (-Th)     0.066   proc/fir2d/b_adj_d3/Mram_ram4
                                                       proc/fir2d/b_adj_d3/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.132ns logic, 0.154ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point proc/invgamma/gammalutH (RAMB16_X1Y2.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               proc/fir2d/DOUT_2 (FF)
  Destination:          proc/invgamma/gammalutH (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.118 - 0.108)
  Source Clock:         proc_clk rising at 16.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: proc/fir2d/DOUT_2 to proc/invgamma/gammalutH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.CQ       Tcko                  0.198   proc/fir2d/DOUT<3>
                                                       proc/fir2d/DOUT_2
    RAMB16_X1Y2.ADDRA5   net (fanout=2)        0.172   proc/fir2d/DOUT<2>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   proc/invgamma/gammalutH
                                                       proc/invgamma/gammalutH
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.132ns logic, 0.172ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point proc/invgamma/gammalutH (RAMB16_X1Y2.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               proc/fir2d/DOUT_3 (FF)
  Destination:          proc/invgamma/gammalutH (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.118 - 0.108)
  Source Clock:         proc_clk rising at 16.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: proc/fir2d/DOUT_3 to proc/invgamma/gammalutH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.DQ       Tcko                  0.198   proc/fir2d/DOUT<3>
                                                       proc/fir2d/DOUT_3
    RAMB16_X1Y2.ADDRA6   net (fanout=2)        0.172   proc/fir2d/DOUT<3>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   proc/invgamma/gammalutH
                                                       proc/invgamma/gammalutH
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.132ns logic, 0.172ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_proc_clk_bufg_in = PERIOD TIMEGRP "clocks_proc_clk_bufg_in"
        TS_SYSCLK_P / 0.3125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.155ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: proc/fir2d/b_adj_d4/Mram_ram3/CLKA
  Logical resource: proc/fir2d/b_adj_d4/Mram_ram3/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: proc_clk
--------------------------------------------------------------------------------
Slack: 12.155ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: proc/fir2d/b_adj_d4/Mram_ram4/CLKA
  Logical resource: proc/fir2d/b_adj_d4/Mram_ram4/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: proc_clk
--------------------------------------------------------------------------------
Slack: 12.155ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: proc/fir2d/b_adj_d4/Mram_ram5/CLKA
  Logical resource: proc/fir2d/b_adj_d4/Mram_ram5/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: proc_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk20_bufg_in = PERIOD TIMEGRP 
"clocks_clk20_bufg_in" TS_SYSCLK_P /         0.05 HIGH 50%;

 138 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  87.450ns.
--------------------------------------------------------------------------------

Paths for end point s6multiboot/cnt_3 (SLICE_X31Y2.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reboot_go (FF)
  Destination:          s6multiboot/cnt_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (1.630 - 1.943)
  Source Clock:         clk125 rising at 96.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reboot_go to s6multiboot/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.AQ       Tcko                  0.553   reboot_go
                                                       reboot_go
    SLICE_X31Y2.D4       net (fanout=6)        1.875   reboot_go
    SLICE_X31Y2.CLK      Tas                   0.505   s6multiboot/cnt<3>
                                                       s6multiboot/cnt_3_glue_rst
                                                       s6multiboot/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (1.058ns logic, 1.875ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point s6multiboot/cnt_2 (SLICE_X31Y2.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reboot_go (FF)
  Destination:          s6multiboot/cnt_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.804ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (1.630 - 1.943)
  Source Clock:         clk125 rising at 96.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reboot_go to s6multiboot/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.AQ       Tcko                  0.553   reboot_go
                                                       reboot_go
    SLICE_X31Y2.C5       net (fanout=6)        1.746   reboot_go
    SLICE_X31Y2.CLK      Tas                   0.505   s6multiboot/cnt<3>
                                                       s6multiboot/cnt_2_glue_rst
                                                       s6multiboot/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (1.058ns logic, 1.746ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point s6multiboot/cnt_0 (SLICE_X31Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reboot_go (FF)
  Destination:          s6multiboot/cnt_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.413ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (1.630 - 1.943)
  Source Clock:         clk125 rising at 96.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reboot_go to s6multiboot/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.AQ       Tcko                  0.553   reboot_go
                                                       reboot_go
    SLICE_X31Y2.A6       net (fanout=6)        1.355   reboot_go
    SLICE_X31Y2.CLK      Tas                   0.505   s6multiboot/cnt<3>
                                                       s6multiboot/cnt_0_glue_rst
                                                       s6multiboot/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.413ns (1.058ns logic, 1.355ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk20_bufg_in = PERIOD TIMEGRP "clocks_clk20_bufg_in" TS_SYSCLK_P /
        0.05 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fb/rst0_sync_r_19 (SLICE_X19Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb/rst0_sync_r_18 (FF)
  Destination:          fb/rst0_sync_r_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk20 rising at 100.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb/rst0_sync_r_18 to fb/rst0_sync_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.CQ      Tcko                  0.198   fb/rst0_sync_r<19>
                                                       fb/rst0_sync_r_18
    SLICE_X19Y30.DX      net (fanout=1)        0.172   fb/rst0_sync_r<18>
    SLICE_X19Y30.CLK     Tckdi       (-Th)    -0.059   fb/rst0_sync_r<19>
                                                       fb/rst0_sync_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.257ns logic, 0.172ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point fb/rst0_sync_r_24 (SLICE_X19Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb/rst0_sync_r_23 (FF)
  Destination:          fb/rst0_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clk20 rising at 100.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb/rst0_sync_r_23 to fb/rst0_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.DMUX    Tshcko                0.244   fb/rst0_sync_r<19>
                                                       fb/rst0_sync_r_23
    SLICE_X19Y31.AX      net (fanout=1)        0.192   fb/rst0_sync_r<23>
    SLICE_X19Y31.CLK     Tckdi       (-Th)    -0.059   fb/rst0_sync_r<24>
                                                       fb/rst0_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.303ns logic, 0.192ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point s6multiboot/cnt_3 (SLICE_X31Y2.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s6multiboot/cnt_3 (FF)
  Destination:          s6multiboot/cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk20 rising at 100.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s6multiboot/cnt_3 to s6multiboot/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y2.DQ       Tcko                  0.198   s6multiboot/cnt<3>
                                                       s6multiboot/cnt_3
    SLICE_X31Y2.D6       net (fanout=12)       0.080   s6multiboot/cnt<3>
    SLICE_X31Y2.CLK      Tah         (-Th)    -0.215   s6multiboot/cnt<3>
                                                       s6multiboot/cnt_3_glue_rst
                                                       s6multiboot/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.413ns logic, 0.080ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk20_bufg_in = PERIOD TIMEGRP "clocks_clk20_bufg_in" TS_SYSCLK_P /
        0.05 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 50.000ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 50.000ns (20.000MHz) (Tcapper)
  Physical resource: s6multiboot/icaps6/CLK
  Logical resource: s6multiboot/icaps6/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: clk20
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clocks/clk20_bufg/I0
  Logical resource: clocks/clk20_bufg/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clocks/clk20_bufg_in
--------------------------------------------------------------------------------
Slack: 99.400ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.300ns (Trpw)
  Physical resource: fb/rst0_sync_r<3>/SR
  Logical resource: fb/rst0_sync_r_4/SR
  Location pin: SLICE_X19Y29.SR
  Clock network: fb/MCBCLK_PLL_LOCK_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mcbclk_2x_180 = PERIOD TIMEGRP "mcbclk_2x_180" 
TS_SYSCLK_P / 3.125 PHASE         0.8 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mcbclk_2x_180 = PERIOD TIMEGRP "mcbclk_2x_180" TS_SYSCLK_P / 3.125 PHASE
        0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: fb/mcb3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mcbclk_2x_0 = PERIOD TIMEGRP "mcbclk_2x_0" TS_SYSCLK_P / 
3.125 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mcbclk_2x_0 = PERIOD TIMEGRP "mcbclk_2x_0" TS_SYSCLK_P / 3.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: fb/mcb3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_rx_bufio = PERIOD TIMEGRP "clk125_rx_bufio" 
TS_PHY_RXCLK HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.866ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_rx_bufio = PERIOD TIMEGRP "clk125_rx_bufio" TS_PHY_RXCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.134ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mac/receive/rxdat_inff<0>/CLK0
  Logical resource: mac/receive/rxdat_inff_0/CLK0
  Location pin: ILOGIC_X18Y9.CLK0
  Clock network: clk125_rx_bufio
--------------------------------------------------------------------------------
Slack: 6.134ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mac/receive/rxdat_inff<1>/CLK0
  Logical resource: mac/receive/rxdat_inff_1/CLK0
  Location pin: ILOGIC_X18Y10.CLK0
  Clock network: clk125_rx_bufio
--------------------------------------------------------------------------------
Slack: 6.134ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mac/receive/rxdat_inff<2>/CLK0
  Logical resource: mac/receive/rxdat_inff_2/CLK0
  Location pin: ILOGIC_X18Y11.CLK0
  Clock network: clk125_rx_bufio
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PHY_RX_SIGS" OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE 
COMP "PHY_RXCLK"         "RISING";

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.973ns.
--------------------------------------------------------------------------------

Paths for end point mac/receive/rx_en_inff (ILOGIC_X18Y18.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.427ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RXCTRL_RXDV (PAD)
  Destination:          mac/receive/rx_en_inff (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          2.400ns
  Data Path Delay:      4.420ns (Levels of Logic = 3)
  Clock Path Delay:     2.472ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PHY_RXCTRL_RXDV to mac/receive/rx_en_inff
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    N18.I                  Tiopi                 1.037   PHY_RXCTRL_RXDV
                                                         PHY_RXCTRL_RXDV
                                                         PHY_RXCTRL_RXDV_IBUF
                                                         ProtoComp268.IMUX.15
    IODELAY_X18Y18.IDATAIN net (fanout=1)        0.092   PHY_RXCTRL_RXDV_IBUF
    IODELAY_X18Y18.DATAOUT Tioddo_IDATAIN        2.752   mac/IODELAY2_GE_RXDV
                                                         mac/IODELAY2_GE_RXDV
    ILOGIC_X18Y18.DDLY     net (fanout=1)        0.007   mac/ge_rxdv_dly
    ILOGIC_X18Y18.CLK0     Tidockd               0.532   mac/receive/rx_en_inff
                                                         ProtoComp277.D2OFFBYP_SRC.8
                                                         mac/receive/rx_en_inff
    ---------------------------------------------------  ---------------------------
    Total                                        4.420ns (4.321ns logic, 0.099ns route)
                                                         (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: PHY_RXCLK to mac/receive/rx_en_inff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.902   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp268.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.350   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.243   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y18.CLK0   net (fanout=9)        0.977   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (1.145ns logic, 1.327ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/rxdat_inff_0 (ILOGIC_X18Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RXD<0> (PAD)
  Destination:          mac/receive/rxdat_inff_0 (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          2.400ns
  Data Path Delay:      4.420ns (Levels of Logic = 3)
  Clock Path Delay:     2.477ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PHY_RXD<0> to mac/receive/rxdat_inff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M14.I                Tiopi                 1.037   PHY_RXD<0>
                                                       PHY_RXD<0>
                                                       PHY_RXD_0_IBUF
                                                       ProtoComp268.IMUX.7
    IODELAY_X18Y9.IDATAINnet (fanout=1)        0.092   PHY_RXD_0_IBUF
    IODELAY_X18Y9.DATAOUTTioddo_IDATAIN        2.752   mac/rxd_dly[0].IODELAY2_GE_RXD
                                                       mac/rxd_dly[0].IODELAY2_GE_RXD
    ILOGIC_X18Y9.DDLY    net (fanout=1)        0.007   mac/ge_rxd_dly<0>
    ILOGIC_X18Y9.CLK0    Tidockd               0.532   mac/receive/rxdat_inff<0>
                                                       ProtoComp277.D2OFFBYP_SRC
                                                       mac/receive/rxdat_inff_0
    -------------------------------------------------  ---------------------------
    Total                                      4.420ns (4.321ns logic, 0.099ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: PHY_RXCLK to mac/receive/rxdat_inff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.902   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp268.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.350   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.243   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y9.CLK0    net (fanout=9)        0.982   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (1.145ns logic, 1.332ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/rxdat_inff_1 (ILOGIC_X18Y10.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RXD<1> (PAD)
  Destination:          mac/receive/rxdat_inff_1 (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          2.400ns
  Data Path Delay:      4.420ns (Levels of Logic = 3)
  Clock Path Delay:     2.477ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PHY_RXD<1> to mac/receive/rxdat_inff_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    U18.I                  Tiopi                 1.037   PHY_RXD<1>
                                                         PHY_RXD<1>
                                                         PHY_RXD_1_IBUF
                                                         ProtoComp268.IMUX.8
    IODELAY_X18Y10.IDATAIN net (fanout=1)        0.092   PHY_RXD_1_IBUF
    IODELAY_X18Y10.DATAOUT Tioddo_IDATAIN        2.752   mac/rxd_dly[1].IODELAY2_GE_RXD
                                                         mac/rxd_dly[1].IODELAY2_GE_RXD
    ILOGIC_X18Y10.DDLY     net (fanout=1)        0.007   mac/ge_rxd_dly<1>
    ILOGIC_X18Y10.CLK0     Tidockd               0.532   mac/receive/rxdat_inff<1>
                                                         ProtoComp277.D2OFFBYP_SRC.1
                                                         mac/receive/rxdat_inff_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.420ns (4.321ns logic, 0.099ns route)
                                                         (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: PHY_RXCLK to mac/receive/rxdat_inff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.902   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp268.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.350   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.243   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y10.CLK0   net (fanout=9)        0.982   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (1.145ns logic, 1.332ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "PHY_RX_SIGS" OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE COMP "PHY_RXCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point mac/receive/rxdat_inff_3 (ILOGIC_X18Y12.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RXD<3> (PAD)
  Destination:          mac/receive/rxdat_inff_3 (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.265ns (Levels of Logic = 3)
  Clock Path Delay:     1.296ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PHY_RXD<3> to mac/receive/rxdat_inff_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    T18.I                  Tiopi                 0.321   PHY_RXD<3>
                                                         PHY_RXD<3>
                                                         PHY_RXD_3_IBUF
                                                         ProtoComp268.IMUX.10
    IODELAY_X18Y12.IDATAIN net (fanout=1)        0.090   PHY_RXD_3_IBUF
    IODELAY_X18Y12.DATAOUT Tioddo_IDATAIN        0.713   mac/rxd_dly[3].IODELAY2_GE_RXD
                                                         mac/rxd_dly[3].IODELAY2_GE_RXD
    ILOGIC_X18Y12.DDLY     net (fanout=1)        0.005   mac/ge_rxd_dly<3>
    ILOGIC_X18Y12.CLK0     Tiockdd     (-Th)    -0.136   mac/receive/rxdat_inff<3>
                                                         ProtoComp277.D2OFFBYP_SRC.3
                                                         mac/receive/rxdat_inff_3
    ---------------------------------------------------  ---------------------------
    Total                                        1.265ns (1.170ns logic, 0.095ns route)
                                                         (92.5% logic, 7.5% route)

  Maximum Clock Path at Fast Process Corner: PHY_RXCLK to mac/receive/rxdat_inff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.367   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp268.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.212   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.109   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y12.CLK0   net (fanout=9)        0.608   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.476ns logic, 0.820ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/rxdat_inff_4 (ILOGIC_X18Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RXD<4> (PAD)
  Destination:          mac/receive/rxdat_inff_4 (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.265ns (Levels of Logic = 3)
  Clock Path Delay:     1.296ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PHY_RXD<4> to mac/receive/rxdat_inff_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    T17.I                  Tiopi                 0.321   PHY_RXD<4>
                                                         PHY_RXD<4>
                                                         PHY_RXD_4_IBUF
                                                         ProtoComp268.IMUX.11
    IODELAY_X18Y13.IDATAIN net (fanout=1)        0.090   PHY_RXD_4_IBUF
    IODELAY_X18Y13.DATAOUT Tioddo_IDATAIN        0.713   mac/rxd_dly[4].IODELAY2_GE_RXD
                                                         mac/rxd_dly[4].IODELAY2_GE_RXD
    ILOGIC_X18Y13.DDLY     net (fanout=1)        0.005   mac/ge_rxd_dly<4>
    ILOGIC_X18Y13.CLK0     Tiockdd     (-Th)    -0.136   mac/receive/rxdat_inff<4>
                                                         ProtoComp277.D2OFFBYP_SRC.4
                                                         mac/receive/rxdat_inff_4
    ---------------------------------------------------  ---------------------------
    Total                                        1.265ns (1.170ns logic, 0.095ns route)
                                                         (92.5% logic, 7.5% route)

  Maximum Clock Path at Fast Process Corner: PHY_RXCLK to mac/receive/rxdat_inff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.367   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp268.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.212   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.109   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y13.CLK0   net (fanout=9)        0.608   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.476ns logic, 0.820ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/rxdat_inff_5 (ILOGIC_X18Y14.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RXD<5> (PAD)
  Destination:          mac/receive/rxdat_inff_5 (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.265ns (Levels of Logic = 3)
  Clock Path Delay:     1.296ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PHY_RXD<5> to mac/receive/rxdat_inff_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    N16.I                  Tiopi                 0.321   PHY_RXD<5>
                                                         PHY_RXD<5>
                                                         PHY_RXD_5_IBUF
                                                         ProtoComp268.IMUX.12
    IODELAY_X18Y14.IDATAIN net (fanout=1)        0.090   PHY_RXD_5_IBUF
    IODELAY_X18Y14.DATAOUT Tioddo_IDATAIN        0.713   mac/rxd_dly[5].IODELAY2_GE_RXD
                                                         mac/rxd_dly[5].IODELAY2_GE_RXD
    ILOGIC_X18Y14.DDLY     net (fanout=1)        0.005   mac/ge_rxd_dly<5>
    ILOGIC_X18Y14.CLK0     Tiockdd     (-Th)    -0.136   mac/receive/rxdat_inff<5>
                                                         ProtoComp277.D2OFFBYP_SRC.5
                                                         mac/receive/rxdat_inff_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.265ns (1.170ns logic, 0.095ns route)
                                                         (92.5% logic, 7.5% route)

  Maximum Clock Path at Fast Process Corner: PHY_RXCLK to mac/receive/rxdat_inff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.367   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp268.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.212   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.109   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y14.CLK0   net (fanout=9)        0.608   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.476ns logic, 0.820ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK_P                    |      5.000ns|      2.800ns|      4.997ns|            0|            0|            0|      1058516|
| TS_clocks_calib_clk_bufg_in   |     20.000ns|     13.344ns|          N/A|            0|            0|         4356|            0|
| TS_clocks_xclk125_tx          |      8.000ns|      7.698ns|          N/A|            0|            0|         8633|            0|
| TS_clocks_proc_clk_bufg_in    |     16.000ns|     13.498ns|          N/A|            0|            0|      1045389|            0|
| TS_clocks_clk20_bufg_in       |    100.000ns|     87.450ns|          N/A|            0|            0|          138|            0|
| TS_mcbclk_2x_180              |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_mcbclk_2x_0                |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY_RXCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY_RXCLK                   |      8.000ns|      6.382ns|      1.866ns|            0|            0|          345|            0|
| TS_clk125_rx_bufio            |      8.000ns|      1.866ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY_RXCLK
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
PHY_RXCTRL_RXDV|    1.973(R)|      SLOW  |    0.047(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<0>     |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<1>     |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<2>     |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<3>     |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<4>     |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<5>     |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<6>     |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<7>     |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |clk125_rx_bufio   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock PHY_RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY_RXCLK      |    6.382|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |   14.165|         |         |         |
SYSCLK_P       |   14.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |   14.165|         |         |         |
SYSCLK_P       |   14.165|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "PHY_RX_SIGS" OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE COMP "PHY_RXCLK"         "RISING";
Worst Case Data Window 2.029; Ideal Clock Offset To Actual Clock -0.042; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
PHY_RXCTRL_RXDV   |    1.973(R)|      SLOW  |    0.047(R)|      FAST  |    0.427|    0.353|        0.037|
PHY_RXD<0>        |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |    0.432|    0.348|        0.042|
PHY_RXD<1>        |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |    0.432|    0.348|        0.042|
PHY_RXD<2>        |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |    0.432|    0.348|        0.042|
PHY_RXD<3>        |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |    0.436|    0.344|        0.046|
PHY_RXD<4>        |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |    0.436|    0.344|        0.046|
PHY_RXD<5>        |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |    0.436|    0.344|        0.046|
PHY_RXD<6>        |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |    0.436|    0.344|        0.046|
PHY_RXD<7>        |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |    0.436|    0.344|        0.046|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.973|         -  |       0.056|         -  |    0.427|    0.344|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1058870 paths, 0 nets, and 14875 connections

Design statistics:
   Minimum period:  87.450ns{1}   (Maximum frequency:  11.435MHz)
   Minimum input required time before clock:   1.973ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 21 17:06:44 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



