

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_4'
================================================================
* Date:           Thu May 29 09:36:30 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_fu_100  |Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1211|   2894|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1247|   2991|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |grp_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_fu_100  |Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1  |        0|   0|  1211|  2894|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                |                                                          |        0|   0|  1211|  2894|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |mul_i_fu_193_p2  |         +|   0|  0|  39|          32|          32|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  41|          33|          33|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |convInp_5_read           |   9|          2|    1|          2|
    |mvOut_m_buffer_10_write  |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  56|         12|    5|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   3|   0|    3|          0|
    |ap_done_reg                                                                       |   1|   0|    1|          0|
    |grp_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |mul_i_reg_199                                                                     |  30|   0|   32|          2|
    |start_once_reg                                                                    |   1|   0|    1|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             |  36|   0|   38|          2|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.4|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.4|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.4|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.4|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.4|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.4|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.4|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.4|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.4|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.4|  return value|
|convInp_5_dout                    |   in|   24|     ap_fifo|                       convInp_5|       pointer|
|convInp_5_num_data_valid          |   in|    3|     ap_fifo|                       convInp_5|       pointer|
|convInp_5_fifo_cap                |   in|    3|     ap_fifo|                       convInp_5|       pointer|
|convInp_5_empty_n                 |   in|    1|     ap_fifo|                       convInp_5|       pointer|
|convInp_5_read                    |  out|    1|     ap_fifo|                       convInp_5|       pointer|
|mvOut_m_buffer_10_din             |  out|   16|     ap_fifo|               mvOut_m_buffer_10|       pointer|
|mvOut_m_buffer_10_num_data_valid  |   in|    3|     ap_fifo|               mvOut_m_buffer_10|       pointer|
|mvOut_m_buffer_10_fifo_cap        |   in|    3|     ap_fifo|               mvOut_m_buffer_10|       pointer|
|mvOut_m_buffer_10_full_n          |   in|    1|     ap_fifo|               mvOut_m_buffer_10|       pointer|
|mvOut_m_buffer_10_write           |  out|    1|     ap_fifo|               mvOut_m_buffer_10|       pointer|
|p_read                            |   in|   30|     ap_none|                          p_read|        scalar|
|p_ZL8weights0_0_address0          |  out|    6|   ap_memory|                 p_ZL8weights0_0|         array|
|p_ZL8weights0_0_ce0               |  out|    1|   ap_memory|                 p_ZL8weights0_0|         array|
|p_ZL8weights0_0_q0                |   in|    3|   ap_memory|                 p_ZL8weights0_0|         array|
|p_ZL8weights0_1_address0          |  out|    6|   ap_memory|                 p_ZL8weights0_1|         array|
|p_ZL8weights0_1_ce0               |  out|    1|   ap_memory|                 p_ZL8weights0_1|         array|
|p_ZL8weights0_1_q0                |   in|    3|   ap_memory|                 p_ZL8weights0_1|         array|
|p_ZL8weights0_2_address0          |  out|    6|   ap_memory|                 p_ZL8weights0_2|         array|
|p_ZL8weights0_2_ce0               |  out|    1|   ap_memory|                 p_ZL8weights0_2|         array|
|p_ZL8weights0_2_q0                |   in|    3|   ap_memory|                 p_ZL8weights0_2|         array|
|p_ZL8weights0_3_address0          |  out|    6|   ap_memory|                 p_ZL8weights0_3|         array|
|p_ZL8weights0_3_ce0               |  out|    1|   ap_memory|                 p_ZL8weights0_3|         array|
|p_ZL8weights0_3_q0                |   in|    3|   ap_memory|                 p_ZL8weights0_3|         array|
|p_ZL8weights0_4_address0          |  out|    6|   ap_memory|                 p_ZL8weights0_4|         array|
|p_ZL8weights0_4_ce0               |  out|    1|   ap_memory|                 p_ZL8weights0_4|         array|
|p_ZL8weights0_4_q0                |   in|    3|   ap_memory|                 p_ZL8weights0_4|         array|
|p_ZL8weights0_5_address0          |  out|    6|   ap_memory|                 p_ZL8weights0_5|         array|
|p_ZL8weights0_5_ce0               |  out|    1|   ap_memory|                 p_ZL8weights0_5|         array|
|p_ZL8weights0_5_q0                |   in|    3|   ap_memory|                 p_ZL8weights0_5|         array|
|p_ZL8weights0_6_address0          |  out|    6|   ap_memory|                 p_ZL8weights0_6|         array|
|p_ZL8weights0_6_ce0               |  out|    1|   ap_memory|                 p_ZL8weights0_6|         array|
|p_ZL8weights0_6_q0                |   in|    3|   ap_memory|                 p_ZL8weights0_6|         array|
|p_ZL8weights0_7_address0          |  out|    6|   ap_memory|                 p_ZL8weights0_7|         array|
|p_ZL8weights0_7_ce0               |  out|    1|   ap_memory|                 p_ZL8weights0_7|         array|
|p_ZL8weights0_7_q0                |   in|    3|   ap_memory|                 p_ZL8weights0_7|         array|
|p_ZL8weights0_8_address0          |  out|    6|   ap_memory|                 p_ZL8weights0_8|         array|
|p_ZL8weights0_8_ce0               |  out|    1|   ap_memory|                 p_ZL8weights0_8|         array|
|p_ZL8weights0_8_q0                |   in|    3|   ap_memory|                 p_ZL8weights0_8|         array|
|p_ZL8weights0_9_address0          |  out|    6|   ap_memory|                 p_ZL8weights0_9|         array|
|p_ZL8weights0_9_ce0               |  out|    1|   ap_memory|                 p_ZL8weights0_9|         array|
|p_ZL8weights0_9_q0                |   in|    3|   ap_memory|                 p_ZL8weights0_9|         array|
|p_ZL8weights0_10_address0         |  out|    6|   ap_memory|                p_ZL8weights0_10|         array|
|p_ZL8weights0_10_ce0              |  out|    1|   ap_memory|                p_ZL8weights0_10|         array|
|p_ZL8weights0_10_q0               |   in|    3|   ap_memory|                p_ZL8weights0_10|         array|
|p_ZL8weights0_11_address0         |  out|    6|   ap_memory|                p_ZL8weights0_11|         array|
|p_ZL8weights0_11_ce0              |  out|    1|   ap_memory|                p_ZL8weights0_11|         array|
|p_ZL8weights0_11_q0               |   in|    3|   ap_memory|                p_ZL8weights0_11|         array|
|p_ZL8weights0_12_address0         |  out|    6|   ap_memory|                p_ZL8weights0_12|         array|
|p_ZL8weights0_12_ce0              |  out|    1|   ap_memory|                p_ZL8weights0_12|         array|
|p_ZL8weights0_12_q0               |   in|    3|   ap_memory|                p_ZL8weights0_12|         array|
|p_ZL8weights0_13_address0         |  out|    6|   ap_memory|                p_ZL8weights0_13|         array|
|p_ZL8weights0_13_ce0              |  out|    1|   ap_memory|                p_ZL8weights0_13|         array|
|p_ZL8weights0_13_q0               |   in|    3|   ap_memory|                p_ZL8weights0_13|         array|
|p_ZL8weights0_14_address0         |  out|    6|   ap_memory|                p_ZL8weights0_14|         array|
|p_ZL8weights0_14_ce0              |  out|    1|   ap_memory|                p_ZL8weights0_14|         array|
|p_ZL8weights0_14_q0               |   in|    3|   ap_memory|                p_ZL8weights0_14|         array|
|p_ZL8weights0_15_address0         |  out|    6|   ap_memory|                p_ZL8weights0_15|         array|
|p_ZL8weights0_15_ce0              |  out|    1|   ap_memory|                p_ZL8weights0_15|         array|
|p_ZL8weights0_15_q0               |   in|    3|   ap_memory|                p_ZL8weights0_15|         array|
|p_ZL8threshs0_0_address0          |  out|    2|   ap_memory|                 p_ZL8threshs0_0|         array|
|p_ZL8threshs0_0_ce0               |  out|    1|   ap_memory|                 p_ZL8threshs0_0|         array|
|p_ZL8threshs0_0_q0                |   in|   24|   ap_memory|                 p_ZL8threshs0_0|         array|
|p_ZL8threshs0_1_address0          |  out|    2|   ap_memory|                 p_ZL8threshs0_1|         array|
|p_ZL8threshs0_1_ce0               |  out|    1|   ap_memory|                 p_ZL8threshs0_1|         array|
|p_ZL8threshs0_1_q0                |   in|   24|   ap_memory|                 p_ZL8threshs0_1|         array|
|p_ZL8threshs0_2_address0          |  out|    2|   ap_memory|                 p_ZL8threshs0_2|         array|
|p_ZL8threshs0_2_ce0               |  out|    1|   ap_memory|                 p_ZL8threshs0_2|         array|
|p_ZL8threshs0_2_q0                |   in|   24|   ap_memory|                 p_ZL8threshs0_2|         array|
|p_ZL8threshs0_3_address0          |  out|    2|   ap_memory|                 p_ZL8threshs0_3|         array|
|p_ZL8threshs0_3_ce0               |  out|    1|   ap_memory|                 p_ZL8threshs0_3|         array|
|p_ZL8threshs0_3_q0                |   in|   24|   ap_memory|                 p_ZL8threshs0_3|         array|
|p_ZL8threshs0_4_address0          |  out|    2|   ap_memory|                 p_ZL8threshs0_4|         array|
|p_ZL8threshs0_4_ce0               |  out|    1|   ap_memory|                 p_ZL8threshs0_4|         array|
|p_ZL8threshs0_4_q0                |   in|   24|   ap_memory|                 p_ZL8threshs0_4|         array|
|p_ZL8threshs0_5_address0          |  out|    2|   ap_memory|                 p_ZL8threshs0_5|         array|
|p_ZL8threshs0_5_ce0               |  out|    1|   ap_memory|                 p_ZL8threshs0_5|         array|
|p_ZL8threshs0_5_q0                |   in|   24|   ap_memory|                 p_ZL8threshs0_5|         array|
|p_ZL8threshs0_6_address0          |  out|    2|   ap_memory|                 p_ZL8threshs0_6|         array|
|p_ZL8threshs0_6_ce0               |  out|    1|   ap_memory|                 p_ZL8threshs0_6|         array|
|p_ZL8threshs0_6_q0                |   in|   24|   ap_memory|                 p_ZL8threshs0_6|         array|
|p_ZL8threshs0_7_address0          |  out|    2|   ap_memory|                 p_ZL8threshs0_7|         array|
|p_ZL8threshs0_7_ce0               |  out|    1|   ap_memory|                 p_ZL8threshs0_7|         array|
|p_ZL8threshs0_7_q0                |   in|   24|   ap_memory|                 p_ZL8threshs0_7|         array|
|p_ZL8threshs0_8_address0          |  out|    2|   ap_memory|                 p_ZL8threshs0_8|         array|
|p_ZL8threshs0_8_ce0               |  out|    1|   ap_memory|                 p_ZL8threshs0_8|         array|
|p_ZL8threshs0_8_q0                |   in|   24|   ap_memory|                 p_ZL8threshs0_8|         array|
|p_ZL8threshs0_9_address0          |  out|    2|   ap_memory|                 p_ZL8threshs0_9|         array|
|p_ZL8threshs0_9_ce0               |  out|    1|   ap_memory|                 p_ZL8threshs0_9|         array|
|p_ZL8threshs0_9_q0                |   in|   24|   ap_memory|                 p_ZL8threshs0_9|         array|
|p_ZL8threshs0_10_address0         |  out|    2|   ap_memory|                p_ZL8threshs0_10|         array|
|p_ZL8threshs0_10_ce0              |  out|    1|   ap_memory|                p_ZL8threshs0_10|         array|
|p_ZL8threshs0_10_q0               |   in|   24|   ap_memory|                p_ZL8threshs0_10|         array|
|p_ZL8threshs0_11_address0         |  out|    2|   ap_memory|                p_ZL8threshs0_11|         array|
|p_ZL8threshs0_11_ce0              |  out|    1|   ap_memory|                p_ZL8threshs0_11|         array|
|p_ZL8threshs0_11_q0               |   in|   24|   ap_memory|                p_ZL8threshs0_11|         array|
|p_ZL8threshs0_12_address0         |  out|    2|   ap_memory|                p_ZL8threshs0_12|         array|
|p_ZL8threshs0_12_ce0              |  out|    1|   ap_memory|                p_ZL8threshs0_12|         array|
|p_ZL8threshs0_12_q0               |   in|   24|   ap_memory|                p_ZL8threshs0_12|         array|
|p_ZL8threshs0_13_address0         |  out|    2|   ap_memory|                p_ZL8threshs0_13|         array|
|p_ZL8threshs0_13_ce0              |  out|    1|   ap_memory|                p_ZL8threshs0_13|         array|
|p_ZL8threshs0_13_q0               |   in|   24|   ap_memory|                p_ZL8threshs0_13|         array|
|p_ZL8threshs0_14_address0         |  out|    2|   ap_memory|                p_ZL8threshs0_14|         array|
|p_ZL8threshs0_14_ce0              |  out|    1|   ap_memory|                p_ZL8threshs0_14|         array|
|p_ZL8threshs0_14_q0               |   in|   24|   ap_memory|                p_ZL8threshs0_14|         array|
|p_ZL8threshs0_15_address0         |  out|    2|   ap_memory|                p_ZL8threshs0_15|         array|
|p_ZL8threshs0_15_ce0              |  out|    1|   ap_memory|                p_ZL8threshs0_15|         array|
|p_ZL8threshs0_15_q0               |   in|   24|   ap_memory|                p_ZL8threshs0_15|         array|
+----------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read_3 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %p_read"   --->   Operation 4 'read' 'p_read_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = trunc i30 %p_read_3"   --->   Operation 5 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %empty, i5 0"   --->   Operation 6 'bitconcatenate' 'p_shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %p_read_3, i2 0"   --->   Operation 7 'bitconcatenate' 'p_shl1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%mul_i = add i32 %p_shl_i, i32 %p_shl1_i"   --->   Operation 8 'add' 'mul_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty_1281 = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty_1281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i24 %convInp_5, i16 %mvOut_m_buffer_10, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %convInp_5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_10, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i24 %convInp_5, i16 %mvOut_m_buffer_10, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [../convlayer.h:118->../top.cpp:129]   --->   Operation 14 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ convInp_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mvOut_m_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL8weights0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights0_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs0_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_3          (read          ) [ 0000]
empty             (trunc         ) [ 0000]
p_shl_i           (bitconcatenate) [ 0000]
p_shl1_i          (bitconcatenate) [ 0000]
mul_i             (add           ) [ 0011]
empty_1281        (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln0          (call          ) [ 0000]
ret_ln118         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="convInp_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convInp_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mvOut_m_buffer_10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mvOut_m_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL8weights0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL8weights0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZL8weights0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZL8weights0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZL8weights0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZL8weights0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZL8weights0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZL8weights0_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZL8weights0_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZL8weights0_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZL8weights0_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZL8weights0_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZL8weights0_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZL8weights0_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZL8weights0_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZL8weights0_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights0_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZL8threshs0_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZL8threshs0_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZL8threshs0_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZL8threshs0_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZL8threshs0_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZL8threshs0_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZL8threshs0_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZL8threshs0_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZL8threshs0_8">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZL8threshs0_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZL8threshs0_10">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZL8threshs0_11">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZL8threshs0_12">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZL8threshs0_13">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZL8threshs0_14">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZL8threshs0_15">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs0_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i27.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_3_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="30" slack="0"/>
<pin id="96" dir="0" index="1" bw="30" slack="0"/>
<pin id="97" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="0" index="2" bw="24" slack="0"/>
<pin id="104" dir="0" index="3" bw="16" slack="0"/>
<pin id="105" dir="0" index="4" bw="3" slack="0"/>
<pin id="106" dir="0" index="5" bw="3" slack="0"/>
<pin id="107" dir="0" index="6" bw="3" slack="0"/>
<pin id="108" dir="0" index="7" bw="3" slack="0"/>
<pin id="109" dir="0" index="8" bw="3" slack="0"/>
<pin id="110" dir="0" index="9" bw="3" slack="0"/>
<pin id="111" dir="0" index="10" bw="3" slack="0"/>
<pin id="112" dir="0" index="11" bw="3" slack="0"/>
<pin id="113" dir="0" index="12" bw="3" slack="0"/>
<pin id="114" dir="0" index="13" bw="3" slack="0"/>
<pin id="115" dir="0" index="14" bw="3" slack="0"/>
<pin id="116" dir="0" index="15" bw="3" slack="0"/>
<pin id="117" dir="0" index="16" bw="3" slack="0"/>
<pin id="118" dir="0" index="17" bw="3" slack="0"/>
<pin id="119" dir="0" index="18" bw="3" slack="0"/>
<pin id="120" dir="0" index="19" bw="3" slack="0"/>
<pin id="121" dir="0" index="20" bw="24" slack="0"/>
<pin id="122" dir="0" index="21" bw="24" slack="0"/>
<pin id="123" dir="0" index="22" bw="24" slack="0"/>
<pin id="124" dir="0" index="23" bw="24" slack="0"/>
<pin id="125" dir="0" index="24" bw="24" slack="0"/>
<pin id="126" dir="0" index="25" bw="24" slack="0"/>
<pin id="127" dir="0" index="26" bw="24" slack="0"/>
<pin id="128" dir="0" index="27" bw="24" slack="0"/>
<pin id="129" dir="0" index="28" bw="24" slack="0"/>
<pin id="130" dir="0" index="29" bw="24" slack="0"/>
<pin id="131" dir="0" index="30" bw="24" slack="0"/>
<pin id="132" dir="0" index="31" bw="24" slack="0"/>
<pin id="133" dir="0" index="32" bw="24" slack="0"/>
<pin id="134" dir="0" index="33" bw="24" slack="0"/>
<pin id="135" dir="0" index="34" bw="24" slack="0"/>
<pin id="136" dir="0" index="35" bw="24" slack="0"/>
<pin id="137" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="empty_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="30" slack="0"/>
<pin id="175" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_shl_i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="27" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_shl1_i_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="30" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="mul_i_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul_i/1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="mul_i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="138"><net_src comp="82" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="100" pin=9"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="100" pin=10"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="100" pin=11"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="100" pin=12"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="100" pin=13"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="100" pin=14"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="100" pin=15"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="100" pin=16"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="100" pin=17"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="100" pin=18"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="100" pin=19"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="100" pin=20"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="100" pin=21"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="100" pin=22"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="100" pin=23"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="100" pin=24"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="100" pin=25"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="100" pin=26"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="100" pin=27"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="100" pin=28"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="100" pin=29"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="100" pin=30"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="100" pin=31"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="100" pin=32"/></net>

<net id="170"><net_src comp="64" pin="0"/><net_sink comp="100" pin=33"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="100" pin=34"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="100" pin=35"/></net>

<net id="176"><net_src comp="94" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="74" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="190"><net_src comp="76" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="94" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="78" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="177" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="185" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mvOut_m_buffer_10 | {2 3 }
	Port: p_ZL8weights0_0 | {}
	Port: p_ZL8weights0_1 | {}
	Port: p_ZL8weights0_2 | {}
	Port: p_ZL8weights0_3 | {}
	Port: p_ZL8weights0_4 | {}
	Port: p_ZL8weights0_5 | {}
	Port: p_ZL8weights0_6 | {}
	Port: p_ZL8weights0_7 | {}
	Port: p_ZL8weights0_8 | {}
	Port: p_ZL8weights0_9 | {}
	Port: p_ZL8weights0_10 | {}
	Port: p_ZL8weights0_11 | {}
	Port: p_ZL8weights0_12 | {}
	Port: p_ZL8weights0_13 | {}
	Port: p_ZL8weights0_14 | {}
	Port: p_ZL8weights0_15 | {}
	Port: p_ZL8threshs0_0 | {}
	Port: p_ZL8threshs0_1 | {}
	Port: p_ZL8threshs0_2 | {}
	Port: p_ZL8threshs0_3 | {}
	Port: p_ZL8threshs0_4 | {}
	Port: p_ZL8threshs0_5 | {}
	Port: p_ZL8threshs0_6 | {}
	Port: p_ZL8threshs0_7 | {}
	Port: p_ZL8threshs0_8 | {}
	Port: p_ZL8threshs0_9 | {}
	Port: p_ZL8threshs0_10 | {}
	Port: p_ZL8threshs0_11 | {}
	Port: p_ZL8threshs0_12 | {}
	Port: p_ZL8threshs0_13 | {}
	Port: p_ZL8threshs0_14 | {}
	Port: p_ZL8threshs0_15 | {}
 - Input state : 
	Port: Matrix_Vector_Activate_Batch.4 : convInp_5 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_read | {1 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_0 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_1 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_2 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_3 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_4 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_5 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_6 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_7 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_8 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_9 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_10 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_11 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_12 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_13 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_14 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8weights0_15 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_0 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_1 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_2 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_3 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_4 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_5 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_6 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_7 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_8 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_9 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_10 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_11 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_12 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_13 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_14 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.4 : p_ZL8threshs0_15 | {2 3 }
  - Chain level:
	State 1
		p_shl_i : 1
		mul_i : 2
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|
| Operation|                           Functional Unit                           |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_fu_100 |  50.816 |   1216  |   3025  |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|    add   |                             mul_i_fu_193                            |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   read   |                         p_read_3_read_fu_94                         |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                             empty_fu_173                            |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                            p_shl_i_fu_177                           |    0    |    0    |    0    |
|          |                           p_shl1_i_fu_185                           |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                     |  50.816 |   1216  |   3064  |
|----------|---------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|mul_i_reg_199|   32   |
+-------------+--------+
|    Total    |   32   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   50   |  1216  |  3064  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |   50   |  1248  |  3064  |
+-----------+--------+--------+--------+
