// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="run_run,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=18.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=13.139999,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=48,HLS_SYN_DSP=0,HLS_SYN_FF=7398,HLS_SYN_LUT=9222,HLS_VERSION=2022_1}" *)

module run (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        startCopy,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 11;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input  [63:0] startCopy;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg    ap_rst_int;
wire    ap_rst_sw;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [7:0] accel_mode;
wire   [7:0] copying;
wire   [63:0] inputData;
wire   [767:0] trainedRegion_i;
wire   [767:0] trainedRegion_o;
wire   [7:0] IOCheckIdx;
wire   [7:0] IORegionIdx;
wire   [7:0] n_regions_in_i;
reg   [7:0] n_regions_in_o;
wire   [15:0] failedTask;
wire    failedTask_ap_vld;
reg   [11:0] regions_address0;
reg    regions_ce0;
reg    regions_we0;
reg   [31:0] regions_d0;
wire   [31:0] regions_q0;
reg   [11:0] regions_address1;
reg    regions_ce1;
reg    regions_we1;
reg   [31:0] regions_d1;
wire   [31:0] regions_q1;
reg   [11:0] regions_2_address0;
reg    regions_2_ce0;
reg    regions_2_we0;
reg   [31:0] regions_2_d0;
wire   [31:0] regions_2_q0;
reg   [11:0] regions_2_address1;
reg    regions_2_ce1;
reg    regions_2_we1;
reg   [31:0] regions_2_d1;
wire   [31:0] regions_2_q1;
reg   [11:0] regions_4_address0;
reg    regions_4_ce0;
reg    regions_4_we0;
reg   [31:0] regions_4_d0;
wire   [31:0] regions_4_q0;
reg   [11:0] regions_4_address1;
reg    regions_4_ce1;
reg    regions_4_we1;
reg   [31:0] regions_4_d1;
wire   [31:0] regions_4_q1;
reg   [11:0] regions_1_address0;
reg    regions_1_ce0;
reg    regions_1_we0;
reg   [31:0] regions_1_d0;
wire   [31:0] regions_1_q0;
reg   [11:0] regions_1_address1;
reg    regions_1_ce1;
reg    regions_1_we1;
reg   [31:0] regions_1_d1;
wire   [31:0] regions_1_q1;
reg   [11:0] regions_3_address0;
reg    regions_3_ce0;
reg    regions_3_we0;
reg   [31:0] regions_3_d0;
wire   [31:0] regions_3_q0;
reg   [11:0] regions_3_address1;
reg    regions_3_ce1;
reg    regions_3_we1;
reg   [31:0] regions_3_d1;
wire   [31:0] regions_3_q1;
reg   [11:0] regions_5_address0;
reg    regions_5_ce0;
reg    regions_5_we0;
reg   [31:0] regions_5_d0;
wire   [31:0] regions_5_q0;
reg   [11:0] regions_5_address1;
reg    regions_5_ce1;
reg    regions_5_we1;
reg   [31:0] regions_5_d1;
wire   [31:0] regions_5_q1;
reg   [7:0] p_ZL9n_regions_0;
reg   [7:0] p_ZL9n_regions_1;
reg   [7:0] p_ZL9n_regions_2;
reg   [7:0] p_ZL9n_regions_3;
reg   [7:0] p_ZL9n_regions_4;
reg   [7:0] p_ZL9n_regions_5;
reg   [7:0] p_ZL9n_regions_6;
reg   [7:0] p_ZL9n_regions_7;
reg   [7:0] p_ZL9n_regions_8;
reg   [7:0] p_ZL9n_regions_9;
reg   [7:0] p_ZL9n_regions_10;
reg   [7:0] p_ZL9n_regions_11;
reg   [7:0] p_ZL9n_regions_12;
reg   [7:0] p_ZL9n_regions_13;
reg   [7:0] p_ZL9n_regions_14;
reg   [7:0] p_ZL9n_regions_15;
reg   [7:0] p_ZL9n_regions_16;
reg   [7:0] p_ZL9n_regions_17;
reg   [7:0] p_ZL9n_regions_18;
reg   [7:0] p_ZL9n_regions_19;
reg   [7:0] p_ZL9n_regions_20;
reg   [7:0] p_ZL9n_regions_21;
reg   [7:0] p_ZL9n_regions_22;
reg   [7:0] p_ZL9n_regions_23;
reg   [7:0] p_ZL9n_regions_24;
reg   [7:0] p_ZL9n_regions_25;
reg   [7:0] p_ZL9n_regions_26;
reg   [7:0] p_ZL9n_regions_27;
reg   [7:0] p_ZL9n_regions_28;
reg   [7:0] p_ZL9n_regions_29;
reg   [7:0] p_ZL9n_regions_30;
reg   [7:0] p_ZL9n_regions_31;
reg   [7:0] p_ZL9n_regions_32;
reg   [7:0] p_ZL9n_regions_33;
reg   [7:0] p_ZL9n_regions_34;
reg   [7:0] p_ZL9n_regions_35;
reg   [7:0] p_ZL9n_regions_36;
reg   [7:0] p_ZL9n_regions_37;
reg   [7:0] p_ZL9n_regions_38;
reg   [7:0] p_ZL9n_regions_39;
reg   [7:0] p_ZL9n_regions_40;
reg   [7:0] p_ZL9n_regions_41;
reg   [7:0] p_ZL9n_regions_42;
reg   [7:0] p_ZL9n_regions_43;
reg   [7:0] p_ZL9n_regions_44;
reg   [7:0] p_ZL9n_regions_45;
reg   [7:0] p_ZL9n_regions_46;
reg   [7:0] p_ZL9n_regions_47;
reg   [7:0] p_ZL9n_regions_48;
reg   [7:0] p_ZL9n_regions_49;
reg   [7:0] p_ZL9n_regions_50;
reg   [7:0] p_ZL9n_regions_51;
reg   [7:0] p_ZL9n_regions_52;
reg   [7:0] p_ZL9n_regions_53;
reg   [7:0] p_ZL9n_regions_54;
reg   [7:0] p_ZL9n_regions_55;
reg   [7:0] p_ZL9n_regions_56;
reg   [7:0] p_ZL9n_regions_57;
reg   [7:0] p_ZL9n_regions_58;
reg   [7:0] p_ZL9n_regions_59;
reg   [7:0] p_ZL9n_regions_60;
reg   [7:0] p_ZL9n_regions_61;
reg   [7:0] p_ZL9n_regions_62;
reg   [7:0] p_ZL9n_regions_63;
reg   [63:0] inputData_read_reg_3117;
wire   [7:0] accel_mode_read_read_fu_538_p2;
wire   [0:0] trunc_ln652_fu_1558_p1;
reg   [0:0] trunc_ln652_reg_3126;
wire   [11:0] shl_ln692_fu_1584_p2;
reg   [11:0] shl_ln692_reg_3136;
reg   [11:0] regions_addr_2_reg_3206;
reg   [11:0] regions_addr_3_reg_3211;
reg   [11:0] regions_addr_4_reg_3216;
reg   [11:0] regions_addr_5_reg_3221;
reg   [11:0] regions_addr_6_reg_3226;
reg   [11:0] regions_addr_7_reg_3231;
reg   [11:0] regions_1_addr_10_reg_3236;
reg   [11:0] regions_1_addr_11_reg_3241;
reg   [11:0] regions_1_addr_12_reg_3246;
reg   [11:0] regions_1_addr_13_reg_3251;
reg   [11:0] regions_1_addr_14_reg_3256;
reg   [11:0] regions_1_addr_15_reg_3261;
reg   [11:0] regions_2_addr_2_reg_3266;
reg   [11:0] regions_2_addr_3_reg_3271;
reg   [11:0] regions_2_addr_4_reg_3276;
reg   [11:0] regions_2_addr_5_reg_3281;
reg   [11:0] regions_2_addr_6_reg_3286;
reg   [11:0] regions_2_addr_7_reg_3291;
reg   [11:0] regions_3_addr_10_reg_3296;
reg   [11:0] regions_3_addr_11_reg_3301;
reg   [11:0] regions_3_addr_12_reg_3306;
reg   [11:0] regions_3_addr_13_reg_3311;
reg   [11:0] regions_3_addr_14_reg_3316;
reg   [11:0] regions_3_addr_15_reg_3321;
reg   [11:0] regions_4_addr_2_reg_3326;
reg   [11:0] regions_4_addr_3_reg_3331;
reg   [11:0] regions_4_addr_4_reg_3336;
reg   [11:0] regions_4_addr_5_reg_3341;
reg   [11:0] regions_4_addr_6_reg_3346;
reg   [11:0] regions_4_addr_7_reg_3351;
reg   [11:0] regions_5_addr_10_reg_3356;
reg   [11:0] regions_5_addr_11_reg_3361;
reg   [11:0] regions_5_addr_12_reg_3366;
reg   [11:0] regions_5_addr_13_reg_3371;
reg   [11:0] regions_5_addr_14_reg_3376;
reg   [11:0] regions_5_addr_15_reg_3381;
wire   [31:0] bitcast_ln689_2_fu_2193_p1;
reg   [31:0] bitcast_ln689_2_reg_3386;
wire   [31:0] bitcast_ln689_3_fu_2207_p1;
reg   [31:0] bitcast_ln689_3_reg_3392;
wire   [31:0] bitcast_ln689_4_fu_2221_p1;
reg   [31:0] bitcast_ln689_4_reg_3398;
wire   [31:0] bitcast_ln689_5_fu_2235_p1;
reg   [31:0] bitcast_ln689_5_reg_3404;
wire   [31:0] bitcast_ln689_6_fu_2249_p1;
reg   [31:0] bitcast_ln689_6_reg_3410;
wire   [31:0] bitcast_ln689_7_fu_2263_p1;
reg   [31:0] bitcast_ln689_7_reg_3416;
wire   [31:0] bitcast_ln689_10_fu_2309_p1;
reg   [31:0] bitcast_ln689_10_reg_3422;
wire   [31:0] bitcast_ln689_11_fu_2323_p1;
reg   [31:0] bitcast_ln689_11_reg_3428;
wire   [31:0] bitcast_ln689_12_fu_2337_p1;
reg   [31:0] bitcast_ln689_12_reg_3434;
wire   [31:0] bitcast_ln689_13_fu_2351_p1;
reg   [31:0] bitcast_ln689_13_reg_3440;
wire   [31:0] bitcast_ln689_14_fu_2365_p1;
reg   [31:0] bitcast_ln689_14_reg_3446;
wire   [31:0] bitcast_ln689_15_fu_2379_p1;
reg   [31:0] bitcast_ln689_15_reg_3452;
wire   [31:0] bitcast_ln689_18_fu_2425_p1;
reg   [31:0] bitcast_ln689_18_reg_3458;
wire   [31:0] bitcast_ln689_19_fu_2439_p1;
reg   [31:0] bitcast_ln689_19_reg_3464;
wire   [31:0] bitcast_ln689_20_fu_2453_p1;
reg   [31:0] bitcast_ln689_20_reg_3470;
wire   [31:0] bitcast_ln689_21_fu_2467_p1;
reg   [31:0] bitcast_ln689_21_reg_3476;
wire   [31:0] bitcast_ln689_22_fu_2481_p1;
reg   [31:0] bitcast_ln689_22_reg_3482;
wire   [31:0] bitcast_ln689_23_fu_2495_p1;
reg   [31:0] bitcast_ln689_23_reg_3488;
wire    ap_CS_fsm_state4;
wire   [31:0] grp_fu_1504_p4;
reg   [31:0] tmp_25_reg_3554;
wire   [31:0] grp_fu_1513_p4;
reg   [31:0] tmp_26_reg_3559;
wire   [31:0] grp_fu_1522_p4;
reg   [31:0] tmp_33_reg_3564;
wire   [31:0] grp_fu_1531_p4;
reg   [31:0] tmp_34_reg_3569;
wire   [31:0] grp_fu_1540_p4;
reg   [31:0] tmp_41_reg_3574;
wire   [31:0] grp_fu_1549_p4;
reg   [31:0] tmp_42_reg_3579;
wire    ap_CS_fsm_state5;
reg   [31:0] tmp_27_reg_3644;
reg   [31:0] tmp_28_reg_3649;
reg   [31:0] tmp_35_reg_3654;
reg   [31:0] tmp_36_reg_3659;
reg   [31:0] tmp_43_reg_3664;
reg   [31:0] tmp_44_reg_3669;
wire    ap_CS_fsm_state6;
reg   [31:0] tmp_29_reg_3734;
reg   [31:0] tmp_30_reg_3739;
reg   [31:0] tmp_37_reg_3744;
reg   [31:0] tmp_38_reg_3749;
reg   [31:0] tmp_45_reg_3754;
reg   [31:0] tmp_46_reg_3759;
wire    grp_runTest_fu_1350_m_axi_gmem_AWVALID;
wire   [63:0] grp_runTest_fu_1350_m_axi_gmem_AWADDR;
wire   [0:0] grp_runTest_fu_1350_m_axi_gmem_AWID;
wire   [31:0] grp_runTest_fu_1350_m_axi_gmem_AWLEN;
wire   [2:0] grp_runTest_fu_1350_m_axi_gmem_AWSIZE;
wire   [1:0] grp_runTest_fu_1350_m_axi_gmem_AWBURST;
wire   [1:0] grp_runTest_fu_1350_m_axi_gmem_AWLOCK;
wire   [3:0] grp_runTest_fu_1350_m_axi_gmem_AWCACHE;
wire   [2:0] grp_runTest_fu_1350_m_axi_gmem_AWPROT;
wire   [3:0] grp_runTest_fu_1350_m_axi_gmem_AWQOS;
wire   [3:0] grp_runTest_fu_1350_m_axi_gmem_AWREGION;
wire   [0:0] grp_runTest_fu_1350_m_axi_gmem_AWUSER;
wire    grp_runTest_fu_1350_m_axi_gmem_WVALID;
wire   [511:0] grp_runTest_fu_1350_m_axi_gmem_WDATA;
wire   [63:0] grp_runTest_fu_1350_m_axi_gmem_WSTRB;
wire    grp_runTest_fu_1350_m_axi_gmem_WLAST;
wire   [0:0] grp_runTest_fu_1350_m_axi_gmem_WID;
wire   [0:0] grp_runTest_fu_1350_m_axi_gmem_WUSER;
wire    grp_runTest_fu_1350_m_axi_gmem_ARVALID;
wire   [63:0] grp_runTest_fu_1350_m_axi_gmem_ARADDR;
wire   [0:0] grp_runTest_fu_1350_m_axi_gmem_ARID;
wire   [31:0] grp_runTest_fu_1350_m_axi_gmem_ARLEN;
wire   [2:0] grp_runTest_fu_1350_m_axi_gmem_ARSIZE;
wire   [1:0] grp_runTest_fu_1350_m_axi_gmem_ARBURST;
wire   [1:0] grp_runTest_fu_1350_m_axi_gmem_ARLOCK;
wire   [3:0] grp_runTest_fu_1350_m_axi_gmem_ARCACHE;
wire   [2:0] grp_runTest_fu_1350_m_axi_gmem_ARPROT;
wire   [3:0] grp_runTest_fu_1350_m_axi_gmem_ARQOS;
wire   [3:0] grp_runTest_fu_1350_m_axi_gmem_ARREGION;
wire   [0:0] grp_runTest_fu_1350_m_axi_gmem_ARUSER;
wire    grp_runTest_fu_1350_m_axi_gmem_RREADY;
wire    grp_runTest_fu_1350_m_axi_gmem_BREADY;
wire   [11:0] grp_runTest_fu_1350_regions_address0;
wire    grp_runTest_fu_1350_regions_ce0;
wire   [31:0] grp_runTest_fu_1350_regions_d0;
wire    grp_runTest_fu_1350_regions_we0;
wire   [11:0] grp_runTest_fu_1350_regions_address1;
wire    grp_runTest_fu_1350_regions_ce1;
wire   [31:0] grp_runTest_fu_1350_regions_d1;
wire    grp_runTest_fu_1350_regions_we1;
wire   [11:0] grp_runTest_fu_1350_regions_1_address0;
wire    grp_runTest_fu_1350_regions_1_ce0;
wire   [31:0] grp_runTest_fu_1350_regions_1_d0;
wire    grp_runTest_fu_1350_regions_1_we0;
wire   [11:0] grp_runTest_fu_1350_regions_1_address1;
wire    grp_runTest_fu_1350_regions_1_ce1;
wire   [31:0] grp_runTest_fu_1350_regions_1_d1;
wire    grp_runTest_fu_1350_regions_1_we1;
wire   [11:0] grp_runTest_fu_1350_regions_2_address0;
wire    grp_runTest_fu_1350_regions_2_ce0;
wire   [31:0] grp_runTest_fu_1350_regions_2_d0;
wire    grp_runTest_fu_1350_regions_2_we0;
wire   [11:0] grp_runTest_fu_1350_regions_2_address1;
wire    grp_runTest_fu_1350_regions_2_ce1;
wire   [31:0] grp_runTest_fu_1350_regions_2_d1;
wire    grp_runTest_fu_1350_regions_2_we1;
wire   [11:0] grp_runTest_fu_1350_regions_3_address0;
wire    grp_runTest_fu_1350_regions_3_ce0;
wire   [31:0] grp_runTest_fu_1350_regions_3_d0;
wire    grp_runTest_fu_1350_regions_3_we0;
wire   [11:0] grp_runTest_fu_1350_regions_3_address1;
wire    grp_runTest_fu_1350_regions_3_ce1;
wire   [31:0] grp_runTest_fu_1350_regions_3_d1;
wire    grp_runTest_fu_1350_regions_3_we1;
wire    grp_runTest_fu_1350_ap_start;
wire    grp_runTest_fu_1350_ap_done;
wire    grp_runTest_fu_1350_ap_ready;
wire    grp_runTest_fu_1350_ap_idle;
reg    grp_runTest_fu_1350_ap_continue;
wire    flush;
reg    s_axi_control_flush_done;
wire    m_axi_gmem_flush_done;
wire    gmem_AWREADY;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [511:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    grp_runTest_fu_1350_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_sync_grp_runTest_fu_1350_ap_ready;
wire    ap_sync_grp_runTest_fu_1350_ap_done;
reg    ap_block_state3_on_subcall_done;
reg    ap_sync_reg_grp_runTest_fu_1350_ap_ready;
reg    ap_sync_reg_grp_runTest_fu_1350_ap_done;
wire   [63:0] zext_ln692_2_fu_1590_p1;
wire   [63:0] zext_ln692_3_fu_1606_p1;
wire   [63:0] zext_ln689_2_fu_2045_p1;
wire   [63:0] zext_ln689_3_fu_2061_p1;
wire   [63:0] zext_ln689_4_fu_2077_p1;
wire   [63:0] zext_ln689_5_fu_2093_p1;
wire   [63:0] zext_ln689_6_fu_2109_p1;
wire   [63:0] zext_ln689_7_fu_2125_p1;
wire   [63:0] zext_ln689_8_fu_2141_p1;
wire   [63:0] zext_ln689_9_fu_2157_p1;
wire   [63:0] zext_ln692_4_fu_2504_p1;
wire   [63:0] zext_ln692_5_fu_2519_p1;
wire   [63:0] zext_ln692_6_fu_2534_p1;
wire   [63:0] zext_ln692_7_fu_2549_p1;
wire   [63:0] zext_ln692_8_fu_2564_p1;
wire   [63:0] zext_ln692_9_fu_2579_p1;
wire    ap_CS_fsm_state10;
wire   [5:0] trunc_ln690_fu_2720_p1;
wire   [7:0] tmp_53_fu_1872_p66;
reg   [7:0] n_regions_in_o_preg;
wire    ap_CS_fsm_state7;
wire   [31:0] bitcast_ln689_fu_2023_p1;
wire   [31:0] bitcast_ln689_1_fu_2177_p1;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire   [31:0] bitcast_ln689_8_fu_2277_p1;
wire   [31:0] bitcast_ln689_9_fu_2293_p1;
wire   [31:0] bitcast_ln689_16_fu_2393_p1;
wire   [31:0] bitcast_ln689_17_fu_2409_p1;
wire   [10:0] tmp_52_fu_1562_p3;
wire   [6:0] grp_fu_1494_p4;
wire   [11:0] zext_ln692_fu_1570_p1;
wire   [11:0] zext_ln692_1_fu_1574_p1;
wire   [11:0] add_ln692_fu_1578_p2;
wire   [11:0] or_ln692_fu_1600_p2;
wire   [10:0] tmp_s_fu_2007_p3;
wire   [31:0] trunc_ln689_fu_2019_p1;
wire   [11:0] zext_ln689_fu_2015_p1;
wire   [11:0] zext_ln689_1_fu_2029_p1;
wire   [11:0] add_ln689_fu_2033_p2;
wire   [11:0] shl_ln689_fu_2039_p2;
wire   [11:0] or_ln689_fu_2055_p2;
wire   [11:0] or_ln689_1_fu_2071_p2;
wire   [11:0] or_ln689_2_fu_2087_p2;
wire   [11:0] or_ln689_3_fu_2103_p2;
wire   [11:0] or_ln689_4_fu_2119_p2;
wire   [11:0] or_ln689_5_fu_2135_p2;
wire   [11:0] or_ln689_6_fu_2151_p2;
wire   [31:0] tmp_fu_2167_p4;
wire   [31:0] tmp_6_fu_2183_p4;
wire   [31:0] tmp_7_fu_2197_p4;
wire   [31:0] tmp_8_fu_2211_p4;
wire   [31:0] tmp_9_fu_2225_p4;
wire   [31:0] tmp_10_fu_2239_p4;
wire   [31:0] tmp_11_fu_2253_p4;
wire   [31:0] tmp_12_fu_2267_p4;
wire   [31:0] tmp_13_fu_2283_p4;
wire   [31:0] tmp_14_fu_2299_p4;
wire   [31:0] tmp_15_fu_2313_p4;
wire   [31:0] tmp_16_fu_2327_p4;
wire   [31:0] tmp_17_fu_2341_p4;
wire   [31:0] tmp_18_fu_2355_p4;
wire   [31:0] tmp_19_fu_2369_p4;
wire   [31:0] tmp_20_fu_2383_p4;
wire   [31:0] tmp_21_fu_2399_p4;
wire   [31:0] tmp_22_fu_2415_p4;
wire   [31:0] tmp_23_fu_2429_p4;
wire   [31:0] tmp_24_fu_2443_p4;
wire   [31:0] tmp_49_fu_2457_p4;
wire   [31:0] tmp_50_fu_2471_p4;
wire   [31:0] tmp_51_fu_2485_p4;
wire   [11:0] or_ln692_1_fu_2499_p2;
wire   [11:0] or_ln692_2_fu_2514_p2;
wire   [11:0] or_ln692_3_fu_2529_p2;
wire   [11:0] or_ln692_4_fu_2544_p2;
wire   [11:0] or_ln692_5_fu_2559_p2;
wire   [11:0] or_ln692_6_fu_2574_p2;
wire   [31:0] bitcast_ln692_23_fu_2663_p1;
wire   [31:0] bitcast_ln692_22_fu_2659_p1;
wire   [31:0] bitcast_ln692_21_fu_2656_p1;
wire   [31:0] bitcast_ln692_20_fu_2653_p1;
wire   [31:0] bitcast_ln692_19_fu_2650_p1;
wire   [31:0] bitcast_ln692_18_fu_2647_p1;
wire   [31:0] bitcast_ln692_17_fu_2644_p1;
wire   [31:0] bitcast_ln692_16_fu_2641_p1;
wire   [31:0] bitcast_ln692_15_fu_2637_p1;
wire   [31:0] bitcast_ln692_14_fu_2633_p1;
wire   [31:0] bitcast_ln692_13_fu_2630_p1;
wire   [31:0] bitcast_ln692_12_fu_2627_p1;
wire   [31:0] bitcast_ln692_11_fu_2624_p1;
wire   [31:0] bitcast_ln692_10_fu_2621_p1;
wire   [31:0] bitcast_ln692_9_fu_2618_p1;
wire   [31:0] bitcast_ln692_8_fu_2615_p1;
wire   [31:0] bitcast_ln692_7_fu_2611_p1;
wire   [31:0] bitcast_ln692_6_fu_2607_p1;
wire   [31:0] bitcast_ln692_5_fu_2604_p1;
wire   [31:0] bitcast_ln692_4_fu_2601_p1;
wire   [31:0] bitcast_ln692_3_fu_2598_p1;
wire   [31:0] bitcast_ln692_2_fu_2595_p1;
wire   [31:0] bitcast_ln692_1_fu_2592_p1;
wire   [31:0] bitcast_ln692_fu_2589_p1;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_n_inv = 1'b1;
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_CS_fsm = 12'd1;
#0 p_ZL9n_regions_0 = 8'd0;
#0 p_ZL9n_regions_1 = 8'd0;
#0 p_ZL9n_regions_2 = 8'd0;
#0 p_ZL9n_regions_3 = 8'd0;
#0 p_ZL9n_regions_4 = 8'd0;
#0 p_ZL9n_regions_5 = 8'd0;
#0 p_ZL9n_regions_6 = 8'd0;
#0 p_ZL9n_regions_7 = 8'd0;
#0 p_ZL9n_regions_8 = 8'd0;
#0 p_ZL9n_regions_9 = 8'd0;
#0 p_ZL9n_regions_10 = 8'd0;
#0 p_ZL9n_regions_11 = 8'd0;
#0 p_ZL9n_regions_12 = 8'd0;
#0 p_ZL9n_regions_13 = 8'd0;
#0 p_ZL9n_regions_14 = 8'd0;
#0 p_ZL9n_regions_15 = 8'd0;
#0 p_ZL9n_regions_16 = 8'd0;
#0 p_ZL9n_regions_17 = 8'd0;
#0 p_ZL9n_regions_18 = 8'd0;
#0 p_ZL9n_regions_19 = 8'd0;
#0 p_ZL9n_regions_20 = 8'd0;
#0 p_ZL9n_regions_21 = 8'd0;
#0 p_ZL9n_regions_22 = 8'd0;
#0 p_ZL9n_regions_23 = 8'd0;
#0 p_ZL9n_regions_24 = 8'd0;
#0 p_ZL9n_regions_25 = 8'd0;
#0 p_ZL9n_regions_26 = 8'd0;
#0 p_ZL9n_regions_27 = 8'd0;
#0 p_ZL9n_regions_28 = 8'd0;
#0 p_ZL9n_regions_29 = 8'd0;
#0 p_ZL9n_regions_30 = 8'd0;
#0 p_ZL9n_regions_31 = 8'd0;
#0 p_ZL9n_regions_32 = 8'd0;
#0 p_ZL9n_regions_33 = 8'd0;
#0 p_ZL9n_regions_34 = 8'd0;
#0 p_ZL9n_regions_35 = 8'd0;
#0 p_ZL9n_regions_36 = 8'd0;
#0 p_ZL9n_regions_37 = 8'd0;
#0 p_ZL9n_regions_38 = 8'd0;
#0 p_ZL9n_regions_39 = 8'd0;
#0 p_ZL9n_regions_40 = 8'd0;
#0 p_ZL9n_regions_41 = 8'd0;
#0 p_ZL9n_regions_42 = 8'd0;
#0 p_ZL9n_regions_43 = 8'd0;
#0 p_ZL9n_regions_44 = 8'd0;
#0 p_ZL9n_regions_45 = 8'd0;
#0 p_ZL9n_regions_46 = 8'd0;
#0 p_ZL9n_regions_47 = 8'd0;
#0 p_ZL9n_regions_48 = 8'd0;
#0 p_ZL9n_regions_49 = 8'd0;
#0 p_ZL9n_regions_50 = 8'd0;
#0 p_ZL9n_regions_51 = 8'd0;
#0 p_ZL9n_regions_52 = 8'd0;
#0 p_ZL9n_regions_53 = 8'd0;
#0 p_ZL9n_regions_54 = 8'd0;
#0 p_ZL9n_regions_55 = 8'd0;
#0 p_ZL9n_regions_56 = 8'd0;
#0 p_ZL9n_regions_57 = 8'd0;
#0 p_ZL9n_regions_58 = 8'd0;
#0 p_ZL9n_regions_59 = 8'd0;
#0 p_ZL9n_regions_60 = 8'd0;
#0 p_ZL9n_regions_61 = 8'd0;
#0 p_ZL9n_regions_62 = 8'd0;
#0 p_ZL9n_regions_63 = 8'd0;
#0 grp_runTest_fu_1350_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_runTest_fu_1350_ap_ready = 1'b0;
#0 ap_sync_reg_grp_runTest_fu_1350_ap_done = 1'b0;
#0 n_regions_in_o_preg = 8'd0;
end

run_regions_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
regions_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(regions_address0),
    .ce0(regions_ce0),
    .we0(regions_we0),
    .d0(regions_d0),
    .q0(regions_q0),
    .address1(regions_address1),
    .ce1(regions_ce1),
    .we1(regions_we1),
    .d1(regions_d1),
    .q1(regions_q1)
);

run_regions_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
regions_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(regions_2_address0),
    .ce0(regions_2_ce0),
    .we0(regions_2_we0),
    .d0(regions_2_d0),
    .q0(regions_2_q0),
    .address1(regions_2_address1),
    .ce1(regions_2_ce1),
    .we1(regions_2_we1),
    .d1(regions_2_d1),
    .q1(regions_2_q1)
);

run_regions_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
regions_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(regions_4_address0),
    .ce0(regions_4_ce0),
    .we0(regions_4_we0),
    .d0(regions_4_d0),
    .q0(regions_4_q0),
    .address1(regions_4_address1),
    .ce1(regions_4_ce1),
    .we1(regions_4_we1),
    .d1(regions_4_d1),
    .q1(regions_4_q1)
);

run_regions_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
regions_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(regions_1_address0),
    .ce0(regions_1_ce0),
    .we0(regions_1_we0),
    .d0(regions_1_d0),
    .q0(regions_1_q0),
    .address1(regions_1_address1),
    .ce1(regions_1_ce1),
    .we1(regions_1_we1),
    .d1(regions_1_d1),
    .q1(regions_1_q1)
);

run_regions_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
regions_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(regions_3_address0),
    .ce0(regions_3_ce0),
    .we0(regions_3_we0),
    .d0(regions_3_d0),
    .q0(regions_3_q0),
    .address1(regions_3_address1),
    .ce1(regions_3_ce1),
    .we1(regions_3_we1),
    .d1(regions_3_d1),
    .q1(regions_3_q1)
);

run_regions_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
regions_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(regions_5_address0),
    .ce0(regions_5_ce0),
    .we0(regions_5_we0),
    .d0(regions_5_d0),
    .q0(regions_5_q0),
    .address1(regions_5_address1),
    .ce1(regions_5_ce1),
    .we1(regions_5_we1),
    .d1(regions_5_d1),
    .q1(regions_5_q1)
);

run_runTest grp_runTest_fu_1350(
    .m_axi_gmem_AWVALID(grp_runTest_fu_1350_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_runTest_fu_1350_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_runTest_fu_1350_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_runTest_fu_1350_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_runTest_fu_1350_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_runTest_fu_1350_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_runTest_fu_1350_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_runTest_fu_1350_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_runTest_fu_1350_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_runTest_fu_1350_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_runTest_fu_1350_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_runTest_fu_1350_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_runTest_fu_1350_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_runTest_fu_1350_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_runTest_fu_1350_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_runTest_fu_1350_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_runTest_fu_1350_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_runTest_fu_1350_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_runTest_fu_1350_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_runTest_fu_1350_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_runTest_fu_1350_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_runTest_fu_1350_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_runTest_fu_1350_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_runTest_fu_1350_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_runTest_fu_1350_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_runTest_fu_1350_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_runTest_fu_1350_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_runTest_fu_1350_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_runTest_fu_1350_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_runTest_fu_1350_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_runTest_fu_1350_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_runTest_fu_1350_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .inputAOV(inputData_read_reg_3117),
    .startCopy(startCopy),
    .p_ZL9n_regions_0(p_ZL9n_regions_0),
    .p_ZL9n_regions_1(p_ZL9n_regions_1),
    .p_ZL9n_regions_2(p_ZL9n_regions_2),
    .p_ZL9n_regions_3(p_ZL9n_regions_3),
    .p_ZL9n_regions_4(p_ZL9n_regions_4),
    .p_ZL9n_regions_5(p_ZL9n_regions_5),
    .p_ZL9n_regions_6(p_ZL9n_regions_6),
    .p_ZL9n_regions_7(p_ZL9n_regions_7),
    .p_ZL9n_regions_8(p_ZL9n_regions_8),
    .p_ZL9n_regions_9(p_ZL9n_regions_9),
    .p_ZL9n_regions_10(p_ZL9n_regions_10),
    .p_ZL9n_regions_11(p_ZL9n_regions_11),
    .p_ZL9n_regions_12(p_ZL9n_regions_12),
    .p_ZL9n_regions_13(p_ZL9n_regions_13),
    .p_ZL9n_regions_14(p_ZL9n_regions_14),
    .p_ZL9n_regions_15(p_ZL9n_regions_15),
    .p_ZL9n_regions_16(p_ZL9n_regions_16),
    .p_ZL9n_regions_17(p_ZL9n_regions_17),
    .p_ZL9n_regions_18(p_ZL9n_regions_18),
    .p_ZL9n_regions_19(p_ZL9n_regions_19),
    .p_ZL9n_regions_20(p_ZL9n_regions_20),
    .p_ZL9n_regions_21(p_ZL9n_regions_21),
    .p_ZL9n_regions_22(p_ZL9n_regions_22),
    .p_ZL9n_regions_23(p_ZL9n_regions_23),
    .p_ZL9n_regions_24(p_ZL9n_regions_24),
    .p_ZL9n_regions_25(p_ZL9n_regions_25),
    .p_ZL9n_regions_26(p_ZL9n_regions_26),
    .p_ZL9n_regions_27(p_ZL9n_regions_27),
    .p_ZL9n_regions_28(p_ZL9n_regions_28),
    .p_ZL9n_regions_29(p_ZL9n_regions_29),
    .p_ZL9n_regions_30(p_ZL9n_regions_30),
    .p_ZL9n_regions_31(p_ZL9n_regions_31),
    .p_ZL9n_regions_32(p_ZL9n_regions_32),
    .p_ZL9n_regions_33(p_ZL9n_regions_33),
    .p_ZL9n_regions_34(p_ZL9n_regions_34),
    .p_ZL9n_regions_35(p_ZL9n_regions_35),
    .p_ZL9n_regions_36(p_ZL9n_regions_36),
    .p_ZL9n_regions_37(p_ZL9n_regions_37),
    .p_ZL9n_regions_38(p_ZL9n_regions_38),
    .p_ZL9n_regions_39(p_ZL9n_regions_39),
    .p_ZL9n_regions_40(p_ZL9n_regions_40),
    .p_ZL9n_regions_41(p_ZL9n_regions_41),
    .p_ZL9n_regions_42(p_ZL9n_regions_42),
    .p_ZL9n_regions_43(p_ZL9n_regions_43),
    .p_ZL9n_regions_44(p_ZL9n_regions_44),
    .p_ZL9n_regions_45(p_ZL9n_regions_45),
    .p_ZL9n_regions_46(p_ZL9n_regions_46),
    .p_ZL9n_regions_47(p_ZL9n_regions_47),
    .p_ZL9n_regions_48(p_ZL9n_regions_48),
    .p_ZL9n_regions_49(p_ZL9n_regions_49),
    .p_ZL9n_regions_50(p_ZL9n_regions_50),
    .p_ZL9n_regions_51(p_ZL9n_regions_51),
    .p_ZL9n_regions_52(p_ZL9n_regions_52),
    .p_ZL9n_regions_53(p_ZL9n_regions_53),
    .p_ZL9n_regions_54(p_ZL9n_regions_54),
    .p_ZL9n_regions_55(p_ZL9n_regions_55),
    .p_ZL9n_regions_56(p_ZL9n_regions_56),
    .p_ZL9n_regions_57(p_ZL9n_regions_57),
    .p_ZL9n_regions_58(p_ZL9n_regions_58),
    .p_ZL9n_regions_59(p_ZL9n_regions_59),
    .p_ZL9n_regions_60(p_ZL9n_regions_60),
    .p_ZL9n_regions_61(p_ZL9n_regions_61),
    .p_ZL9n_regions_62(p_ZL9n_regions_62),
    .p_ZL9n_regions_63(p_ZL9n_regions_63),
    .regions_address0(grp_runTest_fu_1350_regions_address0),
    .regions_ce0(grp_runTest_fu_1350_regions_ce0),
    .regions_d0(grp_runTest_fu_1350_regions_d0),
    .regions_q0(regions_q0),
    .regions_we0(grp_runTest_fu_1350_regions_we0),
    .regions_address1(grp_runTest_fu_1350_regions_address1),
    .regions_ce1(grp_runTest_fu_1350_regions_ce1),
    .regions_d1(grp_runTest_fu_1350_regions_d1),
    .regions_q1(32'd0),
    .regions_we1(grp_runTest_fu_1350_regions_we1),
    .regions_1_address0(grp_runTest_fu_1350_regions_1_address0),
    .regions_1_ce0(grp_runTest_fu_1350_regions_1_ce0),
    .regions_1_d0(grp_runTest_fu_1350_regions_1_d0),
    .regions_1_q0(regions_1_q0),
    .regions_1_we0(grp_runTest_fu_1350_regions_1_we0),
    .regions_1_address1(grp_runTest_fu_1350_regions_1_address1),
    .regions_1_ce1(grp_runTest_fu_1350_regions_1_ce1),
    .regions_1_d1(grp_runTest_fu_1350_regions_1_d1),
    .regions_1_q1(32'd0),
    .regions_1_we1(grp_runTest_fu_1350_regions_1_we1),
    .regions_2_address0(grp_runTest_fu_1350_regions_2_address0),
    .regions_2_ce0(grp_runTest_fu_1350_regions_2_ce0),
    .regions_2_d0(grp_runTest_fu_1350_regions_2_d0),
    .regions_2_q0(regions_2_q0),
    .regions_2_we0(grp_runTest_fu_1350_regions_2_we0),
    .regions_2_address1(grp_runTest_fu_1350_regions_2_address1),
    .regions_2_ce1(grp_runTest_fu_1350_regions_2_ce1),
    .regions_2_d1(grp_runTest_fu_1350_regions_2_d1),
    .regions_2_q1(32'd0),
    .regions_2_we1(grp_runTest_fu_1350_regions_2_we1),
    .regions_3_address0(grp_runTest_fu_1350_regions_3_address0),
    .regions_3_ce0(grp_runTest_fu_1350_regions_3_ce0),
    .regions_3_d0(grp_runTest_fu_1350_regions_3_d0),
    .regions_3_q0(regions_3_q0),
    .regions_3_we0(grp_runTest_fu_1350_regions_3_we0),
    .regions_3_address1(grp_runTest_fu_1350_regions_3_address1),
    .regions_3_ce1(grp_runTest_fu_1350_regions_3_ce1),
    .regions_3_d1(grp_runTest_fu_1350_regions_3_d1),
    .regions_3_q1(32'd0),
    .regions_3_we1(grp_runTest_fu_1350_regions_3_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .inputAOV_ap_vld(1'b1),
    .startCopy_ap_vld(1'b1),
    .ap_start(grp_runTest_fu_1350_ap_start),
    .p_ZL9n_regions_0_ap_vld(1'b1),
    .p_ZL9n_regions_1_ap_vld(1'b1),
    .p_ZL9n_regions_2_ap_vld(1'b1),
    .p_ZL9n_regions_3_ap_vld(1'b1),
    .p_ZL9n_regions_4_ap_vld(1'b1),
    .p_ZL9n_regions_5_ap_vld(1'b1),
    .p_ZL9n_regions_6_ap_vld(1'b1),
    .p_ZL9n_regions_7_ap_vld(1'b1),
    .p_ZL9n_regions_8_ap_vld(1'b1),
    .p_ZL9n_regions_9_ap_vld(1'b1),
    .p_ZL9n_regions_10_ap_vld(1'b1),
    .p_ZL9n_regions_11_ap_vld(1'b1),
    .p_ZL9n_regions_12_ap_vld(1'b1),
    .p_ZL9n_regions_13_ap_vld(1'b1),
    .p_ZL9n_regions_14_ap_vld(1'b1),
    .p_ZL9n_regions_15_ap_vld(1'b1),
    .p_ZL9n_regions_16_ap_vld(1'b1),
    .p_ZL9n_regions_17_ap_vld(1'b1),
    .p_ZL9n_regions_18_ap_vld(1'b1),
    .p_ZL9n_regions_19_ap_vld(1'b1),
    .p_ZL9n_regions_20_ap_vld(1'b1),
    .p_ZL9n_regions_21_ap_vld(1'b1),
    .p_ZL9n_regions_22_ap_vld(1'b1),
    .p_ZL9n_regions_23_ap_vld(1'b1),
    .p_ZL9n_regions_24_ap_vld(1'b1),
    .p_ZL9n_regions_25_ap_vld(1'b1),
    .p_ZL9n_regions_26_ap_vld(1'b1),
    .p_ZL9n_regions_27_ap_vld(1'b1),
    .p_ZL9n_regions_28_ap_vld(1'b1),
    .p_ZL9n_regions_29_ap_vld(1'b1),
    .p_ZL9n_regions_30_ap_vld(1'b1),
    .p_ZL9n_regions_31_ap_vld(1'b1),
    .p_ZL9n_regions_32_ap_vld(1'b1),
    .p_ZL9n_regions_33_ap_vld(1'b1),
    .p_ZL9n_regions_34_ap_vld(1'b1),
    .p_ZL9n_regions_35_ap_vld(1'b1),
    .p_ZL9n_regions_36_ap_vld(1'b1),
    .p_ZL9n_regions_37_ap_vld(1'b1),
    .p_ZL9n_regions_38_ap_vld(1'b1),
    .p_ZL9n_regions_39_ap_vld(1'b1),
    .p_ZL9n_regions_40_ap_vld(1'b1),
    .p_ZL9n_regions_41_ap_vld(1'b1),
    .p_ZL9n_regions_42_ap_vld(1'b1),
    .p_ZL9n_regions_43_ap_vld(1'b1),
    .p_ZL9n_regions_44_ap_vld(1'b1),
    .p_ZL9n_regions_45_ap_vld(1'b1),
    .p_ZL9n_regions_46_ap_vld(1'b1),
    .p_ZL9n_regions_47_ap_vld(1'b1),
    .p_ZL9n_regions_48_ap_vld(1'b1),
    .p_ZL9n_regions_49_ap_vld(1'b1),
    .p_ZL9n_regions_50_ap_vld(1'b1),
    .p_ZL9n_regions_51_ap_vld(1'b1),
    .p_ZL9n_regions_52_ap_vld(1'b1),
    .p_ZL9n_regions_53_ap_vld(1'b1),
    .p_ZL9n_regions_54_ap_vld(1'b1),
    .p_ZL9n_regions_55_ap_vld(1'b1),
    .p_ZL9n_regions_56_ap_vld(1'b1),
    .p_ZL9n_regions_57_ap_vld(1'b1),
    .p_ZL9n_regions_58_ap_vld(1'b1),
    .p_ZL9n_regions_59_ap_vld(1'b1),
    .p_ZL9n_regions_60_ap_vld(1'b1),
    .p_ZL9n_regions_61_ap_vld(1'b1),
    .p_ZL9n_regions_62_ap_vld(1'b1),
    .p_ZL9n_regions_63_ap_vld(1'b1),
    .ap_done(grp_runTest_fu_1350_ap_done),
    .ap_ready(grp_runTest_fu_1350_ap_ready),
    .ap_idle(grp_runTest_fu_1350_ap_idle),
    .ap_continue(grp_runTest_fu_1350_ap_continue)
);

run_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .sw_reset(ap_rst_sw),
    .ACLK_EN(1'b1),
    .accel_mode(accel_mode),
    .copying(copying),
    .inputData(inputData),
    .IOCheckIdx(IOCheckIdx),
    .trainedRegion_i(trainedRegion_i),
    .trainedRegion_o(trainedRegion_o),
    .IORegionIdx(IORegionIdx),
    .n_regions_in_o(n_regions_in_o),
    .n_regions_in_i(n_regions_in_i),
    .failedTask(failedTask),
    .failedTask_ap_vld(failedTask_ap_vld),
    .failedTask_ap_ack(1'b0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .flush(flush),
    .flush_done(s_axi_control_flush_done)
);

run_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_DW( 512 ),
    .USER_AW( 64 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .flush(flush),
    .flush_done(m_axi_gmem_flush_done),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(grp_runTest_fu_1350_m_axi_gmem_ARADDR),
    .I_ARLEN(grp_runTest_fu_1350_m_axi_gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(512'd0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(1'b0)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U198(
    .din0(regions_q1),
    .din1(regions_1_q1),
    .din2(trunc_ln652_reg_3126),
    .dout(grp_fu_1504_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U199(
    .din0(regions_q0),
    .din1(regions_1_q0),
    .din2(trunc_ln652_reg_3126),
    .dout(grp_fu_1513_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U200(
    .din0(regions_2_q1),
    .din1(regions_3_q1),
    .din2(trunc_ln652_reg_3126),
    .dout(grp_fu_1522_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U201(
    .din0(regions_2_q0),
    .din1(regions_3_q0),
    .din2(trunc_ln652_reg_3126),
    .dout(grp_fu_1531_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U202(
    .din0(regions_4_q1),
    .din1(regions_5_q1),
    .din2(trunc_ln652_reg_3126),
    .dout(grp_fu_1540_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U203(
    .din0(regions_4_q0),
    .din1(regions_5_q0),
    .din2(trunc_ln652_reg_3126),
    .dout(grp_fu_1549_p4)
);

run_mux_648_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mux_648_8_1_1_U204(
    .din0(p_ZL9n_regions_0),
    .din1(p_ZL9n_regions_1),
    .din2(p_ZL9n_regions_2),
    .din3(p_ZL9n_regions_3),
    .din4(p_ZL9n_regions_4),
    .din5(p_ZL9n_regions_5),
    .din6(p_ZL9n_regions_6),
    .din7(p_ZL9n_regions_7),
    .din8(p_ZL9n_regions_8),
    .din9(p_ZL9n_regions_9),
    .din10(p_ZL9n_regions_10),
    .din11(p_ZL9n_regions_11),
    .din12(p_ZL9n_regions_12),
    .din13(p_ZL9n_regions_13),
    .din14(p_ZL9n_regions_14),
    .din15(p_ZL9n_regions_15),
    .din16(p_ZL9n_regions_16),
    .din17(p_ZL9n_regions_17),
    .din18(p_ZL9n_regions_18),
    .din19(p_ZL9n_regions_19),
    .din20(p_ZL9n_regions_20),
    .din21(p_ZL9n_regions_21),
    .din22(p_ZL9n_regions_22),
    .din23(p_ZL9n_regions_23),
    .din24(p_ZL9n_regions_24),
    .din25(p_ZL9n_regions_25),
    .din26(p_ZL9n_regions_26),
    .din27(p_ZL9n_regions_27),
    .din28(p_ZL9n_regions_28),
    .din29(p_ZL9n_regions_29),
    .din30(p_ZL9n_regions_30),
    .din31(p_ZL9n_regions_31),
    .din32(p_ZL9n_regions_32),
    .din33(p_ZL9n_regions_33),
    .din34(p_ZL9n_regions_34),
    .din35(p_ZL9n_regions_35),
    .din36(p_ZL9n_regions_36),
    .din37(p_ZL9n_regions_37),
    .din38(p_ZL9n_regions_38),
    .din39(p_ZL9n_regions_39),
    .din40(p_ZL9n_regions_40),
    .din41(p_ZL9n_regions_41),
    .din42(p_ZL9n_regions_42),
    .din43(p_ZL9n_regions_43),
    .din44(p_ZL9n_regions_44),
    .din45(p_ZL9n_regions_45),
    .din46(p_ZL9n_regions_46),
    .din47(p_ZL9n_regions_47),
    .din48(p_ZL9n_regions_48),
    .din49(p_ZL9n_regions_49),
    .din50(p_ZL9n_regions_50),
    .din51(p_ZL9n_regions_51),
    .din52(p_ZL9n_regions_52),
    .din53(p_ZL9n_regions_53),
    .din54(p_ZL9n_regions_54),
    .din55(p_ZL9n_regions_55),
    .din56(p_ZL9n_regions_56),
    .din57(p_ZL9n_regions_57),
    .din58(p_ZL9n_regions_58),
    .din59(p_ZL9n_regions_59),
    .din60(p_ZL9n_regions_60),
    .din61(p_ZL9n_regions_61),
    .din62(p_ZL9n_regions_62),
    .din63(p_ZL9n_regions_63),
    .din64(IOCheckIdx),
    .dout(tmp_53_fu_1872_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_runTest_fu_1350_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_sync_reg_grp_runTest_fu_1350_ap_done <= 1'b0;
        end else if ((grp_runTest_fu_1350_ap_done == 1'b1)) begin
            ap_sync_reg_grp_runTest_fu_1350_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_runTest_fu_1350_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_sync_reg_grp_runTest_fu_1350_ap_ready <= 1'b0;
        end else if ((grp_runTest_fu_1350_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_runTest_fu_1350_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runTest_fu_1350_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) | ((8'd3 == accel_mode) & (ap_sync_grp_runTest_fu_1350_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state3)))) begin
            grp_runTest_fu_1350_ap_start_reg <= 1'b1;
        end else if ((grp_runTest_fu_1350_ap_ready == 1'b1)) begin
            grp_runTest_fu_1350_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        n_regions_in_o_preg <= 8'd0;
    end else begin
        if (((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            n_regions_in_o_preg <= tmp_53_fu_1872_p66;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ap_rst_int;
end

always @ (posedge ap_clk) begin
    s_axi_control_flush_done <= m_axi_gmem_flush_done;
end

always @ (posedge ap_clk) begin
    if (((8'd1 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        bitcast_ln689_10_reg_3422 <= bitcast_ln689_10_fu_2309_p1;
        bitcast_ln689_11_reg_3428 <= bitcast_ln689_11_fu_2323_p1;
        bitcast_ln689_12_reg_3434 <= bitcast_ln689_12_fu_2337_p1;
        bitcast_ln689_13_reg_3440 <= bitcast_ln689_13_fu_2351_p1;
        bitcast_ln689_14_reg_3446 <= bitcast_ln689_14_fu_2365_p1;
        bitcast_ln689_15_reg_3452 <= bitcast_ln689_15_fu_2379_p1;
        bitcast_ln689_18_reg_3458 <= bitcast_ln689_18_fu_2425_p1;
        bitcast_ln689_19_reg_3464 <= bitcast_ln689_19_fu_2439_p1;
        bitcast_ln689_20_reg_3470 <= bitcast_ln689_20_fu_2453_p1;
        bitcast_ln689_21_reg_3476 <= bitcast_ln689_21_fu_2467_p1;
        bitcast_ln689_22_reg_3482 <= bitcast_ln689_22_fu_2481_p1;
        bitcast_ln689_23_reg_3488 <= bitcast_ln689_23_fu_2495_p1;
        bitcast_ln689_2_reg_3386 <= bitcast_ln689_2_fu_2193_p1;
        bitcast_ln689_3_reg_3392 <= bitcast_ln689_3_fu_2207_p1;
        bitcast_ln689_4_reg_3398 <= bitcast_ln689_4_fu_2221_p1;
        bitcast_ln689_5_reg_3404 <= bitcast_ln689_5_fu_2235_p1;
        bitcast_ln689_6_reg_3410 <= bitcast_ln689_6_fu_2249_p1;
        bitcast_ln689_7_reg_3416 <= bitcast_ln689_7_fu_2263_p1;
        regions_1_addr_10_reg_3236[11 : 3] <= zext_ln689_4_fu_2077_p1[11 : 3];
        regions_1_addr_11_reg_3241[11 : 3] <= zext_ln689_5_fu_2093_p1[11 : 3];
        regions_1_addr_12_reg_3246[11 : 3] <= zext_ln689_6_fu_2109_p1[11 : 3];
        regions_1_addr_13_reg_3251[11 : 3] <= zext_ln689_7_fu_2125_p1[11 : 3];
        regions_1_addr_14_reg_3256[11 : 3] <= zext_ln689_8_fu_2141_p1[11 : 3];
        regions_1_addr_15_reg_3261[11 : 3] <= zext_ln689_9_fu_2157_p1[11 : 3];
        regions_2_addr_2_reg_3266[11 : 3] <= zext_ln689_4_fu_2077_p1[11 : 3];
        regions_2_addr_3_reg_3271[11 : 3] <= zext_ln689_5_fu_2093_p1[11 : 3];
        regions_2_addr_4_reg_3276[11 : 3] <= zext_ln689_6_fu_2109_p1[11 : 3];
        regions_2_addr_5_reg_3281[11 : 3] <= zext_ln689_7_fu_2125_p1[11 : 3];
        regions_2_addr_6_reg_3286[11 : 3] <= zext_ln689_8_fu_2141_p1[11 : 3];
        regions_2_addr_7_reg_3291[11 : 3] <= zext_ln689_9_fu_2157_p1[11 : 3];
        regions_3_addr_10_reg_3296[11 : 3] <= zext_ln689_4_fu_2077_p1[11 : 3];
        regions_3_addr_11_reg_3301[11 : 3] <= zext_ln689_5_fu_2093_p1[11 : 3];
        regions_3_addr_12_reg_3306[11 : 3] <= zext_ln689_6_fu_2109_p1[11 : 3];
        regions_3_addr_13_reg_3311[11 : 3] <= zext_ln689_7_fu_2125_p1[11 : 3];
        regions_3_addr_14_reg_3316[11 : 3] <= zext_ln689_8_fu_2141_p1[11 : 3];
        regions_3_addr_15_reg_3321[11 : 3] <= zext_ln689_9_fu_2157_p1[11 : 3];
        regions_4_addr_2_reg_3326[11 : 3] <= zext_ln689_4_fu_2077_p1[11 : 3];
        regions_4_addr_3_reg_3331[11 : 3] <= zext_ln689_5_fu_2093_p1[11 : 3];
        regions_4_addr_4_reg_3336[11 : 3] <= zext_ln689_6_fu_2109_p1[11 : 3];
        regions_4_addr_5_reg_3341[11 : 3] <= zext_ln689_7_fu_2125_p1[11 : 3];
        regions_4_addr_6_reg_3346[11 : 3] <= zext_ln689_8_fu_2141_p1[11 : 3];
        regions_4_addr_7_reg_3351[11 : 3] <= zext_ln689_9_fu_2157_p1[11 : 3];
        regions_5_addr_10_reg_3356[11 : 3] <= zext_ln689_4_fu_2077_p1[11 : 3];
        regions_5_addr_11_reg_3361[11 : 3] <= zext_ln689_5_fu_2093_p1[11 : 3];
        regions_5_addr_12_reg_3366[11 : 3] <= zext_ln689_6_fu_2109_p1[11 : 3];
        regions_5_addr_13_reg_3371[11 : 3] <= zext_ln689_7_fu_2125_p1[11 : 3];
        regions_5_addr_14_reg_3376[11 : 3] <= zext_ln689_8_fu_2141_p1[11 : 3];
        regions_5_addr_15_reg_3381[11 : 3] <= zext_ln689_9_fu_2157_p1[11 : 3];
        regions_addr_2_reg_3206[11 : 3] <= zext_ln689_4_fu_2077_p1[11 : 3];
        regions_addr_3_reg_3211[11 : 3] <= zext_ln689_5_fu_2093_p1[11 : 3];
        regions_addr_4_reg_3216[11 : 3] <= zext_ln689_6_fu_2109_p1[11 : 3];
        regions_addr_5_reg_3221[11 : 3] <= zext_ln689_7_fu_2125_p1[11 : 3];
        regions_addr_6_reg_3226[11 : 3] <= zext_ln689_8_fu_2141_p1[11 : 3];
        regions_addr_7_reg_3231[11 : 3] <= zext_ln689_9_fu_2157_p1[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        inputData_read_reg_3117 <= inputData;
        trunc_ln652_reg_3126 <= trunc_ln652_fu_1558_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_0 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_1 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd10) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_10 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd11) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_11 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd12) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_12 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd13) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_13 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd14) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_14 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd15) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_15 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd16) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_16 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd17) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_17 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd18) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_18 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd19) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_19 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_2 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd20) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_20 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd21) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_21 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd22) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_22 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd23) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_23 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd24) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_24 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd25) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_25 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd26) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_26 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd27) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_27 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd28) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_28 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd29) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_29 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd3) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_3 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd30) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_30 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd31) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_31 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd32) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_32 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd33) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_33 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd34) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_34 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd35) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_35 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd36) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_36 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd37) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_37 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd38) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_38 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd39) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_39 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd4) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_4 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd40) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_40 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd41) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_41 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd42) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_42 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd43) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_43 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd44) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_44 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd45) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_45 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd46) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_46 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd47) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_47 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd48) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_48 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd49) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_49 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd5) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_5 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd50) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_50 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd51) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_51 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd52) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_52 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd53) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_53 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd54) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_54 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd55) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_55 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd56) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_56 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd57) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_57 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd58) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_58 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd59) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_59 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd6) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_6 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd60) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_60 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd61) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_61 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd62) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_62 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd63) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_63 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd7) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_7 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd8) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_8 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln690_fu_2720_p1 == 6'd9) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL9n_regions_9 <= n_regions_in_i;
    end
end

always @ (posedge ap_clk) begin
    if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln692_reg_3136[11 : 3] <= shl_ln692_fu_1584_p2[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_25_reg_3554 <= grp_fu_1504_p4;
        tmp_26_reg_3559 <= grp_fu_1513_p4;
        tmp_33_reg_3564 <= grp_fu_1522_p4;
        tmp_34_reg_3569 <= grp_fu_1531_p4;
        tmp_41_reg_3574 <= grp_fu_1540_p4;
        tmp_42_reg_3579 <= grp_fu_1549_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_27_reg_3644 <= grp_fu_1504_p4;
        tmp_28_reg_3649 <= grp_fu_1513_p4;
        tmp_35_reg_3654 <= grp_fu_1522_p4;
        tmp_36_reg_3659 <= grp_fu_1531_p4;
        tmp_43_reg_3664 <= grp_fu_1540_p4;
        tmp_44_reg_3669 <= grp_fu_1549_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_29_reg_3734 <= grp_fu_1504_p4;
        tmp_30_reg_3739 <= grp_fu_1513_p4;
        tmp_37_reg_3744 <= grp_fu_1522_p4;
        tmp_38_reg_3749 <= grp_fu_1531_p4;
        tmp_45_reg_3754 <= grp_fu_1540_p4;
        tmp_46_reg_3759 <= grp_fu_1549_p4;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3)))) begin
        gmem_ARVALID = grp_runTest_fu_1350_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3)))) begin
        gmem_RREADY = grp_runTest_fu_1350_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
        grp_runTest_fu_1350_ap_continue = 1'b1;
    end else begin
        grp_runTest_fu_1350_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        n_regions_in_o = tmp_53_fu_1872_p66;
    end else begin
        n_regions_in_o = n_regions_in_o_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_1_address0 = regions_1_addr_13_reg_3251;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_1_address0 = regions_1_addr_11_reg_3241;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_1_address0 = regions_1_addr_15_reg_3261;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_1_address0 = zext_ln692_9_fu_2579_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_1_address0 = zext_ln692_7_fu_2549_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_1_address0 = zext_ln692_5_fu_2519_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_1_address0 = zext_ln689_3_fu_2061_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_1_address0 = zext_ln692_3_fu_1606_p1;
    end else if (((8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
        regions_1_address0 = grp_runTest_fu_1350_regions_1_address0;
    end else begin
        regions_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_1_address1 = regions_1_addr_12_reg_3246;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_1_address1 = regions_1_addr_10_reg_3236;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_1_address1 = regions_1_addr_14_reg_3256;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_1_address1 = zext_ln692_8_fu_2564_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_1_address1 = zext_ln692_6_fu_2534_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_1_address1 = zext_ln692_4_fu_2504_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_1_address1 = zext_ln689_2_fu_2045_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_1_address1 = zext_ln692_2_fu_1590_p1;
    end else begin
        regions_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_1_ce0 = 1'b1;
    end else if (((8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
        regions_1_ce0 = grp_runTest_fu_1350_regions_1_ce0;
    end else begin
        regions_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_1_ce1 = 1'b1;
    end else begin
        regions_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_1_d0 = bitcast_ln689_5_reg_3404;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_1_d0 = bitcast_ln689_3_reg_3392;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_1_d0 = bitcast_ln689_7_reg_3416;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_1_d0 = bitcast_ln689_1_fu_2177_p1;
    end else begin
        regions_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_1_d1 = bitcast_ln689_4_reg_3398;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_1_d1 = bitcast_ln689_2_reg_3386;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_1_d1 = bitcast_ln689_6_reg_3410;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_1_d1 = bitcast_ln689_fu_2023_p1;
    end else begin
        regions_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_1_we0 = 1'b1;
    end else begin
        regions_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_1_we1 = 1'b1;
    end else begin
        regions_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_2_address0 = regions_2_addr_7_reg_3291;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_2_address0 = regions_2_addr_5_reg_3281;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_2_address0 = regions_2_addr_3_reg_3271;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_2_address0 = zext_ln692_9_fu_2579_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_2_address0 = zext_ln692_7_fu_2549_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_2_address0 = zext_ln692_5_fu_2519_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_2_address0 = zext_ln689_3_fu_2061_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_2_address0 = zext_ln692_3_fu_1606_p1;
    end else if (((8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
        regions_2_address0 = grp_runTest_fu_1350_regions_2_address0;
    end else begin
        regions_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_2_address1 = regions_2_addr_6_reg_3286;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_2_address1 = regions_2_addr_4_reg_3276;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_2_address1 = regions_2_addr_2_reg_3266;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_2_address1 = zext_ln692_8_fu_2564_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_2_address1 = zext_ln692_6_fu_2534_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_2_address1 = zext_ln692_4_fu_2504_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_2_address1 = zext_ln689_2_fu_2045_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_2_address1 = zext_ln692_2_fu_1590_p1;
    end else begin
        regions_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_2_ce0 = 1'b1;
    end else if (((8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
        regions_2_ce0 = grp_runTest_fu_1350_regions_2_ce0;
    end else begin
        regions_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_2_ce1 = 1'b1;
    end else begin
        regions_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_2_d0 = bitcast_ln689_15_reg_3452;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_2_d0 = bitcast_ln689_13_reg_3440;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_2_d0 = bitcast_ln689_11_reg_3428;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_2_d0 = bitcast_ln689_9_fu_2293_p1;
    end else begin
        regions_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_2_d1 = bitcast_ln689_14_reg_3446;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_2_d1 = bitcast_ln689_12_reg_3434;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_2_d1 = bitcast_ln689_10_reg_3422;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_2_d1 = bitcast_ln689_8_fu_2277_p1;
    end else begin
        regions_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_2_we0 = 1'b1;
    end else begin
        regions_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_2_we1 = 1'b1;
    end else begin
        regions_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_3_address0 = regions_3_addr_13_reg_3311;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_3_address0 = regions_3_addr_11_reg_3301;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_3_address0 = regions_3_addr_15_reg_3321;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_3_address0 = zext_ln692_9_fu_2579_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_3_address0 = zext_ln692_7_fu_2549_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_3_address0 = zext_ln692_5_fu_2519_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_3_address0 = zext_ln689_3_fu_2061_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_3_address0 = zext_ln692_3_fu_1606_p1;
    end else if (((8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
        regions_3_address0 = grp_runTest_fu_1350_regions_3_address0;
    end else begin
        regions_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_3_address1 = regions_3_addr_12_reg_3306;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_3_address1 = regions_3_addr_10_reg_3296;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_3_address1 = regions_3_addr_14_reg_3316;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_3_address1 = zext_ln692_8_fu_2564_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_3_address1 = zext_ln692_6_fu_2534_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_3_address1 = zext_ln692_4_fu_2504_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_3_address1 = zext_ln689_2_fu_2045_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_3_address1 = zext_ln692_2_fu_1590_p1;
    end else begin
        regions_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_3_ce0 = 1'b1;
    end else if (((8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
        regions_3_ce0 = grp_runTest_fu_1350_regions_3_ce0;
    end else begin
        regions_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_3_ce1 = 1'b1;
    end else begin
        regions_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_3_d0 = bitcast_ln689_13_reg_3440;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_3_d0 = bitcast_ln689_11_reg_3428;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_3_d0 = bitcast_ln689_15_reg_3452;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_3_d0 = bitcast_ln689_9_fu_2293_p1;
    end else begin
        regions_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_3_d1 = bitcast_ln689_12_reg_3434;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_3_d1 = bitcast_ln689_10_reg_3422;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_3_d1 = bitcast_ln689_14_reg_3446;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_3_d1 = bitcast_ln689_8_fu_2277_p1;
    end else begin
        regions_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_3_we0 = 1'b1;
    end else begin
        regions_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_3_we1 = 1'b1;
    end else begin
        regions_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_4_address0 = regions_4_addr_7_reg_3351;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_4_address0 = regions_4_addr_5_reg_3341;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_4_address0 = regions_4_addr_3_reg_3331;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_4_address0 = zext_ln692_9_fu_2579_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_4_address0 = zext_ln692_7_fu_2549_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_4_address0 = zext_ln692_5_fu_2519_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_4_address0 = zext_ln689_3_fu_2061_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_4_address0 = zext_ln692_3_fu_1606_p1;
    end else begin
        regions_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_4_address1 = regions_4_addr_6_reg_3346;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_4_address1 = regions_4_addr_4_reg_3336;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_4_address1 = regions_4_addr_2_reg_3326;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_4_address1 = zext_ln692_8_fu_2564_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_4_address1 = zext_ln692_6_fu_2534_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_4_address1 = zext_ln692_4_fu_2504_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_4_address1 = zext_ln689_2_fu_2045_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_4_address1 = zext_ln692_2_fu_1590_p1;
    end else begin
        regions_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_4_ce0 = 1'b1;
    end else begin
        regions_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_4_ce1 = 1'b1;
    end else begin
        regions_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_4_d0 = bitcast_ln689_23_reg_3488;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_4_d0 = bitcast_ln689_21_reg_3476;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_4_d0 = bitcast_ln689_19_reg_3464;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_4_d0 = bitcast_ln689_17_fu_2409_p1;
    end else begin
        regions_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_4_d1 = bitcast_ln689_22_reg_3482;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_4_d1 = bitcast_ln689_20_reg_3470;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_4_d1 = bitcast_ln689_18_reg_3458;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_4_d1 = bitcast_ln689_16_fu_2393_p1;
    end else begin
        regions_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_4_we0 = 1'b1;
    end else begin
        regions_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_4_we1 = 1'b1;
    end else begin
        regions_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_5_address0 = regions_5_addr_13_reg_3371;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_5_address0 = regions_5_addr_11_reg_3361;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_5_address0 = regions_5_addr_15_reg_3381;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_5_address0 = zext_ln692_9_fu_2579_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_5_address0 = zext_ln692_7_fu_2549_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_5_address0 = zext_ln692_5_fu_2519_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_5_address0 = zext_ln689_3_fu_2061_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_5_address0 = zext_ln692_3_fu_1606_p1;
    end else begin
        regions_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_5_address1 = regions_5_addr_12_reg_3366;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_5_address1 = regions_5_addr_10_reg_3356;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_5_address1 = regions_5_addr_14_reg_3376;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_5_address1 = zext_ln692_8_fu_2564_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_5_address1 = zext_ln692_6_fu_2534_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_5_address1 = zext_ln692_4_fu_2504_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_5_address1 = zext_ln689_2_fu_2045_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_5_address1 = zext_ln692_2_fu_1590_p1;
    end else begin
        regions_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_5_ce0 = 1'b1;
    end else begin
        regions_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_5_ce1 = 1'b1;
    end else begin
        regions_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_5_d0 = bitcast_ln689_21_reg_3476;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_5_d0 = bitcast_ln689_19_reg_3464;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_5_d0 = bitcast_ln689_23_reg_3488;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_5_d0 = bitcast_ln689_17_fu_2409_p1;
    end else begin
        regions_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_5_d1 = bitcast_ln689_20_reg_3470;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_5_d1 = bitcast_ln689_18_reg_3458;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_5_d1 = bitcast_ln689_22_reg_3482;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_5_d1 = bitcast_ln689_16_fu_2393_p1;
    end else begin
        regions_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_5_we0 = 1'b1;
    end else begin
        regions_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_5_we1 = 1'b1;
    end else begin
        regions_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_address0 = regions_addr_7_reg_3231;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_address0 = regions_addr_5_reg_3221;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_address0 = regions_addr_3_reg_3211;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_address0 = zext_ln692_9_fu_2579_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_address0 = zext_ln692_7_fu_2549_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_address0 = zext_ln692_5_fu_2519_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_address0 = zext_ln689_3_fu_2061_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_address0 = zext_ln692_3_fu_1606_p1;
    end else if (((8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
        regions_address0 = grp_runTest_fu_1350_regions_address0;
    end else begin
        regions_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_address1 = regions_addr_6_reg_3226;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_address1 = regions_addr_4_reg_3216;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_address1 = regions_addr_2_reg_3206;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_address1 = zext_ln692_8_fu_2564_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_address1 = zext_ln692_6_fu_2534_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        regions_address1 = zext_ln692_4_fu_2504_p1;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_address1 = zext_ln689_2_fu_2045_p1;
    end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_address1 = zext_ln692_2_fu_1590_p1;
    end else begin
        regions_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_ce0 = 1'b1;
    end else if (((8'd3 == accel_mode) & (1'b1 == ap_CS_fsm_state3))) begin
        regions_ce0 = grp_runTest_fu_1350_regions_ce0;
    end else begin
        regions_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        regions_ce1 = 1'b1;
    end else begin
        regions_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_d0 = bitcast_ln689_7_reg_3416;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_d0 = bitcast_ln689_5_reg_3404;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_d0 = bitcast_ln689_3_reg_3392;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_d0 = bitcast_ln689_1_fu_2177_p1;
    end else begin
        regions_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_d1 = bitcast_ln689_6_reg_3410;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_d1 = bitcast_ln689_4_reg_3398;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_d1 = bitcast_ln689_2_reg_3386;
    end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        regions_d1 = bitcast_ln689_fu_2023_p1;
    end else begin
        regions_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_we0 = 1'b1;
    end else begin
        regions_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | ((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln652_reg_3126 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_we1 = 1'b1;
    end else begin
        regions_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((8'd1 == accel_mode_read_read_fu_538_p2) & (trunc_ln652_fu_1558_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~(8'd3 == accel_mode) & ~(8'd1 == accel_mode_read_read_fu_538_p2) & ~(8'd2 == accel_mode_read_read_fu_538_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((8'd3 == accel_mode) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if ((~(8'd1 == accel_mode_read_read_fu_538_p2) & ~(8'd2 == accel_mode_read_read_fu_538_p2) & (1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accel_mode_read_read_fu_538_p2 = accel_mode;

assign add_ln689_fu_2033_p2 = (zext_ln689_fu_2015_p1 + zext_ln689_1_fu_2029_p1);

assign add_ln692_fu_1578_p2 = (zext_ln692_fu_1570_p1 + zext_ln692_1_fu_1574_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((8'd3 == accel_mode) & ((ap_sync_grp_runTest_fu_1350_ap_ready & ap_sync_grp_runTest_fu_1350_ap_done) == 1'b0));
end

always @ (*) begin
    ap_rst_int = (~ap_rst_n | ap_rst_sw);
end

assign ap_sync_grp_runTest_fu_1350_ap_done = (grp_runTest_fu_1350_ap_done | ap_sync_reg_grp_runTest_fu_1350_ap_done);

assign ap_sync_grp_runTest_fu_1350_ap_ready = (grp_runTest_fu_1350_ap_ready | ap_sync_reg_grp_runTest_fu_1350_ap_ready);

assign bitcast_ln689_10_fu_2309_p1 = tmp_14_fu_2299_p4;

assign bitcast_ln689_11_fu_2323_p1 = tmp_15_fu_2313_p4;

assign bitcast_ln689_12_fu_2337_p1 = tmp_16_fu_2327_p4;

assign bitcast_ln689_13_fu_2351_p1 = tmp_17_fu_2341_p4;

assign bitcast_ln689_14_fu_2365_p1 = tmp_18_fu_2355_p4;

assign bitcast_ln689_15_fu_2379_p1 = tmp_19_fu_2369_p4;

assign bitcast_ln689_16_fu_2393_p1 = tmp_20_fu_2383_p4;

assign bitcast_ln689_17_fu_2409_p1 = tmp_21_fu_2399_p4;

assign bitcast_ln689_18_fu_2425_p1 = tmp_22_fu_2415_p4;

assign bitcast_ln689_19_fu_2439_p1 = tmp_23_fu_2429_p4;

assign bitcast_ln689_1_fu_2177_p1 = tmp_fu_2167_p4;

assign bitcast_ln689_20_fu_2453_p1 = tmp_24_fu_2443_p4;

assign bitcast_ln689_21_fu_2467_p1 = tmp_49_fu_2457_p4;

assign bitcast_ln689_22_fu_2481_p1 = tmp_50_fu_2471_p4;

assign bitcast_ln689_23_fu_2495_p1 = tmp_51_fu_2485_p4;

assign bitcast_ln689_2_fu_2193_p1 = tmp_6_fu_2183_p4;

assign bitcast_ln689_3_fu_2207_p1 = tmp_7_fu_2197_p4;

assign bitcast_ln689_4_fu_2221_p1 = tmp_8_fu_2211_p4;

assign bitcast_ln689_5_fu_2235_p1 = tmp_9_fu_2225_p4;

assign bitcast_ln689_6_fu_2249_p1 = tmp_10_fu_2239_p4;

assign bitcast_ln689_7_fu_2263_p1 = tmp_11_fu_2253_p4;

assign bitcast_ln689_8_fu_2277_p1 = tmp_12_fu_2267_p4;

assign bitcast_ln689_9_fu_2293_p1 = tmp_13_fu_2283_p4;

assign bitcast_ln689_fu_2023_p1 = trunc_ln689_fu_2019_p1;

assign bitcast_ln692_10_fu_2621_p1 = tmp_35_reg_3654;

assign bitcast_ln692_11_fu_2624_p1 = tmp_36_reg_3659;

assign bitcast_ln692_12_fu_2627_p1 = tmp_37_reg_3744;

assign bitcast_ln692_13_fu_2630_p1 = tmp_38_reg_3749;

assign bitcast_ln692_14_fu_2633_p1 = grp_fu_1522_p4;

assign bitcast_ln692_15_fu_2637_p1 = grp_fu_1531_p4;

assign bitcast_ln692_16_fu_2641_p1 = tmp_41_reg_3574;

assign bitcast_ln692_17_fu_2644_p1 = tmp_42_reg_3579;

assign bitcast_ln692_18_fu_2647_p1 = tmp_43_reg_3664;

assign bitcast_ln692_19_fu_2650_p1 = tmp_44_reg_3669;

assign bitcast_ln692_1_fu_2592_p1 = tmp_26_reg_3559;

assign bitcast_ln692_20_fu_2653_p1 = tmp_45_reg_3754;

assign bitcast_ln692_21_fu_2656_p1 = tmp_46_reg_3759;

assign bitcast_ln692_22_fu_2659_p1 = grp_fu_1540_p4;

assign bitcast_ln692_23_fu_2663_p1 = grp_fu_1549_p4;

assign bitcast_ln692_2_fu_2595_p1 = tmp_27_reg_3644;

assign bitcast_ln692_3_fu_2598_p1 = tmp_28_reg_3649;

assign bitcast_ln692_4_fu_2601_p1 = tmp_29_reg_3734;

assign bitcast_ln692_5_fu_2604_p1 = tmp_30_reg_3739;

assign bitcast_ln692_6_fu_2607_p1 = grp_fu_1504_p4;

assign bitcast_ln692_7_fu_2611_p1 = grp_fu_1513_p4;

assign bitcast_ln692_8_fu_2615_p1 = tmp_33_reg_3564;

assign bitcast_ln692_9_fu_2618_p1 = tmp_34_reg_3569;

assign bitcast_ln692_fu_2589_p1 = tmp_25_reg_3554;

assign grp_fu_1494_p4 = {{IORegionIdx[7:1]}};

assign grp_runTest_fu_1350_ap_start = grp_runTest_fu_1350_ap_start_reg;

assign or_ln689_1_fu_2071_p2 = (shl_ln689_fu_2039_p2 | 12'd2);

assign or_ln689_2_fu_2087_p2 = (shl_ln689_fu_2039_p2 | 12'd3);

assign or_ln689_3_fu_2103_p2 = (shl_ln689_fu_2039_p2 | 12'd4);

assign or_ln689_4_fu_2119_p2 = (shl_ln689_fu_2039_p2 | 12'd5);

assign or_ln689_5_fu_2135_p2 = (shl_ln689_fu_2039_p2 | 12'd6);

assign or_ln689_6_fu_2151_p2 = (shl_ln689_fu_2039_p2 | 12'd7);

assign or_ln689_fu_2055_p2 = (shl_ln689_fu_2039_p2 | 12'd1);

assign or_ln692_1_fu_2499_p2 = (shl_ln692_reg_3136 | 12'd2);

assign or_ln692_2_fu_2514_p2 = (shl_ln692_reg_3136 | 12'd3);

assign or_ln692_3_fu_2529_p2 = (shl_ln692_reg_3136 | 12'd4);

assign or_ln692_4_fu_2544_p2 = (shl_ln692_reg_3136 | 12'd5);

assign or_ln692_5_fu_2559_p2 = (shl_ln692_reg_3136 | 12'd6);

assign or_ln692_6_fu_2574_p2 = (shl_ln692_reg_3136 | 12'd7);

assign or_ln692_fu_1600_p2 = (shl_ln692_fu_1584_p2 | 12'd1);

assign shl_ln689_fu_2039_p2 = add_ln689_fu_2033_p2 << 12'd3;

assign shl_ln692_fu_1584_p2 = add_ln692_fu_1578_p2 << 12'd3;

assign tmp_10_fu_2239_p4 = {{trainedRegion_i[223:192]}};

assign tmp_11_fu_2253_p4 = {{trainedRegion_i[255:224]}};

assign tmp_12_fu_2267_p4 = {{trainedRegion_i[287:256]}};

assign tmp_13_fu_2283_p4 = {{trainedRegion_i[319:288]}};

assign tmp_14_fu_2299_p4 = {{trainedRegion_i[351:320]}};

assign tmp_15_fu_2313_p4 = {{trainedRegion_i[383:352]}};

assign tmp_16_fu_2327_p4 = {{trainedRegion_i[415:384]}};

assign tmp_17_fu_2341_p4 = {{trainedRegion_i[447:416]}};

assign tmp_18_fu_2355_p4 = {{trainedRegion_i[479:448]}};

assign tmp_19_fu_2369_p4 = {{trainedRegion_i[511:480]}};

assign tmp_20_fu_2383_p4 = {{trainedRegion_i[543:512]}};

assign tmp_21_fu_2399_p4 = {{trainedRegion_i[575:544]}};

assign tmp_22_fu_2415_p4 = {{trainedRegion_i[607:576]}};

assign tmp_23_fu_2429_p4 = {{trainedRegion_i[639:608]}};

assign tmp_24_fu_2443_p4 = {{trainedRegion_i[671:640]}};

assign tmp_49_fu_2457_p4 = {{trainedRegion_i[703:672]}};

assign tmp_50_fu_2471_p4 = {{trainedRegion_i[735:704]}};

assign tmp_51_fu_2485_p4 = {{trainedRegion_i[767:736]}};

assign tmp_52_fu_1562_p3 = {{IOCheckIdx}, {3'd0}};

assign tmp_6_fu_2183_p4 = {{trainedRegion_i[95:64]}};

assign tmp_7_fu_2197_p4 = {{trainedRegion_i[127:96]}};

assign tmp_8_fu_2211_p4 = {{trainedRegion_i[159:128]}};

assign tmp_9_fu_2225_p4 = {{trainedRegion_i[191:160]}};

assign tmp_fu_2167_p4 = {{trainedRegion_i[63:32]}};

assign tmp_s_fu_2007_p3 = {{IOCheckIdx}, {3'd0}};

assign trainedRegion_o = {{{{{{{{{{{{{{{{{{{{{{{{bitcast_ln692_23_fu_2663_p1}, {bitcast_ln692_22_fu_2659_p1}}, {bitcast_ln692_21_fu_2656_p1}}, {bitcast_ln692_20_fu_2653_p1}}, {bitcast_ln692_19_fu_2650_p1}}, {bitcast_ln692_18_fu_2647_p1}}, {bitcast_ln692_17_fu_2644_p1}}, {bitcast_ln692_16_fu_2641_p1}}, {bitcast_ln692_15_fu_2637_p1}}, {bitcast_ln692_14_fu_2633_p1}}, {bitcast_ln692_13_fu_2630_p1}}, {bitcast_ln692_12_fu_2627_p1}}, {bitcast_ln692_11_fu_2624_p1}}, {bitcast_ln692_10_fu_2621_p1}}, {bitcast_ln692_9_fu_2618_p1}}, {bitcast_ln692_8_fu_2615_p1}}, {bitcast_ln692_7_fu_2611_p1}}, {bitcast_ln692_6_fu_2607_p1}}, {bitcast_ln692_5_fu_2604_p1}}, {bitcast_ln692_4_fu_2601_p1}}, {bitcast_ln692_3_fu_2598_p1}}, {bitcast_ln692_2_fu_2595_p1}}, {bitcast_ln692_1_fu_2592_p1}}, {bitcast_ln692_fu_2589_p1}};

assign trunc_ln652_fu_1558_p1 = IORegionIdx[0:0];

assign trunc_ln689_fu_2019_p1 = trainedRegion_i[31:0];

assign trunc_ln690_fu_2720_p1 = IOCheckIdx[5:0];

assign zext_ln689_1_fu_2029_p1 = grp_fu_1494_p4;

assign zext_ln689_2_fu_2045_p1 = shl_ln689_fu_2039_p2;

assign zext_ln689_3_fu_2061_p1 = or_ln689_fu_2055_p2;

assign zext_ln689_4_fu_2077_p1 = or_ln689_1_fu_2071_p2;

assign zext_ln689_5_fu_2093_p1 = or_ln689_2_fu_2087_p2;

assign zext_ln689_6_fu_2109_p1 = or_ln689_3_fu_2103_p2;

assign zext_ln689_7_fu_2125_p1 = or_ln689_4_fu_2119_p2;

assign zext_ln689_8_fu_2141_p1 = or_ln689_5_fu_2135_p2;

assign zext_ln689_9_fu_2157_p1 = or_ln689_6_fu_2151_p2;

assign zext_ln689_fu_2015_p1 = tmp_s_fu_2007_p3;

assign zext_ln692_1_fu_1574_p1 = grp_fu_1494_p4;

assign zext_ln692_2_fu_1590_p1 = shl_ln692_fu_1584_p2;

assign zext_ln692_3_fu_1606_p1 = or_ln692_fu_1600_p2;

assign zext_ln692_4_fu_2504_p1 = or_ln692_1_fu_2499_p2;

assign zext_ln692_5_fu_2519_p1 = or_ln692_2_fu_2514_p2;

assign zext_ln692_6_fu_2534_p1 = or_ln692_3_fu_2529_p2;

assign zext_ln692_7_fu_2549_p1 = or_ln692_4_fu_2544_p2;

assign zext_ln692_8_fu_2564_p1 = or_ln692_5_fu_2559_p2;

assign zext_ln692_9_fu_2579_p1 = or_ln692_6_fu_2574_p2;

assign zext_ln692_fu_1570_p1 = tmp_52_fu_1562_p3;

always @ (posedge ap_clk) begin
    shl_ln692_reg_3136[2:0] <= 3'b000;
    regions_addr_2_reg_3206[2:0] <= 3'b010;
    regions_addr_3_reg_3211[2:0] <= 3'b011;
    regions_addr_4_reg_3216[2:0] <= 3'b100;
    regions_addr_5_reg_3221[2:0] <= 3'b101;
    regions_addr_6_reg_3226[2:0] <= 3'b110;
    regions_addr_7_reg_3231[2:0] <= 3'b111;
    regions_1_addr_10_reg_3236[2:0] <= 3'b010;
    regions_1_addr_11_reg_3241[2:0] <= 3'b011;
    regions_1_addr_12_reg_3246[2:0] <= 3'b100;
    regions_1_addr_13_reg_3251[2:0] <= 3'b101;
    regions_1_addr_14_reg_3256[2:0] <= 3'b110;
    regions_1_addr_15_reg_3261[2:0] <= 3'b111;
    regions_2_addr_2_reg_3266[2:0] <= 3'b010;
    regions_2_addr_3_reg_3271[2:0] <= 3'b011;
    regions_2_addr_4_reg_3276[2:0] <= 3'b100;
    regions_2_addr_5_reg_3281[2:0] <= 3'b101;
    regions_2_addr_6_reg_3286[2:0] <= 3'b110;
    regions_2_addr_7_reg_3291[2:0] <= 3'b111;
    regions_3_addr_10_reg_3296[2:0] <= 3'b010;
    regions_3_addr_11_reg_3301[2:0] <= 3'b011;
    regions_3_addr_12_reg_3306[2:0] <= 3'b100;
    regions_3_addr_13_reg_3311[2:0] <= 3'b101;
    regions_3_addr_14_reg_3316[2:0] <= 3'b110;
    regions_3_addr_15_reg_3321[2:0] <= 3'b111;
    regions_4_addr_2_reg_3326[2:0] <= 3'b010;
    regions_4_addr_3_reg_3331[2:0] <= 3'b011;
    regions_4_addr_4_reg_3336[2:0] <= 3'b100;
    regions_4_addr_5_reg_3341[2:0] <= 3'b101;
    regions_4_addr_6_reg_3346[2:0] <= 3'b110;
    regions_4_addr_7_reg_3351[2:0] <= 3'b111;
    regions_5_addr_10_reg_3356[2:0] <= 3'b010;
    regions_5_addr_11_reg_3361[2:0] <= 3'b011;
    regions_5_addr_12_reg_3366[2:0] <= 3'b100;
    regions_5_addr_13_reg_3371[2:0] <= 3'b101;
    regions_5_addr_14_reg_3376[2:0] <= 3'b110;
    regions_5_addr_15_reg_3381[2:0] <= 3'b111;
end

endmodule //run
