Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9c750d5e06b442a69a620626f1ad1eb3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AXI_4_top_behav xil_defaultlib.AXI_4_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 15 for port S_AXI_0_araddr [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/AXI4-LITE/AXI4-LITE.srcs/sources_1/new/AXI_4_top.sv:77]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 15 for port S_AXI_0_awaddr [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/AXI4-LITE/AXI4-LITE.srcs/sources_1/new/AXI_4_top.sv:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling module xil_defaultlib.AXI4_master
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_lite [\axi_lite(c_s_axi_addr_width=15,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=81...]
Compiling architecture design_2_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_2_axi_bram_ctrl_0_0 [design_2_axi_bram_ctrl_0_0_defau...]
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.AXI_4_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_4_top_behav
