	component qsys_top_av_esram_1 is
		port (
			refclk         : in  std_logic                     := 'X';             -- clk
			esram_clk      : out std_logic;                                        -- clk
			esram_rst      : out std_logic;                                        -- reset
			iopll_lock     : out std_logic;                                        -- iopll_lock
			av_address     : in  std_logic_vector(10 downto 0) := (others => 'X'); -- address
			av_read        : in  std_logic                     := 'X';             -- read
			av_waitrequest : out std_logic;                                        -- waitrequest
			av_write       : in  std_logic                     := 'X';             -- write
			av_readdata    : out std_logic_vector(31 downto 0);                    -- readdata
			av_writedata   : in  std_logic_vector(31 downto 0) := (others => 'X')  -- writedata
		);
	end component qsys_top_av_esram_1;

