/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [2:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [25:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire [24:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [23:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [27:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [30:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_2z[15] ? in_data[65] : celloutsig_0_0z[0]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z | celloutsig_1_3z[1]);
  assign celloutsig_1_11z = ~(celloutsig_1_9z[5] | celloutsig_1_5z);
  assign celloutsig_0_19z = ~(celloutsig_0_1z[2] | celloutsig_0_12z);
  assign celloutsig_1_18z = { celloutsig_1_15z[3:2], celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_17z } + { celloutsig_1_15z[9:1], celloutsig_1_5z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_6z[24], celloutsig_0_7z };
  always_ff @(posedge clkin_data[160], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 3'h0;
    else _01_ <= in_data[168:166];
  assign celloutsig_1_1z = in_data[161:158] == { _01_[0], _01_ };
  assign celloutsig_1_14z = in_data[162:150] == { in_data[117:106], celloutsig_1_13z };
  assign celloutsig_1_13z = celloutsig_1_6z[4:2] < in_data[128:126];
  assign celloutsig_1_16z = { celloutsig_1_15z[6:0], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_10z } < { celloutsig_1_4z[5:4], celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_4z[6:3], celloutsig_0_0z, celloutsig_0_10z } < { celloutsig_0_2z[13:5], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_13z[16:9] < { celloutsig_0_4z[6:3], celloutsig_0_0z[2:1], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_7z = { in_data[189:172], celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, in_data[146:118], celloutsig_1_1z };
  assign celloutsig_0_6z = { in_data[28:4], celloutsig_0_1z } % { 1'h1, in_data[75:58], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_2z[15:2], celloutsig_0_19z } % { 1'h1, celloutsig_0_2z[17:5], celloutsig_0_26z };
  assign celloutsig_0_34z = celloutsig_0_16z[7:5] % { 1'h1, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_1_3z = _01_ % { 1'h1, _01_[1], in_data[96] };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } * { _01_[2], celloutsig_1_3z, celloutsig_1_3z, _01_ };
  assign celloutsig_1_6z = in_data[123:114] * celloutsig_1_4z;
  assign celloutsig_0_7z = celloutsig_0_2z[12:9] * in_data[38:35];
  assign celloutsig_0_4z[6:3] = celloutsig_0_3z ? in_data[92:89] : celloutsig_0_2z[7:4];
  assign celloutsig_1_10z = in_data[117] ? { in_data[121:120], celloutsig_1_5z } : { celloutsig_1_3z[2:1], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[61] ? celloutsig_0_0z : in_data[20:18];
  assign celloutsig_0_0z = in_data[90:88] | in_data[16:14];
  assign celloutsig_0_10z = celloutsig_0_7z | celloutsig_0_7z;
  assign celloutsig_0_43z = ^ { celloutsig_0_39z, celloutsig_0_5z, celloutsig_0_33z };
  assign celloutsig_0_26z = ^ { celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_39z = { celloutsig_0_34z, celloutsig_0_17z } >> { _00_[4:2], celloutsig_0_15z };
  assign celloutsig_0_8z = { in_data[41], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z } >> celloutsig_0_6z[19:14];
  assign celloutsig_0_16z = celloutsig_0_13z[24:14] >> in_data[72:62];
  assign celloutsig_1_17z = celloutsig_1_6z[4:0] <<< { celloutsig_1_8z[1:0], celloutsig_1_10z };
  assign celloutsig_0_2z = { in_data[64:43], celloutsig_0_0z } <<< in_data[37:13];
  assign celloutsig_0_44z = celloutsig_0_2z[24:1] >>> celloutsig_0_6z[23:0];
  assign celloutsig_1_8z = celloutsig_1_7z[21:14] >>> { celloutsig_1_7z[20:17], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_4z[6:2] >>> celloutsig_1_17z;
  assign celloutsig_1_9z = { celloutsig_1_6z[8:2], celloutsig_1_1z } ~^ celloutsig_1_7z[9:2];
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z } ^ { celloutsig_0_2z[6:1], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z[6:3], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z[0] & celloutsig_0_0z[2]) | celloutsig_0_1z[1]);
  assign celloutsig_0_33z = ~((celloutsig_0_27z[4] & celloutsig_0_12z) | celloutsig_0_15z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & _01_[0]) | _01_[1]);
  assign celloutsig_0_9z = ~((in_data[2] & celloutsig_0_5z) | celloutsig_0_5z);
  assign celloutsig_0_12z = ~((celloutsig_0_1z[2] & celloutsig_0_7z[3]) | celloutsig_0_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_10z[1] & celloutsig_0_0z[2]) | celloutsig_0_11z);
  assign celloutsig_0_17z = ~((celloutsig_0_6z[23] & celloutsig_0_16z[6]) | celloutsig_0_8z[5]);
  assign celloutsig_0_21z = ~((celloutsig_0_8z[4] & celloutsig_0_2z[18]) | in_data[45]);
  assign celloutsig_0_23z = ~((celloutsig_0_14z & celloutsig_0_0z[2]) | celloutsig_0_15z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_15z = 11'h000;
    else if (clkin_data[32]) celloutsig_1_15z = { celloutsig_1_9z[7:2], celloutsig_1_5z, _01_, celloutsig_1_2z };
  assign celloutsig_0_24z = ~((celloutsig_0_17z & celloutsig_0_23z) | (celloutsig_0_6z[23] & celloutsig_0_21z));
  assign celloutsig_0_4z[2:0] = celloutsig_0_0z;
  assign { out_data[137:128], out_data[100:96], out_data[32], out_data[23:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
