Fitter report for tiny_npu
Sat Apr  5 19:57:55 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+---------------------------------+------------------------------------------------+
; Fitter Status                   ; Successful - Sat Apr  5 19:57:54 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; tiny_npu                                       ;
; Top-level Entity Name           ; tiny_npu                                       ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CSEBA6U23I7                                   ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 26,934 / 41,910 ( 64 % )                       ;
; Total registers                 ; 63231                                          ;
; Total pins                      ; 89 / 314 ( 28 % )                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 1,712,336 / 5,662,720 ( 30 % )                 ;
; Total RAM Blocks                ; 217 / 553 ( 39 % )                             ;
; Total DSP Blocks                ; 32 / 112 ( 29 % )                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                 ;
+---------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Equivalent RAM and MLAB Power Up                                   ; Dont Care                             ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Dont Care                             ; Care                                  ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Final Placement Optimizations                                      ; Always                                ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization               ; Auto                                  ; Off                                   ;
; Auto Delay Chains for High Fanout Input Pins                       ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Extra                                 ; Normal                                ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.3%      ;
;     Processor 3            ;   2.3%      ;
;     Processor 4            ;   2.2%      ;
;     Processor 5            ;   1.9%      ;
;     Processor 6            ;   1.8%      ;
;     Processor 7            ;   1.8%      ;
;     Processor 8            ;   1.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; rst_n~CLKENA0                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[0]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[0]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[0]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[0]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[1]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[1]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[1]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[1]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[2]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[2]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[2]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[2]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[3]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[3]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[3]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[3]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[4]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[4]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[4]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[4]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[5]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[5]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[5]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[5]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[6]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[6]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[6]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[6]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[7]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[7]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[7]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[7]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[8]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[8]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[8]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[8]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[9]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[9]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[9]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[9]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[10]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[10]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[10]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[10]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[11]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[11]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[11]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[11]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[12]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[12]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[12]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[12]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[13]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[13]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[13]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[13]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[14]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[14]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[14]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[14]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[15]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[15]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[15]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[15]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[16]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[16]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[16]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[16]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[17]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[17]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[17]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[17]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[18]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[18]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[18]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[18]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[19]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[19]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[19]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[19]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[20]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[20]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[20]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[20]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[21]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[21]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[21]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[21]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[22]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[22]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[22]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[22]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[23]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[23]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[23]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[23]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[0]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[1]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[2]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[3]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[4]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[0]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[1]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[2]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[3]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[4]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[5]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[6]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[7]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[8]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[5]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[6]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[7]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[8]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[9]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[10]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[11]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[12]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[13]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[0]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[0]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[0]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[0]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[1]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[1]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[1]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[1]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[2]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[2]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[2]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[2]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[3]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[3]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[3]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[3]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[4]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[4]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[4]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[4]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[5]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[5]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[5]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[5]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[6]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[6]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[6]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[6]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[7]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[7]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[7]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[7]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[8]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[8]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[8]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[8]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[9]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[9]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[9]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[9]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[10]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[10]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[10]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[10]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[11]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[11]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[11]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[11]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[12]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[12]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[12]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[12]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[13]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[13]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[13]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[13]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[14]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[14]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[14]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[14]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[15]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[15]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[15]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[15]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[16]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[16]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[16]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[16]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[17]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[17]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[17]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[17]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[18]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[18]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[18]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[18]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[19]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[19]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[19]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[19]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[20]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[20]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[20]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[20]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[21]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[21]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[21]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[21]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[22]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[22]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[22]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[22]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[23]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[23]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[23]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[23]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[0]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[1]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[2]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[3]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[4]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[0]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[1]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[2]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[3]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[4]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[5]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[6]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[7]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[8]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[5]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[6]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[7]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[8]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[9]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[10]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[11]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[12]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[13]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[0]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[0]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[0]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[0]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[1]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[1]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[1]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[1]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[2]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[2]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[2]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[2]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[3]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[3]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[3]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[3]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[4]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[4]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[4]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[4]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[5]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[5]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[5]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[5]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[6]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[6]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[6]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[6]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[7]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[7]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[7]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[7]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[8]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[8]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[8]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[8]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[9]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[9]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[9]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[9]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[10]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[10]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[10]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[10]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[11]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[11]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[11]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[11]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[12]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[12]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[12]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[12]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[13]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[13]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[13]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[13]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[14]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[14]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[14]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[14]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[15]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[15]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[15]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[15]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[16]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[16]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[16]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[16]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[17]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[17]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[17]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[17]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[18]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[18]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[18]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[18]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[19]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[19]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[19]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[19]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[20]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[20]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[20]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[20]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[21]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[21]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[21]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[21]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[22]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[22]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[22]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[22]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[23]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[23]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[23]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[23]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[0]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[1]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[2]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[3]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[4]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[0]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[1]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[2]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[3]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[4]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[5]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[6]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[7]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[8]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[5]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[6]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[7]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[8]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[9]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[10]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[11]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[12]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[13]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[0]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[0]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[0]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[0]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[1]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[1]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[1]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[1]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[2]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[2]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[2]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[2]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[3]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[3]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[3]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[3]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[4]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[4]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[4]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[4]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[5]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[5]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[5]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[5]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[6]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[6]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[6]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[6]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[7]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[7]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[7]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[7]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[8]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[8]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[8]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[8]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[9]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[9]                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[9]~_Duplicate_1                                                                                                                                                                                                        ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[9]~SCLR_LUT                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[10]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[10]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[10]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[10]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[11]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[11]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[11]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[11]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[12]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[12]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[12]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[12]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[13]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[13]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[13]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[13]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[14]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[14]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[14]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[14]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[15]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[15]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[15]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[15]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[16]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[16]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[16]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[16]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[17]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[17]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[17]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[17]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[18]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[18]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[18]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[18]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[19]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[19]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[19]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[19]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[20]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[20]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[20]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[20]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[21]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[21]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[21]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[21]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[22]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[22]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[22]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[22]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[23]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                                                                                                                                                                        ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[23]                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[23]~_Duplicate_1                                                                                                                                                                                                       ; Q                        ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[23]~SCLR_LUT                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[0]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[1]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[2]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[3]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_a0[4]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[0]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[1]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[2]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[3]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[4]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[5]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[6]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[7]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_b0[8]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[5]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[6]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[7]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[8]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[9]                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[10]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[11]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[12]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|prodXY_uid74_pT1_uid68_invPolyEval_s1[13]                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8                                                                                                                                                            ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AY                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; AX                       ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][9]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][10]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][11]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][12]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][13]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][14]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][15]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][16]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][17]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][18]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][19]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][20]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][21]                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; blink_cnt[0]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; blink_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; blink_cnt[23]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; blink_cnt[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; blink_leds[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; blink_leds[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|ctrl_unit:i_ctrl_unit|state.ISSUE                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|ctrl_unit:i_ctrl_unit|state.ISSUE~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[5]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[7]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[8]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[10]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[18]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[19]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[20]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[24]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[5]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[7]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[8]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[10]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[11]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[14]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[15]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[17]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[18]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[20]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[21]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[22]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[22]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[23]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[24]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[25]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[25]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[26]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[27]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[1].read_addr[27]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down|counter[1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down|counter[1]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down|state                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down|state~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|state                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|state~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[0]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[2]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[2]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[3]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[3]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[4]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[4]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[5]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[5]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[6]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[6]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[7]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[7]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[8]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|cs_out[8]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]~DUPLICATE                                                       ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[2]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[2]~DUPLICATE                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[4]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[4]~DUPLICATE                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|vStagei_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[10]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|vStagei_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[10]~DUPLICATE                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[0]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[3]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[3]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[5]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[5]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[6]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[6]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][5]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][5]~DUPLICATE                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[3]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[4]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[6]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[6]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[7]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[7]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]~DUPLICATE                                                                   ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[3]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[7]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[7]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[8]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[8]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[3]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[4]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[5]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[5]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[6]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[6]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[2]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[3]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[3]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[15]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[15]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|state.WAIT_Y                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|state.WAIT_Y~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|state.X_MEAN                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|state.X_MEAN~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[2]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[2]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[3]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[3]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[4]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[4]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[5]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[5]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[6]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[6]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[8]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|cs_out[8]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]~DUPLICATE                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]~DUPLICATE                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[0]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[8]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[8]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[12]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[12]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[13]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[13]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[14]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[14]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2|delay_signals[0][1]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2|delay_signals[0][1]~DUPLICATE                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2|delay_signals[0][1]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2|delay_signals[0][1]~DUPLICATE                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][0]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][0]~DUPLICATE                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|delay_signals[0][4]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|delay_signals[0][4]~DUPLICATE                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[3]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[7]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[7]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[8]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[8]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[9]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[9]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[3]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[4]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[5]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[5]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[3]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[3]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|state.FLOP_SD                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|state.FLOP_SD~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|state.X_MEAN                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|state.X_MEAN~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|cs_out[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|cs_out[0]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|cs_out[1]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|cs_out[1]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|cs_out[2]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|cs_out[2]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|cs_out[3]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|cs_out[3]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|cs_out[6]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|cs_out[6]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|delay_signals[0][0]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|delay_signals[0][0]~DUPLICATE                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]~DUPLICATE                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[2]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[2]~DUPLICATE                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|udf_uid29_fpToFxPTest_o[7]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|udf_uid29_fpToFxPTest_o[7]~DUPLICATE                                                                                                 ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|vStagei_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[15]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|vStagei_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[15]~DUPLICATE                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[1]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[1]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[2]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[2]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[3]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[3]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[5]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[5]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[6]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[6]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2|delay_signals[0][0]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2|delay_signals[0][0]~DUPLICATE                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][2]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][2]~DUPLICATE                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[0]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[3]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[4]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[5]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[5]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[7]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[7]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[8]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[8]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[9]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[9]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[4]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[4]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[6]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[6]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[9]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[9]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[3]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[4]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[5]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[5]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|sd_mean[4]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|sd_mean[4]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|count_down:i_count_down|counter[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|count_down:i_count_down|counter[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|cs_out[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|cs_out[0]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|cs_out[1]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|cs_out[1]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|cs_out[2]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|cs_out[2]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|cs_out[3]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|cs_out[3]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|cs_out[5]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|cs_out[5]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]~DUPLICATE                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~DUPLICATE                                   ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|vStagei_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[15]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|vStagei_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[15]~DUPLICATE                                                                        ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[4]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[4]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[5]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[5]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[13]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[13]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][1]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][1]~DUPLICATE                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][3]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][3]~DUPLICATE                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][5]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|delay_signals[0][5]~DUPLICATE                                                                                    ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[3]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[4]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[5]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[5]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[6]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[6]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|sd_mean[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|sd_mean[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|sd_mean[15]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|sd_mean[15]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|state.IDLE                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|state.IDLE~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|state.GAMMA_LO_RECV_DATA                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|state.GAMMA_LO_RECV_DATA~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[3]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[3]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[4]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[4]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[6]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[6]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[7]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[7]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|delay_signals[0][0]~DUPLICATE                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[4]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[4]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist1_vCount_uid58_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist1_vCount_uid58_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~DUPLICATE                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|vStagei_uid69_lzcShifterZ1_uid10_fxpToFPTest_q[6]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|vStagei_uid69_lzcShifterZ1_uid10_fxpToFPTest_q[6]~DUPLICATE                                                                                                                                ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|vStagei_uid69_lzcShifterZ1_uid10_fxpToFPTest_q[17]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|vStagei_uid69_lzcShifterZ1_uid10_fxpToFPTest_q[17]~DUPLICATE                                                                                                                               ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[7]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[7]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[11]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[11]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[14]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[14]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[15]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[15]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[16]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[16]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[17]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[17]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[2]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[3]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[3]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[4]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[4]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[5]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[6]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~DUPLICATE                                                                                                                   ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[1]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[4]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[4]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist2_vCount_uid51_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist2_vCount_uid51_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]~DUPLICATE                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2|delay_signals[0][4]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2|delay_signals[0][4]~DUPLICATE                                                                                                                                ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[1]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[5]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[5]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[9]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[9]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[11]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[11]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[13]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[13]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[14]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[14]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[15]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[15]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[17]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[17]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[2]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[3]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[3]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[4]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[4]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[5]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[6]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|state.CNTD                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|state.CNTD~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[2]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[2]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[3]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[3]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[5]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[5]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[7]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[7]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[0]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[0]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[1]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[4]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[4]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|vStagei_uid69_lzcShifterZ1_uid10_fxpToFPTest_q[5]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|vStagei_uid69_lzcShifterZ1_uid10_fxpToFPTest_q[5]~DUPLICATE                                                                                                                                ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|state                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|state~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[1]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[2]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[2]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[3]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[3]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[5]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[5]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[7]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[7]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[8]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[8]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[10]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[10]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[13]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[13]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[14]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[14]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[16]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[16]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[2]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[3]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[3]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[4]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[4]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[5]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[6]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|state.CNTD                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|state.CNTD~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm_out_ff[17]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm_out_ff[17]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[3]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[3]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[4]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[4]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[6]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[6]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[7]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[7]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated|cntr_shf:cntr1|counter_reg_bit[1]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated|cntr_shf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay|delay_signals[0][0]~DUPLICATE                                                                                                                   ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][7]~DUPLICATE                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|delay_signals[0][9]~DUPLICATE                                                                                                             ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[1]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[1]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[3]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[4]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|shiftVal_uid35_fpToFxPTest_q[4]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|vStagei_uid69_lzcShifterZ1_uid10_fxpToFPTest_q[6]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|vStagei_uid69_lzcShifterZ1_uid10_fxpToFPTest_q[6]~DUPLICATE                                                                                                                                ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[1]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[2]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[2]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[4]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[4]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[7]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[7]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[10]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[10]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[12]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[12]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[13]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[13]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[14]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[14]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[15]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[15]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[17]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[17]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[2]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[3]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[3]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[4]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[4]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[5]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[6]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|state.CNTD                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|state.CNTD~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|i_fetch_ram_intf.addr[2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|i_fetch_ram_intf.addr[2]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|i_fetch_ram_intf.addr[3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|i_fetch_ram_intf.addr[3]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|i_fetch_ram_intf.addr[4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|i_fetch_ram_intf.addr[4]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|i_fetch_ram_intf.addr[5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|i_fetch_ram_intf.addr[5]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|i_fetch_ram_intf.addr[6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|i_fetch_ram_intf.addr[6]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|state.MAT_RECV_DATA                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|state.MAT_RECV_DATA~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|rf_addr[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|rf_addr[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[7]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[8]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[13]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[13]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[18]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[18]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[19]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[19]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[20]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[20]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[23]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[23]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[25]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[25]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[27]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[27]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[28]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[28]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[30]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[46]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[46]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[59]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[59]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[118]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[118]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[173]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[173]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[183]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[183]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[219]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[219]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[229]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[229]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[238]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[238]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[256]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[256]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[265]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[265]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[276]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[276]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[281]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[281]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[332]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[332]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[441]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[441]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[465]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[465]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[471]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[471]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[485]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[485]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[503]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[503]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[515]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[515]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[524]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[524]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[569]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[569]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[589]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[589]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[619]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[619]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[646]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[646]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[747]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[747]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[749]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[749]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[750]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[750]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[804]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[804]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[830]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[830]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[878]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[878]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[894]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[894]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[1034]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[1034]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[1064]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[1064]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[1065]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[1065]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[1200]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[1200]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; design_top:i_design_top|rmio_stmm.input_data[1340]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; design_top:i_design_top|rmio_stmm.input_data[1340]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0|address[10]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0|address[10]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0|address[24]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0|address[24]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|address[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|address[6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|address[13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|address[13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|address[28]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|address[28]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|pio32_h2f:pio32_h2f_0|write_data_out[13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pio32_h2f:pio32_h2f_0|write_data_out[13]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|pio32_h2f:pio32_h2f_0|write_data_out[14]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pio32_h2f:pio32_h2f_0|write_data_out[14]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|pio32_h2f:pio32_h2f_0|write_data_out[15]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pio32_h2f:pio32_h2f_0|write_data_out[15]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|pio32_h2f:pio32_h2f_0|write_data_out[30]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|pio32_h2f:pio32_h2f_0|write_data_out[30]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[0][121]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[0][121]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[4]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|end_beginbursttransfer                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|end_beginbursttransfer~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                  ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_CONV_USB_N                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_GTX_CLK                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_INT_N                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_MDC                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_MDIO                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_RX_CLK                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_RX_DATA[0]                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_RX_DATA[1]                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_RX_DATA[2]                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_RX_DATA[3]                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_RX_DV                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_TX_DATA[0]                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_TX_DATA[1]                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_TX_DATA[2]                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_TX_DATA[3]                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_ENET_TX_EN                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_GSENSOR_INT                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_I2C0_SCLK                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_I2C0_SDAT                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_I2C1_SCLK                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_I2C1_SDAT                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_KEY                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_LED                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_LTC_GPIO                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_SD_CLK                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_SD_CMD                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_SD_DATA[0]                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_SD_DATA[1]                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_SD_DATA[2]                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_SD_DATA[3]                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_SPIM_CLK                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_SPIM_MISO                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_SPIM_MOSI                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_SPIM_SS                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_UART_RX                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_UART_TX                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_CLKOUT                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_DATA[0]                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_DATA[1]                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_DATA[2]                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_DATA[3]                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_DATA[4]                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_DATA[5]                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_DATA[6]                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_DATA[7]                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_DIR                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_NXT                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; tiny_npu                                    ;              ; HPS_USB_STP                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; PLL Compensation Mode       ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; tiny_npu                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 95534 ) ; 0.00 % ( 0 / 95534 )       ; 0.00 % ( 0 / 95534 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 95534 ) ; 0.00 % ( 0 / 95534 )       ; 0.00 % ( 0 / 95534 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 94779 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 744 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 11 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 26,934 / 41,910       ; 64 %  ;
; ALMs needed [=A-B+C]                                        ; 26,934                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 36,604 / 41,910       ; 87 %  ;
;         [a] ALMs used for LUT logic and registers           ; 7,565                 ;       ;
;         [b] ALMs used for LUT logic                         ; 6,634                 ;       ;
;         [c] ALMs used for registers                         ; 22,405                ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 9,988 / 41,910        ; 24 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 318 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 136                   ;       ;
;         [c] Due to LAB input limits                         ; 182                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 4,031 / 4,191         ; 96 %  ;
;     -- Logic LABs                                           ; 4,031                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 24,543                ;       ;
;     -- 7 input functions                                    ; 60                    ;       ;
;     -- 6 input functions                                    ; 14,686                ;       ;
;     -- 5 input functions                                    ; 2,575                 ;       ;
;     -- 4 input functions                                    ; 1,722                 ;       ;
;     -- <=3 input functions                                  ; 5,500                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 21,002                ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 63,005                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 59,939 / 83,820       ; 72 %  ;
;         -- Secondary logic registers                        ; 3,066 / 83,820        ; 4 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 62,639                ;       ;
;         -- Routing optimization registers                   ; 366                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 89 / 314              ; 28 %  ;
;     -- Clock pins                                           ; 5 / 8                 ; 63 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 217 / 553             ; 39 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,712,336 / 5,662,720 ; 30 %  ;
; Total block memory implementation bits                      ; 2,222,080 / 5,662,720 ; 39 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 32 / 112              ; 29 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 3                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 53.2% / 52.5% / 55.5% ;       ;
; Peak interconnect usage (total/H/V)                         ; 86.8% / 88.3% / 88.2% ;       ;
; Maximum fan-out                                             ; 63393                 ;       ;
; Highest non-global fan-out                                  ; 2865                  ;       ;
; Total fan-out                                               ; 397294                ;       ;
; Average fan-out                                             ; 3.62                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+-------------------------------------------------------------+------------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 26934 / 41910 ( 64 % ) ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 26934                  ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 36604 / 41910 ( 87 % ) ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 7565                   ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 6634                   ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 22405                  ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 9988 / 41910 ( 24 % )  ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 318 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 136                    ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 182                    ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                                     ; 0                              ;
;                                                             ;                        ;                                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                                   ; Low                            ;
;                                                             ;                        ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 4031 / 4191 ( 96 % )   ; 0 / 4191 ( 0 % )                      ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 4031                   ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                                     ; 0                              ;
;                                                             ;                        ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 24543                  ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 60                     ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 14686                  ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 2575                   ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 1722                   ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 5500                   ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 21002                  ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                                     ; 0                              ;
;                                                             ;                        ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                                     ; 0                              ;
;     -- By type:                                             ;                        ;                                       ;                                ;
;         -- Primary logic registers                          ; 59939 / 83820 ( 72 % ) ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 3066 / 83820 ( 4 % )   ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                       ;                                ;
;         -- Design implementation registers                  ; 62639                  ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 366                    ; 0                                     ; 0                              ;
;                                                             ;                        ;                                       ;                                ;
;                                                             ;                        ;                                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                                     ; 0                              ;
; I/O pins                                                    ; 42                     ; 46                                    ; 1                              ;
; I/O registers                                               ; 50                     ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 1712336                ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 2222080                ; 0                                     ; 0                              ;
; M10K block                                                  ; 217 / 553 ( 39 % )     ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 32 / 112 ( 28 % )      ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )                       ; 2 / 116 ( 1 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                                       ;                                ;
; Connections                                                 ;                        ;                                       ;                                ;
;     -- Input Connections                                    ; 68014                  ; 41                                    ; 278                            ;
;     -- Registered Input Connections                         ; 65776                  ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 279                    ; 65                                    ; 67989                          ;
;     -- Registered Output Connections                        ; 200                    ; 0                                     ; 0                              ;
;                                                             ;                        ;                                       ;                                ;
; Internal Connections                                        ;                        ;                                       ;                                ;
;     -- Total Connections                                    ; 397436                 ; 5061                                  ; 68279                          ;
;     -- Registered Connections                               ; 211419                 ; 100                                   ; 0                              ;
;                                                             ;                        ;                                       ;                                ;
; External Connections                                        ;                        ;                                       ;                                ;
;     -- Top                                                  ; 0                      ; 26                                    ; 68267                          ;
;     -- soc_system_hps_0_hps_io_border:border                ; 26                     ; 80                                    ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 68267                  ; 0                                     ; 0                              ;
;                                                             ;                        ;                                       ;                                ;
; Partition Interface                                         ;                        ;                                       ;                                ;
;     -- Input Ports                                          ; 10                     ; 1                                     ; 279                            ;
;     -- Output Ports                                         ; 39                     ; 31                                    ; 346                            ;
;     -- Bidir Ports                                          ; 40                     ; 40                                    ; 0                              ;
;                                                             ;                        ;                                       ;                                ;
; Registered Ports                                            ;                        ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                                     ; 0                              ;
;                                                             ;                        ;                                       ;                                ;
; Port Connectivity                                           ;                        ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                                     ; 29                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                                     ; 0                              ;
+-------------------------------------------------------------+------------------------+---------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 63393                 ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HPS_DDR3_ADDR[0]  ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10] ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11] ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12] ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13] ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14] ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]  ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]  ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]  ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]  ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]  ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]  ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]  ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]  ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]  ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]    ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]    ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]    ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N    ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE      ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N     ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P     ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N     ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]    ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]    ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]    ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]    ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT      ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N    ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N  ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N     ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LED[0]            ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]            ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]            ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]            ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]            ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]            ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]            ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]            ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 3 / 68 ( 4 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 4 / 7 ( 57 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 6 ( 17 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; LED[0]            ; Missing drive strength and slew rate ;
; LED[1]            ; Missing drive strength and slew rate ;
; LED[2]            ; Missing drive strength and slew rate ;
; LED[3]            ; Missing drive strength and slew rate ;
; LED[4]            ; Missing drive strength and slew rate ;
; LED[5]            ; Missing drive strength and slew rate ;
; LED[6]            ; Missing drive strength and slew rate ;
; LED[7]            ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14] ; Missing slew rate                    ;
; HPS_DDR3_BA[0]    ; Missing slew rate                    ;
; HPS_DDR3_BA[1]    ; Missing slew rate                    ;
; HPS_DDR3_BA[2]    ; Missing slew rate                    ;
; HPS_DDR3_CAS_N    ; Missing slew rate                    ;
; HPS_DDR3_CKE      ; Missing slew rate                    ;
; HPS_DDR3_CS_N     ; Missing slew rate                    ;
; HPS_DDR3_ODT      ; Missing slew rate                    ;
; HPS_DDR3_RAS_N    ; Missing slew rate                    ;
; HPS_DDR3_RESET_N  ; Missing slew rate                    ;
; HPS_DDR3_WE_N     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[0]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[10] ; Missing location assignment          ;
; HPS_DDR3_ADDR[11] ; Missing location assignment          ;
; HPS_DDR3_ADDR[12] ; Missing location assignment          ;
; HPS_DDR3_ADDR[13] ; Missing location assignment          ;
; HPS_DDR3_ADDR[14] ; Missing location assignment          ;
; HPS_DDR3_BA[0]    ; Missing location assignment          ;
; HPS_DDR3_BA[1]    ; Missing location assignment          ;
; HPS_DDR3_BA[2]    ; Missing location assignment          ;
; HPS_DDR3_CAS_N    ; Missing location assignment          ;
; HPS_DDR3_CKE      ; Missing location assignment          ;
; HPS_DDR3_CK_N     ; Missing location assignment          ;
; HPS_DDR3_CK_P     ; Missing location assignment          ;
; HPS_DDR3_CS_N     ; Missing location assignment          ;
; HPS_DDR3_DM[0]    ; Missing location assignment          ;
; HPS_DDR3_DM[1]    ; Missing location assignment          ;
; HPS_DDR3_DM[2]    ; Missing location assignment          ;
; HPS_DDR3_DM[3]    ; Missing location assignment          ;
; HPS_DDR3_ODT      ; Missing location assignment          ;
; HPS_DDR3_RAS_N    ; Missing location assignment          ;
; HPS_DDR3_RESET_N  ; Missing location assignment          ;
; HPS_DDR3_WE_N     ; Missing location assignment          ;
; HPS_DDR3_DQ[0]    ; Missing location assignment          ;
; HPS_DDR3_DQ[1]    ; Missing location assignment          ;
; HPS_DDR3_DQ[2]    ; Missing location assignment          ;
; HPS_DDR3_DQ[3]    ; Missing location assignment          ;
; HPS_DDR3_DQ[4]    ; Missing location assignment          ;
; HPS_DDR3_DQ[5]    ; Missing location assignment          ;
; HPS_DDR3_DQ[6]    ; Missing location assignment          ;
; HPS_DDR3_DQ[7]    ; Missing location assignment          ;
; HPS_DDR3_DQ[8]    ; Missing location assignment          ;
; HPS_DDR3_DQ[9]    ; Missing location assignment          ;
; HPS_DDR3_DQ[10]   ; Missing location assignment          ;
; HPS_DDR3_DQ[11]   ; Missing location assignment          ;
; HPS_DDR3_DQ[12]   ; Missing location assignment          ;
; HPS_DDR3_DQ[13]   ; Missing location assignment          ;
; HPS_DDR3_DQ[14]   ; Missing location assignment          ;
; HPS_DDR3_DQ[15]   ; Missing location assignment          ;
; HPS_DDR3_DQ[16]   ; Missing location assignment          ;
; HPS_DDR3_DQ[17]   ; Missing location assignment          ;
; HPS_DDR3_DQ[18]   ; Missing location assignment          ;
; HPS_DDR3_DQ[19]   ; Missing location assignment          ;
; HPS_DDR3_DQ[20]   ; Missing location assignment          ;
; HPS_DDR3_DQ[21]   ; Missing location assignment          ;
; HPS_DDR3_DQ[22]   ; Missing location assignment          ;
; HPS_DDR3_DQ[23]   ; Missing location assignment          ;
; HPS_DDR3_DQ[24]   ; Missing location assignment          ;
; HPS_DDR3_DQ[25]   ; Missing location assignment          ;
; HPS_DDR3_DQ[26]   ; Missing location assignment          ;
; HPS_DDR3_DQ[27]   ; Missing location assignment          ;
; HPS_DDR3_DQ[28]   ; Missing location assignment          ;
; HPS_DDR3_DQ[29]   ; Missing location assignment          ;
; HPS_DDR3_DQ[30]   ; Missing location assignment          ;
; HPS_DDR3_DQ[31]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3] ; Missing location assignment          ;
; HPS_DDR3_RZQ      ; Missing location assignment          ;
+-------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                       ; Library Name   ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
; |tiny_npu                                                                                     ; 26934.2 (24.5)       ; 36603.4 (27.3)                   ; 9986.8 (2.8)                                      ; 317.5 (0.0)                      ; 0.0 (0.0)            ; 24543 (43)          ; 63005 (43)                ; 226 (226)     ; 1712336           ; 217   ; 32         ; 89   ; 0            ; |tiny_npu                                                                                                                                                                                                                                                                                                                                                    ; tiny_npu                                          ; work           ;
;    |design_top:i_design_top|                                                                  ; 25979.2 (1452.4)     ; 35600.1 (1524.9)                 ; 9911.8 (111.9)                                    ; 290.9 (39.4)                     ; 0.0 (0.0)            ; 23356 (6)           ; 61579 (4268)              ; 0 (0)         ; 1712336           ; 217   ; 32         ; 0    ; 0            ; |tiny_npu|design_top:i_design_top                                                                                                                                                                                                                                                                                                                            ; design_top                                        ; work           ;
;       |ctrl_unit:i_ctrl_unit|                                                                 ; 6.6 (6.6)            ; 7.3 (7.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit                                                                                                                                                                                                                                                                                                      ; ctrl_unit                                         ; work           ;
;       |eu_top:i_eu_top|                                                                       ; 21933.5 (15.4)       ; 31351.9 (18.2)                   ; 9621.6 (2.8)                                      ; 203.2 (0.0)                      ; 0.0 (0.0)            ; 19850 (3)           ; 55783 (82)                ; 0 (0)         ; 991440            ; 146   ; 32         ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top                                                                                                                                                                                                                                                                                                            ; eu_top                                            ; work           ;
;          |layernorm_wrapper:i_layernorm_wrapper|                                              ; 12713.9 (5186.4)     ; 17445.5 (8769.8)                 ; 4772.2 (3594.0)                                   ; 40.6 (10.5)                      ; 0.0 (0.0)            ; 12146 (1422)        ; 30920 (22530)             ; 0 (0)         ; 0                 ; 0     ; 20         ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper                                                                                                                                                                                                                                                                      ; layernorm_wrapper                                 ; work           ;
;             |layernorm:blk_instantiate_layernorm[0].i_layernorm|                              ; 1804.2 (1536.2)      ; 2037.5 (1758.7)                  ; 238.3 (227.5)                                     ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 2670 (2198)         ; 1752 (1484)               ; 0 (0)         ; 0                 ; 0     ; 5          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm                                                                                                                                                                                                                   ; layernorm                                         ; work           ;
;                |count_down:i_count_down|                                                      ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down                                                                                                                                                                                           ; count_down                                        ; work           ;
;                |gamma_path:i_gamma_path|                                                      ; 264.2 (26.5)         ; 274.9 (37.6)                     ; 10.8 (11.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 461 (6)             ; 263 (124)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path                                                                                                                                                                                           ; gamma_path                                        ; work           ;
;                   |count_down:i_count_down|                                                   ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down                                                                                                                                                                   ; count_down                                        ; work           ;
;                   |fp16_to_int16:i_y_fp_to_int|                                               ; 49.0 (0.0)           ; 49.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int                                                                                                                                                               ; fp16_to_int16                                     ; fp16_to_int16  ;
;                      |fp16_to_int16_0002:fp16_to_int16_inst|                                  ; 49.0 (44.6)          ; 49.0 (44.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 23 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst                                                                                                                         ; fp16_to_int16_0002                                ; fp16_to_int16  ;
;                         |dspba_delay:excZ_x_uid11_fpToFxPTest_delay|                          ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay                                                                              ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                           ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1                                                                         ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|                    ; 2.9 (2.9)            ; 3.5 (3.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1                                                                        ; dspba_delay                                       ; fp16_to_int16  ;
;                   |int16_to_fp16:i_xd_int_to_fp|                                              ; 29.6 (0.0)           ; 29.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp                                                                                                                                                              ; int16_to_fp16                                     ; int16_to_fp16  ;
;                      |int16_to_fp16_0002:int16_to_fp16_inst|                                  ; 29.6 (27.5)          ; 29.6 (27.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 14 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst                                                                                                                        ; int16_to_fp16_0002                                ; int16_to_fp16  ;
;                         |dspba_delay:redist0_vCount_uid63_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist0_vCount_uid63_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1|                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1                                                                         ; dspba_delay                                       ; int16_to_fp16  ;
;                   |mult_fp16:i_mult1|                                                         ; 28.4 (0.0)           ; 31.0 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1                                                                                                                                                                         ; mult_fp16                                         ; mult_fp16      ;
;                      |mult_fp16_0002:mult_fp16_inst|                                          ; 28.4 (23.3)          ; 31.0 (23.3)                      ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst                                                                                                                                           ; mult_fp16_0002                                    ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                       ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                       ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                         ; 0.0 (0.0)            ; 2.7 (2.7)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                         ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:signR_uid48_fpMulTest_delay|                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                   ; dspba_delay                                       ; mult_fp16      ;
;                   |mult_fp16:i_mult2|                                                         ; 29.2 (0.0)           ; 31.1 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2                                                                                                                                                                         ; mult_fp16                                         ; mult_fp16      ;
;                      |mult_fp16_0002:mult_fp16_inst|                                          ; 29.2 (23.6)          ; 31.1 (23.6)                      ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst                                                                                                                                           ; mult_fp16_0002                                    ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                         ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                         ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:signR_uid48_fpMulTest_delay|                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                   ; dspba_delay                                       ; mult_fp16      ;
;                   |rsqrt:i_rsqrt|                                                             ; 34.3 (0.0)           ; 34.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt                                                                                                                                                                             ; rsqrt                                             ; rsqrt          ;
;                      |rsqrt_0002:rsqrt_inst|                                                  ; 34.3 (26.6)          ; 34.3 (26.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst                                                                                                                                                       ; rsqrt_0002                                        ; rsqrt          ;
;                         |dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay|                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|                   ; 3.6 (3.6)            ; 4.5 (4.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist3_fracXIsZero_uid20_fpInvSqrtTest_q_2|             ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist3_fracXIsZero_uid20_fpInvSqrtTest_q_2                                                                                               ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|                   ; 2.1 (2.1)            ; 2.5 (2.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                   |saturate:i_sat_y1|                                                         ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|saturate:i_sat_y1                                                                                                                                                                         ; saturate                                          ; work           ;
;                   |uint16_to_fp16:i_sd_int_to_fp|                                             ; 49.6 (0.0)           ; 49.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp                                                                                                                                                             ; uint16_to_fp16                                    ; uint16_to_fp16 ;
;                      |uint16_to_fp16_0002:uint16_to_fp16_inst|                                ; 49.6 (45.6)          ; 49.6 (45.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (103)           ; 18 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst                                                                                                                     ; uint16_to_fp16_0002                               ; uint16_to_fp16 ;
;                         |dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1| ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1                                                 ; dspba_delay                                       ; uint16_to_fp16 ;
;                         |dspba_delay:sticky_uid16_fxpToFPTest_delay|                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:sticky_uid16_fxpToFPTest_delay                                                                          ; dspba_delay                                       ; uint16_to_fp16 ;
;                |saturate:i_sat_y|                                                             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|saturate:i_sat_y                                                                                                                                                                                                  ; saturate                                          ; work           ;
;             |layernorm:blk_instantiate_layernorm[1].i_layernorm|                              ; 1814.2 (1547.8)      ; 2001.4 (1716.4)                  ; 195.4 (176.5)                                     ; 8.1 (7.9)                        ; 0.0 (0.0)            ; 2669 (2198)         ; 1739 (1481)               ; 0 (0)         ; 0                 ; 0     ; 5          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm                                                                                                                                                                                                                   ; layernorm                                         ; work           ;
;                |count_down:i_count_down|                                                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|count_down:i_count_down                                                                                                                                                                                           ; count_down                                        ; work           ;
;                |gamma_path:i_gamma_path|                                                      ; 262.5 (24.5)         ; 281.2 (37.7)                     ; 18.9 (13.2)                                       ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 460 (6)             ; 255 (120)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path                                                                                                                                                                                           ; gamma_path                                        ; work           ;
;                   |count_down:i_count_down|                                                   ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down                                                                                                                                                                   ; count_down                                        ; work           ;
;                   |fp16_to_int16:i_y_fp_to_int|                                               ; 50.0 (0.0)           ; 51.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int                                                                                                                                                               ; fp16_to_int16                                     ; fp16_to_int16  ;
;                      |fp16_to_int16_0002:fp16_to_int16_inst|                                  ; 50.0 (46.1)          ; 51.3 (47.1)                      ; 1.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 22 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst                                                                                                                         ; fp16_to_int16_0002                                ; fp16_to_int16  ;
;                         |dspba_delay:excZ_x_uid11_fpToFxPTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay                                                                              ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                           ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1                                                                         ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|                    ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1                                                                        ; dspba_delay                                       ; fp16_to_int16  ;
;                   |int16_to_fp16:i_xd_int_to_fp|                                              ; 29.3 (0.0)           ; 29.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp                                                                                                                                                              ; int16_to_fp16                                     ; int16_to_fp16  ;
;                      |int16_to_fp16_0002:int16_to_fp16_inst|                                  ; 29.3 (27.9)          ; 29.3 (27.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 12 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst                                                                                                                        ; int16_to_fp16_0002                                ; int16_to_fp16  ;
;                         |dspba_delay:redist0_vCount_uid63_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist0_vCount_uid63_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1|                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1                                                                         ; dspba_delay                                       ; int16_to_fp16  ;
;                   |mult_fp16:i_mult1|                                                         ; 29.0 (0.0)           ; 33.0 (0.0)                       ; 4.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1                                                                                                                                                                         ; mult_fp16                                         ; mult_fp16      ;
;                      |mult_fp16_0002:mult_fp16_inst|                                          ; 29.0 (23.9)          ; 33.0 (24.3)                      ; 4.3 (0.4)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst                                                                                                                                           ; mult_fp16_0002                                    ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                       ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                         ; 0.0 (0.0)            ; 3.2 (3.2)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                         ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:signR_uid48_fpMulTest_delay|                             ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                   ; dspba_delay                                       ; mult_fp16      ;
;                   |mult_fp16:i_mult2|                                                         ; 29.3 (0.0)           ; 30.1 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2                                                                                                                                                                         ; mult_fp16                                         ; mult_fp16      ;
;                      |mult_fp16_0002:mult_fp16_inst|                                          ; 29.3 (23.0)          ; 30.1 (23.0)                      ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst                                                                                                                                           ; mult_fp16_0002                                    ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                       ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                         ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                         ; 0.0 (0.0)            ; 2.8 (2.8)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:signR_uid48_fpMulTest_delay|                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                   ; dspba_delay                                       ; mult_fp16      ;
;                   |rsqrt:i_rsqrt|                                                             ; 35.3 (0.0)           ; 35.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt                                                                                                                                                                             ; rsqrt                                             ; rsqrt          ;
;                      |rsqrt_0002:rsqrt_inst|                                                  ; 35.3 (27.9)          ; 35.3 (27.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst                                                                                                                                                       ; rsqrt_0002                                        ; rsqrt          ;
;                         |dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay|                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|                   ; 3.6 (3.6)            ; 4.5 (4.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist3_fracXIsZero_uid20_fpInvSqrtTest_q_2|             ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist3_fracXIsZero_uid20_fpInvSqrtTest_q_2                                                                                               ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|                   ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                   |saturate:i_sat_y1|                                                         ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|saturate:i_sat_y1                                                                                                                                                                         ; saturate                                          ; work           ;
;                   |uint16_to_fp16:i_sd_int_to_fp|                                             ; 50.2 (0.0)           ; 52.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp                                                                                                                                                             ; uint16_to_fp16                                    ; uint16_to_fp16 ;
;                      |uint16_to_fp16_0002:uint16_to_fp16_inst|                                ; 50.2 (46.4)          ; 52.0 (48.2)                      ; 1.8 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (103)           ; 17 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst                                                                                                                     ; uint16_to_fp16_0002                               ; uint16_to_fp16 ;
;                         |dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1| ; 3.5 (3.5)            ; 3.6 (3.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1                                                 ; dspba_delay                                       ; uint16_to_fp16 ;
;                         |dspba_delay:sticky_uid16_fxpToFPTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:sticky_uid16_fxpToFPTest_delay                                                                          ; dspba_delay                                       ; uint16_to_fp16 ;
;                |saturate:i_sat_y|                                                             ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|saturate:i_sat_y                                                                                                                                                                                                  ; saturate                                          ; work           ;
;             |layernorm:blk_instantiate_layernorm[2].i_layernorm|                              ; 1805.9 (1539.1)      ; 2038.9 (1758.1)                  ; 240.6 (226.6)                                     ; 7.5 (7.5)                        ; 0.0 (0.0)            ; 2671 (2194)         ; 1744 (1478)               ; 0 (0)         ; 0                 ; 0     ; 5          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm                                                                                                                                                                                                                   ; layernorm                                         ; work           ;
;                |count_down:i_count_down|                                                      ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|count_down:i_count_down                                                                                                                                                                                           ; count_down                                        ; work           ;
;                |gamma_path:i_gamma_path|                                                      ; 263.3 (24.1)         ; 277.4 (37.4)                     ; 14.1 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 466 (5)             ; 263 (127)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path                                                                                                                                                                                           ; gamma_path                                        ; work           ;
;                   |count_down:i_count_down|                                                   ; 4.7 (4.7)            ; 5.2 (5.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down                                                                                                                                                                   ; count_down                                        ; work           ;
;                   |fp16_to_int16:i_y_fp_to_int|                                               ; 49.2 (0.0)           ; 51.3 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int                                                                                                                                                               ; fp16_to_int16                                     ; fp16_to_int16  ;
;                      |fp16_to_int16_0002:fp16_to_int16_inst|                                  ; 49.2 (45.4)          ; 51.3 (47.1)                      ; 2.2 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 24 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst                                                                                                                         ; fp16_to_int16_0002                                ; fp16_to_int16  ;
;                         |dspba_delay:excZ_x_uid11_fpToFxPTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay                                                                              ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                       ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                           ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|                     ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1                                                                         ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|                    ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1                                                                        ; dspba_delay                                       ; fp16_to_int16  ;
;                   |int16_to_fp16:i_xd_int_to_fp|                                              ; 28.6 (0.0)           ; 28.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp                                                                                                                                                              ; int16_to_fp16                                     ; int16_to_fp16  ;
;                      |int16_to_fp16_0002:int16_to_fp16_inst|                                  ; 28.6 (27.2)          ; 28.6 (27.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 13 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst                                                                                                                        ; int16_to_fp16_0002                                ; int16_to_fp16  ;
;                         |dspba_delay:redist0_vCount_uid63_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist0_vCount_uid63_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1|                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1                                                                         ; dspba_delay                                       ; int16_to_fp16  ;
;                   |mult_fp16:i_mult1|                                                         ; 30.9 (0.0)           ; 30.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1                                                                                                                                                                         ; mult_fp16                                         ; mult_fp16      ;
;                      |mult_fp16_0002:mult_fp16_inst|                                          ; 30.9 (22.7)          ; 30.9 (22.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst                                                                                                                                           ; mult_fp16_0002                                    ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                         ; 3.2 (3.2)            ; 3.4 (3.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                         ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:signR_uid48_fpMulTest_delay|                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                   ; dspba_delay                                       ; mult_fp16      ;
;                   |mult_fp16:i_mult2|                                                         ; 31.8 (0.0)           ; 34.8 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2                                                                                                                                                                         ; mult_fp16                                         ; mult_fp16      ;
;                      |mult_fp16_0002:mult_fp16_inst|                                          ; 31.8 (26.7)          ; 34.8 (26.7)                      ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst                                                                                                                                           ; mult_fp16_0002                                    ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                       ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                         ; 0.8 (0.8)            ; 3.4 (3.4)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                         ; 1.5 (1.5)            ; 3.2 (3.2)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:signR_uid48_fpMulTest_delay|                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                   ; dspba_delay                                       ; mult_fp16      ;
;                   |rsqrt:i_rsqrt|                                                             ; 31.7 (0.0)           ; 31.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt                                                                                                                                                                             ; rsqrt                                             ; rsqrt          ;
;                      |rsqrt_0002:rsqrt_inst|                                                  ; 31.7 (24.1)          ; 31.7 (24.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst                                                                                                                                                       ; rsqrt_0002                                        ; rsqrt          ;
;                         |dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay|                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|                   ; 3.6 (3.6)            ; 4.0 (4.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist3_fracXIsZero_uid20_fpInvSqrtTest_q_2|             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist3_fracXIsZero_uid20_fpInvSqrtTest_q_2                                                                                               ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|                   ; 1.5 (1.5)            ; 2.8 (2.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                   |saturate:i_sat_y1|                                                         ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|saturate:i_sat_y1                                                                                                                                                                         ; saturate                                          ; work           ;
;                   |uint16_to_fp16:i_sd_int_to_fp|                                             ; 49.7 (0.0)           ; 49.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp                                                                                                                                                             ; uint16_to_fp16                                    ; uint16_to_fp16 ;
;                      |uint16_to_fp16_0002:uint16_to_fp16_inst|                                ; 49.7 (45.9)          ; 49.7 (45.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (103)           ; 17 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst                                                                                                                     ; uint16_to_fp16_0002                               ; uint16_to_fp16 ;
;                         |dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1| ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1                                                 ; dspba_delay                                       ; uint16_to_fp16 ;
;                         |dspba_delay:sticky_uid16_fxpToFPTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:sticky_uid16_fxpToFPTest_delay                                                                          ; dspba_delay                                       ; uint16_to_fp16 ;
;                |saturate:i_sat_y|                                                             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|saturate:i_sat_y                                                                                                                                                                                                  ; saturate                                          ; work           ;
;             |layernorm:blk_instantiate_layernorm[3].i_layernorm|                              ; 1801.9 (1545.2)      ; 2039.6 (1764.4)                  ; 247.1 (227.9)                                     ; 9.4 (8.7)                        ; 0.0 (0.0)            ; 2652 (2201)         ; 1735 (1481)               ; 0 (0)         ; 0                 ; 0     ; 5          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm                                                                                                                                                                                                                   ; layernorm                                         ; work           ;
;                |count_down:i_count_down|                                                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|count_down:i_count_down                                                                                                                                                                                           ; count_down                                        ; work           ;
;                |gamma_path:i_gamma_path|                                                      ; 253.1 (24.7)         ; 271.5 (38.6)                     ; 19.0 (13.9)                                       ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 440 (5)             ; 250 (113)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path                                                                                                                                                                                           ; gamma_path                                        ; work           ;
;                   |count_down:i_count_down|                                                   ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down                                                                                                                                                                   ; count_down                                        ; work           ;
;                   |fp16_to_int16:i_y_fp_to_int|                                               ; 47.1 (0.0)           ; 47.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int                                                                                                                                                               ; fp16_to_int16                                     ; fp16_to_int16  ;
;                      |fp16_to_int16_0002:fp16_to_int16_inst|                                  ; 47.1 (42.9)          ; 47.1 (42.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 21 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst                                                                                                                         ; fp16_to_int16_0002                                ; fp16_to_int16  ;
;                         |dspba_delay:excZ_x_uid11_fpToFxPTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay                                                                              ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                           ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1                                                                         ; dspba_delay                                       ; fp16_to_int16  ;
;                         |dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|                    ; 2.9 (2.9)            ; 3.1 (3.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1                                                                        ; dspba_delay                                       ; fp16_to_int16  ;
;                   |int16_to_fp16:i_xd_int_to_fp|                                              ; 20.2 (0.0)           ; 20.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp                                                                                                                                                              ; int16_to_fp16                                     ; int16_to_fp16  ;
;                      |int16_to_fp16_0002:int16_to_fp16_inst|                                  ; 20.2 (18.8)          ; 20.3 (18.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 14 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst                                                                                                                        ; int16_to_fp16_0002                                ; int16_to_fp16  ;
;                         |dspba_delay:redist0_vCount_uid63_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist0_vCount_uid63_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1| ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                    ; dspba_delay                                       ; int16_to_fp16  ;
;                         |dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1|                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1                                                                         ; dspba_delay                                       ; int16_to_fp16  ;
;                   |mult_fp16:i_mult1|                                                         ; 29.6 (0.0)           ; 31.3 (0.0)                       ; 2.4 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1                                                                                                                                                                         ; mult_fp16                                         ; mult_fp16      ;
;                      |mult_fp16_0002:mult_fp16_inst|                                          ; 29.6 (24.0)          ; 31.3 (23.7)                      ; 2.4 (0.0)                                         ; 0.7 (0.4)                        ; 0.0 (0.0)            ; 61 (61)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst                                                                                                                                           ; mult_fp16_0002                                    ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                       ; 0.5 (0.5)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                       ; 0.0 (0.0)            ; 0.2 (0.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                         ; 0.5 (0.5)            ; 2.9 (2.9)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:signR_uid48_fpMulTest_delay|                             ; 0.4 (0.4)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                   ; dspba_delay                                       ; mult_fp16      ;
;                   |mult_fp16:i_mult2|                                                         ; 33.2 (0.0)           ; 33.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2                                                                                                                                                                         ; mult_fp16                                         ; mult_fp16      ;
;                      |mult_fp16_0002:mult_fp16_inst|                                          ; 33.2 (26.7)          ; 33.8 (26.7)                      ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst                                                                                                                                           ; mult_fp16_0002                                    ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                             ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                       ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                         ; 2.1 (2.1)            ; 2.5 (2.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                         ; 1.2 (1.2)            ; 2.8 (2.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                         |dspba_delay:signR_uid48_fpMulTest_delay|                             ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                   ; dspba_delay                                       ; mult_fp16      ;
;                   |rsqrt:i_rsqrt|                                                             ; 35.1 (0.0)           ; 35.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt                                                                                                                                                                             ; rsqrt                                             ; rsqrt          ;
;                      |rsqrt_0002:rsqrt_inst|                                                  ; 35.1 (27.3)          ; 35.1 (27.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst                                                                                                                                                       ; rsqrt_0002                                        ; rsqrt          ;
;                         |dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay|                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2|                   ; 3.6 (3.6)            ; 4.7 (4.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist3_fracXIsZero_uid20_fpInvSqrtTest_q_2|             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist3_fracXIsZero_uid20_fpInvSqrtTest_q_2                                                                                               ; dspba_delay                                       ; rsqrt          ;
;                         |dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|                   ; 2.1 (2.1)            ; 2.5 (2.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2                                                                                                     ; dspba_delay                                       ; rsqrt          ;
;                   |saturate:i_sat_y1|                                                         ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|saturate:i_sat_y1                                                                                                                                                                         ; saturate                                          ; work           ;
;                   |uint16_to_fp16:i_sd_int_to_fp|                                             ; 49.5 (0.0)           ; 52.3 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (0)             ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp                                                                                                                                                             ; uint16_to_fp16                                    ; uint16_to_fp16 ;
;                      |uint16_to_fp16_0002:uint16_to_fp16_inst|                                ; 49.5 (45.7)          ; 52.3 (48.5)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (102)           ; 17 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst                                                                                                                     ; uint16_to_fp16_0002                               ; uint16_to_fp16 ;
;                         |dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1| ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1                                                 ; dspba_delay                                       ; uint16_to_fp16 ;
;                         |dspba_delay:sticky_uid16_fxpToFPTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:sticky_uid16_fxpToFPTest_delay                                                                          ; dspba_delay                                       ; uint16_to_fp16 ;
;                |saturate:i_sat_y|                                                             ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|saturate:i_sat_y                                                                                                                                                                                                  ; saturate                                          ; work           ;
;             |layernorm_fetch:i_layernorm_fetch|                                               ; 300.6 (300.6)        ; 557.5 (557.5)                    ; 256.9 (256.9)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 1420 (1420)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch                                                                                                                                                                                                                                    ; layernorm_fetch                                   ; work           ;
;             |priority_encoder:i_fetch_pe|                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|priority_encoder:i_fetch_pe                                                                                                                                                                                                                                          ; priority_encoder                                  ; work           ;
;          |sdram_read_mux:i_sdram_read_mux|                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|sdram_read_mux:i_sdram_read_mux                                                                                                                                                                                                                                                                            ; sdram_read_mux                                    ; work           ;
;          |stmm_wrapper:i_stmm_wrapper|                                                        ; 9203.4 (1910.2)      ; 13887.5 (3017.1)                 ; 4846.7 (1116.5)                                   ; 162.6 (9.7)                      ; 0.0 (0.0)            ; 7699 (1449)         ; 24781 (5807)              ; 0 (0)         ; 991440            ; 146   ; 12         ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper                                                                                                                                                                                                                                                                                ; stmm_wrapper                                      ; work           ;
;             |StMM:blk_instantiate_stmm[0].i_stmm|                                             ; 1764.5 (480.9)       ; 2549.5 (785.4)                   ; 807.6 (320.7)                                     ; 22.6 (16.2)                      ; 0.0 (0.0)            ; 1538 (243)          ; 4381 (1451)               ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm                                                                                                                                                                                                                                            ; StMM                                              ; work           ;
;                |fp16_to_int16:i_fp2int|                                                       ; 48.3 (0.0)           ; 48.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int                                                                                                                                                                                                                     ; fp16_to_int16                                     ; fp16_to_int16  ;
;                   |fp16_to_int16_0002:fp16_to_int16_inst|                                     ; 48.3 (44.7)          ; 48.3 (44.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 23 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst                                                                                                                                                                               ; fp16_to_int16_0002                                ; fp16_to_int16  ;
;                      |dspba_delay:excZ_x_uid11_fpToFxPTest_delay|                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay                                                                                                                                    ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                                                                                 ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|                        ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1                                                                                                                               ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|                       ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1                                                                                                                              ; dspba_delay                                       ; fp16_to_int16  ;
;                |int18_to_fp16:i_int2fp|                                                       ; 64.2 (0.0)           ; 64.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp                                                                                                                                                                                                                     ; int18_to_fp16                                     ; int18_to_fp16  ;
;                   |int18_to_fp16_0002:int18_to_fp16_inst|                                     ; 64.2 (62.6)          ; 64.2 (62.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (127)           ; 26 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst                                                                                                                                                                               ; int18_to_fp16_0002                                ; int18_to_fp16  ;
;                      |dspba_delay:redist0_vCount_uid65_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist0_vCount_uid65_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist1_vCount_uid58_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist1_vCount_uid58_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist2_vCount_uid51_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist2_vCount_uid51_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1|                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1                                                                                                                                ; dspba_delay                                       ; int18_to_fp16  ;
;                |mult_fp16:i_mult|                                                             ; 32.3 (0.0)           ; 32.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult                                                                                                                                                                                                                           ; mult_fp16                                         ; mult_fp16      ;
;                   |mult_fp16_0002:mult_fp16_inst|                                             ; 32.3 (24.9)          ; 32.3 (24.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst                                                                                                                                                                                             ; mult_fp16_0002                                    ; mult_fp16      ;
;                      |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                                                                         ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                                                                         ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                            ; 2.6 (2.6)            ; 3.1 (3.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                                                                                 ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                            ; 1.6 (1.6)            ; 2.8 (2.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                                                                                 ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:signR_uid48_fpMulTest_delay|                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                                                                     ; dspba_delay                                       ; mult_fp16      ;
;                |saturate:i_sat|                                                               ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|saturate:i_sat                                                                                                                                                                                                                             ; saturate                                          ; work           ;
;                |vvm:i_vvm|                                                                    ; 1129.5 (1129.5)      ; 1614.3 (1614.3)                  ; 491.2 (491.2)                                     ; 6.4 (6.4)                        ; 0.0 (0.0)            ; 1010 (1010)         ; 2855 (2855)               ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm                                                                                                                                                                                                                                  ; vvm                                               ; work           ;
;             |StMM:blk_instantiate_stmm[1].i_stmm|                                             ; 1836.1 (527.3)       ; 2564.8 (807.3)                   ; 797.5 (335.5)                                     ; 68.7 (55.5)                      ; 0.0 (0.0)            ; 1538 (243)          ; 4379 (1445)               ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm                                                                                                                                                                                                                                            ; StMM                                              ; work           ;
;                |fp16_to_int16:i_fp2int|                                                       ; 45.8 (0.0)           ; 45.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int                                                                                                                                                                                                                     ; fp16_to_int16                                     ; fp16_to_int16  ;
;                   |fp16_to_int16_0002:fp16_to_int16_inst|                                     ; 45.8 (42.3)          ; 45.8 (42.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 24 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst                                                                                                                                                                               ; fp16_to_int16_0002                                ; fp16_to_int16  ;
;                      |dspba_delay:excZ_x_uid11_fpToFxPTest_delay|                             ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay                                                                                                                                    ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                                                                                 ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1                                                                                                                               ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|                       ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1                                                                                                                              ; dspba_delay                                       ; fp16_to_int16  ;
;                |int18_to_fp16:i_int2fp|                                                       ; 65.0 (0.0)           ; 67.0 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|int18_to_fp16:i_int2fp                                                                                                                                                                                                                     ; int18_to_fp16                                     ; int18_to_fp16  ;
;                   |int18_to_fp16_0002:int18_to_fp16_inst|                                     ; 65.0 (63.8)          ; 67.0 (65.2)                      ; 2.0 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (127)           ; 24 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst                                                                                                                                                                               ; int18_to_fp16_0002                                ; int18_to_fp16  ;
;                      |dspba_delay:redist0_vCount_uid65_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist0_vCount_uid65_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist1_vCount_uid58_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist1_vCount_uid58_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist2_vCount_uid51_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist2_vCount_uid51_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1|                         ; 0.0 (0.0)            ; 0.2 (0.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1                                                                                                                                ; dspba_delay                                       ; int18_to_fp16  ;
;                |mult_fp16:i_mult|                                                             ; 31.6 (0.0)           ; 31.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult                                                                                                                                                                                                                           ; mult_fp16                                         ; mult_fp16      ;
;                   |mult_fp16_0002:mult_fp16_inst|                                             ; 31.6 (24.0)          ; 31.6 (24.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst                                                                                                                                                                                             ; mult_fp16_0002                                    ; mult_fp16      ;
;                      |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                          ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                                                                         ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                                                                         ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                            ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                                                                                 ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                            ; 1.7 (1.7)            ; 2.8 (2.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                                                                                 ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:signR_uid48_fpMulTest_delay|                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                                                                     ; dspba_delay                                       ; mult_fp16      ;
;                |saturate:i_sat|                                                               ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|saturate:i_sat                                                                                                                                                                                                                             ; saturate                                          ; work           ;
;                |vvm:i_vvm|                                                                    ; 1156.8 (1156.8)      ; 1608.1 (1608.1)                  ; 464.6 (464.6)                                     ; 13.3 (13.3)                      ; 0.0 (0.0)            ; 1010 (1010)         ; 2859 (2859)               ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm                                                                                                                                                                                                                                  ; vvm                                               ; work           ;
;             |StMM:blk_instantiate_stmm[2].i_stmm|                                             ; 1777.2 (492.4)       ; 2542.9 (794.8)                   ; 793.9 (322.3)                                     ; 28.2 (19.9)                      ; 0.0 (0.0)            ; 1538 (243)          ; 4387 (1452)               ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm                                                                                                                                                                                                                                            ; StMM                                              ; work           ;
;                |fp16_to_int16:i_fp2int|                                                       ; 47.7 (0.0)           ; 47.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int                                                                                                                                                                                                                     ; fp16_to_int16                                     ; fp16_to_int16  ;
;                   |fp16_to_int16_0002:fp16_to_int16_inst|                                     ; 47.7 (44.4)          ; 47.7 (44.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 25 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst                                                                                                                                                                               ; fp16_to_int16_0002                                ; fp16_to_int16  ;
;                      |dspba_delay:excZ_x_uid11_fpToFxPTest_delay|                             ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay                                                                                                                                    ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                                                                                 ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1                                                                                                                               ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1                                                                                                                              ; dspba_delay                                       ; fp16_to_int16  ;
;                |int18_to_fp16:i_int2fp|                                                       ; 62.3 (0.0)           ; 62.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|int18_to_fp16:i_int2fp                                                                                                                                                                                                                     ; int18_to_fp16                                     ; int18_to_fp16  ;
;                   |int18_to_fp16_0002:int18_to_fp16_inst|                                     ; 62.3 (60.7)          ; 62.3 (60.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (127)           ; 24 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst                                                                                                                                                                               ; int18_to_fp16_0002                                ; int18_to_fp16  ;
;                      |dspba_delay:redist0_vCount_uid65_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist0_vCount_uid65_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist1_vCount_uid58_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist1_vCount_uid58_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist2_vCount_uid51_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist2_vCount_uid51_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1|                         ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1                                                                                                                                ; dspba_delay                                       ; int18_to_fp16  ;
;                |mult_fp16:i_mult|                                                             ; 32.4 (0.0)           ; 33.5 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult                                                                                                                                                                                                                           ; mult_fp16                                         ; mult_fp16      ;
;                   |mult_fp16_0002:mult_fp16_inst|                                             ; 32.4 (26.0)          ; 33.5 (26.0)                      ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst                                                                                                                                                                                             ; mult_fp16_0002                                    ; mult_fp16      ;
;                      |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                          ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                                                                         ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                                                                         ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                            ; 1.9 (1.9)            ; 3.2 (3.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                                                                                 ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                            ; 1.8 (1.8)            ; 2.7 (2.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                                                                                 ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:signR_uid48_fpMulTest_delay|                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                                                                     ; dspba_delay                                       ; mult_fp16      ;
;                |saturate:i_sat|                                                               ; 4.5 (4.5)            ; 6.0 (6.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|saturate:i_sat                                                                                                                                                                                                                             ; saturate                                          ; work           ;
;                |vvm:i_vvm|                                                                    ; 1130.8 (1130.8)      ; 1598.5 (1598.5)                  ; 476.0 (476.0)                                     ; 8.3 (8.3)                        ; 0.0 (0.0)            ; 1010 (1010)         ; 2860 (2860)               ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm                                                                                                                                                                                                                                  ; vvm                                               ; work           ;
;             |StMM:blk_instantiate_stmm[3].i_stmm|                                             ; 1818.2 (485.7)       ; 2547.5 (768.9)                   ; 762.7 (301.8)                                     ; 33.4 (18.6)                      ; 0.0 (0.0)            ; 1571 (243)          ; 4409 (1450)               ; 0 (0)         ; 208               ; 2     ; 3          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm                                                                                                                                                                                                                                            ; StMM                                              ; work           ;
;                |altshift_taps:store_valid_cmd_fifo_rtl_0|                                     ; 9.5 (0.0)            ; 10.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 11 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0                                                                                                                                                                                                   ; altshift_taps                                     ; work           ;
;                   |shift_taps_ccv:auto_generated|                                             ; 9.5 (3.0)            ; 10.0 (3.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (7)              ; 11 (4)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated                                                                                                                                                                     ; shift_taps_ccv                                    ; work           ;
;                      |altsyncram_kdc1:altsyncram5|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated|altsyncram_kdc1:altsyncram5                                                                                                                                         ; altsyncram_kdc1                                   ; work           ;
;                      |cntr_g1h:cntr6|                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated|cntr_g1h:cntr6                                                                                                                                                      ; cntr_g1h                                          ; work           ;
;                      |cntr_shf:cntr1|                                                         ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated|cntr_shf:cntr1                                                                                                                                                      ; cntr_shf                                          ; work           ;
;                |altshift_taps:store_valid_cmd_fifo_rtl_1|                                     ; 13.6 (0.0)           ; 10.5 (0.0)                       ; 0.5 (0.0)                                         ; 3.6 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 11 (0)                    ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1                                                                                                                                                                                                   ; altshift_taps                                     ; work           ;
;                   |shift_taps_odv:auto_generated|                                             ; 13.6 (4.9)           ; 10.5 (4.2)                       ; 0.5 (0.4)                                         ; 3.6 (1.2)                        ; 0.0 (0.0)            ; 20 (8)              ; 11 (4)                    ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated                                                                                                                                                                     ; shift_taps_odv                                    ; work           ;
;                      |altsyncram_cgc1:altsyncram5|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 160               ; 1     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated|altsyncram_cgc1:altsyncram5                                                                                                                                         ; altsyncram_cgc1                                   ; work           ;
;                      |cntr_e1h:cntr6|                                                         ; 4.9 (4.9)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated|cntr_e1h:cntr6                                                                                                                                                      ; cntr_e1h                                          ; work           ;
;                      |cntr_rhf:cntr1|                                                         ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated|cntr_rhf:cntr1                                                                                                                                                      ; cntr_rhf                                          ; work           ;
;                |fp16_to_int16:i_fp2int|                                                       ; 46.9 (0.0)           ; 46.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int                                                                                                                                                                                                                     ; fp16_to_int16                                     ; fp16_to_int16  ;
;                   |fp16_to_int16_0002:fp16_to_int16_inst|                                     ; 46.9 (43.0)          ; 46.9 (43.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 27 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst                                                                                                                                                                               ; fp16_to_int16_0002                                ; fp16_to_int16  ;
;                      |dspba_delay:excZ_x_uid11_fpToFxPTest_delay|                             ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay                                                                                                                                    ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                                                                                 ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|                        ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1                                                                                                                               ; dspba_delay                                       ; fp16_to_int16  ;
;                      |dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1|                       ; 2.7 (2.7)            ; 2.9 (2.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1                                                                                                                              ; dspba_delay                                       ; fp16_to_int16  ;
;                |int18_to_fp16:i_int2fp|                                                       ; 62.8 (0.0)           ; 62.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|int18_to_fp16:i_int2fp                                                                                                                                                                                                                     ; int18_to_fp16                                     ; int18_to_fp16  ;
;                   |int18_to_fp16_0002:int18_to_fp16_inst|                                     ; 62.8 (61.0)          ; 62.8 (61.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (127)           ; 24 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst                                                                                                                                                                               ; int18_to_fp16_0002                                ; int18_to_fp16  ;
;                      |dspba_delay:redist0_vCount_uid65_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist0_vCount_uid65_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist1_vCount_uid58_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist1_vCount_uid58_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist2_vCount_uid51_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist2_vCount_uid51_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1|    ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                           ; dspba_delay                                       ; int18_to_fp16  ;
;                      |dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1|                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1                                                                                                                                ; dspba_delay                                       ; int18_to_fp16  ;
;                |mult_fp16:i_mult|                                                             ; 28.7 (0.0)           ; 28.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult                                                                                                                                                                                                                           ; mult_fp16                                         ; mult_fp16      ;
;                   |mult_fp16_0002:mult_fp16_inst|                                             ; 28.7 (21.4)          ; 28.7 (21.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst                                                                                                                                                                                             ; mult_fp16_0002                                    ; mult_fp16      ;
;                      |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:fracXIsZero_uid31_fpMulTest_delay|                          ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                                                                               ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2|                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist1_fracXIsZero_uid31_fpMulTest_q_2                                                                                                                                         ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2|                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist2_fracXIsZero_uid17_fpMulTest_q_2                                                                                                                                         ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist3_expY_uid7_fpMulTest_b_2|                            ; 0.4 (0.4)            ; 3.0 (3.0)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2                                                                                                                                                 ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:redist4_expX_uid6_fpMulTest_b_2|                            ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist4_expX_uid6_fpMulTest_b_2                                                                                                                                                 ; dspba_delay                                       ; mult_fp16      ;
;                      |dspba_delay:signR_uid48_fpMulTest_delay|                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                                                                     ; dspba_delay                                       ; mult_fp16      ;
;                |saturate:i_sat|                                                               ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|saturate:i_sat                                                                                                                                                                                                                             ; saturate                                          ; work           ;
;                |vvm:i_vvm|                                                                    ; 1161.9 (1161.9)      ; 1615.4 (1615.4)                  ; 464.8 (464.8)                                     ; 11.2 (11.2)                      ; 0.0 (0.0)            ; 1010 (1010)         ; 2860 (2860)               ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm                                                                                                                                                                                                                                  ; vvm                                               ; work           ;
;             |priority_encoder:i_fetch_pe|                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|priority_encoder:i_fetch_pe                                                                                                                                                                                                                                                    ; priority_encoder                                  ; work           ;
;             |ram_176x1408:blk_instantiate_wmem[0].i_wmem|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[0].i_wmem                                                                                                                                                                                                                                    ; ram_176x1408                                      ; work           ;
;                |altsyncram:altsyncram_component|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[0].i_wmem|altsyncram:altsyncram_component                                                                                                                                                                                                    ; altsyncram                                        ; work           ;
;                   |altsyncram_7el1:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[0].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated                                                                                                                                                                     ; altsyncram_7el1                                   ; work           ;
;             |ram_176x1408:blk_instantiate_wmem[1].i_wmem|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[1].i_wmem                                                                                                                                                                                                                                    ; ram_176x1408                                      ; work           ;
;                |altsyncram:altsyncram_component|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[1].i_wmem|altsyncram:altsyncram_component                                                                                                                                                                                                    ; altsyncram                                        ; work           ;
;                   |altsyncram_7el1:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[1].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated                                                                                                                                                                     ; altsyncram_7el1                                   ; work           ;
;             |ram_176x1408:blk_instantiate_wmem[2].i_wmem|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[2].i_wmem                                                                                                                                                                                                                                    ; ram_176x1408                                      ; work           ;
;                |altsyncram:altsyncram_component|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[2].i_wmem|altsyncram:altsyncram_component                                                                                                                                                                                                    ; altsyncram                                        ; work           ;
;                   |altsyncram_7el1:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[2].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated                                                                                                                                                                     ; altsyncram_7el1                                   ; work           ;
;             |ram_176x1408:blk_instantiate_wmem[3].i_wmem|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[3].i_wmem                                                                                                                                                                                                                                    ; ram_176x1408                                      ; work           ;
;                |altsyncram:altsyncram_component|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[3].i_wmem|altsyncram:altsyncram_component                                                                                                                                                                                                    ; altsyncram                                        ; work           ;
;                   |altsyncram_7el1:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 247808            ; 36    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[3].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated                                                                                                                                                                     ; altsyncram_7el1                                   ; work           ;
;             |stmm_fetch:i_stmm_fetch|                                                         ; 96.8 (96.8)          ; 665.3 (665.3)                    ; 568.5 (568.5)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 1418 (1418)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch                                                                                                                                                                                                                                                        ; stmm_fetch                                        ; work           ;
;       |rf_wrapper:i_rf_wrapper|                                                               ; 2586.7 (0.0)         ; 2715.9 (0.0)                     ; 177.5 (0.0)                                       ; 48.3 (0.0)                       ; 0.0 (0.0)            ; 3487 (0)            ; 1520 (0)                  ; 0 (0)         ; 720896            ; 71    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper                                                                                                                                                                                                                                                                                                    ; rf_wrapper                                        ; work           ;
;          |bram_mux:i_rf_ram_mux|                                                              ; 440.7 (440.7)        ; 482.2 (482.2)                    ; 46.3 (46.3)                                       ; 4.8 (4.8)                        ; 0.0 (0.0)            ; 1420 (1420)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|bram_mux:i_rf_ram_mux                                                                                                                                                                                                                                                                              ; bram_mux                                          ; work           ;
;          |rf_ldst:i_rf_ldst|                                                                  ; 1149.7 (1149.7)      ; 1168.8 (1168.8)                  ; 34.1 (34.1)                                       ; 14.9 (14.9)                      ; 0.0 (0.0)            ; 596 (596)           ; 1478 (1478)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst                                                                                                                                                                                                                                                                                  ; rf_ldst                                           ; work           ;
;          |rf_move:i_rf_move|                                                                  ; 21.1 (21.1)          ; 21.3 (21.3)                      ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 46 (46)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move                                                                                                                                                                                                                                                                                  ; rf_move                                           ; work           ;
;          |rf_ram:i_rf_ram|                                                                    ; 975.2 (975.2)        ; 1043.7 (1043.7)                  ; 96.8 (96.8)                                       ; 28.4 (28.4)                      ; 0.0 (0.0)            ; 1425 (1425)         ; 8 (8)                     ; 0 (0)         ; 720896            ; 71    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram                                                                                                                                                                                                                                                                                    ; rf_ram                                            ; work           ;
;             |ram_512x1408:i_real_ram|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 720896            ; 71    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram                                                                                                                                                                                                                                                            ; ram_512x1408                                      ; work           ;
;                |altsyncram:altsyncram_component|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 720896            ; 71    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                            ; altsyncram                                        ; work           ;
;                   |altsyncram_b2m1:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 720896            ; 71    ; 0          ; 0    ; 0            ; |tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated                                                                                                                                                                                             ; altsyncram_b2m1                                   ; work           ;
;    |soc_system:u0|                                                                            ; 930.4 (0.0)          ; 976.0 (0.0)                      ; 72.2 (0.0)                                        ; 26.6 (0.0)                       ; 0.0 (0.0)            ; 1144 (0)            ; 1383 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system     ;
;       |altera_reset_controller:rst_controller|                                                ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system     ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.4 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system     ;
;       |avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0|                                     ; 25.3 (25.3)          ; 25.8 (25.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0                                                                                                                                                                                                                                                                                    ; avmm_sdram_read_wrapper                           ; soc_system     ;
;       |avmm_sdram_wrapper:avmm_sdram_wrapper_0|                                               ; 19.5 (19.5)          ; 30.8 (30.8)                      ; 11.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0                                                                                                                                                                                                                                                                                              ; avmm_sdram_wrapper                                ; soc_system     ;
;       |pio32_f2h:pio32_f2h_0|                                                                 ; 1.8 (1.8)            ; 6.2 (6.2)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0                                                                                                                                                                                                                                                                                                                ; pio32_f2h                                         ; soc_system     ;
;       |pio32_h2f:pio32_h2f_0|                                                                 ; 7.3 (7.3)            ; 12.2 (12.2)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|pio32_h2f:pio32_h2f_0                                                                                                                                                                                                                                                                                                                ; pio32_h2f                                         ; soc_system     ;
;       |soc_system_hps_0:hps_0|                                                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system     ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system     ;
;          |soc_system_hps_0_hps_io:hps_io|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system     ;
;             |soc_system_hps_0_hps_io_border:border|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system     ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system     ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system     ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system     ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system     ;
;                   |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system     ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system     ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system     ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system     ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work           ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work           ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system     ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system     ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system     ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system     ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system     ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system     ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system     ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system     ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                        ; 171.5 (0.0)          ; 197.3 (0.0)                      ; 26.3 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 299 (0)             ; 274 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system     ;
;          |altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|                         ; 13.1 (13.1)          ; 13.1 (13.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system     ;
;          |altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|                           ; 20.0 (20.0)          ; 20.1 (20.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system     ;
;          |altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|                         ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system     ;
;          |altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|                           ; 13.8 (13.8)          ; 13.6 (13.6)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 19 (19)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system     ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                             ; 17.8 (10.0)          ; 17.8 (10.5)                      ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (21)             ; 11 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                ; altera_merlin_axi_master_ni                       ; soc_system     ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                          ; altera_merlin_address_alignment                   ; soc_system     ;
;          |altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|                      ; 29.4 (0.0)           ; 30.8 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; soc_system     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 29.4 (29.4)          ; 30.8 (30.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; soc_system     ;
;          |altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|                      ; 15.6 (0.0)           ; 32.9 (0.0)                       ; 17.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; soc_system     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 15.6 (15.6)          ; 32.9 (32.9)                      ; 17.3 (17.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; soc_system     ;
;          |altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent|                                ; 14.7 (4.7)           ; 15.7 (5.5)                       ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc_system     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.2 (10.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc_system     ;
;          |altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|                                ; 1.4 (0.9)            ; 1.3 (1.0)                        ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc_system     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc_system     ;
;          |altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|                      ; 4.0 (4.0)            ; 7.9 (7.9)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc_system     ;
;          |altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc_system     ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|                      ; 3.7 (3.7)            ; 5.2 (5.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                     ; soc_system     ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|                      ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                     ; soc_system     ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                   ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_demux            ; soc_system     ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 4.2 (3.1)            ; 5.9 (3.6)                        ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system     ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 2.3 (2.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system     ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                   ; 10.0 (7.7)           ; 10.0 (7.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (22)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system     ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system     ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system     ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001|                               ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system     ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                       ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system     ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                   ; 7.5 (7.5)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system     ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                        ; 392.6 (0.0)          ; 382.8 (0.0)                      ; 15.3 (0.0)                                        ; 25.1 (0.0)                       ; 0.0 (0.0)            ; 403 (0)             ; 563 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_1                      ; soc_system     ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                         ; 126.7 (126.7)        ; 131.3 (131.3)                    ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 255 (255)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system     ;
;          |altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|                    ; 186.9 (0.0)          ; 172.5 (0.0)                      ; 10.2 (0.0)                                        ; 24.6 (0.0)                       ; 0.0 (0.0)            ; 234 (0)             ; 247 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; soc_system     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 186.9 (180.8)        ; 172.5 (167.5)                    ; 10.2 (11.3)                                       ; 24.6 (24.6)                      ; 0.0 (0.0)            ; 234 (216)           ; 247 (247)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; soc_system     ;
;                |altera_merlin_burst_adapter_min:the_min|                                      ; 5.0 (3.0)            ; 5.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                               ; altera_merlin_burst_adapter_min                   ; soc_system     ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                             ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                 ; altera_merlin_burst_adapter_subtractor            ; soc_system     ;
;                      |altera_merlin_burst_adapter_adder:subtract|                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract      ; altera_merlin_burst_adapter_adder                 ; soc_system     ;
;          |altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent|                           ; 4.6 (4.6)            ; 5.2 (5.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent                                                                                                                                                                                                                              ; altera_merlin_master_agent                        ; soc_system     ;
;          |altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|                 ; 41.7 (41.7)          ; 41.2 (41.2)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 62 (62)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator                                                                                                                                                                                                                    ; altera_merlin_master_translator                   ; soc_system     ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                              ; 32.0 (4.5)           ; 32.7 (4.5)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (11)             ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 27.5 (27.5)          ; 28.2 (28.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; soc_system     ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                        ; 310.7 (0.0)          ; 317.0 (0.0)                      ; 7.3 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 384 (0)             ; 400 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_2                      ; soc_system     ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|                         ; 128.0 (128.0)        ; 130.0 (130.0)                    ; 3.0 (3.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 255 (255)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system     ;
;          |altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|                    ; 112.3 (0.0)          ; 116.3 (0.0)                      ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 228 (0)             ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; soc_system     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 112.3 (105.4)        ; 116.3 (108.1)                    ; 4.1 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 228 (210)           ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; soc_system     ;
;                |altera_merlin_burst_adapter_min:the_min|                                      ; 6.8 (4.2)            ; 8.2 (4.8)                        ; 1.4 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                               ; altera_merlin_burst_adapter_min                   ; soc_system     ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                             ; 2.7 (0.0)            ; 3.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                 ; altera_merlin_burst_adapter_subtractor            ; soc_system     ;
;                      |altera_merlin_burst_adapter_adder:subtract|                             ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract      ; altera_merlin_burst_adapter_adder                 ; soc_system     ;
;          |altera_merlin_master_agent:avmm_sdram_read_wrapper_0_m0_agent|                      ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:avmm_sdram_read_wrapper_0_m0_agent                                                                                                                                                                                                                         ; altera_merlin_master_agent                        ; soc_system     ;
;          |altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator|            ; 35.8 (35.8)          ; 36.7 (36.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator                                                                                                                                                                                                               ; altera_merlin_master_translator                   ; soc_system     ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram1_data_agent|                              ; 31.3 (4.5)           ; 31.3 (4.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (10)             ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram1_data_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 26.8 (26.8)          ; 26.8 (26.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram1_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; soc_system     ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                    ;
+-------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; LED[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]  ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]  ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]  ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]  ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]  ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]  ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]  ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]  ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]  ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]  ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10] ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11] ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12] ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13] ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14] ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE      ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N     ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P     ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N     ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N     ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50      ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50      ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]    ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]   ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; FPGA_CLK1_50      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - rst_n                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                        ; Location                              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~6                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X87_Y5_N42                   ; 43      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                ; PIN_V11                               ; 63384   ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; design_top:i_design_top|ctrl_unit:i_ctrl_unit|rf_move.start~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X55_Y36_N18                   ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|ctrl_unit:i_ctrl_unit|rf_ram_sel                                                                                                                                                                                                                                                                                                                    ; FF_X57_Y36_N44                        ; 2865    ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|ctrl_unit:i_ctrl_unit|state.DECODE                                                                                                                                                                                                                                                                                                                  ; FF_X51_Y9_N56                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|WideNor0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y9_N24                    ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|i_sdram_read_intf_arr[0].read_addr[28]~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y46_N57                  ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|WideOr0~1                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y23_N30                   ; 50      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|beta_scaled[0][1031]~0                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y47_N27                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|beta_scaled[1][1287]~1                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y47_N33                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|beta_scaled[2][1031]~3                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y47_N36                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|beta_scaled[3][1287]~2                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y47_N30                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_hi[0][322]~0                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y36_N15                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_hi[1][482]~1                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y47_N15                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_hi[2][898]~3                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y36_N36                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_hi[3][2]~2                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y36_N21                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_lo[0][7]~0                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y47_N12                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_lo[1][263]~1                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y47_N48                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_lo[2][4]~3                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y47_N51                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_lo[3][0]~2                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y47_N39                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~10                                                                                                                                                                                                                                ; LABCELL_X2_Y39_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~100                                                                                                                                                                                                                               ; LABCELL_X37_Y38_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~101                                                                                                                                                                                                                               ; MLABCELL_X34_Y40_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~102                                                                                                                                                                                                                               ; LABCELL_X37_Y42_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~103                                                                                                                                                                                                                               ; MLABCELL_X34_Y39_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~104                                                                                                                                                                                                                               ; LABCELL_X27_Y41_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~105                                                                                                                                                                                                                               ; LABCELL_X35_Y45_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~106                                                                                                                                                                                                                               ; LABCELL_X27_Y41_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~107                                                                                                                                                                                                                               ; MLABCELL_X34_Y40_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~108                                                                                                                                                                                                                               ; LABCELL_X35_Y45_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~109                                                                                                                                                                                                                               ; LABCELL_X18_Y46_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~110                                                                                                                                                                                                                               ; LABCELL_X31_Y46_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~112                                                                                                                                                                                                                               ; LABCELL_X22_Y38_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~114                                                                                                                                                                                                                               ; LABCELL_X10_Y43_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~115                                                                                                                                                                                                                               ; LABCELL_X17_Y45_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~116                                                                                                                                                                                                                               ; LABCELL_X2_Y39_N30                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~117                                                                                                                                                                                                                               ; LABCELL_X19_Y42_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~118                                                                                                                                                                                                                               ; LABCELL_X9_Y44_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~119                                                                                                                                                                                                                               ; LABCELL_X10_Y40_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~12                                                                                                                                                                                                                                ; LABCELL_X9_Y44_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~120                                                                                                                                                                                                                               ; LABCELL_X2_Y39_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~121                                                                                                                                                                                                                               ; LABCELL_X9_Y44_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~122                                                                                                                                                                                                                               ; LABCELL_X9_Y44_N6                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~123                                                                                                                                                                                                                               ; MLABCELL_X15_Y38_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~124                                                                                                                                                                                                                               ; MLABCELL_X34_Y46_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~125                                                                                                                                                                                                                               ; LABCELL_X30_Y44_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~126                                                                                                                                                                                                                               ; LABCELL_X29_Y38_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~127                                                                                                                                                                                                                               ; LABCELL_X46_Y44_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~128                                                                                                                                                                                                                               ; LABCELL_X35_Y42_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~129                                                                                                                                                                                                                               ; LABCELL_X30_Y44_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~13                                                                                                                                                                                                                                ; LABCELL_X9_Y44_N30                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~130                                                                                                                                                                                                                               ; LABCELL_X35_Y45_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~131                                                                                                                                                                                                                               ; LABCELL_X31_Y44_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~132                                                                                                                                                                                                                               ; LABCELL_X35_Y42_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~133                                                                                                                                                                                                                               ; MLABCELL_X34_Y40_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~134                                                                                                                                                                                                                               ; LABCELL_X42_Y45_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~135                                                                                                                                                                                                                               ; LABCELL_X19_Y38_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~136                                                                                                                                                                                                                               ; LABCELL_X13_Y42_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~137                                                                                                                                                                                                                               ; LABCELL_X19_Y38_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~138                                                                                                                                                                                                                               ; LABCELL_X13_Y38_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~139                                                                                                                                                                                                                               ; MLABCELL_X34_Y39_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~14                                                                                                                                                                                                                                ; MLABCELL_X34_Y39_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~140                                                                                                                                                                                                                               ; MLABCELL_X6_Y38_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~141                                                                                                                                                                                                                               ; LABCELL_X27_Y39_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~142                                                                                                                                                                                                                               ; LABCELL_X9_Y39_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~143                                                                                                                                                                                                                               ; LABCELL_X23_Y38_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~144                                                                                                                                                                                                                               ; LABCELL_X27_Y39_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~145                                                                                                                                                                                                                               ; LABCELL_X11_Y38_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~146                                                                                                                                                                                                                               ; LABCELL_X43_Y38_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~147                                                                                                                                                                                                                               ; MLABCELL_X34_Y40_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~148                                                                                                                                                                                                                               ; LABCELL_X42_Y45_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~149                                                                                                                                                                                                                               ; MLABCELL_X34_Y39_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~15                                                                                                                                                                                                                                ; LABCELL_X2_Y39_N36                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~150                                                                                                                                                                                                                               ; LABCELL_X19_Y42_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~151                                                                                                                                                                                                                               ; LABCELL_X27_Y39_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~152                                                                                                                                                                                                                               ; LABCELL_X35_Y45_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~153                                                                                                                                                                                                                               ; LABCELL_X27_Y40_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~154                                                                                                                                                                                                                               ; MLABCELL_X34_Y40_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~155                                                                                                                                                                                                                               ; LABCELL_X40_Y39_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~156                                                                                                                                                                                                                               ; MLABCELL_X34_Y40_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~158                                                                                                                                                                                                                               ; LABCELL_X10_Y40_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~16                                                                                                                                                                                                                                ; LABCELL_X2_Y39_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~160                                                                                                                                                                                                                               ; LABCELL_X9_Y44_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~161                                                                                                                                                                                                                               ; LABCELL_X22_Y38_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~162                                                                                                                                                                                                                               ; LABCELL_X18_Y43_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~163                                                                                                                                                                                                                               ; MLABCELL_X15_Y38_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~164                                                                                                                                                                                                                               ; MLABCELL_X15_Y38_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~165                                                                                                                                                                                                                               ; LABCELL_X9_Y44_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~166                                                                                                                                                                                                                               ; LABCELL_X2_Y39_N12                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~167                                                                                                                                                                                                                               ; LABCELL_X9_Y44_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~168                                                                                                                                                                                                                               ; LABCELL_X2_Y39_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~169                                                                                                                                                                                                                               ; LABCELL_X2_Y39_N6                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~17                                                                                                                                                                                                                                ; LABCELL_X2_Y39_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~170                                                                                                                                                                                                                               ; MLABCELL_X28_Y40_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~171                                                                                                                                                                                                                               ; LABCELL_X30_Y43_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~172                                                                                                                                                                                                                               ; LABCELL_X42_Y43_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~173                                                                                                                                                                                                                               ; MLABCELL_X25_Y45_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~174                                                                                                                                                                                                                               ; LABCELL_X42_Y45_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~175                                                                                                                                                                                                                               ; MLABCELL_X39_Y39_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~176                                                                                                                                                                                                                               ; LABCELL_X42_Y45_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~177                                                                                                                                                                                                                               ; LABCELL_X45_Y43_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~178                                                                                                                                                                                                                               ; LABCELL_X42_Y45_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~179                                                                                                                                                                                                                               ; LABCELL_X46_Y44_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~180                                                                                                                                                                                                                               ; MLABCELL_X39_Y44_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~181                                                                                                                                                                                                                               ; LABCELL_X22_Y44_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~182                                                                                                                                                                                                                               ; LABCELL_X13_Y42_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~183                                                                                                                                                                                                                               ; LABCELL_X22_Y44_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~184                                                                                                                                                                                                                               ; MLABCELL_X6_Y38_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~185                                                                                                                                                                                                                               ; LABCELL_X33_Y40_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~186                                                                                                                                                                                                                               ; LABCELL_X13_Y38_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~187                                                                                                                                                                                                                               ; MLABCELL_X34_Y39_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~188                                                                                                                                                                                                                               ; LABCELL_X9_Y41_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~189                                                                                                                                                                                                                               ; LABCELL_X11_Y38_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~19                                                                                                                                                                                                                                ; LABCELL_X40_Y38_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~190                                                                                                                                                                                                                               ; LABCELL_X9_Y39_N30                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~191                                                                                                                                                                                                                               ; LABCELL_X11_Y38_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~192                                                                                                                                                                                                                               ; LABCELL_X46_Y38_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~193                                                                                                                                                                                                                               ; LABCELL_X30_Y45_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~194                                                                                                                                                                                                                               ; LABCELL_X46_Y40_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~195                                                                                                                                                                                                                               ; LABCELL_X18_Y43_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~196                                                                                                                                                                                                                               ; LABCELL_X35_Y45_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~197                                                                                                                                                                                                                               ; LABCELL_X31_Y40_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~198                                                                                                                                                                                                                               ; LABCELL_X35_Y45_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~199                                                                                                                                                                                                                               ; MLABCELL_X15_Y38_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~2                                                                                                                                                                                                                                 ; LABCELL_X10_Y40_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~20                                                                                                                                                                                                                                ; LABCELL_X30_Y44_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~200                                                                                                                                                                                                                               ; LABCELL_X35_Y39_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~201                                                                                                                                                                                                                               ; MLABCELL_X15_Y38_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~202                                                                                                                                                                                                                               ; MLABCELL_X34_Y40_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~21                                                                                                                                                                                                                                ; LABCELL_X27_Y39_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~23                                                                                                                                                                                                                                ; LABCELL_X30_Y44_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~25                                                                                                                                                                                                                                ; LABCELL_X36_Y43_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~26                                                                                                                                                                                                                                ; LABCELL_X40_Y39_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~27                                                                                                                                                                                                                                ; MLABCELL_X21_Y42_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~29                                                                                                                                                                                                                                ; LABCELL_X35_Y43_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~30                                                                                                                                                                                                                                ; LABCELL_X18_Y46_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~31                                                                                                                                                                                                                                ; MLABCELL_X34_Y40_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~32                                                                                                                                                                                                                                ; LABCELL_X36_Y43_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~34                                                                                                                                                                                                                                ; LABCELL_X19_Y38_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~35                                                                                                                                                                                                                                ; LABCELL_X9_Y44_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~36                                                                                                                                                                                                                                ; LABCELL_X19_Y38_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~38                                                                                                                                                                                                                                ; MLABCELL_X6_Y38_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~40                                                                                                                                                                                                                                ; MLABCELL_X34_Y39_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~41                                                                                                                                                                                                                                ; MLABCELL_X6_Y38_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~43                                                                                                                                                                                                                                ; LABCELL_X10_Y40_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~45                                                                                                                                                                                                                                ; LABCELL_X35_Y43_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~47                                                                                                                                                                                                                                ; LABCELL_X12_Y43_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~48                                                                                                                                                                                                                                ; MLABCELL_X34_Y40_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~49                                                                                                                                                                                                                                ; LABCELL_X11_Y38_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~5                                                                                                                                                                                                                                 ; LABCELL_X22_Y43_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~51                                                                                                                                                                                                                                ; MLABCELL_X39_Y40_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~52                                                                                                                                                                                                                                ; LABCELL_X35_Y43_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~53                                                                                                                                                                                                                                ; LABCELL_X42_Y45_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~55                                                                                                                                                                                                                                ; LABCELL_X35_Y45_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~56                                                                                                                                                                                                                                ; LABCELL_X35_Y45_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~57                                                                                                                                                                                                                                ; MLABCELL_X34_Y40_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~58                                                                                                                                                                                                                                ; LABCELL_X35_Y45_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~60                                                                                                                                                                                                                                ; LABCELL_X40_Y39_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~61                                                                                                                                                                                                                                ; LABCELL_X35_Y45_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~62                                                                                                                                                                                                                                ; MLABCELL_X34_Y40_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~63                                                                                                                                                                                                                                ; MLABCELL_X34_Y40_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~65                                                                                                                                                                                                                                ; LABCELL_X17_Y42_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~67                                                                                                                                                                                                                                ; LABCELL_X13_Y42_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~69                                                                                                                                                                                                                                ; MLABCELL_X34_Y41_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~7                                                                                                                                                                                                                                 ; LABCELL_X10_Y40_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~70                                                                                                                                                                                                                                ; LABCELL_X18_Y46_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~71                                                                                                                                                                                                                                ; MLABCELL_X15_Y41_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~72                                                                                                                                                                                                                                ; LABCELL_X27_Y41_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~73                                                                                                                                                                                                                                ; LABCELL_X19_Y42_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~74                                                                                                                                                                                                                                ; LABCELL_X18_Y43_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~75                                                                                                                                                                                                                                ; LABCELL_X27_Y41_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~76                                                                                                                                                                                                                                ; LABCELL_X22_Y39_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~77                                                                                                                                                                                                                                ; LABCELL_X19_Y44_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~78                                                                                                                                                                                                                                ; MLABCELL_X34_Y46_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~79                                                                                                                                                                                                                                ; LABCELL_X30_Y43_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~80                                                                                                                                                                                                                                ; MLABCELL_X34_Y46_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~81                                                                                                                                                                                                                                ; MLABCELL_X34_Y39_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~82                                                                                                                                                                                                                                ; LABCELL_X42_Y45_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~83                                                                                                                                                                                                                                ; LABCELL_X35_Y39_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~84                                                                                                                                                                                                                                ; LABCELL_X18_Y43_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~85                                                                                                                                                                                                                                ; LABCELL_X31_Y44_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~86                                                                                                                                                                                                                                ; LABCELL_X42_Y45_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~87                                                                                                                                                                                                                                ; MLABCELL_X34_Y40_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~88                                                                                                                                                                                                                                ; MLABCELL_X39_Y42_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~89                                                                                                                                                                                                                                ; MLABCELL_X34_Y40_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~9                                                                                                                                                                                                                                 ; LABCELL_X7_Y44_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~90                                                                                                                                                                                                                                ; LABCELL_X35_Y41_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~91                                                                                                                                                                                                                                ; LABCELL_X19_Y38_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~92                                                                                                                                                                                                                                ; LABCELL_X37_Y38_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~93                                                                                                                                                                                                                                ; LABCELL_X36_Y44_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~94                                                                                                                                                                                                                                ; LABCELL_X37_Y38_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~95                                                                                                                                                                                                                                ; MLABCELL_X34_Y45_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~96                                                                                                                                                                                                                                ; MLABCELL_X39_Y38_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~97                                                                                                                                                                                                                                ; MLABCELL_X25_Y45_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~98                                                                                                                                                                                                                                ; MLABCELL_X39_Y38_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Decoder0~99                                                                                                                                                                                                                                ; LABCELL_X19_Y44_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Selector0~1                                                                                                                                                                                                                                ; LABCELL_X33_Y47_N18                   ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Selector3~0                                                                                                                                                                                                                                ; LABCELL_X37_Y51_N12                   ; 109     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Selector4~0                                                                                                                                                                                                                                ; LABCELL_X31_Y47_N21                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Selector5~0                                                                                                                                                                                                                                ; MLABCELL_X39_Y47_N33                  ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[19]~0                                                                                                                                                                                                                              ; LABCELL_X22_Y37_N51                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down|counter[0]~1                                                                                                                                                                                                       ; LABCELL_X37_Y51_N9                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[0]~1                                                                                                                                                                               ; MLABCELL_X39_Y47_N12                  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|excSelector_uid30_fxpToFPTest_q[0]                                                                                                              ; LABCELL_X30_Y50_N18                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[14]~0                                                                                                                                                                                                 ; LABCELL_X35_Y52_N6                    ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[14]~0                                                                                                                                                                                                 ; LABCELL_X35_Y52_N12                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mux14~0                                                                                                                                                                        ; LABCELL_X30_Y51_N3                    ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[14]~0                                                                                                                                                                                                  ; LABCELL_X37_Y51_N36                   ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vStagei_uid63_lzcShifterZ1_uid6_fxpToFPTest_q[15]~0                                                                                          ; LABCELL_X24_Y51_N33                   ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|index[4]~0                                                                                                                                                                                                                                 ; LABCELL_X22_Y37_N45                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~10                                                                                                                                                                                                                                ; LABCELL_X9_Y43_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~100                                                                                                                                                                                                                               ; LABCELL_X37_Y39_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~101                                                                                                                                                                                                                               ; LABCELL_X29_Y43_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~102                                                                                                                                                                                                                               ; MLABCELL_X28_Y42_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~103                                                                                                                                                                                                                               ; LABCELL_X33_Y45_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~104                                                                                                                                                                                                                               ; MLABCELL_X28_Y44_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~105                                                                                                                                                                                                                               ; LABCELL_X33_Y45_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~106                                                                                                                                                                                                                               ; LABCELL_X33_Y45_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~107                                                                                                                                                                                                                               ; LABCELL_X40_Y43_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~108                                                                                                                                                                                                                               ; LABCELL_X29_Y43_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~109                                                                                                                                                                                                                               ; MLABCELL_X25_Y45_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~110                                                                                                                                                                                                                               ; LABCELL_X30_Y46_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~112                                                                                                                                                                                                                               ; LABCELL_X35_Y40_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~114                                                                                                                                                                                                                               ; LABCELL_X17_Y46_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~115                                                                                                                                                                                                                               ; MLABCELL_X21_Y45_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~116                                                                                                                                                                                                                               ; LABCELL_X9_Y43_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~117                                                                                                                                                                                                                               ; LABCELL_X13_Y46_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~118                                                                                                                                                                                                                               ; LABCELL_X13_Y46_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~119                                                                                                                                                                                                                               ; MLABCELL_X15_Y43_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~12                                                                                                                                                                                                                                ; MLABCELL_X15_Y43_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~120                                                                                                                                                                                                                               ; LABCELL_X9_Y43_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~121                                                                                                                                                                                                                               ; LABCELL_X12_Y43_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~122                                                                                                                                                                                                                               ; LABCELL_X13_Y46_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~123                                                                                                                                                                                                                               ; LABCELL_X13_Y46_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~124                                                                                                                                                                                                                               ; LABCELL_X37_Y46_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~125                                                                                                                                                                                                                               ; LABCELL_X27_Y44_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~126                                                                                                                                                                                                                               ; LABCELL_X35_Y38_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~127                                                                                                                                                                                                                               ; MLABCELL_X39_Y47_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~128                                                                                                                                                                                                                               ; MLABCELL_X47_Y45_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~129                                                                                                                                                                                                                               ; LABCELL_X40_Y47_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~13                                                                                                                                                                                                                                ; MLABCELL_X15_Y43_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~130                                                                                                                                                                                                                               ; MLABCELL_X25_Y46_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~131                                                                                                                                                                                                                               ; LABCELL_X37_Y46_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~132                                                                                                                                                                                                                               ; MLABCELL_X47_Y45_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~133                                                                                                                                                                                                                               ; LABCELL_X35_Y38_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~134                                                                                                                                                                                                                               ; MLABCELL_X25_Y46_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~135                                                                                                                                                                                                                               ; LABCELL_X35_Y40_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~136                                                                                                                                                                                                                               ; LABCELL_X17_Y46_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~137                                                                                                                                                                                                                               ; LABCELL_X18_Y38_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~138                                                                                                                                                                                                                               ; LABCELL_X9_Y38_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~139                                                                                                                                                                                                                               ; LABCELL_X13_Y39_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~14                                                                                                                                                                                                                                ; MLABCELL_X8_Y44_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~140                                                                                                                                                                                                                               ; LABCELL_X7_Y38_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~141                                                                                                                                                                                                                               ; LABCELL_X35_Y43_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~142                                                                                                                                                                                                                               ; LABCELL_X13_Y39_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~143                                                                                                                                                                                                                               ; LABCELL_X24_Y38_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~144                                                                                                                                                                                                                               ; LABCELL_X35_Y40_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~145                                                                                                                                                                                                                               ; LABCELL_X17_Y38_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~146                                                                                                                                                                                                                               ; MLABCELL_X47_Y39_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~147                                                                                                                                                                                                                               ; LABCELL_X27_Y44_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~148                                                                                                                                                                                                                               ; LABCELL_X40_Y47_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~149                                                                                                                                                                                                                               ; LABCELL_X33_Y45_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~15                                                                                                                                                                                                                                ; LABCELL_X9_Y43_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~150                                                                                                                                                                                                                               ; MLABCELL_X28_Y44_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~151                                                                                                                                                                                                                               ; LABCELL_X30_Y43_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~152                                                                                                                                                                                                                               ; LABCELL_X35_Y43_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~153                                                                                                                                                                                                                               ; LABCELL_X27_Y40_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~154                                                                                                                                                                                                                               ; MLABCELL_X28_Y44_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~155                                                                                                                                                                                                                               ; LABCELL_X40_Y43_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~156                                                                                                                                                                                                                               ; LABCELL_X40_Y47_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~158                                                                                                                                                                                                                               ; LABCELL_X35_Y40_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~16                                                                                                                                                                                                                                ; LABCELL_X9_Y43_N18                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~160                                                                                                                                                                                                                               ; LABCELL_X9_Y44_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~161                                                                                                                                                                                                                               ; LABCELL_X22_Y38_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~162                                                                                                                                                                                                                               ; LABCELL_X9_Y43_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~163                                                                                                                                                                                                                               ; LABCELL_X9_Y43_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~164                                                                                                                                                                                                                               ; LABCELL_X9_Y43_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~165                                                                                                                                                                                                                               ; LABCELL_X9_Y43_N6                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~166                                                                                                                                                                                                                               ; LABCELL_X9_Y43_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~167                                                                                                                                                                                                                               ; LABCELL_X9_Y43_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~168                                                                                                                                                                                                                               ; LABCELL_X9_Y43_N24                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~169                                                                                                                                                                                                                               ; LABCELL_X9_Y43_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~17                                                                                                                                                                                                                                ; LABCELL_X9_Y43_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~170                                                                                                                                                                                                                               ; LABCELL_X35_Y40_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~171                                                                                                                                                                                                                               ; LABCELL_X29_Y43_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~172                                                                                                                                                                                                                               ; MLABCELL_X47_Y45_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~173                                                                                                                                                                                                                               ; LABCELL_X37_Y45_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~174                                                                                                                                                                                                                               ; MLABCELL_X47_Y45_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~175                                                                                                                                                                                                                               ; LABCELL_X37_Y44_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~176                                                                                                                                                                                                                               ; MLABCELL_X47_Y45_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~177                                                                                                                                                                                                                               ; LABCELL_X40_Y40_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~178                                                                                                                                                                                                                               ; LABCELL_X37_Y44_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~179                                                                                                                                                                                                                               ; LABCELL_X37_Y48_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~180                                                                                                                                                                                                                               ; MLABCELL_X47_Y45_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~181                                                                                                                                                                                                                               ; MLABCELL_X21_Y44_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~182                                                                                                                                                                                                                               ; LABCELL_X9_Y44_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~183                                                                                                                                                                                                                               ; LABCELL_X22_Y43_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~184                                                                                                                                                                                                                               ; LABCELL_X9_Y38_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~185                                                                                                                                                                                                                               ; LABCELL_X11_Y41_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~186                                                                                                                                                                                                                               ; LABCELL_X13_Y37_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~187                                                                                                                                                                                                                               ; LABCELL_X24_Y39_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~188                                                                                                                                                                                                                               ; LABCELL_X10_Y41_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~189                                                                                                                                                                                                                               ; LABCELL_X13_Y39_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~19                                                                                                                                                                                                                                ; MLABCELL_X39_Y38_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~190                                                                                                                                                                                                                               ; LABCELL_X10_Y40_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~191                                                                                                                                                                                                                               ; LABCELL_X13_Y37_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~192                                                                                                                                                                                                                               ; MLABCELL_X47_Y39_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~193                                                                                                                                                                                                                               ; LABCELL_X17_Y46_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~194                                                                                                                                                                                                                               ; MLABCELL_X47_Y39_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~195                                                                                                                                                                                                                               ; MLABCELL_X28_Y44_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~196                                                                                                                                                                                                                               ; LABCELL_X33_Y45_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~197                                                                                                                                                                                                                               ; MLABCELL_X28_Y44_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~198                                                                                                                                                                                                                               ; LABCELL_X33_Y45_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~199                                                                                                                                                                                                                               ; LABCELL_X17_Y37_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~2                                                                                                                                                                                                                                 ; LABCELL_X18_Y41_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~20                                                                                                                                                                                                                                ; LABCELL_X17_Y46_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~200                                                                                                                                                                                                                               ; LABCELL_X29_Y43_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~201                                                                                                                                                                                                                               ; LABCELL_X17_Y37_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~202                                                                                                                                                                                                                               ; LABCELL_X24_Y41_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~21                                                                                                                                                                                                                                ; LABCELL_X35_Y38_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~23                                                                                                                                                                                                                                ; LABCELL_X37_Y44_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~25                                                                                                                                                                                                                                ; LABCELL_X37_Y44_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~26                                                                                                                                                                                                                                ; LABCELL_X40_Y43_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~27                                                                                                                                                                                                                                ; LABCELL_X13_Y46_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~29                                                                                                                                                                                                                                ; LABCELL_X37_Y44_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~30                                                                                                                                                                                                                                ; LABCELL_X13_Y46_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~31                                                                                                                                                                                                                                ; MLABCELL_X34_Y45_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~32                                                                                                                                                                                                                                ; LABCELL_X37_Y44_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~34                                                                                                                                                                                                                                ; MLABCELL_X21_Y39_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~35                                                                                                                                                                                                                                ; LABCELL_X17_Y46_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~36                                                                                                                                                                                                                                ; LABCELL_X17_Y38_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~38                                                                                                                                                                                                                                ; LABCELL_X9_Y38_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~40                                                                                                                                                                                                                                ; LABCELL_X11_Y41_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~41                                                                                                                                                                                                                                ; LABCELL_X7_Y38_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~43                                                                                                                                                                                                                                ; LABCELL_X35_Y43_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~45                                                                                                                                                                                                                                ; LABCELL_X35_Y40_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~47                                                                                                                                                                                                                                ; MLABCELL_X21_Y39_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~48                                                                                                                                                                                                                                ; LABCELL_X35_Y40_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~49                                                                                                                                                                                                                                ; LABCELL_X17_Y38_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~5                                                                                                                                                                                                                                 ; LABCELL_X43_Y43_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~51                                                                                                                                                                                                                                ; MLABCELL_X28_Y42_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~52                                                                                                                                                                                                                                ; LABCELL_X43_Y43_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~53                                                                                                                                                                                                                                ; LABCELL_X40_Y47_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~55                                                                                                                                                                                                                                ; LABCELL_X33_Y45_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~56                                                                                                                                                                                                                                ; LABCELL_X43_Y43_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~57                                                                                                                                                                                                                                ; LABCELL_X33_Y45_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~58                                                                                                                                                                                                                                ; LABCELL_X33_Y45_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~60                                                                                                                                                                                                                                ; MLABCELL_X39_Y38_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~61                                                                                                                                                                                                                                ; LABCELL_X35_Y43_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~62                                                                                                                                                                                                                                ; LABCELL_X27_Y38_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~63                                                                                                                                                                                                                                ; LABCELL_X40_Y47_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~65                                                                                                                                                                                                                                ; LABCELL_X16_Y42_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~67                                                                                                                                                                                                                                ; LABCELL_X13_Y46_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~69                                                                                                                                                                                                                                ; MLABCELL_X34_Y41_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~7                                                                                                                                                                                                                                 ; MLABCELL_X15_Y41_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~70                                                                                                                                                                                                                                ; LABCELL_X13_Y46_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~71                                                                                                                                                                                                                                ; LABCELL_X13_Y46_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~72                                                                                                                                                                                                                                ; LABCELL_X13_Y46_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~73                                                                                                                                                                                                                                ; LABCELL_X13_Y46_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~74                                                                                                                                                                                                                                ; LABCELL_X13_Y46_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~75                                                                                                                                                                                                                                ; LABCELL_X12_Y43_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~76                                                                                                                                                                                                                                ; LABCELL_X13_Y46_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~77                                                                                                                                                                                                                                ; LABCELL_X13_Y46_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~78                                                                                                                                                                                                                                ; MLABCELL_X47_Y45_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~79                                                                                                                                                                                                                                ; LABCELL_X29_Y43_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~80                                                                                                                                                                                                                                ; MLABCELL_X34_Y46_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~81                                                                                                                                                                                                                                ; MLABCELL_X39_Y39_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~82                                                                                                                                                                                                                                ; LABCELL_X33_Y45_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~83                                                                                                                                                                                                                                ; MLABCELL_X39_Y39_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~84                                                                                                                                                                                                                                ; LABCELL_X45_Y44_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~85                                                                                                                                                                                                                                ; LABCELL_X36_Y40_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~86                                                                                                                                                                                                                                ; MLABCELL_X47_Y45_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~87                                                                                                                                                                                                                                ; LABCELL_X33_Y40_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~88                                                                                                                                                                                                                                ; LABCELL_X45_Y44_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~89                                                                                                                                                                                                                                ; LABCELL_X35_Y40_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~9                                                                                                                                                                                                                                 ; MLABCELL_X8_Y44_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~90                                                                                                                                                                                                                                ; LABCELL_X29_Y43_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~91                                                                                                                                                                                                                                ; LABCELL_X18_Y38_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~92                                                                                                                                                                                                                                ; LABCELL_X37_Y39_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~93                                                                                                                                                                                                                                ; LABCELL_X12_Y42_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~94                                                                                                                                                                                                                                ; LABCELL_X37_Y42_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~95                                                                                                                                                                                                                                ; MLABCELL_X25_Y45_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~96                                                                                                                                                                                                                                ; LABCELL_X45_Y40_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~97                                                                                                                                                                                                                                ; LABCELL_X24_Y43_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~98                                                                                                                                                                                                                                ; LABCELL_X45_Y40_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Decoder0~99                                                                                                                                                                                                                                ; LABCELL_X17_Y42_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Selector0~1                                                                                                                                                                                                                                ; MLABCELL_X6_Y34_N12                   ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Selector3~0                                                                                                                                                                                                                                ; MLABCELL_X6_Y34_N36                   ; 109     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Selector4~0                                                                                                                                                                                                                                ; LABCELL_X16_Y34_N57                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Selector5~0                                                                                                                                                                                                                                ; LABCELL_X2_Y33_N30                    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|avg_sum[19]~0                                                                                                                                                                                                                              ; MLABCELL_X21_Y34_N39                  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|count_down:i_count_down|counter[0]~1                                                                                                                                                                                                       ; MLABCELL_X6_Y34_N30                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[0]~1                                                                                                                                                                               ; LABCELL_X2_Y33_N24                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|excSelector_uid30_fxpToFPTest_q[0]                                                                                                              ; LABCELL_X7_Y35_N42                    ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult1_out_ff[14]~0                                                                                                                                                                                                 ; MLABCELL_X3_Y45_N57                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[14]~0                                                                                                                                                                                                 ; LABCELL_X1_Y45_N18                    ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mux14~0                                                                                                                                                                        ; MLABCELL_X3_Y36_N57                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[14]~0                                                                                                                                                                                                  ; LABCELL_X2_Y33_N18                    ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vStagei_uid63_lzcShifterZ1_uid6_fxpToFPTest_q[15]~0                                                                                          ; LABCELL_X2_Y35_N30                    ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|index[4]~0                                                                                                                                                                                                                                 ; MLABCELL_X21_Y34_N48                  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~100                                                                                                                                                                                                                               ; LABCELL_X35_Y41_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~101                                                                                                                                                                                                                               ; LABCELL_X36_Y41_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~102                                                                                                                                                                                                                               ; LABCELL_X35_Y41_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~103                                                                                                                                                                                                                               ; LABCELL_X29_Y41_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~104                                                                                                                                                                                                                               ; LABCELL_X35_Y42_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~105                                                                                                                                                                                                                               ; LABCELL_X36_Y41_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~106                                                                                                                                                                                                                               ; LABCELL_X35_Y42_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~107                                                                                                                                                                                                                               ; MLABCELL_X39_Y45_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~108                                                                                                                                                                                                                               ; LABCELL_X29_Y43_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~109                                                                                                                                                                                                                               ; LABCELL_X35_Y44_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~11                                                                                                                                                                                                                                ; LABCELL_X1_Y41_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~111                                                                                                                                                                                                                               ; LABCELL_X17_Y46_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~112                                                                                                                                                                                                                               ; LABCELL_X22_Y43_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~113                                                                                                                                                                                                                               ; LABCELL_X17_Y46_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~114                                                                                                                                                                                                                               ; LABCELL_X12_Y37_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~115                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~116                                                                                                                                                                                                                               ; LABCELL_X12_Y37_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~117                                                                                                                                                                                                                               ; LABCELL_X18_Y47_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~118                                                                                                                                                                                                                               ; LABCELL_X23_Y37_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~119                                                                                                                                                                                                                               ; LABCELL_X23_Y37_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~12                                                                                                                                                                                                                                ; LABCELL_X2_Y38_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~120                                                                                                                                                                                                                               ; LABCELL_X18_Y47_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~121                                                                                                                                                                                                                               ; LABCELL_X17_Y46_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~122                                                                                                                                                                                                                               ; LABCELL_X23_Y46_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~123                                                                                                                                                                                                                               ; LABCELL_X35_Y44_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~124                                                                                                                                                                                                                               ; LABCELL_X35_Y44_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~125                                                                                                                                                                                                                               ; LABCELL_X36_Y39_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~126                                                                                                                                                                                                                               ; LABCELL_X36_Y39_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~127                                                                                                                                                                                                                               ; LABCELL_X27_Y43_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~128                                                                                                                                                                                                                               ; MLABCELL_X28_Y46_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~129                                                                                                                                                                                                                               ; LABCELL_X36_Y41_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~13                                                                                                                                                                                                                                ; LABCELL_X2_Y41_N18                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~130                                                                                                                                                                                                                               ; LABCELL_X37_Y41_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~131                                                                                                                                                                                                                               ; MLABCELL_X39_Y44_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~132                                                                                                                                                                                                                               ; LABCELL_X37_Y41_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~133                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~134                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N12                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~135                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N24                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~136                                                                                                                                                                                                                               ; LABCELL_X12_Y37_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~137                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~138                                                                                                                                                                                                                               ; LABCELL_X2_Y38_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~139                                                                                                                                                                                                                               ; LABCELL_X36_Y39_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~140                                                                                                                                                                                                                               ; MLABCELL_X8_Y37_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~141                                                                                                                                                                                                                               ; LABCELL_X23_Y37_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~142                                                                                                                                                                                                                               ; LABCELL_X12_Y37_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~143                                                                                                                                                                                                                               ; LABCELL_X9_Y42_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~144                                                                                                                                                                                                                               ; LABCELL_X36_Y41_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~145                                                                                                                                                                                                                               ; LABCELL_X37_Y41_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~146                                                                                                                                                                                                                               ; LABCELL_X23_Y46_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~147                                                                                                                                                                                                                               ; LABCELL_X36_Y38_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~148                                                                                                                                                                                                                               ; LABCELL_X36_Y39_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~149                                                                                                                                                                                                                               ; LABCELL_X29_Y39_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~15                                                                                                                                                                                                                                ; LABCELL_X31_Y41_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~150                                                                                                                                                                                                                               ; LABCELL_X35_Y42_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~151                                                                                                                                                                                                                               ; LABCELL_X27_Y44_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~152                                                                                                                                                                                                                               ; LABCELL_X37_Y41_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~153                                                                                                                                                                                                                               ; MLABCELL_X39_Y43_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~154                                                                                                                                                                                                                               ; LABCELL_X35_Y44_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~155                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~156                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~157                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~158                                                                                                                                                                                                                               ; LABCELL_X12_Y37_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~159                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~160                                                                                                                                                                                                                               ; LABCELL_X12_Y37_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~161                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N30                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~162                                                                                                                                                                                                                               ; LABCELL_X2_Y41_N6                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~163                                                                                                                                                                                                                               ; LABCELL_X9_Y42_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~164                                                                                                                                                                                                                               ; LABCELL_X2_Y41_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~165                                                                                                                                                                                                                               ; LABCELL_X9_Y42_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~166                                                                                                                                                                                                                               ; LABCELL_X37_Y39_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~167                                                                                                                                                                                                                               ; LABCELL_X35_Y44_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~168                                                                                                                                                                                                                               ; MLABCELL_X39_Y48_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~169                                                                                                                                                                                                                               ; LABCELL_X27_Y44_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~17                                                                                                                                                                                                                                ; LABCELL_X17_Y38_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~170                                                                                                                                                                                                                               ; LABCELL_X36_Y41_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~171                                                                                                                                                                                                                               ; LABCELL_X36_Y41_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~172                                                                                                                                                                                                                               ; LABCELL_X35_Y46_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~173                                                                                                                                                                                                                               ; LABCELL_X36_Y39_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~174                                                                                                                                                                                                                               ; LABCELL_X35_Y44_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~175                                                                                                                                                                                                                               ; MLABCELL_X39_Y48_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~176                                                                                                                                                                                                                               ; LABCELL_X35_Y44_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~177                                                                                                                                                                                                                               ; LABCELL_X17_Y46_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~178                                                                                                                                                                                                                               ; LABCELL_X1_Y40_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~179                                                                                                                                                                                                                               ; LABCELL_X23_Y46_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~18                                                                                                                                                                                                                                ; LABCELL_X12_Y37_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~180                                                                                                                                                                                                                               ; LABCELL_X12_Y37_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~181                                                                                                                                                                                                                               ; LABCELL_X2_Y41_N36                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~182                                                                                                                                                                                                                               ; LABCELL_X12_Y37_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~183                                                                                                                                                                                                                               ; LABCELL_X18_Y47_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~184                                                                                                                                                                                                                               ; LABCELL_X2_Y41_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~185                                                                                                                                                                                                                               ; LABCELL_X17_Y46_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~186                                                                                                                                                                                                                               ; LABCELL_X2_Y41_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~187                                                                                                                                                                                                                               ; LABCELL_X9_Y42_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~188                                                                                                                                                                                                                               ; LABCELL_X37_Y39_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~189                                                                                                                                                                                                                               ; LABCELL_X31_Y45_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~19                                                                                                                                                                                                                                ; LABCELL_X23_Y37_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~190                                                                                                                                                                                                                               ; LABCELL_X29_Y39_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~191                                                                                                                                                                                                                               ; LABCELL_X29_Y39_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~192                                                                                                                                                                                                                               ; LABCELL_X29_Y43_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~193                                                                                                                                                                                                                               ; LABCELL_X29_Y39_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~194                                                                                                                                                                                                                               ; MLABCELL_X28_Y46_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~195                                                                                                                                                                                                                               ; LABCELL_X29_Y39_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~196                                                                                                                                                                                                                               ; LABCELL_X37_Y41_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~197                                                                                                                                                                                                                               ; LABCELL_X29_Y39_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~198                                                                                                                                                                                                                               ; LABCELL_X37_Y41_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~21                                                                                                                                                                                                                                ; MLABCELL_X39_Y44_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~23                                                                                                                                                                                                                                ; MLABCELL_X28_Y44_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~25                                                                                                                                                                                                                                ; MLABCELL_X28_Y39_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~27                                                                                                                                                                                                                                ; MLABCELL_X28_Y44_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~29                                                                                                                                                                                                                                ; MLABCELL_X39_Y43_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~3                                                                                                                                                                                                                                 ; MLABCELL_X6_Y44_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~30                                                                                                                                                                                                                                ; LABCELL_X36_Y41_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~31                                                                                                                                                                                                                                ; LABCELL_X37_Y41_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~32                                                                                                                                                                                                                                ; LABCELL_X35_Y44_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~33                                                                                                                                                                                                                                ; MLABCELL_X28_Y43_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~35                                                                                                                                                                                                                                ; LABCELL_X36_Y41_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~36                                                                                                                                                                                                                                ; LABCELL_X31_Y45_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~37                                                                                                                                                                                                                                ; LABCELL_X1_Y40_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~38                                                                                                                                                                                                                                ; LABCELL_X1_Y40_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~39                                                                                                                                                                                                                                ; LABCELL_X1_Y40_N6                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~40                                                                                                                                                                                                                                ; LABCELL_X12_Y37_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~41                                                                                                                                                                                                                                ; LABCELL_X1_Y41_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~42                                                                                                                                                                                                                                ; LABCELL_X2_Y38_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~43                                                                                                                                                                                                                                ; LABCELL_X1_Y40_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~44                                                                                                                                                                                                                                ; LABCELL_X31_Y41_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~46                                                                                                                                                                                                                                ; MLABCELL_X28_Y43_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~47                                                                                                                                                                                                                                ; LABCELL_X31_Y41_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~48                                                                                                                                                                                                                                ; LABCELL_X17_Y38_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~49                                                                                                                                                                                                                                ; MLABCELL_X28_Y43_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~5                                                                                                                                                                                                                                 ; LABCELL_X22_Y43_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~50                                                                                                                                                                                                                                ; MLABCELL_X39_Y43_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~51                                                                                                                                                                                                                                ; LABCELL_X27_Y44_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~52                                                                                                                                                                                                                                ; LABCELL_X35_Y44_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~54                                                                                                                                                                                                                                ; MLABCELL_X39_Y41_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~55                                                                                                                                                                                                                                ; MLABCELL_X28_Y39_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~56                                                                                                                                                                                                                                ; LABCELL_X37_Y41_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~57                                                                                                                                                                                                                                ; MLABCELL_X39_Y43_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~58                                                                                                                                                                                                                                ; LABCELL_X35_Y44_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~59                                                                                                                                                                                                                                ; LABCELL_X36_Y41_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~60                                                                                                                                                                                                                                ; LABCELL_X35_Y44_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~62                                                                                                                                                                                                                                ; LABCELL_X16_Y42_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~63                                                                                                                                                                                                                                ; LABCELL_X13_Y45_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~64                                                                                                                                                                                                                                ; LABCELL_X37_Y41_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~65                                                                                                                                                                                                                                ; LABCELL_X13_Y45_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~66                                                                                                                                                                                                                                ; LABCELL_X18_Y41_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~67                                                                                                                                                                                                                                ; LABCELL_X23_Y37_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~68                                                                                                                                                                                                                                ; LABCELL_X22_Y39_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~69                                                                                                                                                                                                                                ; LABCELL_X18_Y47_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~7                                                                                                                                                                                                                                 ; LABCELL_X1_Y40_N36                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~71                                                                                                                                                                                                                                ; LABCELL_X13_Y40_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~72                                                                                                                                                                                                                                ; LABCELL_X22_Y39_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~73                                                                                                                                                                                                                                ; LABCELL_X16_Y44_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~74                                                                                                                                                                                                                                ; LABCELL_X36_Y47_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~75                                                                                                                                                                                                                                ; MLABCELL_X28_Y43_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~76                                                                                                                                                                                                                                ; LABCELL_X23_Y46_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~77                                                                                                                                                                                                                                ; LABCELL_X35_Y46_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~79                                                                                                                                                                                                                                ; LABCELL_X23_Y47_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~80                                                                                                                                                                                                                                ; LABCELL_X27_Y44_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~81                                                                                                                                                                                                                                ; LABCELL_X35_Y42_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~83                                                                                                                                                                                                                                ; LABCELL_X36_Y40_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~84                                                                                                                                                                                                                                ; MLABCELL_X39_Y45_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~85                                                                                                                                                                                                                                ; LABCELL_X29_Y43_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~86                                                                                                                                                                                                                                ; LABCELL_X35_Y44_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~88                                                                                                                                                                                                                                ; LABCELL_X37_Y41_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~89                                                                                                                                                                                                                                ; LABCELL_X35_Y47_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~9                                                                                                                                                                                                                                 ; LABCELL_X12_Y37_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~90                                                                                                                                                                                                                                ; MLABCELL_X28_Y39_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~91                                                                                                                                                                                                                                ; LABCELL_X35_Y42_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~92                                                                                                                                                                                                                                ; MLABCELL_X28_Y44_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~93                                                                                                                                                                                                                                ; LABCELL_X35_Y42_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~94                                                                                                                                                                                                                                ; LABCELL_X35_Y42_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~95                                                                                                                                                                                                                                ; LABCELL_X35_Y42_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~96                                                                                                                                                                                                                                ; LABCELL_X27_Y44_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~97                                                                                                                                                                                                                                ; LABCELL_X35_Y42_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~98                                                                                                                                                                                                                                ; LABCELL_X16_Y44_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Decoder0~99                                                                                                                                                                                                                                ; MLABCELL_X28_Y46_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Selector0~1                                                                                                                                                                                                                                ; MLABCELL_X34_Y48_N27                  ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Selector3~0                                                                                                                                                                                                                                ; LABCELL_X36_Y51_N15                   ; 107     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Selector4~0                                                                                                                                                                                                                                ; LABCELL_X37_Y46_N3                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Selector5~0                                                                                                                                                                                                                                ; LABCELL_X37_Y46_N45                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|avg_sum[10]~0                                                                                                                                                                                                                              ; LABCELL_X31_Y42_N48                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|count_down:i_count_down|counter[0]~1                                                                                                                                                                                                       ; LABCELL_X36_Y52_N57                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[3]~1                                                                                                                                                                               ; MLABCELL_X39_Y55_N6                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|excSelector_uid30_fxpToFPTest_q[0]                                                                                                              ; LABCELL_X35_Y55_N18                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[14]~0                                                                                                                                                                                                 ; MLABCELL_X21_Y59_N54                  ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mux7~0                                                                                                                                                             ; LABCELL_X30_Y59_N33                   ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mux14~0                                                                                                                                                                        ; LABCELL_X40_Y55_N33                   ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[14]~0                                                                                                                                                                                                  ; MLABCELL_X39_Y55_N21                  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vStagei_uid63_lzcShifterZ1_uid6_fxpToFPTest_q[15]~0                                                                                          ; LABCELL_X37_Y54_N45                   ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|index[7]~0                                                                                                                                                                                                                                 ; LABCELL_X31_Y44_N3                    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~10                                                                                                                                                                                                                                ; MLABCELL_X15_Y43_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~100                                                                                                                                                                                                                               ; MLABCELL_X47_Y40_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~101                                                                                                                                                                                                                               ; LABCELL_X16_Y44_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~102                                                                                                                                                                                                                               ; MLABCELL_X47_Y40_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~103                                                                                                                                                                                                                               ; LABCELL_X16_Y44_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~105                                                                                                                                                                                                                               ; MLABCELL_X34_Y44_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~106                                                                                                                                                                                                                               ; MLABCELL_X47_Y42_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~107                                                                                                                                                                                                                               ; MLABCELL_X34_Y44_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~108                                                                                                                                                                                                                               ; LABCELL_X37_Y44_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~109                                                                                                                                                                                                                               ; LABCELL_X36_Y45_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~11                                                                                                                                                                                                                                ; LABCELL_X11_Y44_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~110                                                                                                                                                                                                                               ; LABCELL_X42_Y42_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~111                                                                                                                                                                                                                               ; LABCELL_X29_Y45_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~112                                                                                                                                                                                                                               ; MLABCELL_X34_Y42_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~113                                                                                                                                                                                                                               ; MLABCELL_X47_Y42_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~114                                                                                                                                                                                                                               ; MLABCELL_X34_Y43_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~115                                                                                                                                                                                                                               ; MLABCELL_X28_Y45_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~116                                                                                                                                                                                                                               ; LABCELL_X17_Y42_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~117                                                                                                                                                                                                                               ; MLABCELL_X15_Y46_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~118                                                                                                                                                                                                                               ; LABCELL_X23_Y45_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~119                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~120                                                                                                                                                                                                                               ; LABCELL_X19_Y48_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~121                                                                                                                                                                                                                               ; MLABCELL_X6_Y42_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~122                                                                                                                                                                                                                               ; LABCELL_X29_Y45_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~123                                                                                                                                                                                                                               ; LABCELL_X19_Y48_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~124                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~126                                                                                                                                                                                                                               ; LABCELL_X13_Y42_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~127                                                                                                                                                                                                                               ; LABCELL_X29_Y45_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~128                                                                                                                                                                                                                               ; LABCELL_X36_Y46_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~129                                                                                                                                                                                                                               ; LABCELL_X19_Y48_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~13                                                                                                                                                                                                                                ; MLABCELL_X15_Y43_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~130                                                                                                                                                                                                                               ; LABCELL_X31_Y42_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~131                                                                                                                                                                                                                               ; LABCELL_X42_Y42_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~132                                                                                                                                                                                                                               ; LABCELL_X42_Y42_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~133                                                                                                                                                                                                                               ; MLABCELL_X28_Y45_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~134                                                                                                                                                                                                                               ; LABCELL_X27_Y48_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~135                                                                                                                                                                                                                               ; LABCELL_X42_Y42_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~136                                                                                                                                                                                                                               ; LABCELL_X42_Y42_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~137                                                                                                                                                                                                                               ; MLABCELL_X28_Y45_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~138                                                                                                                                                                                                                               ; MLABCELL_X28_Y45_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~139                                                                                                                                                                                                                               ; LABCELL_X19_Y48_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~140                                                                                                                                                                                                                               ; LABCELL_X29_Y42_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~141                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~142                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~143                                                                                                                                                                                                                               ; LABCELL_X10_Y37_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~144                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~145                                                                                                                                                                                                                               ; LABCELL_X30_Y41_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~146                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~147                                                                                                                                                                                                                               ; LABCELL_X13_Y38_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~148                                                                                                                                                                                                                               ; LABCELL_X23_Y40_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~149                                                                                                                                                                                                                               ; LABCELL_X23_Y39_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~15                                                                                                                                                                                                                                ; LABCELL_X10_Y44_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~150                                                                                                                                                                                                                               ; LABCELL_X42_Y42_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~151                                                                                                                                                                                                                               ; MLABCELL_X47_Y42_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~152                                                                                                                                                                                                                               ; MLABCELL_X47_Y42_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~153                                                                                                                                                                                                                               ; MLABCELL_X34_Y42_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~154                                                                                                                                                                                                                               ; MLABCELL_X34_Y42_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~155                                                                                                                                                                                                                               ; MLABCELL_X28_Y41_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~156                                                                                                                                                                                                                               ; LABCELL_X36_Y45_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~157                                                                                                                                                                                                                               ; MLABCELL_X25_Y40_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~158                                                                                                                                                                                                                               ; MLABCELL_X47_Y42_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~159                                                                                                                                                                                                                               ; LABCELL_X30_Y41_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~16                                                                                                                                                                                                                                ; LABCELL_X19_Y48_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~160                                                                                                                                                                                                                               ; LABCELL_X36_Y45_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~161                                                                                                                                                                                                                               ; MLABCELL_X6_Y42_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~162                                                                                                                                                                                                                               ; MLABCELL_X15_Y46_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~163                                                                                                                                                                                                                               ; LABCELL_X17_Y42_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~164                                                                                                                                                                                                                               ; LABCELL_X11_Y44_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~165                                                                                                                                                                                                                               ; LABCELL_X19_Y48_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~166                                                                                                                                                                                                                               ; MLABCELL_X6_Y42_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~167                                                                                                                                                                                                                               ; LABCELL_X10_Y45_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~168                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~169                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~170                                                                                                                                                                                                                               ; LABCELL_X10_Y42_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~171                                                                                                                                                                                                                               ; LABCELL_X29_Y45_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~172                                                                                                                                                                                                                               ; LABCELL_X29_Y42_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~173                                                                                                                                                                                                                               ; MLABCELL_X34_Y43_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~174                                                                                                                                                                                                                               ; MLABCELL_X34_Y43_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~175                                                                                                                                                                                                                               ; LABCELL_X29_Y45_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~176                                                                                                                                                                                                                               ; LABCELL_X42_Y42_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~177                                                                                                                                                                                                                               ; MLABCELL_X28_Y45_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~178                                                                                                                                                                                                                               ; MLABCELL_X28_Y45_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~179                                                                                                                                                                                                                               ; MLABCELL_X34_Y42_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~18                                                                                                                                                                                                                                ; LABCELL_X10_Y42_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~180                                                                                                                                                                                                                               ; MLABCELL_X15_Y46_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~181                                                                                                                                                                                                                               ; MLABCELL_X28_Y45_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~182                                                                                                                                                                                                                               ; MLABCELL_X28_Y45_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~183                                                                                                                                                                                                                               ; LABCELL_X31_Y42_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~184                                                                                                                                                                                                                               ; LABCELL_X19_Y48_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~185                                                                                                                                                                                                                               ; MLABCELL_X21_Y45_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~186                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~187                                                                                                                                                                                                                               ; MLABCELL_X6_Y42_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~188                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~189                                                                                                                                                                                                                               ; LABCELL_X23_Y39_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~190                                                                                                                                                                                                                               ; LABCELL_X10_Y44_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~191                                                                                                                                                                                                                               ; LABCELL_X10_Y37_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~192                                                                                                                                                                                                                               ; MLABCELL_X15_Y43_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~193                                                                                                                                                                                                                               ; LABCELL_X10_Y37_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~194                                                                                                                                                                                                                               ; MLABCELL_X34_Y44_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~195                                                                                                                                                                                                                               ; LABCELL_X36_Y45_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~196                                                                                                                                                                                                                               ; LABCELL_X35_Y44_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~197                                                                                                                                                                                                                               ; MLABCELL_X34_Y42_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~198                                                                                                                                                                                                                               ; MLABCELL_X47_Y42_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~199                                                                                                                                                                                                                               ; LABCELL_X16_Y46_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~2                                                                                                                                                                                                                                 ; LABCELL_X29_Y42_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~20                                                                                                                                                                                                                                ; MLABCELL_X15_Y46_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~200                                                                                                                                                                                                                               ; LABCELL_X29_Y45_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~201                                                                                                                                                                                                                               ; LABCELL_X31_Y42_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~202                                                                                                                                                                                                                               ; LABCELL_X31_Y42_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~203                                                                                                                                                                                                                               ; LABCELL_X31_Y42_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~204                                                                                                                                                                                                                               ; LABCELL_X29_Y45_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~22                                                                                                                                                                                                                                ; LABCELL_X29_Y42_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~23                                                                                                                                                                                                                                ; LABCELL_X29_Y42_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~24                                                                                                                                                                                                                                ; LABCELL_X31_Y42_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~26                                                                                                                                                                                                                                ; MLABCELL_X39_Y40_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~27                                                                                                                                                                                                                                ; LABCELL_X37_Y43_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~29                                                                                                                                                                                                                                ; MLABCELL_X28_Y45_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~30                                                                                                                                                                                                                                ; MLABCELL_X28_Y45_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~31                                                                                                                                                                                                                                ; MLABCELL_X39_Y40_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~33                                                                                                                                                                                                                                ; LABCELL_X22_Y42_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~34                                                                                                                                                                                                                                ; MLABCELL_X28_Y45_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~35                                                                                                                                                                                                                                ; MLABCELL_X28_Y45_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~37                                                                                                                                                                                                                                ; LABCELL_X17_Y42_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~38                                                                                                                                                                                                                                ; LABCELL_X19_Y48_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~39                                                                                                                                                                                                                                ; LABCELL_X10_Y44_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~4                                                                                                                                                                                                                                 ; LABCELL_X23_Y43_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~41                                                                                                                                                                                                                                ; LABCELL_X10_Y44_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~43                                                                                                                                                                                                                                ; MLABCELL_X6_Y42_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~44                                                                                                                                                                                                                                ; LABCELL_X10_Y44_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~46                                                                                                                                                                                                                                ; MLABCELL_X15_Y43_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~47                                                                                                                                                                                                                                ; LABCELL_X30_Y41_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~48                                                                                                                                                                                                                                ; LABCELL_X10_Y37_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~49                                                                                                                                                                                                                                ; LABCELL_X30_Y41_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~51                                                                                                                                                                                                                                ; LABCELL_X10_Y37_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~53                                                                                                                                                                                                                                ; MLABCELL_X34_Y44_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~54                                                                                                                                                                                                                                ; MLABCELL_X47_Y42_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~55                                                                                                                                                                                                                                ; MLABCELL_X47_Y42_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~57                                                                                                                                                                                                                                ; MLABCELL_X34_Y42_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~58                                                                                                                                                                                                                                ; LABCELL_X37_Y44_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~6                                                                                                                                                                                                                                 ; MLABCELL_X6_Y42_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~60                                                                                                                                                                                                                                ; LABCELL_X30_Y41_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~62                                                                                                                                                                                                                                ; LABCELL_X36_Y45_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~63                                                                                                                                                                                                                                ; LABCELL_X33_Y44_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~65                                                                                                                                                                                                                                ; LABCELL_X36_Y45_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~66                                                                                                                                                                                                                                ; LABCELL_X30_Y41_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~67                                                                                                                                                                                                                                ; LABCELL_X36_Y45_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~68                                                                                                                                                                                                                                ; LABCELL_X17_Y42_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~70                                                                                                                                                                                                                                ; MLABCELL_X15_Y46_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~71                                                                                                                                                                                                                                ; LABCELL_X29_Y45_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~72                                                                                                                                                                                                                                ; MLABCELL_X15_Y46_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~73                                                                                                                                                                                                                                ; MLABCELL_X15_Y43_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~74                                                                                                                                                                                                                                ; LABCELL_X17_Y42_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~75                                                                                                                                                                                                                                ; LABCELL_X10_Y45_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~76                                                                                                                                                                                                                                ; LABCELL_X19_Y48_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~77                                                                                                                                                                                                                                ; LABCELL_X16_Y44_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~78                                                                                                                                                                                                                                ; LABCELL_X16_Y46_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~79                                                                                                                                                                                                                                ; LABCELL_X27_Y46_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~8                                                                                                                                                                                                                                 ; LABCELL_X10_Y44_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~80                                                                                                                                                                                                                                ; LABCELL_X36_Y46_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~81                                                                                                                                                                                                                                ; LABCELL_X23_Y43_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~82                                                                                                                                                                                                                                ; LABCELL_X36_Y46_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~84                                                                                                                                                                                                                                ; MLABCELL_X34_Y42_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~85                                                                                                                                                                                                                                ; LABCELL_X27_Y46_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~86                                                                                                                                                                                                                                ; MLABCELL_X28_Y45_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~87                                                                                                                                                                                                                                ; MLABCELL_X28_Y45_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~88                                                                                                                                                                                                                                ; MLABCELL_X34_Y42_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~89                                                                                                                                                                                                                                ; LABCELL_X40_Y46_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~90                                                                                                                                                                                                                                ; MLABCELL_X28_Y45_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~91                                                                                                                                                                                                                                ; MLABCELL_X28_Y45_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~93                                                                                                                                                                                                                                ; LABCELL_X31_Y42_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~94                                                                                                                                                                                                                                ; LABCELL_X29_Y42_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~95                                                                                                                                                                                                                                ; LABCELL_X31_Y42_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~96                                                                                                                                                                                                                                ; LABCELL_X42_Y42_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~97                                                                                                                                                                                                                                ; LABCELL_X11_Y44_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~98                                                                                                                                                                                                                                ; LABCELL_X42_Y42_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Decoder0~99                                                                                                                                                                                                                                ; LABCELL_X36_Y45_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Selector0~1                                                                                                                                                                                                                                ; LABCELL_X33_Y47_N30                   ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Selector3~1                                                                                                                                                                                                                                ; LABCELL_X37_Y47_N42                   ; 102     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Selector4~0                                                                                                                                                                                                                                ; LABCELL_X33_Y47_N6                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Selector5~1                                                                                                                                                                                                                                ; LABCELL_X35_Y49_N27                   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|avg_sum[16]~0                                                                                                                                                                                                                              ; LABCELL_X33_Y47_N33                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|count_down:i_count_down|counter[1]~1                                                                                                                                                                                                       ; LABCELL_X37_Y47_N54                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down|counter[3]~1                                                                                                                                                                               ; LABCELL_X35_Y49_N12                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[12]~0                                                                                                                                                                                                 ; LABCELL_X22_Y61_N54                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mux7~0                                                                                                                                                             ; MLABCELL_X25_Y61_N27                  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mux14~0                                                                                                                                                                        ; LABCELL_X35_Y53_N51                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[10]~0                                                                                                                                                                                                  ; LABCELL_X35_Y49_N30                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vStagei_uid63_lzcShifterZ1_uid6_fxpToFPTest_q[15]~0                                                                                          ; LABCELL_X33_Y49_N36                   ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|index[2]~0                                                                                                                                                                                                                                 ; LABCELL_X33_Y47_N9                    ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~0                                                                                                                                                                                                                                                  ; LABCELL_X13_Y50_N36                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~1                                                                                                                                                                                                                                                  ; LABCELL_X13_Y50_N39                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~10                                                                                                                                                                                                                                                 ; LABCELL_X36_Y73_N12                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~11                                                                                                                                                                                                                                                 ; LABCELL_X36_Y73_N15                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~2                                                                                                                                                                                                                                                  ; LABCELL_X13_Y50_N18                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~4                                                                                                                                                                                                                                                  ; LABCELL_X36_Y73_N24                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~5                                                                                                                                                                                                                                                  ; LABCELL_X36_Y73_N27                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~6                                                                                                                                                                                                                                                  ; LABCELL_X36_Y73_N42                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~7                                                                                                                                                                                                                                                  ; LABCELL_X36_Y73_N45                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~8                                                                                                                                                                                                                                                  ; LABCELL_X36_Y73_N30                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|Decoder0~9                                                                                                                                                                                                                                                  ; LABCELL_X36_Y73_N33                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|always1~0                                                                                                                                                                                                                                                   ; LABCELL_X45_Y36_N15                   ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch|blk_cnt[0]~1                                                                                                                                                                                                                                                ; LABCELL_X45_Y36_N45                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|sdram_read_mux:i_sdram_read_mux|Mux43~1                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y47_N18                   ; 44      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|Decoder0~0                                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y11_N54                   ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|Decoder0~1                                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y11_N27                   ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|Decoder0~2                                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y11_N39                   ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|Decoder0~3                                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y11_N51                   ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|Equal1~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y11_N12                  ; 79      ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|Equal1~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y11_N54                  ; 79      ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|Equal1~2                                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y11_N0                   ; 79      ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~10                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y20_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~100                                                                                                                                                                                                                                                        ; LABCELL_X73_Y8_N30                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~101                                                                                                                                                                                                                                                        ; LABCELL_X73_Y8_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~102                                                                                                                                                                                                                                                        ; LABCELL_X73_Y8_N6                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~103                                                                                                                                                                                                                                                        ; LABCELL_X73_Y14_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~104                                                                                                                                                                                                                                                        ; LABCELL_X73_Y11_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~105                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y21_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~107                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~109                                                                                                                                                                                                                                                        ; LABCELL_X73_Y20_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~110                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y21_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~111                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y21_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~112                                                                                                                                                                                                                                                        ; LABCELL_X70_Y20_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~113                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~114                                                                                                                                                                                                                                                        ; LABCELL_X81_Y20_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~115                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~117                                                                                                                                                                                                                                                        ; LABCELL_X71_Y20_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~118                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y21_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~119                                                                                                                                                                                                                                                        ; LABCELL_X77_Y10_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~12                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y20_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~120                                                                                                                                                                                                                                                        ; LABCELL_X73_Y11_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~121                                                                                                                                                                                                                                                        ; LABCELL_X71_Y18_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~122                                                                                                                                                                                                                                                        ; LABCELL_X80_Y14_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~123                                                                                                                                                                                                                                                        ; LABCELL_X80_Y14_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~124                                                                                                                                                                                                                                                        ; LABCELL_X75_Y14_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~125                                                                                                                                                                                                                                                        ; LABCELL_X71_Y19_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~126                                                                                                                                                                                                                                                        ; LABCELL_X80_Y17_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~127                                                                                                                                                                                                                                                        ; LABCELL_X81_Y20_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~128                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y19_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~129                                                                                                                                                                                                                                                        ; LABCELL_X74_Y12_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~13                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y20_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~131                                                                                                                                                                                                                                                        ; LABCELL_X80_Y14_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~132                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~133                                                                                                                                                                                                                                                        ; LABCELL_X80_Y20_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~134                                                                                                                                                                                                                                                        ; LABCELL_X85_Y20_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~135                                                                                                                                                                                                                                                        ; LABCELL_X75_Y10_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~136                                                                                                                                                                                                                                                        ; LABCELL_X75_Y10_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~137                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~138                                                                                                                                                                                                                                                        ; LABCELL_X75_Y10_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~139                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~140                                                                                                                                                                                                                                                        ; LABCELL_X80_Y20_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~141                                                                                                                                                                                                                                                        ; LABCELL_X75_Y10_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~142                                                                                                                                                                                                                                                        ; LABCELL_X68_Y16_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~143                                                                                                                                                                                                                                                        ; LABCELL_X71_Y21_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~144                                                                                                                                                                                                                                                        ; LABCELL_X71_Y19_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~145                                                                                                                                                                                                                                                        ; LABCELL_X77_Y10_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~146                                                                                                                                                                                                                                                        ; LABCELL_X77_Y10_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~147                                                                                                                                                                                                                                                        ; LABCELL_X77_Y8_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~148                                                                                                                                                                                                                                                        ; LABCELL_X71_Y19_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~149                                                                                                                                                                                                                                                        ; LABCELL_X73_Y10_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~15                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y20_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~150                                                                                                                                                                                                                                                        ; LABCELL_X75_Y15_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~151                                                                                                                                                                                                                                                        ; LABCELL_X71_Y20_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~152                                                                                                                                                                                                                                                        ; LABCELL_X75_Y10_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~154                                                                                                                                                                                                                                                        ; LABCELL_X80_Y17_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~155                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~156                                                                                                                                                                                                                                                        ; LABCELL_X77_Y19_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~157                                                                                                                                                                                                                                                        ; LABCELL_X85_Y20_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~158                                                                                                                                                                                                                                                        ; LABCELL_X80_Y16_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~159                                                                                                                                                                                                                                                        ; LABCELL_X83_Y16_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~16                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y20_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~160                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~161                                                                                                                                                                                                                                                        ; LABCELL_X77_Y15_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~162                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~163                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y20_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~164                                                                                                                                                                                                                                                        ; LABCELL_X83_Y16_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~165                                                                                                                                                                                                                                                        ; LABCELL_X77_Y10_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~166                                                                                                                                                                                                                                                        ; LABCELL_X73_Y11_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~167                                                                                                                                                                                                                                                        ; LABCELL_X80_Y20_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~168                                                                                                                                                                                                                                                        ; LABCELL_X73_Y7_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~169                                                                                                                                                                                                                                                        ; LABCELL_X73_Y7_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~170                                                                                                                                                                                                                                                        ; LABCELL_X70_Y20_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~171                                                                                                                                                                                                                                                        ; LABCELL_X70_Y20_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~172                                                                                                                                                                                                                                                        ; LABCELL_X73_Y11_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~173                                                                                                                                                                                                                                                        ; LABCELL_X75_Y9_N36                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~174                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y20_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~175                                                                                                                                                                                                                                                        ; LABCELL_X77_Y20_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~176                                                                                                                                                                                                                                                        ; LABCELL_X77_Y10_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~177                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~178                                                                                                                                                                                                                                                        ; LABCELL_X73_Y20_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~179                                                                                                                                                                                                                                                        ; LABCELL_X77_Y10_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~18                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y19_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~180                                                                                                                                                                                                                                                        ; LABCELL_X85_Y20_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~181                                                                                                                                                                                                                                                        ; LABCELL_X75_Y20_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~182                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y20_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~183                                                                                                                                                                                                                                                        ; LABCELL_X80_Y12_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~184                                                                                                                                                                                                                                                        ; LABCELL_X75_Y13_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~185                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y19_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~186                                                                                                                                                                                                                                                        ; LABCELL_X73_Y11_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~187                                                                                                                                                                                                                                                        ; LABCELL_X70_Y20_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~188                                                                                                                                                                                                                                                        ; LABCELL_X80_Y12_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~189                                                                                                                                                                                                                                                        ; LABCELL_X80_Y20_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~190                                                                                                                                                                                                                                                        ; LABCELL_X85_Y20_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~191                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y21_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~192                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y21_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~193                                                                                                                                                                                                                                                        ; LABCELL_X73_Y8_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~194                                                                                                                                                                                                                                                        ; LABCELL_X85_Y20_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~195                                                                                                                                                                                                                                                        ; LABCELL_X73_Y8_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~196                                                                                                                                                                                                                                                        ; LABCELL_X81_Y20_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~197                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y21_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~20                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y21_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~22                                                                                                                                                                                                                                                         ; LABCELL_X77_Y19_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~23                                                                                                                                                                                                                                                         ; LABCELL_X83_Y20_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~24                                                                                                                                                                                                                                                         ; LABCELL_X83_Y20_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~25                                                                                                                                                                                                                                                         ; LABCELL_X80_Y10_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~26                                                                                                                                                                                                                                                         ; LABCELL_X80_Y14_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~27                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y20_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~28                                                                                                                                                                                                                                                         ; LABCELL_X77_Y19_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~29                                                                                                                                                                                                                                                         ; LABCELL_X80_Y17_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~3                                                                                                                                                                                                                                                          ; MLABCELL_X82_Y20_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~30                                                                                                                                                                                                                                                         ; LABCELL_X73_Y19_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~31                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y19_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~32                                                                                                                                                                                                                                                         ; LABCELL_X73_Y18_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~34                                                                                                                                                                                                                                                         ; LABCELL_X73_Y19_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~35                                                                                                                                                                                                                                                         ; LABCELL_X75_Y21_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~36                                                                                                                                                                                                                                                         ; LABCELL_X79_Y16_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~37                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y20_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~38                                                                                                                                                                                                                                                         ; LABCELL_X73_Y21_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~39                                                                                                                                                                                                                                                         ; LABCELL_X75_Y21_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~40                                                                                                                                                                                                                                                         ; LABCELL_X75_Y21_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~41                                                                                                                                                                                                                                                         ; LABCELL_X75_Y21_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~42                                                                                                                                                                                                                                                         ; LABCELL_X75_Y21_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~43                                                                                                                                                                                                                                                         ; LABCELL_X73_Y17_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~44                                                                                                                                                                                                                                                         ; LABCELL_X73_Y18_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~46                                                                                                                                                                                                                                                         ; LABCELL_X79_Y18_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~47                                                                                                                                                                                                                                                         ; LABCELL_X77_Y8_N36                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~48                                                                                                                                                                                                                                                         ; LABCELL_X73_Y19_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~49                                                                                                                                                                                                                                                         ; LABCELL_X80_Y10_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~5                                                                                                                                                                                                                                                          ; MLABCELL_X82_Y20_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~50                                                                                                                                                                                                                                                         ; LABCELL_X73_Y19_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~51                                                                                                                                                                                                                                                         ; LABCELL_X77_Y10_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~52                                                                                                                                                                                                                                                         ; LABCELL_X71_Y19_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~53                                                                                                                                                                                                                                                         ; LABCELL_X80_Y8_N12                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~54                                                                                                                                                                                                                                                         ; LABCELL_X80_Y8_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~55                                                                                                                                                                                                                                                         ; LABCELL_X71_Y17_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~56                                                                                                                                                                                                                                                         ; LABCELL_X77_Y10_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~58                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y19_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~59                                                                                                                                                                                                                                                         ; LABCELL_X79_Y11_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~60                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y19_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~61                                                                                                                                                                                                                                                         ; LABCELL_X77_Y15_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~62                                                                                                                                                                                                                                                         ; LABCELL_X77_Y10_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~63                                                                                                                                                                                                                                                         ; LABCELL_X77_Y19_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~64                                                                                                                                                                                                                                                         ; LABCELL_X77_Y19_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~65                                                                                                                                                                                                                                                         ; LABCELL_X80_Y13_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~66                                                                                                                                                                                                                                                         ; LABCELL_X77_Y10_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~67                                                                                                                                                                                                                                                         ; LABCELL_X81_Y19_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~68                                                                                                                                                                                                                                                         ; LABCELL_X77_Y10_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~7                                                                                                                                                                                                                                                          ; MLABCELL_X72_Y20_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~70                                                                                                                                                                                                                                                         ; LABCELL_X77_Y8_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~71                                                                                                                                                                                                                                                         ; LABCELL_X71_Y8_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~72                                                                                                                                                                                                                                                         ; LABCELL_X79_Y16_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~73                                                                                                                                                                                                                                                         ; LABCELL_X73_Y9_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~74                                                                                                                                                                                                                                                         ; LABCELL_X77_Y8_N12                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~75                                                                                                                                                                                                                                                         ; LABCELL_X77_Y10_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~76                                                                                                                                                                                                                                                         ; LABCELL_X77_Y10_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~77                                                                                                                                                                                                                                                         ; LABCELL_X75_Y9_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~78                                                                                                                                                                                                                                                         ; LABCELL_X73_Y8_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~79                                                                                                                                                                                                                                                         ; LABCELL_X73_Y9_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~80                                                                                                                                                                                                                                                         ; LABCELL_X77_Y20_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~82                                                                                                                                                                                                                                                         ; LABCELL_X80_Y17_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~83                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y20_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~84                                                                                                                                                                                                                                                         ; LABCELL_X77_Y16_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~85                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y20_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~86                                                                                                                                                                                                                                                         ; LABCELL_X83_Y16_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~87                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y20_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~88                                                                                                                                                                                                                                                         ; LABCELL_X71_Y20_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~89                                                                                                                                                                                                                                                         ; LABCELL_X73_Y17_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~9                                                                                                                                                                                                                                                          ; MLABCELL_X82_Y20_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~90                                                                                                                                                                                                                                                         ; LABCELL_X79_Y11_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~91                                                                                                                                                                                                                                                         ; LABCELL_X74_Y19_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~92                                                                                                                                                                                                                                                         ; LABCELL_X73_Y11_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~94                                                                                                                                                                                                                                                         ; LABCELL_X73_Y8_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~95                                                                                                                                                                                                                                                         ; LABCELL_X80_Y12_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~96                                                                                                                                                                                                                                                         ; LABCELL_X73_Y16_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~97                                                                                                                                                                                                                                                         ; LABCELL_X71_Y14_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~98                                                                                                                                                                                                                                                         ; LABCELL_X71_Y14_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Decoder0~99                                                                                                                                                                                                                                                         ; LABCELL_X73_Y8_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|W_cnt[0]~0                                                                                                                                                                                                                                                          ; LABCELL_X56_Y11_N39                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|X_ld~0                                                                                                                                                                                                                                                              ; LABCELL_X51_Y9_N45                    ; 1414    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|Y_store_nf~0                                                                                                                                                                                                                                                        ; LABCELL_X56_Y9_N42                    ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mux5~0                                                                                                                                                                                                               ; MLABCELL_X59_Y9_N18                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|set_out_valid_nf~0                                                                                                                                                                                                                                                  ; LABCELL_X56_Y11_N42                   ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|C_out[8]~0                                                                                                                                                                                                                                                ; LABCELL_X55_Y9_N39                    ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt[2]~1                                                                                                                                                                                                                                                  ; LABCELL_X56_Y9_N54                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|cnt_ld~0                                                                                                                                                                                                                                                  ; LABCELL_X55_Y9_N24                    ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|nxt_state.IDLE~0                                                                                                                                                                                                                                          ; LABCELL_X56_Y9_N6                     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm_start~0                                                                                                                                                                                                                                                         ; LABCELL_X56_Y9_N12                    ; 1409    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~10                                                                                                                                                                                                                                                         ; LABCELL_X67_Y24_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~100                                                                                                                                                                                                                                                        ; LABCELL_X63_Y17_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~101                                                                                                                                                                                                                                                        ; LABCELL_X67_Y8_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~102                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y14_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~103                                                                                                                                                                                                                                                        ; LABCELL_X64_Y14_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~104                                                                                                                                                                                                                                                        ; LABCELL_X66_Y15_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~105                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y22_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~107                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y22_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~109                                                                                                                                                                                                                                                        ; LABCELL_X67_Y22_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~110                                                                                                                                                                                                                                                        ; LABCELL_X68_Y21_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~111                                                                                                                                                                                                                                                        ; LABCELL_X83_Y15_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~112                                                                                                                                                                                                                                                        ; LABCELL_X63_Y21_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~113                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y22_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~114                                                                                                                                                                                                                                                        ; LABCELL_X64_Y21_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~115                                                                                                                                                                                                                                                        ; LABCELL_X66_Y23_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~117                                                                                                                                                                                                                                                        ; LABCELL_X64_Y21_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~118                                                                                                                                                                                                                                                        ; LABCELL_X63_Y21_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~119                                                                                                                                                                                                                                                        ; LABCELL_X63_Y9_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~12                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y24_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~120                                                                                                                                                                                                                                                        ; LABCELL_X64_Y15_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~121                                                                                                                                                                                                                                                        ; LABCELL_X66_Y17_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~122                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y14_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~123                                                                                                                                                                                                                                                        ; LABCELL_X85_Y11_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~124                                                                                                                                                                                                                                                        ; LABCELL_X67_Y23_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~125                                                                                                                                                                                                                                                        ; LABCELL_X67_Y23_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~126                                                                                                                                                                                                                                                        ; LABCELL_X85_Y15_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~127                                                                                                                                                                                                                                                        ; LABCELL_X85_Y15_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~128                                                                                                                                                                                                                                                        ; LABCELL_X64_Y17_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~129                                                                                                                                                                                                                                                        ; LABCELL_X64_Y19_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~13                                                                                                                                                                                                                                                         ; LABCELL_X71_Y25_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~131                                                                                                                                                                                                                                                        ; LABCELL_X85_Y11_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~132                                                                                                                                                                                                                                                        ; LABCELL_X88_Y15_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~133                                                                                                                                                                                                                                                        ; LABCELL_X81_Y18_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~134                                                                                                                                                                                                                                                        ; LABCELL_X64_Y21_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~135                                                                                                                                                                                                                                                        ; LABCELL_X85_Y11_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~136                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y12_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~137                                                                                                                                                                                                                                                        ; LABCELL_X88_Y15_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~138                                                                                                                                                                                                                                                        ; LABCELL_X85_Y11_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~139                                                                                                                                                                                                                                                        ; LABCELL_X88_Y15_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~140                                                                                                                                                                                                                                                        ; LABCELL_X80_Y25_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~141                                                                                                                                                                                                                                                        ; LABCELL_X67_Y10_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~142                                                                                                                                                                                                                                                        ; LABCELL_X62_Y19_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~143                                                                                                                                                                                                                                                        ; LABCELL_X63_Y23_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~144                                                                                                                                                                                                                                                        ; LABCELL_X66_Y17_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~145                                                                                                                                                                                                                                                        ; LABCELL_X66_Y8_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~146                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y14_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~147                                                                                                                                                                                                                                                        ; LABCELL_X63_Y9_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~148                                                                                                                                                                                                                                                        ; LABCELL_X67_Y13_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~149                                                                                                                                                                                                                                                        ; LABCELL_X66_Y8_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~15                                                                                                                                                                                                                                                         ; LABCELL_X66_Y23_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~150                                                                                                                                                                                                                                                        ; LABCELL_X63_Y10_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~151                                                                                                                                                                                                                                                        ; LABCELL_X63_Y23_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~152                                                                                                                                                                                                                                                        ; LABCELL_X63_Y10_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~154                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y22_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~155                                                                                                                                                                                                                                                        ; LABCELL_X88_Y15_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~156                                                                                                                                                                                                                                                        ; LABCELL_X73_Y20_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~157                                                                                                                                                                                                                                                        ; LABCELL_X68_Y21_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~158                                                                                                                                                                                                                                                        ; LABCELL_X85_Y11_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~159                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y18_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~16                                                                                                                                                                                                                                                         ; LABCELL_X81_Y19_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~160                                                                                                                                                                                                                                                        ; LABCELL_X88_Y15_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~161                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y15_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~162                                                                                                                                                                                                                                                        ; LABCELL_X88_Y15_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~163                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y15_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~164                                                                                                                                                                                                                                                        ; LABCELL_X64_Y21_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~165                                                                                                                                                                                                                                                        ; LABCELL_X66_Y8_N30                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~166                                                                                                                                                                                                                                                        ; LABCELL_X68_Y9_N36                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~167                                                                                                                                                                                                                                                        ; LABCELL_X64_Y21_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~168                                                                                                                                                                                                                                                        ; LABCELL_X68_Y8_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~169                                                                                                                                                                                                                                                        ; LABCELL_X66_Y8_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~170                                                                                                                                                                                                                                                        ; LABCELL_X63_Y21_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~171                                                                                                                                                                                                                                                        ; LABCELL_X68_Y8_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~172                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y14_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~173                                                                                                                                                                                                                                                        ; LABCELL_X67_Y13_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~174                                                                                                                                                                                                                                                        ; LABCELL_X67_Y16_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~175                                                                                                                                                                                                                                                        ; LABCELL_X67_Y11_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~176                                                                                                                                                                                                                                                        ; LABCELL_X85_Y11_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~177                                                                                                                                                                                                                                                        ; LABCELL_X71_Y25_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~178                                                                                                                                                                                                                                                        ; LABCELL_X67_Y22_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~179                                                                                                                                                                                                                                                        ; LABCELL_X85_Y11_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~18                                                                                                                                                                                                                                                         ; LABCELL_X67_Y23_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~180                                                                                                                                                                                                                                                        ; LABCELL_X67_Y23_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~181                                                                                                                                                                                                                                                        ; LABCELL_X85_Y11_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~182                                                                                                                                                                                                                                                        ; LABCELL_X71_Y25_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~183                                                                                                                                                                                                                                                        ; LABCELL_X85_Y11_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~184                                                                                                                                                                                                                                                        ; LABCELL_X66_Y13_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~185                                                                                                                                                                                                                                                        ; LABCELL_X67_Y24_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~186                                                                                                                                                                                                                                                        ; LABCELL_X66_Y13_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~187                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y12_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~188                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y12_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~189                                                                                                                                                                                                                                                        ; LABCELL_X81_Y19_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~190                                                                                                                                                                                                                                                        ; LABCELL_X85_Y21_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~191                                                                                                                                                                                                                                                        ; LABCELL_X63_Y21_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~192                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y8_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~193                                                                                                                                                                                                                                                        ; LABCELL_X85_Y11_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~194                                                                                                                                                                                                                                                        ; LABCELL_X85_Y15_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~195                                                                                                                                                                                                                                                        ; LABCELL_X68_Y9_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~196                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y17_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~197                                                                                                                                                                                                                                                        ; LABCELL_X66_Y15_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~20                                                                                                                                                                                                                                                         ; LABCELL_X64_Y15_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~22                                                                                                                                                                                                                                                         ; LABCELL_X83_Y19_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~23                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y18_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~24                                                                                                                                                                                                                                                         ; LABCELL_X64_Y23_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~25                                                                                                                                                                                                                                                         ; LABCELL_X64_Y8_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~26                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y14_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~27                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y13_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~28                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y8_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~29                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y14_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~3                                                                                                                                                                                                                                                          ; MLABCELL_X84_Y25_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~30                                                                                                                                                                                                                                                         ; LABCELL_X70_Y15_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~31                                                                                                                                                                                                                                                         ; LABCELL_X64_Y15_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~32                                                                                                                                                                                                                                                         ; LABCELL_X64_Y15_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~34                                                                                                                                                                                                                                                         ; LABCELL_X64_Y22_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~35                                                                                                                                                                                                                                                         ; LABCELL_X81_Y18_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~36                                                                                                                                                                                                                                                         ; LABCELL_X83_Y22_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~37                                                                                                                                                                                                                                                         ; LABCELL_X80_Y25_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~38                                                                                                                                                                                                                                                         ; LABCELL_X66_Y8_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~39                                                                                                                                                                                                                                                         ; LABCELL_X66_Y8_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~40                                                                                                                                                                                                                                                         ; LABCELL_X66_Y8_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~41                                                                                                                                                                                                                                                         ; LABCELL_X66_Y21_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~42                                                                                                                                                                                                                                                         ; LABCELL_X83_Y22_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~43                                                                                                                                                                                                                                                         ; LABCELL_X66_Y17_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~44                                                                                                                                                                                                                                                         ; LABCELL_X67_Y21_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~46                                                                                                                                                                                                                                                         ; LABCELL_X83_Y17_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~47                                                                                                                                                                                                                                                         ; LABCELL_X62_Y19_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~48                                                                                                                                                                                                                                                         ; LABCELL_X64_Y23_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~49                                                                                                                                                                                                                                                         ; LABCELL_X83_Y11_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~5                                                                                                                                                                                                                                                          ; MLABCELL_X82_Y25_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~50                                                                                                                                                                                                                                                         ; LABCELL_X83_Y11_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~51                                                                                                                                                                                                                                                         ; LABCELL_X64_Y8_N24                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~52                                                                                                                                                                                                                                                         ; LABCELL_X66_Y19_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~53                                                                                                                                                                                                                                                         ; LABCELL_X67_Y21_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~54                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y8_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~55                                                                                                                                                                                                                                                         ; LABCELL_X71_Y14_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~56                                                                                                                                                                                                                                                         ; LABCELL_X66_Y8_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~58                                                                                                                                                                                                                                                         ; LABCELL_X83_Y19_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~59                                                                                                                                                                                                                                                         ; LABCELL_X67_Y9_N36                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~60                                                                                                                                                                                                                                                         ; LABCELL_X83_Y19_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~61                                                                                                                                                                                                                                                         ; LABCELL_X68_Y8_N12                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~62                                                                                                                                                                                                                                                         ; LABCELL_X67_Y21_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~63                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y15_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~64                                                                                                                                                                                                                                                         ; LABCELL_X83_Y19_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~65                                                                                                                                                                                                                                                         ; LABCELL_X68_Y8_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~66                                                                                                                                                                                                                                                         ; LABCELL_X64_Y13_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~67                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y18_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~68                                                                                                                                                                                                                                                         ; LABCELL_X64_Y8_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~7                                                                                                                                                                                                                                                          ; LABCELL_X64_Y23_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~70                                                                                                                                                                                                                                                         ; LABCELL_X68_Y8_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~71                                                                                                                                                                                                                                                         ; LABCELL_X68_Y8_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~72                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y11_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~73                                                                                                                                                                                                                                                         ; LABCELL_X66_Y8_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~74                                                                                                                                                                                                                                                         ; LABCELL_X68_Y8_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~75                                                                                                                                                                                                                                                         ; LABCELL_X66_Y8_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~76                                                                                                                                                                                                                                                         ; LABCELL_X70_Y8_N24                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~77                                                                                                                                                                                                                                                         ; LABCELL_X66_Y8_N36                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~78                                                                                                                                                                                                                                                         ; LABCELL_X66_Y8_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~79                                                                                                                                                                                                                                                         ; LABCELL_X66_Y14_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~80                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~82                                                                                                                                                                                                                                                         ; LABCELL_X85_Y11_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~83                                                                                                                                                                                                                                                         ; LABCELL_X67_Y23_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~84                                                                                                                                                                                                                                                         ; LABCELL_X81_Y11_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~85                                                                                                                                                                                                                                                         ; LABCELL_X67_Y23_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~86                                                                                                                                                                                                                                                         ; LABCELL_X77_Y13_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~87                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y24_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~88                                                                                                                                                                                                                                                         ; LABCELL_X67_Y23_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~89                                                                                                                                                                                                                                                         ; LABCELL_X85_Y11_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~9                                                                                                                                                                                                                                                          ; MLABCELL_X82_Y22_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~90                                                                                                                                                                                                                                                         ; LABCELL_X70_Y15_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~91                                                                                                                                                                                                                                                         ; LABCELL_X67_Y23_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~92                                                                                                                                                                                                                                                         ; LABCELL_X64_Y15_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~94                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y18_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~95                                                                                                                                                                                                                                                         ; LABCELL_X74_Y8_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~96                                                                                                                                                                                                                                                         ; LABCELL_X64_Y14_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~97                                                                                                                                                                                                                                                         ; LABCELL_X66_Y13_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~98                                                                                                                                                                                                                                                         ; LABCELL_X64_Y14_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Decoder0~99                                                                                                                                                                                                                                                         ; LABCELL_X64_Y9_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|W_cnt[0]~0                                                                                                                                                                                                                                                          ; LABCELL_X53_Y9_N6                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|X_ld~0                                                                                                                                                                                                                                                              ; LABCELL_X53_Y9_N39                    ; 1414    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Y_store_nf~0                                                                                                                                                                                                                                                        ; LABCELL_X53_Y9_N30                    ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mux5~0                                                                                                                                                                                                               ; LABCELL_X57_Y14_N24                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|set_out_valid_nf~0                                                                                                                                                                                                                                                  ; LABCELL_X53_Y9_N57                    ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|C_out[8]~0                                                                                                                                                                                                                                                ; LABCELL_X53_Y9_N24                    ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt[2]~1                                                                                                                                                                                                                                                  ; LABCELL_X53_Y9_N42                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|cnt_ld~0                                                                                                                                                                                                                                                  ; LABCELL_X53_Y9_N27                    ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|nxt_state.IDLE~0                                                                                                                                                                                                                                          ; LABCELL_X53_Y9_N48                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm_start~0                                                                                                                                                                                                                                                         ; LABCELL_X53_Y9_N33                    ; 1409    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~10                                                                                                                                                                                                                                                         ; LABCELL_X81_Y22_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~100                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~101                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~102                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~103                                                                                                                                                                                                                                                        ; LABCELL_X71_Y17_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~104                                                                                                                                                                                                                                                        ; LABCELL_X79_Y9_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~105                                                                                                                                                                                                                                                        ; LABCELL_X64_Y17_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~107                                                                                                                                                                                                                                                        ; LABCELL_X68_Y22_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~109                                                                                                                                                                                                                                                        ; LABCELL_X66_Y22_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~110                                                                                                                                                                                                                                                        ; LABCELL_X81_Y22_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~111                                                                                                                                                                                                                                                        ; LABCELL_X81_Y22_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~112                                                                                                                                                                                                                                                        ; LABCELL_X81_Y22_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~113                                                                                                                                                                                                                                                        ; LABCELL_X68_Y22_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~114                                                                                                                                                                                                                                                        ; LABCELL_X68_Y21_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~115                                                                                                                                                                                                                                                        ; LABCELL_X79_Y13_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~117                                                                                                                                                                                                                                                        ; LABCELL_X67_Y18_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~118                                                                                                                                                                                                                                                        ; LABCELL_X66_Y17_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~119                                                                                                                                                                                                                                                        ; LABCELL_X64_Y11_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~12                                                                                                                                                                                                                                                         ; LABCELL_X81_Y22_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~120                                                                                                                                                                                                                                                        ; LABCELL_X64_Y11_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~121                                                                                                                                                                                                                                                        ; LABCELL_X85_Y18_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~122                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y11_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~123                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y11_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~124                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y12_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~125                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y11_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~126                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y11_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~127                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y11_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~128                                                                                                                                                                                                                                                        ; LABCELL_X62_Y17_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~129                                                                                                                                                                                                                                                        ; LABCELL_X66_Y17_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~13                                                                                                                                                                                                                                                         ; LABCELL_X80_Y22_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~131                                                                                                                                                                                                                                                        ; LABCELL_X70_Y12_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~132                                                                                                                                                                                                                                                        ; LABCELL_X79_Y13_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~133                                                                                                                                                                                                                                                        ; LABCELL_X85_Y18_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~134                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y12_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~135                                                                                                                                                                                                                                                        ; LABCELL_X70_Y10_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~136                                                                                                                                                                                                                                                        ; LABCELL_X70_Y12_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~137                                                                                                                                                                                                                                                        ; LABCELL_X79_Y13_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~138                                                                                                                                                                                                                                                        ; LABCELL_X70_Y12_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~139                                                                                                                                                                                                                                                        ; LABCELL_X70_Y14_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~140                                                                                                                                                                                                                                                        ; LABCELL_X88_Y19_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~141                                                                                                                                                                                                                                                        ; LABCELL_X70_Y10_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~142                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N36                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~143                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~144                                                                                                                                                                                                                                                        ; LABCELL_X63_Y14_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~145                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~146                                                                                                                                                                                                                                                        ; LABCELL_X79_Y9_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~147                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~148                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~149                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~15                                                                                                                                                                                                                                                         ; LABCELL_X81_Y22_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~150                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~151                                                                                                                                                                                                                                                        ; LABCELL_X67_Y18_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~152                                                                                                                                                                                                                                                        ; LABCELL_X79_Y9_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~154                                                                                                                                                                                                                                                        ; LABCELL_X70_Y12_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~155                                                                                                                                                                                                                                                        ; LABCELL_X71_Y14_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~156                                                                                                                                                                                                                                                        ; LABCELL_X74_Y16_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~157                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y12_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~158                                                                                                                                                                                                                                                        ; LABCELL_X70_Y14_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~159                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y13_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~16                                                                                                                                                                                                                                                         ; LABCELL_X79_Y13_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~160                                                                                                                                                                                                                                                        ; LABCELL_X79_Y13_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~161                                                                                                                                                                                                                                                        ; LABCELL_X70_Y12_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~162                                                                                                                                                                                                                                                        ; LABCELL_X70_Y14_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~163                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y15_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~164                                                                                                                                                                                                                                                        ; LABCELL_X79_Y13_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~165                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N18                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~166                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~167                                                                                                                                                                                                                                                        ; LABCELL_X66_Y18_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~168                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y10_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~169                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~170                                                                                                                                                                                                                                                        ; LABCELL_X66_Y17_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~171                                                                                                                                                                                                                                                        ; LABCELL_X63_Y13_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~172                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N12                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~173                                                                                                                                                                                                                                                        ; LABCELL_X63_Y13_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~174                                                                                                                                                                                                                                                        ; LABCELL_X67_Y18_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~175                                                                                                                                                                                                                                                        ; LABCELL_X79_Y9_N24                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~176                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y10_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~177                                                                                                                                                                                                                                                        ; LABCELL_X68_Y22_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~178                                                                                                                                                                                                                                                        ; LABCELL_X66_Y22_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~179                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y10_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~18                                                                                                                                                                                                                                                         ; LABCELL_X64_Y19_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~180                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y10_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~181                                                                                                                                                                                                                                                        ; LABCELL_X81_Y22_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~182                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y18_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~183                                                                                                                                                                                                                                                        ; LABCELL_X81_Y22_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~184                                                                                                                                                                                                                                                        ; LABCELL_X70_Y14_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~185                                                                                                                                                                                                                                                        ; LABCELL_X67_Y18_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~186                                                                                                                                                                                                                                                        ; LABCELL_X79_Y13_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~187                                                                                                                                                                                                                                                        ; LABCELL_X64_Y10_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~188                                                                                                                                                                                                                                                        ; LABCELL_X79_Y9_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~189                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y21_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~190                                                                                                                                                                                                                                                        ; LABCELL_X64_Y22_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~191                                                                                                                                                                                                                                                        ; LABCELL_X64_Y22_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~192                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y19_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~193                                                                                                                                                                                                                                                        ; LABCELL_X62_Y9_N24                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~194                                                                                                                                                                                                                                                        ; LABCELL_X88_Y12_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~195                                                                                                                                                                                                                                                        ; LABCELL_X68_Y21_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~196                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y17_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~197                                                                                                                                                                                                                                                        ; LABCELL_X66_Y12_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~20                                                                                                                                                                                                                                                         ; LABCELL_X79_Y13_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~22                                                                                                                                                                                                                                                         ; LABCELL_X81_Y18_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~23                                                                                                                                                                                                                                                         ; LABCELL_X85_Y18_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~24                                                                                                                                                                                                                                                         ; LABCELL_X64_Y17_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~25                                                                                                                                                                                                                                                         ; LABCELL_X66_Y11_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~26                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y12_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~27                                                                                                                                                                                                                                                         ; LABCELL_X64_Y17_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~28                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y11_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~29                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y12_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~3                                                                                                                                                                                                                                                          ; MLABCELL_X82_Y22_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~30                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y11_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~31                                                                                                                                                                                                                                                         ; LABCELL_X64_Y14_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~32                                                                                                                                                                                                                                                         ; LABCELL_X61_Y18_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~34                                                                                                                                                                                                                                                         ; LABCELL_X70_Y19_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~35                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y12_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~36                                                                                                                                                                                                                                                         ; LABCELL_X64_Y17_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~37                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y21_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~38                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y21_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~39                                                                                                                                                                                                                                                         ; LABCELL_X70_Y21_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~40                                                                                                                                                                                                                                                         ; LABCELL_X64_Y11_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~41                                                                                                                                                                                                                                                         ; LABCELL_X63_Y19_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~42                                                                                                                                                                                                                                                         ; LABCELL_X80_Y21_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~43                                                                                                                                                                                                                                                         ; LABCELL_X64_Y17_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~44                                                                                                                                                                                                                                                         ; LABCELL_X63_Y19_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~46                                                                                                                                                                                                                                                         ; LABCELL_X88_Y12_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~47                                                                                                                                                                                                                                                         ; LABCELL_X62_Y12_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~48                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y6_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~49                                                                                                                                                                                                                                                         ; LABCELL_X79_Y9_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~5                                                                                                                                                                                                                                                          ; LABCELL_X81_Y22_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~50                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y11_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~51                                                                                                                                                                                                                                                         ; LABCELL_X62_Y9_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~52                                                                                                                                                                                                                                                         ; LABCELL_X66_Y19_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~53                                                                                                                                                                                                                                                         ; LABCELL_X88_Y12_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~54                                                                                                                                                                                                                                                         ; LABCELL_X88_Y12_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~55                                                                                                                                                                                                                                                         ; LABCELL_X68_Y13_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~56                                                                                                                                                                                                                                                         ; LABCELL_X79_Y9_N18                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~58                                                                                                                                                                                                                                                         ; LABCELL_X81_Y18_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~59                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y12_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~60                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y12_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~61                                                                                                                                                                                                                                                         ; LABCELL_X68_Y15_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~62                                                                                                                                                                                                                                                         ; LABCELL_X67_Y20_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~63                                                                                                                                                                                                                                                         ; LABCELL_X68_Y15_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~64                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y20_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~65                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y12_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~66                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y13_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~67                                                                                                                                                                                                                                                         ; LABCELL_X83_Y12_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~68                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y13_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~7                                                                                                                                                                                                                                                          ; LABCELL_X64_Y17_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~70                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y10_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~71                                                                                                                                                                                                                                                         ; LABCELL_X79_Y9_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~72                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y6_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~73                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y8_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~74                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y9_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~75                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y8_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~76                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y9_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~77                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y8_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~78                                                                                                                                                                                                                                                         ; LABCELL_X64_Y11_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~79                                                                                                                                                                                                                                                         ; LABCELL_X68_Y9_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~80                                                                                                                                                                                                                                                         ; LABCELL_X66_Y17_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~82                                                                                                                                                                                                                                                         ; LABCELL_X70_Y12_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~83                                                                                                                                                                                                                                                         ; LABCELL_X81_Y22_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~84                                                                                                                                                                                                                                                         ; LABCELL_X64_Y17_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~85                                                                                                                                                                                                                                                         ; LABCELL_X64_Y17_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~86                                                                                                                                                                                                                                                         ; LABCELL_X81_Y22_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~87                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y18_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~88                                                                                                                                                                                                                                                         ; LABCELL_X66_Y20_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~89                                                                                                                                                                                                                                                         ; LABCELL_X70_Y12_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~9                                                                                                                                                                                                                                                          ; LABCELL_X81_Y22_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~90                                                                                                                                                                                                                                                         ; LABCELL_X64_Y11_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~91                                                                                                                                                                                                                                                         ; LABCELL_X64_Y17_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~92                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y13_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~94                                                                                                                                                                                                                                                         ; LABCELL_X63_Y18_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~95                                                                                                                                                                                                                                                         ; LABCELL_X62_Y9_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~96                                                                                                                                                                                                                                                         ; LABCELL_X64_Y17_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~97                                                                                                                                                                                                                                                         ; LABCELL_X66_Y11_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~98                                                                                                                                                                                                                                                         ; LABCELL_X63_Y22_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Decoder0~99                                                                                                                                                                                                                                                         ; LABCELL_X66_Y11_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|W_cnt[0]~0                                                                                                                                                                                                                                                          ; LABCELL_X51_Y13_N27                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|X_ld~0                                                                                                                                                                                                                                                              ; LABCELL_X51_Y12_N12                   ; 1414    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Y_store_nf~0                                                                                                                                                                                                                                                        ; LABCELL_X51_Y12_N42                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mux5~0                                                                                                                                                                                                               ; LABCELL_X57_Y10_N51                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|set_out_valid_nf~0                                                                                                                                                                                                                                                  ; LABCELL_X51_Y12_N36                   ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|C_out[8]~0                                                                                                                                                                                                                                                ; LABCELL_X29_Y10_N36                   ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt[2]~1                                                                                                                                                                                                                                                  ; LABCELL_X29_Y10_N54                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|cnt_ld~0                                                                                                                                                                                                                                                  ; LABCELL_X29_Y10_N12                   ; 35      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|nxt_state.IDLE~0                                                                                                                                                                                                                                          ; LABCELL_X29_Y10_N30                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm_start~0                                                                                                                                                                                                                                                         ; LABCELL_X51_Y12_N3                    ; 1409    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~10                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y22_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~100                                                                                                                                                                                                                                                        ; LABCELL_X75_Y22_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~101                                                                                                                                                                                                                                                        ; LABCELL_X79_Y21_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~102                                                                                                                                                                                                                                                        ; LABCELL_X77_Y16_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~103                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y22_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~104                                                                                                                                                                                                                                                        ; LABCELL_X77_Y11_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~105                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y21_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~107                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y19_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~109                                                                                                                                                                                                                                                        ; LABCELL_X74_Y22_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~110                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y22_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~111                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y21_N48                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~112                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y22_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~113                                                                                                                                                                                                                                                        ; LABCELL_X75_Y22_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~114                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y21_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~115                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y19_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~117                                                                                                                                                                                                                                                        ; LABCELL_X74_Y19_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~118                                                                                                                                                                                                                                                        ; LABCELL_X74_Y23_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~119                                                                                                                                                                                                                                                        ; LABCELL_X88_Y11_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~12                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y22_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~120                                                                                                                                                                                                                                                        ; LABCELL_X88_Y11_N0                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~121                                                                                                                                                                                                                                                        ; LABCELL_X73_Y16_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~122                                                                                                                                                                                                                                                        ; LABCELL_X81_Y9_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~123                                                                                                                                                                                                                                                        ; LABCELL_X88_Y11_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~124                                                                                                                                                                                                                                                        ; LABCELL_X88_Y11_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~125                                                                                                                                                                                                                                                        ; LABCELL_X77_Y18_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~126                                                                                                                                                                                                                                                        ; LABCELL_X74_Y17_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~127                                                                                                                                                                                                                                                        ; LABCELL_X88_Y11_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~128                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y17_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~129                                                                                                                                                                                                                                                        ; LABCELL_X74_Y17_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~13                                                                                                                                                                                                                                                         ; LABCELL_X75_Y22_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~131                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y16_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~132                                                                                                                                                                                                                                                        ; LABCELL_X79_Y16_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~133                                                                                                                                                                                                                                                        ; LABCELL_X80_Y18_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~134                                                                                                                                                                                                                                                        ; LABCELL_X79_Y21_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~135                                                                                                                                                                                                                                                        ; LABCELL_X77_Y16_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~136                                                                                                                                                                                                                                                        ; LABCELL_X73_Y16_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~137                                                                                                                                                                                                                                                        ; LABCELL_X73_Y16_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~138                                                                                                                                                                                                                                                        ; LABCELL_X77_Y16_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~139                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y22_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~140                                                                                                                                                                                                                                                        ; LABCELL_X77_Y24_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~141                                                                                                                                                                                                                                                        ; LABCELL_X73_Y16_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~142                                                                                                                                                                                                                                                        ; LABCELL_X88_Y11_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~143                                                                                                                                                                                                                                                        ; LABCELL_X88_Y11_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~144                                                                                                                                                                                                                                                        ; LABCELL_X73_Y14_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~145                                                                                                                                                                                                                                                        ; LABCELL_X74_Y15_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~146                                                                                                                                                                                                                                                        ; LABCELL_X88_Y11_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~147                                                                                                                                                                                                                                                        ; LABCELL_X77_Y7_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~148                                                                                                                                                                                                                                                        ; LABCELL_X73_Y16_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~149                                                                                                                                                                                                                                                        ; LABCELL_X88_Y11_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~15                                                                                                                                                                                                                                                         ; LABCELL_X77_Y20_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~150                                                                                                                                                                                                                                                        ; LABCELL_X88_Y11_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~151                                                                                                                                                                                                                                                        ; LABCELL_X75_Y23_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~152                                                                                                                                                                                                                                                        ; LABCELL_X74_Y20_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~154                                                                                                                                                                                                                                                        ; LABCELL_X74_Y17_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~155                                                                                                                                                                                                                                                        ; LABCELL_X74_Y25_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~156                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y16_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~157                                                                                                                                                                                                                                                        ; LABCELL_X79_Y21_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~158                                                                                                                                                                                                                                                        ; LABCELL_X74_Y17_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~159                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y16_N6                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~16                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y21_N12                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~160                                                                                                                                                                                                                                                        ; LABCELL_X73_Y16_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~161                                                                                                                                                                                                                                                        ; LABCELL_X74_Y17_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~162                                                                                                                                                                                                                                                        ; LABCELL_X79_Y16_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~163                                                                                                                                                                                                                                                        ; MLABCELL_X84_Y17_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~164                                                                                                                                                                                                                                                        ; LABCELL_X74_Y17_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~165                                                                                                                                                                                                                                                        ; LABCELL_X74_Y7_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~166                                                                                                                                                                                                                                                        ; LABCELL_X74_Y7_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~167                                                                                                                                                                                                                                                        ; LABCELL_X79_Y21_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~168                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y10_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~169                                                                                                                                                                                                                                                        ; LABCELL_X77_Y7_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~170                                                                                                                                                                                                                                                        ; LABCELL_X79_Y21_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~171                                                                                                                                                                                                                                                        ; LABCELL_X74_Y20_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~172                                                                                                                                                                                                                                                        ; LABCELL_X74_Y7_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~173                                                                                                                                                                                                                                                        ; LABCELL_X81_Y9_N18                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~174                                                                                                                                                                                                                                                        ; LABCELL_X79_Y18_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~175                                                                                                                                                                                                                                                        ; LABCELL_X74_Y17_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~176                                                                                                                                                                                                                                                        ; LABCELL_X81_Y17_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~177                                                                                                                                                                                                                                                        ; LABCELL_X79_Y25_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~178                                                                                                                                                                                                                                                        ; LABCELL_X74_Y22_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~179                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y10_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~18                                                                                                                                                                                                                                                         ; LABCELL_X74_Y25_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~180                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y22_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~181                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y22_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~182                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y22_N36                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~183                                                                                                                                                                                                                                                        ; MLABCELL_X87_Y22_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~184                                                                                                                                                                                                                                                        ; LABCELL_X77_Y16_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~185                                                                                                                                                                                                                                                        ; LABCELL_X74_Y24_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~186                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y9_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~187                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y27_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~188                                                                                                                                                                                                                                                        ; LABCELL_X75_Y11_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~189                                                                                                                                                                                                                                                        ; LABCELL_X79_Y21_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~190                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y27_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~191                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y27_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~192                                                                                                                                                                                                                                                        ; LABCELL_X79_Y21_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~193                                                                                                                                                                                                                                                        ; LABCELL_X77_Y11_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~194                                                                                                                                                                                                                                                        ; LABCELL_X77_Y23_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~195                                                                                                                                                                                                                                                        ; LABCELL_X77_Y11_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~196                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y17_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~197                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y22_N9                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~20                                                                                                                                                                                                                                                         ; LABCELL_X74_Y23_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~22                                                                                                                                                                                                                                                         ; LABCELL_X81_Y18_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~23                                                                                                                                                                                                                                                         ; LABCELL_X81_Y18_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~24                                                                                                                                                                                                                                                         ; LABCELL_X74_Y18_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~25                                                                                                                                                                                                                                                         ; LABCELL_X75_Y7_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~26                                                                                                                                                                                                                                                         ; LABCELL_X81_Y18_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~27                                                                                                                                                                                                                                                         ; LABCELL_X77_Y18_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~28                                                                                                                                                                                                                                                         ; LABCELL_X81_Y12_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~29                                                                                                                                                                                                                                                         ; LABCELL_X74_Y14_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~3                                                                                                                                                                                                                                                          ; MLABCELL_X78_Y25_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~30                                                                                                                                                                                                                                                         ; LABCELL_X81_Y18_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~31                                                                                                                                                                                                                                                         ; LABCELL_X74_Y17_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~32                                                                                                                                                                                                                                                         ; LABCELL_X73_Y16_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~34                                                                                                                                                                                                                                                         ; LABCELL_X75_Y25_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~35                                                                                                                                                                                                                                                         ; LABCELL_X77_Y16_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~36                                                                                                                                                                                                                                                         ; LABCELL_X80_Y18_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~37                                                                                                                                                                                                                                                         ; LABCELL_X75_Y25_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~38                                                                                                                                                                                                                                                         ; LABCELL_X75_Y22_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~39                                                                                                                                                                                                                                                         ; LABCELL_X81_Y12_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~40                                                                                                                                                                                                                                                         ; LABCELL_X81_Y12_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~41                                                                                                                                                                                                                                                         ; LABCELL_X77_Y16_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~42                                                                                                                                                                                                                                                         ; LABCELL_X77_Y16_N15                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~43                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y17_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~44                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y22_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~46                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y18_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~47                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y18_N27                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~48                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~49                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y13_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~5                                                                                                                                                                                                                                                          ; MLABCELL_X87_Y22_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~50                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y13_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~51                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~52                                                                                                                                                                                                                                                         ; LABCELL_X75_Y19_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~53                                                                                                                                                                                                                                                         ; LABCELL_X74_Y21_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~54                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~55                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y13_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~56                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y9_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~58                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y18_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~59                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~60                                                                                                                                                                                                                                                         ; LABCELL_X80_Y19_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~61                                                                                                                                                                                                                                                         ; LABCELL_X79_Y21_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~62                                                                                                                                                                                                                                                         ; LABCELL_X75_Y22_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~63                                                                                                                                                                                                                                                         ; LABCELL_X74_Y6_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~64                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y22_N57                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~65                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y13_N45                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~66                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y13_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~67                                                                                                                                                                                                                                                         ; LABCELL_X80_Y22_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~68                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y9_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~7                                                                                                                                                                                                                                                          ; LABCELL_X74_Y23_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~70                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N27                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~71                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~72                                                                                                                                                                                                                                                         ; LABCELL_X74_Y6_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~73                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~74                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~75                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~76                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~77                                                                                                                                                                                                                                                         ; LABCELL_X81_Y9_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~78                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y6_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~79                                                                                                                                                                                                                                                         ; LABCELL_X80_Y13_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~80                                                                                                                                                                                                                                                         ; LABCELL_X74_Y20_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~82                                                                                                                                                                                                                                                         ; LABCELL_X88_Y13_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~83                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y22_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~84                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y9_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~85                                                                                                                                                                                                                                                         ; LABCELL_X75_Y22_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~86                                                                                                                                                                                                                                                         ; LABCELL_X88_Y13_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~87                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y22_N51                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~88                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y22_N24                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~89                                                                                                                                                                                                                                                         ; MLABCELL_X87_Y22_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~9                                                                                                                                                                                                                                                          ; MLABCELL_X78_Y21_N30                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~90                                                                                                                                                                                                                                                         ; LABCELL_X81_Y17_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~91                                                                                                                                                                                                                                                         ; LABCELL_X74_Y25_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~92                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y14_N0                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~94                                                                                                                                                                                                                                                         ; LABCELL_X79_Y21_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~95                                                                                                                                                                                                                                                         ; LABCELL_X75_Y11_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~96                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y14_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~97                                                                                                                                                                                                                                                         ; LABCELL_X75_Y22_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~98                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y10_N18                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Decoder0~99                                                                                                                                                                                                                                                         ; LABCELL_X74_Y10_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|W_cnt[7]~0                                                                                                                                                                                                                                                          ; LABCELL_X55_Y13_N57                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|X_ld~0                                                                                                                                                                                                                                                              ; LABCELL_X51_Y12_N24                   ; 1414    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|Y_store_nf~0                                                                                                                                                                                                                                                        ; LABCELL_X51_Y12_N48                   ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated|cntr_g1h:cntr6|counter_comb_bita2~1                                                                                                                                                          ; LABCELL_X57_Y21_N39                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated|dffe7                                                                                                                                                                                        ; FF_X57_Y21_N49                        ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated|cntr_e1h:cntr6|counter_comb_bita1~1                                                                                                                                                          ; LABCELL_X66_Y2_N36                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated|dffe7                                                                                                                                                                                        ; FF_X66_Y2_N13                         ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mux5~0                                                                                                                                                                                                               ; MLABCELL_X59_Y16_N33                  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|set_out_valid_nf~0                                                                                                                                                                                                                                                  ; LABCELL_X55_Y13_N42                   ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|C_out[2]~0                                                                                                                                                                                                                                                ; LABCELL_X51_Y12_N39                   ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt[0]~1                                                                                                                                                                                                                                                  ; LABCELL_X51_Y12_N6                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|cnt_ld~0                                                                                                                                                                                                                                                  ; LABCELL_X51_Y12_N45                   ; 35      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|nxt_state.IDLE~0                                                                                                                                                                                                                                          ; LABCELL_X51_Y12_N30                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm_start~0                                                                                                                                                                                                                                                         ; LABCELL_X51_Y12_N18                   ; 1409    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|WideOr1~0                                                                                                                                                                                                                                                                                               ; LABCELL_X53_Y9_N18                    ; 55      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|blk_instantiate_wmem[0].i_we                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y11_N57                  ; 79      ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~1                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y22_N6                    ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~10                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y22_N27                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~11                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y22_N48                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~12                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y22_N51                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~2                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y22_N57                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~3                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y22_N54                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~5                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y22_N9                    ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~6                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y22_N12                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~7                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y22_N33                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~8                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y22_N18                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|Decoder0~9                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y22_N24                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|blk_cnt[3]~1                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y23_N21                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|bram_mux:i_rf_ram_mux|i_bram_intf_out.we~0                                                                                                                                                                                                                                                                                  ; LABCELL_X57_Y36_N24                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[0][38]~7                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y27_N54                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[10][46]~2                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y24_N36                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[1][48]~8                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y27_N57                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[2][46]~9                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y27_N0                    ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[3][47]~10                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y27_N3                    ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[4][47]~3                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y27_N9                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[5][36]~4                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y27_N6                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[6][47]~5                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y27_N36                  ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[7][47]~6                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y27_N39                  ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[8][47]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y24_N39                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[9][46]~1                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y24_N27                   ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf_idx[0]~2                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y35_N48                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|sdram_addr[7]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X57_Y36_N18                   ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|state.IDLE                                                                                                                                                                                                                                                                                                ; FF_X61_Y36_N35                        ; 65      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|state.READ_FROM_RF                                                                                                                                                                                                                                                                                        ; FF_X61_Y36_N53                        ; 1424    ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move|dst_addr[8]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X55_Y36_N6                    ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|re~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y36_N51                   ; 71      ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|we~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y25_N15                   ; 71      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rmio_layernorm.input_we[0]                                                                                                                                                                                                                                                                                                                          ; FF_X39_Y25_N14                        ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rmio_layernorm.input_we[1]                                                                                                                                                                                                                                                                                                                          ; FF_X39_Y25_N17                        ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rmio_layernorm.input_we[2]                                                                                                                                                                                                                                                                                                                          ; FF_X39_Y25_N35                        ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rmio_layernorm.input_we[3]                                                                                                                                                                                                                                                                                                                          ; FF_X39_Y25_N32                        ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rmio_layernorm.output_data[473]~2                                                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y30_N30                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rmio_stmm.input_we[0]                                                                                                                                                                                                                                                                                                                               ; FF_X39_Y25_N38                        ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rmio_stmm.input_we[1]                                                                                                                                                                                                                                                                                                                               ; FF_X39_Y25_N41                        ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rmio_stmm.input_we[2]                                                                                                                                                                                                                                                                                                                               ; FF_X39_Y25_N11                        ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rmio_stmm.input_we[3]                                                                                                                                                                                                                                                                                                                               ; FF_X39_Y25_N8                         ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; design_top:i_design_top|rmio_stmm.output_data[473]~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y27_N57                   ; 1408    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X62_Y1_N6                     ; 44775   ; Async. clear                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X47_Y50_N11                        ; 898     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                     ; FF_X48_Y50_N59                        ; 430     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0|burstcount[3]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y47_N21                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|Selector0~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y36_N48                   ; 44      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|burstcount[0]~2                                                                                                                                                                                                                                                                                                       ; LABCELL_X61_Y36_N12                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X48_Y50_N24                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X43_Y48_N33                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X50_Y49_N15                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|always6~0                                                                                                                                                                                                                                               ; LABCELL_X48_Y48_N15                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; LABCELL_X50_Y48_N42                   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                ; LABCELL_X46_Y48_N51                   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; MLABCELL_X47_Y49_N51                  ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~0                                                                                                                                              ; MLABCELL_X47_Y49_N57                  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                    ; LABCELL_X43_Y48_N24                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent|m0_read~0                                                                                                                                                                                                                                                  ; LABCELL_X42_Y48_N24                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_write                                                                                                                                                                                                                                         ; LABCELL_X48_Y47_N48                   ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                      ; LABCELL_X48_Y48_N36                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                      ; LABCELL_X48_Y48_N0                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                   ; LABCELL_X48_Y49_N42                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                            ; LABCELL_X50_Y48_N0                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X50_Y48_N54                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                ; MLABCELL_X47_Y49_N0                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X46_Y55_N51                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                          ; LABCELL_X48_Y57_N12                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                          ; LABCELL_X48_Y57_N36                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                          ; LABCELL_X48_Y57_N39                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                          ; LABCELL_X46_Y55_N36                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                           ; LABCELL_X46_Y55_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                           ; LABCELL_X45_Y55_N24                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                           ; LABCELL_X46_Y55_N0                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y55_N36                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                           ; LABCELL_X48_Y55_N30                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y57_N45                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                           ; LABCELL_X48_Y56_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                           ; LABCELL_X48_Y56_N24                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                           ; LABCELL_X48_Y56_N27                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                        ; FF_X43_Y57_N26                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                        ; FF_X43_Y57_N29                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                        ; FF_X43_Y57_N20                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                        ; FF_X43_Y57_N23                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                      ; LABCELL_X43_Y57_N9                    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; FF_X43_Y57_N14                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                         ; FF_X43_Y57_N17                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                         ; FF_X43_Y57_N38                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                         ; FF_X43_Y57_N41                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                         ; FF_X43_Y57_N2                         ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                         ; FF_X43_Y57_N5                         ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                         ; FF_X43_Y57_N56                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                         ; FF_X43_Y57_N59                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                         ; FF_X43_Y57_N44                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|write~0                                                                                                                                                                                                                                             ; LABCELL_X50_Y59_N48                   ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; LABCELL_X48_Y59_N36                   ; 135     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~0                                                                                                                                              ; LABCELL_X51_Y27_N54                   ; 128     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; LABCELL_X50_Y58_N0                    ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; FF_X48_Y58_N14                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|address_register[28]~0                                                                                                                                                                                                                      ; LABCELL_X46_Y60_N15                   ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|always4~0                                                                                                                                                                                                                                   ; LABCELL_X48_Y59_N24                   ; 14      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|burst_stalled~0                                                                                                                                                                                                                             ; LABCELL_X48_Y59_N0                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|burstcount_register_lint[4]~1                                                                                                                                                                                                               ; LABCELL_X48_Y59_N42                   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8                                                                                                                                                                                         ; LABCELL_X46_Y55_N48                   ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|comb~0                                                                                                                                                                                                                                                   ; LABCELL_X43_Y57_N33                   ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y52_N6                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                          ; LABCELL_X42_Y52_N33                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                          ; LABCELL_X42_Y52_N30                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                          ; LABCELL_X48_Y52_N39                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                          ; LABCELL_X43_Y52_N18                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                           ; LABCELL_X46_Y52_N18                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                           ; MLABCELL_X47_Y51_N27                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                           ; MLABCELL_X47_Y51_N54                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y52_N18                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                           ; MLABCELL_X47_Y51_N57                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y52_N39                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y50_N54                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                           ; LABCELL_X40_Y51_N24                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y52_N36                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                        ; FF_X43_Y52_N59                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                        ; FF_X43_Y52_N41                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                        ; FF_X43_Y52_N32                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                        ; FF_X43_Y52_N53                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                      ; LABCELL_X42_Y52_N51                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; FF_X43_Y52_N11                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                         ; FF_X43_Y52_N17                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                         ; FF_X43_Y52_N44                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                         ; FF_X43_Y52_N47                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                         ; FF_X43_Y52_N50                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                         ; FF_X43_Y52_N35                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                         ; FF_X43_Y52_N38                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                         ; FF_X43_Y52_N26                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                         ; FF_X43_Y52_N56                        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|write~0                                                                                                                                                                                                                                             ; LABCELL_X48_Y52_N15                   ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; LABCELL_X50_Y52_N48                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; LABCELL_X46_Y54_N12                   ; 85      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; FF_X43_Y54_N14                        ; 101     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; FF_X50_Y52_N2                         ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator|address_register[11]~0                                                                                                                                                                                                                 ; LABCELL_X42_Y49_N39                   ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator|always4~0                                                                                                                                                                                                                              ; LABCELL_X43_Y49_N57                   ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram1_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8                                                                                                                                                                                         ; LABCELL_X43_Y52_N0                    ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram1_data_agent|comb~0                                                                                                                                                                                                                                                   ; LABCELL_X43_Y52_N12                   ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                       ; PIN_V11                               ; 63384   ; Global Clock         ; GCLK6            ; --                        ;
; rst_n                                                                                              ; LABCELL_X62_Y1_N6                     ; 44775   ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK9            ; --                        ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; design_top:i_design_top|ctrl_unit:i_ctrl_unit|rf_ram_sel                                                                                    ; 2865    ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|state.READ_FROM_RF                                                        ; 1424    ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|X_ld~0                              ; 1414    ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|X_ld~0                              ; 1414    ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|X_ld~0                              ; 1414    ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|X_ld~0                              ; 1414    ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm_start~0                         ; 1409    ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm_start~0                         ; 1409    ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm_start~0                         ; 1409    ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm_start~0                         ; 1409    ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|addr_ff[4]                                                                  ; 1408    ;
; design_top:i_design_top|rmio_stmm.input_we[3]                                                                                               ; 1408    ;
; design_top:i_design_top|rmio_stmm.input_we[2]                                                                                               ; 1408    ;
; design_top:i_design_top|rmio_stmm.input_we[1]                                                                                               ; 1408    ;
; design_top:i_design_top|rmio_stmm.input_we[0]                                                                                               ; 1408    ;
; design_top:i_design_top|rmio_layernorm.input_we[3]                                                                                          ; 1408    ;
; design_top:i_design_top|rmio_layernorm.input_we[2]                                                                                          ; 1408    ;
; design_top:i_design_top|rmio_layernorm.input_we[1]                                                                                          ; 1408    ;
; design_top:i_design_top|rmio_layernorm.input_we[0]                                                                                          ; 1408    ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|WideNor2~1                                                                  ; 1408    ;
; design_top:i_design_top|rmio_layernorm.output_data[473]~0                                                                                   ; 1408    ;
; design_top:i_design_top|rmio_layernorm.output_data[473]~1                                                                                   ; 1408    ;
; design_top:i_design_top|rmio_layernorm.output_data[473]~2                                                                                   ; 1408    ;
; design_top:i_design_top|rmio_stmm.output_data[473]~0                                                                                        ; 1408    ;
; design_top:i_design_top|rmio_stmm.output_data[473]~1                                                                                        ; 1408    ;
; design_top:i_design_top|rmio_stmm.output_data[473]~2                                                                                        ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|beta_scaled[0][1031]~0                                        ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|beta_scaled[1][1287]~1                                        ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|beta_scaled[3][1287]~2                                        ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|beta_scaled[2][1031]~3                                        ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_hi[0][322]~0                                     ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_lo[0][7]~0                                       ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_hi[1][482]~1                                     ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_lo[1][263]~1                                     ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_hi[3][2]~2                                       ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_lo[3][0]~2                                       ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_lo[2][4]~3                                       ; 1408    ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|gamma_scaled_hi[2][898]~3                                     ; 1408    ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 898     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
; Name                                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated|altsyncram_kdc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 8            ; 6            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 6                           ; 8                           ; 6                           ; 8                           ; 48                  ; 1           ; 0     ; None ; M10K_X58_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_1|shift_taps_odv:auto_generated|altsyncram_cgc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 32           ; 5            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 160    ; 5                           ; 32                          ; 5                           ; 32                          ; 160                 ; 1           ; 0     ; None ; M10K_X69_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[0].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated|ALTSYNCRAM                             ; AUTO ; Single Port      ; Single Clock ; 176          ; 1408         ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 247808 ; 176                         ; 1408                        ; --                          ; --                          ; 247808              ; 36          ; 0     ; None ; M10K_X14_Y13_N0, M10K_X14_Y21_N0, M10K_X14_Y17_N0, M10K_X14_Y2_N0, M10K_X41_Y19_N0, M10K_X5_Y1_N0, M10K_X14_Y8_N0, M10K_X5_Y7_N0, M10K_X58_Y1_N0, M10K_X58_Y17_N0, M10K_X26_Y18_N0, M10K_X26_Y10_N0, M10K_X26_Y15_N0, M10K_X26_Y20_N0, M10K_X38_Y20_N0, M10K_X49_Y21_N0, M10K_X58_Y15_N0, M10K_X58_Y13_N0, M10K_X49_Y4_N0, M10K_X58_Y4_N0, M10K_X49_Y6_N0, M10K_X58_Y5_N0, M10K_X41_Y4_N0, M10K_X49_Y2_N0, M10K_X41_Y13_N0, M10K_X38_Y1_N0, M10K_X41_Y1_N0, M10K_X41_Y16_N0, M10K_X41_Y5_N0, M10K_X41_Y14_N0, M10K_X38_Y4_N0, M10K_X38_Y2_N0, M10K_X38_Y3_N0, M10K_X14_Y3_N0, M10K_X38_Y9_N0, M10K_X41_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[1].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated|ALTSYNCRAM                             ; AUTO ; Single Port      ; Single Clock ; 176          ; 1408         ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 247808 ; 176                         ; 1408                        ; --                          ; --                          ; 247808              ; 36          ; 0     ; None ; M10K_X5_Y12_N0, M10K_X14_Y23_N0, M10K_X14_Y16_N0, M10K_X14_Y7_N0, M10K_X41_Y18_N0, M10K_X5_Y4_N0, M10K_X5_Y9_N0, M10K_X5_Y11_N0, M10K_X58_Y7_N0, M10K_X58_Y16_N0, M10K_X26_Y16_N0, M10K_X14_Y10_N0, M10K_X14_Y14_N0, M10K_X26_Y23_N0, M10K_X26_Y21_N0, M10K_X49_Y19_N0, M10K_X49_Y15_N0, M10K_X58_Y12_N0, M10K_X49_Y8_N0, M10K_X58_Y11_N0, M10K_X49_Y11_N0, M10K_X58_Y8_N0, M10K_X41_Y11_N0, M10K_X41_Y9_N0, M10K_X38_Y12_N0, M10K_X26_Y5_N0, M10K_X26_Y9_N0, M10K_X38_Y17_N0, M10K_X38_Y8_N0, M10K_X38_Y14_N0, M10K_X26_Y8_N0, M10K_X26_Y6_N0, M10K_X26_Y7_N0, M10K_X14_Y6_N0, M10K_X26_Y12_N0, M10K_X41_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[2].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated|ALTSYNCRAM                             ; AUTO ; Single Port      ; Single Clock ; 176          ; 1408         ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 247808 ; 176                         ; 1408                        ; --                          ; --                          ; 247808              ; 36          ; 0     ; None ; M10K_X14_Y12_N0, M10K_X14_Y22_N0, M10K_X14_Y19_N0, M10K_X14_Y9_N0, M10K_X41_Y17_N0, M10K_X5_Y5_N0, M10K_X5_Y10_N0, M10K_X5_Y13_N0, M10K_X58_Y6_N0, M10K_X49_Y16_N0, M10K_X26_Y17_N0, M10K_X26_Y13_N0, M10K_X26_Y14_N0, M10K_X26_Y24_N0, M10K_X38_Y21_N0, M10K_X49_Y20_N0, M10K_X58_Y14_N0, M10K_X49_Y12_N0, M10K_X49_Y7_N0, M10K_X58_Y10_N0, M10K_X49_Y10_N0, M10K_X58_Y9_N0, M10K_X41_Y10_N0, M10K_X49_Y9_N0, M10K_X41_Y12_N0, M10K_X41_Y6_N0, M10K_X38_Y10_N0, M10K_X38_Y18_N0, M10K_X41_Y7_N0, M10K_X41_Y15_N0, M10K_X41_Y8_N0, M10K_X38_Y6_N0, M10K_X38_Y7_N0, M10K_X14_Y5_N0, M10K_X38_Y11_N0, M10K_X38_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[3].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated|ALTSYNCRAM                             ; AUTO ; Single Port      ; Single Clock ; 176          ; 1408         ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 247808 ; 176                         ; 1408                        ; --                          ; --                          ; 247808              ; 36          ; 0     ; None ; M10K_X5_Y14_N0, M10K_X14_Y20_N0, M10K_X14_Y18_N0, M10K_X5_Y3_N0, M10K_X41_Y20_N0, M10K_X5_Y2_N0, M10K_X5_Y8_N0, M10K_X5_Y6_N0, M10K_X49_Y1_N0, M10K_X49_Y17_N0, M10K_X26_Y19_N0, M10K_X14_Y11_N0, M10K_X14_Y15_N0, M10K_X26_Y22_N0, M10K_X38_Y19_N0, M10K_X49_Y18_N0, M10K_X49_Y14_N0, M10K_X49_Y13_N0, M10K_X49_Y3_N0, M10K_X58_Y3_N0, M10K_X49_Y5_N0, M10K_X58_Y2_N0, M10K_X41_Y3_N0, M10K_X41_Y2_N0, M10K_X38_Y13_N0, M10K_X14_Y1_N0, M10K_X26_Y1_N0, M10K_X38_Y16_N0, M10K_X38_Y5_N0, M10K_X38_Y15_N0, M10K_X26_Y2_N0, M10K_X26_Y4_N0, M10K_X26_Y3_N0, M10K_X14_Y4_N0, M10K_X26_Y11_N0, M10K_X38_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Single Port      ; Single Clock ; 512          ; 1408         ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 720896 ; 512                         ; 1408                        ; --                          ; --                          ; 720896              ; 71          ; 0     ; None ; M10K_X69_Y22_N0, M10K_X69_Y25_N0, M10K_X76_Y29_N0, M10K_X76_Y27_N0, M10K_X49_Y35_N0, M10K_X41_Y32_N0, M10K_X41_Y31_N0, M10K_X76_Y31_N0, M10K_X49_Y32_N0, M10K_X69_Y36_N0, M10K_X69_Y27_N0, M10K_X58_Y25_N0, M10K_X58_Y24_N0, M10K_X49_Y36_N0, M10K_X49_Y33_N0, M10K_X49_Y31_N0, M10K_X69_Y24_N0, M10K_X38_Y32_N0, M10K_X58_Y34_N0, M10K_X49_Y34_N0, M10K_X69_Y23_N0, M10K_X58_Y35_N0, M10K_X41_Y33_N0, M10K_X41_Y35_N0, M10K_X41_Y30_N0, M10K_X49_Y26_N0, M10K_X69_Y32_N0, M10K_X69_Y26_N0, M10K_X76_Y25_N0, M10K_X49_Y25_N0, M10K_X76_Y26_N0, M10K_X38_Y36_N0, M10K_X38_Y34_N0, M10K_X49_Y29_N0, M10K_X49_Y30_N0, M10K_X49_Y23_N0, M10K_X58_Y23_N0, M10K_X49_Y22_N0, M10K_X58_Y22_N0, M10K_X58_Y27_N0, M10K_X58_Y30_N0, M10K_X38_Y33_N0, M10K_X49_Y24_N0, M10K_X58_Y31_N0, M10K_X76_Y36_N0, M10K_X76_Y34_N0, M10K_X76_Y28_N0, M10K_X76_Y24_N0, M10K_X38_Y35_N0, M10K_X41_Y36_N0, M10K_X58_Y26_N0, M10K_X58_Y28_N0, M10K_X58_Y29_N0, M10K_X76_Y35_N0, M10K_X76_Y33_N0, M10K_X69_Y28_N0, M10K_X76_Y30_N0, M10K_X58_Y32_N0, M10K_X41_Y34_N0, M10K_X49_Y28_N0, M10K_X49_Y27_N0, M10K_X58_Y36_N0, M10K_X76_Y32_N0, M10K_X69_Y34_N0, M10K_X69_Y35_N0, M10K_X69_Y30_N0, M10K_X69_Y31_N0, M10K_X58_Y33_N0, M10K_X69_Y33_N0, M10K_X69_Y29_N0, M10K_X41_Y25_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Fitter DSP Block Usage Summary                         ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 9x9                          ; 8           ;
; Two Independent 18x18                    ; 12          ;
; Independent 27x27                        ; 12          ;
; Total number of DSP blocks               ; 32          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 12          ;
; Fixed Point Unsigned Multiplier          ; 12          ;
; Fixed Point Mixed Sign Multiplier        ; 8           ;
; Fixed Point Dedicated Output Adder Chain ; 4           ;
+------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                             ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                   ; Two Independent 18x18 ; DSP_X54_Y8_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                   ; Two Independent 18x18 ; DSP_X54_Y6_N0  ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                   ; Two Independent 18x18 ; DSP_X54_Y10_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|Mult0~8                                                   ; Two Independent 18x18 ; DSP_X54_Y12_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y51_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y45_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y61_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y59_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|Mult1~mac                                                                                      ; Independent 27x27     ; DSP_X32_Y2_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|Mult1~mac                                                                                      ; Independent 27x27     ; DSP_X20_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|Mult1~mac                                                                                      ; Independent 27x27     ; DSP_X20_Y2_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|Mult1~mac                                                                                      ; Independent 27x27     ; DSP_X32_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y53_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y47_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y61_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult1|mult_fp16_0002:mult_fp16_inst|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y59_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm|Mult0~8                                                                                        ; Independent 27x27     ; DSP_X32_Y4_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|vvm:i_vvm|Mult0~8                                                                                        ; Independent 27x27     ; DSP_X20_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|vvm:i_vvm|Mult0~8                                                                                        ; Independent 27x27     ; DSP_X20_Y4_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|vvm:i_vvm|Mult0~8                                                                                        ; Independent 27x27     ; DSP_X32_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult0~8                                                                         ; Independent 27x27     ; DSP_X20_Y37_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult0~8                                                                         ; Independent 27x27     ; DSP_X32_Y33_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult0~8                                                                         ; Independent 27x27     ; DSP_X32_Y41_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult0~8                                                                         ; Independent 27x27     ; DSP_X32_Y37_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8             ; Independent 9x9       ; DSP_X32_Y47_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8             ; Independent 9x9       ; DSP_X20_Y33_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8             ; Independent 9x9       ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|Mult0~8             ; Independent 9x9       ; DSP_X32_Y55_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|Mult1~8                                                                         ; Independent 9x9       ; DSP_X20_Y35_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|Mult1~8                                                                         ; Independent 9x9       ; DSP_X32_Y35_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|Mult1~8                                                                         ; Independent 9x9       ; DSP_X32_Y43_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|Mult1~8                                                                         ; Independent 9x9       ; DSP_X32_Y39_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+--------------------------------------------------------------------------+
; Routing Usage Summary                                                    ;
+---------------------------------------------+----------------------------+
; Routing Resource Type                       ; Usage                      ;
+---------------------------------------------+----------------------------+
; Block interconnects                         ; 119,575 / 289,320 ( 41 % ) ;
; C12 interconnects                           ; 6,910 / 13,420 ( 51 % )    ;
; C2 interconnects                            ; 56,989 / 119,108 ( 48 % )  ;
; C4 interconnects                            ; 31,727 / 56,300 ( 56 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )             ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )            ;
; Direct links                                ; 9,186 / 289,320 ( 3 % )    ;
; Global clocks                               ; 3 / 16 ( 19 % )            ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )              ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )              ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )              ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )              ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )             ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )             ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )             ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )             ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )              ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )            ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 229 / 852 ( 27 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 260 / 408 ( 64 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 58 / 165 ( 35 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )             ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 84 / 282 ( 30 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )             ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )             ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )              ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )              ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )              ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )             ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )             ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )            ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )              ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )             ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )             ;
; Local interconnects                         ; 34,683 / 84,580 ( 41 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )             ;
; R14 interconnects                           ; 6,476 / 12,676 ( 51 % )    ;
; R14/C12 interconnect drivers                ; 11,913 / 20,720 ( 57 % )   ;
; R3 interconnects                            ; 68,966 / 130,992 ( 53 % )  ;
; R6 interconnects                            ; 121,114 / 266,960 ( 45 % ) ;
; Spine clocks                                ; 26 / 360 ( 7 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )         ;
+---------------------------------------------+----------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass         ; 0            ; 17           ; 17           ; 0            ; 32           ; 89        ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 71           ; 46           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 89        ; 89        ; 18           ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable ; 89           ; 72           ; 72           ; 89           ; 57           ; 0         ; 72           ; 89           ; 89           ; 89           ; 89           ; 89           ; 18           ; 43           ; 89           ; 89           ; 89           ; 89           ; 43           ; 64           ; 89           ; 89           ; 89           ; 43           ; 64           ; 0         ; 0         ; 71           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; LED[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_ADDR[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CKE       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; FPGA_CLK2_50       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_CLK3_50       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_CLK1_50       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; FPGA_CLK1_50    ; FPGA_CLK1_50         ; 3613.0            ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                              ; Destination Register                                                                                                                                                                                                                                                                                                   ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[11]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 1.090             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[8]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 1.078             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[11]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 1.075             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[10]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 1.075             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[9]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 1.075             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[8]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 1.075             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[13]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 1.070             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[12]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 1.070             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[15]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 1.070             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[14]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 1.070             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[9]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 1.062             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[10]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 1.031             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[3]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.997             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[2]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.978             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[0]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.961             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[1]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.919             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                     ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                       ; 0.902             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|udf_uid29_fpToFxPTest_o[7]                                        ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|y[7]                                                                                                                                                          ; 0.851             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|delay_signals[0][0] ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|y[7]                                                                                                                                                          ; 0.826             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|fp16_to_int16:i_y_fp_to_int|fp16_to_int16_0002:fp16_to_int16_inst|ovfExpRange_uid27_fpToFxPTest_o[7]                                ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|y[7]                                                                                                                                                          ; 0.819             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[12]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][5] ; 0.817             ;
; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|burstcount[3]                                                                                                                                                                                                                          ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                       ; 0.807             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[13]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.798             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[15]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.798             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[14]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.798             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[7]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.798             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[6]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.798             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[5]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.798             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|sd_mean[4]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][8] ; 0.798             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]                                                                                ; 0.785             ;
; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|burstcount[2]                                                                                                                                                                                                                          ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                       ; 0.784             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                             ; 0.763             ;
; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|state.SEND_DATA                                                                                                                                                                                                                        ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                       ; 0.757             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|y_out_unpacked[117][5]                                                                                                                                      ; design_top:i_design_top|rmio_layernorm.output_data[941]                                                                                                                                                                                                                                                                ; 0.748             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2|delay_signals[0][2]                     ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[14]                                                                                                                                              ; 0.747             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|y_out_unpacked[39][1]                                                                                                                                       ; design_top:i_design_top|rmio_layernorm.output_data[313]                                                                                                                                                                                                                                                                ; 0.728             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|y_out_unpacked[39][4]                                                                                                                                       ; design_top:i_design_top|rmio_layernorm.output_data[316]                                                                                                                                                                                                                                                                ; 0.728             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|y_out_unpacked[39][3]                                                                                                                                       ; design_top:i_design_top|rmio_layernorm.output_data[315]                                                                                                                                                                                                                                                                ; 0.728             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|y_out_unpacked[39][0]                                                                                                                                       ; design_top:i_design_top|rmio_layernorm.output_data[312]                                                                                                                                                                                                                                                                ; 0.728             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|y_out_unpacked[117][5]                                                                                                                                      ; design_top:i_design_top|rmio_layernorm.output_data[941]                                                                                                                                                                                                                                                                ; 0.727             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|y_out_unpacked[33][4]                                                                                                                                       ; design_top:i_design_top|rmio_layernorm.output_data[268]                                                                                                                                                                                                                                                                ; 0.727             ;
; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|burstcount[1]                                                                                                                                                                                                                          ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                       ; 0.726             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2|delay_signals[0][4]                     ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[14]                                                                                                                                              ; 0.716             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Y_unpacked[97][3]                                                                                                                                                                    ; design_top:i_design_top|rmio_stmm.output_data[779]                                                                                                                                                                                                                                                                     ; 0.710             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[4]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 0.708             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult_fp16:i_mult2|mult_fp16_0002:mult_fp16_inst|dspba_delay:redist3_expY_uid7_fpMulTest_b_2|delay_signals[0][3]                     ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|mult2_out_ff[14]                                                                                                                                              ; 0.708             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[7]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 0.700             ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2483                                                                                                                                                                                       ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]                                                                                            ; 0.695             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Y_unpacked[62][7]                                                                                                                                                                    ; design_top:i_design_top|rmio_stmm.output_data[503]                                                                                                                                                                                                                                                                     ; 0.695             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|y_out_unpacked[33][4]                                                                                                                                       ; design_top:i_design_top|rmio_layernorm.output_data[268]                                                                                                                                                                                                                                                                ; 0.691             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[13]~_Duplicate_1                                                                                                                                    ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[23]~_Duplicate_1                                                                                                                                                              ; 0.685             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|line_buf[7][77]                                                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[0].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated|ram_block1a973~porta_datain_reg0                                                                                                        ; 0.684             ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3807                                                                                                                                                                                        ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; 0.679             ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3806                                                                                                                                                                                        ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; 0.679             ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3809                                                                                                                                                                                        ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; 0.679             ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3808                                                                                                                                                                                        ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; 0.679             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|line_buf[7][45]                                                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[0].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated|ram_block1a941~porta_datain_reg0                                                                                                        ; 0.678             ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2786                                                                                                                                                                                       ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                              ; 0.671             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[12]~_Duplicate_1                                                                                                                                    ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[23]~_Duplicate_1                                                                                                                                                              ; 0.668             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Y_unpacked[61][3]                                                                                                                                                                    ; design_top:i_design_top|rmio_stmm.output_data[491]                                                                                                                                                                                                                                                                     ; 0.668             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|addr_ff[2]                                                                                                                                                                                                                   ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.666             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Y_unpacked[115][4]                                                                                                                                                                   ; design_top:i_design_top|rmio_stmm.output_data[924]                                                                                                                                                                                                                                                                     ; 0.658             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Y_unpacked[115][0]                                                                                                                                                                   ; design_top:i_design_top|rmio_stmm.output_data[920]                                                                                                                                                                                                                                                                     ; 0.658             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|addr_ff[5]                                                                                                                                                                                                                   ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.655             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch|line_buf[1][109]                                                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|ram_176x1408:blk_instantiate_wmem[0].i_wmem|altsyncram:altsyncram_component|altsyncram_7el1:auto_generated|ram_block1a237~porta_datain_reg0                                                                                                        ; 0.650             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[16]~_Duplicate_1                                                                                                                                    ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[23]~_Duplicate_1                                                                                                                                                              ; 0.649             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[14]~_Duplicate_1                                                                                                                                    ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|avg_sum[23]~_Duplicate_1                                                                                                                                                              ; 0.649             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Y_unpacked[97][3]                                                                                                                                                                    ; design_top:i_design_top|rmio_stmm.output_data[779]                                                                                                                                                                                                                                                                     ; 0.649             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|sd_mean[15]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][1] ; 0.648             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[2].i_stmm|Y_unpacked[115][1]                                                                                                                                                                   ; design_top:i_design_top|rmio_stmm.output_data[921]                                                                                                                                                                                                                                                                     ; 0.646             ;
; soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0|burstcount[4]                                                                                                                                                                                                                          ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                       ; 0.642             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|y_out_unpacked[39][2]                                                                                                                                       ; design_top:i_design_top|rmio_layernorm.output_data[314]                                                                                                                                                                                                                                                                ; 0.636             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|y_out_unpacked[39][6]                                                                                                                                       ; design_top:i_design_top|rmio_layernorm.output_data[318]                                                                                                                                                                                                                                                                ; 0.636             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                        ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                       ; 0.636             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                        ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                       ; 0.635             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Y_unpacked[62][7]                                                                                                                                                                    ; design_top:i_design_top|rmio_stmm.output_data[503]                                                                                                                                                                                                                                                                     ; 0.633             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|sd_mean[12]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][1] ; 0.631             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|y_out_unpacked[39][7]                                                                                                                                       ; design_top:i_design_top|rmio_layernorm.output_data[319]                                                                                                                                                                                                                                                                ; 0.629             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|y_out_unpacked[39][5]                                                                                                                                       ; design_top:i_design_top|rmio_layernorm.output_data[317]                                                                                                                                                                                                                                                                ; 0.629             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_re_reg                                                                                                          ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; design_top:i_design_top|rmio_layernorm.output_data[1401]                                                                                                                                                                                                                                     ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; design_top:i_design_top|rmio_stmm.output_data[1401]                                                                                                                                                                                                                                          ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[10][121]                                                                                                                                                                                                          ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|addr_ff[3]                                                                                                                                                                                                                   ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|addr_ff[6]                                                                                                                                                                                                                   ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|addr_ff[7]                                                                                                                                                                                                                   ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|addr_ff[9]                                                                                                                                                                                                                   ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|addr_ff[8]                                                                                                                                                                                                                   ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|addr_ff[4]                                                                                                                                                                                                                   ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; design_top:i_design_top|ctrl_unit:i_ctrl_unit|rf_ram_sel                                                                                                                                                                                                                                     ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1401~porta_datain_reg0                                                                                                                               ; 0.627             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                               ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                       ; 0.626             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1012~porta_re_reg                                                                                                          ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1012~porta_datain_reg0                                                                                                                               ; 0.626             ;
; design_top:i_design_top|rmio_layernorm.output_data[1012]                                                                                                                                                                                                                                     ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1012~porta_datain_reg0                                                                                                                               ; 0.626             ;
; design_top:i_design_top|rmio_stmm.output_data[1012]                                                                                                                                                                                                                                          ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1012~porta_datain_reg0                                                                                                                               ; 0.626             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst|line_buf[7][116]                                                                                                                                                                                                           ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a1012~porta_datain_reg0                                                                                                                               ; 0.626             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]                                                                             ; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[3].i_stmm|altshift_taps:store_valid_cmd_fifo_rtl_0|shift_taps_ccv:auto_generated|dffe3a[1]                                                                                                                               ; 0.624             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|sd_mean[13]                                                                                                                                                 ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1|delay_signals[0][1] ; 0.622             ;
; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|sd_mean[6]                                                                                                                                                  ; design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst|vCountFinal_uid75_lzcShifterZ1_uid6_fxpToFPTest_q[0]                                    ; 0.621             ;
; design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[1].i_stmm|Y_unpacked[61][3]                                                                                                                                                                    ; design_top:i_design_top|rmio_stmm.output_data[491]                                                                                                                                                                                                                                                                     ; 0.618             ;
; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a372~porta_re_reg                                                                                                           ; design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram|ram_512x1408:i_real_ram|altsyncram:altsyncram_component|altsyncram_b2m1:auto_generated|ram_block1a372~porta_datain_reg0                                                                                                                                ; 0.618             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "tiny_npu"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 89 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 28
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G9
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 70280 fanout uses global clock CLKCTRL_G6
    Info (11162): rst_n~CLKENA0 with 44927 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332104): Reading SDC File: 'tiny_npu.SDC'
Warning (332174): Ignored filter at tiny_npu.SDC(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 14
Warning (332049): Ignored create_clock at tiny_npu.SDC(14): Argument <targets> is not an object ID File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 14
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 14
Warning (332174): Ignored filter at tiny_npu.SDC(15): altera_reserved_tdi could not be matched with a port File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 15
Warning (332174): Ignored filter at tiny_npu.SDC(15): altera_reserved_tck could not be matched with a clock File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 15
Warning (332049): Ignored set_input_delay at tiny_npu.SDC(15): Argument <targets> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 15
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 15
Warning (332049): Ignored set_input_delay at tiny_npu.SDC(15): Argument -clock is not an object ID File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 15
Warning (332174): Ignored filter at tiny_npu.SDC(16): altera_reserved_tms could not be matched with a port File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 16
Warning (332049): Ignored set_input_delay at tiny_npu.SDC(16): Argument <targets> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 16
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 16
Warning (332049): Ignored set_input_delay at tiny_npu.SDC(16): Argument -clock is not an object ID File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 16
Warning (332174): Ignored filter at tiny_npu.SDC(17): altera_reserved_tdo could not be matched with a port File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 17
Warning (332049): Ignored set_output_delay at tiny_npu.SDC(17): Argument <targets> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 17
    Info (332050): set_output_delay -clock altera_reserved_tck 3 [get_ports altera_reserved_tdo] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 17
Warning (332049): Ignored set_output_delay at tiny_npu.SDC(17): Argument -clock is not an object ID File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.SDC Line: 17
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: '/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces|f2sdram~FF_3770 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 5
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3770}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces|f2sdram~FF_3771 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 6
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3771}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces|f2sdram~FF_3775 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 9
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3775}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces|f2sdram~FF_3776 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 10
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3776}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces|f2sdram~FF_3792 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 20
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3792}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 20
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces|f2sdram~FF_3793 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 21
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 21
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3793}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces|f2sdram~FF_3796 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 23
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3796}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 23
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces|f2sdram~FF_3797 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 24
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3797}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces|f2sdram~FF_3817 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 39
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3817}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 39
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 40
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 40
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces|f2sdram~FF_3822 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 43
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3822}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 43
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces|f2sdram~FF_3823 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 44
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3823}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces|f2sdram~FF_3832 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 47
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3832}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 47
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 50
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces|f2sdram~FF_1056 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 66
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1056}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 67
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 67
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces|f2sdram~FF_1120 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 70
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 70
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1120}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 71
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 71
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces|f2sdram~FF_3418 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 78
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 78
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3418}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 78
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces|f2sdram~FF_3419 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 79
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3419}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 79
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces|f2sdram~FF_864 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 86
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 86
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_864}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 86
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 87
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 87
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 87
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces|f2sdram~FF_928 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 90
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 90
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_928}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 90
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 91
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 91
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 91
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces|f2sdram~FF_992 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 94
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 94
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_992}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 94
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 95
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 95
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 95
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_1  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_1  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_2  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_3  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_1  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3457
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 20 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 608 registers into blocks of type DSP block
    Extra Info (176220): Created 96 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:02
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:54
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:47
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 42% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 83% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34
Warning (16684): The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner.
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170194): Fitter routing operations ending: elapsed time is 00:38:57
Info (11888): Total time spent on timing analysis during the Fitter is 120.49 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:23
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 23
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 23
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 23
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 23
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv Line: 22
Info (144001): Generated suppressed messages file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 4655 megabytes
    Info: Processing ended: Sat Apr  5 19:58:08 2025
    Info: Elapsed time: 00:47:04
    Info: Total CPU time (on all processors): 01:25:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.fit.smsg.


