# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/rae/Downloads/alu_sim_setup/alu_sim_dir -DCOCOTB_SIM=1 --top-module RISCALU --vpi --public-flat-rw --prefix Vtop -o RISCALU -LDFLAGS -Wl,-rpath,/opt/homebrew/Caskroom/miniconda/base/envs/cs4200-sim/lib/python3.9/site-packages/cocotb/libs -L/opt/homebrew/Caskroom/miniconda/base/envs/cs4200-sim/lib/python3.9/site-packages/cocotb/libs -lcocotbvpi_verilator --threads 2 /opt/homebrew/Caskroom/miniconda/base/envs/cs4200-sim/lib/python3.9/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/rae/Downloads/alu_sim_setup/alu.v"
S       975 186143471  1758204444           0  1726580269           0 "/Users/rae/Downloads/alu_sim_setup/alu.v"
T      3134 186143618  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop.cpp"
T      3607 186143617  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop.h"
T      2458 186143627  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop.mk"
T       669 186143616  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop__Dpi.cpp"
T       520 186143615  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop__Dpi.h"
T      3008 186143613  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop__Syms.cpp"
T      1289 186143614  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop__Syms.h"
T      1523 186143620  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop___024root.h"
T      5628 186143624  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop___024root__DepSet_h4b98a05d__0.cpp"
T       842 186143622  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop___024root__DepSet_h4b98a05d__0__Slow.cpp"
T     11193 186143625  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop___024root__DepSet_h6944321b__0.cpp"
T      7236 186143623  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop___024root__DepSet_h6944321b__0__Slow.cpp"
T       685 186143621  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop___024root__Slow.cpp"
T       773 186143619  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop__pch.h"
T      1471 186143628  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop__ver.d"
T         0        0  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop__verFiles.dat"
T      1668 186143626  1758204574           0  1758204574           0 "/Users/rae/Downloads/alu_sim_setup/alu_sim_dir/Vtop_classes.mk"
S   8286816 181966880  1756265290           0  1756265287           0 "/opt/homebrew/Caskroom/miniconda/base/envs/cs4200-sim/bin/verilator_bin"
S      5345 181963672  1756265290           0  1740465852           0 "/opt/homebrew/Caskroom/miniconda/base/envs/cs4200-sim/share/verilator/include/verilated_std.sv"
S      2787 181963731  1756265290           0  1740465852           0 "/opt/homebrew/Caskroom/miniconda/base/envs/cs4200-sim/share/verilator/include/verilated_std_waiver.vlt"
