Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to /home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/Components/register_file.vhd" into library work
Parsing entity <register_file>.
Parsing architecture <Behavioral> of entity <register_file>.
Parsing VHDL file "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/Components/pipeline.vhd" into library work
Parsing entity <pipeline>.
Parsing architecture <Behavioral> of entity <pipeline>.
Parsing VHDL file "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/Components/data_bank.vhd" into library work
Parsing entity <data_bank>.
Parsing architecture <Behavioral> of entity <data_bank>.
Parsing VHDL file "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/Components/combinatory_logic_W.vhd" into library work
Parsing entity <combinatory_logic_W>.
Parsing architecture <Behavioral> of entity <combinatory_logic_w>.
Parsing VHDL file "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/Components/arithmetic_logic_unit.vhd" into library work
Parsing entity <arithmetic_logic_unit>.
Parsing architecture <Behavioral> of entity <arithmetic_logic_unit>.
Parsing VHDL file "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd" into library work
Parsing entity <datapath>.
Parsing architecture <Structural> of entity <datapath>.
ERROR:HDLCompiler:432 - "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd" Line 98: Formal <out_c> has no actual or default value.
INFO:HDLCompiler:1408 - "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd" Line 40. out_c is declared here
ERROR:HDLCompiler:432 - "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd" Line 100: Formal <out_c> has no actual or default value.
INFO:HDLCompiler:1408 - "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd" Line 40. out_c is declared here
ERROR:HDLCompiler:432 - "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd" Line 102: Formal <out_c> has no actual or default value.
INFO:HDLCompiler:1408 - "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd" Line 40. out_c is declared here
ERROR:HDLCompiler:432 - "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd" Line 104: Formal <out_c> has no actual or default value.
INFO:HDLCompiler:1408 - "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd" Line 40. out_c is declared here
ERROR:HDLCompiler:854 - "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd" Line 16: Unit <structural> ignored due to previous errors.
VHDL file /home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/datapath.vhd ignored due to errors
--> 


Total memory usage is 300996 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

