Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Mar  6 18:19:13 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.003       -0.003                      1                  730        1.511        0.000                       0                  1451  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.003       -0.003                      1                  730        1.511        0.000                       0                   963  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.003ns,  Total Violation       -0.003ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[184]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[193]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.210ns (34.981%)  route 2.249ns (65.019%))
  Logic Levels:           11  (LUT3=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 6.107 - 3.572 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.014ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.926ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=962, routed)         1.939     3.080    shift_reg_tap_i/clk_c
    SLICE_X98Y500        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y500        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.176 r  shift_reg_tap_i/sr_p.sr_1[184]/Q
                         net (fo=7, routed)           0.377     3.553    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/input_slr_25
    SLICE_X97Y501        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.615 f  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=3, routed)           0.217     3.832    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/pt_54_0
    SLICE_X96Y501        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.980 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.114     4.094    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2_13
    SLICE_X96Y503        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     4.236 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.200     4.436    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/pt_42_0
    SLICE_X97Y502        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     4.552 r  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=7, routed)           0.224     4.776    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/un1_b_i_c2_42
    SLICE_X97Y505        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.089     4.865 f  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=4, routed)           0.321     5.186    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_6[0]
    SLICE_X100Y505       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     5.248 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.069     5.317    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_5
    SLICE_X100Y504       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     5.468 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=17, routed)          0.195     5.663    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_4
    SLICE_X101Y505       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     5.727 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.108     5.835    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/pt_25_0
    SLICE_X101Y504       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     5.899 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=11, routed)          0.191     6.090    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/un1_b_i_c2_22
    SLICE_X103Y504       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     6.190 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=2, routed)           0.173     6.363    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_2[7]
    SLICE_X101Y505       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     6.479 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=1, routed)           0.060     6.539    shift_reg_tap_o/idx_0[7]
    SLICE_X101Y505       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=962, routed)         1.705     6.107    shift_reg_tap_o/clk_c
    SLICE_X101Y505       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[193]/C
                         clock pessimism              0.438     6.545    
                         clock uncertainty           -0.035     6.510    
    SLICE_X101Y505       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.537    shift_reg_tap_o/sr_p.sr_1[193]
  -------------------------------------------------------------------
                         required time                          6.537    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[184]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[193]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.210ns (34.981%)  route 2.249ns (65.019%))
  Logic Levels:           11  (LUT3=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 6.107 - 3.572 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.014ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.926ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=962, routed)         1.939     3.080    shift_reg_tap_i/clk_c
    SLICE_X98Y500        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y500        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.176 r  shift_reg_tap_i/sr_p.sr_1[184]/Q
                         net (fo=7, routed)           0.377     3.553    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/input_slr_25
    SLICE_X97Y501        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.615 r  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=3, routed)           0.217     3.832    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/pt_54_0
    SLICE_X96Y501        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.980 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.114     4.094    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2_13
    SLICE_X96Y503        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     4.236 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.200     4.436    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/pt_42_0
    SLICE_X97Y502        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     4.552 r  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=7, routed)           0.224     4.776    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/un1_b_i_c2_42
    SLICE_X97Y505        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.089     4.865 f  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=4, routed)           0.321     5.186    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_6[0]
    SLICE_X100Y505       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     5.248 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.069     5.317    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_5
    SLICE_X100Y504       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     5.468 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=17, routed)          0.195     5.663    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_4
    SLICE_X101Y505       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     5.727 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.108     5.835    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/pt_25_0
    SLICE_X101Y504       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     5.899 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=11, routed)          0.191     6.090    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/un1_b_i_c2_22
    SLICE_X103Y504       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     6.190 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=2, routed)           0.173     6.363    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_2[7]
    SLICE_X101Y505       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     6.479 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=1, routed)           0.060     6.539    shift_reg_tap_o/idx_0[7]
    SLICE_X101Y505       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=962, routed)         1.705     6.107    shift_reg_tap_o/clk_c
    SLICE_X101Y505       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[193]/C
                         clock pessimism              0.438     6.545    
                         clock uncertainty           -0.035     6.510    
    SLICE_X101Y505       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.537    shift_reg_tap_o/sr_p.sr_1[193]
  -------------------------------------------------------------------
                         required time                          6.537    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[184]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[193]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.210ns (34.981%)  route 2.249ns (65.019%))
  Logic Levels:           11  (LUT3=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 6.107 - 3.572 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.014ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.926ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=962, routed)         1.939     3.080    shift_reg_tap_i/clk_c
    SLICE_X98Y500        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y500        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.176 r  shift_reg_tap_i/sr_p.sr_1[184]/Q
                         net (fo=7, routed)           0.377     3.553    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/input_slr_25
    SLICE_X97Y501        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.615 f  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=3, routed)           0.217     3.832    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/pt_54_0
    SLICE_X96Y501        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.980 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.114     4.094    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2_13
    SLICE_X96Y503        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     4.236 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.200     4.436    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/pt_42_0
    SLICE_X97Y502        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     4.552 f  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=7, routed)           0.224     4.776    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/un1_b_i_c2_42
    SLICE_X97Y505        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.089     4.865 f  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=4, routed)           0.321     5.186    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_6[0]
    SLICE_X100Y505       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     5.248 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.069     5.317    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_5
    SLICE_X100Y504       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     5.468 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=17, routed)          0.195     5.663    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_4
    SLICE_X101Y505       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     5.727 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.108     5.835    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/pt_25_0
    SLICE_X101Y504       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     5.899 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=11, routed)          0.191     6.090    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/un1_b_i_c2_22
    SLICE_X103Y504       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     6.190 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=2, routed)           0.173     6.363    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_2[7]
    SLICE_X101Y505       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     6.479 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=1, routed)           0.060     6.539    shift_reg_tap_o/idx_0[7]
    SLICE_X101Y505       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=962, routed)         1.705     6.107    shift_reg_tap_o/clk_c
    SLICE_X101Y505       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[193]/C
                         clock pessimism              0.438     6.545    
                         clock uncertainty           -0.035     6.510    
    SLICE_X101Y505       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.537    shift_reg_tap_o/sr_p.sr_1[193]
  -------------------------------------------------------------------
                         required time                          6.537    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[184]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[193]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.210ns (34.981%)  route 2.249ns (65.019%))
  Logic Levels:           11  (LUT3=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 6.107 - 3.572 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.014ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.926ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=962, routed)         1.939     3.080    shift_reg_tap_i/clk_c
    SLICE_X98Y500        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y500        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.176 r  shift_reg_tap_i/sr_p.sr_1[184]/Q
                         net (fo=7, routed)           0.377     3.553    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/input_slr_25
    SLICE_X97Y501        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.615 r  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=3, routed)           0.217     3.832    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/pt_54_0
    SLICE_X96Y501        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.980 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.114     4.094    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2_13
    SLICE_X96Y503        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     4.236 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.200     4.436    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/pt_42_0
    SLICE_X97Y502        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     4.552 f  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=7, routed)           0.224     4.776    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/un1_b_i_c2_42
    SLICE_X97Y505        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.089     4.865 f  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=4, routed)           0.321     5.186    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_6[0]
    SLICE_X100Y505       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     5.248 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.069     5.317    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_5
    SLICE_X100Y504       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     5.468 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=17, routed)          0.195     5.663    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_4
    SLICE_X101Y505       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     5.727 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.108     5.835    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/pt_25_0
    SLICE_X101Y504       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     5.899 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=11, routed)          0.191     6.090    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/un1_b_i_c2_22
    SLICE_X103Y504       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     6.190 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=2, routed)           0.173     6.363    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_2[7]
    SLICE_X101Y505       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     6.479 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=1, routed)           0.060     6.539    shift_reg_tap_o/idx_0[7]
    SLICE_X101Y505       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=962, routed)         1.705     6.107    shift_reg_tap_o/clk_c
    SLICE_X101Y505       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[193]/C
                         clock pessimism              0.438     6.545    
                         clock uncertainty           -0.035     6.510    
    SLICE_X101Y505       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.537    shift_reg_tap_o/sr_p.sr_1[193]
  -------------------------------------------------------------------
                         required time                          6.537    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[184]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[193]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.210ns (34.981%)  route 2.249ns (65.019%))
  Logic Levels:           11  (LUT3=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 6.107 - 3.572 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.014ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.926ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=962, routed)         1.939     3.080    shift_reg_tap_i/clk_c
    SLICE_X98Y500        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y500        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.176 r  shift_reg_tap_i/sr_p.sr_1[184]/Q
                         net (fo=7, routed)           0.377     3.553    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/input_slr_25
    SLICE_X97Y501        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.615 f  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=3, routed)           0.217     3.832    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/pt_54_0
    SLICE_X96Y501        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.980 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.114     4.094    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2_13
    SLICE_X96Y503        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     4.236 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.200     4.436    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/pt_42_0
    SLICE_X97Y502        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     4.552 r  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=7, routed)           0.224     4.776    dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/un1_b_i_c2_42
    SLICE_X97Y505        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.089     4.865 f  dut_inst/stage_g.2.pair_g.6.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=4, routed)           0.321     5.186    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_6[0]
    SLICE_X100Y505       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     5.248 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.069     5.317    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_5
    SLICE_X100Y504       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     5.468 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=17, routed)          0.195     5.663    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_4
    SLICE_X101Y505       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     5.727 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=3, routed)           0.108     5.835    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/pt_25_0
    SLICE_X101Y504       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     5.899 f  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=11, routed)          0.191     6.090    dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/un1_b_i_c2_22
    SLICE_X103Y504       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     6.190 r  dut_inst/stage_g.4.pair_g.2.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=2, routed)           0.173     6.363    dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/idx_2[7]
    SLICE_X101Y505       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     6.479 r  dut_inst/stage_g.5.pair_g.6.csn_cmp_inst/b_o_comb.idx[7]/O
                         net (fo=1, routed)           0.060     6.539    shift_reg_tap_o/idx_0[7]
    SLICE_X101Y505       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=962, routed)         1.705     6.107    shift_reg_tap_o/clk_c
    SLICE_X101Y505       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[193]/C
                         clock pessimism              0.438     6.545    
                         clock uncertainty           -0.035     6.510    
    SLICE_X101Y505       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.537    shift_reg_tap_o/sr_p.sr_1[193]
  -------------------------------------------------------------------
                         required time                          6.537    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 -0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X103Y504  dut_inst/ret_array_1_12.idx_ret_11[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X101Y500  dut_inst/ret_array_1_12.idx_ret_11[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X103Y504  dut_inst/ret_array_1_12.idx_ret_11[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X103Y501  dut_inst/ret_array_1_12.idx_ret_11[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X103Y501  dut_inst/ret_array_1_4.idx_ret_48[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y516  shift_reg_tap_o/sr_p.sr_1[157]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X103Y501  shift_reg_tap_i/sr_p.sr_1[108]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y503   shift_reg_tap_i/sr_p.sr_1[52]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y503   shift_reg_tap_i/sr_p.sr_1[53]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X103Y504  dut_inst/ret_array_1_12.idx_ret_11[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X103Y504  dut_inst/ret_array_1_12.idx_ret_11[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y500  dut_inst/ret_array_1_12.idx_ret_11[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y500  dut_inst/ret_array_1_12.idx_ret_11[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X103Y504  dut_inst/ret_array_1_12.idx_ret_11[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y501         lsfr_1/shiftreg_vector[113]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y499         lsfr_1/shiftreg_vector[114]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y498         lsfr_1/shiftreg_vector[115]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X99Y498          lsfr_1/shiftreg_vector[116]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X99Y499          lsfr_1/shiftreg_vector[117]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y499          lsfr_1/shiftreg_vector[130]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y501         lsfr_1/shiftreg_vector[113]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y499         lsfr_1/shiftreg_vector[114]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y498         lsfr_1/shiftreg_vector[115]/C



