--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Hardware_Test.twx Hardware_Test.ncd -o Hardware_Test.twr
Hardware_Test.pcf -ucf Hardware_Test.ucf

Design file:              Hardware_Test.ncd
Physical constraint file: Hardware_Test.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21378 paths analyzed, 1018 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.076ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4 (SLICE_X29Y41.B4), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.023ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.144 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 to Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.AQ      Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0
    SLICE_X28Y45.C5      net (fanout=7)        1.511   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<0>
    SLICE_X28Y45.C       Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>111
    SLICE_X29Y45.A4      net (fanout=2)        0.279   Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>11
    SLICE_X29Y45.A       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>12
    SLICE_X30Y43.C3      net (fanout=2)        1.465   Inst_Profibus_Unit/Inst_Profibus_Recieve/GND_7_o_GND_7_o_sub_35_OUT<6>
    SLICE_X30Y43.C       Tilo                  0.204   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o25
    SLICE_X29Y41.C5      net (fanout=11)       0.801   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o
    SLICE_X29Y41.C       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In3
    SLICE_X29Y41.B4      net (fanout=1)        0.327   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In3
    SLICE_X29Y41.CLK     Tas                   0.322   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In5
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (1.640ns logic, 4.383ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.310ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.144 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 to Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.AQ      Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0
    SLICE_X28Y45.C5      net (fanout=7)        1.511   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<0>
    SLICE_X28Y45.C       Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>111
    SLICE_X28Y45.D5      net (fanout=2)        0.210   Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>11
    SLICE_X28Y45.D       Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<7>11
    SLICE_X30Y43.C5      net (fanout=3)        0.875   Inst_Profibus_Unit/Inst_Profibus_Recieve/GND_7_o_GND_7_o_sub_35_OUT<7>
    SLICE_X30Y43.C       Tilo                  0.204   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o25
    SLICE_X29Y41.C5      net (fanout=11)       0.801   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o
    SLICE_X29Y41.C       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In3
    SLICE_X29Y41.B4      net (fanout=1)        0.327   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In3
    SLICE_X29Y41.CLK     Tas                   0.322   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In5
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.310ns (1.586ns logic, 3.724ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_2 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.144 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_2 to Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.CQ      Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_2
    SLICE_X28Y45.C1      net (fanout=7)        0.616   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<2>
    SLICE_X28Y45.C       Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>111
    SLICE_X29Y45.A4      net (fanout=2)        0.279   Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>11
    SLICE_X29Y45.A       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>12
    SLICE_X30Y43.C3      net (fanout=2)        1.465   Inst_Profibus_Unit/Inst_Profibus_Recieve/GND_7_o_GND_7_o_sub_35_OUT<6>
    SLICE_X30Y43.C       Tilo                  0.204   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o25
    SLICE_X29Y41.C5      net (fanout=11)       0.801   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o
    SLICE_X29Y41.C       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In3
    SLICE_X29Y41.B4      net (fanout=1)        0.327   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In3
    SLICE_X29Y41.CLK     Tas                   0.322   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In5
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.128ns (1.640ns logic, 3.488ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3 (SLICE_X29Y41.A3), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.913ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.144 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 to Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.AQ      Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0
    SLICE_X28Y45.C5      net (fanout=7)        1.511   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<0>
    SLICE_X28Y45.C       Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>111
    SLICE_X29Y45.A4      net (fanout=2)        0.279   Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>11
    SLICE_X29Y45.A       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>12
    SLICE_X30Y43.C3      net (fanout=2)        1.465   Inst_Profibus_Unit/Inst_Profibus_Recieve/GND_7_o_GND_7_o_sub_35_OUT<6>
    SLICE_X30Y43.C       Tilo                  0.204   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o25
    SLICE_X31Y41.C6      net (fanout=11)       0.334   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o
    SLICE_X31Y41.C       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd2
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In31
    SLICE_X29Y41.A3      net (fanout=2)        0.684   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In3
    SLICE_X29Y41.CLK     Tas                   0.322   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In7
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.913ns (1.640ns logic, 4.273ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.144 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 to Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.AQ      Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0
    SLICE_X28Y45.C5      net (fanout=7)        1.511   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<0>
    SLICE_X28Y45.C       Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>111
    SLICE_X28Y45.D5      net (fanout=2)        0.210   Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>11
    SLICE_X28Y45.D       Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<7>11
    SLICE_X30Y43.C5      net (fanout=3)        0.875   Inst_Profibus_Unit/Inst_Profibus_Recieve/GND_7_o_GND_7_o_sub_35_OUT<7>
    SLICE_X30Y43.C       Tilo                  0.204   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o25
    SLICE_X31Y41.C6      net (fanout=11)       0.334   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o
    SLICE_X31Y41.C       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd2
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In31
    SLICE_X29Y41.A3      net (fanout=2)        0.684   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In3
    SLICE_X29Y41.CLK     Tas                   0.322   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In7
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (1.586ns logic, 3.614ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_2 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.018ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.144 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_2 to Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.CQ      Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_2
    SLICE_X28Y45.C1      net (fanout=7)        0.616   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<2>
    SLICE_X28Y45.C       Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>111
    SLICE_X29Y45.A4      net (fanout=2)        0.279   Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>11
    SLICE_X29Y45.A       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>12
    SLICE_X30Y43.C3      net (fanout=2)        1.465   Inst_Profibus_Unit/Inst_Profibus_Recieve/GND_7_o_GND_7_o_sub_35_OUT<6>
    SLICE_X30Y43.C       Tilo                  0.204   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o25
    SLICE_X31Y41.C6      net (fanout=11)       0.334   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o
    SLICE_X31Y41.C       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd2
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In31
    SLICE_X29Y41.A3      net (fanout=2)        0.684   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In3
    SLICE_X29Y41.CLK     Tas                   0.322   Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3-In7
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (1.640ns logic, 3.378ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5 (SLICE_X24Y38.C4), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.653ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.235 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 to Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.AQ      Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0
    SLICE_X31Y45.A3      net (fanout=7)        0.871   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<0>
    SLICE_X31Y45.A       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o22
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
    SLICE_X30Y43.D3      net (fanout=1)        1.185   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o22
    SLICE_X30Y43.D       Tilo                  0.203   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o24
    SLICE_X26Y42.B3      net (fanout=2)        1.144   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
    SLICE_X26Y42.B       Tilo                  0.203   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<2>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/_n0388_inv2
    SLICE_X24Y38.C4      net (fanout=8)        1.056   Inst_Profibus_Unit/Inst_Profibus_Recieve/_n0388_inv2
    SLICE_X24Y38.CLK     Tas                   0.341   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<6>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5_dpot
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5
    -------------------------------------------------  ---------------------------
    Total                                      5.653ns (1.397ns logic, 4.256ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.593ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.235 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0 to Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.AQ      Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s_0
    SLICE_X28Y45.C5      net (fanout=7)        1.511   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<0>
    SLICE_X28Y45.C       Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>111
    SLICE_X28Y45.D5      net (fanout=2)        0.210   Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<6>11
    SLICE_X28Y45.D       Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Recieve/le_s<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Msub_GND_7_o_GND_7_o_sub_35_OUT<7:0>_xor<7>11
    SLICE_X29Y43.D4      net (fanout=3)        0.537   Inst_Profibus_Unit/Inst_Profibus_Recieve/GND_7_o_GND_7_o_sub_35_OUT<7>
    SLICE_X29Y43.D       Tilo                  0.259   N19
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o25_SW1
    SLICE_X26Y42.B1      net (fanout=1)        0.675   N19
    SLICE_X26Y42.B       Tilo                  0.203   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<2>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/_n0388_inv2
    SLICE_X24Y38.C4      net (fanout=8)        1.056   Inst_Profibus_Unit/Inst_Profibus_Recieve/_n0388_inv2
    SLICE_X24Y38.CLK     Tas                   0.341   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<6>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5_dpot
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (1.604ns logic, 3.989ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.603ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.472 - 0.482)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1 to Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.BQ      Tcko                  0.408   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1
    SLICE_X31Y45.A2      net (fanout=5)        0.804   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter<1>
    SLICE_X31Y45.A       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o22
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
    SLICE_X30Y43.D3      net (fanout=1)        1.185   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o22
    SLICE_X30Y43.D       Tilo                  0.203   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o24
    SLICE_X26Y42.B3      net (fanout=2)        1.144   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter[7]_GND_7_o_LessThan_36_o23
    SLICE_X26Y42.B       Tilo                  0.203   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<2>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/_n0388_inv2
    SLICE_X24Y38.C4      net (fanout=8)        1.056   Inst_Profibus_Unit/Inst_Profibus_Recieve/_n0388_inv2
    SLICE_X24Y38.CLK     Tas                   0.341   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<6>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5_dpot
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_5
    -------------------------------------------------  ---------------------------
    Total                                      5.603ns (1.414ns logic, 4.189ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point data_2 (SLICE_X33Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/FC_o_2 (FF)
  Destination:          data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/FC_o_2 to data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.CQ      Tcko                  0.200   Inst_Profibus_Unit/Inst_Profibus_Recieve/FC_o<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/FC_o_2
    SLICE_X33Y67.CX      net (fanout=1)        0.138   Inst_Profibus_Unit/Inst_Profibus_Recieve/FC_o<2>
    SLICE_X33Y67.CLK     Tckdi       (-Th)    -0.059   data<3>
                                                       data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_6 (SLICE_X24Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_6 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_6 to Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.DQ      Tcko                  0.200   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<6>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_6
    SLICE_X24Y38.D6      net (fanout=4)        0.028   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<6>
    SLICE_X24Y38.CLK     Tah         (-Th)    -0.190   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<6>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_6_dpot
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_6
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_4 (SLICE_X28Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_4 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_4 to Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.AQ      Tcko                  0.200   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os<6>
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_4
    SLICE_X28Y16.A6      net (fanout=4)        0.034   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os<4>
    SLICE_X28Y16.CLK     Tah         (-Th)    -0.190   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os<6>
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/Mmux_GND_15_o_GND_15_o_mux_6_OUT5
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_4
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_UART_TX_CTRL/bitTmr<3>/CLK
  Logical resource: Inst_UART_TX_CTRL/bitTmr_0/CK
  Location pin: SLICE_X54Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_UART_TX_CTRL/bitTmr<3>/CLK
  Logical resource: Inst_UART_TX_CTRL/bitTmr_1/CK
  Location pin: SLICE_X54Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.076|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21378 paths, 0 nets, and 1291 connections

Design statistics:
   Minimum period:   6.076ns{1}   (Maximum frequency: 164.582MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 12 14:12:28 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4628 MB



