$date
  Tue Aug 05 22:24:31 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_demux1_2 $end
$var reg 1 ! din $end
$var reg 1 " sel $end
$var reg 1 # y0 $end
$var reg 1 $ y1 $end
$scope module uut $end
$var reg 1 % din $end
$var reg 1 & sel $end
$var reg 1 ' y0 $end
$var reg 1 ( y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
1%
0&
1'
0(
#10000000
1"
0#
1$
1&
0'
1(
#20000000
0!
0"
0$
0%
0&
0(
#30000000
1"
1&
#40000000
