#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026114739e00 .scope module, "TrafficLight_tb" "TrafficLight_tb" 2 2;
 .timescale -9 -12;
v0000026114742780_0 .var "clk", 0 0;
v0000026114742000_0 .net "green1", 0 0, v0000026114712b50_0;  1 drivers
v0000026114742b40_0 .net "green2", 0 0, v00000261147128d0_0;  1 drivers
v0000026114742820_0 .net "green3", 0 0, v00000261147416f0_0;  1 drivers
v0000026114742a00_0 .net "green4", 0 0, v0000026114741790_0;  1 drivers
v0000026114741e20_0 .net "red1", 0 0, v00000261147418d0_0;  1 drivers
v00000261147425a0_0 .net "red2", 0 0, v0000026114741970_0;  1 drivers
v0000026114742140_0 .net "red3", 0 0, v0000026114741a10_0;  1 drivers
v0000026114742be0_0 .net "red4", 0 0, v0000026114741ab0_0;  1 drivers
v00000261147420a0_0 .var "reset", 0 0;
v0000026114742280_0 .net "yellow1", 0 0, v0000026114741c90_0;  1 drivers
v00000261147428c0_0 .net "yellow2", 0 0, v00000261147426e0_0;  1 drivers
v0000026114742c80_0 .net "yellow3", 0 0, v0000026114742aa0_0;  1 drivers
v00000261147421e0_0 .net "yellow4", 0 0, v0000026114742460_0;  1 drivers
S_0000026114750950 .scope module, "dut" "traffic_light_4road" 2 11, 3 1 0, S_0000026114739e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "red1";
    .port_info 3 /OUTPUT 1 "yellow1";
    .port_info 4 /OUTPUT 1 "green1";
    .port_info 5 /OUTPUT 1 "red2";
    .port_info 6 /OUTPUT 1 "yellow2";
    .port_info 7 /OUTPUT 1 "green2";
    .port_info 8 /OUTPUT 1 "red3";
    .port_info 9 /OUTPUT 1 "yellow3";
    .port_info 10 /OUTPUT 1 "green3";
    .port_info 11 /OUTPUT 1 "red4";
    .port_info 12 /OUTPUT 1 "yellow4";
    .port_info 13 /OUTPUT 1 "green4";
P_0000026114750ae0 .param/l "S1_GREEN" 1 3 10, C4<000>;
P_0000026114750b18 .param/l "S1_YELLOW" 1 3 11, C4<001>;
P_0000026114750b50 .param/l "S2_GREEN" 1 3 12, C4<010>;
P_0000026114750b88 .param/l "S2_YELLOW" 1 3 13, C4<011>;
P_0000026114750bc0 .param/l "S3_GREEN" 1 3 14, C4<100>;
P_0000026114750bf8 .param/l "S3_YELLOW" 1 3 15, C4<101>;
P_0000026114750c30 .param/l "S4_GREEN" 1 3 16, C4<110>;
P_0000026114750c68 .param/l "S4_YELLOW" 1 3 17, C4<111>;
v0000026114739f90_0 .net "clk", 0 0, v0000026114742780_0;  1 drivers
v0000026114712b50_0 .var "green1", 0 0;
v00000261147128d0_0 .var "green2", 0 0;
v00000261147416f0_0 .var "green3", 0 0;
v0000026114741790_0 .var "green4", 0 0;
v0000026114741830_0 .var "next_state", 2 0;
v00000261147418d0_0 .var "red1", 0 0;
v0000026114741970_0 .var "red2", 0 0;
v0000026114741a10_0 .var "red3", 0 0;
v0000026114741ab0_0 .var "red4", 0 0;
v0000026114741b50_0 .net "reset", 0 0, v00000261147420a0_0;  1 drivers
v0000026114741bf0_0 .var "state", 2 0;
v0000026114741c90_0 .var "yellow1", 0 0;
v00000261147426e0_0 .var "yellow2", 0 0;
v0000026114742aa0_0 .var "yellow3", 0 0;
v0000026114742460_0 .var "yellow4", 0 0;
E_0000026114735f80 .event anyedge, v0000026114741bf0_0;
E_0000026114735bc0 .event posedge, v0000026114741b50_0, v0000026114739f90_0;
    .scope S_0000026114750950;
T_0 ;
    %wait E_0000026114735bc0;
    %load/vec4 v0000026114741b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026114741bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026114741830_0;
    %assign/vec4 v0000026114741bf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026114750950;
T_1 ;
    %wait E_0000026114735f80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261147418d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114741c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114712b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026114741970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261147426e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261147128d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026114741a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114742aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261147416f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026114741ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114742460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114741790_0, 0, 1;
    %load/vec4 v0000026114741bf0_0;
    %store/vec4 v0000026114741830_0, 0, 3;
    %load/vec4 v0000026114741bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026114741830_0, 0, 3;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261147418d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026114712b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114741c90_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026114741830_0, 0, 3;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261147418d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114712b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026114741c90_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026114741830_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114741970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261147128d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261147426e0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026114741830_0, 0, 3;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114741970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261147128d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261147426e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026114741830_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114741a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261147416f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114742aa0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026114741830_0, 0, 3;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114741a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261147416f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026114742aa0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000026114741830_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114741ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026114741790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114742460_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000026114741830_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114741ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114741790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026114742460_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026114741830_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026114739e00;
T_2 ;
    %vpi_call 2 22 "$dumpfile", "traffic_light.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026114739e00 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000026114739e00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026114742780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261147420a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261147420a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000026114739e00;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0000026114742780_0;
    %inv;
    %store/vec4 v0000026114742780_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TrafficLight_tb.v";
    "TrafficLight.v";
