#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Sep 17 15:49:27 2018
# Process ID: 23571
# Current directory: /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1
# Command line: vivado -log loopback128gbps.vdi -applog -messageDb vivado.pb -mode batch -source loopback128gbps.tcl -notrace
# Log file: /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/loopback128gbps.vdi
# Journal file: /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source loopback128gbps.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'Map0clk'
INFO: [Project 1-454] Reading design checkpoint '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1.dcp' for cell 'Map1clk'
INFO: [Project 1-454] Reading design checkpoint '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_3/ila_3.dcp' for cell 'MapILA'
INFO: [Project 1-454] Reading design checkpoint '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'lane_loop[0].MapILA'
INFO: [Project 1-454] Reading design checkpoint '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'lane_loop[0].Map3/MapILA'
INFO: [Netlist 29-17] Analyzing 1251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, Map0clk/inst/clkin1_ibufg, from the path connected to top-level port: clkp_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, Map1clk/inst/clkin1_ibufg, from the path connected to top-level port: clkp_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Map0clk/clk200_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/.Xil/Vivado-23571-dhcp196-189.ee.washington.edu/dcp_2/clk_gen.edf:317]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Map1clk/clk200_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/.Xil/Vivado-23571-dhcp196-189.ee.washington.edu/dcp_4/clk_gen_1.edf:297]
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'Map0clk/inst'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'Map0clk/inst'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'Map0clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.922 ; gain = 500.656 ; free physical = 3473 ; free virtual = 16459
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'Map0clk/inst'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[0].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[0].MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[1].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[1].MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[2].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[2].MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[3].MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[3].MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_board.xdc] for cell 'Map1clk/inst'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_board.xdc] for cell 'Map1clk/inst'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1.xdc] for cell 'Map1clk/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1.xdc:57]
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1.xdc] for cell 'Map1clk/inst'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[3].Map3/MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[3].Map3/MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[2].Map3/MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[2].Map3/MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[1].Map3/MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[1].Map3/MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[0].Map3/MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'lane_loop[0].Map3/MapILA/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_2'. The XDC file /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_2/ila_v6_1/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_3/ila_v6_1/constraints/ila.xdc] for cell 'MapILA/U0'
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_3/ila_v6_1/constraints/ila.xdc] for cell 'MapILA/U0'
Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/constrs_1/new/testing.xdc]
Finished Parsing XDC File [/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/constrs_1/new/testing.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/ila_3/ila_3.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 844 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 840 instances
  OBUFDS => OBUFDS: 4 instances

link_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:37 . Memory (MB): peak = 2007.922 ; gain = 954.148 ; free physical = 3488 ; free virtual = 16449
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2047.941 ; gain = 32.016 ; free physical = 3486 ; free virtual = 16447
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "7dd0cf8fe3060c28".
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2076.941 ; gain = 0.000 ; free physical = 3446 ; free virtual = 16419
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2157e6a87

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2076.941 ; gain = 19.000 ; free physical = 3446 ; free virtual = 16419
Implement Debug Cores | Checksum: 1a6e84a46

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 158fd0f2a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2079.941 ; gain = 22.000 ; free physical = 3442 ; free virtual = 16415

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 100 cells.
Phase 3 Constant Propagation | Checksum: 125b10f4d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2079.941 ; gain = 22.000 ; free physical = 3438 ; free virtual = 16412

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 425 unconnected nets.
INFO: [Opt 31-11] Eliminated 85 unconnected cells.
Phase 4 Sweep | Checksum: 14ee1b4c4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2079.941 ; gain = 22.000 ; free physical = 3421 ; free virtual = 16395

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2079.941 ; gain = 0.000 ; free physical = 3421 ; free virtual = 16395
Ending Logic Optimization Task | Checksum: 14ee1b4c4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2079.941 ; gain = 22.000 ; free physical = 3421 ; free virtual = 16395

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 60
Ending PowerOpt Patch Enables Task | Checksum: 14ee1b4c4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4702 ; free virtual = 17686
Ending Power Optimization Task | Checksum: 14ee1b4c4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2331.137 ; gain = 251.195 ; free physical = 4702 ; free virtual = 17686
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2331.137 ; gain = 323.215 ; free physical = 4702 ; free virtual = 17686
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4701 ; free virtual = 17686
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/loopback128gbps_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4691 ; free virtual = 17683
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4691 ; free virtual = 17683

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 61e31f34

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4691 ; free virtual = 17683

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 61e31f34

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4691 ; free virtual = 17683
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 61e31f34

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4754 ; free virtual = 17745
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 61e31f34

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4754 ; free virtual = 17745

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 61e31f34

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4754 ; free virtual = 17745

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 7cb88d8b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4754 ; free virtual = 17745
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 7cb88d8b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4754 ; free virtual = 17745
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11b566f9f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4754 ; free virtual = 17745

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1682be80e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4754 ; free virtual = 17745

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1682be80e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2331.137 ; gain = 0.000 ; free physical = 4753 ; free virtual = 17744
