Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct 19 12:24:09 2023
| Host         : myh-virtual-machine running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
| Design       : system_top
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_system_top
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 44
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                | 3          |
| TIMING-9  | Warning  | Unknown CDC Logic                           | 1          |
| TIMING-18 | Warning  | Missing input or output delay               | 36         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 4          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_count[1]_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[11]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[12]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[13]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[14]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[1]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[2]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[3]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[4]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[5]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[6]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[9]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_reg/CLR (the first 15 of 1045 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_count[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system_wrapper/system_i/axi_ad9361/inst/up_rack_reg/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[0]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[10]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[11]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[12]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[13]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[14]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[15]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[16]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[17]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[18]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[19]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[1]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[20]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[21]/CLR (the first 15 of 2057 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[18]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[101]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[102]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[103]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[104]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[105]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[106]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[107]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[108]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[109]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[110]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[111]/CLR, i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[112]/CLR (the first 15 of 644 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on iic_scl relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on iic_sda relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on pl_spi_miso relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[10] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[11] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[2] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[3] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[4] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[5] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[6] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[7] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[8] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on rx_data_in[9] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on rx_frame_in relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on enable relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on pl_spi_clk_o relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on pl_spi_mosi relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on powerctrl[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on powerctrl[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on tx_clk_out relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[10] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[11] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[2] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[3] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[4] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[5] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[6] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[7] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[8] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on tx_data_out[9] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on tx_frame_out relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on txnrx relative to clock(s) rx_clk
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '40' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/myh/Documents/antsdr/antsdr-fw/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc (Line: 123)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '41' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/myh/Documents/antsdr/antsdr-fw/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc (Line: 129)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '65' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/myh/Documents/antsdr/antsdr-fw/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc (Line: 159)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '66' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/myh/Documents/antsdr/antsdr-fw/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc (Line: 165)
Related violations: <none>


