BREUER, M.A. A note on three-valued logic simulation. IEEE Trans. Comput. C-21 (Apr. 1972), 399-401.
BRYANT, R.E. Race detection in MOS circuits by ternary simulation. In VLS! '83. F. Anceau and E. J. Aas, eds. Elsevier Science Publishers B. V. (North Holland), Amsterdam, 1983, pp. 85-95.
BRYANT, R.E. A switch-level model and simulator for MOS digital systems. IEEE Trans. Comput. C-33, 2 (Feb. 1984), 160-177.
BRYANT, R.E. Algorithmic aspects to symbolic switch network analysis. IEEE Trans. Computer- Aided Des. CAD-6, No. 4, (July 1987), 618-633.
BRYANT, R.E. Boolean analysis of MOS circuits. IEEE Trans. Computer-Aided Des. CAD-6, 4 (July 1987), 634-649.
BRZOZOWSKI, J. A. AND MCCLUSKEY, E. J., JR. Signal flow graph techniques for sequential circuit state diagrams. IEEE Trans. Elect. Comput. EC-12, 2, (Apr. 1963), 67-76.
J. A. Brzozowski , C.-J. Seger, A characterization of ternary simulation of gate networks, IEEE Transactions on Computers, v.36 n.11, p.1318-1327, Nov. 1987[doi>10.1109/TC.1987.5009471]
BRZOZOWSKI, J. A., AND YOELI, M.Digital Networks. Prentice-Hall, En#ewood Cliffs, NJ, ! 976.
BRZOZOWSKI, J. A., AND YOELI, i.On a ternary model of gate networks. IEEE Trans. Comput. C-28, 3 (Mar. 1979), 178-183.
J. A. Brzozowski , M. Yoeli, Combinational static CMOS networks, Integration, the VLSI Journal, v.5 n.2, p.103-122, June 1987[doi>10.1016/0167-9260(87)90002-2]
EICHELBERGER, E.B. Hazard detection in combinational and sequential switching circuits. IBM J. Res. Devel. 9 (Mar. 1965), 90-99.
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
HUFFMAN, D.A. The synthesis of sequential switching circuits. In Sequential Machines." Selected Papers. E. F. Moore, ed. Addison-Wesley, Reading, Mass., 1964, pp. 3-62.
LANGDON, G. G. Analysis of asynchronous circuits under different delay assumptions. IEEE Trans. Comput. C-17 (Dec. 1968), 1131-1143.
LENGAUER, T., AND NAHER, S. An analysis of ternary simulation as a tool for race-detection in digital MOS circuits. Integration, the VLSI Journal 4 (1986), 309-330.
MCCLUSKEY, E. J., JR. Transients in combinational logic circuits. In Redundancy Techniques for Computing Systems. R.H. Wilcox and W.C. Mann, eds. Spartan Books, Washington, DC, 1962, pp. 9-46.
MILLER, R.E. Switching Theory, vol. 2, Wiley, New York, 1965.
MULLER, D.E. And RAOTk'V W ~ A thPnry nf" ,evrtohrnncu~~ eireltlte In erneaadings ,.~Fnn International Symposium on the Theory of Switching. Annals of the Computation Laboratory of Harvard University, vot. 29, Harvard University Press, Cambridge, Mass., 1959, pp. 204-243.
C.-J. Seger , J. A. Brzozowski, An optimistic ternary simulation of gate races, Theoretical Computer Science, v.61 n.1, p.49-66, Oct. 1988[doi>10.1016/0304-3975(88)90107-7]
Stephen H. Unger, Asynchronous Sequential Switching Circuit, Krieger Publishing Co., Inc., Melbourne, FL, 1983
Michael Yoeli , Shlomo Rinon, Application of Ternary Algebra to the Study of Static Hazards, Journal of the ACM (JACM), v.11 n.1, p.84-97, Jan. 1964[doi>10.1145/321203.321214]
