$date
	Sun Oct 22 17:30:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module add_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module adder $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1#
1"
#20
1!
0"
#30
0#
1"
#40
