# CSA-Performance-Modelling---RISC-V-processor
Performance Modelling - RISC-V processor  
Author: S. Wang

## Introduction:  
I implemented a single state and five stage cycle-accurate simulator of a 32-bit RISC-V processor in Python.  


## Single stage processor:  
<img width="411" alt="image" src="https://user-images.githubusercontent.com/45084681/210278091-9552f87a-711f-4cba-a48b-50a6c2ab8009.png">

## Five stage processor:  
<img width="398" alt="image" src="https://user-images.githubusercontent.com/45084681/210278101-318010d6-ce43-4a37-8747-a40c833d6cdf.png">
