//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Aug  1 10:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64


.visible .entry _Z7forwardPfi(
	.param .u64 _Z7forwardPfi_param_0,
	.param .u32 _Z7forwardPfi_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<6>;
	.reg .f32 	%f<4>;
	.reg .s64 	%rd<5>;


	ld.param.u64 	%rd1, [_Z7forwardPfi_param_0];
	ld.param.u32 	%r2, [_Z7forwardPfi_param_1];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4];
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	st.global.f32 	[%rd4], %f3;

BB0_2:
	ret;
}

.visible .entry _Z8backwardPfPKfi(
	.param .u64 _Z8backwardPfPKfi_param_0,
	.param .u64 _Z8backwardPfPKfi_param_1,
	.param .u32 _Z8backwardPfPKfi_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .s32 	%r<6>;
	.reg .f32 	%f<6>;
	.reg .s64 	%rd<9>;


	ld.param.u64 	%rd2, [_Z8backwardPfPKfi_param_0];
	ld.param.u64 	%rd3, [_Z8backwardPfPKfi_param_1];
	ld.param.u32 	%r2, [_Z8backwardPfPKfi_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB1_5;

	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd1, %rd4, %rd5;
	ld.global.f32 	%f3, [%rd1];
	setp.gt.f32	%p2, %f3, 0f00000000;
	@%p2 bra 	BB1_3;

	mov.f32 	%f5, 0f00000000;
	bra.uni 	BB1_4;

BB1_3:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.f32 	%f5, [%rd8];

BB1_4:
	st.global.f32 	[%rd1], %f5;

BB1_5:
	ret;
}


