// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/30/2024 18:34:44"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module badApple_top (
	CLOCK_50,
	KEY,
	GPIO_0,
	GPIO_1,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_VS,
	VGA_HS,
	LEDR);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[39:0] GPIO_0;
output 	[39:0] GPIO_1;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	VGA_VS;
output 	VGA_HS;
output 	[9:0] LEDR;

// Design Ports Information
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[36]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[37]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[38]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[39]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[34]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[35]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[36]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[37]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[38]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[39]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_0[36]~input_o ;
wire \GPIO_0[37]~input_o ;
wire \GPIO_0[38]~input_o ;
wire \GPIO_0[39]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \MODE_FSM|state~9_combout ;
wire \MODE_FSM|state.IDLE~q ;
wire \MODE_FSM|read_bank1~0_combout ;
wire \MODE_FSM|state.READ_B1_WRITE_B2~q ;
wire \MODE_FSM|read_bank2~0_combout ;
wire \MODE_FSM|state.READ_B2_WRITE_B1~q ;
wire \MODE_FSM|WideNor1~0_combout ;
wire \MODE_FSM|count_en~q ;
wire \MODE_FSM|Add0~17_sumout ;
wire \MODE_FSM|pixel_count[1]~0_combout ;
wire \MODE_FSM|pixel_count[1]~1_combout ;
wire \MODE_FSM|Add0~18 ;
wire \MODE_FSM|Add0~81_sumout ;
wire \MODE_FSM|Add0~82 ;
wire \MODE_FSM|Add0~21_sumout ;
wire \MODE_FSM|Add0~22 ;
wire \MODE_FSM|Add0~25_sumout ;
wire \MODE_FSM|Add0~26 ;
wire \MODE_FSM|Add0~29_sumout ;
wire \MODE_FSM|Add0~30 ;
wire \MODE_FSM|Add0~5_sumout ;
wire \MODE_FSM|Add0~6 ;
wire \MODE_FSM|Add0~9_sumout ;
wire \MODE_FSM|Add0~10 ;
wire \MODE_FSM|Add0~121_sumout ;
wire \MODE_FSM|Add0~122 ;
wire \MODE_FSM|Add0~117_sumout ;
wire \MODE_FSM|Add0~118 ;
wire \MODE_FSM|Add0~113_sumout ;
wire \MODE_FSM|Add0~114 ;
wire \MODE_FSM|Add0~109_sumout ;
wire \MODE_FSM|Add0~110 ;
wire \MODE_FSM|Add0~53_sumout ;
wire \MODE_FSM|Add0~54 ;
wire \MODE_FSM|Add0~13_sumout ;
wire \MODE_FSM|Add0~14 ;
wire \MODE_FSM|Add0~1_sumout ;
wire \MODE_FSM|Add0~2 ;
wire \MODE_FSM|Add0~49_sumout ;
wire \MODE_FSM|Add0~50 ;
wire \MODE_FSM|Add0~45_sumout ;
wire \MODE_FSM|Add0~46 ;
wire \MODE_FSM|Add0~41_sumout ;
wire \MODE_FSM|Add0~42 ;
wire \MODE_FSM|Add0~37_sumout ;
wire \MODE_FSM|Add0~38 ;
wire \MODE_FSM|Add0~33_sumout ;
wire \MODE_FSM|Add0~34 ;
wire \MODE_FSM|Add0~77_sumout ;
wire \MODE_FSM|Add0~78 ;
wire \MODE_FSM|Add0~73_sumout ;
wire \MODE_FSM|Add0~74 ;
wire \MODE_FSM|Add0~69_sumout ;
wire \MODE_FSM|Add0~70 ;
wire \MODE_FSM|Add0~65_sumout ;
wire \MODE_FSM|Add0~66 ;
wire \MODE_FSM|Add0~61_sumout ;
wire \MODE_FSM|Add0~62 ;
wire \MODE_FSM|Add0~57_sumout ;
wire \MODE_FSM|Add0~58 ;
wire \MODE_FSM|Add0~125_sumout ;
wire \MODE_FSM|Add0~126 ;
wire \MODE_FSM|Add0~105_sumout ;
wire \MODE_FSM|Equal0~5_combout ;
wire \MODE_FSM|Equal0~3_combout ;
wire \MODE_FSM|Equal0~0_combout ;
wire \MODE_FSM|Add0~106 ;
wire \MODE_FSM|Add0~101_sumout ;
wire \MODE_FSM|Add0~102 ;
wire \MODE_FSM|Add0~97_sumout ;
wire \MODE_FSM|Add0~98 ;
wire \MODE_FSM|Add0~93_sumout ;
wire \MODE_FSM|Add0~94 ;
wire \MODE_FSM|Add0~89_sumout ;
wire \MODE_FSM|Add0~90 ;
wire \MODE_FSM|Add0~85_sumout ;
wire \MODE_FSM|Equal0~4_combout ;
wire \MODE_FSM|Equal0~1_combout ;
wire \MODE_FSM|Equal0~2_combout ;
wire \MODE_FSM|Equal0~6_combout ;
wire \MODE_FSM|switch_mode~0_combout ;
wire \MODE_FSM|switch_mode~q ;
wire \DATA_FSM|cmd_bit_count~4_combout ;
wire \CLK_EN_GEN|SPI_clk_counter~2_combout ;
wire \CLK_EN_GEN|SPI_clk_counter~1_combout ;
wire \CLK_EN_GEN|SPI_clk_counter~0_combout ;
wire \CLK_EN_GEN|Equal0~0_combout ;
wire \CLK_EN_GEN|SPI_clk_counter~5_combout ;
wire \CLK_EN_GEN|SPI_clk_counter~4_combout ;
wire \CLK_EN_GEN|SPI_clk_counter~3_combout ;
wire \CLK_EN_GEN|Equal0~1_combout ;
wire \CLK_EN_GEN|SPI_clk_en~0_combout ;
wire \CLK_EN_GEN|SPI_clk_en~q ;
wire \DATA_FSM|Add8~109_sumout ;
wire \DATA_FSM|video_mem_count[7]~0_combout ;
wire \DATA_FSM|state~11_combout ;
wire \DATA_FSM|state.REQ~q ;
wire \DATA_FSM|Selector2~0_combout ;
wire \DATA_FSM|MOSI~1_combout ;
wire \DATA_FSM|DATA_HEADER_BUFF~3_combout ;
wire \DATA_FSM|DATA_HEADER_BUFF~2_combout ;
wire \DATA_FSM|DATA_HEADER_BUFF~1_combout ;
wire \DATA_FSM|DATA_HEADER_BUFF~0_combout ;
wire \DATA_FSM|DATA_HEADER_BUFF~4_combout ;
wire \DATA_FSM|DATA_HEADER_XNOR_BUFF[5]~feeder_combout ;
wire \DATA_FSM|Add2~0_combout ;
wire \DATA_FSM|DATA_HEADER_BUFF~5_combout ;
wire \DATA_FSM|DATA_HEADER_XNOR_BUFF[6]~feeder_combout ;
wire \DATA_FSM|Add2~1_combout ;
wire \DATA_FSM|DATA_HEADER_BUFF~6_combout ;
wire \DATA_FSM|Add2~2_combout ;
wire \DATA_FSM|parse_done~0_combout ;
wire \DATA_FSM|parse_done~1_combout ;
wire \DATA_FSM|video_data_ready~0_combout ;
wire \DATA_FSM|parse_done~q ;
wire \DATA_FSM|state~13_combout ;
wire \DATA_FSM|state.PARSE~q ;
wire \DATA_FSM|state~14_combout ;
wire \DATA_FSM|state.RECEIVE_V~q ;
wire \DATA_FSM|Selector3~0_combout ;
wire \DATA_FSM|video_data_ready~q ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ;
wire \DATA_FSM|Add8~110 ;
wire \DATA_FSM|Add8~105_sumout ;
wire \DATA_FSM|Add8~106 ;
wire \DATA_FSM|Add8~101_sumout ;
wire \DATA_FSM|Add8~102 ;
wire \DATA_FSM|Add8~97_sumout ;
wire \DATA_FSM|Add8~98 ;
wire \DATA_FSM|Add8~93_sumout ;
wire \DATA_FSM|Add8~94 ;
wire \DATA_FSM|Add8~89_sumout ;
wire \DATA_FSM|Add8~90 ;
wire \DATA_FSM|Add8~85_sumout ;
wire \DATA_FSM|Add8~86 ;
wire \DATA_FSM|Add8~81_sumout ;
wire \DATA_FSM|Add8~82 ;
wire \DATA_FSM|Add8~5_sumout ;
wire \DATA_FSM|Add8~6 ;
wire \DATA_FSM|Add8~1_sumout ;
wire \DATA_FSM|Add8~2 ;
wire \DATA_FSM|Add8~29_sumout ;
wire \DATA_FSM|Add8~30 ;
wire \DATA_FSM|Add8~25_sumout ;
wire \DATA_FSM|Add8~26 ;
wire \DATA_FSM|Add8~21_sumout ;
wire \DATA_FSM|Add8~22 ;
wire \DATA_FSM|Add8~17_sumout ;
wire \DATA_FSM|Add8~18 ;
wire \DATA_FSM|Add8~13_sumout ;
wire \DATA_FSM|Add8~14 ;
wire \DATA_FSM|Add8~9_sumout ;
wire \DATA_FSM|Add8~10 ;
wire \DATA_FSM|Add8~53_sumout ;
wire \DATA_FSM|Add8~54 ;
wire \DATA_FSM|Add8~49_sumout ;
wire \DATA_FSM|Add8~50 ;
wire \DATA_FSM|Add8~45_sumout ;
wire \DATA_FSM|Add8~46 ;
wire \DATA_FSM|Add8~41_sumout ;
wire \DATA_FSM|Add8~42 ;
wire \DATA_FSM|Add8~37_sumout ;
wire \DATA_FSM|Add8~38 ;
wire \DATA_FSM|Add8~33_sumout ;
wire \DATA_FSM|Add8~34 ;
wire \DATA_FSM|Add8~77_sumout ;
wire \DATA_FSM|Add8~78 ;
wire \DATA_FSM|Add8~73_sumout ;
wire \DATA_FSM|Add8~74 ;
wire \DATA_FSM|Add8~69_sumout ;
wire \DATA_FSM|Add8~70 ;
wire \DATA_FSM|Add8~65_sumout ;
wire \DATA_FSM|Add8~66 ;
wire \DATA_FSM|Add8~61_sumout ;
wire \DATA_FSM|Add8~62 ;
wire \DATA_FSM|Add8~57_sumout ;
wire \DATA_FSM|Add8~58 ;
wire \DATA_FSM|Add8~125_sumout ;
wire \DATA_FSM|Add8~126 ;
wire \DATA_FSM|Add8~121_sumout ;
wire \DATA_FSM|Add8~122 ;
wire \DATA_FSM|Add8~113_sumout ;
wire \DATA_FSM|Add8~114 ;
wire \DATA_FSM|Add8~117_sumout ;
wire \DATA_FSM|Equal1~5_combout ;
wire \DATA_FSM|Equal1~3_combout ;
wire \DATA_FSM|Equal1~0_combout ;
wire \DATA_FSM|Equal1~1_combout ;
wire \DATA_FSM|Equal1~2_combout ;
wire \DATA_FSM|Equal1~4_combout ;
wire \DATA_FSM|Equal1~6_combout ;
wire \DATA_FSM|video_bank_full~0_combout ;
wire \DATA_FSM|video_bank_full~q ;
wire \DATA_FSM|Add9~1_sumout ;
wire \DATA_FSM|audio_mem_count[28]~0_combout ;
wire \DATA_FSM|Selector4~0_combout ;
wire \DATA_FSM|audio_data_ready~q ;
wire \DATA_FSM|audio_mem_count[28]~1_combout ;
wire \DATA_FSM|Add9~2 ;
wire \DATA_FSM|Add9~5_sumout ;
wire \DATA_FSM|Add9~6 ;
wire \DATA_FSM|Add9~97_sumout ;
wire \DATA_FSM|Add9~98 ;
wire \DATA_FSM|Add9~101_sumout ;
wire \DATA_FSM|Add9~102 ;
wire \DATA_FSM|Add9~109_sumout ;
wire \DATA_FSM|Add9~110 ;
wire \DATA_FSM|Add9~113_sumout ;
wire \DATA_FSM|Add9~114 ;
wire \DATA_FSM|Add9~117_sumout ;
wire \DATA_FSM|Add9~118 ;
wire \DATA_FSM|Add9~121_sumout ;
wire \DATA_FSM|Add9~122 ;
wire \DATA_FSM|Add9~125_sumout ;
wire \DATA_FSM|Add9~126 ;
wire \DATA_FSM|Add9~29_sumout ;
wire \DATA_FSM|Add9~30 ;
wire \DATA_FSM|Add9~61_sumout ;
wire \DATA_FSM|Add9~62 ;
wire \DATA_FSM|Add9~65_sumout ;
wire \DATA_FSM|Add9~66 ;
wire \DATA_FSM|Add9~69_sumout ;
wire \DATA_FSM|Add9~70 ;
wire \DATA_FSM|Add9~73_sumout ;
wire \DATA_FSM|Add9~74 ;
wire \DATA_FSM|Add9~77_sumout ;
wire \DATA_FSM|Add9~78 ;
wire \DATA_FSM|Add9~33_sumout ;
wire \DATA_FSM|Add9~34 ;
wire \DATA_FSM|Add9~25_sumout ;
wire \DATA_FSM|Add9~26 ;
wire \DATA_FSM|Add9~37_sumout ;
wire \DATA_FSM|Add9~38 ;
wire \DATA_FSM|Add9~41_sumout ;
wire \DATA_FSM|Add9~42 ;
wire \DATA_FSM|Add9~45_sumout ;
wire \DATA_FSM|Add9~46 ;
wire \DATA_FSM|Add9~49_sumout ;
wire \DATA_FSM|Add9~50 ;
wire \DATA_FSM|Add9~53_sumout ;
wire \DATA_FSM|Equal2~2_combout ;
wire \DATA_FSM|Add9~54 ;
wire \DATA_FSM|Add9~9_sumout ;
wire \DATA_FSM|Add9~10 ;
wire \DATA_FSM|Add9~13_sumout ;
wire \DATA_FSM|Add9~14 ;
wire \DATA_FSM|Add9~17_sumout ;
wire \DATA_FSM|Add9~18 ;
wire \DATA_FSM|Add9~21_sumout ;
wire \DATA_FSM|Equal2~1_combout ;
wire \DATA_FSM|Add9~22 ;
wire \DATA_FSM|Add9~57_sumout ;
wire \DATA_FSM|Add9~58 ;
wire \DATA_FSM|Add9~105_sumout ;
wire \DATA_FSM|Equal2~5_combout ;
wire \DATA_FSM|Equal2~0_combout ;
wire \DATA_FSM|Add9~106 ;
wire \DATA_FSM|Add9~81_sumout ;
wire \DATA_FSM|Add9~82 ;
wire \DATA_FSM|Add9~85_sumout ;
wire \DATA_FSM|Add9~86 ;
wire \DATA_FSM|Add9~89_sumout ;
wire \DATA_FSM|Add9~90 ;
wire \DATA_FSM|Add9~93_sumout ;
wire \DATA_FSM|Equal2~4_combout ;
wire \DATA_FSM|Equal2~3_combout ;
wire \DATA_FSM|Equal2~6_combout ;
wire \DATA_FSM|audio_bank_full~0_combout ;
wire \DATA_FSM|audio_bank_full~q ;
wire \DATA_FSM|state~15_combout ;
wire \DATA_FSM|state.RECEIVE_A~q ;
wire \DATA_FSM|state~12_combout ;
wire \DATA_FSM|state.IDLE~q ;
wire \DATA_FSM|Selector1~1_combout ;
wire \DATA_FSM|cmd_bit_count[2]~1_combout ;
wire \DATA_FSM|cmd_bit_count~3_combout ;
wire \DATA_FSM|cmd_bit_count~0_combout ;
wire \DATA_FSM|cmd_bit_count~2_combout ;
wire \DATA_FSM|Equal0~0_combout ;
wire \DATA_FSM|request_sent_done~0_combout ;
wire \DATA_FSM|request_sent_done~q ;
wire \DATA_FSM|Selector1~0_combout ;
wire \DATA_FSM|CMD[1]~0_combout ;
wire \DATA_FSM|CMD[3]~2_combout ;
wire \DATA_FSM|CMD[7]~3_combout ;
wire \DATA_FSM|CMD[5]~1_combout ;
wire \DATA_FSM|Mux0~0_combout ;
wire \DATA_FSM|MOSI~0_combout ;
wire \DATA_FSM|MOSI~q ;
wire \DATA_FSM|chip_select~0_combout ;
wire \DATA_FSM|chip_select~q ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~5_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~6 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~9_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~25_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ;
wire \MODE_FSM|read_bank1~q ;
wire \MODE_FSM|read_bank2~q ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~26 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~21_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~22 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~29_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~30 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~13_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~14 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~9_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~10 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~17_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~18 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~5_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~6 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~1_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~2 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~33_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~34 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~37_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~38 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~41_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~10 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~1_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~2 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~33_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~34 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~37_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~38 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~29_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~30 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~25_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~26 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~21_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~22 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~17_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~18 ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~13_sumout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~q ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~2_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[0]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[0]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ;
wire \VIDEO_CONTROLLER|mem_clk~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VGA_SYNC_N~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~0_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~2_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~1_combout ;
wire \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ;
wire \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~8_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~7_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Selector1~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~38 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~42 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~14 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~18 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~22 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~26 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~30 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~10 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~2 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~6 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~34 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3]~feeder_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~14 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~10 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~38 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6]~feeder_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~6 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7]~feeder_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~2 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~30 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~22 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17_sumout ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~18 ;
wire \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~9_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~13_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~14 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~9_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1]~feeder_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~10 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~17_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~18 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~21_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~22 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~25_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~26 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~29_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~30 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~5_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~6 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add0~1_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~10 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~13_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~14 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~17_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2]~feeder_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~18 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~5_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~feeder_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~6 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~21_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4]~feeder_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~22 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~25_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5]~feeder_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~26 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~29_sumout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6]~feeder_combout ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~30 ;
wire \VIDEO_CONTROLLER|mem_pos_tracker|Add1~1_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~DUPLICATE_q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~11 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~15 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~19 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~23 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~27 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~31 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~35 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~39 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~43 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~46 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~47 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~7 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~8_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~7_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Selector1~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~10 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~11 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~14 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~15 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~18 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~19 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~22 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~23 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~26 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~27 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~30 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~31 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~34 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~35 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~38 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~39 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~42 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~43 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~46 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~47 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~6 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~7 ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2]~feeder_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ;
wire \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ;
wire \VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ;
wire \LEDR~0_combout ;
wire \VIDEO_CONTROLLER|bank_counter[0]~0_combout ;
wire \VIDEO_CONTROLLER|bank_counter[1]~1_combout ;
wire \VIDEO_CONTROLLER|bank_counter[2]~2_combout ;
wire \VIDEO_CONTROLLER|bank_counter[3]~3_combout ;
wire [9:0] \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b ;
wire [10:0] \VIDEO_CONTROLLER|VGA_screen_pos|x_pos ;
wire [10:0] \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos ;
wire [31:0] \DATA_FSM|video_mem_count ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b ;
wire [9:0] \VIDEO_CONTROLLER|VGA_screen_pos|y_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b ;
wire [7:0] \VIDEO_CONTROLLER|mem_pos_tracker|y_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b ;
wire [31:0] \MODE_FSM|pixel_count ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b ;
wire [7:0] \VIDEO_CONTROLLER|mem_pos_tracker|x_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b ;
wire [7:0] \DATA_FSM|DATA_HEADER_XNOR_BUFF ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b ;
wire [31:0] \DATA_FSM|audio_mem_count ;
wire [7:0] \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos ;
wire [7:0] \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 ;
wire [7:0] \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b ;
wire [7:0] \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b ;
wire [3:0] \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 ;
wire [3:0] \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter ;
wire [3:0] \DATA_FSM|cmd_bit_count ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b ;
wire [7:0] \DATA_FSM|CMD ;
wire [5:0] \CLK_EN_GEN|SPI_clk_counter ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b ;
wire [7:0] \DATA_FSM|DATA_HEADER_BUFF ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \clock_generation|vga_40mhz_inst|altera_pll_i|fboutclk_wire ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1 ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel ;
wire [1:0] \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel ;
wire [1:0] \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire ;

wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [7:0] \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "false";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(\DATA_FSM|MOSI~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "false";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(\DATA_FSM|chip_select~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "false";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "false";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "false";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "false";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(\VIDEO_CONTROLLER|mem_clk~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "false";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_SYNC_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "false";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "false";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "false";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "false";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "false";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "false";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "false";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "false";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "false";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "false";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "false";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "false";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "false";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "false";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "false";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "false";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "false";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "false";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "false";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "false";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "false";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "false";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "false";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "false";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "false";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "false";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "false";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "false";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "false";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \GPIO_1[36]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[36]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[36]~output .bus_hold = "false";
defparam \GPIO_1[36]~output .open_drain_output = "false";
defparam \GPIO_1[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \GPIO_1[37]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[37]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[37]~output .bus_hold = "false";
defparam \GPIO_1[37]~output .open_drain_output = "false";
defparam \GPIO_1[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \GPIO_1[38]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[38]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[38]~output .bus_hold = "false";
defparam \GPIO_1[38]~output .open_drain_output = "false";
defparam \GPIO_1[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \GPIO_1[39]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[39]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[39]~output .bus_hold = "false";
defparam \GPIO_1[39]~output .open_drain_output = "false";
defparam \GPIO_1[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_SYNC_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(!\KEY[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\LEDR~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\VIDEO_CONTROLLER|bank_counter[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\VIDEO_CONTROLLER|bank_counter[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\VIDEO_CONTROLLER|bank_counter[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\VIDEO_CONTROLLER|bank_counter[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\clock_generation|vga_40mhz_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\clock_generation|vga_40mhz_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "400.0 mhz";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "1st_order";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 4;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 4;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 256;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 256;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 5;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "40.0 mhz";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N3
cyclonev_lcell_comb \MODE_FSM|state~9 (
// Equation(s):
// \MODE_FSM|state~9_combout  = ( \KEY[1]~input_o  & ( (\KEY[0]~input_o  & \MODE_FSM|state.IDLE~q ) ) ) # ( !\KEY[1]~input_o  & ( \KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MODE_FSM|state.IDLE~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|state~9 .extended_lut = "off";
defparam \MODE_FSM|state~9 .lut_mask = 64'h5555555500550055;
defparam \MODE_FSM|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N5
dffeas \MODE_FSM|state.IDLE (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|state.IDLE .is_wysiwyg = "true";
defparam \MODE_FSM|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \MODE_FSM|read_bank1~0 (
// Equation(s):
// \MODE_FSM|read_bank1~0_combout  = ( \MODE_FSM|state.READ_B1_WRITE_B2~q  & ( \KEY[1]~input_o  & ( (\KEY[0]~input_o  & ((!\MODE_FSM|switch_mode~q ) # (\MODE_FSM|state.READ_B2_WRITE_B1~q ))) ) ) ) # ( !\MODE_FSM|state.READ_B1_WRITE_B2~q  & ( \KEY[1]~input_o  
// & ( (\MODE_FSM|state.READ_B2_WRITE_B1~q  & (\MODE_FSM|switch_mode~q  & \KEY[0]~input_o )) ) ) ) # ( \MODE_FSM|state.READ_B1_WRITE_B2~q  & ( !\KEY[1]~input_o  & ( (\KEY[0]~input_o  & (((!\MODE_FSM|state.IDLE~q ) # (!\MODE_FSM|switch_mode~q )) # 
// (\MODE_FSM|state.READ_B2_WRITE_B1~q ))) ) ) ) # ( !\MODE_FSM|state.READ_B1_WRITE_B2~q  & ( !\KEY[1]~input_o  & ( (\KEY[0]~input_o  & ((!\MODE_FSM|state.IDLE~q ) # ((\MODE_FSM|state.READ_B2_WRITE_B1~q  & \MODE_FSM|switch_mode~q )))) ) ) )

	.dataa(!\MODE_FSM|state.READ_B2_WRITE_B1~q ),
	.datab(!\MODE_FSM|state.IDLE~q ),
	.datac(!\MODE_FSM|switch_mode~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\MODE_FSM|state.READ_B1_WRITE_B2~q ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|read_bank1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|read_bank1~0 .extended_lut = "off";
defparam \MODE_FSM|read_bank1~0 .lut_mask = 64'h00CD00FD000500F5;
defparam \MODE_FSM|read_bank1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N44
dffeas \MODE_FSM|state.READ_B1_WRITE_B2 (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|read_bank1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|state.READ_B1_WRITE_B2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|state.READ_B1_WRITE_B2 .is_wysiwyg = "true";
defparam \MODE_FSM|state.READ_B1_WRITE_B2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N0
cyclonev_lcell_comb \MODE_FSM|read_bank2~0 (
// Equation(s):
// \MODE_FSM|read_bank2~0_combout  = (\KEY[0]~input_o  & ((!\MODE_FSM|switch_mode~q  & ((\MODE_FSM|state.READ_B2_WRITE_B1~q ))) # (\MODE_FSM|switch_mode~q  & (\MODE_FSM|state.READ_B1_WRITE_B2~q ))))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\MODE_FSM|state.READ_B1_WRITE_B2~q ),
	.datac(!\MODE_FSM|switch_mode~q ),
	.datad(!\MODE_FSM|state.READ_B2_WRITE_B1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|read_bank2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|read_bank2~0 .extended_lut = "off";
defparam \MODE_FSM|read_bank2~0 .lut_mask = 64'h0151015101510151;
defparam \MODE_FSM|read_bank2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N2
dffeas \MODE_FSM|state.READ_B2_WRITE_B1 (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|read_bank2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|state.READ_B2_WRITE_B1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|state.READ_B2_WRITE_B1 .is_wysiwyg = "true";
defparam \MODE_FSM|state.READ_B2_WRITE_B1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N33
cyclonev_lcell_comb \MODE_FSM|WideNor1~0 (
// Equation(s):
// \MODE_FSM|WideNor1~0_combout  = ( \KEY[1]~input_o  & ( (\MODE_FSM|state.READ_B1_WRITE_B2~q ) # (\MODE_FSM|state.READ_B2_WRITE_B1~q ) ) ) # ( !\KEY[1]~input_o  & ( ((!\MODE_FSM|state.IDLE~q ) # (\MODE_FSM|state.READ_B1_WRITE_B2~q )) # 
// (\MODE_FSM|state.READ_B2_WRITE_B1~q ) ) )

	.dataa(!\MODE_FSM|state.READ_B2_WRITE_B1~q ),
	.datab(!\MODE_FSM|state.READ_B1_WRITE_B2~q ),
	.datac(gnd),
	.datad(!\MODE_FSM|state.IDLE~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|WideNor1~0 .extended_lut = "off";
defparam \MODE_FSM|WideNor1~0 .lut_mask = 64'hFF77FF7777777777;
defparam \MODE_FSM|WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N35
dffeas \MODE_FSM|count_en (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|WideNor1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|count_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|count_en .is_wysiwyg = "true";
defparam \MODE_FSM|count_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N0
cyclonev_lcell_comb \MODE_FSM|Add0~17 (
// Equation(s):
// \MODE_FSM|Add0~17_sumout  = SUM(( \MODE_FSM|pixel_count [0] ) + ( VCC ) + ( !VCC ))
// \MODE_FSM|Add0~18  = CARRY(( \MODE_FSM|pixel_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MODE_FSM|pixel_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~17_sumout ),
	.cout(\MODE_FSM|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~17 .extended_lut = "off";
defparam \MODE_FSM|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \MODE_FSM|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \MODE_FSM|pixel_count[1]~0 (
// Equation(s):
// \MODE_FSM|pixel_count[1]~0_combout  = (!\KEY[0]~input_o ) # (\MODE_FSM|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MODE_FSM|Equal0~6_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|pixel_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|pixel_count[1]~0 .extended_lut = "off";
defparam \MODE_FSM|pixel_count[1]~0 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \MODE_FSM|pixel_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \MODE_FSM|pixel_count[1]~1 (
// Equation(s):
// \MODE_FSM|pixel_count[1]~1_combout  = (!\KEY[0]~input_o ) # (\MODE_FSM|count_en~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\MODE_FSM|count_en~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|pixel_count[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|pixel_count[1]~1 .extended_lut = "off";
defparam \MODE_FSM|pixel_count[1]~1 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \MODE_FSM|pixel_count[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N2
dffeas \MODE_FSM|pixel_count[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[0] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N3
cyclonev_lcell_comb \MODE_FSM|Add0~81 (
// Equation(s):
// \MODE_FSM|Add0~81_sumout  = SUM(( \MODE_FSM|pixel_count [1] ) + ( GND ) + ( \MODE_FSM|Add0~18  ))
// \MODE_FSM|Add0~82  = CARRY(( \MODE_FSM|pixel_count [1] ) + ( GND ) + ( \MODE_FSM|Add0~18  ))

	.dataa(!\MODE_FSM|pixel_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~81_sumout ),
	.cout(\MODE_FSM|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~81 .extended_lut = "off";
defparam \MODE_FSM|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N5
dffeas \MODE_FSM|pixel_count[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[1] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N6
cyclonev_lcell_comb \MODE_FSM|Add0~21 (
// Equation(s):
// \MODE_FSM|Add0~21_sumout  = SUM(( \MODE_FSM|pixel_count [2] ) + ( GND ) + ( \MODE_FSM|Add0~82  ))
// \MODE_FSM|Add0~22  = CARRY(( \MODE_FSM|pixel_count [2] ) + ( GND ) + ( \MODE_FSM|Add0~82  ))

	.dataa(gnd),
	.datab(!\MODE_FSM|pixel_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~21_sumout ),
	.cout(\MODE_FSM|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~21 .extended_lut = "off";
defparam \MODE_FSM|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \MODE_FSM|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N8
dffeas \MODE_FSM|pixel_count[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[2] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N9
cyclonev_lcell_comb \MODE_FSM|Add0~25 (
// Equation(s):
// \MODE_FSM|Add0~25_sumout  = SUM(( \MODE_FSM|pixel_count [3] ) + ( GND ) + ( \MODE_FSM|Add0~22  ))
// \MODE_FSM|Add0~26  = CARRY(( \MODE_FSM|pixel_count [3] ) + ( GND ) + ( \MODE_FSM|Add0~22  ))

	.dataa(!\MODE_FSM|pixel_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~25_sumout ),
	.cout(\MODE_FSM|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~25 .extended_lut = "off";
defparam \MODE_FSM|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N11
dffeas \MODE_FSM|pixel_count[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[3] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N12
cyclonev_lcell_comb \MODE_FSM|Add0~29 (
// Equation(s):
// \MODE_FSM|Add0~29_sumout  = SUM(( \MODE_FSM|pixel_count [4] ) + ( GND ) + ( \MODE_FSM|Add0~26  ))
// \MODE_FSM|Add0~30  = CARRY(( \MODE_FSM|pixel_count [4] ) + ( GND ) + ( \MODE_FSM|Add0~26  ))

	.dataa(gnd),
	.datab(!\MODE_FSM|pixel_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~29_sumout ),
	.cout(\MODE_FSM|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~29 .extended_lut = "off";
defparam \MODE_FSM|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \MODE_FSM|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N14
dffeas \MODE_FSM|pixel_count[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[4] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N15
cyclonev_lcell_comb \MODE_FSM|Add0~5 (
// Equation(s):
// \MODE_FSM|Add0~5_sumout  = SUM(( \MODE_FSM|pixel_count [5] ) + ( GND ) + ( \MODE_FSM|Add0~30  ))
// \MODE_FSM|Add0~6  = CARRY(( \MODE_FSM|pixel_count [5] ) + ( GND ) + ( \MODE_FSM|Add0~30  ))

	.dataa(!\MODE_FSM|pixel_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~5_sumout ),
	.cout(\MODE_FSM|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~5 .extended_lut = "off";
defparam \MODE_FSM|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N17
dffeas \MODE_FSM|pixel_count[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[5] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N18
cyclonev_lcell_comb \MODE_FSM|Add0~9 (
// Equation(s):
// \MODE_FSM|Add0~9_sumout  = SUM(( \MODE_FSM|pixel_count [6] ) + ( GND ) + ( \MODE_FSM|Add0~6  ))
// \MODE_FSM|Add0~10  = CARRY(( \MODE_FSM|pixel_count [6] ) + ( GND ) + ( \MODE_FSM|Add0~6  ))

	.dataa(gnd),
	.datab(!\MODE_FSM|pixel_count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~9_sumout ),
	.cout(\MODE_FSM|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~9 .extended_lut = "off";
defparam \MODE_FSM|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \MODE_FSM|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N20
dffeas \MODE_FSM|pixel_count[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[6] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N21
cyclonev_lcell_comb \MODE_FSM|Add0~121 (
// Equation(s):
// \MODE_FSM|Add0~121_sumout  = SUM(( \MODE_FSM|pixel_count [7] ) + ( GND ) + ( \MODE_FSM|Add0~10  ))
// \MODE_FSM|Add0~122  = CARRY(( \MODE_FSM|pixel_count [7] ) + ( GND ) + ( \MODE_FSM|Add0~10  ))

	.dataa(!\MODE_FSM|pixel_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~121_sumout ),
	.cout(\MODE_FSM|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~121 .extended_lut = "off";
defparam \MODE_FSM|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N23
dffeas \MODE_FSM|pixel_count[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[7] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N24
cyclonev_lcell_comb \MODE_FSM|Add0~117 (
// Equation(s):
// \MODE_FSM|Add0~117_sumout  = SUM(( \MODE_FSM|pixel_count [8] ) + ( GND ) + ( \MODE_FSM|Add0~122  ))
// \MODE_FSM|Add0~118  = CARRY(( \MODE_FSM|pixel_count [8] ) + ( GND ) + ( \MODE_FSM|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MODE_FSM|pixel_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~117_sumout ),
	.cout(\MODE_FSM|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~117 .extended_lut = "off";
defparam \MODE_FSM|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MODE_FSM|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N26
dffeas \MODE_FSM|pixel_count[8] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[8] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N27
cyclonev_lcell_comb \MODE_FSM|Add0~113 (
// Equation(s):
// \MODE_FSM|Add0~113_sumout  = SUM(( \MODE_FSM|pixel_count [9] ) + ( GND ) + ( \MODE_FSM|Add0~118  ))
// \MODE_FSM|Add0~114  = CARRY(( \MODE_FSM|pixel_count [9] ) + ( GND ) + ( \MODE_FSM|Add0~118  ))

	.dataa(!\MODE_FSM|pixel_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~113_sumout ),
	.cout(\MODE_FSM|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~113 .extended_lut = "off";
defparam \MODE_FSM|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N29
dffeas \MODE_FSM|pixel_count[9] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[9] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N30
cyclonev_lcell_comb \MODE_FSM|Add0~109 (
// Equation(s):
// \MODE_FSM|Add0~109_sumout  = SUM(( \MODE_FSM|pixel_count [10] ) + ( GND ) + ( \MODE_FSM|Add0~114  ))
// \MODE_FSM|Add0~110  = CARRY(( \MODE_FSM|pixel_count [10] ) + ( GND ) + ( \MODE_FSM|Add0~114  ))

	.dataa(gnd),
	.datab(!\MODE_FSM|pixel_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~109_sumout ),
	.cout(\MODE_FSM|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~109 .extended_lut = "off";
defparam \MODE_FSM|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \MODE_FSM|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N32
dffeas \MODE_FSM|pixel_count[10] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[10] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N33
cyclonev_lcell_comb \MODE_FSM|Add0~53 (
// Equation(s):
// \MODE_FSM|Add0~53_sumout  = SUM(( \MODE_FSM|pixel_count [11] ) + ( GND ) + ( \MODE_FSM|Add0~110  ))
// \MODE_FSM|Add0~54  = CARRY(( \MODE_FSM|pixel_count [11] ) + ( GND ) + ( \MODE_FSM|Add0~110  ))

	.dataa(!\MODE_FSM|pixel_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~53_sumout ),
	.cout(\MODE_FSM|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~53 .extended_lut = "off";
defparam \MODE_FSM|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N35
dffeas \MODE_FSM|pixel_count[11] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[11] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N36
cyclonev_lcell_comb \MODE_FSM|Add0~13 (
// Equation(s):
// \MODE_FSM|Add0~13_sumout  = SUM(( \MODE_FSM|pixel_count [12] ) + ( GND ) + ( \MODE_FSM|Add0~54  ))
// \MODE_FSM|Add0~14  = CARRY(( \MODE_FSM|pixel_count [12] ) + ( GND ) + ( \MODE_FSM|Add0~54  ))

	.dataa(!\MODE_FSM|pixel_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~13_sumout ),
	.cout(\MODE_FSM|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~13 .extended_lut = "off";
defparam \MODE_FSM|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N38
dffeas \MODE_FSM|pixel_count[12] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[12] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N39
cyclonev_lcell_comb \MODE_FSM|Add0~1 (
// Equation(s):
// \MODE_FSM|Add0~1_sumout  = SUM(( \MODE_FSM|pixel_count [13] ) + ( GND ) + ( \MODE_FSM|Add0~14  ))
// \MODE_FSM|Add0~2  = CARRY(( \MODE_FSM|pixel_count [13] ) + ( GND ) + ( \MODE_FSM|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MODE_FSM|pixel_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~1_sumout ),
	.cout(\MODE_FSM|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~1 .extended_lut = "off";
defparam \MODE_FSM|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MODE_FSM|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N41
dffeas \MODE_FSM|pixel_count[13] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[13] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N42
cyclonev_lcell_comb \MODE_FSM|Add0~49 (
// Equation(s):
// \MODE_FSM|Add0~49_sumout  = SUM(( GND ) + ( \MODE_FSM|pixel_count [14] ) + ( \MODE_FSM|Add0~2  ))
// \MODE_FSM|Add0~50  = CARRY(( GND ) + ( \MODE_FSM|pixel_count [14] ) + ( \MODE_FSM|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MODE_FSM|pixel_count [14]),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~49_sumout ),
	.cout(\MODE_FSM|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~49 .extended_lut = "off";
defparam \MODE_FSM|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \MODE_FSM|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N44
dffeas \MODE_FSM|pixel_count[14] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[14] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N45
cyclonev_lcell_comb \MODE_FSM|Add0~45 (
// Equation(s):
// \MODE_FSM|Add0~45_sumout  = SUM(( \MODE_FSM|pixel_count [15] ) + ( GND ) + ( \MODE_FSM|Add0~50  ))
// \MODE_FSM|Add0~46  = CARRY(( \MODE_FSM|pixel_count [15] ) + ( GND ) + ( \MODE_FSM|Add0~50  ))

	.dataa(gnd),
	.datab(!\MODE_FSM|pixel_count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~45_sumout ),
	.cout(\MODE_FSM|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~45 .extended_lut = "off";
defparam \MODE_FSM|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \MODE_FSM|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N47
dffeas \MODE_FSM|pixel_count[15] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[15] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N48
cyclonev_lcell_comb \MODE_FSM|Add0~41 (
// Equation(s):
// \MODE_FSM|Add0~41_sumout  = SUM(( \MODE_FSM|pixel_count [16] ) + ( GND ) + ( \MODE_FSM|Add0~46  ))
// \MODE_FSM|Add0~42  = CARRY(( \MODE_FSM|pixel_count [16] ) + ( GND ) + ( \MODE_FSM|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MODE_FSM|pixel_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~41_sumout ),
	.cout(\MODE_FSM|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~41 .extended_lut = "off";
defparam \MODE_FSM|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MODE_FSM|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N50
dffeas \MODE_FSM|pixel_count[16] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[16] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N51
cyclonev_lcell_comb \MODE_FSM|Add0~37 (
// Equation(s):
// \MODE_FSM|Add0~37_sumout  = SUM(( \MODE_FSM|pixel_count [17] ) + ( GND ) + ( \MODE_FSM|Add0~42  ))
// \MODE_FSM|Add0~38  = CARRY(( \MODE_FSM|pixel_count [17] ) + ( GND ) + ( \MODE_FSM|Add0~42  ))

	.dataa(!\MODE_FSM|pixel_count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~37_sumout ),
	.cout(\MODE_FSM|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~37 .extended_lut = "off";
defparam \MODE_FSM|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N53
dffeas \MODE_FSM|pixel_count[17] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[17] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N54
cyclonev_lcell_comb \MODE_FSM|Add0~33 (
// Equation(s):
// \MODE_FSM|Add0~33_sumout  = SUM(( \MODE_FSM|pixel_count [18] ) + ( GND ) + ( \MODE_FSM|Add0~38  ))
// \MODE_FSM|Add0~34  = CARRY(( \MODE_FSM|pixel_count [18] ) + ( GND ) + ( \MODE_FSM|Add0~38  ))

	.dataa(!\MODE_FSM|pixel_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~33_sumout ),
	.cout(\MODE_FSM|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~33 .extended_lut = "off";
defparam \MODE_FSM|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N56
dffeas \MODE_FSM|pixel_count[18] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[18] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N57
cyclonev_lcell_comb \MODE_FSM|Add0~77 (
// Equation(s):
// \MODE_FSM|Add0~77_sumout  = SUM(( \MODE_FSM|pixel_count [19] ) + ( GND ) + ( \MODE_FSM|Add0~34  ))
// \MODE_FSM|Add0~78  = CARRY(( \MODE_FSM|pixel_count [19] ) + ( GND ) + ( \MODE_FSM|Add0~34  ))

	.dataa(gnd),
	.datab(!\MODE_FSM|pixel_count [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~77_sumout ),
	.cout(\MODE_FSM|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~77 .extended_lut = "off";
defparam \MODE_FSM|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \MODE_FSM|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N59
dffeas \MODE_FSM|pixel_count[19] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[19] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N0
cyclonev_lcell_comb \MODE_FSM|Add0~73 (
// Equation(s):
// \MODE_FSM|Add0~73_sumout  = SUM(( \MODE_FSM|pixel_count [20] ) + ( GND ) + ( \MODE_FSM|Add0~78  ))
// \MODE_FSM|Add0~74  = CARRY(( \MODE_FSM|pixel_count [20] ) + ( GND ) + ( \MODE_FSM|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MODE_FSM|pixel_count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~73_sumout ),
	.cout(\MODE_FSM|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~73 .extended_lut = "off";
defparam \MODE_FSM|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MODE_FSM|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N2
dffeas \MODE_FSM|pixel_count[20] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[20] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N3
cyclonev_lcell_comb \MODE_FSM|Add0~69 (
// Equation(s):
// \MODE_FSM|Add0~69_sumout  = SUM(( \MODE_FSM|pixel_count [21] ) + ( GND ) + ( \MODE_FSM|Add0~74  ))
// \MODE_FSM|Add0~70  = CARRY(( \MODE_FSM|pixel_count [21] ) + ( GND ) + ( \MODE_FSM|Add0~74  ))

	.dataa(!\MODE_FSM|pixel_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~69_sumout ),
	.cout(\MODE_FSM|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~69 .extended_lut = "off";
defparam \MODE_FSM|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N5
dffeas \MODE_FSM|pixel_count[21] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[21] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N6
cyclonev_lcell_comb \MODE_FSM|Add0~65 (
// Equation(s):
// \MODE_FSM|Add0~65_sumout  = SUM(( GND ) + ( \MODE_FSM|pixel_count [22] ) + ( \MODE_FSM|Add0~70  ))
// \MODE_FSM|Add0~66  = CARRY(( GND ) + ( \MODE_FSM|pixel_count [22] ) + ( \MODE_FSM|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MODE_FSM|pixel_count [22]),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~65_sumout ),
	.cout(\MODE_FSM|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~65 .extended_lut = "off";
defparam \MODE_FSM|Add0~65 .lut_mask = 64'h0000FF0000000000;
defparam \MODE_FSM|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N8
dffeas \MODE_FSM|pixel_count[22] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[22] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N9
cyclonev_lcell_comb \MODE_FSM|Add0~61 (
// Equation(s):
// \MODE_FSM|Add0~61_sumout  = SUM(( \MODE_FSM|pixel_count [23] ) + ( GND ) + ( \MODE_FSM|Add0~66  ))
// \MODE_FSM|Add0~62  = CARRY(( \MODE_FSM|pixel_count [23] ) + ( GND ) + ( \MODE_FSM|Add0~66  ))

	.dataa(gnd),
	.datab(!\MODE_FSM|pixel_count [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~61_sumout ),
	.cout(\MODE_FSM|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~61 .extended_lut = "off";
defparam \MODE_FSM|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \MODE_FSM|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N11
dffeas \MODE_FSM|pixel_count[23] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[23] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N12
cyclonev_lcell_comb \MODE_FSM|Add0~57 (
// Equation(s):
// \MODE_FSM|Add0~57_sumout  = SUM(( GND ) + ( \MODE_FSM|pixel_count [24] ) + ( \MODE_FSM|Add0~62  ))
// \MODE_FSM|Add0~58  = CARRY(( GND ) + ( \MODE_FSM|pixel_count [24] ) + ( \MODE_FSM|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MODE_FSM|pixel_count [24]),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~57_sumout ),
	.cout(\MODE_FSM|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~57 .extended_lut = "off";
defparam \MODE_FSM|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \MODE_FSM|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N14
dffeas \MODE_FSM|pixel_count[24] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[24] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N15
cyclonev_lcell_comb \MODE_FSM|Add0~125 (
// Equation(s):
// \MODE_FSM|Add0~125_sumout  = SUM(( \MODE_FSM|pixel_count [25] ) + ( GND ) + ( \MODE_FSM|Add0~58  ))
// \MODE_FSM|Add0~126  = CARRY(( \MODE_FSM|pixel_count [25] ) + ( GND ) + ( \MODE_FSM|Add0~58  ))

	.dataa(gnd),
	.datab(!\MODE_FSM|pixel_count [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~125_sumout ),
	.cout(\MODE_FSM|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~125 .extended_lut = "off";
defparam \MODE_FSM|Add0~125 .lut_mask = 64'h0000FFFF00003333;
defparam \MODE_FSM|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N17
dffeas \MODE_FSM|pixel_count[25] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[25] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N18
cyclonev_lcell_comb \MODE_FSM|Add0~105 (
// Equation(s):
// \MODE_FSM|Add0~105_sumout  = SUM(( \MODE_FSM|pixel_count [26] ) + ( GND ) + ( \MODE_FSM|Add0~126  ))
// \MODE_FSM|Add0~106  = CARRY(( \MODE_FSM|pixel_count [26] ) + ( GND ) + ( \MODE_FSM|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MODE_FSM|pixel_count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~105_sumout ),
	.cout(\MODE_FSM|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~105 .extended_lut = "off";
defparam \MODE_FSM|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MODE_FSM|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N20
dffeas \MODE_FSM|pixel_count[26] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[26] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N48
cyclonev_lcell_comb \MODE_FSM|Equal0~5 (
// Equation(s):
// \MODE_FSM|Equal0~5_combout  = ( \MODE_FSM|pixel_count [10] & ( \MODE_FSM|pixel_count [7] & ( (!\MODE_FSM|pixel_count [9] & (\MODE_FSM|pixel_count [25] & (!\MODE_FSM|pixel_count [26] & \MODE_FSM|pixel_count [8]))) ) ) )

	.dataa(!\MODE_FSM|pixel_count [9]),
	.datab(!\MODE_FSM|pixel_count [25]),
	.datac(!\MODE_FSM|pixel_count [26]),
	.datad(!\MODE_FSM|pixel_count [8]),
	.datae(!\MODE_FSM|pixel_count [10]),
	.dataf(!\MODE_FSM|pixel_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Equal0~5 .extended_lut = "off";
defparam \MODE_FSM|Equal0~5 .lut_mask = 64'h0000000000000020;
defparam \MODE_FSM|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N36
cyclonev_lcell_comb \MODE_FSM|Equal0~3 (
// Equation(s):
// \MODE_FSM|Equal0~3_combout  = ( \MODE_FSM|pixel_count [19] & ( !\MODE_FSM|pixel_count [24] & ( (\MODE_FSM|pixel_count [20] & (\MODE_FSM|pixel_count [22] & (!\MODE_FSM|pixel_count [21] & !\MODE_FSM|pixel_count [23]))) ) ) )

	.dataa(!\MODE_FSM|pixel_count [20]),
	.datab(!\MODE_FSM|pixel_count [22]),
	.datac(!\MODE_FSM|pixel_count [21]),
	.datad(!\MODE_FSM|pixel_count [23]),
	.datae(!\MODE_FSM|pixel_count [19]),
	.dataf(!\MODE_FSM|pixel_count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Equal0~3 .extended_lut = "off";
defparam \MODE_FSM|Equal0~3 .lut_mask = 64'h0000100000000000;
defparam \MODE_FSM|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N51
cyclonev_lcell_comb \MODE_FSM|Equal0~0 (
// Equation(s):
// \MODE_FSM|Equal0~0_combout  = ( \MODE_FSM|pixel_count [5] & ( \MODE_FSM|pixel_count [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MODE_FSM|pixel_count [13]),
	.datae(gnd),
	.dataf(!\MODE_FSM|pixel_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Equal0~0 .extended_lut = "off";
defparam \MODE_FSM|Equal0~0 .lut_mask = 64'h0000000000FF00FF;
defparam \MODE_FSM|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N21
cyclonev_lcell_comb \MODE_FSM|Add0~101 (
// Equation(s):
// \MODE_FSM|Add0~101_sumout  = SUM(( \MODE_FSM|pixel_count [27] ) + ( GND ) + ( \MODE_FSM|Add0~106  ))
// \MODE_FSM|Add0~102  = CARRY(( \MODE_FSM|pixel_count [27] ) + ( GND ) + ( \MODE_FSM|Add0~106  ))

	.dataa(!\MODE_FSM|pixel_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~101_sumout ),
	.cout(\MODE_FSM|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~101 .extended_lut = "off";
defparam \MODE_FSM|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N23
dffeas \MODE_FSM|pixel_count[27] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[27] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N24
cyclonev_lcell_comb \MODE_FSM|Add0~97 (
// Equation(s):
// \MODE_FSM|Add0~97_sumout  = SUM(( \MODE_FSM|pixel_count [28] ) + ( GND ) + ( \MODE_FSM|Add0~102  ))
// \MODE_FSM|Add0~98  = CARRY(( \MODE_FSM|pixel_count [28] ) + ( GND ) + ( \MODE_FSM|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MODE_FSM|pixel_count [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~97_sumout ),
	.cout(\MODE_FSM|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~97 .extended_lut = "off";
defparam \MODE_FSM|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MODE_FSM|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N26
dffeas \MODE_FSM|pixel_count[28] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[28] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N27
cyclonev_lcell_comb \MODE_FSM|Add0~93 (
// Equation(s):
// \MODE_FSM|Add0~93_sumout  = SUM(( \MODE_FSM|pixel_count [29] ) + ( GND ) + ( \MODE_FSM|Add0~98  ))
// \MODE_FSM|Add0~94  = CARRY(( \MODE_FSM|pixel_count [29] ) + ( GND ) + ( \MODE_FSM|Add0~98  ))

	.dataa(!\MODE_FSM|pixel_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~93_sumout ),
	.cout(\MODE_FSM|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~93 .extended_lut = "off";
defparam \MODE_FSM|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N29
dffeas \MODE_FSM|pixel_count[29] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[29] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N30
cyclonev_lcell_comb \MODE_FSM|Add0~89 (
// Equation(s):
// \MODE_FSM|Add0~89_sumout  = SUM(( \MODE_FSM|pixel_count [30] ) + ( GND ) + ( \MODE_FSM|Add0~94  ))
// \MODE_FSM|Add0~90  = CARRY(( \MODE_FSM|pixel_count [30] ) + ( GND ) + ( \MODE_FSM|Add0~94  ))

	.dataa(gnd),
	.datab(!\MODE_FSM|pixel_count [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~89_sumout ),
	.cout(\MODE_FSM|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~89 .extended_lut = "off";
defparam \MODE_FSM|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \MODE_FSM|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N32
dffeas \MODE_FSM|pixel_count[30] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[30] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N33
cyclonev_lcell_comb \MODE_FSM|Add0~85 (
// Equation(s):
// \MODE_FSM|Add0~85_sumout  = SUM(( \MODE_FSM|pixel_count [31] ) + ( GND ) + ( \MODE_FSM|Add0~90  ))

	.dataa(!\MODE_FSM|pixel_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MODE_FSM|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MODE_FSM|Add0~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Add0~85 .extended_lut = "off";
defparam \MODE_FSM|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \MODE_FSM|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N35
dffeas \MODE_FSM|pixel_count[31] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MODE_FSM|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MODE_FSM|pixel_count[1]~0_combout ),
	.sload(gnd),
	.ena(\MODE_FSM|pixel_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|pixel_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|pixel_count[31] .is_wysiwyg = "true";
defparam \MODE_FSM|pixel_count[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N42
cyclonev_lcell_comb \MODE_FSM|Equal0~4 (
// Equation(s):
// \MODE_FSM|Equal0~4_combout  = ( !\MODE_FSM|pixel_count [27] & ( \MODE_FSM|pixel_count [1] & ( (!\MODE_FSM|pixel_count [28] & (!\MODE_FSM|pixel_count [30] & (!\MODE_FSM|pixel_count [31] & !\MODE_FSM|pixel_count [29]))) ) ) )

	.dataa(!\MODE_FSM|pixel_count [28]),
	.datab(!\MODE_FSM|pixel_count [30]),
	.datac(!\MODE_FSM|pixel_count [31]),
	.datad(!\MODE_FSM|pixel_count [29]),
	.datae(!\MODE_FSM|pixel_count [27]),
	.dataf(!\MODE_FSM|pixel_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Equal0~4 .extended_lut = "off";
defparam \MODE_FSM|Equal0~4 .lut_mask = 64'h0000000080000000;
defparam \MODE_FSM|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N0
cyclonev_lcell_comb \MODE_FSM|Equal0~1 (
// Equation(s):
// \MODE_FSM|Equal0~1_combout  = ( \MODE_FSM|pixel_count [0] & ( \MODE_FSM|pixel_count [2] & ( (\MODE_FSM|pixel_count [4] & (!\MODE_FSM|pixel_count [12] & (\MODE_FSM|pixel_count [6] & \MODE_FSM|pixel_count [3]))) ) ) )

	.dataa(!\MODE_FSM|pixel_count [4]),
	.datab(!\MODE_FSM|pixel_count [12]),
	.datac(!\MODE_FSM|pixel_count [6]),
	.datad(!\MODE_FSM|pixel_count [3]),
	.datae(!\MODE_FSM|pixel_count [0]),
	.dataf(!\MODE_FSM|pixel_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Equal0~1 .extended_lut = "off";
defparam \MODE_FSM|Equal0~1 .lut_mask = 64'h0000000000000004;
defparam \MODE_FSM|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N6
cyclonev_lcell_comb \MODE_FSM|Equal0~2 (
// Equation(s):
// \MODE_FSM|Equal0~2_combout  = ( \MODE_FSM|pixel_count [17] & ( !\MODE_FSM|pixel_count [11] & ( (\MODE_FSM|pixel_count [16] & (!\MODE_FSM|pixel_count [14] & (!\MODE_FSM|pixel_count [15] & \MODE_FSM|pixel_count [18]))) ) ) )

	.dataa(!\MODE_FSM|pixel_count [16]),
	.datab(!\MODE_FSM|pixel_count [14]),
	.datac(!\MODE_FSM|pixel_count [15]),
	.datad(!\MODE_FSM|pixel_count [18]),
	.datae(!\MODE_FSM|pixel_count [17]),
	.dataf(!\MODE_FSM|pixel_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Equal0~2 .extended_lut = "off";
defparam \MODE_FSM|Equal0~2 .lut_mask = 64'h0000004000000000;
defparam \MODE_FSM|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \MODE_FSM|Equal0~6 (
// Equation(s):
// \MODE_FSM|Equal0~6_combout  = ( \MODE_FSM|Equal0~1_combout  & ( \MODE_FSM|Equal0~2_combout  & ( (\MODE_FSM|Equal0~5_combout  & (\MODE_FSM|Equal0~3_combout  & (\MODE_FSM|Equal0~0_combout  & \MODE_FSM|Equal0~4_combout ))) ) ) )

	.dataa(!\MODE_FSM|Equal0~5_combout ),
	.datab(!\MODE_FSM|Equal0~3_combout ),
	.datac(!\MODE_FSM|Equal0~0_combout ),
	.datad(!\MODE_FSM|Equal0~4_combout ),
	.datae(!\MODE_FSM|Equal0~1_combout ),
	.dataf(!\MODE_FSM|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|Equal0~6 .extended_lut = "off";
defparam \MODE_FSM|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \MODE_FSM|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \MODE_FSM|switch_mode~0 (
// Equation(s):
// \MODE_FSM|switch_mode~0_combout  = ( \MODE_FSM|switch_mode~q  & ( \MODE_FSM|Equal0~6_combout  ) ) # ( !\MODE_FSM|switch_mode~q  & ( \MODE_FSM|Equal0~6_combout  & ( (\MODE_FSM|count_en~q  & \KEY[0]~input_o ) ) ) ) # ( \MODE_FSM|switch_mode~q  & ( 
// !\MODE_FSM|Equal0~6_combout  & ( (!\MODE_FSM|count_en~q ) # (!\KEY[0]~input_o ) ) ) )

	.dataa(!\MODE_FSM|count_en~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\MODE_FSM|switch_mode~q ),
	.dataf(!\MODE_FSM|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MODE_FSM|switch_mode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MODE_FSM|switch_mode~0 .extended_lut = "off";
defparam \MODE_FSM|switch_mode~0 .lut_mask = 64'h0000FAFA0505FFFF;
defparam \MODE_FSM|switch_mode~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N29
dffeas \MODE_FSM|switch_mode (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MODE_FSM|switch_mode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|switch_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|switch_mode .is_wysiwyg = "true";
defparam \MODE_FSM|switch_mode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N51
cyclonev_lcell_comb \DATA_FSM|cmd_bit_count~4 (
// Equation(s):
// \DATA_FSM|cmd_bit_count~4_combout  = (\KEY[0]~input_o  & (!\DATA_FSM|cmd_bit_count [0] $ (!\DATA_FSM|cmd_bit_count [1])))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\DATA_FSM|cmd_bit_count [0]),
	.datac(gnd),
	.datad(!\DATA_FSM|cmd_bit_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|cmd_bit_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|cmd_bit_count~4 .extended_lut = "off";
defparam \DATA_FSM|cmd_bit_count~4 .lut_mask = 64'h1144114411441144;
defparam \DATA_FSM|cmd_bit_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N48
cyclonev_lcell_comb \CLK_EN_GEN|SPI_clk_counter~2 (
// Equation(s):
// \CLK_EN_GEN|SPI_clk_counter~2_combout  = ( !\CLK_EN_GEN|SPI_clk_counter [0] & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CLK_EN_GEN|SPI_clk_counter [0]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_EN_GEN|SPI_clk_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter~2 .extended_lut = "off";
defparam \CLK_EN_GEN|SPI_clk_counter~2 .lut_mask = 64'h00000000FFFF0000;
defparam \CLK_EN_GEN|SPI_clk_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N50
dffeas \CLK_EN_GEN|SPI_clk_counter[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CLK_EN_GEN|SPI_clk_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_EN_GEN|SPI_clk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter[0] .is_wysiwyg = "true";
defparam \CLK_EN_GEN|SPI_clk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N42
cyclonev_lcell_comb \CLK_EN_GEN|SPI_clk_counter~1 (
// Equation(s):
// \CLK_EN_GEN|SPI_clk_counter~1_combout  = ( \CLK_EN_GEN|SPI_clk_counter [1] & ( (!\CLK_EN_GEN|SPI_clk_counter [0] & \KEY[0]~input_o ) ) ) # ( !\CLK_EN_GEN|SPI_clk_counter [1] & ( (\CLK_EN_GEN|SPI_clk_counter [0] & \KEY[0]~input_o ) ) )

	.dataa(!\CLK_EN_GEN|SPI_clk_counter [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CLK_EN_GEN|SPI_clk_counter [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_EN_GEN|SPI_clk_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter~1 .extended_lut = "off";
defparam \CLK_EN_GEN|SPI_clk_counter~1 .lut_mask = 64'h1111222211112222;
defparam \CLK_EN_GEN|SPI_clk_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N44
dffeas \CLK_EN_GEN|SPI_clk_counter[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CLK_EN_GEN|SPI_clk_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_EN_GEN|SPI_clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter[1] .is_wysiwyg = "true";
defparam \CLK_EN_GEN|SPI_clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N36
cyclonev_lcell_comb \CLK_EN_GEN|SPI_clk_counter~0 (
// Equation(s):
// \CLK_EN_GEN|SPI_clk_counter~0_combout  = ( \KEY[0]~input_o  & ( !\CLK_EN_GEN|SPI_clk_counter [2] $ (((!\CLK_EN_GEN|SPI_clk_counter [0]) # (!\CLK_EN_GEN|SPI_clk_counter [1]))) ) )

	.dataa(!\CLK_EN_GEN|SPI_clk_counter [0]),
	.datab(!\CLK_EN_GEN|SPI_clk_counter [1]),
	.datac(gnd),
	.datad(!\CLK_EN_GEN|SPI_clk_counter [2]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_EN_GEN|SPI_clk_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter~0 .extended_lut = "off";
defparam \CLK_EN_GEN|SPI_clk_counter~0 .lut_mask = 64'h0000000011EE11EE;
defparam \CLK_EN_GEN|SPI_clk_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N38
dffeas \CLK_EN_GEN|SPI_clk_counter[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CLK_EN_GEN|SPI_clk_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_EN_GEN|SPI_clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter[2] .is_wysiwyg = "true";
defparam \CLK_EN_GEN|SPI_clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N39
cyclonev_lcell_comb \CLK_EN_GEN|Equal0~0 (
// Equation(s):
// \CLK_EN_GEN|Equal0~0_combout  = (\CLK_EN_GEN|SPI_clk_counter [0] & (\CLK_EN_GEN|SPI_clk_counter [1] & \CLK_EN_GEN|SPI_clk_counter [2]))

	.dataa(!\CLK_EN_GEN|SPI_clk_counter [0]),
	.datab(!\CLK_EN_GEN|SPI_clk_counter [1]),
	.datac(gnd),
	.datad(!\CLK_EN_GEN|SPI_clk_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_EN_GEN|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_EN_GEN|Equal0~0 .extended_lut = "off";
defparam \CLK_EN_GEN|Equal0~0 .lut_mask = 64'h0011001100110011;
defparam \CLK_EN_GEN|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N18
cyclonev_lcell_comb \CLK_EN_GEN|SPI_clk_counter~5 (
// Equation(s):
// \CLK_EN_GEN|SPI_clk_counter~5_combout  = ( \CLK_EN_GEN|Equal0~1_combout  & ( (!\CLK_EN_GEN|Equal0~0_combout  & (\KEY[0]~input_o  & \CLK_EN_GEN|SPI_clk_counter [3])) ) ) # ( !\CLK_EN_GEN|Equal0~1_combout  & ( (\KEY[0]~input_o  & 
// (!\CLK_EN_GEN|Equal0~0_combout  $ (!\CLK_EN_GEN|SPI_clk_counter [3]))) ) )

	.dataa(!\CLK_EN_GEN|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\CLK_EN_GEN|SPI_clk_counter [3]),
	.datae(gnd),
	.dataf(!\CLK_EN_GEN|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_EN_GEN|SPI_clk_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter~5 .extended_lut = "off";
defparam \CLK_EN_GEN|SPI_clk_counter~5 .lut_mask = 64'h050A050A000A000A;
defparam \CLK_EN_GEN|SPI_clk_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N20
dffeas \CLK_EN_GEN|SPI_clk_counter[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CLK_EN_GEN|SPI_clk_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_EN_GEN|SPI_clk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter[3] .is_wysiwyg = "true";
defparam \CLK_EN_GEN|SPI_clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N15
cyclonev_lcell_comb \CLK_EN_GEN|SPI_clk_counter~4 (
// Equation(s):
// \CLK_EN_GEN|SPI_clk_counter~4_combout  = ( \KEY[0]~input_o  & ( !\CLK_EN_GEN|SPI_clk_counter [4] $ (((!\CLK_EN_GEN|Equal0~0_combout ) # (!\CLK_EN_GEN|SPI_clk_counter [3]))) ) )

	.dataa(!\CLK_EN_GEN|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\CLK_EN_GEN|SPI_clk_counter [3]),
	.datad(!\CLK_EN_GEN|SPI_clk_counter [4]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_EN_GEN|SPI_clk_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter~4 .extended_lut = "off";
defparam \CLK_EN_GEN|SPI_clk_counter~4 .lut_mask = 64'h0000000005FA05FA;
defparam \CLK_EN_GEN|SPI_clk_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N17
dffeas \CLK_EN_GEN|SPI_clk_counter[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CLK_EN_GEN|SPI_clk_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_EN_GEN|SPI_clk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter[4] .is_wysiwyg = "true";
defparam \CLK_EN_GEN|SPI_clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \CLK_EN_GEN|SPI_clk_counter~3 (
// Equation(s):
// \CLK_EN_GEN|SPI_clk_counter~3_combout  = ( \CLK_EN_GEN|SPI_clk_counter [3] & ( (\KEY[0]~input_o  & (!\CLK_EN_GEN|SPI_clk_counter [5] $ (((!\CLK_EN_GEN|Equal0~0_combout ) # (!\CLK_EN_GEN|SPI_clk_counter [4]))))) ) ) # ( !\CLK_EN_GEN|SPI_clk_counter [3] & ( 
// (\KEY[0]~input_o  & (\CLK_EN_GEN|SPI_clk_counter [5] & ((!\CLK_EN_GEN|Equal0~0_combout ) # (\CLK_EN_GEN|SPI_clk_counter [4])))) ) )

	.dataa(!\CLK_EN_GEN|Equal0~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\CLK_EN_GEN|SPI_clk_counter [4]),
	.datad(!\CLK_EN_GEN|SPI_clk_counter [5]),
	.datae(gnd),
	.dataf(!\CLK_EN_GEN|SPI_clk_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_EN_GEN|SPI_clk_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter~3 .extended_lut = "off";
defparam \CLK_EN_GEN|SPI_clk_counter~3 .lut_mask = 64'h0023002301320132;
defparam \CLK_EN_GEN|SPI_clk_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N14
dffeas \CLK_EN_GEN|SPI_clk_counter[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CLK_EN_GEN|SPI_clk_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_EN_GEN|SPI_clk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_counter[5] .is_wysiwyg = "true";
defparam \CLK_EN_GEN|SPI_clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N21
cyclonev_lcell_comb \CLK_EN_GEN|Equal0~1 (
// Equation(s):
// \CLK_EN_GEN|Equal0~1_combout  = ( !\CLK_EN_GEN|SPI_clk_counter [3] & ( (!\CLK_EN_GEN|SPI_clk_counter [4] & \CLK_EN_GEN|SPI_clk_counter [5]) ) )

	.dataa(gnd),
	.datab(!\CLK_EN_GEN|SPI_clk_counter [4]),
	.datac(!\CLK_EN_GEN|SPI_clk_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CLK_EN_GEN|SPI_clk_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_EN_GEN|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_EN_GEN|Equal0~1 .extended_lut = "off";
defparam \CLK_EN_GEN|Equal0~1 .lut_mask = 64'h0C0C0C0C00000000;
defparam \CLK_EN_GEN|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N45
cyclonev_lcell_comb \CLK_EN_GEN|SPI_clk_en~0 (
// Equation(s):
// \CLK_EN_GEN|SPI_clk_en~0_combout  = ( \CLK_EN_GEN|Equal0~1_combout  & ( (\KEY[0]~input_o  & \CLK_EN_GEN|Equal0~0_combout ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLK_EN_GEN|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\CLK_EN_GEN|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLK_EN_GEN|SPI_clk_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_en~0 .extended_lut = "off";
defparam \CLK_EN_GEN|SPI_clk_en~0 .lut_mask = 64'h0000000000550055;
defparam \CLK_EN_GEN|SPI_clk_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N47
dffeas \CLK_EN_GEN|SPI_clk_en (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\CLK_EN_GEN|SPI_clk_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_EN_GEN|SPI_clk_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_EN_GEN|SPI_clk_en .is_wysiwyg = "true";
defparam \CLK_EN_GEN|SPI_clk_en .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N0
cyclonev_lcell_comb \DATA_FSM|Add8~109 (
// Equation(s):
// \DATA_FSM|Add8~109_sumout  = SUM(( \DATA_FSM|video_mem_count [0] ) + ( VCC ) + ( !VCC ))
// \DATA_FSM|Add8~110  = CARRY(( \DATA_FSM|video_mem_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\DATA_FSM|video_mem_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~109_sumout ),
	.cout(\DATA_FSM|Add8~110 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~109 .extended_lut = "off";
defparam \DATA_FSM|Add8~109 .lut_mask = 64'h0000000000005555;
defparam \DATA_FSM|Add8~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \DATA_FSM|video_mem_count[7]~0 (
// Equation(s):
// \DATA_FSM|video_mem_count[7]~0_combout  = (!\KEY[0]~input_o ) # (\DATA_FSM|Equal1~6_combout )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\DATA_FSM|Equal1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[7]~0 .extended_lut = "off";
defparam \DATA_FSM|video_mem_count[7]~0 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \DATA_FSM|video_mem_count[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N3
cyclonev_lcell_comb \DATA_FSM|state~11 (
// Equation(s):
// \DATA_FSM|state~11_combout  = ( \KEY[0]~input_o  & ( \DATA_FSM|request_sent_done~q  & ( (!\DATA_FSM|state.IDLE~q  & ((!\KEY[1]~input_o ) # (\MODE_FSM|switch_mode~q ))) ) ) ) # ( \KEY[0]~input_o  & ( !\DATA_FSM|request_sent_done~q  & ( 
// ((!\DATA_FSM|state.IDLE~q  & ((!\KEY[1]~input_o ) # (\MODE_FSM|switch_mode~q )))) # (\DATA_FSM|state.REQ~q ) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\DATA_FSM|state.IDLE~q ),
	.datac(!\MODE_FSM|switch_mode~q ),
	.datad(!\DATA_FSM|state.REQ~q ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\DATA_FSM|request_sent_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|state~11 .extended_lut = "off";
defparam \DATA_FSM|state~11 .lut_mask = 64'h00008CFF00008C8C;
defparam \DATA_FSM|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N2
dffeas \DATA_FSM|state.REQ (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_FSM|state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|state.REQ .is_wysiwyg = "true";
defparam \DATA_FSM|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \DATA_FSM|Selector2~0 (
// Equation(s):
// \DATA_FSM|Selector2~0_combout  = ( \DATA_FSM|state.PARSE~q  & ( (!\DATA_FSM|parse_done~q ) # ((\DATA_FSM|request_sent_done~q  & \DATA_FSM|state.REQ~q )) ) ) # ( !\DATA_FSM|state.PARSE~q  & ( (\DATA_FSM|request_sent_done~q  & \DATA_FSM|state.REQ~q ) ) )

	.dataa(gnd),
	.datab(!\DATA_FSM|request_sent_done~q ),
	.datac(!\DATA_FSM|parse_done~q ),
	.datad(!\DATA_FSM|state.REQ~q ),
	.datae(gnd),
	.dataf(!\DATA_FSM|state.PARSE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Selector2~0 .extended_lut = "off";
defparam \DATA_FSM|Selector2~0 .lut_mask = 64'h00330033F0F3F0F3;
defparam \DATA_FSM|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N48
cyclonev_lcell_comb \DATA_FSM|MOSI~1 (
// Equation(s):
// \DATA_FSM|MOSI~1_combout  = (!\KEY[0]~input_o ) # (\CLK_EN_GEN|SPI_clk_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\CLK_EN_GEN|SPI_clk_en~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|MOSI~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|MOSI~1 .extended_lut = "off";
defparam \DATA_FSM|MOSI~1 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \DATA_FSM|MOSI~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \DATA_FSM|DATA_HEADER_BUFF[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_BUFF [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF[0] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_BUFF[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N45
cyclonev_lcell_comb \DATA_FSM|DATA_HEADER_BUFF~3 (
// Equation(s):
// \DATA_FSM|DATA_HEADER_BUFF~3_combout  = ( \KEY[0]~input_o  & ( \DATA_FSM|DATA_HEADER_BUFF [0] ) )

	.dataa(gnd),
	.datab(!\DATA_FSM|DATA_HEADER_BUFF [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|DATA_HEADER_BUFF~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF~3 .extended_lut = "off";
defparam \DATA_FSM|DATA_HEADER_BUFF~3 .lut_mask = 64'h0000333300003333;
defparam \DATA_FSM|DATA_HEADER_BUFF~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N47
dffeas \DATA_FSM|DATA_HEADER_BUFF[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|DATA_HEADER_BUFF~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_BUFF [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF[1] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_BUFF[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N9
cyclonev_lcell_comb \DATA_FSM|DATA_HEADER_BUFF~2 (
// Equation(s):
// \DATA_FSM|DATA_HEADER_BUFF~2_combout  = (\KEY[0]~input_o  & \DATA_FSM|DATA_HEADER_BUFF [1])

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_FSM|DATA_HEADER_BUFF [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|DATA_HEADER_BUFF~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF~2 .extended_lut = "off";
defparam \DATA_FSM|DATA_HEADER_BUFF~2 .lut_mask = 64'h0055005500550055;
defparam \DATA_FSM|DATA_HEADER_BUFF~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N11
dffeas \DATA_FSM|DATA_HEADER_BUFF[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|DATA_HEADER_BUFF~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_BUFF [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF[2] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_BUFF[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N6
cyclonev_lcell_comb \DATA_FSM|DATA_HEADER_BUFF~1 (
// Equation(s):
// \DATA_FSM|DATA_HEADER_BUFF~1_combout  = (\KEY[0]~input_o  & \DATA_FSM|DATA_HEADER_BUFF [2])

	.dataa(!\KEY[0]~input_o ),
	.datab(!\DATA_FSM|DATA_HEADER_BUFF [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|DATA_HEADER_BUFF~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF~1 .extended_lut = "off";
defparam \DATA_FSM|DATA_HEADER_BUFF~1 .lut_mask = 64'h1111111111111111;
defparam \DATA_FSM|DATA_HEADER_BUFF~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N8
dffeas \DATA_FSM|DATA_HEADER_BUFF[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|DATA_HEADER_BUFF~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_BUFF [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF[3] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_BUFF[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N3
cyclonev_lcell_comb \DATA_FSM|DATA_HEADER_BUFF~0 (
// Equation(s):
// \DATA_FSM|DATA_HEADER_BUFF~0_combout  = (\DATA_FSM|DATA_HEADER_BUFF [3] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(!\DATA_FSM|DATA_HEADER_BUFF [3]),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|DATA_HEADER_BUFF~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF~0 .extended_lut = "off";
defparam \DATA_FSM|DATA_HEADER_BUFF~0 .lut_mask = 64'h0033003300330033;
defparam \DATA_FSM|DATA_HEADER_BUFF~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N5
dffeas \DATA_FSM|DATA_HEADER_BUFF[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|DATA_HEADER_BUFF~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_BUFF [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF[4] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_BUFF[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N0
cyclonev_lcell_comb \DATA_FSM|DATA_HEADER_BUFF~4 (
// Equation(s):
// \DATA_FSM|DATA_HEADER_BUFF~4_combout  = (\DATA_FSM|DATA_HEADER_BUFF [4] & \KEY[0]~input_o )

	.dataa(!\DATA_FSM|DATA_HEADER_BUFF [4]),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|DATA_HEADER_BUFF~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF~4 .extended_lut = "off";
defparam \DATA_FSM|DATA_HEADER_BUFF~4 .lut_mask = 64'h0505050505050505;
defparam \DATA_FSM|DATA_HEADER_BUFF~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N2
dffeas \DATA_FSM|DATA_HEADER_BUFF[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|DATA_HEADER_BUFF~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_BUFF [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF[5] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_BUFF[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N18
cyclonev_lcell_comb \DATA_FSM|DATA_HEADER_XNOR_BUFF[5]~feeder (
// Equation(s):
// \DATA_FSM|DATA_HEADER_XNOR_BUFF[5]~feeder_combout  = \DATA_FSM|DATA_HEADER_BUFF [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|DATA_HEADER_BUFF [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|DATA_HEADER_XNOR_BUFF[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[5]~feeder .extended_lut = "off";
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N20
dffeas \DATA_FSM|DATA_HEADER_XNOR_BUFF[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|DATA_HEADER_XNOR_BUFF[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DATA_FSM|state~13_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_XNOR_BUFF [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[5] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N35
dffeas \DATA_FSM|DATA_HEADER_XNOR_BUFF[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_FSM|DATA_HEADER_BUFF [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DATA_FSM|state~13_combout ),
	.sload(vcc),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_XNOR_BUFF [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[4] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N17
dffeas \DATA_FSM|DATA_HEADER_XNOR_BUFF[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_FSM|DATA_HEADER_BUFF [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DATA_FSM|state~13_combout ),
	.sload(vcc),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_XNOR_BUFF [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[2] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N14
dffeas \DATA_FSM|DATA_HEADER_XNOR_BUFF[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_FSM|DATA_HEADER_BUFF [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DATA_FSM|state~13_combout ),
	.sload(vcc),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_XNOR_BUFF [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[0] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N38
dffeas \DATA_FSM|DATA_HEADER_XNOR_BUFF[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_FSM|DATA_HEADER_BUFF [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DATA_FSM|state~13_combout ),
	.sload(vcc),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_XNOR_BUFF [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[3] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N41
dffeas \DATA_FSM|DATA_HEADER_XNOR_BUFF[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_FSM|DATA_HEADER_BUFF [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DATA_FSM|state~13_combout ),
	.sload(vcc),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_XNOR_BUFF [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[1] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N36
cyclonev_lcell_comb \DATA_FSM|Add2~0 (
// Equation(s):
// \DATA_FSM|Add2~0_combout  = ( \DATA_FSM|DATA_HEADER_XNOR_BUFF [1] & ( (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [4] & (\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & (\DATA_FSM|DATA_HEADER_XNOR_BUFF [0] & \DATA_FSM|DATA_HEADER_XNOR_BUFF [3]))) # 
// (\DATA_FSM|DATA_HEADER_XNOR_BUFF [4] & ((!\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & (\DATA_FSM|DATA_HEADER_XNOR_BUFF [0] & \DATA_FSM|DATA_HEADER_XNOR_BUFF [3])) # (\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & ((\DATA_FSM|DATA_HEADER_XNOR_BUFF [3]) # 
// (\DATA_FSM|DATA_HEADER_XNOR_BUFF [0]))))) ) ) # ( !\DATA_FSM|DATA_HEADER_XNOR_BUFF [1] & ( (\DATA_FSM|DATA_HEADER_XNOR_BUFF [4] & (\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & (\DATA_FSM|DATA_HEADER_XNOR_BUFF [0] & \DATA_FSM|DATA_HEADER_XNOR_BUFF [3]))) ) )

	.dataa(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [4]),
	.datab(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [2]),
	.datac(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [0]),
	.datad(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [3]),
	.datae(gnd),
	.dataf(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add2~0 .extended_lut = "off";
defparam \DATA_FSM|Add2~0 .lut_mask = 64'h0001000101170117;
defparam \DATA_FSM|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N51
cyclonev_lcell_comb \DATA_FSM|DATA_HEADER_BUFF~5 (
// Equation(s):
// \DATA_FSM|DATA_HEADER_BUFF~5_combout  = (\DATA_FSM|DATA_HEADER_BUFF [5] & \KEY[0]~input_o )

	.dataa(!\DATA_FSM|DATA_HEADER_BUFF [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|DATA_HEADER_BUFF~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF~5 .extended_lut = "off";
defparam \DATA_FSM|DATA_HEADER_BUFF~5 .lut_mask = 64'h0055005500550055;
defparam \DATA_FSM|DATA_HEADER_BUFF~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N53
dffeas \DATA_FSM|DATA_HEADER_BUFF[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|DATA_HEADER_BUFF~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_BUFF [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF[6] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_BUFF[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N21
cyclonev_lcell_comb \DATA_FSM|DATA_HEADER_XNOR_BUFF[6]~feeder (
// Equation(s):
// \DATA_FSM|DATA_HEADER_XNOR_BUFF[6]~feeder_combout  = \DATA_FSM|DATA_HEADER_BUFF [6]

	.dataa(!\DATA_FSM|DATA_HEADER_BUFF [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|DATA_HEADER_XNOR_BUFF[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[6]~feeder .extended_lut = "off";
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N23
dffeas \DATA_FSM|DATA_HEADER_XNOR_BUFF[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|DATA_HEADER_XNOR_BUFF[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DATA_FSM|state~13_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_XNOR_BUFF [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[6] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N39
cyclonev_lcell_comb \DATA_FSM|Add2~1 (
// Equation(s):
// \DATA_FSM|Add2~1_combout  = ( \DATA_FSM|DATA_HEADER_XNOR_BUFF [3] & ( !\DATA_FSM|DATA_HEADER_XNOR_BUFF [4] $ (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] $ (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [0] $ (\DATA_FSM|DATA_HEADER_XNOR_BUFF [1]))) ) ) # ( 
// !\DATA_FSM|DATA_HEADER_XNOR_BUFF [3] & ( !\DATA_FSM|DATA_HEADER_XNOR_BUFF [4] $ (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] $ (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [0] $ (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [1]))) ) )

	.dataa(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [4]),
	.datab(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [2]),
	.datac(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [0]),
	.datad(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [1]),
	.datae(gnd),
	.dataf(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add2~1 .extended_lut = "off";
defparam \DATA_FSM|Add2~1 .lut_mask = 64'h6996699696699669;
defparam \DATA_FSM|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N48
cyclonev_lcell_comb \DATA_FSM|DATA_HEADER_BUFF~6 (
// Equation(s):
// \DATA_FSM|DATA_HEADER_BUFF~6_combout  = (\KEY[0]~input_o  & \DATA_FSM|DATA_HEADER_BUFF [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\DATA_FSM|DATA_HEADER_BUFF [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|DATA_HEADER_BUFF~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF~6 .extended_lut = "off";
defparam \DATA_FSM|DATA_HEADER_BUFF~6 .lut_mask = 64'h000F000F000F000F;
defparam \DATA_FSM|DATA_HEADER_BUFF~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N49
dffeas \DATA_FSM|DATA_HEADER_BUFF[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|DATA_HEADER_BUFF~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_BUFF [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_BUFF[7] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_BUFF[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N32
dffeas \DATA_FSM|DATA_HEADER_XNOR_BUFF[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_FSM|DATA_HEADER_BUFF [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\DATA_FSM|state~13_combout ),
	.sload(vcc),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|DATA_HEADER_XNOR_BUFF [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[7] .is_wysiwyg = "true";
defparam \DATA_FSM|DATA_HEADER_XNOR_BUFF[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N12
cyclonev_lcell_comb \DATA_FSM|Add2~2 (
// Equation(s):
// \DATA_FSM|Add2~2_combout  = ( \DATA_FSM|DATA_HEADER_XNOR_BUFF [0] & ( (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [4] & ((!\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [3] & !\DATA_FSM|DATA_HEADER_XNOR_BUFF [1])) # 
// (\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & (\DATA_FSM|DATA_HEADER_XNOR_BUFF [3] & \DATA_FSM|DATA_HEADER_XNOR_BUFF [1])))) # (\DATA_FSM|DATA_HEADER_XNOR_BUFF [4] & ((!\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & (\DATA_FSM|DATA_HEADER_XNOR_BUFF [3] & 
// \DATA_FSM|DATA_HEADER_XNOR_BUFF [1])) # (\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & ((\DATA_FSM|DATA_HEADER_XNOR_BUFF [1]) # (\DATA_FSM|DATA_HEADER_XNOR_BUFF [3]))))) ) ) # ( !\DATA_FSM|DATA_HEADER_XNOR_BUFF [0] & ( (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [4] & 
// ((!\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & ((!\DATA_FSM|DATA_HEADER_XNOR_BUFF [3]) # (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [1]))) # (\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [3] & !\DATA_FSM|DATA_HEADER_XNOR_BUFF [1])))) # 
// (\DATA_FSM|DATA_HEADER_XNOR_BUFF [4] & ((!\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & (!\DATA_FSM|DATA_HEADER_XNOR_BUFF [3] & !\DATA_FSM|DATA_HEADER_XNOR_BUFF [1])) # (\DATA_FSM|DATA_HEADER_XNOR_BUFF [2] & (\DATA_FSM|DATA_HEADER_XNOR_BUFF [3] & 
// \DATA_FSM|DATA_HEADER_XNOR_BUFF [1])))) ) )

	.dataa(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [4]),
	.datab(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [2]),
	.datac(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [3]),
	.datad(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [1]),
	.datae(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add2~2 .extended_lut = "off";
defparam \DATA_FSM|Add2~2 .lut_mask = 64'hE8818117E8818117;
defparam \DATA_FSM|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N30
cyclonev_lcell_comb \DATA_FSM|parse_done~0 (
// Equation(s):
// \DATA_FSM|parse_done~0_combout  = ( \DATA_FSM|DATA_HEADER_XNOR_BUFF [7] & ( \DATA_FSM|Add2~2_combout  & ( (\DATA_FSM|Add2~0_combout  & ((!\DATA_FSM|DATA_HEADER_XNOR_BUFF [5] & (\DATA_FSM|DATA_HEADER_XNOR_BUFF [6] & \DATA_FSM|Add2~1_combout )) # 
// (\DATA_FSM|DATA_HEADER_XNOR_BUFF [5] & ((\DATA_FSM|Add2~1_combout ) # (\DATA_FSM|DATA_HEADER_XNOR_BUFF [6]))))) ) ) ) # ( !\DATA_FSM|DATA_HEADER_XNOR_BUFF [7] & ( \DATA_FSM|Add2~2_combout  & ( (\DATA_FSM|DATA_HEADER_XNOR_BUFF [5] & 
// (\DATA_FSM|Add2~0_combout  & (\DATA_FSM|DATA_HEADER_XNOR_BUFF [6] & \DATA_FSM|Add2~1_combout ))) ) ) ) # ( \DATA_FSM|DATA_HEADER_XNOR_BUFF [7] & ( !\DATA_FSM|Add2~2_combout  & ( \DATA_FSM|Add2~0_combout  ) ) ) # ( !\DATA_FSM|DATA_HEADER_XNOR_BUFF [7] & ( 
// !\DATA_FSM|Add2~2_combout  & ( (\DATA_FSM|Add2~0_combout  & (((\DATA_FSM|Add2~1_combout ) # (\DATA_FSM|DATA_HEADER_XNOR_BUFF [6])) # (\DATA_FSM|DATA_HEADER_XNOR_BUFF [5]))) ) ) )

	.dataa(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [5]),
	.datab(!\DATA_FSM|Add2~0_combout ),
	.datac(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [6]),
	.datad(!\DATA_FSM|Add2~1_combout ),
	.datae(!\DATA_FSM|DATA_HEADER_XNOR_BUFF [7]),
	.dataf(!\DATA_FSM|Add2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|parse_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|parse_done~0 .extended_lut = "off";
defparam \DATA_FSM|parse_done~0 .lut_mask = 64'h1333333300010113;
defparam \DATA_FSM|parse_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N57
cyclonev_lcell_comb \DATA_FSM|parse_done~1 (
// Equation(s):
// \DATA_FSM|parse_done~1_combout  = ( \DATA_FSM|parse_done~0_combout  & ( \DATA_FSM|Selector2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|Selector2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|parse_done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|parse_done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|parse_done~1 .extended_lut = "off";
defparam \DATA_FSM|parse_done~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \DATA_FSM|parse_done~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \DATA_FSM|video_data_ready~0 (
// Equation(s):
// \DATA_FSM|video_data_ready~0_combout  = ( \KEY[0]~input_o  & ( \CLK_EN_GEN|SPI_clk_en~q  ) )

	.dataa(gnd),
	.datab(!\CLK_EN_GEN|SPI_clk_en~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|video_data_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|video_data_ready~0 .extended_lut = "off";
defparam \DATA_FSM|video_data_ready~0 .lut_mask = 64'h0000333300003333;
defparam \DATA_FSM|video_data_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N59
dffeas \DATA_FSM|parse_done (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|parse_done~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|video_data_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|parse_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|parse_done .is_wysiwyg = "true";
defparam \DATA_FSM|parse_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N42
cyclonev_lcell_comb \DATA_FSM|state~13 (
// Equation(s):
// \DATA_FSM|state~13_combout  = ( \DATA_FSM|request_sent_done~q  & ( (\KEY[0]~input_o  & (((!\DATA_FSM|parse_done~q  & \DATA_FSM|state.PARSE~q )) # (\DATA_FSM|state.REQ~q ))) ) ) # ( !\DATA_FSM|request_sent_done~q  & ( (\KEY[0]~input_o  & 
// (!\DATA_FSM|parse_done~q  & \DATA_FSM|state.PARSE~q )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\DATA_FSM|parse_done~q ),
	.datac(!\DATA_FSM|state.PARSE~q ),
	.datad(!\DATA_FSM|state.REQ~q ),
	.datae(gnd),
	.dataf(!\DATA_FSM|request_sent_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|state~13 .extended_lut = "off";
defparam \DATA_FSM|state~13 .lut_mask = 64'h0404040404550455;
defparam \DATA_FSM|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N41
dffeas \DATA_FSM|state.PARSE (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_FSM|state~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|state.PARSE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|state.PARSE .is_wysiwyg = "true";
defparam \DATA_FSM|state.PARSE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N9
cyclonev_lcell_comb \DATA_FSM|state~14 (
// Equation(s):
// \DATA_FSM|state~14_combout  = ( \DATA_FSM|state.PARSE~q  & ( (\KEY[0]~input_o  & (((!\DATA_FSM|video_bank_full~q  & \DATA_FSM|state.RECEIVE_V~q )) # (\DATA_FSM|parse_done~q ))) ) ) # ( !\DATA_FSM|state.PARSE~q  & ( (!\DATA_FSM|video_bank_full~q  & 
// (\KEY[0]~input_o  & \DATA_FSM|state.RECEIVE_V~q )) ) )

	.dataa(!\DATA_FSM|video_bank_full~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\DATA_FSM|parse_done~q ),
	.datad(!\DATA_FSM|state.RECEIVE_V~q ),
	.datae(gnd),
	.dataf(!\DATA_FSM|state.PARSE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|state~14 .extended_lut = "off";
defparam \DATA_FSM|state~14 .lut_mask = 64'h0022002203230323;
defparam \DATA_FSM|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N11
dffeas \DATA_FSM|state.RECEIVE_V (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|state.RECEIVE_V~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|state.RECEIVE_V .is_wysiwyg = "true";
defparam \DATA_FSM|state.RECEIVE_V .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N54
cyclonev_lcell_comb \DATA_FSM|Selector3~0 (
// Equation(s):
// \DATA_FSM|Selector3~0_combout  = ( \DATA_FSM|state.RECEIVE_V~q  & ( (!\DATA_FSM|video_bank_full~q ) # ((\DATA_FSM|state.PARSE~q  & \DATA_FSM|parse_done~q )) ) ) # ( !\DATA_FSM|state.RECEIVE_V~q  & ( (\DATA_FSM|state.PARSE~q  & \DATA_FSM|parse_done~q ) ) )

	.dataa(!\DATA_FSM|video_bank_full~q ),
	.datab(!\DATA_FSM|state.PARSE~q ),
	.datac(gnd),
	.datad(!\DATA_FSM|parse_done~q ),
	.datae(gnd),
	.dataf(!\DATA_FSM|state.RECEIVE_V~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Selector3~0 .extended_lut = "off";
defparam \DATA_FSM|Selector3~0 .lut_mask = 64'h00330033AABBAABB;
defparam \DATA_FSM|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N56
dffeas \DATA_FSM|video_data_ready (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|video_data_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_data_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_data_ready .is_wysiwyg = "true";
defparam \DATA_FSM|video_data_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout  = ( \KEY[0]~input_o  & ( (\DATA_FSM|video_data_ready~q  & \CLK_EN_GEN|SPI_clk_en~q ) ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(!\DATA_FSM|video_data_ready~q ),
	.datac(!\CLK_EN_GEN|SPI_clk_en~q ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1 .lut_mask = 64'hFFFF0303FFFF0303;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N2
dffeas \DATA_FSM|video_mem_count[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[0] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N3
cyclonev_lcell_comb \DATA_FSM|Add8~105 (
// Equation(s):
// \DATA_FSM|Add8~105_sumout  = SUM(( \DATA_FSM|video_mem_count [1] ) + ( GND ) + ( \DATA_FSM|Add8~110  ))
// \DATA_FSM|Add8~106  = CARRY(( \DATA_FSM|video_mem_count [1] ) + ( GND ) + ( \DATA_FSM|Add8~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|video_mem_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~105_sumout ),
	.cout(\DATA_FSM|Add8~106 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~105 .extended_lut = "off";
defparam \DATA_FSM|Add8~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DATA_FSM|Add8~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N5
dffeas \DATA_FSM|video_mem_count[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[1] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N6
cyclonev_lcell_comb \DATA_FSM|Add8~101 (
// Equation(s):
// \DATA_FSM|Add8~101_sumout  = SUM(( \DATA_FSM|video_mem_count [2] ) + ( GND ) + ( \DATA_FSM|Add8~106  ))
// \DATA_FSM|Add8~102  = CARRY(( \DATA_FSM|video_mem_count [2] ) + ( GND ) + ( \DATA_FSM|Add8~106  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|video_mem_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~101_sumout ),
	.cout(\DATA_FSM|Add8~102 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~101 .extended_lut = "off";
defparam \DATA_FSM|Add8~101 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add8~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N8
dffeas \DATA_FSM|video_mem_count[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[2] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N9
cyclonev_lcell_comb \DATA_FSM|Add8~97 (
// Equation(s):
// \DATA_FSM|Add8~97_sumout  = SUM(( \DATA_FSM|video_mem_count [3] ) + ( GND ) + ( \DATA_FSM|Add8~102  ))
// \DATA_FSM|Add8~98  = CARRY(( \DATA_FSM|video_mem_count [3] ) + ( GND ) + ( \DATA_FSM|Add8~102  ))

	.dataa(!\DATA_FSM|video_mem_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~97_sumout ),
	.cout(\DATA_FSM|Add8~98 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~97 .extended_lut = "off";
defparam \DATA_FSM|Add8~97 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \DATA_FSM|video_mem_count[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[3] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N12
cyclonev_lcell_comb \DATA_FSM|Add8~93 (
// Equation(s):
// \DATA_FSM|Add8~93_sumout  = SUM(( \DATA_FSM|video_mem_count [4] ) + ( GND ) + ( \DATA_FSM|Add8~98  ))
// \DATA_FSM|Add8~94  = CARRY(( \DATA_FSM|video_mem_count [4] ) + ( GND ) + ( \DATA_FSM|Add8~98  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|video_mem_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~93_sumout ),
	.cout(\DATA_FSM|Add8~94 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~93 .extended_lut = "off";
defparam \DATA_FSM|Add8~93 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add8~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N14
dffeas \DATA_FSM|video_mem_count[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[4] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N15
cyclonev_lcell_comb \DATA_FSM|Add8~89 (
// Equation(s):
// \DATA_FSM|Add8~89_sumout  = SUM(( \DATA_FSM|video_mem_count [5] ) + ( GND ) + ( \DATA_FSM|Add8~94  ))
// \DATA_FSM|Add8~90  = CARRY(( \DATA_FSM|video_mem_count [5] ) + ( GND ) + ( \DATA_FSM|Add8~94  ))

	.dataa(!\DATA_FSM|video_mem_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~89_sumout ),
	.cout(\DATA_FSM|Add8~90 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~89 .extended_lut = "off";
defparam \DATA_FSM|Add8~89 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N17
dffeas \DATA_FSM|video_mem_count[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[5] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N18
cyclonev_lcell_comb \DATA_FSM|Add8~85 (
// Equation(s):
// \DATA_FSM|Add8~85_sumout  = SUM(( \DATA_FSM|video_mem_count [6] ) + ( GND ) + ( \DATA_FSM|Add8~90  ))
// \DATA_FSM|Add8~86  = CARRY(( \DATA_FSM|video_mem_count [6] ) + ( GND ) + ( \DATA_FSM|Add8~90  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|video_mem_count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~85_sumout ),
	.cout(\DATA_FSM|Add8~86 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~85 .extended_lut = "off";
defparam \DATA_FSM|Add8~85 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add8~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N20
dffeas \DATA_FSM|video_mem_count[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[6] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N21
cyclonev_lcell_comb \DATA_FSM|Add8~81 (
// Equation(s):
// \DATA_FSM|Add8~81_sumout  = SUM(( \DATA_FSM|video_mem_count [7] ) + ( GND ) + ( \DATA_FSM|Add8~86  ))
// \DATA_FSM|Add8~82  = CARRY(( \DATA_FSM|video_mem_count [7] ) + ( GND ) + ( \DATA_FSM|Add8~86  ))

	.dataa(!\DATA_FSM|video_mem_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~81_sumout ),
	.cout(\DATA_FSM|Add8~82 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~81 .extended_lut = "off";
defparam \DATA_FSM|Add8~81 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N23
dffeas \DATA_FSM|video_mem_count[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[7] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N24
cyclonev_lcell_comb \DATA_FSM|Add8~5 (
// Equation(s):
// \DATA_FSM|Add8~5_sumout  = SUM(( \DATA_FSM|video_mem_count [8] ) + ( GND ) + ( \DATA_FSM|Add8~82  ))
// \DATA_FSM|Add8~6  = CARRY(( \DATA_FSM|video_mem_count [8] ) + ( GND ) + ( \DATA_FSM|Add8~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|video_mem_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~5_sumout ),
	.cout(\DATA_FSM|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~5 .extended_lut = "off";
defparam \DATA_FSM|Add8~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DATA_FSM|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N26
dffeas \DATA_FSM|video_mem_count[8] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[8] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N27
cyclonev_lcell_comb \DATA_FSM|Add8~1 (
// Equation(s):
// \DATA_FSM|Add8~1_sumout  = SUM(( \DATA_FSM|video_mem_count [9] ) + ( GND ) + ( \DATA_FSM|Add8~6  ))
// \DATA_FSM|Add8~2  = CARRY(( \DATA_FSM|video_mem_count [9] ) + ( GND ) + ( \DATA_FSM|Add8~6  ))

	.dataa(!\DATA_FSM|video_mem_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~1_sumout ),
	.cout(\DATA_FSM|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~1 .extended_lut = "off";
defparam \DATA_FSM|Add8~1 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N29
dffeas \DATA_FSM|video_mem_count[9] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[9] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N30
cyclonev_lcell_comb \DATA_FSM|Add8~29 (
// Equation(s):
// \DATA_FSM|Add8~29_sumout  = SUM(( \DATA_FSM|video_mem_count [10] ) + ( GND ) + ( \DATA_FSM|Add8~2  ))
// \DATA_FSM|Add8~30  = CARRY(( \DATA_FSM|video_mem_count [10] ) + ( GND ) + ( \DATA_FSM|Add8~2  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|video_mem_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~29_sumout ),
	.cout(\DATA_FSM|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~29 .extended_lut = "off";
defparam \DATA_FSM|Add8~29 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N32
dffeas \DATA_FSM|video_mem_count[10] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[10] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N33
cyclonev_lcell_comb \DATA_FSM|Add8~25 (
// Equation(s):
// \DATA_FSM|Add8~25_sumout  = SUM(( \DATA_FSM|video_mem_count [11] ) + ( GND ) + ( \DATA_FSM|Add8~30  ))
// \DATA_FSM|Add8~26  = CARRY(( \DATA_FSM|video_mem_count [11] ) + ( GND ) + ( \DATA_FSM|Add8~30  ))

	.dataa(!\DATA_FSM|video_mem_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~25_sumout ),
	.cout(\DATA_FSM|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~25 .extended_lut = "off";
defparam \DATA_FSM|Add8~25 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N35
dffeas \DATA_FSM|video_mem_count[11] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[11] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N36
cyclonev_lcell_comb \DATA_FSM|Add8~21 (
// Equation(s):
// \DATA_FSM|Add8~21_sumout  = SUM(( \DATA_FSM|video_mem_count [12] ) + ( GND ) + ( \DATA_FSM|Add8~26  ))
// \DATA_FSM|Add8~22  = CARRY(( \DATA_FSM|video_mem_count [12] ) + ( GND ) + ( \DATA_FSM|Add8~26  ))

	.dataa(!\DATA_FSM|video_mem_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~21_sumout ),
	.cout(\DATA_FSM|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~21 .extended_lut = "off";
defparam \DATA_FSM|Add8~21 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N38
dffeas \DATA_FSM|video_mem_count[12] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[12] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N39
cyclonev_lcell_comb \DATA_FSM|Add8~17 (
// Equation(s):
// \DATA_FSM|Add8~17_sumout  = SUM(( GND ) + ( \DATA_FSM|video_mem_count [13] ) + ( \DATA_FSM|Add8~22  ))
// \DATA_FSM|Add8~18  = CARRY(( GND ) + ( \DATA_FSM|video_mem_count [13] ) + ( \DATA_FSM|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|video_mem_count [13]),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~17_sumout ),
	.cout(\DATA_FSM|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~17 .extended_lut = "off";
defparam \DATA_FSM|Add8~17 .lut_mask = 64'h0000FF0000000000;
defparam \DATA_FSM|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N41
dffeas \DATA_FSM|video_mem_count[13] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[13] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N42
cyclonev_lcell_comb \DATA_FSM|Add8~13 (
// Equation(s):
// \DATA_FSM|Add8~13_sumout  = SUM(( GND ) + ( \DATA_FSM|video_mem_count [14] ) + ( \DATA_FSM|Add8~18  ))
// \DATA_FSM|Add8~14  = CARRY(( GND ) + ( \DATA_FSM|video_mem_count [14] ) + ( \DATA_FSM|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|video_mem_count [14]),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~13_sumout ),
	.cout(\DATA_FSM|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~13 .extended_lut = "off";
defparam \DATA_FSM|Add8~13 .lut_mask = 64'h0000FF0000000000;
defparam \DATA_FSM|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N44
dffeas \DATA_FSM|video_mem_count[14] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[14] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N45
cyclonev_lcell_comb \DATA_FSM|Add8~9 (
// Equation(s):
// \DATA_FSM|Add8~9_sumout  = SUM(( \DATA_FSM|video_mem_count [15] ) + ( GND ) + ( \DATA_FSM|Add8~14  ))
// \DATA_FSM|Add8~10  = CARRY(( \DATA_FSM|video_mem_count [15] ) + ( GND ) + ( \DATA_FSM|Add8~14  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|video_mem_count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~9_sumout ),
	.cout(\DATA_FSM|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~9 .extended_lut = "off";
defparam \DATA_FSM|Add8~9 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N47
dffeas \DATA_FSM|video_mem_count[15] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[15] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N48
cyclonev_lcell_comb \DATA_FSM|Add8~53 (
// Equation(s):
// \DATA_FSM|Add8~53_sumout  = SUM(( \DATA_FSM|video_mem_count [16] ) + ( GND ) + ( \DATA_FSM|Add8~10  ))
// \DATA_FSM|Add8~54  = CARRY(( \DATA_FSM|video_mem_count [16] ) + ( GND ) + ( \DATA_FSM|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|video_mem_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~53_sumout ),
	.cout(\DATA_FSM|Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~53 .extended_lut = "off";
defparam \DATA_FSM|Add8~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DATA_FSM|Add8~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N50
dffeas \DATA_FSM|video_mem_count[16] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[16] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N51
cyclonev_lcell_comb \DATA_FSM|Add8~49 (
// Equation(s):
// \DATA_FSM|Add8~49_sumout  = SUM(( \DATA_FSM|video_mem_count [17] ) + ( GND ) + ( \DATA_FSM|Add8~54  ))
// \DATA_FSM|Add8~50  = CARRY(( \DATA_FSM|video_mem_count [17] ) + ( GND ) + ( \DATA_FSM|Add8~54  ))

	.dataa(!\DATA_FSM|video_mem_count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~49_sumout ),
	.cout(\DATA_FSM|Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~49 .extended_lut = "off";
defparam \DATA_FSM|Add8~49 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N53
dffeas \DATA_FSM|video_mem_count[17] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[17] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N54
cyclonev_lcell_comb \DATA_FSM|Add8~45 (
// Equation(s):
// \DATA_FSM|Add8~45_sumout  = SUM(( \DATA_FSM|video_mem_count [18] ) + ( GND ) + ( \DATA_FSM|Add8~50  ))
// \DATA_FSM|Add8~46  = CARRY(( \DATA_FSM|video_mem_count [18] ) + ( GND ) + ( \DATA_FSM|Add8~50  ))

	.dataa(!\DATA_FSM|video_mem_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~45_sumout ),
	.cout(\DATA_FSM|Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~45 .extended_lut = "off";
defparam \DATA_FSM|Add8~45 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N56
dffeas \DATA_FSM|video_mem_count[18] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[18] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N57
cyclonev_lcell_comb \DATA_FSM|Add8~41 (
// Equation(s):
// \DATA_FSM|Add8~41_sumout  = SUM(( \DATA_FSM|video_mem_count [19] ) + ( GND ) + ( \DATA_FSM|Add8~46  ))
// \DATA_FSM|Add8~42  = CARRY(( \DATA_FSM|video_mem_count [19] ) + ( GND ) + ( \DATA_FSM|Add8~46  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|video_mem_count [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~41_sumout ),
	.cout(\DATA_FSM|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~41 .extended_lut = "off";
defparam \DATA_FSM|Add8~41 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N59
dffeas \DATA_FSM|video_mem_count[19] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[19] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N0
cyclonev_lcell_comb \DATA_FSM|Add8~37 (
// Equation(s):
// \DATA_FSM|Add8~37_sumout  = SUM(( \DATA_FSM|video_mem_count [20] ) + ( GND ) + ( \DATA_FSM|Add8~42  ))
// \DATA_FSM|Add8~38  = CARRY(( \DATA_FSM|video_mem_count [20] ) + ( GND ) + ( \DATA_FSM|Add8~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|video_mem_count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~37_sumout ),
	.cout(\DATA_FSM|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~37 .extended_lut = "off";
defparam \DATA_FSM|Add8~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DATA_FSM|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N2
dffeas \DATA_FSM|video_mem_count[20] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[20] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N3
cyclonev_lcell_comb \DATA_FSM|Add8~33 (
// Equation(s):
// \DATA_FSM|Add8~33_sumout  = SUM(( \DATA_FSM|video_mem_count [21] ) + ( GND ) + ( \DATA_FSM|Add8~38  ))
// \DATA_FSM|Add8~34  = CARRY(( \DATA_FSM|video_mem_count [21] ) + ( GND ) + ( \DATA_FSM|Add8~38  ))

	.dataa(!\DATA_FSM|video_mem_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~33_sumout ),
	.cout(\DATA_FSM|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~33 .extended_lut = "off";
defparam \DATA_FSM|Add8~33 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N5
dffeas \DATA_FSM|video_mem_count[21] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[21] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N6
cyclonev_lcell_comb \DATA_FSM|Add8~77 (
// Equation(s):
// \DATA_FSM|Add8~77_sumout  = SUM(( GND ) + ( \DATA_FSM|video_mem_count [22] ) + ( \DATA_FSM|Add8~34  ))
// \DATA_FSM|Add8~78  = CARRY(( GND ) + ( \DATA_FSM|video_mem_count [22] ) + ( \DATA_FSM|Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|video_mem_count [22]),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~77_sumout ),
	.cout(\DATA_FSM|Add8~78 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~77 .extended_lut = "off";
defparam \DATA_FSM|Add8~77 .lut_mask = 64'h0000FF0000000000;
defparam \DATA_FSM|Add8~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N8
dffeas \DATA_FSM|video_mem_count[22] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[22] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N9
cyclonev_lcell_comb \DATA_FSM|Add8~73 (
// Equation(s):
// \DATA_FSM|Add8~73_sumout  = SUM(( \DATA_FSM|video_mem_count [23] ) + ( GND ) + ( \DATA_FSM|Add8~78  ))
// \DATA_FSM|Add8~74  = CARRY(( \DATA_FSM|video_mem_count [23] ) + ( GND ) + ( \DATA_FSM|Add8~78  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|video_mem_count [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~73_sumout ),
	.cout(\DATA_FSM|Add8~74 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~73 .extended_lut = "off";
defparam \DATA_FSM|Add8~73 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add8~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N11
dffeas \DATA_FSM|video_mem_count[23] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[23] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N12
cyclonev_lcell_comb \DATA_FSM|Add8~69 (
// Equation(s):
// \DATA_FSM|Add8~69_sumout  = SUM(( GND ) + ( \DATA_FSM|video_mem_count [24] ) + ( \DATA_FSM|Add8~74  ))
// \DATA_FSM|Add8~70  = CARRY(( GND ) + ( \DATA_FSM|video_mem_count [24] ) + ( \DATA_FSM|Add8~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|video_mem_count [24]),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~69_sumout ),
	.cout(\DATA_FSM|Add8~70 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~69 .extended_lut = "off";
defparam \DATA_FSM|Add8~69 .lut_mask = 64'h0000FF0000000000;
defparam \DATA_FSM|Add8~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N14
dffeas \DATA_FSM|video_mem_count[24] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[24] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N15
cyclonev_lcell_comb \DATA_FSM|Add8~65 (
// Equation(s):
// \DATA_FSM|Add8~65_sumout  = SUM(( \DATA_FSM|video_mem_count [25] ) + ( GND ) + ( \DATA_FSM|Add8~70  ))
// \DATA_FSM|Add8~66  = CARRY(( \DATA_FSM|video_mem_count [25] ) + ( GND ) + ( \DATA_FSM|Add8~70  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|video_mem_count [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~65_sumout ),
	.cout(\DATA_FSM|Add8~66 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~65 .extended_lut = "off";
defparam \DATA_FSM|Add8~65 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add8~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N17
dffeas \DATA_FSM|video_mem_count[25] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[25] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N18
cyclonev_lcell_comb \DATA_FSM|Add8~61 (
// Equation(s):
// \DATA_FSM|Add8~61_sumout  = SUM(( \DATA_FSM|video_mem_count [26] ) + ( GND ) + ( \DATA_FSM|Add8~66  ))
// \DATA_FSM|Add8~62  = CARRY(( \DATA_FSM|video_mem_count [26] ) + ( GND ) + ( \DATA_FSM|Add8~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|video_mem_count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~61_sumout ),
	.cout(\DATA_FSM|Add8~62 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~61 .extended_lut = "off";
defparam \DATA_FSM|Add8~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DATA_FSM|Add8~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N20
dffeas \DATA_FSM|video_mem_count[26] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[26] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N21
cyclonev_lcell_comb \DATA_FSM|Add8~57 (
// Equation(s):
// \DATA_FSM|Add8~57_sumout  = SUM(( \DATA_FSM|video_mem_count [27] ) + ( GND ) + ( \DATA_FSM|Add8~62  ))
// \DATA_FSM|Add8~58  = CARRY(( \DATA_FSM|video_mem_count [27] ) + ( GND ) + ( \DATA_FSM|Add8~62  ))

	.dataa(!\DATA_FSM|video_mem_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~57_sumout ),
	.cout(\DATA_FSM|Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~57 .extended_lut = "off";
defparam \DATA_FSM|Add8~57 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N23
dffeas \DATA_FSM|video_mem_count[27] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[27] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N24
cyclonev_lcell_comb \DATA_FSM|Add8~125 (
// Equation(s):
// \DATA_FSM|Add8~125_sumout  = SUM(( \DATA_FSM|video_mem_count [28] ) + ( GND ) + ( \DATA_FSM|Add8~58  ))
// \DATA_FSM|Add8~126  = CARRY(( \DATA_FSM|video_mem_count [28] ) + ( GND ) + ( \DATA_FSM|Add8~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|video_mem_count [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~125_sumout ),
	.cout(\DATA_FSM|Add8~126 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~125 .extended_lut = "off";
defparam \DATA_FSM|Add8~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DATA_FSM|Add8~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N26
dffeas \DATA_FSM|video_mem_count[28] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[28] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N27
cyclonev_lcell_comb \DATA_FSM|Add8~121 (
// Equation(s):
// \DATA_FSM|Add8~121_sumout  = SUM(( \DATA_FSM|video_mem_count [29] ) + ( GND ) + ( \DATA_FSM|Add8~126  ))
// \DATA_FSM|Add8~122  = CARRY(( \DATA_FSM|video_mem_count [29] ) + ( GND ) + ( \DATA_FSM|Add8~126  ))

	.dataa(!\DATA_FSM|video_mem_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~121_sumout ),
	.cout(\DATA_FSM|Add8~122 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~121 .extended_lut = "off";
defparam \DATA_FSM|Add8~121 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N29
dffeas \DATA_FSM|video_mem_count[29] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[29] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N30
cyclonev_lcell_comb \DATA_FSM|Add8~113 (
// Equation(s):
// \DATA_FSM|Add8~113_sumout  = SUM(( \DATA_FSM|video_mem_count [30] ) + ( GND ) + ( \DATA_FSM|Add8~122  ))
// \DATA_FSM|Add8~114  = CARRY(( \DATA_FSM|video_mem_count [30] ) + ( GND ) + ( \DATA_FSM|Add8~122  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|video_mem_count [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~113_sumout ),
	.cout(\DATA_FSM|Add8~114 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~113 .extended_lut = "off";
defparam \DATA_FSM|Add8~113 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add8~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N32
dffeas \DATA_FSM|video_mem_count[30] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[30] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N33
cyclonev_lcell_comb \DATA_FSM|Add8~117 (
// Equation(s):
// \DATA_FSM|Add8~117_sumout  = SUM(( \DATA_FSM|video_mem_count [31] ) + ( GND ) + ( \DATA_FSM|Add8~114  ))

	.dataa(!\DATA_FSM|video_mem_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add8~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add8~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add8~117 .extended_lut = "off";
defparam \DATA_FSM|Add8~117 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add8~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N35
dffeas \DATA_FSM|video_mem_count[31] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add8~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|video_mem_count[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_mem_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_mem_count[31] .is_wysiwyg = "true";
defparam \DATA_FSM|video_mem_count[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N48
cyclonev_lcell_comb \DATA_FSM|Equal1~5 (
// Equation(s):
// \DATA_FSM|Equal1~5_combout  = ( !\DATA_FSM|video_mem_count [29] & ( \DATA_FSM|video_mem_count [0] & ( (!\DATA_FSM|video_mem_count [28] & (!\DATA_FSM|video_mem_count [30] & (!\DATA_FSM|video_mem_count [31] & \DATA_FSM|video_mem_count [1]))) ) ) )

	.dataa(!\DATA_FSM|video_mem_count [28]),
	.datab(!\DATA_FSM|video_mem_count [30]),
	.datac(!\DATA_FSM|video_mem_count [31]),
	.datad(!\DATA_FSM|video_mem_count [1]),
	.datae(!\DATA_FSM|video_mem_count [29]),
	.dataf(!\DATA_FSM|video_mem_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal1~5 .extended_lut = "off";
defparam \DATA_FSM|Equal1~5 .lut_mask = 64'h0000000000800000;
defparam \DATA_FSM|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N42
cyclonev_lcell_comb \DATA_FSM|Equal1~3 (
// Equation(s):
// \DATA_FSM|Equal1~3_combout  = ( !\DATA_FSM|video_mem_count [27] & ( !\DATA_FSM|video_mem_count [25] & ( (!\DATA_FSM|video_mem_count [24] & (!\DATA_FSM|video_mem_count [23] & (!\DATA_FSM|video_mem_count [26] & !\DATA_FSM|video_mem_count [22]))) ) ) )

	.dataa(!\DATA_FSM|video_mem_count [24]),
	.datab(!\DATA_FSM|video_mem_count [23]),
	.datac(!\DATA_FSM|video_mem_count [26]),
	.datad(!\DATA_FSM|video_mem_count [22]),
	.datae(!\DATA_FSM|video_mem_count [27]),
	.dataf(!\DATA_FSM|video_mem_count [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal1~3 .extended_lut = "off";
defparam \DATA_FSM|Equal1~3 .lut_mask = 64'h8000000000000000;
defparam \DATA_FSM|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \DATA_FSM|Equal1~0 (
// Equation(s):
// \DATA_FSM|Equal1~0_combout  = ( !\DATA_FSM|video_mem_count [9] & ( \DATA_FSM|video_mem_count [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DATA_FSM|video_mem_count [9]),
	.dataf(!\DATA_FSM|video_mem_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal1~0 .extended_lut = "off";
defparam \DATA_FSM|Equal1~0 .lut_mask = 64'h00000000FFFF0000;
defparam \DATA_FSM|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N9
cyclonev_lcell_comb \DATA_FSM|Equal1~1 (
// Equation(s):
// \DATA_FSM|Equal1~1_combout  = ( \DATA_FSM|video_mem_count [15] & ( \DATA_FSM|video_mem_count [14] & ( (\DATA_FSM|video_mem_count [12] & (\DATA_FSM|video_mem_count [11] & (!\DATA_FSM|video_mem_count [13] & \DATA_FSM|video_mem_count [10]))) ) ) )

	.dataa(!\DATA_FSM|video_mem_count [12]),
	.datab(!\DATA_FSM|video_mem_count [11]),
	.datac(!\DATA_FSM|video_mem_count [13]),
	.datad(!\DATA_FSM|video_mem_count [10]),
	.datae(!\DATA_FSM|video_mem_count [15]),
	.dataf(!\DATA_FSM|video_mem_count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal1~1 .extended_lut = "off";
defparam \DATA_FSM|Equal1~1 .lut_mask = 64'h0000000000000010;
defparam \DATA_FSM|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N36
cyclonev_lcell_comb \DATA_FSM|Equal1~2 (
// Equation(s):
// \DATA_FSM|Equal1~2_combout  = ( !\DATA_FSM|video_mem_count [19] & ( !\DATA_FSM|video_mem_count [16] & ( (!\DATA_FSM|video_mem_count [20] & (\DATA_FSM|video_mem_count [17] & (!\DATA_FSM|video_mem_count [21] & \DATA_FSM|video_mem_count [18]))) ) ) )

	.dataa(!\DATA_FSM|video_mem_count [20]),
	.datab(!\DATA_FSM|video_mem_count [17]),
	.datac(!\DATA_FSM|video_mem_count [21]),
	.datad(!\DATA_FSM|video_mem_count [18]),
	.datae(!\DATA_FSM|video_mem_count [19]),
	.dataf(!\DATA_FSM|video_mem_count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal1~2 .extended_lut = "off";
defparam \DATA_FSM|Equal1~2 .lut_mask = 64'h0020000000000000;
defparam \DATA_FSM|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N54
cyclonev_lcell_comb \DATA_FSM|Equal1~4 (
// Equation(s):
// \DATA_FSM|Equal1~4_combout  = ( !\DATA_FSM|video_mem_count [4] & ( !\DATA_FSM|video_mem_count [5] & ( (\DATA_FSM|video_mem_count [6] & (\DATA_FSM|video_mem_count [2] & (\DATA_FSM|video_mem_count [7] & \DATA_FSM|video_mem_count [3]))) ) ) )

	.dataa(!\DATA_FSM|video_mem_count [6]),
	.datab(!\DATA_FSM|video_mem_count [2]),
	.datac(!\DATA_FSM|video_mem_count [7]),
	.datad(!\DATA_FSM|video_mem_count [3]),
	.datae(!\DATA_FSM|video_mem_count [4]),
	.dataf(!\DATA_FSM|video_mem_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal1~4 .extended_lut = "off";
defparam \DATA_FSM|Equal1~4 .lut_mask = 64'h0001000000000000;
defparam \DATA_FSM|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N54
cyclonev_lcell_comb \DATA_FSM|Equal1~6 (
// Equation(s):
// \DATA_FSM|Equal1~6_combout  = ( \DATA_FSM|Equal1~2_combout  & ( \DATA_FSM|Equal1~4_combout  & ( (\DATA_FSM|Equal1~5_combout  & (\DATA_FSM|Equal1~3_combout  & (\DATA_FSM|Equal1~0_combout  & \DATA_FSM|Equal1~1_combout ))) ) ) )

	.dataa(!\DATA_FSM|Equal1~5_combout ),
	.datab(!\DATA_FSM|Equal1~3_combout ),
	.datac(!\DATA_FSM|Equal1~0_combout ),
	.datad(!\DATA_FSM|Equal1~1_combout ),
	.datae(!\DATA_FSM|Equal1~2_combout ),
	.dataf(!\DATA_FSM|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal1~6 .extended_lut = "off";
defparam \DATA_FSM|Equal1~6 .lut_mask = 64'h0000000000000001;
defparam \DATA_FSM|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N33
cyclonev_lcell_comb \DATA_FSM|video_bank_full~0 (
// Equation(s):
// \DATA_FSM|video_bank_full~0_combout  = ( \DATA_FSM|video_data_ready~q  & ( (!\KEY[0]~input_o  & (((\DATA_FSM|video_bank_full~q )))) # (\KEY[0]~input_o  & ((!\CLK_EN_GEN|SPI_clk_en~q  & ((\DATA_FSM|video_bank_full~q ))) # (\CLK_EN_GEN|SPI_clk_en~q  & 
// (\DATA_FSM|Equal1~6_combout )))) ) ) # ( !\DATA_FSM|video_data_ready~q  & ( \DATA_FSM|video_bank_full~q  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\CLK_EN_GEN|SPI_clk_en~q ),
	.datac(!\DATA_FSM|Equal1~6_combout ),
	.datad(!\DATA_FSM|video_bank_full~q ),
	.datae(gnd),
	.dataf(!\DATA_FSM|video_data_ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|video_bank_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|video_bank_full~0 .extended_lut = "off";
defparam \DATA_FSM|video_bank_full~0 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \DATA_FSM|video_bank_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N35
dffeas \DATA_FSM|video_bank_full (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|video_bank_full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|video_bank_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|video_bank_full .is_wysiwyg = "true";
defparam \DATA_FSM|video_bank_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \DATA_FSM|Add9~1 (
// Equation(s):
// \DATA_FSM|Add9~1_sumout  = SUM(( \DATA_FSM|audio_mem_count [0] ) + ( VCC ) + ( !VCC ))
// \DATA_FSM|Add9~2  = CARRY(( \DATA_FSM|audio_mem_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|audio_mem_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~1_sumout ),
	.cout(\DATA_FSM|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~1 .extended_lut = "off";
defparam \DATA_FSM|Add9~1 .lut_mask = 64'h0000000000000F0F;
defparam \DATA_FSM|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \DATA_FSM|audio_mem_count[28]~0 (
// Equation(s):
// \DATA_FSM|audio_mem_count[28]~0_combout  = ( \DATA_FSM|Equal2~6_combout  ) # ( !\DATA_FSM|Equal2~6_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[28]~0 .extended_lut = "off";
defparam \DATA_FSM|audio_mem_count[28]~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \DATA_FSM|audio_mem_count[28]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N51
cyclonev_lcell_comb \DATA_FSM|Selector4~0 (
// Equation(s):
// \DATA_FSM|Selector4~0_combout  = ( \DATA_FSM|audio_bank_full~q  & ( (\DATA_FSM|video_bank_full~q  & \DATA_FSM|state.RECEIVE_V~q ) ) ) # ( !\DATA_FSM|audio_bank_full~q  & ( ((\DATA_FSM|video_bank_full~q  & \DATA_FSM|state.RECEIVE_V~q )) # 
// (\DATA_FSM|state.RECEIVE_A~q ) ) )

	.dataa(!\DATA_FSM|video_bank_full~q ),
	.datab(!\DATA_FSM|state.RECEIVE_V~q ),
	.datac(gnd),
	.datad(!\DATA_FSM|state.RECEIVE_A~q ),
	.datae(gnd),
	.dataf(!\DATA_FSM|audio_bank_full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Selector4~0 .extended_lut = "off";
defparam \DATA_FSM|Selector4~0 .lut_mask = 64'h11FF11FF11111111;
defparam \DATA_FSM|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N53
dffeas \DATA_FSM|audio_data_ready (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|video_data_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_data_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_data_ready .is_wysiwyg = "true";
defparam \DATA_FSM|audio_data_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \DATA_FSM|audio_mem_count[28]~1 (
// Equation(s):
// \DATA_FSM|audio_mem_count[28]~1_combout  = ( \CLK_EN_GEN|SPI_clk_en~q  & ( (!\KEY[0]~input_o ) # (\DATA_FSM|audio_data_ready~q ) ) ) # ( !\CLK_EN_GEN|SPI_clk_en~q  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\DATA_FSM|audio_data_ready~q ),
	.datae(gnd),
	.dataf(!\CLK_EN_GEN|SPI_clk_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[28]~1 .extended_lut = "off";
defparam \DATA_FSM|audio_mem_count[28]~1 .lut_mask = 64'hF0F0F0F0F0FFF0FF;
defparam \DATA_FSM|audio_mem_count[28]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N2
dffeas \DATA_FSM|audio_mem_count[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[0] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \DATA_FSM|Add9~5 (
// Equation(s):
// \DATA_FSM|Add9~5_sumout  = SUM(( \DATA_FSM|audio_mem_count [1] ) + ( GND ) + ( \DATA_FSM|Add9~2  ))
// \DATA_FSM|Add9~6  = CARRY(( \DATA_FSM|audio_mem_count [1] ) + ( GND ) + ( \DATA_FSM|Add9~2  ))

	.dataa(!\DATA_FSM|audio_mem_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~5_sumout ),
	.cout(\DATA_FSM|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~5 .extended_lut = "off";
defparam \DATA_FSM|Add9~5 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N5
dffeas \DATA_FSM|audio_mem_count[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[1] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \DATA_FSM|Add9~97 (
// Equation(s):
// \DATA_FSM|Add9~97_sumout  = SUM(( \DATA_FSM|audio_mem_count [2] ) + ( GND ) + ( \DATA_FSM|Add9~6  ))
// \DATA_FSM|Add9~98  = CARRY(( \DATA_FSM|audio_mem_count [2] ) + ( GND ) + ( \DATA_FSM|Add9~6  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~97_sumout ),
	.cout(\DATA_FSM|Add9~98 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~97 .extended_lut = "off";
defparam \DATA_FSM|Add9~97 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N8
dffeas \DATA_FSM|audio_mem_count[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[2] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \DATA_FSM|Add9~101 (
// Equation(s):
// \DATA_FSM|Add9~101_sumout  = SUM(( \DATA_FSM|audio_mem_count [3] ) + ( GND ) + ( \DATA_FSM|Add9~98  ))
// \DATA_FSM|Add9~102  = CARRY(( \DATA_FSM|audio_mem_count [3] ) + ( GND ) + ( \DATA_FSM|Add9~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|audio_mem_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~101_sumout ),
	.cout(\DATA_FSM|Add9~102 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~101 .extended_lut = "off";
defparam \DATA_FSM|Add9~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DATA_FSM|Add9~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N11
dffeas \DATA_FSM|audio_mem_count[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[3] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \DATA_FSM|Add9~109 (
// Equation(s):
// \DATA_FSM|Add9~109_sumout  = SUM(( \DATA_FSM|audio_mem_count [4] ) + ( GND ) + ( \DATA_FSM|Add9~102  ))
// \DATA_FSM|Add9~110  = CARRY(( \DATA_FSM|audio_mem_count [4] ) + ( GND ) + ( \DATA_FSM|Add9~102  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~109_sumout ),
	.cout(\DATA_FSM|Add9~110 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~109 .extended_lut = "off";
defparam \DATA_FSM|Add9~109 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N14
dffeas \DATA_FSM|audio_mem_count[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[4] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \DATA_FSM|Add9~113 (
// Equation(s):
// \DATA_FSM|Add9~113_sumout  = SUM(( \DATA_FSM|audio_mem_count [5] ) + ( GND ) + ( \DATA_FSM|Add9~110  ))
// \DATA_FSM|Add9~114  = CARRY(( \DATA_FSM|audio_mem_count [5] ) + ( GND ) + ( \DATA_FSM|Add9~110  ))

	.dataa(!\DATA_FSM|audio_mem_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~113_sumout ),
	.cout(\DATA_FSM|Add9~114 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~113 .extended_lut = "off";
defparam \DATA_FSM|Add9~113 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N17
dffeas \DATA_FSM|audio_mem_count[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[5] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \DATA_FSM|Add9~117 (
// Equation(s):
// \DATA_FSM|Add9~117_sumout  = SUM(( \DATA_FSM|audio_mem_count [6] ) + ( GND ) + ( \DATA_FSM|Add9~114  ))
// \DATA_FSM|Add9~118  = CARRY(( \DATA_FSM|audio_mem_count [6] ) + ( GND ) + ( \DATA_FSM|Add9~114  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~117_sumout ),
	.cout(\DATA_FSM|Add9~118 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~117 .extended_lut = "off";
defparam \DATA_FSM|Add9~117 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N20
dffeas \DATA_FSM|audio_mem_count[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[6] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \DATA_FSM|Add9~121 (
// Equation(s):
// \DATA_FSM|Add9~121_sumout  = SUM(( \DATA_FSM|audio_mem_count [7] ) + ( GND ) + ( \DATA_FSM|Add9~118  ))
// \DATA_FSM|Add9~122  = CARRY(( \DATA_FSM|audio_mem_count [7] ) + ( GND ) + ( \DATA_FSM|Add9~118  ))

	.dataa(!\DATA_FSM|audio_mem_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~121_sumout ),
	.cout(\DATA_FSM|Add9~122 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~121 .extended_lut = "off";
defparam \DATA_FSM|Add9~121 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N23
dffeas \DATA_FSM|audio_mem_count[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[7] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \DATA_FSM|Add9~125 (
// Equation(s):
// \DATA_FSM|Add9~125_sumout  = SUM(( \DATA_FSM|audio_mem_count [8] ) + ( GND ) + ( \DATA_FSM|Add9~122  ))
// \DATA_FSM|Add9~126  = CARRY(( \DATA_FSM|audio_mem_count [8] ) + ( GND ) + ( \DATA_FSM|Add9~122  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~125_sumout ),
	.cout(\DATA_FSM|Add9~126 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~125 .extended_lut = "off";
defparam \DATA_FSM|Add9~125 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N26
dffeas \DATA_FSM|audio_mem_count[8] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[8] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N27
cyclonev_lcell_comb \DATA_FSM|Add9~29 (
// Equation(s):
// \DATA_FSM|Add9~29_sumout  = SUM(( \DATA_FSM|audio_mem_count [9] ) + ( GND ) + ( \DATA_FSM|Add9~126  ))
// \DATA_FSM|Add9~30  = CARRY(( \DATA_FSM|audio_mem_count [9] ) + ( GND ) + ( \DATA_FSM|Add9~126  ))

	.dataa(!\DATA_FSM|audio_mem_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~29_sumout ),
	.cout(\DATA_FSM|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~29 .extended_lut = "off";
defparam \DATA_FSM|Add9~29 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N29
dffeas \DATA_FSM|audio_mem_count[9] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[9] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \DATA_FSM|Add9~61 (
// Equation(s):
// \DATA_FSM|Add9~61_sumout  = SUM(( \DATA_FSM|audio_mem_count [10] ) + ( GND ) + ( \DATA_FSM|Add9~30  ))
// \DATA_FSM|Add9~62  = CARRY(( \DATA_FSM|audio_mem_count [10] ) + ( GND ) + ( \DATA_FSM|Add9~30  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~61_sumout ),
	.cout(\DATA_FSM|Add9~62 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~61 .extended_lut = "off";
defparam \DATA_FSM|Add9~61 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N32
dffeas \DATA_FSM|audio_mem_count[10] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[10] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \DATA_FSM|Add9~65 (
// Equation(s):
// \DATA_FSM|Add9~65_sumout  = SUM(( \DATA_FSM|audio_mem_count [11] ) + ( GND ) + ( \DATA_FSM|Add9~62  ))
// \DATA_FSM|Add9~66  = CARRY(( \DATA_FSM|audio_mem_count [11] ) + ( GND ) + ( \DATA_FSM|Add9~62  ))

	.dataa(!\DATA_FSM|audio_mem_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~65_sumout ),
	.cout(\DATA_FSM|Add9~66 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~65 .extended_lut = "off";
defparam \DATA_FSM|Add9~65 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N35
dffeas \DATA_FSM|audio_mem_count[11] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[11] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \DATA_FSM|Add9~69 (
// Equation(s):
// \DATA_FSM|Add9~69_sumout  = SUM(( \DATA_FSM|audio_mem_count [12] ) + ( GND ) + ( \DATA_FSM|Add9~66  ))
// \DATA_FSM|Add9~70  = CARRY(( \DATA_FSM|audio_mem_count [12] ) + ( GND ) + ( \DATA_FSM|Add9~66  ))

	.dataa(!\DATA_FSM|audio_mem_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~69_sumout ),
	.cout(\DATA_FSM|Add9~70 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~69 .extended_lut = "off";
defparam \DATA_FSM|Add9~69 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N38
dffeas \DATA_FSM|audio_mem_count[12] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[12] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \DATA_FSM|Add9~73 (
// Equation(s):
// \DATA_FSM|Add9~73_sumout  = SUM(( GND ) + ( \DATA_FSM|audio_mem_count [13] ) + ( \DATA_FSM|Add9~70  ))
// \DATA_FSM|Add9~74  = CARRY(( GND ) + ( \DATA_FSM|audio_mem_count [13] ) + ( \DATA_FSM|Add9~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|audio_mem_count [13]),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~73_sumout ),
	.cout(\DATA_FSM|Add9~74 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~73 .extended_lut = "off";
defparam \DATA_FSM|Add9~73 .lut_mask = 64'h0000FF0000000000;
defparam \DATA_FSM|Add9~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N41
dffeas \DATA_FSM|audio_mem_count[13] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[13] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \DATA_FSM|Add9~77 (
// Equation(s):
// \DATA_FSM|Add9~77_sumout  = SUM(( GND ) + ( \DATA_FSM|audio_mem_count [14] ) + ( \DATA_FSM|Add9~74  ))
// \DATA_FSM|Add9~78  = CARRY(( GND ) + ( \DATA_FSM|audio_mem_count [14] ) + ( \DATA_FSM|Add9~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|audio_mem_count [14]),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~77_sumout ),
	.cout(\DATA_FSM|Add9~78 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~77 .extended_lut = "off";
defparam \DATA_FSM|Add9~77 .lut_mask = 64'h0000FF0000000000;
defparam \DATA_FSM|Add9~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N44
dffeas \DATA_FSM|audio_mem_count[14] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[14] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \DATA_FSM|Add9~33 (
// Equation(s):
// \DATA_FSM|Add9~33_sumout  = SUM(( \DATA_FSM|audio_mem_count [15] ) + ( GND ) + ( \DATA_FSM|Add9~78  ))
// \DATA_FSM|Add9~34  = CARRY(( \DATA_FSM|audio_mem_count [15] ) + ( GND ) + ( \DATA_FSM|Add9~78  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~33_sumout ),
	.cout(\DATA_FSM|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~33 .extended_lut = "off";
defparam \DATA_FSM|Add9~33 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N47
dffeas \DATA_FSM|audio_mem_count[15] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[15] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \DATA_FSM|Add9~25 (
// Equation(s):
// \DATA_FSM|Add9~25_sumout  = SUM(( \DATA_FSM|audio_mem_count [16] ) + ( GND ) + ( \DATA_FSM|Add9~34  ))
// \DATA_FSM|Add9~26  = CARRY(( \DATA_FSM|audio_mem_count [16] ) + ( GND ) + ( \DATA_FSM|Add9~34  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~25_sumout ),
	.cout(\DATA_FSM|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~25 .extended_lut = "off";
defparam \DATA_FSM|Add9~25 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N50
dffeas \DATA_FSM|audio_mem_count[16] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[16] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \DATA_FSM|Add9~37 (
// Equation(s):
// \DATA_FSM|Add9~37_sumout  = SUM(( \DATA_FSM|audio_mem_count [17] ) + ( GND ) + ( \DATA_FSM|Add9~26  ))
// \DATA_FSM|Add9~38  = CARRY(( \DATA_FSM|audio_mem_count [17] ) + ( GND ) + ( \DATA_FSM|Add9~26  ))

	.dataa(!\DATA_FSM|audio_mem_count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~37_sumout ),
	.cout(\DATA_FSM|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~37 .extended_lut = "off";
defparam \DATA_FSM|Add9~37 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N53
dffeas \DATA_FSM|audio_mem_count[17] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[17] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \DATA_FSM|Add9~41 (
// Equation(s):
// \DATA_FSM|Add9~41_sumout  = SUM(( \DATA_FSM|audio_mem_count [18] ) + ( GND ) + ( \DATA_FSM|Add9~38  ))
// \DATA_FSM|Add9~42  = CARRY(( \DATA_FSM|audio_mem_count [18] ) + ( GND ) + ( \DATA_FSM|Add9~38  ))

	.dataa(!\DATA_FSM|audio_mem_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~41_sumout ),
	.cout(\DATA_FSM|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~41 .extended_lut = "off";
defparam \DATA_FSM|Add9~41 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N56
dffeas \DATA_FSM|audio_mem_count[18] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[18] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \DATA_FSM|Add9~45 (
// Equation(s):
// \DATA_FSM|Add9~45_sumout  = SUM(( \DATA_FSM|audio_mem_count [19] ) + ( GND ) + ( \DATA_FSM|Add9~42  ))
// \DATA_FSM|Add9~46  = CARRY(( \DATA_FSM|audio_mem_count [19] ) + ( GND ) + ( \DATA_FSM|Add9~42  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~45_sumout ),
	.cout(\DATA_FSM|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~45 .extended_lut = "off";
defparam \DATA_FSM|Add9~45 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N59
dffeas \DATA_FSM|audio_mem_count[19] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[19] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \DATA_FSM|Add9~49 (
// Equation(s):
// \DATA_FSM|Add9~49_sumout  = SUM(( \DATA_FSM|audio_mem_count [20] ) + ( GND ) + ( \DATA_FSM|Add9~46  ))
// \DATA_FSM|Add9~50  = CARRY(( \DATA_FSM|audio_mem_count [20] ) + ( GND ) + ( \DATA_FSM|Add9~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|audio_mem_count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~49_sumout ),
	.cout(\DATA_FSM|Add9~50 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~49 .extended_lut = "off";
defparam \DATA_FSM|Add9~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DATA_FSM|Add9~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N2
dffeas \DATA_FSM|audio_mem_count[20] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[20] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \DATA_FSM|Add9~53 (
// Equation(s):
// \DATA_FSM|Add9~53_sumout  = SUM(( \DATA_FSM|audio_mem_count [21] ) + ( GND ) + ( \DATA_FSM|Add9~50  ))
// \DATA_FSM|Add9~54  = CARRY(( \DATA_FSM|audio_mem_count [21] ) + ( GND ) + ( \DATA_FSM|Add9~50  ))

	.dataa(!\DATA_FSM|audio_mem_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~53_sumout ),
	.cout(\DATA_FSM|Add9~54 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~53 .extended_lut = "off";
defparam \DATA_FSM|Add9~53 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N5
dffeas \DATA_FSM|audio_mem_count[21] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[21] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \DATA_FSM|Equal2~2 (
// Equation(s):
// \DATA_FSM|Equal2~2_combout  = ( !\DATA_FSM|audio_mem_count [18] & ( !\DATA_FSM|audio_mem_count [17] & ( (!\DATA_FSM|audio_mem_count [21] & (!\DATA_FSM|audio_mem_count [19] & (!\DATA_FSM|audio_mem_count [20] & !\DATA_FSM|audio_mem_count [15]))) ) ) )

	.dataa(!\DATA_FSM|audio_mem_count [21]),
	.datab(!\DATA_FSM|audio_mem_count [19]),
	.datac(!\DATA_FSM|audio_mem_count [20]),
	.datad(!\DATA_FSM|audio_mem_count [15]),
	.datae(!\DATA_FSM|audio_mem_count [18]),
	.dataf(!\DATA_FSM|audio_mem_count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal2~2 .extended_lut = "off";
defparam \DATA_FSM|Equal2~2 .lut_mask = 64'h8000000000000000;
defparam \DATA_FSM|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \DATA_FSM|Add9~9 (
// Equation(s):
// \DATA_FSM|Add9~9_sumout  = SUM(( GND ) + ( \DATA_FSM|audio_mem_count [22] ) + ( \DATA_FSM|Add9~54  ))
// \DATA_FSM|Add9~10  = CARRY(( GND ) + ( \DATA_FSM|audio_mem_count [22] ) + ( \DATA_FSM|Add9~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|audio_mem_count [22]),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~9_sumout ),
	.cout(\DATA_FSM|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~9 .extended_lut = "off";
defparam \DATA_FSM|Add9~9 .lut_mask = 64'h0000FF0000000000;
defparam \DATA_FSM|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N8
dffeas \DATA_FSM|audio_mem_count[22] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[22] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \DATA_FSM|Add9~13 (
// Equation(s):
// \DATA_FSM|Add9~13_sumout  = SUM(( \DATA_FSM|audio_mem_count [23] ) + ( GND ) + ( \DATA_FSM|Add9~10  ))
// \DATA_FSM|Add9~14  = CARRY(( \DATA_FSM|audio_mem_count [23] ) + ( GND ) + ( \DATA_FSM|Add9~10  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~13_sumout ),
	.cout(\DATA_FSM|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~13 .extended_lut = "off";
defparam \DATA_FSM|Add9~13 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N11
dffeas \DATA_FSM|audio_mem_count[23] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[23] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \DATA_FSM|Add9~17 (
// Equation(s):
// \DATA_FSM|Add9~17_sumout  = SUM(( GND ) + ( \DATA_FSM|audio_mem_count [24] ) + ( \DATA_FSM|Add9~14  ))
// \DATA_FSM|Add9~18  = CARRY(( GND ) + ( \DATA_FSM|audio_mem_count [24] ) + ( \DATA_FSM|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|audio_mem_count [24]),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~17_sumout ),
	.cout(\DATA_FSM|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~17 .extended_lut = "off";
defparam \DATA_FSM|Add9~17 .lut_mask = 64'h0000FF0000000000;
defparam \DATA_FSM|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N14
dffeas \DATA_FSM|audio_mem_count[24] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[24] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \DATA_FSM|Add9~21 (
// Equation(s):
// \DATA_FSM|Add9~21_sumout  = SUM(( \DATA_FSM|audio_mem_count [25] ) + ( GND ) + ( \DATA_FSM|Add9~18  ))
// \DATA_FSM|Add9~22  = CARRY(( \DATA_FSM|audio_mem_count [25] ) + ( GND ) + ( \DATA_FSM|Add9~18  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~21_sumout ),
	.cout(\DATA_FSM|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~21 .extended_lut = "off";
defparam \DATA_FSM|Add9~21 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N17
dffeas \DATA_FSM|audio_mem_count[25] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[25] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \DATA_FSM|Equal2~1 (
// Equation(s):
// \DATA_FSM|Equal2~1_combout  = ( \DATA_FSM|audio_mem_count [9] & ( !\DATA_FSM|audio_mem_count [22] & ( (!\DATA_FSM|audio_mem_count [23] & (!\DATA_FSM|audio_mem_count [25] & (!\DATA_FSM|audio_mem_count [16] & !\DATA_FSM|audio_mem_count [24]))) ) ) )

	.dataa(!\DATA_FSM|audio_mem_count [23]),
	.datab(!\DATA_FSM|audio_mem_count [25]),
	.datac(!\DATA_FSM|audio_mem_count [16]),
	.datad(!\DATA_FSM|audio_mem_count [24]),
	.datae(!\DATA_FSM|audio_mem_count [9]),
	.dataf(!\DATA_FSM|audio_mem_count [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal2~1 .extended_lut = "off";
defparam \DATA_FSM|Equal2~1 .lut_mask = 64'h0000800000000000;
defparam \DATA_FSM|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \DATA_FSM|Add9~57 (
// Equation(s):
// \DATA_FSM|Add9~57_sumout  = SUM(( \DATA_FSM|audio_mem_count [26] ) + ( GND ) + ( \DATA_FSM|Add9~22  ))
// \DATA_FSM|Add9~58  = CARRY(( \DATA_FSM|audio_mem_count [26] ) + ( GND ) + ( \DATA_FSM|Add9~22  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~57_sumout ),
	.cout(\DATA_FSM|Add9~58 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~57 .extended_lut = "off";
defparam \DATA_FSM|Add9~57 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N20
dffeas \DATA_FSM|audio_mem_count[26] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[26] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \DATA_FSM|Add9~105 (
// Equation(s):
// \DATA_FSM|Add9~105_sumout  = SUM(( \DATA_FSM|audio_mem_count [27] ) + ( GND ) + ( \DATA_FSM|Add9~58  ))
// \DATA_FSM|Add9~106  = CARRY(( \DATA_FSM|audio_mem_count [27] ) + ( GND ) + ( \DATA_FSM|Add9~58  ))

	.dataa(!\DATA_FSM|audio_mem_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~105_sumout ),
	.cout(\DATA_FSM|Add9~106 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~105 .extended_lut = "off";
defparam \DATA_FSM|Add9~105 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N23
dffeas \DATA_FSM|audio_mem_count[27] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[27] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \DATA_FSM|Equal2~5 (
// Equation(s):
// \DATA_FSM|Equal2~5_combout  = ( !\DATA_FSM|audio_mem_count [27] & ( \DATA_FSM|audio_mem_count [8] & ( (\DATA_FSM|audio_mem_count [5] & (\DATA_FSM|audio_mem_count [7] & (!\DATA_FSM|audio_mem_count [4] & \DATA_FSM|audio_mem_count [6]))) ) ) )

	.dataa(!\DATA_FSM|audio_mem_count [5]),
	.datab(!\DATA_FSM|audio_mem_count [7]),
	.datac(!\DATA_FSM|audio_mem_count [4]),
	.datad(!\DATA_FSM|audio_mem_count [6]),
	.datae(!\DATA_FSM|audio_mem_count [27]),
	.dataf(!\DATA_FSM|audio_mem_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal2~5 .extended_lut = "off";
defparam \DATA_FSM|Equal2~5 .lut_mask = 64'h0000000000100000;
defparam \DATA_FSM|Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \DATA_FSM|Equal2~0 (
// Equation(s):
// \DATA_FSM|Equal2~0_combout  = ( \DATA_FSM|audio_mem_count [1] & ( \DATA_FSM|audio_mem_count [0] ) )

	.dataa(!\DATA_FSM|audio_mem_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_FSM|audio_mem_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal2~0 .extended_lut = "off";
defparam \DATA_FSM|Equal2~0 .lut_mask = 64'h0000000055555555;
defparam \DATA_FSM|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \DATA_FSM|Add9~81 (
// Equation(s):
// \DATA_FSM|Add9~81_sumout  = SUM(( \DATA_FSM|audio_mem_count [28] ) + ( GND ) + ( \DATA_FSM|Add9~106  ))
// \DATA_FSM|Add9~82  = CARRY(( \DATA_FSM|audio_mem_count [28] ) + ( GND ) + ( \DATA_FSM|Add9~106  ))

	.dataa(!\DATA_FSM|audio_mem_count [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~81_sumout ),
	.cout(\DATA_FSM|Add9~82 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~81 .extended_lut = "off";
defparam \DATA_FSM|Add9~81 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N26
dffeas \DATA_FSM|audio_mem_count[28] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[28] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \DATA_FSM|Add9~85 (
// Equation(s):
// \DATA_FSM|Add9~85_sumout  = SUM(( \DATA_FSM|audio_mem_count [29] ) + ( GND ) + ( \DATA_FSM|Add9~82  ))
// \DATA_FSM|Add9~86  = CARRY(( \DATA_FSM|audio_mem_count [29] ) + ( GND ) + ( \DATA_FSM|Add9~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_FSM|audio_mem_count [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~85_sumout ),
	.cout(\DATA_FSM|Add9~86 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~85 .extended_lut = "off";
defparam \DATA_FSM|Add9~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DATA_FSM|Add9~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N29
dffeas \DATA_FSM|audio_mem_count[29] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[29] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \DATA_FSM|Add9~89 (
// Equation(s):
// \DATA_FSM|Add9~89_sumout  = SUM(( \DATA_FSM|audio_mem_count [30] ) + ( GND ) + ( \DATA_FSM|Add9~86  ))
// \DATA_FSM|Add9~90  = CARRY(( \DATA_FSM|audio_mem_count [30] ) + ( GND ) + ( \DATA_FSM|Add9~86  ))

	.dataa(gnd),
	.datab(!\DATA_FSM|audio_mem_count [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~89_sumout ),
	.cout(\DATA_FSM|Add9~90 ),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~89 .extended_lut = "off";
defparam \DATA_FSM|Add9~89 .lut_mask = 64'h0000FFFF00003333;
defparam \DATA_FSM|Add9~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \DATA_FSM|audio_mem_count[30] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[30] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \DATA_FSM|Add9~93 (
// Equation(s):
// \DATA_FSM|Add9~93_sumout  = SUM(( \DATA_FSM|audio_mem_count [31] ) + ( GND ) + ( \DATA_FSM|Add9~90  ))

	.dataa(!\DATA_FSM|audio_mem_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_FSM|Add9~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_FSM|Add9~93_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Add9~93 .extended_lut = "off";
defparam \DATA_FSM|Add9~93 .lut_mask = 64'h0000FFFF00005555;
defparam \DATA_FSM|Add9~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N35
dffeas \DATA_FSM|audio_mem_count[31] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|Add9~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\DATA_FSM|audio_mem_count[28]~0_combout ),
	.sload(gnd),
	.ena(\DATA_FSM|audio_mem_count[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_mem_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_mem_count[31] .is_wysiwyg = "true";
defparam \DATA_FSM|audio_mem_count[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \DATA_FSM|Equal2~4 (
// Equation(s):
// \DATA_FSM|Equal2~4_combout  = ( \DATA_FSM|audio_mem_count [2] & ( !\DATA_FSM|audio_mem_count [3] & ( (!\DATA_FSM|audio_mem_count [31] & (!\DATA_FSM|audio_mem_count [30] & (!\DATA_FSM|audio_mem_count [28] & !\DATA_FSM|audio_mem_count [29]))) ) ) )

	.dataa(!\DATA_FSM|audio_mem_count [31]),
	.datab(!\DATA_FSM|audio_mem_count [30]),
	.datac(!\DATA_FSM|audio_mem_count [28]),
	.datad(!\DATA_FSM|audio_mem_count [29]),
	.datae(!\DATA_FSM|audio_mem_count [2]),
	.dataf(!\DATA_FSM|audio_mem_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal2~4 .extended_lut = "off";
defparam \DATA_FSM|Equal2~4 .lut_mask = 64'h0000800000000000;
defparam \DATA_FSM|Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \DATA_FSM|Equal2~3 (
// Equation(s):
// \DATA_FSM|Equal2~3_combout  = ( !\DATA_FSM|audio_mem_count [12] & ( !\DATA_FSM|audio_mem_count [26] & ( (!\DATA_FSM|audio_mem_count [11] & (!\DATA_FSM|audio_mem_count [13] & (!\DATA_FSM|audio_mem_count [10] & !\DATA_FSM|audio_mem_count [14]))) ) ) )

	.dataa(!\DATA_FSM|audio_mem_count [11]),
	.datab(!\DATA_FSM|audio_mem_count [13]),
	.datac(!\DATA_FSM|audio_mem_count [10]),
	.datad(!\DATA_FSM|audio_mem_count [14]),
	.datae(!\DATA_FSM|audio_mem_count [12]),
	.dataf(!\DATA_FSM|audio_mem_count [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal2~3 .extended_lut = "off";
defparam \DATA_FSM|Equal2~3 .lut_mask = 64'h8000000000000000;
defparam \DATA_FSM|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \DATA_FSM|Equal2~6 (
// Equation(s):
// \DATA_FSM|Equal2~6_combout  = ( \DATA_FSM|Equal2~4_combout  & ( \DATA_FSM|Equal2~3_combout  & ( (\DATA_FSM|Equal2~2_combout  & (\DATA_FSM|Equal2~1_combout  & (\DATA_FSM|Equal2~5_combout  & \DATA_FSM|Equal2~0_combout ))) ) ) )

	.dataa(!\DATA_FSM|Equal2~2_combout ),
	.datab(!\DATA_FSM|Equal2~1_combout ),
	.datac(!\DATA_FSM|Equal2~5_combout ),
	.datad(!\DATA_FSM|Equal2~0_combout ),
	.datae(!\DATA_FSM|Equal2~4_combout ),
	.dataf(!\DATA_FSM|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal2~6 .extended_lut = "off";
defparam \DATA_FSM|Equal2~6 .lut_mask = 64'h0000000000000001;
defparam \DATA_FSM|Equal2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N30
cyclonev_lcell_comb \DATA_FSM|audio_bank_full~0 (
// Equation(s):
// \DATA_FSM|audio_bank_full~0_combout  = ( \DATA_FSM|audio_data_ready~q  & ( (!\KEY[0]~input_o  & (((\DATA_FSM|audio_bank_full~q )))) # (\KEY[0]~input_o  & ((!\CLK_EN_GEN|SPI_clk_en~q  & ((\DATA_FSM|audio_bank_full~q ))) # (\CLK_EN_GEN|SPI_clk_en~q  & 
// (\DATA_FSM|Equal2~6_combout )))) ) ) # ( !\DATA_FSM|audio_data_ready~q  & ( \DATA_FSM|audio_bank_full~q  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\CLK_EN_GEN|SPI_clk_en~q ),
	.datac(!\DATA_FSM|Equal2~6_combout ),
	.datad(!\DATA_FSM|audio_bank_full~q ),
	.datae(gnd),
	.dataf(!\DATA_FSM|audio_data_ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|audio_bank_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|audio_bank_full~0 .extended_lut = "off";
defparam \DATA_FSM|audio_bank_full~0 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \DATA_FSM|audio_bank_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N32
dffeas \DATA_FSM|audio_bank_full (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|audio_bank_full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|audio_bank_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|audio_bank_full .is_wysiwyg = "true";
defparam \DATA_FSM|audio_bank_full .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N6
cyclonev_lcell_comb \DATA_FSM|state~15 (
// Equation(s):
// \DATA_FSM|state~15_combout  = ( \DATA_FSM|state.RECEIVE_V~q  & ( (\KEY[0]~input_o  & (((!\DATA_FSM|audio_bank_full~q  & \DATA_FSM|state.RECEIVE_A~q )) # (\DATA_FSM|video_bank_full~q ))) ) ) # ( !\DATA_FSM|state.RECEIVE_V~q  & ( (\KEY[0]~input_o  & 
// (!\DATA_FSM|audio_bank_full~q  & \DATA_FSM|state.RECEIVE_A~q )) ) )

	.dataa(!\DATA_FSM|video_bank_full~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\DATA_FSM|audio_bank_full~q ),
	.datad(!\DATA_FSM|state.RECEIVE_A~q ),
	.datae(gnd),
	.dataf(!\DATA_FSM|state.RECEIVE_V~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|state~15 .extended_lut = "off";
defparam \DATA_FSM|state~15 .lut_mask = 64'h0030003011311131;
defparam \DATA_FSM|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N8
dffeas \DATA_FSM|state.RECEIVE_A (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|state.RECEIVE_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|state.RECEIVE_A .is_wysiwyg = "true";
defparam \DATA_FSM|state.RECEIVE_A .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N36
cyclonev_lcell_comb \DATA_FSM|state~12 (
// Equation(s):
// \DATA_FSM|state~12_combout  = ( \DATA_FSM|state.IDLE~q  & ( \KEY[0]~input_o  & ( (!\DATA_FSM|state.RECEIVE_A~q ) # (!\DATA_FSM|audio_bank_full~q ) ) ) ) # ( !\DATA_FSM|state.IDLE~q  & ( \KEY[0]~input_o  & ( (!\DATA_FSM|state.RECEIVE_A~q  & 
// (((!\KEY[1]~input_o ) # (\MODE_FSM|switch_mode~q )))) # (\DATA_FSM|state.RECEIVE_A~q  & (!\DATA_FSM|audio_bank_full~q  & ((!\KEY[1]~input_o ) # (\MODE_FSM|switch_mode~q )))) ) ) )

	.dataa(!\DATA_FSM|state.RECEIVE_A~q ),
	.datab(!\DATA_FSM|audio_bank_full~q ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\MODE_FSM|switch_mode~q ),
	.datae(!\DATA_FSM|state.IDLE~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|state~12 .extended_lut = "off";
defparam \DATA_FSM|state~12 .lut_mask = 64'h00000000E0EEEEEE;
defparam \DATA_FSM|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N38
dffeas \DATA_FSM|state.IDLE (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|state.IDLE .is_wysiwyg = "true";
defparam \DATA_FSM|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N9
cyclonev_lcell_comb \DATA_FSM|Selector1~1 (
// Equation(s):
// \DATA_FSM|Selector1~1_combout  = ( \DATA_FSM|state.REQ~q  & ( !\DATA_FSM|request_sent_done~q  ) )

	.dataa(gnd),
	.datab(!\DATA_FSM|request_sent_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DATA_FSM|state.REQ~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Selector1~1 .extended_lut = "off";
defparam \DATA_FSM|Selector1~1 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \DATA_FSM|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \DATA_FSM|cmd_bit_count[2]~1 (
// Equation(s):
// \DATA_FSM|cmd_bit_count[2]~1_combout  = ( \KEY[0]~input_o  & ( \DATA_FSM|Selector1~1_combout  & ( \CLK_EN_GEN|SPI_clk_en~q  ) ) ) # ( !\KEY[0]~input_o  & ( \DATA_FSM|Selector1~1_combout  ) ) # ( \KEY[0]~input_o  & ( !\DATA_FSM|Selector1~1_combout  & ( 
// (!\DATA_FSM|state.IDLE~q  & (\CLK_EN_GEN|SPI_clk_en~q  & ((!\KEY[1]~input_o ) # (\MODE_FSM|switch_mode~q )))) ) ) ) # ( !\KEY[0]~input_o  & ( !\DATA_FSM|Selector1~1_combout  ) )

	.dataa(!\MODE_FSM|switch_mode~q ),
	.datab(!\DATA_FSM|state.IDLE~q ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\CLK_EN_GEN|SPI_clk_en~q ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\DATA_FSM|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|cmd_bit_count[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|cmd_bit_count[2]~1 .extended_lut = "off";
defparam \DATA_FSM|cmd_bit_count[2]~1 .lut_mask = 64'hFFFF00C4FFFF00FF;
defparam \DATA_FSM|cmd_bit_count[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N53
dffeas \DATA_FSM|cmd_bit_count[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|cmd_bit_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|cmd_bit_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|cmd_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|cmd_bit_count[1] .is_wysiwyg = "true";
defparam \DATA_FSM|cmd_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N15
cyclonev_lcell_comb \DATA_FSM|cmd_bit_count~3 (
// Equation(s):
// \DATA_FSM|cmd_bit_count~3_combout  = ( \KEY[0]~input_o  & ( !\DATA_FSM|cmd_bit_count [2] $ (((!\DATA_FSM|cmd_bit_count [1]) # (!\DATA_FSM|cmd_bit_count [0]))) ) )

	.dataa(!\DATA_FSM|cmd_bit_count [1]),
	.datab(gnd),
	.datac(!\DATA_FSM|cmd_bit_count [0]),
	.datad(!\DATA_FSM|cmd_bit_count [2]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|cmd_bit_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|cmd_bit_count~3 .extended_lut = "off";
defparam \DATA_FSM|cmd_bit_count~3 .lut_mask = 64'h0000000005FA05FA;
defparam \DATA_FSM|cmd_bit_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N17
dffeas \DATA_FSM|cmd_bit_count[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|cmd_bit_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|cmd_bit_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|cmd_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|cmd_bit_count[2] .is_wysiwyg = "true";
defparam \DATA_FSM|cmd_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N39
cyclonev_lcell_comb \DATA_FSM|cmd_bit_count~0 (
// Equation(s):
// \DATA_FSM|cmd_bit_count~0_combout  = ( \DATA_FSM|cmd_bit_count [3] & ( (\KEY[0]~input_o  & ((!\DATA_FSM|cmd_bit_count [1] & ((\DATA_FSM|cmd_bit_count [2]) # (\DATA_FSM|cmd_bit_count [0]))) # (\DATA_FSM|cmd_bit_count [1] & ((!\DATA_FSM|cmd_bit_count [0]) # 
// (!\DATA_FSM|cmd_bit_count [2]))))) ) ) # ( !\DATA_FSM|cmd_bit_count [3] & ( (\DATA_FSM|cmd_bit_count [1] & (\DATA_FSM|cmd_bit_count [0] & (\DATA_FSM|cmd_bit_count [2] & \KEY[0]~input_o ))) ) )

	.dataa(!\DATA_FSM|cmd_bit_count [1]),
	.datab(!\DATA_FSM|cmd_bit_count [0]),
	.datac(!\DATA_FSM|cmd_bit_count [2]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\DATA_FSM|cmd_bit_count [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|cmd_bit_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|cmd_bit_count~0 .extended_lut = "off";
defparam \DATA_FSM|cmd_bit_count~0 .lut_mask = 64'h0001007E0001007E;
defparam \DATA_FSM|cmd_bit_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N41
dffeas \DATA_FSM|cmd_bit_count[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|cmd_bit_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|cmd_bit_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|cmd_bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|cmd_bit_count[3] .is_wysiwyg = "true";
defparam \DATA_FSM|cmd_bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \DATA_FSM|cmd_bit_count~2 (
// Equation(s):
// \DATA_FSM|cmd_bit_count~2_combout  = ( \DATA_FSM|cmd_bit_count [2] & ( (\KEY[0]~input_o  & !\DATA_FSM|cmd_bit_count [0]) ) ) # ( !\DATA_FSM|cmd_bit_count [2] & ( (\KEY[0]~input_o  & (!\DATA_FSM|cmd_bit_count [0] & ((!\DATA_FSM|cmd_bit_count [3]) # 
// (\DATA_FSM|cmd_bit_count [1])))) ) )

	.dataa(!\DATA_FSM|cmd_bit_count [1]),
	.datab(!\DATA_FSM|cmd_bit_count [3]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\DATA_FSM|cmd_bit_count [0]),
	.datae(gnd),
	.dataf(!\DATA_FSM|cmd_bit_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|cmd_bit_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|cmd_bit_count~2 .extended_lut = "off";
defparam \DATA_FSM|cmd_bit_count~2 .lut_mask = 64'h0D000D000F000F00;
defparam \DATA_FSM|cmd_bit_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N14
dffeas \DATA_FSM|cmd_bit_count[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|cmd_bit_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|cmd_bit_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|cmd_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|cmd_bit_count[0] .is_wysiwyg = "true";
defparam \DATA_FSM|cmd_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \DATA_FSM|Equal0~0 (
// Equation(s):
// \DATA_FSM|Equal0~0_combout  = ( \DATA_FSM|cmd_bit_count [3] & ( (!\DATA_FSM|cmd_bit_count [0] & (!\DATA_FSM|cmd_bit_count [1] & !\DATA_FSM|cmd_bit_count [2])) ) )

	.dataa(gnd),
	.datab(!\DATA_FSM|cmd_bit_count [0]),
	.datac(!\DATA_FSM|cmd_bit_count [1]),
	.datad(!\DATA_FSM|cmd_bit_count [2]),
	.datae(gnd),
	.dataf(!\DATA_FSM|cmd_bit_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Equal0~0 .extended_lut = "off";
defparam \DATA_FSM|Equal0~0 .lut_mask = 64'h00000000C000C000;
defparam \DATA_FSM|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N57
cyclonev_lcell_comb \DATA_FSM|request_sent_done~0 (
// Equation(s):
// \DATA_FSM|request_sent_done~0_combout  = ( \KEY[1]~input_o  & ( (\DATA_FSM|Equal0~0_combout  & (((!\DATA_FSM|state.IDLE~q  & \MODE_FSM|switch_mode~q )) # (\DATA_FSM|Selector1~1_combout ))) ) ) # ( !\KEY[1]~input_o  & ( (\DATA_FSM|Equal0~0_combout  & 
// ((!\DATA_FSM|state.IDLE~q ) # (\DATA_FSM|Selector1~1_combout ))) ) )

	.dataa(!\DATA_FSM|Equal0~0_combout ),
	.datab(!\DATA_FSM|state.IDLE~q ),
	.datac(!\DATA_FSM|Selector1~1_combout ),
	.datad(!\MODE_FSM|switch_mode~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|request_sent_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|request_sent_done~0 .extended_lut = "off";
defparam \DATA_FSM|request_sent_done~0 .lut_mask = 64'h4545454505450545;
defparam \DATA_FSM|request_sent_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N59
dffeas \DATA_FSM|request_sent_done (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|request_sent_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|video_data_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|request_sent_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|request_sent_done .is_wysiwyg = "true";
defparam \DATA_FSM|request_sent_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \DATA_FSM|Selector1~0 (
// Equation(s):
// \DATA_FSM|Selector1~0_combout  = ( \DATA_FSM|state.IDLE~q  & ( (!\DATA_FSM|state.REQ~q ) # (\DATA_FSM|request_sent_done~q ) ) ) # ( !\DATA_FSM|state.IDLE~q  & ( (!\MODE_FSM|switch_mode~q  & (\KEY[1]~input_o  & ((!\DATA_FSM|state.REQ~q ) # 
// (\DATA_FSM|request_sent_done~q )))) ) )

	.dataa(!\MODE_FSM|switch_mode~q ),
	.datab(!\DATA_FSM|request_sent_done~q ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\DATA_FSM|state.REQ~q ),
	.datae(gnd),
	.dataf(!\DATA_FSM|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Selector1~0 .extended_lut = "off";
defparam \DATA_FSM|Selector1~0 .lut_mask = 64'h0A020A02FF33FF33;
defparam \DATA_FSM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N24
cyclonev_lcell_comb \DATA_FSM|CMD[1]~0 (
// Equation(s):
// \DATA_FSM|CMD[1]~0_combout  = !\DATA_FSM|state~11_combout 

	.dataa(gnd),
	.datab(!\DATA_FSM|state~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|CMD[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|CMD[1]~0 .extended_lut = "off";
defparam \DATA_FSM|CMD[1]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \DATA_FSM|CMD[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N25
dffeas \DATA_FSM|CMD[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|CMD[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|CMD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|CMD[1] .is_wysiwyg = "true";
defparam \DATA_FSM|CMD[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N33
cyclonev_lcell_comb \DATA_FSM|CMD[3]~2 (
// Equation(s):
// \DATA_FSM|CMD[3]~2_combout  = !\DATA_FSM|state~11_combout 

	.dataa(gnd),
	.datab(!\DATA_FSM|state~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|CMD[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|CMD[3]~2 .extended_lut = "off";
defparam \DATA_FSM|CMD[3]~2 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \DATA_FSM|CMD[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N35
dffeas \DATA_FSM|CMD[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|CMD[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|CMD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|CMD[3] .is_wysiwyg = "true";
defparam \DATA_FSM|CMD[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N27
cyclonev_lcell_comb \DATA_FSM|CMD[7]~3 (
// Equation(s):
// \DATA_FSM|CMD[7]~3_combout  = !\DATA_FSM|state~11_combout 

	.dataa(gnd),
	.datab(!\DATA_FSM|state~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|CMD[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|CMD[7]~3 .extended_lut = "off";
defparam \DATA_FSM|CMD[7]~3 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \DATA_FSM|CMD[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N29
dffeas \DATA_FSM|CMD[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|CMD[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|CMD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|CMD[7] .is_wysiwyg = "true";
defparam \DATA_FSM|CMD[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N30
cyclonev_lcell_comb \DATA_FSM|CMD[5]~1 (
// Equation(s):
// \DATA_FSM|CMD[5]~1_combout  = !\DATA_FSM|state~11_combout 

	.dataa(gnd),
	.datab(!\DATA_FSM|state~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|CMD[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|CMD[5]~1 .extended_lut = "off";
defparam \DATA_FSM|CMD[5]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \DATA_FSM|CMD[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N32
dffeas \DATA_FSM|CMD[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|CMD[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|CMD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|CMD[5] .is_wysiwyg = "true";
defparam \DATA_FSM|CMD[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N21
cyclonev_lcell_comb \DATA_FSM|Mux0~0 (
// Equation(s):
// \DATA_FSM|Mux0~0_combout  = ( \DATA_FSM|CMD [7] & ( \DATA_FSM|CMD [5] & ( (!\DATA_FSM|cmd_bit_count [2] & ((!\DATA_FSM|cmd_bit_count [1] & (!\DATA_FSM|CMD [1])) # (\DATA_FSM|cmd_bit_count [1] & ((!\DATA_FSM|CMD [3]))))) ) ) ) # ( !\DATA_FSM|CMD [7] & ( 
// \DATA_FSM|CMD [5] & ( (!\DATA_FSM|cmd_bit_count [1] & (!\DATA_FSM|CMD [1] & (!\DATA_FSM|cmd_bit_count [2]))) # (\DATA_FSM|cmd_bit_count [1] & (((!\DATA_FSM|CMD [3]) # (\DATA_FSM|cmd_bit_count [2])))) ) ) ) # ( \DATA_FSM|CMD [7] & ( !\DATA_FSM|CMD [5] & ( 
// (!\DATA_FSM|cmd_bit_count [1] & ((!\DATA_FSM|CMD [1]) # ((\DATA_FSM|cmd_bit_count [2])))) # (\DATA_FSM|cmd_bit_count [1] & (((!\DATA_FSM|cmd_bit_count [2] & !\DATA_FSM|CMD [3])))) ) ) ) # ( !\DATA_FSM|CMD [7] & ( !\DATA_FSM|CMD [5] & ( 
// ((!\DATA_FSM|cmd_bit_count [1] & (!\DATA_FSM|CMD [1])) # (\DATA_FSM|cmd_bit_count [1] & ((!\DATA_FSM|CMD [3])))) # (\DATA_FSM|cmd_bit_count [2]) ) ) )

	.dataa(!\DATA_FSM|cmd_bit_count [1]),
	.datab(!\DATA_FSM|CMD [1]),
	.datac(!\DATA_FSM|cmd_bit_count [2]),
	.datad(!\DATA_FSM|CMD [3]),
	.datae(!\DATA_FSM|CMD [7]),
	.dataf(!\DATA_FSM|CMD [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|Mux0~0 .extended_lut = "off";
defparam \DATA_FSM|Mux0~0 .lut_mask = 64'hDF8FDA8AD585D080;
defparam \DATA_FSM|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N3
cyclonev_lcell_comb \DATA_FSM|MOSI~0 (
// Equation(s):
// \DATA_FSM|MOSI~0_combout  = ( \DATA_FSM|Mux0~0_combout  & ( (!\KEY[0]~input_o ) # ((!\DATA_FSM|Selector1~0_combout  & (\DATA_FSM|cmd_bit_count [0] & !\DATA_FSM|cmd_bit_count [3]))) ) ) # ( !\DATA_FSM|Mux0~0_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\DATA_FSM|Selector1~0_combout ),
	.datac(!\DATA_FSM|cmd_bit_count [0]),
	.datad(!\DATA_FSM|cmd_bit_count [3]),
	.datae(gnd),
	.dataf(!\DATA_FSM|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|MOSI~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|MOSI~0 .extended_lut = "off";
defparam \DATA_FSM|MOSI~0 .lut_mask = 64'hAAAAAAAAAEAAAEAA;
defparam \DATA_FSM|MOSI~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N4
dffeas \DATA_FSM|MOSI (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|MOSI~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|MOSI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|MOSI .is_wysiwyg = "true";
defparam \DATA_FSM|MOSI .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \DATA_FSM|chip_select~0 (
// Equation(s):
// \DATA_FSM|chip_select~0_combout  = ( \DATA_FSM|Selector2~0_combout  & ( !\KEY[0]~input_o  ) ) # ( !\DATA_FSM|Selector2~0_combout  & ( (!\KEY[0]~input_o ) # ((\DATA_FSM|Selector1~0_combout  & (!\DATA_FSM|Selector3~0_combout  & 
// !\DATA_FSM|Selector4~0_combout ))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\DATA_FSM|Selector1~0_combout ),
	.datac(!\DATA_FSM|Selector3~0_combout ),
	.datad(!\DATA_FSM|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\DATA_FSM|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_FSM|chip_select~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_FSM|chip_select~0 .extended_lut = "off";
defparam \DATA_FSM|chip_select~0 .lut_mask = 64'hBAAABAAAAAAAAAAA;
defparam \DATA_FSM|chip_select~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N2
dffeas \DATA_FSM|chip_select (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\DATA_FSM|chip_select~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_FSM|MOSI~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_FSM|chip_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FSM|chip_select .is_wysiwyg = "true";
defparam \DATA_FSM|chip_select .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\clock_generation|vga_40mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 200;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 200;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "1.0 mhz";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G2
cyclonev_clkena \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~5_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0] ) + ( VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~6  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~9_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~6  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~10  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~25_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0] ) + ( VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~26  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~25_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout  = ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [6] & ( (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [7]) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [7]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1 .lut_mask = 64'hCC00CC0000000000;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1] & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] & 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3] & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0 .lut_mask = 64'h0000000000010001;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9] & ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10] ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9] & ( 
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10] & ( (!\KEY[0]~input_o ) # ((!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout ) # ((\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout ) # 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8]))) ) ) ) # ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9] & ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10] & ( !\KEY[0]~input_o  ) ) ) # ( 
// !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9] & ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10] & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout ),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9]),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0 .lut_mask = 64'hAAAAAAAAEFFFFFFF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N47
dffeas \MODE_FSM|read_bank1 (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MODE_FSM|read_bank1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|read_bank1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|read_bank1 .is_wysiwyg = "true";
defparam \MODE_FSM|read_bank1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N23
dffeas \MODE_FSM|read_bank2 (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MODE_FSM|read_bank2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MODE_FSM|read_bank2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MODE_FSM|read_bank2 .is_wysiwyg = "true";
defparam \MODE_FSM|read_bank2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout  = ( \KEY[0]~input_o  & ( \MODE_FSM|read_bank2~q  ) ) # ( !\KEY[0]~input_o  & ( \MODE_FSM|read_bank2~q  ) ) # ( \KEY[0]~input_o  & ( !\MODE_FSM|read_bank2~q  & ( \MODE_FSM|read_bank1~q  ) ) ) 
// # ( !\KEY[0]~input_o  & ( !\MODE_FSM|read_bank2~q  ) )

	.dataa(gnd),
	.datab(!\MODE_FSM|read_bank1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\MODE_FSM|read_bank2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1 .lut_mask = 64'hFFFF3333FFFFFFFF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N2
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~21_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~26  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~22  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~26  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N5
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~29_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~22  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~30  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~22  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~29_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N8
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~13_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~30  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~14  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~30  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~13_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N11
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~9_sumout  = SUM(( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~14  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~10  = CARRY(( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N14
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~17_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~10  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~18  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~10  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N17
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~5_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~18  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~6  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N20
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~1_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~6  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~2  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~6  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~1_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N23
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~33 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~33_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~2  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~34  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~33_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~33 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N26
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[8] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[8] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~37 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~37_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~34  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~38  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~34  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~37_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~37 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N29
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[9] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[9] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~41 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~41_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~38  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~41 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N32
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[10] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[10] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2_combout  = ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9] & ( !\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout  & ( 
// (\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout  & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8]),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9]),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2 .lut_mask = 64'h5050000000000000;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout  = ( \MODE_FSM|read_bank1~q  & ( \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\MODE_FSM|read_bank1~q  & ( 
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2_combout  & ( !\KEY[0]~input_o  ) ) ) # ( \MODE_FSM|read_bank1~q  & ( !\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2_combout  & ( (!\KEY[0]~input_o ) # 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10]) ) ) ) # ( !\MODE_FSM|read_bank1~q  & ( !\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2_combout  & ( (!\KEY[0]~input_o ) # ((\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10] & 
// \MODE_FSM|read_bank2~q )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\MODE_FSM|read_bank2~q ),
	.datad(gnd),
	.datae(!\MODE_FSM|read_bank1~q ),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1 .lut_mask = 64'hCDCDDDDDCCCCCCCC;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N35
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~1_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~10  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~2  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~1_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N38
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~33 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~33_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~2  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~34  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~33_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~33 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N41
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~37 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~37_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~34  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~38  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~37_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~37 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N44
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~29_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~38  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~30  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~29_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N47
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~1_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5] & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] & 
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1])) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~1 .lut_mask = 64'h0000000000030003;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~25_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~30  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~26  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~25_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N50
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~21_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~26  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~22  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N52
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~17_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~22  ))
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~18  = CARRY(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N56
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[8] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[8] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~13_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [9] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N59
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[9] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[9] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout  = ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [7] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [6] & (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [8] & 
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [9])) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [6]),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [8]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [9]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0 .lut_mask = 64'h0050005000000000;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout  & ( (!\KEY[0]~input_o ) # ((\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~1_combout  & 
// (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3] & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]))) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~1_combout ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0 .lut_mask = 64'hFF00FF00FF40FF40;
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N32
dffeas \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0 .lut_mask = 64'h000000000F000F00;
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~1_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & ( (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0] & (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1] & 
// (\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0_combout  & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout ))) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & ( 
// (\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0_combout  & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout  & ((\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]) # (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0])))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~1 .lut_mask = 64'h0007000700080008;
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N32
dffeas \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~1_combout  = (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1] & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2] & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]))

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [1]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [2]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~1 .lut_mask = 64'h0011001100110011;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0_combout  = ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4] & ( (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5] & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [5]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0_combout  = ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8] & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0 .lut_mask = 64'h000F000F00000000;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~2_combout  = ( \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0_combout  & ( (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [6] & (((\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [7])))) # 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [6] & ((!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [7] & ((!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0_combout ))) # (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [7] & 
// (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~1_combout  & \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0_combout )))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [6]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~1_combout ),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [7]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~0_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~2 .lut_mask = 64'h000000005A0E5A0E;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N38
dffeas \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[1] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel [1] = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [0] & ( !\DATA_FSM|chip_select~q  & ( !\MODE_FSM|read_bank1~q  ) ) )

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [0]),
	.dataf(!\DATA_FSM|chip_select~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[1] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[1] .lut_mask = 64'hAAAA000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N52
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N49
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N11
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2[1] (
	.clk(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[0]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[0]~0_combout  = ( \DATA_FSM|chip_select~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [1] ) ) # ( !\DATA_FSM|chip_select~q  & ( (\MODE_FSM|read_bank1~q  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [1]) ) )

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DATA_FSM|chip_select~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[0]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[0]~0 .lut_mask = 64'h4444CCCC4444CCCC;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N34
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|qualified_sel[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N58
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N20
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2[0] (
	.clk(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[0] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [0] = LCELL(( GLOBAL(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ) & ( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [0] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [0]),
	.datae(gnd),
	.dataf(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[0] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[0] .lut_mask = 64'h0000000000FF00FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[1] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1] = LCELL(( GLOBAL(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ) & ( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [1] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|ena_r2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[1] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[1] .lut_mask = 64'h000000000F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout  = LCELL(( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1] ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1] & ( \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [0] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|gated_clks [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[1] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel [1] = ( !\MODE_FSM|read_bank2~q  & ( !\DATA_FSM|chip_select~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [0] ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MODE_FSM|read_bank2~q ),
	.dataf(!\DATA_FSM|chip_select~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[1] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[1] .lut_mask = 64'hAAAA000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N28
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N46
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2[1] (
	.clk(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[0]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[0]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [1] & ( \DATA_FSM|chip_select~q  ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [1] & ( !\DATA_FSM|chip_select~q  & ( 
// \MODE_FSM|read_bank2~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MODE_FSM|read_bank2~q ),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [1]),
	.dataf(!\DATA_FSM|chip_select~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[0]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[0]~0 .lut_mask = 64'h0F0F0000FFFF0000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N55
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|qualified_sel[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N58
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N29
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2[0] (
	.clk(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[0] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0] = LCELL(( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [0] & ( GLOBAL(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [0]),
	.dataf(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[0] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[0] .lut_mask = 64'h000000000000FFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[1] (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1] = LCELL(( GLOBAL(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ) & ( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [1] ) ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|ena_r2 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[1] .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[1] .lut_mask = 64'h0000000033333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout  = LCELL(( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1] ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1] ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [0]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|gated_clks [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_clk~0 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_clk~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout  & ( (!\MODE_FSM|read_bank1~q ) # (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout  
// & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout  & \MODE_FSM|read_bank1~q ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.datab(gnd),
	.datac(!\MODE_FSM|read_bank1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_clk~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_clk~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \VIDEO_CONTROLLER|mem_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|VGA_SYNC_N~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|VGA_SYNC_N~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~q  ) # ( !\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~q  & ( \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|hsync_n~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|vsync_n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|VGA_SYNC_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_SYNC_N~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_SYNC_N~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_SYNC_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9] & 
// !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8])) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~0 .lut_mask = 64'h0000000040404040;
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~1_combout  = ( \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~0_combout  & ( (\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout  & (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0] & 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1] & \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [0]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [1]),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~1 .lut_mask = 64'h0000000000010001;
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~2_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5] & ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] & ( (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2] & 
// (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3] & \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout )) ) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5] & ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] & ( 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout  & ((\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~1_combout ) # (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]))) ) ) ) # ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5] & 
// ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4] & ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [2]),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [3]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~1_combout ),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|Equal0~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [5]),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|y_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~2 .lut_mask = 64'h000000FF003F0088;
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N2
dffeas \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~1_combout  = ( \VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10] & ( (!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout  & (!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8] & 
// (\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout  & !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9]))) ) ) # ( !\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10] & ( (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8] & 
// (\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9] & ((!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout ) # (\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout )))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [8]),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|LessThan2~1_combout ),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [9]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~1 .lut_mask = 64'h0031003108000800;
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N44
dffeas \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout  = ( \VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  ) # ( !\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q  & ( \VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & \KEY[0]~input_o ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]) # (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~1 .lut_mask = 64'h030203020C0C0C0C;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~8 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~8_combout  = ( \KEY[0]~input_o  & ( (\MODE_FSM|read_bank2~q  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ) ) )

	.dataa(!\MODE_FSM|read_bank2~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~8 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~8 .lut_mask = 64'h0000000044444444;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N31
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~7 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~7_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q  & ( \KEY[0]~input_o  & ( (\MODE_FSM|read_bank2~q  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ) # (\DATA_FSM|video_data_ready~q ))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q  & ( \KEY[0]~input_o  & ( ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q ) # (\MODE_FSM|read_bank2~q )))) # (\DATA_FSM|video_data_ready~q ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datab(!\MODE_FSM|read_bank2~q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q ),
	.datad(!\DATA_FSM|video_data_ready~q ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.READ~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~7 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~7 .lut_mask = 64'h000000002AFF2233;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N41
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Selector1~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Selector1~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( \DATA_FSM|video_data_ready~q  ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ( (\DATA_FSM|video_data_ready~q  & 
// (!\MODE_FSM|read_bank2~q  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q )) ) )

	.dataa(gnd),
	.datab(!\DATA_FSM|video_data_ready~q ),
	.datac(!\MODE_FSM|read_bank2~q ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.IDLE~q ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Selector1~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Selector1~0 .lut_mask = 64'h3000300033333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0_combout  = (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0] & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0 .lut_mask = 64'h4040404040404040;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~feeder_combout  = \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0_combout 

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0] ) + ( VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~14  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~13_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~6  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~38  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~37_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~38  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~42  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~38  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~41_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N29
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[9] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[9] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0_combout  = ( !\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5] & ( (!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8] & (!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9] & (!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7] & 
// !\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0 .lut_mask = 64'h8000800000000000;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~42  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N32
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[10] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[10] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  = ( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1] & ( (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4] & (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2] & (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0] & 
// \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1 .lut_mask = 64'h0000000000010001;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( \KEY[0]~input_o  & ( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10] ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( 
// \KEY[0]~input_o  & ( (!\VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0_combout  & \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10]) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( !\KEY[0]~input_o  ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0_combout ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0 .lut_mask = 64'hFFFFFFFF00CC00FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N2
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~14  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~18  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~14  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N5
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~18  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~22  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~18  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N8
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~22  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~26  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~25_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N11
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~26  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~30  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~29_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N14
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~30  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~10  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~30  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N17
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~10  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~2  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~1_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N20
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~2  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add0~6  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add0~2  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N23
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N26
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[8] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos[6]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_controller|SCREEN_POS|x_pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[8] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|x_pos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0] ) + ( VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~22  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~18  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~34  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~33_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~34  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~14  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~13_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3]~feeder_combout  = ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( \KEY[0]~input_o  & ( (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10] & ((\MODE_FSM|read_bank2~q ) # (\MODE_FSM|read_bank1~q ))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( \KEY[0]~input_o  & ( (!\VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0_combout  & (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10] & ((\MODE_FSM|read_bank2~q ) # (\MODE_FSM|read_bank1~q )))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( !\KEY[0]~input_o  ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|LessThan0~0_combout ),
	.datac(!\MODE_FSM|read_bank2~q ),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1 .lut_mask = 64'hFFFFFFFF004C005F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N17
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~14  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~10  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~14  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N11
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~10  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~38  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~10  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~37_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N29
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~38  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~6  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6]~feeder_combout  = ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N2
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~6  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~2  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~6  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~1_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7]~feeder_combout  = ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N5
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~2  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~30  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~2  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~29_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N14
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[8] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[8] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~30  ))

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N23
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[9] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[9] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout  = ( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0] & ( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1] & ( (\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9] & (\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4] & 
// (!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8] & !\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.datae(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0]),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0 .lut_mask = 64'h0000000000001000;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout  = ( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] & ( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2] & ( !\KEY[0]~input_o  ) ) ) # ( !\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] & ( 
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2] & ( !\KEY[0]~input_o  ) ) ) # ( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] & ( !\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2] & ( (!\KEY[0]~input_o ) # ((\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6] & 
// (\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout  & !\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]))) ) ) ) # ( !\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] & ( !\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2] & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0 .lut_mask = 64'hFF00FF10FF00FF00;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N32
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17_sumout  = SUM(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~22  ))
// \VIDEO_CONTROLLER|VGA_screen_pos|Add1~18  = CARRY(( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|VGA_screen_pos|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VIDEO_CONTROLLER|VGA_screen_pos|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N34
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N26
dffeas \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VGA_screen_pos|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VGA_screen_pos|y_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout  = ( !\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5] & ( (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8] & (\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9] & (!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10] & 
// \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [10]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2 .lut_mask = 64'h0010001000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout  = ( !\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7] & ( (!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5] & !\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0 .lut_mask = 64'hF000F00000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout  & ( \VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout  & (!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7] & \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~2_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~1_combout ),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3 .lut_mask = 64'h0000000000000010;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add1~9 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~9_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [0] ) + ( VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~10  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~9_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0_combout  = ( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [0] & ( (\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [2] & (!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [3] & (\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [4] & 
// !\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [1]))) ) )

	.dataa(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [2]),
	.datab(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [3]),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [4]),
	.datad(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [1]),
	.datae(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0 .lut_mask = 64'h0000040000000400;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1_combout  = ( !\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [6] & ( !\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [5]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout  = ( \KEY[0]~input_o  & ( (\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [7] & (\VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0_combout  & \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1_combout )) ) ) # ( 
// !\KEY[0]~input_o  )

	.dataa(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [7]),
	.datab(!\VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0 .lut_mask = 64'hFFFFFFFF00110011;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add0~13 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~13_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [0] ) + ( VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~14  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~13_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6_combout  = ( !\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [4] & ( (!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [3] & !\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [5]) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [3]),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6 .lut_mask = 64'hC0C0C0C000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout  = (\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [1] & (\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [0] & \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [2]))

	.dataa(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [1]),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [0]),
	.datad(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5 .lut_mask = 64'h0005000500050005;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout  & ( (!\KEY[0]~input_o ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout  & ( 
// (!\KEY[0]~input_o ) # ((!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0 .lut_mask = 64'hCECECECECFCFCFCF;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N17
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add0~9 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~9_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~14  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~10  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~14  ))

	.dataa(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~9_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1]~feeder_combout  = ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|mem_pos_tracker|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N8
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add0~17 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~17_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~10  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~18  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~10  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~17_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N20
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add0~21 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~21_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~18  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~22  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~21_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N29
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add0~25 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~25_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~22  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~26  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~25_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N35
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add0~29 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~29_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~26  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~30  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~29_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N41
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add0~5 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~5_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~30  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~6  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~5_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N5
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add0~1_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N26
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|x_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout  = ( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [7] & ( \VIDEO_CONTROLLER|mem_pos_tracker|x_pos [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout  = ( \CLK_EN_GEN|SPI_clk_en~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout  & ( (!\KEY[0]~input_o ) # ((\DATA_FSM|video_data_ready~q  & \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout )) ) 
// ) ) # ( !\CLK_EN_GEN|SPI_clk_en~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout  & ( !\KEY[0]~input_o  ) ) ) # ( \CLK_EN_GEN|SPI_clk_en~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout  & ( (!\KEY[0]~input_o ) # 
// ((\DATA_FSM|video_data_ready~q  & (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6_combout ))) ) ) ) # ( !\CLK_EN_GEN|SPI_clk_en~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout  & ( 
// !\KEY[0]~input_o  ) ) )

	.dataa(!\DATA_FSM|video_data_ready~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\CLK_EN_GEN|SPI_clk_en~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1 .lut_mask = 64'hFF00FF10FF00FF11;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N38
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[0] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add1~13 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~13_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~10  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~14  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [1] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~13_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N44
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[1] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add1~17 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~17_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~14  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~18  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [2] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~14  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~17_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2]~feeder_combout  = ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|mem_pos_tracker|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N41
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add1~5 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~5_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~18  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~6  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [3] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~18  ))

	.dataa(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~5_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~feeder_combout  = ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|mem_pos_tracker|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N35
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add1~21 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~21_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~6  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~22  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [4] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~6  ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~21_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4]~feeder_combout  = ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|mem_pos_tracker|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N32
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add1~25 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~25_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~22  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~26  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [5] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~25_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5]~feeder_combout  = ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|mem_pos_tracker|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N47
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add1~29 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~29_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~26  ))
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~30  = CARRY(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [6] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~29_sumout ),
	.cout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6]~feeder_combout  = ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|mem_pos_tracker|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N26
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout ),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|mem_pos_tracker|Add1~1 (
// Equation(s):
// \VIDEO_CONTROLLER|mem_pos_tracker|Add1~1_sumout  = SUM(( \VIDEO_CONTROLLER|mem_pos_tracker|y_pos [7] ) + ( GND ) + ( \VIDEO_CONTROLLER|mem_pos_tracker|Add1~30  ))

	.dataa(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VIDEO_CONTROLLER|mem_pos_tracker|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N29
dffeas \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[7] (
	.clk(\clock_generation|vga_40mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~0_combout ),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|mem_pos_tracker|y_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout  = ( \VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout  & ( (\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [7] & 
// (\VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [7]),
	.datab(!\VIDEO_CONTROLLER|mem_pos_tracker|Equal0~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~6_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~4_combout ),
	.datae(!\VIDEO_CONTROLLER|mem_pos_tracker|Equal0~1_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7 .lut_mask = 64'h0000000000000001;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout  & ( (!\KEY[0]~input_o ) # ((!\MODE_FSM|read_bank2~q ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout )) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout  & ( (!\KEY[0]~input_o ) # ((\MODE_FSM|read_bank2~q  & \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\MODE_FSM|read_bank2~q ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~1 .lut_mask = 64'hAAAFAAAFFAFFFAFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N41
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2_combout  = ( \KEY[0]~input_o  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2 .lut_mask = 64'h0000000060606060;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~feeder_combout  = \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2_combout 

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4_combout  = ( !\MODE_FSM|read_bank2~q  & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout ) # ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]) # (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0])))))) ) ) # ( \MODE_FSM|read_bank2~q  & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ) # 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]) # (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0])))))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|state.WRITE~q ),
	.datae(!\MODE_FSM|read_bank2~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|frame_counter [0]),
	.datag(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4 .extended_lut = "on";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4 .lut_mask = 64'h5550555054505450;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]))))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2 .lut_mask = 64'h0033003303200320;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[2] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3_combout  = ( \KEY[0]~input_o  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]) # (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3 .lut_mask = 64'h0000000055525552;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]) # 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (\KEY[0]~input_o  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0 .lut_mask = 64'h3300330032003200;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N17
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N53
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N52
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N16
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N26
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N34
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N11
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N1
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q  & ( ((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [7] & \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6])) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [7] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6])))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [7] & (((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q ))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [7]))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [7]))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [7]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0 .lut_mask = 64'h1313131313373737;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N17
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q  $ 
// ((((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6])) # (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3] 
// & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q  $ (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6]) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q  $ (((!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6]) # ((!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] & !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q )))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3 .lut_mask = 64'h5555565AA5A59555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N2
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N25
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~DUPLICATE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [1] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~DUPLICATE_q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3] $ (((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [4]))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [1] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~DUPLICATE_q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3] ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~DUPLICATE_q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3] $ (((!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [4] & !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~DUPLICATE_q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3] ) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [4]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2 .lut_mask = 64'h33333CCCCCCCC333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N52
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] $ (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [4]) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1 .lut_mask = 64'h33333333C3C3C3C3;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N40
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N38
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N55
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N49
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N46
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [3] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0]) ) + ( !VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [3] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0]) ) + ( !VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~11  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [3] & \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~11 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9 .lut_mask = 64'h0000000F00000FF0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [4] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~11  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [4] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~11  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~15  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [4] & \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [4]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~10 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~11 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~15 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13 .lut_mask = 64'h0000030300003C3C;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [5] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~15  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [5] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~15  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14  
// ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~19  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [5] & \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [5]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~14 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~15 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~19 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17 .lut_mask = 64'h0000000F00000FF0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q  $ (\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [6])) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~19  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q  $ (\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [6])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~19  
// ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~23  = SHARE((!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0] & (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q  & \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [6])) # (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [6]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q ))))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0]),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[3]~DUPLICATE_q ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~18 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~19 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~23 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21 .lut_mask = 64'h0000055F00005AA5;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [7] $ 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ))) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~23  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [7] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q 
// ))) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~23  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~27  = SHARE((!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0] & (\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [7] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q 
// )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [7]))))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [7]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~22 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~23 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~27 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25 .lut_mask = 64'h0000174D00006996;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_combout ) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~27  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_combout ) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~27  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~31  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2] & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~26 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~27 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~31 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2_combout  $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~31  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2_combout  $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~31  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~35  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2]))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~30 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~31 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~35 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33 .lut_mask = 64'h00000055000055AA;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3_combout ) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~35  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3_combout ) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~35  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~39  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3_combout ))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~34 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~35 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~39 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37 .lut_mask = 64'h0000030300003C3C;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q  $ (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout )) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~39  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q  $ (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout )) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~39  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~43  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ))))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~38 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~39 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~43 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41 .lut_mask = 64'h0000112200006699;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6] $ (((!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ))) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~43  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~46  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6] $ (((!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ))) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~43  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~47  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6])))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~42 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~43 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~46 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~47 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45 .lut_mask = 64'h00000050000050AF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6] $ (((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5])))) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~47  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~46  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6] $ (((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|y_pos 
// [5])))) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~47  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~46  ))
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~7  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q  $ (((!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ) # (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos 
// [5]))))))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [6]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~46 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~47 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~7 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5 .lut_mask = 64'h0000050600005A69;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  = SUM(( (\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ) # (!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]))) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~7  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6  ))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos[7]~DUPLICATE_q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add0~0_combout ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|y_pos [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~6 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~7 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1 .lut_mask = 64'h0000000000005544;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( 
// (\DATA_FSM|video_data_ready~q  & !\MODE_FSM|read_bank2~q ) ) ) )

	.dataa(!\DATA_FSM|video_data_ready~q ),
	.datab(!\MODE_FSM|read_bank2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000044440000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0020002000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N5
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N7
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N13
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank2~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|x_pos[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d8572360.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_3it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000002C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N31
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0100010000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d8572360.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_3it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFE000000000000000038000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000038000007FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000038000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000003000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000300003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000100003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000180003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000180003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000100007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0100010000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d8572360.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_3it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X36_Y11_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])) ) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h000000000000000C;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d8572360.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_3it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000000020000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000040000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000C0000001FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF000000000000000000C0000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000001C0000003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000001C0000003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFFFF000000000000000001C0000007FFFFFFFFFFFFFFFFFFFFFFFF000000000000000001C000000FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000018000000FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000018000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000018000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000018000003FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h44770C0C44773F3F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N37
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (!\MODE_FSM|read_bank2~q  & (\DATA_FSM|video_data_ready~q  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0])) ) )

	.dataa(!\MODE_FSM|read_bank2~q ),
	.datab(!\DATA_FSM|video_data_ready~q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h2020202000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0040004000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d8572799.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_kit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFA00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000000400040;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d8572799.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_kit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFC000000000000000001C000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000038000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFF00";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000100003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000040004;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d8572799.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_kit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "000000000007FFFFFFFFFFFFFFFFFFFFC80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000100000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000300000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000200000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000600000007FFFFFFFFFFFFFFFFFFFFFC0000000000000000000600000007FFFFFFFFFFFFFFFFFFFFFE000000000000000000060000000FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFE000000000000000000060000000FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000E0000001FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000E0000001FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000E0000003FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000C0000003FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000C000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000C000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001C000001FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X34_Y15_N50
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3])) ) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000003000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d8572799.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_kit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h22220A5F77770A5F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3])) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000000101;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_fmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000039EFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000030C7FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003007FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001007FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001007FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y13_N7
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000001000100;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_fmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FE00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000001FFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0000000010001000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_fmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC04000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000006000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000F00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X36_Y12_N17
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000000100010;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_fmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000100FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000300FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000300FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000300FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000700FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000700FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "1FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003F00FFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFE000000000000003F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h03CF111103CFDDDD;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N38
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\MODE_FSM|read_bank2~q  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & 
// (\DATA_FSM|video_data_ready~q  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datac(!\DATA_FSM|video_data_ready~q ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(gnd),
	.dataf(!\MODE_FSM|read_bank2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0400040000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000005050000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90b1064.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_ajt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000002003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000050500000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90b1064.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_ajt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFF80000000000000030000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000030000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000060000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000020000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000020000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000020000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000020000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000020000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000020000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000040000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000040000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000040000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000040000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000040000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000040001C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000040001C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000040001C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000040003C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000040";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "003C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000040003C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000040007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000040007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007807FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h1111000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90b1064.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_ajt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000020000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000070000007FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X36_Y12_N8
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000001111;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90b1064.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_ajt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC00000000000000018001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000018001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000030001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000030001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000060001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000060001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000C0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000100001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000100001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000008000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000008000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000010000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000010000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000010000007FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( (!\MODE_FSM|read_bank2~q  & (\DATA_FSM|video_data_ready~q  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0])) ) )

	.dataa(!\MODE_FSM|read_bank2~q ),
	.datab(gnd),
	.datac(!\DATA_FSM|video_data_ready~q ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h00000000000A000A;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000000400040;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_8lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0000000000400040;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_8lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000040004;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_8lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000000FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000100000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000100000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000100000007FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF0000000000000000010000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0400040000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_8lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000078FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X34_Y15_N56
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y15_N34
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00FF333355550F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ( (\DATA_FSM|video_data_ready~q  & (!\MODE_FSM|read_bank2~q  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])) ) )

	.dataa(!\DATA_FSM|video_data_ready~q ),
	.datab(!\MODE_FSM|read_bank2~q ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2 .lut_mask = 64'h0000000044004400;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000010001000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d8572343.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_4it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFC00000000000000001C000001FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001C000001FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C00000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C00000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFFF8";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000380001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000100003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000100010;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d8572343.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_4it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "000000000007FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE000000000000000000100000003FFFFFFFFFFFFFFFFFFFFFFE000000000000000000100000003FFFFFFFFFFFFFFFFFFFFFFC000000000000000000300000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000700000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000E0000000FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC000000000000000000E0000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000060000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000E0000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000E0000003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000E0000003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000E0000007FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFFFF800000000000000001C000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001C000000FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y12_N49
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0200020000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d8572343.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_4it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFA0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0010001000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d8572343.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_4it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y12_N2
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00F00FFF53535353;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N34
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ( (\DATA_FSM|video_data_ready~q  & (!\MODE_FSM|read_bank2~q  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]))) ) )

	.dataa(!\DATA_FSM|video_data_ready~q ),
	.datab(!\MODE_FSM|read_bank2~q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000004000400;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000000500050;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_gmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000807FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001807FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001807FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001807FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003807FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003807FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000003807FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "03F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007E01FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFF0000000000000007E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000010101010;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_gmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFE000000000000000400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF380000000000000C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000008001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000018001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000010003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000010003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000001010101;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_gmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "01FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FEFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001CFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000C7FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout )))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h1000100010001000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_gmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000008000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001C00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & (((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & (((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3 .lut_mask = 64'h028A028A46CE46CE;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N31
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])) ) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000000300;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_4lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF8000000000000000F00001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000F00001FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001E00001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001E00001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001E00001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "C00003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007800003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000F00000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000E000003FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000E000001FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001C000000FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFF0000000000000001C000000FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001C000001FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003C000001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000038000003FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000078000003FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000078000003FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000F8000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000F8000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001F000000FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h1000100000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_4lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE040000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0002000200000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_4lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFE000000000000003F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001E00007FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000001E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X34_Y15_N14
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000010001000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_4lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000005FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h4000400000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d8509d56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_sjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000008000800;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d8509d56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_sjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000080008;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d8509d56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_sjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X34_Y15_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N8
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0000000000800080;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d8509d56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_sjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h5533000F5533FF0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0005000500000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_kmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "000000007FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h4040404000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_kmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF820000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001F";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout )))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0400040004000400;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_kmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "0000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000002FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X35_Y11_N4
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N38
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0404040400000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_kmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000010000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000001800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000180000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "0080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h330F0055330FFF55;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0002000200000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d850910f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_hjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFF8000000000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000001FFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFF8000000000000000000000000000003FFFFFFFFFFFFFFFFFFFC000000000000000000000000000003FFFFFFFFFFFFFFFFFFFC000000000000000000000000000007FFFFFFFFFFFFFFFFFFFC000000000000000000000000000007FFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFE00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y12_N47
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h4000400000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d850910f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_hjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFA000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0400040000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d850910f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_hjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y12_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0202000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d850910f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_hjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF801000000000000000001000000FFFFFFFFFFFFFFFFFFFFFFF800800000000000000001000001FFFFFFFFFFFFFFFFFFFFFFFC00800000000000000002000001FFFFFFFFFFFFFFFFFFFFFFFC00800000000000000002000003FFFFFFFFFFFFFFFFFFFFFFFC00400000000000000002000003FFFFFFFFFFFFFFFFFFFFFFFC00400000000000000002000007FFFFFFFFFFFFFFFFFFFFFFFE00600000000000000002000007FFFFFFFFFFFFFFFFFFFFFFFE00600000000000000002000007FFFFFFFFFFFFFFFFFFFFFFFE0020";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000600000FFFFFFFFFFFFFFFFFFFFFFFFF0020000000000000000600000FFFFFFFFFFFFFFFFFFFFFFFFF0020000000000000000600001FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000600001FFFFFFFFFFFFFFFFFFFFFFFFF0010000000000000000600001FFFFFFFFFFFFFFFFFFFFFFFFF8010000000000000000400003FFFFFFFFFFFFFFFFFFFFFFFFF8010000000000000000400003FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000303FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]) # ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]) # ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ( (!\MODE_FSM|read_bank2~q  & (\DATA_FSM|video_data_ready~q  & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]))) ) )

	.dataa(!\MODE_FSM|read_bank2~q ),
	.datab(!\DATA_FSM|video_data_ready~q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000000200020;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0000000020202020;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d857277a.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_rjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFF800000000000000000018000003FFFFFFFFFFFFFFFFFFFFFFF800000000000000000018000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000018000007FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFF000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000003000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000700000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000700000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000700000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000700001FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000600001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000200001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000200003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000200003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000183FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]) ) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h3030000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d857277a.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_rjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFA00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout )))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0002000200020002;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d857277a.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_rjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFBC00000000000000000000000000001FFFFFFFFFFFFFFFFFFF8C00000000000000000000000000003FFFFFFFFFFFFFFFFFFF8000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000400000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000000000000000000040000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000040000001FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFE0000000000000000000040000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000040000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000040000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000040000007FFFFFFFFFFFFFFFFFFFFFF00000000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFF000000000000000000008000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000008000000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000008000001FFFFFFFFFFFFFFFFFFFFFFF800000000000000000008000001FFFFFFFFFFFFFFFFFFFFFFF800000000000000000018000003FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X35_Y13_N38
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0030003000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d857277a.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_rjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0A0A22775F5F2277;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N7
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( 
// (\DATA_FSM|video_data_ready~q  & (!\MODE_FSM|read_bank2~q  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0])) ) ) )

	.dataa(!\DATA_FSM|video_data_ready~q ),
	.datab(!\MODE_FSM|read_bank2~q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0404000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3])) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0300030000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d85091ac.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_vkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800004000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800002000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000020000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000027FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3])) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0000000020202020;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d85091ac.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_vkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFF801C00000C000000000000000003FFFFFFFFFFFFFFFFFFFFFF801C00000C000000000000000003FFFFFFFFFFFFFFFFFFFFFF800E00000C000000000000000007FFFFFFFFFFFFFFFFFFFFFF800E000004000000000000000007FFFFFFFFFFFFFFFFFFFFFFC00F000008000000000000000007FFFFFFFFFFFFFFFFFFFFFFC00F00000800000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00700000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00700000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE00700000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00700000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE00300";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00380000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00380000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00380000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0018000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF8008000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF8008000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000603FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3])) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h2200220000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d85091ac.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_vkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000807FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X34_Y11_N2
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000005050000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d85091ac.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_vkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF80000000018000000000000000000000FFFFFFFFFFFFFFFFFF80000000018000000000000000000000FFFFFFFFFFFFFFFFFFC0000000018000000000000000000001FFFFFFFFFFFFFFFFFF80000000018000000000000000000001FFFFFFFFFFFFFFFFFFC0000000018000000000000000000003FFFFFFFFFFFFFFFFFFC0000000018000000000000000000003FFFFFFFFFFFFFFFFFFC000000001C0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000007FFFFFFFFFFFFFFFFFFC000000001C000000000000000000007FFFFFFFFFFFFFFFFFFC000000000C00000000000000000000FFFFFFFFFFFFFFFFFFFC000000000C00000000000000000000FFFFFFFFFFFFFFFFFFFC000000000C00000000000000000001FFFFFFFFFFFFFFFFFFFC000000000C00000000000000000003FFFFFFFFFFFFFFFFFFFE000000000C00000000000000000003FFFFFFFFFFFFFFFFFFFE000000000C00000000000000000007FFFFFFFFFFFFFFFFFFFE000000000E00000000000000000007FFFFFFFFFFFFFFFFFFFE000000000E0000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000E0000000000000000000FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFE000000000E0000000000000000001FFFFFFFFFFFFFFFFFFFFE000000000E0000000000000000001FFFFFFFFFFFFFFFFFFFFF000000000E0000000000000000003FFFFFFFFFFFFFFFFFFFFF000000000E0000000000000000003FFFFFFFFFFFFFFFFFFFFF002000000E0000000000000000007FFFFFFFFFFFFFFFFFFFFF002000000E0000000000000000007FFFFFFFFFFFFFFFFFFFFF001000000E000000000000000000FFFFFFFFFFFFFFFFFFFFFF001000000E000000000000000000FFFFFFFFFFFFFFFFFFFFFF003800000E000000000000000001FFFFFFFFFFFFFFFFFFFFFF001800000E000000000000000001FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N40
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000003030000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_jkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFF000000000000000F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001F000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000001E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001C";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000C000003FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000006000403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000006000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000004000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000000505;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_jkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF8000000000000000780007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000700007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000F00007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000F00007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000E00007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001E00007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001C";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001C00007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000700001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000600003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000600003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000600003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000E00003FFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF8000000000000000C00000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000C000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000018000007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000F000003FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0101010100000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_jkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y12_N19
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0000000030003000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_jkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC080000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00552727AAFF2727;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0030003000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_3ot1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0300030000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_3ot1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFC000000000000001F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "3E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000060003FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y12_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000002020202;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_3ot1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFE0000000000000000E000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000E000007FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "3800000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003000001FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003000001FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003000001FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000006000001FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000060000007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000060000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000E0000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000C0000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000C0000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000180000007FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE000000000000000100000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000020000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000030000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000070000001FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000070000001FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000F0000001FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001F0000003FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001F0000003FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003F0000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003F0000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y12_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h2020202000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK2|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_3ot1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0505303FF5F5303F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1])) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2 .lut_mask = 64'h028A139B46CE57DF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter 
// [2] & ( \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout )) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & ((\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4 .lut_mask = 64'h00AA272755FF2727;
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK2|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & \KEY[0]~input_o ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3 .lut_mask = 64'h000F000F001C001C;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~8 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~8_combout  = ( \KEY[0]~input_o  & ( (\MODE_FSM|read_bank1~q  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ) ) )

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~8 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~8 .lut_mask = 64'h0000000050505050;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N1
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~7 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~7_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  & ( (\DATA_FSM|video_data_ready~q  & (\KEY[0]~input_o  & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q ) # (\MODE_FSM|read_bank1~q )))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  & ( (\DATA_FSM|video_data_ready~q  & (\KEY[0]~input_o  & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q ) # (\MODE_FSM|read_bank1~q )))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  & ( (\KEY[0]~input_o  & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q ) # (\MODE_FSM|read_bank1~q ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  & ( (\KEY[0]~input_o  & (((\DATA_FSM|video_data_ready~q  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q )) # (\MODE_FSM|read_bank1~q ))) ) ) )

	.dataa(!\DATA_FSM|video_data_ready~q ),
	.datab(!\MODE_FSM|read_bank1~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.READ~q ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~7 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~7 .lut_mask = 64'h07030F0305010501;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N23
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Selector1~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Selector1~0_combout  = (\DATA_FSM|video_data_ready~q  & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q  & !\MODE_FSM|read_bank1~q )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q )))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.IDLE~q ),
	.datac(!\MODE_FSM|read_bank1~q ),
	.datad(!\DATA_FSM|video_data_ready~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Selector1~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Selector1~0 .lut_mask = 64'h00D500D500D500D5;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N17
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  & \KEY[0]~input_o ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1_combout  = ( \MODE_FSM|read_bank1~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout  & ( (!\KEY[0]~input_o ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ) ) ) ) # ( 
// !\MODE_FSM|read_bank1~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout  ) ) # ( \MODE_FSM|read_bank1~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout  & ( (!\KEY[0]~input_o ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ) ) ) ) 
// # ( !\MODE_FSM|read_bank1~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\MODE_FSM|read_bank1~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1 .lut_mask = 64'hF0F0F3F3FFFFF3F3;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N26
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0] & ( (\KEY[0]~input_o  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1] & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q )) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0] & ( (\KEY[0]~input_o  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1] & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2 .lut_mask = 64'h0500050050005000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N53
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4_combout  = ( !\MODE_FSM|read_bank1~q  & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout ) # ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1]) # (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0])))))) ) ) # ( \MODE_FSM|read_bank1~q  & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ) # 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q  & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1]) # (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0])))))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|state.WRITE~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~3_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\MODE_FSM|read_bank1~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|frame_counter [0]),
	.datag(!\VIDEO_CONTROLLER|VIDEO_BANK2|last_pixel~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4 .extended_lut = "on";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4 .lut_mask = 64'h00FA00FA00F800F8;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N14
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[3] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1])))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (\KEY[0]~input_o  & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~1 .lut_mask = 64'h0066006600640064;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N17
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]) # 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & \KEY[0]~input_o ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0 .lut_mask = 64'h00AA00AA00A800A8;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N11
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (\KEY[0]~input_o  & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]) # ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & \KEY[0]~input_o )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2 .lut_mask = 64'h0011001100EC00EC;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N50
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[2] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & 
// (\DATA_FSM|video_data_ready~q  & !\MODE_FSM|read_bank1~q )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datab(!\DATA_FSM|video_data_ready~q ),
	.datac(gnd),
	.datad(!\MODE_FSM|read_bank1~q ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000022002200;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N10
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7]~feeder_combout  = ( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6]~feeder_combout  = ( \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N20
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N34
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N58
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N46
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7] & (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q )))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] & ( ((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q )))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0 .lut_mask = 64'h0000337F0013FFFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] & ( \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7] ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7] $ (((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]) # ((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4])))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7] $ (((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ))))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] & ( \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7] 
// ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3 .lut_mask = 64'h00FFEC1313EC00FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N11
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N47
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [3] $ (((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [5]))))) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [3] $ (((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]) # ((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [5] & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4])))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [5]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2 .lut_mask = 64'h1E5A1E5AE1A5E1A5;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N37
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [5] $ (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [5] ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [5]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1 .lut_mask = 64'h33333333C3C3C3C3;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|y_pos [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N49
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|y_pos [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N13
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N40
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N46
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N37
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]

	.dataa(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N1
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [3] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0]) ) + ( !VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~10  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [3] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0]) ) + ( !VCC ) + ( !VCC ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~11  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [3] & \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0]))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~10 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~11 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9 .lut_mask = 64'h0000030300003C3C;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [4] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~11  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~10  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~14  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [4] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~11  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~10  
// ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~15  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [4] & \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [4]),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~10 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~11 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~14 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~15 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13 .lut_mask = 64'h0000050500005A5A;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [5]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~15  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~14  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~18  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [5]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~15  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~14  
// ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~19  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2] & \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [5]))

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~14 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~15 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~18 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~19 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17 .lut_mask = 64'h00000033000033CC;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q  $ (\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [6])) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~19  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~18  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~22  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q  $ (\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [6])) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~19  
// ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~18  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~23  = SHARE((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0] & (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q  & \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [6])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [6]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q ))))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0]),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[3]~DUPLICATE_q ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~18 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~19 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~22 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~23 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21 .lut_mask = 64'h0000055F00005AA5;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [7] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]))) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~23  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~22  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~26  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [7] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]))) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~23  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~22  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~27  = SHARE((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0] & (\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [7] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4])))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [7]))))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [7]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~22 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~23 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~26 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~27 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25 .lut_mask = 64'h0000174D00006996;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1_combout ) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~27  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~26  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~30  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1_combout ) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~27  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~26  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~31  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~26 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~27 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~30 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~31 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2_combout  $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~31  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~30  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~34  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2_combout  $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~31  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~30  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~35  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2_combout  & \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2]))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~2_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~30 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~31 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~34 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~35 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33 .lut_mask = 64'h0000111100006666;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3_combout  $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~35  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~34  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~38  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3_combout  $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~35  ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~34  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~39  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3_combout  & \VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~3_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~34 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~35 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~38 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~39 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37 .lut_mask = 64'h0000000F00000FF0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4] $ (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout )) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~39  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~38  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~42  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4] $ (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout )) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~39  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~38  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~43  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q  $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ))))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [4]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~38 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~39 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~42 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~43 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41 .lut_mask = 64'h0000050A00005AA5;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] $ (((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ))) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~43  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~42  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~46  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] $ (((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ))) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~43  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~42  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~47  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q  & (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout )))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~42 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~43 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~46 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~47 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45 .lut_mask = 64'h0000101000006363;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  = SUM(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] $ (((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout )))) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~47  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~46  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~6  = CARRY(( !\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7] $ (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] $ (((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout )))) ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~47  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~46  ))
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~7  = SHARE((\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7] $ (((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ) # 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ))))))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [6]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~46 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~47 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.cout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~6 ),
	.shareout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~7 ));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5 .lut_mask = 64'h0000030600003C69;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  = SUM(( (\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ) # (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ))) ) + ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~7  ) + ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~6  ))

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos[5]~DUPLICATE_q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|y_pos [7]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~6 ),
	.sharein(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~7 ),
	.combout(),
	.sumout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1 .lut_mask = 64'h0000000000003232;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0200020000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N40
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2]~feeder (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2]~feeder_combout  = \VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VGA_screen_pos|x_pos [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2]~feeder .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N31
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2] (
	.clk(\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2]~feeder_combout ),
	.asdata(\VIDEO_CONTROLLER|mem_pos_tracker|x_pos [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\MODE_FSM|read_bank1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|x_pos[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_4lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE040000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y8_N47
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000020002;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_4lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF8000000000000000F00001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000F00001FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001E00001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001E00001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001E00001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "C00003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007800003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000F00000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000E000003FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000E000001FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001C000000FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFF0000000000000001C000000FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001C000001FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003C000001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000038000003FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000078000003FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000078000003FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000F8000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000F8000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001F000000FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000002000200;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_4lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFE000000000000003F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001E00007FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000001E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y8_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000000200020;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_4lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000005FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h444403CF777703CF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (\DATA_FSM|video_data_ready~q  & !\MODE_FSM|read_bank1~q ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(!\DATA_FSM|video_data_ready~q ),
	.datad(!\MODE_FSM|read_bank1~q ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0400040000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h00A000A000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_kmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF820000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001F";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0404040400000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_kmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "0000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000002FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y11_N28
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0003000300000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_kmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "000000007FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y12_N26
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0000000044004400;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_kmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000010000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000001800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000180000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "0080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h5353000F5353F0FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N41
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0002000200000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d850910f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_hjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFF8000000000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000001FFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFF8000000000000000000000000000003FFFFFFFFFFFFFFFFFFFC000000000000000000000000000003FFFFFFFFFFFFFFFFFFFC000000000000000000000000000007FFFFFFFFFFFFFFFFFFFC000000000000000000000000000007FFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFE00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0000000020002000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d850910f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_hjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF801000000000000000001000000FFFFFFFFFFFFFFFFFFFFFFF800800000000000000001000001FFFFFFFFFFFFFFFFFFFFFFFC00800000000000000002000001FFFFFFFFFFFFFFFFFFFFFFFC00800000000000000002000003FFFFFFFFFFFFFFFFFFFFFFFC00400000000000000002000003FFFFFFFFFFFFFFFFFFFFFFFC00400000000000000002000007FFFFFFFFFFFFFFFFFFFFFFFE00600000000000000002000007FFFFFFFFFFFFFFFFFFFFFFFE00600000000000000002000007FFFFFFFFFFFFFFFFFFFFFFFE0020";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000600000FFFFFFFFFFFFFFFFFFFFFFFFF0020000000000000000600000FFFFFFFFFFFFFFFFFFFFFFFFF0020000000000000000600001FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000600001FFFFFFFFFFFFFFFFFFFFFFFFF0010000000000000000600001FFFFFFFFFFFFFFFFFFFFFFFFF8010000000000000000400003FFFFFFFFFFFFFFFFFFFFFFFFF8010000000000000000400003FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000303FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000000800080;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d850910f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_hjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y8_N38
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0000000080008000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d850910f.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_hjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFA000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ( 
// (\DATA_FSM|video_data_ready~q  & !\MODE_FSM|read_bank1~q ) ) ) )

	.dataa(!\DATA_FSM|video_data_ready~q ),
	.datab(!\MODE_FSM|read_bank1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h4444000000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0400040000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d8509d56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_sjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000180000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h2000200000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d8509d56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_sjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFD8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y8_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0400040000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d8509d56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_sjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF800E0000070000000000000000007FFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFF800E000007000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00E000006000000000000000000FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000006000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000001FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFC007000004000000000000000003FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE003000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00300000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00100000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000080FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y8_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0010001000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d8509d56.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_sjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000003FFFFFFFFFFFFFFFFFE000000001E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E0000000000000000000007FFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000E000000000000000000000FFFFFFFFFFFFFFFFFFE000000000F00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFE000000000F000000000000000000001FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000003FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F000000000000000000007FFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF000000000780000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFF000000000780000000000000000003FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF000000000780000000000000000007FFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000078000000000000000000FFFFFFFFFFFFFFFFFFFFF00100000078000000000000000001FFFFFFFFFFFFFFFFFFFFF00180000078000000000000000001FFFFFFFFFFFFFFFFFFFFF80180000070000000000000000003FFFFFFFFFFFFFFFFFFFFF800C0000070000000000000000003FFFFFFFFFFFFFFFFFFFFF801C0000070000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h353500F035350FFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]) # ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1])))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1])))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM11|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (!\MODE_FSM|read_bank1~q  
// & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & \DATA_FSM|video_data_ready~q )) ) ) )

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\DATA_FSM|video_data_ready~q ),
	.datad(gnd),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000020200000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2])) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000010101010;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_3ot1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFE0000000000000000E000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000E000007FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "3800000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003000001FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003000001FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003000001FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000006000001FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000060000007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000060000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000E0000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000C0000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000C0000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000180000007FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE000000000000000100000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000020000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000030000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000070000001FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000070000001FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000F0000001FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001F0000003FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001F0000003FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003F0000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003F0000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y10_N52
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000050005000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_3ot1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2])) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h3000300000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_3ot1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X45_Y11_N8
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0000000000A000A0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_3ot1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFC000000000000001F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000003E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003E00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "3E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000E0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000060003FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h03CF111103CFDDDD;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \DATA_FSM|video_data_ready~q  & ( (!\MODE_FSM|read_bank1~q  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]))) ) )

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\DATA_FSM|video_data_ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000002000200;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000000220022;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_jkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y10_N47
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h1010101000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_jkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC080000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000011001100;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_jkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFF000000000000000F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001F000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001E000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000001E000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001C";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000C000003FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000006000403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000006000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000004000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y10_N20
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000001010101;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_jkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF8000000000000000780007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000700007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000F00007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000F00007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000E00007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001E00007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001C";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001C00007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000700001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000600003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000600003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000600003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000E00003FFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF8000000000000000C00000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000C000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000018000007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000F000003FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N5
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h000C000C00000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d857277a.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_rjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N15
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h4400440000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d857277a.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_rjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFA00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0000000040404040;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d857277a.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_rjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFF800000000000000000018000003FFFFFFFFFFFFFFFFFFFFFFF800000000000000000018000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000018000007FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFF000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000003000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000700000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000700000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000700000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000700001FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000600001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000200001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000200003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000200003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000183FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y12_N2
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N9
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000440044;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d857277a.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_rjt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFBC00000000000000000000000000001FFFFFFFFFFFFFFFFFFF8C00000000000000000000000000003FFFFFFFFFFFFFFFFFFF8000000000000000000000000000003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000400000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000000000000000000040000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000040000001FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFE0000000000000000000040000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000040000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000040000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000040000007FFFFFFFFFFFFFFFFFFFFFF00000000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFF000000000000000000008000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000008000000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000008000001FFFFFFFFFFFFFFFFFFFFFFF800000000000000000008000001FFFFFFFFFFFFFFFFFFFFFFF800000000000000000018000003FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (!\MODE_FSM|read_bank1~q  & (\DATA_FSM|video_data_ready~q  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]))) ) )

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(!\DATA_FSM|video_data_ready~q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0200020000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000040404040;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d85091ac.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_vkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800004000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800002000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000020000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000027FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0000000000C000C0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d85091ac.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_vkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFF801C00000C000000000000000003FFFFFFFFFFFFFFFFFFFFFF801C00000C000000000000000003FFFFFFFFFFFFFFFFFFFFFF800E00000C000000000000000007FFFFFFFFFFFFFFFFFFFFFF800E000004000000000000000007FFFFFFFFFFFFFFFFFFFFFFC00F000008000000000000000007FFFFFFFFFFFFFFFFFFFFFFC00F00000800000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00700000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00700000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE00700000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00700000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE00300";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00380000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00380000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00380000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00180000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0018000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF8008000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF8008000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000603FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3])) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0000000088008800;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d85091ac.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_vkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000807FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y11_N11
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000004040404;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d85091ac.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_vkt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF80000000018000000000000000000000FFFFFFFFFFFFFFFFFF80000000018000000000000000000000FFFFFFFFFFFFFFFFFFC0000000018000000000000000000001FFFFFFFFFFFFFFFFFF80000000018000000000000000000001FFFFFFFFFFFFFFFFFFC0000000018000000000000000000003FFFFFFFFFFFFFFFFFFC0000000018000000000000000000003FFFFFFFFFFFFFFFFFFC000000001C0000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000007FFFFFFFFFFFFFFFFFFC000000001C000000000000000000007FFFFFFFFFFFFFFFFFFC000000000C00000000000000000000FFFFFFFFFFFFFFFFFFFC000000000C00000000000000000000FFFFFFFFFFFFFFFFFFFC000000000C00000000000000000001FFFFFFFFFFFFFFFFFFFC000000000C00000000000000000003FFFFFFFFFFFFFFFFFFFE000000000C00000000000000000003FFFFFFFFFFFFFFFFFFFE000000000C00000000000000000007FFFFFFFFFFFFFFFFFFFE000000000E00000000000000000007FFFFFFFFFFFFFFFFFFFE000000000E0000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000E0000000000000000000FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFE000000000E0000000000000000001FFFFFFFFFFFFFFFFFFFFE000000000E0000000000000000001FFFFFFFFFFFFFFFFFFFFF000000000E0000000000000000003FFFFFFFFFFFFFFFFFFFFF000000000E0000000000000000003FFFFFFFFFFFFFFFFFFFFF002000000E0000000000000000007FFFFFFFFFFFFFFFFFFFFF002000000E0000000000000000007FFFFFFFFFFFFFFFFFFFFF001000000E000000000000000000FFFFFFFFFFFFFFFFFFFFFF001000000E000000000000000000FFFFFFFFFFFFFFFFFFFFFF003800000E000000000000000001FFFFFFFFFFFFFFFFFFFFFF001800000E000000000000000001FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0F5533000F5533FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]) # ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1])))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))))) ) ) ) # ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1])))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & 
// ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM12|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM4|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2 .lut_mask = 64'h110311CFDD03DDCF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (!\MODE_FSM|read_bank1~q  & (\DATA_FSM|video_data_ready~q  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0])) ) )

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(!\DATA_FSM|video_data_ready~q ),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2 .lut_mask = 64'h0022002200000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout  & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h000000000000000A;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d8572343.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_4it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "000000000007FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE000000000000000000100000003FFFFFFFFFFFFFFFFFFFFFFE000000000000000000100000003FFFFFFFFFFFFFFFFFFFFFFC000000000000000000300000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000700000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000E0000000FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFC000000000000000000E0000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000060000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000E0000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000E0000003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000E0000003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000E0000007FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFFFF800000000000000001C000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001C000000FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0200020000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d8572343.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_4it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFA0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0002000200000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d8572343.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_4it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFC00000000000000001C000001FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001C000001FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C00000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C00000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFFF8";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000380001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000100003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y12_N35
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N2
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM2|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~2_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000002000200;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d8572343.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_4it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h33000F5533FF0F55;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N40
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N46
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0300030000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_gmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000008000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001C00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000010101010;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_gmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000807FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001807FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001807FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001807FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003807FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003807FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000003807FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "03F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007E01FFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFF0000000000000007E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000002020202;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_gmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFE000000000000000400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF380000000000000C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000008001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000018001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000010003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000010003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM10|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000001010101;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_gmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "01FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FEFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001CFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000C7FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( ((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ( (\DATA_FSM|video_data_ready~q  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter 
// [0] & !\MODE_FSM|read_bank1~q )) ) )

	.dataa(gnd),
	.datab(!\DATA_FSM|video_data_ready~q ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datad(!\MODE_FSM|read_bank1~q ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000003000300;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000004000400;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_8lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .lut_mask = 64'h0000000004000400;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_8lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N27
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h1000100000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_8lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000078FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y12_N29
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N14
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N24
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000100010;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_8lt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000000000FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000100000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000100000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000100000007FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF0000000000000000010000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0F5533000F5533FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM6|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM14|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM8|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000000040004;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_fmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000100FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000300FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000300FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000300FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000700FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000700FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "1FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003F00FFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFE000000000000003F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000000020002;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_fmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FE00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000001FFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000010001;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_fmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000039EFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000030C7FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003007FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001007FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001007FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y12_N4
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N8
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0000000000080008;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_fmt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC04000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000006000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000F00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N6
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0033550FFF33550F;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N57
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0004000400000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d8572360.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_3it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000100010;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d8572360.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_3it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000000020000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000040000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000C0000001FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF000000000000000000C0000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000001C0000003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000001C0000003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFFFF000000000000000001C0000007FFFFFFFFFFFFFFFFFFFFFFFF000000000000000001C000000FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000018000000FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000018000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000018000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000018000003FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y11_N7
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000010001000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d8572360.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_3it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFE000000000000000038000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000038000007FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000038000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000003000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000300003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000100003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000180003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000180003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000100007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X36_Y11_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N21
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM3|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0400040000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d8572360.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_3it1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000002C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h050503F3F5F503F3;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0101010100000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d90b1064.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_ajt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000002003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000011001100;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d90b1064.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_ajt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFF80000000000000030000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000030000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000060000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000020000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000020000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000020000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000020000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000020000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000020000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000040000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000040000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000040000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000040000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000040000C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000040001C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000040001C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000040001C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000040003C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000040";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "003C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000040003C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000040007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000040007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007807FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h1010101000000000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d90b1064.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_ajt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000020000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000070000007FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X42_Y10_N11
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N44
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout )) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM9|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000110011;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d90b1064.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_ajt1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC00000000000000018001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000018001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000030001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000030001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000060001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000060001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000C0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000080001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000100001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000100001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000008000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000008000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000010000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000010000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000010000007FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0F5533000F5533FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N28
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N39
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .lut_mask = 64'h0000000002000200;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode61w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/bram.ram0_single_clk_ram_d8572799.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_kit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N36
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .lut_mask = 64'h0000000020002000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode48w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/bram.ram0_single_clk_ram_d8572799.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_kit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFA00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N45
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout  & \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .lut_mask = 64'h0000000000020002;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode77w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/bram.ram0_single_clk_ram_d8572799.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_kit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "000000000007FFFFFFFFFFFFFFFFFFFFC80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000100000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000300000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000200000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000600000007FFFFFFFFFFFFFFFFFFFFFC0000000000000000000600000007FFFFFFFFFFFFFFFFFFFFFE000000000000000000060000000FF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFE000000000000000000060000000FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000E0000001FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000E0000001FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000E0000003FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000C0000003FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000C0000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000C000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000C000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001C000001FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X43_Y12_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(gnd),
	.asdata(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N42
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout  & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ))) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM1|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~1_sumout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .lut_mask = 64'h0000000002000200;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|decode2|w_anode69w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~45_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~41_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~37_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~33_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~29_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~25_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~21_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~17_sumout ,
\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~13_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|Add2~9_sumout ,\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [2],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [1],\VIDEO_CONTROLLER|VIDEO_BANK1|x_pos [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/bram.ram0_single_clk_ram_d8572799.hdl.mif";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_kit1:auto_generated|ALTSYNCRAM";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 30000;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFC000000000000000001C000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001C000003FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001C000007FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000038000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003800000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003800001FFFFFFFFFFFFFFFFFFFFFFFFFF00";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003800003FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003800007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000380000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000300001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000100003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFF";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1] & 
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM15|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM7|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM13|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|MEM5|mem_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1 .lut_mask = 64'h030311DDCFCF11DD;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4 (
// Equation(s):
// \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  & ( 
// ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout )))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]) ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter 
// [0] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2])) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ))) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & 
// (((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout  & !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2])))) ) ) ) # ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout  & ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout  & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2])))) # 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & (((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]) # (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout )))) ) ) ) # ( 
// !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout  & ( (!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2] & ((!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & 
// (\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout )) # (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ((\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ))))) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~0_combout ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~2_combout ),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datae(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~3_combout ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4 .lut_mask = 64'h5300530F53F053FF;
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N32
dffeas \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel (
	.clk(!\VIDEO_CONTROLLER|VIDEO_BANK1|CLOCK_MUX|WideOr0~combout ),
	.d(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel .is_wysiwyg = "true";
defparam \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout  = ( \MODE_FSM|read_bank1~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q  & ( (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & 
// !\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ) ) ) ) # ( !\MODE_FSM|read_bank1~q  & ( \VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q  & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q  & 
// (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & !\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q )) ) ) ) # ( !\MODE_FSM|read_bank1~q  & ( !\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q  & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q  & (!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q  & !\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q )) ) ) )

	.dataa(!\VIDEO_CONTROLLER|VIDEO_BANK2|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VGA_controller|VSYNC_GEN|v_BLANK~q ),
	.datad(!\VIDEO_CONTROLLER|VGA_controller|HSYNC_GEN|h_BLANK~q ),
	.datae(!\MODE_FSM|read_bank1~q ),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|VIDEO_MEM|VIDEO_RAM|data_out_after_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0 .lut_mask = 64'h500000005000F000;
defparam \VIDEO_CONTROLLER|VGA_controller|VGA_R[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N3
cyclonev_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = ( \MODE_FSM|read_bank1~q  ) # ( !\MODE_FSM|read_bank1~q  & ( \MODE_FSM|read_bank2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MODE_FSM|read_bank2~q ),
	.datad(gnd),
	.datae(!\MODE_FSM|read_bank1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~0 .extended_lut = "off";
defparam \LEDR~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \LEDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N30
cyclonev_lcell_comb \VIDEO_CONTROLLER|bank_counter[0]~0 (
// Equation(s):
// \VIDEO_CONTROLLER|bank_counter[0]~0_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ( (\MODE_FSM|read_bank1~q ) # (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0] & ( 
// (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0] & !\MODE_FSM|read_bank1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [0]),
	.datad(!\MODE_FSM|read_bank1~q ),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|bank_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|bank_counter[0]~0 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|bank_counter[0]~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VIDEO_CONTROLLER|bank_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N51
cyclonev_lcell_comb \VIDEO_CONTROLLER|bank_counter[1]~1 (
// Equation(s):
// \VIDEO_CONTROLLER|bank_counter[1]~1_combout  = (!\MODE_FSM|read_bank1~q  & ((\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]))) # (\MODE_FSM|read_bank1~q  & (\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]))

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [1]),
	.datac(gnd),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|bank_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|bank_counter[1]~1 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|bank_counter[1]~1 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \VIDEO_CONTROLLER|bank_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N33
cyclonev_lcell_comb \VIDEO_CONTROLLER|bank_counter[2]~2 (
// Equation(s):
// \VIDEO_CONTROLLER|bank_counter[2]~2_combout  = (!\MODE_FSM|read_bank1~q  & (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2])) # (\MODE_FSM|read_bank1~q  & ((\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2])))

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [2]),
	.datad(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|bank_counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|bank_counter[2]~2 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|bank_counter[2]~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \VIDEO_CONTROLLER|bank_counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N3
cyclonev_lcell_comb \VIDEO_CONTROLLER|bank_counter[3]~3 (
// Equation(s):
// \VIDEO_CONTROLLER|bank_counter[3]~3_combout  = ( \VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( (\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]) # (\MODE_FSM|read_bank1~q ) ) ) # ( !\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3] & ( 
// (!\MODE_FSM|read_bank1~q  & \VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]) ) )

	.dataa(!\MODE_FSM|read_bank1~q ),
	.datab(gnd),
	.datac(!\VIDEO_CONTROLLER|VIDEO_BANK2|FSM|bank_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VIDEO_CONTROLLER|VIDEO_BANK1|FSM|bank_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VIDEO_CONTROLLER|bank_counter[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VIDEO_CONTROLLER|bank_counter[3]~3 .extended_lut = "off";
defparam \VIDEO_CONTROLLER|bank_counter[3]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \VIDEO_CONTROLLER|bank_counter[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \GPIO_0[36]~input (
	.i(GPIO_0[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[36]~input_o ));
// synopsys translate_off
defparam \GPIO_0[36]~input .bus_hold = "false";
defparam \GPIO_0[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \GPIO_0[37]~input (
	.i(GPIO_0[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[37]~input_o ));
// synopsys translate_off
defparam \GPIO_0[37]~input .bus_hold = "false";
defparam \GPIO_0[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \GPIO_0[38]~input (
	.i(GPIO_0[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[38]~input_o ));
// synopsys translate_off
defparam \GPIO_0[38]~input .bus_hold = "false";
defparam \GPIO_0[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \GPIO_0[39]~input (
	.i(GPIO_0[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[39]~input_o ));
// synopsys translate_off
defparam \GPIO_0[39]~input .bus_hold = "false";
defparam \GPIO_0[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
