module tb_bcd_counter_3bit;
    reg clk, reset;
    wire [2:0] count;

    bcd_counter_3bit uut (
        .clk(clk),
        .reset(reset),
        .count(count)
    );

    initial begin
        $dumpfile("bcd_counter_3bit.vcd");
        $dumpvars(0, tb_bcd_counter_3bit);
        clk = 0;
        reset = 1;
        #10 reset = 0;
        #100 $finish;
    end

    always #5 clk = ~clk;
endmodule
