#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

/* Definition for CPU ID */
#define XPAR_CPU_ID 0U

/* Definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_PS7_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687


/******************************************************************/

/* Canonical definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687


/******************************************************************/

#include "xparameters_ps.h"

#define STDIN_BASEADDRESS 0xE0001000
#define STDOUT_BASEADDRESS 0xE0001000

/******************************************************************/

/* Platform specific definitions */
#define PLATFORM_ZYNQ
 
/* Definitions for sleep timer configuration */
#define XSLEEP_TIMER_IS_DEFAULT_TIMER
 
 
/******************************************************************/

/* Definitions for peripheral PS7_DDR_0 */
#define XPAR_PS7_DDR_0_S_AXI_BASEADDR 0x00100000
#define XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x0FFFFFFF


/******************************************************************/

/* Definitions for driver DEVCFG */
#define XPAR_XDCFG_NUM_INSTANCES 1U

/* Definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_PS7_DEV_CFG_0_DEVICE_ID 0U
#define XPAR_PS7_DEV_CFG_0_BASEADDR 0xF8007000U
#define XPAR_PS7_DEV_CFG_0_HIGHADDR 0xF80070FFU


/******************************************************************/

/* Canonical definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_XDCFG_0_DEVICE_ID XPAR_PS7_DEV_CFG_0_DEVICE_ID
#define XPAR_XDCFG_0_BASEADDR 0xF8007000U
#define XPAR_XDCFG_0_HIGHADDR 0xF80070FFU


/******************************************************************/

/* Definitions for driver DMAPS */
#define XPAR_XDMAPS_NUM_INSTANCES 2

/* Definitions for peripheral PS7_DMA_NS */
#define XPAR_PS7_DMA_NS_DEVICE_ID 0
#define XPAR_PS7_DMA_NS_BASEADDR 0xF8004000
#define XPAR_PS7_DMA_NS_HIGHADDR 0xF8004FFF


/* Definitions for peripheral PS7_DMA_S */
#define XPAR_PS7_DMA_S_DEVICE_ID 1
#define XPAR_PS7_DMA_S_BASEADDR 0xF8003000
#define XPAR_PS7_DMA_S_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DMA_NS */
#define XPAR_XDMAPS_0_DEVICE_ID XPAR_PS7_DMA_NS_DEVICE_ID
#define XPAR_XDMAPS_0_BASEADDR 0xF8004000
#define XPAR_XDMAPS_0_HIGHADDR 0xF8004FFF

/* Canonical definitions for peripheral PS7_DMA_S */
#define XPAR_XDMAPS_1_DEVICE_ID XPAR_PS7_DMA_S_DEVICE_ID
#define XPAR_XDMAPS_1_BASEADDR 0xF8003000
#define XPAR_XDMAPS_1_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Definitions for driver EMACPS */
#define XPAR_XEMACPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_PS7_ETHERNET_0_DEVICE_ID 0
#define XPAR_PS7_ETHERNET_0_BASEADDR 0xE000B000
#define XPAR_PS7_ETHERNET_0_HIGHADDR 0xE000BFFF
#define XPAR_PS7_ETHERNET_0_ENET_CLK_FREQ_HZ 25000000
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV0 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV1 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV0 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV1 5
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV1 50
#define XPAR_PS7_ETHERNET_0_ENET_TSU_CLK_FREQ_HZ 0


/******************************************************************/

#define XPAR_PS7_ETHERNET_0_IS_CACHE_COHERENT 0
#define XPAR_XEMACPS_0_IS_CACHE_COHERENT 0
/* Canonical definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_XEMACPS_0_DEVICE_ID XPAR_PS7_ETHERNET_0_DEVICE_ID
#define XPAR_XEMACPS_0_BASEADDR 0xE000B000
#define XPAR_XEMACPS_0_HIGHADDR 0xE000BFFF
#define XPAR_XEMACPS_0_ENET_CLK_FREQ_HZ 25000000
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV0 1
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV1 1
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV0 1
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV1 5
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV0 1
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV1 50
#define XPAR_XEMACPS_0_ENET_TSU_CLK_FREQ_HZ 0


/******************************************************************/


/* Definitions for peripheral PS7_AFI_0 */
#define XPAR_PS7_AFI_0_S_AXI_BASEADDR 0xF8008000
#define XPAR_PS7_AFI_0_S_AXI_HIGHADDR 0xF8008FFF


/* Definitions for peripheral PS7_AFI_1 */
#define XPAR_PS7_AFI_1_S_AXI_BASEADDR 0xF8009000
#define XPAR_PS7_AFI_1_S_AXI_HIGHADDR 0xF8009FFF


/* Definitions for peripheral PS7_AFI_2 */
#define XPAR_PS7_AFI_2_S_AXI_BASEADDR 0xF800A000
#define XPAR_PS7_AFI_2_S_AXI_HIGHADDR 0xF800AFFF


/* Definitions for peripheral PS7_AFI_3 */
#define XPAR_PS7_AFI_3_S_AXI_BASEADDR 0xF800B000
#define XPAR_PS7_AFI_3_S_AXI_HIGHADDR 0xF800BFFF


/* Definitions for peripheral PS7_DDRC_0 */
#define XPAR_PS7_DDRC_0_S_AXI_BASEADDR 0xF8006000
#define XPAR_PS7_DDRC_0_S_AXI_HIGHADDR 0xF8006FFF


/* Definitions for peripheral PS7_GLOBALTIMER_0 */
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_BASEADDR 0xF8F00200
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_HIGHADDR 0xF8F002FF


/* Definitions for peripheral PS7_GPV_0 */
#define XPAR_PS7_GPV_0_S_AXI_BASEADDR 0xF8900000
#define XPAR_PS7_GPV_0_S_AXI_HIGHADDR 0xF89FFFFF


/* Definitions for peripheral PS7_INTC_DIST_0 */
#define XPAR_PS7_INTC_DIST_0_S_AXI_BASEADDR 0xF8F01000
#define XPAR_PS7_INTC_DIST_0_S_AXI_HIGHADDR 0xF8F01FFF


/* Definitions for peripheral PS7_IOP_BUS_CONFIG_0 */
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_BASEADDR 0xE0200000
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_HIGHADDR 0xE0200FFF


/* Definitions for peripheral PS7_L2CACHEC_0 */
#define XPAR_PS7_L2CACHEC_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_L2CACHEC_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_OCMC_0 */
#define XPAR_PS7_OCMC_0_S_AXI_BASEADDR 0xF800C000
#define XPAR_PS7_OCMC_0_S_AXI_HIGHADDR 0xF800CFFF


/* Definitions for peripheral PS7_PL310_0 */
#define XPAR_PS7_PL310_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_PL310_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_PMU_0 */
#define XPAR_PS7_PMU_0_S_AXI_BASEADDR 0xF8891000
#define XPAR_PS7_PMU_0_S_AXI_HIGHADDR 0xF8891FFF
#define XPAR_PS7_PMU_0_PMU1_S_AXI_BASEADDR 0xF8893000
#define XPAR_PS7_PMU_0_PMU1_S_AXI_HIGHADDR 0xF8893FFF


/* Definitions for peripheral PS7_RAM_0 */
#define XPAR_PS7_RAM_0_S_AXI_BASEADDR 0x00000000
#define XPAR_PS7_RAM_0_S_AXI_HIGHADDR 0x0003FFFF


/* Definitions for peripheral PS7_RAM_1 */
#define XPAR_PS7_RAM_1_S_AXI_BASEADDR 0xFFFC0000
#define XPAR_PS7_RAM_1_S_AXI_HIGHADDR 0xFFFFFFFF


/* Definitions for peripheral PS7_SCUC_0 */
#define XPAR_PS7_SCUC_0_S_AXI_BASEADDR 0xF8F00000
#define XPAR_PS7_SCUC_0_S_AXI_HIGHADDR 0xF8F000FC


/* Definitions for peripheral PS7_SLCR_0 */
#define XPAR_PS7_SLCR_0_S_AXI_BASEADDR 0xF8000000
#define XPAR_PS7_SLCR_0_S_AXI_HIGHADDR 0xF8000FFF


/* Definitions for peripheral PS7_SMCC_0 */
#define XPAR_PS7_SMCC_0_S_AXI_BASEADDR 0xE000E000
#define XPAR_PS7_SMCC_0_S_AXI_HIGHADDR 0xE100EFFF


/******************************************************************/

/* Definitions for driver GPIOPS */
#define XPAR_XGPIOPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_GPIO_0 */
#define XPAR_PS7_GPIO_0_DEVICE_ID 0
#define XPAR_PS7_GPIO_0_BASEADDR 0xE000A000
#define XPAR_PS7_GPIO_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_GPIO_0 */
#define XPAR_XGPIOPS_0_DEVICE_ID XPAR_PS7_GPIO_0_DEVICE_ID
#define XPAR_XGPIOPS_0_BASEADDR 0xE000A000
#define XPAR_XGPIOPS_0_HIGHADDR 0xE000AFFF


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 16
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral COM_X16_AXI_INTC_0 */
#define XPAR_COM_X16_AXI_INTC_0_DEVICE_ID 0
#define XPAR_COM_X16_AXI_INTC_0_BASEADDR 0x41800000
#define XPAR_COM_X16_AXI_INTC_0_HIGHADDR 0x4180FFFF
#define XPAR_COM_X16_AXI_INTC_0_KIND_OF_INTR 0xFFFF0000
#define XPAR_COM_X16_AXI_INTC_0_HAS_FAST 0
#define XPAR_COM_X16_AXI_INTC_0_IVAR_RESET_VALUE 0x0000000000000010
#define XPAR_COM_X16_AXI_INTC_0_NUM_INTR_INPUTS 16
#define XPAR_COM_X16_AXI_INTC_0_ADDR_WIDTH 32


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x41800000
#define XPAR_INTC_SINGLE_HIGHADDR 0x4180FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_COM_X16_AXI_INTC_0_DEVICE_ID
#define XPAR_COM_X16_AXI_INTC_0_TYPE 0U
#define XPAR_COM_X16_COM_0_IP2INTC_IRPT_MASK 0X000001U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_0_IP2INTC_IRPT_INTR 0U
#define XPAR_COM_X16_COM_1_IP2INTC_IRPT_MASK 0X000002U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_1_IP2INTC_IRPT_INTR 1U
#define XPAR_COM_X16_COM_2_IP2INTC_IRPT_MASK 0X000004U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_2_IP2INTC_IRPT_INTR 2U
#define XPAR_COM_X16_COM_3_IP2INTC_IRPT_MASK 0X000008U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_3_IP2INTC_IRPT_INTR 3U
#define XPAR_COM_X16_COM_4_IP2INTC_IRPT_MASK 0X000010U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_4_IP2INTC_IRPT_INTR 4U
#define XPAR_COM_X16_COM_5_IP2INTC_IRPT_MASK 0X000020U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_5_IP2INTC_IRPT_INTR 5U
#define XPAR_COM_X16_COM_6_IP2INTC_IRPT_MASK 0X000040U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_6_IP2INTC_IRPT_INTR 6U
#define XPAR_COM_X16_COM_7_IP2INTC_IRPT_MASK 0X000080U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_7_IP2INTC_IRPT_INTR 7U
#define XPAR_COM_X16_COM_8_IP2INTC_IRPT_MASK 0X000100U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_8_IP2INTC_IRPT_INTR 8U
#define XPAR_COM_X16_COM_9_IP2INTC_IRPT_MASK 0X000200U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_9_IP2INTC_IRPT_INTR 9U
#define XPAR_COM_X16_COM_10_IP2INTC_IRPT_MASK 0X000400U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_10_IP2INTC_IRPT_INTR 10U
#define XPAR_COM_X16_COM_11_IP2INTC_IRPT_MASK 0X000800U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_11_IP2INTC_IRPT_INTR 11U
#define XPAR_COM_X16_COM_12_IP2INTC_IRPT_MASK 0X001000U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_12_IP2INTC_IRPT_INTR 12U
#define XPAR_COM_X16_COM_13_IP2INTC_IRPT_MASK 0X002000U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_13_IP2INTC_IRPT_INTR 13U
#define XPAR_COM_X16_COM_14_IP2INTC_IRPT_MASK 0X004000U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_14_IP2INTC_IRPT_INTR 14U
#define XPAR_COM_X16_COM_15_IP2INTC_IRPT_MASK 0X008000U
#define XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_15_IP2INTC_IRPT_INTR 15U

/******************************************************************/

/* Canonical definitions for peripheral COM_X16_AXI_INTC_0 */
#define XPAR_INTC_0_DEVICE_ID XPAR_COM_X16_AXI_INTC_0_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x41800000U
#define XPAR_INTC_0_HIGHADDR 0x4180FFFFU
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFF0000U
#define XPAR_INTC_0_HAS_FAST 0U
#define XPAR_INTC_0_IVAR_RESET_VALUE 0x0000000000000010U
#define XPAR_INTC_0_NUM_INTR_INPUTS 16U
#define XPAR_INTC_0_ADDR_WIDTH 32U
#define XPAR_INTC_0_INTC_TYPE 0U

#define XPAR_INTC_0_UARTNS550_0_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_0_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_1_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_1_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_8_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_2_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_9_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_3_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_10_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_4_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_11_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_5_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_12_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_6_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_13_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_7_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_14_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_8_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_15_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_9_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_2_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_10_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_3_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_11_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_4_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_12_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_5_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_13_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_6_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_14_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_7_VEC_ID XPAR_COM_X16_AXI_INTC_0_COM_X16_COM_15_IP2INTC_IRPT_INTR

/******************************************************************/

/* Definitions for driver NANDPS */
#define XPAR_XNANDPS_NUM_INSTANCES 1U

/* Definitions for peripheral PS7_NAND_0 */
#define XPAR_PS7_NAND_0_DEVICE_ID 0U
#define XPAR_PS7_NAND_0_BASEADDR 0xE1000000U
#define XPAR_PS7_NAND_0_HIGHADDR 0xE1000FFFU
#define XPAR_PS7_NAND_0_NAND_CLK_FREQ_HZ 100000000U
#define XPAR_PS7_NAND_0_SMC_BASEADDR 0xE000E000U
#define XPAR_PS7_NAND_0_NAND_WIDTH 8U


/******************************************************************/

/* Canonical definitions for peripheral PS7_NAND_0 */
#define XPAR_XNANDPS_0_DEVICE_ID XPAR_PS7_NAND_0_DEVICE_ID
#define XPAR_XNANDPS_0_CPU_BASEADDR 0xE1000000U
#define XPAR_XNANDPS_0_CPU_HIGHADDR 0xE1000FFFU
#define XPAR_XNANDPS_0_NAND_CLK_FREQ_HZ 100000000U
#define XPAR_XNANDPS_0_SMC_BASEADDR 0xE000E000U
#define XPAR_XNANDPS_0_NAND_WIDTH 8U


/******************************************************************/

/* Definitions for Fabric interrupts connected to ps7_scugic_0 */
#define XPAR_FABRIC_COM_X16_AXI_INTC_0_IRQ_INTR 61U

/******************************************************************/

/* Canonical definitions for Fabric interrupts connected to ps7_scugic_0 */
#define XPAR_FABRIC_INTC_0_VEC_ID XPAR_FABRIC_COM_X16_AXI_INTC_0_IRQ_INTR

/******************************************************************/

/* Definitions for driver SCUGIC */
#define XPAR_XSCUGIC_NUM_INSTANCES 1U

/* Definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_PS7_SCUGIC_0_DEVICE_ID 0U
#define XPAR_PS7_SCUGIC_0_BASEADDR 0xF8F00100U
#define XPAR_PS7_SCUGIC_0_HIGHADDR 0xF8F001FFU
#define XPAR_PS7_SCUGIC_0_DIST_BASEADDR 0xF8F01000U


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_SCUGIC_0_DEVICE_ID 0U
#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF8F00100U
#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF8F001FFU
#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF8F01000U


/******************************************************************/

/* Definitions for driver SCUTIMER */
#define XPAR_XSCUTIMER_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_PS7_SCUTIMER_0_DEVICE_ID 0
#define XPAR_PS7_SCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_PS7_SCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_XSCUTIMER_0_DEVICE_ID XPAR_PS7_SCUTIMER_0_DEVICE_ID
#define XPAR_XSCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_XSCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Definitions for driver SCUWDT */
#define XPAR_XSCUWDT_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_PS7_SCUWDT_0_DEVICE_ID 0
#define XPAR_PS7_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_PS7_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_SCUWDT_0_DEVICE_ID XPAR_PS7_SCUWDT_0_DEVICE_ID
#define XPAR_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Definitions for driver SDPS */
#define XPAR_XSDPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SD_0 */
#define XPAR_PS7_SD_0_DEVICE_ID 0
#define XPAR_PS7_SD_0_BASEADDR 0xE0100000
#define XPAR_PS7_SD_0_HIGHADDR 0xE0100FFF
#define XPAR_PS7_SD_0_SDIO_CLK_FREQ_HZ 100000000
#define XPAR_PS7_SD_0_HAS_CD 0
#define XPAR_PS7_SD_0_HAS_WP 0
#define XPAR_PS7_SD_0_BUS_WIDTH 0
#define XPAR_PS7_SD_0_MIO_BANK 0
#define XPAR_PS7_SD_0_HAS_EMIO 0


/******************************************************************/

#define XPAR_PS7_SD_0_IS_CACHE_COHERENT 0
/* Canonical definitions for peripheral PS7_SD_0 */
#define XPAR_XSDPS_0_DEVICE_ID XPAR_PS7_SD_0_DEVICE_ID
#define XPAR_XSDPS_0_BASEADDR 0xE0100000
#define XPAR_XSDPS_0_HIGHADDR 0xE0100FFF
#define XPAR_XSDPS_0_SDIO_CLK_FREQ_HZ 100000000
#define XPAR_XSDPS_0_HAS_CD 0
#define XPAR_XSDPS_0_HAS_WP 0
#define XPAR_XSDPS_0_BUS_WIDTH 0
#define XPAR_XSDPS_0_MIO_BANK 0
#define XPAR_XSDPS_0_HAS_EMIO 0
#define XPAR_XSDPS_0_IS_CACHE_COHERENT 0


/******************************************************************/

/* Definitions for driver UARTNS550 */
#define XPAR_XUARTNS550_NUM_INSTANCES 16U
#define XPAR_XUARTNS550_CLOCK_HZ 100000000U

/* Definitions for peripheral COM_X16_COM_0 */
#define XPAR_COM_X16_COM_0_DEVICE_ID 0U
#define XPAR_COM_X16_COM_0_BASEADDR 0x43C00000U
#define XPAR_COM_X16_COM_0_HIGHADDR 0x43C0FFFFU
#define XPAR_COM_X16_COM_0_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_1 */
#define XPAR_COM_X16_COM_1_DEVICE_ID 1U
#define XPAR_COM_X16_COM_1_BASEADDR 0x43C10000U
#define XPAR_COM_X16_COM_1_HIGHADDR 0x43C1FFFFU
#define XPAR_COM_X16_COM_1_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_10 */
#define XPAR_COM_X16_COM_10_DEVICE_ID 2U
#define XPAR_COM_X16_COM_10_BASEADDR 0x43CA0000U
#define XPAR_COM_X16_COM_10_HIGHADDR 0x43CAFFFFU
#define XPAR_COM_X16_COM_10_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_11 */
#define XPAR_COM_X16_COM_11_DEVICE_ID 3U
#define XPAR_COM_X16_COM_11_BASEADDR 0x43CB0000U
#define XPAR_COM_X16_COM_11_HIGHADDR 0x43CBFFFFU
#define XPAR_COM_X16_COM_11_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_12 */
#define XPAR_COM_X16_COM_12_DEVICE_ID 4U
#define XPAR_COM_X16_COM_12_BASEADDR 0x43CC0000U
#define XPAR_COM_X16_COM_12_HIGHADDR 0x43CCFFFFU
#define XPAR_COM_X16_COM_12_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_13 */
#define XPAR_COM_X16_COM_13_DEVICE_ID 5U
#define XPAR_COM_X16_COM_13_BASEADDR 0x43CD0000U
#define XPAR_COM_X16_COM_13_HIGHADDR 0x43CDFFFFU
#define XPAR_COM_X16_COM_13_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_14 */
#define XPAR_COM_X16_COM_14_DEVICE_ID 6U
#define XPAR_COM_X16_COM_14_BASEADDR 0x43CE0000U
#define XPAR_COM_X16_COM_14_HIGHADDR 0x43CEFFFFU
#define XPAR_COM_X16_COM_14_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_15 */
#define XPAR_COM_X16_COM_15_DEVICE_ID 7U
#define XPAR_COM_X16_COM_15_BASEADDR 0x43CF0000U
#define XPAR_COM_X16_COM_15_HIGHADDR 0x43CFFFFFU
#define XPAR_COM_X16_COM_15_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_2 */
#define XPAR_COM_X16_COM_2_DEVICE_ID 8U
#define XPAR_COM_X16_COM_2_BASEADDR 0x43C20000U
#define XPAR_COM_X16_COM_2_HIGHADDR 0x43C2FFFFU
#define XPAR_COM_X16_COM_2_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_3 */
#define XPAR_COM_X16_COM_3_DEVICE_ID 9U
#define XPAR_COM_X16_COM_3_BASEADDR 0x43C30000U
#define XPAR_COM_X16_COM_3_HIGHADDR 0x43C3FFFFU
#define XPAR_COM_X16_COM_3_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_4 */
#define XPAR_COM_X16_COM_4_DEVICE_ID 10U
#define XPAR_COM_X16_COM_4_BASEADDR 0x43C40000U
#define XPAR_COM_X16_COM_4_HIGHADDR 0x43C4FFFFU
#define XPAR_COM_X16_COM_4_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_5 */
#define XPAR_COM_X16_COM_5_DEVICE_ID 11U
#define XPAR_COM_X16_COM_5_BASEADDR 0x43C50000U
#define XPAR_COM_X16_COM_5_HIGHADDR 0x43C5FFFFU
#define XPAR_COM_X16_COM_5_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_6 */
#define XPAR_COM_X16_COM_6_DEVICE_ID 12U
#define XPAR_COM_X16_COM_6_BASEADDR 0x43C60000U
#define XPAR_COM_X16_COM_6_HIGHADDR 0x43C6FFFFU
#define XPAR_COM_X16_COM_6_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_7 */
#define XPAR_COM_X16_COM_7_DEVICE_ID 13U
#define XPAR_COM_X16_COM_7_BASEADDR 0x43C70000U
#define XPAR_COM_X16_COM_7_HIGHADDR 0x43C7FFFFU
#define XPAR_COM_X16_COM_7_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_8 */
#define XPAR_COM_X16_COM_8_DEVICE_ID 14U
#define XPAR_COM_X16_COM_8_BASEADDR 0x43C80000U
#define XPAR_COM_X16_COM_8_HIGHADDR 0x43C8FFFFU
#define XPAR_COM_X16_COM_8_CLOCK_FREQ_HZ 100000000U


/* Definitions for peripheral COM_X16_COM_9 */
#define XPAR_COM_X16_COM_9_DEVICE_ID 15U
#define XPAR_COM_X16_COM_9_BASEADDR 0x43C90000U
#define XPAR_COM_X16_COM_9_HIGHADDR 0x43C9FFFFU
#define XPAR_COM_X16_COM_9_CLOCK_FREQ_HZ 100000000U


/******************************************************************/

/* Canonical definitions for peripheral COM_X16_COM_0 */
#define XPAR_UARTNS550_0_DEVICE_ID 0U
#define XPAR_UARTNS550_0_BASEADDR 0x43C00000U
#define XPAR_UARTNS550_0_HIGHADDR 0x43C0FFFFU
#define XPAR_UARTNS550_0_CLOCK_FREQ_HZ XPAR_COM_X16_COM_0_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_1 */
#define XPAR_UARTNS550_1_DEVICE_ID 1U
#define XPAR_UARTNS550_1_BASEADDR 0x43C10000U
#define XPAR_UARTNS550_1_HIGHADDR 0x43C1FFFFU
#define XPAR_UARTNS550_1_CLOCK_FREQ_HZ XPAR_COM_X16_COM_1_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_10 */
#define XPAR_UARTNS550_2_DEVICE_ID 2U
#define XPAR_UARTNS550_2_BASEADDR 0x43CA0000U
#define XPAR_UARTNS550_2_HIGHADDR 0x43CAFFFFU
#define XPAR_UARTNS550_2_CLOCK_FREQ_HZ XPAR_COM_X16_COM_10_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_11 */
#define XPAR_UARTNS550_3_DEVICE_ID 3U
#define XPAR_UARTNS550_3_BASEADDR 0x43CB0000U
#define XPAR_UARTNS550_3_HIGHADDR 0x43CBFFFFU
#define XPAR_UARTNS550_3_CLOCK_FREQ_HZ XPAR_COM_X16_COM_11_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_12 */
#define XPAR_UARTNS550_4_DEVICE_ID 4U
#define XPAR_UARTNS550_4_BASEADDR 0x43CC0000U
#define XPAR_UARTNS550_4_HIGHADDR 0x43CCFFFFU
#define XPAR_UARTNS550_4_CLOCK_FREQ_HZ XPAR_COM_X16_COM_12_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_13 */
#define XPAR_UARTNS550_5_DEVICE_ID 5U
#define XPAR_UARTNS550_5_BASEADDR 0x43CD0000U
#define XPAR_UARTNS550_5_HIGHADDR 0x43CDFFFFU
#define XPAR_UARTNS550_5_CLOCK_FREQ_HZ XPAR_COM_X16_COM_13_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_14 */
#define XPAR_UARTNS550_6_DEVICE_ID 6U
#define XPAR_UARTNS550_6_BASEADDR 0x43CE0000U
#define XPAR_UARTNS550_6_HIGHADDR 0x43CEFFFFU
#define XPAR_UARTNS550_6_CLOCK_FREQ_HZ XPAR_COM_X16_COM_14_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_15 */
#define XPAR_UARTNS550_7_DEVICE_ID 7U
#define XPAR_UARTNS550_7_BASEADDR 0x43CF0000U
#define XPAR_UARTNS550_7_HIGHADDR 0x43CFFFFFU
#define XPAR_UARTNS550_7_CLOCK_FREQ_HZ XPAR_COM_X16_COM_15_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_2 */
#define XPAR_UARTNS550_8_DEVICE_ID 8U
#define XPAR_UARTNS550_8_BASEADDR 0x43C20000U
#define XPAR_UARTNS550_8_HIGHADDR 0x43C2FFFFU
#define XPAR_UARTNS550_8_CLOCK_FREQ_HZ XPAR_COM_X16_COM_2_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_3 */
#define XPAR_UARTNS550_9_DEVICE_ID 9U
#define XPAR_UARTNS550_9_BASEADDR 0x43C30000U
#define XPAR_UARTNS550_9_HIGHADDR 0x43C3FFFFU
#define XPAR_UARTNS550_9_CLOCK_FREQ_HZ XPAR_COM_X16_COM_3_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_4 */
#define XPAR_UARTNS550_10_DEVICE_ID 10U
#define XPAR_UARTNS550_10_BASEADDR 0x43C40000U
#define XPAR_UARTNS550_10_HIGHADDR 0x43C4FFFFU
#define XPAR_UARTNS550_10_CLOCK_FREQ_HZ XPAR_COM_X16_COM_4_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_5 */
#define XPAR_UARTNS550_11_DEVICE_ID 11U
#define XPAR_UARTNS550_11_BASEADDR 0x43C50000U
#define XPAR_UARTNS550_11_HIGHADDR 0x43C5FFFFU
#define XPAR_UARTNS550_11_CLOCK_FREQ_HZ XPAR_COM_X16_COM_5_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_6 */
#define XPAR_UARTNS550_12_DEVICE_ID 12U
#define XPAR_UARTNS550_12_BASEADDR 0x43C60000U
#define XPAR_UARTNS550_12_HIGHADDR 0x43C6FFFFU
#define XPAR_UARTNS550_12_CLOCK_FREQ_HZ XPAR_COM_X16_COM_6_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_7 */
#define XPAR_UARTNS550_13_DEVICE_ID 13U
#define XPAR_UARTNS550_13_BASEADDR 0x43C70000U
#define XPAR_UARTNS550_13_HIGHADDR 0x43C7FFFFU
#define XPAR_UARTNS550_13_CLOCK_FREQ_HZ XPAR_COM_X16_COM_7_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_8 */
#define XPAR_UARTNS550_14_DEVICE_ID 14U
#define XPAR_UARTNS550_14_BASEADDR 0x43C80000U
#define XPAR_UARTNS550_14_HIGHADDR 0x43C8FFFFU
#define XPAR_UARTNS550_14_CLOCK_FREQ_HZ XPAR_COM_X16_COM_8_CLOCK_FREQ_HZ

/* Canonical definitions for peripheral COM_X16_COM_9 */
#define XPAR_UARTNS550_15_DEVICE_ID 15U
#define XPAR_UARTNS550_15_BASEADDR 0x43C90000U
#define XPAR_UARTNS550_15_HIGHADDR 0x43C9FFFFU
#define XPAR_UARTNS550_15_CLOCK_FREQ_HZ XPAR_COM_X16_COM_9_CLOCK_FREQ_HZ


/******************************************************************/

/* Definitions for driver UARTPS */
#define XPAR_XUARTPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_UART_1 */
#define XPAR_PS7_UART_1_DEVICE_ID 0
#define XPAR_PS7_UART_1_BASEADDR 0xE0001000
#define XPAR_PS7_UART_1_HIGHADDR 0xE0001FFF
#define XPAR_PS7_UART_1_UART_CLK_FREQ_HZ 100000000
#define XPAR_PS7_UART_1_HAS_MODEM 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_UART_1 */
#define XPAR_XUARTPS_0_DEVICE_ID XPAR_PS7_UART_1_DEVICE_ID
#define XPAR_XUARTPS_0_BASEADDR 0xE0001000
#define XPAR_XUARTPS_0_HIGHADDR 0xE0001FFF
#define XPAR_XUARTPS_0_UART_CLK_FREQ_HZ 100000000
#define XPAR_XUARTPS_0_HAS_MODEM 0


/******************************************************************/

/* Definitions for driver XADCPS */
#define XPAR_XADCPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_XADC_0 */
#define XPAR_PS7_XADC_0_DEVICE_ID 0
#define XPAR_PS7_XADC_0_BASEADDR 0xF8007100
#define XPAR_PS7_XADC_0_HIGHADDR 0xF8007120


/******************************************************************/

/* Canonical definitions for peripheral PS7_XADC_0 */
#define XPAR_XADCPS_0_DEVICE_ID XPAR_PS7_XADC_0_DEVICE_ID
#define XPAR_XADCPS_0_BASEADDR 0xF8007100
#define XPAR_XADCPS_0_HIGHADDR 0xF8007120


/******************************************************************/

/* Xilinx FAT File System Library (XilFFs) User Settings */
#define FILE_SYSTEM_INTERFACE_SD
#define FILE_SYSTEM_USE_MKFS
#define FILE_SYSTEM_NUM_LOGIC_VOL 2
#define FILE_SYSTEM_USE_STRFUNC 0
#define FILE_SYSTEM_SET_FS_RPATH 0
#define FILE_SYSTEM_WORD_ACCESS
#endif  /* end of protection macro */
