$date
	Sat Apr  1 01:13:18 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! CLK $end
$var wire 32 " D [31:0] $end
$var wire 1 # DIR $end
$var wire 1 $ ENB $end
$var wire 2 % MODO [1:0] $end
$var wire 32 & Q [31:0] $end
$var wire 1 ' S_IN $end
$var wire 1 ( S_OUT $end
$scope module reg32 $end
$var wire 1 ! CLK32 $end
$var wire 32 ) D32 [31:0] $end
$var wire 1 # DIR32 $end
$var wire 1 $ ENB32 $end
$var wire 2 * MODO32 [1:0] $end
$var wire 32 + Q32 [31:0] $end
$var wire 1 ' S_IN32 $end
$var wire 1 ( S_OUT32 $end
$var wire 1 , wCLK32 $end
$var wire 32 - wD32 [31:0] $end
$var wire 1 . wDIR32 $end
$var wire 1 / wENB32 $end
$var wire 2 0 wMODO32 [1:0] $end
$var wire 32 1 wQ32 [31:0] $end
$var wire 1 2 wQ8 $end
$var wire 1 3 wR1Q0 $end
$var wire 1 4 wR1Q3 $end
$var wire 1 5 wR1SIN $end
$var wire 1 6 wR2Q0 $end
$var wire 1 7 wR2Q3 $end
$var wire 1 8 wR2SIN $end
$var wire 1 9 wR3Q0 $end
$var wire 1 : wR3Q3 $end
$var wire 1 ; wR3SIN $end
$var wire 1 < wR4Q0 $end
$var wire 1 = wR4Q3 $end
$var wire 1 > wR4SIN $end
$var wire 1 ? wR5Q0 $end
$var wire 1 @ wR5Q3 $end
$var wire 1 A wR5SIN $end
$var wire 1 B wR6Q0 $end
$var wire 1 C wR6Q3 $end
$var wire 1 D wR6SIN $end
$var wire 1 E wR7Q0 $end
$var wire 1 F wR7Q3 $end
$var wire 1 G wR7SIN $end
$var wire 1 H wR8Q0 $end
$var wire 1 I wR8Q3 $end
$var wire 1 J wR8SIN $end
$var wire 1 K wS_IN32 $end
$var wire 1 L wS_OUT32 $end
$scope module mOUT $end
$var wire 1 . d $end
$var wire 1 4 din_0 $end
$var wire 1 H din_1 $end
$var wire 1 L out $end
$upscope $end
$scope module reg1 $end
$var wire 1 , CLK $end
$var wire 4 M D [3:0] $end
$var wire 1 . DIR $end
$var wire 1 / ENB $end
$var wire 2 N MODO [1:0] $end
$var wire 1 5 S_IN $end
$var reg 2 O MODO_TEMP [1:0] $end
$var reg 4 P Q [3:0] $end
$var reg 1 Q S_OUT $end
$upscope $end
$scope module m1 $end
$var wire 1 . d $end
$var wire 1 7 din_0 $end
$var wire 1 K din_1 $end
$var wire 1 5 out $end
$upscope $end
$scope module reg2 $end
$var wire 1 , CLK $end
$var wire 4 R D [3:0] $end
$var wire 1 . DIR $end
$var wire 1 / ENB $end
$var wire 2 S MODO [1:0] $end
$var wire 1 8 S_IN $end
$var reg 2 T MODO_TEMP [1:0] $end
$var reg 4 U Q [3:0] $end
$var reg 1 V S_OUT $end
$upscope $end
$scope module m2 $end
$var wire 1 . d $end
$var wire 1 : din_0 $end
$var wire 1 3 din_1 $end
$var wire 1 8 out $end
$upscope $end
$scope module reg3 $end
$var wire 1 , CLK $end
$var wire 4 W D [3:0] $end
$var wire 1 . DIR $end
$var wire 1 / ENB $end
$var wire 2 X MODO [1:0] $end
$var wire 1 8 S_IN $end
$var reg 2 Y MODO_TEMP [1:0] $end
$var reg 4 Z Q [3:0] $end
$var reg 1 [ S_OUT $end
$upscope $end
$scope module m3 $end
$var wire 1 . d $end
$var wire 1 = din_0 $end
$var wire 1 6 din_1 $end
$var wire 1 ; out $end
$upscope $end
$scope module reg4 $end
$var wire 1 , CLK $end
$var wire 4 \ D [3:0] $end
$var wire 1 . DIR $end
$var wire 1 / ENB $end
$var wire 2 ] MODO [1:0] $end
$var wire 1 8 S_IN $end
$var reg 2 ^ MODO_TEMP [1:0] $end
$var reg 4 _ Q [3:0] $end
$var reg 1 ` S_OUT $end
$upscope $end
$scope module m4 $end
$var wire 1 . d $end
$var wire 1 @ din_0 $end
$var wire 1 9 din_1 $end
$var wire 1 > out $end
$upscope $end
$scope module reg5 $end
$var wire 1 , CLK $end
$var wire 4 a D [3:0] $end
$var wire 1 . DIR $end
$var wire 1 / ENB $end
$var wire 2 b MODO [1:0] $end
$var wire 1 8 S_IN $end
$var reg 2 c MODO_TEMP [1:0] $end
$var reg 4 d Q [3:0] $end
$var reg 1 e S_OUT $end
$upscope $end
$scope module m5 $end
$var wire 1 . d $end
$var wire 1 C din_0 $end
$var wire 1 < din_1 $end
$var wire 1 A out $end
$upscope $end
$scope module reg6 $end
$var wire 1 , CLK $end
$var wire 4 f D [3:0] $end
$var wire 1 . DIR $end
$var wire 1 / ENB $end
$var wire 2 g MODO [1:0] $end
$var wire 1 8 S_IN $end
$var reg 2 h MODO_TEMP [1:0] $end
$var reg 4 i Q [3:0] $end
$var reg 1 j S_OUT $end
$upscope $end
$scope module m6 $end
$var wire 1 . d $end
$var wire 1 F din_0 $end
$var wire 1 ? din_1 $end
$var wire 1 D out $end
$upscope $end
$scope module reg7 $end
$var wire 1 , CLK $end
$var wire 4 k D [3:0] $end
$var wire 1 . DIR $end
$var wire 1 / ENB $end
$var wire 2 l MODO [1:0] $end
$var wire 1 8 S_IN $end
$var reg 2 m MODO_TEMP [1:0] $end
$var reg 4 n Q [3:0] $end
$var reg 1 o S_OUT $end
$upscope $end
$scope module m7 $end
$var wire 1 . d $end
$var wire 1 I din_0 $end
$var wire 1 B din_1 $end
$var wire 1 G out $end
$upscope $end
$scope module reg8 $end
$var wire 1 , CLK $end
$var wire 4 p D [3:0] $end
$var wire 1 . DIR $end
$var wire 1 / ENB $end
$var wire 2 q MODO [1:0] $end
$var wire 1 J S_IN $end
$var reg 2 r MODO_TEMP [1:0] $end
$var reg 4 s Q [3:0] $end
$var reg 1 t S_OUT $end
$upscope $end
$scope module m8 $end
$var wire 1 . d $end
$var wire 1 K din_0 $end
$var wire 1 E din_1 $end
$var wire 1 J out $end
$upscope $end
$upscope $end
$scope module prueba4 $end
$var wire 32 u Q [31:0] $end
$var wire 1 ( S_OUT $end
$var reg 1 v CLK $end
$var reg 32 w D [31:0] $end
$var reg 1 x DIR $end
$var reg 1 y ENB $end
$var reg 2 z MODO [1:0] $end
$var reg 1 { S_IN $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x{
bx z
1y
xx
bx w
0v
b0 u
xt
b0 s
bx r
bx q
bx p
xo
b0 n
bx m
bx l
bx k
xj
b0 i
bx h
bx g
bx f
xe
b0 d
bx c
bx b
bx a
x`
b0 _
bx ^
bx ]
bx \
x[
b0 Z
bx Y
bx X
bx W
xV
b0 U
bx T
bx S
bx R
xQ
b0 P
bx O
bx N
bx M
xL
xK
xJ
xI
zH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
z2
b0 1
bx 0
1/
x.
bx -
0,
b0 +
bx *
bx )
x(
x'
b0 &
bx %
1$
x#
bx "
0!
$end
#1
b10 r
b10 m
b10 h
b10 c
b10 ^
b10 Y
b10 T
b10 O
b0 M
b0 R
b0 W
b0 \
b0 a
b0 f
b0 k
b1111 p
0J
b1111 w
b1111 -
b1111 "
b1111 )
0{
0K
0'
0x
0.
0#
b10 z
b10 0
b10 N
b10 S
b10 X
b10 ]
b10 b
b10 g
b10 l
b10 q
b10 %
b10 *
1v
1,
1!
#2
0v
0,
0!
#3
b0 O
b0 T
b0 Y
b0 ^
b0 c
b0 h
b0 m
b0 r
b1111 s
b1111 &
b1111 +
b1111 u
b1111 1
b0 z
b0 0
b0 N
b0 S
b0 X
b0 ]
b0 b
b0 g
b0 l
b0 q
b0 %
b0 *
1v
1,
1!
#4
0y
0/
0$
0v
0,
0!
#5
0Q
b0x P
0V
b0x U
0[
b0x Z
0`
b0x _
0e
b0x d
0j
b0x i
0o
b0x n
1t
b1110 s
b0x000x000x000x000x000x000x1110 &
b0x000x000x000x000x000x000x1110 +
b0x000x000x000x000x000x000x1110 u
b0x000x000x000x000x000x000x1110 1
1v
1,
1!
#6
0v
0,
0!
#7
b1100 s
b0xx n
b0xx i
b0xx d
b0xx _
b0xx Z
b0xx U
b0xx P
b0xx00xx00xx00xx00xx00xx00xx1100 &
b0xx00xx00xx00xx00xx00xx00xx1100 +
b0xx00xx00xx00xx00xx00xx00xx1100 u
b0xx00xx00xx00xx00xx00xx00xx1100 1
1v
1,
1!
#8
0v
0,
0!
#9
b0xxx P
b0xxx U
b0xxx Z
b0xxx _
b0xxx d
b0xxx i
b0xxx n
b1000 s
b0xxx0xxx0xxx0xxx0xxx0xxx0xxx1000 &
b0xxx0xxx0xxx0xxx0xxx0xxx0xxx1000 +
b0xxx0xxx0xxx0xxx0xxx0xxx0xxx1000 u
b0xxx0xxx0xxx0xxx0xxx0xxx0xxx1000 1
1v
1,
1!
#10
0v
0,
0!
#11
b0 s
bx n
bx i
bx d
bx _
bx Z
bx U
bx P
bx0000 &
bx0000 +
bx0000 u
bx0000 1
1v
1,
1!
#12
0v
0,
0!
#13
xQ
xV
x[
x`
xe
xj
xo
0t
1y
1/
1$
1v
1,
1!
#14
0v
0,
0!
#15
b10 r
b10 m
b10 h
b10 c
b10 ^
b10 Y
b10 T
b10 O
zL
z(
15
xJ
1{
1K
1'
1x
1.
1#
b10 z
b10 0
b10 N
b10 S
b10 X
b10 ]
b10 b
b10 g
b10 l
b10 q
b10 %
b10 *
1v
1,
1!
#16
0v
0,
0!
#17
b0 O
b0 T
b0 Y
b0 ^
b0 c
b0 h
b0 m
b0 r
b0 P
b0 U
b0 Z
b0 _
b0 d
b0 i
b0 n
b1111 s
b1111 &
b1111 +
b1111 u
b1111 1
b0 z
b0 0
b0 N
b0 S
b0 X
b0 ]
b0 b
b0 g
b0 l
b0 q
b0 %
b0 *
1v
1,
1!
#18
0y
0/
0$
0v
0,
0!
#19
1t
bx111 s
0o
bx000 n
0j
bx000 i
0e
bx000 d
0`
bx000 _
0[
bx000 Z
0V
bx000 U
0Q
b1000 P
b1000x000x000x000x000x000x000x111 &
b1000x000x000x000x000x000x000x111 +
b1000x000x000x000x000x000x000x111 u
b1000x000x000x000x000x000x000x111 1
1v
1,
1!
#20
0v
0,
0!
#21
b1100 P
bx00 U
bx00 Z
bx00 _
bx00 d
bx00 i
bx00 n
bx11 s
b1100xx00xx00xx00xx00xx00xx00xx11 &
b1100xx00xx00xx00xx00xx00xx00xx11 +
b1100xx00xx00xx00xx00xx00xx00xx11 u
b1100xx00xx00xx00xx00xx00xx00xx11 1
1v
1,
1!
#22
0v
0,
0!
#23
bx1 s
bx0 n
bx0 i
bx0 d
bx0 _
bx0 Z
bx0 U
b1110 P
b1110xxx0xxx0xxx0xxx0xxx0xxx0xxx1 &
b1110xxx0xxx0xxx0xxx0xxx0xxx0xxx1 +
b1110xxx0xxx0xxx0xxx0xxx0xxx0xxx1 u
b1110xxx0xxx0xxx0xxx0xxx0xxx0xxx1 1
1v
1,
1!
#24
0v
0,
0!
#25
b1111 P
bx U
bx Z
bx _
bx d
bx i
bx n
bx s
b1111xxxxxxxxxxxxxxxxxxxxxxxxxxxx &
b1111xxxxxxxxxxxxxxxxxxxxxxxxxxxx +
b1111xxxxxxxxxxxxxxxxxxxxxxxxxxxx u
b1111xxxxxxxxxxxxxxxxxxxxxxxxxxxx 1
1v
1,
1!
#26
0v
0,
0!
#27
xt
xo
xj
xe
x`
x[
xV
1Q
1y
1/
1$
1v
1,
1!
#28
0v
0,
0!
#29
b10 r
b10 m
b10 h
b10 c
b10 ^
b10 Y
b10 T
b10 O
b1111 a
b1111 k
b0 p
xL
x(
x5
1J
b1111000011110000 w
b1111000011110000 -
b1111000011110000 "
b1111000011110000 )
0x
0.
0#
b10 z
b10 0
b10 N
b10 S
b10 X
b10 ]
b10 b
b10 g
b10 l
b10 q
b10 %
b10 *
1v
1,
1!
#30
0v
0,
0!
#31
b1 O
b1 T
b1 Y
b1 ^
b1 c
b1 h
b1 m
b1 r
b0 s
b1111 n
b0 i
b1111 d
b0 _
b0 Z
b0 U
b0 P
b1111000011110000 &
b1111000011110000 +
b1111000011110000 u
b1111000011110000 1
b1 z
b1 0
b1 N
b1 S
b1 X
b1 ]
b1 b
b1 g
b1 l
b1 q
b1 %
b1 *
1v
1,
1!
#32
0y
0/
0$
0v
0,
0!
#33
1v
1,
1!
#34
0v
0,
0!
#35
1v
1,
1!
#36
0v
0,
0!
#37
1v
1,
1!
#38
0v
0,
0!
#39
1v
1,
1!
#40
0v
0,
0!
#41
1y
1/
1$
1v
1,
1!
#42
0v
0,
0!
#43
b10 r
b10 m
b10 h
b10 c
b10 ^
b10 Y
b10 T
b10 O
b0 a
b1111 f
b0 k
b1111 p
zL
z(
15
xJ
b111100001111 w
b111100001111 -
b111100001111 "
b111100001111 )
1x
1.
1#
b10 z
b10 0
b10 N
b10 S
b10 X
b10 ]
b10 b
b10 g
b10 l
b10 q
b10 %
b10 *
1v
1,
1!
#44
0v
0,
0!
#45
b1 O
b1 T
b1 Y
b1 ^
b1 c
b1 h
b1 m
b1 r
b0 d
b1111 i
b0 n
b1111 s
b111100001111 &
b111100001111 +
b111100001111 u
b111100001111 1
b1 z
b1 0
b1 N
b1 S
b1 X
b1 ]
b1 b
b1 g
b1 l
b1 q
b1 %
b1 *
1v
1,
1!
#46
0y
0/
0$
0v
0,
0!
#47
1v
1,
1!
#48
0v
0,
0!
#49
1v
1,
1!
#50
0v
0,
0!
#51
1v
1,
1!
#52
0v
0,
0!
#53
1v
1,
1!
#54
0v
0,
0!
#55
1v
1,
1!
#56
0v
0,
0!
#57
1v
1,
1!
#58
0v
0,
0!
#59
1v
1,
1!
#60
0v
0,
0!
#61
1v
1,
1!
#62
0v
0,
0!
#63
1v
1,
1!
#64
0v
0,
0!
