// Seed: 333671856
module module_0;
  id_2(
      .id_0(1), .id_1(id_1), .id_2(1'd0 == 1'b0), .id_3(id_1), .id_4(id_3), .id_5(1)
  );
  wire id_4;
  wire id_5;
  id_6(
      .id_0(id_1), .id_1(1), .id_2((id_3 - id_1)), .id_3(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
  assign id_1 = id_6;
endmodule
