

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.046 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      206|      206|  1.039 us|  1.039 us|  206|  206|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      204|      204|         7|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %phi_mul"   --->   Operation 13 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln12 = store i7 0, i7 %j" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 14 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 18 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln14 = icmp_eq  i7 %j_2, i7 100" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 19 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %j_2, i7 1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 20 'add' 'add_ln14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.i.i.split, void %_Z2g1iPiiS_S_S_.exit.i.exitStub" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 21 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %j_2" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 22 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.81ns)   --->   "%add_ln15 = add i14 %zext_ln14, i14 %phi_mul_read" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 23 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln12 = store i7 %add_ln14, i7 %j" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 24 'store' 'store_ln12' <Predicate = (!icmp_ln14)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i14 %add_ln15" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 25 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i14 %addr_in, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 26 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%addr_in_load = load i14 %addr_in_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 27 'load' 'addr_in_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%addr_in_load = load i14 %addr_in_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 28 'load' 'addr_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i1 %in_r, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 29 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (3.25ns)   --->   "%in_load = load i14 %in_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 30 'load' 'in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i1 %w, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 31 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 32 'load' 'w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i14 %addr_in_load" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 33 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln17" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 34 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 35 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (3.25ns)   --->   "%data_load = load i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 36 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 37 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln17" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 37 'icmp' 'addr_cmp' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln17 = store i64 %zext_ln17, i64 %reuse_addr_reg" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 38 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 39 [1/2] (3.25ns)   --->   "%in_load = load i14 %in_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 39 'load' 'in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_5 : Operation 40 [1/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 40 'load' 'w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_5 : Operation 41 [1/2] (3.25ns)   --->   "%data_load = load i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 41 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 42 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %data_load" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 43 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%xor_ln17 = xor i1 %w_load, i1 %in_load" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 44 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%shl_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln17, i1 0" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%zext_ln17_1 = zext i2 %shl_ln" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 46 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln17 = add i32 %reuse_select, i32 %zext_ln17_1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 47 'add' 'add_ln17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 48 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 50 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln17 = store i32 %add_ln17, i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 51 'store' 'store_ln17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln17 = store i32 %add_ln17, i32 %reuse_reg" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 52 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.i.i" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 53 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phi_mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ addr_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg         (alloca           ) [ 01111000]
reuse_reg              (alloca           ) [ 01111111]
j                      (alloca           ) [ 01000000]
phi_mul_read           (read             ) [ 00000000]
store_ln12             (store            ) [ 00000000]
store_ln0              (store            ) [ 00000000]
store_ln0              (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
j_2                    (load             ) [ 00000000]
icmp_ln14              (icmp             ) [ 01111100]
add_ln14               (add              ) [ 00000000]
br_ln14                (br               ) [ 00000000]
zext_ln14              (zext             ) [ 00000000]
add_ln15               (add              ) [ 00100000]
store_ln12             (store            ) [ 00000000]
zext_ln16              (zext             ) [ 01111000]
addr_in_addr           (getelementptr    ) [ 01010000]
addr_in_load           (load             ) [ 00101000]
in_addr                (getelementptr    ) [ 01000100]
w_addr                 (getelementptr    ) [ 01000100]
zext_ln17              (zext             ) [ 00000000]
data_addr              (getelementptr    ) [ 01100111]
reuse_addr_reg_load    (load             ) [ 00000000]
addr_cmp               (icmp             ) [ 01100110]
store_ln17             (store            ) [ 00000000]
in_load                (load             ) [ 00100010]
w_load                 (load             ) [ 00100010]
data_load              (load             ) [ 00100010]
reuse_reg_load         (load             ) [ 00000000]
reuse_select           (select           ) [ 00000000]
xor_ln17               (xor              ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
zext_ln17_1            (zext             ) [ 00000000]
add_ln17               (add              ) [ 01000001]
specpipeline_ln12      (specpipeline     ) [ 00000000]
speclooptripcount_ln12 (speclooptripcount) [ 00000000]
specloopname_ln14      (specloopname     ) [ 00000000]
store_ln17             (store            ) [ 00000000]
store_ln17             (store            ) [ 00000000]
br_ln14                (br               ) [ 00000000]
ret_ln0                (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phi_mul">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="addr_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_addr_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="j_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="phi_mul_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="14" slack="0"/>
<pin id="58" dir="0" index="1" bw="14" slack="0"/>
<pin id="59" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="addr_in_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="14" slack="0"/>
<pin id="66" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_in_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="14" slack="0"/>
<pin id="71" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_in_load/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="in_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="14" slack="2"/>
<pin id="79" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="w_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="14" slack="2"/>
<pin id="92" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="data_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="14" slack="0"/>
<pin id="105" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_load/4 store_ln17/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln12_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_2_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln14_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln14_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln14_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln15_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="14" slack="0"/>
<pin id="151" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln12_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln16_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln17_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="reuse_addr_reg_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="3"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="addr_cmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="14" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln17_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="3"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="reuse_reg_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="5"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="reuse_select_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="2"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xor_ln17_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="1" slack="1"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="shl_ln_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln17_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln17_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln17_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="32" slack="6"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/7 "/>
</bind>
</comp>

<comp id="216" class="1005" name="reuse_addr_reg_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="223" class="1005" name="reuse_reg_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="230" class="1005" name="j_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln14_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="241" class="1005" name="add_ln15_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="14" slack="1"/>
<pin id="243" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="246" class="1005" name="zext_ln16_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="2"/>
<pin id="248" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="252" class="1005" name="addr_in_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="14" slack="1"/>
<pin id="254" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="addr_in_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="addr_in_load_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="14" slack="1"/>
<pin id="259" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="addr_in_load "/>
</bind>
</comp>

<comp id="262" class="1005" name="in_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="14" slack="1"/>
<pin id="264" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="w_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="1"/>
<pin id="269" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="data_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="1"/>
<pin id="274" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="277" class="1005" name="addr_cmp_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="2"/>
<pin id="279" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="282" class="1005" name="in_load_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="287" class="1005" name="w_load_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="292" class="1005" name="data_load_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="297" class="1005" name="add_ln17_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="129" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="56" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="138" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="163" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="163" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="184" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="44" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="226"><net_src comp="48" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="233"><net_src comp="52" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="240"><net_src comp="132" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="148" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="249"><net_src comp="159" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="255"><net_src comp="62" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="260"><net_src comp="69" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="265"><net_src comp="75" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="270"><net_src comp="88" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="275"><net_src comp="101" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="280"><net_src comp="170" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="285"><net_src comp="82" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="290"><net_src comp="95" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="295"><net_src comp="108" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="300"><net_src comp="206" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="212" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {7 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_14_1 : phi_mul | {1 }
	Port: main_Pipeline_VITIS_LOOP_14_1 : in_r | {4 5 }
	Port: main_Pipeline_VITIS_LOOP_14_1 : w | {4 5 }
	Port: main_Pipeline_VITIS_LOOP_14_1 : addr_in | {2 3 }
	Port: main_Pipeline_VITIS_LOOP_14_1 : data | {4 5 }
  - Chain level:
	State 1
		store_ln12 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln14 : 2
		add_ln14 : 2
		br_ln14 : 3
		zext_ln14 : 2
		add_ln15 : 3
		store_ln12 : 3
	State 2
		addr_in_addr : 1
		addr_in_load : 2
	State 3
	State 4
		in_load : 1
		w_load : 1
		data_addr : 1
		data_load : 2
		addr_cmp : 1
		store_ln17 : 1
	State 5
	State 6
		reuse_select : 1
		zext_ln17_1 : 1
		add_ln17 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln14_fu_132    |    0    |    14   |
|          |     addr_cmp_fu_170     |    0    |    71   |
|----------|-------------------------|---------|---------|
|          |     add_ln14_fu_138     |    0    |    14   |
|    add   |     add_ln15_fu_148     |    0    |    17   |
|          |     add_ln17_fu_206     |    0    |    39   |
|----------|-------------------------|---------|---------|
|  select  |   reuse_select_fu_184   |    0    |    32   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln17_fu_190     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   | phi_mul_read_read_fu_56 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln14_fu_144    |    0    |    0    |
|   zext   |     zext_ln16_fu_159    |    0    |    0    |
|          |     zext_ln17_fu_163    |    0    |    0    |
|          |    zext_ln17_1_fu_202   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_194      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   189   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln15_reg_241   |   14   |
|   add_ln17_reg_297   |   32   |
|   addr_cmp_reg_277   |    1   |
| addr_in_addr_reg_252 |   14   |
| addr_in_load_reg_257 |   14   |
|   data_addr_reg_272  |   14   |
|   data_load_reg_292  |   32   |
|   icmp_ln14_reg_237  |    1   |
|    in_addr_reg_262   |   14   |
|    in_load_reg_282   |    1   |
|       j_reg_230      |    7   |
|reuse_addr_reg_reg_216|   64   |
|   reuse_reg_reg_223  |   32   |
|    w_addr_reg_267    |   14   |
|    w_load_reg_287    |    1   |
|   zext_ln16_reg_246  |   64   |
+----------------------+--------+
|         Total        |   319  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_82 |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_95 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   189  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   319  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   319  |   225  |
+-----------+--------+--------+--------+
