//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Buffer Definitions: 
//
// Resource bind info for InBuffer
// {
//
//   struct VS_INPUT_GPU
//   {
//       
//       float4 Position;               // Offset:    0
//       float3 Velocity;               // Offset:   16
//       float3 Force;                  // Offset:   28
//       float4 Color;                  // Offset:   40
//       float Life;                    // Offset:   56
//       bool Active;                   // Offset:   60
//
//   } $Element;                        // Offset:    0 Size:    64
//
// }
//
// Resource bind info for Result
// {
//
//   struct VS_INPUT_GPU
//   {
//       
//       float4 Position;               // Offset:    0
//       float3 Velocity;               // Offset:   16
//       float3 Force;                  // Offset:   28
//       float4 Color;                  // Offset:   40
//       float Life;                    // Offset:   56
//       bool Active;                   // Offset:   60
//
//   } $Element;                        // Offset:    0 Size:    64
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// InBuffer                          texture  struct         r/o             t0      1 
// Result                                UAV  struct         r/w             u0      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_0
dcl_globalFlags refactoringAllowed
dcl_resource_structured t0, 64
dcl_uav_structured u0, 64
dcl_input vThreadID.xy
dcl_temps 10
dcl_thread_group 500, 1, 1
ld_structured_indexable(structured_buffer, stride=64)(mixed,mixed,mixed,mixed) r0.x, vThreadID.x, l(60), t0.xxxx
if_nz r0.x
  ld_structured_indexable(structured_buffer, stride=64)(mixed,mixed,mixed,mixed) r0.xyzw, vThreadID.x, l(0), t0.xyzw
  ld_structured_indexable(structured_buffer, stride=64)(mixed,mixed,mixed,mixed) r1.xyzw, vThreadID.x, l(16), t0.xyzw
  ld_structured_indexable(structured_buffer, stride=64)(mixed,mixed,mixed,mixed) r2.xyzw, vThreadID.x, l(32), t0.xyzw
  ld_structured_indexable(structured_buffer, stride=64)(mixed,mixed,mixed,mixed) r3.x, vThreadID.x, l(56), t0.xxxx
  div r3.y, r3.x, r0.w
  mul r3.y, r3.y, l(3.150000)
  sincos r3.y, null, r3.y
  mul r4.y, r3.y, l(1.500000)
  add r4.z, r3.x, l(-0.010000)
  add r0.xyz, r0.xyzx, r1.xyzx
  mov r3.w, r1.w
  mov r3.xy, r2.xyxx
  add r3.xyz, r1.xyzx, r3.wxyw
  ld_structured_indexable(structured_buffer, stride=64)(mixed,mixed,mixed,mixed) r4.x, vThreadID.x, l(48), t0.xxxx
  ge r1.x, l(0.000000), r4.z
  ieq r4.w, r1.x, l(0)
else 
  iadd r1.xy, vThreadID.xyxx, l(1, 2, 0, 0)
  utof r1.xy, r1.xyxx
  ld_structured_indexable(structured_buffer, stride=64)(mixed,mixed,mixed,mixed) r0.x, vThreadID.x, l(0), t0.xxxx
  ld_structured_indexable(structured_buffer, stride=64)(mixed,mixed,mixed,mixed) r0.yw, vThreadID.x, l(8), t0.xxxy
  mul r1.xy, r0.xyxx, r1.xyxx
  dp2 r1.w, r1.xyxx, l(12.989800, 78.233002, 0.000000, 0.000000)
  sincos r1.w, null, r1.w
  mul r1.w, r1.w, l(10000.000000)
  frc r1.w, r1.w
  mad r1.w, r1.w, l(2.000000), l(-1.000000)
  mul r5.xyz, r1.wwww, l(10.000000, 50.000000, 0.002500, 0.000000)
  add r6.xy, r1.xyxx, r1.xyxx
  dp2 r1.w, r6.xyxx, l(12.989800, 78.233002, 0.000000, 0.000000)
  sincos r1.w, null, r1.w
  mul r1.w, r1.w, l(10000.000000)
  frc r1.w, r1.w
  mad r1.w, r1.w, l(2.000000), l(-1.000000)
  mul r6.x, r1.w, l(10.000000)
  mul r7.xy, r1.xyxx, l(3.000000, 3.000000, 0.000000, 0.000000)
  dp2 r1.w, r7.xyxx, l(12.989800, 78.233002, 0.000000, 0.000000)
  sincos r1.w, null, r1.w
  mul r1.w, r1.w, l(10000.000000)
  frc r1.w, r1.w
  mad r1.w, r1.w, l(2.000000), l(-1.000000)
  mul r6.yz, r1.wwww, l(0.000000, 10.000000, 50.000000, 0.000000)
  mov r6.w, r5.x
  add r7.xyz, r6.wxyw, l(-0.500000, -0.500000, -0.500000, 0.000000)
  mov r1.z, l(2.000000)
  mul r8.xyz, r1.zyzz, r7.xyzx
  mul r1.xy, r1.xzxx, r8.xyxx
  dp2 r1.x, r1.xyxx, l(12.989800, 78.233002, 0.000000, 0.000000)
  sincos r1.x, null, r1.x
  mul r1.x, r1.x, l(10000.000000)
  frc r1.x, r1.x
  mad r7.w, r1.x, l(2.000000), l(-1.000000)
  mul r8.w, r7.w, l(5.000000)
  mov r5.w, r6.z
  add r1.xy, r5.ywyy, l(-0.500000, -0.500000, 0.000000, 0.000000)
  mul r6.xyzw, r1.xyxy, l(0.001000, 0.001000, 0.002000, 0.002000)
  dp2 r1.z, r6.xyxx, l(12.989800, 78.233002, 0.000000, 0.000000)
  sincos r1.z, null, r1.z
  mul r1.xyz, r1.xyzx, l(0.003000, 0.003000, 10000.000000, 0.000000)
  frc r1.z, r1.z
  mad r1.z, r1.z, l(2.000000), l(-1.000000)
  mul r9.x, r1.z, l(50.000000)
  dp2 r1.z, r6.zwzz, l(12.989800, 78.233002, 0.000000, 0.000000)
  sincos r1.z, null, r1.z
  mul r1.z, r1.z, l(10000.000000)
  frc r1.z, r1.z
  mad r1.z, r1.z, l(2.000000), l(-1.000000)
  dp2 r1.x, r1.xyxx, l(12.989800, 78.233002, 0.000000, 0.000000)
  sincos r1.x, null, r1.x
  mul r1.x, r1.x, l(10000.000000)
  frc r1.x, r1.x
  mad r1.x, r1.x, l(2.000000), l(-1.000000)
  mul r9.yz, r1.zzxz, l(0.000000, 50.000000, 50.000000, 0.000000)
  add r1.xyz, r9.xyzx, l(-0.500000, -0.500000, -0.500000, 0.000000)
  mul r3.xyw, r1.yzyx, l(0.000000, 0.000000, 0.000000, 0.000000)
  dp2 r1.x, r8.xwxx, l(12.989800, 78.233002, 0.000000, 0.000000)
  sincos r1.x, null, r1.x
  mul r1.x, r1.x, l(10000.000000)
  frc r1.x, r1.x
  mul r6.xyzw, r7.xwxw, l(4.000000, 10.000000, 6.000000, 15.000000)
  dp2 r1.w, r6.xyxx, l(12.989800, 78.233002, 0.000000, 0.000000)
  sincos r1.w, null, r1.w
  mul r1.w, r1.w, l(10000.000000)
  frc r1.w, r1.w
  add r1.xy, r1.xwxx, r1.xwxx
  dp2 r1.w, r6.zwzz, l(12.989800, 78.233002, 0.000000, 0.000000)
  sincos r1.w, null, r1.w
  mul r1.w, r1.w, l(10000.000000)
  frc r1.w, r1.w
  add r1.z, r1.w, r1.w
  add r1.xyz, r1.xyzx, l(-1.500000, -1.500000, -1.500000, 0.000000)
  add r2.xzw, r1.zzxy, r1.zzxy
  sincos r1.x, null, r8.z
  mul r1.x, r1.x, l(100000.000000)
  frc r1.x, r1.x
  mad r1.x, r1.x, l(2.000000), l(-1.000000)
  mul r1.x, r1.x, l(5.000000)
  ftou r1.x, r1.x
  utof r4.z, r1.x
  mov r4.x, r2.x
  mov r4.yw, l(0,0,0,-1)
  mov r2.xy, r3.xyxx
  mad r3.xyz, r5.yzwy, l(0.001000, 1.000000, 0.001000, 0.000000), l(-0.000500, 0.000000, -0.000500, 0.000000)
  mov r0.xyz, r8.xwzx
endif 
store_structured u0.xyzw, vThreadID.x, l(48), r4.xyzw
store_structured u0.xyzw, vThreadID.x, l(32), r2.xyzw
store_structured u0.xyzw, vThreadID.x, l(16), r3.xyzw
store_structured u0.xyzw, vThreadID.x, l(0), r0.xyzw
ret 
// Approximately 112 instruction slots used
