
(rules PCB lcdb4
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 1309)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 4.2)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.3)
    )
  )
  (rule
    (width 250.0)
    (clear 200.2)
    (clear 125.0 (type smd_to_turn_gap))
    (clear 50.0 (type smd_smd))
  )
  (padstack "Via[0-1]_600:400_um"
    (shape
      (circle F.Cu 600.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 600.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_600:400_um" "Via[0-1]_600:400_um" default
  )
  (via 
    "Via[0-1]_600:400_um-kicad_default" "Via[0-1]_600:400_um" "kicad_default"
  )
  (via 
    "Via[0-1]_600:400_um-GND" "Via[0-1]_600:400_um" GND
  )
  (via 
    "Via[0-1]_600:400_um-VDD" "Via[0-1]_600:400_um" VDD
  )
  (via_rule
    default "Via[0-1]_600:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_600:400_um-kicad_default"
  )
  (via_rule
    GND "Via[0-1]_600:400_um-GND"
  )
  (via_rule
    VDD "Via[0-1]_600:400_um-VDD"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    SEGE SEGD SEGC SEGDP SEGG SEGB SEGA SEGF
    CLK SDA SDL "Net-(R1-Pad2)" "Net-(U1-Pad14)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class GND
    GND
    (clearance_class GND)
    (via_rule GND)
    (rule
      (width 500.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class VDD
    DIG2 DIG1 DIG4 DIG3 DIG6 DIG5 VDD
    (clearance_class VDD)
    (via_rule VDD)
    (rule
      (width 500.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)