


ARM Macro Assembler    Page 1 


    1 00000000         ;;;Fowad Sohail and Tim Catrino
    2 00000000         ;;;Intro to Embedded Final Project
    3 00000000         ;;;7 Seg Display Counter
    4 00000000         
    5 00000000         ;; Port 1 Pin Direction Register
    6 00000000         ;P1DIR EQU 0x40004C04
    7 00000000         ;; Port 1 Pin Output Register
    8 00000000         ;P1OUT EQU 0x40004C02
    9 00000000         ;P1IN EQU 0x40004C00
   10 00000000         ;P1REN EQU 0x40004C06
   11 00000000         ; 
   12 00000000         ;P2REN EQU 0x40004C07 ; resistor enable
   13 00000000         ;P2DIR EQU 0x40004C05
   14 00000000         ;P2OUT EQU 0x40004C03
   15 00000000         ;P2IN EQU 0x40004C01
   16 00000000         
   17 00000000         ;P3OUT EQU 0x40004C22
   18 00000000         ;P3DIR EQU 0x40004C24
   19 00000000         ; 
   20 00000000         ;P5OUT EQU 0x40004C42
   21 00000000         ;P5DIR EQU 0x40004C44 
   22 00000000         ; 
   23 00000000         ; 
   24 00000000         ;UPmask EQU 0x2 ; bitmask P1.1
   25 00000000         ;DOWNmask EQU 0x10 ; bitmask P1.4
   26 00000000         ; 
   27 00000000         
   28 00000000         ;; masks for all segments of the display
   29 00000000         ;segA_mask EQU 0x40 ; bitmask P3.6
   30 00000000         ;segB_mask EQU 0x8 ; bitmask P2.3
   31 00000000         ;segC_mask EQU 0x80 ; bitmask P3.7
   32 00000000         ;segD_mask EQU 0x20 ; bitmask P3.5
   33 00000000         ;segE_mask EQU 0x2 ; bitmask P5.1
   34 00000000         ;segF_mask EQU 0x4; bitmask P5.2
   35 00000000         ;segG_mask EQU 0x40 ; bitmask P5.6
   36 00000000         
   37 00000000         
   38 00000000         ;        THUMB
   39 00000000         ;        AREA    |.text|, CODE, READONLY, ALIGN=2
   40 00000000         ;        EXPORT  asm_main
   41 00000000         
   42 00000000         ;asm_main
   43 00000000         ;        LDR     R0, =P2DIR      
   44 00000000         ;        LDRB    R1, [R0]
   45 00000000         ;        ORR     R1, #8          
   46 00000000         ;        STRB    R1, [R0]        
   47 00000000         ;    
   48 00000000         ;  LDR     R0, =P1DIR      
   49 00000000         ;        LDRB    R1, [R0]
   50 00000000         ;        ORR     R1, #2          
   51 00000000         ;        STRB    R1, [R0]
   52 00000000         ;  
   53 00000000         ;  LDR     R0, =P3DIR      
   54 00000000         ;        LDRB    R1, [R0]
   55 00000000         ;        ORR     R1, #224          
   56 00000000         ;        STRB    R1, [R0]
   57 00000000         ;  
   58 00000000         ;  LDR     R0, =P5DIR      
   59 00000000         ;        LDRB    R1, [R0]



ARM Macro Assembler    Page 2 


   60 00000000         ;        ORR     R1, #7          
   61 00000000         ;        STRB    R1, [R0]
   62 00000000         ;  
   63 00000000         ;;  ; initally clear all the ports - P2, P3, P5
   64 00000000         ;;  LDR     R0, =P2OUT   
   65 00000000         ;;  LDRB    R1, [R0]
   66 00000000         ;;  ORR  R1, segB_mask
   67 00000000         ;;  STRB R1, [R0]
   68 00000000         ;;  
   69 00000000         ;;  LDR     R0, =P3OUT   
   70 00000000         ;;  LDRB    R1, [R0]
   71 00000000         ;;  ORR  R1, #224
   72 00000000         ;;  STRB R1, [R0]
   73 00000000         ;;  
   74 00000000         ;;  LDR     R0, =P5OUT   
   75 00000000         ;;  LDRB    R1, [R0]
   76 00000000         ;;  ORR  R1, #7
   77 00000000         ;;  STRB R1, [R0]
   78 00000000         
   79 00000000         ;loop
   80 00000000         ;        BL  state8
   81 00000000         ;        
   82 00000000         ;        B       loop ; repeat the loop
   83 00000000         
   84 00000000         ;;  B state0
   85 00000000         
   86 00000000         ;; STATES - these control what character is on the 7 seg
                       ment display
   87 00000000         ;;------------------------------------------------------
                       -------------------------
   88 00000000         ;state0
   89 00000000         ; LDR     R0, =500000
   90 00000000         ;    BL      delayMs
   91 00000000         ; 
   92 00000000         ; BL allOFF
   93 00000000         ; 
   94 00000000         ; ; to count up to 1
   95 00000000         ; LDR r0, =P1IN
   96 00000000         ; LDRB r1, [r0]
   97 00000000         ; TST r1, UPmask
   98 00000000         ; BEQ state1
   99 00000000         ; 
  100 00000000         ; BL displayA
  101 00000000         ; BL displayB
  102 00000000         ; BL displayC
  103 00000000         ; BL displayD
  104 00000000         ; BL displayE
  105 00000000         ; BL displayF
  106 00000000         ; 
  107 00000000         ; LDR     R0, =500000
  108 00000000         ;    BL      delayMs
  109 00000000         ; 
  110 00000000         ; B state0
  111 00000000         ;;------------------------------------------------------
                       -------------------------
  112 00000000         ;state1
  113 00000000         ; LDR     R0, =500000
  114 00000000         ;    BL      delayMs
  115 00000000         ; 



ARM Macro Assembler    Page 3 


  116 00000000         ; BL allOFF
  117 00000000         ; 
  118 00000000         ; ; to count up to 2
  119 00000000         ; LDR r0, =P1IN
  120 00000000         ; LDRB r1, [r0]
  121 00000000         ; TST r1, UPmask
  122 00000000         ; BEQ state2
  123 00000000         ; 
  124 00000000         ; ; to count down to 0
  125 00000000         ; LDR r0, =P1IN
  126 00000000         ; LDRB r1, [r0]
  127 00000000         ; TST r1, DOWNmask
  128 00000000         ; BEQ state0
  129 00000000         
  130 00000000         ; BL displayB
  131 00000000         ; BL displayC
  132 00000000         ; 
  133 00000000         ; B state1
  134 00000000         ;;------------------------------------------------------
                       -------------------------
  135 00000000         ;state2
  136 00000000         ; LDR     R0, =500000
  137 00000000         ;    BL      delayMs
  138 00000000         ; 
  139 00000000         ; BL allOFF
  140 00000000         ; 
  141 00000000         ; ; to count up to 3
  142 00000000         ; LDR r0, =P1IN
  143 00000000         ; LDRB r1, [r0]
  144 00000000         ; TST r1, UPmask
  145 00000000         ; BEQ state3
  146 00000000         ; 
  147 00000000         ; ; to count down to 1
  148 00000000         ; LDR r0, =P1IN
  149 00000000         ; LDRB r1, [r0]
  150 00000000         ; TST r1, DOWNmask
  151 00000000         ; BEQ state1
  152 00000000         
  153 00000000         ; BL displayA
  154 00000000         ; BL displayB
  155 00000000         ; BL displayD
  156 00000000         ; BL displayE
  157 00000000         ; BL displayG
  158 00000000         ; 
  159 00000000         ; B state2
  160 00000000         ;;------------------------------------------------------
                       -------------------------
  161 00000000         ;state3
  162 00000000         ; LDR     R0, =500000
  163 00000000         ;    BL      delayMs
  164 00000000         ; 
  165 00000000         ; BL allOFF
  166 00000000         ; 
  167 00000000         ; ; to count up to 4
  168 00000000         ; LDR r0, =P1IN
  169 00000000         ; LDRB r1, [r0]
  170 00000000         ; TST r1, UPmask
  171 00000000         ; BEQ state4
  172 00000000         



ARM Macro Assembler    Page 4 


  173 00000000         ; ; to count down to 2
  174 00000000         ; LDR r0, =P1IN
  175 00000000         ; LDRB r1, [r0]
  176 00000000         ; TST r1, DOWNmask
  177 00000000         ; BEQ state2
  178 00000000         
  179 00000000         ; BL displayA
  180 00000000         ; BL displayB
  181 00000000         ; BL displayC
  182 00000000         ; BL displayD
  183 00000000         ; BL displayG
  184 00000000         ; 
  185 00000000         ; B state3
  186 00000000         ;;------------------------------------------------------
                       -------------------------
  187 00000000         ;state4
  188 00000000         ; LDR     R0, =500000
  189 00000000         ;    BL      delayMs
  190 00000000         ; 
  191 00000000         ; BL allOFF
  192 00000000         ; 
  193 00000000         ; ; to count up to 5
  194 00000000         ; LDR r0, =P1IN
  195 00000000         ; LDRB r1, [r0]
  196 00000000         ; TST r1, UPmask
  197 00000000         ; BEQ state5
  198 00000000         ; 
  199 00000000         ; ; to count down to 3
  200 00000000         ; LDR r0, =P1IN
  201 00000000         ; LDRB r1, [r0]
  202 00000000         ; TST r1, DOWNmask
  203 00000000         ; BEQ state3
  204 00000000         ; 
  205 00000000         ; BL displayB
  206 00000000         ; BL displayC
  207 00000000         ; BL displayF
  208 00000000         ; BL displayG
  209 00000000         
  210 00000000         ; B state4
  211 00000000         ;;------------------------------------------------------
                       -------------------------
  212 00000000         ;state5
  213 00000000         ; LDR     R0, =500000
  214 00000000         ;    BL      delayMs
  215 00000000         ; 
  216 00000000         ; BL allOFF
  217 00000000         ; 
  218 00000000         ; ; to count up to 6
  219 00000000         ; LDR r0, =P1IN
  220 00000000         ; LDRB r1, [r0]
  221 00000000         ; TST r1, UPmask
  222 00000000         ; BEQ state6
  223 00000000         
  224 00000000         ; ; to count down to 4
  225 00000000         ; LDR r0, =P1IN
  226 00000000         ; LDRB r1, [r0]
  227 00000000         ; TST r1, DOWNmask
  228 00000000         ; BEQ state4
  229 00000000         



ARM Macro Assembler    Page 5 


  230 00000000         ; BL displayA
  231 00000000         ; BL displayC
  232 00000000         ; BL displayD
  233 00000000         ; BL displayF
  234 00000000         ; BL displayG
  235 00000000         ; 
  236 00000000         ; B state5
  237 00000000         ;;------------------------------------------------------
                       -------------------------
  238 00000000         ;state6
  239 00000000         ; LDR     R0, =500000
  240 00000000         ;    BL      delayMs
  241 00000000         ; 
  242 00000000         ; BL allOFF
  243 00000000         ; 
  244 00000000         ; ; to count up to 7
  245 00000000         ; LDR r0, =P1IN
  246 00000000         ; LDRB r1, [r0]
  247 00000000         ; TST r1, UPmask
  248 00000000         ; BEQ state7
  249 00000000         ; 
  250 00000000         ; ; to count down to 5
  251 00000000         ; LDR r0, =P1IN
  252 00000000         ; LDRB r1, [r0]
  253 00000000         ; TST r1, DOWNmask
  254 00000000         ; BEQ state5
  255 00000000         ; 
  256 00000000         ; BL displayA
  257 00000000         ; BL displayC
  258 00000000         ; BL displayD
  259 00000000         ; BL displayE
  260 00000000         ; BL displayF
  261 00000000         ; BL displayG
  262 00000000         ; 
  263 00000000         ; B state6
  264 00000000         ;;------------------------------------------------------
                       -------------------------
  265 00000000         ;state7
  266 00000000         ; LDR     R0, =500000
  267 00000000         ;    BL      delayMs
  268 00000000         ; 
  269 00000000         ; BL allOFF
  270 00000000         ; 
  271 00000000         ; ; to count up to 8
  272 00000000         ; LDR r0, =P1IN
  273 00000000         ; LDRB r1, [r0]
  274 00000000         ; TST r1, UPmask
  275 00000000         ; BEQ state8
  276 00000000         ; 
  277 00000000         ; ; to count down to 6
  278 00000000         ; LDR r0, =P1IN
  279 00000000         ; LDRB r1, [r0]
  280 00000000         ; TST r1, DOWNmask
  281 00000000         ; BEQ state6
  282 00000000         ; 
  283 00000000         ; BL displayA
  284 00000000         ; BL displayB
  285 00000000         ; BL displayC
  286 00000000         ; 



ARM Macro Assembler    Page 6 


  287 00000000         ; B state7
  288 00000000         ;;------------------------------------------------------
                       -------------------------
  289 00000000         ;state8
  290 00000000         ; LDR     R0, =500000
  291 00000000         ;    BL      delayMs
  292 00000000         ; 
  293 00000000         ; BL allOFF
  294 00000000         ; 
  295 00000000         ; ; to count up to 9
  296 00000000         ; LDR r0, =P1IN
  297 00000000         ; LDRB r1, [r0]
  298 00000000         ; TST r1, UPmask
  299 00000000         ; BEQ state9
  300 00000000         
  301 00000000         ; ; to count down to 7
  302 00000000         ; LDR r0, =P1IN
  303 00000000         ; LDRB r1, [r0]
  304 00000000         ; TST r1, DOWNmask
  305 00000000         ; BEQ state7
  306 00000000         
  307 00000000         ; BL displayA
  308 00000000         ; BL displayB
  309 00000000         ; BL displayC
  310 00000000         ; BL displayD
  311 00000000         ; BL displayE
  312 00000000         ; BL displayF
  313 00000000         ; BL displayG
  314 00000000         ; 
  315 00000000         ; B state8
  316 00000000         ;;------------------------------------------------------
                       -------------------------
  317 00000000         ;state9
  318 00000000         ; LDR     R0, =500000
  319 00000000         ;    BL      delayMs
  320 00000000         ; 
  321 00000000         ; BL allOFF
  322 00000000         ; 
  323 00000000         ; ; to count up to A
  324 00000000         ; LDR r0, =P1IN
  325 00000000         ; LDRB r1, [r0]
  326 00000000         ; TST r1, UPmask
  327 00000000         ; BEQ stateA
  328 00000000         ; 
  329 00000000         ; ; to count down to 8
  330 00000000         ; LDR r0, =P1IN
  331 00000000         ; LDRB r1, [r0]
  332 00000000         ; TST r1, DOWNmask
  333 00000000         ; BEQ state8
  334 00000000         
  335 00000000         ; BL displayA
  336 00000000         ; BL displayB
  337 00000000         ; BL displayC
  338 00000000         ; BL displayD
  339 00000000         ; BL displayF
  340 00000000         ; BL displayG
  341 00000000         ; 
  342 00000000         ; B state9
  343 00000000         ;;------------------------------------------------------



ARM Macro Assembler    Page 7 


                       ------------------------- 
  344 00000000         ;stateA
  345 00000000         ; LDR     R0, =500000
  346 00000000         ;    BL      delayMs
  347 00000000         ; 
  348 00000000         ; BL allOFF
  349 00000000         ; 
  350 00000000         ; ; to count up to B
  351 00000000         ; LDR r0, =P1IN
  352 00000000         ; LDRB r1, [r0]
  353 00000000         ; TST r1, UPmask
  354 00000000         ; BEQ stateB
  355 00000000         ; 
  356 00000000         ; ; to count down to 9
  357 00000000         ; LDR r0, =P1IN
  358 00000000         ; LDRB r1, [r0]
  359 00000000         ; TST r1, DOWNmask
  360 00000000         ; BEQ state9
  361 00000000         ; 
  362 00000000         ; BL displayA
  363 00000000         ; BL displayB
  364 00000000         ; BL displayC
  365 00000000         ; BL displayE
  366 00000000         ; BL displayF
  367 00000000         ; BL displayG
  368 00000000         ; 
  369 00000000         ; B stateA
  370 00000000         ;;------------------------------------------------------
                       -------------------------
  371 00000000         ;stateB
  372 00000000         ; LDR     R0, =500000
  373 00000000         ;    BL      delayMs
  374 00000000         ; 
  375 00000000         ; BL allOFF
  376 00000000         ; 
  377 00000000         ; ; to count up to C
  378 00000000         ; LDR r0, =P1IN
  379 00000000         ; LDRB r1, [r0]
  380 00000000         ; TST r1, UPmask
  381 00000000         ; BEQ stateC
  382 00000000         ; 
  383 00000000         ; ; to count down to A
  384 00000000         ; LDR r0, =P1IN
  385 00000000         ; LDRB r1, [r0]
  386 00000000         ; TST r1, DOWNmask
  387 00000000         ; BEQ stateA
  388 00000000         ; 
  389 00000000         ; BL displayC
  390 00000000         ; BL displayD
  391 00000000         ; BL displayE
  392 00000000         ; BL displayF
  393 00000000         ; BL displayG
  394 00000000         ; 
  395 00000000         ; B stateB
  396 00000000         ;;------------------------------------------------------
                       -------------------------
  397 00000000         ;stateC
  398 00000000         ; LDR     R0, =500000
  399 00000000         ;    BL      delayMs



ARM Macro Assembler    Page 8 


  400 00000000         ; 
  401 00000000         ; BL allOFF
  402 00000000         ; 
  403 00000000         ; ; to count up to D
  404 00000000         ; LDR r0, =P1IN
  405 00000000         ; LDRB r1, [r0]
  406 00000000         ; TST r1, UPmask
  407 00000000         ; BEQ stateD
  408 00000000         ; 
  409 00000000         ; ; to count down to B
  410 00000000         ; LDR r0, =P1IN
  411 00000000         ; LDRB r1, [r0]
  412 00000000         ; TST r1, DOWNmask
  413 00000000         ; BEQ stateB
  414 00000000         ; 
  415 00000000         ; BL displayA
  416 00000000         ; BL displayD
  417 00000000         ; BL displayE
  418 00000000         ; BL displayF
  419 00000000         ; 
  420 00000000         ; B stateC
  421 00000000         ;;------------------------------------------------------
                       -------------------------
  422 00000000         ;stateD
  423 00000000         ; LDR     R0, =500000
  424 00000000         ;    BL      delayMs
  425 00000000         ; 
  426 00000000         ; BL allOFF
  427 00000000         ; 
  428 00000000         ; ; to count up to E
  429 00000000         ; LDR r0, =P1IN
  430 00000000         ; LDRB r1, [r0]
  431 00000000         ; TST r1, UPmask
  432 00000000         ; BEQ stateE
  433 00000000         
  434 00000000         ; ; to count down to C
  435 00000000         ; LDR r0, =P1IN
  436 00000000         ; LDRB r1, [r0]
  437 00000000         ; TST r1, DOWNmask
  438 00000000         ; BEQ stateC
  439 00000000         
  440 00000000         ; BL displayB
  441 00000000         ; BL displayC
  442 00000000         ; BL displayD
  443 00000000         ; BL displayE
  444 00000000         ; BL displayG
  445 00000000         ; 
  446 00000000         ; B stateD
  447 00000000         ;;------------------------------------------------------
                       ------------------------- 
  448 00000000         ;stateE
  449 00000000         ; LDR     R0, =500000
  450 00000000         ;    BL      delayMs
  451 00000000         ; 
  452 00000000         ; BL allOFF
  453 00000000         ; 
  454 00000000         ; ; to count up to F
  455 00000000         ; LDR r0, =P1IN
  456 00000000         ; LDRB r1, [r0]



ARM Macro Assembler    Page 9 


  457 00000000         ; TST r1, UPmask
  458 00000000         ; BEQ stateF
  459 00000000         
  460 00000000         ; ; to count down to D
  461 00000000         ; LDR r0, =P1IN
  462 00000000         ; LDRB r1, [r0]
  463 00000000         ; TST r1, DOWNmask
  464 00000000         ; BEQ stateD
  465 00000000         
  466 00000000         ; BL displayA
  467 00000000         ; BL displayD
  468 00000000         ; BL displayE
  469 00000000         ; BL displayF
  470 00000000         ; BL displayG
  471 00000000         ; 
  472 00000000         ; B stateE
  473 00000000         ;;------------------------------------------------------
                       -------------------------
  474 00000000         ;stateF
  475 00000000         ; LDR     R0, =500000
  476 00000000         ;    BL      delayMs
  477 00000000         ; 
  478 00000000         ; BL allOFF
  479 00000000         ; 
  480 00000000         ; ; to count down to E
  481 00000000         ; LDR r0, =P1IN
  482 00000000         ; LDRB r1, [r0]
  483 00000000         ; TST r1, DOWNmask
  484 00000000         ; BEQ stateE
  485 00000000         ; 
  486 00000000         ; 
  487 00000000         ; ; if count up button pressed, roll over to 0
  488 00000000         ; LDR r0, =P1IN
  489 00000000         ; LDRB r1, [r0]
  490 00000000         ; TST r1, UPmask
  491 00000000         ; BEQ state0
  492 00000000         ; 
  493 00000000         ; 
  494 00000000         
  495 00000000         ; BL displayA
  496 00000000         ; BL displayE
  497 00000000         ; BL displayF
  498 00000000         ; BL displayG
  499 00000000         ; 
  500 00000000         ; B stateF
  501 00000000         ;; -----------------------------------------------------
                       -------------------------
  502 00000000         
  503 00000000         ;; SUBROUTINES - these control which segment to light up
                       
  504 00000000         ;; -----------------------------------------------------
                       -------------------------
  505 00000000         ;delayMs ; delay
  506 00000000         ;       
  507 00000000         ;L1      SUBS    R0, #1          ; inner loop
  508 00000000         ;        BNE     L1
  509 00000000         ;        BX      LR
  510 00000000         
  511 00000000         ;allOFF ; turn all segments off



ARM Macro Assembler    Page 10 


  512 00000000         ;  LDR     R0, =P2OUT   
  513 00000000         ;  LDRB    R1, [R0]
  514 00000000         ;  BIC  R1, segB_mask
  515 00000000         ;  STRB R1, [R0]
  516 00000000         ;  
  517 00000000         ;  LDR     R0, =P3OUT   
  518 00000000         ;  LDRB    R1, [R0]
  519 00000000         ;  BIC  R1, #224
  520 00000000         ;  STRB R1, [R0]
  521 00000000         ;  
  522 00000000         ;  LDR     R0, =P5OUT   
  523 00000000         ;  LDRB    R1, [R0]
  524 00000000         ;  BIC  R1, #7
  525 00000000         ;  STRB R1, [R0]
  526 00000000         ;  
  527 00000000         ;  BX LR
  528 00000000         ;  
  529 00000000         ;displayA ; turn on port 3.6
  530 00000000         ;  LDR     R0, =P3OUT
  531 00000000         ;        LDRB    R1, [R0]
  532 00000000         ;        BIC     R1, segA_mask
  533 00000000         ;        STRB    R1, [R0]
  534 00000000         ;  BX      LR
  535 00000000         
  536 00000000         ;displayB ; turn on port 2.3
  537 00000000         ;  LDR     R0, =P2OUT
  538 00000000         ;        LDRB    R1, [R0]
  539 00000000         ;        ORR     R1, segB_mask
  540 00000000         ;        STRB    R1, [R0]
  541 00000000         ;  BX      LR
  542 00000000         
  543 00000000         ;displayC ; turn on port 3.7
  544 00000000         ;  LDR     R0, =P3OUT
  545 00000000         ;        LDRB    R1, [R0]
  546 00000000         ;        ORR     R1, segC_mask
  547 00000000         ;        STRB    R1, [R0]
  548 00000000         ;  BX      LR
  549 00000000         
  550 00000000         ;displayD ; turn on port 3.5
  551 00000000         ;  LDR     R0, =P3OUT
  552 00000000         ;        LDRB    R1, [R0]
  553 00000000         ;        ORR     R1, segD_mask
  554 00000000         ;        STRB    R1, [R0]
  555 00000000         ;  BX      LR
  556 00000000         ;  
  557 00000000         ;displayE ; turn on port 5.1
  558 00000000         ;  LDR     R0, =P5OUT
  559 00000000         ;        LDRB    R1, [R0]
  560 00000000         ;        ORR     R1, segE_mask
  561 00000000         ;        STRB    R1, [R0]
  562 00000000         ;  BX      LR
  563 00000000         ;  
  564 00000000         ;displayF ; turn on port 5.2
  565 00000000         ;  LDR     R0, =P5OUT
  566 00000000         ;        LDRB    R1, [R0]
  567 00000000         ;        ORR     R1, segF_mask
  568 00000000         ;        STRB    R1, [R0]
  569 00000000         ;  BX      LR
  570 00000000         



ARM Macro Assembler    Page 11 


  571 00000000         ;displayG ; turn on port 5.0
  572 00000000         ;  LDR     R0, =P5OUT
  573 00000000         ;        LDRB    R1, [R0]
  574 00000000         ;        ORR     R1, segG_mask
  575 00000000         ;        STRB    R1, [R0]
  576 00000000         ;  BX      LR
  577 00000000         
  578 00000000         ;        END
  579 00000000         ;   
  580 00000000         
  581 00000000         
  582 00000000         
  583 00000000         ; Output register
  584 00000000 40004C00 
                       P1IN    EQU              0x40004C00
  585 00000000 40004C01 
                       P2IN    EQU              0x40004C01
  586 00000000         ; Direction register
  587 00000000 40004C04 
                       P1DIR   EQU              0x40004C04
  588 00000000 40004C05 
                       P2DIR   EQU              0x40004C05
  589 00000000         ; Output register
  590 00000000 40004C02 
                       P1OUT   EQU              0x40004C02
  591 00000000 40004C03 
                       P2OUT   EQU              0x40004C03
  592 00000000         ; Internal enable register
  593 00000000 40004C06 
                       P1REN   EQU              0x40004C06
  594 00000000 40004C07 
                       P2REN   EQU              0x40004C07
  595 00000000 00000020 
                       Amask   EQU              0x20        ;           A 
  596 00000000 00000040 
                       Bmask   EQU              0x40        ;       F       B
  597 00000000 00000080 
                       Cmask   EQU              0x80        ;           G
  598 00000000 00000008 
                       Dmask   EQU              0x8         ;       E       C
  599 00000000 00000010 
                       Emask   EQU              0x10        ;           D
  600 00000000 00000040 
                       Fmask   EQU              0x40
  601 00000000 00000080 
                       Gmask   EQU              0x80
  602 00000000 00000020 
                       ROLLmask
                               EQU              0x20
  603 00000000 00000002 
                       DECmask EQU              0x2
  604 00000000 00000010 
                       INCmask EQU              0x10
  605 00000000                 THUMB
  606 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
  607 00000000                 EXPORT           asm_main
  608 00000000         asm_main
  609 00000000         ; make P1 an output port



ARM Macro Assembler    Page 12 


  610 00000000 4814            LDR              R0, =P1DIR  ; load Dir Reg in R
                                                            1
  611 00000002 7801            LDRB             R1, [R0]
  612 00000004 F041 0102       ORR              R1, DECmask ; P1.1
  613 00000008 F041 0110       ORR              R1, INCmask ; P1.4
  614 0000000C F041 0120       ORR              R1, ROLLmask ; P1.5
  615 00000010 F041 0140       ORR              R1, Bmask   ; P1.6
  616 00000014 F041 0180       ORR              R1, Cmask   ; P1.7
  617 00000018 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
  618 0000001A         
  619 0000001A         ; make P2 an output port
  620 0000001A 480F            LDR              R0, =P2DIR  ; load Dir Reg in R
                                                            1
  621 0000001C 7801            LDRB             R1, [R0]
  622 0000001E F041 0108       ORR              R1, Dmask   ; P2.3
  623 00000022 F041 0110       ORR              R1, Emask   ; P2.4
  624 00000026 F041 0120       ORR              R1, Amask   ; P2.5
  625 0000002A F041 0140       ORR              R1, Fmask   ; P2.6
  626 0000002E F041 0180       ORR              R1, Gmask   ; P2.7
  627 00000032 7001            STRB             R1, [R0]    ; store back to Dir
                                                             Reg
  628 00000034         
  629 00000034 E7FF            B                state_zero
  630 00000036         
  631 00000036         state_zero
  632 00000036         ; delay for 0.5 second
  633 00000036 4809            LDR              R0, =500000
  634 00000038 F000 FA6E       BL               delayMs
  635 0000003C         
  636 0000003C F000 F92C       BL               zero
  637 00000040         
  638 00000040 4807            LDR              r0, =P1IN
  639 00000042 7801            LDRB             r1, [r0]
  640 00000044 F011 0F10       TST              r1, INCmask
  641 00000048 D00C            BEQ              state_one
  642 0000004A         
  643 0000004A F011 0F02       TST              r1, DECmask
  644 0000004E F000 810B       BEQ.W            state_F
  645 00000052         
  646 00000052 E7F0            B                state_zero
  647 00000054 40004C04 
              40004C05 
              0007A120 
              40004C00         LTORG
  648 00000064         state_one
  649 00000064         ; delay for 0.5 second
  650 00000064 4808            LDR              R0, =500000
  651 00000066 F000 FA57       BL               delayMs
  652 0000006A         
  653 0000006A F000 F929       BL               one
  654 0000006E         
  655 0000006E 4807            LDR              r0, =P1IN
  656 00000070 7801            LDRB             r1, [r0]
  657 00000072 F011 0F10       TST              r1, INCmask
  658 00000076 D00B            BEQ              state_two
  659 00000078         
  660 00000078 F011 0F02       TST              r1, DECmask
  661 0000007C D0DB            BEQ              state_zero



ARM Macro Assembler    Page 13 


  662 0000007E         
  663 0000007E F011 0F20       TST              r1, ROLLmask
  664 00000082 D1D8            BNE              state_zero
  665 00000084         
  666 00000084 E7EE            B                state_one
  667 00000086 00 00 0007A120 
              40004C00         LTORG
  668 00000090         state_two
  669 00000090         ; delay for 0.5 second
  670 00000090 4808            LDR              R0, =500000
  671 00000092 F000 FA41       BL               delayMs
  672 00000096         
  673 00000096 F000 F927       BL               two
  674 0000009A         
  675 0000009A 4807            LDR              r0, =P1IN
  676 0000009C 7801            LDRB             r1, [r0]
  677 0000009E F011 0F10       TST              r1, INCmask
  678 000000A2 D00B            BEQ              state_three
  679 000000A4         
  680 000000A4 F011 0F02       TST              r1, DECmask
  681 000000A8 D0DC            BEQ              state_one
  682 000000AA         
  683 000000AA F011 0F20       TST              r1, ROLLmask
  684 000000AE D1D9            BNE              state_one
  685 000000B0         
  686 000000B0 E7EE            B                state_two
  687 000000B2 00 00 0007A120 
              40004C00         LTORG
  688 000000BC         
  689 000000BC         state_three
  690 000000BC F000 F928       BL               three
  691 000000C0         
  692 000000C0         ; delay for 0.5 second
  693 000000C0 4807            LDR              R0, =500000
  694 000000C2 F000 FA29       BL               delayMs
  695 000000C6         
  696 000000C6 4807            LDR              r0, =P1IN
  697 000000C8 7801            LDRB             r1, [r0]
  698 000000CA F011 0F10       TST              r1, INCmask
  699 000000CE D00B            BEQ              state_four
  700 000000D0         
  701 000000D0 F011 0F02       TST              r1, DECmask
  702 000000D4 D0DC            BEQ              state_two
  703 000000D6         
  704 000000D6 F011 0F20       TST              r1, ROLLmask
  705 000000DA D1D9            BNE              state_two
  706 000000DC         
  707 000000DC E7EE            B                state_three
  708 000000DE 00 00 0007A120 
              40004C00         LTORG
  709 000000E8         state_four
  710 000000E8 F000 F926       BL               four
  711 000000EC         
  712 000000EC         ; delay for 0.5 second
  713 000000EC 485C            LDR              R0, =500000
  714 000000EE F000 FA13       BL               delayMs
  715 000000F2         
  716 000000F2 485C            LDR              r0, =P1IN
  717 000000F4 7801            LDRB             r1, [r0]



ARM Macro Assembler    Page 14 


  718 000000F6 F011 0F10       TST              r1, INCmask
  719 000000FA D006            BEQ              state_five
  720 000000FC         
  721 000000FC F011 0F02       TST              r1, DECmask
  722 00000100 D0DC            BEQ              state_three
  723 00000102         
  724 00000102 F011 0F20       TST              r1, ROLLmask
  725 00000106 D1D9            BNE              state_three
  726 00000108         
  727 00000108 E7EE            B                state_four
  728 0000010A         
  729 0000010A         state_five
  730 0000010A F000 F929       BL               five
  731 0000010E         
  732 0000010E         ; delay for 0.5 second
  733 0000010E 4854            LDR              R0, =500000
  734 00000110 F000 FA02       BL               delayMs
  735 00000114         
  736 00000114 4853            LDR              r0, =P1IN
  737 00000116 7801            LDRB             r1, [r0]
  738 00000118 F011 0F10       TST              r1, INCmask
  739 0000011C D006            BEQ              state_six
  740 0000011E         
  741 0000011E F011 0F02       TST              r1, DECmask
  742 00000122 D0E1            BEQ              state_four
  743 00000124         
  744 00000124 F011 0F20       TST              r1, ROLLmask
  745 00000128 D1DE            BNE              state_four
  746 0000012A         
  747 0000012A E7EE            B                state_five
  748 0000012C         
  749 0000012C         state_six
  750 0000012C F000 F92C       BL               six
  751 00000130         
  752 00000130         ; delay for 0.5 second
  753 00000130 484B            LDR              R0, =500000
  754 00000132 F000 F9F1       BL               delayMs
  755 00000136         
  756 00000136 484B            LDR              r0, =P1IN
  757 00000138 7801            LDRB             r1, [r0]
  758 0000013A F011 0F10       TST              r1, INCmask
  759 0000013E D006            BEQ              state_seven
  760 00000140         
  761 00000140 F011 0F02       TST              r1, DECmask
  762 00000144 D0E1            BEQ              state_five
  763 00000146         
  764 00000146 F011 0F20       TST              r1, ROLLmask
  765 0000014A D1DE            BNE              state_five
  766 0000014C         
  767 0000014C E7EE            B                state_six
  768 0000014E         state_seven
  769 0000014E F000 F92F       BL               seven
  770 00000152         
  771 00000152         ; delay for 0.5 second
  772 00000152 4843            LDR              R0, =500000
  773 00000154 F000 F9E0       BL               delayMs
  774 00000158         
  775 00000158 4842            LDR              r0, =P1IN
  776 0000015A 7801            LDRB             r1, [r0]



ARM Macro Assembler    Page 15 


  777 0000015C F011 0F10       TST              r1, INCmask
  778 00000160 D006            BEQ              state_eight
  779 00000162         
  780 00000162 F011 0F02       TST              r1, DECmask
  781 00000166 D0E1            BEQ              state_six
  782 00000168         
  783 00000168 F011 0F20       TST              r1, ROLLmask
  784 0000016C D1DE            BNE              state_six
  785 0000016E         
  786 0000016E E7EE            B                state_seven
  787 00000170         state_eight
  788 00000170 F000 F932       BL               eight
  789 00000174         
  790 00000174         ; delay for 0.5 second
  791 00000174 483A            LDR              R0, =500000
  792 00000176 F000 F9CF       BL               delayMs
  793 0000017A         
  794 0000017A 483A            LDR              r0, =P1IN
  795 0000017C 7801            LDRB             r1, [r0]
  796 0000017E F011 0F10       TST              r1, INCmask
  797 00000182 D006            BEQ              state_nine
  798 00000184         
  799 00000184 F011 0F02       TST              r1, DECmask
  800 00000188 D0E1            BEQ              state_seven
  801 0000018A         
  802 0000018A F011 0F20       TST              r1, ROLLmask
  803 0000018E D100            BNE              state_nine
  804 00000190         
  805 00000190 E7EE            B                state_eight
  806 00000192         state_nine
  807 00000192 F000 F935       BL               nine
  808 00000196         
  809 00000196         ; delay for 0.5 second
  810 00000196 4832            LDR              R0, =500000
  811 00000198 F000 F9BE       BL               delayMs
  812 0000019C         
  813 0000019C 4831            LDR              r0, =P1IN
  814 0000019E 7801            LDRB             r1, [r0]
  815 000001A0 F011 0F10       TST              r1, INCmask
  816 000001A4 D006            BEQ              state_A
  817 000001A6         
  818 000001A6 F011 0F02       TST              r1, DECmask
  819 000001AA D0E1            BEQ              state_eight
  820 000001AC         
  821 000001AC F011 0F20       TST              r1, ROLLmask
  822 000001B0 D100            BNE              state_A
  823 000001B2         
  824 000001B2 E7EE            B                state_nine
  825 000001B4         state_A
  826 000001B4 F000 F938       BL               A
  827 000001B8         
  828 000001B8         ; delay for 0.5 second
  829 000001B8 4829            LDR              R0, =500000
  830 000001BA F000 F9AD       BL               delayMs
  831 000001BE         
  832 000001BE 4829            LDR              r0, =P1IN
  833 000001C0 7801            LDRB             r1, [r0]
  834 000001C2 F011 0F10       TST              r1, INCmask
  835 000001C6 D006            BEQ              state_B



ARM Macro Assembler    Page 16 


  836 000001C8         
  837 000001C8 F011 0F02       TST              r1, DECmask
  838 000001CC D0E1            BEQ              state_nine
  839 000001CE         
  840 000001CE F011 0F20       TST              r1, ROLLmask
  841 000001D2 D100            BNE              state_B
  842 000001D4         
  843 000001D4 E7EE            B                state_A
  844 000001D6         state_B
  845 000001D6 F000 F93B       BL               B_
  846 000001DA         
  847 000001DA         ; delay for 0.5 second
  848 000001DA 4821            LDR              R0, =500000
  849 000001DC F000 F99C       BL               delayMs
  850 000001E0         
  851 000001E0 4820            LDR              r0, =P1IN
  852 000001E2 7801            LDRB             r1, [r0]
  853 000001E4 F011 0F10       TST              r1, INCmask
  854 000001E8 D006            BEQ              state_C
  855 000001EA         
  856 000001EA F011 0F02       TST              r1, DECmask
  857 000001EE D0E1            BEQ              state_A
  858 000001F0         
  859 000001F0 F011 0F20       TST              r1, ROLLmask
  860 000001F4 D100            BNE              state_C
  861 000001F6         
  862 000001F6 E7EE            B                state_B
  863 000001F8         state_C
  864 000001F8 F000 F93E       BL               C
  865 000001FC         
  866 000001FC         ; delay for 0.5 second
  867 000001FC 4818            LDR              R0, =500000
  868 000001FE F000 F98B       BL               delayMs
  869 00000202         
  870 00000202 4818            LDR              r0, =P1IN
  871 00000204 7801            LDRB             r1, [r0]
  872 00000206 F011 0F10       TST              r1, INCmask
  873 0000020A D006            BEQ              state_D
  874 0000020C         
  875 0000020C F011 0F02       TST              r1, DECmask
  876 00000210 D0E1            BEQ              state_B
  877 00000212         
  878 00000212 F011 0F20       TST              r1, ROLLmask
  879 00000216 D100            BNE              state_D
  880 00000218         
  881 00000218 E7EE            B                state_C
  882 0000021A         state_D
  883 0000021A F000 F941       BL               D
  884 0000021E         
  885 0000021E         ; delay for 0.5 second
  886 0000021E 4810            LDR              R0, =500000
  887 00000220 F000 F97A       BL               delayMs
  888 00000224         
  889 00000224 480F            LDR              r0, =P1IN
  890 00000226 7801            LDRB             r1, [r0]
  891 00000228 F011 0F10       TST              r1, INCmask
  892 0000022C D006            BEQ              state_E
  893 0000022E         
  894 0000022E F011 0F02       TST              r1, DECmask



ARM Macro Assembler    Page 17 


  895 00000232 D0E1            BEQ              state_C
  896 00000234         
  897 00000234 F011 0F20       TST              r1, ROLLmask
  898 00000238 D100            BNE              state_E
  899 0000023A         
  900 0000023A E7EE            B                state_D
  901 0000023C         state_E
  902 0000023C F000 F944       BL               E
  903 00000240         
  904 00000240         ; delay for 0.5 second
  905 00000240 4807            LDR              R0, =500000
  906 00000242 F000 F969       BL               delayMs
  907 00000246         
  908 00000246 4807            LDR              r0, =P1IN
  909 00000248 7801            LDRB             r1, [r0]
  910 0000024A F011 0F10       TST              r1, INCmask
  911 0000024E D00B            BEQ              state_F
  912 00000250         
  913 00000250 F011 0F02       TST              r1, DECmask
  914 00000254 D0E1            BEQ              state_D
  915 00000256         
  916 00000256 F011 0F20       TST              r1, ROLLmask
  917 0000025A D105            BNE              state_F
  918 0000025C         
  919 0000025C E7EE            B                state_E
  920 0000025E 00 00 0007A120 
              40004C00         LTORG
  921 00000268         state_F
  922 00000268 F000 F942       BL               F
  923 0000026C         
  924 0000026C         ; delay for 0.5 second
  925 0000026C 4808            LDR              R0, =500000
  926 0000026E F000 F953       BL               delayMs
  927 00000272         
  928 00000272 4808            LDR              r0, =P1IN
  929 00000274 7801            LDRB             r1, [r0]
  930 00000276 F011 0F10       TST              r1, INCmask
  931 0000027A F43F AEDC       BEQ              state_zero
  932 0000027E         
  933 0000027E F011 0F02       TST              r1, DECmask
  934 00000282 D0DB            BEQ              state_E
  935 00000284         
  936 00000284 F011 0F20       TST              r1, ROLLmask
  937 00000288 F47F AED5       BNE              state_zero
  938 0000028C         
  939 0000028C E7EC            B                state_F
  940 0000028E 00 00 0007A120 
              40004C00         LTORG
  941 00000298         
  942 00000298         ;;;;;;;;;;;;;;;;;  Subroutines  ;;;;;;;;;;;;;;;;;
  943 00000298         ; BIC turns on segment and ORR turns off segment
  944 00000298         ; because of negative logic
  945 00000298         zero
  946 00000298         ; B and C segments
  947 00000298 48A1            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
  948 0000029A 7801            LDRB             R1, [R0]
  949 0000029C F041 0140       ORR              R1, Bmask
  950 000002A0 F041 0180       ORR              R1, Cmask



ARM Macro Assembler    Page 18 


  951 000002A4 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
  952 000002A6         
  953 000002A6 489F            LDR              R0, =P2OUT
  954 000002A8 F041 0120       ORR              R1, Amask
  955 000002AC F041 0108       ORR              R1, Dmask
  956 000002B0 F041 0110       ORR              R1, Emask
  957 000002B4 F041 0140       ORR              R1, Fmask
  958 000002B8 F021 0180       BIC              R1, Gmask
  959 000002BC 7001            STRB             R1, [R0]
  960 000002BE 4770            BX               LR
  961 000002C0         
  962 000002C0         one
  963 000002C0         ; B and C segments
  964 000002C0 4897            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
  965 000002C2 7801            LDRB             R1, [R0]
  966 000002C4 F041 0140       ORR              R1, Bmask
  967 000002C8 F041 0180       ORR              R1, Cmask
  968 000002CC 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
  969 000002CE         
  970 000002CE 4895            LDR              R0, =P2OUT
  971 000002D0 F021 0120       BIC              R1, Amask
  972 000002D4 F021 0108       BIC              R1, Dmask
  973 000002D8 F021 0110       BIC              R1, Emask
  974 000002DC F021 0140       BIC              R1, Fmask
  975 000002E0 F021 0180       BIC              R1, Gmask
  976 000002E4 7001            STRB             R1, [R0]
  977 000002E6 4770            BX               LR
  978 000002E8         two
  979 000002E8         ; A B D E G segments
  980 000002E8 488D            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
  981 000002EA 7801            LDRB             R1, [R0]
  982 000002EC F041 0140       ORR              R1, Bmask
  983 000002F0 F021 0180       BIC              R1, Cmask
  984 000002F4 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
  985 000002F6         
  986 000002F6 488B            LDR              R0, =P2OUT
  987 000002F8 F041 0120       ORR              R1, Amask
  988 000002FC F041 0108       ORR              R1, Dmask
  989 00000300 F041 0110       ORR              R1, Emask
  990 00000304 F021 0140       BIC              R1, Fmask
  991 00000308 F041 0180       ORR              R1, Gmask
  992 0000030C 7001            STRB             R1, [R0]
  993 0000030E         
  994 0000030E 4770            BX               LR
  995 00000310         
  996 00000310         three
  997 00000310         ; A B C D G segments
  998 00000310 4883            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
  999 00000312 7801            LDRB             R1, [R0]
 1000 00000314 F041 0140       ORR              R1, Bmask
 1001 00000318 F041 0180       ORR              R1, Cmask
 1002 0000031C 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg



ARM Macro Assembler    Page 19 


 1003 0000031E         
 1004 0000031E 4881            LDR              R0, =P2OUT
 1005 00000320 F041 0120       ORR              R1, Amask
 1006 00000324 F041 0108       ORR              R1, Dmask
 1007 00000328 F021 0110       BIC              R1, Emask
 1008 0000032C F021 0140       BIC              R1, Fmask
 1009 00000330 F041 0180       ORR              R1, Gmask
 1010 00000334 7001            STRB             R1, [R0]
 1011 00000336         
 1012 00000336 4770            BX               LR
 1013 00000338         
 1014 00000338         four
 1015 00000338         ; B C F G segments
 1016 00000338 4879            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1017 0000033A 7801            LDRB             R1, [R0]
 1018 0000033C F041 0140       ORR              R1, Bmask
 1019 00000340 F041 0180       ORR              R1, Cmask
 1020 00000344 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
 1021 00000346         
 1022 00000346 4877            LDR              R0, =P2OUT
 1023 00000348 F021 0120       BIC              R1, Amask
 1024 0000034C F021 0108       BIC              R1, Dmask
 1025 00000350 F021 0110       BIC              R1, Emask
 1026 00000354 F041 0140       ORR              R1, Fmask
 1027 00000358 F041 0180       ORR              R1, Gmask
 1028 0000035C 7001            STRB             R1, [R0]
 1029 0000035E 4770            BX               LR
 1030 00000360         
 1031 00000360         five
 1032 00000360         ; A C D F G segments
 1033 00000360 486F            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1034 00000362 7801            LDRB             R1, [R0]
 1035 00000364 F021 0140       BIC              R1, Bmask
 1036 00000368 F041 0180       ORR              R1, Cmask
 1037 0000036C 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
 1038 0000036E         
 1039 0000036E 486D            LDR              R0, =P2OUT
 1040 00000370 F041 0120       ORR              R1, Amask
 1041 00000374 F041 0108       ORR              R1, Dmask
 1042 00000378 F021 0110       BIC              R1, Emask
 1043 0000037C F041 0140       ORR              R1, Fmask
 1044 00000380 F041 0180       ORR              R1, Gmask
 1045 00000384 7001            STRB             R1, [R0]
 1046 00000386         
 1047 00000386 4770            BX               LR
 1048 00000388         
 1049 00000388         six
 1050 00000388         ; A C D E F G segments
 1051 00000388 4865            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1052 0000038A 7801            LDRB             R1, [R0]
 1053 0000038C F021 0140       BIC              R1, Bmask
 1054 00000390 F041 0180       ORR              R1, Cmask
 1055 00000394 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg



ARM Macro Assembler    Page 20 


 1056 00000396         
 1057 00000396 4863            LDR              R0, =P2OUT
 1058 00000398 F041 0120       ORR              R1, Amask
 1059 0000039C F041 0108       ORR              R1, Dmask
 1060 000003A0 F041 0110       ORR              R1, Emask
 1061 000003A4 F041 0140       ORR              R1, Fmask
 1062 000003A8 F041 0180       ORR              R1, Gmask
 1063 000003AC 7001            STRB             R1, [R0]
 1064 000003AE         
 1065 000003AE 4770            BX               LR
 1066 000003B0         
 1067 000003B0         seven
 1068 000003B0         ; A B C segments
 1069 000003B0 485B            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1070 000003B2 7801            LDRB             R1, [R0]
 1071 000003B4 F041 0140       ORR              R1, Bmask
 1072 000003B8 F041 0180       ORR              R1, Cmask
 1073 000003BC 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
 1074 000003BE         
 1075 000003BE 4859            LDR              R0, =P2OUT
 1076 000003C0 F041 0120       ORR              R1, Amask
 1077 000003C4 F021 0108       BIC              R1, Dmask
 1078 000003C8 F021 0110       BIC              R1, Emask
 1079 000003CC F021 0140       BIC              R1, Fmask
 1080 000003D0 F021 0180       BIC              R1, Gmask
 1081 000003D4 7001            STRB             R1, [R0]
 1082 000003D6         
 1083 000003D6 4770            BX               LR
 1084 000003D8         
 1085 000003D8         eight
 1086 000003D8         ; A B C D E F G segments
 1087 000003D8 4851            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1088 000003DA 7801            LDRB             R1, [R0]
 1089 000003DC F041 0140       ORR              R1, Bmask
 1090 000003E0 F041 0180       ORR              R1, Cmask
 1091 000003E4 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
 1092 000003E6         
 1093 000003E6 484F            LDR              R0, =P2OUT
 1094 000003E8 F041 0120       ORR              R1, Amask
 1095 000003EC F041 0108       ORR              R1, Dmask
 1096 000003F0 F041 0110       ORR              R1, Emask
 1097 000003F4 F041 0140       ORR              R1, Fmask
 1098 000003F8 F041 0180       ORR              R1, Gmask
 1099 000003FC 7001            STRB             R1, [R0]
 1100 000003FE         
 1101 000003FE 4770            BX               LR
 1102 00000400         
 1103 00000400         nine
 1104 00000400         ; A B C F G  segments
 1105 00000400 4847            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1106 00000402 7801            LDRB             R1, [R0]
 1107 00000404 F041 0140       ORR              R1, Bmask
 1108 00000408 F041 0180       ORR              R1, Cmask
 1109 0000040C 7001            STRB             R1, [R0]    ; store back to Out



ARM Macro Assembler    Page 21 


                                                            put Data Reg
 1110 0000040E         
 1111 0000040E 4845            LDR              R0, =P2OUT
 1112 00000410 F041 0120       ORR              R1, Amask
 1113 00000414 F021 0108       BIC              R1, Dmask
 1114 00000418 F021 0110       BIC              R1, Emask
 1115 0000041C F041 0140       ORR              R1, Fmask
 1116 00000420 F041 0180       ORR              R1, Gmask
 1117 00000424 7001            STRB             R1, [R0]
 1118 00000426         
 1119 00000426 4770            BX               LR
 1120 00000428         
 1121 00000428         A
 1122 00000428         ; A B C E F G segments
 1123 00000428 483D            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1124 0000042A 7801            LDRB             R1, [R0]
 1125 0000042C F041 0140       ORR              R1, Bmask
 1126 00000430 F041 0180       ORR              R1, Cmask
 1127 00000434 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
 1128 00000436         
 1129 00000436 483B            LDR              R0, =P2OUT
 1130 00000438 F041 0120       ORR              R1, Amask
 1131 0000043C F021 0108       BIC              R1, Dmask
 1132 00000440 F041 0110       ORR              R1, Emask
 1133 00000444 F041 0140       ORR              R1, Fmask
 1134 00000448 F041 0180       ORR              R1, Gmask
 1135 0000044C 7001            STRB             R1, [R0]
 1136 0000044E         
 1137 0000044E 4770            BX               LR
 1138 00000450         B_
 1139 00000450 4833            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1140 00000452 7801            LDRB             R1, [R0]
 1141 00000454 F021 0140       BIC              R1, Bmask
 1142 00000458 F041 0180       ORR              R1, Cmask
 1143 0000045C 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
 1144 0000045E         
 1145 0000045E 4831            LDR              R0, =P2OUT
 1146 00000460 F021 0120       BIC              R1, Amask
 1147 00000464 F041 0108       ORR              R1, Dmask
 1148 00000468 F041 0110       ORR              R1, Emask
 1149 0000046C F041 0140       ORR              R1, Fmask
 1150 00000470 F041 0180       ORR              R1, Gmask
 1151 00000474 7001            STRB             R1, [R0]
 1152 00000476         
 1153 00000476 4770            BX               LR
 1154 00000478         
 1155 00000478         C
 1156 00000478         ; A D E F segments
 1157 00000478 4829            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1158 0000047A 7801            LDRB             R1, [R0]
 1159 0000047C F021 0140       BIC              R1, Bmask
 1160 00000480 F021 0180       BIC              R1, Cmask
 1161 00000484 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg



ARM Macro Assembler    Page 22 


 1162 00000486         
 1163 00000486 4827            LDR              R0, =P2OUT
 1164 00000488 F041 0120       ORR              R1, Amask
 1165 0000048C F041 0108       ORR              R1, Dmask
 1166 00000490 F041 0110       ORR              R1, Emask
 1167 00000494 F041 0140       ORR              R1, Fmask
 1168 00000498 F021 0180       BIC              R1, Gmask
 1169 0000049C 7001            STRB             R1, [R0]
 1170 0000049E         
 1171 0000049E 4770            BX               LR
 1172 000004A0         
 1173 000004A0         D
 1174 000004A0         ; A B C D E F segments
 1175 000004A0 481F            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1176 000004A2 7801            LDRB             R1, [R0]
 1177 000004A4 F041 0140       ORR              R1, Bmask
 1178 000004A8 F041 0180       ORR              R1, Cmask
 1179 000004AC 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
 1180 000004AE         
 1181 000004AE 481D            LDR              R0, =P2OUT
 1182 000004B0 F021 0120       BIC              R1, Amask
 1183 000004B4 F041 0108       ORR              R1, Dmask
 1184 000004B8 F041 0110       ORR              R1, Emask
 1185 000004BC F021 0140       BIC              R1, Fmask
 1186 000004C0 F041 0180       ORR              R1, Gmask
 1187 000004C4 7001            STRB             R1, [R0]
 1188 000004C6         
 1189 000004C6 4770            BX               LR
 1190 000004C8         
 1191 000004C8         E
 1192 000004C8         ; A D E F G segments
 1193 000004C8 4815            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1194 000004CA 7801            LDRB             R1, [R0]
 1195 000004CC F021 0140       BIC              R1, Bmask
 1196 000004D0 F021 0180       BIC              R1, Cmask
 1197 000004D4 7001            STRB             R1, [R0]    ; store back to Out
                                                            put Data Reg
 1198 000004D6         
 1199 000004D6 4813            LDR              R0, =P2OUT
 1200 000004D8 F041 0120       ORR              R1, Amask
 1201 000004DC F041 0108       ORR              R1, Dmask
 1202 000004E0 F041 0110       ORR              R1, Emask
 1203 000004E4 F041 0140       ORR              R1, Fmask
 1204 000004E8 F041 0180       ORR              R1, Gmask
 1205 000004EC 7001            STRB             R1, [R0]
 1206 000004EE         
 1207 000004EE 4770            BX               LR
 1208 000004F0         
 1209 000004F0         F
 1210 000004F0         ; A E F G segments
 1211 000004F0 480B            LDR              R0, =P1OUT  ; load Output Data 
                                                            Reg in R1
 1212 000004F2 7801            LDRB             R1, [R0]
 1213 000004F4 F021 0140       BIC              R1, Bmask
 1214 000004F8 F021 0180       BIC              R1, Cmask
 1215 000004FC 7001            STRB             R1, [R0]    ; store back to Out



ARM Macro Assembler    Page 23 


                                                            put Data Reg
 1216 000004FE         
 1217 000004FE 4809            LDR              R0, =P2OUT
 1218 00000500 F041 0120       ORR              R1, Amask
 1219 00000504 F021 0108       BIC              R1, Dmask
 1220 00000508 F041 0110       ORR              R1, Emask
 1221 0000050C F041 0140       ORR              R1, Fmask
 1222 00000510 F041 0180       ORR              R1, Gmask
 1223 00000514 7001            STRB             R1, [R0]
 1224 00000516         
 1225 00000516 4770            BX               LR
 1226 00000518         ; 1/2 second delay
 1227 00000518         delayMs
 1228 00000518         
 1229 00000518 3801    L1      SUBS             R0, #1      ; inner loop
 1230 0000051A D1FD            BNE              L1
 1231 0000051C 4770            BX               LR
 1232 0000051E         
 1233 0000051E                 END
              00 00 40004C02 
              40004C03 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\asm_main.d -o.\objects\asm_main.o -I.\RTE\_Target_1 -
IE:\Users\Fowad\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\Core\Include -IE:
\Users\Fowad\AppData\Local\Arm\Packs\TexasInstruments\MSP432P4xx_DFP\3.2.6\Devi
ce\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 528"
 --predefine="_RTE_ SETA 1" --predefine="__MSP432P401R__ SETA 1" --list=.\listi
ngs\asm_main.lst asm_main.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 606 in file asm_main.s
   Uses
      None
Comment: .text unused
A 00000428

Symbol: A
   Definitions
      At line 1121 in file asm_main.s
   Uses
      At line 826 in file asm_main.s
Comment: A used once
B_ 00000450

Symbol: B_
   Definitions
      At line 1138 in file asm_main.s
   Uses
      At line 845 in file asm_main.s
Comment: B_ used once
C 00000478

Symbol: C
   Definitions
      At line 1155 in file asm_main.s
   Uses
      At line 864 in file asm_main.s
Comment: C used once
D 000004A0

Symbol: D
   Definitions
      At line 1173 in file asm_main.s
   Uses
      At line 883 in file asm_main.s
Comment: D used once
E 000004C8

Symbol: E
   Definitions
      At line 1191 in file asm_main.s
   Uses
      At line 902 in file asm_main.s
Comment: E used once
F 000004F0

Symbol: F
   Definitions
      At line 1209 in file asm_main.s
   Uses
      At line 922 in file asm_main.s
Comment: F used once
L1 00000518

Symbol: L1



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 1229 in file asm_main.s
   Uses
      At line 1230 in file asm_main.s
Comment: L1 used once
asm_main 00000000

Symbol: asm_main
   Definitions
      At line 608 in file asm_main.s
   Uses
      At line 607 in file asm_main.s
Comment: asm_main used once
delayMs 00000518

Symbol: delayMs
   Definitions
      At line 1227 in file asm_main.s
   Uses
      At line 634 in file asm_main.s
      At line 651 in file asm_main.s
      At line 671 in file asm_main.s
      At line 694 in file asm_main.s
      At line 714 in file asm_main.s
      At line 734 in file asm_main.s
      At line 754 in file asm_main.s
      At line 773 in file asm_main.s
      At line 792 in file asm_main.s
      At line 811 in file asm_main.s
      At line 830 in file asm_main.s
      At line 849 in file asm_main.s
      At line 868 in file asm_main.s
      At line 887 in file asm_main.s
      At line 906 in file asm_main.s
      At line 926 in file asm_main.s

eight 000003D8

Symbol: eight
   Definitions
      At line 1085 in file asm_main.s
   Uses
      At line 788 in file asm_main.s
Comment: eight used once
five 00000360

Symbol: five
   Definitions
      At line 1031 in file asm_main.s
   Uses
      At line 730 in file asm_main.s
Comment: five used once
four 00000338

Symbol: four
   Definitions
      At line 1014 in file asm_main.s
   Uses
      At line 710 in file asm_main.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

Comment: four used once
nine 00000400

Symbol: nine
   Definitions
      At line 1103 in file asm_main.s
   Uses
      At line 807 in file asm_main.s
Comment: nine used once
one 000002C0

Symbol: one
   Definitions
      At line 962 in file asm_main.s
   Uses
      At line 653 in file asm_main.s
Comment: one used once
seven 000003B0

Symbol: seven
   Definitions
      At line 1067 in file asm_main.s
   Uses
      At line 769 in file asm_main.s
Comment: seven used once
six 00000388

Symbol: six
   Definitions
      At line 1049 in file asm_main.s
   Uses
      At line 750 in file asm_main.s
Comment: six used once
state_A 000001B4

Symbol: state_A
   Definitions
      At line 825 in file asm_main.s
   Uses
      At line 816 in file asm_main.s
      At line 822 in file asm_main.s
      At line 843 in file asm_main.s
      At line 857 in file asm_main.s

state_B 000001D6

Symbol: state_B
   Definitions
      At line 844 in file asm_main.s
   Uses
      At line 835 in file asm_main.s
      At line 841 in file asm_main.s
      At line 862 in file asm_main.s
      At line 876 in file asm_main.s

state_C 000001F8

Symbol: state_C
   Definitions



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Relocatable symbols

      At line 863 in file asm_main.s
   Uses
      At line 854 in file asm_main.s
      At line 860 in file asm_main.s
      At line 881 in file asm_main.s
      At line 895 in file asm_main.s

state_D 0000021A

Symbol: state_D
   Definitions
      At line 882 in file asm_main.s
   Uses
      At line 873 in file asm_main.s
      At line 879 in file asm_main.s
      At line 900 in file asm_main.s
      At line 914 in file asm_main.s

state_E 0000023C

Symbol: state_E
   Definitions
      At line 901 in file asm_main.s
   Uses
      At line 892 in file asm_main.s
      At line 898 in file asm_main.s
      At line 919 in file asm_main.s
      At line 934 in file asm_main.s

state_F 00000268

Symbol: state_F
   Definitions
      At line 921 in file asm_main.s
   Uses
      At line 644 in file asm_main.s
      At line 911 in file asm_main.s
      At line 917 in file asm_main.s
      At line 939 in file asm_main.s

state_eight 00000170

Symbol: state_eight
   Definitions
      At line 787 in file asm_main.s
   Uses
      At line 778 in file asm_main.s
      At line 805 in file asm_main.s
      At line 819 in file asm_main.s

state_five 0000010A

Symbol: state_five
   Definitions
      At line 729 in file asm_main.s
   Uses
      At line 719 in file asm_main.s
      At line 747 in file asm_main.s
      At line 762 in file asm_main.s



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Relocatable symbols

      At line 765 in file asm_main.s

state_four 000000E8

Symbol: state_four
   Definitions
      At line 709 in file asm_main.s
   Uses
      At line 699 in file asm_main.s
      At line 727 in file asm_main.s
      At line 742 in file asm_main.s
      At line 745 in file asm_main.s

state_nine 00000192

Symbol: state_nine
   Definitions
      At line 806 in file asm_main.s
   Uses
      At line 797 in file asm_main.s
      At line 803 in file asm_main.s
      At line 824 in file asm_main.s
      At line 838 in file asm_main.s

state_one 00000064

Symbol: state_one
   Definitions
      At line 648 in file asm_main.s
   Uses
      At line 641 in file asm_main.s
      At line 666 in file asm_main.s
      At line 681 in file asm_main.s
      At line 684 in file asm_main.s

state_seven 0000014E

Symbol: state_seven
   Definitions
      At line 768 in file asm_main.s
   Uses
      At line 759 in file asm_main.s
      At line 786 in file asm_main.s
      At line 800 in file asm_main.s

state_six 0000012C

Symbol: state_six
   Definitions
      At line 749 in file asm_main.s
   Uses
      At line 739 in file asm_main.s
      At line 767 in file asm_main.s
      At line 781 in file asm_main.s
      At line 784 in file asm_main.s

state_three 000000BC

Symbol: state_three



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 689 in file asm_main.s
   Uses
      At line 678 in file asm_main.s
      At line 707 in file asm_main.s
      At line 722 in file asm_main.s
      At line 725 in file asm_main.s

state_two 00000090

Symbol: state_two
   Definitions
      At line 668 in file asm_main.s
   Uses
      At line 658 in file asm_main.s
      At line 686 in file asm_main.s
      At line 702 in file asm_main.s
      At line 705 in file asm_main.s

state_zero 00000036

Symbol: state_zero
   Definitions
      At line 631 in file asm_main.s
   Uses
      At line 629 in file asm_main.s
      At line 646 in file asm_main.s
      At line 661 in file asm_main.s
      At line 664 in file asm_main.s
      At line 931 in file asm_main.s
      At line 937 in file asm_main.s

three 00000310

Symbol: three
   Definitions
      At line 996 in file asm_main.s
   Uses
      At line 690 in file asm_main.s
Comment: three used once
two 000002E8

Symbol: two
   Definitions
      At line 978 in file asm_main.s
   Uses
      At line 673 in file asm_main.s
Comment: two used once
zero 00000298

Symbol: zero
   Definitions
      At line 945 in file asm_main.s
   Uses
      At line 636 in file asm_main.s
Comment: zero used once
36 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

Amask 00000020

Symbol: Amask
   Definitions
      At line 595 in file asm_main.s
   Uses
      At line 624 in file asm_main.s
      At line 954 in file asm_main.s
      At line 971 in file asm_main.s
      At line 987 in file asm_main.s
      At line 1005 in file asm_main.s
      At line 1023 in file asm_main.s
      At line 1040 in file asm_main.s
      At line 1058 in file asm_main.s
      At line 1076 in file asm_main.s
      At line 1094 in file asm_main.s
      At line 1112 in file asm_main.s
      At line 1130 in file asm_main.s
      At line 1146 in file asm_main.s
      At line 1164 in file asm_main.s
      At line 1182 in file asm_main.s
      At line 1200 in file asm_main.s
      At line 1218 in file asm_main.s

Bmask 00000040

Symbol: Bmask
   Definitions
      At line 596 in file asm_main.s
   Uses
      At line 615 in file asm_main.s
      At line 949 in file asm_main.s
      At line 966 in file asm_main.s
      At line 982 in file asm_main.s
      At line 1000 in file asm_main.s
      At line 1018 in file asm_main.s
      At line 1035 in file asm_main.s
      At line 1053 in file asm_main.s
      At line 1071 in file asm_main.s
      At line 1089 in file asm_main.s
      At line 1107 in file asm_main.s
      At line 1125 in file asm_main.s
      At line 1141 in file asm_main.s
      At line 1159 in file asm_main.s
      At line 1177 in file asm_main.s
      At line 1195 in file asm_main.s
      At line 1213 in file asm_main.s

Cmask 00000080

Symbol: Cmask
   Definitions
      At line 597 in file asm_main.s
   Uses
      At line 616 in file asm_main.s
      At line 950 in file asm_main.s
      At line 967 in file asm_main.s
      At line 983 in file asm_main.s
      At line 1001 in file asm_main.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 1019 in file asm_main.s
      At line 1036 in file asm_main.s
      At line 1054 in file asm_main.s
      At line 1072 in file asm_main.s
      At line 1090 in file asm_main.s
      At line 1108 in file asm_main.s
      At line 1126 in file asm_main.s
      At line 1142 in file asm_main.s
      At line 1160 in file asm_main.s
      At line 1178 in file asm_main.s
      At line 1196 in file asm_main.s
      At line 1214 in file asm_main.s

DECmask 00000002

Symbol: DECmask
   Definitions
      At line 603 in file asm_main.s
   Uses
      At line 612 in file asm_main.s
      At line 643 in file asm_main.s
      At line 660 in file asm_main.s
      At line 680 in file asm_main.s
      At line 701 in file asm_main.s
      At line 721 in file asm_main.s
      At line 741 in file asm_main.s
      At line 761 in file asm_main.s
      At line 780 in file asm_main.s
      At line 799 in file asm_main.s
      At line 818 in file asm_main.s
      At line 837 in file asm_main.s
      At line 856 in file asm_main.s
      At line 875 in file asm_main.s
      At line 894 in file asm_main.s
      At line 913 in file asm_main.s
      At line 933 in file asm_main.s

Dmask 00000008

Symbol: Dmask
   Definitions
      At line 598 in file asm_main.s
   Uses
      At line 622 in file asm_main.s
      At line 955 in file asm_main.s
      At line 972 in file asm_main.s
      At line 988 in file asm_main.s
      At line 1006 in file asm_main.s
      At line 1024 in file asm_main.s
      At line 1041 in file asm_main.s
      At line 1059 in file asm_main.s
      At line 1077 in file asm_main.s
      At line 1095 in file asm_main.s
      At line 1113 in file asm_main.s
      At line 1131 in file asm_main.s
      At line 1147 in file asm_main.s
      At line 1165 in file asm_main.s
      At line 1183 in file asm_main.s
      At line 1201 in file asm_main.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 1219 in file asm_main.s

Emask 00000010

Symbol: Emask
   Definitions
      At line 599 in file asm_main.s
   Uses
      At line 623 in file asm_main.s
      At line 956 in file asm_main.s
      At line 973 in file asm_main.s
      At line 989 in file asm_main.s
      At line 1007 in file asm_main.s
      At line 1025 in file asm_main.s
      At line 1042 in file asm_main.s
      At line 1060 in file asm_main.s
      At line 1078 in file asm_main.s
      At line 1096 in file asm_main.s
      At line 1114 in file asm_main.s
      At line 1132 in file asm_main.s
      At line 1148 in file asm_main.s
      At line 1166 in file asm_main.s
      At line 1184 in file asm_main.s
      At line 1202 in file asm_main.s
      At line 1220 in file asm_main.s

Fmask 00000040

Symbol: Fmask
   Definitions
      At line 600 in file asm_main.s
   Uses
      At line 625 in file asm_main.s
      At line 957 in file asm_main.s
      At line 974 in file asm_main.s
      At line 990 in file asm_main.s
      At line 1008 in file asm_main.s
      At line 1026 in file asm_main.s
      At line 1043 in file asm_main.s
      At line 1061 in file asm_main.s
      At line 1079 in file asm_main.s
      At line 1097 in file asm_main.s
      At line 1115 in file asm_main.s
      At line 1133 in file asm_main.s
      At line 1149 in file asm_main.s
      At line 1167 in file asm_main.s
      At line 1185 in file asm_main.s
      At line 1203 in file asm_main.s
      At line 1221 in file asm_main.s

Gmask 00000080

Symbol: Gmask
   Definitions
      At line 601 in file asm_main.s
   Uses
      At line 626 in file asm_main.s
      At line 958 in file asm_main.s
      At line 975 in file asm_main.s



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

      At line 991 in file asm_main.s
      At line 1009 in file asm_main.s
      At line 1027 in file asm_main.s
      At line 1044 in file asm_main.s
      At line 1062 in file asm_main.s
      At line 1080 in file asm_main.s
      At line 1098 in file asm_main.s
      At line 1116 in file asm_main.s
      At line 1134 in file asm_main.s
      At line 1150 in file asm_main.s
      At line 1168 in file asm_main.s
      At line 1186 in file asm_main.s
      At line 1204 in file asm_main.s
      At line 1222 in file asm_main.s

INCmask 00000010

Symbol: INCmask
   Definitions
      At line 604 in file asm_main.s
   Uses
      At line 613 in file asm_main.s
      At line 640 in file asm_main.s
      At line 657 in file asm_main.s
      At line 677 in file asm_main.s
      At line 698 in file asm_main.s
      At line 718 in file asm_main.s
      At line 738 in file asm_main.s
      At line 758 in file asm_main.s
      At line 777 in file asm_main.s
      At line 796 in file asm_main.s
      At line 815 in file asm_main.s
      At line 834 in file asm_main.s
      At line 853 in file asm_main.s
      At line 872 in file asm_main.s
      At line 891 in file asm_main.s
      At line 910 in file asm_main.s
      At line 930 in file asm_main.s

P1DIR 40004C04

Symbol: P1DIR
   Definitions
      At line 587 in file asm_main.s
   Uses
      At line 610 in file asm_main.s
Comment: P1DIR used once
P1IN 40004C00

Symbol: P1IN
   Definitions
      At line 584 in file asm_main.s
   Uses
      At line 638 in file asm_main.s
      At line 655 in file asm_main.s
      At line 675 in file asm_main.s
      At line 696 in file asm_main.s
      At line 716 in file asm_main.s
      At line 736 in file asm_main.s



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 756 in file asm_main.s
      At line 775 in file asm_main.s
      At line 794 in file asm_main.s
      At line 813 in file asm_main.s
      At line 832 in file asm_main.s
      At line 851 in file asm_main.s
      At line 870 in file asm_main.s
      At line 889 in file asm_main.s
      At line 908 in file asm_main.s
      At line 928 in file asm_main.s

P1OUT 40004C02

Symbol: P1OUT
   Definitions
      At line 590 in file asm_main.s
   Uses
      At line 947 in file asm_main.s
      At line 964 in file asm_main.s
      At line 980 in file asm_main.s
      At line 998 in file asm_main.s
      At line 1016 in file asm_main.s
      At line 1033 in file asm_main.s
      At line 1051 in file asm_main.s
      At line 1069 in file asm_main.s
      At line 1087 in file asm_main.s
      At line 1105 in file asm_main.s
      At line 1123 in file asm_main.s
      At line 1139 in file asm_main.s
      At line 1157 in file asm_main.s
      At line 1175 in file asm_main.s
      At line 1193 in file asm_main.s
      At line 1211 in file asm_main.s

P1REN 40004C06

Symbol: P1REN
   Definitions
      At line 593 in file asm_main.s
   Uses
      None
Comment: P1REN unused
P2DIR 40004C05

Symbol: P2DIR
   Definitions
      At line 588 in file asm_main.s
   Uses
      At line 620 in file asm_main.s
Comment: P2DIR used once
P2IN 40004C01

Symbol: P2IN
   Definitions
      At line 585 in file asm_main.s
   Uses
      None
Comment: P2IN unused
P2OUT 40004C03



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols


Symbol: P2OUT
   Definitions
      At line 591 in file asm_main.s
   Uses
      At line 953 in file asm_main.s
      At line 970 in file asm_main.s
      At line 986 in file asm_main.s
      At line 1004 in file asm_main.s
      At line 1022 in file asm_main.s
      At line 1039 in file asm_main.s
      At line 1057 in file asm_main.s
      At line 1075 in file asm_main.s
      At line 1093 in file asm_main.s
      At line 1111 in file asm_main.s
      At line 1129 in file asm_main.s
      At line 1145 in file asm_main.s
      At line 1163 in file asm_main.s
      At line 1181 in file asm_main.s
      At line 1199 in file asm_main.s
      At line 1217 in file asm_main.s

P2REN 40004C07

Symbol: P2REN
   Definitions
      At line 594 in file asm_main.s
   Uses
      None
Comment: P2REN unused
ROLLmask 00000020

Symbol: ROLLmask
   Definitions
      At line 602 in file asm_main.s
   Uses
      At line 614 in file asm_main.s
      At line 663 in file asm_main.s
      At line 683 in file asm_main.s
      At line 704 in file asm_main.s
      At line 724 in file asm_main.s
      At line 744 in file asm_main.s
      At line 764 in file asm_main.s
      At line 783 in file asm_main.s
      At line 802 in file asm_main.s
      At line 821 in file asm_main.s
      At line 840 in file asm_main.s
      At line 859 in file asm_main.s
      At line 878 in file asm_main.s
      At line 897 in file asm_main.s
      At line 916 in file asm_main.s
      At line 936 in file asm_main.s

18 symbols
403 symbols in table
