INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
ERROR: [VRFC 10-2989] 'Address' is not declared [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:35]
ERROR: [VRFC 10-2989] 'ReadData1' is not declared [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:37]
ERROR: [VRFC 10-2865] module 'Fetch_unit' ignored due to previous errors [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:4]
