/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.9.0.99.2 */
/* Module Version: 5.4 */
/* C:\Program Files (x86)\lscc\diamond\3.9_x64\ispfpga\bin\nt64\scuba.exe -w -n rom -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -type bram -wp 00 -rp 1100 -addr_width 8 -data_width 8 -num_rows 256 -outdata REGISTERED -cascade -1 -resetmode SYNC -sync_reset -memfile f:/fpga_project/baseboard/lab7_signal_generator/rom/sin.mem -memformat hex  */
/* Fri Jan 25 15:56:15 2019 */


`timescale 1 ns / 1 ps
module rom (Address, OutClock, OutClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [7:0] Address;
    input wire OutClock;
    input wire OutClockEn;
    input wire Reset;
    output wire [7:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    defparam rom_0_0_0.INIT_DATA = "STATIC" ;
    defparam rom_0_0_0.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam rom_0_0_0.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam rom_0_0_0.INITVAL_07 = "0x0F8790EC730DE6C0D2660C6600BA5A0AE540A24E0964808C430803D0763806C330622E0582904E25" ;
    defparam rom_0_0_0.INITVAL_06 = "0x0462103C1C0341902E15026120200F01A0C014090100700C05008030060200201000000000000000" ;
    defparam rom_0_0_0.INITVAL_05 = "0x00000000000000100202006030080500C07010090140C01A0F020120261502E190341C03C2104625" ;
    defparam rom_0_0_0.INITVAL_04 = "0x04E290582E0623306C380763D0804308C480964E0A2540AE5A0BA600C6660D26C0DE730EC790F87F" ;
    defparam rom_0_0_0.INITVAL_03 = "0x104851108B11E9212A981369E142A414EAA15AB0166B6170BB17CC1186C6190CB19AD01A4D51AED9" ;
    defparam rom_0_0_0.INITVAL_02 = "0x1B6DD1C0E21C8E51CEE91D6EC1DCEF1E2F21E8F51ECF71F0F91F4FB1F6FC1FAFD1FCFE1FCFE1FCFF" ;
    defparam rom_0_0_0.INITVAL_01 = "0x1FCFE1FCFE1FCFD1FAFC1F6FB1F4F91F0F71ECF51E8F21E2EF1DCEC1D6E91CEE51C8E21C0DD1B6D9" ;
    defparam rom_0_0_0.INITVAL_00 = "0x1AED51A4D019ACB190C6186C117CBB170B6166B015AAA14EA41429E1369812A9211E8B110851047F" ;
    defparam rom_0_0_0.CSDECODE_B = "0b111" ;
    defparam rom_0_0_0.CSDECODE_A = "0b000" ;
    defparam rom_0_0_0.WRITEMODE_B = "NORMAL" ;
    defparam rom_0_0_0.WRITEMODE_A = "NORMAL" ;
    defparam rom_0_0_0.GSR = "ENABLED" ;
    defparam rom_0_0_0.RESETMODE = "SYNC" ;
    defparam rom_0_0_0.REGMODE_B = "NOREG" ;
    defparam rom_0_0_0.REGMODE_A = "OUTREG" ;
    defparam rom_0_0_0.DATA_WIDTH_B = 9 ;
    defparam rom_0_0_0.DATA_WIDTH_A = 9 ;
    DP8KC rom_0_0_0 (.DIA8(scuba_vlo), .DIA7(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA4(scuba_vlo), .DIA3(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA1(scuba_vlo), .DIA0(scuba_vlo), .ADA12(scuba_vlo), .ADA11(scuba_vlo), 
        .ADA10(Address[7]), .ADA9(Address[6]), .ADA8(Address[5]), .ADA7(Address[4]), 
        .ADA6(Address[3]), .ADA5(Address[2]), .ADA4(Address[1]), .ADA3(Address[0]), 
        .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vhi), .CEA(OutClockEn), 
        .OCEA(OutClockEn), .CLKA(OutClock), .WEA(scuba_vlo), .CSA2(scuba_vlo), 
        .CSA1(scuba_vlo), .CSA0(scuba_vlo), .RSTA(Reset), .DIB8(scuba_vlo), 
        .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), 
        .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), 
        .ADB12(scuba_vlo), .ADB11(scuba_vlo), .ADB10(scuba_vlo), .ADB9(scuba_vlo), 
        .ADB8(scuba_vlo), .ADB7(scuba_vlo), .ADB6(scuba_vlo), .ADB5(scuba_vlo), 
        .ADB4(scuba_vlo), .ADB3(scuba_vlo), .ADB2(scuba_vlo), .ADB1(scuba_vlo), 
        .ADB0(scuba_vlo), .CEB(scuba_vhi), .OCEB(scuba_vhi), .CLKB(scuba_vlo), 
        .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(scuba_vlo), .CSB0(scuba_vlo), 
        .RSTB(scuba_vlo), .DOA8(), .DOA7(Q[7]), .DOA6(Q[6]), .DOA5(Q[5]), 
        .DOA4(Q[4]), .DOA3(Q[3]), .DOA2(Q[2]), .DOA1(Q[1]), .DOA0(Q[0]), 
        .DOB8(), .DOB7(), .DOB6(), .DOB5(), .DOB4(), .DOB3(), .DOB2(), .DOB1(), 
        .DOB0())
             /* synthesis MEM_LPC_FILE="rom.lpc" */
             /* synthesis MEM_INIT_FILE="sin.mem" */;



    // exemplar begin
    // exemplar attribute rom_0_0_0 MEM_LPC_FILE rom.lpc
    // exemplar attribute rom_0_0_0 MEM_INIT_FILE sin.mem
    // exemplar end

endmodule
