/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   /home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/memory.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/types.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base-types.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/host-info.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/module-host-config.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/bitcount.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/devs/ram.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/pywrap.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/devs/memory-space.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/time.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/conf-object.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/vect.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/help-macros.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/strbuf.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/alloc.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/attr-value.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/version.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/sobject.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/memory-transaction.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/devs/map-demap.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/devs/pci.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/transaction.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/map-target.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/direct-memory.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/processor/types.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/breakpoints.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-common.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/model-iface/transaction.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml12-compatibility.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-v31.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-v21.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/msi-capabilities.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcix-capabilities.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pci-capabilities.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/devs/translator.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/cbdata.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/devs/signal.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/device-api.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/obsolete/5.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/simulator/embed.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/obsolete/4_8.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/sim-exception.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/object-locks.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/notifier.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/hap-producer.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/global-notifier.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/event.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/configuration.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/log.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/clock.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/model-iface/cycle.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/local-time.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/bigtime.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/duration.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/int128.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/arith.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/base/callbacks.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/frags.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/swabber.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/dbuffer.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/build-id.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/build-id-6.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/simulator/sim-get-class.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/simulator/python.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/util/hashtab.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/model-iface/register-view-read-only.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/model-iface/register-view.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/model-iface/int-register.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/model-iface/bank-instrumentation.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/model-iface/instrumentation-provider.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/devs/io-memory.dml
 *   /home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/api/6/1.4/simics/C.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "pci-data-capture-dml.h"
#include "pci-data-capture-dml-protos.c"
static void  _DML_PIFACE_HRESET__signal__signal_lower(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 349 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_M_HRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 101 "pci-data-capture-dml.c"
}

static void  _DML_PIFACE_HRESET__signal__signal_raise(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 346 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_M_HRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 113 "pci-data-capture-dml.c"
}

static void  _DML_IFACE_HRESET__signal__signal_lower(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 349 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_M_HRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 124 "pci-data-capture-dml.c"
}

static void  _DML_IFACE_HRESET__signal__signal_raise(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 346 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_M_HRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 135 "pci-data-capture-dml.c"
}

static void  _DML_PIFACE_SRESET__signal__signal_lower(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 427 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_M_SRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 147 "pci-data-capture-dml.c"
}

static void  _DML_PIFACE_SRESET__signal__signal_raise(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 424 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_M_SRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 159 "pci-data-capture-dml.c"
}

static void  _DML_IFACE_SRESET__signal__signal_lower(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 427 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_M_SRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 170 "pci-data-capture-dml.c"
}

static void  _DML_IFACE_SRESET__signal__signal_raise(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 424 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_M_SRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 181 "pci-data-capture-dml.c"
}

static exception_type_t _DML_IFACE_io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 1227 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    exception_type_t _out0 = 0LL;
    #line 1227 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _out0 = _DML_M_io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 194 "pci-data-capture-dml.c"
    return _out0;
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2566 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 207 "pci-data-capture-dml.c"
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 219 "pci-data-capture-dml.c"
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2516 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2516 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 233 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2539 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2539 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 248 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 263 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2528 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2528 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 278 "pci-data-capture-dml.c"
    return _out0;
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2551 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 291 "pci-data-capture-dml.c"
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2559 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 303 "pci-data-capture-dml.c"
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2566 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 314 "pci-data-capture-dml.c"
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 325 "pci-data-capture-dml.c"
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2516 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2516 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 338 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2539 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2539 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 352 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 366 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2528 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2528 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 380 "pci-data-capture-dml.c"
    return _out0;
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2551 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 392 "pci-data-capture-dml.c"
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2559 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 403 "pci-data-capture-dml.c"
}

static attr_value_t _DML_PIFACE_pci_config__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2572 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2572 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 418 "pci-data-capture-dml.c"
    return _out0;
}

static bool _DML_PIFACE_pci_config__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2575 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2575 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 433 "pci-data-capture-dml.c"
    return _out0;
}

static attr_value_t _DML_IFACE_pci_config__instrumentation_order__get_connections(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2572 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2572 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 448 "pci-data-capture-dml.c"
    return _out0;
}

static bool _DML_IFACE_pci_config__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2575 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2575 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 462 "pci-data-capture-dml.c"
    return _out0;
}

static exception_type_t _DML_PIFACE_pci_config__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 1505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    exception_type_t _out0 = 0LL;
    #line 1505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 477 "pci-data-capture-dml.c"
    return _out0;
}

static exception_type_t _DML_IFACE_pci_config__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 1505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    exception_type_t _out0 = 0LL;
    #line 1505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 491 "pci-data-capture-dml.c"
    return _out0;
}

static bool _DML_PIFACE_pci_config__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2419 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2419 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 506 "pci-data-capture-dml.c"
    return _out0;
}

static char const *_DML_PIFACE_pci_config__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2413 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    char const *_out0 = NULL;
    #line 2413 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 521 "pci-data-capture-dml.c"
    return _out0;
}

static uint64 _DML_PIFACE_pci_config__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 _out0 = 0LL;
    #line 2465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 536 "pci-data-capture-dml.c"
    return _out0;
}

static uint32 _DML_PIFACE_pci_config__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 _out0 = 0LL;
    #line 2422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 551 "pci-data-capture-dml.c"
    return _out0;
}

static attr_value_t _DML_PIFACE_pci_config__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 567 "pci-data-capture-dml.c"
    return _out0;
}

static void  _DML_PIFACE_pci_config__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2475 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 580 "pci-data-capture-dml.c"
}

static bool _DML_IFACE_pci_config__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2419 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2419 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 593 "pci-data-capture-dml.c"
    return _out0;
}

static char const *_DML_IFACE_pci_config__register_view__description(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2413 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    char const *_out0 = NULL;
    #line 2413 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 607 "pci-data-capture-dml.c"
    return _out0;
}

static uint64 _DML_IFACE_pci_config__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 _out0 = 0LL;
    #line 2465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 621 "pci-data-capture-dml.c"
    return _out0;
}

static uint32 _DML_IFACE_pci_config__register_view__number_of_registers(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 _out0 = 0LL;
    #line 2422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 635 "pci-data-capture-dml.c"
    return _out0;
}

static attr_value_t _DML_IFACE_pci_config__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 650 "pci-data-capture-dml.c"
    return _out0;
}

static void  _DML_IFACE_pci_config__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2475 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 662 "pci-data-capture-dml.c"
}

static bool _DML_PIFACE_pci_config__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 676 "pci-data-capture-dml.c"
    return _out0;
}

static bool _DML_IFACE_pci_config__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 690 "pci-data-capture-dml.c"
    return _out0;
}

static void  _DML_IFACE_pci_device__bus_reset(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 1531 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_device__bus_reset(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 702 "pci-data-capture-dml.c"
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2566 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 714 "pci-data-capture-dml.c"
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 726 "pci-data-capture-dml.c"
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2516 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2516 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 740 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2539 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2539 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 755 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 770 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2528 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2528 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 785 "pci-data-capture-dml.c"
    return _out0;
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2551 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 798 "pci-data-capture-dml.c"
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2559 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 810 "pci-data-capture-dml.c"
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2566 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 821 "pci-data-capture-dml.c"
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 832 "pci-data-capture-dml.c"
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2516 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2516 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 845 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2539 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2539 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 859 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 873 "pci-data-capture-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2528 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2528 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 887 "pci-data-capture-dml.c"
    return _out0;
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2551 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 899 "pci-data-capture-dml.c"
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2559 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 910 "pci-data-capture-dml.c"
}

static attr_value_t _DML_PIFACE_regs__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2572 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2572 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 925 "pci-data-capture-dml.c"
    return _out0;
}

static bool _DML_PIFACE_regs__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2575 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2575 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 940 "pci-data-capture-dml.c"
    return _out0;
}

static attr_value_t _DML_IFACE_regs__instrumentation_order__get_connections(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2572 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2572 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 955 "pci-data-capture-dml.c"
    return _out0;
}

static bool _DML_IFACE_regs__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2575 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2575 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 969 "pci-data-capture-dml.c"
    return _out0;
}

static exception_type_t _DML_PIFACE_regs__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 1505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    exception_type_t _out0 = 0LL;
    #line 1505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 984 "pci-data-capture-dml.c"
    return _out0;
}

static exception_type_t _DML_IFACE_regs__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 1505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    exception_type_t _out0 = 0LL;
    #line 1505 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 998 "pci-data-capture-dml.c"
    return _out0;
}

static bool _DML_PIFACE_regs__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2419 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2419 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1013 "pci-data-capture-dml.c"
    return _out0;
}

static char const *_DML_PIFACE_regs__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2413 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    char const *_out0 = NULL;
    #line 2413 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1028 "pci-data-capture-dml.c"
    return _out0;
}

static uint64 _DML_PIFACE_regs__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 _out0 = 0LL;
    #line 2465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1043 "pci-data-capture-dml.c"
    return _out0;
}

static uint32 _DML_PIFACE_regs__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 _out0 = 0LL;
    #line 2422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1058 "pci-data-capture-dml.c"
    return _out0;
}

static attr_value_t _DML_PIFACE_regs__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1074 "pci-data-capture-dml.c"
    return _out0;
}

static void  _DML_PIFACE_regs__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2475 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1087 "pci-data-capture-dml.c"
}

static bool _DML_IFACE_regs__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2419 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2419 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1100 "pci-data-capture-dml.c"
    return _out0;
}

static char const *_DML_IFACE_regs__register_view__description(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2413 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    char const *_out0 = NULL;
    #line 2413 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1114 "pci-data-capture-dml.c"
    return _out0;
}

static uint64 _DML_IFACE_regs__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 _out0 = 0LL;
    #line 2465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1128 "pci-data-capture-dml.c"
    return _out0;
}

static uint32 _DML_IFACE_regs__register_view__number_of_registers(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 _out0 = 0LL;
    #line 2422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1142 "pci-data-capture-dml.c"
    return _out0;
}

static attr_value_t _DML_IFACE_regs__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1157 "pci-data-capture-dml.c"
    return _out0;
}

static void  _DML_IFACE_regs__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2475 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1169 "pci-data-capture-dml.c"
}

static bool _DML_PIFACE_regs__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_portobj->dev;
    #line 2488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1183 "pci-data-capture-dml.c"
    return _out0;
}

static bool _DML_IFACE_regs__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t*)_obj;
    #line 2488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    #line 1197 "pci-data-capture-dml.c"
    return _out0;
}

static void
 pci_data_capture_notify_state_change(pci_data_capture_t *dev)
{
    if (!dev->_issuing_state_callbacks) {
        dev->_issuing_state_callbacks = true;
        SIM_notify(&dev->obj, Sim_Notify_State_Change);
        dev->_issuing_state_callbacks = false;
    }
}
// DML notification registration callback
static void _pci_data_capture_update_has_state_notifier(conf_object_t *_obj, notifier_type_t type, bool has_subscribers)
{
    if (type == Sim_Notify_State_Change) {
        pci_data_capture_t *_dev = (pci_data_capture_t*)_obj;
        _dev->_has_state_callbacks = has_subscribers;
    }
}

static conf_object_t *
pci_data_capture_alloc(conf_class_t *cls)
{
    pci_data_capture_t *_dev = MM_ZALLOC(1, pci_data_capture_t);
    return &_dev->obj;
}

static void pci_data_capture_pre_del_notify(conf_object_t *_subscriber, conf_object_t *_notifier, lang_void *_data)
{
    pci_data_capture_deinit(_notifier);
}

static lang_void *
pci_data_capture_init(conf_object_t *_obj)
{
    pci_data_capture_t *_dev = (pci_data_capture_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    #line 561 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_init___rec_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 0, .encoded_index = 0})}), device, init));
    #line 1240 "pci-data-capture-dml.c"
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, pci_data_capture_pre_del_notify, NULL);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    return _obj;
}

static void pci_data_capture_finalize(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_obj;
    #line 562 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_post_init___rec_post_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 0, .encoded_index = 0})}), device, post_init));
}

#line 1253 "pci-data-capture-dml.c"
static void pci_data_capture_deinit(conf_object_t *_obj)
{
    pci_data_capture_t *_dev UNUSED = (pci_data_capture_t *)_obj;
    {
        #line 16 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
        ;
        #line 16 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
        _free_table(&(_dev->_subsequent_log_ht));
    }
}

#line 1265 "pci-data-capture-dml.c"
static void pci_data_capture_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[96] UNUSED = {
    {"dev", NULL, 0, 0},
    {"HRESET", NULL, 0, 1},
    {"HRESET.signal", NULL, 0, 2},
    {"SRESET", NULL, 0, 3},
    {"SRESET.signal", NULL, 0, 4},
    {"config_registers", NULL, 0, 5},
    {"expansion_rom", NULL, 0, 6},
    {"expansion_rom.rom", NULL, 0, 7},
    {"expansion_rom_size", NULL, 0, 8},
    {"input", NULL, 0, 9},
    {"io_memory", NULL, 0, 10},
    {"is_pcie_device", NULL, 0, 11},
    {"pci_bus", NULL, 0, 12},
    {"pci_bus.io_memory", NULL, 0, 13},
    {"pci_bus.pci_bus", NULL, 0, 14},
    {"pci_bus.pci_upstream_operation", NULL, 0, 15},
    {"pci_config", NULL, 0, 16},
    {"pci_config.bank_instrumentation_subscribe", NULL, 0, 17},
    {"pci_config.base_address_0", NULL, 0, 18},
    {"pci_config.base_address_0.base", NULL, 0, 19},
    {"pci_config.base_address_0.p", NULL, 0, 20},
    {"pci_config.base_address_0.s", NULL, 0, 21},
    {"pci_config.base_address_0.type", NULL, 0, 22},
    {"pci_config.base_address_1", NULL, 0, 23},
    {"pci_config.base_address_1.ignore", NULL, 0, 24},
    {"pci_config.base_address_2", NULL, 0, 25},
    {"pci_config.base_address_2.ignore", NULL, 0, 26},
    {"pci_config.base_address_3", NULL, 0, 27},
    {"pci_config.base_address_3.ignore", NULL, 0, 28},
    {"pci_config.base_address_4", NULL, 0, 29},
    {"pci_config.base_address_4.ignore", NULL, 0, 30},
    {"pci_config.base_address_5", NULL, 0, 31},
    {"pci_config.base_address_5.ignore", NULL, 0, 32},
    {"pci_config.bist", NULL, 0, 33},
    {"pci_config.bus_address", NULL, 0, 34},
    {"pci_config.cache_line_size", NULL, 0, 35},
    {"pci_config.capabilities_ptr", NULL, 0, 36},
    {"pci_config.cardbus_cis_ptr", NULL, 0, 37},
    {"pci_config.class_code", NULL, 0, 38},
    {"pci_config.command", NULL, 0, 39},
    {"pci_config.command.fb", NULL, 0, 40},
    {"pci_config.command.id", NULL, 0, 41},
    {"pci_config.command.io", NULL, 0, 42},
    {"pci_config.command.m", NULL, 0, 43},
    {"pci_config.command.mem", NULL, 0, 44},
    {"pci_config.command.mwi", NULL, 0, 45},
    {"pci_config.command.pe", NULL, 0, 46},
    {"pci_config.command.sc", NULL, 0, 47},
    {"pci_config.command.se", NULL, 0, 48},
    {"pci_config.command.vga", NULL, 0, 49},
    {"pci_config.command.wc", NULL, 0, 50},
    {"pci_config.device_id", NULL, 0, 51},
    {"pci_config.expansion_rom_base", NULL, 0, 52},
    {"pci_config.expansion_rom_base.base", NULL, 0, 53},
    {"pci_config.expansion_rom_base.e", NULL, 0, 54},
    {"pci_config.header_type", NULL, 0, 55},
    {"pci_config.header_type.mf", NULL, 0, 56},
    {"pci_config.header_type.type", NULL, 0, 57},
    {"pci_config.instrumentation_order", NULL, 0, 58},
    {"pci_config.interrupt_line", NULL, 0, 59},
    {"pci_config.interrupt_pin", NULL, 0, 60},
    {"pci_config.interrupts", NULL, 0, 61},
    {"pci_config.io_memory", NULL, 0, 62},
    {"pci_config.latency_timer", NULL, 0, 63},
    {"pci_config.max_lat", NULL, 0, 64},
    {"pci_config.min_gnt", NULL, 0, 65},
    {"pci_config.register_view", NULL, 0, 66},
    {"pci_config.register_view_read_only", NULL, 0, 67},
    {"pci_config.revision_id", NULL, 0, 68},
    {"pci_config.status", NULL, 0, 69},
    {"pci_config.status.c", NULL, 0, 70},
    {"pci_config.status.dpe", NULL, 0, 71},
    {"pci_config.status.ds", NULL, 0, 72},
    {"pci_config.status.fbb", NULL, 0, 73},
    {"pci_config.status.ins", NULL, 0, 74},
    {"pci_config.status.ir", NULL, 0, 75},
    {"pci_config.status.mhz", NULL, 0, 76},
    {"pci_config.status.pe", NULL, 0, 77},
    {"pci_config.status.rma", NULL, 0, 78},
    {"pci_config.status.rta", NULL, 0, 79},
    {"pci_config.status.ssa", NULL, 0, 80},
    {"pci_config.status.sta", NULL, 0, 81},
    {"pci_config.subsystem_id", NULL, 0, 82},
    {"pci_config.subsystem_vendor_id", NULL, 0, 83},
    {"pci_config.vendor_id", NULL, 0, 84},
    {"pci_device", NULL, 0, 85},
    {"regs", NULL, 0, 86},
    {"regs.bank_instrumentation_subscribe", NULL, 0, 87},
    {"regs.buf_size", NULL, 0, 88},
    {"regs.buffer[%u]", (const uint32 []) {256}, 1, 89},
    {"regs.cmd", NULL, 0, 90},
    {"regs.instrumentation_order", NULL, 0, 91},
    {"regs.io_memory", NULL, 0, 92},
    {"regs.register_view", NULL, 0, 93},
    {"regs.register_view_read_only", NULL, 0, 94},
    {"regs.test_register", NULL, 0, 95}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[96] UNUSED = {(&_tr__dev__device.object), (&_tr_HRESET__port.object), (&_tr_HRESET_signal__implement.object), (&_tr_SRESET__port.object), (&_tr_SRESET_signal__implement.object), (&_tr_config_registers__read_only_attr.pseudo_attr.attribute._conf_attribute.object), (&_tr_expansion_rom__connect._conf_attribute.object), (&_tr_expansion_rom_rom__interface.object), (&_tr_expansion_rom_size__uint64_attr.attribute._conf_attribute.object), (&_tr_input__attribute._conf_attribute.object), (&_tr_io_memory__implement.object), (&_tr_is_pcie_device__read_only_attr.pseudo_attr.attribute._conf_attribute.object), (&_tr_pci_bus__connect._conf_attribute.object), (&_tr_pci_bus_io_memory__interface.object), (&_tr_pci_bus_pci_bus__interface.object), (&_tr_pci_bus_pci_upstream_operation__interface.object), (&_tr_pci_config__pci_config_type_0.pci_config_generic._pci_config_generic.miss_pattern_bank.bank.object), (&_tr_pci_config_bank_instrumentation_subscribe__implement.object), (&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register._conf_attribute.object), (&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write.field.object), (&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute.object), (&_tr_pci_config_base_address_1_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field.object), (&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute.object), (&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field.object), (&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute.object), (&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field.object), (&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute.object), (&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field.object), (&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute.object), (&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field.object), (&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._reg_read_as_field._register._conf_attribute.object), (&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute.object), (&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address._register._conf_attribute.object), (&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_instrumentation_order__implement.object), (&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute.object), (&_tr_pci_config_io_memory__bank_io_memory.implement.object), (&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_register_view__implement.object), (&_tr_pci_config_register_view_read_only__implement.object), (&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_device__implement.object), (&_tr_regs__function_mapped_bank.bank.object), (&_tr_regs_bank_instrumentation_subscribe__implement.object), (&_tr_regs_buf_size____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only._reg_write_as_field._register._conf_attribute.object), (&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write._reg_write_as_field._register._conf_attribute.object), (&_tr_regs_instrumentation_order__implement.object), (&_tr_regs_io_memory__bank_io_memory.implement.object), (&_tr_regs_register_view__implement.object), (&_tr_regs_register_view_read_only__implement.object), (&_tr_regs_test_register____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object)};
static void _startup_calls(void)
{
    #line 1023 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M__register_all_attributes();
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_pci_config__pci_config_type_0.pci_config_generic._pci_config_generic.miss_pattern_bank.bank), ((_identity_t) {.id = 16, .encoded_index = 0})});
        {
            #line 84 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            uint64 v89__ret__out1 = 0LL;
            #line 84 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v89__ret__out1);
            #line 84 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            *((uint64 [1LL]) {0}) = v89__ret__out1;
        }
        {
            #line 84 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            int v90__ret__out1 = 0LL;
            #line 84 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v90__ret__out1);
            #line 84 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            *((int [1LL]) {0}) = v90__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_regs__function_mapped_bank.bank), ((_identity_t) {.id = 86, .encoded_index = 0})});
        {
            #line 103 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            uint64 v91__ret__out1 = 0LL;
            #line 103 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v91__ret__out1);
            #line 103 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            *((uint64 [1LL]) {0}) = v91__ret__out1;
        }
        {
            #line 103 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            int v92__ret__out1 = 0LL;
            #line 103 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v92__ret__out1);
            #line 103 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            *((int [1LL]) {0}) = v92__ret__out1;
        }
    }
}
static void _init_data_objs(pci_data_capture_t *_dev)
{
    #line 595 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 594 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
}

#line 1424 "pci-data-capture-dml.c"
/* _qname._qname */
static char const *_DML_TM__qname___qname(pci_data_capture_t *_dev, _qname __qname)
{
    #line 3605 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _qname v94_ref UNUSED  = __qname;
    #line 3606 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_get_qname(((_traitref_t *)&v94_ref)->id, _id_infos, &_dev->_qname_cache, "pci_data_capture");
}
/* object.cancel_after */
static void  _DML_TM_object__cancel_after(pci_data_capture_t *_dev, object _object)
{
    #line 481 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    object v96_ref UNUSED  = _object;
    #line 482 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _cancel_simple_events(&_dev->obj, ((_traitref_t *)&v96_ref)->id);
    #line 480 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* bank._reginfo_table */
static _register const *_DML_TM_bank___reginfo_table(bank _bank, uint64 *_out1)
{
    #line 1805 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran)) {
        #line 1805 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    case 0LL: ;
        #line 1805 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
        #line 1805 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    case 1LL: ;
        #line 1805 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
        #line 1805 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
        #line 1805 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    default: ;
        _memoized_recursion("_reginfo_table");
    }
    #line 1807 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v98_size UNUSED  = 0ULL;
    #line 1808 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1808 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1808 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1808 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 1808 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _register v99_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 1809 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(VTABLE_PARAM(v99_r, struct __register, offset) == 0xffffffffffffffffULL)) {
                    #line 1810 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (v98_size)++;
                }
            }
        }
    }
    #line 1813 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register *v98_table UNUSED  = MM_ZALLOC(v98_size, _register );
    #line 1814 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v98_num UNUSED  = 0ULL;
    #line 1815 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1815 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1815 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1815 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 1815 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _register v102_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 1816 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(VTABLE_PARAM(v102_r, struct __register, offset) == 0xffffffffffffffffULL)) {
                    {
                        #line 1817 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v98_table[v98_num] = v102_r;
                    }
                    #line 1818 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (v98_num)++;
                }
            }
        }
    }
    #line 1821 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 1821 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0 = v98_table;
    #line 1821 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1 = v98_size;
    #line 1821 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
    #line 1821 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
}
/* bank._get_register */
static bool _DML_TM_bank___get_register(pci_data_capture_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    #line 1825 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register const *v107_table UNUSED ;
    #line 1825 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v107_table_size UNUSED ;
    {
        #line 1825 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v108__ret__out1 = 0LL;
        #line 1825 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v107_table = _DML_TM_bank___reginfo_table(_bank, &v108__ret__out1);
        #line 1825 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v107_table_size = v108__ret__out1;
    }
    #line 1826 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (DML_leq_ui(v107_table_size, (int64 )reg)) {
        #line 1827 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return 1;
    }
    #line 1829 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out0 = v107_table[(int64 )reg];
    #line 1829 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* bank._num_registers */
static uint32 _DML_TM_bank___num_registers(pci_data_capture_t *_dev, bank _bank)
{
    #line 1833 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register const *v111__ UNUSED ;
    #line 1833 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v111_table_size UNUSED ;
    {
        #line 1833 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v112__ret__out1 = 0LL;
        #line 1833 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v111__ = _DML_TM_bank___reginfo_table(_bank, &v112__ret__out1);
        #line 1833 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v111_table_size = v112__ret__out1;
    }
    #line 1834 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (uint32 )v111_table_size;
}
/* bank._intersect */
static int _DML_TM_bank___intersect(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 roffset, uint64 rsize, bool endian_swap, int *_out1)
{
    #line 1843 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v114_start UNUSED  = (int )(roffset - offset);
    #line 1844 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v114_end UNUSED  = (int )((uint64 )v114_start + rsize);
    #line 1845 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )v114_start < 0LL) {
        #line 1846 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v114_start = (int32 )0LL;
    }
    #line 1848 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (DML_lt_ui(size, (int64 )v114_end)) {
        #line 1849 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v114_end = (int )size;
    }
    #line 1850 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order) || !endian_swap) {
        #line 1851 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = v114_end;
        #line 1851 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return v114_start;
    } else {
        #line 1853 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = (int )(size - (uint64 )v114_start);
        #line 1853 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int )(size - (uint64 )v114_end);
    }
}
/* bank._sorted_regs */
static _register const *_DML_TM_bank___sorted_regs(bank _bank, int *_out1)
{
    #line 1856 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran)) {
        #line 1856 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    case 0LL: ;
        #line 1856 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
        #line 1856 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    case 1LL: ;
        #line 1856 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        #line 1856 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
        #line 1856 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    default: ;
        _memoized_recursion("_sorted_regs");
    }
    #line 1858 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v119_num UNUSED  = (int32 )0LL;
    #line 1859 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1859 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1859 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1859 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 1859 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _register v120_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 1860 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(VTABLE_PARAM(v120_r, struct __register, offset) == 0xffffffffffffffffULL)) {
                    #line 1861 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v119_num);
                }
            }
        }
    }
    #line 1863 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )v119_num == 0LL) {
        #line 1864 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
        #line 1864 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = NULL;
        #line 1864 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = (int32 )0LL;
        #line 1864 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        #line 1864 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    }
    #line 1866 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register *v119_src UNUSED  = MM_ZALLOC((int64 )v119_num, _register );
    #line 1867 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register *v119_dest UNUSED  = MM_ZALLOC((int64 )v119_num, _register );
    #line 1868 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v119_i UNUSED  = (int32 )0LL;
    #line 1869 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1869 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1869 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1869 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 1869 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _register v123_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 1870 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(VTABLE_PARAM(v123_r, struct __register, offset) == 0xffffffffffffffffULL)) {
                    {
                        #line 1871 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v119_src[(int64 )v119_i] = v123_r;
                    }
                    #line 1872 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v119_i);
                }
            }
        }
    }
    {
        #line 1878 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v127_size UNUSED  = (int32 )1LL;
        #line 1878 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v127_size < (int64 )v119_num; ({
            #line 1878 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int *v128_tmp = &v127_size;
            #line 1878 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *v128_tmp = (int )((uint64 )*v128_tmp * 2ULL);
         })) {
            {
                #line 1879 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v130_low UNUSED  = (int32 )0LL;
                #line 1879 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                for (; (int64 )v130_low < (int64 )v119_num; ({
                    #line 1879 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int *v131_tmp = &v130_low;
                    #line 1879 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    *v131_tmp = (int )((uint64 )*v131_tmp + (uint64 )v127_size * 2ULL);
                 })) {
                    #line 1882 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v132_mid UNUSED  = (int )((uint64 )v130_low + (uint64 )v127_size);
                    #line 1883 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v132_end UNUSED  = (int )((uint64 )v132_mid + (uint64 )v127_size);
                    #line 1884 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    if ((int64 )v119_num < (int64 )v132_mid) {
                        #line 1884 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v132_mid = v119_num;
                    }
                    #line 1885 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    if ((int64 )v119_num < (int64 )v132_end) {
                        #line 1885 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v132_end = v119_num;
                    }
                    #line 1886 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v132_low_idx UNUSED  = v130_low;
                    #line 1887 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v132_high_idx UNUSED  = v132_mid;
                    #line 1888 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v132_dest_idx UNUSED  = v130_low;
                    #line 1889 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    while ((int64 )v132_low_idx < (int64 )v132_mid || (int64 )v132_high_idx < (int64 )v132_end) {
                        #line 1890 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v132_low_idx < (int64 )v132_mid && ((int64 )v132_end <= (int64 )v132_high_idx || VTABLE_PARAM(v119_src[(int64 )v132_low_idx], struct __register, offset) < VTABLE_PARAM(v119_src[(int64 )v132_high_idx], struct __register, offset))) {
                            {
                                #line 1893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                                v119_dest[(int64 )v132_dest_idx] = v119_src[(int64 )v132_low_idx];
                            }
                            #line 1894 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            (int64 )++(v132_low_idx);
                        } else {
                            {
                                #line 1896 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                                v119_dest[(int64 )v132_dest_idx] = v119_src[(int64 )v132_high_idx];
                            }
                            #line 1897 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            (int64 )++(v132_high_idx);
                        }
                        #line 1899 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        (int64 )++(v132_dest_idx);
                    }
                }
            }
            #line 1903 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _register *v129_tmp UNUSED  = v119_src;
            {
                #line 1904 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v119_src = v119_dest;
            }
            {
                #line 1905 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v119_dest = v129_tmp;
            }
        }
    }
    MM_FREE(v119_dest);
    #line 1908 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 1908 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = v119_src;
    #line 1908 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = v119_num;
    #line 1908 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
    #line 1908 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
}
/* bank._dispatch */
static int _DML_TM_bank___dispatch(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 size, _register *hits, bool inquiry, uint64 *_out1)
{
    #line 1918 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register const *v143_regs UNUSED ;
    #line 1918 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v143_num_mapped_regs UNUSED ;
    {
        #line 1918 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v144__ret__out1 = 0LL;
        #line 1918 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v143_regs = _DML_TM_bank___sorted_regs(_bank, &v144__ret__out1);
        #line 1918 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v143_num_mapped_regs = v144__ret__out1;
    }
    #line 1919 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v143_unmapped_bytes UNUSED  = (0xffffffffffffffffULL) & ((DML_shlu(1ULL, ((size * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL);
    #line 1920 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )v143_num_mapped_regs == 0LL) {
        #line 1921 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = v143_unmapped_bytes;
        #line 1921 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0LL;
    }
    #line 1925 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v143_first UNUSED  = (int32 )0LL;
    #line 1926 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v143_last UNUSED  = (int )((uint64 )v143_num_mapped_regs - 1ULL);
    #line 1927 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    while ((int64 )v143_first < (int64 )v143_last) {
        #line 1929 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v146_middle UNUSED  = (int )(DML_div((int64 )(((uint64 )v143_first + (uint64 )v143_last) + 1ULL), 2LL, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1929));
        #line 1930 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (offset < VTABLE_PARAM(v143_regs[(int64 )v146_middle], struct __register, offset)) {
            #line 1932 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v143_last = (int )((uint64 )v146_middle - 1ULL);
        } else {
            #line 1934 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v143_first = v146_middle;
        }
    }
    #line 1937 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v143_nhits UNUSED  = (int32 )0LL;
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1938, (int64 )v143_first == (int64 )v143_last);
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1939, 0LL <= (int64 )v143_last);
    {
        #line 1940 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v151_i UNUSED  = v143_last;
        #line 1940 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v151_i < (int64 )v143_num_mapped_regs && VTABLE_PARAM(v143_regs[(int64 )v151_i], struct __register, offset) < offset + size; (int64 )++(v151_i)) {
            #line 1943 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v152_r UNUSED  = v143_regs[(int64 )v151_i];
            #line 1944 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((offset < VTABLE_PARAM(v152_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(_dev, v152_r)) && ((VTABLE_PARAM(_bank, struct _bank, partial) || inquiry) || (offset <= VTABLE_PARAM(v152_r, struct __register, offset) && VTABLE_PARAM(v152_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(_dev, v152_r)) <= offset + size))) && (VTABLE_PARAM(_bank, struct _bank, overlapping) || (VTABLE_PARAM(v152_r, struct __register, offset) <= offset && offset + size <= VTABLE_PARAM(v152_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(_dev, v152_r))))) {
                {
                    #line 1951 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    hits[(int64 )v143_nhits] = v152_r;
                }
                #line 1952 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                (int64 )++(v143_nhits);
                DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1953, (int64 )v143_nhits <= 8LL);
            }
        }
    }
    {
        #line 1957 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v155_i UNUSED  = (int32 )0LL;
        #line 1957 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v155_i < (int64 )v143_nhits; (int64 )(v155_i)++) {
            #line 1958 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v156_start UNUSED  = 0LL;
            #line 1959 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v156_end UNUSED  = 0LL;
            {
                #line 1960 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v157__ret__out1 = 0LL;
                #line 1960 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v156_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(hits[(int64 )v155_i], struct __register, offset), (uint64 )(_DML_TM_register___size(_dev, hits[(int64 )v155_i])), 1, &v157__ret__out1);
                #line 1960 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v156_end = v157__ret__out1;
            }
            {
                #line 1962 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v143_unmapped_bytes = DML_combine_bits(v143_unmapped_bytes, DML_shlu(0ULL, (uint64 )v156_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v156_end * 8ULL - 1ULL) - (uint64 )v156_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1962)) - 1ULL), (int64 )((uint64 )v156_start * 8ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1962)));
            }
        }
    }
    #line 1964 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v143_unmapped_bytes;
    #line 1964 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v143_nhits;
}
/* bank.unmapped_read */
static bool _DML_TM_bank__unmapped_read(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    #line 1969 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Read, "%lld byte read access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 1973 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 1;
}
/* bank.unmapped_write */
static bool _DML_TM_bank__unmapped_write(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    #line 1979 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Write, "%lld byte write access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 1983 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 1;
}
/* bank.read */
static bool _DML_TM_bank__read(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    #line 1988 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (enabled_bytes == 0LL) {
        #line 1989 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out0 = 0ULL;
        #line 1989 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return 0;
    }
    #line 1992 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v164_hits[8LL] UNUSED ;
    memset((void *)&v164_hits, 0, sizeof(_register [8LL]));
    #line 1993 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v164_num_hits UNUSED  = 0LL;
    #line 1994 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v164_unmapped_bytes UNUSED  = 0LL;
    #line 1996 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v164_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 1997 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v166__ret__out1 = 0LL;
        #line 1997 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v164_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v164_size, v164_hits, 0, &v166__ret__out1);
        #line 1997 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v164_unmapped_bytes = v166__ret__out1;
    }
    #line 1999 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v164_readval UNUSED  = 0ULL;
    #line 2000 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(((v164_unmapped_bytes) & (enabled_bytes)) == 0LL)) {
        #line 2001 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v168__ret__out0 = 0LL;
        #line 2001 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_read, _dev, _bank, offset, (v164_unmapped_bytes) & (enabled_bytes), aux, &v168__ret__out0)) {
            #line 2001 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return 1;
        }
        #line 2001 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v164_readval = DML_combine_bits(v164_readval, DML_shlu(v168__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, ((v164_size * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
    }
    {
        #line 2005 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v169_r UNUSED  = (int32 )0LL;
        #line 2005 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v169_r < (int64 )v164_num_hits; (int64 )++(v169_r)) {
            #line 2006 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v170_r_start UNUSED  = 0LL;
            #line 2007 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v170_r_end UNUSED  = 0LL;
            {
                #line 2008 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v171__ret__out1 = 0LL;
                #line 2008 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v170_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v164_hits[(int64 )v169_r], struct __register, offset), (uint64 )(_DML_TM_register___size(_dev, v164_hits[(int64 )v169_r])), offset, v164_size, 1, &v171__ret__out1);
                #line 2008 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v170_r_end = v171__ret__out1;
            }
            #line 2011 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v170_start UNUSED  = 0LL;
            #line 2012 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v170_end UNUSED  = 0LL;
            {
                #line 2013 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v172__ret__out1 = 0LL;
                #line 2013 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v170_start = _DML_TM_bank___intersect(_dev, _bank, offset, v164_size, VTABLE_PARAM(v164_hits[(int64 )v169_r], struct __register, offset), (uint64 )(_DML_TM_register___size(_dev, v164_hits[(int64 )v169_r])), 1, &v172__ret__out1);
                #line 2013 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v170_end = v172__ret__out1;
            }
            #line 2016 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v170_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2018 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v170_r_enabled_bytes = DML_combine_bits(v170_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v170_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v170_end * 8ULL - 1ULL) - (uint64 )v170_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2018)) - 1ULL), (uint64 )v170_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v170_r_end * 8ULL - 1ULL) - (uint64 )v170_r_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2017)) - 1ULL), (int64 )((uint64 )v170_r_start * 8ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2017)));
            }
            #line 2019 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v170_r_enabled_bytes == 0LL) {
                continue;
            }
            #line 2023 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v170_r_val UNUSED  = CALL_TRAIT_METHOD(read_register, read_register, _dev, UPCAST(v164_hits[(int64 )v169_r], _register, read_register), v170_r_enabled_bytes, aux);
            #line 2024 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((int64 )((uint64 )v170_r_end - (uint64 )v170_r_start) == (int64 )(_DML_TM_register___size(_dev, v164_hits[(int64 )v169_r]))) {
                #line 2025 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Read from register %s -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v164_hits[(int64 )v169_r], _register, _conf_attribute.object._qname)), (int )(v164_size * 2ULL), v170_r_val);
            } else {
                #line 2029 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Partial read from register %s: bytes %lld-%lld -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v164_hits[(int64 )v169_r], _register, _conf_attribute.object._qname)), (uint64 )v170_r_start, (uint64 )v170_r_end - 1ULL, (int )((uint64 )v170_r_end - (uint64 )v170_r_start), (DML_shru(v170_r_val, (uint64 )v170_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v170_r_end * 8ULL - 1ULL) - (uint64 )v170_r_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2033)) - 1ULL));
            }
            {
                #line 2037 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v164_readval = DML_combine_bits(v164_readval, DML_shlu((DML_shru((v170_r_val) & (v170_r_enabled_bytes), (uint64 )v170_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v170_r_end * 8ULL - 1ULL) - (uint64 )v170_r_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2037)) - 1ULL), (uint64 )v170_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v170_end * 8ULL - 1ULL) - (uint64 )v170_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2036)) - 1ULL), (int64 )((uint64 )v170_start * 8ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2036)));
            }
        }
    }
    #line 2040 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out0 = v164_readval;
    #line 2040 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* bank.unmapped_get */
static bool _DML_TM_bank__unmapped_get(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    #line 2045 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 1;
}
/* bank.get */
static bool _DML_TM_bank__get(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    #line 2049 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v181_hits[8LL] UNUSED ;
    memset((void *)&v181_hits, 0, sizeof(_register [8LL]));
    #line 2050 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v181_num_hits UNUSED  = 0LL;
    #line 2051 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v181_unmapped_bytes UNUSED  = 0LL;
    {
        #line 2052 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v182__ret__out1 = 0LL;
        #line 2052 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v181_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v181_hits, 1, &v182__ret__out1);
        #line 2052 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v181_unmapped_bytes = v182__ret__out1;
    }
    #line 2054 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v181_readval UNUSED  = 0ULL;
    #line 2055 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(v181_unmapped_bytes == 0LL)) {
        #line 2056 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v184__ret__out0 = 0LL;
        #line 2056 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, _bank, offset, v181_unmapped_bytes, &v184__ret__out0)) {
            #line 2056 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return 1;
        }
        #line 2056 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v181_readval = DML_combine_bits(v181_readval, DML_shlu(v184__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, ((size * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
    }
    {
        #line 2060 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v185_r UNUSED  = (int32 )0LL;
        #line 2060 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v185_r < (int64 )v181_num_hits; (int64 )++(v185_r)) {
            #line 2061 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v186_r_start UNUSED  = 0LL;
            #line 2062 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v186_r_end UNUSED  = 0LL;
            {
                #line 2063 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v187__ret__out1 = 0LL;
                #line 2063 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v186_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v181_hits[(int64 )v185_r], struct __register, offset), (uint64 )(_DML_TM_register___size(_dev, v181_hits[(int64 )v185_r])), offset, size, 1, &v187__ret__out1);
                #line 2063 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v186_r_end = v187__ret__out1;
            }
            #line 2066 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v186_start UNUSED  = 0LL;
            #line 2067 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v186_end UNUSED  = 0LL;
            {
                #line 2068 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v188__ret__out1 = 0LL;
                #line 2068 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v186_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v181_hits[(int64 )v185_r], struct __register, offset), (uint64 )(_DML_TM_register___size(_dev, v181_hits[(int64 )v185_r])), 1, &v188__ret__out1);
                #line 2068 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v186_end = v188__ret__out1;
            }
            #line 2071 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v186_r_val UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v181_hits[(int64 )v185_r], _register, get._get));
            {
                #line 2073 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v181_readval = DML_combine_bits(v181_readval, DML_shlu((DML_shru(v186_r_val, (uint64 )v186_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v186_r_end * 8ULL - 1ULL) - (uint64 )v186_r_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2073)) - 1ULL), (uint64 )v186_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v186_end * 8ULL - 1ULL) - (uint64 )v186_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2072)) - 1ULL), (int64 )((uint64 )v186_start * 8ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2072)));
            }
        }
    }
    #line 2076 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out0 = v181_readval;
    #line 2076 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* bank.write */
static bool _DML_TM_bank__write(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    #line 2081 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (enabled_bytes == 0LL) {
        #line 2082 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return 0;
    }
    #line 2085 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v191_hits[8LL] UNUSED ;
    memset((void *)&v191_hits, 0, sizeof(_register [8LL]));
    #line 2086 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v191_num_hits UNUSED  = 0LL;
    #line 2087 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v191_unmapped_bytes UNUSED  = 0LL;
    #line 2089 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v191_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2090 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v193__ret__out1 = 0LL;
        #line 2090 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v191_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v191_size, v191_hits, 0, &v193__ret__out1);
        #line 2090 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v191_unmapped_bytes = v193__ret__out1;
    }
    #line 2091 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(((v191_unmapped_bytes) & (enabled_bytes)) == 0LL)) {
        #line 2093 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_write, _dev, _bank, offset, value, (v191_unmapped_bytes) & (enabled_bytes), aux)) {
            #line 2093 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return 1;
        }
    }
    {
        #line 2096 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v196_r UNUSED  = (int32 )0LL;
        #line 2096 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v196_r < (int64 )v191_num_hits; (int64 )++(v196_r)) {
            #line 2097 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v197_r_start UNUSED  = 0LL;
            #line 2098 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v197_r_end UNUSED  = 0LL;
            {
                #line 2099 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v198__ret__out1 = 0LL;
                #line 2099 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v197_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v191_hits[(int64 )v196_r], struct __register, offset), (uint64 )(_DML_TM_register___size(_dev, v191_hits[(int64 )v196_r])), offset, v191_size, 1, &v198__ret__out1);
                #line 2099 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v197_r_end = v198__ret__out1;
            }
            #line 2102 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v197_start UNUSED  = 0LL;
            #line 2103 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v197_end UNUSED  = 0LL;
            {
                #line 2104 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v199__ret__out1 = 0LL;
                #line 2104 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v197_start = _DML_TM_bank___intersect(_dev, _bank, offset, v191_size, VTABLE_PARAM(v191_hits[(int64 )v196_r], struct __register, offset), (uint64 )(_DML_TM_register___size(_dev, v191_hits[(int64 )v196_r])), 1, &v199__ret__out1);
                #line 2104 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v197_end = v199__ret__out1;
            }
            #line 2107 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v197_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2109 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v197_r_enabled_bytes = DML_combine_bits(v197_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v197_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v197_end * 8ULL - 1ULL) - (uint64 )v197_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2109)) - 1ULL), (uint64 )v197_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v197_r_end * 8ULL - 1ULL) - (uint64 )v197_r_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2108)) - 1ULL), (int64 )((uint64 )v197_r_start * 8ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2108)));
            }
            #line 2110 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v197_r_enabled_bytes == 0LL) {
                continue;
            }
            #line 2114 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v197_r_value UNUSED  = 0ULL;
            {
                #line 2116 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v197_r_value = DML_combine_bits(v197_r_value, DML_shlu((DML_shru(value, (uint64 )v197_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v197_end * 8ULL - 1ULL) - (uint64 )v197_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2116)) - 1ULL), (uint64 )v197_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v197_r_end * 8ULL - 1ULL) - (uint64 )v197_r_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2115)) - 1ULL), (int64 )((uint64 )v197_r_start * 8ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2115)));
            }
            #line 2117 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((int64 )((uint64 )v197_r_end - (uint64 )v197_r_start) == (int64 )(_DML_TM_register___size(_dev, v191_hits[(int64 )v196_r]))) {
                #line 2118 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v191_hits[(int64 )v196_r], _register, _conf_attribute.object._qname)), (int )(v191_size * 2ULL), v197_r_value);
            } else {
                #line 2122 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partial write to register %s: bytes %lld-%lld <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v191_hits[(int64 )v196_r], _register, _conf_attribute.object._qname)), (uint64 )v197_r_start, (uint64 )v197_r_end - 1ULL, (int )((uint64 )v197_r_end - (uint64 )v197_r_start), (DML_shru(v197_r_value, (uint64 )v197_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v197_r_end * 8ULL - 1ULL) - (uint64 )v197_r_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2126)) - 1ULL));
            }
            #line 2130 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(write_register, write_register, _dev, UPCAST(v191_hits[(int64 )v196_r], _register, write_register), (v197_r_value) & (v197_r_enabled_bytes), v197_r_enabled_bytes, aux);
        }
    }
    #line 2079 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* bank.set */
static void  _DML_TM_bank__set(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    #line 2135 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v206_hits[8LL] UNUSED ;
    memset((void *)&v206_hits, 0, sizeof(_register [8LL]));
    #line 2136 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v206_num_hits UNUSED  = 0LL;
    #line 2137 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v206_unmapped_bytes UNUSED  = 0LL;
    {
        #line 2139 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v207__ret__out1 = 0LL;
        #line 2139 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v206_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v206_hits, 1, &v207__ret__out1);
        #line 2139 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v206_unmapped_bytes = v207__ret__out1;
    }
    #line 2140 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(v206_unmapped_bytes == 0LL)) {
        #line 2141 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Unmapped inquiry write at 0x%llx", offset);
    }
    {
        #line 2144 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v209_r UNUSED  = (int32 )0LL;
        #line 2144 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v209_r < (int64 )v206_num_hits; (int64 )++(v209_r)) {
            #line 2145 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v210_r_start UNUSED  = 0LL;
            #line 2146 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v210_r_end UNUSED  = 0LL;
            {
                #line 2147 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v211__ret__out1 = 0LL;
                #line 2147 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v210_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v206_hits[(int64 )v209_r], struct __register, offset), (uint64 )(_DML_TM_register___size(_dev, v206_hits[(int64 )v209_r])), offset, size, 1, &v211__ret__out1);
                #line 2147 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v210_r_end = v211__ret__out1;
            }
            #line 2150 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v210_start UNUSED  = 0LL;
            #line 2151 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v210_end UNUSED  = 0LL;
            {
                #line 2152 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v212__ret__out1 = 0LL;
                #line 2152 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v210_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v206_hits[(int64 )v209_r], struct __register, offset), (uint64 )(_DML_TM_register___size(_dev, v206_hits[(int64 )v209_r])), 1, &v212__ret__out1);
                #line 2152 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v210_end = v212__ret__out1;
            }
            #line 2155 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v210_r_value UNUSED  = 0ULL;
            {
                #line 2157 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v210_r_value = DML_combine_bits(v210_r_value, DML_shlu((DML_shru(value, (uint64 )v210_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v210_end * 8ULL - 1ULL) - (uint64 )v210_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2157)) - 1ULL), (uint64 )v210_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v210_r_end * 8ULL - 1ULL) - (uint64 )v210_r_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2156)) - 1ULL), (int64 )((uint64 )v210_r_start * 8ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2156)));
            }
            #line 2158 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((int64 )((uint64 )v210_r_end - (uint64 )v210_r_start) == (int64 )(_DML_TM_register___size(_dev, v206_hits[(int64 )v209_r]))) {
                #line 2159 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Setting register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v206_hits[(int64 )v209_r], _register, _conf_attribute.object._qname)), (int )(size * 2ULL), v210_r_value);
            } else {
                #line 2163 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partially setting register %s: bytes %lld-%lld <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v206_hits[(int64 )v209_r], _register, _conf_attribute.object._qname)), (uint64 )v210_r_start, (uint64 )v210_r_end - 1ULL, (int )((uint64 )v210_r_end - (uint64 )v210_r_start), (DML_shru(v210_r_value, (uint64 )v210_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v210_r_end * 8ULL - 1ULL) - (uint64 )v210_r_start * 8ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2167)) - 1ULL));
            }
            #line 2170 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v206_hits[(int64 )v209_r], _register, set._set), v210_r_value);
        }
    }
    #line 2134 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* bank._memop_set_read_value */
static void  _DML_TM_bank___memop_set_read_value(pci_data_capture_t *_dev, bank _bank, generic_transaction_t *memop, uint64 val)
{
    #line 2175 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order)) {
        #line 2176 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_set_mem_op_value_le(memop, val);
    } else {
        #line 2178 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_set_mem_op_value_be(memop, val);
    }
    #line 2174 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* bank._memop_write_value */
static uint64 _DML_TM_bank___memop_write_value(pci_data_capture_t *_dev, bank _bank, generic_transaction_t *memop)
{
    #line 2181 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order)) {
        #line 2182 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return SIM_get_mem_op_value_le(memop);
    } else {
        #line 2184 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return SIM_get_mem_op_value_be(memop);
    }
}
/* bank._set_read_value */
static void  _DML_TM_bank___set_read_value(pci_data_capture_t *_dev, bank _bank, uint64 size, uint8 *buf, uint64 val)
{
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2187, size <= 8LL);
    #line 2188 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order)) {
        #line 2189 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64_le_t v222_v UNUSED  = dml_store_uint64_le_t(val);
        #line 2190 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        memcpy(buf, &v222_v, size);
    } else {
        #line 2192 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64_be_t v223_v UNUSED  = dml_store_uint64_be_t(val);
        #line 2193 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        memcpy(buf, ((char *)&v223_v + 8LL) - size, size);
    }
    #line 2186 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* bank._write_value */
static uint64 _DML_TM_bank___write_value(pci_data_capture_t *_dev, bank _bank, uint64 size, uint8 const *buf)
{
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2197, size <= 8LL);
    #line 2198 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order)) {
        #line 2199 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64_le_t v226_v UNUSED ;
        memset((void *)&v226_v, 0, sizeof(uint64_le_t ));
        #line 2200 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        memcpy(&v226_v, buf, size);
        #line 2201 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return dml_load_uint64_le_t(v226_v);
    } else {
        #line 2203 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64_be_t v227_v UNUSED ;
        memset((void *)&v227_v, 0, sizeof(uint64_be_t ));
        #line 2204 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        memcpy(((char *)&v227_v + 8LL) - size, buf, size);
        #line 2205 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return dml_load_uint64_be_t(v227_v);
    }
}
/* bank._bank_obj */
static conf_object_t *_DML_TM_bank___bank_obj(pci_data_capture_t *_dev, bank _bank)
{
    #line 2211 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) == NULL)) {
        #line 2212 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
    }
    {
        #line 2214 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)), "bank.");
    }
    #line 2216 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
}
/* bank.io_memory_access */
static bool _DML_TM_bank__io_memory_access(pci_data_capture_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    #line 2222 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v233_size UNUSED  = SIM_get_mem_op_size(memop);
    #line 2223 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v233_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
    #line 2224 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    conf_object_t *v233_ini UNUSED  = SIM_get_mem_op_initiator(memop);
    #line 2226 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v233_success UNUSED  = 1;
    #line 2227 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v233_inquiry) {
        #line 2228 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (SIM_mem_op_is_read(memop)) {
            #line 2229 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v235_value UNUSED  = 0LL;
            {
                {
                    #line 2231 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    uint64 v237__ret__out0 = 0LL;
                    #line 2231 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v233_size, &v237__ret__out0)) {
                        goto throw1;
                    }
                    #line 2231 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    v235_value = v237__ret__out0;
                }
                #line 2230 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (false) {
                throw1: ;
                    #line 2233 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    v233_success = 0;
                }
            }
            #line 2236 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v233_success) {
                #line 2237 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v235_value);
            }
        } else {
            #line 2240 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v241_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
            #line 2241 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, v233_size, v241_writevalue);
        }
    } else 
    #line 2244 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_mem_op_is_read(memop)) {
        #line 2245 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v243_value UNUSED  = 0ULL;
        #line 2246 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v243_inquiry_override UNUSED  = 0;
        #line 2249 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), v233_ini, &v243_inquiry_override, &offset, v233_size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        {
            #line 2251 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v243_inquiry_override) {
                #line 2252 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v246__ret__out0 = 0LL;
                #line 2252 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v233_size, &v246__ret__out0)) {
                    goto throw2;
                }
                #line 2252 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v243_value = v246__ret__out0;
            } else {
                #line 2254 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v248__ret__out0 = 0LL;
                #line 2254 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, v233_size), aux, &v248__ret__out0)) {
                    goto throw2;
                }
                #line 2254 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v243_value = v248__ret__out0;
            }
            #line 2250 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (false) {
            throw2: ;
                #line 2257 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v233_success = 0;
            }
        }
        #line 2261 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), v233_ini, &offset, v233_size, &v243_value, &v233_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v233_success) {
            #line 2264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v243_value);
        }
    } else {
        #line 2267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v252_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
        #line 2269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v252_suppress UNUSED  = 0;
        #line 2272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), v233_ini, &offset, v233_size, &v252_writevalue, &v252_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        #line 2273 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!v252_suppress) {
            #line 2275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v252_writevalue, _DML_M__mask(_dev, v233_size), aux)) {
                goto throw3;
            }
            #line 2274 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (false) {
            throw3: ;
                #line 2277 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v233_success = 0;
            }
        }
        #line 2282 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), v233_ini, &offset, v233_size, &v233_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2286 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v233_success;
}
/* bank.transaction_access */
static exception_type_t _DML_TM_bank__transaction_access(pci_data_capture_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    #line 2291 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v259_size UNUSED  = SIM_transaction_size(t);
    #line 2292 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    conf_object_t *v259_ini UNUSED  = SIM_transaction_initiator(t);
    #line 2293 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint8 v259_buf[v259_size] UNUSED ;
    memset((void *)&v259_buf, 0, sizeof(uint8 [v259_size]));
    #line 2294 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_transaction_is_write(t)) {
        #line 2295 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        buffer_t v260_bytes UNUSED ;
        memset((void *)&v260_bytes, 0, sizeof(buffer_t ));
        {
            #line 2296 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v260_bytes.data = v259_buf;
        }
        {
            #line 2297 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v260_bytes.len = v259_size;
        }
        #line 2298 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_get_transaction_bytes(t, v260_bytes);
    }
    #line 2300 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v259_inquiry UNUSED  = SIM_transaction_is_inquiry(t);
    #line 2301 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v259_is_read UNUSED  = SIM_transaction_is_read(t);
    #line 2302 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v259_size <= 8LL) {
        #line 2303 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(_DML_TM_bank___transaction_access(_dev, _bank, v259_ini, v259_is_read, v259_inquiry, offset, v259_size, v259_buf, aux))) {
            #line 2305 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return (int32 )0x407LL;
        }
    } else {
        #line 2307 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v264_sz UNUSED  = (int )(8ULL - DML_modu(offset, 8ULL, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2307));
        #line 2308 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v264_offs UNUSED  = 0ULL;
        #line 2309 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        while (v264_offs < v259_size) {
            #line 2310 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!(_DML_TM_bank___transaction_access(_dev, _bank, v259_ini, v259_is_read, v259_inquiry, offset + v264_offs, (uint64 )v264_sz, v259_buf + v264_offs, aux))) {
                #line 2312 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                return (int32 )0x407LL;
            }
            #line 2313 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 *v266_tmp = &v264_offs;
            #line 2313 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *v266_tmp = *v266_tmp + (uint64 )v264_sz;
            {
                #line 2314 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v264_sz = (int )(v259_size - v264_offs < 8LL ? v259_size - v264_offs : 8ULL);
            }
        }
    }
    #line 2317 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_transaction_is_read(t)) {
        #line 2318 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        bytes_t v268_bytes UNUSED ;
        memset((void *)&v268_bytes, 0, sizeof(bytes_t ));
        {
            #line 2319 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v268_bytes.data = v259_buf;
        }
        {
            #line 2320 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v268_bytes.len = v259_size;
        }
        #line 2321 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_set_transaction_bytes(t, v268_bytes);
    }
    #line 2324 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x401LL;
}
/* bank._transaction_access */
static bool _DML_TM_bank___transaction_access(pci_data_capture_t *_dev, bank _bank, conf_object_t *ini, bool is_read, bool inquiry, uint64 offset, uint64 size, uint8 *buf, void  *aux)
{
    #line 2331 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v272_success UNUSED  = 1;
    #line 2332 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (inquiry) {
        #line 2333 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (is_read) {
            #line 2334 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v274_value UNUSED  = 0LL;
            {
                {
                    #line 2336 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    uint64 v276__ret__out0 = 0LL;
                    #line 2336 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v276__ret__out0)) {
                        goto throw4;
                    }
                    #line 2336 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    v274_value = v276__ret__out0;
                }
                #line 2335 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (false) {
                throw4: ;
                    #line 2338 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    v272_success = 0;
                }
            }
            #line 2341 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v272_success) {
                #line 2342 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v274_value);
            }
        } else {
            #line 2345 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v280_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
            #line 2346 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, size, v280_writevalue);
        }
    } else 
    #line 2349 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (is_read) {
        #line 2350 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v282_inquiry_override UNUSED  = 0;
        #line 2353 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &v282_inquiry_override, &offset, size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        #line 2354 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v282_value UNUSED  = 0ULL;
        {
            #line 2356 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v282_inquiry_override) {
                #line 2357 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v285__ret__out0 = 0LL;
                #line 2357 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v285__ret__out0)) {
                    goto throw5;
                }
                #line 2357 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v282_value = v285__ret__out0;
            } else {
                #line 2359 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v287__ret__out0 = 0LL;
                #line 2359 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, size), aux, &v287__ret__out0)) {
                    goto throw5;
                }
                #line 2359 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v282_value = v287__ret__out0;
            }
            #line 2355 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (false) {
            throw5: ;
                #line 2362 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v272_success = 0;
            }
        }
        #line 2367 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v282_value, &v272_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2369 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v272_success) {
            #line 2370 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v282_value);
        }
    } else {
        #line 2373 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v291_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
        #line 2375 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v291_suppress UNUSED  = 0;
        #line 2378 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v291_writevalue, &v291_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        #line 2379 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!v291_suppress) {
            #line 2381 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v291_writevalue, _DML_M__mask(_dev, size), aux)) {
                goto throw6;
            }
            #line 2380 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (false) {
            throw6: ;
                #line 2383 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v272_success = 0;
            }
        }
        #line 2388 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v272_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2392 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v272_success;
}
/* _get.get */
static uint64 _DML_TM__get__get(pci_data_capture_t *_dev, _get __get)
{
    #line 3305 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(get_val, _default_get, _dev, UPCAST(__get, _get, get_val));
}
/* _set.set */
static void  _DML_TM__set__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    #line 3310 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(set_val, _default_set, _dev, UPCAST(__set, _set, set_val), value);
    #line 3310 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* init._rec_init */
static void  _DML_TM_init___rec_init(pci_data_capture_t *_dev, init _init)
{
    #line 372 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 372 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_init, offsetof(struct _init, _each_init));
        #line 372 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__init[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 372 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 372 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                init v304_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 373 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _DML_TM_init___rec_init(_dev, v304_obj);
            }
        }
    }
    #line 374 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, _init);
    #line 371 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* init_val.init */
static void  _DML_TM_init_val__init(pci_data_capture_t *_dev, init _init)
{
    init_val _init_val UNUSED = DOWNCAST(_init, init_val, init);
    #line 3594 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(init_val, _default_init, _dev, _init_val);
    #line 3593 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* register.set_attribute */
static set_error_t _DML_TM_register__set_attribute(pci_data_capture_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
{
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2774 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(__register, _register, set._set), (uint64 )SIM_attr_integer(value));
    #line 2775 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0LL;
}
/* register.get_attribute */
static attr_value_t _DML_TM_register__get_attribute(pci_data_capture_t *_dev, _conf_attribute __conf_attribute)
{
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2779 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(__register, _register, get._get)));
}
/* register._size */
static int _DML_TM_register___size(pci_data_capture_t *_dev, _register __register)
{
    #line 2788 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int )(DML_div((int64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize), 8LL, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2788));
}
/* register._num_fields */
static uint32 _DML_TM_register___num_fields(pci_data_capture_t *_dev, _register __register)
{
    #line 2790 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v314_num_fields UNUSED  = (uint32 )0ULL;
    #line 2791 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2791 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2791 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2791 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 2791 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                field v315_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2792 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                (int64 )(v314_num_fields)++;
            }
        }
    }
    #line 2794 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v314_num_fields;
}
/* register._field_bits */
static uint64 _DML_TM_register___field_bits(pci_data_capture_t *_dev, _register __register)
{
    #line 2798 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v318_bits UNUSED  = 0ULL;
    #line 2799 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2799 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2799 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2799 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 2799 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                field v319_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2800 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    v318_bits = DML_combine_bits(v318_bits, DML_shlu(0xffffffffffffffffULL, (uint64 )VTABLE_PARAM(UPCAST(v319_f, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(v319_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v319_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(v319_f, field, _lsb), struct __lsb, lsb)) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2800)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(v319_f, field, _lsb), struct __lsb, lsb), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2800)));
                }
            }
        }
    }
    #line 2802 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v318_bits;
}
/* register._get_all_fields */
static int _DML_TM_register___get_all_fields(pci_data_capture_t *_dev, _register __register, field *fields, uint64 *_out1)
{
    #line 2808 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v323_unmapped UNUSED  = 0LL;
    {
        #line 2809 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v323_unmapped = DML_combine_bits(v323_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2809)) - 1ULL), 0LL, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2809)));
    }
    #line 2810 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v323_n UNUSED  = (int32 )0LL;
    #line 2812 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2812 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2812 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2812 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 2812 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                field v325_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2813 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v326_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v325_f, field, _lsb), struct __lsb, lsb);
                    #line 2815 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v326_i UNUSED  = 0LL;
                    {
                        #line 2816 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v326_i = v323_n;
                    }
                    #line 2816 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (; 0LL < (int64 )v326_i; (int64 )--(v326_i)) {
                        #line 2817 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v329_next_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(fields[(int64 )((uint64 )v326_i - 1ULL)], field, _lsb), struct __lsb, lsb);
                        #line 2818 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v326_lsb < (int64 )v329_next_lsb) {
                            #line 2819 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            fields[(int64 )v326_i] = fields[(int64 )((uint64 )v326_i - 1ULL)];
                        } else {
                            break;
                        }
                    }
                    {
                        #line 2824 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        fields[(int64 )v326_i] = v325_f;
                    }
                    {
                        #line 2825 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v323_unmapped = DML_combine_bits(v323_unmapped, DML_shlu(0ULL, (uint64 )v326_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v326_lsb + (uint64 )VTABLE_PARAM(UPCAST(v325_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v326_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2825)) - 1ULL), (int64 )v326_lsb, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2825)));
                    }
                    #line 2826 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v323_n);
                }
            }
        }
    }
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2828, (int64 )v323_n <= 64LL);
    #line 2829 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v323_unmapped;
    #line 2829 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v323_n;
}
/* register._get_get_fields */
static int _DML_TM_register___get_get_fields(pci_data_capture_t *_dev, _register __register, _get_field *fields, uint64 *_out1)
{
    #line 2835 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v336_unmapped UNUSED  = 0LL;
    {
        #line 2836 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v336_unmapped = DML_combine_bits(v336_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2836)) - 1ULL), 0LL, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2836)));
    }
    #line 2837 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v336_n UNUSED  = (int32 )0LL;
    #line 2839 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2839 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2839 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2839 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 2839 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _get_field v338_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2840 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v339_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v338_f, _get_field, _lsb), struct __lsb, lsb);
                    #line 2842 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v339_i UNUSED  = 0LL;
                    {
                        #line 2843 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v339_i = v336_n;
                    }
                    #line 2843 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (; 0LL < (int64 )v339_i; (int64 )--(v339_i)) {
                        #line 2844 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v342_next_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(fields[(int64 )((uint64 )v339_i - 1ULL)], _get_field, _lsb), struct __lsb, lsb);
                        #line 2845 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v339_lsb < (int64 )v342_next_lsb) {
                            #line 2846 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            fields[(int64 )v339_i] = fields[(int64 )((uint64 )v339_i - 1ULL)];
                        } else {
                            break;
                        }
                    }
                    {
                        #line 2851 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        fields[(int64 )v339_i] = v338_f;
                    }
                    {
                        #line 2852 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v336_unmapped = DML_combine_bits(v336_unmapped, DML_shlu(0ULL, (uint64 )v339_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v339_lsb + (uint64 )VTABLE_PARAM(UPCAST(v338_f, _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v339_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2852)) - 1ULL), (int64 )v339_lsb, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2852)));
                    }
                    #line 2853 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v336_n);
                }
            }
        }
    }
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2855, (int64 )v336_n <= 64LL);
    #line 2856 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v336_unmapped;
    #line 2856 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v336_n;
}
/* register._get_set_fields */
static int _DML_TM_register___get_set_fields(pci_data_capture_t *_dev, _register __register, _set_field *fields, uint64 *_out1)
{
    #line 2862 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v349_unmapped UNUSED  = 0LL;
    {
        #line 2863 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v349_unmapped = DML_combine_bits(v349_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2863)) - 1ULL), 0LL, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2863)));
    }
    #line 2864 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v349_n UNUSED  = (int32 )0LL;
    #line 2866 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2866 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 2866 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2866 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 2866 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _set_field v351_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2867 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v352_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v351_f, _set_field, _lsb), struct __lsb, lsb);
                    #line 2869 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v352_i UNUSED  = 0LL;
                    {
                        #line 2870 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v352_i = v349_n;
                    }
                    #line 2870 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (; 0LL < (int64 )v352_i; (int64 )--(v352_i)) {
                        #line 2871 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v355_next_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(fields[(int64 )((uint64 )v352_i - 1ULL)], _set_field, _lsb), struct __lsb, lsb);
                        #line 2872 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v352_lsb < (int64 )v355_next_lsb) {
                            #line 2873 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            fields[(int64 )v352_i] = fields[(int64 )((uint64 )v352_i - 1ULL)];
                        } else {
                            break;
                        }
                    }
                    {
                        #line 2878 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        fields[(int64 )v352_i] = v351_f;
                    }
                    {
                        #line 2879 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v349_unmapped = DML_combine_bits(v349_unmapped, DML_shlu(0ULL, (uint64 )v352_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v352_lsb + (uint64 )VTABLE_PARAM(UPCAST(v351_f, _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v352_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2879)) - 1ULL), (int64 )v352_lsb, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2879)));
                    }
                    #line 2880 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v349_n);
                }
            }
        }
    }
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2882, (int64 )v349_n <= 64LL);
    #line 2883 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v349_unmapped;
    #line 2883 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v349_n;
}
/* register._get_write_fields */
static int _DML_TM_register___get_write_fields(pci_data_capture_t *_dev, _register __register, _write_field *fields, uint64 *_out1)
{
    #line 2889 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v362_unmapped UNUSED  = 0LL;
    {
        #line 2890 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v362_unmapped = DML_combine_bits(v362_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2890)) - 1ULL), 0LL, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2890)));
    }
    #line 2891 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v362_n UNUSED  = (int32 )0LL;
    #line 2893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 2893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 2893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _write_field v364_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2894 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v365_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v364_f, _write_field, _lsb), struct __lsb, lsb);
                    #line 2896 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v365_i UNUSED  = 0LL;
                    {
                        #line 2897 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v365_i = v362_n;
                    }
                    #line 2897 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (; 0LL < (int64 )v365_i; (int64 )--(v365_i)) {
                        #line 2898 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v368_next_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(fields[(int64 )((uint64 )v365_i - 1ULL)], _write_field, _lsb), struct __lsb, lsb);
                        #line 2899 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v365_lsb < (int64 )v368_next_lsb) {
                            #line 2900 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            fields[(int64 )v365_i] = fields[(int64 )((uint64 )v365_i - 1ULL)];
                        } else {
                            break;
                        }
                    }
                    {
                        #line 2905 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        fields[(int64 )v365_i] = v364_f;
                    }
                    {
                        #line 2906 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v362_unmapped = DML_combine_bits(v362_unmapped, DML_shlu(0ULL, (uint64 )v365_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v365_lsb + (uint64 )VTABLE_PARAM(UPCAST(v364_f, _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v365_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2906)) - 1ULL), (int64 )v365_lsb, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2906)));
                    }
                    #line 2907 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v362_n);
                }
            }
        }
    }
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2909, (int64 )v362_n <= 64LL);
    #line 2910 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v362_unmapped;
    #line 2910 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v362_n;
}
/* register._get_read_fields */
static int _DML_TM_register___get_read_fields(pci_data_capture_t *_dev, _register __register, _read_field *fields, uint64 *_out1)
{
    #line 2916 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v375_unmapped UNUSED  = 0LL;
    {
        #line 2917 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v375_unmapped = DML_combine_bits(v375_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2917)) - 1ULL), 0LL, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2917)));
    }
    #line 2918 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v375_n UNUSED  = (int32 )0LL;
    #line 2920 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2920 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 2920 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2920 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 2920 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _read_field v377_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2921 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v378_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v377_f, _read_field, _lsb), struct __lsb, lsb);
                    #line 2923 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v378_i UNUSED  = 0LL;
                    {
                        #line 2924 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v378_i = v375_n;
                    }
                    #line 2924 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (; 0LL < (int64 )v378_i; (int64 )--(v378_i)) {
                        #line 2925 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v381_next_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(fields[(int64 )((uint64 )v378_i - 1ULL)], _read_field, _lsb), struct __lsb, lsb);
                        #line 2926 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v378_lsb < (int64 )v381_next_lsb) {
                            #line 2927 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            fields[(int64 )v378_i] = fields[(int64 )((uint64 )v378_i - 1ULL)];
                        } else {
                            break;
                        }
                    }
                    {
                        #line 2932 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        fields[(int64 )v378_i] = v377_f;
                    }
                    {
                        #line 2933 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v375_unmapped = DML_combine_bits(v375_unmapped, DML_shlu(0ULL, (uint64 )v378_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v378_lsb + (uint64 )VTABLE_PARAM(UPCAST(v377_f, _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v378_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2933)) - 1ULL), (int64 )v378_lsb, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2933)));
                    }
                    #line 2934 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v375_n);
                }
            }
        }
    }
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2936, (int64 )v375_n <= 64LL);
    #line 2937 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v375_unmapped;
    #line 2937 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v375_n;
}
/* register._default_init */
static void  _DML_TM_register___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _register __register UNUSED = DOWNCAST(_init_val, _register, init_val);
    {
        #line 2943 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v388_mapped UNUSED  = _DML_TM_register___field_bits(_dev, __register);
        {
            #line 2949 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v388_mapped)) | ((VTABLE_PARAM(UPCAST(__register, _register, init_val), struct _init_val, init_val)) & (~v388_mapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2949)) - 1ULL);
        }
        #line 2942 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return;
    }
}
/* register.read_unmapped_bits */
static uint64 _DML_TM_register__read_unmapped_bits(pci_data_capture_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    #line 2953 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bits);
}
/* register.read_register */
static uint64 _DML_TM_register__read_register(pci_data_capture_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _register __register UNUSED = DOWNCAST(_read_register, _register, read_register);
    {
        #line 2957 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (enabled_bytes == 0LL) {
            #line 2958 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return 0ULL;
        }
        #line 2961 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v393_field_bits UNUSED  = _DML_TM_register___field_bits(_dev, __register);
        #line 2962 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v393_field_bits == 0LL) {
            #line 2964 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bytes);
        }
        #line 2966 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v393_num_fields UNUSED  = 0LL;
        #line 2967 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _read_field v393_fields[64LL] UNUSED ;
        memset((void *)&v393_fields, 0, sizeof(_read_field [64LL]));
        #line 2968 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v393_unmapped UNUSED  = 0LL;
        {
            #line 2969 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v396__ret__out1 = 0LL;
            #line 2969 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v393_num_fields = _DML_TM_register___get_read_fields(_dev, __register, v393_fields, &v396__ret__out1);
            #line 2969 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v393_unmapped = v396__ret__out1;
        }
        #line 2970 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v393_default_access_bits UNUSED  = (v393_unmapped) & (v393_field_bits);
        #line 2971 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v393_unmapped_bits UNUSED  = (v393_unmapped) & (~v393_field_bits);
        #line 2972 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v393_val UNUSED  = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v393_default_access_bits)) & (enabled_bytes);
        #line 2974 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v393_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
        {
            #line 2975 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v397_f UNUSED  = (int32 )0LL;
            #line 2975 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v397_f < (int64 )v393_num_fields; (int64 )(v397_f)++) {
                #line 2976 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v398_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v393_fields[(int64 )v397_f], _read_field, _lsb), struct __lsb, lsb);
                #line 2977 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v398_f_msb UNUSED  = (int )(((uint64 )v398_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v393_fields[(int64 )v397_f], _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
                #line 2979 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v398_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v398_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v398_f_msb - (uint64 )v398_f_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2979)) - 1ULL);
                #line 2980 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(v398_f_enabled_bytes == 0LL)) {
                    #line 2983 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    v393_val = DML_combine_bits(v393_val, DML_shlu((CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(v393_fields[(int64 )v397_f], _read_field, read_field), v398_f_enabled_bytes, aux)) & (v398_f_enabled_bytes), (uint64 )v398_f_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v398_f_msb - (uint64 )v398_f_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2981)) - 1ULL), (int64 )v398_f_lsb, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 2981)));
                }
            }
        }
        #line 2987 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(((v393_unmapped_bits) & (enabled_bytes)) == 0LL)) {
            #line 2990 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v393_val = (v393_val) | ((CALL_TRAIT_METHOD(_register, read_unmapped_bits, _dev, __register, (v393_unmapped_bits) & (enabled_bytes), aux)) & ((v393_unmapped_bits) & (enabled_bytes)));
        }
        #line 2993 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return v393_val;
    }
}
/* register.write_unmapped_bits */
static void  _DML_TM_register__write_unmapped_bits(pci_data_capture_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    #line 2999 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    int v403_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bits) * 8ULL);
    #line 3003 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v403_write_outside_fields UNUSED  = DML_shlu(((enabled_bits) & (value)) ^ ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (value)), (uint64 )v403_lsb);
    #line 3007 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(v403_write_outside_fields == 0LL)) {
        #line 3008 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v404_unmapped_msb UNUSED  = (int32 )-1LL;
        #line 3009 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        strbuf_t v404_ranges UNUSED ;
        memset((void *)&v404_ranges, 0, sizeof(strbuf_t ));
        #line 3010 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        sb_init(&v404_ranges);
        {
            #line 3013 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v405_i UNUSED  = (int )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize);
            #line 3013 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; -1LL <= (int64 )v405_i; (int64 )(v405_i)--) {
                #line 3014 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (0LL <= (int64 )v405_i && (int64 )((uint8 )(((DML_shru(enabled_bits, (uint64 )v405_i)) & (1ULL)) & (1ULL)))) {
                    #line 3015 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    if ((int64 )v404_unmapped_msb < 0LL) {
                        #line 3016 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v404_unmapped_msb = v405_i;
                    }
                } else 
                #line 3017 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (0LL <= (int64 )v404_unmapped_msb) {
                    #line 3019 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    if (!(((DML_shru(v403_write_outside_fields, (uint64 )v405_i + 1ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v404_unmapped_msb - ((uint64 )v405_i + 1ULL)) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3019)) - 1ULL)) == 0LL)) {
                        #line 3020 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        char v410_written[65LL] UNUSED ;
                        memset((void *)&v410_written, 0, sizeof(char [65LL]));
                        #line 3021 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        char v410_current[65LL] UNUSED ;
                        memset((void *)&v410_current, 0, sizeof(char [65LL]));
                        {
                            #line 3022 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            int v411_bit UNUSED  = (int )((uint64 )v405_i + 1ULL);
                            #line 3022 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            for (; (int64 )v411_bit <= (int64 )v404_unmapped_msb; (int64 )(v411_bit)++) {
                                {
                                    #line 3024 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                                    v410_written[(int64 )(((uint64 )v411_bit - (uint64 )v405_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(value, (uint64 )v411_bit - (uint64 )v403_lsb)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                }
                                {
                                    #line 3027 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                                    v410_current[(int64 )(((uint64 )v411_bit - (uint64 )v405_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), (uint64 )v411_bit)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                }
                            }
                        }
                        #line 3032 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        sb_addfmt(&v404_ranges, "\012\011%d:%d (value written = 0b%s, previous value = 0b%s)", v404_unmapped_msb, (int )((uint64 )v405_i + 1ULL), v410_written, v410_current);
                        {
                            #line 3033 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            v410_written[(int64 )((uint64 )v404_unmapped_msb - (uint64 )v405_i)] = (int8 )0LL;
                        }
                        {
                            #line 3034 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            v410_current[(int64 )((uint64 )v404_unmapped_msb - (uint64 )v405_i)] = (int8 )0LL;
                        }
                    }
                    {
                        #line 3036 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v404_unmapped_msb = (int32 )-1LL;
                    }
                }
            }
        }
        {
            #line 3039 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__register).id), 0ULL, 1ULL, 5ULL);
            #line 3039 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, 0LL, "Write outside fields in register %s, bitranges;%s", _DML_TM__qname___qname(_dev, UPCAST(__register, _register, _conf_attribute.object._qname)), sb_str(&v404_ranges));
        }
        #line 3042 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        sb_free(&v404_ranges);
    }
    #line 2996 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* register.write_register */
static void  _DML_TM_register__write_register(pci_data_capture_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _register __register UNUSED = DOWNCAST(_write_register, _register, write_register);
    {
        #line 3048 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v419_field_bits UNUSED  = _DML_TM_register___field_bits(_dev, __register);
        #line 3049 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v419_field_bits == 0LL) {
            {
                #line 3050 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~enabled_bytes)) | ((value) & (enabled_bytes));
            }
            #line 3051 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return;
        }
        #line 3053 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v419_num_fields UNUSED  = 0LL;
        #line 3054 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _write_field v419_fields[64LL] UNUSED ;
        memset((void *)&v419_fields, 0, sizeof(_write_field [64LL]));
        #line 3055 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v419_unmapped UNUSED  = 0LL;
        {
            #line 3056 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v422__ret__out1 = 0LL;
            #line 3056 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v419_num_fields = _DML_TM_register___get_write_fields(_dev, __register, v419_fields, &v422__ret__out1);
            #line 3056 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v419_unmapped = v422__ret__out1;
        }
        #line 3057 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v419_default_write_bits UNUSED  = (v419_unmapped) & (v419_field_bits);
        #line 3058 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v419_unmapped_bits UNUSED  = (v419_unmapped) & (~v419_field_bits);
        #line 3059 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (enabled_bytes == 0LL) {
            #line 3060 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return;
        }
        #line 3063 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v419_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
        #line 3064 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v419_r_msb UNUSED  = (int )(_DML_M__enabled_bytes_to_size(_dev, enabled_bytes) * 8ULL - 1ULL);
        {
            #line 3065 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v424_f UNUSED  = (int32 )0LL;
            #line 3065 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v424_f < (int64 )v419_num_fields; (int64 )(v424_f)++) {
                #line 3066 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v425_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v419_fields[(int64 )v424_f], _write_field, _lsb), struct __lsb, lsb);
                #line 3067 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v425_f_msb UNUSED  = (int )(((uint64 )v425_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v419_fields[(int64 )v424_f], _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
                #line 3069 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v425_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v425_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v425_f_msb - (uint64 )v425_f_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3069)) - 1ULL);
                #line 3070 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(v425_f_enabled_bytes == 0LL)) {
                    #line 3071 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    uint64 v426_f_value UNUSED  = (DML_shru(value, (uint64 )v425_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v425_f_msb - (uint64 )v425_f_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3071)) - 1ULL);
                    #line 3073 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(v419_fields[(int64 )v424_f], _write_field, write_field), (v426_f_value) & (v425_f_enabled_bytes), v425_f_enabled_bytes, aux);
                }
            }
        }
        {
            #line 3078 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~((v419_default_write_bits) & (enabled_bytes)))) | (((value) & (v419_default_write_bits)) & (enabled_bytes));
        }
        #line 3080 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(((v419_unmapped_bits) & (enabled_bytes)) == 0LL)) {
            #line 3082 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(_register, write_unmapped_bits, _dev, __register, (value) & (v419_unmapped_bits), (v419_unmapped_bits) & (enabled_bytes), aux);
        }
        #line 3046 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return;
    }
}
/* register.set_val */
static void  _DML_TM_register__set_val(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    {
        #line 3087 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(value, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3087)) - 1ULL);
    }
    #line 3086 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* register.get_val */
static uint64 _DML_TM_register__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3090 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3090)) - 1ULL);
}
/* register._default_get */
static uint64 _DML_TM_register___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    {
        #line 3094 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _get_field v434_fields[64LL] UNUSED ;
        memset((void *)&v434_fields, 0, sizeof(_get_field [64LL]));
        #line 3095 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v434_num UNUSED  = 0LL;
        #line 3096 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v434_unmapped UNUSED  = 0LL;
        {
            #line 3097 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v435__ret__out1 = 0LL;
            #line 3097 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v434_num = _DML_TM_register___get_get_fields(_dev, __register, v434_fields, &v435__ret__out1);
            #line 3097 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v434_unmapped = v435__ret__out1;
        }
        #line 3098 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v434_val UNUSED  = (_DML_TM_register__get_val(_dev, UPCAST(__register, _register, get._get.get_val))) & (v434_unmapped);
        {
            #line 3099 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v436_i UNUSED  = (int32 )0LL;
            #line 3099 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v436_i < (int64 )v434_num; (int64 )(v436_i)++) {
                #line 3100 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v437_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v434_fields[(int64 )v436_i], _get_field, _lsb), struct __lsb, lsb);
                {
                    #line 3101 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    v434_val = DML_combine_bits(v434_val, DML_shlu(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v434_fields[(int64 )v436_i], _get_field, get._get)), (uint64 )v437_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v437_lsb + (uint64 )VTABLE_PARAM(UPCAST(v434_fields[(int64 )v436_i], _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v437_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3101)) - 1ULL), (int64 )v437_lsb, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3101)));
                }
            }
        }
        #line 3103 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return v434_val;
    }
}
/* register._default_set */
static void  _DML_TM_register___default_set(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    {
        #line 3107 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _set_field v440_fields[64LL] UNUSED ;
        memset((void *)&v440_fields, 0, sizeof(_set_field [64LL]));
        #line 3108 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v440_num UNUSED  = 0LL;
        #line 3109 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v440_unmapped UNUSED  = 0LL;
        {
            #line 3110 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v441__ret__out1 = 0LL;
            #line 3110 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v440_num = _DML_TM_register___get_set_fields(_dev, __register, v440_fields, &v441__ret__out1);
            #line 3110 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v440_unmapped = v441__ret__out1;
        }
        {
            #line 3112 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~v440_unmapped)) | ((value) & (v440_unmapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3112)) - 1ULL);
        }
        {
            #line 3113 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            int v443_i UNUSED  = (int32 )0LL;
            #line 3113 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v443_i < (int64 )v440_num; (int64 )(v443_i)++) {
                #line 3114 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v444_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v440_fields[(int64 )v443_i], _set_field, _lsb), struct __lsb, lsb);
                #line 3115 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v440_fields[(int64 )v443_i], _set_field, set._set), (DML_shru(value, (uint64 )v444_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v444_lsb + (uint64 )VTABLE_PARAM(UPCAST(v440_fields[(int64 )v443_i], _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v444_lsb) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3115)) - 1ULL));
            }
        }
        #line 3106 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return;
    }
}
/* read_only.write_field */
static void  _DML_TM_read_only__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    read_only _read_only UNUSED = DOWNCAST(_write_field, read_only, write_field);
    #line 538 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val))) & (enabled_bits)))) {
        #line 540 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_read_only).id), 1ULL, 1ULL, 2ULL);
        #line 540 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to read-only %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_read_only, read_only, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val)));
    }
    #line 537 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* write.write_field */
static void  _DML_TM_write__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    __write ___write UNUSED = DOWNCAST(_write_field, __write, write_field);
    #line 3548 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(enabled_bits == 0LL)) {
        #line 3549 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v450_patched UNUSED  = (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___write, __write, _get))) & (~enabled_bits);
        #line 3550 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        CALL_TRAIT_METHOD(__write, write, _dev, ___write, (v450_patched) | ((val) & (enabled_bits)));
    }
    #line 3547 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* write.write */
static void  _DML_TM_write__write(pci_data_capture_t *_dev, __write ___write, uint64 val)
{
    #line 3555 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(___write, __write, _set), val);
    #line 3554 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* field.get_val */
static uint64 _DML_TM_field__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3196 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb))) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3196)) - 1ULL);
}
/* field.set_val */
static void  _DML_TM_field__set_val(pci_data_capture_t *_dev, set_val _set_val, uint64 val)
{
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    {
        #line 3200 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)) = DML_combine_bits(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), DML_shlu(val, (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3200)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb), "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3200)));
    }
    #line 3199 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* field._default_get */
static uint64 _DML_TM_field___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3204 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM_field__get_val(_dev, UPCAST(_field, field, _get.get_val));
}
/* field._default_set */
static void  _DML_TM_field___default_set(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3207 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), value);
    #line 3206 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* field._default_init */
static void  _DML_TM_field___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    field _field UNUSED = DOWNCAST(_init_val, field, init_val);
    #line 3211 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), VTABLE_PARAM(UPCAST(_field, field, init_val), struct _init_val, init_val));
    #line 3210 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* power_on_reset.power_on_reset */
static void  _DML_TM_power_on_reset__power_on_reset(pci_data_capture_t *_dev, power_on_reset _power_on_reset)
{
    #line 181 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(power_on_reset, _default_power_on_reset, _dev, _power_on_reset);
    #line 180 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* power_on_reset._default_power_on_reset */
static void  _DML_TM_power_on_reset___default_power_on_reset(pci_data_capture_t *_dev, power_on_reset _power_on_reset)
{
    #line 184 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, _power_on_reset);
    #line 183 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* power_on_reset.power_on_reset_subobjs */
static void  _DML_TM_power_on_reset__power_on_reset_subobjs(pci_data_capture_t *_dev, power_on_reset _power_on_reset)
{
    #line 187 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    {
        #line 187 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_power_on_reset, offsetof(struct _power_on_reset, _each_power_on_reset));
        #line 187 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__power_on_reset[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 187 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 187 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                power_on_reset v471_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 188 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                CALL_TRAIT_METHOD0(power_on_reset, power_on_reset, _dev, v471_obj);
            }
        }
    }
    #line 186 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* hard_reset.hard_reset */
static void  _DML_TM_hard_reset__hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    #line 324 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(_hard_reset, _default_hard_reset, _dev, __hard_reset);
    #line 323 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* hard_reset._default_hard_reset */
static void  _DML_TM_hard_reset___default_hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    #line 327 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, __hard_reset);
    #line 326 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* hard_reset.hard_reset_subobjs */
static void  _DML_TM_hard_reset__hard_reset_subobjs(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    #line 330 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    {
        #line 330 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__hard_reset, offsetof(struct __hard_reset, _each_hard_reset));
        #line 330 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__hard_reset[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 330 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 330 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                _hard_reset v478_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 331 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, v478_obj);
            }
        }
    }
    #line 329 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* soft_reset.soft_reset */
static void  _DML_TM_soft_reset__soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    #line 383 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(_soft_reset, _default_soft_reset, _dev, __soft_reset);
    #line 382 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* soft_reset._default_soft_reset */
static void  _DML_TM_soft_reset___default_soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    #line 386 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, __soft_reset);
    #line 385 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* soft_reset.soft_reset_subobjs */
static void  _DML_TM_soft_reset__soft_reset_subobjs(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    #line 389 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    {
        #line 389 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__soft_reset, offsetof(struct __soft_reset, _each_soft_reset));
        #line 389 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__soft_reset[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 389 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 389 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                _soft_reset v485_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 390 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, v485_obj);
            }
        }
    }
    #line 388 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* no_reset.power_on_reset */
static void  _DML_TM_no_reset__power_on_reset(pci_data_capture_t *_dev, power_on_reset _power_on_reset)
{
    no_reset _no_reset UNUSED = DOWNCAST(_power_on_reset, no_reset, power_on_reset);
    #line 1156 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* no_reset.hard_reset */
static void  _DML_TM_no_reset__hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    no_reset _no_reset UNUSED = DOWNCAST(__hard_reset, no_reset, _hard_reset);
    #line 1157 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* no_reset.soft_reset */
static void  _DML_TM_no_reset__soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    no_reset _no_reset UNUSED = DOWNCAST(__soft_reset, no_reset, _soft_reset);
    #line 1158 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* read.read_field */
static uint64 _DML_TM_read__read_field(pci_data_capture_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    __read ___read UNUSED = DOWNCAST(_read_field, __read, read_field);
    #line 3517 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return enabled_bits == 0LL ? 0ULL : (CALL_TRAIT_METHOD0(__read, read, _dev, ___read)) & (enabled_bits);
}
/* read.read */
static uint64 _DML_TM_read__read(pci_data_capture_t *_dev, __read ___read)
{
    #line 3521 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___read, __read, _get));
}
/* base_address.pci_bar_size_bits */
static int _DML_TM_base_address__pci_bar_size_bits(pci_data_capture_t *_dev, base_address _base_address)
{
    #line 905 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    int v498_bits UNUSED  = (int )VTABLE_PARAM(_base_address, struct _base_address, size_bits);
    #line 906 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return v498_bits;
}
/* base_address.pci_mapping_enabled */
static bool _DML_TM_base_address__pci_mapping_enabled(pci_data_capture_t *_dev, base_address _base_address)
{
    #line 911 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return 1;
}
/* base_address.pci_mapping_object */
static conf_object_t *_DML_TM_base_address__pci_mapping_object(pci_data_capture_t *_dev, base_address _base_address)
{
    #line 916 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return &_dev->obj;
}
/* base_address._get_bank_obj */
static conf_object_t *_DML_TM_base_address___get_bank_obj(pci_data_capture_t *_dev, base_address _base_address, conf_object_t *obj, int *_out1)
{
    #line 932 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (obj == (&_dev->obj)) {
        #line 933 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 933 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__dev, 2, 0, 1};
            #line 933 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
                uint32 _num = _list.num / __each_in_expr.array_size;
                uint32 _start = _num * __each_in_expr.array_idx;
                #line 933 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    #line 933 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                    function_mapped_bank v506_bank UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                    #line 934 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                    if ((int64 )VTABLE_PARAM(v506_bank, struct _function_mapped_bank, function) == VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func)) {
                        #line 935 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        int v508_len UNUSED  = strlen(_DML_TM__qname___qname(_dev, UPCAST(v506_bank, function_mapped_bank, bank.object._qname)));
                        #line 936 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        char v508_name[(int64 )((5ULL + (uint64 )v508_len) + 1ULL)] UNUSED ;
                        memset((void *)&v508_name, 0, sizeof(char [(int64 )((5ULL + (uint64 )v508_len) + 1ULL)]));
                        #line 937 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        memcpy(v508_name, "bank.", 5LL);
                        #line 938 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        memcpy(v508_name + 5LL, _DML_TM__qname___qname(_dev, UPCAST(v506_bank, function_mapped_bank, bank.object._qname)), (int64 )((uint64 )v508_len + 1ULL));
                        #line 939 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        conf_object_t *v508_bank_obj UNUSED  = SIM_object_descendant(obj, v508_name);
                        DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml", 941, !(v508_bank_obj == NULL));
                        #line 943 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        if (!(SIM_c_get_interface(v508_bank_obj, "io_memory") == NULL) || !(SIM_c_get_interface(v508_bank_obj, "transaction") == NULL)) {
                            #line 945 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                            *_out1 = (int32 )0LL;
                            #line 945 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                            return v508_bank_obj;
                        }
                    }
                }
            }
        }
    }
    #line 949 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    *_out1 = (int )VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func);
    #line 949 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return obj;
}
/* base_address.pci_mapping_target */
static conf_object_t *_DML_TM_base_address__pci_mapping_target(pci_data_capture_t *_dev, base_address _base_address)
{
    #line 954 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return NULL;
}
/* base_address.pci_mapping_customize */
static void  _DML_TM_base_address__pci_mapping_customize(pci_data_capture_t *_dev, base_address _base_address, map_info_t *info)
{
    #line 957 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
}
/* base_address.pci_mapping_base */
static uint64 _DML_TM_base_address__pci_mapping_base(pci_data_capture_t *_dev, base_address _base_address)
{
    #line 962 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return DML_shlu(CALL_TRAIT_METHOD0(base_address, get_base, _dev, _base_address), (uint64 )VTABLE_PARAM(UPCAST(VTABLE_PARAM(_base_address, struct _base_address, _base), field, _lsb), struct __lsb, lsb));
}
/* base_address.pci_mapping_length */
static uint64 _DML_TM_base_address__pci_mapping_length(pci_data_capture_t *_dev, base_address _base_address)
{
    #line 966 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (uint64 )(DML_shl(1LL, (int64 )(CALL_TRAIT_METHOD0(base_address, pci_bar_size_bits, _dev, _base_address)), "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml", 966));
}
/* base_address.get_base */
static uint64 _DML_TM_base_address__get_base(pci_data_capture_t *_dev, base_address _base_address)
{
    #line 972 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(_base_address, struct _base_address, _base), field, _get))) & ((uint64 )~((int64 )((uint64 )(DML_shl(1LL, (int64 )((uint64 )(CALL_TRAIT_METHOD0(base_address, pci_bar_size_bits, _dev, _base_address)) - (uint64 )VTABLE_PARAM(UPCAST(VTABLE_PARAM(_base_address, struct _base_address, _base), field, _lsb), struct __lsb, lsb)), "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml", 972)) - 1ULL)));
}
/* base_address.remove_map */
static void  _DML_TM_base_address__remove_map(pci_data_capture_t *_dev, base_address _base_address)
{
    #line 976 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func) < 0LL) {
        #line 977 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "Removing mapping for unknown base address %s", _DML_TM__qname___qname(_dev, UPCAST(_base_address, base_address, _register._conf_attribute.object._qname)));
    } else {
        #line 986 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        conf_object_t *v523_map_obj UNUSED  = NULL;
        #line 987 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (_dev->pci_bus.obj == NULL) {
            #line 988 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to remove mapping with the PCI bus disconnected");
            #line 990 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            return;
        }
        {
            #line 992 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            v523_map_obj = CALL_TRAIT_METHOD0(base_address, pci_mapping_object, _dev, _base_address);
        }
        #line 993 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (!(v523_map_obj == NULL)) {
            #line 994 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "Removing %s space mapping for %s (function %lld)", VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_type), _DML_TM__qname___qname(_dev, UPCAST(_base_address, base_address, _register._conf_attribute.object._qname)), (uint64 )VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func));
            #line 997 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            int v526_func UNUSED  = 0LL;
            {
                #line 998 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                int v527__ret__out1 = 0LL;
                #line 998 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                v523_map_obj = _DML_TM_base_address___get_bank_obj(_dev, _base_address, v523_map_obj, &v527__ret__out1);
                #line 998 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                v526_func = v527__ret__out1;
            }
            #line 1003 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->remove_map(_dev->pci_bus.obj, v523_map_obj, (int32 )((int64 )strcmp(VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_type), "memory") == 0LL ? 2LL : 1LL), v526_func);
        }
    }
    #line 975 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
}
/* base_address.add_map */
static void  _DML_TM_base_address__add_map(pci_data_capture_t *_dev, base_address _base_address)
{
    #line 1010 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func) < 0LL) {
        #line 1011 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_ERROR(&_dev->obj, _dml_loggroup_PCI_config, "Adding mapping for unknown base address %s", _DML_TM__qname___qname(_dev, UPCAST(_base_address, base_address, _register._conf_attribute.object._qname)));
    } else {
        #line 1020 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        map_info_t v532_info UNUSED ;
        memset((void *)&v532_info, 0, sizeof(map_info_t ));
        #line 1021 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        conf_object_t *v532_map_obj UNUSED  = NULL;
        #line 1022 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        conf_object_t *v532_map_target UNUSED  = NULL;
        #line 1023 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (_dev->pci_bus.obj == NULL) {
            #line 1024 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to add mapping with the PCI bus disconnected");
            #line 1027 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            return;
        }
        {
            #line 1031 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            v532_info.base = CALL_TRAIT_METHOD0(base_address, pci_mapping_base, _dev, _base_address);
        }
        {
            #line 1032 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            v532_info.length = CALL_TRAIT_METHOD0(base_address, pci_mapping_length, _dev, _base_address);
        }
        {
            #line 1033 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            v532_info.function = (int )VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func);
        }
        {
            #line 1039 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            v532_map_obj = CALL_TRAIT_METHOD0(base_address, pci_mapping_object, _dev, _base_address);
        }
        {
            #line 1040 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            v532_map_target = CALL_TRAIT_METHOD0(base_address, pci_mapping_target, _dev, _base_address);
        }
        #line 1041 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD(base_address, pci_mapping_customize, _dev, _base_address, &v532_info);
        #line 1044 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((int64 )v532_info.function == VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func))) {
            #line 1045 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_ERROR(&_dev->obj, 0LL, "Function number should not be changed when mapping %s", _DML_TM__qname___qname(_dev, UPCAST(_base_address, base_address, _register._conf_attribute.object._qname)));
        }
        {
            #line 1049 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            int v540__ret__out1 = 0LL;
            #line 1049 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            v532_map_obj = _DML_TM_base_address___get_bank_obj(_dev, _base_address, v532_map_obj, &v540__ret__out1);
            #line 1049 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            v532_info.function = v540__ret__out1;
        }
        #line 1050 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (v532_info.base == 0LL) {
            #line 1051 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "Zero %s mapping", _DML_TM__qname___qname(_dev, UPCAST(_base_address, base_address, _register._conf_attribute.object._qname)));
        }
        #line 1053 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "New %s space mapping for %s (obj %s, target %s, fn %lld): base = %#llx, length = %#llx", VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_type), VTABLE_PARAM(UPCAST(_base_address, base_address, _register._conf_attribute.object.name), struct _name, name), SIM_object_name(v532_map_obj), !(v532_map_target == NULL) ? SIM_object_name(v532_map_target) : "(none)", (uint64 )v532_info.function, v532_info.base, v532_info.length);
        #line 1064 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->add_map(_dev->pci_bus.obj, v532_map_obj, (int32 )((int64 )strcmp(VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_type), "memory") == 0LL ? 2LL : 1LL), v532_map_target, v532_info);
    }
    #line 1009 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
}
/* memory_base_address_generic.update_mapping */
static void  _DML_TM_memory_base_address_generic__update_mapping(pci_data_capture_t *_dev, base_address _base_address)
{
    memory_base_address_generic _memory_base_address_generic UNUSED = DOWNCAST(_base_address, memory_base_address_generic, base_address);
    #line 1079 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD0(base_address, remove_map, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address));
    #line 1080 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(VTABLE_PARAM(UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address), struct _base_address, command), struct __pci_config_generic_command_reg, _mem), field, _get))) == 0LL) && (CALL_TRAIT_METHOD0(base_address, pci_mapping_enabled, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address)))) {
        #line 1081 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD0(base_address, add_map, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address));
    }
    #line 1078 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
}
/* memory_base_address_generic.pci_mapping_base */
static uint64 _DML_TM_memory_base_address_generic__pci_mapping_base(pci_data_capture_t *_dev, base_address _base_address)
{
    memory_base_address_generic _memory_base_address_generic UNUSED = DOWNCAST(_base_address, memory_base_address_generic, base_address);
    {
        #line 1088 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 v545_map_base UNUSED  = 0LL;
        {
            #line 1089 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            v545_map_base = CALL_TRAIT_METHOD0(base_address, get_base, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address));
        }
        #line 1091 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 *v547_tmp = &v545_map_base;
        #line 1091 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        *v547_tmp = DML_shlu(*v547_tmp, (uint64 )VTABLE_PARAM(UPCAST(VTABLE_PARAM(UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address), struct _base_address, _base), field, _lsb), struct __lsb, lsb));
        #line 1093 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if ((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(_memory_base_address_generic, struct _memory_base_address_generic, _type), field, _get))) == 0LL) {
            #line 1094 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            uint64 *v548_tmp = &v545_map_base;
            #line 1094 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            *v548_tmp = (*v548_tmp) & (0xffffffffULL);
        }
        #line 1095 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return v545_map_base;
    }
}
/* attribute.set_attribute */
static set_error_t _DML_TM_attribute__set_attribute(pci_data_capture_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
{
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    {
        {
            #line 806 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(attribute, set, _dev, _attribute, value)) {
                goto throw7;
            }
            #line 807 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return (int32 )0LL;
        }
        throw7: ;
        #line 809 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )3LL;
    }
}
/* attribute.get_attribute */
static attr_value_t _DML_TM_attribute__get_attribute(pci_data_capture_t *_dev, _conf_attribute __conf_attribute)
{
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 814 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(attribute, get, _dev, _attribute);
}
/* post_init._rec_post_init */
static void  _DML_TM_post_init___rec_post_init(pci_data_capture_t *_dev, post_init _post_init)
{
    #line 395 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 395 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_post_init, offsetof(struct _post_init, _each_post_init));
        #line 395 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__post_init[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 395 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 395 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                post_init v559_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 396 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _DML_TM_post_init___rec_post_init(_dev, v559_obj);
            }
        }
    }
    #line 397 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(post_init, post_init, _dev, _post_init);
    #line 394 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* constant.write_field */
static void  _DML_TM_constant__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    constant _constant UNUSED = DOWNCAST(_write_field, constant, write_field);
    #line 746 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val))) & (enabled_bits)))) {
        #line 748 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_constant).id), 2ULL, 1ULL, 2ULL);
        #line 748 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to constant %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_constant, constant, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val)));
    }
    #line 745 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* _simple_write._simple_write */
static void  _DML_TM__simple_write___simple_write(pci_data_capture_t *_dev, _simple_write __simple_write, uint64 value, uint64 enabled_bits)
{
    #line 994 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    uint64 v564_patched UNUSED  = (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__simple_write, _simple_write, get_val))) & (~enabled_bits);
    #line 995 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(__simple_write, _simple_write, set_val), (v564_patched) | ((value) & (enabled_bits)));
    #line 993 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* write_1_clears.write_field */
static void  _DML_TM_write_1_clears__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    write_1_clears _write_1_clears UNUSED = DOWNCAST(_write_field, write_1_clears, write_field);
    #line 594 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_clears, write_1_clears, _simple_write), ~value, (enabled_bits) & (value));
    #line 593 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* miss_pattern_bank.unmapped_read */
static bool _DML_TM_miss_pattern_bank__unmapped_read(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1295 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    *_out0 = (uint64 )VTABLE_PARAM(_miss_pattern_bank, struct _miss_pattern_bank, miss_pattern) * 0x101010101010101ULL;
    #line 1295 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* miss_pattern_bank.unmapped_get */
static bool _DML_TM_miss_pattern_bank__unmapped_get(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1298 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    *_out0 = (uint64 )VTABLE_PARAM(_miss_pattern_bank, struct _miss_pattern_bank, miss_pattern) * 0x101010101010101ULL;
    #line 1298 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* miss_pattern_bank.unmapped_write */
static bool _DML_TM_miss_pattern_bank__unmapped_write(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1300 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* read_only_attr.set */
static bool _DML_TM_read_only_attr__set(pci_data_capture_t *_dev, attribute _attribute, attr_value_t val)
{
    read_only_attr _read_only_attr UNUSED = DOWNCAST(_attribute, read_only_attr, pseudo_attr.attribute);
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1186, 0);
}
/* uint64_attr.init */
static void  _DML_TM_uint64_attr__init(pci_data_capture_t *_dev, init _init)
{
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_init, uint64_attr, init);
    {
        #line 1126 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = VTABLE_PARAM(_uint64_attr, struct _uint64_attr, init_val);
    }
    #line 1125 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* uint64_attr.get */
static attr_value_t _DML_TM_uint64_attr__get(pci_data_capture_t *_dev, attribute _attribute)
{
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1129 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_uint64(*(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)));
}
/* uint64_attr.set */
static bool _DML_TM_uint64_attr__set(pci_data_capture_t *_dev, attribute _attribute, attr_value_t val)
{
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1132 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_uint64(val)) {
        #line 1134 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_c_attribute_error("negative integer value: %lld", SIM_attr_integer(val));
        #line 1135 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return 1;
    }
    {
        #line 1137 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = (uint64 )SIM_attr_integer(val);
    }
    #line 1131 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* connect.validate */
static bool _DML_TM_connect__validate(pci_data_capture_t *_dev, _connect __connect, conf_object_t *obj)
{
    #line 1258 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 1;
}
/* connect.set_attribute */
static set_error_t _DML_TM_connect__set_attribute(pci_data_capture_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
{
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    {
        #line 1277 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        conf_object_t *v587_obj UNUSED  = NULL;
        #line 1278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        char const *v587_port UNUSED  = NULL;
        #line 1281 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (SIM_attr_is_object(value)) {
            #line 1282 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v587_obj = SIM_attr_object(value);
        } else 
        #line 1283 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (SIM_attr_is_list(value)) {
            {
                #line 1284 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v587_obj = SIM_attr_object(SIM_attr_list_item(value, (uint32 )0ULL));
            }
            {
                #line 1285 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v587_port = SIM_attr_string(SIM_attr_list_item(value, (uint32 )1ULL));
            }
        }
        #line 1289 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v587_obj == *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) && (*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL ? v587_port == NULL : !(v587_port == NULL) && (int64 )strcmp(v587_port, *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))) == 0LL)) {
            #line 1292 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return (int32 )0LL;
        }
        #line 1295 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(v587_obj == NULL)) {
            #line 1296 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            bool v592_valid UNUSED  = 1;
            #line 1297 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 1297 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
                #line 1297 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    uint32 _start = _num * __each_in_expr.array_idx;
                    #line 1297 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                        #line 1297 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        _interface v593_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        #line 1298 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        if (VTABLE_PARAM(v593_iface, struct __interface, _required)) {
                            #line 1299 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            if (SIM_c_get_port_interface(v587_obj, VTABLE_PARAM(UPCAST(v593_iface, _interface, object.name), struct _name, name), v587_port) == NULL) {
                                #line 1301 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                                if (!(v587_port == NULL)) {
                                    #line 1305 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                                    SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", VTABLE_PARAM(UPCAST(v593_iface, _interface, object.name), struct _name, name), v587_port, SIM_object_name(v587_obj));
                                } else {
                                    #line 1310 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                                    SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v587_obj), VTABLE_PARAM(UPCAST(v593_iface, _interface, object.name), struct _name, name));
                                }
                                {
                                    #line 1311 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                                    v592_valid = 0;
                                }
                            }
                        }
                    }
                }
            }
            #line 1315 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!v592_valid) {
                #line 1316 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                return (int32 )2LL;
            }
            #line 1317 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            char const *v592_old_port UNUSED  = *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **));
            {
                #line 1318 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v587_port;
            }
            #line 1319 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            bool v592_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, __connect, v587_obj);
            {
                #line 1320 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v592_old_port;
            }
            #line 1321 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!v592_ok) {
                #line 1322 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                return (int32 )3LL;
            }
        }
        #line 1327 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL)) {
            #line 1328 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            MM_FREE((void  *)*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
        }
        {
            #line 1329 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = !(v587_port == NULL) ? MM_STRDUP(v587_port) : NULL;
        }
        #line 1330 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        CALL_TRAIT_METHOD(_connect, set, _dev, __connect, v587_obj);
        #line 1331 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0LL;
    }
}
/* connect.set */
static void  _DML_TM_connect__set(pci_data_capture_t *_dev, _connect __connect, conf_object_t *obj)
{
    {
        #line 1335 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) = obj;
    }
    #line 1336 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1336 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
        #line 1336 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1336 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 1336 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                _interface v605_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 1337 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    *(VTABLE_SESSION(_dev, v605_iface, struct __interface, val, void const  **)) = obj == NULL ? NULL : SIM_c_get_port_interface(obj, VTABLE_PARAM(UPCAST(v605_iface, _interface, object.name), struct _name, name), *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
                }
            }
        }
    }
    #line 1334 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* connect.get_attribute */
static attr_value_t _DML_TM_connect__get_attribute(pci_data_capture_t *_dev, _conf_attribute __conf_attribute)
{
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1343 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL)) {
        #line 1344 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **))), SIM_make_attr_string(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))));
    } else {
        #line 1347 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)));
    }
}
/* _init_val_soft_reset._default_soft_reset */
static void  _DML_TM__init_val_soft_reset___default_soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    _init_val_soft_reset __init_val_soft_reset UNUSED = DOWNCAST(__soft_reset, _init_val_soft_reset, _soft_reset);
    #line 396 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, _soft_reset));
    #line 397 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, init_val.init));
    #line 395 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* port._port_obj */
static conf_object_t *_DML_TM_port___port_obj(pci_data_capture_t *_dev, port _port)
{
    #line 1440 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL)) {
        #line 1441 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
    }
    {
        #line 1443 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_port, port, object._qname)), "port.");
    }
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1445, !(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL));
    #line 1446 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
}
/* _init_val_hard_reset._default_hard_reset */
static void  _DML_TM__init_val_hard_reset___default_hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    _init_val_hard_reset __init_val_hard_reset UNUSED = DOWNCAST(__hard_reset, _init_val_hard_reset, _hard_reset);
    #line 337 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, _hard_reset));
    #line 338 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, init_val.init));
    #line 336 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* _reg_write_as_field.write_register */
static void  _DML_TM__reg_write_as_field__write_register(pci_data_capture_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _reg_write_as_field __reg_write_as_field UNUSED = DOWNCAST(_write_register, _reg_write_as_field, _register.write_register);
    #line 3482 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(enabled_bytes == 0LL)) {
        #line 3483 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(__reg_write_as_field, _reg_write_as_field, write_field), (val) & (enabled_bytes), enabled_bytes, aux);
    }
    #line 3481 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* _reg_read_as_field.read_register */
static uint64 _DML_TM__reg_read_as_field__read_register(pci_data_capture_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _reg_read_as_field __reg_read_as_field UNUSED = DOWNCAST(_read_register, _reg_read_as_field, _register.read_register);
    #line 3473 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return enabled_bytes == 0LL ? 0ULL : (CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(__reg_read_as_field, _reg_read_as_field, read_field), enabled_bytes, aux)) & (enabled_bytes);
}
/* sticky.soft_reset */
static void  _DML_TM_sticky__soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    sticky _sticky UNUSED = DOWNCAST(__soft_reset, sticky, _soft_reset);
    #line 1112 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* resizable_bar.pci_bar_size_bits */
static int _DML_TM_resizable_bar__pci_bar_size_bits(pci_data_capture_t *_dev, base_address _base_address)
{
    resizable_bar _resizable_bar UNUSED = DOWNCAST(_base_address, resizable_bar, base_address);
    {
        #line 1718 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
        int v627_bits UNUSED  = (int )VTABLE_PARAM(UPCAST(_resizable_bar, resizable_bar, base_address), struct _base_address, size_bits);
        #line 1719 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
        {
            #line 1719 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
            _each_in_t __each_in_expr = _vtable_sequence_param(UPCAST(VTABLE_PARAM(UPCAST(_resizable_bar, resizable_bar, base_address), struct _base_address, parent_bank), _pci_config_generic, rbar_capable_bank), offsetof(struct _rbar_capable_bank, _rbar_control));
            #line 1719 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
            for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                _vtable_list_t _list = _each__rbar_control_reg[__each_in_expr.base_idx + _outer_idx];
                uint32 _num = _list.num / __each_in_expr.array_size;
                uint32 _start = _num * __each_in_expr.array_idx;
                #line 1719 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    #line 1719 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                    rbar_control_reg v628_bar UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                    #line 1720 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                    if (16ULL + 4ULL * (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(v628_bar, struct _rbar_control_reg, _id), field, _get))) == VTABLE_PARAM(UPCAST(_resizable_bar, resizable_bar, base_address._register), struct __register, offset)) {
                        {
                            #line 1721 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                            v627_bits = (int )(20ULL + (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(v628_bar, struct _rbar_control_reg, _sz), field, _get))));
                        }
                        #line 1722 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                        SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_config, "Resizable BAR detected, configured number of bits: %lld", (uint64 )v627_bits);
                    }
                }
            }
        }
        #line 1726 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
        return v627_bits;
    }
}
/* providing_pcie_ats_methods.ats_invalidate_received */
static exception_type_t _DML_TM_providing_pcie_ats_methods__ats_invalidate_received(pci_data_capture_t *_dev, providing_pcie_ats_methods _providing_pcie_ats_methods, transaction_t *t, uint64 addr)
{
    #line 186 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    uint64 v633_invalidated_addr UNUSED  = SIM_get_transaction_value_le(t);
    #line 187 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "ATS Invalidate for 0x%llx, PASID:%lld", v633_invalidated_addr, (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 189 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
/* providing_pcie_ats_methods.ats_transaction_received */
static exception_type_t _DML_TM_providing_pcie_ats_methods__ats_transaction_received(pci_data_capture_t *_dev, providing_pcie_ats_methods _providing_pcie_ats_methods, transaction_t *t, uint64 addr)
{
    #line 197 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    pcie_at_t v635_at UNUSED  = ATOM_get_transaction_pcie_at(t);
    #line 198 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "ATS %s Request for 0x%llx, PASID:%lld", (int64 )v635_at == 1LL ? "Untranslated" : ((int64 )v635_at == 2LL ? "Translation" : ((int64 )v635_at == 3LL ? "Translated" : "Invalid")), addr, (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 204 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    pcie_error_ret_t *v635_pex UNUSED  = ATOM_get_transaction_pcie_error_ret(t);
    #line 205 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    if (!(v635_pex == NULL)) {
        #line 206 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
        v635_pex->val = (int32 )2LL;
    }
    #line 208 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    pcie_byte_count_ret_t *v635_bc UNUSED  = ATOM_get_transaction_pcie_byte_count_ret(t);
    #line 210 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    if (!(v635_bc == NULL)) {
        #line 211 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
        v635_bc->val = 0ULL;
    }
    #line 213 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
/* providing_pcie_prs_methods.page_request_received */
static exception_type_t _DML_TM_providing_pcie_prs_methods__page_request_received(pci_data_capture_t *_dev, providing_pcie_prs_methods _providing_pcie_prs_methods, transaction_t *t, uint64 addr)
{
    #line 324 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "Page Request Message: Page Address 0x%llx, PRGI:%lld %s%s%s PASID:%lld", (uint64 )(DML_shl((int64 )((uint64 )(((DML_shru(addr, 12ULL)) & (0xfffffffffffffULL)) & (0xfffffffffffffULL))), 12LL, "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml", 325)), (uint64 )((uint16 )(((DML_shru(addr, 3ULL)) & (0x1ffULL)) & (0x1ffULL))), (int64 )((uint8 )(((DML_shru(addr, 2ULL)) & (1ULL)) & (1ULL))) ? "L" : "", (int64 )((uint8 )(((DML_shru(addr, 1ULL)) & (1ULL)) & (1ULL))) ? "W" : "", (int64 )((uint8 )(((DML_shru(addr, 0ULL)) & (1ULL)) & (1ULL))) ? "R" : "", (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 328 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
/* providing_pcie_prs_methods.page_response_received */
static exception_type_t _DML_TM_providing_pcie_prs_methods__page_response_received(pci_data_capture_t *_dev, providing_pcie_prs_methods _providing_pcie_prs_methods, transaction_t *t, uint64 addr)
{
    #line 336 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "PRG Response Message: Response Code %lld, PRGI:%lld PASID:%lld", (uint64 )((uint8 )(((DML_shru(addr, 44ULL)) & (15ULL)) & (15ULL))), (uint64 )((uint16 )(((DML_shru(addr, 32ULL)) & (0x1ffULL)) & (0x1ffULL))), (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 338 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
/* _init_val_power_on_reset._default_power_on_reset */
static void  _DML_TM__init_val_power_on_reset___default_power_on_reset(pci_data_capture_t *_dev, power_on_reset _power_on_reset)
{
    _init_val_power_on_reset __init_val_power_on_reset UNUSED = DOWNCAST(_power_on_reset, _init_val_power_on_reset, power_on_reset);
    #line 194 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, power_on_reset));
    #line 195 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, init_val.init));
    #line 193 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* soft_reset_val.soft_reset */
static void  _DML_TM_soft_reset_val__soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    soft_reset_val _soft_reset_val UNUSED = DOWNCAST(__soft_reset, soft_reset_val, _soft_reset);
    #line 468 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(_soft_reset_val, soft_reset_val, _soft_reset));
    #line 469 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_soft_reset_val, soft_reset_val, set_val), VTABLE_PARAM(_soft_reset_val, struct _soft_reset_val, soft_reset_val));
    #line 467 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* write_only.read_field */
static uint64 _DML_TM_write_only__read_field(pci_data_capture_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    write_only _write_only UNUSED = DOWNCAST(_read_field, write_only, read_field);
    {
        #line 571 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_write_only).id), 3ULL, 1ULL, 2ULL);
        #line 571 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from write-only register %s (returning 0).", _DML_TM__qname___qname(_dev, UPCAST(_write_only, write_only, _qname)));
    }
    #line 573 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return 0ULL;
}
/* clear_on_read.read_field */
static uint64 _DML_TM_clear_on_read__read_field(pci_data_capture_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    clear_on_read _clear_on_read UNUSED = DOWNCAST(_read_field, clear_on_read, read_field);
    {
        #line 612 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        uint64 v649_value UNUSED  = CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_clear_on_read, clear_on_read, get_val));
        #line 613 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_clear_on_read, clear_on_read, set_val), 0ULL);
        #line 614 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        return (v649_value) & (enabled_bits);
    }
}
/* write_1_only.write_field */
static void  _DML_TM_write_1_only__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    write_1_only _write_1_only UNUSED = DOWNCAST(_write_field, write_1_only, write_field);
    #line 637 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_only, write_1_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_1_only, write_1_only, _simple_write.get_val))) | (value), enabled_bits);
    #line 636 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* write_0_only.write_field */
static void  _DML_TM_write_0_only__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    write_0_only _write_0_only UNUSED = DOWNCAST(_write_field, write_0_only, write_field);
    #line 660 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_0_only, write_0_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_0_only, write_0_only, _simple_write.get_val))) & (value), enabled_bits);
    #line 659 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* reserved.write_field */
static void  _DML_TM_reserved__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    reserved _reserved UNUSED = DOWNCAST(_write_field, reserved, write_field);
    #line 865 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (!(*(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *))) && (VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val))) & (enabled_bits))))) {
        #line 867 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(2LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to reserved %s %s (value written = %#llx, contents = %#llx), will not warn again.", VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_reserved, reserved, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val)));
        {
            #line 872 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
            *(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *)) = 1;
        }
    }
    #line 874 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_reserved, reserved, _simple_write), val, enabled_bits);
    #line 864 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* _log_unimpl_read.read_field */
static uint64 _DML_TM__log_unimpl_read__read_field(pci_data_capture_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _log_unimpl_read __log_unimpl_read UNUSED = DOWNCAST(_read_field, _log_unimpl_read, read_field);
    #line 880 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_read, _log_unimpl_read, _reg_or_field), struct __reg_or_field, is_register)) {
        #line 881 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_read).id), 4ULL, 1ULL, 3ULL);
        #line 881 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_read, _log_unimpl_read, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val)));
    }
    #line 885 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val))) & (enabled_bits);
}
/* _log_unimpl_write.write_field */
static void  _DML_TM__log_unimpl_write__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _log_unimpl_write __log_unimpl_write UNUSED = DOWNCAST(_write_field, _log_unimpl_write, write_field);
    #line 891 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val))) & (enabled_bits)))) {
        #line 893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_write).id), 5ULL, 1ULL, 3ULL);
        #line 893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val)));
    }
    #line 898 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write), val, enabled_bits);
    #line 890 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* silent_unimpl.write_field */
static void  _DML_TM_silent_unimpl__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_write_field, silent_unimpl, write_field);
    #line 1029 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits)))) {
        #line 1031 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 6ULL, 2ULL, 3ULL);
        #line 1031 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
    }
    #line 1036 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write), val, enabled_bits);
    #line 1028 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* silent_unimpl.read_field */
static uint64 _DML_TM_silent_unimpl__read_field(pci_data_capture_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_read_field, silent_unimpl, read_field);
    #line 1039 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register)) {
        #line 1040 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 7ULL, 2ULL, 3ULL);
        #line 1040 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
    }
    #line 1044 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits);
}
/* undocumented.write_field */
static void  _DML_TM_undocumented__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    undocumented _undocumented UNUSED = DOWNCAST(_write_field, undocumented, write_field);
    {
        #line 1069 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 8ULL, 1ULL, 2ULL);
        #line 1069 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to poorly or non-documented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
    }
    #line 1074 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_undocumented, undocumented, _simple_write), val, enabled_bits);
    #line 1068 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
}
/* undocumented.read_field */
static uint64 _DML_TM_undocumented__read_field(pci_data_capture_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    undocumented _undocumented UNUSED = DOWNCAST(_read_field, undocumented, read_field);
    {
        #line 1077 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 9ULL, 1ULL, 2ULL);
        #line 1077 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Read from poorly or non-documented %s %s (contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
    }
    #line 1081 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val))) & (enabled_bits);
}
/* bank_obj.bank_obj */
static conf_object_t *_DML_TM_bank_obj__bank_obj(pci_data_capture_t *_dev, bank_obj _bank_obj)
{
    #line 1313 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return _DML_TM_bank___bank_obj(_dev, UPCAST(_bank_obj, bank_obj, bank));
}
/* map_target.read */
static bool _DML_TM_map_target__read(pci_data_capture_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 *_out0)
{
    #line 1375 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (8LL < size) {
        #line 1376 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.read: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1378 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1380 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    uint8 v678_val[size] UNUSED ;
    memset((void *)&v678_val, 0, sizeof(uint8 [size]));
    #line 1381 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    atom_t v678_atoms[4LL] UNUSED  = {ATOM_data(v678_val), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1387 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    transaction_t v678_t UNUSED ;
    memset((void *)&v678_t, 0, sizeof(transaction_t ));
    {
        #line 1388 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        v678_t.atoms = v678_atoms;
    }
    #line 1389 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v678_t, addr)) == 0x401LL)) {
        #line 1390 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1391 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    *_out0 = SIM_get_transaction_value_le(&v678_t);
    #line 1391 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* map_target.read_bytes */
static bool _DML_TM_map_target__read_bytes(pci_data_capture_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 *bytes)
{
    #line 1401 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    atom_t v682_atoms[4LL] UNUSED  = {ATOM_data(bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1407 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    transaction_t v682_t UNUSED ;
    memset((void *)&v682_t, 0, sizeof(transaction_t ));
    {
        #line 1408 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        v682_t.atoms = v682_atoms;
    }
    #line 1409 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v682_t, addr)) == 0x401LL)) {
        #line 1410 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1400 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* map_target.write */
static bool _DML_TM_map_target__write(pci_data_capture_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 value)
{
    #line 1421 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (8LL < size) {
        #line 1422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.write: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1424 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1426 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    uint8 v685_buf[size] UNUSED ;
    memset((void *)&v685_buf, 0, sizeof(uint8 [size]));
    #line 1427 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    atom_t v685_atoms[5LL] UNUSED  = {ATOM_data(v685_buf), ATOM_size((uint32 )size), ATOM_flags(Sim_Transaction_Write), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1434 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    transaction_t v685_t UNUSED ;
    memset((void *)&v685_t, 0, sizeof(transaction_t ));
    {
        #line 1435 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        v685_t.atoms = v685_atoms;
    }
    #line 1436 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    SIM_set_transaction_value_le(&v685_t, value);
    #line 1437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v685_t, addr)) == 0x401LL)) {
        #line 1438 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1420 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* map_target.write_bytes */
static bool _DML_TM_map_target__write_bytes(pci_data_capture_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 const *bytes)
{
    #line 1449 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    atom_t v689_atoms[5LL] UNUSED  = {ATOM_flags(Sim_Transaction_Write), ATOM_data((uint8 *)bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1456 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    transaction_t v689_t UNUSED ;
    memset((void *)&v689_t, 0, sizeof(transaction_t ));
    {
        #line 1457 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        v689_t.atoms = v689_atoms;
    }
    #line 1458 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v689_t, addr)) == 0x401LL)) {
        #line 1459 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1447 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* bool_attr.init */
static void  _DML_TM_bool_attr__init(pci_data_capture_t *_dev, init _init)
{
    bool_attr _bool_attr UNUSED = DOWNCAST(_init, bool_attr, init);
    {
        #line 1110 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = VTABLE_PARAM(_bool_attr, struct _bool_attr, init_val);
    }
    #line 1109 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* bool_attr.get */
static attr_value_t _DML_TM_bool_attr__get(pci_data_capture_t *_dev, attribute _attribute)
{
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1113 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_boolean(*(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)));
}
/* bool_attr.set */
static bool _DML_TM_bool_attr__set(pci_data_capture_t *_dev, attribute _attribute, attr_value_t val)
{
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    {
        #line 1116 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = SIM_attr_boolean(val);
    }
    #line 1115 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* int64_attr.init */
static void  _DML_TM_int64_attr__init(pci_data_capture_t *_dev, init _init)
{
    int64_attr _int64_attr UNUSED = DOWNCAST(_init, int64_attr, init);
    {
        #line 1147 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = VTABLE_PARAM(_int64_attr, struct _int64_attr, init_val);
    }
    #line 1146 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* int64_attr.get */
static attr_value_t _DML_TM_int64_attr__get(pci_data_capture_t *_dev, attribute _attribute)
{
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1150 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_int64(*(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)));
}
/* int64_attr.set */
static bool _DML_TM_int64_attr__set(pci_data_capture_t *_dev, attribute _attribute, attr_value_t val)
{
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1153 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_int64(val)) {
        #line 1155 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_c_attribute_error("integer value too large: %llu", (uint64 )SIM_attr_integer(val));
        #line 1156 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return 1;
    }
    {
        #line 1158 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = SIM_attr_integer(val);
    }
    #line 1152 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* double_attr.init */
static void  _DML_TM_double_attr__init(pci_data_capture_t *_dev, init _init)
{
    double_attr _double_attr UNUSED = DOWNCAST(_init, double_attr, init);
    {
        #line 1168 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = VTABLE_PARAM(_double_attr, struct _double_attr, init_val);
    }
    #line 1167 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* double_attr.get */
static attr_value_t _DML_TM_double_attr__get(pci_data_capture_t *_dev, attribute _attribute)
{
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1171 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_floating(*(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)));
}
/* double_attr.set */
static bool _DML_TM_double_attr__set(pci_data_capture_t *_dev, attribute _attribute, attr_value_t val)
{
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    {
        #line 1174 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = SIM_attr_floating(val);
    }
    #line 1173 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* write_only_attr.get */
static attr_value_t _DML_TM_write_only_attr__get(pci_data_capture_t *_dev, attribute _attribute)
{
    write_only_attr _write_only_attr UNUSED = DOWNCAST(_attribute, write_only_attr, pseudo_attr.attribute);
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1193, 0);
}
/* subdevice._port_obj */
static conf_object_t *_DML_TM_subdevice___port_obj(pci_data_capture_t *_dev, subdevice _subdevice)
{
    #line 1465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL)) {
        #line 1466 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
    }
    {
        #line 1468 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) = SIM_object_descendant(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_subdevice, subdevice, object._qname)));
    }
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1469, !(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL));
    #line 1470 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
}
/* _time_event._post */
static void  _DML_TM__time_event___post(pci_data_capture_t *_dev, _time_event __time_event, double when, void  *data)
{
    #line 3806 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    conf_object_t *v723_clk UNUSED  = SIM_object_clock(&_dev->obj);
    #line 3807 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v723_clk == NULL) {
        #line 3808 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    } else {
        #line 3811 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_event_post_time(v723_clk, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, when, data);
    }
    #line 3805 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* _time_event._next */
static double _DML_TM__time_event___next(pci_data_capture_t *_dev, _time_event __time_event, void  *data)
{
    #line 3814 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_event_find_next_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
}
/* _cycle_event._post */
static void  _DML_TM__cycle_event___post(pci_data_capture_t *_dev, _cycle_event __cycle_event, uint64 when, void  *data)
{
    #line 3821 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    conf_object_t *v727_clk UNUSED  = SIM_object_clock(&_dev->obj);
    #line 3822 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v727_clk == NULL) {
        #line 3823 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    } else {
        #line 3826 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_event_post_cycle(v727_clk, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, (int64 )when, data);
    }
    #line 3820 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* _cycle_event._next */
static uint64 _DML_TM__cycle_event___next(pci_data_capture_t *_dev, _cycle_event __cycle_event, void  *data)
{
    #line 3829 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (uint64 )SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
}
/* _simple_event._describe_event */
static char *_DML_TM__simple_event___describe_event(pci_data_capture_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3840 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname))));
}
/* _simple_event._get_event_info */
static attr_value_t _DML_TM__simple_event___get_event_info(pci_data_capture_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3843 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(data == NULL)) {
        #line 3845 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: non-NULL event data", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    }
    #line 3847 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_nil();
}
/* _simple_event._set_event_info */
static void  *_DML_TM__simple_event___set_event_info(pci_data_capture_t *_dev, event _event, attr_value_t info)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3850 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_nil(info)) {
        #line 3851 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: strange event info", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    }
    #line 3853 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return NULL;
}
/* _simple_event._callback */
static void  _DML_TM__simple_event___callback(pci_data_capture_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3855 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(_simple_event, event, _dev, __simple_event);
    #line 3855 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* _simple_event._destroy */
static void  _DML_TM__simple_event___destroy(pci_data_capture_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3856 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* _simple_event.posted */
static bool _DML_TM__simple_event__posted(pci_data_capture_t *_dev, _simple_event __simple_event)
{
    #line 3859 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
}
/* _simple_event.remove */
static void  _DML_TM__simple_event__remove(pci_data_capture_t *_dev, _simple_event __simple_event)
{
    #line 3865 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    #line 3863 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* simple_time_event.post */
static void  _DML_TM_simple_time_event__post(pci_data_capture_t *_dev, simple_time_event _simple_time_event, double when)
{
    #line 3871 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__time_event___post(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), when, NULL);
    #line 3870 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* simple_time_event.next */
static double _DML_TM_simple_time_event__next(pci_data_capture_t *_dev, simple_time_event _simple_time_event)
{
    #line 3874 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM__time_event___next(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), NULL);
}
/* simple_cycle_event.post */
static void  _DML_TM_simple_cycle_event__post(pci_data_capture_t *_dev, simple_cycle_event _simple_cycle_event, cycles_t when)
{
    #line 3880 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__cycle_event___post(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), (uint64 )when, NULL);
    #line 3879 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* simple_cycle_event.next */
static cycles_t _DML_TM_simple_cycle_event__next(pci_data_capture_t *_dev, simple_cycle_event _simple_cycle_event)
{
    #line 3883 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), NULL));
}
/* _custom_event._callback */
static void  _DML_TM__custom_event___callback(pci_data_capture_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, event, _dev, __custom_event, data);
    #line 3893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* _custom_event._describe_event */
static char *_DML_TM__custom_event___describe_event(pci_data_capture_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3895 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__custom_event, _custom_event, _event.event.object._qname))));
}
/* _custom_event._get_event_info */
static attr_value_t _DML_TM__custom_event___get_event_info(pci_data_capture_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3898 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, get_event_info, _dev, __custom_event, data);
}
/* _custom_event._set_event_info */
static void  *_DML_TM__custom_event___set_event_info(pci_data_capture_t *_dev, event _event, attr_value_t info)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3901 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, set_event_info, _dev, __custom_event, info);
}
/* _custom_event._destroy */
static void  _DML_TM__custom_event___destroy(pci_data_capture_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3903 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, destroy, _dev, __custom_event, data);
    #line 3903 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* custom_time_event.post */
static void  _DML_TM_custom_time_event__post(pci_data_capture_t *_dev, custom_time_event _custom_time_event, double when, void  *data)
{
    #line 3927 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__time_event___post(_dev, UPCAST(_custom_time_event, custom_time_event, _time_event), when, data);
    #line 3926 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* custom_cycle_event.post */
static void  _DML_TM_custom_cycle_event__post(pci_data_capture_t *_dev, custom_cycle_event _custom_cycle_event, cycles_t when, void  *data)
{
    #line 3933 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__cycle_event___post(_dev, UPCAST(_custom_cycle_event, custom_cycle_event, _cycle_event), (uint64 )when, data);
    #line 3932 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* _uint64_event._callback */
static void  _DML_TM__uint64_event___callback(pci_data_capture_t *_dev, event _event, void  *user)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3940 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_uint64_event, event, _dev, __uint64_event, (uint64 )((uintptr_t )((uint64 )user)));
    #line 3939 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* _uint64_event._describe_event */
static char *_DML_TM__uint64_event___describe_event(pci_data_capture_t *_dev, event _event, void  *data)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3943 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_describe_uint64_event(!(VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__uint64_event, _uint64_event, _event.event.object._qname))), (uint64 )((uintptr_t )((uint64 )data)));
}
/* _uint64_event._get_event_info */
static attr_value_t _DML_TM__uint64_event___get_event_info(pci_data_capture_t *_dev, event _event, void  *data)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3947 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_uint64((uint64 )((uintptr_t )((uint64 )data)));
}
/* _uint64_event._set_event_info */
static void  *_DML_TM__uint64_event___set_event_info(pci_data_capture_t *_dev, event _event, attr_value_t info)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3950 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_uint64(info)) {
        #line 3952 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "negative integer in event info: %lld", (uint64 )SIM_attr_integer(info));
    }
    #line 3954 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, (uint64 )SIM_attr_integer(info));
}
/* _uint64_event._destroy */
static void  _DML_TM__uint64_event___destroy(pci_data_capture_t *_dev, event _event, void  *data)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3956 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* _uint64_event._int_to_voidp */
static void  *_DML_TM__uint64_event___int_to_voidp(pci_data_capture_t *_dev, _uint64_event __uint64_event, uint64 val)
{
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 3960, (uint64 )sizeof(uintptr_t ) == (uint64 )sizeof(uint64 ));
    #line 3961 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (void  *)((uintptr_t )val);
}
/* _uint64_event.posted */
static bool _DML_TM__uint64_event__posted(pci_data_capture_t *_dev, _uint64_event __uint64_event, uint64 data)
{
    #line 3965 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
}
/* _uint64_event.remove */
static void  _DML_TM__uint64_event__remove(pci_data_capture_t *_dev, _uint64_event __uint64_event, uint64 data)
{
    #line 3972 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    #line 3970 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* uint64_time_event.post */
static void  _DML_TM_uint64_time_event__post(pci_data_capture_t *_dev, uint64_time_event _uint64_time_event, double when, uint64 data)
{
    #line 3980 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__time_event___post(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
    #line 3979 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* uint64_time_event.next */
static double _DML_TM_uint64_time_event__next(pci_data_capture_t *_dev, uint64_time_event _uint64_time_event, uint64 data)
{
    #line 3983 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM__time_event___next(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
/* uint64_cycle_event.post */
static void  _DML_TM_uint64_cycle_event__post(pci_data_capture_t *_dev, uint64_cycle_event _uint64_cycle_event, cycles_t when, uint64 data)
{
    #line 3989 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__cycle_event___post(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), (uint64 )when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data));
    #line 3988 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
}
/* uint64_cycle_event.next */
static cycles_t _DML_TM_uint64_cycle_event__next(pci_data_capture_t *_dev, uint64_cycle_event _uint64_cycle_event, uint64 data)
{
    #line 3992 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data)));
}
/* _enabled_bytes_to_offset */
static uint64 _DML_M__enabled_bytes_to_offset(pci_data_capture_t *_dev, uint64 enabled_bytes)
#line 1552 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 1553 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v800_offset UNUSED  = (int32 )0LL;
        #line 1553 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v800_offset <= 8LL; (int64 )++(v800_offset)) {
            #line 1554 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!(((DML_shru(enabled_bytes, (uint64 )v800_offset * 8ULL)) & (255ULL)) == 0LL)) {
                #line 1555 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                return (uint64 )v800_offset;
            }
        }
    }
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1558, 0);
    #line 1559 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 5047 "pci-data-capture-dml.c"
/* _mask */
static uint64 _DML_M__mask(pci_data_capture_t *_dev, uint64 size)
#line 1527 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1528 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return size == 8LL ? 0xffffffffffffffffULL : (DML_shlu(1ULL, size * 8ULL)) - 1ULL;
    #line 1529 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 5057 "pci-data-capture-dml.c"
/* _enabled_bytes_to_size */
static uint64 _DML_M__enabled_bytes_to_size(pci_data_capture_t *_dev, uint64 enabled_bytes)
#line 1541 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 1542 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v805_size UNUSED  = (int32 )8LL;
        #line 1542 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; 0LL < (int64 )v805_size; (int64 )--(v805_size)) {
            #line 1543 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!(((enabled_bytes) & (0xff00000000000000ULL)) == 0LL)) {
                #line 1544 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                return (uint64 )v805_size;
            }
            {
                #line 1546 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                enabled_bytes = DML_shlu(enabled_bytes, 8ULL);
            }
        }
    }
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 1548, 0);
    #line 1549 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 5082 "pci-data-capture-dml.c"
/* pci_config.interrupts.post_init */
static void  _DML_M_pci_config__interrupts__post_init(pci_data_capture_t *_dev)
#line 432 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 433 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_lower_all_pins(_dev);
    #line 432 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 434 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5094 "pci-data-capture-dml.c"
/* pci_lower_all_pins */
static void  _DML_M_pci_lower_all_pins(pci_data_capture_t *_dev)
#line 1454 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1455 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Lowering all active pins");
    #line 1456 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    int v810_pin UNUSED  = (int32 )0LL;
    {
        #line 1457 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v810_pin = (int32 )0LL;
    }
    #line 1457 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    for (; (int64 )v810_pin < 4LL; (int64 )++(v810_pin)) {
        #line 1458 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if ((int64 )((uint8 )(((DML_shru(_dev->pci_config.interrupts.val, (uint64 )v810_pin)) & (1ULL)) & (1ULL))) == 1LL) {
            #line 1459 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _DML_M_pci_lower_interrupt_pin(_dev, v810_pin);
        }
    }
    #line 1454 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1462 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5120 "pci-data-capture-dml.c"
/* pci_lower_interrupt_pin */
static void  _DML_M_pci_lower_interrupt_pin(pci_data_capture_t *_dev, int pin)
#line 1494 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml", 1495, 0LL <= (int64 )pin && (int64 )pin < 4LL);
    #line 1497 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    int v815_bridge_count UNUSED  = 0LL;
    {
        #line 446 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 v816_count UNUSED  = 0LL;
        {
            #line 448 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            v816_count = 0ULL;
        }
        #line 449 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v815_bridge_count = (int )v816_count;
        goto exit4;
    exit4: ;
    }
    #line 1499 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if ((int64 )((uint8 )(((DML_shru(_dev->pci_config.interrupts.val, (uint64 )pin)) & (1ULL)) & (1ULL))) == 1LL) {
        {
            #line 1500 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->pci_config.interrupts.val = DML_combine_bits(_dev->pci_config.interrupts.val, (uint64 )(DML_shl(0LL, (int64 )pin, "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml", 1500)), DML_shlu(1ULL, (uint64 )pin));
        }
        #line 1501 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if ((int64 )v815_bridge_count == 0LL) {
            #line 1502 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            if (_dev->pci_bus.obj == NULL) {
                #line 1503 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to lower legacy interrupt with the PCI bus disconnected");
            } else {
                #line 1506 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Lowering interrupt pin %lld (%s)", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
                #line 1508 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->lower_interrupt(_dev->pci_bus.obj, &_dev->obj, pin);
            }
        } else {
            #line 1511 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Forwarded interrupts still pending acknowledgement, interrupt pin %lld (%s) not lowered", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
        }
    } else {
        #line 1517 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Signal already lowered for pin %lld (%s)", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
    }
    #line 1522 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (_dev->pci_config.interrupts.val == 0LL) {
        #line 1523 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write) {(&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), ((_identity_t) {.id = 74, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field._set), 0ULL);
    }
    #line 1494 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1524 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5176 "pci-data-capture-dml.c"
/* regs.cmd.write */
static void  _DML_M_regs__cmd__write(pci_data_capture_t *_dev, uint64 value)
#line 123 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
{
    #line 124 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
    uint32 v825_index UNUSED  = (uint32 )0ULL;
    #line 125 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
    if (value == 1LL) {
        #line 126 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
        if (!(_dev->input.val == NULL)) {
            {
                #line 127 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
                _dev->file = fopen(_dev->input.val, "r");
            }
            {
                #line 128 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
                v825_index = (uint32 )0ULL;
            }
            #line 128 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            for (; (int64 )v825_index < 0x100LL; (int64 )(v825_index)++) {
                #line 129 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
                uint8 v831_char_read UNUSED  = fgetc(_dev->file);
                #line 130 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
                _DML_TM_register__set_val(_dev, UPCAST(UPCAST(({uint32 __indices[] = {(int64 )v825_index}; ((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only) {(&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only), ((_identity_t) {.id = 89, .encoded_index = __indices[0]})});}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _reg_write_as_field._register), _register, set._set.set_val), (uint64 )v831_char_read);
                #line 131 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
                SIM_LOG_INFO(4LL, _dev->regs._obj, 0LL, "loaded val = 0x%llx @ buffer[%lld]", (uint64 )v831_char_read, (uint64 )v825_index);
            }
            #line 133 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
            fclose(_dev->file);
        }
    }
    #line 123 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
    return;
    #line 137 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
}

#line 5213 "pci-data-capture-dml.c"
/* regs.transaction_access */
static exception_type_t _DML_M_regs__transaction_access(pci_data_capture_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2594 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2595 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_LOG_ERROR(_dev->regs._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)));
    #line 2597 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x407LL;
    #line 2598 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 5225 "pci-data-capture-dml.c"
/* pci_config.vendor_id.write */
static void  _DML_M_pci_config__vendor_id__write(pci_data_capture_t *_dev, uint64 value)
#line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__vendor_id__can_write(_dev, value)) {
        #line 272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static0_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.vendor_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 84, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static0_log_level = (uint8 )2ULL;
        }
        #line 276 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__vendor_id__do_write(_dev, value);
    #line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 279 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5248 "pci-data-capture-dml.c"
/* pci_config.vendor_id.do_write */
static void  _DML_M_pci_config__vendor_id__do_write(pci_data_capture_t *_dev, uint64 value)
#line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 84, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 268 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5260 "pci-data-capture-dml.c"
/* pci_config.vendor_id.can_write */
static bool _DML_M_pci_config__vendor_id__can_write(pci_data_capture_t *_dev, uint64 value)
#line 263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 84, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 265 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5270 "pci-data-capture-dml.c"
/* pci_config.subsystem_vendor_id.write */
static void  _DML_M_pci_config__subsystem_vendor_id__write(pci_data_capture_t *_dev, uint64 value)
#line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__subsystem_vendor_id__can_write(_dev, value)) {
        #line 272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static1_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.subsystem_vendor_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 83, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static1_log_level = (uint8 )2ULL;
        }
        #line 276 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__subsystem_vendor_id__do_write(_dev, value);
    #line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 279 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5293 "pci-data-capture-dml.c"
/* pci_config.subsystem_vendor_id.do_write */
static void  _DML_M_pci_config__subsystem_vendor_id__do_write(pci_data_capture_t *_dev, uint64 value)
#line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 83, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 268 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5305 "pci-data-capture-dml.c"
/* pci_config.subsystem_vendor_id.can_write */
static bool _DML_M_pci_config__subsystem_vendor_id__can_write(pci_data_capture_t *_dev, uint64 value)
#line 263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 83, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 265 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5315 "pci-data-capture-dml.c"
/* pci_config.subsystem_id.write */
static void  _DML_M_pci_config__subsystem_id__write(pci_data_capture_t *_dev, uint64 value)
#line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__subsystem_id__can_write(_dev, value)) {
        #line 272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static2_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.subsystem_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 82, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static2_log_level = (uint8 )2ULL;
        }
        #line 276 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__subsystem_id__do_write(_dev, value);
    #line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 279 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5338 "pci-data-capture-dml.c"
/* pci_config.subsystem_id.do_write */
static void  _DML_M_pci_config__subsystem_id__do_write(pci_data_capture_t *_dev, uint64 value)
#line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 82, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 268 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5350 "pci-data-capture-dml.c"
/* pci_config.subsystem_id.can_write */
static bool _DML_M_pci_config__subsystem_id__can_write(pci_data_capture_t *_dev, uint64 value)
#line 263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 82, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 265 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5360 "pci-data-capture-dml.c"
/* pci_config.status.mhz.write_field */
static void  _DML_M_pci_config__status__mhz__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 5370 "pci-data-capture-dml.c"
/* pci_config.status.ir.write_field */
static void  _DML_M_pci_config__status__ir__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 5380 "pci-data-capture-dml.c"
/* pci_config.status.ins.write_field */
static void  _DML_M_pci_config__status__ins__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 5390 "pci-data-capture-dml.c"
/* pci_config.status.fbb.write_field */
static void  _DML_M_pci_config__status__fbb__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 5400 "pci-data-capture-dml.c"
/* pci_config.status.ds.write_field */
static void  _DML_M_pci_config__status__ds__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 5410 "pci-data-capture-dml.c"
/* pci_config.status.c.write_field */
static void  _DML_M_pci_config__status__c__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 5420 "pci-data-capture-dml.c"
/* pci_config.revision_id.write */
static void  _DML_M_pci_config__revision_id__write(pci_data_capture_t *_dev, uint64 value)
#line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__revision_id__can_write(_dev, value)) {
        #line 272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static3_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.revision_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 68, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static3_log_level = (uint8 )2ULL;
        }
        #line 276 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__revision_id__do_write(_dev, value);
    #line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 279 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5443 "pci-data-capture-dml.c"
/* pci_config.revision_id.do_write */
static void  _DML_M_pci_config__revision_id__do_write(pci_data_capture_t *_dev, uint64 value)
#line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 68, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 268 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5455 "pci-data-capture-dml.c"
/* pci_config.revision_id.can_write */
static bool _DML_M_pci_config__revision_id__can_write(pci_data_capture_t *_dev, uint64 value)
#line 263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 68, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 265 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5465 "pci-data-capture-dml.c"
/* pci_config.min_gnt.write */
static void  _DML_M_pci_config__min_gnt__write(pci_data_capture_t *_dev, uint64 value)
#line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__min_gnt__can_write(_dev, value)) {
        #line 272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static4_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.min_gnt (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 65, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static4_log_level = (uint8 )2ULL;
        }
        #line 276 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__min_gnt__do_write(_dev, value);
    #line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 279 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5488 "pci-data-capture-dml.c"
/* pci_config.min_gnt.do_write */
static void  _DML_M_pci_config__min_gnt__do_write(pci_data_capture_t *_dev, uint64 value)
#line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 65, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 268 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5500 "pci-data-capture-dml.c"
/* pci_config.min_gnt.can_write */
static bool _DML_M_pci_config__min_gnt__can_write(pci_data_capture_t *_dev, uint64 value)
#line 263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 65, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 265 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5510 "pci-data-capture-dml.c"
/* pci_config.max_lat.write */
static void  _DML_M_pci_config__max_lat__write(pci_data_capture_t *_dev, uint64 value)
#line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__max_lat__can_write(_dev, value)) {
        #line 272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static5_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.max_lat (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 64, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static5_log_level = (uint8 )2ULL;
        }
        #line 276 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__max_lat__do_write(_dev, value);
    #line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 279 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5533 "pci-data-capture-dml.c"
/* pci_config.max_lat.do_write */
static void  _DML_M_pci_config__max_lat__do_write(pci_data_capture_t *_dev, uint64 value)
#line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 64, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 268 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5545 "pci-data-capture-dml.c"
/* pci_config.max_lat.can_write */
static bool _DML_M_pci_config__max_lat__can_write(pci_data_capture_t *_dev, uint64 value)
#line 263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 64, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 265 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5555 "pci-data-capture-dml.c"
/* pci_config.interrupts.soft_reset */
static void  _DML_M_pci_config__interrupts__soft_reset(pci_data_capture_t *_dev)
#line 439 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 440 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_TM_soft_reset__soft_reset(_dev, ((_soft_reset) {(&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_soft_reset._soft_reset), ((_identity_t) {.id = 61, .encoded_index = 0})}));
    #line 441 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_lower_all_pins(_dev);
    #line 439 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 442 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5569 "pci-data-capture-dml.c"
/* pci_config.interrupts.hard_reset */
static void  _DML_M_pci_config__interrupts__hard_reset(pci_data_capture_t *_dev)
#line 435 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 436 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_TM_hard_reset__hard_reset(_dev, ((_hard_reset) {(&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset._hard_reset), ((_identity_t) {.id = 61, .encoded_index = 0})}));
    #line 437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_lower_all_pins(_dev);
    #line 435 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 438 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5583 "pci-data-capture-dml.c"
/* pci_config.interrupt_pin.write */
static void  _DML_M_pci_config__interrupt_pin__write(pci_data_capture_t *_dev, uint64 value)
#line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__interrupt_pin__can_write(_dev, value)) {
        #line 272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static6_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.interrupt_pin (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 60, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static6_log_level = (uint8 )2ULL;
        }
        #line 276 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__interrupt_pin__do_write(_dev, value);
    #line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 279 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5606 "pci-data-capture-dml.c"
/* pci_config.interrupt_pin.do_write */
static void  _DML_M_pci_config__interrupt_pin__do_write(pci_data_capture_t *_dev, uint64 value)
#line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 60, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 268 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5618 "pci-data-capture-dml.c"
/* pci_config.interrupt_pin.can_write */
static bool _DML_M_pci_config__interrupt_pin__can_write(pci_data_capture_t *_dev, uint64 value)
#line 263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 60, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 265 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5628 "pci-data-capture-dml.c"
/* pci_config.header_type.type.write_field */
static void  _DML_M_pci_config__header_type__type__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 5638 "pci-data-capture-dml.c"
/* pci_config.header_type.mf.write_field */
static void  _DML_M_pci_config__header_type__mf__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 5648 "pci-data-capture-dml.c"
/* pci_config.expansion_rom_base.e.write */
static void  _DML_M_pci_config__expansion_rom_base__e__write(pci_data_capture_t *_dev, uint64 value)
#line 639 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 640 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL)) {
        #line 641 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 54, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == value)) {
            #line 642 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 54, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._set), value);
            #line 643 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _DML_M_pci_config__expansion_rom_base__update_mapping(_dev);
        }
    }
    #line 639 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 646 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5668 "pci-data-capture-dml.c"
/* pci_config.expansion_rom_base.e.read */
static uint64 _DML_M_pci_config__expansion_rom_base__e__read(pci_data_capture_t *_dev)
#line 629 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 630 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    uint64 v881_value UNUSED  = 0LL;
    #line 631 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL)) {
        #line 632 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v881_value = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 54, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get));
    } else {
        #line 634 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v881_value = 0ULL;
    }
    #line 636 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return v881_value;
    #line 637 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5688 "pci-data-capture-dml.c"
/* pci_config.expansion_rom_base.base.write */
static void  _DML_M_pci_config__expansion_rom_base__base__write(pci_data_capture_t *_dev, uint64 value)
#line 616 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 617 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL)) {
        #line 618 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 53, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == value)) {
            #line 619 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 53, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._set), value);
            #line 620 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _DML_M_pci_config__expansion_rom_base__update_mapping(_dev);
        }
    }
    #line 616 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 623 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5708 "pci-data-capture-dml.c"
/* pci_config.expansion_rom_base.base.read */
static uint64 _DML_M_pci_config__expansion_rom_base__base__read(pci_data_capture_t *_dev)
#line 606 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 607 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    uint64 v889_value UNUSED  = 0LL;
    #line 608 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL)) {
        #line 609 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v889_value = CALL_TRAIT_METHOD0(base_address, get_base, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address), ((_identity_t) {.id = 52, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address));
    } else {
        #line 611 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v889_value = 0ULL;
    }
    #line 613 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return v889_value;
    #line 614 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5728 "pci-data-capture-dml.c"
/* pci_config.expansion_rom_base.update_mapping */
static void  _DML_M_pci_config__expansion_rom_base__update_mapping(pci_data_capture_t *_dev)
#line 594 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 595 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD0(base_address, remove_map, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address), ((_identity_t) {.id = 52, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address));
    #line 596 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 39, .encoded_index = 0})}), struct __pci_config_generic_command_reg, _mem), field, _get))) == 0LL) && _DML_M_pci_config__expansion_rom_base__pci_mapping_enabled(_dev)) {
        #line 597 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD0(base_address, add_map, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address), ((_identity_t) {.id = 52, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address));
    }
    #line 594 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 599 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5745 "pci-data-capture-dml.c"
/* pci_config.expansion_rom_base.pci_mapping_object */
static conf_object_t *_DML_M_pci_config__expansion_rom_base__pci_mapping_object(pci_data_capture_t *_dev)
#line 661 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 662 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return _dev->expansion_rom.obj;
    #line 663 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5755 "pci-data-capture-dml.c"
/* pci_config.expansion_rom_base.pci_mapping_enabled */
static bool _DML_M_pci_config__expansion_rom_base__pci_mapping_enabled(pci_data_capture_t *_dev)
#line 655 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 656 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 54, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == 0LL) && !(_dev->expansion_rom.obj == NULL)) && !(_dev->expansion_rom_size.val == 0LL);
    #line 659 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5765 "pci-data-capture-dml.c"
/* pci_config.expansion_rom_base.pci_bar_size_bits */
static int _DML_M_pci_config__expansion_rom_base__pci_bar_size_bits(pci_data_capture_t *_dev)
#line 649 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 650 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    int v898_bits UNUSED  = 0LL;
    {
        #line 651 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v898_bits = log2_64(_dev->expansion_rom_size.val);
    }
    #line 652 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return v898_bits;
    #line 653 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5781 "pci-data-capture-dml.c"
/* pci_config.device_id.write */
static void  _DML_M_pci_config__device_id__write(pci_data_capture_t *_dev, uint64 value)
#line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__device_id__can_write(_dev, value)) {
        #line 272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static7_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.device_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 51, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static7_log_level = (uint8 )2ULL;
        }
        #line 276 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__device_id__do_write(_dev, value);
    #line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 279 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5804 "pci-data-capture-dml.c"
/* pci_config.device_id.do_write */
static void  _DML_M_pci_config__device_id__do_write(pci_data_capture_t *_dev, uint64 value)
#line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 51, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 268 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5816 "pci-data-capture-dml.c"
/* pci_config.device_id.can_write */
static bool _DML_M_pci_config__device_id__can_write(pci_data_capture_t *_dev, uint64 value)
#line 263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 51, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 265 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5826 "pci-data-capture-dml.c"
/* pci_config.command.mem.write */
static void  _DML_M_pci_config__command__mem__write(pci_data_capture_t *_dev, uint64 enable)
#line 539 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 540 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (1) {
        #line 541 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 44, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == enable)) {
            #line 542 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 44, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), enable);
            {
                #line 485 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "memory");
                #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                {
                    #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                    _each_in_t __each_in_expr = (_each_in_t){_each__base_address__in__pci_config, 2, 0, 1};
                    #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                    for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                        _vtable_list_t _list = _each__base_address[__each_in_expr.base_idx + _outer_idx];
                        uint32 _num = _list.num / __each_in_expr.array_size;
                        uint32 _start = _num * __each_in_expr.array_idx;
                        #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                            #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                            base_address v909_reg UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                            #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                            if (VTABLE_PARAM(UPCAST(v909_reg, base_address, _register), struct __register, mapped) && (int64 )strcmp(VTABLE_PARAM(UPCAST(v909_reg, base_address, map_params), struct _map_params, map_type), "memory") == 0LL) {
                                #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                {
                                    #line 489 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                    if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v909_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_0") == 0LL) {
                                        #line 490 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                        CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v909_reg);
                                    }
                                }
                                #line 492 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v909_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "expansion_rom_base") == 0LL) {
                                    #line 493 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                    CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v909_reg);
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    #line 539 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 546 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5880 "pci-data-capture-dml.c"
/* pci_config.command.m.write */
static void  _DML_M_pci_config__command__m__write(pci_data_capture_t *_dev, uint64 enable)
#line 549 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 550 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (1) {
        #line 551 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (0) {
            #line 552 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_SPEC_VIOLATION((int64 )(_dml_loggroup_PCI_config), _dev->pci_config._obj, 0LL, "Enabling bus master, but this device doesn't support it");
            #line 554 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            return;
        }
        #line 556 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 43, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), enable);
    }
    #line 549 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 558 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5902 "pci-data-capture-dml.c"
/* pci_config.command.io.write */
static void  _DML_M_pci_config__command__io__write(pci_data_capture_t *_dev, uint64 enable)
#line 529 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 530 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (1) {
        #line 531 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 42, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == enable)) {
            #line 532 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 42, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), enable);
            {
                #line 485 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "I/O");
                #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                {
                    #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                    _each_in_t __each_in_expr = (_each_in_t){_each__base_address__in__pci_config, 2, 0, 1};
                    #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                    for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                        _vtable_list_t _list = _each__base_address[__each_in_expr.base_idx + _outer_idx];
                        uint32 _num = _list.num / __each_in_expr.array_size;
                        uint32 _start = _num * __each_in_expr.array_idx;
                        #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                            #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                            base_address v921_reg UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                            #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                            if (VTABLE_PARAM(UPCAST(v921_reg, base_address, _register), struct __register, mapped) && (int64 )strcmp(VTABLE_PARAM(UPCAST(v921_reg, base_address, map_params), struct _map_params, map_type), "I/O") == 0LL) {
                                #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                {
                                    #line 489 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                    if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v921_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_0") == 0LL) {
                                        #line 490 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                        CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v921_reg);
                                    }
                                }
                                #line 492 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v921_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "expansion_rom_base") == 0LL) {
                                    #line 493 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                    CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v921_reg);
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    #line 529 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 536 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5956 "pci-data-capture-dml.c"
/* pci_config.command.id.write */
static void  _DML_M_pci_config__command__id__write(pci_data_capture_t *_dev, uint64 value)
#line 561 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 562 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (1) {
        #line 563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 41, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == value)) {
            #line 564 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            if (value == 1LL) {
                #line 566 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                _DML_M_pci_lower_all_pins(_dev);
            }
            #line 568 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 41, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), value);
        }
    }
    #line 561 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 571 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 5979 "pci-data-capture-dml.c"
/* pci_config.class_code.write */
static void  _DML_M_pci_config__class_code__write(pci_data_capture_t *_dev, uint64 value)
#line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__class_code__can_write(_dev, value)) {
        #line 272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static8_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.class_code (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 38, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static8_log_level = (uint8 )2ULL;
        }
        #line 276 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__class_code__do_write(_dev, value);
    #line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 279 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6002 "pci-data-capture-dml.c"
/* pci_config.class_code.do_write */
static void  _DML_M_pci_config__class_code__do_write(pci_data_capture_t *_dev, uint64 value)
#line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 38, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 268 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6014 "pci-data-capture-dml.c"
/* pci_config.class_code.can_write */
static bool _DML_M_pci_config__class_code__can_write(pci_data_capture_t *_dev, uint64 value)
#line 263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 38, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 265 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6024 "pci-data-capture-dml.c"
/* pci_config.cardbus_cis_ptr.write */
static void  _DML_M_pci_config__cardbus_cis_ptr__write(pci_data_capture_t *_dev, uint64 value)
#line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__cardbus_cis_ptr__can_write(_dev, value)) {
        #line 272 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static9_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.cardbus_cis_ptr (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 37, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 275 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static9_log_level = (uint8 )2ULL;
        }
        #line 276 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 278 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__cardbus_cis_ptr__do_write(_dev, value);
    #line 269 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 279 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6047 "pci-data-capture-dml.c"
/* pci_config.cardbus_cis_ptr.do_write */
static void  _DML_M_pci_config__cardbus_cis_ptr__do_write(pci_data_capture_t *_dev, uint64 value)
#line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 37, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 266 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 268 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6059 "pci-data-capture-dml.c"
/* pci_config.cardbus_cis_ptr.can_write */
static bool _DML_M_pci_config__cardbus_cis_ptr__can_write(pci_data_capture_t *_dev, uint64 value)
#line 263 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 264 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 37, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 265 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6069 "pci-data-capture-dml.c"
/* pci_config.bist.write */
static void  _DML_M_pci_config__bist__write(pci_data_capture_t *_dev, uint64 value)
#line 581 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 582 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(value == 0LL)) {
        #line 583 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_UNIMPLEMENTED(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "BIST is not implemented");
    }
    #line 581 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 584 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6084 "pci-data-capture-dml.c"
/* pci_config.bist.read_field */
static uint64 _DML_M_pci_config__bist__read_field(pci_data_capture_t *_dev, uint64 enabled_bits, void  *aux)
#line 508 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 509 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return 0ULL;
    #line 510 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 6094 "pci-data-capture-dml.c"
/* pci_config.bist.set */
static void  _DML_M_pci_config__bist__set(pci_data_capture_t *_dev, uint64 value)
#line 577 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 578 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(value == 0LL)) {
        #line 579 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_UNIMPLEMENTED(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "BIST is not implemented");
    }
    #line 577 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 580 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6109 "pci-data-capture-dml.c"
/* pci_config.base_address_5.ignore.write_field */
static void  _DML_M_pci_config__base_address_5__ignore__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 6119 "pci-data-capture-dml.c"
/* pci_config.base_address_4.ignore.write_field */
static void  _DML_M_pci_config__base_address_4__ignore__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 6129 "pci-data-capture-dml.c"
/* pci_config.base_address_3.ignore.write_field */
static void  _DML_M_pci_config__base_address_3__ignore__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 6139 "pci-data-capture-dml.c"
/* pci_config.base_address_2.ignore.write_field */
static void  _DML_M_pci_config__base_address_2__ignore__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 6149 "pci-data-capture-dml.c"
/* pci_config.base_address_1.ignore.write_field */
static void  _DML_M_pci_config__base_address_1__ignore__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 6159 "pci-data-capture-dml.c"
/* pci_config.base_address_0.type.write_field */
static void  _DML_M_pci_config__base_address_0__type__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 6169 "pci-data-capture-dml.c"
/* pci_config.base_address_0.type.set */
static void  _DML_M_pci_config__base_address_0__type__set(pci_data_capture_t *_dev, uint64 value)
#line 1133 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1134 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (value == 1LL || value == 3LL) {
        #line 1135 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )(_dml_loggroup_PCI_config), _dev->pci_config._obj, 0LL, "Setting pci_config.base_address_0.type to reserved value %lld ignored", value);
        #line 1138 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 1142 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(value == (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write) {(&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write), ((_identity_t) {.id = 22, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, field._get))))) {
        #line 1143 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Unable to change type of 32-bit BAR.");
        #line 1145 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 1148 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_TM__set__set(_dev, ((_set) {(&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._set_field.set._set), ((_identity_t) {.id = 22, .encoded_index = 0})}), value);
    #line 1133 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1149 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6195 "pci-data-capture-dml.c"
/* pci_config.base_address_0.s.write_field */
static void  _DML_M_pci_config__base_address_0__s__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 6205 "pci-data-capture-dml.c"
/* pci_config.base_address_0.p.write_field */
static void  _DML_M_pci_config__base_address_0__p__write_field(pci_data_capture_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 6215 "pci-data-capture-dml.c"
/* pci_config.base_address_0.base.write */
static void  _DML_M_pci_config__base_address_0__base__write(pci_data_capture_t *_dev, uint64 value)
#line 1114 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1115 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 19, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == value)) {
        #line 1116 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 19, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._set), value);
        #line 1117 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 39, .encoded_index = 0})}), struct __pci_config_generic_command_reg, _mem), field, _get))) == 0LL)) {
            #line 1119 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32), ((_identity_t) {.id = 18, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address));
        }
    }
    #line 1114 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1122 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6235 "pci-data-capture-dml.c"
/* pci_config.base_address_0.base.read */
static uint64 _DML_M_pci_config__base_address_0__base__read(pci_data_capture_t *_dev)
#line 1102 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1104 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    uint64 v957_value UNUSED  = 0LL;
    {
        #line 1105 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v957_value = CALL_TRAIT_METHOD0(base_address, get_base, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32), ((_identity_t) {.id = 18, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address));
    }
    #line 1107 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if ((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((field) {(&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write.field), ((_identity_t) {.id = 22, .encoded_index = 0})}), field, _get))) == 0LL) {
        #line 1108 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 *v959_tmp = &v957_value;
        #line 1108 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        *v959_tmp = (*v959_tmp) & (0xfffffffULL);
    }
    #line 1110 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return v957_value;
    #line 1112 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6258 "pci-data-capture-dml.c"
/* pci_config.transaction_access */
static exception_type_t _DML_M_pci_config__transaction_access(pci_data_capture_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2594 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2595 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_LOG_ERROR(_dev->pci_config._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank.object._qname)));
    #line 2597 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x407LL;
    #line 2598 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6270 "pci-data-capture-dml.c"
/* pci_bus.set */
static void  _DML_M_pci_bus__set(pci_data_capture_t *_dev, conf_object_t *obj)
#line 220 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 221 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_bus__legacy_before_set(_dev);
    #line 222 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(_dev->pci_bus.obj == NULL)) {
        #line 223 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "disconnected from bus");
        #line 224 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        _DML_M_pci_bus_disconnected(_dev);
    }
    #line 226 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_TM_connect__set(_dev, ((_connect) {(&_tr_pci_bus__connect), ((_identity_t) {.id = 12, .encoded_index = 0})}), obj);
    #line 237 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(obj == NULL)) {
        #line 238 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        _DML_M_pci_bus_connected(_dev);
    }
    #line 220 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 240 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6296 "pci-data-capture-dml.c"
/* pci_bus_connected */
static void  _DML_M_pci_bus_connected(pci_data_capture_t *_dev)
#line 196 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 197 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "connected to bus");
    #line 196 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 198 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6308 "pci-data-capture-dml.c"
/* pci_bus_disconnected */
static void  _DML_M_pci_bus_disconnected(pci_data_capture_t *_dev)
#line 200 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 201 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__bus_reset(_dev);
    #line 200 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 202 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6320 "pci-data-capture-dml.c"
/* pci_config.bus_reset */
static void  _DML_M_pci_config__bus_reset(pci_data_capture_t *_dev)
#line 508 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 509 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    SIM_LOG_INFO(2LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Bus reset");
    #line 510 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, UPCAST(((sreset) {(&_tr__dev__sreset), ((_identity_t) {.id = 0, .encoded_index = 0})}), sreset, _soft_reset));
    #line 511 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__update_all_mappings(_dev);
    #line 512 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__secondary_bus_reset(_dev);
    #line 508 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 513 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6338 "pci-data-capture-dml.c"
/* pci_config.secondary_bus_reset */
static void  _DML_M_pci_config__secondary_bus_reset(pci_data_capture_t *_dev)
#line 515 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 515 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 517 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6348 "pci-data-capture-dml.c"
/* pci_config.update_all_mappings */
static void  _DML_M_pci_config__update_all_mappings(pci_data_capture_t *_dev)
#line 503 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    {
        #line 485 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "I/O");
        #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _each_in_t __each_in_expr = (_each_in_t){_each__base_address__in__pci_config, 2, 0, 1};
            #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                _vtable_list_t _list = _each__base_address[__each_in_expr.base_idx + _outer_idx];
                uint32 _num = _list.num / __each_in_expr.array_size;
                uint32 _start = _num * __each_in_expr.array_idx;
                #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                    base_address v970_reg UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                    if (VTABLE_PARAM(UPCAST(v970_reg, base_address, _register), struct __register, mapped) && (int64 )strcmp(VTABLE_PARAM(UPCAST(v970_reg, base_address, map_params), struct _map_params, map_type), "I/O") == 0LL) {
                        #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        {
                            #line 489 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                            if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v970_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_0") == 0LL) {
                                #line 490 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v970_reg);
                            }
                        }
                        #line 492 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v970_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "expansion_rom_base") == 0LL) {
                            #line 493 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v970_reg);
                        }
                    }
                }
            }
        }
    }
    {
        #line 485 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "memory");
        #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            _each_in_t __each_in_expr = (_each_in_t){_each__base_address__in__pci_config, 2, 0, 1};
            #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                _vtable_list_t _list = _each__base_address[__each_in_expr.base_idx + _outer_idx];
                uint32 _num = _list.num / __each_in_expr.array_size;
                uint32 _start = _num * __each_in_expr.array_idx;
                #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    #line 486 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                    base_address v976_reg UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                    #line 487 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                    if (VTABLE_PARAM(UPCAST(v976_reg, base_address, _register), struct __register, mapped) && (int64 )strcmp(VTABLE_PARAM(UPCAST(v976_reg, base_address, map_params), struct _map_params, map_type), "memory") == 0LL) {
                        #line 488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        {
                            #line 489 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                            if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v976_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_0") == 0LL) {
                                #line 490 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                                CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v976_reg);
                            }
                        }
                        #line 492 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                        if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v976_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "expansion_rom_base") == 0LL) {
                            #line 493 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v976_reg);
                        }
                    }
                }
            }
        }
    }
    #line 503 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 506 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6430 "pci-data-capture-dml.c"
/* pci_bus.legacy_before_set */
static void  _DML_M_pci_bus__legacy_before_set(pci_data_capture_t *_dev)
#line 214 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 214 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 218 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6440 "pci-data-capture-dml.c"
/* is_pcie_device.get */
static attr_value_t _DML_M_is_pcie_device__get(pci_data_capture_t *_dev)
#line 109 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 110 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    attr_value_t v982_value UNUSED ;
    memset((void *)&v982_value, 0, sizeof(attr_value_t ));
    {
        #line 111 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v982_value = SIM_make_attr_boolean(0);
    }
    #line 112 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return v982_value;
    #line 113 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6457 "pci-data-capture-dml.c"
/* input.set */
static bool _DML_M_input__set(pci_data_capture_t *_dev, attr_value_t attr)
#line 65 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
{
    #line 66 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
    char const *v984_attr_str UNUSED  = SIM_attr_string(attr);
    #line 67 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
    _DML_M_input__set_string(_dev, v984_attr_str);
    #line 65 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
    return 0;
    #line 69 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
}

#line 6471 "pci-data-capture-dml.c"
/* input.set_string */
static void  _DML_M_input__set_string(pci_data_capture_t *_dev, char const *ptr)
#line 75 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
{
    #line 76 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
    if (0LL < (int64 )_dev->input.len) {
        MM_FREE(_dev->input.val);
    }
    {
        #line 77 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
        _dev->input.len = (int )strlen(ptr);
    }
    {
        #line 78 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
        _dev->input.val = MM_ZALLOC((int64 )((uint64 )_dev->input.len + 1ULL), char );
    }
    #line 79 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
    strcpy(_dev->input.val, ptr);
    #line 75 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
    return;
    #line 80 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
}

#line 6495 "pci-data-capture-dml.c"
/* input.get */
static attr_value_t _DML_M_input__get(pci_data_capture_t *_dev)
#line 59 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
{
    #line 60 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
    return SIM_make_attr_string(!(_dev->input.val == NULL) ? _dev->input.val : "");
    #line 62 "/home/mendezos/Documents/simics-project/modules/pci-data-capture/pci-data-capture.dml"
}

#line 6505 "pci-data-capture-dml.c"
/* config_registers.get */
static attr_value_t _DML_M_config_registers__get(pci_data_capture_t *_dev)
#line 86 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 87 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    attr_value_t v990_value UNUSED ;
    memset((void *)&v990_value, 0, sizeof(attr_value_t ));
    #line 88 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    uint64 v990_val UNUSED  = 0LL;
    #line 89 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    uint32 v990_i UNUSED  = 0LL;
    {
        #line 91 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v990_value = SIM_alloc_attr_list((uint32 )64ULL);
    }
    {
        #line 93 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        v990_i = (uint32 )0ULL;
    }
    #line 93 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    for (; (int64 )v990_i < 64LL; (int64 )++(v990_i)) {
        {
            {
                #line 95 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                uint64 v996__ret__out0 = 0LL;
                #line 95 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), (uint64 )v990_i * 4ULL, 4ULL, &v996__ret__out0)) {
                    goto throw8;
                }
                #line 95 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                v990_val = v996__ret__out0;
            }
            #line 94 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
            if (false) {
            throw8: ;
                #line 97 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
                v990_val = 0ULL;
            }
        }
        #line 99 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_attr_list_set_item(&v990_value, v990_i, SIM_make_attr_uint64(v990_val));
    }
    #line 101 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return v990_value;
    #line 102 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6553 "pci-data-capture-dml.c"
/* post_init */
static void  _DML_M_post_init(pci_data_capture_t *_dev)
#line 564 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 564 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 564 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6563 "pci-data-capture-dml.c"
/* init */
static void  _DML_M_init(pci_data_capture_t *_dev)
#line 563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6573 "pci-data-capture-dml.c"
/* regs.register_view_read_only.is_read_only */
static bool _DML_M_regs__register_view_read_only__is_read_only(pci_data_capture_t *_dev, uint32 reg)
#line 2488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2489 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1001_r UNUSED ;
    memset((void *)&v1001_r, 0, sizeof(_register ));
    {
        {
            #line 2491 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1003__ret__out0;
            memset((void *)&v1003__ret__out0, 0, sizeof(_register ));
            #line 2491 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1003__ret__out0)) {
                goto throw9;
            }
            #line 2491 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v1001_r = v1003__ret__out0;
        }
        #line 2490 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (false) {
        throw9: ;
            #line 2493 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return 0;
        }
    }
    #line 2496 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return VTABLE_PARAM(v1001_r, struct __register, _is_read_only);
    #line 2497 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6605 "pci-data-capture-dml.c"
/* regs.register_view.set_register_value */
static void  _DML_M_regs__register_view__set_register_value(pci_data_capture_t *_dev, uint32 reg, uint64 val)
#line 2475 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2476 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1005_r UNUSED ;
    memset((void *)&v1005_r, 0, sizeof(_register ));
    {
        {
            #line 2478 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1007__ret__out0;
            memset((void *)&v1007__ret__out0, 0, sizeof(_register ));
            #line 2478 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1007__ret__out0)) {
                goto throw10;
            }
            #line 2478 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v1005_r = v1007__ret__out0;
        }
        #line 2477 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (false) {
        throw10: ;
            #line 2480 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return;
        }
    }
    #line 2483 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1005_r, _register, set._set), val);
    #line 2475 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2484 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6639 "pci-data-capture-dml.c"
/* regs.register_view.register_info */
static attr_value_t _DML_M_regs__register_view__register_info(pci_data_capture_t *_dev, uint32 reg)
#line 2425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2426 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1009_r UNUSED ;
    memset((void *)&v1009_r, 0, sizeof(_register ));
    {
        {
            #line 2428 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1011__ret__out0;
            memset((void *)&v1011__ret__out0, 0, sizeof(_register ));
            #line 2428 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1011__ret__out0)) {
                goto throw11;
            }
            #line 2428 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v1009_r = v1011__ret__out0;
        }
        #line 2427 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (false) {
        throw11: ;
            #line 2430 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return SIM_make_attr_nil();
        }
    }
    #line 2433 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1009_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1009_r));
    #line 2436 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1009_idx UNUSED  = (uint32 )0ULL;
    #line 2437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1009_r, offsetof(struct __register, fields));
        #line 2437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 2437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                field v1013_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2438 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    attr_value_t v1014_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1013_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1009_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1013_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1013_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1013_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1013_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1013_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2446 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    SIM_attr_list_set_item(&v1009_fields, v1009_idx, v1014_elem);
                    #line 2447 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )(v1009_idx)++;
                }
            }
        }
    }
    #line 2450 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1009_ret UNUSED ;
    memset((void *)&v1009_ret, 0, sizeof(attr_value_t ));
    {
        #line 2451 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v1009_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1009_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1009_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1009_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(_dev, v1009_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1009_r, struct __register, offset)), v1009_fields, SIM_make_attr_boolean(0));
    }
    #line 2463 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v1009_ret;
    #line 2464 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6706 "pci-data-capture-dml.c"
/* regs.register_view.number_of_registers */
static uint32 _DML_M_regs__register_view__number_of_registers(pci_data_capture_t *_dev)
#line 2422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2423 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM_bank___num_registers(_dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank));
    #line 2424 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6716 "pci-data-capture-dml.c"
/* regs.register_view.get_register_value */
static uint64 _DML_M_regs__register_view__get_register_value(pci_data_capture_t *_dev, uint32 reg)
#line 2465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2466 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1018_r UNUSED ;
    memset((void *)&v1018_r, 0, sizeof(_register ));
    {
        {
            #line 2468 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1020__ret__out0;
            memset((void *)&v1020__ret__out0, 0, sizeof(_register ));
            #line 2468 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1020__ret__out0)) {
                goto throw12;
            }
            #line 2468 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v1018_r = v1020__ret__out0;
        }
        #line 2467 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (false) {
        throw12: ;
            #line 2470 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return 0ULL;
        }
    }
    #line 2473 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1018_r, _register, get._get));
    #line 2474 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6748 "pci-data-capture-dml.c"
/* regs.register_view.description */
static char const *_DML_M_regs__register_view__description(pci_data_capture_t *_dev)
#line 2413 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2417 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return "";
    #line 2418 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6758 "pci-data-capture-dml.c"
/* regs.register_view.big_endian_bitorder */
static bool _DML_M_regs__register_view__big_endian_bitorder(pci_data_capture_t *_dev)
#line 2419 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2420 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
    #line 2421 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6768 "pci-data-capture-dml.c"
/* regs.io_memory.operation */
static exception_type_t _DML_M_regs__io_memory__operation(pci_data_capture_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1506 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1507 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - map_info.base) + map_info.start, NULL)) {
        #line 1512 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0x401LL;
    } else {
        #line 1514 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0x407LL;
    }
    #line 1516 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6784 "pci-data-capture-dml.c"
/* regs.instrumentation_order.move_before */
static bool _DML_M_regs__instrumentation_order__move_before(pci_data_capture_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2576 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2577 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _move_before(connection, before, &_dev->regs._connections);
    #line 2578 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6794 "pci-data-capture-dml.c"
/* regs.instrumentation_order.get_connections */
static attr_value_t _DML_M_regs__instrumentation_order__get_connections(pci_data_capture_t *_dev)
#line 2572 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2573 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _get_connections(&_dev->regs._connections);
    #line 2574 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6804 "pci-data-capture-dml.c"
/* regs.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_regs__bank_instrumentation_subscribe__remove_connection_callbacks(pci_data_capture_t *_dev, conf_object_t *connection)
#line 2559 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2561 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank)), connection, &_dev->regs._connections);
    #line 2559 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2562 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6816 "pci-data-capture-dml.c"
/* regs.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_regs__bank_instrumentation_subscribe__remove_callback(pci_data_capture_t *_dev, bank_callback_handle_t callback)
#line 2551 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2556 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_callback(callback, &_dev->regs._connections, &_dev->regs._before_read_callbacks, &_dev->regs._after_read_callbacks, &_dev->regs._before_write_callbacks, &_dev->regs._after_write_callbacks);
    #line 2551 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2557 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6828 "pci-data-capture-dml.c"
/* regs.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_before_write(pci_data_capture_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2533 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2534 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_write, user_data, &_dev->regs._connections, &_dev->regs._before_write_callbacks);
    #line 2538 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6838 "pci-data-capture-dml.c"
/* regs.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_before_read(pci_data_capture_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2510 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2511 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_read, user_data, &_dev->regs._connections, &_dev->regs._before_read_callbacks);
    #line 2515 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6848 "pci-data-capture-dml.c"
/* regs.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_after_write(pci_data_capture_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2544 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2545 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_write, user_data, &_dev->regs._connections, &_dev->regs._after_write_callbacks);
    #line 2549 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6858 "pci-data-capture-dml.c"
/* regs.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_after_read(pci_data_capture_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2521 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2522 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_regs__function_mapped_bank), ((_identity_t) {.id = 86, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_read, user_data, &_dev->regs._connections, &_dev->regs._after_read_callbacks);
    #line 2526 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6868 "pci-data-capture-dml.c"
/* regs.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_regs__bank_instrumentation_subscribe__enable_connection_callbacks(pci_data_capture_t *_dev, conf_object_t *connection)
#line 2563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2564 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _enable_connection_callbacks(connection, &_dev->regs._connections);
    #line 2563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2565 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6880 "pci-data-capture-dml.c"
/* regs.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_regs__bank_instrumentation_subscribe__disable_connection_callbacks(pci_data_capture_t *_dev, conf_object_t *connection)
#line 2566 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2567 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _disable_connection_callbacks(connection, &_dev->regs._connections);
    #line 2566 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2568 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6892 "pci-data-capture-dml.c"
/* pci_device.bus_reset */
static void  _DML_M_pci_device__bus_reset(pci_data_capture_t *_dev)
#line 1531 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1532 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_bus_disconnected(_dev);
    #line 1531 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1533 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6904 "pci-data-capture-dml.c"
/* pci_config.register_view_read_only.is_read_only */
static bool _DML_M_pci_config__register_view_read_only__is_read_only(pci_data_capture_t *_dev, uint32 reg)
#line 2488 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2489 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1039_r UNUSED ;
    memset((void *)&v1039_r, 0, sizeof(_register ));
    {
        {
            #line 2491 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1041__ret__out0;
            memset((void *)&v1041__ret__out0, 0, sizeof(_register ));
            #line 2491 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1041__ret__out0)) {
                goto throw13;
            }
            #line 2491 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v1039_r = v1041__ret__out0;
        }
        #line 2490 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (false) {
        throw13: ;
            #line 2493 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return 0;
        }
    }
    #line 2496 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return VTABLE_PARAM(v1039_r, struct __register, _is_read_only);
    #line 2497 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6936 "pci-data-capture-dml.c"
/* pci_config.register_view.set_register_value */
static void  _DML_M_pci_config__register_view__set_register_value(pci_data_capture_t *_dev, uint32 reg, uint64 val)
#line 2475 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2476 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1043_r UNUSED ;
    memset((void *)&v1043_r, 0, sizeof(_register ));
    {
        {
            #line 2478 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1045__ret__out0;
            memset((void *)&v1045__ret__out0, 0, sizeof(_register ));
            #line 2478 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1045__ret__out0)) {
                goto throw14;
            }
            #line 2478 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v1043_r = v1045__ret__out0;
        }
        #line 2477 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (false) {
        throw14: ;
            #line 2480 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return;
        }
    }
    #line 2483 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1043_r, _register, set._set), val);
    #line 2475 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2484 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6970 "pci-data-capture-dml.c"
/* pci_config.register_view.register_info */
static attr_value_t _DML_M_pci_config__register_view__register_info(pci_data_capture_t *_dev, uint32 reg)
#line 2425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2426 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1047_r UNUSED ;
    memset((void *)&v1047_r, 0, sizeof(_register ));
    {
        {
            #line 2428 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1049__ret__out0;
            memset((void *)&v1049__ret__out0, 0, sizeof(_register ));
            #line 2428 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1049__ret__out0)) {
                goto throw15;
            }
            #line 2428 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v1047_r = v1049__ret__out0;
        }
        #line 2427 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (false) {
        throw15: ;
            #line 2430 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return SIM_make_attr_nil();
        }
    }
    #line 2433 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1047_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1047_r));
    #line 2436 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1047_idx UNUSED  = (uint32 )0ULL;
    #line 2437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1047_r, offsetof(struct __register, fields));
        #line 2437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 2437 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                field v1051_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2438 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    attr_value_t v1052_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1051_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1047_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1051_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1051_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1051_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1051_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1051_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2446 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    SIM_attr_list_set_item(&v1047_fields, v1047_idx, v1052_elem);
                    #line 2447 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )(v1047_idx)++;
                }
            }
        }
    }
    #line 2450 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1047_ret UNUSED ;
    memset((void *)&v1047_ret, 0, sizeof(attr_value_t ));
    {
        #line 2451 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        v1047_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1047_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1047_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1047_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(_dev, v1047_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1047_r, struct __register, offset)), v1047_fields, SIM_make_attr_boolean(0));
    }
    #line 2463 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v1047_ret;
    #line 2464 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7037 "pci-data-capture-dml.c"
/* pci_config.register_view.number_of_registers */
static uint32 _DML_M_pci_config__register_view__number_of_registers(pci_data_capture_t *_dev)
#line 2422 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2423 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM_bank___num_registers(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank));
    #line 2424 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7047 "pci-data-capture-dml.c"
/* pci_config.register_view.get_register_value */
static uint64 _DML_M_pci_config__register_view__get_register_value(pci_data_capture_t *_dev, uint32 reg)
#line 2465 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2466 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1056_r UNUSED ;
    memset((void *)&v1056_r, 0, sizeof(_register ));
    {
        {
            #line 2468 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1058__ret__out0;
            memset((void *)&v1058__ret__out0, 0, sizeof(_register ));
            #line 2468 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1058__ret__out0)) {
                goto throw16;
            }
            #line 2468 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            v1056_r = v1058__ret__out0;
        }
        #line 2467 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        if (false) {
        throw16: ;
            #line 2470 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            return 0ULL;
        }
    }
    #line 2473 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1056_r, _register, get._get));
    #line 2474 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7079 "pci-data-capture-dml.c"
/* pci_config.register_view.description */
static char const *_DML_M_pci_config__register_view__description(pci_data_capture_t *_dev)
#line 2413 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2417 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return "";
    #line 2418 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7089 "pci-data-capture-dml.c"
/* pci_config.register_view.big_endian_bitorder */
static bool _DML_M_pci_config__register_view__big_endian_bitorder(pci_data_capture_t *_dev)
#line 2419 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2420 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
    #line 2421 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7099 "pci-data-capture-dml.c"
/* pci_config.io_memory.operation */
static exception_type_t _DML_M_pci_config__io_memory__operation(pci_data_capture_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1506 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1507 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - map_info.base) + map_info.start, NULL)) {
        #line 1512 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0x401LL;
    } else {
        #line 1514 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0x407LL;
    }
    #line 1516 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7115 "pci-data-capture-dml.c"
/* pci_config.instrumentation_order.move_before */
static bool _DML_M_pci_config__instrumentation_order__move_before(pci_data_capture_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2576 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2577 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _move_before(connection, before, &_dev->pci_config._connections);
    #line 2578 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7125 "pci-data-capture-dml.c"
/* pci_config.instrumentation_order.get_connections */
static attr_value_t _DML_M_pci_config__instrumentation_order__get_connections(pci_data_capture_t *_dev)
#line 2572 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2573 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _get_connections(&_dev->pci_config._connections);
    #line 2574 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7135 "pci-data-capture-dml.c"
/* pci_config.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(pci_data_capture_t *_dev, conf_object_t *connection)
#line 2559 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2561 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, &_dev->pci_config._connections);
    #line 2559 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2562 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7147 "pci-data-capture-dml.c"
/* pci_config.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__remove_callback(pci_data_capture_t *_dev, bank_callback_handle_t callback)
#line 2551 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2556 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_callback(callback, &_dev->pci_config._connections, &_dev->pci_config._before_read_callbacks, &_dev->pci_config._after_read_callbacks, &_dev->pci_config._before_write_callbacks, &_dev->pci_config._after_write_callbacks);
    #line 2551 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2557 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7159 "pci-data-capture-dml.c"
/* pci_config.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_before_write(pci_data_capture_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2533 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2534 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, before_write, user_data, &_dev->pci_config._connections, &_dev->pci_config._before_write_callbacks);
    #line 2538 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7169 "pci-data-capture-dml.c"
/* pci_config.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_before_read(pci_data_capture_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2510 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2511 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, before_read, user_data, &_dev->pci_config._connections, &_dev->pci_config._before_read_callbacks);
    #line 2515 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7179 "pci-data-capture-dml.c"
/* pci_config.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_after_write(pci_data_capture_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2544 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2545 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, after_write, user_data, &_dev->pci_config._connections, &_dev->pci_config._after_write_callbacks);
    #line 2549 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7189 "pci-data-capture-dml.c"
/* pci_config.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_after_read(pci_data_capture_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2521 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2522 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 16, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, after_read, user_data, &_dev->pci_config._connections, &_dev->pci_config._after_read_callbacks);
    #line 2526 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7199 "pci-data-capture-dml.c"
/* pci_config.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(pci_data_capture_t *_dev, conf_object_t *connection)
#line 2563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2564 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _enable_connection_callbacks(connection, &_dev->pci_config._connections);
    #line 2563 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2565 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7211 "pci-data-capture-dml.c"
/* pci_config.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(pci_data_capture_t *_dev, conf_object_t *connection)
#line 2566 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2567 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _disable_connection_callbacks(connection, &_dev->pci_config._connections);
    #line 2566 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2568 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7223 "pci-data-capture-dml.c"
/* io_memory.operation */
static exception_type_t _DML_M_io_memory__operation(pci_data_capture_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1228 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 1229 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    uint64 v1076_offset UNUSED  = map_info.start - map_info.base;
    #line 1230 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    {
        #line 1230 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__dev, 2, 0, 1};
        #line 1230 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1230 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                #line 1230 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                function_mapped_bank v1077_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 1231 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                if ((int64 )VTABLE_PARAM(v1077_b, struct _function_mapped_bank, function) == (int64 )map_info.function) {
                    #line 1232 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                    if (!VTABLE_PARAM(UPCAST(v1077_b, function_mapped_bank, bank), struct _bank, use_io_memory)) {
                        #line 1233 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                        map_target_t *v1080_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1077_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1235 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                        if (!(!(v1080_mt == NULL))) {
                            #line 1236 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                            exception_type_t v1081__exc UNUSED  = SIM_clear_exception();
                            #line 1237 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                            SIM_LOG_ERROR(&_dev->obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1077_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1239 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1244 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                        uint64 v1080_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1246 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1080_before + v1076_offset);
                        #line 1247 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                        exception_type_t v1080_ret UNUSED  = VT_map_target_access(v1080_mt, mem_op);
                        #line 1249 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1080_before);
                        #line 1250 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                        SIM_free_map_target(v1080_mt);
                        #line 1251 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                        return v1080_ret;
                    }
                    #line 1253 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1077_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + v1076_offset, NULL)) {
                        #line 1257 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                        return (int32 )0x401LL;
                    } else {
                        #line 1259 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
                        return (int32 )0x407LL;
                    }
                }
            }
        }
    }
    #line 1267 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1270 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return (int32 )0x407LL;
    #line 1271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 7290 "pci-data-capture-dml.c"
/* SRESET.signal.signal_raise */
static void  _DML_M_SRESET__signal__signal_raise(pci_data_capture_t *_dev)
#line 424 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 425 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, UPCAST(((sreset) {(&_tr__dev__sreset), ((_identity_t) {.id = 0, .encoded_index = 0})}), sreset, _soft_reset));
    #line 424 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 426 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 7302 "pci-data-capture-dml.c"
/* SRESET.signal.signal_lower */
static void  _DML_M_SRESET__signal__signal_lower(pci_data_capture_t *_dev)
#line 427 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 427 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 428 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 7312 "pci-data-capture-dml.c"
/* HRESET.signal.signal_raise */
static void  _DML_M_HRESET__signal__signal_raise(pci_data_capture_t *_dev)
#line 346 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 347 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, UPCAST(((hreset) {(&_tr__dev__hreset), ((_identity_t) {.id = 0, .encoded_index = 0})}), hreset, _hard_reset));
    #line 346 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 348 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 7324 "pci-data-capture-dml.c"
/* HRESET.signal.signal_lower */
static void  _DML_M_HRESET__signal__signal_lower(pci_data_capture_t *_dev)
#line 349 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
{
    #line 349 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 350 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/utility.dml"
}

#line 7334 "pci-data-capture-dml.c"
/* _register_all_attributes */
static void  _DML_M__register_all_attributes()
#line 1023 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1032 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_register_attributes(SIM_get_class("pci_data_capture"), _id_infos, _each___conf_attribute, (_each_in_t){_each___conf_attribute__in__dev, 37, 0, 1}, (&_DML_M__get_attribute_info), (&_DML_M__get_attribute_attr_trampoline), (&_DML_M__set_attribute_attr_trampoline), (&_DML_M__get_attribute_attr_portobj_trampoline), (&_DML_M__set_attribute_attr_portobj_trampoline));
    #line 1023 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 1033 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7346 "pci-data-capture-dml.c"
/* _set_attribute_attr_portobj_trampoline */
static set_error_t _DML_M__set_attribute_attr_portobj_trampoline(void  *_info, conf_object_t *_portobj, attr_value_t *val, attr_value_t *_idx)
#line 932 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 933 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _port_object_t *v1089_portobj UNUSED  = (_port_object_t *)_portobj;
    #line 934 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _dml_attr_getset_info_t *v1089_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 936 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1089_flat_index_offset UNUSED  = (uint32 )0ULL;
    #line 937 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1089_offset_coefficient UNUSED  = v1089_info->num;
    {
        #line 938 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint32 v1090_i UNUSED  = (uint32 )0ULL;
        #line 938 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v1090_i < (int64 )v1089_portobj->ndims; (int64 )++(v1090_i)) {
            #line 939 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 *v1092_tmp = &v1089_offset_coefficient;
            #line 939 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *v1092_tmp = (uint32 )(DML_div((int64 )*v1092_tmp, (int64 )v1089_info->id_info->dimsizes[(int64 )v1090_i], "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 939));
            #line 940 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 *v1093_tmp = &v1089_flat_index_offset;
            #line 940 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *v1093_tmp = (uint32 )((uint64 )*v1093_tmp + (uint64 )v1089_portobj->indices[(int64 )v1090_i] * (uint64 )v1089_offset_coefficient);
        }
    }
    #line 943 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (&_trampoline_DML_M__set_attribute_attr)(v1089_portobj->dev, _info, (uint32 )v1089_portobj->ndims, v1089_flat_index_offset, val);
    #line 945 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7379 "pci-data-capture-dml.c"
/* _set_attribute_attr */
static set_error_t _DML_M__set_attribute_attr(pci_data_capture_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
#line 949 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 950 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _dml_attr_getset_info_t v1094_conf_info UNUSED  = *_conf_info;
    #line 951 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _id_info_t v1094_id_info UNUSED  = *v1094_conf_info.id_info;
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 952, (int64 )start_dim <= (int64 )v1094_id_info.dimensions);
    #line 953 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )((uint64 )v1094_id_info.dimensions - (uint64 )start_dim) == 0LL) {
        #line 954 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _traitref_t v1095_traitref UNUSED  = {.trait=v1094_conf_info.vtable, .id={.id=v1094_id_info.id, .encoded_index=flat_index_offset}};
        #line 956 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1095_traitref), *val);
    }
    #line 959 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t *v1094_items UNUSED  = MM_ZALLOC(1, attr_value_t );
    {
        #line 960 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        *v1094_items = *val;
    }
    #line 961 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    size_t v1094_no_items UNUSED  = 1LL;
    #line 962 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v1094_allow_cutoff UNUSED  = v1094_conf_info.allow_cutoff;
    {
        #line 964 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v1098_i UNUSED  = (int )start_dim;
        #line 964 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v1098_i < (int64 )((int )v1094_id_info.dimensions); (int64 )++(v1098_i)) {
            #line 965 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 v1099_frag_size UNUSED  = v1094_id_info.dimsizes[(int64 )v1098_i];
            #line 966 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            size_t v1099_new_no_items UNUSED  = (uint64 )v1094_no_items * (uint64 )v1099_frag_size;
            #line 967 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            attr_value_t *v1099_new_items UNUSED  = MM_ZALLOC((uint64 )v1099_new_no_items, attr_value_t );
            #line 968 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v1094_allow_cutoff) {
                #line 969 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v1101_j UNUSED  = (int32 )0LL;
                #line 969 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                for (; DML_lt_iu((int64 )v1101_j, (uint64 )v1094_no_items); (int64 )++(v1101_j)) {
                    #line 970 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    uint32 v1102_subfrag_size UNUSED  = (uint32 )(SIM_attr_is_list(v1094_items[(int64 )v1101_j]) ? (int64 )SIM_attr_list_size(v1094_items[(int64 )v1101_j]) : 0LL);
                    #line 973 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    attr_value_t *v1102_subfrags UNUSED  = 0LL < (int64 )v1102_subfrag_size ? SIM_attr_list(v1094_items[(int64 )v1101_j]) : NULL;
                    {
                        #line 976 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v1103_k UNUSED  = (int32 )0LL;
                        #line 976 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        for (; (int64 )v1103_k < (int64 )v1102_subfrag_size; (int64 )++(v1103_k)) {
                            #line 977 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            v1099_new_items[(int64 )((uint64 )v1101_j * (uint64 )v1099_frag_size + (uint64 )v1103_k)] = v1102_subfrags[(int64 )v1103_k];
                        }
                    }
                    {
                        #line 979 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v1106_k UNUSED  = (int )v1102_subfrag_size;
                        #line 979 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        for (; (int64 )v1106_k < (int64 )v1099_frag_size; (int64 )++(v1106_k)) {
                            #line 980 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            v1099_new_items[(int64 )((uint64 )v1101_j * (uint64 )v1099_frag_size + (uint64 )v1106_k)] = SIM_make_attr_nil();
                        }
                    }
                }
            } else {
                #line 984 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v1110_j UNUSED  = (int32 )0LL;
                #line 984 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                for (; DML_lt_iu((int64 )v1110_j, (uint64 )v1094_no_items); (int64 )++(v1110_j)) {
                    #line 985 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    attr_value_t *v1111_subfrags UNUSED  = SIM_attr_list(v1094_items[(int64 )v1110_j]);
                    {
                        #line 986 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v1112_k UNUSED  = (int32 )0LL;
                        #line 986 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        for (; (int64 )v1112_k < (int64 )v1099_frag_size; (int64 )++(v1112_k)) {
                            #line 987 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            v1099_new_items[(int64 )((uint64 )v1110_j * (uint64 )v1099_frag_size + (uint64 )v1112_k)] = v1111_subfrags[(int64 )v1112_k];
                        }
                    }
                }
            }
            MM_FREE(v1094_items);
            {
                #line 992 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v1094_items = v1099_new_items;
            }
            {
                #line 993 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v1094_no_items = v1099_new_no_items;
            }
        }
    }
    {
        #line 995 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v1117_i UNUSED  = (int32 )0LL;
        #line 995 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1117_i, (uint64 )v1094_no_items); (int64 )++(v1117_i)) {
            #line 996 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _traitref_t v1118_traitref UNUSED  = {.trait=v1094_conf_info.vtable, .id={.id=v1094_id_info.id, .encoded_index=(uint32 )((uint64 )v1117_i + (uint64 )flat_index_offset)}};
            #line 998 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            set_error_t v1118_status UNUSED  = CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1118_traitref), v1094_items[(int64 )v1117_i]);
            #line 1000 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!((int64 )v1118_status == 0LL)) {
                MM_FREE(v1094_items);
                #line 1002 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                return v1118_status;
            }
        }
    }
    MM_FREE(v1094_items);
    #line 1006 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0LL;
    #line 1007 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7498 "pci-data-capture-dml.c"
/* _get_attribute_attr_portobj_trampoline */
static attr_value_t _DML_M__get_attribute_attr_portobj_trampoline(void  *_info, conf_object_t *_portobj, attr_value_t *_idx)
#line 865 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 866 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _port_object_t *v1120_portobj UNUSED  = (_port_object_t *)_portobj;
    #line 867 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _dml_attr_getset_info_t *v1120_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 869 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1120_flat_index_offset UNUSED  = (uint32 )0ULL;
    #line 870 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1120_offset_coefficient UNUSED  = v1120_info->num;
    {
        #line 871 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint32 v1121_i UNUSED  = (uint32 )0ULL;
        #line 871 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v1121_i < (int64 )v1120_portobj->ndims; (int64 )++(v1121_i)) {
            #line 872 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 *v1123_tmp = &v1120_offset_coefficient;
            #line 872 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *v1123_tmp = (uint32 )(DML_div((int64 )*v1123_tmp, (int64 )v1120_info->id_info->dimsizes[(int64 )v1121_i], "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 872));
            #line 873 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 *v1124_tmp = &v1120_flat_index_offset;
            #line 873 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *v1124_tmp = (uint32 )((uint64 )*v1124_tmp + (uint64 )v1120_portobj->indices[(int64 )v1121_i] * (uint64 )v1120_offset_coefficient);
        }
    }
    #line 876 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (&_trampoline_DML_M__get_attribute_attr)(v1120_portobj->dev, _info, (uint32 )v1120_portobj->ndims, v1120_flat_index_offset);
    #line 878 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7531 "pci-data-capture-dml.c"
/* _get_attribute_attr */
static attr_value_t _DML_M__get_attribute_attr(pci_data_capture_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
#line 882 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 883 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _dml_attr_getset_info_t v1125_conf_info UNUSED  = *_conf_info;
    #line 884 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    _id_info_t v1125_id_info UNUSED  = *v1125_conf_info.id_info;
    DML_ASSERT("/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 885, (int64 )start_dim <= (int64 )v1125_id_info.dimensions);
    #line 887 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )((uint64 )v1125_id_info.dimensions - (uint64 )start_dim) == 0LL) {
        #line 888 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        _traitref_t v1126_traitref UNUSED  = {.trait=v1125_conf_info.vtable, .id={.id=v1125_id_info.id, .encoded_index=flat_index_offset}};
        #line 890 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        return CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1126_traitref));
    }
    #line 893 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    size_t v1125_no_items UNUSED  = v1125_conf_info.num;
    {
        #line 894 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        uint32 v1128_i UNUSED  = (uint32 )0ULL;
        #line 894 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v1128_i < (int64 )start_dim; (int64 )++(v1128_i)) {
            #line 895 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            size_t *v1130_tmp = &v1125_no_items;
            #line 895 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            *v1130_tmp = DML_divu((uint64 )*v1130_tmp, (uint64 )v1125_id_info.dimsizes[(int64 )v1128_i], "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 895);
        }
    }
    #line 897 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t *v1125_items UNUSED  = MM_ZALLOC((uint64 )v1125_no_items, attr_value_t );
    {
        #line 898 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v1131_i UNUSED  = (int32 )0LL;
        #line 898 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1131_i, (uint64 )v1125_no_items); (int64 )++(v1131_i)) {
            #line 899 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            _traitref_t v1132_traitref UNUSED  = {.trait=v1125_conf_info.vtable, .id={.id=v1125_id_info.id, .encoded_index=(uint32 )((uint64 )v1131_i + (uint64 )flat_index_offset)}};
            {
                #line 901 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v1125_items[(int64 )v1131_i] = CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1132_traitref));
            }
        }
    }
    {
        #line 903 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        int v1134_i UNUSED  = (int )((uint64 )((int )v1125_id_info.dimensions) - 1ULL);
        #line 903 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )start_dim <= (int64 )v1134_i; (int64 )--(v1134_i)) {
            #line 905 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 v1135_new_frag_size UNUSED  = v1125_id_info.dimsizes[(int64 )v1134_i];
            #line 906 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            size_t v1135_new_no_items UNUSED  = DML_divu((uint64 )v1125_no_items, (uint64 )v1135_new_frag_size, "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml", 906);
            #line 907 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
            attr_value_t *v1135_new_items UNUSED  = MM_ZALLOC((uint64 )v1135_new_no_items, attr_value_t );
            {
                #line 908 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                int v1136_j UNUSED  = (int32 )0LL;
                #line 908 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                for (; DML_lt_iu((int64 )v1136_j, (uint64 )v1135_new_no_items); (int64 )++(v1136_j)) {
                    {
                        #line 909 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        v1135_new_items[(int64 )v1136_j] = SIM_alloc_attr_list(v1135_new_frag_size);
                    }
                    #line 910 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                    attr_value_t *v1137_new_frag UNUSED  = SIM_attr_list(v1135_new_items[(int64 )v1136_j]);
                    {
                        #line 911 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v1139_k UNUSED  = (int32 )0LL;
                        #line 911 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                        for (; (int64 )v1139_k < (int64 )v1135_new_frag_size; (int64 )++(v1139_k)) {
                            #line 912 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                            v1137_new_frag[(int64 )v1139_k] = v1125_items[(int64 )((uint64 )v1136_j * (uint64 )v1135_new_frag_size + (uint64 )v1139_k)];
                        }
                    }
                }
            }
            MM_FREE(v1125_items);
            {
                #line 916 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v1125_items = v1135_new_items;
            }
            {
                #line 917 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
                v1125_no_items = v1135_new_no_items;
            }
        }
    }
    #line 919 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1125_to_ret UNUSED  = *v1125_items;
    MM_FREE(v1125_items);
    #line 921 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return v1125_to_ret;
    #line 922 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7628 "pci-data-capture-dml.c"
/* _set_attribute_attr_trampoline */
static set_error_t _DML_M__set_attribute_attr_trampoline(void  *info, conf_object_t *obj, attr_value_t *val, attr_value_t *_idx)
#line 926 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 927 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (&_trampoline_DML_M__set_attribute_attr)(obj, info, (uint32 )0ULL, (uint32 )0ULL, val);
    #line 928 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7638 "pci-data-capture-dml.c"
/* _get_attribute_attr_trampoline */
static attr_value_t _DML_M__get_attribute_attr_trampoline(void  *info, conf_object_t *obj, attr_value_t *_idx)
#line 859 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 860 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (&_trampoline_DML_M__get_attribute_attr)(obj, info, (uint32 )0ULL, (uint32 )0ULL);
    #line 861 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7648 "pci-data-capture-dml.c"
/* _get_attribute_info */
static _dml_attr_conf_info_t _DML_M__get_attribute_info(_conf_attribute attr)
#line 833 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 834 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
    return (_dml_attr_conf_info_t ) {.name=VTABLE_PARAM(attr, struct __conf_attribute, _attr_name), .type=VTABLE_PARAM(attr, struct __conf_attribute, _attr_type), .doc=VTABLE_PARAM(attr, struct __conf_attribute, _documentation), .parent_obj_class=!(VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) == NULL) ? *VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) : NULL, .proxy_info=VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_proxy_info), .flags=VTABLE_PARAM(attr, struct __conf_attribute, _flags), .start_dim=VTABLE_PARAM(attr, struct __conf_attribute, _attr_start_dim), .readable=VTABLE_PARAM(attr, struct __conf_attribute, readable), .writable=VTABLE_PARAM(attr, struct __conf_attribute, writable), .should_be_registered=VTABLE_PARAM(attr, struct __conf_attribute, _should_be_registered), .allow_cutoff=VTABLE_PARAM(attr, struct __conf_attribute, _attr_allow_cutoff)};
    #line 841 "/home/mendezos/Documents/simics_installation/simics-6.0.166/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7658 "pci-data-capture-dml.c"
conf_class_t *
_initialize_pci_data_capture_dml(void)
{

    const class_info_t funcs = {
        .alloc = pci_data_capture_alloc,
        .init = pci_data_capture_init,
        .finalize = pci_data_capture_finalize,
        .dealloc = pci_data_capture_dealloc,
        .description = "This simulated PCI device recieves a file path in the attribute and displays the first 8 bytes of the attribute file",
        .short_desc = "PCI data capture",
    };

    conf_class_t *class = SIM_create_class("pci_data_capture", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class pci_data_capture: %s\n", SIM_last_error());
        return NULL;
    }

    GET_API_FUNCTION(_SIM_rtn, SIM_register_tracked_notifier);
    if (_SIM_rtn != NULL) {
        _SIM_rtn(class, Sim_Notify_State_Change, "Notifier on potential DML state change" , _pci_data_capture_update_has_state_notifier);
    }
    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _register_events(class);
    _port_class_HRESET = _register_port_class("pci_data_capture.HRESET", NULL, NULL);
    SIM_register_port(class, "port.HRESET", _port_class_HRESET, NULL);
    _port_class_SRESET = _register_port_class("pci_data_capture.SRESET", NULL, NULL);
    SIM_register_port(class, "port.SRESET", _port_class_SRESET, NULL);
    _port_class_pci_config = _register_port_class("pci_data_capture.pci_config", NULL, "The PCI configuration space.");
    SIM_register_port(class, "bank.pci_config", _port_class_pci_config, NULL);
    _port_class_regs = _register_port_class("pci_data_capture.regs", NULL, NULL);
    SIM_register_port(class, "bank.regs", _port_class_regs, NULL);
    {
        static const signal_interface_t signal_interface = {
        .signal_lower = &_DML_PIFACE_HRESET__signal__signal_lower,
        .signal_raise = &_DML_PIFACE_HRESET__signal__signal_raise,
    };
        SIM_register_interface(_port_class_HRESET, "signal", &signal_interface);
        static const signal_interface_t port_iface = {
        .signal_lower = &_DML_IFACE_HRESET__signal__signal_lower,
        .signal_raise = &_DML_IFACE_HRESET__signal__signal_raise,
    };
        SIM_register_port_interface(class, "signal", &port_iface, "HRESET", NULL);
    }
    {
        static const signal_interface_t signal_interface = {
        .signal_lower = &_DML_PIFACE_SRESET__signal__signal_lower,
        .signal_raise = &_DML_PIFACE_SRESET__signal__signal_raise,
    };
        SIM_register_interface(_port_class_SRESET, "signal", &signal_interface);
        static const signal_interface_t port_iface = {
        .signal_lower = &_DML_IFACE_SRESET__signal__signal_lower,
        .signal_raise = &_DML_IFACE_SRESET__signal__signal_raise,
    };
        SIM_register_port_interface(class, "signal", &port_iface, "SRESET", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_IFACE_io_memory__operation,
    };
        SIM_register_interface(class, "io_memory", &io_memory_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_pci_config, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "pci_config", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_pci_config__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_pci_config__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_pci_config, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_pci_config__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_pci_config__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "pci_config", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_pci_config__io_memory__operation,
    };
        SIM_register_interface(_port_class_pci_config, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_pci_config__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "pci_config", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_pci_config__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_pci_config__register_view__description,
        .get_register_value = &_DML_PIFACE_pci_config__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_pci_config__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_pci_config__register_view__register_info,
        .set_register_value = &_DML_PIFACE_pci_config__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_pci_config, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_pci_config__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_pci_config__register_view__description,
        .get_register_value = &_DML_IFACE_pci_config__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_pci_config__register_view__number_of_registers,
        .register_info = &_DML_IFACE_pci_config__register_view__register_info,
        .set_register_value = &_DML_IFACE_pci_config__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "pci_config", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_pci_config__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_pci_config, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_pci_config__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "pci_config", NULL);
    }
    {
        static const pci_device_interface_t pci_device_interface = {
        .bus_reset = &_DML_IFACE_pci_device__bus_reset,
    };
        SIM_register_interface(class, "pci_device", &pci_device_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_regs__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_regs, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_regs__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "regs", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_regs__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_regs__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_regs, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_regs__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_regs__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "regs", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_regs__io_memory__operation,
    };
        SIM_register_interface(_port_class_regs, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_regs__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "regs", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_regs__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_regs__register_view__description,
        .get_register_value = &_DML_PIFACE_regs__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_regs__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_regs__register_view__register_info,
        .set_register_value = &_DML_PIFACE_regs__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_regs, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_regs__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_regs__register_view__description,
        .get_register_value = &_DML_IFACE_regs__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_regs__register_view__number_of_registers,
        .register_info = &_DML_IFACE_regs__register_view__register_info,
        .set_register_value = &_DML_IFACE_regs__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "regs", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_regs__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_regs, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_regs__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "regs", NULL);
    }

    const char *const log_groups[] = {
        "PCI_config",
        "PCI_DMA",
        "PCI_IRQ",
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_HRESET, log_groups);
    SIM_log_register_groups(_port_class_SRESET, log_groups);
    SIM_log_register_groups(_port_class_pci_config, log_groups);
    SIM_log_register_groups(_port_class_regs, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_init(struct _init *_ret, _each_in_param_t _init__each_init, void  (*_init_init)(pci_data_capture_t *arg0, init arg1))
{
    *_ret = (struct _init){
        .init = _init_init,
        ._each_init = _init__each_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit__qname(struct __qname *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_desc(struct _desc *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_documentation(struct _documentation *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_limitations(struct _limitations *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_name(struct _name *_ret, char const **_name_name)
{
    *_ret = (struct _name){
        .name = _name_name,
        };
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret, char const **_object_name)
{
    _tinit__qname(&_ret->_qname);
    _tinit_desc(&_ret->desc);
    _tinit_documentation(&_ret->documentation);
    _tinit_limitations(&_ret->limitations);
    _tinit_name(&_ret->name, _object_name);
}
static void __attribute__((optimize("O0")))
_tinit_post_init(struct _post_init *_ret, _each_in_param_t _post_init__each_post_init, void  (*_post_init_post_init)(pci_data_capture_t *arg0, post_init arg1))
{
    *_ret = (struct _post_init){
        .post_init = _post_init_post_init,
        ._each_post_init = _post_init__each_post_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit_device(struct _device *_ret, _each_in_param_t _device__each_init, _each_in_param_t _device__each_post_init, void  (*_device_init)(pci_data_capture_t *arg0, init arg1), char const **_device_name, void  (*_device_post_init)(pci_data_capture_t *arg0, post_init arg1))
{
    _tinit_init(&_ret->init, _device__each_init, _device_init);
    _tinit_object(&_ret->object, _device_name);
    _tinit_post_init(&_ret->post_init, _device__each_post_init, _device_post_init);
}
static void __attribute__((optimize("O0")))
_tinit_port(struct _port *_ret, uint32 _port__cached_port_obj, char const **_port_name)
{
    *_ret = (struct _port){
        ._cached_port_obj = _port__cached_port_obj,
        };
    _tinit_object(&_ret->object, _port_name);
}
static void __attribute__((optimize("O0")))
_tinit_implement(struct _implement *_ret, char const **_implement_name)
{
    _tinit_object(&_ret->object, _implement_name);
}
static void __attribute__((optimize("O0")))
_tinit__conf_attribute(struct __conf_attribute *_ret, bool *__conf_attribute__attr_allow_cutoff, char const **__conf_attribute__attr_name, uint32 *__conf_attribute__attr_start_dim, char const **__conf_attribute__attr_type, char const **__conf_attribute__documentation, attr_attr_t *__conf_attribute__flags, conf_class_t ***__conf_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__conf_attribute__parent_obj_proxy_info, bool *__conf_attribute__should_be_registered, attr_value_t (*__conf_attribute_get_attribute)(pci_data_capture_t *arg0, _conf_attribute arg1), char const **__conf_attribute_name, bool *__conf_attribute_readable, set_error_t (*__conf_attribute_set_attribute)(pci_data_capture_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *__conf_attribute_writable)
{
    *_ret = (struct __conf_attribute){
        .get_attribute = __conf_attribute_get_attribute,
        .set_attribute = __conf_attribute_set_attribute,
        ._attr_allow_cutoff = __conf_attribute__attr_allow_cutoff,
        ._attr_name = __conf_attribute__attr_name,
        ._attr_start_dim = __conf_attribute__attr_start_dim,
        ._attr_type = __conf_attribute__attr_type,
        ._documentation = __conf_attribute__documentation,
        ._flags = __conf_attribute__flags,
        ._parent_obj_class = __conf_attribute__parent_obj_class,
        ._parent_obj_proxy_info = __conf_attribute__parent_obj_proxy_info,
        ._should_be_registered = __conf_attribute__should_be_registered,
        .readable = __conf_attribute_readable,
        .writable = __conf_attribute_writable,
        };
    _tinit_object(&_ret->object, __conf_attribute_name);
}
static void __attribute__((optimize("O0")))
_tinit_attribute(struct _attribute *_ret, bool *_attribute__attr_allow_cutoff, char const **_attribute__attr_name, uint32 *_attribute__attr_start_dim, char const **_attribute__attr_type, char const **_attribute__documentation, attr_attr_t *_attribute__flags, conf_class_t ***_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_attribute__parent_obj_proxy_info, bool *_attribute__should_be_registered, attr_value_t (*_attribute_get)(pci_data_capture_t *arg0, attribute arg1), char const **_attribute_name, bool *_attribute_readable, bool (*_attribute_set)(pci_data_capture_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_attribute_set_attribute)(pci_data_capture_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_attribute_writable)
{
    *_ret = (struct _attribute){
        .get = _attribute_get,
        .set = _attribute_set,
        };
    _tinit__conf_attribute(&_ret->_conf_attribute, _attribute__attr_allow_cutoff, _attribute__attr_name, _attribute__attr_start_dim, _attribute__attr_type, _attribute__documentation, _attribute__flags, _attribute__parent_obj_class, _attribute__parent_obj_proxy_info, _attribute__should_be_registered, _DML_TM_attribute__get_attribute, _attribute_name, _attribute_readable, _attribute_set_attribute == NULL ? _DML_TM_attribute__set_attribute : _attribute_set_attribute, _attribute_writable);
}
static void __attribute__((optimize("O0")))
_tinit_pseudo_attr(struct _pseudo_attr *_ret, bool *_pseudo_attr__attr_allow_cutoff, char const **_pseudo_attr__attr_name, uint32 *_pseudo_attr__attr_start_dim, char const **_pseudo_attr__attr_type, char const **_pseudo_attr__documentation, attr_attr_t *_pseudo_attr__flags, conf_class_t ***_pseudo_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_pseudo_attr__parent_obj_proxy_info, bool *_pseudo_attr__should_be_registered, attr_value_t (*_pseudo_attr_get)(pci_data_capture_t *arg0, attribute arg1), char const **_pseudo_attr_name, bool *_pseudo_attr_readable, bool (*_pseudo_attr_set)(pci_data_capture_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_pseudo_attr_set_attribute)(pci_data_capture_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_pseudo_attr_writable)
{
    _tinit_attribute(&_ret->attribute, _pseudo_attr__attr_allow_cutoff, _pseudo_attr__attr_name, _pseudo_attr__attr_start_dim, _pseudo_attr__attr_type, _pseudo_attr__documentation, _pseudo_attr__flags, _pseudo_attr__parent_obj_class, _pseudo_attr__parent_obj_proxy_info, _pseudo_attr__should_be_registered, _pseudo_attr_get, _pseudo_attr_name, _pseudo_attr_readable, _pseudo_attr_set, _pseudo_attr_set_attribute, _pseudo_attr_writable);
}
static void __attribute__((optimize("O0")))
_tinit_read_only_attr(struct _read_only_attr *_ret, bool *_read_only_attr__attr_allow_cutoff, char const **_read_only_attr__attr_name, uint32 *_read_only_attr__attr_start_dim, char const **_read_only_attr__attr_type, char const **_read_only_attr__documentation, attr_attr_t *_read_only_attr__flags, conf_class_t ***_read_only_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_read_only_attr__parent_obj_proxy_info, bool *_read_only_attr__should_be_registered, attr_value_t (*_read_only_attr_get)(pci_data_capture_t *arg0, attribute arg1), char const **_read_only_attr_name, bool *_read_only_attr_readable, set_error_t (*_read_only_attr_set_attribute)(pci_data_capture_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_read_only_attr_writable)
{
    _tinit_pseudo_attr(&_ret->pseudo_attr, _read_only_attr__attr_allow_cutoff, _read_only_attr__attr_name, _read_only_attr__attr_start_dim, _read_only_attr__attr_type, _read_only_attr__documentation, _read_only_attr__flags, _read_only_attr__parent_obj_class, _read_only_attr__parent_obj_proxy_info, _read_only_attr__should_be_registered, _read_only_attr_get, _read_only_attr_name, _read_only_attr_readable, _DML_TM_read_only_attr__set, _read_only_attr_set_attribute, _read_only_attr_writable);
}
static void __attribute__((optimize("O0")))
_tinit_connect(struct __connect *_ret, bool *_connect__attr_allow_cutoff, char const **_connect__attr_name, uint32 *_connect__attr_start_dim, char const **_connect__attr_type, char const **_connect__documentation, _each_in_param_t _connect__each_interface, attr_attr_t *_connect__flags, conf_class_t ***_connect__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_connect__parent_obj_proxy_info, bool *_connect__should_be_registered, char const **_connect_name, uint32 _connect_obj, uint32 _connect_port, bool *_connect_readable, void  (*_connect_set)(pci_data_capture_t *arg0, _connect arg1, conf_object_t *arg2), bool (*_connect_validate)(pci_data_capture_t *arg0, _connect arg1, conf_object_t *arg2), bool *_connect_writable)
{
    *_ret = (struct __connect){
        .set = _connect_set == NULL ? _DML_TM_connect__set : _connect_set,
        .validate = _connect_validate == NULL ? _DML_TM_connect__validate : _connect_validate,
        ._each_interface = _connect__each_interface,
        .obj = _connect_obj,
        .port = _connect_port,
        };
    _tinit__conf_attribute(&_ret->_conf_attribute, _connect__attr_allow_cutoff, _connect__attr_name, _connect__attr_start_dim, _connect__attr_type, _connect__documentation, _connect__flags, _connect__parent_obj_class, _connect__parent_obj_proxy_info, _connect__should_be_registered, _DML_TM_connect__get_attribute, _connect_name, _connect_readable, _DML_TM_connect__set_attribute, _connect_writable);
}
static void __attribute__((optimize("O0")))
_tinit_interface(struct __interface *_ret, bool *_interface__required, char const **_interface_name, uint32 _interface_val)
{
    *_ret = (struct __interface){
        ._required = _interface__required,
        .val = _interface_val,
        };
    _tinit_object(&_ret->object, _interface_name);
}
static void __attribute__((optimize("O0")))
_tinit_uint64_attr(struct _uint64_attr *_ret, bool *_uint64_attr__attr_allow_cutoff, char const **_uint64_attr__attr_name, uint32 *_uint64_attr__attr_start_dim, char const **_uint64_attr__attr_type, char const **_uint64_attr__documentation, _each_in_param_t _uint64_attr__each_init, attr_attr_t *_uint64_attr__flags, conf_class_t ***_uint64_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_uint64_attr__parent_obj_proxy_info, bool *_uint64_attr__should_be_registered, attr_value_t (*_uint64_attr_get)(pci_data_capture_t *arg0, attribute arg1), void  (*_uint64_attr_init)(pci_data_capture_t *arg0, init arg1), uint64 *_uint64_attr_init_val, char const **_uint64_attr_name, bool *_uint64_attr_readable, bool (*_uint64_attr_set)(pci_data_capture_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_uint64_attr_set_attribute)(pci_data_capture_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _uint64_attr_val, bool *_uint64_attr_writable)
{
    *_ret = (struct _uint64_attr){
        .init_val = _uint64_attr_init_val,
        .val = _uint64_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _uint64_attr__attr_allow_cutoff, _uint64_attr__attr_name, _uint64_attr__attr_start_dim, _uint64_attr__attr_type, _uint64_attr__documentation, _uint64_attr__flags, _uint64_attr__parent_obj_class, _uint64_attr__parent_obj_proxy_info, _uint64_attr__should_be_registered, _uint64_attr_get == NULL ? _DML_TM_uint64_attr__get : _uint64_attr_get, _uint64_attr_name, _uint64_attr_readable, _uint64_attr_set == NULL ? _DML_TM_uint64_attr__set : _uint64_attr_set, _uint64_attr_set_attribute, _uint64_attr_writable);
    _tinit_init(&_ret->init, _uint64_attr__each_init, _uint64_attr_init == NULL ? _DML_TM_uint64_attr__init : _uint64_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit__pci_config_type_0(struct __pci_config_type_0 *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_shown_desc(struct _shown_desc *_ret, char const **_shown_desc_shown_desc)
{
    *_ret = (struct _shown_desc){
        .shown_desc = _shown_desc_shown_desc,
        };
    _tinit_desc(&_ret->desc);
}
static void __attribute__((optimize("O0")))
_tinit_bank(struct _bank *_ret, uint32 _bank__after_read_callbacks, uint32 _bank__after_write_callbacks, uint32 _bank__before_read_callbacks, uint32 _bank__before_write_callbacks, uint32 _bank__cached_bank_obj, uint32 _bank__connections, _each_in_param_t _bank__each_register, bool (*_bank__get_register)(pci_data_capture_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_bank__le_byte_order, struct _memo_bank___reginfo_table *_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_bank__memo_outs__sorted_regs, bool *_bank_be_bitorder, bool (*_bank_get)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_io_memory_access)(pci_data_capture_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_bank_name, bool *_bank_overlapping, bool *_bank_partial, bool (*_bank_read)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_bank_set)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_bank_shown_desc, exception_type_t (*_bank_transaction_access)(pci_data_capture_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_bank_unmapped_get)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_unmapped_read)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_bank_unmapped_write)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_bank_use_io_memory, bool (*_bank_write)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _bank){
        ._get_register = _bank__get_register == NULL ? _DML_TM_bank___get_register : _bank__get_register,
        .get = _bank_get == NULL ? _DML_TM_bank__get : _bank_get,
        .io_memory_access = _bank_io_memory_access == NULL ? _DML_TM_bank__io_memory_access : _bank_io_memory_access,
        .read = _bank_read == NULL ? _DML_TM_bank__read : _bank_read,
        .set = _bank_set == NULL ? _DML_TM_bank__set : _bank_set,
        .transaction_access = _bank_transaction_access == NULL ? _DML_TM_bank__transaction_access : _bank_transaction_access,
        .unmapped_get = _bank_unmapped_get == NULL ? _DML_TM_bank__unmapped_get : _bank_unmapped_get,
        .unmapped_read = _bank_unmapped_read == NULL ? _DML_TM_bank__unmapped_read : _bank_unmapped_read,
        .unmapped_write = _bank_unmapped_write == NULL ? _DML_TM_bank__unmapped_write : _bank_unmapped_write,
        .write = _bank_write == NULL ? _DML_TM_bank__write : _bank_write,
        ._each_register = _bank__each_register,
        ._le_byte_order = _bank__le_byte_order,
        .be_bitorder = _bank_be_bitorder,
        .overlapping = _bank_overlapping,
        .partial = _bank_partial,
        .use_io_memory = _bank_use_io_memory,
        ._after_read_callbacks = _bank__after_read_callbacks,
        ._after_write_callbacks = _bank__after_write_callbacks,
        ._before_read_callbacks = _bank__before_read_callbacks,
        ._before_write_callbacks = _bank__before_write_callbacks,
        ._cached_bank_obj = _bank__cached_bank_obj,
        ._connections = _bank__connections,
        ._memo_outs__reginfo_table = _bank__memo_outs__reginfo_table,
        ._memo_outs__sorted_regs = _bank__memo_outs__sorted_regs,
        };
    _tinit_object(&_ret->object, _bank_name);
    _tinit_shown_desc(&_ret->shown_desc, _bank_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_miss_pattern_bank(struct _miss_pattern_bank *_ret, uint32 _miss_pattern_bank__after_read_callbacks, uint32 _miss_pattern_bank__after_write_callbacks, uint32 _miss_pattern_bank__before_read_callbacks, uint32 _miss_pattern_bank__before_write_callbacks, uint32 _miss_pattern_bank__cached_bank_obj, uint32 _miss_pattern_bank__connections, _each_in_param_t _miss_pattern_bank__each_register, bool (*_miss_pattern_bank__get_register)(pci_data_capture_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_miss_pattern_bank__le_byte_order, struct _memo_bank___reginfo_table *_miss_pattern_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_miss_pattern_bank__memo_outs__sorted_regs, bool *_miss_pattern_bank_be_bitorder, bool (*_miss_pattern_bank_get)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_miss_pattern_bank_io_memory_access)(pci_data_capture_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *_miss_pattern_bank_miss_pattern, char const **_miss_pattern_bank_name, bool *_miss_pattern_bank_overlapping, bool *_miss_pattern_bank_partial, bool (*_miss_pattern_bank_read)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_miss_pattern_bank_set)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_miss_pattern_bank_shown_desc, exception_type_t (*_miss_pattern_bank_transaction_access)(pci_data_capture_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool *_miss_pattern_bank_use_io_memory, bool (*_miss_pattern_bank_write)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _miss_pattern_bank){
        .miss_pattern = _miss_pattern_bank_miss_pattern,
        };
    _tinit_bank(&_ret->bank, _miss_pattern_bank__after_read_callbacks, _miss_pattern_bank__after_write_callbacks, _miss_pattern_bank__before_read_callbacks, _miss_pattern_bank__before_write_callbacks, _miss_pattern_bank__cached_bank_obj, _miss_pattern_bank__connections, _miss_pattern_bank__each_register, _miss_pattern_bank__get_register, _miss_pattern_bank__le_byte_order, _miss_pattern_bank__memo_outs__reginfo_table, _miss_pattern_bank__memo_outs__sorted_regs, _miss_pattern_bank_be_bitorder, _miss_pattern_bank_get, _miss_pattern_bank_io_memory_access, _miss_pattern_bank_name, _miss_pattern_bank_overlapping, _miss_pattern_bank_partial, _miss_pattern_bank_read, _miss_pattern_bank_set, _miss_pattern_bank_shown_desc, _miss_pattern_bank_transaction_access, _DML_TM_miss_pattern_bank__unmapped_get, _DML_TM_miss_pattern_bank__unmapped_read, _DML_TM_miss_pattern_bank__unmapped_write, _miss_pattern_bank_use_io_memory, _miss_pattern_bank_write);
}
static void __attribute__((optimize("O0")))
_tinit_rbar_capable_bank(struct _rbar_capable_bank *_ret, uint32 _rbar_capable_bank__after_read_callbacks, uint32 _rbar_capable_bank__after_write_callbacks, uint32 _rbar_capable_bank__before_read_callbacks, uint32 _rbar_capable_bank__before_write_callbacks, uint32 _rbar_capable_bank__cached_bank_obj, uint32 _rbar_capable_bank__connections, _each_in_param_t _rbar_capable_bank__each_register, bool (*_rbar_capable_bank__get_register)(pci_data_capture_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_rbar_capable_bank__le_byte_order, struct _memo_bank___reginfo_table *_rbar_capable_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_rbar_capable_bank__memo_outs__sorted_regs, _each_in_param_t _rbar_capable_bank__rbar_control, bool *_rbar_capable_bank_be_bitorder, bool (*_rbar_capable_bank_get)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_rbar_capable_bank_io_memory_access)(pci_data_capture_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_rbar_capable_bank_name, bool *_rbar_capable_bank_overlapping, bool *_rbar_capable_bank_partial, bool (*_rbar_capable_bank_read)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_rbar_capable_bank_set)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_rbar_capable_bank_shown_desc, exception_type_t (*_rbar_capable_bank_transaction_access)(pci_data_capture_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_rbar_capable_bank_unmapped_get)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_rbar_capable_bank_unmapped_read)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_rbar_capable_bank_unmapped_write)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_rbar_capable_bank_use_io_memory, bool (*_rbar_capable_bank_write)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _rbar_capable_bank){
        ._rbar_control = _rbar_capable_bank__rbar_control,
        };
    _tinit_bank(&_ret->bank, _rbar_capable_bank__after_read_callbacks, _rbar_capable_bank__after_write_callbacks, _rbar_capable_bank__before_read_callbacks, _rbar_capable_bank__before_write_callbacks, _rbar_capable_bank__cached_bank_obj, _rbar_capable_bank__connections, _rbar_capable_bank__each_register, _rbar_capable_bank__get_register, _rbar_capable_bank__le_byte_order, _rbar_capable_bank__memo_outs__reginfo_table, _rbar_capable_bank__memo_outs__sorted_regs, _rbar_capable_bank_be_bitorder, _rbar_capable_bank_get, _rbar_capable_bank_io_memory_access, _rbar_capable_bank_name, _rbar_capable_bank_overlapping, _rbar_capable_bank_partial, _rbar_capable_bank_read, _rbar_capable_bank_set, _rbar_capable_bank_shown_desc, _rbar_capable_bank_transaction_access, _rbar_capable_bank_unmapped_get, _rbar_capable_bank_unmapped_read, _rbar_capable_bank_unmapped_write, _rbar_capable_bank_use_io_memory, _rbar_capable_bank_write);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank___get_register(pci_data_capture_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->_get_register(_dev, _bank, reg, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__get(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->get(_dev, _bank, offset, size, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__io_memory_access(pci_data_capture_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->io_memory_access(_dev, _bank, memop, offset, aux);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__read(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->read(_dev, _bank, offset, enabled_bytes, aux, _out0);
}
static void  
__adj__pci_config_generic__rbar_capable_bank__bank__set(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    ((struct _bank *) _bank.trait)->set(_dev, _bank, offset, size, value);
}
static exception_type_t 
__adj__pci_config_generic__rbar_capable_bank__bank__transaction_access(pci_data_capture_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->transaction_access(_dev, _bank, t, offset, aux);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__unmapped_get(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_get(_dev, _bank, offset, bits, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__unmapped_read(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_read(_dev, _bank, offset, bits, aux, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__unmapped_write(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_write(_dev, _bank, offset, value, bits, aux);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__write(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->write(_dev, _bank, offset, value, enabled_bytes, aux);
}
static void __attribute__((optimize("O0")))
_tinit__pci_config_generic(struct __pci_config_generic *_ret, uint32 __pci_config_generic__after_read_callbacks, uint32 __pci_config_generic__after_write_callbacks, uint32 __pci_config_generic__before_read_callbacks, uint32 __pci_config_generic__before_write_callbacks, uint32 __pci_config_generic__cached_bank_obj, uint32 __pci_config_generic__connections, _each_in_param_t __pci_config_generic__each_register, bool (*__pci_config_generic__get_register)(pci_data_capture_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *__pci_config_generic__le_byte_order, struct _memo_bank___reginfo_table *__pci_config_generic__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *__pci_config_generic__memo_outs__sorted_regs, _each_in_param_t __pci_config_generic__rbar_control, bool *__pci_config_generic_be_bitorder, bool (*__pci_config_generic_get)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*__pci_config_generic_io_memory_access)(pci_data_capture_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *__pci_config_generic_miss_pattern, char const **__pci_config_generic_name, bool *__pci_config_generic_overlapping, bool *__pci_config_generic_partial, bool (*__pci_config_generic_read)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*__pci_config_generic_set)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **__pci_config_generic_shown_desc, exception_type_t (*__pci_config_generic_transaction_access)(pci_data_capture_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool *__pci_config_generic_use_io_memory, bool (*__pci_config_generic_write)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit_miss_pattern_bank(&_ret->miss_pattern_bank, __pci_config_generic__after_read_callbacks, __pci_config_generic__after_write_callbacks, __pci_config_generic__before_read_callbacks, __pci_config_generic__before_write_callbacks, __pci_config_generic__cached_bank_obj, __pci_config_generic__connections, __pci_config_generic__each_register, __pci_config_generic__get_register, __pci_config_generic__le_byte_order, __pci_config_generic__memo_outs__reginfo_table, __pci_config_generic__memo_outs__sorted_regs, __pci_config_generic_be_bitorder, __pci_config_generic_get, __pci_config_generic_io_memory_access, __pci_config_generic_miss_pattern, __pci_config_generic_name, __pci_config_generic_overlapping, __pci_config_generic_partial, __pci_config_generic_read, __pci_config_generic_set, __pci_config_generic_shown_desc, __pci_config_generic_transaction_access, __pci_config_generic_use_io_memory, __pci_config_generic_write);
    _tinit_rbar_capable_bank(&_ret->rbar_capable_bank, __pci_config_generic__after_read_callbacks, __pci_config_generic__after_write_callbacks, __pci_config_generic__before_read_callbacks, __pci_config_generic__before_write_callbacks, __pci_config_generic__cached_bank_obj, __pci_config_generic__connections, __pci_config_generic__each_register, __pci_config_generic__get_register == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank___get_register, __pci_config_generic__le_byte_order, __pci_config_generic__memo_outs__reginfo_table, __pci_config_generic__memo_outs__sorted_regs, __pci_config_generic__rbar_control, __pci_config_generic_be_bitorder, __pci_config_generic_get == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__get, __pci_config_generic_io_memory_access == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__io_memory_access, __pci_config_generic_name, __pci_config_generic_overlapping, __pci_config_generic_partial, __pci_config_generic_read == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__read, __pci_config_generic_set == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__set, __pci_config_generic_shown_desc, __pci_config_generic_transaction_access == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__transaction_access, __adj__pci_config_generic__rbar_capable_bank__bank__unmapped_get, __adj__pci_config_generic__rbar_capable_bank__bank__unmapped_read, __adj__pci_config_generic__rbar_capable_bank__bank__unmapped_write, __pci_config_generic_use_io_memory, __pci_config_generic_write == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__write);
}
static void __attribute__((optimize("O0")))
_tinit_function_mapped_bank(struct _function_mapped_bank *_ret, uint32 _function_mapped_bank__after_read_callbacks, uint32 _function_mapped_bank__after_write_callbacks, uint32 _function_mapped_bank__before_read_callbacks, uint32 _function_mapped_bank__before_write_callbacks, uint32 _function_mapped_bank__cached_bank_obj, uint32 _function_mapped_bank__connections, _each_in_param_t _function_mapped_bank__each_register, bool (*_function_mapped_bank__get_register)(pci_data_capture_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_function_mapped_bank__le_byte_order, struct _memo_bank___reginfo_table *_function_mapped_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_function_mapped_bank__memo_outs__sorted_regs, bool *_function_mapped_bank_be_bitorder, int *_function_mapped_bank_function, bool (*_function_mapped_bank_get)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_io_memory_access)(pci_data_capture_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_function_mapped_bank_name, bool *_function_mapped_bank_overlapping, bool *_function_mapped_bank_partial, bool (*_function_mapped_bank_read)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_function_mapped_bank_set)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_function_mapped_bank_shown_desc, exception_type_t (*_function_mapped_bank_transaction_access)(pci_data_capture_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_function_mapped_bank_unmapped_get)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_unmapped_read)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_function_mapped_bank_unmapped_write)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_function_mapped_bank_use_io_memory, bool (*_function_mapped_bank_write)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _function_mapped_bank){
        .function = _function_mapped_bank_function,
        };
    _tinit_bank(&_ret->bank, _function_mapped_bank__after_read_callbacks, _function_mapped_bank__after_write_callbacks, _function_mapped_bank__before_read_callbacks, _function_mapped_bank__before_write_callbacks, _function_mapped_bank__cached_bank_obj, _function_mapped_bank__connections, _function_mapped_bank__each_register, _function_mapped_bank__get_register, _function_mapped_bank__le_byte_order, _function_mapped_bank__memo_outs__reginfo_table, _function_mapped_bank__memo_outs__sorted_regs, _function_mapped_bank_be_bitorder, _function_mapped_bank_get, _function_mapped_bank_io_memory_access, _function_mapped_bank_name, _function_mapped_bank_overlapping, _function_mapped_bank_partial, _function_mapped_bank_read, _function_mapped_bank_set, _function_mapped_bank_shown_desc, _function_mapped_bank_transaction_access, _function_mapped_bank_unmapped_get, _function_mapped_bank_unmapped_read, _function_mapped_bank_unmapped_write, _function_mapped_bank_use_io_memory, _function_mapped_bank_write);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank___get_register(pci_data_capture_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->_get_register(_dev, _bank, reg, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__get(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->get(_dev, _bank, offset, size, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__io_memory_access(pci_data_capture_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->io_memory_access(_dev, _bank, memop, offset, aux);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__read(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->read(_dev, _bank, offset, enabled_bytes, aux, _out0);
}
static void  
__adj_pci_config_generic__function_mapped_bank__bank__set(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    ((struct _bank *) _bank.trait)->set(_dev, _bank, offset, size, value);
}
static exception_type_t 
__adj_pci_config_generic__function_mapped_bank__bank__transaction_access(pci_data_capture_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->transaction_access(_dev, _bank, t, offset, aux);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__unmapped_get(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_get(_dev, _bank, offset, bits, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__unmapped_read(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_read(_dev, _bank, offset, bits, aux, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__unmapped_write(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_write(_dev, _bank, offset, value, bits, aux);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__write(pci_data_capture_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->write(_dev, _bank, offset, value, enabled_bytes, aux);
}
static void __attribute__((optimize("O0")))
_tinit_pci_config_generic(struct _pci_config_generic *_ret, uint32 _pci_config_generic__after_read_callbacks, uint32 _pci_config_generic__after_write_callbacks, uint32 _pci_config_generic__before_read_callbacks, uint32 _pci_config_generic__before_write_callbacks, uint32 _pci_config_generic__cached_bank_obj, uint32 _pci_config_generic__connections, _each_in_param_t _pci_config_generic__each_register, bool (*_pci_config_generic__get_register)(pci_data_capture_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_pci_config_generic__le_byte_order, struct _memo_bank___reginfo_table *_pci_config_generic__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_pci_config_generic__memo_outs__sorted_regs, _each_in_param_t _pci_config_generic__rbar_control, bool *_pci_config_generic_be_bitorder, int *_pci_config_generic_function, bool (*_pci_config_generic_get)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_pci_config_generic_io_memory_access)(pci_data_capture_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *_pci_config_generic_miss_pattern, char const **_pci_config_generic_name, bool *_pci_config_generic_overlapping, bool *_pci_config_generic_partial, bool (*_pci_config_generic_read)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_pci_config_generic_set)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_pci_config_generic_shown_desc, exception_type_t (*_pci_config_generic_transaction_access)(pci_data_capture_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool *_pci_config_generic_use_io_memory, bool (*_pci_config_generic_write)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit__pci_config_generic(&_ret->_pci_config_generic, _pci_config_generic__after_read_callbacks, _pci_config_generic__after_write_callbacks, _pci_config_generic__before_read_callbacks, _pci_config_generic__before_write_callbacks, _pci_config_generic__cached_bank_obj, _pci_config_generic__connections, _pci_config_generic__each_register, _pci_config_generic__get_register, _pci_config_generic__le_byte_order, _pci_config_generic__memo_outs__reginfo_table, _pci_config_generic__memo_outs__sorted_regs, _pci_config_generic__rbar_control, _pci_config_generic_be_bitorder, _pci_config_generic_get, _pci_config_generic_io_memory_access, _pci_config_generic_miss_pattern, _pci_config_generic_name, _pci_config_generic_overlapping, _pci_config_generic_partial, _pci_config_generic_read, _pci_config_generic_set, _pci_config_generic_shown_desc, _pci_config_generic_transaction_access, _pci_config_generic_use_io_memory, _pci_config_generic_write);
    _tinit_function_mapped_bank(&_ret->function_mapped_bank, _pci_config_generic__after_read_callbacks, _pci_config_generic__after_write_callbacks, _pci_config_generic__before_read_callbacks, _pci_config_generic__before_write_callbacks, _pci_config_generic__cached_bank_obj, _pci_config_generic__connections, _pci_config_generic__each_register, _pci_config_generic__get_register == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank___get_register, _pci_config_generic__le_byte_order, _pci_config_generic__memo_outs__reginfo_table, _pci_config_generic__memo_outs__sorted_regs, _pci_config_generic_be_bitorder, _pci_config_generic_function, _pci_config_generic_get == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__get, _pci_config_generic_io_memory_access == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__io_memory_access, _pci_config_generic_name, _pci_config_generic_overlapping, _pci_config_generic_partial, _pci_config_generic_read == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__read, _pci_config_generic_set == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__set, _pci_config_generic_shown_desc, _pci_config_generic_transaction_access == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__transaction_access, __adj_pci_config_generic__function_mapped_bank__bank__unmapped_get, __adj_pci_config_generic__function_mapped_bank__bank__unmapped_read, __adj_pci_config_generic__function_mapped_bank__bank__unmapped_write, _pci_config_generic_use_io_memory, _pci_config_generic_write == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__write);
}
static void __attribute__((optimize("O0")))
_tinit_pci_config_type_0(struct _pci_config_type_0 *_ret, uint32 _pci_config_type_0__after_read_callbacks, uint32 _pci_config_type_0__after_write_callbacks, uint32 _pci_config_type_0__before_read_callbacks, uint32 _pci_config_type_0__before_write_callbacks, uint32 _pci_config_type_0__cached_bank_obj, uint32 _pci_config_type_0__connections, _each_in_param_t _pci_config_type_0__each_register, bool (*_pci_config_type_0__get_register)(pci_data_capture_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_pci_config_type_0__le_byte_order, struct _memo_bank___reginfo_table *_pci_config_type_0__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_pci_config_type_0__memo_outs__sorted_regs, _each_in_param_t _pci_config_type_0__rbar_control, bool *_pci_config_type_0_be_bitorder, int *_pci_config_type_0_function, bool (*_pci_config_type_0_get)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_pci_config_type_0_io_memory_access)(pci_data_capture_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *_pci_config_type_0_miss_pattern, char const **_pci_config_type_0_name, bool *_pci_config_type_0_overlapping, bool *_pci_config_type_0_partial, bool (*_pci_config_type_0_read)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_pci_config_type_0_set)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_pci_config_type_0_shown_desc, exception_type_t (*_pci_config_type_0_transaction_access)(pci_data_capture_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool *_pci_config_type_0_use_io_memory, bool (*_pci_config_type_0_write)(pci_data_capture_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit__pci_config_type_0(&_ret->_pci_config_type_0);
    _tinit_pci_config_generic(&_ret->pci_config_generic, _pci_config_type_0__after_read_callbacks, _pci_config_type_0__after_write_callbacks, _pci_config_type_0__before_read_callbacks, _pci_config_type_0__before_write_callbacks, _pci_config_type_0__cached_bank_obj, _pci_config_type_0__connections, _pci_config_type_0__each_register, _pci_config_type_0__get_register, _pci_config_type_0__le_byte_order, _pci_config_type_0__memo_outs__reginfo_table, _pci_config_type_0__memo_outs__sorted_regs, _pci_config_type_0__rbar_control, _pci_config_type_0_be_bitorder, _pci_config_type_0_function, _pci_config_type_0_get, _pci_config_type_0_io_memory_access, _pci_config_type_0_miss_pattern, _pci_config_type_0_name, _pci_config_type_0_overlapping, _pci_config_type_0_partial, _pci_config_type_0_read, _pci_config_type_0_set, _pci_config_type_0_shown_desc, _pci_config_type_0_transaction_access, _pci_config_type_0_use_io_memory, _pci_config_type_0_write);
}
static void __attribute__((optimize("O0")))
_tinit_hard_reset(struct __hard_reset *_ret, void  (*_hard_reset__default_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), _each_in_param_t _hard_reset__each_hard_reset, void  (*_hard_reset_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1))
{
    *_ret = (struct __hard_reset){
        ._default_hard_reset = _hard_reset__default_hard_reset == NULL ? _DML_TM_hard_reset___default_hard_reset : _hard_reset__default_hard_reset,
        .hard_reset = _hard_reset_hard_reset == NULL ? _DML_TM_hard_reset__hard_reset : _hard_reset_hard_reset,
        ._each_hard_reset = _hard_reset__each_hard_reset,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init_val(struct _init_val *_ret, void  (*_init_val__default_init)(pci_data_capture_t *arg0, init_val arg1), _each_in_param_t _init_val__each_init, void  (*_init_val_init)(pci_data_capture_t *arg0, init arg1), uint64 *_init_val_init_val)
{
    *_ret = (struct _init_val){
        ._default_init = _init_val__default_init,
        .init_val = _init_val_init_val,
        };
    _tinit_init(&_ret->init, _init_val__each_init, _init_val_init == NULL ? _DML_TM_init_val__init : _init_val_init);
}
static void __attribute__((optimize("O0")))
_tinit__init_val_hard_reset(struct __init_val_hard_reset *_ret, void  (*__init_val_hard_reset__default_init)(pci_data_capture_t *arg0, init_val arg1), _each_in_param_t __init_val_hard_reset__each_hard_reset, _each_in_param_t __init_val_hard_reset__each_init, void  (*__init_val_hard_reset_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*__init_val_hard_reset_init)(pci_data_capture_t *arg0, init arg1), uint64 *__init_val_hard_reset_init_val)
{
    _tinit_hard_reset(&_ret->_hard_reset, _DML_TM__init_val_hard_reset___default_hard_reset, __init_val_hard_reset__each_hard_reset, __init_val_hard_reset_hard_reset);
    _tinit_init_val(&_ret->init_val, __init_val_hard_reset__default_init, __init_val_hard_reset__each_init, __init_val_hard_reset_init, __init_val_hard_reset_init_val);
}
static void __attribute__((optimize("O0")))
_tinit_soft_reset(struct __soft_reset *_ret, void  (*_soft_reset__default_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), _each_in_param_t _soft_reset__each_soft_reset, void  (*_soft_reset_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1))
{
    *_ret = (struct __soft_reset){
        ._default_soft_reset = _soft_reset__default_soft_reset == NULL ? _DML_TM_soft_reset___default_soft_reset : _soft_reset__default_soft_reset,
        .soft_reset = _soft_reset_soft_reset == NULL ? _DML_TM_soft_reset__soft_reset : _soft_reset_soft_reset,
        ._each_soft_reset = _soft_reset__each_soft_reset,
        };
}
static void __attribute__((optimize("O0")))
_tinit__init_val_soft_reset(struct __init_val_soft_reset *_ret, void  (*__init_val_soft_reset__default_init)(pci_data_capture_t *arg0, init_val arg1), _each_in_param_t __init_val_soft_reset__each_init, _each_in_param_t __init_val_soft_reset__each_soft_reset, void  (*__init_val_soft_reset_init)(pci_data_capture_t *arg0, init arg1), uint64 *__init_val_soft_reset_init_val, void  (*__init_val_soft_reset_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1))
{
    _tinit_init_val(&_ret->init_val, __init_val_soft_reset__default_init, __init_val_soft_reset__each_init, __init_val_soft_reset_init, __init_val_soft_reset_init_val);
    _tinit_soft_reset(&_ret->_soft_reset, _DML_TM__init_val_soft_reset___default_soft_reset, __init_val_soft_reset__each_soft_reset, __init_val_soft_reset_soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit_map_params(struct _map_params *_ret, uint64 *_map_params_map_bit, int64 *_map_params_map_func, char const **_map_params_map_type)
{
    *_ret = (struct _map_params){
        .map_bit = _map_params_map_bit,
        .map_func = _map_params_map_func,
        .map_type = _map_params_map_type,
        };
}
static void __attribute__((optimize("O0")))
_tinit__bitsize(struct __bitsize *_ret, uint8 *__bitsize_bitsize)
{
    *_ret = (struct __bitsize){
        .bitsize = __bitsize_bitsize,
        };
}
static void __attribute__((optimize("O0")))
_tinit_get_val(struct _get_val *_ret, uint64 (*_get_val__default_get)(pci_data_capture_t *arg0, get_val arg1), uint64 (*_get_val_get_val)(pci_data_capture_t *arg0, get_val arg1))
{
    *_ret = (struct _get_val){
        ._default_get = _get_val__default_get,
        .get_val = _get_val_get_val,
        };
}
static void __attribute__((optimize("O0")))
_tinit__get(struct __get *_ret, uint64 (*__get__default_get)(pci_data_capture_t *arg0, get_val arg1), uint64 (*__get_get)(pci_data_capture_t *arg0, _get arg1), uint64 (*__get_get_val)(pci_data_capture_t *arg0, get_val arg1))
{
    *_ret = (struct __get){
        .get = __get_get == NULL ? _DML_TM__get__get : __get_get,
        };
    _tinit_get_val(&_ret->get_val, __get__default_get, __get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit_get(struct _get *_ret, uint64 (*_get__default_get)(pci_data_capture_t *arg0, get_val arg1), uint64 (*_get_get)(pci_data_capture_t *arg0, _get arg1), uint64 (*_get_get_val)(pci_data_capture_t *arg0, get_val arg1))
{
    _tinit__get(&_ret->_get, _get__default_get, _get_get, _get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit_read_register(struct _read_register *_ret, uint64 (*_read_register_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_register){
        .read_register = _read_register_read_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_set_val(struct _set_val *_ret, void  (*_set_val__default_set)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2), void  (*_set_val_set_val)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct _set_val){
        ._default_set = _set_val__default_set,
        .set_val = _set_val_set_val,
        };
}
static void __attribute__((optimize("O0")))
_tinit__set(struct __set *_ret, void  (*__set__default_set)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2), void  (*__set_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), void  (*__set_set_val)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct __set){
        .set = __set_set == NULL ? _DML_TM__set__set : __set_set,
        };
    _tinit_set_val(&_ret->set_val, __set__default_set, __set_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_set(struct _set *_ret, void  (*_set__default_set)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2), void  (*_set_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), void  (*_set_set_val)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__set(&_ret->_set, _set__default_set, _set_set, _set_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_write_register(struct _write_register *_ret, void  (*_write_register_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_register){
        .write_register = _write_register_write_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_register(struct __register *_ret, bool *_register__attr_allow_cutoff, char const **_register__attr_name, uint32 *_register__attr_start_dim, char const **_register__attr_type, char const **_register__documentation, _each_in_param_t _register__each_init, attr_attr_t *_register__flags, _each_in_param_t _register__get_fields, bool *_register__is_read_only, bool *_register__le_byte_order, conf_class_t ***_register__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_register__parent_obj_proxy_info, _each_in_param_t _register__read_fields, _each_in_param_t _register__set_fields, bool *_register__should_be_registered, _each_in_param_t _register__write_fields, uint8 *_register_bitsize, _each_in_param_t _register_fields, uint64 (*_register_get)(pci_data_capture_t *arg0, _get arg1), void  (*_register_init)(pci_data_capture_t *arg0, init arg1), uint64 *_register_init_val, bool *_register_mapped, char const **_register_name, uint64 *_register_offset, uint64 (*_register_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_register_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_register_readable, void  (*_register_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **_register_shown_desc, uint32 _register_val, bool *_register_writable, void  (*_register_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_register_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct __register){
        .read_unmapped_bits = _register_read_unmapped_bits == NULL ? _DML_TM_register__read_unmapped_bits : _register_read_unmapped_bits,
        .write_unmapped_bits = _register_write_unmapped_bits == NULL ? _DML_TM_register__write_unmapped_bits : _register_write_unmapped_bits,
        ._get_fields = _register__get_fields,
        ._is_read_only = _register__is_read_only,
        ._le_byte_order = _register__le_byte_order,
        ._read_fields = _register__read_fields,
        ._set_fields = _register__set_fields,
        ._write_fields = _register__write_fields,
        .fields = _register_fields,
        .mapped = _register_mapped,
        .offset = _register_offset,
        .val = _register_val,
        };
    _tinit__bitsize(&_ret->_bitsize, _register_bitsize);
    _tinit__conf_attribute(&_ret->_conf_attribute, _register__attr_allow_cutoff, _register__attr_name, _register__attr_start_dim, _register__attr_type, _register__documentation, _register__flags, _register__parent_obj_class, _register__parent_obj_proxy_info, _register__should_be_registered, _DML_TM_register__get_attribute, _register_name, _register_readable, _DML_TM_register__set_attribute, _register_writable);
    _tinit_get(&_ret->get, _DML_TM_register___default_get, _register_get, _DML_TM_register__get_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_register___default_init, _register__each_init, _register_init, _register_init_val);
    _tinit_read_register(&_ret->read_register, _register_read_register == NULL ? _DML_TM_register__read_register : _register_read_register);
    _tinit_set(&_ret->set, _DML_TM_register___default_set, _register_set, _DML_TM_register__set_val);
    _tinit_shown_desc(&_ret->shown_desc, _register_shown_desc);
    _tinit_write_register(&_ret->write_register, _register_write_register == NULL ? _DML_TM_register__write_register : _register_write_register);
}
static void __attribute__((optimize("O0")))
_tinit_base_address(struct _base_address *_ret, bool *_base_address__attr_allow_cutoff, char const **_base_address__attr_name, uint32 *_base_address__attr_start_dim, char const **_base_address__attr_type, field *_base_address__base, char const **_base_address__documentation, _each_in_param_t _base_address__each_init, attr_attr_t *_base_address__flags, _each_in_param_t _base_address__get_fields, bool *_base_address__is_read_only, bool *_base_address__le_byte_order, conf_class_t ***_base_address__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_base_address__parent_obj_proxy_info, _each_in_param_t _base_address__read_fields, _each_in_param_t _base_address__set_fields, bool *_base_address__should_be_registered, _each_in_param_t _base_address__write_fields, void  (*_base_address_add_map)(pci_data_capture_t *arg0, base_address arg1), uint8 *_base_address_bitsize, _pci_config_generic_command_reg *_base_address_command, _each_in_param_t _base_address_fields, uint64 (*_base_address_get)(pci_data_capture_t *arg0, _get arg1), uint64 (*_base_address_get_base)(pci_data_capture_t *arg0, base_address arg1), void  (*_base_address_init)(pci_data_capture_t *arg0, init arg1), uint64 *_base_address_init_val, uint64 *_base_address_map_bit, int64 *_base_address_map_func, char const **_base_address_map_type, bool *_base_address_mapped, uint64 *_base_address_min_size_bits, char const **_base_address_name, uint64 *_base_address_offset, _pci_config_generic *_base_address_parent_bank, int (*_base_address_pci_bar_size_bits)(pci_data_capture_t *arg0, base_address arg1), uint64 (*_base_address_pci_mapping_base)(pci_data_capture_t *arg0, base_address arg1), void  (*_base_address_pci_mapping_customize)(pci_data_capture_t *arg0, base_address arg1, map_info_t *arg2), bool (*_base_address_pci_mapping_enabled)(pci_data_capture_t *arg0, base_address arg1), uint64 (*_base_address_pci_mapping_length)(pci_data_capture_t *arg0, base_address arg1), conf_object_t *(*_base_address_pci_mapping_object)(pci_data_capture_t *arg0, base_address arg1), conf_object_t *(*_base_address_pci_mapping_target)(pci_data_capture_t *arg0, base_address arg1), uint64 (*_base_address_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_base_address_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_base_address_readable, void  (*_base_address_remove_map)(pci_data_capture_t *arg0, base_address arg1), void  (*_base_address_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **_base_address_shown_desc, uint64 *_base_address_size_bits, void  (*_base_address_update_mapping)(pci_data_capture_t *arg0, base_address arg1), uint32 _base_address_val, bool *_base_address_writable, void  (*_base_address_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_base_address_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _base_address){
        .add_map = _base_address_add_map == NULL ? _DML_TM_base_address__add_map : _base_address_add_map,
        .get_base = _base_address_get_base == NULL ? _DML_TM_base_address__get_base : _base_address_get_base,
        .pci_bar_size_bits = _base_address_pci_bar_size_bits == NULL ? _DML_TM_base_address__pci_bar_size_bits : _base_address_pci_bar_size_bits,
        .pci_mapping_base = _base_address_pci_mapping_base == NULL ? _DML_TM_base_address__pci_mapping_base : _base_address_pci_mapping_base,
        .pci_mapping_customize = _base_address_pci_mapping_customize == NULL ? _DML_TM_base_address__pci_mapping_customize : _base_address_pci_mapping_customize,
        .pci_mapping_enabled = _base_address_pci_mapping_enabled == NULL ? _DML_TM_base_address__pci_mapping_enabled : _base_address_pci_mapping_enabled,
        .pci_mapping_length = _base_address_pci_mapping_length == NULL ? _DML_TM_base_address__pci_mapping_length : _base_address_pci_mapping_length,
        .pci_mapping_object = _base_address_pci_mapping_object == NULL ? _DML_TM_base_address__pci_mapping_object : _base_address_pci_mapping_object,
        .pci_mapping_target = _base_address_pci_mapping_target == NULL ? _DML_TM_base_address__pci_mapping_target : _base_address_pci_mapping_target,
        .remove_map = _base_address_remove_map == NULL ? _DML_TM_base_address__remove_map : _base_address_remove_map,
        .update_mapping = _base_address_update_mapping,
        ._base = _base_address__base,
        .command = _base_address_command,
        .min_size_bits = _base_address_min_size_bits,
        .parent_bank = _base_address_parent_bank,
        .size_bits = _base_address_size_bits,
        };
    _tinit_map_params(&_ret->map_params, _base_address_map_bit, _base_address_map_func, _base_address_map_type);
    _tinit_register(&_ret->_register, _base_address__attr_allow_cutoff, _base_address__attr_name, _base_address__attr_start_dim, _base_address__attr_type, _base_address__documentation, _base_address__each_init, _base_address__flags, _base_address__get_fields, _base_address__is_read_only, _base_address__le_byte_order, _base_address__parent_obj_class, _base_address__parent_obj_proxy_info, _base_address__read_fields, _base_address__set_fields, _base_address__should_be_registered, _base_address__write_fields, _base_address_bitsize, _base_address_fields, _base_address_get, _base_address_init, _base_address_init_val, _base_address_mapped, _base_address_name, _base_address_offset, _base_address_read_register, _base_address_read_unmapped_bits, _base_address_readable, _base_address_set, _base_address_shown_desc, _base_address_val, _base_address_writable, _base_address_write_register, _base_address_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_memory_base_address_generic(struct _memory_base_address_generic *_ret, bool *_memory_base_address_generic__attr_allow_cutoff, char const **_memory_base_address_generic__attr_name, uint32 *_memory_base_address_generic__attr_start_dim, char const **_memory_base_address_generic__attr_type, field *_memory_base_address_generic__base, char const **_memory_base_address_generic__documentation, _each_in_param_t _memory_base_address_generic__each_init, attr_attr_t *_memory_base_address_generic__flags, _each_in_param_t _memory_base_address_generic__get_fields, bool *_memory_base_address_generic__is_read_only, bool *_memory_base_address_generic__le_byte_order, conf_class_t ***_memory_base_address_generic__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_memory_base_address_generic__parent_obj_proxy_info, _each_in_param_t _memory_base_address_generic__read_fields, _each_in_param_t _memory_base_address_generic__set_fields, bool *_memory_base_address_generic__should_be_registered, field *_memory_base_address_generic__type, _each_in_param_t _memory_base_address_generic__write_fields, void  (*_memory_base_address_generic_add_map)(pci_data_capture_t *arg0, base_address arg1), uint8 *_memory_base_address_generic_bitsize, _pci_config_generic_command_reg *_memory_base_address_generic_command, _each_in_param_t _memory_base_address_generic_fields, uint64 (*_memory_base_address_generic_get)(pci_data_capture_t *arg0, _get arg1), uint64 (*_memory_base_address_generic_get_base)(pci_data_capture_t *arg0, base_address arg1), void  (*_memory_base_address_generic_init)(pci_data_capture_t *arg0, init arg1), uint64 *_memory_base_address_generic_init_val, uint64 *_memory_base_address_generic_map_bit, int64 *_memory_base_address_generic_map_func, char const **_memory_base_address_generic_map_type, bool *_memory_base_address_generic_mapped, uint64 *_memory_base_address_generic_min_size_bits, char const **_memory_base_address_generic_name, uint64 *_memory_base_address_generic_offset, _pci_config_generic *_memory_base_address_generic_parent_bank, int (*_memory_base_address_generic_pci_bar_size_bits)(pci_data_capture_t *arg0, base_address arg1), void  (*_memory_base_address_generic_pci_mapping_customize)(pci_data_capture_t *arg0, base_address arg1, map_info_t *arg2), bool (*_memory_base_address_generic_pci_mapping_enabled)(pci_data_capture_t *arg0, base_address arg1), uint64 (*_memory_base_address_generic_pci_mapping_length)(pci_data_capture_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_generic_pci_mapping_object)(pci_data_capture_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_generic_pci_mapping_target)(pci_data_capture_t *arg0, base_address arg1), uint64 (*_memory_base_address_generic_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_memory_base_address_generic_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_memory_base_address_generic_readable, void  (*_memory_base_address_generic_remove_map)(pci_data_capture_t *arg0, base_address arg1), void  (*_memory_base_address_generic_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **_memory_base_address_generic_shown_desc, uint64 *_memory_base_address_generic_size_bits, void  (*_memory_base_address_generic_update_mapping)(pci_data_capture_t *arg0, base_address arg1), uint32 _memory_base_address_generic_val, bool *_memory_base_address_generic_writable, void  (*_memory_base_address_generic_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_memory_base_address_generic_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _memory_base_address_generic){
        ._type = _memory_base_address_generic__type,
        };
    _tinit_base_address(&_ret->base_address, _memory_base_address_generic__attr_allow_cutoff, _memory_base_address_generic__attr_name, _memory_base_address_generic__attr_start_dim, _memory_base_address_generic__attr_type, _memory_base_address_generic__base, _memory_base_address_generic__documentation, _memory_base_address_generic__each_init, _memory_base_address_generic__flags, _memory_base_address_generic__get_fields, _memory_base_address_generic__is_read_only, _memory_base_address_generic__le_byte_order, _memory_base_address_generic__parent_obj_class, _memory_base_address_generic__parent_obj_proxy_info, _memory_base_address_generic__read_fields, _memory_base_address_generic__set_fields, _memory_base_address_generic__should_be_registered, _memory_base_address_generic__write_fields, _memory_base_address_generic_add_map, _memory_base_address_generic_bitsize, _memory_base_address_generic_command, _memory_base_address_generic_fields, _memory_base_address_generic_get, _memory_base_address_generic_get_base, _memory_base_address_generic_init, _memory_base_address_generic_init_val, _memory_base_address_generic_map_bit, _memory_base_address_generic_map_func, _memory_base_address_generic_map_type, _memory_base_address_generic_mapped, _memory_base_address_generic_min_size_bits, _memory_base_address_generic_name, _memory_base_address_generic_offset, _memory_base_address_generic_parent_bank, _memory_base_address_generic_pci_bar_size_bits, _DML_TM_memory_base_address_generic__pci_mapping_base, _memory_base_address_generic_pci_mapping_customize, _memory_base_address_generic_pci_mapping_enabled, _memory_base_address_generic_pci_mapping_length, _memory_base_address_generic_pci_mapping_object, _memory_base_address_generic_pci_mapping_target, _memory_base_address_generic_read_register, _memory_base_address_generic_read_unmapped_bits, _memory_base_address_generic_readable, _memory_base_address_generic_remove_map, _memory_base_address_generic_set, _memory_base_address_generic_shown_desc, _memory_base_address_generic_size_bits, _memory_base_address_generic_update_mapping == NULL ? _DML_TM_memory_base_address_generic__update_mapping : _memory_base_address_generic_update_mapping, _memory_base_address_generic_val, _memory_base_address_generic_writable, _memory_base_address_generic_write_register, _memory_base_address_generic_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_memory_base_address_32(struct _memory_base_address_32 *_ret, bool *_memory_base_address_32__attr_allow_cutoff, char const **_memory_base_address_32__attr_name, uint32 *_memory_base_address_32__attr_start_dim, char const **_memory_base_address_32__attr_type, field *_memory_base_address_32__base, char const **_memory_base_address_32__documentation, _each_in_param_t _memory_base_address_32__each_init, attr_attr_t *_memory_base_address_32__flags, _each_in_param_t _memory_base_address_32__get_fields, bool *_memory_base_address_32__is_read_only, bool *_memory_base_address_32__le_byte_order, conf_class_t ***_memory_base_address_32__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_memory_base_address_32__parent_obj_proxy_info, _each_in_param_t _memory_base_address_32__read_fields, _each_in_param_t _memory_base_address_32__set_fields, bool *_memory_base_address_32__should_be_registered, field *_memory_base_address_32__type, _each_in_param_t _memory_base_address_32__write_fields, void  (*_memory_base_address_32_add_map)(pci_data_capture_t *arg0, base_address arg1), uint8 *_memory_base_address_32_bitsize, _pci_config_generic_command_reg *_memory_base_address_32_command, _each_in_param_t _memory_base_address_32_fields, uint64 (*_memory_base_address_32_get)(pci_data_capture_t *arg0, _get arg1), uint64 (*_memory_base_address_32_get_base)(pci_data_capture_t *arg0, base_address arg1), void  (*_memory_base_address_32_init)(pci_data_capture_t *arg0, init arg1), uint64 *_memory_base_address_32_init_val, uint64 *_memory_base_address_32_map_bit, int64 *_memory_base_address_32_map_func, char const **_memory_base_address_32_map_type, bool *_memory_base_address_32_mapped, uint64 *_memory_base_address_32_min_size_bits, char const **_memory_base_address_32_name, uint64 *_memory_base_address_32_offset, _pci_config_generic *_memory_base_address_32_parent_bank, int (*_memory_base_address_32_pci_bar_size_bits)(pci_data_capture_t *arg0, base_address arg1), void  (*_memory_base_address_32_pci_mapping_customize)(pci_data_capture_t *arg0, base_address arg1, map_info_t *arg2), bool (*_memory_base_address_32_pci_mapping_enabled)(pci_data_capture_t *arg0, base_address arg1), uint64 (*_memory_base_address_32_pci_mapping_length)(pci_data_capture_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_32_pci_mapping_object)(pci_data_capture_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_32_pci_mapping_target)(pci_data_capture_t *arg0, base_address arg1), uint64 (*_memory_base_address_32_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_memory_base_address_32_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_memory_base_address_32_readable, void  (*_memory_base_address_32_remove_map)(pci_data_capture_t *arg0, base_address arg1), void  (*_memory_base_address_32_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **_memory_base_address_32_shown_desc, uint64 *_memory_base_address_32_size_bits, void  (*_memory_base_address_32_update_mapping)(pci_data_capture_t *arg0, base_address arg1), uint32 _memory_base_address_32_val, bool *_memory_base_address_32_writable, void  (*_memory_base_address_32_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_memory_base_address_32_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_memory_base_address_generic(&_ret->memory_base_address_generic, _memory_base_address_32__attr_allow_cutoff, _memory_base_address_32__attr_name, _memory_base_address_32__attr_start_dim, _memory_base_address_32__attr_type, _memory_base_address_32__base, _memory_base_address_32__documentation, _memory_base_address_32__each_init, _memory_base_address_32__flags, _memory_base_address_32__get_fields, _memory_base_address_32__is_read_only, _memory_base_address_32__le_byte_order, _memory_base_address_32__parent_obj_class, _memory_base_address_32__parent_obj_proxy_info, _memory_base_address_32__read_fields, _memory_base_address_32__set_fields, _memory_base_address_32__should_be_registered, _memory_base_address_32__type, _memory_base_address_32__write_fields, _memory_base_address_32_add_map, _memory_base_address_32_bitsize, _memory_base_address_32_command, _memory_base_address_32_fields, _memory_base_address_32_get, _memory_base_address_32_get_base, _memory_base_address_32_init, _memory_base_address_32_init_val, _memory_base_address_32_map_bit, _memory_base_address_32_map_func, _memory_base_address_32_map_type, _memory_base_address_32_mapped, _memory_base_address_32_min_size_bits, _memory_base_address_32_name, _memory_base_address_32_offset, _memory_base_address_32_parent_bank, _memory_base_address_32_pci_bar_size_bits, _memory_base_address_32_pci_mapping_customize, _memory_base_address_32_pci_mapping_enabled, _memory_base_address_32_pci_mapping_length, _memory_base_address_32_pci_mapping_object, _memory_base_address_32_pci_mapping_target, _memory_base_address_32_read_register, _memory_base_address_32_read_unmapped_bits, _memory_base_address_32_readable, _memory_base_address_32_remove_map, _memory_base_address_32_set, _memory_base_address_32_shown_desc, _memory_base_address_32_size_bits, _memory_base_address_32_update_mapping, _memory_base_address_32_val, _memory_base_address_32_writable, _memory_base_address_32_write_register, _memory_base_address_32_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_hard_reset.init_val).trait)->memory_base_address_32.memory_base_address_generic.base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_soft_reset.init_val).trait)->memory_base_address_32.memory_base_address_generic.base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__memory_base_address_32__memory_base_address_generic__base_address__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_name, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_start_dim, char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_type, field *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__base, char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__le_byte_order, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__should_be_registered, field *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__type, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__write_fields, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_add_map)(pci_data_capture_t *arg0, base_address arg1), uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_bitsize, _pci_config_generic_command_reg *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_command, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get)(pci_data_capture_t *arg0, _get arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get_base)(pci_data_capture_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_bit, int64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_func, char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_type, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_mapped, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_min_size_bits, char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_offset, _pci_config_generic *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_parent_bank, int (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_bar_size_bits)(pci_data_capture_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_customize)(pci_data_capture_t *arg0, base_address arg1, map_info_t *arg2), bool (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_enabled)(pci_data_capture_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_length)(pci_data_capture_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_object)(pci_data_capture_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_target)(pci_data_capture_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_remove_map)(pci_data_capture_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_shown_desc, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_size_bits, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_update_mapping)(pci_data_capture_t *arg0, base_address arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_soft_reset);
    _tinit_memory_base_address_32(&_ret->memory_base_address_32, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__base, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__type, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_add_map, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_command, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get_base, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__memory_base_address_32__memory_base_address_generic__base_address__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_bit, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_func, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_type, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_min_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_name, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_parent_bank, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_bar_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_customize, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_enabled, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_length, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_object, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_target, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_remove_map, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_set, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_update_mapping, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_val, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit__lsb(struct __lsb *_ret, uint8 *__lsb_lsb)
{
    *_ret = (struct __lsb){
        .lsb = __lsb_lsb,
        };
}
static void __attribute__((optimize("O0")))
_tinit_read_field(struct _read_field *_ret, uint64 (*_read_field_read_field)(pci_data_capture_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_field){
        .read_field = _read_field_read_field,
        };
}
static void __attribute__((optimize("O0")))
_tinit__read_field(struct __read_field *_ret, uint8 *__read_field_bitsize, uint8 *__read_field_lsb, uint64 (*__read_field_read_field)(pci_data_capture_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    _tinit__bitsize(&_ret->_bitsize, __read_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __read_field_lsb);
    _tinit_read_field(&_ret->read_field, __read_field_read_field);
}
static void __attribute__((optimize("O0")))
_tinit_write_field(struct _write_field *_ret, void  (*_write_field_write_field)(pci_data_capture_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_field){
        .write_field = _write_field_write_field,
        };
}
static void __attribute__((optimize("O0")))
_tinit__write_field(struct __write_field *_ret, uint8 *__write_field_bitsize, uint8 *__write_field_lsb, void  (*__write_field_write_field)(pci_data_capture_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__bitsize(&_ret->_bitsize, __write_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __write_field_lsb);
    _tinit_write_field(&_ret->write_field, __write_field_write_field);
}
static void __attribute__((optimize("O0")))
_tinit_field(struct _field *_ret, _each_in_param_t _field__each_init, uint8 *_field_bitsize, uint64 (*_field_get)(pci_data_capture_t *arg0, _get arg1), void  (*_field_init)(pci_data_capture_t *arg0, init arg1), uint64 *_field_init_val, uint8 *_field_lsb, char const **_field_name, _register *_field_reg, void  (*_field_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **_field_shown_desc)
{
    *_ret = (struct _field){
        .reg = _field_reg,
        };
    _tinit__bitsize(&_ret->_bitsize, _field_bitsize);
    _tinit__get(&_ret->_get, _DML_TM_field___default_get, _field_get, _DML_TM_field__get_val);
    _tinit__lsb(&_ret->_lsb, _field_lsb);
    _tinit__set(&_ret->_set, _DML_TM_field___default_set, _field_set, _DML_TM_field__set_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_field___default_init, _field__each_init, _field_init, _field_init_val);
    _tinit_object(&_ret->object, _field_name);
    _tinit_shown_desc(&_ret->shown_desc, _field_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_read(struct ___read *_ret, uint64 (*_read__default_get)(pci_data_capture_t *arg0, get_val arg1), uint64 (*_read_get)(pci_data_capture_t *arg0, _get arg1), uint64 (*_read_get_val)(pci_data_capture_t *arg0, get_val arg1), uint64 (*_read_read)(pci_data_capture_t *arg0, __read arg1))
{
    *_ret = (struct ___read){
        .read = _read_read == NULL ? _DML_TM_read__read : _read_read,
        };
    _tinit__get(&_ret->_get, _read__default_get, _read_get, _read_get_val);
    _tinit_read_field(&_ret->read_field, _DML_TM_read__read_field);
}
static void __attribute__((optimize("O0")))
_tinit_write(struct ___write *_ret, uint64 (*_write__default_get)(pci_data_capture_t *arg0, get_val arg1), void  (*_write__default_set)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2), uint64 (*_write_get)(pci_data_capture_t *arg0, _get arg1), uint64 (*_write_get_val)(pci_data_capture_t *arg0, get_val arg1), void  (*_write_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), void  (*_write_set_val)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2), void  (*_write_write)(pci_data_capture_t *arg0, __write arg1, uint64 arg2))
{
    *_ret = (struct ___write){
        .write = _write_write == NULL ? _DML_TM_write__write : _write_write,
        };
    _tinit__get(&_ret->_get, _write__default_get, _write_get, _write_get_val);
    _tinit__set(&_ret->_set, _write__default_set, _write_set, _write_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_write__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___read_field__read_field__read_field(pci_data_capture_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _read_field.read_field).trait)->__read.read_field;
    return _DML_TM_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___write_field__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _write_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__field__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get(pci_data_capture_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __read._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val___default_set(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get(pci_data_capture_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val__set_val(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_name, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_read)(pci_data_capture_t *arg0, __read arg1), _register *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_write)(pci_data_capture_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_soft_reset);
    _tinit__read_field(&_ret->_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___read_field__read_field__read_field);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_shown_desc);
    _tinit_read(&_ret->__read, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val___default_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_read);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_write);
}
static void __attribute__((optimize("O0")))
_tinit_ignore_write(struct _ignore_write *_ret, void  (*_ignore_write_write_field)(pci_data_capture_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_write_field(&_ret->write_field, _ignore_write_write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__field__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__ignore_write__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, ignore_write.write_field).trait)->_write_field.write_field;
    ((struct _write_field *) _write_field.trait)->write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_write_field)(pci_data_capture_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_shown_desc);
    _tinit_ignore_write(&_ret->ignore_write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__ignore_write__write_field__write_field);
}
static void __attribute__((optimize("O0")))
_tinit__set_field(struct __set_field *_ret, void  (*__set_field__default_set)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2), uint8 *__set_field_bitsize, uint8 *__set_field_lsb, void  (*__set_field_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), void  (*__set_field_set_val)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__bitsize(&_ret->_bitsize, __set_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __set_field_lsb);
    _tinit_set(&_ret->set, __set_field__default_set, __set_field_set, __set_field_set_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val___default_set(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _set_field.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val__set_val(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _set_field.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field___set__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, field._set).trait)->_set_field.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__ignore_write__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, ignore_write.write_field).trait)->_write_field.write_field;
    ((struct _write_field *) _write_field.trait)->write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_write_field)(pci_data_capture_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_soft_reset);
    _tinit__set_field(&_ret->_set_field, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val__set_val);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_shown_desc);
    _tinit_ignore_write(&_ret->ignore_write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__ignore_write__write_field__write_field);
}
static void __attribute__((optimize("O0")))
_tinit__no_base_address(struct __no_base_address *_ret, uint64 *__no_base_address_map_bit, int64 *__no_base_address_map_func, char const **__no_base_address_map_type)
{
    _tinit_map_params(&_ret->map_params, __no_base_address_map_bit, __no_base_address_map_func, __no_base_address_map_type);
}
static void __attribute__((optimize("O0")))
_tinit_no_base_address_32(struct _no_base_address_32 *_ret, bool *_no_base_address_32__attr_allow_cutoff, char const **_no_base_address_32__attr_name, uint32 *_no_base_address_32__attr_start_dim, char const **_no_base_address_32__attr_type, char const **_no_base_address_32__documentation, _each_in_param_t _no_base_address_32__each_init, attr_attr_t *_no_base_address_32__flags, _each_in_param_t _no_base_address_32__get_fields, bool *_no_base_address_32__is_read_only, bool *_no_base_address_32__le_byte_order, conf_class_t ***_no_base_address_32__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_no_base_address_32__parent_obj_proxy_info, _each_in_param_t _no_base_address_32__read_fields, _each_in_param_t _no_base_address_32__set_fields, bool *_no_base_address_32__should_be_registered, _each_in_param_t _no_base_address_32__write_fields, uint8 *_no_base_address_32_bitsize, _each_in_param_t _no_base_address_32_fields, uint64 (*_no_base_address_32_get)(pci_data_capture_t *arg0, _get arg1), void  (*_no_base_address_32_init)(pci_data_capture_t *arg0, init arg1), uint64 *_no_base_address_32_init_val, uint64 *_no_base_address_32_map_bit, int64 *_no_base_address_32_map_func, char const **_no_base_address_32_map_type, bool *_no_base_address_32_mapped, char const **_no_base_address_32_name, uint64 *_no_base_address_32_offset, uint64 (*_no_base_address_32_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_no_base_address_32_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_no_base_address_32_readable, void  (*_no_base_address_32_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **_no_base_address_32_shown_desc, uint32 _no_base_address_32_val, bool *_no_base_address_32_writable, void  (*_no_base_address_32_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_no_base_address_32_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__no_base_address(&_ret->_no_base_address, _no_base_address_32_map_bit, _no_base_address_32_map_func, _no_base_address_32_map_type);
    _tinit_register(&_ret->_register, _no_base_address_32__attr_allow_cutoff, _no_base_address_32__attr_name, _no_base_address_32__attr_start_dim, _no_base_address_32__attr_type, _no_base_address_32__documentation, _no_base_address_32__each_init, _no_base_address_32__flags, _no_base_address_32__get_fields, _no_base_address_32__is_read_only, _no_base_address_32__le_byte_order, _no_base_address_32__parent_obj_class, _no_base_address_32__parent_obj_proxy_info, _no_base_address_32__read_fields, _no_base_address_32__set_fields, _no_base_address_32__should_be_registered, _no_base_address_32__write_fields, _no_base_address_32_bitsize, _no_base_address_32_fields, _no_base_address_32_get, _no_base_address_32_init, _no_base_address_32_init_val, _no_base_address_32_mapped, _no_base_address_32_name, _no_base_address_32_offset, _no_base_address_32_read_register, _no_base_address_32_read_unmapped_bits, _no_base_address_32_readable, _no_base_address_32_set, _no_base_address_32_shown_desc, _no_base_address_32_val, _no_base_address_32_writable, _no_base_address_32_write_register, _no_base_address_32_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, _init_val_hard_reset.init_val).trait)->no_base_address_32._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, _init_val_soft_reset.init_val).trait)->no_base_address_32._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__no_base_address_32__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, no_base_address_32._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(struct ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_name, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_start_dim, char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__le_byte_order, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init_val, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_bit, int64 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_func, char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_type, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_soft_reset);
    _tinit_no_base_address_32(&_ret->no_base_address_32, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_get, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__no_base_address_32__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_bit, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_func, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_type, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_name, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_set, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_val, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_power_on_reset(struct _power_on_reset *_ret, void  (*_power_on_reset__default_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), _each_in_param_t _power_on_reset__each_power_on_reset, void  (*_power_on_reset_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1))
{
    *_ret = (struct _power_on_reset){
        ._default_power_on_reset = _power_on_reset__default_power_on_reset == NULL ? _DML_TM_power_on_reset___default_power_on_reset : _power_on_reset__default_power_on_reset,
        .power_on_reset = _power_on_reset_power_on_reset == NULL ? _DML_TM_power_on_reset__power_on_reset : _power_on_reset_power_on_reset,
        ._each_power_on_reset = _power_on_reset__each_power_on_reset,
        };
}
static void __attribute__((optimize("O0")))
_tinit_no_reset(struct _no_reset *_ret, void  (*_no_reset__default_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*_no_reset__default_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), void  (*_no_reset__default_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), _each_in_param_t _no_reset__each_hard_reset, _each_in_param_t _no_reset__each_power_on_reset, _each_in_param_t _no_reset__each_soft_reset, void  (*_no_reset_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*_no_reset_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), void  (*_no_reset_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1))
{
    _tinit_hard_reset(&_ret->_hard_reset, _no_reset__default_hard_reset, _no_reset__each_hard_reset, _no_reset_hard_reset == NULL ? _DML_TM_no_reset__hard_reset : _no_reset_hard_reset);
    _tinit_power_on_reset(&_ret->power_on_reset, _no_reset__default_power_on_reset, _no_reset__each_power_on_reset, _no_reset_power_on_reset == NULL ? _DML_TM_no_reset__power_on_reset : _no_reset_power_on_reset);
    _tinit_soft_reset(&_ret->_soft_reset, _no_reset__default_soft_reset, _no_reset__each_soft_reset, _no_reset_soft_reset == NULL ? _DML_TM_no_reset__soft_reset : _no_reset_soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit_silent_constant(struct _silent_constant *_ret, void  (*_silent_constant__default_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*_silent_constant__default_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), void  (*_silent_constant__default_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), _each_in_param_t _silent_constant__each_hard_reset, _each_in_param_t _silent_constant__each_power_on_reset, _each_in_param_t _silent_constant__each_soft_reset, void  (*_silent_constant_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*_silent_constant_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), void  (*_silent_constant_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), void  (*_silent_constant_write_field)(pci_data_capture_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_ignore_write(&_ret->ignore_write, _silent_constant_write_field);
    _tinit_no_reset(&_ret->no_reset, _silent_constant__default_hard_reset, _silent_constant__default_power_on_reset, _silent_constant__default_soft_reset, _silent_constant__each_hard_reset, _silent_constant__each_power_on_reset, _silent_constant__each_soft_reset, _silent_constant_hard_reset, _silent_constant_power_on_reset, _silent_constant_soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_hard_reset__hard_reset__hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, _init_val_hard_reset._hard_reset).trait)->silent_constant.no_reset._hard_reset;
    _DML_TM_no_reset__hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__soft_reset__soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, _init_val_soft_reset._soft_reset).trait)->silent_constant.no_reset._soft_reset;
    _DML_TM_no_reset__soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__field__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__hard_reset___default_hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, silent_constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    _DML_TM__init_val_hard_reset___default_hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__soft_reset___default_soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, silent_constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    _DML_TM__init_val_soft_reset___default_soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__hard_reset__hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, silent_constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    ((struct __hard_reset *) __hard_reset.trait)->hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__soft_reset__soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, silent_constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    ((struct __soft_reset *) __soft_reset.trait)->soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__ignore_write__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, silent_constant.ignore_write.write_field).trait)->_write_field.write_field;
    ((struct _write_field *) _write_field.trait)->write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *_ret, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__default_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_power_on_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_name, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_write_field)(pci_data_capture_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_hard_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_hard_reset__hard_reset__hard_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_soft_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__soft_reset__soft_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_shown_desc);
    _tinit_silent_constant(&_ret->silent_constant, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__hard_reset___default_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__default_power_on_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__soft_reset___default_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_hard_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__hard_reset__hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_soft_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__soft_reset__soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__ignore_write__write_field__write_field);
}
static void __attribute__((optimize("O0")))
_tinit__reg_read_as_field(struct __reg_read_as_field *_ret, bool *__reg_read_as_field__attr_allow_cutoff, char const **__reg_read_as_field__attr_name, uint32 *__reg_read_as_field__attr_start_dim, char const **__reg_read_as_field__attr_type, char const **__reg_read_as_field__documentation, _each_in_param_t __reg_read_as_field__each_init, attr_attr_t *__reg_read_as_field__flags, _each_in_param_t __reg_read_as_field__get_fields, bool *__reg_read_as_field__is_read_only, bool *__reg_read_as_field__le_byte_order, conf_class_t ***__reg_read_as_field__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__reg_read_as_field__parent_obj_proxy_info, _each_in_param_t __reg_read_as_field__read_fields, _each_in_param_t __reg_read_as_field__set_fields, bool *__reg_read_as_field__should_be_registered, _each_in_param_t __reg_read_as_field__write_fields, uint8 *__reg_read_as_field_bitsize, _each_in_param_t __reg_read_as_field_fields, uint64 (*__reg_read_as_field_get)(pci_data_capture_t *arg0, _get arg1), void  (*__reg_read_as_field_init)(pci_data_capture_t *arg0, init arg1), uint64 *__reg_read_as_field_init_val, bool *__reg_read_as_field_mapped, char const **__reg_read_as_field_name, uint64 *__reg_read_as_field_offset, uint64 (*__reg_read_as_field_read_field)(pci_data_capture_t *arg0, read_field arg1, uint64 arg2, void  *arg3), uint64 (*__reg_read_as_field_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *__reg_read_as_field_readable, void  (*__reg_read_as_field_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **__reg_read_as_field_shown_desc, uint32 __reg_read_as_field_val, bool *__reg_read_as_field_writable, void  (*__reg_read_as_field_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*__reg_read_as_field_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_read_field(&_ret->read_field, __reg_read_as_field_read_field);
    _tinit_register(&_ret->_register, __reg_read_as_field__attr_allow_cutoff, __reg_read_as_field__attr_name, __reg_read_as_field__attr_start_dim, __reg_read_as_field__attr_type, __reg_read_as_field__documentation, __reg_read_as_field__each_init, __reg_read_as_field__flags, __reg_read_as_field__get_fields, __reg_read_as_field__is_read_only, __reg_read_as_field__le_byte_order, __reg_read_as_field__parent_obj_class, __reg_read_as_field__parent_obj_proxy_info, __reg_read_as_field__read_fields, __reg_read_as_field__set_fields, __reg_read_as_field__should_be_registered, __reg_read_as_field__write_fields, __reg_read_as_field_bitsize, __reg_read_as_field_fields, __reg_read_as_field_get, __reg_read_as_field_init, __reg_read_as_field_init_val, __reg_read_as_field_mapped, __reg_read_as_field_name, __reg_read_as_field_offset, _DML_TM__reg_read_as_field__read_register, __reg_read_as_field_read_unmapped_bits, __reg_read_as_field_readable, __reg_read_as_field_set, __reg_read_as_field_shown_desc, __reg_read_as_field_val, __reg_read_as_field_writable, __reg_read_as_field_write_register, __reg_read_as_field_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit__reg_write_as_field(struct __reg_write_as_field *_ret, bool *__reg_write_as_field__attr_allow_cutoff, char const **__reg_write_as_field__attr_name, uint32 *__reg_write_as_field__attr_start_dim, char const **__reg_write_as_field__attr_type, char const **__reg_write_as_field__documentation, _each_in_param_t __reg_write_as_field__each_init, attr_attr_t *__reg_write_as_field__flags, _each_in_param_t __reg_write_as_field__get_fields, bool *__reg_write_as_field__is_read_only, bool *__reg_write_as_field__le_byte_order, conf_class_t ***__reg_write_as_field__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__reg_write_as_field__parent_obj_proxy_info, _each_in_param_t __reg_write_as_field__read_fields, _each_in_param_t __reg_write_as_field__set_fields, bool *__reg_write_as_field__should_be_registered, _each_in_param_t __reg_write_as_field__write_fields, uint8 *__reg_write_as_field_bitsize, _each_in_param_t __reg_write_as_field_fields, uint64 (*__reg_write_as_field_get)(pci_data_capture_t *arg0, _get arg1), void  (*__reg_write_as_field_init)(pci_data_capture_t *arg0, init arg1), uint64 *__reg_write_as_field_init_val, bool *__reg_write_as_field_mapped, char const **__reg_write_as_field_name, uint64 *__reg_write_as_field_offset, uint64 (*__reg_write_as_field_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*__reg_write_as_field_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *__reg_write_as_field_readable, void  (*__reg_write_as_field_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **__reg_write_as_field_shown_desc, uint32 __reg_write_as_field_val, bool *__reg_write_as_field_writable, void  (*__reg_write_as_field_write_field)(pci_data_capture_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*__reg_write_as_field_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, __reg_write_as_field__attr_allow_cutoff, __reg_write_as_field__attr_name, __reg_write_as_field__attr_start_dim, __reg_write_as_field__attr_type, __reg_write_as_field__documentation, __reg_write_as_field__each_init, __reg_write_as_field__flags, __reg_write_as_field__get_fields, __reg_write_as_field__is_read_only, __reg_write_as_field__le_byte_order, __reg_write_as_field__parent_obj_class, __reg_write_as_field__parent_obj_proxy_info, __reg_write_as_field__read_fields, __reg_write_as_field__set_fields, __reg_write_as_field__should_be_registered, __reg_write_as_field__write_fields, __reg_write_as_field_bitsize, __reg_write_as_field_fields, __reg_write_as_field_get, __reg_write_as_field_init, __reg_write_as_field_init_val, __reg_write_as_field_mapped, __reg_write_as_field_name, __reg_write_as_field_offset, __reg_write_as_field_read_register, __reg_write_as_field_read_unmapped_bits, __reg_write_as_field_readable, __reg_write_as_field_set, __reg_write_as_field_shown_desc, __reg_write_as_field_val, __reg_write_as_field_writable, _DML_TM__reg_write_as_field__write_register, __reg_write_as_field_write_unmapped_bits);
    _tinit_write_field(&_ret->write_field, __reg_write_as_field_write_field);
}
static void __attribute__((optimize("O0")))
_tinit_read_zero(struct _read_zero *_ret, uint64 (*_read_zero_read_field)(pci_data_capture_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    _tinit_read_field(&_ret->read_field, _read_zero_read_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_hard_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_soft_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_read_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__write_register__write_register(pci_data_capture_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _write_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_write_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_read_as_field._register.write_register).trait)->_reg_write_as_field._register.write_register;
    _DML_TM__reg_write_as_field__write_register(_dev, _write_register, val, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__get___get__get(pci_data_capture_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.get._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_register__read_register(pci_data_capture_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _read_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_read_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.read_register).trait)->_reg_read_as_field._register.read_register;
    return _DML_TM__reg_read_as_field__read_register(_dev, _read_register, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_unmapped_bits(pci_data_capture_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    return ((struct __register *) __register.trait)->read_unmapped_bits(_dev, __register, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__set___set__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.set._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__write_unmapped_bits(pci_data_capture_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    ((struct __register *) __register.trait)->write_unmapped_bits(_dev, __register, value, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_zero__read_field__read_field(pci_data_capture_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, read_zero.read_field).trait)->_reg_read_as_field.read_field;
    return ((struct _read_field *) _read_field.trait)->read_field(_dev, _read_field, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val___default_set(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._set.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get(pci_data_capture_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val__set_val(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._set.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_name, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_start_dim, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__le_byte_order, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_field)(pci_data_capture_t *arg0, read_field arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write)(pci_data_capture_t *arg0, __write arg1, uint64 arg2), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_soft_reset);
    _tinit__reg_read_as_field(&_ret->_reg_read_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__write_register__write_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write_unmapped_bits);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__get___get__get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_offset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_register__read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__set___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__write_unmapped_bits);
    _tinit_read_zero(&_ret->read_zero, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_zero__read_field__read_field);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write);
}
static void __attribute__((optimize("O0")))
_tinit_unmapped(struct _unmapped *_ret, bool *_unmapped__attr_allow_cutoff, char const **_unmapped__attr_name, uint32 *_unmapped__attr_start_dim, char const **_unmapped__attr_type, char const **_unmapped__documentation, _each_in_param_t _unmapped__each_init, attr_attr_t *_unmapped__flags, _each_in_param_t _unmapped__get_fields, bool *_unmapped__is_read_only, bool *_unmapped__le_byte_order, conf_class_t ***_unmapped__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_unmapped__parent_obj_proxy_info, _each_in_param_t _unmapped__read_fields, _each_in_param_t _unmapped__set_fields, bool *_unmapped__should_be_registered, _each_in_param_t _unmapped__write_fields, uint8 *_unmapped_bitsize, _each_in_param_t _unmapped_fields, uint64 (*_unmapped_get)(pci_data_capture_t *arg0, _get arg1), void  (*_unmapped_init)(pci_data_capture_t *arg0, init arg1), uint64 *_unmapped_init_val, bool *_unmapped_mapped, char const **_unmapped_name, uint64 *_unmapped_offset, uint64 (*_unmapped_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_unmapped_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_unmapped_readable, void  (*_unmapped_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **_unmapped_shown_desc, uint32 _unmapped_val, bool *_unmapped_writable, void  (*_unmapped_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_unmapped_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, _unmapped__attr_allow_cutoff, _unmapped__attr_name, _unmapped__attr_start_dim, _unmapped__attr_type, _unmapped__documentation, _unmapped__each_init, _unmapped__flags, _unmapped__get_fields, _unmapped__is_read_only, _unmapped__le_byte_order, _unmapped__parent_obj_class, _unmapped__parent_obj_proxy_info, _unmapped__read_fields, _unmapped__set_fields, _unmapped__should_be_registered, _unmapped__write_fields, _unmapped_bitsize, _unmapped_fields, _unmapped_get, _unmapped_init, _unmapped_init_val, _unmapped_mapped, _unmapped_name, _unmapped_offset, _unmapped_read_register, _unmapped_read_unmapped_bits, _unmapped_readable, _unmapped_set, _unmapped_shown_desc, _unmapped_val, _unmapped_writable, _unmapped_write_register, _unmapped_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_hard_reset.init_val).trait)->unmapped._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_soft_reset.init_val).trait)->unmapped._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__unmapped__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_name, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_start_dim, char const **___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__le_byte_order, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_soft_reset);
    _tinit_unmapped(&_ret->unmapped, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_get, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__unmapped__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_name, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_set, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_val, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_name, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_start_dim, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__le_byte_order, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__register_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__register_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__register_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__register_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_soft_reset);
    _tinit_register(&_ret->_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__register__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__register__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__register__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__register__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__register__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__register_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register_get, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__register_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__register_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__register_set, ___implicit__init_val_hard_reset___init_val_soft_reset__register_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__register_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__register_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit__reg_or_field(struct __reg_or_field *_ret, bool *__reg_or_field_is_register)
{
    *_ret = (struct __reg_or_field){
        .is_register = __reg_or_field_is_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_constant(struct _constant *_ret, uint64 (*_constant__default_get)(pci_data_capture_t *arg0, get_val arg1), void  (*_constant__default_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*_constant__default_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), void  (*_constant__default_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), _each_in_param_t _constant__each_hard_reset, _each_in_param_t _constant__each_power_on_reset, _each_in_param_t _constant__each_soft_reset, uint64 (*_constant_get_val)(pci_data_capture_t *arg0, get_val arg1), void  (*_constant_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), bool *_constant_is_register, void  (*_constant_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), void  (*_constant_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1))
{
    _tinit__qname(&_ret->_qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, _constant_is_register);
    _tinit_get_val(&_ret->get_val, _constant__default_get, _constant_get_val);
    _tinit_no_reset(&_ret->no_reset, _constant__default_hard_reset, _constant__default_power_on_reset, _constant__default_soft_reset, _constant__each_hard_reset, _constant__each_power_on_reset, _constant__each_soft_reset, _constant_hard_reset, _constant_power_on_reset, _constant_soft_reset);
    _tinit_write_field(&_ret->write_field, _DML_TM_constant__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__hard_reset__hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_hard_reset._hard_reset).trait)->constant.no_reset._hard_reset;
    _DML_TM_no_reset__hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__soft_reset__soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_soft_reset._soft_reset).trait)->constant.no_reset._soft_reset;
    _DML_TM_no_reset__soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _reg_write_as_field.write_field).trait)->constant.write_field;
    _DML_TM_constant__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset___default_hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    _DML_TM__init_val_hard_reset___default_hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset___default_soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    _DML_TM__init_val_soft_reset___default_soft_reset(_dev, __soft_reset);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset__hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    ((struct __hard_reset *) __hard_reset.trait)->hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset__soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    ((struct __soft_reset *) __soft_reset.trait)->soft_reset(_dev, __soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_name, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_start_dim, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_type, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__default_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_power_on_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__le_byte_order, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_is_register, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_offset, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_power_on_reset)(pci_data_capture_t *arg0, power_on_reset arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__hard_reset__hard_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__soft_reset__soft_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_write_unmapped_bits);
    _tinit_constant(&_ret->constant, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset___default_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__default_power_on_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset___default_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset__hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_is_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset__soft_reset);
}
static uint64 
__adj_read_only_custom_write__write___get__get_val___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_get_val, read_only_custom_write, __write._get.get_val).trait)->_register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj_read_only_custom_write__write___set__set_val___default_set(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_set_val, read_only_custom_write, __write._set.set_val).trait)->_register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj_read_only_custom_write__write___get__get(pci_data_capture_t *_dev, _get __get)
{
    __get.trait = &((struct _read_only_custom_write *) DOWNCAST(__get, read_only_custom_write, __write._get).trait)->_register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj_read_only_custom_write__write___get__get_val__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_get_val, read_only_custom_write, __write._get.get_val).trait)->_register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj_read_only_custom_write__write___set__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct _read_only_custom_write *) DOWNCAST(__set, read_only_custom_write, __write._set).trait)->_register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj_read_only_custom_write__write___set__set_val__set_val(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_set_val, read_only_custom_write, __write._set.set_val).trait)->_register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit_read_only_custom_write(struct _read_only_custom_write *_ret, bool *_read_only_custom_write__attr_allow_cutoff, char const **_read_only_custom_write__attr_name, uint32 *_read_only_custom_write__attr_start_dim, char const **_read_only_custom_write__attr_type, char const **_read_only_custom_write__documentation, _each_in_param_t _read_only_custom_write__each_init, attr_attr_t *_read_only_custom_write__flags, _each_in_param_t _read_only_custom_write__get_fields, bool *_read_only_custom_write__is_read_only, bool *_read_only_custom_write__le_byte_order, conf_class_t ***_read_only_custom_write__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_read_only_custom_write__parent_obj_proxy_info, _each_in_param_t _read_only_custom_write__read_fields, _each_in_param_t _read_only_custom_write__set_fields, bool *_read_only_custom_write__should_be_registered, _each_in_param_t _read_only_custom_write__write_fields, uint8 *_read_only_custom_write_bitsize, _each_in_param_t _read_only_custom_write_fields, uint64 (*_read_only_custom_write_get)(pci_data_capture_t *arg0, _get arg1), void  (*_read_only_custom_write_init)(pci_data_capture_t *arg0, init arg1), uint64 *_read_only_custom_write_init_val, bool *_read_only_custom_write_mapped, char const **_read_only_custom_write_name, uint64 *_read_only_custom_write_offset, uint64 (*_read_only_custom_write_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_read_only_custom_write_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_read_only_custom_write_readable, void  (*_read_only_custom_write_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **_read_only_custom_write_shown_desc, uint32 _read_only_custom_write_val, bool *_read_only_custom_write_writable, void  (*_read_only_custom_write_write)(pci_data_capture_t *arg0, __write arg1, uint64 arg2), void  (*_read_only_custom_write_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_read_only_custom_write_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, _read_only_custom_write__attr_allow_cutoff, _read_only_custom_write__attr_name, _read_only_custom_write__attr_start_dim, _read_only_custom_write__attr_type, _read_only_custom_write__documentation, _read_only_custom_write__each_init, _read_only_custom_write__flags, _read_only_custom_write__get_fields, _read_only_custom_write__is_read_only, _read_only_custom_write__le_byte_order, _read_only_custom_write__parent_obj_class, _read_only_custom_write__parent_obj_proxy_info, _read_only_custom_write__read_fields, _read_only_custom_write__set_fields, _read_only_custom_write__should_be_registered, _read_only_custom_write__write_fields, _read_only_custom_write_bitsize, _read_only_custom_write_fields, _read_only_custom_write_get, _read_only_custom_write_init, _read_only_custom_write_init_val, _read_only_custom_write_mapped, _read_only_custom_write_name, _read_only_custom_write_offset, _read_only_custom_write_read_register, _read_only_custom_write_read_unmapped_bits, _read_only_custom_write_readable, _read_only_custom_write_set, _read_only_custom_write_shown_desc, _read_only_custom_write_val, _read_only_custom_write_writable, _read_only_custom_write_write_register, _read_only_custom_write_write_unmapped_bits);
    _tinit_write(&_ret->__write, __adj_read_only_custom_write__write___get__get_val___default_get, __adj_read_only_custom_write__write___set__set_val___default_set, _read_only_custom_write_get == NULL ? NULL : __adj_read_only_custom_write__write___get__get, __adj_read_only_custom_write__write___get__get_val__get_val, _read_only_custom_write_set == NULL ? NULL : __adj_read_only_custom_write__write___set__set, __adj_read_only_custom_write__write___set__set_val__set_val, _read_only_custom_write_write);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field.write_field).trait)->read_only_custom_write.__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__get___get__get(pci_data_capture_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.get._get).trait)->_reg_write_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_register__read_register(pci_data_capture_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _read_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_read_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.read_register).trait)->_reg_write_as_field._register.read_register;
    return ((struct _read_register *) _read_register.trait)->read_register(_dev, _read_register, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_unmapped_bits(pci_data_capture_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register).trait)->_reg_write_as_field._register;
    return ((struct __register *) __register.trait)->read_unmapped_bits(_dev, __register, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__set___set__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.set._set).trait)->_reg_write_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_register__write_register(pci_data_capture_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _write_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_write_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.write_register).trait)->_reg_write_as_field._register.write_register;
    _DML_TM__reg_write_as_field__write_register(_dev, _write_register, val, enabled_bytes, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_unmapped_bits(pci_data_capture_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register).trait)->_reg_write_as_field._register;
    ((struct __register *) __register.trait)->write_unmapped_bits(_dev, __register, value, enabled_bits, aux);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_name, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_start_dim, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__le_byte_order, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write)(pci_data_capture_t *arg0, __write arg1, uint64 arg2), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write_unmapped_bits);
    _tinit_read_only_custom_write(&_ret->read_only_custom_write, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__get___get__get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_register == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_register__read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__set___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_writable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_register__write_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field__field__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__field, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__field_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__field_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__field_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset__field_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset__field_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__field_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__field_soft_reset);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__field_get, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__field__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__field_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset__field_name, ___implicit__init_val_hard_reset___init_val_soft_reset__field_reg, ___implicit__init_val_hard_reset___init_val_soft_reset__field_set, ___implicit__init_val_hard_reset___init_val_soft_reset__field_shown_desc);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___write_field__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _write_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__field__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val___default_set(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get(pci_data_capture_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val__set_val(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_write)(pci_data_capture_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_shown_desc);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_write);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_hard_reset.init_val).trait)->base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_soft_reset.init_val).trait)->base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base_address__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__base_address(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_name, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_start_dim, char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_type, field *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base, char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__le_byte_order, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__base_address__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__write_fields, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_add_map)(pci_data_capture_t *arg0, base_address arg1), uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_bitsize, _pci_config_generic_command_reg *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_command, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get)(pci_data_capture_t *arg0, _get arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get_base)(pci_data_capture_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_bit, int64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_func, char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_type, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_mapped, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_min_size_bits, char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_offset, _pci_config_generic *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_parent_bank, int (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_bar_size_bits)(pci_data_capture_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_base)(pci_data_capture_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_customize)(pci_data_capture_t *arg0, base_address arg1, map_info_t *arg2), bool (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_enabled)(pci_data_capture_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_length)(pci_data_capture_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_object)(pci_data_capture_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_target)(pci_data_capture_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_remove_map)(pci_data_capture_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address_shown_desc, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_size_bits, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_update_mapping)(pci_data_capture_t *arg0, base_address arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_register)(pci_data_capture_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_soft_reset);
    _tinit_base_address(&_ret->base_address, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_add_map, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_command, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get_base, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base_address__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_bit, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_func, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_type, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_min_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_name, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_parent_bank, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_bar_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_base, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_customize, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_enabled, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_length, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_object, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_target, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_remove_map, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_set, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_update_mapping, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_val, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_bank_io_memory(struct _bank_io_memory *_ret, char const **_bank_io_memory_name)
{
    _tinit_implement(&_ret->implement, _bank_io_memory_name);
}
static void __attribute__((optimize("O0")))
_tinit__simple_write(struct __simple_write *_ret, uint64 (*__simple_write__default_get)(pci_data_capture_t *arg0, get_val arg1), void  (*__simple_write__default_set)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2), uint64 (*__simple_write_get_val)(pci_data_capture_t *arg0, get_val arg1), void  (*__simple_write_set_val)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit_get_val(&_ret->get_val, __simple_write__default_get, __simple_write_get_val);
    _tinit_set_val(&_ret->set_val, __simple_write__default_set, __simple_write_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_write_1_clears(struct _write_1_clears *_ret, uint64 (*_write_1_clears__default_get)(pci_data_capture_t *arg0, get_val arg1), void  (*_write_1_clears__default_set)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2), uint64 (*_write_1_clears_get_val)(pci_data_capture_t *arg0, get_val arg1), void  (*_write_1_clears_set_val)(pci_data_capture_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__simple_write(&_ret->_simple_write, _write_1_clears__default_get, _write_1_clears__default_set, _write_1_clears_get_val, _write_1_clears_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_write_1_clears__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___write_field__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _write_field.write_field).trait)->write_1_clears.write_field;
    _DML_TM_write_1_clears__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__field__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val___default_set(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val__set_val(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_shown_desc);
    _tinit_write_1_clears(&_ret->write_1_clears, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val___default_set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val__get_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val__set_val);
}
static void __attribute__((optimize("O0")))
_tinit_read_only(struct _read_only *_ret, uint64 (*_read_only__default_get)(pci_data_capture_t *arg0, get_val arg1), uint64 (*_read_only_get_val)(pci_data_capture_t *arg0, get_val arg1), bool *_read_only_is_register)
{
    _tinit__qname(&_ret->_qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, _read_only_is_register);
    _tinit_get_val(&_ret->get_val, _read_only__default_get, _read_only_get_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_read_only__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___reg_write_as_field__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___reg_write_as_field__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _reg_write_as_field.write_field).trait)->read_only.write_field;
    _DML_TM_read_only__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_only__get_val___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, read_only.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_only__get_val__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, read_only.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__attr_name, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__attr_start_dim, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__le_byte_order, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_is_register, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_write_unmapped_bits);
    _tinit_read_only(&_ret->read_only, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_only__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_only__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_is_register);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_hard_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_soft_reset__init_val___default_init(pci_data_capture_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_soft_reset__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___reg_write_as_field__register__init_val__init__init(pci_data_capture_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___reg_write_as_field__write_field__write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _reg_write_as_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get_val___default_get(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._get.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set_val___default_set(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._set.set_val).trait)->_reg_write_as_field._register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get(pci_data_capture_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._get).trait)->_reg_write_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get_val__get_val(pci_data_capture_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._get.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._set).trait)->_reg_write_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set_val__set_val(pci_data_capture_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._set.set_val).trait)->_reg_write_as_field._register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__attr_name, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__attr_start_dim, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__le_byte_order, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_get)(pci_data_capture_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init)(pci_data_capture_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_read_register)(pci_data_capture_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_read_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_set)(pci_data_capture_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_write)(pci_data_capture_t *arg0, __write arg1, uint64 arg2), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_write_unmapped_bits)(pci_data_capture_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__attr_start_dim, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_write_unmapped_bits);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_write);
}
static void __attribute__((optimize("O0")))
_tinit__pci_config_generic_command_reg(struct __pci_config_generic_command_reg *_ret, field *__pci_config_generic_command_reg__fb, field *__pci_config_generic_command_reg__id, field *__pci_config_generic_command_reg__io, field *__pci_config_generic_command_reg__m, field *__pci_config_generic_command_reg__mem, field *__pci_config_generic_command_reg__mwi, field *__pci_config_generic_command_reg__pe, field *__pci_config_generic_command_reg__sc, field *__pci_config_generic_command_reg__se, field *__pci_config_generic_command_reg__vga, field *__pci_config_generic_command_reg__wc)
{
    *_ret = (struct __pci_config_generic_command_reg){
        ._fb = __pci_config_generic_command_reg__fb,
        ._id = __pci_config_generic_command_reg__id,
        ._io = __pci_config_generic_command_reg__io,
        ._m = __pci_config_generic_command_reg__m,
        ._mem = __pci_config_generic_command_reg__mem,
        ._mwi = __pci_config_generic_command_reg__mwi,
        ._pe = __pci_config_generic_command_reg__pe,
        ._sc = __pci_config_generic_command_reg__sc,
        ._se = __pci_config_generic_command_reg__se,
        ._vga = __pci_config_generic_command_reg__vga,
        ._wc = __pci_config_generic_command_reg__wc,
        };
}
static void __attribute__((optimize("O0")))
_tinit_sreset(struct _sreset *_ret, void  (*_sreset__default_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1), _each_in_param_t _sreset__each_soft_reset, void  (*_sreset_soft_reset)(pci_data_capture_t *arg0, _soft_reset arg1))
{
    _tinit_soft_reset(&_ret->_soft_reset, _sreset__default_soft_reset, _sreset__each_soft_reset, _sreset_soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit_hreset(struct _hreset *_ret, void  (*_hreset__default_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1), _each_in_param_t _hreset__each_hard_reset, void  (*_hreset_hard_reset)(pci_data_capture_t *arg0, _hard_reset arg1))
{
    _tinit_hard_reset(&_ret->_hard_reset, _hreset__default_hard_reset, _hreset__each_hard_reset, _hreset_hard_reset);
}
static void  init__trampoline_from_init(pci_data_capture_t *_dev, init _init)
{
    _DML_M_init(_dev);
}
static void  post_init__trampoline_from_post_init(pci_data_capture_t *_dev, post_init _post_init)
{
    _DML_M_post_init(_dev);
}
static attr_value_t config_registers__get__trampoline_from_attribute(pci_data_capture_t *_dev, attribute _attribute)
{
    return _DML_M_config_registers__get(_dev);
}
static attr_value_t input__get__trampoline_from_attribute(pci_data_capture_t *_dev, attribute _attribute)
{
    return _DML_M_input__get(_dev);
}
static bool input__set__trampoline_from_attribute(pci_data_capture_t *_dev, attribute _attribute, attr_value_t attr)
{
    return _DML_M_input__set(_dev, attr);
}
static attr_value_t is_pcie_device__get__trampoline_from_attribute(pci_data_capture_t *_dev, attribute _attribute)
{
    return _DML_M_is_pcie_device__get(_dev);
}
static void  pci_bus__set__trampoline_from_connect(pci_data_capture_t *_dev, _connect __connect, conf_object_t *obj)
{
    _DML_M_pci_bus__set(_dev, obj);
}
static exception_type_t pci_config__transaction_access__trampoline_from_bank(pci_data_capture_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_pci_config__transaction_access(_dev, t, offset, aux);
}
static uint64 pci_config__base_address_0__base__read__trampoline_from_read(pci_data_capture_t *_dev, __read ___read)
{
    return _DML_M_pci_config__base_address_0__base__read(_dev);
}
static void  pci_config__base_address_0__base__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__base_address_0__base__write(_dev, value);
}
static void  pci_config__base_address_0__p__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_0__p__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_0__s__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_0__s__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_0__type__set__trampoline_from__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    _DML_M_pci_config__base_address_0__type__set(_dev, value);
}
static void  pci_config__base_address_0__type__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_0__type__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_1__ignore__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_1__ignore__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_2__ignore__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_2__ignore__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_3__ignore__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_3__ignore__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_4__ignore__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_4__ignore__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_5__ignore__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_5__ignore__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__bist__set__trampoline_from__set(pci_data_capture_t *_dev, _set __set, uint64 value)
{
    _DML_M_pci_config__bist__set(_dev, value);
}
static uint64 pci_config__bist__read_field__trampoline_from_read_field(pci_data_capture_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    return _DML_M_pci_config__bist__read_field(_dev, enabled_bits, aux);
}
static void  pci_config__bist__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__bist__write(_dev, value);
}
static void  pci_config__cardbus_cis_ptr__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__cardbus_cis_ptr__write(_dev, value);
}
static void  pci_config__class_code__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__class_code__write(_dev, value);
}
static void  pci_config__command__id__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__command__id__write(_dev, value);
}
static void  pci_config__command__io__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 enable)
{
    _DML_M_pci_config__command__io__write(_dev, enable);
}
static void  pci_config__command__m__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 enable)
{
    _DML_M_pci_config__command__m__write(_dev, enable);
}
static void  pci_config__command__mem__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 enable)
{
    _DML_M_pci_config__command__mem__write(_dev, enable);
}
static void  pci_config__device_id__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__device_id__write(_dev, value);
}
static int pci_config__expansion_rom_base__pci_bar_size_bits__trampoline_from_base_address(pci_data_capture_t *_dev, base_address _base_address)
{
    return _DML_M_pci_config__expansion_rom_base__pci_bar_size_bits(_dev);
}
static bool pci_config__expansion_rom_base__pci_mapping_enabled__trampoline_from_base_address(pci_data_capture_t *_dev, base_address _base_address)
{
    return _DML_M_pci_config__expansion_rom_base__pci_mapping_enabled(_dev);
}
static conf_object_t *pci_config__expansion_rom_base__pci_mapping_object__trampoline_from_base_address(pci_data_capture_t *_dev, base_address _base_address)
{
    return _DML_M_pci_config__expansion_rom_base__pci_mapping_object(_dev);
}
static void  pci_config__expansion_rom_base__update_mapping__trampoline_from_base_address(pci_data_capture_t *_dev, base_address _base_address)
{
    _DML_M_pci_config__expansion_rom_base__update_mapping(_dev);
}
static uint64 pci_config__expansion_rom_base__base__read__trampoline_from_read(pci_data_capture_t *_dev, __read ___read)
{
    return _DML_M_pci_config__expansion_rom_base__base__read(_dev);
}
static void  pci_config__expansion_rom_base__base__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__expansion_rom_base__base__write(_dev, value);
}
static uint64 pci_config__expansion_rom_base__e__read__trampoline_from_read(pci_data_capture_t *_dev, __read ___read)
{
    return _DML_M_pci_config__expansion_rom_base__e__read(_dev);
}
static void  pci_config__expansion_rom_base__e__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__expansion_rom_base__e__write(_dev, value);
}
static void  pci_config__header_type__mf__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__header_type__mf__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__header_type__type__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__header_type__type__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__interrupt_pin__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__interrupt_pin__write(_dev, value);
}
static void  pci_config__interrupts__hard_reset__trampoline_from_hard_reset(pci_data_capture_t *_dev, _hard_reset __hard_reset)
{
    _DML_M_pci_config__interrupts__hard_reset(_dev);
}
static void  pci_config__interrupts__soft_reset__trampoline_from_soft_reset(pci_data_capture_t *_dev, _soft_reset __soft_reset)
{
    _DML_M_pci_config__interrupts__soft_reset(_dev);
}
static void  pci_config__interrupts__post_init__trampoline_from_post_init(pci_data_capture_t *_dev, post_init _post_init)
{
    _DML_M_pci_config__interrupts__post_init(_dev);
}
static void  pci_config__max_lat__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__max_lat__write(_dev, value);
}
static void  pci_config__min_gnt__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__min_gnt__write(_dev, value);
}
static void  pci_config__revision_id__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__revision_id__write(_dev, value);
}
static void  pci_config__status__c__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__c__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__ds__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__ds__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__fbb__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__fbb__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__ins__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__ins__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__ir__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__ir__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__mhz__write_field__trampoline_from_write_field(pci_data_capture_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__mhz__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__subsystem_id__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__subsystem_id__write(_dev, value);
}
static void  pci_config__subsystem_vendor_id__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__subsystem_vendor_id__write(_dev, value);
}
static void  pci_config__vendor_id__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__vendor_id__write(_dev, value);
}
static exception_type_t regs__transaction_access__trampoline_from_bank(pci_data_capture_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_regs__transaction_access(_dev, t, offset, aux);
}
static void  regs__cmd__write__trampoline_from_write(pci_data_capture_t *_dev, __write ___write, uint64 value)
{
    _DML_M_regs__cmd__write(_dev, value);
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_device(&_tr__dev__device, (_each_in_param_t){.base_idx = _each__init__in__dev, .num = 32, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__post_init__in__dev, .num = 1, .array_idx = 0, .array_size = 1}, init__trampoline_from_init, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_data_capture"; &_tmp; }), post_init__trampoline_from_post_init);
    _tinit_sreset(&_tr__dev__sreset, NULL, (_each_in_param_t){.base_idx = _each__soft_reset__in__dev, .num = 31, .array_idx = 0, .array_size = 1}, NULL);
    _tinit_hreset(&_tr__dev__hreset, NULL, (_each_in_param_t){.base_idx = _each__hard_reset__in__dev, .num = 31, .array_idx = 0, .array_size = 1}, NULL);
    _tinit_port(&_tr_HRESET__port, offsetof(pci_data_capture_t, HRESET._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "HRESET"; &_tmp; }));
    _tinit_implement(&_tr_HRESET_signal__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "signal"; &_tmp; }));
    _tinit_port(&_tr_SRESET__port, offsetof(pci_data_capture_t, SRESET._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "SRESET"; &_tmp; }));
    _tinit_implement(&_tr_SRESET_signal__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "signal"; &_tmp; }));
    _tinit_read_only_attr(&_tr_config_registers__read_only_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "config_registers"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "[i*]"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "The PCI configuration registers, each 32 bits in size."; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )4LL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), config_registers__get__trampoline_from_attribute, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "config_registers"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }));
    _tinit_connect(&_tr_expansion_rom__connect, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "o|[os]|n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented\012\012Required interfaces: <iface>rom</iface>."; &_tmp; }), (_each_in_param_t){.base_idx = _each__interface__in__expansion_rom, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom"; &_tmp; }), offsetof(pci_data_capture_t, expansion_rom.obj), offsetof(pci_data_capture_t, expansion_rom.port), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_interface(&_tr_expansion_rom_rom__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rom"; &_tmp; }), offsetof(pci_data_capture_t, expansion_rom.rom.val));
    _tinit_uint64_attr(&_tr_expansion_rom_size__uint64_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom_size"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "The size of the expansion ROM mapping."; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )1LL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom_size"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(pci_data_capture_t, expansion_rom_size.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_attribute(&_tr_input__attribute, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "input"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), input__get__trampoline_from_attribute, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "input"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), input__set__trampoline_from_attribute, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_implement(&_tr_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_read_only_attr(&_tr_is_pcie_device__read_only_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "is_pcie_device"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Is this a PCIe device (or a PCI device)"; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10004LL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), is_pcie_device__get__trampoline_from_attribute, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "is_pcie_device"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }));
    _tinit_connect(&_tr_pci_bus__connect, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_bus"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "o|[os]|n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.\012\012Required interfaces: <iface>io_memory</iface>, <iface>pci_bus</iface>."; &_tmp; }), (_each_in_param_t){.base_idx = _each__interface__in__pci_bus, .num = 3, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )1LL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_bus"; &_tmp; }), offsetof(pci_data_capture_t, pci_bus.obj), offsetof(pci_data_capture_t, pci_bus.port), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_bus__set__trampoline_from_connect, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_interface(&_tr_pci_bus_io_memory__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }), offsetof(pci_data_capture_t, pci_bus.io_memory.val));
    _tinit_interface(&_tr_pci_bus_pci_bus__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_bus"; &_tmp; }), offsetof(pci_data_capture_t, pci_bus.pci_bus.val));
    _tinit_interface(&_tr_pci_bus_pci_upstream_operation__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_upstream_operation"; &_tmp; }), offsetof(pci_data_capture_t, pci_bus.pci_upstream_operation.val));
    _tinit_pci_config_type_0(&_tr_pci_config__pci_config_type_0, offsetof(pci_data_capture_t, pci_config._after_read_callbacks), offsetof(pci_data_capture_t, pci_config._after_write_callbacks), offsetof(pci_data_capture_t, pci_config._before_read_callbacks), offsetof(pci_data_capture_t, pci_config._before_write_callbacks), offsetof(pci_data_capture_t, pci_config._cached_bank_obj), offsetof(pci_data_capture_t, pci_config._connections), (_each_in_param_t){.base_idx = _each__register__in__pci_config, .num = 27, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )255LL; &_tmp; }), NULL, NULL, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_config"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), pci_config__transaction_access__trampoline_from_bank, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_pci_config_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_0"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_0"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_0, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_0, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_0, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__pci_config_base_address_0, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each___set_field__in__pci_config_base_address_0, .num = 1, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write.field), ((_identity_t) {.id = 22, .encoded_index = 0})}); &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_0, .num = 4, .array_idx = 0, .array_size = 1}, NULL, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), ({static _pci_config_generic_command_reg _tmp __attribute__((aligned(2))); _tmp = ((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_0, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = 1LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "memory"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_0"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 16ULL; &_tmp; }), ({static _pci_config_generic _tmp __attribute__((aligned(2))); _tmp = ((_pci_config_generic) {(&_tr_pci_config__pci_config_type_0.pci_config_generic._pci_config_generic), ((_identity_t) {.id = 16, .encoded_index = 0})}); &_tmp; }), NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 18ULL; &_tmp; }), NULL, NULL, offsetof(pci_data_capture_t, pci_config.base_address_0.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )28ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint32 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )4ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base"; &_tmp; }), pci_config__base_address_0__base__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 18, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_0__base__write__trampoline_from_write);
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "p"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 18, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_0__p__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 18, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_0__s__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write(&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "type"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 18, .encoded_index = 0})}); &_tmp; }), pci_config__base_address_0__type__set__trampoline_from__set, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_0__type__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_1"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_1, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_1, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_1, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = -1LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "none"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 20ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.base_address_1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(&_tr_pci_config_base_address_1_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ignore"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register), ((_identity_t) {.id = 23, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_1__ignore__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_2"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = -1LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "none"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 24ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.base_address_2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ignore"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register), ((_identity_t) {.id = 25, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_2__ignore__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_3"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_3, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_3, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_3, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = -1LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "none"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 28ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.base_address_3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ignore"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register), ((_identity_t) {.id = 27, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_3__ignore__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_4"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_4"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_4, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_4, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_4, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = -1LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "none"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 32ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.base_address_4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ignore"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register), ((_identity_t) {.id = 29, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_4__ignore__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_5"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_5"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_5, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_5, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_5, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = -1LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "none"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_5"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 36ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.base_address_5.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ignore"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register), ((_identity_t) {.id = 31, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_5__ignore__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write(&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bist"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Build-in Self Test"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bist"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 15ULL; &_tmp; }), pci_config__bist__read_field__trampoline_from_read_field, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__bist__set__trampoline_from__set, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.bist.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__bist__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bus_address"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.bus_address"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10004LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bus_address"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.bus_address.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cache_line_size"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "CacheLine Size"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cache_line_size"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 12ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.cache_line_size.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant(&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "capabilities_ptr"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Capabilities Pointer"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "capabilities_ptr"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 52ULL; &_tmp; }), NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.capabilities_ptr.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cardbus_cis_ptr"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Cardbus CIS Pointer"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cardbus_cis_ptr"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 40ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.cardbus_cis_ptr.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__cardbus_cis_ptr__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "class_code"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Class Code"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "class_code"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 9ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.class_code.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__class_code__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "command"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Command Register"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_command, .num = 11, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_command, .num = 11, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_command, .num = 11, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_command, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_command, .num = 11, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "command"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.command.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit__pci_config_generic_command_reg(&_tr_pci_config_command___pci_config_generic_command_reg, ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 40, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field), ((_identity_t) {.id = 41, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field), ((_identity_t) {.id = 42, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field), ((_identity_t) {.id = 43, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field), ((_identity_t) {.id = 44, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 45, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 46, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 47, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 48, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 49, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 50, .encoded_index = 0})}); &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits2(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )9ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "fb"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Fast Back-to-Back Transactions Enable"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )10ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "id"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt Disable"; &_tmp; }), NULL, pci_config__command__id__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "I/O Space Enable"; &_tmp; }), NULL, pci_config__command__io__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "m"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Bus Master Enable"; &_tmp; }), NULL, pci_config__command__m__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mem"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Memory Space Enable"; &_tmp; }), NULL, pci_config__command__mem__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )4ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mwi"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Memory Write and Invalidate"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )6ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pe"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Parity Error Response"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sc"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Special Cycles Enable"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "se"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "SERR# Enable"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )5ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "vga"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "VGA Palette Snoop"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )7ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "wc"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "IDSEL Steppin/Wait Cycle Control"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "device_id"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Device ID"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xac10ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "device_id"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 2ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.device_id.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__device_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__base_address(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom_base"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field), ((_identity_t) {.id = 53, .encoded_index = 0})}); &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Expansion ROM base address"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, NULL, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), ({static _pci_config_generic_command_reg _tmp __attribute__((aligned(2))); _tmp = ((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 39, .encoded_index = 0})}); &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = 0LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "memory"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom_base"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 48ULL; &_tmp; }), ({static _pci_config_generic _tmp __attribute__((aligned(2))); _tmp = ((_pci_config_generic) {(&_tr_pci_config__pci_config_type_0.pci_config_generic._pci_config_generic), ((_identity_t) {.id = 16, .encoded_index = 0})}); &_tmp; }), pci_config__expansion_rom_base__pci_bar_size_bits__trampoline_from_base_address, NULL, NULL, pci_config__expansion_rom_base__pci_mapping_enabled__trampoline_from_base_address, NULL, pci_config__expansion_rom_base__pci_mapping_object__trampoline_from_base_address, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Expansion ROM base address"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), NULL, pci_config__expansion_rom_base__update_mapping__trampoline_from_base_address, offsetof(pci_data_capture_t, pci_config.expansion_rom_base.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )31ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint32 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base"; &_tmp; }), pci_config__expansion_rom_base__base__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address._register), ((_identity_t) {.id = 52, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__expansion_rom_base__base__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "e"; &_tmp; }), pci_config__expansion_rom_base__e__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address._register), ((_identity_t) {.id = 52, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__expansion_rom_base__e__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "header_type"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Header Type"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_header_type, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_header_type, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_header_type, .num = 2, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_header_type, .num = 2, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_header_type, .num = 2, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "header_type"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 14ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.header_type.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )7ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mf"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 55, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Multi-Function Device"; &_tmp; }), NULL, pci_config__header_type__mf__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )7ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "type"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 55, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Header Layout"; &_tmp; }), NULL, pci_config__header_type__type__write_field__trampoline_from_write_field);
    _tinit_implement(&_tr_pci_config_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupt_line"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt Line"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupt_line"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 60ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.interrupt_line.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits3(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupt_pin"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt Pin"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupt_pin"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 61ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.interrupt_pin.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__interrupt_pin__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupts"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Raised _internal_ interrupts"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, pci_config__interrupts__hard_reset__trampoline_from_hard_reset, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupts"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), pci_config__interrupts__soft_reset__trampoline_from_soft_reset, offsetof(pci_data_capture_t, pci_config.interrupts.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_post_init(&_tr_pci_config_interrupts__post_init, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, pci_config__interrupts__post_init__trampoline_from_post_init);
    _tinit_bank_io_memory(&_tr_pci_config_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "latency_timer"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Latency Timer"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "latency_timer"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 13ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.latency_timer.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "max_lat"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "MAX_LAT"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "max_lat"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 63ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.max_lat.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__max_lat__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "min_gnt"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "MIN_GNT"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "min_gnt"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 62ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.min_gnt.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__min_gnt__write__trampoline_from_write, NULL);
    _tinit_implement(&_tr_pci_config_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_pci_config_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "revision_id"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Revision ID"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "revision_id"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 8ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.revision_id.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__revision_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "status"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Status Register"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_status, .num = 12, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_status, .num = 12, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_status, .num = 12, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_status, .num = 12, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_status, .num = 12, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "status"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 6ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.status.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )4ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "c"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Capabilities List"; &_tmp; }), NULL, pci_config__status__c__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )15ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "dpe"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Detected Parity Error"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )9ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ds"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "DEVSEL timing"; &_tmp; }), NULL, pci_config__status__ds__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )7ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "fbb"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Fast Back-to-Back Transactions Capable"; &_tmp; }), NULL, pci_config__status__fbb__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ins"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt Status"; &_tmp; }), NULL, pci_config__status__ins__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ir"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Immediate Readiness"; &_tmp; }), NULL, pci_config__status__ir__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )5ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mhz"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "66 MHz Capable"; &_tmp; }), NULL, pci_config__status__mhz__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pe"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Master Data Parity Error"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )13ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rma"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Received Master Abort"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )12ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rta"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Received Target Abort"; &_tmp; }), NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits4(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )14ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ssa"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Signaled System Abort"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )11ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sta"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 69, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Signaled Target Abort"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "subsystem_id"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Subsystem ID"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "subsystem_id"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 46ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.subsystem_id.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__subsystem_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "subsystem_vendor_id"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Subsystem Vendor ID"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "subsystem_vendor_id"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 44ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.subsystem_vendor_id.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__subsystem_vendor_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "vendor_id"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Vendor ID"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, pci_config._obj), .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x104cULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "vendor_id"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, pci_config.vendor_id.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__vendor_id__write__trampoline_from_write, NULL);
    _tinit_implement(&_tr_pci_device__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_device"; &_tmp; }));
    _tinit_function_mapped_bank(&_tr_regs__function_mapped_bank, offsetof(pci_data_capture_t, regs._after_read_callbacks), offsetof(pci_data_capture_t, regs._after_write_callbacks), offsetof(pci_data_capture_t, regs._before_read_callbacks), offsetof(pci_data_capture_t, regs._before_write_callbacks), offsetof(pci_data_capture_t, regs._cached_bank_obj), offsetof(pci_data_capture_t, regs._connections), (_each_in_param_t){.base_idx = _each__register__in__regs, .num = 4, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )1LL; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "regs"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), regs__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_regs_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_regs_buf_size____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "buf_size"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register regs.buf_size"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, regs._obj), .portname = "regs" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x100ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "buf_size"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, regs.buf_size.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    {
        bool (*_param_mapped)[0x100LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[0x100LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 256; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq((int64 )(24ULL + (uint64 )(_i0)), 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 24ULL + (uint64 )(_i0);
        }
        _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only(&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "buffer"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register regs.buffer[i]"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, regs._obj), .portname = "regs" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "buffer"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, regs.buffer.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    }
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write(&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cmd"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register regs.cmd"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, regs._obj), .portname = "regs" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cmd"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 20ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, regs.cmd.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), regs__cmd__write__trampoline_from_write, NULL);
    _tinit_implement(&_tr_regs_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_regs_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_regs_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_regs_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_regs_test_register____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "test_register"; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register regs.test_register"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .port_obj_offset = offsetof(pci_data_capture_t, regs._obj), .portname = "regs" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "test_register"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(pci_data_capture_t, regs.test_register.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
    _initialize_traits2();
    _initialize_traits3();
    _initialize_traits4();
}
static const uint32 _each__init__in__dev UNUSED = 0;
static const uint32 _each__init__in__pci_config_base_address_0 UNUSED = 32;
static const uint32 _each__init__in__pci_config_base_address_1 UNUSED = 36;
static const uint32 _each__init__in__pci_config_base_address_2 UNUSED = 37;
static const uint32 _each__init__in__pci_config_base_address_3 UNUSED = 38;
static const uint32 _each__init__in__pci_config_base_address_4 UNUSED = 39;
static const uint32 _each__init__in__pci_config_base_address_5 UNUSED = 40;
static const uint32 _each__init__in__pci_config_command UNUSED = 41;
static const uint32 _each__init__in__pci_config_expansion_rom_base UNUSED = 52;
static const uint32 _each__init__in__pci_config_header_type UNUSED = 54;
static const uint32 _each__init__in__pci_config_status UNUSED = 56;
static const _vtable_list_t _each__init[68] UNUSED = {
    {&_tr_expansion_rom_size__uint64_attr.init, 1, 8},
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32._init_val_hard_reset.init_val.init, 1, 18},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset.init_val.init, 1, 23},
    {&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset.init_val.init, 1, 25},
    {&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset.init_val.init, 1, 27},
    {&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset.init_val.init, 1, 29},
    {&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset.init_val.init, 1, 31},
    {&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._init_val_hard_reset.init_val.init, 1, 33},
    {&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset.init_val.init, 1, 34},
    {&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 35},
    {&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._init_val_hard_reset.init_val.init, 1, 36},
    {&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 37},
    {&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 38},
    {&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 39},
    {&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 51},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address._init_val_hard_reset.init_val.init, 1, 52},
    {&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 55},
    {&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 59},
    {&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 60},
    {&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset.init_val.init, 1, 61},
    {&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 63},
    {&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 64},
    {&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 65},
    {&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 68},
    {&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 69},
    {&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 82},
    {&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 83},
    {&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 84},
    {&_tr_regs_buf_size____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 88},
    {&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only._init_val_hard_reset.init_val.init, 256, 89},
    {&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write._init_val_hard_reset.init_val.init, 1, 90},
    {&_tr_regs_test_register____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 95},
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 19},
    {&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 20},
    {&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 21},
    {&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 22},
    {&_tr_pci_config_base_address_1_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset.init_val.init, 1, 24},
    {&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset.init_val.init, 1, 26},
    {&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset.init_val.init, 1, 28},
    {&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset.init_val.init, 1, 30},
    {&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset.init_val.init, 1, 32},
    {&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 40},
    {&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 41},
    {&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 42},
    {&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 43},
    {&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 44},
    {&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 45},
    {&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 46},
    {&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 47},
    {&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 48},
    {&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 49},
    {&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 50},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 53},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 54},
    {&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 56},
    {&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 57},
    {&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 70},
    {&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 71},
    {&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 72},
    {&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 73},
    {&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 74},
    {&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 75},
    {&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 76},
    {&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 77},
    {&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 78},
    {&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 79},
    {&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 80},
    {&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 81}
};
static const uint32 _each__post_init__in__dev UNUSED = 0;
static const _vtable_list_t _each__post_init[1] UNUSED = {
    {&_tr_pci_config_interrupts__post_init, 1, 61}
};
static const uint32 _each__soft_reset__in__dev UNUSED = 0;
static const uint32 _each__soft_reset__in__pci_config_base_address_0 UNUSED = 31;
static const uint32 _each__soft_reset__in__pci_config_base_address_1 UNUSED = 35;
static const uint32 _each__soft_reset__in__pci_config_base_address_2 UNUSED = 36;
static const uint32 _each__soft_reset__in__pci_config_base_address_3 UNUSED = 37;
static const uint32 _each__soft_reset__in__pci_config_base_address_4 UNUSED = 38;
static const uint32 _each__soft_reset__in__pci_config_base_address_5 UNUSED = 39;
static const uint32 _each__soft_reset__in__pci_config_command UNUSED = 40;
static const uint32 _each__soft_reset__in__pci_config_expansion_rom_base UNUSED = 51;
static const uint32 _each__soft_reset__in__pci_config_header_type UNUSED = 53;
static const uint32 _each__soft_reset__in__pci_config_status UNUSED = 55;
static const _vtable_list_t _each__soft_reset[67] UNUSED = {
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32._init_val_soft_reset._soft_reset, 1, 18},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_soft_reset._soft_reset, 1, 23},
    {&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_soft_reset._soft_reset, 1, 25},
    {&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_soft_reset._soft_reset, 1, 27},
    {&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_soft_reset._soft_reset, 1, 29},
    {&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_soft_reset._soft_reset, 1, 31},
    {&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._init_val_soft_reset._soft_reset, 1, 33},
    {&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_soft_reset._soft_reset, 1, 34},
    {&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 35},
    {&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._init_val_soft_reset._soft_reset, 1, 36},
    {&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 37},
    {&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 38},
    {&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 39},
    {&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 51},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address._init_val_soft_reset._soft_reset, 1, 52},
    {&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 55},
    {&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 59},
    {&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 60},
    {&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_soft_reset._soft_reset, 1, 61},
    {&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 63},
    {&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 64},
    {&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 65},
    {&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 68},
    {&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 69},
    {&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 82},
    {&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 83},
    {&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 84},
    {&_tr_regs_buf_size____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 88},
    {&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only._init_val_soft_reset._soft_reset, 256, 89},
    {&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write._init_val_soft_reset._soft_reset, 1, 90},
    {&_tr_regs_test_register____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 95},
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 19},
    {&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 20},
    {&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 21},
    {&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 22},
    {&_tr_pci_config_base_address_1_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_soft_reset._soft_reset, 1, 24},
    {&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_soft_reset._soft_reset, 1, 26},
    {&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_soft_reset._soft_reset, 1, 28},
    {&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_soft_reset._soft_reset, 1, 30},
    {&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_soft_reset._soft_reset, 1, 32},
    {&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 40},
    {&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 41},
    {&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 42},
    {&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 43},
    {&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 44},
    {&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 45},
    {&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 46},
    {&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 47},
    {&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 48},
    {&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 49},
    {&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 50},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 53},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 54},
    {&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 56},
    {&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 57},
    {&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 70},
    {&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 71},
    {&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 72},
    {&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 73},
    {&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 74},
    {&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 75},
    {&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 76},
    {&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 77},
    {&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 78},
    {&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 79},
    {&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 80},
    {&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 81}
};
static const uint32 _each__hard_reset__in__dev UNUSED = 0;
static const uint32 _each__hard_reset__in__pci_config_base_address_0 UNUSED = 31;
static const uint32 _each__hard_reset__in__pci_config_base_address_1 UNUSED = 35;
static const uint32 _each__hard_reset__in__pci_config_base_address_2 UNUSED = 36;
static const uint32 _each__hard_reset__in__pci_config_base_address_3 UNUSED = 37;
static const uint32 _each__hard_reset__in__pci_config_base_address_4 UNUSED = 38;
static const uint32 _each__hard_reset__in__pci_config_base_address_5 UNUSED = 39;
static const uint32 _each__hard_reset__in__pci_config_command UNUSED = 40;
static const uint32 _each__hard_reset__in__pci_config_expansion_rom_base UNUSED = 51;
static const uint32 _each__hard_reset__in__pci_config_header_type UNUSED = 53;
static const uint32 _each__hard_reset__in__pci_config_status UNUSED = 55;
static const _vtable_list_t _each__hard_reset[67] UNUSED = {
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32._init_val_hard_reset._hard_reset, 1, 18},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset._hard_reset, 1, 23},
    {&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset._hard_reset, 1, 25},
    {&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset._hard_reset, 1, 27},
    {&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset._hard_reset, 1, 29},
    {&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset._hard_reset, 1, 31},
    {&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._init_val_hard_reset._hard_reset, 1, 33},
    {&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset._hard_reset, 1, 34},
    {&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 35},
    {&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._init_val_hard_reset._hard_reset, 1, 36},
    {&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 37},
    {&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 38},
    {&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 39},
    {&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 51},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address._init_val_hard_reset._hard_reset, 1, 52},
    {&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 55},
    {&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 59},
    {&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 60},
    {&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset._hard_reset, 1, 61},
    {&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 63},
    {&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 64},
    {&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 65},
    {&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 68},
    {&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 69},
    {&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 82},
    {&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 83},
    {&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 84},
    {&_tr_regs_buf_size____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 88},
    {&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only._init_val_hard_reset._hard_reset, 256, 89},
    {&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write._init_val_hard_reset._hard_reset, 1, 90},
    {&_tr_regs_test_register____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 95},
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 19},
    {&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 20},
    {&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 21},
    {&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 22},
    {&_tr_pci_config_base_address_1_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset._hard_reset, 1, 24},
    {&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset._hard_reset, 1, 26},
    {&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset._hard_reset, 1, 28},
    {&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset._hard_reset, 1, 30},
    {&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset._hard_reset, 1, 32},
    {&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 40},
    {&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 41},
    {&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 42},
    {&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 43},
    {&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 44},
    {&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 45},
    {&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 46},
    {&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 47},
    {&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 48},
    {&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 49},
    {&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 50},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 53},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 54},
    {&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 56},
    {&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 57},
    {&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 70},
    {&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 71},
    {&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 72},
    {&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 73},
    {&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 74},
    {&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 75},
    {&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 76},
    {&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 77},
    {&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 78},
    {&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 79},
    {&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 80},
    {&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 81}
};
static const uint32 _each__interface__in__expansion_rom UNUSED = 0;
static const uint32 _each__interface__in__pci_bus UNUSED = 1;
static const _vtable_list_t _each__interface[4] UNUSED = {
    {&_tr_expansion_rom_rom__interface, 1, 7},
    {&_tr_pci_bus_io_memory__interface, 1, 13},
    {&_tr_pci_bus_pci_bus__interface, 1, 14},
    {&_tr_pci_bus_pci_upstream_operation__interface, 1, 15}
};
static const uint32 _each__register__in__pci_config UNUSED = 0;
static const uint32 _each__register__in__regs UNUSED = 27;
static const _vtable_list_t _each__register[31] UNUSED = {
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register, 1, 18},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register, 1, 23},
    {&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register, 1, 25},
    {&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register, 1, 27},
    {&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register, 1, 29},
    {&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register, 1, 31},
    {&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._reg_read_as_field._register, 1, 33},
    {&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register, 1, 34},
    {&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 35},
    {&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._reg_write_as_field._register, 1, 36},
    {&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 37},
    {&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 38},
    {&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 39},
    {&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 51},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address._register, 1, 52},
    {&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 55},
    {&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 59},
    {&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 60},
    {&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register, 1, 61},
    {&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 63},
    {&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 64},
    {&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 65},
    {&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 68},
    {&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 69},
    {&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 82},
    {&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 83},
    {&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 84},
    {&_tr_regs_buf_size____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 88},
    {&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only._reg_write_as_field._register, 256, 89},
    {&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write._reg_write_as_field._register, 1, 90},
    {&_tr_regs_test_register____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 95}
};
static const _vtable_list_t *const _each__rbar_control_reg UNUSED = NULL;
static const uint32 _each__field__in__pci_config_base_address_0 UNUSED = 0;
static const uint32 _each__field__in__pci_config_base_address_1 UNUSED = 4;
static const uint32 _each__field__in__pci_config_base_address_2 UNUSED = 5;
static const uint32 _each__field__in__pci_config_base_address_3 UNUSED = 6;
static const uint32 _each__field__in__pci_config_base_address_4 UNUSED = 7;
static const uint32 _each__field__in__pci_config_base_address_5 UNUSED = 8;
static const uint32 _each__field__in__pci_config_command UNUSED = 9;
static const uint32 _each__field__in__pci_config_expansion_rom_base UNUSED = 20;
static const uint32 _each__field__in__pci_config_header_type UNUSED = 22;
static const uint32 _each__field__in__pci_config_status UNUSED = 24;
static const _vtable_list_t _each__field[36] UNUSED = {
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 19},
    {&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 20},
    {&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 21},
    {&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write.field, 1, 22},
    {&_tr_pci_config_base_address_1_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field, 1, 24},
    {&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field, 1, 26},
    {&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field, 1, 28},
    {&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field, 1, 30},
    {&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field, 1, 32},
    {&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 40},
    {&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 41},
    {&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 42},
    {&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 43},
    {&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 44},
    {&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 45},
    {&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 46},
    {&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 47},
    {&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 48},
    {&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 49},
    {&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 50},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 53},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 54},
    {&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 56},
    {&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 57},
    {&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 70},
    {&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 71},
    {&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 72},
    {&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 73},
    {&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 74},
    {&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 75},
    {&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 76},
    {&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 77},
    {&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 78},
    {&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 79},
    {&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 80},
    {&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 81}
};
static const _vtable_list_t *const _each___get_field UNUSED = NULL;
static const uint32 _each___set_field__in__pci_config_base_address_0 UNUSED = 0;
static const _vtable_list_t _each___set_field[1] UNUSED = {
    {&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._set_field, 1, 22}
};
static const uint32 _each___read_field__in__pci_config_base_address_0 UNUSED = 0;
static const uint32 _each___read_field__in__pci_config_expansion_rom_base UNUSED = 1;
static const _vtable_list_t _each___read_field[3] UNUSED = {
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 19},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 53},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 54}
};
static const uint32 _each___write_field__in__pci_config_base_address_0 UNUSED = 0;
static const uint32 _each___write_field__in__pci_config_base_address_1 UNUSED = 4;
static const uint32 _each___write_field__in__pci_config_base_address_2 UNUSED = 5;
static const uint32 _each___write_field__in__pci_config_base_address_3 UNUSED = 6;
static const uint32 _each___write_field__in__pci_config_base_address_4 UNUSED = 7;
static const uint32 _each___write_field__in__pci_config_base_address_5 UNUSED = 8;
static const uint32 _each___write_field__in__pci_config_command UNUSED = 9;
static const uint32 _each___write_field__in__pci_config_expansion_rom_base UNUSED = 13;
static const uint32 _each___write_field__in__pci_config_header_type UNUSED = 15;
static const uint32 _each___write_field__in__pci_config_status UNUSED = 17;
static const _vtable_list_t _each___write_field[29] UNUSED = {
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 19},
    {&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 20},
    {&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 21},
    {&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._write_field, 1, 22},
    {&_tr_pci_config_base_address_1_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._write_field, 1, 24},
    {&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._write_field, 1, 26},
    {&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._write_field, 1, 28},
    {&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._write_field, 1, 30},
    {&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._write_field, 1, 32},
    {&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 41},
    {&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 42},
    {&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 43},
    {&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 44},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 53},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 54},
    {&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 56},
    {&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 57},
    {&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 70},
    {&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 71},
    {&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 72},
    {&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 73},
    {&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 74},
    {&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 75},
    {&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 76},
    {&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 77},
    {&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 78},
    {&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 79},
    {&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 80},
    {&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 81}
};
static const _vtable_list_t *const _each__power_on_reset UNUSED = NULL;
static const uint32 _each__function_mapped_bank__in__dev UNUSED = 0;
static const _vtable_list_t _each__function_mapped_bank[2] UNUSED = {
    {&_tr_pci_config__pci_config_type_0.pci_config_generic.function_mapped_bank, 1, 16},
    {&_tr_regs__function_mapped_bank, 1, 86}
};
static const uint32 _each__base_address__in__pci_config UNUSED = 0;
static const _vtable_list_t _each__base_address[2] UNUSED = {
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address, 1, 18},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address, 1, 52}
};
static const uint32 _each___conf_attribute__in__dev UNUSED = 0;
static const _vtable_list_t _each___conf_attribute[37] UNUSED = {
    {&_tr_config_registers__read_only_attr.pseudo_attr.attribute._conf_attribute, 1, 5},
    {&_tr_expansion_rom__connect._conf_attribute, 1, 6},
    {&_tr_expansion_rom_size__uint64_attr.attribute._conf_attribute, 1, 8},
    {&_tr_input__attribute._conf_attribute, 1, 9},
    {&_tr_is_pcie_device__read_only_attr.pseudo_attr.attribute._conf_attribute, 1, 11},
    {&_tr_pci_bus__connect._conf_attribute, 1, 12},
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register._conf_attribute, 1, 18},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute, 1, 23},
    {&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute, 1, 25},
    {&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute, 1, 27},
    {&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute, 1, 29},
    {&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute, 1, 31},
    {&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._reg_read_as_field._register._conf_attribute, 1, 33},
    {&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute, 1, 34},
    {&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 35},
    {&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._reg_write_as_field._register._conf_attribute, 1, 36},
    {&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 37},
    {&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 38},
    {&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 39},
    {&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 51},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address._register._conf_attribute, 1, 52},
    {&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 55},
    {&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 59},
    {&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 60},
    {&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute, 1, 61},
    {&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 63},
    {&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 64},
    {&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 65},
    {&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 68},
    {&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 69},
    {&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 82},
    {&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 83},
    {&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 84},
    {&_tr_regs_buf_size____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 88},
    {&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only._reg_write_as_field._register._conf_attribute, 256, 89},
    {&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write._reg_write_as_field._register._conf_attribute, 1, 90},
    {&_tr_regs_test_register____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 95}
};
static const _vtable_list_t *const _each__name UNUSED = NULL;
static const _vtable_list_t *const _each___qname UNUSED = NULL;
static const _vtable_list_t *const _each__desc UNUSED = NULL;
static const _vtable_list_t *const _each__documentation UNUSED = NULL;
static const _vtable_list_t *const _each__limitations UNUSED = NULL;
static const _vtable_list_t *const _each__object UNUSED = NULL;
static const _vtable_list_t *const _each__implement UNUSED = NULL;
static const _vtable_list_t *const _each__bank_transaction UNUSED = NULL;
static const _vtable_list_t *const _each__bank_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc UNUSED = NULL;
static const _vtable_list_t *const _each__bank UNUSED = NULL;
static const _vtable_list_t *const _each__get_val UNUSED = NULL;
static const _vtable_list_t *const _each___get UNUSED = NULL;
static const _vtable_list_t *const _each__get UNUSED = NULL;
static const _vtable_list_t *const _each__set_val UNUSED = NULL;
static const _vtable_list_t *const _each___set UNUSED = NULL;
static const _vtable_list_t *const _each__set UNUSED = NULL;
static const _vtable_list_t *const _each___bitsize UNUSED = NULL;
static const _vtable_list_t *const _each__read_register UNUSED = NULL;
static const _vtable_list_t *const _each__write_register UNUSED = NULL;
static const _vtable_list_t *const _each__init_val UNUSED = NULL;
static const _vtable_list_t *const _each__write_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_or_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_only UNUSED = NULL;
static const _vtable_list_t *const _each__write UNUSED = NULL;
static const _vtable_list_t *const _each___lsb UNUSED = NULL;
static const _vtable_list_t *const _each__ignore_write UNUSED = NULL;
static const _vtable_list_t *const _each__no_reset UNUSED = NULL;
static const _vtable_list_t *const _each__silent_constant UNUSED = NULL;
static const _vtable_list_t *const _each__map_params UNUSED = NULL;
static const _vtable_list_t *const _each___no_base_address UNUSED = NULL;
static const _vtable_list_t *const _each__no_base_address_32 UNUSED = NULL;
static const _vtable_list_t *const _each__read_field UNUSED = NULL;
static const _vtable_list_t *const _each__read UNUSED = NULL;
static const _vtable_list_t *const _each__memory_base_address_generic UNUSED = NULL;
static const _vtable_list_t *const _each__memory_base_address_32 UNUSED = NULL;
static const _vtable_list_t *const _each__attribute UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_custom_write UNUSED = NULL;
static const _vtable_list_t *const _each___pci_config_type_0 UNUSED = NULL;
static const _vtable_list_t *const _each__read_zero UNUSED = NULL;
static const _vtable_list_t *const _each__unmapped UNUSED = NULL;
static const _vtable_list_t *const _each__constant UNUSED = NULL;
static const _vtable_list_t *const _each___simple_write UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_clears UNUSED = NULL;
static const _vtable_list_t *const _each___pci_config_generic_command_reg UNUSED = NULL;
static const _vtable_list_t *const _each__miss_pattern_bank UNUSED = NULL;
static const _vtable_list_t *const _each__rbar_capable_bank UNUSED = NULL;
static const _vtable_list_t *const _each___pci_config_generic UNUSED = NULL;
static const _vtable_list_t *const _each__pci_config_generic UNUSED = NULL;
static const _vtable_list_t *const _each__pci_config_type_0 UNUSED = NULL;
static const _vtable_list_t *const _each__pseudo_attr UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__function_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pci_device_interface UNUSED = NULL;
static const _vtable_list_t *const _each__providing_legacy_interrupts UNUSED = NULL;
static const _vtable_list_t *const _each__providing_dma_methods UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__connect UNUSED = NULL;
static const _vtable_list_t *const _each__providing_expansion_rom_connect UNUSED = NULL;
static const _vtable_list_t *const _each__pci_bus_connect UNUSED = NULL;
static const _vtable_list_t *const _each__pci_device_params UNUSED = NULL;
static const _vtable_list_t *const _each___maybe_provides_pci_bus_connect UNUSED = NULL;
static const _vtable_list_t *const _each__provides_pci_bus_connect UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pci_bus_connect UNUSED = NULL;
static const _vtable_list_t *const _each__pci_common UNUSED = NULL;
static const _vtable_list_t *const _each__pci_device UNUSED = NULL;
static const _vtable_list_t *const _each__device UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each__port UNUSED = NULL;
static const _vtable_list_t *const _each__sreset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_hard_reset UNUSED = NULL;
static const _vtable_list_t *const _each__hreset UNUSED = NULL;
static const _vtable_list_t *const _each___reg_write_as_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_read_as_field UNUSED = NULL;
static const _vtable_list_t *const _each__pcie_device UNUSED = NULL;
static const _vtable_list_t *const _each__pci_mf_device UNUSED = NULL;
static const _vtable_list_t *const _each__pci_config_type_0_mf UNUSED = NULL;
static const _vtable_list_t *const _each__pci_config_type_1 UNUSED = NULL;
static const _vtable_list_t *const _each__memory_base_address_64 UNUSED = NULL;
static const _vtable_list_t *const _each__io_base_address UNUSED = NULL;
static const _vtable_list_t *const _each__no_base_address_64 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_empty_pcie_extended_conf_space UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pcie_message_port UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pcie_upstream_port UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pcie_downstream_connect UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_devices_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_devices_2_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_links_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_links_2_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_links_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_slots_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_slots_v2 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_slots_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_root_ports_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_root_ports_v2 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_root_ports_v3 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_root_ports_v4 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_root_ports_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__sticky UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_aer_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_vc_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_rcld_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_rcilc_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_rcecea_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_mfvc_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_vsec_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_rcrb_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mc_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mc_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mc_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mc_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rbar_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__resizable_bar UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rbar_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rbar_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rbar_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ari_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ari_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ari_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ari_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpa_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpa_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpa_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpa_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ltr_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ltr_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ltr_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ltr_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_tph_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_tph_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_tph_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_tph_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_spe_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_spe_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_spe_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mpcie_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mpcie_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mpcie_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pasid_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pasid_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pasid_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_lnr_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_lnr_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_lnr_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpc_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpc_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpc_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ptm_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ptm_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ptm_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_l1pms_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_l1pms_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_l1pms_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_frsq_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_frsq_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_frsq_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rtr_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rtr_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rtr_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dlf_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dlf_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pl16g_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pl16g_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pl32g_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_lmar_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_lmar_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ea_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ea_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_fpb_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_fpb_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dvsec_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dvsec_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_hid_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_hid_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vpd_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vpd_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_npem_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_npem_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ap_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_af_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_sfi_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ssid_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pcie_ats_methods UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ats_capability UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pcie_prs_methods UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_prs_capability UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_io_memory_access UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_read_register UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_write_register UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_read_field UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_write_field UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mc_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rbar_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ari_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpa_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ltr_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_tph_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_spe_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pci_msi_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pci_pvm_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_msi_capability UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_msi64_capability UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_msi_pvm_capability UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_msi64_pvm_capability UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_msix_capability UNUSED = NULL;
static const _vtable_list_t *const _each__num_of_vectors UNUSED = NULL;
static const _vtable_list_t *const _each__msix_table_bank UNUSED = NULL;
static const _vtable_list_t *const _each___pending_bits UNUSED = NULL;
static const _vtable_list_t *const _each__msix_table_bank_with_pba UNUSED = NULL;
static const _vtable_list_t *const _each__msix_pba_bank UNUSED = NULL;
static const _vtable_list_t *const _each__providing_msix_interrupts UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_pcix_capability UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_pm_capability UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_power_on_reset UNUSED = NULL;
static const _vtable_list_t *const _each__signal_port UNUSED = NULL;
static const _vtable_list_t *const _each__signal_connect UNUSED = NULL;
static const _vtable_list_t *const _each__poreset UNUSED = NULL;
static const _vtable_list_t *const _each__soft_reset_val UNUSED = NULL;
static const _vtable_list_t *const _each__write_only UNUSED = NULL;
static const _vtable_list_t *const _each__clear_on_read UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_only UNUSED = NULL;
static const _vtable_list_t *const _each__write_0_only UNUSED = NULL;
static const _vtable_list_t *const _each__read_constant UNUSED = NULL;
static const _vtable_list_t *const _each__zeros UNUSED = NULL;
static const _vtable_list_t *const _each__ones UNUSED = NULL;
static const _vtable_list_t *const _each__ignore UNUSED = NULL;
static const _vtable_list_t *const _each__reserved UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_read UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_write UNUSED = NULL;
static const _vtable_list_t *const _each__unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__read_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__write_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__silent_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__undocumented UNUSED = NULL;
static const _vtable_list_t *const _each__design_limitation UNUSED = NULL;
static const _vtable_list_t *const _each__bank_obj UNUSED = NULL;
static const _vtable_list_t *const _each__map_target UNUSED = NULL;
static const _vtable_list_t *const _each__group UNUSED = NULL;
static const _vtable_list_t *const _each__bool_attr UNUSED = NULL;
static const _vtable_list_t *const _each__int64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__double_attr UNUSED = NULL;
static const _vtable_list_t *const _each__write_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__init_as_subobj UNUSED = NULL;
static const _vtable_list_t *const _each__subdevice UNUSED = NULL;
static const _vtable_list_t *const _each__event UNUSED = NULL;
static const _vtable_list_t *const _each___event UNUSED = NULL;
static const _vtable_list_t *const _each___time_event UNUSED = NULL;
static const _vtable_list_t *const _each___cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___simple_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___custom_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___uint64_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__unmapped UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__register UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__field UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__base_address UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write UNUSED = NULL;
#line 10867 "pci-data-capture-dml.c"
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_events(conf_object_t *_obj, _identity_t domain)
{
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "pci_data_capture", &_id_infos[0]);
    for (uint64 i = 0; i < 96; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
}

static void _init_port_objs(pci_data_capture_t *_dev)
{
    _dev->HRESET._obj = _init_port_object(&_dev->obj, "port.HRESET", 0, NULL);
    _dev->SRESET._obj = _init_port_object(&_dev->obj, "port.SRESET", 0, NULL);
    _dev->pci_config._obj = _init_port_object(&_dev->obj, "bank.pci_config", 0, NULL);
    _dev->regs._obj = _init_port_object(&_dev->obj, "bank.regs", 0, NULL);
}
static void _init_static_vars(pci_data_capture_t *_dev)
{
    #line 271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static0_log_level = (uint8 )1ULL;
    #line 271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static1_log_level = (uint8 )1ULL;
    #line 271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static2_log_level = (uint8 )1ULL;
    #line 271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static3_log_level = (uint8 )1ULL;
    #line 271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static4_log_level = (uint8 )1ULL;
    #line 271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static5_log_level = (uint8 )1ULL;
    #line 271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static6_log_level = (uint8 )1ULL;
    #line 271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static7_log_level = (uint8 )1ULL;
    #line 271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static8_log_level = (uint8 )1ULL;
    #line 271 "/home/mendezos/Documents/simics_installation/simics-6.0.166/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static9_log_level = (uint8 )1ULL;
}

#line 10929 "pci-data-capture-dml.c"
// DML serialization functions
static set_error_t _trampoline_DML_M__set_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    pci_data_capture_t *_dev = (pci_data_capture_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    return result;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    pci_data_capture_t *_dev = (pci_data_capture_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset);
    if (unlikely(_dev->_has_state_callbacks)) {
        pci_data_capture_notify_state_change(_dev);
    }
    return result;
}

#line 10954 "pci-data-capture-dml.c"
