{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Full Version " "Info: Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 16 14:11:28 2010 " "Info: Processing started: Sat Oct 16 14:11:28 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off first -c first " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off first -c first" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file first.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first-acexfirst_arch " "Info: Found design unit 1: first-acexfirst_arch" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 first " "Info: Found entity 1: first" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "first " "Info: Elaborating entity \"first\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_wr first.vhd(23) " "Warning (10540): VHDL Signal Declaration warning at first.vhd(23): used explicit default value for signal \"data_wr\" because signal was never assigned a value" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "usb_data\[0\]~reg0 data_in GND " "Warning (14130): Reduced register \"usb_data\[0\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "usb_data\[7\]~reg0 data_in GND " "Warning (14130): Reduced register \"usb_data\[7\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "usb_data\[6\]~reg0 data_in GND " "Warning (14130): Reduced register \"usb_data\[6\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "usb_data\[5\]~reg0 data_in GND " "Warning (14130): Reduced register \"usb_data\[5\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "usb_data\[4\]~reg0 data_in GND " "Warning (14130): Reduced register \"usb_data\[4\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "usb_data\[3\]~reg0 data_in GND " "Warning (14130): Reduced register \"usb_data\[3\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "usb_data\[2\]~reg0 data_in GND " "Warning (14130): Reduced register \"usb_data\[2\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "usb_data\[1\]~reg0 data_in GND " "Warning (14130): Reduced register \"usb_data\[1\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "usb_data\[1\]~en usb_data\[0\]~en " "Info: Duplicate register \"usb_data\[1\]~en\" merged to single register \"usb_data\[0\]~en\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "usb_data\[2\]~en usb_data\[0\]~en " "Info: Duplicate register \"usb_data\[2\]~en\" merged to single register \"usb_data\[0\]~en\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "usb_data\[3\]~en usb_data\[0\]~en " "Info: Duplicate register \"usb_data\[3\]~en\" merged to single register \"usb_data\[0\]~en\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "usb_data\[4\]~en usb_data\[0\]~en " "Info: Duplicate register \"usb_data\[4\]~en\" merged to single register \"usb_data\[0\]~en\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "usb_data\[5\]~en usb_data\[0\]~en " "Info: Duplicate register \"usb_data\[5\]~en\" merged to single register \"usb_data\[0\]~en\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "usb_data\[6\]~en usb_data\[0\]~en " "Info: Duplicate register \"usb_data\[6\]~en\" merged to single register \"usb_data\[0\]~en\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "usb_data\[7\]~en usb_data\[0\]~en " "Info: Duplicate register \"usb_data\[7\]~en\" merged to single register \"usb_data\[0\]~en\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1\[0\] " "Warning (15610): No output dependent on input pin \"sw1\[0\]\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1\[1\] " "Warning (15610): No output dependent on input pin \"sw1\[1\]\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2\[0\] " "Warning (15610): No output dependent on input pin \"sw2\[0\]\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2\[1\] " "Warning (15610): No output dependent on input pin \"sw2\[1\]\"" {  } { { "first.vhd" "" { Text "C:/altera/project/first_usb_read_and_write/first/first.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Info: Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Info: Implemented 20 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Allocated 207 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 16 14:11:30 2010 " "Info: Processing ended: Sat Oct 16 14:11:30 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
