<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › kernel › watch.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>watch.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 David Daney</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/sched.h&gt;</span>

<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/watch.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Install the watch registers for the current thread.  A maximum of</span>
<span class="cm"> * four registers are installed although the machine may have more.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">mips_install_watch_registers</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mips3264_watch_reg_state</span> <span class="o">*</span><span class="n">watches</span> <span class="o">=</span>
		<span class="o">&amp;</span><span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">watch</span><span class="p">.</span><span class="n">mips3264</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">watch_reg_use_cnt</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">write_c0_watchlo3</span><span class="p">(</span><span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchlo</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
		<span class="cm">/* Write 1 to the I, R, and W bits to clear them, and</span>
<span class="cm">		   1 to G so all ASIDs are trapped. */</span>
		<span class="n">write_c0_watchhi3</span><span class="p">(</span><span class="mh">0x40000007</span> <span class="o">|</span> <span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchhi</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">write_c0_watchlo2</span><span class="p">(</span><span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchlo</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">write_c0_watchhi2</span><span class="p">(</span><span class="mh">0x40000007</span> <span class="o">|</span> <span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchhi</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">write_c0_watchlo1</span><span class="p">(</span><span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchlo</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">write_c0_watchhi1</span><span class="p">(</span><span class="mh">0x40000007</span> <span class="o">|</span> <span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchhi</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">write_c0_watchlo0</span><span class="p">(</span><span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchlo</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">write_c0_watchhi0</span><span class="p">(</span><span class="mh">0x40000007</span> <span class="o">|</span> <span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchhi</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Read back the watchhi registers so the user space debugger has</span>
<span class="cm"> * access to the I, R, and W bits.  A maximum of four registers are</span>
<span class="cm"> * read although the machine may have more.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">mips_read_watch_registers</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mips3264_watch_reg_state</span> <span class="o">*</span><span class="n">watches</span> <span class="o">=</span>
		<span class="o">&amp;</span><span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">watch</span><span class="p">.</span><span class="n">mips3264</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">watch_reg_use_cnt</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchhi</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">read_c0_watchhi3</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0x0fff</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchhi</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">read_c0_watchhi2</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0x0fff</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchhi</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">read_c0_watchhi1</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0x0fff</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchhi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">read_c0_watchhi0</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0x0fff</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">watch_reg_use_cnt</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchhi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Pathological case of release 1 architecture that</span>
<span class="cm">		 * doesn&#39;t set the condition bits.  We assume that</span>
<span class="cm">		 * since we got here, the watch condition was met and</span>
<span class="cm">		 * signal that the conditions requested in watchlo</span>
<span class="cm">		 * were met.  */</span>
		<span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchhi</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">watches</span><span class="o">-&gt;</span><span class="n">watchlo</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>
	<span class="p">}</span>
 <span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Disable all watch registers.  Although only four registers are</span>
<span class="cm"> * installed, all are cleared to eliminate the possibility of endless</span>
<span class="cm"> * looping in the watch handler.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">mips_clear_watch_registers</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">watch_reg_count</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">write_c0_watchlo7</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="n">write_c0_watchlo6</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">write_c0_watchlo5</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">write_c0_watchlo4</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">write_c0_watchlo3</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">write_c0_watchlo2</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">write_c0_watchlo1</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">write_c0_watchlo0</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">__cpuinit</span> <span class="kt">void</span> <span class="nf">mips_probe_watch_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">t</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">&amp;</span> <span class="n">MIPS_CPU_WATCH</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Check which of the I,R and W bits are supported, then</span>
<span class="cm">	 * disable the register.</span>
<span class="cm">	 */</span>
	<span class="n">write_c0_watchlo0</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchlo0</span><span class="p">();</span>
	<span class="n">write_c0_watchlo0</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_masks</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">t</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">;</span>

	<span class="cm">/* Write the mask bits and read them back to determine which</span>
<span class="cm">	 * can be used. */</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_count</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_use_cnt</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi0</span><span class="p">();</span>
	<span class="n">write_c0_watchhi0</span><span class="p">(</span><span class="n">t</span> <span class="o">|</span> <span class="mh">0xff8</span><span class="p">);</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi0</span><span class="p">();</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_masks</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0xff8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">write_c0_watchlo1</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchlo1</span><span class="p">();</span>
	<span class="n">write_c0_watchlo1</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_masks</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">t</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_count</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_use_cnt</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi1</span><span class="p">();</span>
	<span class="n">write_c0_watchhi1</span><span class="p">(</span><span class="n">t</span> <span class="o">|</span> <span class="mh">0xff8</span><span class="p">);</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi1</span><span class="p">();</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_masks</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0xff8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">write_c0_watchlo2</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchlo2</span><span class="p">();</span>
	<span class="n">write_c0_watchlo2</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_masks</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">t</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_count</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_use_cnt</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi2</span><span class="p">();</span>
	<span class="n">write_c0_watchhi2</span><span class="p">(</span><span class="n">t</span> <span class="o">|</span> <span class="mh">0xff8</span><span class="p">);</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi2</span><span class="p">();</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_masks</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0xff8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">write_c0_watchlo3</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchlo3</span><span class="p">();</span>
	<span class="n">write_c0_watchlo3</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_masks</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">t</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_count</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_use_cnt</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi3</span><span class="p">();</span>
	<span class="n">write_c0_watchhi3</span><span class="p">(</span><span class="n">t</span> <span class="o">|</span> <span class="mh">0xff8</span><span class="p">);</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi3</span><span class="p">();</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_masks</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0xff8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* We use at most 4, but probe and report up to 8. */</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_count</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi4</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_count</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi5</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_count</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">read_c0_watchhi6</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">watch_reg_count</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
