-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
-- Date        : Sun Oct  9 15:37:00 2016
-- Host        : XPS-15-9530 running 64-bit Ubuntu 16.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /local/home/roman/projects/atrix/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr/ddr_sim_netlist.vhdl
-- Design      : ddr
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_arb_select is
  port (
    col_periodic_rd_r : out STD_LOGIC;
    col_rd_wr_r : out STD_LOGIC;
    col_size_r : out STD_LOGIC;
    mc_aux_out_r_1 : out STD_LOGIC;
    mc_aux_out_r_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rnk_config_r : out STD_LOGIC;
    DIA : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    col_rd_wr : in STD_LOGIC;
    col_size : in STD_LOGIC;
    \cmd_pipe_plus.mc_aux_out0_reg[1]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_srx_r_lcl_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_arb_select : entity is "mig_7series_v4_0_arb_select";
end ddr_mig_7series_v4_0_arb_select;

architecture STRUCTURE of ddr_mig_7series_v4_0_arb_select is
  signal \^mc_aux_out_r_1\ : STD_LOGIC;
begin
  mc_aux_out_r_1 <= \^mc_aux_out_r_1\;
cke_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.maint_srx_r_lcl_reg\(0),
      Q => D(0),
      S => SR(0)
    );
\col_mux.col_periodic_rd_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DIA(0),
      Q => col_periodic_rd_r,
      R => '0'
    );
\col_mux.col_rd_wr_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => col_rd_wr,
      Q => col_rd_wr_r,
      R => '0'
    );
\col_mux.col_size_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_size,
      Q => col_size_r,
      R => '0'
    );
\mc_aux_out_r_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cmd_pipe_plus.mc_aux_out0_reg[1]\,
      Q => \^mc_aux_out_r_1\,
      R => '0'
    );
\mc_aux_out_r_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^mc_aux_out_r_1\,
      Q => mc_aux_out_r_2,
      R => '0'
    );
\rnk_config_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in,
      Q => rnk_config_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_bank_common is
  port (
    accept_internal_r : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg : out STD_LOGIC;
    q_has_rd_r_reg : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    was_wr : out STD_LOGIC;
    insert_maint_r : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]_0\ : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg_0 : out STD_LOGIC;
    head_r_lcl_reg : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    \q_entry_r_reg[0]\ : out STD_LOGIC;
    q_has_priority_r_reg : out STD_LOGIC;
    q_has_rd_r_reg_0 : out STD_LOGIC;
    q_has_rd_r_reg_1 : out STD_LOGIC;
    q_has_rd_r_reg_2 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : out STD_LOGIC;
    periodic_rd_insert : out STD_LOGIC;
    q_has_rd_r_reg_3 : out STD_LOGIC;
    \maintenance_request.upd_last_master_r_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_7_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    maint_rdy : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \maintenance_request.maint_srx_r_lcl_reg\ : in STD_LOGIC;
    idle_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    head_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    use_addr : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    rb_hit_busy_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \maintenance_request.maint_srx_r_lcl_reg_0\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_bank_common : entity is "mig_7series_v4_0_bank_common";
end ddr_mig_7series_v4_0_bank_common;

architecture STRUCTURE of ddr_mig_7series_v4_0_bank_common is
  signal \^accept_internal_r\ : STD_LOGIC;
  signal \^accept_ns\ : STD_LOGIC;
  signal insert_maint_ns : STD_LOGIC;
  signal \^insert_maint_r\ : STD_LOGIC;
  signal \^maint_controller.maint_hit_busies_r_reg[3]_0\ : STD_LOGIC;
  signal \maint_controller.maint_wip_r_lcl_i_2_n_0\ : STD_LOGIC;
  signal \maint_controller.maint_wip_r_lcl_i_3_n_0\ : STD_LOGIC;
  signal maint_rdy_r1 : STD_LOGIC;
  signal maint_srx_r1 : STD_LOGIC;
  signal periodic_rd_ack_ns : STD_LOGIC;
  signal periodic_rd_cntr_r_i_1_n_0 : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC;
  signal \^q_has_rd_r_reg\ : STD_LOGIC;
  signal \^req_periodic_rd_r_lcl_reg\ : STD_LOGIC;
  signal \^req_periodic_rd_r_lcl_reg_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5_n_0\ : STD_LOGIC;
  signal rfc_zq_xsdll_timer_ns : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rfc_zq_xsdll_timer_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_r_i_1 : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \pass_open_bank_r_lcl_i_3__1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of periodic_rd_ack_r_lcl_i_1 : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of periodic_rd_cntr_r_i_1 : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of q_has_priority_r_i_2 : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of req_periodic_rd_r_lcl_i_1 : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\ : label is "soft_lutpair552";
begin
  accept_internal_r <= \^accept_internal_r\;
  accept_ns <= \^accept_ns\;
  insert_maint_r <= \^insert_maint_r\;
  \maint_controller.maint_hit_busies_r_reg[3]_0\ <= \^maint_controller.maint_hit_busies_r_reg[3]_0\;
  q_has_priority_r_reg <= \^q_has_priority_r_reg\;
  q_has_rd_r_reg <= \^q_has_rd_r_reg\;
  req_periodic_rd_r_lcl_reg <= \^req_periodic_rd_r_lcl_reg\;
  req_periodic_rd_r_lcl_reg_0 <= \^req_periodic_rd_r_lcl_reg_0\;
accept_internal_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"557F"
    )
        port map (
      I0 => \^accept_internal_r\,
      I1 => app_rdy_r_reg,
      I2 => app_en_r2,
      I3 => \^req_periodic_rd_r_lcl_reg\,
      O => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\
    );
accept_internal_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_7_in,
      Q => \^accept_internal_r\,
      R => '0'
    );
accept_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => p_7_in,
      I1 => \^req_periodic_rd_r_lcl_reg\,
      I2 => \^req_periodic_rd_r_lcl_reg_0\,
      I3 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      O => \^accept_ns\
    );
accept_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^accept_ns\,
      Q => \^q_has_rd_r_reg\,
      R => '0'
    );
\generate_maint_cmds.insert_maint_r_lcl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => maint_rdy_r1,
      I1 => maint_rdy,
      I2 => maint_srx_r1,
      I3 => maint_srx_r,
      O => insert_maint_ns
    );
\generate_maint_cmds.insert_maint_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => insert_maint_ns,
      Q => \^insert_maint_r\,
      R => '0'
    );
\head_r_lcl_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A2A000000"
    )
        port map (
      I0 => idle_r(1),
      I1 => \^accept_internal_r\,
      I2 => head_r(0),
      I3 => use_addr,
      I4 => \^q_has_rd_r_reg\,
      I5 => \^req_periodic_rd_r_lcl_reg\,
      O => head_r_lcl_reg
    );
\head_r_lcl_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A2A000000"
    )
        port map (
      I0 => idle_r(2),
      I1 => \^accept_internal_r\,
      I2 => head_r(1),
      I3 => use_addr,
      I4 => \^q_has_rd_r_reg\,
      I5 => \^req_periodic_rd_r_lcl_reg\,
      O => head_r_lcl_reg_0
    );
\maint_controller.maint_hit_busies_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\maint_controller.maint_rdy_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => maint_rdy,
      Q => maint_rdy_r1,
      R => '0'
    );
\maint_controller.maint_srx_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => maint_srx_r,
      Q => maint_srx_r1,
      R => '0'
    );
\maint_controller.maint_wip_r_lcl_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \maint_controller.maint_wip_r_lcl_i_3_n_0\,
      I1 => rfc_zq_xsdll_timer_r(4),
      I2 => rfc_zq_xsdll_timer_r(3),
      I3 => rfc_zq_xsdll_timer_r(2),
      O => \maint_controller.maint_wip_r_lcl_i_2_n_0\
    );
\maint_controller.maint_wip_r_lcl_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(7),
      I1 => rfc_zq_xsdll_timer_r(6),
      I2 => rfc_zq_xsdll_timer_r(8),
      I3 => rfc_zq_xsdll_timer_r(1),
      I4 => rfc_zq_xsdll_timer_r(0),
      I5 => rfc_zq_xsdll_timer_r(5),
      O => \maint_controller.maint_wip_r_lcl_i_3_n_0\
    );
\maint_controller.maint_wip_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maint_controller.maint_wip_r_lcl_i_2_n_0\,
      Q => \^maint_controller.maint_hit_busies_r_reg[3]_0\,
      R => \rstdiv0_sync_r1_reg_rep__11\
    );
\maintenance_request.upd_last_master_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[3]_0\,
      I1 => maint_req_r,
      O => \maintenance_request.upd_last_master_r_reg\
    );
\pass_open_bank_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => app_en_r2,
      I1 => app_rdy_r_reg,
      I2 => \^q_has_rd_r_reg\,
      I3 => \^req_periodic_rd_r_lcl_reg\,
      I4 => rb_hit_busy_r(2),
      O => q_has_rd_r_reg_1
    );
pass_open_bank_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => rb_hit_busy_r(1),
      I1 => app_en_r2,
      I2 => app_rdy_r_reg,
      I3 => \^q_has_rd_r_reg\,
      I4 => \^req_periodic_rd_r_lcl_reg\,
      O => q_has_rd_r_reg_3
    );
\pass_open_bank_r_lcl_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => app_en_r2,
      I1 => app_rdy_r_reg,
      I2 => \^q_has_rd_r_reg\,
      I3 => \^req_periodic_rd_r_lcl_reg\,
      I4 => rb_hit_busy_r(3),
      O => q_has_rd_r_reg_0
    );
\pass_open_bank_r_lcl_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => app_en_r2,
      I1 => app_rdy_r_reg,
      I2 => \^q_has_rd_r_reg\,
      I3 => \^req_periodic_rd_r_lcl_reg\,
      I4 => rb_hit_busy_r(0),
      O => q_has_rd_r_reg_2
    );
periodic_rd_ack_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => p_7_in,
      I1 => \^req_periodic_rd_r_lcl_reg\,
      I2 => \^req_periodic_rd_r_lcl_reg_0\,
      I3 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      O => periodic_rd_ack_ns
    );
periodic_rd_ack_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => periodic_rd_ack_ns,
      Q => \^req_periodic_rd_r_lcl_reg\,
      R => '0'
    );
periodic_rd_cntr_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      I1 => \^req_periodic_rd_r_lcl_reg\,
      I2 => \^req_periodic_rd_r_lcl_reg_0\,
      O => periodic_rd_cntr_r_i_1_n_0
    );
periodic_rd_cntr_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => periodic_rd_cntr_r_i_1_n_0,
      Q => \^req_periodic_rd_r_lcl_reg_0\,
      R => SR(0)
    );
\q_entry_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q_has_priority_r_reg\,
      I1 => idle_r(3),
      I2 => idle_r(2),
      I3 => idle_r(1),
      I4 => idle_r(0),
      O => \q_entry_r_reg[0]\
    );
q_has_priority_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^req_periodic_rd_r_lcl_reg\,
      I1 => \^q_has_rd_r_reg\,
      I2 => app_rdy_r_reg,
      I3 => app_en_r2,
      O => \^q_has_priority_r_reg\
    );
req_periodic_rd_r_lcl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \periodic_read_request.periodic_rd_r_lcl_reg\,
      I1 => \^req_periodic_rd_r_lcl_reg_0\,
      I2 => \^req_periodic_rd_r_lcl_reg\,
      O => periodic_rd_insert
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^insert_maint_r\,
      I1 => \rstdiv0_sync_r1_reg_rep__12\,
      I2 => rfc_zq_xsdll_timer_r(0),
      O => rfc_zq_xsdll_timer_ns(0)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => \^insert_maint_r\,
      I1 => \rstdiv0_sync_r1_reg_rep__12\,
      I2 => rfc_zq_xsdll_timer_r(0),
      I3 => rfc_zq_xsdll_timer_r(1),
      O => rfc_zq_xsdll_timer_ns(1)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAF606AAAA"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(2),
      I1 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2_n_0\,
      I2 => \^insert_maint_r\,
      I3 => \maintenance_request.maint_srx_r_lcl_reg_0\,
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(1),
      I1 => rfc_zq_xsdll_timer_r(0),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111000000001"
    )
        port map (
      I0 => \^insert_maint_r\,
      I1 => \rstdiv0_sync_r1_reg_rep__12\,
      I2 => rfc_zq_xsdll_timer_r(0),
      I3 => rfc_zq_xsdll_timer_r(1),
      I4 => rfc_zq_xsdll_timer_r(2),
      I5 => rfc_zq_xsdll_timer_r(3),
      O => rfc_zq_xsdll_timer_ns(3)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455454410110100"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \^insert_maint_r\,
      I2 => rfc_zq_xsdll_timer_r(3),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0\,
      I4 => rfc_zq_xsdll_timer_r(4),
      I5 => \maintenance_request.maint_srx_r_lcl_reg_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A9AA"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(5),
      I1 => rfc_zq_xsdll_timer_r(4),
      I2 => rfc_zq_xsdll_timer_r(3),
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__12\,
      I5 => \^insert_maint_r\,
      O => rfc_zq_xsdll_timer_ns(5)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(0),
      I1 => rfc_zq_xsdll_timer_r(1),
      I2 => rfc_zq_xsdll_timer_r(2),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\,
      I1 => rfc_zq_xsdll_timer_r(6),
      I2 => \^insert_maint_r\,
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D2"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\,
      I1 => rfc_zq_xsdll_timer_r(6),
      I2 => rfc_zq_xsdll_timer_r(7),
      I3 => \^insert_maint_r\,
      I4 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\,
      I1 => rfc_zq_xsdll_timer_r(8),
      I2 => rfc_zq_xsdll_timer_r(6),
      I3 => rfc_zq_xsdll_timer_r(7),
      I4 => \rstdiv0_sync_r1_reg_rep__12\,
      I5 => \^insert_maint_r\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454540454040"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10\,
      I1 => \maintenance_request.maint_srx_r_lcl_reg\,
      I2 => \^insert_maint_r\,
      I3 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5_n_0\,
      I4 => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\,
      I5 => rfc_zq_xsdll_timer_r(8),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(4),
      I1 => rfc_zq_xsdll_timer_r(3),
      I2 => rfc_zq_xsdll_timer_r(0),
      I3 => rfc_zq_xsdll_timer_r(1),
      I4 => rfc_zq_xsdll_timer_r(2),
      I5 => rfc_zq_xsdll_timer_r(5),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rfc_zq_xsdll_timer_r(7),
      I1 => rfc_zq_xsdll_timer_r(6),
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => rfc_zq_xsdll_timer_ns(0),
      Q => rfc_zq_xsdll_timer_r(0),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => rfc_zq_xsdll_timer_ns(1),
      Q => rfc_zq_xsdll_timer_r(1),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0\,
      Q => rfc_zq_xsdll_timer_r(2),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => rfc_zq_xsdll_timer_ns(3),
      Q => rfc_zq_xsdll_timer_r(3),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0\,
      Q => rfc_zq_xsdll_timer_r(4),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => rfc_zq_xsdll_timer_ns(5),
      Q => rfc_zq_xsdll_timer_r(5),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0\,
      Q => rfc_zq_xsdll_timer_r(6),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0\,
      Q => rfc_zq_xsdll_timer_r(7),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0\,
      D => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2_n_0\,
      Q => rfc_zq_xsdll_timer_r(8),
      R => '0'
    );
was_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => was_wr0,
      Q => was_wr,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_bank_compare is
  port (
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_this_rank_r_reg[0]\ : out STD_LOGIC;
    req_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_priority_r : out STD_LOGIC;
    q_has_priority_r_reg : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : out STD_LOGIC;
    pass_open_bank_r_lcl_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_13_out : out STD_LOGIC;
    \order_q_r_reg[1]\ : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    req_bank_rdy_r_reg_0 : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    head_r_lcl_reg : out STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    ordered_r_lcl_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ordered_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r_lcl_reg_0 : in STD_LOGIC;
    \grant_r_reg[0]\ : in STD_LOGIC;
    \grant_r_reg[1]\ : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rb_hit_busy_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_bank_compare : entity is "mig_7series_v4_0_bank_compare";
end ddr_mig_7series_v4_0_bank_compare;

architecture STRUCTURE of ddr_mig_7series_v4_0_bank_compare is
  signal \^cmd_pipe_plus.mc_address_reg[25]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^maint_controller.maint_hit_busies_r_reg[3]\ : STD_LOGIC;
  signal pass_open_bank_r_lcl_i_2_n_0 : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC;
  signal \^rd_this_rank_r_reg[0]\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal \^req_bank_rdy_r_reg\ : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \req_cmd_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \req_cmd_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^req_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \row_hit_ns_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_4__2_n_0\ : STD_LOGIC;
  signal row_hit_ns_carry_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_n_1 : STD_LOGIC;
  signal row_hit_ns_carry_n_2 : STD_LOGIC;
  signal row_hit_ns_carry_n_3 : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal NLW_row_hit_ns_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_ns_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bm_end_r1_i_1 : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of req_bank_rdy_r_i_3 : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1__2\ : label is "soft_lutpair545";
begin
  \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) <= \^cmd_pipe_plus.mc_address_reg[25]\(12 downto 0);
  \maint_controller.maint_hit_busies_r_reg[3]\ <= \^maint_controller.maint_hit_busies_r_reg[3]\;
  q_has_priority_r_reg <= \^q_has_priority_r_reg\;
  \rd_this_rank_r_reg[0]\ <= \^rd_this_rank_r_reg[0]\;
  req_bank_rdy_r_reg <= \^req_bank_rdy_r_reg\;
  req_wr_r(0) <= \^req_wr_r\(0);
auto_pre_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888AAA8"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[3]\,
      I1 => auto_pre_r_lcl_reg_0,
      I2 => act_wait_r_lcl_reg,
      I3 => \rcd_timer_gt_2.rcd_timer_r_reg[0]\,
      I4 => \compute_tail.tail_r_lcl_reg\,
      I5 => pass_open_bank_r_lcl_i_2_n_0,
      O => auto_pre_r_lcl_reg
    );
bm_end_r1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \^req_wr_r\(0),
      I2 => Q(0),
      I3 => pass_open_bank_r,
      I4 => pre_bm_end_r,
      O => p_13_out
    );
head_r_lcl_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \^q_has_priority_r_reg\,
      I1 => rb_hit_busy_r(2),
      I2 => rb_hit_busy_r(1),
      I3 => rb_hit_busy_r(0),
      O => head_r_lcl_reg
    );
\maint_controller.maint_hit_busies_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[3]\,
      I1 => \maint_controller.maint_hit_busies_r_reg[3]_0\(0),
      I2 => \maint_controller.maint_wip_r_lcl_reg\,
      I3 => maint_req_r,
      I4 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \^req_wr_r\(0),
      I2 => Q(0),
      I3 => pass_open_bank_r,
      I4 => pre_bm_end_r,
      I5 => \rstdiv0_sync_r1_reg_rep__11_0\,
      O => \^maint_controller.maint_hit_busies_r_reg[3]\
    );
\order_q_r[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDD4D442"
    )
        port map (
      I0 => \^req_bank_rdy_r_reg\,
      I1 => ordered_r_lcl_reg(0),
      I2 => ordered_r_lcl_reg(2),
      I3 => ordered_r_lcl_reg(1),
      I4 => ordered_r(0),
      O => \order_q_r_reg[1]\
    );
\order_q_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5DDD"
    )
        port map (
      I0 => req_wr_r_lcl_reg_0,
      I1 => Q(0),
      I2 => \^req_wr_r\(0),
      I3 => \^rd_this_rank_r_reg[0]\,
      I4 => \grant_r_reg[0]\,
      I5 => \grant_r_reg[1]\,
      O => \^req_bank_rdy_r_reg\
    );
pass_open_bank_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00008000"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[3]\,
      I1 => pass_open_bank_r_lcl_i_2_n_0,
      I2 => tail_r,
      I3 => app_en_r2_reg,
      I4 => pre_wait_r,
      I5 => pass_open_bank_r,
      O => pass_open_bank_r_lcl_reg
    );
pass_open_bank_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA202020AA"
    )
        port map (
      I0 => row_hit_r,
      I1 => maint_sre_r,
      I2 => maint_rank_r,
      I3 => maint_req_r,
      I4 => \maint_controller.maint_wip_r_lcl_reg\,
      I5 => wait_for_maint_r,
      O => pass_open_bank_r_lcl_i_2_n_0
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_28_out,
      Q => \^q_has_priority_r_reg\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => Q(0),
      I2 => \rstdiv0_sync_r1_reg_rep__11\,
      I3 => \app_cmd_r2_reg[0]\,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_this_rank_r_reg[0]\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(0),
      Q => req_bank_r(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(1),
      Q => req_bank_r(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(2),
      Q => req_bank_r(2),
      R => '0'
    );
req_bank_rdy_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => \^req_wr_r\(0),
      I2 => \^rd_this_rank_r_reg[0]\,
      O => req_bank_rdy_r_reg_0
    );
\req_cmd_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => req_cmd_r(0),
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \app_cmd_r2_reg[0]\,
      O => \req_cmd_r[0]_i_1__2_n_0\
    );
\req_cmd_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => req_cmd_r(1),
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => app_cmd_r2(0),
      I3 => app_rdy_r_reg,
      I4 => \app_cmd_r1_reg[1]\(0),
      I5 => periodic_rd_insert,
      O => \req_cmd_r[1]_i_1__2_n_0\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \req_cmd_r[0]_i_1__2_n_0\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \req_cmd_r[1]_i_1__2_n_0\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(0),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(1),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(2),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(3),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(4),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(5),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(6),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(7),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(8),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(9),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(0),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(1),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(2),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(3),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => req_periodic_rd_r(0),
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \app_cmd_r2_reg[1]\,
      I1 => req_cmd_r(1),
      I2 => \app_cmd_r2_reg[0]\,
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^req_wr_r\(0),
      R => '0'
    );
row_hit_ns_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_hit_ns_carry_n_0,
      CO(2) => row_hit_ns_carry_n_1,
      CO(1) => row_hit_ns_carry_n_2,
      CO(0) => row_hit_ns_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_row_hit_ns_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \row_hit_ns_carry_i_1__2_n_0\,
      S(2) => \row_hit_ns_carry_i_2__2_n_0\,
      S(1) => \row_hit_ns_carry_i_3__2_n_0\,
      S(0) => \row_hit_ns_carry_i_4__2_n_0\
    );
\row_hit_ns_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => row_hit_ns_carry_n_0,
      CO(3 downto 1) => \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_row_hit_ns_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \app_addr_r2_reg[22]\(0)
    );
\row_hit_ns_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      I1 => row(11),
      I2 => row(10),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      I4 => row(9),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      O => \row_hit_ns_carry_i_1__2_n_0\
    );
\row_hit_ns_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => row(8),
      I2 => row(7),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      I4 => row(6),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      O => \row_hit_ns_carry_i_2__2_n_0\
    );
\row_hit_ns_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => row(5),
      I2 => row(4),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      I4 => row(3),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      O => \row_hit_ns_carry_i_3__2_n_0\
    );
\row_hit_ns_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => row(2),
      I2 => row(1),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      I4 => row(0),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      O => \row_hit_ns_carry_i_4__2_n_0\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => row_hit_r,
      R => '0'
    );
\wr_this_rank_r[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_bank_compare_0 is
  port (
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_this_rank_r_reg[0]\ : out STD_LOGIC;
    req_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_priority_r : out STD_LOGIC;
    q_has_priority_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r_reg : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    maint_sre_r : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    idle_r_lcl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_bank_compare_0 : entity is "mig_7series_v4_0_bank_compare";
end ddr_mig_7series_v4_0_bank_compare_0;

architecture STRUCTURE of ddr_mig_7series_v4_0_bank_compare_0 is
  signal \^cmd_pipe_plus.mc_address_reg[25]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^rd_this_rank_r_reg[0]\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \req_cmd_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \req_cmd_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^req_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \row_hit_ns_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_4__1_n_0\ : STD_LOGIC;
  signal row_hit_ns_carry_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_n_1 : STD_LOGIC;
  signal row_hit_ns_carry_n_2 : STD_LOGIC;
  signal row_hit_ns_carry_n_3 : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal NLW_row_hit_ns_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_ns_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of req_bank_rdy_r_i_4 : label is "soft_lutpair533";
begin
  \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) <= \^cmd_pipe_plus.mc_address_reg[25]\(12 downto 0);
  \rd_this_rank_r_reg[0]\ <= \^rd_this_rank_r_reg[0]\;
  req_wr_r(0) <= \^req_wr_r\(0);
\pass_open_bank_r_lcl_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA202020AA"
    )
        port map (
      I0 => row_hit_r,
      I1 => maint_sre_r,
      I2 => maint_rank_r,
      I3 => maint_req_r,
      I4 => \maint_controller.maint_wip_r_lcl_reg\,
      I5 => wait_for_maint_r,
      O => auto_pre_r_lcl_reg
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_67_out,
      Q => q_has_priority_r_reg(0),
      R => '0'
    );
\rd_wr_r_lcl_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => Q(0),
      I2 => \rstdiv0_sync_r1_reg_rep__11\,
      I3 => \app_cmd_r2_reg[0]\,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_this_rank_r_reg[0]\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(0),
      Q => req_bank_r(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(1),
      Q => req_bank_r(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(2),
      Q => req_bank_r(2),
      R => '0'
    );
req_bank_rdy_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^req_wr_r\(0),
      I1 => \^rd_this_rank_r_reg[0]\,
      I2 => Q(0),
      O => req_bank_rdy_r_reg
    );
\req_cmd_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => req_cmd_r(0),
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \app_cmd_r2_reg[0]\,
      O => \req_cmd_r[0]_i_1__1_n_0\
    );
\req_cmd_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => req_cmd_r(1),
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => app_cmd_r2(0),
      I3 => app_rdy_r_reg,
      I4 => \app_cmd_r1_reg[1]\(0),
      I5 => periodic_rd_insert,
      O => \req_cmd_r[1]_i_1__1_n_0\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \req_cmd_r[0]_i_1__1_n_0\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \req_cmd_r[1]_i_1__1_n_0\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(0),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(1),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(2),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(3),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(4),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(5),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(6),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(7),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(8),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(9),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(0),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(1),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(2),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(3),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => req_periodic_rd_r(0),
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \app_cmd_r2_reg[1]\,
      I1 => req_cmd_r(1),
      I2 => \app_cmd_r2_reg[0]\,
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^req_wr_r\(0),
      R => '0'
    );
row_hit_ns_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_hit_ns_carry_n_0,
      CO(2) => row_hit_ns_carry_n_1,
      CO(1) => row_hit_ns_carry_n_2,
      CO(0) => row_hit_ns_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_row_hit_ns_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \row_hit_ns_carry_i_1__1_n_0\,
      S(2) => \row_hit_ns_carry_i_2__1_n_0\,
      S(1) => \row_hit_ns_carry_i_3__1_n_0\,
      S(0) => \row_hit_ns_carry_i_4__1_n_0\
    );
\row_hit_ns_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => row_hit_ns_carry_n_0,
      CO(3 downto 1) => \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_row_hit_ns_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \app_addr_r2_reg[22]\(0)
    );
\row_hit_ns_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      I1 => row(11),
      I2 => row(10),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      I4 => row(9),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      O => \row_hit_ns_carry_i_1__1_n_0\
    );
\row_hit_ns_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => row(8),
      I2 => row(7),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      I4 => row(6),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      O => \row_hit_ns_carry_i_2__1_n_0\
    );
\row_hit_ns_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => row(5),
      I2 => row(4),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      I4 => row(3),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      O => \row_hit_ns_carry_i_3__1_n_0\
    );
\row_hit_ns_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => row(2),
      I2 => row(1),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      I4 => row(0),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      O => \row_hit_ns_carry_i_4__1_n_0\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => row_hit_r,
      R => '0'
    );
\wr_this_rank_r[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_bank_compare_1 is
  port (
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_this_rank_r_reg[0]\ : out STD_LOGIC;
    req_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_priority_r : out STD_LOGIC;
    q_has_priority_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[1]\ : out STD_LOGIC;
    pass_open_bank_r_lcl_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    head_r_lcl_reg : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    p_91_out : out STD_LOGIC;
    req_bank_rdy_r_reg_0 : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r_lcl_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    idle_r_lcl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_bank_compare_1 : entity is "mig_7series_v4_0_bank_compare";
end ddr_mig_7series_v4_0_bank_compare_1;

architecture STRUCTURE of ddr_mig_7series_v4_0_bank_compare_1 is
  signal \^cmd_pipe_plus.mc_address_reg[25]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^maint_controller.maint_hit_busies_r_reg[1]\ : STD_LOGIC;
  signal \pass_open_bank_r_lcl_i_2__0_n_0\ : STD_LOGIC;
  signal \^rd_this_rank_r_reg[0]\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \req_cmd_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \req_cmd_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \^req_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \row_hit_ns_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \row_hit_ns_carry_i_4__0_n_0\ : STD_LOGIC;
  signal row_hit_ns_carry_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_n_1 : STD_LOGIC;
  signal row_hit_ns_carry_n_2 : STD_LOGIC;
  signal row_hit_ns_carry_n_3 : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal NLW_row_hit_ns_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_ns_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__2\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \order_q_r[1]_i_5\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of rd_wr_r_lcl_i_1 : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1\ : label is "soft_lutpair526";
begin
  \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) <= \^cmd_pipe_plus.mc_address_reg[25]\(12 downto 0);
  \maint_controller.maint_hit_busies_r_reg[1]\ <= \^maint_controller.maint_hit_busies_r_reg[1]\;
  \rd_this_rank_r_reg[0]\ <= \^rd_this_rank_r_reg[0]\;
  req_wr_r(0) <= \^req_wr_r\(0);
\auto_pre_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888AAA8"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[1]\,
      I1 => auto_pre_r_lcl_reg_0,
      I2 => act_wait_r_lcl_reg,
      I3 => \rcd_timer_gt_2.rcd_timer_r_reg[0]\,
      I4 => \compute_tail.tail_r_lcl_reg\,
      I5 => \pass_open_bank_r_lcl_i_2__0_n_0\,
      O => auto_pre_r_lcl_reg
    );
\bm_end_r1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \^req_wr_r\(0),
      I2 => Q(1),
      I3 => pass_open_bank_r,
      I4 => pre_bm_end_r,
      O => p_91_out
    );
\head_r_lcl_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008FFF00000000"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \^req_wr_r\(0),
      I2 => Q(1),
      I3 => pass_open_bank_r,
      I4 => pre_bm_end_r,
      I5 => pre_bm_end_r_reg,
      O => head_r_lcl_reg
    );
\maint_controller.maint_hit_busies_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[1]\,
      I1 => \maint_controller.maint_hit_busies_r_reg[1]_0\(0),
      I2 => \maint_controller.maint_wip_r_lcl_reg\,
      I3 => maint_req_r,
      I4 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \^req_wr_r\(0),
      I2 => Q(1),
      I3 => pass_open_bank_r,
      I4 => pre_bm_end_r,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \^maint_controller.maint_hit_busies_r_reg[1]\
    );
\order_q_r[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => \^req_wr_r\(0),
      I2 => \^rd_this_rank_r_reg[0]\,
      O => req_bank_rdy_r_reg_0
    );
\pass_open_bank_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00008000"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[1]\,
      I1 => \pass_open_bank_r_lcl_i_2__0_n_0\,
      I2 => tail_r,
      I3 => rb_hit_busy_r_reg_0,
      I4 => pre_wait_r,
      I5 => pass_open_bank_r,
      O => pass_open_bank_r_lcl_reg
    );
\pass_open_bank_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA202020AA"
    )
        port map (
      I0 => row_hit_r,
      I1 => maint_sre_r,
      I2 => maint_rank_r,
      I3 => maint_req_r,
      I4 => \maint_controller.maint_wip_r_lcl_reg\,
      I5 => wait_for_maint_r,
      O => \pass_open_bank_r_lcl_i_2__0_n_0\
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_106_out,
      Q => q_has_priority_r_reg(0),
      R => '0'
    );
rd_wr_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => Q(1),
      I2 => \rstdiv0_sync_r1_reg_rep__10\,
      I3 => \app_cmd_r2_reg[0]\,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_this_rank_r_reg[0]\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(0),
      Q => req_bank_r(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(1),
      Q => req_bank_r(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(2),
      Q => req_bank_r(2),
      R => '0'
    );
req_bank_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FFFFFF70707070"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \^req_wr_r\(0),
      I2 => Q(1),
      I3 => rd_wr_r_lcl_reg_0(0),
      I4 => req_wr_r_lcl_reg_0(0),
      I5 => Q(0),
      O => req_bank_rdy_r_reg
    );
\req_cmd_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => req_cmd_r(0),
      I1 => \rstdiv0_sync_r1_reg_rep__10\,
      I2 => \app_cmd_r2_reg[0]\,
      O => \req_cmd_r[0]_i_1_n_0\
    );
\req_cmd_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => req_cmd_r(1),
      I1 => \rstdiv0_sync_r1_reg_rep__10\,
      I2 => app_cmd_r2(0),
      I3 => app_rdy_r_reg,
      I4 => \app_cmd_r1_reg[1]\(0),
      I5 => periodic_rd_insert,
      O => \req_cmd_r[1]_i_1_n_0\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \req_cmd_r[0]_i_1_n_0\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \req_cmd_r[1]_i_1_n_0\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(0),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(1),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(2),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(3),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(4),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(5),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(6),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(7),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(8),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(9),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(0),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(1),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(2),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(3),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => req_periodic_rd_r(0),
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      R => '0'
    );
req_wr_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \app_cmd_r2_reg[1]\,
      I1 => req_cmd_r(1),
      I2 => \app_cmd_r2_reg[0]\,
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^req_wr_r\(0),
      R => '0'
    );
row_hit_ns_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_hit_ns_carry_n_0,
      CO(2) => row_hit_ns_carry_n_1,
      CO(1) => row_hit_ns_carry_n_2,
      CO(0) => row_hit_ns_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_row_hit_ns_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \row_hit_ns_carry_i_1__0_n_0\,
      S(2) => \row_hit_ns_carry_i_2__0_n_0\,
      S(1) => \row_hit_ns_carry_i_3__0_n_0\,
      S(0) => \row_hit_ns_carry_i_4__0_n_0\
    );
\row_hit_ns_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => row_hit_ns_carry_n_0,
      CO(3 downto 1) => \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_row_hit_ns_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \app_addr_r2_reg[22]\(0)
    );
\row_hit_ns_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      I1 => row(11),
      I2 => row(10),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      I4 => row(9),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      O => \row_hit_ns_carry_i_1__0_n_0\
    );
\row_hit_ns_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => row(8),
      I2 => row(6),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      I4 => row(7),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      O => \row_hit_ns_carry_i_2__0_n_0\
    );
\row_hit_ns_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => row(5),
      I2 => row(4),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      I4 => row(3),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      O => \row_hit_ns_carry_i_3__0_n_0\
    );
\row_hit_ns_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => row(2),
      I2 => row(1),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      I4 => row(0),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      O => \row_hit_ns_carry_i_4__0_n_0\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => row_hit_r,
      R => '0'
    );
\wr_this_rank_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_bank_compare_2 is
  port (
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_this_rank_r_reg[0]\ : out STD_LOGIC;
    bm_end_r1_reg : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    q_has_priority_r_reg : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[0]\ : out STD_LOGIC;
    pass_open_bank_r_lcl_reg : out STD_LOGIC;
    head_r_lcl_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_130_out : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_insert : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \maint_controller.maint_hit_busies_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_rdy_r_reg : in STD_LOGIC;
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    idle_r_lcl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_bank_compare_2 : entity is "mig_7series_v4_0_bank_compare";
end ddr_mig_7series_v4_0_bank_compare_2;

architecture STRUCTURE of ddr_mig_7series_v4_0_bank_compare_2 is
  signal \^bm_end_r1_reg\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_address_reg[25]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^maint_controller.maint_hit_busies_r_reg[0]\ : STD_LOGIC;
  signal \pass_open_bank_r_lcl_i_2__1_n_0\ : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC;
  signal \^rd_this_rank_r_reg[0]\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \req_cmd_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_cmd_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal row_hit_ns_carry_i_1_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_i_2_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_i_3_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_i_4_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_n_0 : STD_LOGIC;
  signal row_hit_ns_carry_n_1 : STD_LOGIC;
  signal row_hit_ns_carry_n_2 : STD_LOGIC;
  signal row_hit_ns_carry_n_3 : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal NLW_row_hit_ns_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_ns_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \order_q_r[1]_i_4\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1__0\ : label is "soft_lutpair515";
begin
  bm_end_r1_reg <= \^bm_end_r1_reg\;
  \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) <= \^cmd_pipe_plus.mc_address_reg[25]\(12 downto 0);
  \maint_controller.maint_hit_busies_r_reg[0]\ <= \^maint_controller.maint_hit_busies_r_reg[0]\;
  q_has_priority_r_reg <= \^q_has_priority_r_reg\;
  \rd_this_rank_r_reg[0]\ <= \^rd_this_rank_r_reg[0]\;
\auto_pre_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888AAA8"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[0]\,
      I1 => auto_pre_r_lcl_reg_0,
      I2 => act_wait_r_lcl_reg,
      I3 => \rcd_timer_gt_2.rcd_timer_r_reg[0]\,
      I4 => \compute_tail.tail_r_lcl_reg\,
      I5 => \pass_open_bank_r_lcl_i_2__1_n_0\,
      O => auto_pre_r_lcl_reg
    );
\bm_end_r1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \^bm_end_r1_reg\,
      I2 => Q(0),
      I3 => pass_open_bank_r,
      I4 => pre_bm_end_r,
      O => p_130_out
    );
\maint_controller.maint_hit_busies_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[0]\,
      I1 => \maint_controller.maint_hit_busies_r_reg[0]_0\(0),
      I2 => \maint_controller.maint_wip_r_lcl_reg\,
      I3 => maint_req_r,
      I4 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I5 => \rstdiv0_sync_r1_reg_rep__11\,
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008FFF"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => \^bm_end_r1_reg\,
      I2 => Q(0),
      I3 => pass_open_bank_r,
      I4 => pre_bm_end_r,
      I5 => \rstdiv0_sync_r1_reg_rep__11_0\,
      O => \^maint_controller.maint_hit_busies_r_reg[0]\
    );
\order_q_r[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => \^bm_end_r1_reg\,
      I2 => \^rd_this_rank_r_reg[0]\,
      O => req_bank_rdy_r_reg
    );
\pass_open_bank_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00008000"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[0]\,
      I1 => \pass_open_bank_r_lcl_i_2__1_n_0\,
      I2 => tail_r,
      I3 => app_en_r2_reg,
      I4 => pre_wait_r,
      I5 => pass_open_bank_r,
      O => pass_open_bank_r_lcl_reg
    );
\pass_open_bank_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA202020AA"
    )
        port map (
      I0 => row_hit_r,
      I1 => maint_sre_r,
      I2 => maint_rank_r,
      I3 => maint_req_r,
      I4 => \maint_controller.maint_wip_r_lcl_reg\,
      I5 => wait_for_maint_r,
      O => \pass_open_bank_r_lcl_i_2__1_n_0\
    );
\q_entry_r[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q_has_priority_r_reg\,
      I1 => rb_hit_busy_r_reg_0(0),
      I2 => rb_hit_busy_r_reg_0(1),
      I3 => rb_hit_busy_r_reg_0(2),
      O => head_r_lcl_reg
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_145_out,
      Q => \^q_has_priority_r_reg\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      I1 => Q(0),
      I2 => \rstdiv0_sync_r1_reg_rep__11\,
      I3 => \app_cmd_r2_reg[0]\,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^rd_this_rank_r_reg[0]\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(0),
      Q => req_bank_r(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(1),
      Q => req_bank_r(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[25]\(2),
      Q => req_bank_r(2),
      R => '0'
    );
\req_cmd_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => req_cmd_r(0),
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \app_cmd_r2_reg[0]\,
      O => \req_cmd_r[0]_i_1__0_n_0\
    );
\req_cmd_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => req_cmd_r(1),
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => app_cmd_r2(0),
      I3 => app_rdy_r_reg,
      I4 => \app_cmd_r1_reg[1]\(0),
      I5 => periodic_rd_insert,
      O => \req_cmd_r[1]_i_1__0_n_0\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \req_cmd_r[0]_i_1__0_n_0\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \req_cmd_r[1]_i_1__0_n_0\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(0),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(1),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(2),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(3),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(4),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(5),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(6),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(7),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(8),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \app_addr_r1_reg[9]\(9),
      Q => \cmd_pipe_plus.mc_address_reg[9]\(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(0),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(1),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(2),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => idle_r_lcl_reg(0),
      D => reset_reg(3),
      Q => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => periodic_rd_insert,
      Q => req_periodic_rd_r(0),
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \app_cmd_r2_reg[1]\,
      I1 => req_cmd_r(1),
      I2 => \app_cmd_r2_reg[0]\,
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^bm_end_r1_reg\,
      R => '0'
    );
row_hit_ns_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_hit_ns_carry_n_0,
      CO(2) => row_hit_ns_carry_n_1,
      CO(1) => row_hit_ns_carry_n_2,
      CO(0) => row_hit_ns_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_row_hit_ns_carry_O_UNCONNECTED(3 downto 0),
      S(3) => row_hit_ns_carry_i_1_n_0,
      S(2) => row_hit_ns_carry_i_2_n_0,
      S(1) => row_hit_ns_carry_i_3_n_0,
      S(0) => row_hit_ns_carry_i_4_n_0
    );
\row_hit_ns_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => row_hit_ns_carry_n_0,
      CO(3 downto 1) => \NLW_row_hit_ns_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_row_hit_ns_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
row_hit_ns_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(11),
      I1 => row(11),
      I2 => row(10),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(10),
      I4 => row(9),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(9),
      O => row_hit_ns_carry_i_1_n_0
    );
row_hit_ns_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => row(8),
      I2 => row(7),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(7),
      I4 => row(6),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(6),
      O => row_hit_ns_carry_i_2_n_0
    );
row_hit_ns_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => row(5),
      I2 => row(4),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(4),
      I4 => row(3),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(3),
      O => row_hit_ns_carry_i_3_n_0
    );
row_hit_ns_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => row(2),
      I2 => row(1),
      I3 => \^cmd_pipe_plus.mc_address_reg[25]\(1),
      I4 => row(0),
      I5 => \^cmd_pipe_plus.mc_address_reg[25]\(0),
      O => row_hit_ns_carry_i_4_n_0
    );
row_hit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => row_hit_r,
      R => '0'
    );
\wr_this_rank_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_this_rank_r_reg[0]\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_bank_queue is
  port (
    \req_data_buf_addr_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    head_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    ordered_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rtp_timer_r_reg[0]\ : out STD_LOGIC;
    q_has_priority_r_reg_0 : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : out STD_LOGIC;
    head_r_lcl_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    act_wait_ns : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    \q_entry_r_reg[1]_0\ : out STD_LOGIC;
    \q_entry_r_reg[1]_1\ : out STD_LOGIC;
    \q_entry_r_reg[0]_1\ : out STD_LOGIC;
    \q_entry_r_reg[1]_2\ : out STD_LOGIC;
    \q_entry_r_reg[0]_2\ : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_2\ : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    rtp_timer_ns0 : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    req_wr_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    pre_bm_end_r_reg_3 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    pre_bm_end_r_reg_4 : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    \ras_timer_r_reg[2]\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_3\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_4\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_5\ : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    accept_internal_r_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    \grant_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_2 : in STD_LOGIC;
    \grant_r_reg[3]\ : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    demand_priority_r_reg_0 : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_2 : in STD_LOGIC;
    \grant_r_reg[3]_0\ : in STD_LOGIC;
    req_wr_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_hi_pri_r2 : in STD_LOGIC;
    rd_wr_r_lcl_reg_3 : in STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    \grant_r_reg[3]_1\ : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    \grant_r_reg[2]\ : in STD_LOGIC;
    accept_r_reg : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC;
    ordered_r_lcl_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_bank_queue : entity is "mig_7series_v4_0_bank_queue";
end ddr_mig_7series_v4_0_bank_queue;

architecture STRUCTURE of ddr_mig_7series_v4_0_bank_queue is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal act_wait_r_lcl_i_5_n_0 : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \^head_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal head_r_lcl_i_1_n_0 : STD_LOGIC;
  signal \head_r_lcl_i_2__0_n_0\ : STD_LOGIC;
  signal head_r_lcl_i_4_n_0 : STD_LOGIC;
  signal \^head_r_lcl_reg_0\ : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \order_q_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \^ordered_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ordered_r_lcl_i_1_n_0 : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal \^pre_bm_end_r_reg_0\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \^q_entry_r_reg[0]_0\ : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_priority_r_reg_0\ : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal q_has_rd_ns : STD_LOGIC;
  signal \ras_timer_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^req_data_buf_addr_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal set_order_q : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal \^wait_for_maint_r\ : STD_LOGIC;
  signal \wait_for_maint_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_2__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_2__2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_2__0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_2__1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_4__2\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_6__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1__2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1__2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\ : label is "soft_lutpair517";
begin
  E(0) <= \^e\(0);
  head_r(0) <= \^head_r\(0);
  head_r_lcl_reg_0 <= \^head_r_lcl_reg_0\;
  ordered_r(0) <= \^ordered_r\(0);
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  pre_bm_end_r_reg_0 <= \^pre_bm_end_r_reg_0\;
  \q_entry_r_reg[0]_0\ <= \^q_entry_r_reg[0]_0\;
  q_has_priority_r_reg_0 <= \^q_has_priority_r_reg_0\;
  q_has_rd <= \^q_has_rd\;
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\;
  \req_data_buf_addr_r_reg[0]\(0) <= \^req_data_buf_addr_r_reg[0]\(0);
  tail_r <= \^tail_r\;
  wait_for_maint_r <= \^wait_for_maint_r\;
accept_internal_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440404"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => accept_internal_r_reg,
      I4 => \^head_r\(0),
      O => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\
    );
\act_wait_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0404FF04"
    )
        port map (
      I0 => \^ras_timer_r_reg[0]\,
      I1 => act_wait_r_lcl_reg,
      I2 => \grant_r_reg[0]_0\(0),
      I3 => \^pass_open_bank_r\,
      I4 => \^q_has_priority_r_reg_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => act_wait_r_lcl_i_5_n_0,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \^ras_timer_r_reg[0]\
    );
act_wait_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => \^pass_open_bank_r\,
      I2 => Q(0),
      I3 => req_wr_r_lcl_reg,
      I4 => rd_wr_r_lcl_reg,
      O => \^q_has_priority_r_reg_0\
    );
act_wait_r_lcl_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => pre_passing_open_bank_r_reg_0,
      I1 => rb_hit_busies_r(3),
      I2 => rb_hit_busies_r(1),
      I3 => pre_passing_open_bank_r_reg_1,
      I4 => rb_hit_busies_r(2),
      I5 => pre_passing_open_bank_r_reg_2,
      O => act_wait_r_lcl_i_5_n_0
    );
\act_wait_r_lcl_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => \^pass_open_bank_r\,
      I2 => Q(0),
      I3 => req_wr_r_lcl_reg,
      I4 => rd_wr_r_lcl_reg,
      O => \ras_timer_r_reg[0]_0\
    );
\auto_pre_r_lcl_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7F7F7F7F7F7F"
    )
        port map (
      I0 => \^tail_r\,
      I1 => rb_hit_busy_r_reg_0,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => accept_r_reg,
      I4 => app_rdy_r_reg,
      I5 => app_en_r2,
      O => auto_pre_r_lcl_reg_0
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => auto_pre_r_lcl_reg_1,
      Q => \^pre_bm_end_r_reg_0\,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFCFDDCCDDCC"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => set_order_q,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => pre_bm_end_r_reg_1,
      I4 => app_en_r2_reg,
      I5 => \^tail_r\,
      O => \compute_tail.tail_r_lcl_i_1_n_0\
    );
\compute_tail.tail_r_lcl_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => pre_bm_end_r_reg_2,
      I2 => pre_bm_end_r_reg_4,
      O => \compute_tail.tail_r_lcl_reg_0\
    );
\compute_tail.tail_r_lcl_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => pre_bm_end_r_reg_4,
      I2 => pre_bm_end_r_reg_3,
      O => \compute_tail.tail_r_lcl_reg_1\
    );
\compute_tail.tail_r_lcl_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => pre_bm_end_r_reg_2,
      I2 => pre_bm_end_r_reg_3,
      O => head_r_lcl_reg_1
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_i_1_n_0\,
      Q => \^tail_r\,
      R => SR(0)
    );
\demand_priority_r_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F2F2FF"
    )
        port map (
      I0 => order_q_r(0),
      I1 => \grant_r_reg[3]\,
      I2 => order_q_r(1),
      I3 => req_priority_r,
      I4 => q_has_priority,
      O => demand_priority_r_reg
    );
\grant_r[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045000000"
    )
        port map (
      I0 => order_q_r(1),
      I1 => \grant_r_reg[3]\,
      I2 => order_q_r(0),
      I3 => col_wait_r,
      I4 => demand_priority_r_reg_0,
      I5 => rnk_config_valid_r_lcl_reg,
      O => \grant_r_reg[0]\
    );
\grant_r[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F222222"
    )
        port map (
      I0 => \grant_r[1]_i_5_n_0\,
      I1 => \grant_r_reg[3]_1\,
      I2 => \^pre_bm_end_r_reg_0\,
      I3 => pre_wait_r,
      I4 => ras_timer_zero_r,
      I5 => \grant_r_reg[2]\,
      O => \grant_r_reg[1]\
    );
\grant_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => act_wait_r_lcl_reg,
      I2 => \^head_r\(0),
      I3 => \^wait_for_maint_r\,
      I4 => ras_timer_zero_r,
      O => \grant_r[1]_i_5_n_0\
    );
head_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \head_r_lcl_i_2__0_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => \^head_r_lcl_reg_0\,
      I3 => \q_entry_r[1]_i_3__0_n_0\,
      I4 => \^head_r\(0),
      O => head_r_lcl_i_1_n_0
    );
\head_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202F202F2020"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => head_r_lcl_i_4_n_0,
      I3 => rb_hit_busy_r_reg_2,
      I4 => rb_hit_busy_r_reg_1,
      I5 => \q_entry_r[1]_i_7_n_0\,
      O => \head_r_lcl_i_2__0_n_0\
    );
\head_r_lcl_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01168001"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => idle_r_lcl_reg_1(0),
      I2 => idle_r_lcl_reg_1(1),
      I3 => idle_r_lcl_reg_1(2),
      I4 => periodic_rd_ack_r_lcl_reg,
      O => \^head_r_lcl_reg_0\
    );
head_r_lcl_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0C5555"
    )
        port map (
      I0 => \q_entry_r[1]_i_7_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^head_r\(0),
      I3 => accept_internal_r_reg,
      I4 => \^req_data_buf_addr_r_reg[0]\(0),
      O => head_r_lcl_i_4_n_0
    );
head_r_lcl_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => head_r_lcl_i_1_n_0,
      Q => \^head_r\(0),
      S => rstdiv0_sync_r1_reg_rep
    );
\idle_r_lcl_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^req_data_buf_addr_r_reg[0]\(0),
      R => '0'
    );
\order_q_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31553000315530CC"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => \grant_r_reg[3]\,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \order_q_r[0]_i_1_n_0\
    );
\order_q_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2AAC000C2AAC0F0"
    )
        port map (
      I0 => ordered_r_lcl_reg_0,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => \grant_r_reg[3]\,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \order_q_r[1]_i_1_n_0\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[0]_i_1_n_0\,
      Q => order_q_r(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[1]_i_1_n_0\,
      Q => order_q_r(1),
      R => '0'
    );
ordered_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE0E0E0E"
    )
        port map (
      I0 => \^ordered_r\(0),
      I1 => set_order_q,
      I2 => Q(0),
      I3 => req_wr_r_lcl_reg,
      I4 => rd_wr_r_lcl_reg,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => ordered_r_lcl_i_1_n_0
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ordered_r_lcl_i_1_n_0,
      Q => \^ordered_r\(0),
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_reg_2\,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B380FFFFBF8C0000"
    )
        port map (
      I0 => \q_entry_r[0]_i_2__1_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => set_order_q,
      I3 => idle_r_lcl_reg_2,
      I4 => \q_entry_r[1]_i_3__0_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1_n_0\
    );
\q_entry_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => pre_bm_end_r_reg_3,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => \^q_entry_r_reg[0]_0\,
      I3 => pre_bm_end_r_reg_2,
      O => \q_entry_r_reg[0]_1\
    );
\q_entry_r[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => idle_r_lcl_reg_1(2),
      I2 => idle_r_lcl_reg_1(1),
      I3 => idle_r_lcl_reg_1(0),
      I4 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \q_entry_r_reg[0]_2\
    );
\q_entry_r[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \q_entry_r[1]_i_7_n_0\,
      I1 => rb_hit_busy_r_reg(2),
      I2 => rb_hit_busy_r_reg(1),
      I3 => rb_hit_busy_r_reg(0),
      I4 => rb_hit_busy_r_reg_0,
      O => \q_entry_r[0]_i_2__1_n_0\
    );
\q_entry_r[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => \^head_r\(0),
      I2 => accept_internal_r,
      I3 => app_rdy_r_reg,
      I4 => app_en_r2,
      I5 => periodic_rd_ack_r_lcl_reg_0,
      O => set_order_q
    );
\q_entry_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q_entry_ns(1),
      I1 => \q_entry_r[1]_i_3__0_n_0\,
      I2 => q_entry_r(1),
      O => \q_entry_r[1]_i_1_n_0\
    );
\q_entry_r[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F707F808"
    )
        port map (
      I0 => \^q_entry_r_reg[0]_0\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^q_has_priority_r_reg_0\,
      I3 => \q_entry_r[1]_i_5_n_0\,
      I4 => idle_r_lcl_reg_0,
      O => q_entry_ns(1)
    );
\q_entry_r[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA9A995"
    )
        port map (
      I0 => idle_r_lcl_reg_0,
      I1 => pre_bm_end_r_reg_2,
      I2 => \^q_has_priority_r_reg_0\,
      I3 => \^q_entry_r_reg[0]_0\,
      I4 => pre_bm_end_r_reg_3,
      O => \q_entry_r_reg[1]_0\
    );
\q_entry_r[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EE7E771E7717118"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => pre_bm_end_r_reg_2,
      I2 => idle_r_lcl_reg_1(2),
      I3 => idle_r_lcl_reg_1(1),
      I4 => idle_r_lcl_reg_1(0),
      I5 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \q_entry_r_reg[1]_2\
    );
\q_entry_r[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5FFFF"
    )
        port map (
      I0 => \q_entry_r[1]_i_7_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => set_order_q,
      I4 => \^q_has_priority_r_reg_0\,
      O => \q_entry_r[1]_i_3__0_n_0\
    );
\q_entry_r[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => idle_r_lcl_reg_1(0),
      I2 => idle_r_lcl_reg_1(1),
      I3 => idle_r_lcl_reg_1(2),
      O => \^q_entry_r_reg[0]_0\
    );
\q_entry_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FFE100E100E1FF"
    )
        port map (
      I0 => \q_entry_r[1]_i_7_n_0\,
      I1 => rb_hit_busy_r_reg_1,
      I2 => rb_hit_busy_r_reg_2,
      I3 => set_order_q,
      I4 => q_entry_r(1),
      I5 => q_entry_r(0),
      O => \q_entry_r[1]_i_5_n_0\
    );
\q_entry_r[1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C9939336"
    )
        port map (
      I0 => \^q_entry_r_reg[0]_0\,
      I1 => idle_r_lcl_reg_0,
      I2 => pre_bm_end_r_reg_2,
      I3 => \^q_has_priority_r_reg_0\,
      I4 => pre_bm_end_r_reg_3,
      O => \q_entry_r_reg[1]_1\
    );
\q_entry_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => pre_bm_end_r_reg_4,
      I1 => rb_hit_busies_r(3),
      I2 => rb_hit_busies_r(2),
      I3 => pre_bm_end_r_reg_3,
      I4 => rb_hit_busies_r(1),
      I5 => pre_bm_end_r_reg_2,
      O => \q_entry_r[1]_i_7_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[0]_i_1_n_0\,
      Q => q_entry_r(0),
      R => SR(0)
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[1]_i_1_n_0\,
      Q => q_entry_r(1),
      R => SR(0)
    );
\q_has_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404040404040"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => q_has_priority,
      I3 => app_hi_pri_r2,
      I4 => rb_hit_busy_r_reg_0,
      I5 => periodic_rd_ack_r_lcl_reg,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => q_has_priority,
      R => '0'
    );
\q_has_rd_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA888A888A"
    )
        port map (
      I0 => rd_wr_r_lcl_reg_3,
      I1 => \^q_has_rd\,
      I2 => \maintenance_request.maint_sre_r_lcl_reg\,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => was_wr,
      I5 => app_en_r2_reg,
      O => q_has_rd_ns
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_rd_ns,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[0]_i_2_n_0\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r_reg[2]\,
      O => D(0)
    );
\ras_timer_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[2]_0\,
      I1 => rb_hit_busies_r(3),
      I2 => \ras_timer_r_reg[2]_1\,
      I3 => rb_hit_busies_r(1),
      I4 => \ras_timer_r_reg[2]_2\,
      I5 => rb_hit_busies_r(2),
      O => \ras_timer_r[0]_i_2_n_0\
    );
\ras_timer_r[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[1]_i_2_n_0\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => rd_wr_r_lcl_reg_0,
      O => D(1)
    );
\ras_timer_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_1\,
      I1 => rb_hit_busies_r(3),
      I2 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I3 => rb_hit_busies_r(1),
      I4 => rb_hit_busies_r(2),
      I5 => rd_wr_r_lcl_reg_1,
      O => \ras_timer_r[1]_i_2_n_0\
    );
\ras_timer_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r[2]_i_2_n_0\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r_reg[0]_2\,
      O => D(2)
    );
\ras_timer_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_3\,
      I1 => rb_hit_busies_r(3),
      I2 => \ras_timer_r_reg[0]_4\,
      I3 => rb_hit_busies_r(1),
      I4 => rb_hit_busies_r(2),
      I5 => \ras_timer_r_reg[0]_5\,
      O => \ras_timer_r[2]_i_2_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_106_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\,
      I2 => rb_hit_busies_r(1),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => pre_bm_end_r_reg_2,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_67_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\,
      I2 => rb_hit_busies_r(2),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => pre_bm_end_r_reg_3,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_28_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\,
      I2 => rb_hit_busies_r(3),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => pre_bm_end_r_reg_4,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1_n_0\,
      Q => rb_hit_busies_r(1),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0_n_0\,
      Q => rb_hit_busies_r(2),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0\,
      Q => rb_hit_busies_r(3),
      R => '0'
    );
\req_bank_rdy_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA2AAAA"
    )
        port map (
      I0 => col_wait_r,
      I1 => order_q_r(0),
      I2 => rd_wr_r_lcl_reg_2,
      I3 => \grant_r_reg[3]_0\,
      I4 => req_wr_r_lcl_reg_0,
      I5 => order_q_r(1),
      O => p_17_in
    );
\rtp_timer_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(0),
      I1 => \rstdiv0_sync_r1_reg_rep__10\,
      I2 => \^pass_open_bank_r\,
      I3 => rtp_timer_ns0,
      O => \rtp_timer_r_reg[0]\
    );
\wait_for_maint_r_lcl_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \^wait_for_maint_r\,
      I1 => maint_rank_r,
      I2 => maint_sre_r,
      I3 => set_order_q,
      O => \wait_for_maint_r_lcl_i_1__0_n_0\
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wait_for_maint_r_lcl_i_1__0_n_0\,
      Q => \^wait_for_maint_r\,
      R => \rstdiv0_sync_r1_reg_rep__11\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_bank_queue__parameterized0\ is
  port (
    \req_data_buf_addr_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    ordered_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rtp_timer_r_reg[0]\ : out STD_LOGIC;
    q_has_priority_r_reg_0 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : out STD_LOGIC;
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    act_wait_ns : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_1\ : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    rtp_timer_ns0 : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    pre_bm_end_r_reg_3 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    pre_bm_end_r_reg_4 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    \grant_r_reg[3]\ : in STD_LOGIC;
    req_wr_r_lcl_reg : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    idle_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ras_timer_r_reg[2]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_3 : in STD_LOGIC;
    accept_internal_r_reg : in STD_LOGIC;
    \grant_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    act_wait_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_2 : in STD_LOGIC;
    \grant_r_reg[3]_0\ : in STD_LOGIC;
    demand_priority_r_reg_0 : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    rb_hit_busy_r_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_3\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_4\ : in STD_LOGIC;
    accept_r_reg : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    rd_wr_r_lcl_reg_2 : in STD_LOGIC;
    \ras_timer_r_reg[0]_5\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_3 : in STD_LOGIC;
    idle_r_lcl_reg_4 : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC;
    ordered_r_lcl_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_bank_queue__parameterized0\ : entity is "mig_7series_v4_0_bank_queue";
end \ddr_mig_7series_v4_0_bank_queue__parameterized0\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_bank_queue__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal act_wait_r_lcl_i_4_n_0 : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal head_r_lcl_i_2_n_0 : STD_LOGIC;
  signal \head_r_lcl_i_3__2_n_0\ : STD_LOGIC;
  signal \^head_r_lcl_reg_0\ : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \order_q_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^ordered_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ordered_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_5__1_n_0\ : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_priority_r_reg_0\ : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal q_has_rd_ns : STD_LOGIC;
  signal \ras_timer_r[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0\ : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^req_data_buf_addr_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal set_order_q : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal \^wait_for_maint_r\ : STD_LOGIC;
  signal wait_for_maint_r_lcl_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of act_wait_r_lcl_i_2 : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \head_r_lcl_i_3__2\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of idle_r_lcl_i_1 : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1__1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1__1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\ : label is "soft_lutpair527";
begin
  E(0) <= \^e\(0);
  head_r_lcl_reg_0 <= \^head_r_lcl_reg_0\;
  ordered_r(0) <= \^ordered_r\(0);
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_priority_r_reg_0 <= \^q_has_priority_r_reg_0\;
  q_has_rd <= \^q_has_rd\;
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\;
  \req_data_buf_addr_r_reg[0]\(0) <= \^req_data_buf_addr_r_reg[0]\(0);
  tail_r <= \^tail_r\;
  wait_for_maint_r <= \^wait_for_maint_r\;
accept_internal_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440404"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => accept_internal_r_reg,
      I4 => \^head_r_lcl_reg_0\,
      O => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\
    );
\act_wait_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF40FFFFFF40FF"
    )
        port map (
      I0 => \grant_r_reg[1]_0\(0),
      I1 => act_wait_r_lcl_reg,
      I2 => \^ras_timer_r_reg[0]\,
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      I4 => \^pass_open_bank_r\,
      I5 => \^q_has_priority_r_reg_0\,
      O => act_wait_ns
    );
act_wait_r_lcl_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => act_wait_r_lcl_i_4_n_0,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \^ras_timer_r_reg[0]\
    );
act_wait_r_lcl_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => rb_hit_busies_r(3),
      I1 => pre_passing_open_bank_r_reg_0,
      I2 => rb_hit_busies_r(2),
      I3 => pre_passing_open_bank_r_reg_1,
      I4 => rb_hit_busies_r(4),
      I5 => pre_passing_open_bank_r_reg_2,
      O => act_wait_r_lcl_i_4_n_0
    );
act_wait_r_lcl_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => \^pass_open_bank_r\,
      I2 => Q(0),
      I3 => req_wr_r(0),
      I4 => rd_wr_r_lcl_reg,
      O => \ras_timer_r_reg[0]_0\
    );
\auto_pre_r_lcl_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57777777FFFFFFFF"
    )
        port map (
      I0 => \^tail_r\,
      I1 => periodic_rd_ack_r_lcl_reg_0,
      I2 => accept_r_reg,
      I3 => app_rdy_r_reg,
      I4 => app_en_r2,
      I5 => rb_hit_busy_r_reg_2(0),
      O => auto_pre_r_lcl_reg_0
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => auto_pre_r_lcl_reg_1,
      Q => pre_bm_end_r_reg_0,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFCFDDCCDDCC"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => set_order_q,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => pre_bm_end_r_reg_1,
      I4 => rb_hit_busy_r_reg,
      I5 => \^tail_r\,
      O => \compute_tail.tail_r_lcl_i_1__0_n_0\
    );
\compute_tail.tail_r_lcl_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => pre_bm_end_r_reg_4,
      I2 => pre_bm_end_r_reg_3,
      O => \compute_tail.tail_r_lcl_reg_0\
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_i_1__0_n_0\,
      Q => \^tail_r\,
      R => SR(0)
    );
\demand_priority_r_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F2F2FF"
    )
        port map (
      I0 => order_q_r(0),
      I1 => \grant_r_reg[3]_0\,
      I2 => order_q_r(1),
      I3 => req_priority_r,
      I4 => q_has_priority,
      O => demand_priority_r_reg
    );
\grant_r[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => act_wait_r_lcl_reg,
      I1 => \^req_data_buf_addr_r_reg[0]\(0),
      I2 => \^head_r_lcl_reg_0\,
      I3 => \^wait_for_maint_r\,
      I4 => ras_timer_zero_r,
      O => \grant_r_reg[1]\
    );
\grant_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFDDFFFF"
    )
        port map (
      I0 => col_wait_r,
      I1 => order_q_r(1),
      I2 => \grant_r_reg[3]_0\,
      I3 => order_q_r(0),
      I4 => demand_priority_r_reg_0,
      I5 => rnk_config_valid_r_lcl_reg,
      O => \grant_r_reg[0]\
    );
\grant_r[3]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0200FFFFFFFF"
    )
        port map (
      I0 => order_q_r(0),
      I1 => rd_wr_r_lcl_reg_0,
      I2 => \grant_r_reg[3]\,
      I3 => req_wr_r_lcl_reg,
      I4 => order_q_r(1),
      I5 => col_wait_r,
      O => \rnk_config_strobe_r_reg[0]\
    );
\head_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => head_r_lcl_i_2_n_0,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => idle_r_lcl_reg_0,
      I3 => pre_bm_end_r_reg_2,
      I4 => \q_entry_r[1]_i_3_n_0\,
      I5 => \^head_r_lcl_reg_0\,
      O => \head_r_lcl_i_1__0_n_0\
    );
head_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AA32AA02AACE"
    )
        port map (
      I0 => \head_r_lcl_i_3__2_n_0\,
      I1 => \q_entry_r[1]_i_5__1_n_0\,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => idle_r_lcl_reg_3,
      I4 => rb_hit_busy_r_reg_1,
      I5 => rb_hit_busy_r_reg_0,
      O => head_r_lcl_i_2_n_0
    );
\head_r_lcl_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      O => \head_r_lcl_i_3__2_n_0\
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \head_r_lcl_i_1__0_n_0\,
      Q => \^head_r_lcl_reg_0\,
      R => rstdiv0_sync_r1_reg_rep
    );
idle_r_lcl_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^req_data_buf_addr_r_reg[0]\(0),
      R => '0'
    );
\order_q_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31553000315530CC"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => \grant_r_reg[3]_0\,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \order_q_r[0]_i_1__0_n_0\
    );
\order_q_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2AAC000C2AAC0F0"
    )
        port map (
      I0 => ordered_r_lcl_reg_0,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => \grant_r_reg[3]_0\,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \order_q_r[1]_i_1__0_n_0\
    );
\order_q_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => \^head_r_lcl_reg_0\,
      I2 => accept_internal_r,
      I3 => app_rdy_r_reg,
      I4 => app_en_r2,
      I5 => periodic_rd_ack_r_lcl_reg_0,
      O => set_order_q
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[0]_i_1__0_n_0\,
      Q => order_q_r(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[1]_i_1__0_n_0\,
      Q => order_q_r(1),
      R => '0'
    );
\ordered_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE0E0E0E"
    )
        port map (
      I0 => \^ordered_r\(0),
      I1 => set_order_q,
      I2 => Q(0),
      I3 => req_wr_r(0),
      I4 => rd_wr_r_lcl_reg,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \ordered_r_lcl_i_1__0_n_0\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ordered_r_lcl_i_1__0_n_0\,
      Q => \^ordered_r\(0),
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_reg_1\,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F704FFFFF7040000"
    )
        port map (
      I0 => periodic_rd_ack_r_lcl_reg,
      I1 => idle_r_lcl_reg_4,
      I2 => \^q_has_priority_r_reg_0\,
      I3 => \q_entry_r[0]_i_3_n_0\,
      I4 => \q_entry_r[1]_i_3_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1__0_n_0\
    );
\q_entry_r[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => idle_r(0),
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => idle_r(1),
      I4 => idle_r(2),
      I5 => pre_bm_end_r_reg_2,
      O => \q_entry_r_reg[0]_0\
    );
\q_entry_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99FF0FFF99000F00"
    )
        port map (
      I0 => rb_hit_busy_r_reg_0,
      I1 => \q_entry_r[1]_i_5__1_n_0\,
      I2 => q_entry_r(0),
      I3 => \^q_has_priority_r_reg_0\,
      I4 => set_order_q,
      I5 => periodic_rd_ack_r_lcl_reg,
      O => \q_entry_r[0]_i_3_n_0\
    );
\q_entry_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q_entry_ns(1),
      I1 => \q_entry_r[1]_i_3_n_0\,
      I2 => q_entry_r(1),
      O => \q_entry_r[1]_i_1__0_n_0\
    );
\q_entry_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1E2F3C0F3C0E2D1"
    )
        port map (
      I0 => periodic_rd_ack_r_lcl_reg,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => \q_entry_r[1]_i_4_n_0\,
      I3 => idle_r_lcl_reg_1,
      I4 => idle_r_lcl_reg_2,
      I5 => pre_bm_end_r_reg_2,
      O => q_entry_ns(1)
    );
\q_entry_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5FFFF"
    )
        port map (
      I0 => \q_entry_r[1]_i_5__1_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => set_order_q,
      I4 => \^q_has_priority_r_reg_0\,
      O => \q_entry_r[1]_i_3_n_0\
    );
\q_entry_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9FFA900A900A9FF"
    )
        port map (
      I0 => rb_hit_busy_r_reg_1,
      I1 => \q_entry_r[1]_i_5__1_n_0\,
      I2 => rb_hit_busy_r_reg_0,
      I3 => set_order_q,
      I4 => q_entry_r(1),
      I5 => q_entry_r(0),
      O => \q_entry_r[1]_i_4_n_0\
    );
\q_entry_r[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => rb_hit_busies_r(4),
      I1 => pre_bm_end_r_reg_2,
      I2 => rb_hit_busies_r(2),
      I3 => pre_bm_end_r_reg_3,
      I4 => rb_hit_busies_r(3),
      I5 => pre_bm_end_r_reg_4,
      O => \q_entry_r[1]_i_5__1_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[0]_i_1__0_n_0\,
      Q => q_entry_r(0),
      S => SR(0)
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[1]_i_1__0_n_0\,
      Q => q_entry_r(1),
      R => SR(0)
    );
\q_has_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404040404040"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => q_has_priority,
      I3 => app_hi_pri_r2,
      I4 => periodic_rd_ack_r_lcl_reg,
      I5 => rb_hit_busy_r_reg_2(0),
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => q_has_priority,
      R => '0'
    );
\q_has_rd_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA888A888A"
    )
        port map (
      I0 => rd_wr_r_lcl_reg_1,
      I1 => \^q_has_rd\,
      I2 => \maintenance_request.maint_sre_r_lcl_reg\,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => was_wr,
      I5 => rb_hit_busy_r_reg,
      O => q_has_rd_ns
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_rd_ns,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r_reg[2]\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r[0]_i_3__1_n_0\,
      O => D(0)
    );
\ras_timer_r[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[2]_0\,
      I1 => rb_hit_busies_r(4),
      I2 => rb_hit_busies_r(2),
      I3 => \ras_timer_r_reg[2]_1\,
      I4 => rb_hit_busies_r(3),
      I5 => \ras_timer_r_reg[2]_2\,
      O => \ras_timer_r[0]_i_3__1_n_0\
    );
\ras_timer_r[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r[1]_i_3__1_n_0\,
      O => D(1)
    );
\ras_timer_r[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => rd_wr_r_lcl_reg_2,
      I1 => rb_hit_busies_r(4),
      I2 => \ras_timer_r_reg[0]_5\,
      I3 => rb_hit_busies_r(3),
      I4 => rb_hit_busies_r(2),
      I5 => rd_wr_r_lcl_reg_3,
      O => \ras_timer_r[1]_i_3__1_n_0\
    );
\ras_timer_r[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_1\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r[2]_i_3__1_n_0\,
      O => D(2)
    );
\ras_timer_r[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_2\,
      I1 => rb_hit_busies_r(4),
      I2 => \ras_timer_r_reg[0]_3\,
      I3 => rb_hit_busies_r(3),
      I4 => rb_hit_busies_r(2),
      I5 => \ras_timer_r_reg[0]_4\,
      O => \ras_timer_r[2]_i_3__1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => \^pass_open_bank_r\,
      I2 => Q(0),
      I3 => req_wr_r(0),
      I4 => rd_wr_r_lcl_reg,
      O => \^q_has_priority_r_reg_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_67_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\,
      I2 => rb_hit_busies_r(2),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => pre_bm_end_r_reg_3,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_28_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\,
      I2 => rb_hit_busies_r(3),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => pre_bm_end_r_reg_4,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_145_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\,
      I2 => rb_hit_busies_r(4),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => pre_bm_end_r_reg_2,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0\,
      Q => rb_hit_busies_r(2),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0\,
      Q => rb_hit_busies_r(3),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0\,
      Q => rb_hit_busies_r(4),
      R => '0'
    );
\req_bank_rdy_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => col_wait_r,
      I1 => order_q_r(1),
      I2 => \grant_r_reg[3]_0\,
      I3 => order_q_r(0),
      O => p_17_in
    );
\rtp_timer_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(0),
      I1 => \rstdiv0_sync_r1_reg_rep__10\,
      I2 => \^pass_open_bank_r\,
      I3 => rtp_timer_ns0,
      O => \rtp_timer_r_reg[0]\
    );
wait_for_maint_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \^wait_for_maint_r\,
      I1 => maint_rank_r,
      I2 => maint_sre_r,
      I3 => set_order_q,
      O => wait_for_maint_r_lcl_i_1_n_0
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wait_for_maint_r_lcl_i_1_n_0,
      Q => \^wait_for_maint_r\,
      R => \rstdiv0_sync_r1_reg_rep__11\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_bank_queue__parameterized1\ is
  port (
    \req_data_buf_addr_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pass_open_bank_r_lcl_reg_0 : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    ordered_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rtp_timer_r_reg[0]\ : out STD_LOGIC;
    q_has_priority_r_reg_0 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    maint_rdy : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_in : out STD_LOGIC;
    demand_priority_ns : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    act_wait_ns : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    rtp_timer_ns0 : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    pre_bm_end_r_reg_3 : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]\ : in STD_LOGIC;
    row_hit_r_reg : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    \ras_timer_r_reg[2]\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_2 : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_3\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_4\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_5\ : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_2\ : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_3 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_3\ : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    demand_priority_r_reg_0 : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    accept_internal_r_reg : in STD_LOGIC;
    \grant_r_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_2 : in STD_LOGIC;
    \grant_r_reg[3]\ : in STD_LOGIC;
    col_wait_r_reg : in STD_LOGIC;
    demand_priority_r_reg_1 : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_sre_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    act_wait_r_lcl_reg_0 : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    \grant_r_reg[0]\ : in STD_LOGIC;
    accept_r_reg : in STD_LOGIC;
    idle_r_lcl_reg_4 : in STD_LOGIC;
    idle_r_lcl_reg_5 : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC;
    ordered_r_lcl_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_bank_queue__parameterized1\ : entity is "mig_7series_v4_0_bank_queue";
end \ddr_mig_7series_v4_0_bank_queue__parameterized1\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_bank_queue__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \act_wait_r_lcl_i_4__0_n_0\ : STD_LOGIC;
  signal \auto_pre_r_lcl_i_1__0_n_0\ : STD_LOGIC;
  signal \auto_pre_r_lcl_i_3__0_n_0\ : STD_LOGIC;
  signal \^auto_pre_r_lcl_reg_0\ : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  signal \^demand_priority_r_reg\ : STD_LOGIC;
  signal \grant_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_2__1_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_4__0_n_0\ : STD_LOGIC;
  signal \^head_r_lcl_reg_0\ : STD_LOGIC;
  signal \maint_controller.maint_hit_busies_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \^maint_controller.maint_hit_busies_r_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \order_q_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^ordered_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ordered_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pass_open_bank_r_lcl_reg_0\ : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_6_n_0\ : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_priority_r_reg_0\ : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal q_has_rd_ns : STD_LOGIC;
  signal \ras_timer_r[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0\ : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^req_data_buf_addr_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal set_order_q : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal \^wait_for_maint_r\ : STD_LOGIC;
  signal \wait_for_maint_r_lcl_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_2__0\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__0\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \demand_priority_r_i_2__0\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \head_r_lcl_i_4__0\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1__0\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \ras_timer_r[1]_i_1__0\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \req_bank_rdy_r_i_1__0\ : label is "soft_lutpair536";
begin
  E(0) <= \^e\(0);
  auto_pre_r_lcl_reg_0 <= \^auto_pre_r_lcl_reg_0\;
  demand_priority_r_reg <= \^demand_priority_r_reg\;
  head_r_lcl_reg_0 <= \^head_r_lcl_reg_0\;
  \maint_controller.maint_hit_busies_r_reg[2]\(0) <= \^maint_controller.maint_hit_busies_r_reg[2]\(0);
  ordered_r(0) <= \^ordered_r\(0);
  pass_open_bank_r <= \^pass_open_bank_r\;
  pass_open_bank_r_lcl_reg_0 <= \^pass_open_bank_r_lcl_reg_0\;
  q_has_priority_r_reg_0 <= \^q_has_priority_r_reg_0\;
  q_has_rd <= \^q_has_rd\;
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\;
  \req_data_buf_addr_r_reg[0]\(0) <= \^req_data_buf_addr_r_reg[0]\(0);
  wait_for_maint_r <= \^wait_for_maint_r\;
accept_internal_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__5\,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__11_1\,
      I3 => \rstdiv0_sync_r1_reg_rep__10_1\,
      I4 => \rstdiv0_sync_r1_reg_rep__11_2\,
      O => p_7_in
    );
accept_internal_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440404"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => accept_internal_r_reg,
      I4 => \^head_r_lcl_reg_0\,
      O => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\
    );
\act_wait_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF40"
    )
        port map (
      I0 => \grant_r_reg[2]_1\(0),
      I1 => act_wait_r_lcl_reg,
      I2 => \^ras_timer_r_reg[0]\,
      I3 => \^pass_open_bank_r\,
      I4 => \^q_has_priority_r_reg_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \act_wait_r_lcl_i_4__0_n_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \^ras_timer_r_reg[0]\
    );
\act_wait_r_lcl_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => rb_hit_busies_r(3),
      I1 => pre_passing_open_bank_r_reg_0,
      I2 => rb_hit_busies_r(4),
      I3 => pre_passing_open_bank_r_reg_1,
      I4 => rb_hit_busies_r(5),
      I5 => pre_passing_open_bank_r_reg_2,
      O => \act_wait_r_lcl_i_4__0_n_0\
    );
act_wait_r_lcl_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40555555"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => req_wr_r(0),
      I2 => rd_wr_r_lcl_reg_0,
      I3 => Q(0),
      I4 => \^pass_open_bank_r\,
      O => \ras_timer_r_reg[0]_0\
    );
\auto_pre_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888AAA8"
    )
        port map (
      I0 => \maint_controller.maint_hit_busies_r[2]_i_2_n_0\,
      I1 => \^auto_pre_r_lcl_reg_0\,
      I2 => act_wait_r_lcl_reg,
      I3 => \rcd_timer_gt_2.rcd_timer_r_reg[0]\,
      I4 => \auto_pre_r_lcl_i_3__0_n_0\,
      I5 => row_hit_r_reg,
      O => \auto_pre_r_lcl_i_1__0_n_0\
    );
\auto_pre_r_lcl_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7F7F7F7F7F7F"
    )
        port map (
      I0 => tail_r,
      I1 => rb_hit_busy_r_reg_1(0),
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => accept_r_reg,
      I4 => app_rdy_r_reg,
      I5 => app_en_r2,
      O => \auto_pre_r_lcl_i_3__0_n_0\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \auto_pre_r_lcl_i_1__0_n_0\,
      Q => \^auto_pre_r_lcl_reg_0\,
      R => '0'
    );
\bm_end_r1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0888"
    )
        port map (
      I0 => \^pass_open_bank_r\,
      I1 => Q(0),
      I2 => rd_wr_r_lcl_reg_0,
      I3 => req_wr_r(0),
      I4 => pre_bm_end_r,
      O => p_52_out
    );
\compute_tail.tail_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFCFDDCCDDCC"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => set_order_q,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => pre_bm_end_r_reg_0,
      I4 => app_en_r2_reg,
      I5 => tail_r,
      O => \compute_tail.tail_r_lcl_i_1__1_n_0\
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_i_1__1_n_0\,
      Q => tail_r,
      R => SR(0)
    );
\demand_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800008880"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_3\,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      I2 => q_has_priority,
      I3 => req_priority_r,
      I4 => \^demand_priority_r_reg\,
      I5 => demand_priority_r_reg_0,
      O => demand_priority_ns
    );
\demand_priority_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => order_q_r(1),
      I1 => \grant_r_reg[3]\,
      I2 => order_q_r(0),
      O => \^demand_priority_r_reg\
    );
\grant_r[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => act_wait_r_lcl_reg,
      I2 => \^head_r_lcl_reg_0\,
      I3 => \^wait_for_maint_r\,
      I4 => ras_timer_zero_r,
      O => \grant_r[3]_i_11_n_0\
    );
\grant_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045000000"
    )
        port map (
      I0 => order_q_r(1),
      I1 => \grant_r_reg[3]\,
      I2 => order_q_r(0),
      I3 => col_wait_r_reg,
      I4 => demand_priority_r_reg_1,
      I5 => rnk_config_valid_r_lcl_reg,
      O => \grant_r_reg[2]\
    );
\grant_r[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F222222"
    )
        port map (
      I0 => \grant_r[3]_i_11_n_0\,
      I1 => act_wait_r_lcl_reg_0,
      I2 => \^auto_pre_r_lcl_reg_0\,
      I3 => pre_wait_r,
      I4 => ras_timer_zero_r,
      I5 => \grant_r_reg[0]\,
      O => \grant_r_reg[2]_0\
    );
\head_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \head_r_lcl_i_2__1_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => rd_wr_r_lcl_reg,
      I3 => idle_r_lcl_reg_0,
      I4 => \q_entry_r[1]_i_4__0_n_0\,
      I5 => \^head_r_lcl_reg_0\,
      O => \head_r_lcl_i_1__1_n_0\
    );
\head_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AA32AA02AACE"
    )
        port map (
      I0 => \head_r_lcl_i_4__0_n_0\,
      I1 => \q_entry_r[1]_i_6_n_0\,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => idle_r_lcl_reg_3,
      I4 => rb_hit_busy_r_reg,
      I5 => rb_hit_busy_r_reg_0,
      O => \head_r_lcl_i_2__1_n_0\
    );
\head_r_lcl_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      O => \head_r_lcl_i_4__0_n_0\
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \head_r_lcl_i_1__1_n_0\,
      Q => \^head_r_lcl_reg_0\,
      R => rstdiv0_sync_r1_reg_rep
    );
\idle_r_lcl_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^req_data_buf_addr_r_reg[0]\(0),
      R => '0'
    );
\maint_controller.maint_hit_busies_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
        port map (
      I0 => \maint_controller.maint_hit_busies_r[2]_i_2_n_0\,
      I1 => \maint_controller.maint_hit_busies_r_reg[2]_0\(0),
      I2 => \maint_controller.maint_wip_r_lcl_reg\,
      I3 => maint_req_r,
      I4 => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      I5 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      O => \^maint_controller.maint_hit_busies_r_reg[2]\(0)
    );
\maint_controller.maint_hit_busies_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F777"
    )
        port map (
      I0 => \^pass_open_bank_r\,
      I1 => Q(0),
      I2 => rd_wr_r_lcl_reg_0,
      I3 => req_wr_r(0),
      I4 => pre_bm_end_r,
      I5 => \rstdiv0_sync_r1_reg_rep__11_0\,
      O => \maint_controller.maint_hit_busies_r[2]_i_2_n_0\
    );
\maint_controller.maint_rdy_r1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => \^maint_controller.maint_hit_busies_r_reg[2]\(0),
      I1 => \maint_controller.maint_wip_r_lcl_reg\,
      I2 => maint_req_r,
      I3 => \maint_controller.maint_hit_busies_r_reg[3]\(2),
      I4 => \maint_controller.maint_hit_busies_r_reg[3]\(0),
      I5 => \maint_controller.maint_hit_busies_r_reg[3]\(1),
      O => maint_rdy
    );
\order_q_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31553000315530CC"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => \grant_r_reg[3]\,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \order_q_r[0]_i_1__1_n_0\
    );
\order_q_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2AAC000C2AAC0F0"
    )
        port map (
      I0 => ordered_r_lcl_reg_0,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => \grant_r_reg[3]\,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \order_q_r[1]_i_1__1_n_0\
    );
\order_q_r[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => \^head_r_lcl_reg_0\,
      I2 => accept_internal_r,
      I3 => app_rdy_r_reg,
      I4 => app_en_r2,
      I5 => periodic_rd_ack_r_lcl_reg_0,
      O => set_order_q
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[0]_i_1__1_n_0\,
      Q => order_q_r(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[1]_i_1__1_n_0\,
      Q => order_q_r(1),
      R => '0'
    );
\ordered_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E000EEEE"
    )
        port map (
      I0 => \^ordered_r\(0),
      I1 => set_order_q,
      I2 => req_wr_r(0),
      I3 => rd_wr_r_lcl_reg_0,
      I4 => Q(0),
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \ordered_r_lcl_i_1__1_n_0\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ordered_r_lcl_i_1__1_n_0\,
      Q => \^ordered_r\(0),
      R => '0'
    );
\pass_open_bank_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88888888888"
    )
        port map (
      I0 => \maint_controller.maint_hit_busies_r[2]_i_2_n_0\,
      I1 => \^pass_open_bank_r\,
      I2 => tail_r,
      I3 => app_en_r2_reg,
      I4 => pre_wait_r,
      I5 => row_hit_r_reg,
      O => \^pass_open_bank_r_lcl_reg_0\
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^pass_open_bank_r_lcl_reg_0\,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => pre_bm_end_r,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FFFFFE020000"
    )
        port map (
      I0 => periodic_rd_ack_r_lcl_reg,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => idle_r_lcl_reg_5,
      I3 => \q_entry_r[0]_i_3__1_n_0\,
      I4 => \q_entry_r[1]_i_4__0_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1__1_n_0\
    );
\q_entry_r[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99000F0099FF0FFF"
    )
        port map (
      I0 => rb_hit_busy_r_reg_0,
      I1 => \q_entry_r[1]_i_6_n_0\,
      I2 => q_entry_r(0),
      I3 => \^q_has_priority_r_reg_0\,
      I4 => set_order_q,
      I5 => periodic_rd_ack_r_lcl_reg,
      O => \q_entry_r[0]_i_3__1_n_0\
    );
\q_entry_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => idle_r_lcl_reg_4,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^q_has_priority_r_reg_0\,
      I3 => \q_entry_r[1]_i_3__1_n_0\,
      I4 => \q_entry_r[1]_i_4__0_n_0\,
      I5 => q_entry_r(1),
      O => \q_entry_r[1]_i_1__1_n_0\
    );
\q_entry_r[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB88B8B8B"
    )
        port map (
      I0 => \q_entry_r[1]_i_5__0_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => idle_r_lcl_reg_1,
      I3 => pre_bm_end_r_reg_1,
      I4 => idle_r_lcl_reg_2,
      I5 => pre_bm_end_r_reg_2,
      O => \q_entry_r[1]_i_3__1_n_0\
    );
\q_entry_r[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC5FFFF"
    )
        port map (
      I0 => \q_entry_r[1]_i_6_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => set_order_q,
      I4 => \^q_has_priority_r_reg_0\,
      O => \q_entry_r[1]_i_4__0_n_0\
    );
\q_entry_r[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9FFA900A900A9FF"
    )
        port map (
      I0 => rb_hit_busy_r_reg,
      I1 => \q_entry_r[1]_i_6_n_0\,
      I2 => rb_hit_busy_r_reg_0,
      I3 => set_order_q,
      I4 => q_entry_r(1),
      I5 => q_entry_r(0),
      O => \q_entry_r[1]_i_5__0_n_0\
    );
\q_entry_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => rb_hit_busies_r(4),
      I1 => pre_bm_end_r_reg_2,
      I2 => rb_hit_busies_r(3),
      I3 => pre_bm_end_r_reg_3,
      I4 => rb_hit_busies_r(5),
      I5 => pre_bm_end_r_reg_1,
      O => \q_entry_r[1]_i_6_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[0]_i_1__1_n_0\,
      Q => q_entry_r(0),
      R => SR(0)
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[1]_i_1__1_n_0\,
      Q => q_entry_r(1),
      S => SR(0)
    );
\q_has_priority_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404040404040"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => q_has_priority,
      I3 => app_hi_pri_r2,
      I4 => rb_hit_busy_r_reg_1(0),
      I5 => periodic_rd_ack_r_lcl_reg,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => q_has_priority,
      R => '0'
    );
\q_has_rd_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA888A888A"
    )
        port map (
      I0 => \maint_controller.maint_hit_busies_r[2]_i_2_n_0\,
      I1 => \^q_has_rd\,
      I2 => \maintenance_request.maint_sre_r_lcl_reg\,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => was_wr,
      I5 => app_en_r2_reg,
      O => q_has_rd_ns
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_rd_ns,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r_reg[2]\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r[0]_i_3__0_n_0\,
      O => D(0)
    );
\ras_timer_r[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[2]_0\,
      I1 => rb_hit_busies_r(5),
      I2 => rb_hit_busies_r(3),
      I3 => \ras_timer_r_reg[2]_1\,
      I4 => rb_hit_busies_r(4),
      I5 => \ras_timer_r_reg[2]_2\,
      O => \ras_timer_r[0]_i_3__0_n_0\
    );
\ras_timer_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_wr_r_lcl_reg_1,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r[1]_i_3__0_n_0\,
      O => D(1)
    );
\ras_timer_r[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I1 => rb_hit_busies_r(5),
      I2 => rb_hit_busies_r(3),
      I3 => \ras_timer_r_reg[0]_1\,
      I4 => rb_hit_busies_r(4),
      I5 => rd_wr_r_lcl_reg_2,
      O => \ras_timer_r[1]_i_3__0_n_0\
    );
\ras_timer_r[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_2\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r[2]_i_3_n_0\,
      O => D(2)
    );
\ras_timer_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8888888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_3\,
      I1 => rb_hit_busies_r(5),
      I2 => rb_hit_busies_r(3),
      I3 => \ras_timer_r_reg[0]_4\,
      I4 => rb_hit_busies_r(4),
      I5 => \ras_timer_r_reg[0]_5\,
      O => \ras_timer_r[2]_i_3_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40555555"
    )
        port map (
      I0 => pre_bm_end_r,
      I1 => req_wr_r(0),
      I2 => rd_wr_r_lcl_reg_0,
      I3 => Q(0),
      I4 => \^pass_open_bank_r\,
      O => \^q_has_priority_r_reg_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_28_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      I2 => rb_hit_busies_r(3),
      I3 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I4 => pre_bm_end_r_reg_3,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_145_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      I2 => rb_hit_busies_r(4),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => pre_bm_end_r_reg_2,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_106_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      I2 => rb_hit_busies_r(5),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => pre_bm_end_r_reg_1,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1_n_0\,
      Q => rb_hit_busies_r(3),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0\,
      Q => rb_hit_busies_r(4),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0\,
      Q => rb_hit_busies_r(5),
      R => '0'
    );
\req_bank_rdy_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => col_wait_r_reg,
      I1 => order_q_r(0),
      I2 => \grant_r_reg[3]\,
      I3 => order_q_r(1),
      O => p_17_in
    );
\rtp_timer_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(0),
      I1 => \rstdiv0_sync_r1_reg_rep__10\,
      I2 => \^pass_open_bank_r\,
      I3 => rtp_timer_ns0,
      O => \rtp_timer_r_reg[0]\
    );
\wait_for_maint_r_lcl_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \^wait_for_maint_r\,
      I1 => maint_rank_r,
      I2 => maint_sre_r,
      I3 => set_order_q,
      O => \wait_for_maint_r_lcl_i_1__1_n_0\
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wait_for_maint_r_lcl_i_1__1_n_0\,
      Q => \^wait_for_maint_r\,
      R => \rstdiv0_sync_r1_reg_rep__11\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_bank_queue__parameterized2\ is
  port (
    \req_data_buf_addr_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    head_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r_reg_0 : out STD_LOGIC;
    ordered_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rtp_timer_r_reg[0]\ : out STD_LOGIC;
    q_has_priority_r_reg_0 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : out STD_LOGIC;
    granted_row_r_reg : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    demand_priority_ns : out STD_LOGIC;
    act_wait_ns : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    \order_q_r_reg[0]_0\ : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    auto_pre_r_lcl_reg_0 : out STD_LOGIC;
    \q_entry_r_reg[1]_0\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    rtp_timer_ns0 : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    pre_bm_end_r_reg_3 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    pre_bm_end_r_reg_4 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    \grant_r_reg[3]_0\ : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    \ras_timer_r_reg[2]\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_3\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_4\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_5\ : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    accept_internal_r_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_1\ : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    demand_priority_r_reg : in STD_LOGIC;
    \grant_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    act_wait_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    rd_wr_r_lcl_reg_2 : in STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    demand_priority_r_reg_0 : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_2 : in STD_LOGIC;
    rb_hit_busy_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \inhbt_act_faw.inhbt_act_faw_r_reg\ : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    \grant_r_reg[1]_0\ : in STD_LOGIC;
    accept_r_reg : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC;
    pre_bm_end_r_reg_5 : in STD_LOGIC;
    ordered_r_lcl_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_bank_queue__parameterized2\ : entity is "mig_7series_v4_0_bank_queue";
end \ddr_mig_7series_v4_0_bank_queue__parameterized2\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_bank_queue__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \act_wait_r_lcl_i_4__1_n_0\ : STD_LOGIC;
  signal \compute_tail.tail_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  signal demand_priority_r_i_2_n_0 : STD_LOGIC;
  signal \grant_r[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[3]\ : STD_LOGIC;
  signal \^head_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \head_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  signal \head_r_lcl_i_2__2_n_0\ : STD_LOGIC;
  signal head_r_lcl_i_3_n_0 : STD_LOGIC;
  signal order_q_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \order_q_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \order_q_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^order_q_r_reg[0]_0\ : STD_LOGIC;
  signal \^ordered_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ordered_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal \^pre_bm_end_r_reg_0\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_entry_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \q_entry_r[1]_i_7__0_n_0\ : STD_LOGIC;
  signal q_has_priority : STD_LOGIC;
  signal q_has_priority_ns : STD_LOGIC;
  signal \^q_has_priority_r_reg_0\ : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal q_has_rd_ns : STD_LOGIC;
  signal \ras_timer_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \ras_timer_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \ras_timer_r[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0\ : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^req_data_buf_addr_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal set_order_q : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal \^wait_for_maint_r\ : STD_LOGIC;
  signal \wait_for_maint_r_lcl_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[1]_i_4\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \ras_timer_r[0]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \ras_timer_r[2]_i_1__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of req_bank_rdy_r_i_1 : label is "soft_lutpair547";
begin
  E(0) <= \^e\(0);
  \grant_r_reg[3]\ <= \^grant_r_reg[3]\;
  head_r(0) <= \^head_r\(0);
  \order_q_r_reg[0]_0\ <= \^order_q_r_reg[0]_0\;
  ordered_r(0) <= \^ordered_r\(0);
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  pre_bm_end_r_reg_0 <= \^pre_bm_end_r_reg_0\;
  q_has_priority_r_reg_0 <= \^q_has_priority_r_reg_0\;
  q_has_rd <= \^q_has_rd\;
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\;
  \req_data_buf_addr_r_reg[0]\(0) <= \^req_data_buf_addr_r_reg[0]\(0);
  tail_r <= \^tail_r\;
  wait_for_maint_r <= \^wait_for_maint_r\;
accept_internal_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440404"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => accept_internal_r_reg,
      I4 => \^head_r\(0),
      O => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\
    );
act_wait_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF40"
    )
        port map (
      I0 => \grant_r_reg[3]_1\(0),
      I1 => act_wait_r_lcl_reg,
      I2 => \^ras_timer_r_reg[0]\,
      I3 => \^pass_open_bank_r\,
      I4 => \^q_has_priority_r_reg_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \act_wait_r_lcl_i_4__1_n_0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      O => \^ras_timer_r_reg[0]\
    );
\act_wait_r_lcl_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => rb_hit_busies_r(4),
      I1 => pre_passing_open_bank_r_reg_0,
      I2 => rb_hit_busies_r(5),
      I3 => pre_passing_open_bank_r_reg_1,
      I4 => rb_hit_busies_r(6),
      I5 => pre_passing_open_bank_r_reg_2,
      O => \act_wait_r_lcl_i_4__1_n_0\
    );
act_wait_r_lcl_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => pre_passing_open_bank_r,
      I1 => \^pass_open_bank_r\,
      I2 => Q(0),
      I3 => req_wr_r(0),
      I4 => rd_wr_r_lcl_reg,
      O => \ras_timer_r_reg[0]_0\
    );
auto_pre_r_lcl_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7F7F7F7F7F7F"
    )
        port map (
      I0 => \^tail_r\,
      I1 => rb_hit_busy_r_reg_1,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => accept_r_reg,
      I4 => app_rdy_r_reg,
      I5 => app_en_r2,
      O => auto_pre_r_lcl_reg_0
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => auto_pre_r_lcl_reg_1,
      Q => \^pre_bm_end_r_reg_0\,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCFFCFDDCCDDCC"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => set_order_q,
      I2 => \^req_data_buf_addr_r_reg[0]\(0),
      I3 => pre_bm_end_r_reg_1,
      I4 => app_en_r2_reg,
      I5 => \^tail_r\,
      O => \compute_tail.tail_r_lcl_i_1__2_n_0\
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_i_1__2_n_0\,
      Q => \^tail_r\,
      R => SR(0)
    );
\demand_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800008880"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_1\,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      I2 => q_has_priority,
      I3 => req_priority_r,
      I4 => demand_priority_r_i_2_n_0,
      I5 => demand_priority_r_reg,
      O => demand_priority_ns
    );
demand_priority_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => order_q_r(1),
      I1 => \grant_r_reg[3]_0\,
      I2 => order_q_r(0),
      O => demand_priority_r_i_2_n_0
    );
\grant_r[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => order_q_r(0),
      I1 => \grant_r_reg[3]_0\,
      I2 => order_q_r(1),
      I3 => col_wait_r,
      O => \rnk_config_strobe_r_reg[0]\
    );
\grant_r[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grant_r_reg[3]\,
      I1 => auto_pre_r_lcl_reg_2,
      O => granted_row_r_reg
    );
\grant_r[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F222222"
    )
        port map (
      I0 => \grant_r[3]_i_8__1_n_0\,
      I1 => \inhbt_act_faw.inhbt_act_faw_r_reg\,
      I2 => \^pre_bm_end_r_reg_0\,
      I3 => pre_wait_r,
      I4 => ras_timer_zero_r,
      I5 => \grant_r_reg[1]_0\,
      O => \^grant_r_reg[3]\
    );
\grant_r[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFDDFFFF"
    )
        port map (
      I0 => col_wait_r,
      I1 => order_q_r(1),
      I2 => \grant_r_reg[3]_0\,
      I3 => order_q_r(0),
      I4 => demand_priority_r_reg_0,
      I5 => rnk_config_valid_r_lcl_reg,
      O => \grant_r_reg[1]\
    );
\grant_r[3]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => act_wait_r_lcl_reg,
      I2 => \^head_r\(0),
      I3 => \^wait_for_maint_r\,
      I4 => ras_timer_zero_r,
      O => \grant_r[3]_i_8__1_n_0\
    );
\head_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \head_r_lcl_i_2__2_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => pre_bm_end_r_reg_1,
      I3 => idle_r_lcl_reg_0,
      I4 => \q_entry_r[1]_i_4__1_n_0\,
      I5 => \^head_r\(0),
      O => \head_r_lcl_i_1__2_n_0\
    );
\head_r_lcl_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202F202F2020"
    )
        port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => head_r_lcl_i_3_n_0,
      I3 => rb_hit_busy_r_reg_0,
      I4 => \q_entry_r[1]_i_7__0_n_0\,
      I5 => rb_hit_busy_r_reg,
      O => \head_r_lcl_i_2__2_n_0\
    );
head_r_lcl_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0C5555"
    )
        port map (
      I0 => \q_entry_r[1]_i_7__0_n_0\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^head_r\(0),
      I3 => accept_internal_r_reg,
      I4 => \^req_data_buf_addr_r_reg[0]\(0),
      O => head_r_lcl_i_3_n_0
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \head_r_lcl_i_1__2_n_0\,
      Q => \^head_r\(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\idle_r_lcl_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^req_data_buf_addr_r_reg[0]\(0),
      R => '0'
    );
\order_q_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31553000315530CC"
    )
        port map (
      I0 => \^order_q_r_reg[0]_0\,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => \grant_r_reg[3]_0\,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \order_q_r[0]_i_1__2_n_0\
    );
\order_q_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => ordered_r_lcl_reg_0(0),
      I1 => ordered_r_lcl_reg_0(2),
      I2 => ordered_r_lcl_reg_0(1),
      I3 => \^ordered_r\(0),
      I4 => \grant_r_reg[3]_0\,
      O => \^order_q_r_reg[0]_0\
    );
\order_q_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2AAC000C2AAC0F0"
    )
        port map (
      I0 => ordered_r_lcl_reg_1,
      I1 => order_q_r(0),
      I2 => order_q_r(1),
      I3 => \grant_r_reg[3]_0\,
      I4 => set_order_q,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \order_q_r[1]_i_1__2_n_0\
    );
\order_q_r[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => \^head_r\(0),
      I2 => accept_internal_r,
      I3 => app_rdy_r_reg,
      I4 => app_en_r2,
      I5 => periodic_rd_ack_r_lcl_reg_0,
      O => set_order_q
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[0]_i_1__2_n_0\,
      Q => order_q_r(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \order_q_r[1]_i_1__2_n_0\,
      Q => order_q_r(1),
      R => '0'
    );
\ordered_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE0E0E0E"
    )
        port map (
      I0 => \^ordered_r\(0),
      I1 => set_order_q,
      I2 => Q(0),
      I3 => req_wr_r(0),
      I4 => rd_wr_r_lcl_reg,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \ordered_r_lcl_i_1__2_n_0\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ordered_r_lcl_i_1__2_n_0\,
      Q => \^ordered_r\(0),
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \compute_tail.tail_r_lcl_reg_0\,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4B1FFFFE4B10000"
    )
        port map (
      I0 => \^q_has_priority_r_reg_0\,
      I1 => pre_bm_end_r_reg_5,
      I2 => \q_entry_r[0]_i_3__2_n_0\,
      I3 => periodic_rd_ack_r_lcl_reg,
      I4 => \q_entry_r[1]_i_4__1_n_0\,
      I5 => q_entry_r(0),
      O => \q_entry_r[0]_i_1__2_n_0\
    );
\q_entry_r[0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"909F"
    )
        port map (
      I0 => rb_hit_busy_r_reg,
      I1 => \q_entry_r[1]_i_7__0_n_0\,
      I2 => set_order_q,
      I3 => q_entry_r(0),
      O => \q_entry_r[0]_i_3__2_n_0\
    );
\q_entry_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => idle_r_lcl_reg_3,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^q_has_priority_r_reg_0\,
      I3 => \q_entry_r[1]_i_3__2_n_0\,
      I4 => \q_entry_r[1]_i_4__1_n_0\,
      I5 => q_entry_r(1),
      O => \q_entry_r[1]_i_1__2_n_0\
    );
\q_entry_r[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \q_entry_r[1]_i_5__2_n_0\,
      I1 => set_order_q,
      I2 => q_entry_r(1),
      I3 => q_entry_r(0),
      I4 => \^q_has_priority_r_reg_0\,
      I5 => idle_r_lcl_reg_1,
      O => \q_entry_r[1]_i_3__2_n_0\
    );
\q_entry_r[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F3F7"
    )
        port map (
      I0 => \q_entry_r[1]_i_7__0_n_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => set_order_q,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => periodic_rd_ack_r_lcl_reg,
      O => \q_entry_r[1]_i_4__1_n_0\
    );
\q_entry_r[1]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8E881"
    )
        port map (
      I0 => \q_entry_r[1]_i_7__0_n_0\,
      I1 => rb_hit_busy_r(0),
      I2 => rb_hit_busy_r(1),
      I3 => rb_hit_busy_r(2),
      I4 => rb_hit_busy_r_reg_1,
      O => \q_entry_r[1]_i_5__2_n_0\
    );
\q_entry_r[1]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[0]\(0),
      I1 => idle_r_lcl_reg_2(2),
      I2 => idle_r_lcl_reg_2(1),
      I3 => idle_r_lcl_reg_2(0),
      O => \q_entry_r_reg[1]_0\
    );
\q_entry_r[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => rb_hit_busies_r(4),
      I1 => pre_bm_end_r_reg_3,
      I2 => rb_hit_busies_r(6),
      I3 => pre_bm_end_r_reg_4,
      I4 => rb_hit_busies_r(5),
      I5 => pre_bm_end_r_reg_2,
      O => \q_entry_r[1]_i_7__0_n_0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[0]_i_1__2_n_0\,
      Q => q_entry_r(0),
      S => SR(0)
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \q_entry_r[1]_i_1__2_n_0\,
      Q => q_entry_r(1),
      S => SR(0)
    );
q_has_priority_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404040404040"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I1 => \^q_has_priority_r_reg_0\,
      I2 => q_has_priority,
      I3 => app_hi_pri_r2,
      I4 => rb_hit_busy_r_reg_1,
      I5 => periodic_rd_ack_r_lcl_reg,
      O => q_has_priority_ns
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_priority_ns,
      Q => q_has_priority,
      R => '0'
    );
q_has_rd_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA888A888A"
    )
        port map (
      I0 => rd_wr_r_lcl_reg_2,
      I1 => \^q_has_rd\,
      I2 => \maintenance_request.maint_sre_r_lcl_reg\,
      I3 => \^req_data_buf_addr_r_reg[0]\(0),
      I4 => was_wr,
      I5 => app_en_r2_reg,
      O => q_has_rd_ns
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => q_has_rd_ns,
      Q => \^q_has_rd\,
      R => '0'
    );
\ras_timer_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r_reg[2]\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r[0]_i_3_n_0\,
      O => D(0)
    );
\ras_timer_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[2]_0\,
      I1 => rb_hit_busies_r(6),
      I2 => \ras_timer_r_reg[2]_1\,
      I3 => rb_hit_busies_r(5),
      I4 => rb_hit_busies_r(4),
      I5 => \ras_timer_r_reg[2]_2\,
      O => \ras_timer_r[0]_i_3_n_0\
    );
\ras_timer_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_1\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r[1]_i_3_n_0\,
      O => D(1)
    );
\ras_timer_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888B888B888"
    )
        port map (
      I0 => rd_wr_r_lcl_reg_0,
      I1 => rb_hit_busies_r(6),
      I2 => rb_hit_busies_r(4),
      I3 => rd_wr_r_lcl_reg_1,
      I4 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I5 => rb_hit_busies_r(5),
      O => \ras_timer_r[1]_i_3_n_0\
    );
\ras_timer_r[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_2\,
      I1 => \^ras_timer_r_reg[0]\,
      I2 => \ras_timer_r[2]_i_3__0_n_0\,
      O => D(2)
    );
\ras_timer_r[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \ras_timer_r_reg[0]_3\,
      I1 => rb_hit_busies_r(6),
      I2 => \ras_timer_r_reg[0]_4\,
      I3 => rb_hit_busies_r(5),
      I4 => rb_hit_busies_r(4),
      I5 => \ras_timer_r_reg[0]_5\,
      O => \ras_timer_r[2]_i_3__0_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => \^pre_bm_end_r\,
      I1 => \^pass_open_bank_r\,
      I2 => Q(0),
      I3 => req_wr_r(0),
      I4 => rd_wr_r_lcl_reg,
      O => \^q_has_priority_r_reg_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_145_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      I2 => rb_hit_busies_r(4),
      I3 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I4 => pre_bm_end_r_reg_3,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_106_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      I2 => rb_hit_busies_r(5),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      I4 => pre_bm_end_r_reg_2,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_67_out,
      I1 => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      I2 => rb_hit_busies_r(6),
      I3 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I4 => pre_bm_end_r_reg_4,
      O => \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1_n_0\,
      Q => rb_hit_busies_r(4),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0\,
      Q => rb_hit_busies_r(5),
      R => '0'
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0\,
      Q => rb_hit_busies_r(6),
      R => '0'
    );
req_bank_rdy_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => col_wait_r,
      I1 => order_q_r(1),
      I2 => \grant_r_reg[3]_0\,
      I3 => order_q_r(0),
      O => p_17_in
    );
\rtp_timer_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(0),
      I1 => \rstdiv0_sync_r1_reg_rep__10\,
      I2 => \^pass_open_bank_r\,
      I3 => rtp_timer_ns0,
      O => \rtp_timer_r_reg[0]\
    );
\wait_for_maint_r_lcl_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \^wait_for_maint_r\,
      I1 => maint_rank_r,
      I2 => maint_sre_r,
      I3 => set_order_q,
      O => \wait_for_maint_r_lcl_i_1__2_n_0\
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wait_for_maint_r_lcl_i_1__2_n_0\,
      Q => \^wait_for_maint_r\,
      R => \rstdiv0_sync_r1_reg_rep__11\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_bank_state is
  port (
    bm_end_r1 : out STD_LOGIC;
    \act_this_rank_r_reg[0]_0\ : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    demanded_prior_r_reg_0 : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rtp_timer_ns0 : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : out STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    p_130_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    act_wait_ns : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \grant_r_reg[0]\ : in STD_LOGIC;
    \grant_r_reg[0]_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    head_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    \grant_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    \grant_r_reg[0]_2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    demanded_prior_r_reg_1 : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_bank_state : entity is "mig_7series_v4_0_bank_state";
end ddr_mig_7series_v4_0_bank_state;

architecture STRUCTURE of ddr_mig_7series_v4_0_bank_state is
  signal \^act_this_rank_r_reg[0]_0\ : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal \col_wait_r_i_1__1_n_0\ : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal \demand_act_priority_r_i_1__0_n_0\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal \demand_priority_r_i_3__0_n_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r\ : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal pre_wait_r_i_2_n_0 : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal rcd_active_r : STD_LOGIC;
  signal \^req_bank_rdy_r\ : STD_LOGIC;
  signal \^rtp_timer_ns0\ : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  signal \starve_limit_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \auto_pre_r_lcl_i_2__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \col_wait_r_i_1__1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of pre_wait_r_i_2 : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1\ : label is "soft_lutpair524";
begin
  \act_this_rank_r_reg[0]_0\ <= \^act_this_rank_r_reg[0]_0\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demanded_prior_r <= \^demanded_prior_r\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  req_bank_rdy_r <= \^req_bank_rdy_r\;
  rtp_timer_ns0 <= \^rtp_timer_ns0\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^act_this_rank_r_reg[0]_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_this_rank_r_reg[0]_0\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rcd_active_r,
      I1 => Q(0),
      I2 => \^col_wait_r\,
      O => auto_pre_r_lcl_reg
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_130_out,
      Q => bm_end_r1,
      R => '0'
    );
\col_wait_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554544"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => rcd_active_r,
      I2 => Q(0),
      I3 => \^col_wait_r\,
      I4 => \q_entry_r_reg[0]\,
      O => \col_wait_r_i_1__1_n_0\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \col_wait_r_i_1__1_n_0\,
      Q => \^col_wait_r\,
      R => '0'
    );
\demand_act_priority_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^ras_timer_zero_r\,
      I1 => wait_for_maint_r,
      I2 => head_r(0),
      I3 => \^act_this_rank_r_reg[0]_0\,
      I4 => idle_r(0),
      I5 => \^demand_act_priority_r\,
      O => \demand_act_priority_r_i_1__0_n_0\
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \demand_act_priority_r_i_1__0_n_0\,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => \col_wait_r_i_1__1_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I2 => \order_q_r_reg[0]\,
      I3 => \demand_priority_r_i_3__0_n_0\,
      I4 => \^demanded_prior_r_reg_0\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808000000000"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(2),
      I3 => q_has_rd,
      I4 => req_wr_r(0),
      I5 => req_bank_rdy_r_reg_0,
      O => \demand_priority_r_i_3__0_n_0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
\demanded_prior_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \^demanded_prior_r\,
      I2 => demanded_prior_r_reg_1,
      I3 => Q(1),
      I4 => demand_priority_r_0,
      I5 => demanded_prior_r_1,
      O => demanded_prior_ns
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r\,
      R => '0'
    );
\grant_r[3]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBABB"
    )
        port map (
      I0 => demand_priority_r_0,
      I1 => demanded_prior_r_reg_1,
      I2 => Q(0),
      I3 => \^demanded_prior_r_reg_0\,
      I4 => \^demanded_prior_r\,
      O => \rnk_config_strobe_r_reg[0]\
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => SR(0)
    );
\pre_bm_end_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \grant_r_reg[0]_1\(0),
      I2 => auto_pre_r_lcl_reg_0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_reg\,
      I1 => Q(0),
      I2 => \^rtp_timer_ns0\,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111100100010"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_reg\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \^pre_wait_r\,
      I3 => pre_wait_r_i_2_n_0,
      I4 => pass_open_bank_r,
      I5 => \^rtp_timer_ns0\,
      O => pre_wait_ns
    );
pre_wait_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^pre_wait_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => auto_pre_r_lcl_reg_0,
      I3 => \grant_r_reg[0]_1\(0),
      O => pre_wait_r_i_2_n_0
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F7F3332"
    )
        port map (
      I0 => ras_timer_r(2),
      I1 => ras_timer_r(0),
      I2 => ras_timer_r(1),
      I3 => \grant_r_reg[0]\,
      I4 => \grant_r_reg[0]_2\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \ras_timer_r_reg[0]_0\
    );
\ras_timer_r[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000B0B000000"
    )
        port map (
      I0 => rd_wr_r_lcl_reg,
      I1 => Q(0),
      I2 => \rstdiv0_sync_r1_reg_rep__12\,
      I3 => ras_timer_r(0),
      I4 => ras_timer_r(1),
      I5 => ras_timer_r(2),
      O => \ras_timer_r_reg[1]_0\
    );
\ras_timer_r[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554444555544444"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \grant_r_reg[0]_2\,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => ras_timer_r(2),
      I5 => \grant_r_reg[0]\,
      O => \ras_timer_r_reg[2]_0\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => ras_timer_r(2),
      R => '0'
    );
\ras_timer_zero_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000405"
    )
        port map (
      I0 => ras_timer_r(2),
      I1 => ras_timer_r(0),
      I2 => ras_timer_r(1),
      I3 => \grant_r_reg[0]\,
      I4 => \grant_r_reg[0]_2\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rcd_timer_gt_2.rcd_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \grant_r_reg[0]\,
      Q => rcd_active_r,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_r_lcl_reg,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_17_in,
      Q => \^req_bank_rdy_r\,
      R => '0'
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r_reg[0]_0\,
      Q => \^rtp_timer_ns0\,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1_n_0\
    );
\starve_limit_cntr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1_n_0\
    );
\starve_limit_cntr_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(1),
      I3 => starve_limit_cntr_r(0),
      I4 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1_n_0\
    );
\starve_limit_cntr_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => Q(0),
      I1 => granted_col_r_reg,
      I2 => \^req_bank_rdy_r\,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(0),
      I5 => starve_limit_cntr_r(2),
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_bank_state__parameterized0\ is
  port (
    bm_end_r1_0 : out STD_LOGIC;
    \act_this_rank_r_reg[0]_0\ : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    demanded_prior_r_reg_0 : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rtp_timer_ns0 : out STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    granted_row_ns : out STD_LOGIC;
    granted_row_r_reg : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    p_91_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    act_wait_ns : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    rd_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \grant_r_reg[1]_1\ : in STD_LOGIC;
    \grant_r_reg[1]_2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \grant_r_reg[1]_3\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    \grant_r_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    \grant_r_reg[3]\ : in STD_LOGIC;
    act_wait_r_lcl_reg_0 : in STD_LOGIC;
    \grant_r_reg[2]\ : in STD_LOGIC;
    act_wait_r_lcl_reg_1 : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    head_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_lcl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    demanded_prior_r_reg_1 : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_bank_state__parameterized0\ : entity is "mig_7series_v4_0_bank_state";
end \ddr_mig_7series_v4_0_bank_state__parameterized0\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_bank_state__parameterized0\ is
  signal \^act_this_rank_r_reg[0]_0\ : STD_LOGIC;
  signal \^bm_end_r1_0\ : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal col_wait_r_i_1_n_0 : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal \demand_priority_r_i_3__1_n_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r\ : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \grant_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[1]\ : STD_LOGIC;
  signal \^granted_row_r_reg\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal \pre_wait_r_i_2__0_n_0\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal rcd_active_r : STD_LOGIC;
  signal \^req_bank_rdy_r\ : STD_LOGIC;
  signal \^rtp_timer_ns0\ : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  signal \starve_limit_cntr_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \auto_pre_r_lcl_i_2__1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of col_wait_r_i_1 : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__2\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__0\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__0\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__0\ : label is "soft_lutpair532";
begin
  \act_this_rank_r_reg[0]_0\ <= \^act_this_rank_r_reg[0]_0\;
  bm_end_r1_0 <= \^bm_end_r1_0\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demanded_prior_r <= \^demanded_prior_r\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  \grant_r_reg[1]\ <= \^grant_r_reg[1]\;
  granted_row_r_reg <= \^granted_row_r_reg\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  req_bank_rdy_r <= \^req_bank_rdy_r\;
  rtp_timer_ns0 <= \^rtp_timer_ns0\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^act_this_rank_r_reg[0]_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_this_rank_r_reg[0]_0\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rcd_active_r,
      I1 => Q(0),
      I2 => \^col_wait_r\,
      O => auto_pre_r_lcl_reg
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_91_out,
      Q => \^bm_end_r1_0\,
      R => '0'
    );
col_wait_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45445555"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => rcd_active_r,
      I2 => Q(0),
      I3 => \^col_wait_r\,
      I4 => \q_entry_r_reg[0]\,
      O => col_wait_r_i_1_n_0
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_wait_r_i_1_n_0,
      Q => \^col_wait_r\,
      R => '0'
    );
demand_act_priority_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^demand_act_priority_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => wait_for_maint_r,
      I3 => head_r(0),
      I4 => idle_r_lcl_reg(0),
      I5 => \^act_this_rank_r_reg[0]_0\,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
demand_priority_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => col_wait_r_i_1_n_0,
      I1 => \rstdiv0_sync_r1_reg_rep__10_0\,
      I2 => \order_q_r_reg[0]\,
      I3 => \demand_priority_r_i_3__1_n_0\,
      I4 => \^demanded_prior_r_reg_0\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808000000000"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(2),
      I3 => q_has_rd,
      I4 => req_wr_r(0),
      I5 => req_bank_rdy_r_reg_0,
      O => \demand_priority_r_i_3__1_n_0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
demanded_prior_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D00DDDDDDDD"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \^demanded_prior_r\,
      I2 => Q(1),
      I3 => demand_priority_r_0,
      I4 => demanded_prior_r_1,
      I5 => demanded_prior_r_reg_1,
      O => demanded_prior_ns
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r\,
      R => '0'
    );
\grant_r[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => \grant_r[1]_i_8_n_0\,
      I1 => \grant_r_reg[1]_4\(0),
      I2 => insert_maint_r,
      I3 => \grant_r_reg[3]\,
      I4 => \^demand_act_priority_r\,
      O => \^grant_r_reg[1]\
    );
\grant_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F7F7F7F7"
    )
        port map (
      I0 => \^ras_timer_zero_r\,
      I1 => \^pre_wait_r\,
      I2 => auto_pre_r_lcl_reg_0,
      I3 => act_wait_r_lcl_reg_0,
      I4 => \grant_r_reg[2]\,
      I5 => act_wait_r_lcl_reg_1,
      O => \grant_r[1]_i_8_n_0\
    );
\grant_r[3]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => demand_priority_r_0,
      I1 => Q(0),
      I2 => \^demanded_prior_r_reg_0\,
      I3 => \^demanded_prior_r\,
      I4 => demanded_prior_r_reg_1,
      O => \grant_r_reg[1]_0\
    );
\grant_r[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grant_r_reg[1]\,
      I1 => auto_pre_r_lcl_reg_2,
      O => \^granted_row_r_reg\
    );
granted_row_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^granted_row_r_reg\,
      I1 => auto_pre_r_lcl_reg_1,
      O => granted_row_ns
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => SR(0)
    );
\pre_bm_end_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \grant_r_reg[1]_4\(0),
      I2 => auto_pre_r_lcl_reg_0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_reg\,
      I1 => Q(0),
      I2 => \^rtp_timer_ns0\,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111100100010"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_reg\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \^pre_wait_r\,
      I3 => \pre_wait_r_i_2__0_n_0\,
      I4 => pass_open_bank_r,
      I5 => \^rtp_timer_ns0\,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^pre_wait_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => auto_pre_r_lcl_reg_0,
      I3 => \grant_r_reg[1]_4\(0),
      O => \pre_wait_r_i_2__0_n_0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA2AAA0A0A0A08"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => ras_timer_r(2),
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => \grant_r_reg[1]_1\,
      I5 => \grant_r_reg[1]_3\,
      O => \ras_timer_r_reg[0]_0\
    );
\ras_timer_r[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000000000100"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10\,
      I1 => \^bm_end_r1_0\,
      I2 => \grant_r_reg[1]_3\,
      I3 => ras_timer_r(2),
      I4 => ras_timer_r(1),
      I5 => ras_timer_r(0),
      O => \ras_timer_r_reg[1]_0\
    );
\ras_timer_r[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8888AAAA88888"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \grant_r_reg[1]_3\,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => ras_timer_r(2),
      I5 => \grant_r_reg[1]_1\,
      O => \ras_timer_r_reg[2]_0\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => ras_timer_r(2),
      R => '0'
    );
ras_timer_zero_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000301FFFFFFFF"
    )
        port map (
      I0 => \grant_r_reg[1]_1\,
      I1 => ras_timer_r(2),
      I2 => ras_timer_r(1),
      I3 => ras_timer_r(0),
      I4 => \grant_r_reg[1]_3\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rcd_timer_gt_2.rcd_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \grant_r_reg[1]_1\,
      Q => rcd_active_r,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_r(0),
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_17_in,
      Q => \^req_bank_rdy_r\,
      R => '0'
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r_reg[1]_2\,
      Q => \^rtp_timer_ns0\,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1__0_n_0\
    );
\starve_limit_cntr_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1__0_n_0\
    );
\starve_limit_cntr_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(1),
      I3 => starve_limit_cntr_r(0),
      I4 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1__0_n_0\
    );
\starve_limit_cntr_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => Q(0),
      I1 => granted_col_r_reg,
      I2 => \^req_bank_rdy_r\,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(0),
      I5 => starve_limit_cntr_r(2),
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1__0_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1__0_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1__0_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_bank_state__parameterized1\ is
  port (
    bm_end_r1_1 : out STD_LOGIC;
    \act_this_rank_r_reg[0]_0\ : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r_reg_0 : out STD_LOGIC;
    col_wait_r_reg_1 : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demanded_prior_r_reg_0 : out STD_LOGIC;
    demanded_prior_r_reg_1 : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rtp_timer_ns0 : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    demanded_prior_r_reg_2 : out STD_LOGIC;
    \grant_r_reg[0]_0\ : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]_0\ : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : out STD_LOGIC;
    ofs_rdy_r0 : out STD_LOGIC;
    ofs_rdy_r0_0 : out STD_LOGIC;
    ofs_rdy_r0_1 : out STD_LOGIC;
    demand_priority_r_reg_0 : out STD_LOGIC;
    p_52_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    act_wait_ns : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    demand_priority_ns : in STD_LOGIC;
    override_demand_ns : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_wtp_timer0 : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \grant_r_reg[2]\ : in STD_LOGIC;
    \grant_r_reg[2]_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    head_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    demanded_prior_r_reg_3 : in STD_LOGIC;
    demand_priority_r_2 : in STD_LOGIC;
    demanded_prior_r_3 : in STD_LOGIC;
    demanded_prior_r_4 : in STD_LOGIC;
    demand_priority_r_5 : in STD_LOGIC;
    demand_priority_r_6 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    ofs_rdy_r_reg_0 : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    demand_priority_r_reg_1 : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    demand_priority_r_reg_2 : in STD_LOGIC;
    pass_open_bank_r_lcl_reg : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    \grant_r_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r : in STD_LOGIC;
    \grant_r_reg[2]_2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_mc_data_full : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_rd : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_bank_state__parameterized1\ : entity is "mig_7series_v4_0_bank_state";
end \ddr_mig_7series_v4_0_bank_state__parameterized1\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_bank_state__parameterized1\ is
  signal \^act_this_rank_r_reg[0]_0\ : STD_LOGIC;
  signal \^col_wait_r_reg_0\ : STD_LOGIC;
  signal \^col_wait_r_reg_1\ : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal \demand_act_priority_r_i_1__1_n_0\ : STD_LOGIC;
  signal \demand_priority_r_i_4__1_n_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \^demanded_prior_r_reg_1\ : STD_LOGIC;
  signal \^demanded_prior_r_reg_2\ : STD_LOGIC;
  signal \grant_r[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[0]\ : STD_LOGIC;
  signal ofs_rdy_r0_2 : STD_LOGIC;
  signal phy_mc_cmd_full_r : STD_LOGIC;
  signal phy_mc_ctl_full_r : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal \pre_wait_r_i_2__1_n_0\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal rcd_active_r : STD_LOGIC;
  signal req_bank_rdy_r : STD_LOGIC;
  signal \^rtp_timer_ns0\ : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  signal \starve_limit_cntr_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of auto_pre_r_lcl_i_2 : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \col_wait_r_i_1__0\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of ofs_rdy_r_i_1 : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \ofs_rdy_r_i_1__0\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \ofs_rdy_r_i_1__1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \ofs_rdy_r_i_1__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__0\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__1\ : label is "soft_lutpair541";
begin
  \act_this_rank_r_reg[0]_0\ <= \^act_this_rank_r_reg[0]_0\;
  col_wait_r_reg_0 <= \^col_wait_r_reg_0\;
  col_wait_r_reg_1 <= \^col_wait_r_reg_1\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  demanded_prior_r_reg_1 <= \^demanded_prior_r_reg_1\;
  demanded_prior_r_reg_2 <= \^demanded_prior_r_reg_2\;
  \grant_r_reg[0]\ <= \^grant_r_reg[0]\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  rtp_timer_ns0 <= \^rtp_timer_ns0\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^act_this_rank_r_reg[0]_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_this_rank_r_reg[0]_0\,
      R => '0'
    );
auto_pre_r_lcl_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rcd_active_r,
      I1 => Q(1),
      I2 => \^col_wait_r_reg_0\,
      O => auto_pre_r_lcl_reg
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_52_out,
      Q => bm_end_r1_1,
      R => '0'
    );
\col_wait_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45445555"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => rcd_active_r,
      I2 => Q(1),
      I3 => \^col_wait_r_reg_0\,
      I4 => \q_entry_r_reg[0]\,
      O => \^col_wait_r_reg_1\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^col_wait_r_reg_1\,
      Q => \^col_wait_r_reg_0\,
      R => '0'
    );
\demand_act_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^ras_timer_zero_r\,
      I1 => wait_for_maint_r,
      I2 => head_r(0),
      I3 => \^act_this_rank_r_reg[0]_0\,
      I4 => idle_r(0),
      I5 => \^demand_act_priority_r\,
      O => \demand_act_priority_r_i_1__1_n_0\
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \demand_act_priority_r_i_1__1_n_0\,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \demand_priority_r_i_4__1_n_0\,
      I2 => starve_limit_cntr_r(2),
      I3 => starve_limit_cntr_r(0),
      I4 => starve_limit_cntr_r(1),
      O => demand_priority_r_reg_0
    );
\demand_priority_r_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFFBF"
    )
        port map (
      I0 => Q(1),
      I1 => granted_col_r_reg,
      I2 => req_bank_rdy_r,
      I3 => req_wr_r(0),
      I4 => q_has_rd,
      O => \demand_priority_r_i_4__1_n_0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
\demanded_prior_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \^demanded_prior_r_reg_1\,
      I2 => demanded_prior_r_reg_3,
      I3 => Q(0),
      I4 => demand_priority_r_2,
      I5 => demanded_prior_r_3,
      O => demanded_prior_ns
    );
\demanded_prior_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFB00FBFB"
    )
        port map (
      I0 => \^demanded_prior_r_reg_1\,
      I1 => \^demanded_prior_r_reg_0\,
      I2 => Q(1),
      I3 => demanded_prior_r_3,
      I4 => demand_priority_r_2,
      I5 => Q(0),
      O => \^demanded_prior_r_reg_2\
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r_reg_1\,
      R => '0'
    );
\grant_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDF0FDFDFD"
    )
        port map (
      I0 => demand_priority_r_reg_1,
      I1 => \order_q_r_reg[0]\,
      I2 => rnk_config_valid_r_lcl_reg,
      I3 => demand_priority_r_reg_2,
      I4 => \^col_wait_r_reg_0\,
      I5 => \order_q_r_reg[1]\,
      O => \rnk_config_strobe_r_reg[0]\
    );
\grant_r[3]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550010"
    )
        port map (
      I0 => \^grant_r_reg[0]\,
      I1 => demanded_prior_r_3,
      I2 => demand_priority_r_2,
      I3 => Q(0),
      I4 => demanded_prior_r_reg_3,
      I5 => \^demanded_prior_r_reg_0\,
      O => \grant_r[3]_i_14__0_n_0\
    );
\grant_r[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550010"
    )
        port map (
      I0 => \^grant_r_reg[0]\,
      I1 => \^demanded_prior_r_reg_1\,
      I2 => \^demanded_prior_r_reg_0\,
      I3 => Q(1),
      I4 => demanded_prior_r_reg_3,
      I5 => demand_priority_r_2,
      O => \grant_r_reg[3]\
    );
\grant_r[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111511"
    )
        port map (
      I0 => \^grant_r_reg[0]\,
      I1 => \^demanded_prior_r_reg_2\,
      I2 => demanded_prior_r_4,
      I3 => demand_priority_r_5,
      I4 => Q(2),
      I5 => demand_priority_r_6,
      O => \grant_r_reg[3]_0\
    );
\grant_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => ofs_rdy_r_reg_0,
      I2 => \grant_r[3]_i_14__0_n_0\,
      I3 => \order_q_r_reg[1]\,
      I4 => rd_wr_r_lcl_reg,
      I5 => \rstdiv0_sync_r1_reg_rep__14_0\,
      O => \grant_r_reg[0]_0\
    );
\grant_r[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBABB"
    )
        port map (
      I0 => demand_priority_r_2,
      I1 => demanded_prior_r_reg_3,
      I2 => Q(1),
      I3 => \^demanded_prior_r_reg_0\,
      I4 => \^demanded_prior_r_reg_1\,
      O => \rnk_config_strobe_r_reg[0]_0\
    );
ofs_rdy_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => phy_mc_cmd_full_r,
      I1 => phy_mc_ctl_full_r,
      I2 => rd_wr_r_lcl_reg_0(0),
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0
    );
\ofs_rdy_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => phy_mc_cmd_full_r,
      I1 => phy_mc_ctl_full_r,
      I2 => rd_wr_r_lcl_reg_0(2),
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0_0
    );
\ofs_rdy_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => phy_mc_cmd_full_r,
      I1 => phy_mc_ctl_full_r,
      I2 => rd_wr_r_lcl_reg,
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0_2
    );
\ofs_rdy_r_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => phy_mc_cmd_full_r,
      I1 => phy_mc_ctl_full_r,
      I2 => rd_wr_r_lcl_reg_0(1),
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0_1
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0_2,
      Q => ofs_rdy_r,
      R => SR(0)
    );
override_demand_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => override_demand_ns,
      Q => \^grant_r_reg[0]\,
      R => '0'
    );
phy_mc_cmd_full_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => phy_mc_cmd_full,
      Q => phy_mc_cmd_full_r,
      R => rstdiv0_sync_r1_reg_rep
    );
phy_mc_ctl_full_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => phy_mc_ctl_full,
      Q => phy_mc_ctl_full_r,
      R => SR(0)
    );
\pre_bm_end_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \grant_r_reg[2]_1\(0),
      I2 => auto_pre_r,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => pass_open_bank_r_lcl_reg,
      I1 => Q(1),
      I2 => \^rtp_timer_ns0\,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111100100010"
    )
        port map (
      I0 => pass_open_bank_r_lcl_reg,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \^pre_wait_r\,
      I3 => \pre_wait_r_i_2__1_n_0\,
      I4 => pass_open_bank_r,
      I5 => \^rtp_timer_ns0\,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^pre_wait_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => auto_pre_r,
      I3 => \grant_r_reg[2]_1\(0),
      O => \pre_wait_r_i_2__1_n_0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F7F3332"
    )
        port map (
      I0 => ras_timer_r(2),
      I1 => ras_timer_r(0),
      I2 => ras_timer_r(1),
      I3 => \grant_r_reg[2]\,
      I4 => \grant_r_reg[2]_2\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \ras_timer_r_reg[0]_0\
    );
\ras_timer_r[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545000000004500"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => rd_wr_r_lcl_reg,
      I2 => Q(1),
      I3 => ras_timer_r(2),
      I4 => ras_timer_r(1),
      I5 => ras_timer_r(0),
      O => \ras_timer_r_reg[1]_0\
    );
\ras_timer_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554444555544444"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \grant_r_reg[2]_2\,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => ras_timer_r(2),
      I5 => \grant_r_reg[2]\,
      O => \ras_timer_r_reg[2]_0\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => ras_timer_r(2),
      R => '0'
    );
\ras_timer_zero_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000405"
    )
        port map (
      I0 => ras_timer_r(2),
      I1 => ras_timer_r(0),
      I2 => ras_timer_r(1),
      I3 => \grant_r_reg[2]\,
      I4 => \grant_r_reg[2]_2\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rcd_timer_gt_2.rcd_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \grant_r_reg[2]\,
      Q => rcd_active_r,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_r_lcl_reg,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_17_in,
      Q => req_bank_rdy_r,
      R => '0'
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r_reg[2]_0\,
      Q => \^rtp_timer_ns0\,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r_reg_0\,
      O => \starve_limit_cntr_r[0]_i_1__1_n_0\
    );
\starve_limit_cntr_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r_reg_0\,
      O => \starve_limit_cntr_r[1]_i_1__1_n_0\
    );
\starve_limit_cntr_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(1),
      I3 => starve_limit_cntr_r(0),
      I4 => \^col_wait_r_reg_0\,
      O => \starve_limit_cntr_r[2]_i_1__1_n_0\
    );
\starve_limit_cntr_r[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => Q(1),
      I1 => granted_col_r_reg,
      I2 => req_bank_rdy_r,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(0),
      I5 => starve_limit_cntr_r(2),
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1__1_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1__1_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1__1_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_bank_state__parameterized2\ is
  port (
    bm_end_r1_2 : out STD_LOGIC;
    \act_this_rank_r_reg[0]_0\ : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    col_wait_r_reg_0 : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demanded_prior_r_reg_0 : out STD_LOGIC;
    demanded_prior_r_reg_1 : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rtp_timer_ns0 : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    rnk_config_strobe_ns : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[23]\ : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : out STD_LOGIC;
    demanded_prior_r_reg_2 : out STD_LOGIC;
    demand_priority_r_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[1]_0\ : out STD_LOGIC;
    auto_pre_r_lcl_reg : out STD_LOGIC;
    p_13_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    act_wait_ns : in STD_LOGIC;
    p_17_in_0 : in STD_LOGIC;
    demand_priority_ns : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \grant_r_reg[3]\ : in STD_LOGIC;
    \grant_r_reg[3]_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_entry_r_reg[0]\ : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    head_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \compute_tail.tail_r_lcl_reg\ : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    \grant_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    col_wait_r_reg_1 : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    demand_priority_r_reg_1 : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \req_row_r_lcl_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    act_wait_r_lcl_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_row_r_lcl_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[3]_2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    demanded_prior_r_0 : in STD_LOGIC;
    demand_priority_r_1 : in STD_LOGIC;
    demanded_prior_r_reg_3 : in STD_LOGIC;
    req_wr_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_rd : in STD_LOGIC;
    \grant_r_reg[3]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_bank_state__parameterized2\ : entity is "mig_7series_v4_0_bank_state";
end \ddr_mig_7series_v4_0_bank_state__parameterized2\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_bank_state__parameterized2\ is
  signal \^act_this_rank_r_reg[0]_0\ : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal \^col_wait_r_reg_0\ : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal \demand_act_priority_r_i_1__2_n_0\ : STD_LOGIC;
  signal \demand_priority_r_i_4__2_n_0\ : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r_reg_0\ : STD_LOGIC;
  signal \^demanded_prior_r_reg_1\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal \pre_wait_r_i_2__2_n_0\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal rcd_active_r : STD_LOGIC;
  signal req_bank_rdy_r : STD_LOGIC;
  signal \^rnk_config_strobe_r_reg[0]\ : STD_LOGIC;
  signal \^rnk_config_strobe_r_reg[0]_0\ : STD_LOGIC;
  signal \^rtp_timer_ns0\ : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \starve_limit_cntr_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \starve_limit_cntr_r[2]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \auto_pre_r_lcl_i_2__2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \col_wait_r_i_1__2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of pre_bm_end_r_i_1 : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__2\ : label is "soft_lutpair550";
begin
  \act_this_rank_r_reg[0]_0\ <= \^act_this_rank_r_reg[0]_0\;
  col_wait_r <= \^col_wait_r\;
  col_wait_r_reg_0 <= \^col_wait_r_reg_0\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demanded_prior_r_reg_0 <= \^demanded_prior_r_reg_0\;
  demanded_prior_r_reg_1 <= \^demanded_prior_r_reg_1\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  \rnk_config_strobe_r_reg[0]\ <= \^rnk_config_strobe_r_reg[0]\;
  \rnk_config_strobe_r_reg[0]_0\ <= \^rnk_config_strobe_r_reg[0]_0\;
  rtp_timer_ns0 <= \^rtp_timer_ns0\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^act_this_rank_r_reg[0]_0\,
      Q => act_this_rank_r(0),
      R => '0'
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^act_this_rank_r_reg[0]_0\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rcd_active_r,
      I1 => Q(1),
      I2 => \^col_wait_r\,
      O => auto_pre_r_lcl_reg
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_13_out,
      Q => bm_end_r1_2,
      R => '0'
    );
\cmd_pipe_plus.mc_address[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77770FFF7777FFFF"
    )
        port map (
      I0 => \^act_this_rank_r_reg[0]_0\,
      I1 => \req_row_r_lcl_reg[10]\(0),
      I2 => act_wait_r_lcl_reg_0(0),
      I3 => \grant_r_reg[3]_1\(0),
      I4 => \grant_r_reg[3]_1\(1),
      I5 => \req_row_r_lcl_reg[10]_0\(0),
      O => \cmd_pipe_plus.mc_address_reg[23]\
    );
\col_wait_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45445555"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => rcd_active_r,
      I2 => Q(1),
      I3 => \^col_wait_r\,
      I4 => \q_entry_r_reg[0]\,
      O => \^col_wait_r_reg_0\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^col_wait_r_reg_0\,
      Q => \^col_wait_r\,
      R => '0'
    );
\demand_act_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^ras_timer_zero_r\,
      I1 => wait_for_maint_r,
      I2 => head_r(0),
      I3 => \^act_this_rank_r_reg[0]_0\,
      I4 => idle_r(0),
      I5 => \^demand_act_priority_r\,
      O => \demand_act_priority_r_i_1__2_n_0\
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \demand_act_priority_r_i_1__2_n_0\,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
demand_priority_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEAEAAAA"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \demand_priority_r_i_4__2_n_0\,
      I2 => req_wr_r(0),
      I3 => q_has_rd,
      I4 => req_bank_rdy_r,
      I5 => \grant_r_reg[3]_3\,
      O => demand_priority_r_reg_0
    );
\demand_priority_r_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(1),
      O => \demand_priority_r_i_4__2_n_0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^demanded_prior_r_reg_0\,
      R => '0'
    );
\demanded_prior_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D00DDDDDDDD"
    )
        port map (
      I0 => \^demanded_prior_r_reg_0\,
      I1 => \^demanded_prior_r_reg_1\,
      I2 => Q(0),
      I3 => demand_priority_r_1,
      I4 => demanded_prior_r_0,
      I5 => demanded_prior_r_reg_3,
      O => demanded_prior_ns
    );
demanded_prior_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \^demanded_prior_r_reg_1\,
      I1 => \^demanded_prior_r_reg_0\,
      I2 => Q(1),
      I3 => demanded_prior_r_0,
      I4 => demand_priority_r_1,
      I5 => Q(0),
      O => demanded_prior_r_reg_2
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r_reg_1\,
      R => '0'
    );
\grant_r[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FDFDFD"
    )
        port map (
      I0 => \^rnk_config_strobe_r_reg[0]_0\,
      I1 => \order_q_r_reg[0]\,
      I2 => rnk_config_valid_r_lcl_reg,
      I3 => demand_priority_r_reg_1,
      I4 => p_17_in,
      O => \^rnk_config_strobe_r_reg[0]\
    );
\grant_r[3]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => demand_priority_r_1,
      I1 => Q(1),
      I2 => \^demanded_prior_r_reg_0\,
      I3 => \^demanded_prior_r_reg_1\,
      I4 => demanded_prior_r_reg_3,
      O => \^rnk_config_strobe_r_reg[0]_0\
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => SR(0)
    );
pre_bm_end_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \grant_r_reg[3]_1\(1),
      I2 => auto_pre_r_lcl_reg_0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => pre_bm_end_ns
    );
pre_passing_open_bank_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_reg\,
      I1 => Q(1),
      I2 => \^rtp_timer_ns0\,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
pre_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111100100010"
    )
        port map (
      I0 => \compute_tail.tail_r_lcl_reg\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \^pre_wait_r\,
      I3 => \pre_wait_r_i_2__2_n_0\,
      I4 => pass_open_bank_r,
      I5 => \^rtp_timer_ns0\,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^pre_wait_r\,
      I1 => \^ras_timer_zero_r\,
      I2 => auto_pre_r_lcl_reg_0,
      I3 => \grant_r_reg[3]_1\(1),
      O => \pre_wait_r_i_2__2_n_0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F7F3332"
    )
        port map (
      I0 => ras_timer_r(2),
      I1 => ras_timer_r(0),
      I2 => ras_timer_r(1),
      I3 => \grant_r_reg[3]\,
      I4 => \grant_r_reg[3]_2\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \ras_timer_r_reg[0]_0\
    );
\ras_timer_r[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4140414040004140"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => ras_timer_r(0),
      I2 => ras_timer_r(1),
      I3 => ras_timer_r(2),
      I4 => Q(1),
      I5 => rd_wr_r_lcl_reg,
      O => \ras_timer_r_reg[1]_0\
    );
\ras_timer_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554444555544444"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \grant_r_reg[3]_2\,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => ras_timer_r(2),
      I5 => \grant_r_reg[3]\,
      O => \ras_timer_r_reg[2]_0\
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => ras_timer_r(2),
      R => '0'
    );
\ras_timer_zero_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000405"
    )
        port map (
      I0 => ras_timer_r(2),
      I1 => ras_timer_r(0),
      I2 => ras_timer_r(1),
      I3 => \grant_r_reg[3]\,
      I4 => \grant_r_reg[3]_2\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rcd_timer_gt_2.rcd_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \grant_r_reg[3]\,
      Q => rcd_active_r,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_wr_r_lcl_reg,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_17_in_0,
      Q => req_bank_rdy_r,
      R => '0'
    );
\rnk_config_strobe_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rnk_config_strobe_r_reg[0]\,
      I1 => col_wait_r_reg_1,
      O => rnk_config_strobe_ns
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r_reg[3]_0\,
      Q => \^rtp_timer_ns0\,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA9A9A9A00000000"
    )
        port map (
      I0 => starve_limit_cntr_r(0),
      I1 => \grant_r_reg[3]_3\,
      I2 => req_bank_rdy_r,
      I3 => starve_limit_cntr_r(1),
      I4 => starve_limit_cntr_r(2),
      I5 => \^col_wait_r\,
      O => \starve_limit_cntr_r[0]_i_1__2_n_0\
    );
\starve_limit_cntr_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0BCF000000000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(1),
      I3 => req_bank_rdy_r,
      I4 => \grant_r_reg[3]_3\,
      I5 => \^col_wait_r\,
      O => \starve_limit_cntr_r[1]_i_1__2_n_0\
    );
\starve_limit_cntr_r[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAA00000000"
    )
        port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r(0),
      I2 => starve_limit_cntr_r(1),
      I3 => req_bank_rdy_r,
      I4 => \grant_r_reg[3]_3\,
      I5 => \^col_wait_r\,
      O => \starve_limit_cntr_r[2]_i_1__2_n_0\
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[0]_i_1__2_n_0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[1]_i_1__2_n_0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \starve_limit_cntr_r[2]_i_1__2_n_0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_clk_ibuf is
  port (
    mmcm_clk : out STD_LOGIC;
    sys_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_clk_ibuf : entity is "mig_7series_v4_0_clk_ibuf";
end ddr_mig_7series_v4_0_clk_ibuf;

architecture STRUCTURE of ddr_mig_7series_v4_0_clk_ibuf is
  signal sys_clk_ibufg : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sys_clk_ibufg : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of sys_clk_ibufg : signal is "1";
begin
  mmcm_clk <= sys_clk_ibufg;
  sys_clk_ibufg <= sys_clk_i;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_col_mach is
  port (
    DIC : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_wrdata_en_ns : out STD_LOGIC;
    \cmd_pipe_plus.mc_wrdata_en_reg\ : out STD_LOGIC;
    wr_data_en_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_fifo.tail_r_reg[1]_0\ : out STD_LOGIC;
    \write_data_control.wb_wr_data_addr_r_reg[2]\ : out STD_LOGIC;
    mc_ref_zq_wip_ns : out STD_LOGIC;
    mc_read_idle_ns : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_rd_data_end : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    DIA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_data_buf_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRC : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_valid_2_1.offset_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd : in STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns0 : in STD_LOGIC;
    col_rd_wr : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    init_complete_r1_timing_reg : in STD_LOGIC;
    \read_fifo.tail_r_reg[0]_0\ : in STD_LOGIC;
    wr_data_en : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \read_fifo.tail_r_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_valid_2_1.offset_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_col_mach : entity is "mig_7series_v4_0_col_mach";
end ddr_mig_7series_v4_0_col_mach;

architecture STRUCTURE of ddr_mig_7series_v4_0_col_mach is
  signal \^dic\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cmd_pipe_plus.mc_wrdata_en_reg\ : STD_LOGIC;
  signal col_rd_wr_r1 : STD_LOGIC;
  signal col_rd_wr_r2 : STD_LOGIC;
  signal fifo_out_data_ns : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal head_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mc_read_idle_r_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_8_n_0\ : STD_LOGIC;
  signal \read_fifo.tail_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \read_fifo.tail_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \read_fifo.tail_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \read_fifo.tail_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \^read_fifo.tail_r_reg[1]_0\ : STD_LOGIC;
  signal sent_col_r2 : STD_LOGIC;
  signal tail_ns : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tail_r : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wr_data_offset_ns : STD_LOGIC;
  signal \NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_upd_indx_r_i_1\ : label is "soft_lutpair559";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \read_fifo.fifo_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \read_fifo.fifo_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \read_fifo.head_r[1]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \read_fifo.head_r[2]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \read_fifo.head_r[3]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \read_fifo.head_r[4]_i_2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[2]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[3]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of wrdata_en : label is "soft_lutpair559";
begin
  DIC(0) <= \^dic\(0);
  \cmd_pipe_plus.mc_wrdata_en_reg\ <= \^cmd_pipe_plus.mc_wrdata_en_reg\;
  \read_fifo.tail_r_reg[1]_0\ <= \^read_fifo.tail_r_reg[1]_0\;
\data_valid_2_1.offset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => offset_ns0,
      Q => \^dic\(0),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_data_buf_addr(0),
      Q => D(0),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_data_buf_addr(1),
      Q => D(1),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_data_buf_addr(2),
      Q => D(2),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DIA(0),
      Q => D(3),
      R => '0'
    );
mc_read_idle_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__5\,
      I1 => head_r(4),
      I2 => tail_r(4),
      I3 => mc_read_idle_r_i_2_n_0,
      I4 => tail_r(3),
      I5 => head_r(3),
      O => mc_read_idle_ns
    );
mc_read_idle_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => head_r(0),
      I1 => \^read_fifo.tail_r_reg[1]_0\,
      I2 => tail_r(2),
      I3 => head_r(2),
      I4 => tail_r(1),
      I5 => head_r(1),
      O => mc_read_idle_r_i_2_n_0
    );
mc_ref_zq_wip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000082"
    )
        port map (
      I0 => maint_ref_zq_wip,
      I1 => head_r(4),
      I2 => tail_r(4),
      I3 => mc_read_idle_r_i_2_n_0,
      I4 => tail_r(3),
      I5 => head_r(3),
      O => mc_ref_zq_wip_ns
    );
\offset_pipe_0.col_rd_wr_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_rd_wr,
      Q => col_rd_wr_r1,
      R => '0'
    );
\offset_pipe_0.offset_r1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \^dic\(0),
      Q => wr_data_offset_ns,
      R => '0'
    );
\offset_pipe_1.col_rd_wr_r2_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_rd_wr_r1,
      Q => col_rd_wr_r2,
      R => '0'
    );
\offset_pipe_1.offset_r2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => wr_data_offset_ns,
      Q => \^cmd_pipe_plus.mc_wrdata_en_reg\,
      R => '0'
    );
\pointer_ram.rams[0].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_wrdata_en_reg\,
      I1 => wr_data_en,
      I2 => ram_init_done_r,
      O => \write_data_control.wb_wr_data_addr_r_reg[2]\
    );
\read_data_indx.rd_data_upd_indx_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_data_en,
      I1 => \^cmd_pipe_plus.mc_wrdata_en_reg\,
      O => E(0)
    );
\read_fifo.fifo_out_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fifo_out_data_ns(5),
      Q => app_rd_data_end(0),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fifo_out_data_ns(6),
      Q => app_rd_data_end(1),
      R => '0'
    );
\read_fifo.fifo_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRA(3) => tail_ns(3),
      ADDRA(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRA(1) => \read_fifo.fifo_ram[0].RAM32M0_i_8_n_0\,
      ADDRA(0) => ADDRC(0),
      ADDRB(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRB(3) => tail_ns(3),
      ADDRB(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRB(1) => \read_fifo.fifo_ram[0].RAM32M0_i_8_n_0\,
      ADDRB(0) => ADDRC(0),
      ADDRC(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRC(3) => tail_ns(3),
      ADDRC(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRC(1) => \read_fifo.fifo_ram[0].RAM32M0_i_8_n_0\,
      ADDRC(0) => ADDRC(0),
      ADDRD(4 downto 0) => head_r(4 downto 0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIB(1 downto 0) => col_data_buf_addr(2 downto 1),
      DIC(1) => col_data_buf_addr(0),
      DIC(0) => \^dic\(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => fifo_out_data_ns(5 downto 4),
      DOB(1 downto 0) => fifo_out_data_ns(3 downto 2),
      DOC(1 downto 0) => fifo_out_data_ns(1 downto 0),
      DOD(1 downto 0) => \NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\read_fifo.fifo_ram[0].RAM32M0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => tail_r(3),
      I2 => tail_r(2),
      I3 => \read_fifo.tail_r_reg[0]_0\,
      I4 => tail_r(1),
      I5 => tail_r(4),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => tail_r(1),
      I1 => \^read_fifo.tail_r_reg[1]_0\,
      I2 => init_complete_r1_timing_reg,
      I3 => tail_r(2),
      I4 => tail_r(3),
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => tail_ns(3)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => init_complete_r1_timing_reg,
      I2 => \^read_fifo.tail_r_reg[1]_0\,
      I3 => tail_r(1),
      I4 => tail_r(2),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => \^read_fifo.tail_r_reg[1]_0\,
      I2 => init_complete_r1_timing_reg,
      I3 => tail_r(1),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_8_n_0\
    );
\read_fifo.fifo_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRA(3) => tail_ns(3),
      ADDRA(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRA(1) => \read_fifo.fifo_ram[0].RAM32M0_i_8_n_0\,
      ADDRA(0) => ADDRC(0),
      ADDRB(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRB(3) => tail_ns(3),
      ADDRB(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRB(1) => \read_fifo.fifo_ram[0].RAM32M0_i_8_n_0\,
      ADDRB(0) => ADDRC(0),
      ADDRC(4) => \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0\,
      ADDRC(3) => tail_ns(3),
      ADDRC(2) => \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0\,
      ADDRC(1) => \read_fifo.fifo_ram[0].RAM32M0_i_8_n_0\,
      ADDRC(0) => ADDRC(0),
      ADDRD(4 downto 0) => head_r(4 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => '0',
      DIC(0) => \data_valid_2_1.offset_r_reg[0]_0\(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED\(1),
      DOC(0) => fifo_out_data_ns(6),
      DOD(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\read_fifo.head_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_r(0),
      O => p_0_in(0)
    );
\read_fifo.head_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_r(0),
      I1 => head_r(1),
      O => p_0_in(1)
    );
\read_fifo.head_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_r(2),
      I1 => head_r(1),
      I2 => head_r(0),
      O => p_0_in(2)
    );
\read_fifo.head_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_r(3),
      I1 => head_r(0),
      I2 => head_r(1),
      I3 => head_r(2),
      O => p_0_in(3)
    );
\read_fifo.head_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_r(4),
      I1 => head_r(2),
      I2 => head_r(1),
      I3 => head_r(0),
      I4 => head_r(3),
      O => p_0_in(4)
    );
\read_fifo.head_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \data_valid_2_1.offset_r_reg[0]_1\(0),
      D => p_0_in(0),
      Q => head_r(0),
      R => SR(0)
    );
\read_fifo.head_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \data_valid_2_1.offset_r_reg[0]_1\(0),
      D => p_0_in(1),
      Q => head_r(1),
      R => SR(0)
    );
\read_fifo.head_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \data_valid_2_1.offset_r_reg[0]_1\(0),
      D => p_0_in(2),
      Q => head_r(2),
      R => SR(0)
    );
\read_fifo.head_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \data_valid_2_1.offset_r_reg[0]_1\(0),
      D => p_0_in(3),
      Q => head_r(3),
      R => SR(0)
    );
\read_fifo.head_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \data_valid_2_1.offset_r_reg[0]_1\(0),
      D => p_0_in(4),
      Q => head_r(4),
      R => SR(0)
    );
\read_fifo.tail_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^read_fifo.tail_r_reg[1]_0\,
      I1 => init_complete_r1_timing_reg,
      I2 => tail_r(1),
      O => \read_fifo.tail_r[1]_i_1_n_0\
    );
\read_fifo.tail_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_complete_r1_timing_reg,
      I1 => \^read_fifo.tail_r_reg[1]_0\,
      I2 => tail_r(1),
      I3 => tail_r(2),
      O => \read_fifo.tail_r[2]_i_1_n_0\
    );
\read_fifo.tail_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_r(3),
      I1 => tail_r(2),
      I2 => init_complete_r1_timing_reg,
      I3 => \^read_fifo.tail_r_reg[1]_0\,
      I4 => tail_r(1),
      O => \read_fifo.tail_r[3]_i_1_n_0\
    );
\read_fifo.tail_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tail_r(3),
      I1 => tail_r(2),
      I2 => init_complete_r1_timing_reg,
      I3 => \^read_fifo.tail_r_reg[1]_0\,
      I4 => tail_r(1),
      I5 => tail_r(4),
      O => \read_fifo.tail_r[4]_i_1_n_0\
    );
\read_fifo.tail_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.tail_r_reg[0]_1\,
      Q => \^read_fifo.tail_r_reg[1]_0\,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\read_fifo.tail_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.tail_r[1]_i_1_n_0\,
      Q => tail_r(1),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\read_fifo.tail_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.tail_r[2]_i_1_n_0\,
      Q => tail_r(2),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\read_fifo.tail_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.tail_r[3]_i_1_n_0\,
      Q => tail_r(3),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\read_fifo.tail_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \read_fifo.tail_r[4]_i_1_n_0\,
      Q => tail_r(4),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
sent_col_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_cmd(0),
      Q => sent_col_r2,
      R => '0'
    );
\wr_data_en__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => col_rd_wr_r1,
      I1 => wr_data_offset_ns,
      I2 => mc_cmd(0),
      O => wr_data_en_ns
    );
wrdata_en: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => col_rd_wr_r2,
      I1 => \^cmd_pipe_plus.mc_wrdata_en_reg\,
      I2 => sent_col_r2,
      O => mc_wrdata_en_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_byte_group_io is
  port (
    mem_dqs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_dqs_ts : out STD_LOGIC_VECTOR ( 0 to 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_dq_2 : out STD_LOGIC;
    mem_dq_ts : out STD_LOGIC_VECTOR ( 8 downto 0 );
    out_dm_0 : out STD_LOGIC;
    out_dq_0 : out STD_LOGIC;
    out_dq_6 : out STD_LOGIC;
    out_dq_3 : out STD_LOGIC;
    out_dq_1 : out STD_LOGIC;
    out_dq_4 : out STD_LOGIC;
    out_dq_7 : out STD_LOGIC;
    out_dq_5 : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    po_oserdes_rst : in STD_LOGIC;
    DTSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    oserdes_clk_delayed : in STD_LOGIC;
    DQSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTSBUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    A_idelay_ce17_out : in STD_LOGIC;
    mem_dq_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    idelay_inc : in STD_LOGIC;
    LD0 : in STD_LOGIC;
    A_rst_primitives_reg : in STD_LOGIC;
    A_rst_primitives_reg_0 : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    of_dqbus : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_byte_group_io : entity is "mig_7series_v4_0_ddr_byte_group_io";
end ddr_mig_7series_v4_0_ddr_byte_group_io;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_byte_group_io is
  signal data_in_dly_1 : STD_LOGIC;
  signal data_in_dly_3 : STD_LOGIC;
  signal data_in_dly_4 : STD_LOGIC;
  signal data_in_dly_5 : STD_LOGIC;
  signal data_in_dly_6 : STD_LOGIC;
  signal data_in_dly_7 : STD_LOGIC;
  signal data_in_dly_8 : STD_LOGIC;
  signal data_in_dly_9 : STD_LOGIC;
  signal \^idelay_ld_rst\ : STD_LOGIC;
  signal idelay_ld_rst_i_1_n_0 : STD_LOGIC;
  signal rst_r3_reg_srl3_n_0 : STD_LOGIC;
  signal rst_r4 : STD_LOGIC;
  signal tbyte_out : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dqs_gen.oddr_dqs\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \dqs_gen.oddr_dqs\ : label is "FALSE";
  attribute BOX_TYPE of \dqs_gen.oddr_dqsts\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \dqs_gen.oddr_dqsts\ : label is "TRUE";
  attribute BOX_TYPE of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[1].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[3].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[3].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[4].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[5].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[6].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[7].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[8].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[9].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[9].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[9].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[9].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of rst_r3_reg_srl3 : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg_srl3 ";
  attribute BOX_TYPE of \slave_ts.oserdes_slave_ts\ : label is "PRIMITIVE";
begin
  idelay_ld_rst <= \^idelay_ld_rst\;
\dqs_gen.oddr_dqs\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => DQSBUS(0),
      D2 => DQSBUS(1),
      Q => mem_dqs_out(0),
      R => '0',
      S => \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\
    );
\dqs_gen.oddr_dqsts\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => CTSBUS(0),
      D2 => CTSBUS(0),
      Q => mem_dqs_ts(0),
      R => \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\,
      S => '0'
    );
idelay_ld_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rst_r4,
      I1 => \^idelay_ld_rst\,
      I2 => A_rst_primitives_reg,
      O => idelay_ld_rst_i_1_n_0
    );
idelay_ld_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_ld_rst_i_1_n_0,
      Q => \^idelay_ld_rst\,
      R => '0'
    );
\input_[1].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_1,
      IDATAIN => mem_dq_in(0),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[1].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(0),
      DDLY => data_in_dly_1,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D1(3),
      Q2 => D1(2),
      Q3 => D1(1),
      Q4 => D1(0),
      Q5 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[3].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_3,
      IDATAIN => mem_dq_in(1),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[3].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(1),
      DDLY => data_in_dly_3,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D3(3),
      Q2 => D3(2),
      Q3 => D3(1),
      Q4 => D3(0),
      Q5 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[4].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_4,
      IDATAIN => mem_dq_in(2),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[4].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(2),
      DDLY => data_in_dly_4,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D4(3),
      Q2 => D4(2),
      Q3 => D4(1),
      Q4 => D4(0),
      Q5 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[5].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_5,
      IDATAIN => mem_dq_in(3),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[5].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(3),
      DDLY => data_in_dly_5,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D5(3),
      Q2 => D5(2),
      Q3 => D5(1),
      Q4 => D5(0),
      Q5 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[6].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_6,
      IDATAIN => mem_dq_in(4),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[6].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(4),
      DDLY => data_in_dly_6,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D6(3),
      Q2 => D6(2),
      Q3 => D6(1),
      Q4 => D6(0),
      Q5 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[7].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_7,
      IDATAIN => mem_dq_in(5),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[7].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(5),
      DDLY => data_in_dly_7,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D7(3),
      Q2 => D7(2),
      Q3 => D7(1),
      Q4 => D7(0),
      Q5 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[8].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_8,
      IDATAIN => mem_dq_in(6),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[8].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(6),
      DDLY => data_in_dly_8,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D8(3),
      Q2 => D8(2),
      Q3 => D8(1),
      Q4 => D8(0),
      Q5 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[9].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => A_idelay_ce17_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_9,
      IDATAIN => mem_dq_in(7),
      INC => idelay_inc,
      LD => LD0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[9].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0,
      CLKDIV => \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(7),
      DDLY => data_in_dly_9,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D9(3),
      Q2 => D9(2),
      Q3 => D9(1),
      Q4 => D9(0),
      Q5 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\output_[1].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(0),
      D2 => of_dqbus(1),
      D3 => of_dqbus(2),
      D4 => of_dqbus(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_2,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(0)
    );
\output_[2].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(4),
      D2 => of_dqbus(5),
      D3 => of_dqbus(6),
      D4 => of_dqbus(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dm_0,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(1)
    );
\output_[3].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(8),
      D2 => of_dqbus(9),
      D3 => of_dqbus(10),
      D4 => of_dqbus(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_0,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(2)
    );
\output_[4].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(12),
      D2 => of_dqbus(13),
      D3 => of_dqbus(14),
      D4 => of_dqbus(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_6,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(3)
    );
\output_[5].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(16),
      D2 => of_dqbus(17),
      D3 => of_dqbus(18),
      D4 => of_dqbus(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_3,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(4)
    );
\output_[6].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(20),
      D2 => of_dqbus(21),
      D3 => of_dqbus(22),
      D4 => of_dqbus(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_1,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(5)
    );
\output_[7].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(24),
      D2 => of_dqbus(25),
      D3 => of_dqbus(26),
      D4 => of_dqbus(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_4,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(6)
    );
\output_[8].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(28),
      D2 => of_dqbus(29),
      D3 => of_dqbus(30),
      D4 => of_dqbus(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_7,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(7)
    );
\output_[9].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(32),
      D2 => of_dqbus(33),
      D3 => of_dqbus(34),
      D4 => of_dqbus(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_5,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(8)
    );
rst_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => A_rst_primitives_reg,
      Q => rst_r3_reg_srl3_n_0
    );
rst_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rst_r3_reg_srl3_n_0,
      Q => rst_r4,
      R => '0'
    );
\slave_ts.oserdes_slave_ts\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "TRUE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\,
      OQ => \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\,
      T1 => DTSBUS(0),
      T2 => DTSBUS(0),
      T3 => DTSBUS(1),
      T4 => DTSBUS(1),
      TBYTEIN => tbyte_out,
      TBYTEOUT => tbyte_out,
      TCE => '1',
      TFB => \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\,
      TQ => \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized0\ is
  port (
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 47 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized0\ : entity is "mig_7series_v4_0_ddr_byte_group_io";
end \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized0\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized0\ is
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[0].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[10].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[11].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[0].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[10].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(40),
      D2 => oserdes_dq(41),
      D3 => oserdes_dq(42),
      D4 => oserdes_dq(43),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(10),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[11].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(44),
      D2 => oserdes_dq(45),
      D3 => oserdes_dq(46),
      D4 => oserdes_dq(47),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(11),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[1].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[2].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[3].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[4].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(16),
      D2 => oserdes_dq(17),
      D3 => oserdes_dq(18),
      D4 => oserdes_dq(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(20),
      D2 => oserdes_dq(21),
      D3 => oserdes_dq(22),
      D4 => oserdes_dq(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[6].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(24),
      D2 => oserdes_dq(25),
      D3 => oserdes_dq(26),
      D4 => oserdes_dq(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[7].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(28),
      D2 => oserdes_dq(29),
      D3 => oserdes_dq(30),
      D4 => oserdes_dq(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[8].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(32),
      D2 => oserdes_dq(33),
      D3 => oserdes_dq(34),
      D4 => oserdes_dq(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[9].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(36),
      D2 => oserdes_dq(37),
      D3 => oserdes_dq(38),
      D4 => oserdes_dq(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(9),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized1\ is
  port (
    mem_dqs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_dqs_ts : out STD_LOGIC_VECTOR ( 0 to 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_dq_13 : out STD_LOGIC;
    mem_dq_ts : out STD_LOGIC_VECTOR ( 8 downto 0 );
    out_dq_8 : out STD_LOGIC;
    out_dq_15 : out STD_LOGIC;
    out_dq_12 : out STD_LOGIC;
    out_dq_10 : out STD_LOGIC;
    out_dq_9 : out STD_LOGIC;
    out_dq_11 : out STD_LOGIC;
    out_dq_14 : out STD_LOGIC;
    out_dm_1 : out STD_LOGIC;
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    po_oserdes_rst : in STD_LOGIC;
    DTSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    oserdes_clk_delayed : in STD_LOGIC;
    DQSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTSBUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    C_idelay_ce7_out : in STD_LOGIC;
    mem_dq_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    idelay_inc : in STD_LOGIC;
    LD0_0 : in STD_LOGIC;
    A_rst_primitives_reg : in STD_LOGIC;
    A_rst_primitives_reg_0 : in STD_LOGIC;
    CLKB0_6 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    of_dqbus : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized1\ : entity is "mig_7series_v4_0_ddr_byte_group_io";
end \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized1\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized1\ is
  signal data_in_dly_0 : STD_LOGIC;
  signal data_in_dly_1 : STD_LOGIC;
  signal data_in_dly_2 : STD_LOGIC;
  signal data_in_dly_4 : STD_LOGIC;
  signal data_in_dly_5 : STD_LOGIC;
  signal data_in_dly_6 : STD_LOGIC;
  signal data_in_dly_7 : STD_LOGIC;
  signal data_in_dly_8 : STD_LOGIC;
  signal tbyte_out : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dqs_gen.oddr_dqs\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \dqs_gen.oddr_dqs\ : label is "FALSE";
  attribute BOX_TYPE of \dqs_gen.oddr_dqsts\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \dqs_gen.oddr_dqsts\ : label is "TRUE";
  attribute BOX_TYPE of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \input_[0].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[0].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[1].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[1].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[2].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[2].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[4].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[4].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[5].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[5].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[6].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[6].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[7].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[7].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is "DDR_IODELAY_MIG0";
  attribute SIM_DELAY_D of \input_[8].iserdes_dq_.idelay_dq.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[8].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[0].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \slave_ts.oserdes_slave_ts\ : label is "PRIMITIVE";
begin
\dqs_gen.oddr_dqs\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => DQSBUS(0),
      D2 => DQSBUS(1),
      Q => mem_dqs_out(0),
      R => '0',
      S => \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\
    );
\dqs_gen.oddr_dqsts\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => CTSBUS(0),
      D2 => CTSBUS(0),
      Q => mem_dqs_ts(0),
      R => \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\,
      S => '0'
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_0,
      IDATAIN => mem_dq_in(0),
      INC => idelay_inc,
      LD => LD0_0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[0].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0_6,
      CLKDIV => \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(0),
      DDLY => data_in_dly_0,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D0(3),
      Q2 => D0(2),
      Q3 => D0(1),
      Q4 => D0(0),
      Q5 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[1].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_1,
      IDATAIN => mem_dq_in(1),
      INC => idelay_inc,
      LD => LD0_0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[1].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0_6,
      CLKDIV => \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(1),
      DDLY => data_in_dly_1,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D1(3),
      Q2 => D1(2),
      Q3 => D1(1),
      Q4 => D1(0),
      Q5 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[2].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_2,
      IDATAIN => mem_dq_in(2),
      INC => idelay_inc,
      LD => LD0_0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[2].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0_6,
      CLKDIV => \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(2),
      DDLY => data_in_dly_2,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D2(3),
      Q2 => D2(2),
      Q3 => D2(1),
      Q4 => D2(0),
      Q5 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[4].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_4,
      IDATAIN => mem_dq_in(3),
      INC => idelay_inc,
      LD => LD0_0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[4].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0_6,
      CLKDIV => \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(3),
      DDLY => data_in_dly_4,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D4(3),
      Q2 => D4(2),
      Q3 => D4(1),
      Q4 => D4(0),
      Q5 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[5].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_5,
      IDATAIN => mem_dq_in(4),
      INC => idelay_inc,
      LD => LD0_0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[5].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0_6,
      CLKDIV => \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(4),
      DDLY => data_in_dly_5,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D5(3),
      Q2 => D5(2),
      Q3 => D5(1),
      Q4 => D5(0),
      Q5 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[6].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_6,
      IDATAIN => mem_dq_in(5),
      INC => idelay_inc,
      LD => LD0_0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[6].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0_6,
      CLKDIV => \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(5),
      DDLY => data_in_dly_6,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D6(3),
      Q2 => D6(2),
      Q3 => D6(1),
      Q4 => D6(0),
      Q5 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[7].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_7,
      IDATAIN => mem_dq_in(6),
      INC => idelay_inc,
      LD => LD0_0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[7].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0_6,
      CLKDIV => \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(6),
      DDLY => data_in_dly_7,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D7(3),
      Q2 => D7(2),
      Q3 => D7(1),
      Q4 => D7(0),
      Q5 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[8].iserdes_dq_.idelay_dq.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => CLK,
      CE => C_idelay_ce7_out,
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => \NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => data_in_dly_8,
      IDATAIN => mem_dq_in(7),
      INC => idelay_inc,
      LD => LD0_0,
      LDPIPEEN => '0',
      REGRST => A_rst_primitives_reg
    );
\input_[8].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => A_rst_primitives_reg_0,
      CLKB => CLKB0_6,
      CLKDIV => \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => mem_dq_in(7),
      DDLY => data_in_dly_8,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D8(3),
      Q2 => D8(2),
      Q3 => D8(1),
      Q4 => D8(0),
      Q5 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\output_[0].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(0),
      D2 => of_dqbus(1),
      D3 => of_dqbus(2),
      D4 => of_dqbus(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_13,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(0)
    );
\output_[1].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(4),
      D2 => of_dqbus(5),
      D3 => of_dqbus(6),
      D4 => of_dqbus(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_8,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(1)
    );
\output_[2].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(8),
      D2 => of_dqbus(9),
      D3 => of_dqbus(10),
      D4 => of_dqbus(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_15,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(2)
    );
\output_[4].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(12),
      D2 => of_dqbus(13),
      D3 => of_dqbus(14),
      D4 => of_dqbus(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_12,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(3)
    );
\output_[5].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(16),
      D2 => of_dqbus(17),
      D3 => of_dqbus(18),
      D4 => of_dqbus(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_10,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(4)
    );
\output_[6].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(20),
      D2 => of_dqbus(21),
      D3 => of_dqbus(22),
      D4 => of_dqbus(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_9,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(5)
    );
\output_[7].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(24),
      D2 => of_dqbus(25),
      D3 => of_dqbus(26),
      D4 => of_dqbus(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_11,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(6)
    );
\output_[8].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(28),
      D2 => of_dqbus(29),
      D3 => of_dqbus(30),
      D4 => of_dqbus(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dq_14,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(7)
    );
\output_[9].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => of_dqbus(32),
      D2 => of_dqbus(33),
      D3 => of_dqbus(34),
      D4 => of_dqbus(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => out_dm_1,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => mem_dq_ts(8)
    );
\slave_ts.oserdes_slave_ts\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "TRUE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\,
      OQ => \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\,
      T1 => DTSBUS(0),
      T2 => DTSBUS(0),
      T3 => DTSBUS(1),
      T4 => DTSBUS(1),
      TBYTEIN => tbyte_out,
      TBYTEOUT => tbyte_out,
      TCE => '1',
      TFB => \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\,
      TQ => \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized2\ is
  port (
    ddr2_we_n : out STD_LOGIC_VECTOR ( 9 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 39 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized2\ : entity is "mig_7series_v4_0_ddr_byte_group_io";
end \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized2\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized2\ is
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[10].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[11].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[10].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(32),
      D2 => oserdes_dq(33),
      D3 => oserdes_dq(34),
      D4 => oserdes_dq(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => ddr2_we_n(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[11].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(36),
      D2 => oserdes_dq(37),
      D3 => oserdes_dq(38),
      D4 => oserdes_dq(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => ddr2_we_n(9),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[2].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => ddr2_we_n(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[3].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => ddr2_we_n(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[4].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => ddr2_we_n(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => ddr2_we_n(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[6].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(16),
      D2 => oserdes_dq(17),
      D3 => oserdes_dq(18),
      D4 => oserdes_dq(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => ddr2_we_n(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[7].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(20),
      D2 => oserdes_dq(21),
      D3 => oserdes_dq(22),
      D4 => oserdes_dq(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => ddr2_we_n(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[8].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(24),
      D2 => oserdes_dq(25),
      D3 => oserdes_dq(26),
      D4 => oserdes_dq(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => ddr2_we_n(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[9].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(28),
      D2 => oserdes_dq(29),
      D3 => oserdes_dq(30),
      D4 => oserdes_dq(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => ddr2_we_n(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_if_post_fifo is
  port (
    \rd_ptr_timing_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    \rd_ptr_timing_reg[0]_0\ : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    \wr_ptr_reg[1]_1\ : out STD_LOGIC;
    \app_rd_data[63]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en_2 : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC;
    init_complete_r1_timing_reg : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : in STD_LOGIC;
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_mux_sel_r_reg[0]\ : in STD_LOGIC;
    app_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \po_stg2_wrcal_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_if_post_fifo : entity is "mig_7series_v4_0_ddr_if_post_fifo";
end ddr_mig_7series_v4_0_ddr_if_post_fifo;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_if_post_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal my_empty : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \my_empty0__2\ : STD_LOGIC;
  signal \my_empty[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \my_empty_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \my_empty_reg[4]_rep_n_0\ : STD_LOGIC;
  signal my_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \my_full0__2\ : STD_LOGIC;
  signal \my_full[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_full[1]_i_1__0_n_0\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal rd_ptr_0 : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal \rd_ptr_timing[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_timing[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[0]_0\ : STD_LOGIC;
  signal \^read_fifo.tail_r_reg[1]\ : STD_LOGIC;
  signal \wr_ptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^wr_ptr_reg[1]_0\ : STD_LOGIC;
  signal \^wr_ptr_reg[1]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \app_rd_data[10]_INST_0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \app_rd_data[11]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \app_rd_data[12]_INST_0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \app_rd_data[13]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \app_rd_data[14]_INST_0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \app_rd_data[15]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \app_rd_data[24]_INST_0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \app_rd_data[26]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \app_rd_data[27]_INST_0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \app_rd_data[28]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \app_rd_data[29]_INST_0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \app_rd_data[30]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \app_rd_data[31]_INST_0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \app_rd_data[40]_INST_0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \app_rd_data[41]_INST_0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \app_rd_data[42]_INST_0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \app_rd_data[43]_INST_0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \app_rd_data[44]_INST_0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \app_rd_data[45]_INST_0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \app_rd_data[46]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \app_rd_data[56]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \app_rd_data[57]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \app_rd_data[58]_INST_0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \app_rd_data[59]_INST_0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \app_rd_data[60]_INST_0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \app_rd_data[61]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \app_rd_data[62]_INST_0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \app_rd_data[63]_INST_0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \app_rd_data[8]_INST_0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \app_rd_data[9]_INST_0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \my_empty[1]_i_2__0\ : label is "soft_lutpair433";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \my_empty_reg[4]\ : label is "my_empty_reg[4]";
  attribute ORIG_CELL_NAME of \my_empty_reg[4]_rep\ : label is "my_empty_reg[4]";
  attribute ORIG_CELL_NAME of \my_empty_reg[4]_rep__0\ : label is "my_empty_reg[4]";
  attribute SOFT_HLUTNM of \my_full[1]_i_2__0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of rd_active_r_i_1 : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1__0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \rd_ptr_timing[1]_i_2__0\ : label is "soft_lutpair432";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute syn_maxfan of \rd_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute syn_maxfan of \rd_ptr_timing_reg[1]\ : label is "10";
  attribute SOFT_HLUTNM of \read_fifo.fifo_ram[0].RAM32M0_i_15\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_2\ : label is "soft_lutpair432";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \rd_ptr_timing_reg[0]_0\ <= \^rd_ptr_timing_reg[0]_0\;
  \rd_ptr_timing_reg[1]_0\(1 downto 0) <= rd_ptr_timing(1 downto 0);
  \read_fifo.tail_r_reg[1]\ <= \^read_fifo.tail_r_reg[1]\;
  \wr_ptr_reg[1]_0\ <= \^wr_ptr_reg[1]_0\;
  \wr_ptr_reg[1]_1\ <= \^wr_ptr_reg[1]_1\;
\app_rd_data[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(16),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(16),
      O => \app_rd_data[63]\(2)
    );
\app_rd_data[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(24),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(24),
      O => \app_rd_data[63]\(3)
    );
\app_rd_data[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(12),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(12),
      O => \app_rd_data[63]\(4)
    );
\app_rd_data[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(0),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(0),
      O => \app_rd_data[63]\(5)
    );
\app_rd_data[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(28),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(28),
      O => \app_rd_data[63]\(6)
    );
\app_rd_data[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(8),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(8),
      O => \app_rd_data[63]\(7)
    );
\app_rd_data[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(5),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(5),
      O => \app_rd_data[63]\(8)
    );
\app_rd_data[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(21),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(21),
      O => \app_rd_data[63]\(9)
    );
\app_rd_data[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(17),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(17),
      O => \app_rd_data[63]\(10)
    );
\app_rd_data[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(25),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(25),
      O => \app_rd_data[63]\(11)
    );
\app_rd_data[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(13),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(13),
      O => \app_rd_data[63]\(12)
    );
\app_rd_data[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(1),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(1),
      O => \app_rd_data[63]\(13)
    );
\app_rd_data[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(29),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(29),
      O => \app_rd_data[63]\(14)
    );
\app_rd_data[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(9),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(9),
      O => \app_rd_data[63]\(15)
    );
\app_rd_data[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(6),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(6),
      O => \app_rd_data[63]\(16)
    );
\app_rd_data[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(22),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(22),
      O => \app_rd_data[63]\(17)
    );
\app_rd_data[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(18),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(18),
      O => \app_rd_data[63]\(18)
    );
\app_rd_data[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(26),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(26),
      O => \app_rd_data[63]\(19)
    );
\app_rd_data[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(14),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(14),
      O => \app_rd_data[63]\(20)
    );
\app_rd_data[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(2),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(2),
      O => \app_rd_data[63]\(21)
    );
\app_rd_data[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(30),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(30),
      O => \app_rd_data[63]\(22)
    );
\app_rd_data[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(10),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(10),
      O => \app_rd_data[63]\(23)
    );
\app_rd_data[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(7),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(7),
      O => \app_rd_data[63]\(24)
    );
\app_rd_data[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(23),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(23),
      O => \app_rd_data[63]\(25)
    );
\app_rd_data[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(19),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(19),
      O => \app_rd_data[63]\(26)
    );
\app_rd_data[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(27),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(27),
      O => \app_rd_data[63]\(27)
    );
\app_rd_data[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(15),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(15),
      O => \app_rd_data[63]\(28)
    );
\app_rd_data[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(3),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(3),
      O => \app_rd_data[63]\(29)
    );
\app_rd_data[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(31),
      O => \app_rd_data[63]\(30)
    );
\app_rd_data[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(11),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(11),
      O => \app_rd_data[63]\(31)
    );
\app_rd_data[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(4),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(4),
      O => \app_rd_data[63]\(0)
    );
\app_rd_data[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(20),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(20),
      O => \app_rd_data[63]\(1)
    );
\gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(5),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(5),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(8),
      O => \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\
    );
\gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(7),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(7),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(24),
      O => \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\
    );
\gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(4),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(4),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(0),
      O => \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\
    );
\gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(6),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(6),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(16),
      O => \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\
    );
\gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(21),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(21),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(9),
      O => \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\
    );
\gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(23),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(23),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(25),
      O => \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\
    );
\gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(20),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(20),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(1),
      O => \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\
    );
\gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(22),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(22),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(17),
      O => \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\
    );
\gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(17),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(17),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(10),
      O => \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\
    );
\gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(19),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(19),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(26),
      O => \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\
    );
\gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(16),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(16),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(2),
      O => \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\
    );
\gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(18),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(18),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(18),
      O => \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\
    );
\gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(25),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(25),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(11),
      O => \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\
    );
\gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(27),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(27),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(27),
      O => \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\
    );
\gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(24),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(24),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(3),
      O => \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\
    );
\gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(26),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(26),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(19),
      O => \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\
    );
\gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(13),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(13),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(12),
      O => \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\
    );
\gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(15),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(15),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(28),
      O => \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\
    );
\gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(12),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(12),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(4),
      O => \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\
    );
\gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(14),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(14),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(20),
      O => \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\
    );
\gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(1),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(1),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(13),
      O => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\
    );
\gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(3),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(3),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(29),
      O => \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\
    );
\gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(0),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(0),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(5),
      O => \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\
    );
\gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(2),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(2),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(21),
      O => \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\
    );
\gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(29),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(29),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(14),
      O => \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\
    );
\gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(31),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(30),
      O => \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\
    );
\gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(28),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(28),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(6),
      O => \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\
    );
\gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(30),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(30),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(22),
      O => \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\
    );
\gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(9),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(9),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(15),
      O => \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\
    );
\gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(11),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(11),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(31),
      O => \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\
    );
\gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(8),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(8),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(7),
      O => \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\
    );
\gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(10),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(10),
      I3 => \rd_mux_sel_r_reg[0]\,
      I4 => app_rd_data(23),
      O => \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(5),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(5),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(8),
      O => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(7),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(7),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(24),
      O => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(4),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(4),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(0),
      O => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(6),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(6),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(16),
      O => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(21),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(21),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(9),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(23),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(23),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(25),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(20),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(20),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(1),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(22),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(22),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(17),
      O => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(17),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(17),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(10),
      O => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(19),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(19),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(26),
      O => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(16),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(16),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(2),
      O => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(18),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(18),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(18),
      O => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(25),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(25),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(11),
      O => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(27),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(27),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(27),
      O => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(24),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(24),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(3),
      O => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(26),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(26),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(19),
      O => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(13),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(13),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(12),
      O => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(15),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(15),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(28),
      O => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(12),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(12),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(4),
      O => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(14),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(14),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(20),
      O => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(1),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(1),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(13),
      O => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(3),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(3),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(29),
      O => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(0),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(0),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(5),
      O => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(2),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(2),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(21),
      O => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(29),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(29),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(14),
      O => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(31),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(30),
      O => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(28),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(28),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(6),
      O => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(30),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(30),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(22),
      O => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(9),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(9),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(15),
      O => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(11),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(11),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(31),
      O => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(8),
      I1 => \my_empty_reg[4]_rep__0_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(8),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(7),
      O => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(10),
      I1 => \my_empty_reg[4]_rep_n_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(10),
      I3 => \po_stg2_wrcal_cnt_reg[0]\(0),
      I4 => app_rd_data(23),
      O => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\
    );
mem_reg_0_3_0_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01113111"
    )
        port map (
      I0 => my_empty(2),
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I2 => \my_empty_reg[3]_0\(1),
      I3 => if_empty_r_0(0),
      I4 => my_full(0),
      O => wr_en_2
    );
\my_empty[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEF70000"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[0]_0\,
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I2 => my_full(1),
      I3 => my_empty(1),
      I4 => \^q\(0),
      I5 => \my_empty[4]_i_2__0_n_0\,
      O => \my_empty[0]_i_1__0_n_0\
    );
\my_empty[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2E0F0E0"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[0]_0\,
      I1 => my_full(1),
      I2 => my_empty(1),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I4 => \my_empty0__2\,
      O => \my_empty[1]_i_1__0_n_0\
    );
\my_empty[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4218"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => \^wr_ptr_reg[1]_0\,
      I3 => \^wr_ptr_reg[1]_1\,
      O => \my_empty0__2\
    );
\my_empty[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEF70000"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[0]_0\,
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I2 => my_full(1),
      I3 => my_empty(1),
      I4 => my_empty(2),
      I5 => \my_empty[4]_i_2__0_n_0\,
      O => \my_empty[2]_i_1__0_n_0\
    );
\my_empty[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA8AA2A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^rd_ptr_timing_reg[0]_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => my_full(1),
      I4 => my_empty(1),
      I5 => \my_empty[4]_i_2__0_n_0\,
      O => \my_empty[3]_i_1__0_n_0\
    );
\my_empty[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA8AA2A"
    )
        port map (
      I0 => my_empty(4),
      I1 => \^rd_ptr_timing_reg[0]_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => my_full(1),
      I4 => my_empty(1),
      I5 => \my_empty[4]_i_2__0_n_0\,
      O => \my_empty[4]_i_1__0_n_0\
    );
\my_empty[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010040140"
    )
        port map (
      I0 => \my_empty[4]_i_3__0_n_0\,
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      I3 => \^wr_ptr_reg[1]_0\,
      I4 => \^wr_ptr_reg[1]_1\,
      I5 => my_empty(1),
      O => \my_empty[4]_i_2__0_n_0\
    );
\my_empty[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF77FFFFF8FF"
    )
        port map (
      I0 => if_empty_r_0(0),
      I1 => \my_empty_reg[3]_0\(1),
      I2 => \^q\(1),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I4 => my_full(1),
      I5 => my_empty(1),
      O => \my_empty[4]_i_3__0_n_0\
    );
\my_empty_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => SR(0)
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1__0_n_0\,
      Q => my_empty(1),
      S => SR(0)
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[2]_i_1__0_n_0\,
      Q => my_empty(2),
      S => SR(0)
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[3]_i_1__0_n_0\,
      Q => \^q\(1),
      S => SR(0)
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[4]_i_1__0_n_0\,
      Q => my_empty(4),
      S => SR(0)
    );
\my_empty_reg[4]_rep\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[4]_i_1__0_n_0\,
      Q => \my_empty_reg[4]_rep_n_0\,
      S => SR(0)
    );
\my_empty_reg[4]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[4]_i_1__0_n_0\,
      Q => \my_empty_reg[4]_rep__0_n_0\,
      S => SR(0)
    );
\my_full[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AABAAAA2AA8"
    )
        port map (
      I0 => my_full(0),
      I1 => \^rd_ptr_timing_reg[0]_0\,
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => my_full(1),
      I4 => my_empty(1),
      I5 => \my_full0__2\,
      O => \my_full[0]_i_1__0_n_0\
    );
\my_full[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007710"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I1 => \^rd_ptr_timing_reg[0]_0\,
      I2 => \my_full0__2\,
      I3 => my_full(1),
      I4 => my_empty(1),
      O => \my_full[1]_i_1__0_n_0\
    );
\my_full[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => \^wr_ptr_reg[1]_0\,
      I2 => \^wr_ptr_reg[1]_1\,
      I3 => rd_ptr(1),
      O => \my_full0__2\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[0]_i_1__0_n_0\,
      Q => my_full(0),
      R => SR(0)
    );
\my_full_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[1]_i_1__0_n_0\,
      Q => my_full(1),
      R => SR(0)
    );
rd_active_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I1 => \^q\(0),
      I2 => if_empty_r_0(0),
      I3 => \my_empty_reg[3]_0\(0),
      O => phy_rddata_en
    );
\rd_ptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => my_empty(1),
      I1 => \^rd_ptr_timing_reg[0]_0\,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1__0_n_0\
    );
\rd_ptr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => \^rd_ptr_timing_reg[0]_0\,
      I2 => my_empty(1),
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1__0_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1__0_n_0\,
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1__0_n_0\,
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_timing[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => \^rd_ptr_timing_reg[0]_0\,
      I2 => my_empty(1),
      I3 => rd_ptr_timing(0),
      O => \rd_ptr_timing[0]_i_1__1_n_0\
    );
\rd_ptr_timing[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => rd_ptr_0,
      I3 => rd_ptr_timing(1),
      O => \rd_ptr_timing[1]_i_1__1_n_0\
    );
\rd_ptr_timing[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \^q\(1),
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I2 => \my_empty_reg[3]_0\(1),
      I3 => if_empty_r_0(0),
      I4 => my_empty(1),
      O => rd_ptr_0
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr_timing[0]_i_1__1_n_0\,
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr_timing[1]_i_1__1_n_0\,
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A2A2A"
    )
        port map (
      I0 => init_complete_r1_timing_reg,
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I2 => \^q\(0),
      I3 => if_empty_r_0(0),
      I4 => \my_empty_reg[3]_0\(0),
      O => \^read_fifo.tail_r_reg[1]\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^read_fifo.tail_r_reg[1]\,
      I1 => tail_r(0),
      I2 => \rstdiv0_sync_r1_reg_rep__12\,
      O => ADDRC(0)
    );
\wr_ptr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDF80207"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[0]_0\,
      I1 => my_empty(1),
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => my_full(1),
      I4 => \^wr_ptr_reg[1]_0\,
      O => \wr_ptr[0]_i_1__1_n_0\
    );
\wr_ptr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FDFD000A0202"
    )
        port map (
      I0 => \^wr_ptr_reg[1]_0\,
      I1 => my_full(1),
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => my_empty(1),
      I4 => \^rd_ptr_timing_reg[0]_0\,
      I5 => \^wr_ptr_reg[1]_1\,
      O => \wr_ptr[1]_i_1__1_n_0\
    );
\wr_ptr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^q\(1),
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I2 => \my_empty_reg[3]_0\(1),
      I3 => if_empty_r_0(0),
      O => \^rd_ptr_timing_reg[0]_0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__1_n_0\,
      Q => \^wr_ptr_reg[1]_0\,
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__1_n_0\,
      Q => \^wr_ptr_reg[1]_1\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_if_post_fifo_3 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_rd_data_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_fifo.fifo_out_data_r_reg[5]\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    \wr_ptr_reg[1]_1\ : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : out STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : in STD_LOGIC;
    \my_empty_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r1_timing_reg : in STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[3]_1\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_if_post_fifo_3 : entity is "mig_7series_v4_0_ddr_if_post_fifo";
end ddr_mig_7series_v4_0_ddr_if_post_fifo_3;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_if_post_fifo_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal my_empty : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \my_empty0__2\ : STD_LOGIC;
  signal \my_empty[0]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[2]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[3]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_2_n_0\ : STD_LOGIC;
  signal \my_empty[4]_i_3_n_0\ : STD_LOGIC;
  signal my_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \my_full0__2\ : STD_LOGIC;
  signal \my_full[0]_i_1_n_0\ : STD_LOGIC;
  signal \my_full[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr_0 : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal \rd_ptr_timing[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_timing[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^wr_ptr_reg[1]_0\ : STD_LOGIC;
  signal \^wr_ptr_reg[1]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \app_rd_data[0]_INST_0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \app_rd_data[16]_INST_0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \app_rd_data[17]_INST_0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \app_rd_data[18]_INST_0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \app_rd_data[19]_INST_0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \app_rd_data[1]_INST_0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \app_rd_data[20]_INST_0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \app_rd_data[21]_INST_0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \app_rd_data[22]_INST_0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \app_rd_data[23]_INST_0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \app_rd_data[2]_INST_0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \app_rd_data[32]_INST_0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \app_rd_data[33]_INST_0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \app_rd_data[34]_INST_0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \app_rd_data[35]_INST_0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \app_rd_data[36]_INST_0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \app_rd_data[37]_INST_0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \app_rd_data[38]_INST_0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \app_rd_data[39]_INST_0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \app_rd_data[3]_INST_0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \app_rd_data[48]_INST_0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \app_rd_data[49]_INST_0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \app_rd_data[4]_INST_0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \app_rd_data[50]_INST_0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \app_rd_data[51]_INST_0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \app_rd_data[52]_INST_0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \app_rd_data[53]_INST_0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \app_rd_data[54]_INST_0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \app_rd_data[55]_INST_0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \app_rd_data[5]_INST_0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \app_rd_data[6]_INST_0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \app_rd_data[7]_INST_0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \my_empty[1]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \my_full[1]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair334";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute syn_maxfan of \rd_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute syn_maxfan of \rd_ptr_timing_reg[1]\ : label is "10";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \out\(1 downto 0) <= rd_ptr_timing(1 downto 0);
  \wr_ptr_reg[1]_0\ <= \^wr_ptr_reg[1]_0\;
  \wr_ptr_reg[1]_1\ <= \^wr_ptr_reg[1]_1\;
\app_rd_data[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(4),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(4),
      O => app_rd_data(0)
    );
\app_rd_data[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(5),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(5),
      O => app_rd_data(8)
    );
\app_rd_data[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(17),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(17),
      O => app_rd_data(9)
    );
\app_rd_data[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(1),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(1),
      O => app_rd_data(10)
    );
\app_rd_data[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(13),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(13),
      O => app_rd_data(11)
    );
\app_rd_data[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(16),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(16),
      O => app_rd_data(1)
    );
\app_rd_data[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(21),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(21),
      O => app_rd_data(12)
    );
\app_rd_data[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(29),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(29),
      O => app_rd_data(13)
    );
\app_rd_data[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(9),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(9),
      O => app_rd_data(14)
    );
\app_rd_data[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(25),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(25),
      O => app_rd_data(15)
    );
\app_rd_data[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(0),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(0),
      O => app_rd_data(2)
    );
\app_rd_data[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(6),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(6),
      O => app_rd_data(16)
    );
\app_rd_data[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(18),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(18),
      O => app_rd_data(17)
    );
\app_rd_data[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(2),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(2),
      O => app_rd_data(18)
    );
\app_rd_data[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(14),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(14),
      O => app_rd_data(19)
    );
\app_rd_data[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(22),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(22),
      O => app_rd_data(20)
    );
\app_rd_data[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(30),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(30),
      O => app_rd_data(21)
    );
\app_rd_data[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(10),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(10),
      O => app_rd_data(22)
    );
\app_rd_data[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(26),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(26),
      O => app_rd_data(23)
    );
\app_rd_data[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(12),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(12),
      O => app_rd_data(3)
    );
\app_rd_data[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(7),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(7),
      O => app_rd_data(24)
    );
\app_rd_data[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(19),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(19),
      O => app_rd_data(25)
    );
\app_rd_data[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(20),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(20),
      O => app_rd_data(4)
    );
\app_rd_data[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(3),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(3),
      O => app_rd_data(26)
    );
\app_rd_data[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(15),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(15),
      O => app_rd_data(27)
    );
\app_rd_data[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(23),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(23),
      O => app_rd_data(28)
    );
\app_rd_data[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(31),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31),
      O => app_rd_data(29)
    );
\app_rd_data[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(11),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(11),
      O => app_rd_data(30)
    );
\app_rd_data[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(27),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(27),
      O => app_rd_data(31)
    );
\app_rd_data[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(28),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(28),
      O => app_rd_data(5)
    );
\app_rd_data[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(8),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(8),
      O => app_rd_data(6)
    );
\app_rd_data[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(24),
      I1 => my_empty(4),
      I2 => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(24),
      O => app_rd_data(7)
    );
app_rd_data_valid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007770000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I2 => \my_empty_reg[3]_0\(0),
      I3 => if_empty_r_0(0),
      I4 => init_complete_r1_timing_reg,
      I5 => \read_fifo.fifo_out_data_r_reg[5]_0\(0),
      O => app_rd_data_valid
    );
mem_reg_0_3_6_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001500D5"
    )
        port map (
      I0 => my_empty(2),
      I1 => \my_empty_reg[3]_0\(1),
      I2 => if_empty_r_0(0),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I4 => my_full(0),
      O => wr_en
    );
\my_empty[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEF70000"
    )
        port map (
      I0 => \my_empty_reg[3]_1\,
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I2 => my_full(1),
      I3 => my_empty(1),
      I4 => \^q\(0),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[0]_i_1_n_0\
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2E0F0E0"
    )
        port map (
      I0 => \my_empty_reg[3]_1\,
      I1 => my_full(1),
      I2 => my_empty(1),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I4 => \my_empty0__2\,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4218"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => \^wr_ptr_reg[1]_0\,
      I3 => \^wr_ptr_reg[1]_1\,
      O => \my_empty0__2\
    );
\my_empty[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEF70000"
    )
        port map (
      I0 => \my_empty_reg[3]_1\,
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I2 => my_full(1),
      I3 => my_empty(1),
      I4 => my_empty(2),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[2]_i_1_n_0\
    );
\my_empty[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA8AA2A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \my_empty_reg[3]_1\,
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => my_full(1),
      I4 => my_empty(1),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[3]_i_1_n_0\
    );
\my_empty[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEF70000"
    )
        port map (
      I0 => \my_empty_reg[3]_1\,
      I1 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I2 => my_full(1),
      I3 => my_empty(1),
      I4 => my_empty(4),
      I5 => \my_empty[4]_i_2_n_0\,
      O => \my_empty[4]_i_1_n_0\
    );
\my_empty[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010040140"
    )
        port map (
      I0 => \my_empty[4]_i_3_n_0\,
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      I3 => \^wr_ptr_reg[1]_0\,
      I4 => \^wr_ptr_reg[1]_1\,
      I5 => my_empty(1),
      O => \my_empty[4]_i_2_n_0\
    );
\my_empty[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3FFFFFEAFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => if_empty_r_0(0),
      I2 => \my_empty_reg[3]_0\(1),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I4 => my_full(1),
      I5 => my_empty(1),
      O => \my_empty[4]_i_3_n_0\
    );
\my_empty_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[0]_i_1_n_0\,
      Q => \^q\(0),
      S => SR(0)
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => my_empty(1),
      S => SR(0)
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[2]_i_1_n_0\,
      Q => my_empty(2),
      S => SR(0)
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[3]_i_1_n_0\,
      Q => \^q\(1),
      S => SR(0)
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[4]_i_1_n_0\,
      Q => my_empty(4),
      S => SR(0)
    );
\my_full[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AABAAAA2AA8"
    )
        port map (
      I0 => my_full(0),
      I1 => \my_empty_reg[3]_1\,
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => my_full(1),
      I4 => my_empty(1),
      I5 => \my_full0__2\,
      O => \my_full[0]_i_1_n_0\
    );
\my_full[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007710"
    )
        port map (
      I0 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I1 => \my_empty_reg[3]_1\,
      I2 => \my_full0__2\,
      I3 => my_full(1),
      I4 => my_empty(1),
      O => \my_full[1]_i_1_n_0\
    );
\my_full[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => \^wr_ptr_reg[1]_0\,
      I2 => \^wr_ptr_reg[1]_1\,
      I3 => rd_ptr(1),
      O => \my_full0__2\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[0]_i_1_n_0\,
      Q => my_full(0),
      R => SR(0)
    );
\my_full_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[1]_i_1_n_0\,
      Q => my_full(1),
      R => SR(0)
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => my_empty(1),
      I1 => \my_empty_reg[3]_1\,
      I2 => rd_ptr(0),
      O => \rd_ptr[0]_i_1_n_0\
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => \my_empty_reg[3]_1\,
      I2 => my_empty(1),
      I3 => rd_ptr(1),
      O => \rd_ptr[1]_i_1_n_0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[0]_i_1_n_0\,
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr[1]_i_1_n_0\,
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_timing[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => \my_empty_reg[3]_1\,
      I2 => my_empty(1),
      I3 => rd_ptr_timing(0),
      O => \rd_ptr_timing[0]_i_1__0_n_0\
    );
\rd_ptr_timing[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => rd_ptr_0,
      I3 => rd_ptr_timing(1),
      O => \rd_ptr_timing[1]_i_1__0_n_0\
    );
\rd_ptr_timing[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \my_empty_reg[3]_0\(1),
      I1 => if_empty_r_0(0),
      I2 => \^q\(1),
      I3 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I4 => my_empty(1),
      O => rd_ptr_0
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr_timing[0]_i_1__0_n_0\,
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_ptr_timing[1]_i_1__0_n_0\,
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A2A2A00000000"
    )
        port map (
      I0 => tail_r(0),
      I1 => \^q\(0),
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => \my_empty_reg[3]_0\(0),
      I4 => if_empty_r_0(0),
      I5 => init_complete_r1_timing_reg,
      O => \read_fifo.fifo_out_data_r_reg[5]\
    );
\read_fifo.tail_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA959595AAAAAAAA"
    )
        port map (
      I0 => tail_r(0),
      I1 => \^q\(0),
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => \my_empty_reg[3]_0\(0),
      I4 => if_empty_r_0(0),
      I5 => init_complete_r1_timing_reg,
      O => \read_fifo.tail_r_reg[0]\
    );
\wr_ptr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDF80207"
    )
        port map (
      I0 => \my_empty_reg[3]_1\,
      I1 => my_empty(1),
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => my_full(1),
      I4 => \^wr_ptr_reg[1]_0\,
      O => \wr_ptr[0]_i_1__0_n_0\
    );
\wr_ptr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FDFD000A0202"
    )
        port map (
      I0 => \^wr_ptr_reg[1]_0\,
      I1 => my_full(1),
      I2 => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      I3 => my_empty(1),
      I4 => \my_empty_reg[3]_1\,
      I5 => \^wr_ptr_reg[1]_1\,
      O => \wr_ptr[1]_i_1__0_n_0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[0]_i_1__0_n_0\,
      Q => \^wr_ptr_reg[1]_0\,
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_ptr[1]_i_1__0_n_0\,
      Q => \^wr_ptr_reg[1]_1\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_of_pre_fifo is
  port (
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_of_pre_fifo : entity is "mig_7series_v4_0_ddr_of_pre_fifo";
end ddr_mig_7series_v4_0_ddr_of_pre_fifo;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_of_pre_fifo is
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rd_ptr_timing : signal is "50";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rd_ptr_timing : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal wr_en : STD_LOGIC;
  attribute MAX_FANOUT of wr_en : signal is "50";
  attribute RTL_MAX_FANOUT of wr_en : signal is "found";
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT of wr_ptr_timing : signal is "50";
  attribute RTL_KEEP of wr_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT of wr_ptr_timing : signal is "found";
  attribute syn_maxfan of wr_ptr_timing : signal is "10";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[0]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[1]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[1]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[2]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[2]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \wr_ptr_timing_reg[0]\ : label is "found";
  attribute syn_maxfan of \wr_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \wr_ptr_timing_reg[1]\ : label is "found";
  attribute syn_maxfan of \wr_ptr_timing_reg[1]\ : label is "10";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \wr_ptr_timing_reg[2]\ : label is "found";
  attribute syn_maxfan of \wr_ptr_timing_reg[2]\ : label is "10";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wr_en
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '1',
      Q => rd_ptr_timing(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => rd_ptr_timing(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => rd_ptr_timing(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '1',
      Q => wr_ptr_timing(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => wr_ptr_timing(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '0',
      D => '0',
      Q => wr_ptr_timing(2),
      R => rstdiv0_sync_r1_reg_rep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized0\ is
  port (
    \my_empty_reg[0]_0\ : out STD_LOGIC;
    \my_full_reg[3]_0\ : out STD_LOGIC;
    calib_ctl_wren_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized0\ : entity is "mig_7series_v4_0_ddr_of_pre_fifo";
end \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized0\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized0\ is
  signal \my_empty0__0_n_0\ : STD_LOGIC;
  signal my_empty0_n_0 : STD_LOGIC;
  signal \my_empty[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_1_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[0]_0\ : STD_LOGIC;
  signal \my_full3__0\ : STD_LOGIC;
  signal \my_full[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^my_full_reg[3]_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rd_ptr_timing : signal is "50";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rd_ptr_timing : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_2\ : label is "soft_lutpair330";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[0]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[1]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[1]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[2]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[2]\ : label is "10";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2\ : label is "soft_lutpair329";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  \my_empty_reg[0]_0\ <= \^my_empty_reg[0]_0\;
  \my_full_reg[3]_0\ <= \^my_full_reg[3]_0\;
my_empty0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => my_empty0_n_0
    );
\my_empty0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => \my_empty0__0_n_0\
    );
\my_empty[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \^my_empty_reg[0]_0\,
      I1 => init_calib_complete_reg_rep,
      I2 => calib_cmd_wren,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => my_empty0_n_0,
      O => \my_empty[0]_i_1__1_n_0\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \^my_full_reg[3]_0\,
      I1 => init_calib_complete_reg_rep,
      I2 => calib_cmd_wren,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \my_empty0__0_n_0\,
      O => \my_empty[6]_i_1_n_0\
    );
\my_empty_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[0]_i_1__1_n_0\,
      Q => \^my_empty_reg[0]_0\,
      S => rstdiv0_sync_r1_reg_rep
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[6]_i_1_n_0\,
      Q => \^my_full_reg[3]_0\,
      S => rstdiv0_sync_r1_reg_rep
    );
\my_full[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => init_calib_complete_reg_rep,
      I2 => calib_cmd_wren,
      I3 => \^my_full_reg[3]_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \my_full[3]_i_1__0_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1__0_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr(0),
      O => rd_ptr0(0)
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      O => rd_ptr0(1)
    );
\rd_ptr[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^my_full_reg[3]_0\,
      O => \my_full3__0\
    );
\rd_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => rd_ptr(2),
      O => rd_ptr0(2)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(0),
      Q => rd_ptr(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(1),
      Q => rd_ptr(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(2),
      Q => rd_ptr(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(0),
      Q => rd_ptr_timing(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(1),
      Q => rd_ptr_timing(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(2),
      Q => rd_ptr_timing(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr(0),
      O => wr_ptr0(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => wr_ptr0(1)
    );
\wr_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_ptr(2),
      O => wr_ptr0(2)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(0),
      Q => wr_ptr(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(1),
      Q => wr_ptr(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(2),
      Q => wr_ptr(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(0),
      Q => wr_ptr_timing(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(1),
      Q => wr_ptr_timing(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => wr_ptr0(2),
      Q => wr_ptr_timing(2),
      R => rstdiv0_sync_r1_reg_rep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized1\ is
  port (
    \my_empty_reg[0]_0\ : out STD_LOGIC;
    \my_full_reg[3]_0\ : out STD_LOGIC;
    calib_ctl_wren_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    calib_ctl_wren_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized1\ : entity is "mig_7series_v4_0_ddr_of_pre_fifo";
end \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized1\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized1\ is
  signal \my_empty0__0_n_0\ : STD_LOGIC;
  signal my_empty0_n_0 : STD_LOGIC;
  signal \my_empty[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[0]_0\ : STD_LOGIC;
  signal \my_full3__0\ : STD_LOGIC;
  signal \my_full[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^my_full_reg[3]_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rd_ptr_timing : signal is "50";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rd_ptr_timing : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rd_ptr_timing : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rd_ptr_timing : signal is "10";
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_2\ : label is "soft_lutpair332";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[0]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[0]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[1]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[1]\ : label is "10";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute RTL_MAX_FANOUT of \rd_ptr_timing_reg[2]\ : label is "found";
  attribute syn_maxfan of \rd_ptr_timing_reg[2]\ : label is "10";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_2\ : label is "soft_lutpair331";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  \my_empty_reg[0]_0\ <= \^my_empty_reg[0]_0\;
  \my_full_reg[3]_0\ <= \^my_full_reg[3]_0\;
my_empty0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => my_empty0_n_0
    );
\my_empty0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(2),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(1),
      O => \my_empty0__0_n_0\
    );
\my_empty[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \^my_empty_reg[0]_0\,
      I1 => init_calib_complete_reg_rep,
      I2 => calib_cmd_wren,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => my_empty0_n_0,
      O => \my_empty[0]_i_1__2_n_0\
    );
\my_empty[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \^my_full_reg[3]_0\,
      I1 => init_calib_complete_reg_rep,
      I2 => calib_cmd_wren,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \my_empty0__0_n_0\,
      O => \my_empty[6]_i_1__0_n_0\
    );
\my_empty_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[0]_i_1__2_n_0\,
      Q => \^my_empty_reg[0]_0\,
      S => rstdiv0_sync_r1_reg_rep
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[6]_i_1__0_n_0\,
      Q => \^my_full_reg[3]_0\,
      S => rstdiv0_sync_r1_reg_rep
    );
\my_full[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
        port map (
      I0 => \my_full_reg_n_0_[3]\,
      I1 => init_calib_complete_reg_rep,
      I2 => calib_cmd_wren,
      I3 => \^my_full_reg[3]_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \my_full[3]_i_1__1_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1__1_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr(0),
      O => rd_ptr0(0)
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      O => rd_ptr0(1)
    );
\rd_ptr[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^my_full_reg[3]_0\,
      O => \my_full3__0\
    );
\rd_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => rd_ptr(2),
      O => rd_ptr0(2)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(0),
      Q => rd_ptr(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(1),
      Q => rd_ptr(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(2),
      Q => rd_ptr(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(0),
      Q => rd_ptr_timing(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(1),
      Q => rd_ptr_timing(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \my_full3__0\,
      D => rd_ptr0(2),
      Q => rd_ptr_timing(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr(0),
      O => wr_ptr0(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      O => wr_ptr0(1)
    );
\wr_ptr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => wr_ptr(2),
      O => wr_ptr0(2)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => calib_ctl_wren_reg_0(0),
      D => wr_ptr0(0),
      Q => wr_ptr(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => calib_ctl_wren_reg_0(0),
      D => wr_ptr0(1),
      Q => wr_ptr(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => calib_ctl_wren_reg_0(0),
      D => wr_ptr0(2),
      Q => wr_ptr(2),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => calib_ctl_wren_reg_0(0),
      D => wr_ptr0(0),
      Q => wr_ptr_timing(0),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => calib_ctl_wren_reg_0(0),
      D => wr_ptr0(1),
      Q => wr_ptr_timing(1),
      R => rstdiv0_sync_r1_reg_rep
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => calib_ctl_wren_reg_0(0),
      D => wr_ptr0(2),
      Q => wr_ptr_timing(2),
      R => rstdiv0_sync_r1_reg_rep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized2\ is
  port (
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_3\ : out STD_LOGIC;
    \my_empty_reg[7]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    D0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_mc_data_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ofifo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    A_of_full : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \entry_cnt_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized2\ : entity is "mig_7series_v4_0_ddr_of_pre_fifo";
end \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized2\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \entry_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \entry_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \entry_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \entry_cnt_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \entry_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \entry_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_5_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[7]\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[4]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr_timing[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_0\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_1\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_2\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_3\ : STD_LOGIC;
  signal wr_ptr0 : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \entry_cnt[0]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \entry_cnt[3]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \my_empty[7]_i_4__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \my_empty[7]_i_5\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \my_full[4]_i_3__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \my_full[4]_i_4__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \out_fifo_i_10__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \out_fifo_i_11__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \out_fifo_i_12__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \out_fifo_i_13__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of out_fifo_i_18 : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of out_fifo_i_19 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \out_fifo_i_20__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \out_fifo_i_21__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of out_fifo_i_26 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of out_fifo_i_27 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \out_fifo_i_28__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \out_fifo_i_29__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \out_fifo_i_2__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of out_fifo_i_34 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of out_fifo_i_35 : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of out_fifo_i_36 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of out_fifo_i_37 : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \out_fifo_i_3__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of out_fifo_i_42 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of out_fifo_i_43 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of out_fifo_i_44 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of out_fifo_i_45 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \out_fifo_i_4__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of out_fifo_i_50 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of out_fifo_i_51 : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \out_fifo_i_52__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \out_fifo_i_53__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of out_fifo_i_58 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of out_fifo_i_59 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \out_fifo_i_5__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \out_fifo_i_60__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \out_fifo_i_61__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of out_fifo_i_66 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of out_fifo_i_67 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \out_fifo_i_68__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \out_fifo_i_69__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \out_fifo_i_6__1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of out_fifo_i_74 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of out_fifo_i_75 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \out_fifo_i_7__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \out_fifo_i_8__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \out_fifo_i_9__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \rd_ptr_timing[0]_i_1__2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \rd_ptr_timing[1]_i_1__2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \rd_ptr_timing[2]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \rd_ptr_timing[3]_i_2__0\ : label is "soft_lutpair354";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2\ : label is "soft_lutpair355";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \my_empty_reg[1]_0\ <= \^my_empty_reg[1]_0\;
  \rd_ptr_timing_reg[2]_0\ <= \^rd_ptr_timing_reg[2]_0\;
  \rd_ptr_timing_reg[2]_1\ <= \^rd_ptr_timing_reg[2]_1\;
  \rd_ptr_timing_reg[2]_2\ <= \^rd_ptr_timing_reg[2]_2\;
  \rd_ptr_timing_reg[2]_3\ <= \^rd_ptr_timing_reg[2]_3\;
\entry_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[0]\,
      O => \entry_cnt[0]_i_1_n_0\
    );
\entry_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[0]\,
      I1 => A_of_full,
      I2 => mux_wrdata_en,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \entry_cnt_reg_n_0_[1]\,
      O => \entry_cnt[1]_i_1_n_0\
    );
\entry_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080AAEA5515"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[0]\,
      I1 => A_of_full,
      I2 => mux_wrdata_en,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \entry_cnt_reg__0\(2),
      I5 => \entry_cnt_reg_n_0_[1]\,
      O => \entry_cnt[2]_i_1_n_0\
    );
\entry_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \entry_cnt[4]_i_3_n_0\,
      I1 => \entry_cnt_reg_n_0_[0]\,
      I2 => \entry_cnt_reg_n_0_[1]\,
      I3 => \entry_cnt_reg__0\(3),
      I4 => \entry_cnt_reg__0\(2),
      O => \entry_cnt[3]_i_1_n_0\
    );
\entry_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5550005000033303"
    )
        port map (
      I0 => \my_full_reg_n_0_[4]\,
      I1 => \my_empty_reg_n_0_[7]\,
      I2 => calib_wrdata_en,
      I3 => \init_calib_complete_reg_rep__4\,
      I4 => mc_wrdata_en,
      I5 => A_of_full,
      O => \entry_cnt[4]_i_1_n_0\
    );
\entry_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[1]\,
      I1 => \entry_cnt_reg_n_0_[0]\,
      I2 => \entry_cnt[4]_i_3_n_0\,
      I3 => \entry_cnt_reg__0\(2),
      I4 => \entry_cnt_reg__0\(4),
      I5 => \entry_cnt_reg__0\(3),
      O => \entry_cnt[4]_i_2_n_0\
    );
\entry_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => A_of_full,
      I1 => mc_wrdata_en,
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => calib_wrdata_en,
      I4 => \my_full_reg_n_0_[4]\,
      O => \entry_cnt[4]_i_3_n_0\
    );
\entry_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[0]_i_1_n_0\,
      Q => \entry_cnt_reg_n_0_[0]\,
      R => ofifo_rst
    );
\entry_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[1]_i_1_n_0\,
      Q => \entry_cnt_reg_n_0_[1]\,
      R => ofifo_rst
    );
\entry_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[2]_i_1_n_0\,
      Q => \entry_cnt_reg__0\(2),
      R => ofifo_rst
    );
\entry_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[3]_i_1_n_0\,
      Q => \entry_cnt_reg__0\(3),
      R => ofifo_rst
    );
\entry_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1_n_0\,
      D => \entry_cnt[4]_i_2_n_0\,
      Q => \entry_cnt_reg__0\(4),
      R => ofifo_rst
    );
mem_reg_0_15_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000E2E2E2"
    )
        port map (
      I0 => calib_wrdata_en,
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => mc_wrdata_en,
      I3 => A_of_full,
      I4 => \my_full_reg_n_0_[4]\,
      I5 => \^my_empty_reg[1]_0\,
      O => wr_en_3
    );
\my_empty[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF071F070"
    )
        port map (
      I0 => mux_wrdata_en,
      I1 => A_of_full,
      I2 => \^my_empty_reg[1]_0\,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => my_empty0,
      I5 => ofifo_rst,
      O => \my_empty[1]_i_1__0_n_0\
    );
\my_empty[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF071F070"
    )
        port map (
      I0 => mux_wrdata_en,
      I1 => A_of_full,
      I2 => \my_empty_reg_n_0_[7]\,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => my_empty0,
      I5 => ofifo_rst,
      O => \my_empty[7]_i_1__0_n_0\
    );
\my_empty[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => wr_ptr_timing(2),
      I1 => \my_empty[7]_i_4__0_n_0\,
      I2 => wr_ptr_timing(3),
      I3 => \my_empty[7]_i_5_n_0\,
      I4 => \^rd_ptr_timing_reg[2]_2\,
      O => my_empty0
    );
\my_empty[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => wr_ptr_timing(1),
      I1 => \^rd_ptr_timing_reg[2]_0\,
      I2 => \^rd_ptr_timing_reg[2]_1\,
      I3 => \^rd_ptr_timing_reg[2]_3\,
      I4 => wr_ptr_timing(0),
      O => \my_empty[7]_i_4__0_n_0\
    );
\my_empty[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => \^rd_ptr_timing_reg[2]_0\,
      I3 => \^rd_ptr_timing_reg[2]_1\,
      I4 => \^rd_ptr_timing_reg[2]_3\,
      O => \my_empty[7]_i_5_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1__0_n_0\,
      Q => \^my_empty_reg[1]_0\,
      R => '0'
    );
\my_empty_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[7]_i_1__0_n_0\,
      Q => \my_empty_reg_n_0_[7]\,
      R => '0'
    );
\my_full[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
        port map (
      I0 => my_full0,
      I1 => mux_wrdata_en,
      I2 => A_of_full,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \my_empty_reg_n_0_[7]\,
      I5 => ofifo_rst,
      O => \my_full[4]_i_1__0_n_0\
    );
\my_full[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => rd_ptr_timing(2),
      I1 => \my_full[4]_i_3__0_n_0\,
      I2 => rd_ptr_timing(3),
      I3 => \my_full[4]_i_4__0_n_0\,
      I4 => \^q\(2),
      O => my_full0
    );
\my_full[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => rd_ptr_timing(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => rd_ptr_timing(0),
      O => \my_full[4]_i_3__0_n_0\
    );
\my_full[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \my_full[4]_i_4__0_n_0\
    );
\my_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[4]_i_1__0_n_0\,
      Q => \my_full_reg_n_0_[4]\,
      R => '0'
    );
ofs_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \entry_cnt_reg__0\(2),
      I1 => \entry_cnt_reg__0\(4),
      I2 => \entry_cnt_reg__0\(3),
      I3 => \entry_cnt_reg[4]_0\(0),
      I4 => \entry_cnt_reg[4]_0\(2),
      I5 => \entry_cnt_reg[4]_0\(1),
      O => phy_mc_data_full
    );
out_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => \^my_empty_reg[1]_0\,
      I1 => mc_wrdata_en,
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => calib_wrdata_en,
      I4 => A_of_full,
      O => \my_empty_reg[7]_0\
    );
\out_fifo_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(11),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(3)
    );
\out_fifo_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(10),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(2)
    );
\out_fifo_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(9),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(1)
    );
\out_fifo_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(8),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(0)
    );
out_fifo_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(15),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(3)
    );
out_fifo_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(14),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(2)
    );
\out_fifo_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(13),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(1)
    );
\out_fifo_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(12),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(0)
    );
out_fifo_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(19),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(3)
    );
out_fifo_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(18),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(2)
    );
\out_fifo_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(17),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(1)
    );
\out_fifo_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(16),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(0)
    );
\out_fifo_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(7),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(7)
    );
out_fifo_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(23),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(3)
    );
out_fifo_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(22),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(2)
    );
out_fifo_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(21),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(1)
    );
out_fifo_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(20),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(0)
    );
\out_fifo_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(6),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(6)
    );
out_fifo_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(27),
      I1 => \^my_empty_reg[1]_0\,
      O => D5(3)
    );
out_fifo_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(26),
      I1 => \^my_empty_reg[1]_0\,
      O => D5(2)
    );
out_fifo_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(25),
      I1 => \^my_empty_reg[1]_0\,
      O => D5(1)
    );
out_fifo_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(24),
      I1 => \^my_empty_reg[1]_0\,
      O => D5(0)
    );
\out_fifo_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(5),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(5)
    );
out_fifo_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(31),
      I1 => \^my_empty_reg[1]_0\,
      O => D6(3)
    );
out_fifo_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(30),
      I1 => \^my_empty_reg[1]_0\,
      O => D6(2)
    );
\out_fifo_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(29),
      I1 => \^my_empty_reg[1]_0\,
      O => D6(1)
    );
\out_fifo_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(28),
      I1 => \^my_empty_reg[1]_0\,
      O => D6(0)
    );
out_fifo_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(35),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(3)
    );
out_fifo_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(34),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(2)
    );
\out_fifo_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(4),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(4)
    );
\out_fifo_i_60__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(33),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(1)
    );
\out_fifo_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(32),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(0)
    );
out_fifo_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(39),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(3)
    );
out_fifo_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(38),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(2)
    );
\out_fifo_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(37),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(1)
    );
\out_fifo_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(36),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(0)
    );
\out_fifo_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(3),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(3)
    );
out_fifo_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(41),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(1)
    );
out_fifo_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(40),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(0)
    );
\out_fifo_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(2),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(2)
    );
\out_fifo_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(1),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(1)
    );
\out_fifo_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(0),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(0)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(0),
      Q => \^rd_ptr_timing_reg[2]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(1),
      Q => \^rd_ptr_timing_reg[2]_1\,
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(2),
      Q => \^rd_ptr_timing_reg[2]_2\,
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(3),
      Q => \^rd_ptr_timing_reg[2]_3\,
      R => ofifo_rst
    );
\rd_ptr_timing[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_3\,
      I1 => \^rd_ptr_timing_reg[2]_0\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr_timing[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_3\,
      I1 => \^rd_ptr_timing_reg[2]_0\,
      I2 => \^rd_ptr_timing_reg[2]_1\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr_timing[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_2\,
      I1 => \^rd_ptr_timing_reg[2]_0\,
      I2 => \^rd_ptr_timing_reg[2]_1\,
      I3 => \^rd_ptr_timing_reg[2]_3\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr_timing[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \my_empty_reg_n_0_[7]\,
      I1 => A_of_full,
      O => \rd_ptr_timing[3]_i_1__1_n_0\
    );
\rd_ptr_timing[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_3\,
      I1 => \^rd_ptr_timing_reg[2]_1\,
      I2 => \^rd_ptr_timing_reg[2]_0\,
      I3 => \^rd_ptr_timing_reg[2]_2\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__1_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
\wr_ptr[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000E2E2E2"
    )
        port map (
      I0 => calib_wrdata_en,
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => mc_wrdata_en,
      I3 => A_of_full,
      I4 => \my_full_reg_n_0_[4]\,
      I5 => \my_empty_reg_n_0_[7]\,
      O => wr_ptr0
    );
\wr_ptr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => \^q\(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => \^q\(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => \^q\(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => \^q\(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized3\ is
  port (
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_3\ : out STD_LOGIC;
    wr_en_5 : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[6]_0\ : out STD_LOGIC;
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    B_of_full : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized3\ : entity is "mig_7series_v4_0_ddr_of_pre_fifo";
end \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized3\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_3_n_0\ : STD_LOGIC;
  signal \my_empty[6]_i_4_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[6]\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[3]_i_1_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_3_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_4_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr_timing[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_0\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_1\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_2\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_3\ : STD_LOGIC;
  signal \wr_ptr0__0\ : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[6]_i_3\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \my_empty[6]_i_4\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \my_full[3]_i_3\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \my_full[3]_i_4\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \out_fifo_i_10__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \out_fifo_i_11__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \out_fifo_i_12__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \out_fifo_i_13__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \out_fifo_i_18__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \out_fifo_i_19__1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \out_fifo_i_1__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \out_fifo_i_20__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \out_fifo_i_21__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \out_fifo_i_26__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \out_fifo_i_27__1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \out_fifo_i_28__2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \out_fifo_i_29__2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \out_fifo_i_2__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \out_fifo_i_34__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \out_fifo_i_35__1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \out_fifo_i_37__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \out_fifo_i_3__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \out_fifo_i_4__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \out_fifo_i_58__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \out_fifo_i_59__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \out_fifo_i_5__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \out_fifo_i_60__2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \out_fifo_i_61__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \out_fifo_i_66__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \out_fifo_i_67__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \out_fifo_i_68__2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \out_fifo_i_69__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \out_fifo_i_74__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \out_fifo_i_75__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \out_fifo_i_76__1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \out_fifo_i_77__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \rd_ptr_timing[0]_i_1__3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \rd_ptr_timing[1]_i_1__3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \rd_ptr_timing[2]_i_1__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \rd_ptr_timing[3]_i_2__1\ : label is "soft_lutpair382";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_1__2\ : label is "soft_lutpair381";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \my_empty_reg[1]_0\ <= \^my_empty_reg[1]_0\;
  \rd_ptr_timing_reg[2]_0\ <= \^rd_ptr_timing_reg[2]_0\;
  \rd_ptr_timing_reg[2]_1\ <= \^rd_ptr_timing_reg[2]_1\;
  \rd_ptr_timing_reg[2]_2\ <= \^rd_ptr_timing_reg[2]_2\;
  \rd_ptr_timing_reg[2]_3\ <= \^rd_ptr_timing_reg[2]_3\;
\my_empty[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF071F070"
    )
        port map (
      I0 => mux_cmd_wren,
      I1 => B_of_full,
      I2 => \^my_empty_reg[1]_0\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => my_empty0,
      I5 => SR(0),
      O => \my_empty[1]_i_1__1_n_0\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF071F070"
    )
        port map (
      I0 => mux_cmd_wren,
      I1 => B_of_full,
      I2 => \my_empty_reg_n_0_[6]\,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => my_empty0,
      I5 => SR(0),
      O => \my_empty[6]_i_1_n_0\
    );
\my_empty[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => wr_ptr_timing(2),
      I1 => \my_empty[6]_i_3_n_0\,
      I2 => wr_ptr_timing(3),
      I3 => \my_empty[6]_i_4_n_0\,
      I4 => \^rd_ptr_timing_reg[2]_2\,
      O => my_empty0
    );
\my_empty[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => wr_ptr_timing(1),
      I1 => \^rd_ptr_timing_reg[2]_0\,
      I2 => \^rd_ptr_timing_reg[2]_1\,
      I3 => \^rd_ptr_timing_reg[2]_3\,
      I4 => wr_ptr_timing(0),
      O => \my_empty[6]_i_3_n_0\
    );
\my_empty[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => \^rd_ptr_timing_reg[2]_0\,
      I3 => \^rd_ptr_timing_reg[2]_1\,
      I4 => \^rd_ptr_timing_reg[2]_3\,
      O => \my_empty[6]_i_4_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1__1_n_0\,
      Q => \^my_empty_reg[1]_0\,
      R => '0'
    );
\my_empty_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[6]_i_1_n_0\,
      Q => \my_empty_reg_n_0_[6]\,
      R => '0'
    );
\my_full[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
        port map (
      I0 => my_full0,
      I1 => mux_cmd_wren,
      I2 => B_of_full,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \my_empty_reg_n_0_[6]\,
      I5 => SR(0),
      O => \my_full[3]_i_1_n_0\
    );
\my_full[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => rd_ptr_timing(2),
      I1 => \my_full[3]_i_3_n_0\,
      I2 => rd_ptr_timing(3),
      I3 => \my_full[3]_i_4_n_0\,
      I4 => \^q\(2),
      O => my_full0
    );
\my_full[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => rd_ptr_timing(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => rd_ptr_timing(0),
      O => \my_full[3]_i_3_n_0\
    );
\my_full[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \my_full[3]_i_4_n_0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[3]_i_1_n_0\,
      Q => \my_full_reg_n_0_[3]\,
      R => '0'
    );
\out_fifo_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(7),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(3)
    );
\out_fifo_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(6),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(2)
    );
\out_fifo_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(5),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(1)
    );
\out_fifo_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(4),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(0)
    );
\out_fifo_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(11),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(3)
    );
\out_fifo_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(10),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(2)
    );
\out_fifo_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \^my_empty_reg[1]_0\,
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => calib_cmd_wren,
      I3 => B_of_full,
      O => \my_empty_reg[6]_0\
    );
\out_fifo_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(9),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(1)
    );
\out_fifo_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(8),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(0)
    );
\out_fifo_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(15),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(3)
    );
\out_fifo_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(14),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(2)
    );
\out_fifo_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(13),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(1)
    );
\out_fifo_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(12),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(0)
    );
\out_fifo_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(3),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(3)
    );
\out_fifo_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(19),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(3)
    );
\out_fifo_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(18),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(2)
    );
\out_fifo_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(17),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(1)
    );
\out_fifo_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(16),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(0)
    );
\out_fifo_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(2),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(2)
    );
\out_fifo_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(1),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(1)
    );
\out_fifo_i_58__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(23),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(3)
    );
\out_fifo_i_59__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(22),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(2)
    );
\out_fifo_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(0),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(0)
    );
\out_fifo_i_60__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(21),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(1)
    );
\out_fifo_i_61__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(20),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(0)
    );
\out_fifo_i_66__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(27),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(3)
    );
\out_fifo_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(26),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(2)
    );
\out_fifo_i_68__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(25),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(1)
    );
\out_fifo_i_69__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(24),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(0)
    );
\out_fifo_i_74__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(31),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(3)
    );
\out_fifo_i_75__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(30),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(2)
    );
\out_fifo_i_76__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(29),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(1)
    );
\out_fifo_i_77__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(28),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(0)
    );
p_17_out: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => B_of_full,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \^my_empty_reg[1]_0\,
      O => wr_en_5
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__2_n_0\,
      D => nxt_rd_ptr(0),
      Q => \^rd_ptr_timing_reg[2]_0\,
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__2_n_0\,
      D => nxt_rd_ptr(1),
      Q => \^rd_ptr_timing_reg[2]_1\,
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__2_n_0\,
      D => nxt_rd_ptr(2),
      Q => \^rd_ptr_timing_reg[2]_2\,
      R => SR(0)
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__2_n_0\,
      D => nxt_rd_ptr(3),
      Q => \^rd_ptr_timing_reg[2]_3\,
      R => SR(0)
    );
\rd_ptr_timing[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_3\,
      I1 => \^rd_ptr_timing_reg[2]_0\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr_timing[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_3\,
      I1 => \^rd_ptr_timing_reg[2]_0\,
      I2 => \^rd_ptr_timing_reg[2]_1\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr_timing[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_2\,
      I1 => \^rd_ptr_timing_reg[2]_0\,
      I2 => \^rd_ptr_timing_reg[2]_1\,
      I3 => \^rd_ptr_timing_reg[2]_3\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr_timing[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \my_empty_reg_n_0_[6]\,
      I1 => B_of_full,
      O => \rd_ptr_timing[3]_i_1__2_n_0\
    );
\rd_ptr_timing[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_3\,
      I1 => \^rd_ptr_timing_reg[2]_1\,
      I2 => \^rd_ptr_timing_reg[2]_0\,
      I3 => \^rd_ptr_timing_reg[2]_2\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__2_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__2_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__2_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__2_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => SR(0)
    );
wr_ptr0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => B_of_full,
      I3 => \my_full_reg_n_0_[3]\,
      I4 => \my_empty_reg_n_0_[6]\,
      O => \wr_ptr0__0\
    );
\wr_ptr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized4\ is
  port (
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_3\ : out STD_LOGIC;
    \my_empty_reg[7]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en_4 : out STD_LOGIC;
    \wr_ptr_timing_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ofifo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    C_of_full : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \init_calib_complete_reg_rep__3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized4\ : entity is "mig_7series_v4_0_ddr_of_pre_fifo";
end \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized4\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \entry_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \entry_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \entry_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \entry_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \entry_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \entry_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \entry_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \entry_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \entry_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[7]\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[4]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr_timing[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_0\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_1\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_2\ : STD_LOGIC;
  signal \^rd_ptr_timing_reg[2]_3\ : STD_LOGIC;
  signal wr_ptr0 : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr_ptr_timing_reg[2]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \entry_cnt[0]_i_1__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \entry_cnt[3]_i_1__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \my_empty[7]_i_3__1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \my_empty[7]_i_4__1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \my_full[4]_i_3__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \my_full[4]_i_4__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \out_fifo_i_10__1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \out_fifo_i_11__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \out_fifo_i_12__1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \out_fifo_i_13__1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \out_fifo_i_18__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \out_fifo_i_19__0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \out_fifo_i_20__1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \out_fifo_i_21__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \out_fifo_i_26__0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \out_fifo_i_27__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \out_fifo_i_28__1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \out_fifo_i_29__1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \out_fifo_i_2__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \out_fifo_i_30__1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \out_fifo_i_31__1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \out_fifo_i_32__0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \out_fifo_i_33__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \out_fifo_i_34__0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \out_fifo_i_35__0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \out_fifo_i_36__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \out_fifo_i_37__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \out_fifo_i_3__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \out_fifo_i_42__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \out_fifo_i_43__0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \out_fifo_i_44__0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \out_fifo_i_45__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \out_fifo_i_4__1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \out_fifo_i_50__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \out_fifo_i_51__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \out_fifo_i_52__1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \out_fifo_i_53__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \out_fifo_i_58__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \out_fifo_i_59__0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \out_fifo_i_5__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \out_fifo_i_60__1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \out_fifo_i_61__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \out_fifo_i_66__0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \out_fifo_i_67__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \out_fifo_i_68__1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \out_fifo_i_69__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \out_fifo_i_74__0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \out_fifo_i_75__0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \rd_ptr_timing[0]_i_1__4\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \rd_ptr_timing[1]_i_1__4\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \rd_ptr_timing[2]_i_1__2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \rd_ptr_timing[3]_i_2__2\ : label is "soft_lutpair439";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__4\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__4\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2__0\ : label is "soft_lutpair438";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \my_empty_reg[1]_0\ <= \^my_empty_reg[1]_0\;
  \rd_ptr_timing_reg[2]_0\ <= \^rd_ptr_timing_reg[2]_0\;
  \rd_ptr_timing_reg[2]_1\ <= \^rd_ptr_timing_reg[2]_1\;
  \rd_ptr_timing_reg[2]_2\ <= \^rd_ptr_timing_reg[2]_2\;
  \rd_ptr_timing_reg[2]_3\ <= \^rd_ptr_timing_reg[2]_3\;
  \wr_ptr_timing_reg[2]_0\(3 downto 0) <= \^wr_ptr_timing_reg[2]_0\(3 downto 0);
\entry_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[0]\,
      O => \entry_cnt[0]_i_1__0_n_0\
    );
\entry_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[0]\,
      I1 => C_of_full,
      I2 => mux_wrdata_en,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \entry_cnt_reg_n_0_[1]\,
      O => \entry_cnt[1]_i_1__0_n_0\
    );
\entry_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080AAEA5515"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[0]\,
      I1 => C_of_full,
      I2 => mux_wrdata_en,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \^q\(0),
      I5 => \entry_cnt_reg_n_0_[1]\,
      O => \entry_cnt[2]_i_1__0_n_0\
    );
\entry_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \entry_cnt[4]_i_3__0_n_0\,
      I1 => \entry_cnt_reg_n_0_[0]\,
      I2 => \entry_cnt_reg_n_0_[1]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \entry_cnt[3]_i_1__0_n_0\
    );
\entry_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5550005000033303"
    )
        port map (
      I0 => \my_full_reg_n_0_[4]\,
      I1 => \my_empty_reg_n_0_[7]\,
      I2 => calib_wrdata_en,
      I3 => \init_calib_complete_reg_rep__4\,
      I4 => mc_wrdata_en,
      I5 => C_of_full,
      O => \entry_cnt[4]_i_1__0_n_0\
    );
\entry_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \entry_cnt_reg_n_0_[1]\,
      I1 => \entry_cnt_reg_n_0_[0]\,
      I2 => \entry_cnt[4]_i_3__0_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \entry_cnt[4]_i_2__0_n_0\
    );
\entry_cnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => C_of_full,
      I1 => mc_wrdata_en,
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => calib_wrdata_en,
      I4 => \my_full_reg_n_0_[4]\,
      O => \entry_cnt[4]_i_3__0_n_0\
    );
\entry_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1__0_n_0\,
      D => \entry_cnt[0]_i_1__0_n_0\,
      Q => \entry_cnt_reg_n_0_[0]\,
      R => ofifo_rst
    );
\entry_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1__0_n_0\,
      D => \entry_cnt[1]_i_1__0_n_0\,
      Q => \entry_cnt_reg_n_0_[1]\,
      R => ofifo_rst
    );
\entry_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1__0_n_0\,
      D => \entry_cnt[2]_i_1__0_n_0\,
      Q => \^q\(0),
      R => ofifo_rst
    );
\entry_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1__0_n_0\,
      D => \entry_cnt[3]_i_1__0_n_0\,
      Q => \^q\(1),
      R => ofifo_rst
    );
\entry_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \entry_cnt[4]_i_1__0_n_0\,
      D => \entry_cnt[4]_i_2__0_n_0\,
      Q => \^q\(2),
      R => ofifo_rst
    );
\mem_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000E2E2E2"
    )
        port map (
      I0 => calib_wrdata_en,
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => mc_wrdata_en,
      I3 => C_of_full,
      I4 => \my_full_reg_n_0_[4]\,
      I5 => \^my_empty_reg[1]_0\,
      O => wr_en_4
    );
\my_empty[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF071F070"
    )
        port map (
      I0 => mux_wrdata_en,
      I1 => C_of_full,
      I2 => \^my_empty_reg[1]_0\,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => my_empty0,
      I5 => ofifo_rst,
      O => \my_empty[1]_i_1__2_n_0\
    );
\my_empty[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF071F070"
    )
        port map (
      I0 => mux_wrdata_en,
      I1 => C_of_full,
      I2 => \my_empty_reg_n_0_[7]\,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => my_empty0,
      I5 => ofifo_rst,
      O => \my_empty[7]_i_1__1_n_0\
    );
\my_empty[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => wr_ptr_timing(2),
      I1 => \my_empty[7]_i_3__1_n_0\,
      I2 => wr_ptr_timing(3),
      I3 => \my_empty[7]_i_4__1_n_0\,
      I4 => \^rd_ptr_timing_reg[2]_2\,
      O => my_empty0
    );
\my_empty[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => wr_ptr_timing(1),
      I1 => \^rd_ptr_timing_reg[2]_0\,
      I2 => \^rd_ptr_timing_reg[2]_1\,
      I3 => \^rd_ptr_timing_reg[2]_3\,
      I4 => wr_ptr_timing(0),
      O => \my_empty[7]_i_3__1_n_0\
    );
\my_empty[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => \^rd_ptr_timing_reg[2]_0\,
      I3 => \^rd_ptr_timing_reg[2]_1\,
      I4 => \^rd_ptr_timing_reg[2]_3\,
      O => \my_empty[7]_i_4__1_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1__2_n_0\,
      Q => \^my_empty_reg[1]_0\,
      R => '0'
    );
\my_empty_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[7]_i_1__1_n_0\,
      Q => \my_empty_reg_n_0_[7]\,
      R => '0'
    );
\my_full[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
        port map (
      I0 => my_full0,
      I1 => mux_wrdata_en,
      I2 => C_of_full,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \my_empty_reg_n_0_[7]\,
      I5 => ofifo_rst,
      O => \my_full[4]_i_1__1_n_0\
    );
\my_full[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => rd_ptr_timing(2),
      I1 => \my_full[4]_i_3__1_n_0\,
      I2 => rd_ptr_timing(3),
      I3 => \my_full[4]_i_4__1_n_0\,
      I4 => \^wr_ptr_timing_reg[2]_0\(2),
      O => my_full0
    );
\my_full[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => rd_ptr_timing(1),
      I1 => \^wr_ptr_timing_reg[2]_0\(0),
      I2 => \^wr_ptr_timing_reg[2]_0\(1),
      I3 => \^wr_ptr_timing_reg[2]_0\(3),
      I4 => rd_ptr_timing(0),
      O => \my_full[4]_i_3__1_n_0\
    );
\my_full[4]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => \^wr_ptr_timing_reg[2]_0\(0),
      I3 => \^wr_ptr_timing_reg[2]_0\(1),
      I4 => \^wr_ptr_timing_reg[2]_0\(3),
      O => \my_full[4]_i_4__1_n_0\
    );
\my_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[4]_i_1__1_n_0\,
      Q => \my_full_reg_n_0_[4]\,
      R => '0'
    );
\out_fifo_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(7),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(3)
    );
\out_fifo_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(6),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(2)
    );
\out_fifo_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(5),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(1)
    );
\out_fifo_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(4),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(0)
    );
\out_fifo_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(11),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(3)
    );
\out_fifo_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(10),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(2)
    );
\out_fifo_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => \^my_empty_reg[1]_0\,
      I1 => mc_wrdata_en,
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => calib_wrdata_en,
      I4 => C_of_full,
      O => \my_empty_reg[7]_0\
    );
\out_fifo_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(9),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(1)
    );
\out_fifo_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(8),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(0)
    );
\out_fifo_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(19),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(7)
    );
\out_fifo_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(18),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(6)
    );
\out_fifo_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(17),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(5)
    );
\out_fifo_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(16),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(4)
    );
\out_fifo_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(3),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(3)
    );
\out_fifo_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(15),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(3)
    );
\out_fifo_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(14),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(2)
    );
\out_fifo_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(13),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(1)
    );
\out_fifo_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(12),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(0)
    );
\out_fifo_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(23),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(3)
    );
\out_fifo_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(22),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(2)
    );
\out_fifo_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(21),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(1)
    );
\out_fifo_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(20),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(0)
    );
\out_fifo_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(2),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(2)
    );
\out_fifo_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(27),
      I1 => \^my_empty_reg[1]_0\,
      O => D5(3)
    );
\out_fifo_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(26),
      I1 => \^my_empty_reg[1]_0\,
      O => D5(2)
    );
\out_fifo_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(25),
      I1 => \^my_empty_reg[1]_0\,
      O => D5(1)
    );
\out_fifo_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(24),
      I1 => \^my_empty_reg[1]_0\,
      O => D5(0)
    );
\out_fifo_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(1),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(1)
    );
\out_fifo_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(31),
      I1 => \^my_empty_reg[1]_0\,
      O => D6(3)
    );
\out_fifo_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(30),
      I1 => \^my_empty_reg[1]_0\,
      O => D6(2)
    );
\out_fifo_i_52__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(29),
      I1 => \^my_empty_reg[1]_0\,
      O => D6(1)
    );
\out_fifo_i_53__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(28),
      I1 => \^my_empty_reg[1]_0\,
      O => D6(0)
    );
\out_fifo_i_58__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(35),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(3)
    );
\out_fifo_i_59__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(34),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(2)
    );
\out_fifo_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(0),
      I1 => \^my_empty_reg[1]_0\,
      O => D0(0)
    );
\out_fifo_i_60__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(33),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(1)
    );
\out_fifo_i_61__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(32),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(0)
    );
\out_fifo_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(39),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(3)
    );
\out_fifo_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(38),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(2)
    );
\out_fifo_i_68__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(37),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(1)
    );
\out_fifo_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(36),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(0)
    );
\out_fifo_i_74__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(41),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(1)
    );
\out_fifo_i_75__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_ptr_reg[3]_0\(40),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(0)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(0),
      Q => \^rd_ptr_timing_reg[2]_0\,
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(1),
      Q => \^rd_ptr_timing_reg[2]_1\,
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(2),
      Q => \^rd_ptr_timing_reg[2]_2\,
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(3),
      Q => \^rd_ptr_timing_reg[2]_3\,
      R => ofifo_rst
    );
\rd_ptr_timing[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_3\,
      I1 => \^rd_ptr_timing_reg[2]_0\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr_timing[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_3\,
      I1 => \^rd_ptr_timing_reg[2]_0\,
      I2 => \^rd_ptr_timing_reg[2]_1\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr_timing[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_2\,
      I1 => \^rd_ptr_timing_reg[2]_0\,
      I2 => \^rd_ptr_timing_reg[2]_1\,
      I3 => \^rd_ptr_timing_reg[2]_3\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr_timing[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \my_empty_reg_n_0_[7]\,
      I1 => C_of_full,
      O => \rd_ptr_timing[3]_i_1__0_n_0\
    );
\rd_ptr_timing[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rd_ptr_timing_reg[2]_3\,
      I1 => \^rd_ptr_timing_reg[2]_1\,
      I2 => \^rd_ptr_timing_reg[2]_0\,
      I3 => \^rd_ptr_timing_reg[2]_2\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1__0_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
\wr_ptr[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[2]_0\(3),
      I1 => \^wr_ptr_timing_reg[2]_0\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[2]_0\(3),
      I1 => \^wr_ptr_timing_reg[2]_0\(0),
      I2 => \^wr_ptr_timing_reg[2]_0\(1),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[2]_0\(2),
      I1 => \^wr_ptr_timing_reg[2]_0\(0),
      I2 => \^wr_ptr_timing_reg[2]_0\(1),
      I3 => \^wr_ptr_timing_reg[2]_0\(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000E2E2E2"
    )
        port map (
      I0 => calib_wrdata_en,
      I1 => \init_calib_complete_reg_rep__3\,
      I2 => mc_wrdata_en,
      I3 => C_of_full,
      I4 => \my_full_reg_n_0_[4]\,
      I5 => \my_empty_reg_n_0_[7]\,
      O => wr_ptr0
    );
\wr_ptr[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[2]_0\(3),
      I1 => \^wr_ptr_timing_reg[2]_0\(1),
      I2 => \^wr_ptr_timing_reg[2]_0\(0),
      I3 => \^wr_ptr_timing_reg[2]_0\(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => \^wr_ptr_timing_reg[2]_0\(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => \^wr_ptr_timing_reg[2]_0\(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => \^wr_ptr_timing_reg[2]_0\(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => \^wr_ptr_timing_reg[2]_0\(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_ptr0,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized5\ is
  port (
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    D6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rd_ptr_timing_reg[0]_0\ : out STD_LOGIC;
    D1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ofifo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    ofifo_rst_reg : in STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    phy_dout : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized5\ : entity is "mig_7series_v4_0_ddr_of_pre_fifo";
end \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized5\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized5\ is
  signal mem_out_0 : STD_LOGIC_VECTOR ( 77 downto 2 );
  signal my_empty0 : STD_LOGIC;
  signal \my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_3_n_0\ : STD_LOGIC;
  signal \my_empty[7]_i_4_n_0\ : STD_LOGIC;
  signal \^my_empty_reg[1]_0\ : STD_LOGIC;
  signal \my_empty_reg_n_0_[7]\ : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \my_full[4]_i_1_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_3_n_0\ : STD_LOGIC;
  signal \my_full[4]_i_4_n_0\ : STD_LOGIC;
  signal \my_full_reg_n_0_[4]\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr_timing[3]_i_1_n_0\ : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wr_ptr0__0\ : STD_LOGIC;
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_66_71 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_72_77 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[7]_i_3\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \my_empty[7]_i_4\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \my_full[4]_i_3\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \my_full[4]_i_4\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of out_fifo_i_10 : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of out_fifo_i_11 : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of out_fifo_i_12 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of out_fifo_i_13 : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \out_fifo_i_14__1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \out_fifo_i_15__1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \out_fifo_i_1__2\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of out_fifo_i_2 : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of out_fifo_i_20 : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of out_fifo_i_21 : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \out_fifo_i_22__1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \out_fifo_i_23__1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of out_fifo_i_28 : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of out_fifo_i_29 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of out_fifo_i_3 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \out_fifo_i_30__0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \out_fifo_i_31__0\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of out_fifo_i_4 : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of out_fifo_i_44 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of out_fifo_i_45 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of out_fifo_i_5 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of out_fifo_i_52 : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of out_fifo_i_53 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \out_fifo_i_54__1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \out_fifo_i_55__1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of out_fifo_i_56 : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of out_fifo_i_57 : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of out_fifo_i_60 : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of out_fifo_i_61 : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \out_fifo_i_62__1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \out_fifo_i_63__1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of out_fifo_i_69 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \out_fifo_i_6__0\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of out_fifo_i_70 : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of out_fifo_i_71 : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \out_fifo_i_7__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \out_fifo_i_8__0\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \out_fifo_i_9__0\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \rd_ptr_timing[0]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \rd_ptr_timing[1]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \rd_ptr_timing[2]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \rd_ptr_timing[3]_i_2\ : label is "soft_lutpair471";
  attribute KEEP : string;
  attribute KEEP of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_1\ : label is "soft_lutpair470";
  attribute KEEP of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute KEEP of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  \my_empty_reg[1]_0\ <= \^my_empty_reg[1]_0\;
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => phy_dout(0),
      DIC(0) => phy_dout(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out_0(13 downto 12),
      DOB(1 downto 0) => mem_out_0(15 downto 14),
      DOC(1 downto 0) => mem_out(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(1),
      DIA(0) => phy_dout(1),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(3 downto 2),
      DOB(1 downto 0) => mem_out_0(21 downto 20),
      DOC(1 downto 0) => mem_out_0(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(2),
      DIA(0) => phy_dout(2),
      DIB(1) => phy_dout(3),
      DIB(0) => phy_dout(3),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(5 downto 4),
      DOB(1 downto 0) => mem_out(7 downto 6),
      DOC(1 downto 0) => mem_out_0(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => phy_dout(4),
      DIB(0) => phy_dout(4),
      DIC(1) => phy_dout(5),
      DIC(0) => phy_dout(5),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out_0(31 downto 30),
      DOB(1 downto 0) => mem_out(9 downto 8),
      DOC(1 downto 0) => mem_out(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => phy_dout(6),
      DIC(0) => phy_dout(6),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out_0(37 downto 36),
      DOB(1 downto 0) => mem_out_0(39 downto 38),
      DOC(1 downto 0) => mem_out(13 downto 12),
      DOD(1 downto 0) => NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(6),
      DIA(0) => phy_dout(6),
      DIB(1) => phy_dout(7),
      DIB(0) => phy_dout(7),
      DIC(1) => phy_dout(8),
      DIC(0) => phy_dout(8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(15 downto 14),
      DOB(1 downto 0) => mem_out(17 downto 16),
      DOC(1 downto 0) => mem_out(19 downto 18),
      DOD(1 downto 0) => NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(9),
      DIA(0) => phy_dout(9),
      DIB(1) => phy_dout(10),
      DIB(0) => phy_dout(10),
      DIC(1) => phy_dout(11),
      DIC(0) => phy_dout(11),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(21 downto 20),
      DOB(1 downto 0) => mem_out(23 downto 22),
      DOC(1 downto 0) => mem_out(25 downto 24),
      DOD(1 downto 0) => NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(12),
      DIA(0) => phy_dout(12),
      DIB(1) => phy_dout(13),
      DIB(0) => phy_dout(13),
      DIC(1) => phy_dout(14),
      DIC(0) => phy_dout(14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out_0(55 downto 54),
      DOB(1 downto 0) => mem_out(27 downto 26),
      DOC(1 downto 0) => mem_out_0(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => phy_dout(15),
      DIC(0) => phy_dout(15),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out_0(61 downto 60),
      DOB(1 downto 0) => mem_out_0(63 downto 62),
      DOC(1 downto 0) => mem_out(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(16),
      DIA(0) => phy_dout(16),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(31 downto 30),
      DOB(1 downto 0) => mem_out_0(69 downto 68),
      DOC(1 downto 0) => mem_out_0(71 downto 70),
      DOD(1 downto 0) => NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out_0(7 downto 6),
      DOB(1 downto 0) => mem_out_0(3 downto 2),
      DOC(1 downto 0) => mem_out_0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
mem_reg_0_15_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rd_ptr(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rd_ptr(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rd_ptr(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wr_ptr(3 downto 0),
      DIA(1) => phy_dout(17),
      DIA(0) => phy_dout(17),
      DIB(1) => phy_dout(18),
      DIB(0) => phy_dout(18),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_out(33 downto 32),
      DOB(1 downto 0) => mem_out_0(75 downto 74),
      DOC(1 downto 0) => mem_out_0(77 downto 76),
      DOD(1 downto 0) => NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => wr_en
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF071F070"
    )
        port map (
      I0 => mux_cmd_wren,
      I1 => ofifo_rst_reg,
      I2 => \^my_empty_reg[1]_0\,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => my_empty0,
      I5 => ofifo_rst,
      O => \my_empty[1]_i_1_n_0\
    );
\my_empty[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF071F070"
    )
        port map (
      I0 => mux_cmd_wren,
      I1 => ofifo_rst_reg,
      I2 => \my_empty_reg_n_0_[7]\,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => my_empty0,
      I5 => ofifo_rst,
      O => \my_empty[7]_i_1_n_0\
    );
\my_empty[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => wr_ptr_timing(2),
      I1 => \my_empty[7]_i_3_n_0\,
      I2 => wr_ptr_timing(3),
      I3 => \my_empty[7]_i_4_n_0\,
      I4 => rd_ptr(2),
      O => my_empty0
    );
\my_empty[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => wr_ptr_timing(1),
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      I3 => rd_ptr(3),
      I4 => wr_ptr_timing(0),
      O => \my_empty[7]_i_3_n_0\
    );
\my_empty[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => wr_ptr_timing(0),
      I1 => wr_ptr_timing(1),
      I2 => rd_ptr(0),
      I3 => rd_ptr(1),
      I4 => rd_ptr(3),
      O => \my_empty[7]_i_4_n_0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[1]_i_1_n_0\,
      Q => \^my_empty_reg[1]_0\,
      R => '0'
    );
\my_empty_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_empty[7]_i_1_n_0\,
      Q => \my_empty_reg_n_0_[7]\,
      R => '0'
    );
\my_full[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FC80"
    )
        port map (
      I0 => my_full0,
      I1 => mux_cmd_wren,
      I2 => ofifo_rst_reg,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \my_empty_reg_n_0_[7]\,
      I5 => ofifo_rst,
      O => \my_full[4]_i_1_n_0\
    );
\my_full[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A400D08"
    )
        port map (
      I0 => rd_ptr_timing(2),
      I1 => \my_full[4]_i_3_n_0\,
      I2 => rd_ptr_timing(3),
      I3 => \my_full[4]_i_4_n_0\,
      I4 => wr_ptr(2),
      O => my_full0
    );
\my_full[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => rd_ptr_timing(1),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      I3 => wr_ptr(3),
      I4 => rd_ptr_timing(0),
      O => \my_full[4]_i_3_n_0\
    );
\my_full[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84210842"
    )
        port map (
      I0 => rd_ptr_timing(0),
      I1 => rd_ptr_timing(1),
      I2 => wr_ptr(0),
      I3 => wr_ptr(1),
      I4 => wr_ptr(3),
      O => \my_full[4]_i_4_n_0\
    );
\my_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \my_full[4]_i_1_n_0\,
      Q => \my_full_reg_n_0_[4]\,
      R => '0'
    );
out_fifo_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(13),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(5)
    );
out_fifo_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(12),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(4)
    );
out_fifo_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(23),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(3)
    );
out_fifo_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(22),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(2)
    );
\out_fifo_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(21),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(1)
    );
\out_fifo_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(20),
      I1 => \^my_empty_reg[1]_0\,
      O => D2(0)
    );
\out_fifo_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \^my_empty_reg[1]_0\,
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => calib_cmd_wren,
      I3 => ofifo_rst_reg,
      O => \rd_ptr_timing_reg[0]_0\
    );
out_fifo_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(7),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(5)
    );
out_fifo_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(31),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(3)
    );
out_fifo_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(30),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(2)
    );
\out_fifo_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(29),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(1)
    );
\out_fifo_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(28),
      I1 => \^my_empty_reg[1]_0\,
      O => D3(0)
    );
out_fifo_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(39),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(3)
    );
out_fifo_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(38),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(2)
    );
out_fifo_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(6),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(4)
    );
\out_fifo_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(37),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(1)
    );
\out_fifo_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(36),
      I1 => \^my_empty_reg[1]_0\,
      O => D4(0)
    );
out_fifo_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(5),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(3)
    );
out_fifo_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => mem_out_0(55),
      I3 => \^my_empty_reg[1]_0\,
      O => D6(1)
    );
out_fifo_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => mem_out_0(54),
      I3 => \^my_empty_reg[1]_0\,
      O => D6(0)
    );
out_fifo_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(4),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(2)
    );
out_fifo_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(63),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(5)
    );
out_fifo_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(62),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(4)
    );
\out_fifo_i_54__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(61),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(3)
    );
\out_fifo_i_55__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(60),
      I1 => \^my_empty_reg[1]_0\,
      O => D7(2)
    );
out_fifo_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_cs_n(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => mem_out_0(59),
      I3 => \^my_empty_reg[1]_0\,
      O => D7(1)
    );
out_fifo_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_cs_n(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => mem_out_0(58),
      I3 => \^my_empty_reg[1]_0\,
      O => D7(0)
    );
out_fifo_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(71),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(3)
    );
out_fifo_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(70),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(2)
    );
\out_fifo_i_62__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(69),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(1)
    );
\out_fifo_i_63__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(68),
      I1 => \^my_empty_reg[1]_0\,
      O => D8(0)
    );
out_fifo_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(77),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(3)
    );
out_fifo_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(76),
      I1 => \^my_empty_reg[1]_0\,
      O => D9(2)
    );
\out_fifo_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(3),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(1)
    );
out_fifo_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => mem_out_0(75),
      I3 => \^my_empty_reg[1]_0\,
      O => D9(1)
    );
out_fifo_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => mem_out_0(74),
      I3 => \^my_empty_reg[1]_0\,
      O => D9(0)
    );
\out_fifo_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(2),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(0)
    );
\out_fifo_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(15),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(7)
    );
\out_fifo_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_out_0(14),
      I1 => \^my_empty_reg[1]_0\,
      O => D1(6)
    );
p_17_out: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => \init_calib_complete_reg_rep__5\,
      I2 => ofifo_rst_reg,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \^my_empty_reg[1]_0\,
      O => wr_en
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr(0),
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr(1),
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr(2),
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr(3),
      R => ofifo_rst
    );
\rd_ptr_timing[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_ptr(3),
      I1 => rd_ptr(0),
      O => nxt_rd_ptr(0)
    );
\rd_ptr_timing[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => rd_ptr(3),
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      O => nxt_rd_ptr(1)
    );
\rd_ptr_timing[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      I3 => rd_ptr(3),
      O => nxt_rd_ptr(2)
    );
\rd_ptr_timing[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \my_empty_reg_n_0_[7]\,
      I1 => ofifo_rst_reg,
      O => \rd_ptr_timing[3]_i_1_n_0\
    );
\rd_ptr_timing[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rd_ptr(3),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => rd_ptr(2),
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_ptr_timing[3]_i_1_n_0\,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
wr_ptr0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00EEE"
    )
        port map (
      I0 => calib_cmd_wren,
      I1 => \init_calib_complete_reg_rep__5\,
      I2 => ofifo_rst_reg,
      I3 => \my_full_reg_n_0_[4]\,
      I4 => \my_empty_reg_n_0_[7]\,
      O => \wr_ptr0__0\
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr(3),
      I1 => wr_ptr(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => wr_ptr(3),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(0),
      I2 => wr_ptr(1),
      I3 => wr_ptr(3),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => wr_ptr(3),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => wr_ptr(2),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wr_ptr0__0\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_phy_dqs_found_cal_hr is
  port (
    init_dqsfound_done_r1_reg_0 : out STD_LOGIC;
    p_1_in25_in : out STD_LOGIC;
    pi_dqs_found_rank_done : out STD_LOGIC;
    pi_dqs_found_done : out STD_LOGIC;
    fine_adjust_done_r_reg_0 : out STD_LOGIC;
    dqs_found_prech_req : out STD_LOGIC;
    \calib_data_offset_0_reg[5]\ : out STD_LOGIC;
    \calib_data_offset_0_reg[4]\ : out STD_LOGIC;
    \calib_data_offset_0_reg[3]\ : out STD_LOGIC;
    \calib_data_offset_0_reg[2]\ : out STD_LOGIC;
    \calib_data_offset_0_reg[1]\ : out STD_LOGIC;
    \calib_data_offset_0_reg[0]\ : out STD_LOGIC;
    ififo_rst_reg0 : out STD_LOGIC;
    ofifo_rst_reg0 : out STD_LOGIC;
    ififo_rst_reg0_1 : out STD_LOGIC;
    ofifo_rst_reg0_2 : out STD_LOGIC;
    C_po_fine_inc65_out : out STD_LOGIC;
    C_po_fine_enable61_out : out STD_LOGIC;
    C_pi_rst_dqs_find75_out : out STD_LOGIC;
    D_po_fine_enable87_out : out STD_LOGIC;
    D_po_fine_inc93_out : out STD_LOGIC;
    A_po_fine_enable126_out : out STD_LOGIC;
    A_po_fine_inc130_out : out STD_LOGIC;
    A_pi_rst_dqs_find140_out : out STD_LOGIC;
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]\ : out STD_LOGIC;
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CLK : in STD_LOGIC;
    pi_dqs_found_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_start_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    detect_pi_found_dqs : in STD_LOGIC;
    fine_adj_state_r142_out : in STD_LOGIC;
    pi_dqs_found_done_r1 : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    phy_if_reset : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    cmd_po_en_stg2_f : in STD_LOGIC;
    calib_zero_ctrl : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    dqs_po_dec_done : in STD_LOGIC;
    pi_fine_dly_dec_done_reg : in STD_LOGIC;
    delay_done_r4_reg : in STD_LOGIC;
    pi_calib_done : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prech_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_phy_dqs_found_cal_hr : entity is "mig_7series_v4_0_ddr_phy_dqs_found_cal_hr";
end ddr_mig_7series_v4_0_ddr_phy_dqs_found_cal_hr;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_phy_dqs_found_cal_hr is
  signal \FSM_sequential_fine_adj_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fine_adj_state_r[3]_i_8_n_0\ : STD_LOGIC;
  signal ck_po_stg2_f_en : STD_LOGIC;
  signal ck_po_stg2_f_en_i_1_n_0 : STD_LOGIC;
  signal ck_po_stg2_f_indec_i_1_n_0 : STD_LOGIC;
  signal dec_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dec_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \dec_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \dec_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \dec_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[1]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \dec_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_11_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_5_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_6_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_7_n_0\ : STD_LOGIC;
  signal \dec_cnt[5]_i_9_n_0\ : STD_LOGIC;
  signal \dec_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \dec_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \dec_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \dec_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \dec_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \dec_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \dec_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \dec_cnt_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \dec_cnt_reg[4]_i_4_n_6\ : STD_LOGIC;
  signal \dec_cnt_reg[4]_i_4_n_7\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \dec_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal detect_rd_cnt0 : STD_LOGIC;
  signal \detect_rd_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \detect_rd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \detect_rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \detect_rd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \detect_rd_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dqs_found_done_r0 : STD_LOGIC;
  signal dqs_found_done_r_i_2_n_0 : STD_LOGIC;
  signal \^dqs_found_prech_req\ : STD_LOGIC;
  signal dqs_found_prech_req_i_1_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_2_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_3_n_0 : STD_LOGIC;
  signal dqs_found_prech_req_i_4_n_0 : STD_LOGIC;
  signal dqs_found_start_r : STD_LOGIC;
  signal final_dec_done_i_1_n_0 : STD_LOGIC;
  signal final_dec_done_reg_n_0 : STD_LOGIC;
  signal fine_adj_state_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of fine_adj_state_r : signal is "yes";
  signal fine_adj_state_r1 : STD_LOGIC;
  signal fine_adj_state_r132_out : STD_LOGIC;
  signal fine_adj_state_r139_out : STD_LOGIC;
  signal fine_adj_state_r150_out : STD_LOGIC;
  signal fine_adj_state_r15_out : STD_LOGIC;
  signal fine_adj_state_r16_out : STD_LOGIC;
  signal fine_adj_state_r19_out : STD_LOGIC;
  signal fine_adj_state_r3 : STD_LOGIC;
  signal fine_adjust_done_r_i_1_n_0 : STD_LOGIC;
  signal \^fine_adjust_done_r_reg_0\ : STD_LOGIC;
  signal fine_adjust_i_1_n_0 : STD_LOGIC;
  signal fine_adjust_reg_n_0 : STD_LOGIC;
  signal first_fail_detect : STD_LOGIC;
  signal first_fail_detect_i_1_n_0 : STD_LOGIC;
  signal first_fail_detect_reg_n_0 : STD_LOGIC;
  signal \first_fail_taps[0]_i_1_n_0\ : STD_LOGIC;
  signal \first_fail_taps[1]_i_1_n_0\ : STD_LOGIC;
  signal \first_fail_taps[2]_i_1_n_0\ : STD_LOGIC;
  signal \first_fail_taps[3]_i_1_n_0\ : STD_LOGIC;
  signal \first_fail_taps[4]_i_1_n_0\ : STD_LOGIC;
  signal \first_fail_taps[5]_i_2_n_0\ : STD_LOGIC;
  signal \first_fail_taps[5]_i_3_n_0\ : STD_LOGIC;
  signal \first_fail_taps[5]_i_4_n_0\ : STD_LOGIC;
  signal \first_fail_taps[5]_i_5_n_0\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[0]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[1]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[2]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[3]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[4]\ : STD_LOGIC;
  signal \first_fail_taps_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_byte_sel_div2.byte_sel_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_byte_sel_div2.byte_sel_cnt_reg[0]\ : STD_LOGIC;
  signal inc_cnt : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \inc_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal init_dec_cnt : STD_LOGIC;
  signal init_dec_cnt0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \init_dec_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \init_dec_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal init_dec_done_i_1_n_0 : STD_LOGIC;
  signal init_dec_done_i_2_n_0 : STD_LOGIC;
  signal init_dec_done_reg_n_0 : STD_LOGIC;
  signal init_dqsfound_done_r1 : STD_LOGIC;
  signal \^init_dqsfound_done_r1_reg_0\ : STD_LOGIC;
  signal init_dqsfound_done_r1_reg_n_0 : STD_LOGIC;
  signal init_dqsfound_done_r2 : STD_LOGIC;
  signal init_dqsfound_done_r4_reg_srl2_n_0 : STD_LOGIC;
  signal init_dqsfound_done_r5 : STD_LOGIC;
  signal init_dqsfound_done_r_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in22_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_1_in25_in\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \pi_dqs_found_all_bank[0]_i_1_n_0\ : STD_LOGIC;
  signal pi_dqs_found_all_bank_r : STD_LOGIC;
  signal pi_dqs_found_any_bank : STD_LOGIC;
  signal \pi_dqs_found_any_bank[0]_i_1_n_0\ : STD_LOGIC;
  signal pi_dqs_found_any_bank_r : STD_LOGIC;
  signal \^pi_dqs_found_done\ : STD_LOGIC;
  signal pi_dqs_found_lanes_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of pi_dqs_found_lanes_r1 : signal is "true";
  signal pi_dqs_found_lanes_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG of pi_dqs_found_lanes_r2 : signal is "true";
  signal pi_dqs_found_lanes_r3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG of pi_dqs_found_lanes_r3 : signal is "true";
  signal \^pi_dqs_found_rank_done\ : STD_LOGIC;
  signal \pi_rst_stg1_cal[0]_i_1_n_0\ : STD_LOGIC;
  signal pi_rst_stg1_cal_r10 : STD_LOGIC;
  signal \pi_rst_stg1_cal_r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \pi_rst_stg1_cal_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rst_stg1_cal_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \pi_rst_stg1_cal_r[0]_i_3_n_0\ : STD_LOGIC;
  signal po_stg2_fincdec : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rank_done_r1 : STD_LOGIC;
  signal rank_done_r_i_1_n_0 : STD_LOGIC;
  signal rd_byte_data_offset : STD_LOGIC;
  signal \rd_byte_data_offset[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_byte_data_offset[0][5]_i_4_n_0\ : STD_LOGIC;
  signal \rd_byte_data_offset_reg[0]_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_data_offset_ranks_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rnk_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal rst_dqs_find_i_10_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_1_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_2_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_3_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_4_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_5_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_6_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_7_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_8_n_0 : STD_LOGIC;
  signal rst_dqs_find_i_9_n_0 : STD_LOGIC;
  signal rst_dqs_find_r1 : STD_LOGIC;
  signal rst_dqs_find_r2 : STD_LOGIC;
  signal rst_dqs_find_reg_n_0 : STD_LOGIC;
  signal rst_stg1_cal : STD_LOGIC;
  signal stable_pass_cnt : STD_LOGIC;
  signal \stable_pass_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \stable_pass_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \stable_pass_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_dec_cnt_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[0]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[2]_i_4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[3]_i_12\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \FSM_sequential_fine_adj_state_r[3]_i_13\ : label is "soft_lutpair145";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_fine_adj_state_r_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \calib_data_offset_0[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \calib_data_offset_0[1]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dec_cnt[2]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dec_cnt[3]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_11\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_7\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \detect_rd_cnt[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \detect_rd_cnt[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \detect_rd_cnt[3]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \first_fail_taps[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \first_fail_taps[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \first_fail_taps[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \first_fail_taps[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \first_fail_taps[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of ififo_rst_i_1 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ififo_rst_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \inc_cnt[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \inc_cnt[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \inc_cnt[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \inc_cnt[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \inc_cnt[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \init_dec_cnt[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \init_dec_cnt[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \init_dec_cnt[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \init_dec_cnt[4]_i_1\ : label is "soft_lutpair152";
  attribute srl_name : string;
  attribute srl_name of init_dqsfound_done_r4_reg_srl2 : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2 ";
  attribute SOFT_HLUTNM of ofifo_rst_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ofifo_rst_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_5__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of phaser_out_i_2 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \phaser_out_i_2__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of phaser_out_i_3 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \phaser_out_i_3__1\ : label is "soft_lutpair156";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pi_dqs_found_lanes_r3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pi_dqs_found_lanes_r3_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rnk_cnt_r[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rnk_cnt_r[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of rst_dqs_find_i_10 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \stable_pass_cnt[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \stable_pass_cnt[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \stable_pass_cnt[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \stable_pass_cnt[5]_i_3\ : label is "soft_lutpair164";
begin
  dqs_found_prech_req <= \^dqs_found_prech_req\;
  fine_adjust_done_r_reg_0 <= \^fine_adjust_done_r_reg_0\;
  \gen_byte_sel_div2.byte_sel_cnt_reg[0]\ <= \^gen_byte_sel_div2.byte_sel_cnt_reg[0]\;
  init_dqsfound_done_r1_reg_0 <= \^init_dqsfound_done_r1_reg_0\;
  p_1_in25_in <= \^p_1_in25_in\;
  pi_dqs_found_done <= \^pi_dqs_found_done\;
  pi_dqs_found_rank_done <= \^pi_dqs_found_rank_done\;
\FSM_sequential_fine_adj_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEBBAAEEAEBB"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\,
      I1 => fine_adj_state_r(3),
      I2 => fine_adj_state_r150_out,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(1),
      I5 => fine_adj_state_r(2),
      O => \FSM_sequential_fine_adj_state_r[0]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA05151"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => final_dec_done_reg_n_0,
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      I3 => \dec_cnt[5]_i_3_n_0\,
      I4 => fine_adj_state_r(2),
      I5 => fine_adj_state_r(1),
      O => \FSM_sequential_fine_adj_state_r[0]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => detect_pi_found_dqs,
      I1 => \detect_rd_cnt_reg__0\(1),
      I2 => \detect_rd_cnt_reg__0\(0),
      I3 => \detect_rd_cnt_reg__0\(2),
      I4 => \detect_rd_cnt_reg__0\(3),
      O => fine_adj_state_r150_out
    );
\FSM_sequential_fine_adj_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEFEEEEE"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[1]_i_2_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[1]_i_3_n_0\,
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(3),
      I5 => fine_adj_state_r(2),
      O => \FSM_sequential_fine_adj_state_r[1]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000008B00CC"
    )
        port map (
      I0 => fine_adj_state_r150_out,
      I1 => fine_adj_state_r(3),
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      I3 => fine_adj_state_r(1),
      I4 => fine_adj_state_r(0),
      I5 => fine_adj_state_r(2),
      O => \FSM_sequential_fine_adj_state_r[1]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F4040000C4040"
    )
        port map (
      I0 => fine_adj_state_r1,
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(1),
      I5 => \^p_1_in25_in\,
      O => \FSM_sequential_fine_adj_state_r[1]_i_3_n_0\
    );
\FSM_sequential_fine_adj_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAFAFAFFEFFAA"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[2]_i_2_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      I2 => fine_adj_state_r(1),
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(0),
      I5 => fine_adj_state_r(3),
      O => \FSM_sequential_fine_adj_state_r[2]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0CAA00000000"
    )
        port map (
      I0 => fine_adj_state_r15_out,
      I1 => \FSM_sequential_fine_adj_state_r[2]_i_4_n_0\,
      I2 => \FSM_sequential_fine_adj_state_r[2]_i_5_n_0\,
      I3 => detect_pi_found_dqs,
      I4 => \^p_1_in25_in\,
      I5 => \first_fail_taps[5]_i_3_n_0\,
      O => \FSM_sequential_fine_adj_state_r[2]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000009400000028"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \inc_cnt_reg_n_0_[4]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      I3 => \inc_cnt_reg_n_0_[1]\,
      I4 => \inc_cnt_reg_n_0_[0]\,
      I5 => \inc_cnt_reg_n_0_[5]\,
      O => fine_adj_state_r15_out
    );
\FSM_sequential_fine_adj_state_r[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => fine_adj_state_r132_out,
      I1 => fine_adj_state_r16_out,
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_8_n_0\,
      I3 => fine_adj_state_r19_out,
      O => \FSM_sequential_fine_adj_state_r[2]_i_4_n_0\
    );
\FSM_sequential_fine_adj_state_r[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => fine_adj_state_r3,
      I1 => first_fail_detect_reg_n_0,
      I2 => fine_adj_state_r139_out,
      O => \FSM_sequential_fine_adj_state_r[2]_i_5_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF02"
    )
        port map (
      I0 => init_dqsfound_done_r5,
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(1),
      I3 => \FSM_sequential_fine_adj_state_r[3]_i_3_n_0\,
      I4 => \FSM_sequential_fine_adj_state_r[3]_i_4_n_0\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA20000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => \inc_cnt_reg_n_0_[3]\,
      I4 => \first_fail_taps[5]_i_4_n_0\,
      I5 => \FSM_sequential_fine_adj_state_r[3]_i_13_n_0\,
      O => fine_adj_state_r132_out
    );
\FSM_sequential_fine_adj_state_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF00C0FFDFFFDF"
    )
        port map (
      I0 => first_fail_detect_reg_n_0,
      I1 => fine_adj_state_r139_out,
      I2 => detect_pi_found_dqs,
      I3 => \^p_1_in25_in\,
      I4 => fine_adj_state_r15_out,
      I5 => fine_adj_state_r3,
      O => \FSM_sequential_fine_adj_state_r[3]_i_11_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[0]\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[3]\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => \inc_cnt_reg_n_0_[1]\,
      I4 => \inc_cnt_reg_n_0_[2]\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_13_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA0FA080AA0FA08"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(1),
      I5 => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_2_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFC3EFC2FFC2EFC"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(1),
      I4 => \^p_1_in25_in\,
      I5 => detect_pi_found_dqs,
      O => \FSM_sequential_fine_adj_state_r[3]_i_3_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B0BCB0"
    )
        port map (
      I0 => prech_done,
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(2),
      I3 => rst_dqs_find_r2,
      I4 => pi_dqs_found_any_bank,
      O => \FSM_sequential_fine_adj_state_r[3]_i_4_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(5),
      I1 => \init_dec_cnt_reg__0\(3),
      I2 => \init_dec_cnt_reg__0\(0),
      I3 => \init_dec_cnt_reg__0\(1),
      I4 => \init_dec_cnt_reg__0\(2),
      I5 => \init_dec_cnt_reg__0\(4),
      O => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8A808A8A"
    )
        port map (
      I0 => fine_adj_state_r142_out,
      I1 => fine_adj_state_r19_out,
      I2 => \FSM_sequential_fine_adj_state_r[3]_i_8_n_0\,
      I3 => fine_adj_state_r16_out,
      I4 => fine_adj_state_r132_out,
      I5 => \FSM_sequential_fine_adj_state_r[3]_i_11_n_0\,
      O => \FSM_sequential_fine_adj_state_r[3]_i_6_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010200000000"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      I2 => \inc_cnt_reg_n_0_[1]\,
      I3 => \inc_cnt_reg_n_0_[2]\,
      I4 => \inc_cnt_reg_n_0_[5]\,
      I5 => \inc_cnt_reg_n_0_[3]\,
      O => fine_adj_state_r19_out
    );
\FSM_sequential_fine_adj_state_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200AAAAFFFFFFFF"
    )
        port map (
      I0 => \first_fail_taps[5]_i_4_n_0\,
      I1 => \inc_cnt_reg_n_0_[3]\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => \FSM_sequential_fine_adj_state_r[3]_i_12_n_0\,
      I4 => \inc_cnt_reg_n_0_[5]\,
      I5 => first_fail_detect_reg_n_0,
      O => \FSM_sequential_fine_adj_state_r[3]_i_8_n_0\
    );
\FSM_sequential_fine_adj_state_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000020200"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      I2 => \inc_cnt_reg_n_0_[1]\,
      I3 => \inc_cnt_reg_n_0_[2]\,
      I4 => \inc_cnt_reg_n_0_[4]\,
      I5 => \inc_cnt_reg_n_0_[3]\,
      O => fine_adj_state_r16_out
    );
\FSM_sequential_fine_adj_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[0]_i_1_n_0\,
      Q => fine_adj_state_r(0),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\FSM_sequential_fine_adj_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[1]_i_1_n_0\,
      Q => fine_adj_state_r(1),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\FSM_sequential_fine_adj_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[2]_i_1_n_0\,
      Q => fine_adj_state_r(2),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\FSM_sequential_fine_adj_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_fine_adj_state_r[3]_i_1_n_0\,
      D => \FSM_sequential_fine_adj_state_r[3]_i_2_n_0\,
      Q => fine_adj_state_r(3),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\calib_data_offset_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(0),
      I2 => init_dqsfound_done_r2,
      I3 => \rd_byte_data_offset_reg[0]_1\(0),
      O => \calib_data_offset_0_reg[0]\
    );
\calib_data_offset_0[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1B"
    )
        port map (
      I0 => init_dqsfound_done_r2,
      I1 => \rd_byte_data_offset_reg[0]_1\(1),
      I2 => rd_data_offset_ranks_0(1),
      I3 => pi_dqs_found_done_r1,
      O => \calib_data_offset_0_reg[1]\
    );
\calib_data_offset_0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(2),
      I2 => init_dqsfound_done_r2,
      I3 => \rd_byte_data_offset_reg[0]_1\(2),
      O => \calib_data_offset_0_reg[2]\
    );
\calib_data_offset_0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(3),
      I2 => init_dqsfound_done_r2,
      I3 => \rd_byte_data_offset_reg[0]_1\(3),
      O => \calib_data_offset_0_reg[3]\
    );
\calib_data_offset_0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(4),
      I2 => init_dqsfound_done_r2,
      I3 => \rd_byte_data_offset_reg[0]_1\(4),
      O => \calib_data_offset_0_reg[4]\
    );
\calib_data_offset_0[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(5),
      I2 => init_dqsfound_done_r2,
      I3 => \rd_byte_data_offset_reg[0]_1\(5),
      O => \calib_data_offset_0_reg[5]\
    );
ck_po_stg2_f_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFF72040"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(1),
      I3 => fine_adj_state_r(0),
      I4 => ck_po_stg2_f_en,
      O => ck_po_stg2_f_en_i_1_n_0
    );
ck_po_stg2_f_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ck_po_stg2_f_en_i_1_n_0,
      Q => ck_po_stg2_f_en,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
ck_po_stg2_f_indec_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FF70040"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(1),
      I3 => fine_adj_state_r(0),
      I4 => po_stg2_fincdec(2),
      O => ck_po_stg2_f_indec_i_1_n_0
    );
ck_po_stg2_f_indec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ck_po_stg2_f_indec_i_1_n_0,
      Q => po_stg2_fincdec(2),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\dec_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444744474777444"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[0]\,
      I1 => fine_adj_state_r(0),
      I2 => \dec_cnt[0]_i_2_n_0\,
      I3 => fine_adj_state_r142_out,
      I4 => \dec_cnt_reg[0]_i_3_n_6\,
      I5 => \dec_cnt[5]_i_9_n_0\,
      O => dec_cnt(0)
    );
\dec_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888BFFFF888B"
    )
        port map (
      I0 => \dec_cnt_reg[0]_i_3_n_6\,
      I1 => fine_adj_state_r3,
      I2 => \first_fail_taps_reg_n_0_[1]\,
      I3 => \first_fail_taps[5]_i_4_n_0\,
      I4 => fine_adj_state_r139_out,
      I5 => \inc_cnt_reg_n_0_[1]\,
      O => \dec_cnt[0]_i_2_n_0\
    );
\dec_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \first_fail_taps_reg_n_0_[3]\,
      O => \dec_cnt[0]_i_4_n_0\
    );
\dec_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \first_fail_taps_reg_n_0_[2]\,
      O => \dec_cnt[0]_i_5_n_0\
    );
\dec_cnt[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \first_fail_taps_reg_n_0_[1]\,
      O => \dec_cnt[0]_i_6_n_0\
    );
\dec_cnt[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \first_fail_taps_reg_n_0_[0]\,
      O => \dec_cnt[0]_i_7_n_0\
    );
\dec_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[0]\,
      I1 => \dec_cnt_reg_n_0_[1]\,
      I2 => fine_adj_state_r(0),
      I3 => \dec_cnt[1]_i_2_n_0\,
      O => dec_cnt(1)
    );
\dec_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \dec_cnt[1]_i_3_n_0\,
      I1 => detect_pi_found_dqs,
      I2 => \^p_1_in25_in\,
      I3 => \dec_cnt_reg[0]_i_3_n_5\,
      I4 => \dec_cnt[5]_i_9_n_0\,
      O => \dec_cnt[1]_i_2_n_0\
    );
\dec_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => fine_adj_state_r139_out,
      I3 => \dec_cnt_reg[0]_i_3_n_5\,
      I4 => fine_adj_state_r3,
      I5 => \dec_cnt[1]_i_4_n_0\,
      O => \dec_cnt[1]_i_3_n_0\
    );
\dec_cnt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555540000000"
    )
        port map (
      I0 => \first_fail_taps_reg_n_0_[2]\,
      I1 => \stable_pass_cnt_reg__0\(4),
      I2 => \stable_pass_cnt_reg__0\(3),
      I3 => \stable_pass_cnt_reg__0\(2),
      I4 => \stable_pass_cnt_reg__0\(1),
      I5 => \stable_pass_cnt_reg__0\(5),
      O => \dec_cnt[1]_i_4_n_0\
    );
\dec_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[0]\,
      I1 => \dec_cnt_reg_n_0_[1]\,
      I2 => \dec_cnt_reg_n_0_[2]\,
      I3 => fine_adj_state_r(0),
      I4 => \dec_cnt[2]_i_2_n_0\,
      O => dec_cnt(2)
    );
\dec_cnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \dec_cnt[2]_i_3_n_0\,
      I1 => detect_pi_found_dqs,
      I2 => \^p_1_in25_in\,
      I3 => \dec_cnt_reg[0]_i_3_n_4\,
      I4 => \dec_cnt[5]_i_9_n_0\,
      O => \dec_cnt[2]_i_2_n_0\
    );
\dec_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8BB"
    )
        port map (
      I0 => \dec_cnt[2]_i_4_n_0\,
      I1 => fine_adj_state_r139_out,
      I2 => \dec_cnt_reg[0]_i_3_n_4\,
      I3 => fine_adj_state_r3,
      I4 => \first_fail_taps_reg_n_0_[3]\,
      I5 => \first_fail_taps[5]_i_4_n_0\,
      O => \dec_cnt[2]_i_3_n_0\
    );
\dec_cnt[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      O => \dec_cnt[2]_i_4_n_0\
    );
\dec_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[2]\,
      I1 => \dec_cnt_reg_n_0_[1]\,
      I2 => \dec_cnt_reg_n_0_[0]\,
      I3 => \dec_cnt_reg_n_0_[3]\,
      I4 => fine_adj_state_r(0),
      I5 => \dec_cnt[3]_i_2_n_0\,
      O => dec_cnt(3)
    );
\dec_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \dec_cnt[3]_i_3_n_0\,
      I1 => detect_pi_found_dqs,
      I2 => \^p_1_in25_in\,
      I3 => \dec_cnt_reg[4]_i_4_n_7\,
      I4 => \dec_cnt[5]_i_9_n_0\,
      O => \dec_cnt[3]_i_2_n_0\
    );
\dec_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8BB"
    )
        port map (
      I0 => \dec_cnt[3]_i_4_n_0\,
      I1 => fine_adj_state_r139_out,
      I2 => \dec_cnt_reg[4]_i_4_n_7\,
      I3 => fine_adj_state_r3,
      I4 => \first_fail_taps_reg_n_0_[4]\,
      I5 => \first_fail_taps[5]_i_4_n_0\,
      O => \dec_cnt[3]_i_3_n_0\
    );
\dec_cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      I3 => \inc_cnt_reg_n_0_[3]\,
      O => \dec_cnt[3]_i_4_n_0\
    );
\dec_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \dec_cnt[4]_i_2_n_0\,
      I1 => fine_adj_state_r(0),
      I2 => \dec_cnt[4]_i_3_n_0\,
      I3 => fine_adj_state_r142_out,
      I4 => \dec_cnt_reg[4]_i_4_n_6\,
      I5 => \dec_cnt[5]_i_9_n_0\,
      O => dec_cnt(4)
    );
\dec_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[3]\,
      I1 => \dec_cnt_reg_n_0_[0]\,
      I2 => \dec_cnt_reg_n_0_[1]\,
      I3 => \dec_cnt_reg_n_0_[2]\,
      I4 => \dec_cnt_reg_n_0_[4]\,
      O => \dec_cnt[4]_i_2_n_0\
    );
\dec_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8BB"
    )
        port map (
      I0 => \dec_cnt[4]_i_5_n_0\,
      I1 => fine_adj_state_r139_out,
      I2 => \dec_cnt_reg[4]_i_4_n_6\,
      I3 => fine_adj_state_r3,
      I4 => \first_fail_taps_reg_n_0_[5]\,
      I5 => \first_fail_taps[5]_i_4_n_0\,
      O => \dec_cnt[4]_i_3_n_0\
    );
\dec_cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \inc_cnt_reg_n_0_[3]\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => \inc_cnt_reg_n_0_[1]\,
      I4 => \inc_cnt_reg_n_0_[2]\,
      O => \dec_cnt[4]_i_5_n_0\
    );
\dec_cnt[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_13_n_0\,
      I1 => \inc_cnt_reg_n_0_[5]\,
      I2 => \first_fail_taps[5]_i_4_n_0\,
      I3 => first_fail_detect_reg_n_0,
      O => fine_adj_state_r139_out
    );
\dec_cnt[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \first_fail_taps_reg_n_0_[5]\,
      O => \dec_cnt[4]_i_7_n_0\
    );
\dec_cnt[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \first_fail_taps_reg_n_0_[4]\,
      O => \dec_cnt[4]_i_8_n_0\
    );
\dec_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0000000000000"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      I1 => \dec_cnt[5]_i_3_n_0\,
      I2 => \dec_cnt[5]_i_4_n_0\,
      I3 => fine_adj_state_r(0),
      I4 => \dec_cnt[5]_i_5_n_0\,
      I5 => fine_adj_state_r(1),
      O => \dec_cnt[5]_i_1_n_0\
    );
\dec_cnt[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[1]\,
      I3 => \inc_cnt_reg_n_0_[4]\,
      I4 => \inc_cnt_reg_n_0_[3]\,
      I5 => \inc_cnt_reg_n_0_[0]\,
      O => fine_adj_state_r3
    );
\dec_cnt[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[4]\,
      I3 => \inc_cnt_reg_n_0_[3]\,
      O => \dec_cnt[5]_i_11_n_0\
    );
\dec_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F909F9F9F909090"
    )
        port map (
      I0 => \dec_cnt[5]_i_6_n_0\,
      I1 => \dec_cnt_reg_n_0_[5]\,
      I2 => fine_adj_state_r(0),
      I3 => \dec_cnt[5]_i_7_n_0\,
      I4 => fine_adj_state_r142_out,
      I5 => \dec_cnt[5]_i_9_n_0\,
      O => dec_cnt(5)
    );
\dec_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[5]\,
      I1 => \dec_cnt_reg_n_0_[3]\,
      I2 => \dec_cnt_reg_n_0_[0]\,
      I3 => \dec_cnt_reg_n_0_[1]\,
      I4 => \dec_cnt_reg_n_0_[2]\,
      I5 => \dec_cnt_reg_n_0_[4]\,
      O => \dec_cnt[5]_i_3_n_0\
    );
\dec_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DD00000FDD0000"
    )
        port map (
      I0 => \first_fail_taps[5]_i_5_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[2]_i_5_n_0\,
      I2 => fine_adj_state_r15_out,
      I3 => \^p_1_in25_in\,
      I4 => detect_pi_found_dqs,
      I5 => fine_adj_state_r3,
      O => \dec_cnt[5]_i_4_n_0\
    );
\dec_cnt[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(2),
      O => \dec_cnt[5]_i_5_n_0\
    );
\dec_cnt[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \dec_cnt_reg_n_0_[4]\,
      I1 => \dec_cnt_reg_n_0_[2]\,
      I2 => \dec_cnt_reg_n_0_[1]\,
      I3 => \dec_cnt_reg_n_0_[0]\,
      I4 => \dec_cnt_reg_n_0_[3]\,
      O => \dec_cnt[5]_i_6_n_0\
    );
\dec_cnt[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008B00"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \first_fail_taps[5]_i_4_n_0\,
      I2 => first_fail_detect_reg_n_0,
      I3 => \inc_cnt_reg_n_0_[5]\,
      I4 => \dec_cnt[5]_i_11_n_0\,
      O => \dec_cnt[5]_i_7_n_0\
    );
\dec_cnt[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFFFFFF"
    )
        port map (
      I0 => \first_fail_taps_reg_n_0_[2]\,
      I1 => \first_fail_taps_reg_n_0_[1]\,
      I2 => \first_fail_taps_reg_n_0_[4]\,
      I3 => \first_fail_taps_reg_n_0_[3]\,
      I4 => \first_fail_taps_reg_n_0_[5]\,
      I5 => first_fail_detect_reg_n_0,
      O => \dec_cnt[5]_i_9_n_0\
    );
\dec_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(0),
      Q => \dec_cnt_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\dec_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dec_cnt_reg[0]_i_3_n_0\,
      CO(2) => \dec_cnt_reg[0]_i_3_n_1\,
      CO(1) => \dec_cnt_reg[0]_i_3_n_2\,
      CO(0) => \dec_cnt_reg[0]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \inc_cnt_reg_n_0_[3]\,
      DI(2) => \inc_cnt_reg_n_0_[2]\,
      DI(1) => \inc_cnt_reg_n_0_[1]\,
      DI(0) => \inc_cnt_reg_n_0_[0]\,
      O(3) => \dec_cnt_reg[0]_i_3_n_4\,
      O(2) => \dec_cnt_reg[0]_i_3_n_5\,
      O(1) => \dec_cnt_reg[0]_i_3_n_6\,
      O(0) => \NLW_dec_cnt_reg[0]_i_3_O_UNCONNECTED\(0),
      S(3) => \dec_cnt[0]_i_4_n_0\,
      S(2) => \dec_cnt[0]_i_5_n_0\,
      S(1) => \dec_cnt[0]_i_6_n_0\,
      S(0) => \dec_cnt[0]_i_7_n_0\
    );
\dec_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(1),
      Q => \dec_cnt_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\dec_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(2),
      Q => \dec_cnt_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\dec_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(3),
      Q => \dec_cnt_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\dec_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(4),
      Q => \dec_cnt_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\dec_cnt_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec_cnt_reg[0]_i_3_n_0\,
      CO(3 downto 1) => \NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dec_cnt_reg[4]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \inc_cnt_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \dec_cnt_reg[4]_i_4_n_6\,
      O(0) => \dec_cnt_reg[4]_i_4_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \dec_cnt[4]_i_7_n_0\,
      S(0) => \dec_cnt[4]_i_8_n_0\
    );
\dec_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \dec_cnt[5]_i_1_n_0\,
      D => dec_cnt(5),
      Q => \dec_cnt_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\detect_rd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \detect_rd_cnt_reg__0\(0),
      O => \detect_rd_cnt[0]_i_1_n_0\
    );
\detect_rd_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \detect_rd_cnt_reg__0\(1),
      I1 => \detect_rd_cnt_reg__0\(0),
      O => \detect_rd_cnt[1]_i_1_n_0\
    );
\detect_rd_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \detect_rd_cnt_reg__0\(2),
      I1 => \detect_rd_cnt_reg__0\(0),
      I2 => \detect_rd_cnt_reg__0\(1),
      O => \detect_rd_cnt0__0\(2)
    );
\detect_rd_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \detect_rd_cnt_reg__0\(2),
      I2 => \detect_rd_cnt_reg__0\(3),
      I3 => \detect_rd_cnt_reg__0\(1),
      I4 => \detect_rd_cnt_reg__0\(0),
      O => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => detect_pi_found_dqs,
      I1 => \detect_rd_cnt_reg__0\(2),
      I2 => \detect_rd_cnt_reg__0\(3),
      I3 => \detect_rd_cnt_reg__0\(1),
      I4 => \detect_rd_cnt_reg__0\(0),
      O => detect_rd_cnt0
    );
\detect_rd_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \detect_rd_cnt_reg__0\(3),
      I1 => \detect_rd_cnt_reg__0\(2),
      I2 => \detect_rd_cnt_reg__0\(1),
      I3 => \detect_rd_cnt_reg__0\(0),
      O => \detect_rd_cnt0__0\(3)
    );
\detect_rd_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt[0]_i_1_n_0\,
      Q => \detect_rd_cnt_reg__0\(0),
      S => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt[1]_i_1_n_0\,
      Q => \detect_rd_cnt_reg__0\(1),
      S => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(2),
      Q => \detect_rd_cnt_reg__0\(2),
      S => \detect_rd_cnt[3]_i_1_n_0\
    );
\detect_rd_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(3),
      Q => \detect_rd_cnt_reg__0\(3),
      R => \detect_rd_cnt[3]_i_1_n_0\
    );
dqs_found_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \rnk_cnt_r_reg_n_0_[1]\,
      I2 => \^p_1_in25_in\,
      I3 => init_dqsfound_done_r1_reg_n_0,
      I4 => dqs_found_done_r_i_2_n_0,
      I5 => fine_adj_state_r(2),
      O => dqs_found_done_r0
    );
dqs_found_done_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fine_adj_state_r(3),
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(1),
      O => dqs_found_done_r_i_2_n_0
    );
dqs_found_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_found_done_r0,
      Q => \^pi_dqs_found_done\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
dqs_found_prech_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dqs_found_prech_req_i_2_n_0,
      I1 => dqs_found_prech_req_i_3_n_0,
      I2 => \^dqs_found_prech_req\,
      O => dqs_found_prech_req_i_1_n_0
    );
dqs_found_prech_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECEEEAEE"
    )
        port map (
      I0 => fine_adj_state_r16_out,
      I1 => fine_adj_state_r19_out,
      I2 => \^p_1_in25_in\,
      I3 => detect_pi_found_dqs,
      I4 => \FSM_sequential_fine_adj_state_r[3]_i_8_n_0\,
      I5 => fine_adj_state_r(2),
      O => dqs_found_prech_req_i_2_n_0
    );
dqs_found_prech_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000C0000000000"
    )
        port map (
      I0 => prech_done,
      I1 => dqs_found_prech_req_i_4_n_0,
      I2 => fine_adj_state_r(0),
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(2),
      I5 => fine_adj_state_r(1),
      O => dqs_found_prech_req_i_3_n_0
    );
dqs_found_prech_req_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0F040F0A00000"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_8_n_0\,
      I1 => fine_adj_state_r132_out,
      I2 => detect_pi_found_dqs,
      I3 => \^p_1_in25_in\,
      I4 => fine_adj_state_r19_out,
      I5 => fine_adj_state_r16_out,
      O => dqs_found_prech_req_i_4_n_0
    );
dqs_found_prech_req_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_found_prech_req_i_1_n_0,
      Q => \^dqs_found_prech_req\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
dqs_found_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_start_reg,
      Q => dqs_found_start_r,
      R => '0'
    );
final_dec_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => init_dec_done_i_2_n_0,
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(0),
      I3 => fine_adj_state_r1,
      I4 => init_dec_done_reg_n_0,
      I5 => final_dec_done_reg_n_0,
      O => final_dec_done_i_1_n_0
    );
final_dec_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dec_cnt[5]_i_3_n_0\,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      O => fine_adj_state_r1
    );
final_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => final_dec_done_i_1_n_0,
      Q => final_dec_done_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
fine_adjust_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => \^p_1_in25_in\,
      I2 => fine_adj_state_r(1),
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(3),
      I5 => \^fine_adjust_done_r_reg_0\,
      O => fine_adjust_done_r_i_1_n_0
    );
fine_adjust_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fine_adjust_done_r_i_1_n_0,
      Q => \^fine_adjust_done_r_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
fine_adjust_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => init_dqsfound_done_r5,
      I1 => fine_adj_state_r(1),
      I2 => fine_adj_state_r(2),
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(0),
      I5 => fine_adjust_reg_n_0,
      O => fine_adjust_i_1_n_0
    );
fine_adjust_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fine_adjust_i_1_n_0,
      Q => fine_adjust_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
first_fail_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(5),
      I1 => \stable_pass_cnt_reg__0\(1),
      I2 => \stable_pass_cnt_reg__0\(2),
      I3 => \stable_pass_cnt_reg__0\(3),
      I4 => \stable_pass_cnt_reg__0\(4),
      I5 => first_fail_detect_reg_n_0,
      O => first_fail_detect_i_1_n_0
    );
first_fail_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => first_fail_detect_i_1_n_0,
      Q => first_fail_detect_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\first_fail_taps[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \first_fail_taps[5]_i_5_n_0\,
      I2 => \first_fail_taps[5]_i_4_n_0\,
      O => \first_fail_taps[0]_i_1_n_0\
    );
\first_fail_taps[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[1]\,
      I1 => \first_fail_taps[5]_i_5_n_0\,
      I2 => \first_fail_taps[5]_i_4_n_0\,
      O => \first_fail_taps[1]_i_1_n_0\
    );
\first_fail_taps[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \first_fail_taps[5]_i_5_n_0\,
      I2 => \first_fail_taps[5]_i_4_n_0\,
      O => \first_fail_taps[2]_i_1_n_0\
    );
\first_fail_taps[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \first_fail_taps[5]_i_5_n_0\,
      I2 => \first_fail_taps[5]_i_4_n_0\,
      O => \first_fail_taps[3]_i_1_n_0\
    );
\first_fail_taps[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \first_fail_taps[5]_i_5_n_0\,
      I2 => \first_fail_taps[5]_i_4_n_0\,
      O => \first_fail_taps[4]_i_1_n_0\
    );
\first_fail_taps[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080000"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => \first_fail_taps[5]_i_3_n_0\,
      I2 => first_fail_detect_reg_n_0,
      I3 => \first_fail_taps[5]_i_4_n_0\,
      I4 => detect_pi_found_dqs,
      I5 => \^p_1_in25_in\,
      O => first_fail_detect
    );
\first_fail_taps[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \first_fail_taps[5]_i_5_n_0\,
      I2 => \first_fail_taps[5]_i_4_n_0\,
      O => \first_fail_taps[5]_i_2_n_0\
    );
\first_fail_taps[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(3),
      I2 => fine_adj_state_r(0),
      O => \first_fail_taps[5]_i_3_n_0\
    );
\first_fail_taps[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(5),
      I1 => \stable_pass_cnt_reg__0\(1),
      I2 => \stable_pass_cnt_reg__0\(2),
      I3 => \stable_pass_cnt_reg__0\(3),
      I4 => \stable_pass_cnt_reg__0\(4),
      O => \first_fail_taps[5]_i_4_n_0\
    );
\first_fail_taps[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fine_adj_state_r132_out,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_8_n_0\,
      O => \first_fail_taps[5]_i_5_n_0\
    );
\first_fail_taps_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \first_fail_taps[0]_i_1_n_0\,
      Q => \first_fail_taps_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\first_fail_taps_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \first_fail_taps[1]_i_1_n_0\,
      Q => \first_fail_taps_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\first_fail_taps_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \first_fail_taps[2]_i_1_n_0\,
      Q => \first_fail_taps_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\first_fail_taps_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \first_fail_taps[3]_i_1_n_0\,
      Q => \first_fail_taps_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\first_fail_taps_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \first_fail_taps[4]_i_1_n_0\,
      Q => \first_fail_taps_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\first_fail_taps_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => first_fail_detect,
      D => \first_fail_taps[5]_i_2_n_0\,
      Q => \first_fail_taps_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\gen_byte_sel_div2.byte_sel_cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^pi_dqs_found_done\,
      I1 => dqs_po_dec_done,
      I2 => \gen_byte_sel_div2.byte_sel_cnt[0]_i_4_n_0\,
      I3 => pi_fine_dly_dec_done_reg,
      I4 => delay_done_r4_reg,
      I5 => pi_calib_done,
      O => \^gen_byte_sel_div2.byte_sel_cnt_reg[0]\
    );
\gen_byte_sel_div2.byte_sel_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fine_adjust_done_r_reg_0\,
      I1 => \^init_dqsfound_done_r1_reg_0\,
      O => \gen_byte_sel_div2.byte_sel_cnt[0]_i_4_n_0\
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_byte_sel_div2.byte_sel_cnt_reg[0]\,
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \gen_byte_sel_div2.byte_sel_cnt_reg[1]\
    );
ififo_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
        port map (
      I0 => \gen_byte_sel_div2.calib_in_common_reg\,
      I1 => \calib_sel_reg[1]\,
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => phy_if_reset,
      O => ififo_rst_reg0
    );
\ififo_rst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
        port map (
      I0 => \gen_byte_sel_div2.calib_in_common_reg\,
      I1 => \calib_sel_reg[1]\,
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => phy_if_reset,
      O => ififo_rst_reg0_1
    );
\inc_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\inc_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[0]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\inc_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[2]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\inc_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \inc_cnt_reg_n_0_[1]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      I3 => \inc_cnt_reg_n_0_[0]\,
      O => \p_0_in__0\(3)
    );
\inc_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[4]\,
      I1 => \inc_cnt_reg_n_0_[0]\,
      I2 => \inc_cnt_reg_n_0_[3]\,
      I3 => \inc_cnt_reg_n_0_[2]\,
      I4 => \inc_cnt_reg_n_0_[1]\,
      O => \p_0_in__0\(4)
    );
\inc_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(2),
      O => inc_cnt
    );
\inc_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[5]\,
      I1 => \inc_cnt_reg_n_0_[2]\,
      I2 => \inc_cnt_reg_n_0_[1]\,
      I3 => \inc_cnt_reg_n_0_[4]\,
      I4 => \inc_cnt_reg_n_0_[3]\,
      I5 => \inc_cnt_reg_n_0_[0]\,
      O => \p_0_in__0\(5)
    );
\inc_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => \p_0_in__0\(0),
      Q => \inc_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\inc_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => \p_0_in__0\(1),
      Q => \inc_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\inc_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => \p_0_in__0\(2),
      Q => \inc_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\inc_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => \p_0_in__0\(3),
      Q => \inc_cnt_reg_n_0_[3]\,
      R => SR(0)
    );
\inc_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => \p_0_in__0\(4),
      Q => \inc_cnt_reg_n_0_[4]\,
      R => SR(0)
    );
\inc_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => inc_cnt,
      D => \p_0_in__0\(5),
      Q => \inc_cnt_reg_n_0_[5]\,
      R => SR(0)
    );
\init_dec_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(0),
      O => init_dec_cnt0(0)
    );
\init_dec_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(0),
      I1 => \init_dec_cnt_reg__0\(1),
      O => \init_dec_cnt[1]_i_1_n_0\
    );
\init_dec_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(0),
      I1 => \init_dec_cnt_reg__0\(1),
      I2 => \init_dec_cnt_reg__0\(2),
      O => init_dec_cnt0(2)
    );
\init_dec_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(2),
      I1 => \init_dec_cnt_reg__0\(1),
      I2 => \init_dec_cnt_reg__0\(0),
      I3 => \init_dec_cnt_reg__0\(3),
      O => init_dec_cnt0(3)
    );
\init_dec_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(3),
      I1 => \init_dec_cnt_reg__0\(0),
      I2 => \init_dec_cnt_reg__0\(1),
      I3 => \init_dec_cnt_reg__0\(2),
      I4 => \init_dec_cnt_reg__0\(4),
      O => init_dec_cnt0(4)
    );
\init_dec_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      I2 => fine_adj_state_r(1),
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(2),
      O => init_dec_cnt
    );
\init_dec_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \init_dec_cnt_reg__0\(4),
      I1 => \init_dec_cnt_reg__0\(2),
      I2 => \init_dec_cnt_reg__0\(1),
      I3 => \init_dec_cnt_reg__0\(0),
      I4 => \init_dec_cnt_reg__0\(3),
      I5 => \init_dec_cnt_reg__0\(5),
      O => init_dec_cnt0(5)
    );
\init_dec_cnt_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => init_dec_cnt0(0),
      Q => \init_dec_cnt_reg__0\(0),
      S => SR(0)
    );
\init_dec_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => \init_dec_cnt[1]_i_1_n_0\,
      Q => \init_dec_cnt_reg__0\(1),
      S => SR(0)
    );
\init_dec_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => init_dec_cnt0(2),
      Q => \init_dec_cnt_reg__0\(2),
      S => SR(0)
    );
\init_dec_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => init_dec_cnt0(3),
      Q => \init_dec_cnt_reg__0\(3),
      S => SR(0)
    );
\init_dec_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => init_dec_cnt0(4),
      Q => \init_dec_cnt_reg__0\(4),
      S => SR(0)
    );
\init_dec_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => init_dec_cnt,
      D => init_dec_cnt0(5),
      Q => \init_dec_cnt_reg__0\(5),
      R => SR(0)
    );
init_dec_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCCC"
    )
        port map (
      I0 => \FSM_sequential_fine_adj_state_r[3]_i_5_n_0\,
      I1 => init_dec_done_reg_n_0,
      I2 => \dec_cnt[5]_i_3_n_0\,
      I3 => fine_adj_state_r(0),
      I4 => fine_adj_state_r(1),
      I5 => init_dec_done_i_2_n_0,
      O => init_dec_done_i_1_n_0
    );
init_dec_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => fine_adj_state_r(3),
      O => init_dec_done_i_2_n_0
    );
init_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_dec_done_i_1_n_0,
      Q => init_dec_done_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
init_dqsfound_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^init_dqsfound_done_r1_reg_0\,
      Q => init_dqsfound_done_r1_reg_n_0,
      R => '0'
    );
init_dqsfound_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_dqsfound_done_r1_reg_n_0,
      Q => init_dqsfound_done_r2,
      R => '0'
    );
init_dqsfound_done_r4_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => init_dqsfound_done_r2,
      Q => init_dqsfound_done_r4_reg_srl2_n_0
    );
init_dqsfound_done_r5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_dqsfound_done_r4_reg_srl2_n_0,
      Q => init_dqsfound_done_r5,
      R => '0'
    );
init_dqsfound_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000222E"
    )
        port map (
      I0 => \^init_dqsfound_done_r1_reg_0\,
      I1 => \^p_1_in25_in\,
      I2 => \rnk_cnt_r_reg_n_0_[0]\,
      I3 => \rnk_cnt_r_reg_n_0_[1]\,
      I4 => init_dqsfound_done_r1,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => init_dqsfound_done_r_i_1_n_0
    );
init_dqsfound_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_dqsfound_done_r_i_1_n_0,
      Q => \^init_dqsfound_done_r1_reg_0\,
      R => '0'
    );
ofifo_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
        port map (
      I0 => \gen_byte_sel_div2.calib_in_common_reg\,
      I1 => \calib_sel_reg[1]\,
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => A_rst_primitives,
      O => ofifo_rst_reg0
    );
\ofifo_rst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
        port map (
      I0 => \gen_byte_sel_div2.calib_in_common_reg\,
      I1 => \calib_sel_reg[1]\,
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => A_rst_primitives,
      O => ofifo_rst_reg0_2
    );
\phaser_in_gen.phaser_in_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => rst_stg1_cal,
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => C_pi_rst_dqs_find75_out
    );
\phaser_in_gen.phaser_in_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => rst_stg1_cal,
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => A_pi_rst_dqs_find140_out
    );
phaser_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => cmd_po_en_stg2_f,
      I3 => \calib_sel_reg[1]\,
      I4 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => C_po_fine_enable61_out
    );
\phaser_out_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540054"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => cmd_po_en_stg2_f,
      I3 => \calib_sel_reg[1]\,
      I4 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => A_po_fine_enable126_out
    );
phaser_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(2),
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => C_po_fine_inc65_out
    );
\phaser_out_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540000"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => cmd_po_en_stg2_f,
      I3 => calib_zero_ctrl,
      I4 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => D_po_fine_enable87_out
    );
\phaser_out_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(2),
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => A_po_fine_inc130_out
    );
phaser_out_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(2),
      I2 => calib_zero_ctrl,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => D_po_fine_inc93_out
    );
\pi_dqs_found_all_bank[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => pi_dqs_found_lanes_r3(2),
      I1 => pi_dqs_found_lanes_r3(0),
      I2 => pi_dqs_found_start_reg,
      I3 => \^p_1_in25_in\,
      O => \pi_dqs_found_all_bank[0]_i_1_n_0\
    );
\pi_dqs_found_all_bank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^p_1_in25_in\,
      Q => pi_dqs_found_all_bank_r,
      R => '0'
    );
\pi_dqs_found_all_bank_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_dqs_found_all_bank[0]_i_1_n_0\,
      Q => \^p_1_in25_in\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\pi_dqs_found_any_bank[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => pi_dqs_found_lanes_r3(2),
      I1 => pi_dqs_found_lanes_r3(0),
      I2 => pi_dqs_found_start_reg,
      I3 => pi_dqs_found_any_bank,
      O => \pi_dqs_found_any_bank[0]_i_1_n_0\
    );
\pi_dqs_found_any_bank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_any_bank,
      Q => pi_dqs_found_any_bank_r,
      R => '0'
    );
\pi_dqs_found_any_bank_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_dqs_found_any_bank[0]_i_1_n_0\,
      Q => pi_dqs_found_any_bank,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\pi_dqs_found_lanes_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes(0),
      Q => pi_dqs_found_lanes_r1(0),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => pi_dqs_found_lanes_r1(1),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes(1),
      Q => pi_dqs_found_lanes_r1(2),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => pi_dqs_found_lanes_r1(3),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(0),
      Q => pi_dqs_found_lanes_r2(0),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(1),
      Q => pi_dqs_found_lanes_r2(1),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(2),
      Q => pi_dqs_found_lanes_r2(2),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(3),
      Q => pi_dqs_found_lanes_r2(3),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(0),
      Q => pi_dqs_found_lanes_r3(0),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(1),
      Q => pi_dqs_found_lanes_r3(1),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(2),
      Q => pi_dqs_found_lanes_r3(2),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(3),
      Q => pi_dqs_found_lanes_r3(3),
      R => '0'
    );
\pi_rst_stg1_cal[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_dqsfound_done_r1,
      I1 => rst_dqs_find_reg_n_0,
      O => \pi_rst_stg1_cal[0]_i_1_n_0\
    );
\pi_rst_stg1_cal_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111010101010"
    )
        port map (
      I0 => fine_adjust_reg_n_0,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => init_dqsfound_done_r1,
      I3 => pi_dqs_found_any_bank_r,
      I4 => \^p_1_in25_in\,
      I5 => \pi_rst_stg1_cal_r1_reg_n_0_[0]\,
      O => pi_rst_stg1_cal_r10
    );
\pi_rst_stg1_cal_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_rst_stg1_cal_r10,
      Q => \pi_rst_stg1_cal_r1_reg_n_0_[0]\,
      R => '0'
    );
\pi_rst_stg1_cal_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => init_dqsfound_done_r1,
      I1 => \pi_rst_stg1_cal_r[0]_i_2_n_0\,
      I2 => \pi_rst_stg1_cal_r[0]_i_3_n_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      I4 => fine_adjust_reg_n_0,
      I5 => \pi_rst_stg1_cal_r1_reg_n_0_[0]\,
      O => \pi_rst_stg1_cal_r[0]_i_1_n_0\
    );
\pi_rst_stg1_cal_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_1\(5),
      I1 => \rd_byte_data_offset_reg[0]_1\(3),
      I2 => \rd_byte_data_offset_reg[0]_1\(2),
      I3 => \rd_byte_data_offset_reg[0]_1\(1),
      I4 => \rd_byte_data_offset_reg[0]_1\(4),
      O => \pi_rst_stg1_cal_r[0]_i_2_n_0\
    );
\pi_rst_stg1_cal_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => pi_dqs_found_any_bank_r,
      I2 => dqs_found_start_r,
      I3 => pi_dqs_found_start_reg,
      O => \pi_rst_stg1_cal_r[0]_i_3_n_0\
    );
\pi_rst_stg1_cal_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_rst_stg1_cal_r[0]_i_1_n_0\,
      Q => init_dqsfound_done_r1,
      R => '0'
    );
\pi_rst_stg1_cal_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_rst_stg1_cal[0]_i_1_n_0\,
      Q => rst_stg1_cal,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
rank_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^pi_dqs_found_rank_done\,
      Q => rank_done_r1,
      R => '0'
    );
rank_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444404"
    )
        port map (
      I0 => pi_dqs_found_all_bank_r,
      I1 => \^p_1_in25_in\,
      I2 => \^init_dqsfound_done_r1_reg_0\,
      I3 => \rnk_cnt_r_reg_n_0_[0]\,
      I4 => \rnk_cnt_r_reg_n_0_[1]\,
      I5 => \rstdiv0_sync_r1_reg_rep__12\,
      O => rank_done_r_i_1_n_0
    );
rank_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rank_done_r_i_1_n_0,
      Q => \^pi_dqs_found_rank_done\,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_dqsfound_done_r1_reg_0\,
      I1 => init_dqsfound_done_r1_reg_n_0,
      O => p_0_in22_out
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => init_dqsfound_done_r1_reg_n_0,
      I1 => \^init_dqsfound_done_r1_reg_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__13\,
      O => p_1_out(5)
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_1\(0),
      Q => \cmd_pipe_plus.mc_data_offset_reg[5]\(0),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_1\(1),
      Q => \cmd_pipe_plus.mc_data_offset_reg[5]\(1),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_1\(2),
      Q => \cmd_pipe_plus.mc_data_offset_reg[5]\(2),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_1\(3),
      Q => \cmd_pipe_plus.mc_data_offset_reg[5]\(3),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_1\(4),
      Q => \cmd_pipe_plus.mc_data_offset_reg[5]\(4),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_out(5),
      D => \rd_byte_data_offset_reg[0]_1\(5),
      Q => \cmd_pipe_plus.mc_data_offset_reg[5]\(5),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_0_in22_out,
      D => \rd_byte_data_offset_reg[0]_1\(0),
      Q => rd_data_offset_ranks_0(0),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_0_in22_out,
      D => \rd_byte_data_offset_reg[0]_1\(1),
      Q => rd_data_offset_ranks_0(1),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_0_in22_out,
      D => \rd_byte_data_offset_reg[0]_1\(2),
      Q => rd_data_offset_ranks_0(2),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_0_in22_out,
      D => \rd_byte_data_offset_reg[0]_1\(3),
      Q => rd_data_offset_ranks_0(3),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_0_in22_out,
      D => \rd_byte_data_offset_reg[0]_1\(4),
      Q => rd_data_offset_ranks_0(4),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_0_in22_out,
      D => \rd_byte_data_offset_reg[0]_1\(5),
      Q => rd_data_offset_ranks_0(5),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rd_byte_data_offset[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_1\(0),
      O => p_0_in(0)
    );
\rd_byte_data_offset[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_1\(0),
      I1 => \rd_byte_data_offset_reg[0]_1\(1),
      O => p_0_in(1)
    );
\rd_byte_data_offset[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_1\(2),
      I1 => \rd_byte_data_offset_reg[0]_1\(1),
      I2 => \rd_byte_data_offset_reg[0]_1\(0),
      O => p_0_in(2)
    );
\rd_byte_data_offset[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_1\(3),
      I1 => \rd_byte_data_offset_reg[0]_1\(0),
      I2 => \rd_byte_data_offset_reg[0]_1\(1),
      I3 => \rd_byte_data_offset_reg[0]_1\(2),
      O => p_0_in(3)
    );
\rd_byte_data_offset[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_1\(4),
      I1 => \rd_byte_data_offset_reg[0]_1\(2),
      I2 => \rd_byte_data_offset_reg[0]_1\(1),
      I3 => \rd_byte_data_offset_reg[0]_1\(0),
      I4 => \rd_byte_data_offset_reg[0]_1\(3),
      O => p_0_in(4)
    );
\rd_byte_data_offset[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFAE"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => rank_done_r1,
      I2 => \^init_dqsfound_done_r1_reg_0\,
      I3 => \pi_rst_stg1_cal_r[0]_i_2_n_0\,
      I4 => \rnk_cnt_r_reg_n_0_[1]\,
      I5 => \rnk_cnt_r_reg_n_0_[0]\,
      O => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45000000"
    )
        port map (
      I0 => \pi_rst_stg1_cal_r[0]_i_2_n_0\,
      I1 => \^init_dqsfound_done_r1_reg_0\,
      I2 => rank_done_r1,
      I3 => \rd_byte_data_offset[0][5]_i_4_n_0\,
      I4 => fine_adj_state_r150_out,
      O => rd_byte_data_offset
    );
\rd_byte_data_offset[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \rd_byte_data_offset_reg[0]_1\(5),
      I1 => \rd_byte_data_offset_reg[0]_1\(3),
      I2 => \rd_byte_data_offset_reg[0]_1\(0),
      I3 => \rd_byte_data_offset_reg[0]_1\(1),
      I4 => \rd_byte_data_offset_reg[0]_1\(2),
      I5 => \rd_byte_data_offset_reg[0]_1\(4),
      O => p_0_in(5)
    );
\rd_byte_data_offset[0][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \rnk_cnt_r_reg_n_0_[1]\,
      I2 => \^p_1_in25_in\,
      I3 => \^init_dqsfound_done_r1_reg_0\,
      I4 => fine_adjust_reg_n_0,
      I5 => dqs_found_start_r,
      O => \rd_byte_data_offset[0][5]_i_4_n_0\
    );
\rd_byte_data_offset_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => p_0_in(0),
      Q => \rd_byte_data_offset_reg[0]_1\(0),
      S => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => p_0_in(1),
      Q => \rd_byte_data_offset_reg[0]_1\(1),
      S => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => p_0_in(2),
      Q => \rd_byte_data_offset_reg[0]_1\(2),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => p_0_in(3),
      Q => \rd_byte_data_offset_reg[0]_1\(3),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => p_0_in(4),
      Q => \rd_byte_data_offset_reg[0]_1\(4),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rd_byte_data_offset_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_byte_data_offset,
      D => p_0_in(5),
      Q => \rd_byte_data_offset_reg[0]_1\(5),
      R => \rd_byte_data_offset[0][5]_i_1_n_0\
    );
\rnk_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^init_dqsfound_done_r1_reg_0\,
      I1 => \^pi_dqs_found_rank_done\,
      I2 => \rnk_cnt_r_reg_n_0_[0]\,
      O => \rnk_cnt_r[0]_i_1_n_0\
    );
\rnk_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \^pi_dqs_found_rank_done\,
      I2 => \^init_dqsfound_done_r1_reg_0\,
      I3 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \rnk_cnt_r[1]_i_1_n_0\
    );
\rnk_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rnk_cnt_r[0]_i_1_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\rnk_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rnk_cnt_r[1]_i_1_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
rst_dqs_find_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFEEEEEEE0"
    )
        port map (
      I0 => rst_dqs_find_i_2_n_0,
      I1 => rst_dqs_find_i_3_n_0,
      I2 => rst_dqs_find_i_4_n_0,
      I3 => rst_dqs_find_i_5_n_0,
      I4 => rst_dqs_find_i_6_n_0,
      I5 => rst_dqs_find_reg_n_0,
      O => rst_dqs_find_i_1_n_0
    );
rst_dqs_find_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB003F03"
    )
        port map (
      I0 => rst_dqs_find_i_9_n_0,
      I1 => \FSM_sequential_fine_adj_state_r[3]_i_13_n_0\,
      I2 => \inc_cnt_reg_n_0_[5]\,
      I3 => \first_fail_taps[5]_i_4_n_0\,
      I4 => first_fail_detect_reg_n_0,
      O => rst_dqs_find_i_10_n_0
    );
rst_dqs_find_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0554055405540"
    )
        port map (
      I0 => fine_adj_state_r(0),
      I1 => fine_adj_state_r(3),
      I2 => rst_dqs_find_i_7_n_0,
      I3 => fine_adj_state_r(2),
      I4 => prech_done,
      I5 => fine_adj_state_r(1),
      O => rst_dqs_find_i_2_n_0
    );
rst_dqs_find_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(0),
      I2 => init_dqsfound_done_r5,
      O => rst_dqs_find_i_3_n_0
    );
rst_dqs_find_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002030200"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => fine_adj_state_r(0),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(1),
      I4 => init_dqsfound_done_r5,
      I5 => fine_adj_state_r(2),
      O => rst_dqs_find_i_4_n_0
    );
rst_dqs_find_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FF008000A000"
    )
        port map (
      I0 => fine_adj_state_r(2),
      I1 => prech_done,
      I2 => fine_adj_state_r(1),
      I3 => fine_adj_state_r(3),
      I4 => fine_adj_state_r(0),
      I5 => rst_dqs_find_i_8_n_0,
      O => rst_dqs_find_i_5_n_0
    );
rst_dqs_find_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rst_dqs_find_r2,
      I1 => pi_dqs_found_any_bank,
      I2 => fine_adj_state_r(0),
      I3 => fine_adj_state_r(2),
      I4 => fine_adj_state_r(3),
      I5 => fine_adj_state_r(1),
      O => rst_dqs_find_i_6_n_0
    );
rst_dqs_find_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500D5FFF5FFF5FF"
    )
        port map (
      I0 => first_fail_detect_reg_n_0,
      I1 => rst_dqs_find_i_9_n_0,
      I2 => \first_fail_taps[5]_i_4_n_0\,
      I3 => fine_adj_state_r142_out,
      I4 => \inc_cnt_reg_n_0_[5]\,
      I5 => \FSM_sequential_fine_adj_state_r[3]_i_13_n_0\,
      O => rst_dqs_find_i_7_n_0
    );
rst_dqs_find_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800A8000800"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => rst_dqs_find_i_10_n_0,
      I2 => \^p_1_in25_in\,
      I3 => detect_pi_found_dqs,
      I4 => fine_adj_state_r3,
      I5 => fine_adj_state_r15_out,
      O => rst_dqs_find_i_8_n_0
    );
rst_dqs_find_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \inc_cnt_reg_n_0_[3]\,
      I1 => \inc_cnt_reg_n_0_[4]\,
      I2 => \inc_cnt_reg_n_0_[2]\,
      I3 => \inc_cnt_reg_n_0_[1]\,
      I4 => \inc_cnt_reg_n_0_[0]\,
      I5 => \inc_cnt_reg_n_0_[5]\,
      O => rst_dqs_find_i_9_n_0
    );
rst_dqs_find_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rst_dqs_find_reg_n_0,
      Q => rst_dqs_find_r1,
      R => '0'
    );
rst_dqs_find_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rst_dqs_find_r1,
      Q => rst_dqs_find_r2,
      R => '0'
    );
rst_dqs_find_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rst_dqs_find_i_1_n_0,
      Q => rst_dqs_find_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\stable_pass_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \stable_pass_cnt_reg_n_0_[0]\,
      I1 => \^p_1_in25_in\,
      I2 => detect_pi_found_dqs,
      O => \p_0_in__1\(0)
    );
\stable_pass_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(1),
      I1 => \stable_pass_cnt_reg_n_0_[0]\,
      I2 => \^p_1_in25_in\,
      I3 => detect_pi_found_dqs,
      O => \p_0_in__1\(1)
    );
\stable_pass_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBBB000"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \stable_pass_cnt_reg_n_0_[0]\,
      I3 => \stable_pass_cnt_reg__0\(1),
      I4 => \stable_pass_cnt_reg__0\(2),
      O => \stable_pass_cnt[2]_i_1_n_0\
    );
\stable_pass_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BBBBBBBB0000000"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \stable_pass_cnt_reg__0\(1),
      I3 => \stable_pass_cnt_reg_n_0_[0]\,
      I4 => \stable_pass_cnt_reg__0\(2),
      I5 => \stable_pass_cnt_reg__0\(3),
      O => \stable_pass_cnt[3]_i_1_n_0\
    );
\stable_pass_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => fine_adj_state_r142_out,
      I1 => \stable_pass_cnt_reg__0\(2),
      I2 => \stable_pass_cnt_reg_n_0_[0]\,
      I3 => \stable_pass_cnt_reg__0\(1),
      I4 => \stable_pass_cnt_reg__0\(3),
      I5 => \stable_pass_cnt_reg__0\(4),
      O => \stable_pass_cnt[4]_i_1_n_0\
    );
\stable_pass_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => fine_adj_state_r(1),
      I1 => fine_adj_state_r(2),
      I2 => fine_adj_state_r(3),
      I3 => fine_adj_state_r(0),
      I4 => detect_pi_found_dqs,
      O => stable_pass_cnt
    );
\stable_pass_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB0BBB0000B000"
    )
        port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \stable_pass_cnt_reg__0\(4),
      I3 => \stable_pass_cnt_reg__0\(3),
      I4 => \stable_pass_cnt[5]_i_3_n_0\,
      I5 => \stable_pass_cnt_reg__0\(5),
      O => \stable_pass_cnt[5]_i_2_n_0\
    );
\stable_pass_cnt[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \stable_pass_cnt_reg__0\(1),
      I1 => \stable_pass_cnt_reg_n_0_[0]\,
      I2 => \stable_pass_cnt_reg__0\(2),
      O => \stable_pass_cnt[5]_i_3_n_0\
    );
\stable_pass_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \p_0_in__1\(0),
      Q => \stable_pass_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\stable_pass_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \p_0_in__1\(1),
      Q => \stable_pass_cnt_reg__0\(1),
      R => SR(0)
    );
\stable_pass_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \stable_pass_cnt[2]_i_1_n_0\,
      Q => \stable_pass_cnt_reg__0\(2),
      R => SR(0)
    );
\stable_pass_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \stable_pass_cnt[3]_i_1_n_0\,
      Q => \stable_pass_cnt_reg__0\(3),
      R => SR(0)
    );
\stable_pass_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \stable_pass_cnt[4]_i_1_n_0\,
      Q => \stable_pass_cnt_reg__0\(4),
      R => SR(0)
    );
\stable_pass_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => stable_pass_cnt,
      D => \stable_pass_cnt[5]_i_2_n_0\,
      Q => \stable_pass_cnt_reg__0\(5),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_phy_init is
  port (
    prech_done : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg_0\ : out STD_LOGIC;
    pi_calib_done : out STD_LOGIC;
    wrcal_rd_wait : out STD_LOGIC;
    detect_pi_found_dqs : out STD_LOGIC;
    init_calib_complete_reg_0 : out STD_LOGIC;
    \wr_ptr_reg[2]\ : out STD_LOGIC;
    pi_dqs_found_done_r1 : out STD_LOGIC;
    calib_wrdata_en : out STD_LOGIC;
    rdlvl_stg1_start_r_reg : out STD_LOGIC;
    \complex_row_cnt_ocal_reg[0]_0\ : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg_1\ : out STD_LOGIC;
    \wrdqen_div2.wrcal_pat_cnt_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_OUT : out STD_LOGIC;
    UNCONN_OUT_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cal1_state_r1348_out : out STD_LOGIC;
    mpr_rdlvl_start_r_reg : out STD_LOGIC;
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fine_adj_state_r142_out : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 20 downto 0 );
    mux_wrdata_en : out STD_LOGIC;
    mux_cmd_wren : out STD_LOGIC;
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \my_empty_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[6]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_empty_reg[6]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_empty_reg[6]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_timing_reg[0]_4\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rd_ptr_timing_reg[0]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_timing_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wrlvl_final_if_rst : out STD_LOGIC;
    wrcal_start_reg_0 : out STD_LOGIC;
    dqs_found_start_r_reg : out STD_LOGIC;
    PHYCTLWD : out STD_LOGIC_VECTOR ( 10 downto 0 );
    phy_read_calib : out STD_LOGIC;
    \my_empty_reg[7]_6\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \my_empty_reg[7]_7\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    in0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prbs_rdlvl_done_pulse0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    rdlvl_stg1_done_int_reg : in STD_LOGIC;
    rdlvl_last_byte_done : in STD_LOGIC;
    pi_dqs_found_done : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    \my_empty_reg[0]\ : in STD_LOGIC;
    \my_empty_reg[0]_0\ : in STD_LOGIC;
    \my_empty_reg[6]_8\ : in STD_LOGIC;
    \my_empty_reg[6]_9\ : in STD_LOGIC;
    init_dqsfound_done_r2_reg : in STD_LOGIC;
    mpr_rdlvl_start_r : in STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    pi_fine_dly_dec_done_reg : in STD_LOGIC;
    delay_done_r4_reg : in STD_LOGIC;
    complex_row0_rd_done1 : in STD_LOGIC;
    dqs_found_prech_req : in STD_LOGIC;
    rdlvl_stg1_done_int_reg_0 : in STD_LOGIC;
    \one_rank.stg1_wr_done_reg_2\ : in STD_LOGIC;
    wrlvl_byte_redo : in STD_LOGIC;
    wrcal_done_reg : in STD_LOGIC;
    rdlvl_pi_incdec : in STD_LOGIC;
    wrcal_prech_req : in STD_LOGIC;
    rdlvl_prech_req : in STD_LOGIC;
    pi_dqs_found_rank_done : in STD_LOGIC;
    rdlvl_stg1_rank_done : in STD_LOGIC;
    rdlvl_stg1_done_int_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \my_empty_reg[1]\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__3\ : in STD_LOGIC;
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \my_empty_reg[1]_0\ : in STD_LOGIC;
    p_1_in25_in : in STD_LOGIC;
    \cmd_pipe_plus.mc_bank_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_wrdata_en : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC;
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \my_empty_reg[1]_1\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    \rd_ptr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \my_empty_reg[1]_2\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_cke_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_0 : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_1 : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_2 : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_3 : in STD_LOGIC;
    pi_dqs_found_done_r1_reg_4 : in STD_LOGIC;
    rdlvl_stg1_done_int_reg_2 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_data_offset_reg[0]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_data_offset_reg[2]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[4]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__0\ : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_phy_init : entity is "mig_7series_v4_0_ddr_phy_init";
end ddr_mig_7series_v4_0_ddr_phy_init;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_phy_init is
  signal \DDR3_1rank.phy_int_cs_n[0]_i_1_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[0]_i_3_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[0]_i_4_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[0]_i_5_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[0]_i_6_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[0]_i_7_n_0\ : STD_LOGIC;
  signal \DDR3_1rank.phy_int_cs_n[0]_i_8_n_0\ : STD_LOGIC;
  signal \^phyctlwd\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \back_to_back_reads_2_1.num_reads[0]_i_1_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[1]_i_1_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[2]_i_1_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads[2]_i_3_n_0\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\ : STD_LOGIC;
  signal \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\ : STD_LOGIC;
  signal bank_w : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal burst_addr_r_i_1_n_0 : STD_LOGIC;
  signal burst_addr_r_i_2_n_0 : STD_LOGIC;
  signal burst_addr_r_reg_n_0 : STD_LOGIC;
  signal calib_cke : STD_LOGIC_VECTOR ( 1 to 1 );
  signal calib_cmd : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \calib_cmd[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_1_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_2_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_3_n_0\ : STD_LOGIC;
  signal \calib_cmd[1]_i_4_n_0\ : STD_LOGIC;
  signal \calib_cmd[2]_i_1_n_0\ : STD_LOGIC;
  signal calib_data_offset_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \calib_data_offset_0[1]_i_1_n_0\ : STD_LOGIC;
  signal \calib_data_offset_0[5]_i_1_n_0\ : STD_LOGIC;
  signal \calib_data_offset_1_reg_n_0_[1]\ : STD_LOGIC;
  signal calib_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \calib_odt[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_2_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_3_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_4_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_5_n_0\ : STD_LOGIC;
  signal \calib_odt[0]_i_6_n_0\ : STD_LOGIC;
  signal \calib_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \^calib_wrdata_en\ : STD_LOGIC;
  signal calib_wrdata_en_i_2_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal cnt_cmd_done_m7_r : STD_LOGIC;
  signal cnt_cmd_done_m7_r_i_1_n_0 : STD_LOGIC;
  signal cnt_cmd_done_m7_r_i_2_n_0 : STD_LOGIC;
  signal cnt_cmd_done_r : STD_LOGIC;
  signal cnt_cmd_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_cmd_done_r_i_2_n_0 : STD_LOGIC;
  signal \cnt_cmd_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_cmd_r_reg_n_0_[6]\ : STD_LOGIC;
  signal cnt_dllk_zqinit_done_r : STD_LOGIC;
  signal cnt_dllk_zqinit_done_r_i_1_n_0 : STD_LOGIC;
  signal \cnt_dllk_zqinit_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_dllk_zqinit_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_dllk_zqinit_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cnt_init_af_done_r : STD_LOGIC;
  signal cnt_init_af_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_init_af_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cnt_init_af_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_init_af_r[1]_i_1_n_0\ : STD_LOGIC;
  signal cnt_init_mr_done_r : STD_LOGIC;
  signal cnt_init_mr_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_init_mr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cnt_init_mr_r1 : STD_LOGIC;
  signal \cnt_init_mr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_init_mr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_init_mr_r[1]_i_2_n_0\ : STD_LOGIC;
  signal cnt_init_pre_wait_done_r : STD_LOGIC;
  signal cnt_init_pre_wait_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_init_pre_wait_done_r_i_2_n_0 : STD_LOGIC;
  signal \cnt_init_pre_wait_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_init_pre_wait_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \cnt_init_pre_wait_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_init_pre_wait_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_pwron_ce_r_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal cnt_pwron_cke_done_r : STD_LOGIC;
  signal cnt_pwron_cke_done_r_i_1_n_0 : STD_LOGIC;
  signal cnt_pwron_cke_done_r_i_2_n_0 : STD_LOGIC;
  signal \cnt_pwron_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_pwron_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal complex_address0 : STD_LOGIC;
  signal \complex_address[9]_i_2_n_0\ : STD_LOGIC;
  signal \complex_address[9]_i_3_n_0\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \complex_address_reg_n_0_[9]\ : STD_LOGIC;
  signal complex_byte_rd_done : STD_LOGIC;
  signal complex_byte_rd_done_i_1_n_0 : STD_LOGIC;
  signal complex_byte_rd_done_i_2_n_0 : STD_LOGIC;
  signal \complex_num_reads[0]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[1]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[1]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_reads[1]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_reads[1]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_reads[2]_i_8_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_10_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_11_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_8_n_0\ : STD_LOGIC;
  signal \complex_num_reads[3]_i_9_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec[3]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_reads_dec_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \complex_num_reads_reg_n_0_[0]\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[1]\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[2]\ : STD_LOGIC;
  signal \complex_num_reads_reg_n_0_[3]\ : STD_LOGIC;
  signal \complex_num_writes[0]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_writes[1]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_writes[2]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_writes[3]_i_8_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_10_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_11_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_12_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_13_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_14_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_15_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_16_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_1_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_3_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_7_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_8_n_0\ : STD_LOGIC;
  signal \complex_num_writes[4]_i_9_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec[4]_i_2_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec[4]_i_4_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec[4]_i_5_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec[4]_i_6_n_0\ : STD_LOGIC;
  signal \complex_num_writes_dec_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \complex_num_writes_reg_n_0_[0]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[1]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[2]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[3]\ : STD_LOGIC;
  signal \complex_num_writes_reg_n_0_[4]\ : STD_LOGIC;
  signal complex_ocal_odt_ext : STD_LOGIC;
  signal complex_ocal_odt_ext0 : STD_LOGIC;
  signal complex_ocal_odt_ext_i_1_n_0 : STD_LOGIC;
  signal complex_ocal_odt_ext_i_2_n_0 : STD_LOGIC;
  signal complex_ocal_reset_rd_addr0 : STD_LOGIC;
  signal complex_ocal_reset_rd_addr_i_2_n_0 : STD_LOGIC;
  signal complex_ocal_reset_rd_addr_reg_n_0 : STD_LOGIC;
  signal complex_oclkdelay_calib_done_r1 : STD_LOGIC;
  signal complex_oclkdelay_calib_start_int : STD_LOGIC;
  signal complex_oclkdelay_calib_start_int_i_1_n_0 : STD_LOGIC;
  signal complex_oclkdelay_calib_start_r1 : STD_LOGIC;
  signal complex_odt_ext : STD_LOGIC;
  signal complex_odt_ext_i_1_n_0 : STD_LOGIC;
  signal complex_row0_rd_done : STD_LOGIC;
  signal complex_row0_rd_done_i_1_n_0 : STD_LOGIC;
  signal complex_row0_wr_done : STD_LOGIC;
  signal complex_row0_wr_done0 : STD_LOGIC;
  signal complex_row1_rd_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \complex_row1_rd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \complex_row1_rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \complex_row1_rd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal complex_row1_rd_done : STD_LOGIC;
  signal complex_row1_rd_done_i_1_n_0 : STD_LOGIC;
  signal complex_row1_rd_done_i_2_n_0 : STD_LOGIC;
  signal complex_row1_rd_done_i_3_n_0 : STD_LOGIC;
  signal complex_row1_rd_done_r1 : STD_LOGIC;
  signal complex_row1_wr_done : STD_LOGIC;
  signal complex_row1_wr_done0 : STD_LOGIC;
  signal complex_row_cnt : STD_LOGIC;
  signal complex_row_cnt_ocal : STD_LOGIC;
  signal complex_row_cnt_ocal0 : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_4_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_5_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_6_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_7_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_8_n_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal[7]_i_9_n_0\ : STD_LOGIC;
  signal \^complex_row_cnt_ocal_reg[0]_0\ : STD_LOGIC;
  signal \complex_row_cnt_ocal_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal complex_sample_cnt_inc0 : STD_LOGIC;
  signal complex_sample_cnt_inc_i_2_n_0 : STD_LOGIC;
  signal complex_sample_cnt_inc_r1 : STD_LOGIC;
  signal complex_sample_cnt_inc_r2 : STD_LOGIC;
  signal complex_sample_cnt_inc_reg_n_0 : STD_LOGIC;
  signal \complex_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \complex_wait_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \complex_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ddr2_pre_flag_r_i_1_n_0 : STD_LOGIC;
  signal ddr2_pre_flag_r_reg_n_0 : STD_LOGIC;
  signal ddr2_refresh_flag_r : STD_LOGIC;
  signal ddr2_refresh_flag_r_i_1_n_0 : STD_LOGIC;
  signal \^detect_pi_found_dqs\ : STD_LOGIC;
  signal detect_pi_found_dqs0 : STD_LOGIC;
  signal \^dqs_found_start_r_reg\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \en_cnt_div2.wrlvl_odt_i_1_n_0\ : STD_LOGIC;
  signal enable_wrlvl_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal enable_wrlvl_cnt0 : STD_LOGIC;
  signal \even_cwl.phy_cas_n[0]_i_1_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_cas_n[0]_i_2_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_ras_n[0]_i_1_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_ras_n[0]_i_2_n_0\ : STD_LOGIC;
  signal \even_cwl.phy_we_n[0]_i_1_n_0\ : STD_LOGIC;
  signal first_rdlvl_pat_r : STD_LOGIC;
  signal first_rdlvl_pat_r_i_1_n_0 : STD_LOGIC;
  signal first_wrcal_pat_r : STD_LOGIC;
  signal first_wrcal_pat_r_i_1_n_0 : STD_LOGIC;
  signal first_wrcal_pat_r_i_2_n_0 : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_12_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_18_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_rnk[0].mr2_r_reg[0]_2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal init_complete_r1 : STD_LOGIC;
  signal init_complete_r1_timing : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of init_complete_r1_timing : signal is "true";
  signal init_complete_r2 : STD_LOGIC;
  signal init_complete_r_i_1_n_0 : STD_LOGIC;
  signal init_complete_r_reg_n_0 : STD_LOGIC;
  signal init_complete_r_timing : STD_LOGIC;
  attribute RTL_KEEP of init_complete_r_timing : signal is "true";
  signal init_complete_r_timing_i_1_n_0 : STD_LOGIC;
  signal init_next_state041_out : STD_LOGIC;
  signal init_state_r : STD_LOGIC_VECTOR ( 6 to 6 );
  signal init_state_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \init_state_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_19_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_20_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_21_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[5]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_11_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_12_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_13_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_14_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_15_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_16_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_17_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_18_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_19_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_20_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_21_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_22_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_23_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_24_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_25_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_26_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_27_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_28_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_29_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_30_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_31_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_32_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_33_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_34_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_35_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_36_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_37_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_38_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_39_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_40_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_6_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_7_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_8_n_0\ : STD_LOGIC;
  signal \init_state_r[6]_i_9_n_0\ : STD_LOGIC;
  signal \init_state_r_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \init_state_r_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \init_state_r_reg_n_0_[5]\ : STD_LOGIC;
  signal mem_init_done_r : STD_LOGIC;
  signal mem_init_done_r0 : STD_LOGIC;
  signal mem_init_done_r_i_1_n_0 : STD_LOGIC;
  signal mem_init_done_r_i_2_n_0 : STD_LOGIC;
  signal mpr_rdlvl_start_i_1_n_0 : STD_LOGIC;
  signal mpr_rdlvl_start_i_2_n_0 : STD_LOGIC;
  signal \^mpr_rdlvl_start_r_reg\ : STD_LOGIC;
  signal new_burst_r : STD_LOGIC;
  signal new_burst_r_i_1_n_0 : STD_LOGIC;
  signal num_refresh0 : STD_LOGIC;
  signal \num_refresh[3]_i_1_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_4_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_5_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_6_n_0\ : STD_LOGIC;
  signal \num_refresh[3]_i_7_n_0\ : STD_LOGIC;
  signal \num_refresh_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ocal_act_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \ocal_act_wait_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \ocal_act_wait_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \ocal_act_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oclk_wr_cnt0 : STD_LOGIC;
  signal \oclk_wr_cnt0__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \oclk_wr_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \oclk_wr_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \one_rank.stg1_wr_done_i_1_n_0\ : STD_LOGIC;
  signal \^one_rank.stg1_wr_done_reg_0\ : STD_LOGIC;
  signal \^one_rank.stg1_wr_done_reg_1\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 63 downto 12 );
  signal p_3_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_3_out__0\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_47_in : STD_LOGIC;
  signal phy_bank : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal phy_cas_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_cs_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_ras_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^phy_read_calib\ : STD_LOGIC;
  signal phy_we_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_we_n2 : STD_LOGIC;
  signal phy_wrdata : STD_LOGIC_VECTOR ( 63 downto 12 );
  signal phy_wrdata_en : STD_LOGIC;
  signal \^pi_calib_done\ : STD_LOGIC;
  signal pi_calib_done_r : STD_LOGIC;
  signal pi_calib_done_r_i_1_n_0 : STD_LOGIC;
  signal pi_calib_rank_done_r : STD_LOGIC;
  signal pi_dqs_found_start_i_1_n_0 : STD_LOGIC;
  signal pi_phase_locked_all_r1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of pi_phase_locked_all_r1 : signal is "true";
  signal pi_phase_locked_all_r2 : STD_LOGIC;
  attribute ASYNC_REG of pi_phase_locked_all_r2 : signal is "true";
  signal pi_phase_locked_all_r3 : STD_LOGIC;
  attribute ASYNC_REG of pi_phase_locked_all_r3 : signal is "true";
  signal pi_phase_locked_all_r4 : STD_LOGIC;
  attribute ASYNC_REG of pi_phase_locked_all_r4 : signal is "true";
  signal \prech_done_dly_r_reg[15]_srl16_n_0\ : STD_LOGIC;
  signal prech_done_pre : STD_LOGIC;
  signal prech_pending_r : STD_LOGIC;
  signal prech_pending_r_i_1_n_0 : STD_LOGIC;
  signal prech_pending_r_i_2_n_0 : STD_LOGIC;
  signal prech_pending_r_i_3_n_0 : STD_LOGIC;
  signal prech_pending_r_i_4_n_0 : STD_LOGIC;
  signal prech_pending_r_i_5_n_0 : STD_LOGIC;
  signal prech_pending_r_i_6_n_0 : STD_LOGIC;
  signal prech_req : STD_LOGIC;
  signal prech_req_posedge_r0 : STD_LOGIC;
  signal prech_req_posedge_r_i_2_n_0 : STD_LOGIC;
  signal prech_req_posedge_r_i_3_n_0 : STD_LOGIC;
  signal prech_req_posedge_r_reg_n_0 : STD_LOGIC;
  signal prech_req_r : STD_LOGIC;
  signal pwron_ce_r : STD_LOGIC;
  signal pwron_ce_r_i_1_n_0 : STD_LOGIC;
  signal pwron_ce_r_i_2_n_0 : STD_LOGIC;
  signal rdlvl_last_byte_done_r : STD_LOGIC;
  signal rdlvl_start_dly0_r : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \rdlvl_start_dly0_r_reg[13]_srl14_n_0\ : STD_LOGIC;
  signal rdlvl_start_pre : STD_LOGIC;
  signal rdlvl_start_pre_i_1_n_0 : STD_LOGIC;
  signal rdlvl_stg1_start_i_1_n_0 : STD_LOGIC;
  signal \^rdlvl_stg1_start_r_reg\ : STD_LOGIC;
  signal read_calib_i_1_n_0 : STD_LOGIC;
  signal reg_ctrl_cnt_r : STD_LOGIC;
  signal \reg_ctrl_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl_cnt_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_ctrl_cnt_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_ctrl_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reset_rd_addr_r1 : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_6_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_7_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt[8]_i_8_n_0\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \stg1_wr_rd_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0\ : STD_LOGIC;
  signal \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0\ : STD_LOGIC;
  signal \^wr_ptr_reg[2]\ : STD_LOGIC;
  signal wr_victim_inc : STD_LOGIC;
  signal wr_victim_inc0 : STD_LOGIC;
  signal wr_victim_inc_i_2_n_0 : STD_LOGIC;
  signal wrcal_pat_cnt : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wrcal_rd_wait_i_1_n_0 : STD_LOGIC;
  signal wrcal_reads : STD_LOGIC;
  signal wrcal_reads02_out : STD_LOGIC;
  signal \wrcal_reads[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[2]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[3]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[4]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[5]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[6]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_3_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_4_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_5_n_0\ : STD_LOGIC;
  signal \wrcal_reads[7]_i_7_n_0\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrcal_reads_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrcal_start_dly_r_reg[4]_srl5_n_0\ : STD_LOGIC;
  signal wrcal_start_i_1_n_0 : STD_LOGIC;
  signal \^wrcal_start_reg_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \wrcal_wr_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \wrcal_wr_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrdata_pat_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \^wrlvl_final_if_rst\ : STD_LOGIC;
  signal wrlvl_final_if_rst_i_1_n_0 : STD_LOGIC;
  signal wrlvl_final_if_rst_i_2_n_0 : STD_LOGIC;
  signal wrlvl_final_if_rst_i_3_n_0 : STD_LOGIC;
  signal wrlvl_final_if_rst_i_4_n_0 : STD_LOGIC;
  signal wrlvl_odt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DDR3_1rank.phy_int_cs_n[0]_i_5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \DDR3_1rank.phy_int_cs_n[0]_i_8\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of burst_addr_r_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \calib_cmd[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \calib_cmd[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \calib_cmd[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of calib_ctl_wren_i_1 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \calib_data_offset_0[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \calib_data_offset_1[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \calib_odt[0]_i_6\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \calib_seq[0]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \calib_seq[1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of calib_wrdata_en_i_1 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of cnt_cmd_done_m7_r_i_2 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of cnt_cmd_done_r_i_2 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \cnt_cmd_r[0]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \cnt_cmd_r[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \cnt_cmd_r[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \cnt_cmd_r[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \cnt_cmd_r[4]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \cnt_cmd_r[6]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of cnt_dllk_zqinit_done_r_i_1 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[1]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[2]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[7]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of cnt_init_af_done_r_i_1 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \cnt_init_af_r[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \cnt_init_mr_r[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \cnt_init_mr_r[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[0]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[7]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[7]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[1]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[6]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[7]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[8]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[9]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of cnt_pwron_cke_done_r_i_2 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \cnt_pwron_r[0]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \cnt_pwron_r[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \cnt_pwron_r[2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \cnt_pwron_r[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \cnt_pwron_r[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \cnt_pwron_r[6]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \cnt_pwron_r[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \cnt_pwron_r[8]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \cnt_pwron_r[8]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \complex_address[9]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \complex_num_reads[2]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \complex_num_reads[2]_i_3\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \complex_num_reads[2]_i_4\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \complex_num_reads[2]_i_8\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_11\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_7\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \complex_num_reads[3]_i_9\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \complex_num_writes[1]_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \complex_num_writes[2]_i_7\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \complex_num_writes[3]_i_6\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \complex_num_writes[3]_i_7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \complex_num_writes[3]_i_8\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_12\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_13\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_14\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_16\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_6\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_7\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \complex_num_writes[4]_i_8\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[4]_i_4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[4]_i_6\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of complex_row0_rd_done_i_2 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of complex_row1_rd_done_i_2 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[1]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[3]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[4]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[7]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[7]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[7]_i_5\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \complex_row_cnt_ocal[7]_i_9\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of complex_sample_cnt_inc_i_2 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \complex_wait_cnt[1]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \complex_wait_cnt[2]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \complex_wait_cnt[3]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \complex_wait_cnt[3]_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \en_cnt_div2.enable_wrlvl_cnt[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \en_cnt_div2.enable_wrlvl_cnt[3]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \even_cwl.phy_we_n[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of first_rdlvl_pat_r_i_1 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of first_wrcal_pat_r_i_2 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_12\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_18\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\ : label is "soft_lutpair297";
  attribute KEEP : string;
  attribute KEEP of init_complete_r1_timing_reg : label is "yes";
  attribute KEEP of init_complete_r_timing_reg : label is "yes";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_12\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_15\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_17\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_8\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_11\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_12\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_13\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_15\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_17\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_21\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_4\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_12\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_13\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_15\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_13\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_5\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_7\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_12\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_13\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_7\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_8\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_11\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_12\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_13\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_11\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_12\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_13\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_23\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_27\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_29\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_31\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_32\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_33\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_34\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_36\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_39\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \init_state_r[6]_i_9\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of mem_init_done_r_i_2 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of mpr_rdlvl_start_i_2 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \my_empty[7]_i_2__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \num_refresh[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \num_refresh[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \num_refresh[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[2]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[3]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[3]_i_3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ocal_act_wait_cnt[3]_i_4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[3]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[3]_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of phy_control_i_i_1 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of phy_control_i_i_10 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of phy_control_i_i_11 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of phy_control_i_i_3 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of phy_control_i_i_4 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of phy_control_i_i_5 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of phy_control_i_i_6 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of phy_control_i_i_7 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of phy_control_i_i_8 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of phy_control_i_i_9 : label is "soft_lutpair279";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of pi_phase_locked_all_r1_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r1_reg : label is "yes";
  attribute ASYNC_REG_boolean of pi_phase_locked_all_r2_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r2_reg : label is "yes";
  attribute ASYNC_REG_boolean of pi_phase_locked_all_r3_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r3_reg : label is "yes";
  attribute ASYNC_REG_boolean of pi_phase_locked_all_r4_reg : label is std.standard.true;
  attribute KEEP of pi_phase_locked_all_r4_reg : label is "yes";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prech_done_dly_r_reg[15]_srl16\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \prech_done_dly_r_reg[15]_srl16\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 ";
  attribute SOFT_HLUTNM of prech_pending_r_i_5 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of prech_req_posedge_r_i_2 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of prech_req_posedge_r_i_3 : label is "soft_lutpair217";
  attribute srl_bus_name of \rdlvl_start_dly0_r_reg[13]_srl14\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg ";
  attribute srl_name of \rdlvl_start_dly0_r_reg[13]_srl14\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 ";
  attribute SOFT_HLUTNM of rdlvl_start_pre_i_1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[3]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[3]_i_4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[3]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[4]_i_5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[4]_i_9\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \row_cnt_victim_rotate.complex_row_cnt[5]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[2]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[4]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[5]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[6]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[7]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_7\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \wr_done_victim_rotate.complex_row0_wr_done_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \wr_done_victim_rotate.complex_row1_wr_done_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \wr_en_inferred__0_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__4\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \wrcal_reads[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \wrcal_reads[2]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \wrcal_reads[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \wrcal_reads[5]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \wrcal_reads[6]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_4\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_5\ : label is "soft_lutpair224";
  attribute srl_bus_name of \wrcal_start_dly_r_reg[4]_srl5\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg ";
  attribute srl_name of \wrcal_start_dly_r_reg[4]_srl5\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 ";
  attribute SOFT_HLUTNM of \wrcal_start_dly_r_reg[4]_srl5_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[0]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[1]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[3]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrcal_pat_cnt[0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrcal_pat_cnt[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrdata_pat_cnt[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \wrdqen_div2.wrdata_pat_cnt[1]_i_1\ : label is "soft_lutpair263";
begin
  PHYCTLWD(10 downto 0) <= \^phyctlwd\(10 downto 0);
  calib_wrdata_en <= \^calib_wrdata_en\;
  \complex_row_cnt_ocal_reg[0]_0\ <= \^complex_row_cnt_ocal_reg[0]_0\;
  detect_pi_found_dqs <= \^detect_pi_found_dqs\;
  dqs_found_start_r_reg <= \^dqs_found_start_r_reg\;
  mpr_rdlvl_start_r_reg <= \^mpr_rdlvl_start_r_reg\;
  \one_rank.stg1_wr_done_reg_0\ <= \^one_rank.stg1_wr_done_reg_0\;
  \one_rank.stg1_wr_done_reg_1\ <= \^one_rank.stg1_wr_done_reg_1\;
  \out\ <= init_complete_r1_timing;
  phy_read_calib <= \^phy_read_calib\;
  pi_calib_done <= \^pi_calib_done\;
  rdlvl_stg1_start_r_reg <= \^rdlvl_stg1_start_r_reg\;
  \wr_ptr_reg[2]\ <= \^wr_ptr_reg[2]\;
  wrcal_start_reg_0 <= \^wrcal_start_reg_0\;
  \wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0) <= \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0);
  wrlvl_final_if_rst <= \^wrlvl_final_if_rst\;
\DDR3_1rank.phy_int_cs_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005D0000"
    )
        port map (
      I0 => \calib_cmd[0]_i_1_n_0\,
      I1 => complex_ocal_odt_ext0,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \DDR3_1rank.phy_int_cs_n[0]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\,
      I5 => \DDR3_1rank.phy_int_cs_n[0]_i_4_n_0\,
      O => \DDR3_1rank.phy_int_cs_n[0]_i_1_n_0\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => complex_ocal_odt_ext0
    );
\DDR3_1rank.phy_int_cs_n[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \num_refresh[3]_i_4_n_0\,
      I1 => wrlvl_final_if_rst_i_4_n_0,
      I2 => prech_req_posedge_r_i_3_n_0,
      I3 => \DDR3_1rank.phy_int_cs_n[0]_i_5_n_0\,
      I4 => \DDR3_1rank.phy_int_cs_n[0]_i_6_n_0\,
      I5 => \DDR3_1rank.phy_int_cs_n[0]_i_7_n_0\,
      O => \DDR3_1rank.phy_int_cs_n[0]_i_3_n_0\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0550033300000030"
    )
        port map (
      I0 => \wrcal_reads[7]_i_4_n_0\,
      I1 => \DDR3_1rank.phy_int_cs_n[0]_i_8_n_0\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \DDR3_1rank.phy_int_cs_n[0]_i_4_n_0\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      O => \DDR3_1rank.phy_int_cs_n[0]_i_5_n_0\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => init_state_r(6),
      I5 => \init_state_r[2]_i_2_n_0\,
      O => \DDR3_1rank.phy_int_cs_n[0]_i_6_n_0\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028000000000000"
    )
        port map (
      I0 => \reg_ctrl_cnt_r[3]_i_5_n_0\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \DDR3_1rank.phy_int_cs_n[0]_i_7_n_0\
    );
\DDR3_1rank.phy_int_cs_n[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      O => \DDR3_1rank.phy_int_cs_n[0]_i_8_n_0\
    );
\DDR3_1rank.phy_int_cs_n_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \DDR3_1rank.phy_int_cs_n[0]_i_1_n_0\,
      Q => phy_cs_n(0),
      S => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\FSM_sequential_cal1_state_r[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mpr_rdlvl_start_r_reg\,
      I1 => mpr_rdlvl_start_r,
      O => cal1_state_r1348_out
    );
\back_to_back_reads_2_1.num_reads[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033320000"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I3 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I4 => \back_to_back_reads_2_1.num_reads[2]_i_3_n_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \back_to_back_reads_2_1.num_reads[0]_i_1_n_0\
    );
\back_to_back_reads_2_1.num_reads[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C3C20000"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I3 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I4 => \back_to_back_reads_2_1.num_reads[2]_i_3_n_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \back_to_back_reads_2_1.num_reads[1]_i_1_n_0\
    );
\back_to_back_reads_2_1.num_reads[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FC020000"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I1 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I3 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I4 => \back_to_back_reads_2_1.num_reads[2]_i_3_n_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \back_to_back_reads_2_1.num_reads[2]_i_1_n_0\
    );
\back_to_back_reads_2_1.num_reads[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \complex_address[9]_i_2_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\
    );
\back_to_back_reads_2_1.num_reads[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => prech_req_posedge_r_i_3_n_0,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \back_to_back_reads_2_1.num_reads[2]_i_3_n_0\
    );
\back_to_back_reads_2_1.num_reads_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \back_to_back_reads_2_1.num_reads[0]_i_1_n_0\,
      Q => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      R => '0'
    );
\back_to_back_reads_2_1.num_reads_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \back_to_back_reads_2_1.num_reads[1]_i_1_n_0\,
      Q => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      R => '0'
    );
\back_to_back_reads_2_1.num_reads_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \back_to_back_reads_2_1.num_reads[2]_i_1_n_0\,
      Q => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      R => '0'
    );
burst_addr_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => burst_addr_r_i_2_n_0,
      I1 => \calib_cmd[0]_i_1_n_0\,
      I2 => burst_addr_r_reg_n_0,
      I3 => wrcal_done_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => burst_addr_r_i_1_n_0
    );
burst_addr_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000033003300B3"
    )
        port map (
      I0 => \init_state_r[5]_i_3_n_0\,
      I1 => \wrcal_reads[7]_i_4_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => burst_addr_r_i_2_n_0
    );
burst_addr_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => burst_addr_r_i_1_n_0,
      Q => burst_addr_r_reg_n_0,
      R => '0'
    );
\calib_cke_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_pwron_cke_done_r,
      Q => calib_cke(1),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\calib_cmd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => phy_we_n2,
      I1 => \calib_cmd[1]_i_2_n_0\,
      I2 => new_burst_r,
      O => \calib_cmd[0]_i_1_n_0\
    );
\calib_cmd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => new_burst_r,
      I1 => \calib_cmd[1]_i_2_n_0\,
      O => \calib_cmd[1]_i_1_n_0\
    );
\calib_cmd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_3_out(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12_n_0\,
      I2 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I3 => \calib_cmd[1]_i_3_n_0\,
      I4 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I5 => \calib_cmd[1]_i_4_n_0\,
      O => \calib_cmd[1]_i_2_n_0\
    );
\calib_cmd[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \complex_address[9]_i_2_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \calib_cmd[1]_i_3_n_0\
    );
\calib_cmd[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200075"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \wrcal_reads[7]_i_4_n_0\,
      I2 => mpr_rdlvl_start_i_2_n_0,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => prech_req_posedge_r_i_2_n_0,
      I5 => rdlvl_pi_incdec,
      O => \calib_cmd[1]_i_4_n_0\
    );
\calib_cmd[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \calib_cmd[0]_i_1_n_0\,
      O => \calib_cmd[2]_i_1_n_0\
    );
\calib_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_cmd[0]_i_1_n_0\,
      Q => calib_cmd(0),
      R => '0'
    );
\calib_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_cmd[1]_i_1_n_0\,
      Q => calib_cmd(1),
      R => '0'
    );
\calib_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_cmd[2]_i_1_n_0\,
      Q => calib_cmd(2),
      R => '0'
    );
calib_ctl_wren_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cnt_pwron_cke_done_r,
      I1 => phy_mc_go,
      O => p_47_in
    );
calib_ctl_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_47_in,
      Q => \^wr_ptr_reg[2]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\calib_data_offset_0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F2F0F0"
    )
        port map (
      I0 => new_burst_r,
      I1 => \calib_cmd[1]_i_2_n_0\,
      I2 => phy_we_n2,
      I3 => init_dqsfound_done_r2_reg,
      I4 => \^pi_calib_done\,
      O => \calib_data_offset_0[1]_i_1_n_0\
    );
\calib_data_offset_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => new_burst_r,
      I1 => \calib_cmd[1]_i_2_n_0\,
      I2 => \^pi_calib_done\,
      O => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_4,
      Q => calib_data_offset_0(0),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_data_offset_0[1]_i_1_n_0\,
      Q => calib_data_offset_0(1),
      R => '0'
    );
\calib_data_offset_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_3,
      Q => calib_data_offset_0(2),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_2,
      Q => calib_data_offset_0(3),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_1,
      Q => calib_data_offset_0(4),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_done_r1_reg_0,
      Q => calib_data_offset_0(5),
      R => \calib_data_offset_0[5]_i_1_n_0\
    );
\calib_data_offset_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => new_burst_r,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => wrlvl_final_if_rst_i_3_n_0,
      I3 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I4 => \calib_odt[0]_i_2_n_0\,
      O => phy_we_n2
    );
\calib_data_offset_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => phy_we_n2,
      Q => \calib_data_offset_1_reg_n_0_[1]\,
      R => '0'
    );
\calib_odt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \gen_rnk[0].mr2_r_reg[0]_2\(1),
      I1 => \calib_odt[0]_i_2_n_0\,
      I2 => \calib_odt[0]_i_3_n_0\,
      I3 => \calib_odt[0]_i_4_n_0\,
      I4 => \calib_odt[0]_i_5_n_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \calib_odt[0]_i_1_n_0\
    );
\calib_odt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0000FF7FFFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \wrcal_reads[7]_i_4_n_0\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => complex_ocal_odt_ext0,
      O => \calib_odt[0]_i_2_n_0\
    );
\calib_odt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \oclk_wr_cnt[3]_i_4_n_0\,
      I1 => complex_odt_ext,
      I2 => complex_ocal_odt_ext,
      I3 => \wrcal_wr_cnt[3]_i_4_n_0\,
      I4 => \calib_odt[0]_i_6_n_0\,
      I5 => \stg1_wr_rd_cnt[1]_i_2_n_0\,
      O => \calib_odt[0]_i_3_n_0\
    );
\calib_odt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => init_state_r(6),
      I5 => \complex_address[9]_i_2_n_0\,
      O => \calib_odt[0]_i_4_n_0\
    );
\calib_odt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208000000080000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \DDR3_1rank.phy_int_cs_n[0]_i_8_n_0\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => wrlvl_odt,
      O => \calib_odt[0]_i_5_n_0\
    );
\calib_odt[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrlvl_final_if_rst_i_3_n_0,
      I1 => \init_state_r_reg_n_0_[1]\,
      O => \calib_odt[0]_i_6_n_0\
    );
\calib_odt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_odt[0]_i_1_n_0\,
      Q => calib_odt(0),
      R => '0'
    );
\calib_seq[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phy_mc_go,
      I1 => cnt_pwron_cke_done_r,
      I2 => \^phyctlwd\(9),
      O => \calib_seq[0]_i_1_n_0\
    );
\calib_seq[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^phyctlwd\(9),
      I1 => cnt_pwron_cke_done_r,
      I2 => phy_mc_go,
      I3 => \^phyctlwd\(10),
      O => \calib_seq[1]_i_1_n_0\
    );
\calib_seq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_seq[0]_i_1_n_0\,
      Q => \^phyctlwd\(9),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\calib_seq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \calib_seq[1]_i_1_n_0\,
      Q => \^phyctlwd\(10),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
calib_wrdata_en_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => calib_wrdata_en_i_2_n_0,
      O => phy_wrdata_en
    );
calib_wrdata_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \calib_data_offset_1_reg_n_0_[1]\,
      I1 => phy_we_n2,
      O => calib_wrdata_en_i_2_n_0
    );
calib_wrdata_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => phy_wrdata_en,
      Q => \^calib_wrdata_en\,
      R => '0'
    );
cnt_cmd_done_m7_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[1]\,
      I1 => \cnt_cmd_r_reg_n_0_[0]\,
      I2 => \cnt_cmd_r_reg_n_0_[2]\,
      I3 => cnt_cmd_done_m7_r_i_2_n_0,
      I4 => \cnt_cmd_r_reg_n_0_[3]\,
      I5 => \cnt_cmd_r_reg_n_0_[4]\,
      O => cnt_cmd_done_m7_r_i_1_n_0
    );
cnt_cmd_done_m7_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[5]\,
      I1 => \cnt_cmd_r_reg_n_0_[6]\,
      O => cnt_cmd_done_m7_r_i_2_n_0
    );
cnt_cmd_done_m7_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_cmd_done_m7_r_i_1_n_0,
      Q => cnt_cmd_done_m7_r,
      R => '0'
    );
cnt_cmd_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cnt_cmd_done_r_i_2_n_0,
      I1 => \cnt_cmd_r_reg_n_0_[6]\,
      I2 => \cnt_cmd_r_reg_n_0_[5]\,
      O => cnt_cmd_done_r_i_1_n_0
    );
cnt_cmd_done_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[2]\,
      I1 => \cnt_cmd_r_reg_n_0_[1]\,
      I2 => \cnt_cmd_r_reg_n_0_[0]\,
      I3 => \cnt_cmd_r_reg_n_0_[4]\,
      I4 => \cnt_cmd_r_reg_n_0_[3]\,
      O => cnt_cmd_done_r_i_2_n_0
    );
cnt_cmd_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_cmd_done_r_i_1_n_0,
      Q => cnt_cmd_done_r,
      R => '0'
    );
\cnt_cmd_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[0]\,
      O => \cnt_cmd_r[0]_i_1_n_0\
    );
\cnt_cmd_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[0]\,
      I1 => \cnt_cmd_r_reg_n_0_[1]\,
      O => \cnt_cmd_r[1]_i_1_n_0\
    );
\cnt_cmd_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[2]\,
      I1 => \cnt_cmd_r_reg_n_0_[0]\,
      I2 => \cnt_cmd_r_reg_n_0_[1]\,
      O => \cnt_cmd_r[2]_i_1_n_0\
    );
\cnt_cmd_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[3]\,
      I1 => \cnt_cmd_r_reg_n_0_[2]\,
      I2 => \cnt_cmd_r_reg_n_0_[1]\,
      I3 => \cnt_cmd_r_reg_n_0_[0]\,
      O => \cnt_cmd_r[3]_i_1_n_0\
    );
\cnt_cmd_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[4]\,
      I1 => \cnt_cmd_r_reg_n_0_[0]\,
      I2 => \cnt_cmd_r_reg_n_0_[1]\,
      I3 => \cnt_cmd_r_reg_n_0_[2]\,
      I4 => \cnt_cmd_r_reg_n_0_[3]\,
      O => \cnt_cmd_r[4]_i_1_n_0\
    );
\cnt_cmd_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[5]\,
      I1 => \cnt_cmd_r_reg_n_0_[3]\,
      I2 => \cnt_cmd_r_reg_n_0_[4]\,
      I3 => \cnt_cmd_r_reg_n_0_[0]\,
      I4 => \cnt_cmd_r_reg_n_0_[1]\,
      I5 => \cnt_cmd_r_reg_n_0_[2]\,
      O => \cnt_cmd_r[5]_i_1_n_0\
    );
\cnt_cmd_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \cnt_cmd_r[6]_i_3_n_0\,
      O => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[6]\,
      I1 => \cnt_cmd_r_reg_n_0_[5]\,
      I2 => cnt_cmd_done_r_i_2_n_0,
      O => \cnt_cmd_r[6]_i_2_n_0\
    );
\cnt_cmd_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF7EDD3ACC3FD93"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \cnt_cmd_r[6]_i_3_n_0\
    );
\cnt_cmd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[0]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[0]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[1]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[1]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[2]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[2]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[3]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[3]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[4]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[4]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[5]_i_1_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[5]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
\cnt_cmd_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_cmd_r[6]_i_2_n_0\,
      Q => \cnt_cmd_r_reg_n_0_[6]\,
      R => \cnt_cmd_r[6]_i_1_n_0\
    );
cnt_dllk_zqinit_done_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => cnt_dllk_zqinit_done_r,
      I1 => \cnt_dllk_zqinit_r_reg__0\(6),
      I2 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      I3 => \cnt_dllk_zqinit_r_reg__0\(7),
      O => cnt_dllk_zqinit_done_r_i_1_n_0
    );
cnt_dllk_zqinit_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_dllk_zqinit_done_r_i_1_n_0,
      Q => cnt_dllk_zqinit_done_r,
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(0),
      O => \p_0_in__3\(0)
    );
\cnt_dllk_zqinit_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(0),
      I1 => \cnt_dllk_zqinit_r_reg__0\(1),
      O => \p_0_in__3\(1)
    );
\cnt_dllk_zqinit_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(2),
      I1 => \cnt_dllk_zqinit_r_reg__0\(1),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      O => \p_0_in__3\(2)
    );
\cnt_dllk_zqinit_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(3),
      I1 => \cnt_dllk_zqinit_r_reg__0\(0),
      I2 => \cnt_dllk_zqinit_r_reg__0\(1),
      I3 => \cnt_dllk_zqinit_r_reg__0\(2),
      O => \p_0_in__3\(3)
    );
\cnt_dllk_zqinit_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(4),
      I1 => \cnt_dllk_zqinit_r_reg__0\(2),
      I2 => \cnt_dllk_zqinit_r_reg__0\(1),
      I3 => \cnt_dllk_zqinit_r_reg__0\(0),
      I4 => \cnt_dllk_zqinit_r_reg__0\(3),
      O => \p_0_in__3\(4)
    );
\cnt_dllk_zqinit_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(5),
      I1 => \cnt_dllk_zqinit_r_reg__0\(3),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      I3 => \cnt_dllk_zqinit_r_reg__0\(1),
      I4 => \cnt_dllk_zqinit_r_reg__0\(2),
      I5 => \cnt_dllk_zqinit_r_reg__0\(4),
      O => \p_0_in__3\(5)
    );
\cnt_dllk_zqinit_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(6),
      I1 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      O => \p_0_in__3\(6)
    );
\cnt_dllk_zqinit_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(7),
      I1 => \cnt_dllk_zqinit_r[7]_i_3_n_0\,
      I2 => \cnt_dllk_zqinit_r_reg__0\(6),
      O => \p_0_in__3\(7)
    );
\cnt_dllk_zqinit_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(5),
      I1 => \cnt_dllk_zqinit_r_reg__0\(3),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      I3 => \cnt_dllk_zqinit_r_reg__0\(1),
      I4 => \cnt_dllk_zqinit_r_reg__0\(2),
      I5 => \cnt_dllk_zqinit_r_reg__0\(4),
      O => \cnt_dllk_zqinit_r[7]_i_3_n_0\
    );
\cnt_dllk_zqinit_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(0),
      Q => \cnt_dllk_zqinit_r_reg__0\(0),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(1),
      Q => \cnt_dllk_zqinit_r_reg__0\(1),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(2),
      Q => \cnt_dllk_zqinit_r_reg__0\(2),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(3),
      Q => \cnt_dllk_zqinit_r_reg__0\(3),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(4),
      Q => \cnt_dllk_zqinit_r_reg__0\(4),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(5),
      Q => \cnt_dllk_zqinit_r_reg__0\(5),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(6),
      Q => \cnt_dllk_zqinit_r_reg__0\(6),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
\cnt_dllk_zqinit_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__3\(7),
      Q => \cnt_dllk_zqinit_r_reg__0\(7),
      R => \cnt_dllk_zqinit_r[7]_i_1_n_0\
    );
cnt_init_af_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => cnt_init_af_done_r,
      I1 => cnt_init_mr_r1,
      I2 => cnt_init_af_r(1),
      I3 => cnt_init_af_r(0),
      I4 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => cnt_init_af_done_r_i_1_n_0
    );
cnt_init_af_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_init_af_done_r_i_1_n_0,
      Q => cnt_init_af_done_r,
      R => '0'
    );
\cnt_init_af_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => cnt_init_af_r(0),
      I1 => cnt_init_mr_r1,
      I2 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => \cnt_init_af_r[0]_i_1_n_0\
    );
\cnt_init_af_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => cnt_init_af_r(1),
      I1 => cnt_init_mr_r1,
      I2 => cnt_init_af_r(0),
      I3 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => \cnt_init_af_r[1]_i_1_n_0\
    );
\cnt_init_af_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_init_af_r[0]_i_1_n_0\,
      Q => cnt_init_af_r(0),
      R => '0'
    );
\cnt_init_af_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_init_af_r[1]_i_1_n_0\,
      Q => cnt_init_af_r(1),
      R => '0'
    );
cnt_init_mr_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => cnt_init_mr_done_r,
      I1 => \cnt_init_mr_r[1]_i_2_n_0\,
      I2 => cnt_init_mr_r(0),
      I3 => cnt_init_mr_r(1),
      I4 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      I5 => cnt_init_mr_r1,
      O => cnt_init_mr_done_r_i_1_n_0
    );
cnt_init_mr_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_init_mr_done_r_i_1_n_0,
      Q => cnt_init_mr_done_r,
      R => '0'
    );
\cnt_init_mr_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => cnt_init_mr_r(0),
      I1 => \cnt_init_mr_r[1]_i_2_n_0\,
      I2 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      I3 => cnt_init_mr_r1,
      O => \cnt_init_mr_r[0]_i_1_n_0\
    );
\cnt_init_mr_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => cnt_init_mr_r(1),
      I1 => \cnt_init_mr_r[1]_i_2_n_0\,
      I2 => cnt_init_mr_r(0),
      I3 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      I4 => cnt_init_mr_r1,
      O => \cnt_init_mr_r[1]_i_1_n_0\
    );
\cnt_init_mr_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r[4]_i_3_n_0\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \cnt_init_mr_r[1]_i_2_n_0\
    );
\cnt_init_mr_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrlvl_final_if_rst_i_4_n_0,
      I1 => mem_init_done_r,
      O => cnt_init_mr_r1
    );
\cnt_init_mr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_init_mr_r[0]_i_1_n_0\,
      Q => cnt_init_mr_r(0),
      R => '0'
    );
\cnt_init_mr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_init_mr_r[1]_i_1_n_0\,
      Q => cnt_init_mr_r(1),
      R => '0'
    );
cnt_init_pre_wait_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => cnt_init_pre_wait_done_r,
      I1 => \cnt_init_pre_wait_r_reg__0\(6),
      I2 => \cnt_init_pre_wait_r_reg__0\(7),
      I3 => \cnt_init_pre_wait_r_reg__0\(3),
      I4 => \cnt_init_pre_wait_r_reg__0\(2),
      I5 => cnt_init_pre_wait_done_r_i_2_n_0,
      O => cnt_init_pre_wait_done_r_i_1_n_0
    );
cnt_init_pre_wait_done_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(4),
      I1 => \cnt_init_pre_wait_r_reg__0\(5),
      O => cnt_init_pre_wait_done_r_i_2_n_0
    );
cnt_init_pre_wait_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_init_pre_wait_done_r_i_1_n_0,
      Q => cnt_init_pre_wait_done_r,
      R => clear
    );
\cnt_init_pre_wait_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\cnt_init_pre_wait_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg_n_0_[0]\,
      I1 => \cnt_init_pre_wait_r_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\cnt_init_pre_wait_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(2),
      I1 => \cnt_init_pre_wait_r_reg_n_0_[1]\,
      I2 => \cnt_init_pre_wait_r_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\cnt_init_pre_wait_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(3),
      I1 => \cnt_init_pre_wait_r_reg_n_0_[0]\,
      I2 => \cnt_init_pre_wait_r_reg_n_0_[1]\,
      I3 => \cnt_init_pre_wait_r_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\cnt_init_pre_wait_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(4),
      I1 => \cnt_init_pre_wait_r_reg__0\(2),
      I2 => \cnt_init_pre_wait_r_reg__0\(3),
      I3 => \cnt_init_pre_wait_r_reg_n_0_[0]\,
      I4 => \cnt_init_pre_wait_r_reg_n_0_[1]\,
      O => \p_0_in__1\(4)
    );
\cnt_init_pre_wait_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(5),
      I1 => \cnt_init_pre_wait_r_reg_n_0_[1]\,
      I2 => \cnt_init_pre_wait_r_reg_n_0_[0]\,
      I3 => \cnt_init_pre_wait_r_reg__0\(3),
      I4 => \cnt_init_pre_wait_r_reg__0\(2),
      I5 => \cnt_init_pre_wait_r_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\cnt_init_pre_wait_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(6),
      I1 => \cnt_init_pre_wait_r_reg__0\(4),
      I2 => \cnt_init_pre_wait_r_reg__0\(5),
      I3 => \cnt_init_pre_wait_r[7]_i_3_n_0\,
      O => \p_0_in__1\(6)
    );
\cnt_init_pre_wait_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_pwron_cke_done_r,
      O => clear
    );
\cnt_init_pre_wait_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg__0\(7),
      I1 => \cnt_init_pre_wait_r[7]_i_3_n_0\,
      I2 => \cnt_init_pre_wait_r_reg__0\(5),
      I3 => \cnt_init_pre_wait_r_reg__0\(4),
      I4 => \cnt_init_pre_wait_r_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\cnt_init_pre_wait_r[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \cnt_init_pre_wait_r_reg_n_0_[1]\,
      I1 => \cnt_init_pre_wait_r_reg_n_0_[0]\,
      I2 => \cnt_init_pre_wait_r_reg__0\(3),
      I3 => \cnt_init_pre_wait_r_reg__0\(2),
      O => \cnt_init_pre_wait_r[7]_i_3_n_0\
    );
\cnt_init_pre_wait_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => \cnt_init_pre_wait_r_reg_n_0_[0]\,
      R => clear
    );
\cnt_init_pre_wait_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => \cnt_init_pre_wait_r_reg_n_0_[1]\,
      R => clear
    );
\cnt_init_pre_wait_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => \cnt_init_pre_wait_r_reg__0\(2),
      R => clear
    );
\cnt_init_pre_wait_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \cnt_init_pre_wait_r_reg__0\(3),
      R => clear
    );
\cnt_init_pre_wait_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => \cnt_init_pre_wait_r_reg__0\(4),
      R => clear
    );
\cnt_init_pre_wait_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => \cnt_init_pre_wait_r_reg__0\(5),
      R => clear
    );
\cnt_init_pre_wait_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => \cnt_init_pre_wait_r_reg__0\(6),
      R => clear
    );
\cnt_init_pre_wait_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => \cnt_init_pre_wait_r_reg__0\(7),
      R => clear
    );
\cnt_pwron_ce_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\cnt_pwron_ce_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(0),
      I1 => \cnt_pwron_ce_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\cnt_pwron_ce_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(2),
      I1 => \cnt_pwron_ce_r_reg__0\(1),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\cnt_pwron_ce_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(3),
      I1 => \cnt_pwron_ce_r_reg__0\(0),
      I2 => \cnt_pwron_ce_r_reg__0\(1),
      I3 => \cnt_pwron_ce_r_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\cnt_pwron_ce_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(4),
      I1 => \cnt_pwron_ce_r_reg__0\(2),
      I2 => \cnt_pwron_ce_r_reg__0\(1),
      I3 => \cnt_pwron_ce_r_reg__0\(0),
      I4 => \cnt_pwron_ce_r_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\cnt_pwron_ce_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(5),
      I1 => \cnt_pwron_ce_r_reg__0\(3),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      I3 => \cnt_pwron_ce_r_reg__0\(1),
      I4 => \cnt_pwron_ce_r_reg__0\(2),
      I5 => \cnt_pwron_ce_r_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\cnt_pwron_ce_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(6),
      I1 => pwron_ce_r_i_2_n_0,
      O => \p_0_in__0\(6)
    );
\cnt_pwron_ce_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(7),
      I1 => pwron_ce_r_i_2_n_0,
      I2 => \cnt_pwron_ce_r_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\cnt_pwron_ce_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(8),
      I1 => \cnt_pwron_ce_r_reg__0\(6),
      I2 => pwron_ce_r_i_2_n_0,
      I3 => \cnt_pwron_ce_r_reg__0\(7),
      O => \p_0_in__0\(8)
    );
\cnt_pwron_ce_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(9),
      I1 => \cnt_pwron_ce_r_reg__0\(7),
      I2 => pwron_ce_r_i_2_n_0,
      I3 => \cnt_pwron_ce_r_reg__0\(6),
      I4 => \cnt_pwron_ce_r_reg__0\(8),
      O => \p_0_in__0\(9)
    );
\cnt_pwron_ce_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \cnt_pwron_ce_r_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\cnt_pwron_ce_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \cnt_pwron_ce_r_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\cnt_pwron_ce_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \cnt_pwron_ce_r_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\cnt_pwron_ce_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \cnt_pwron_ce_r_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\cnt_pwron_ce_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \cnt_pwron_ce_r_reg__0\(4),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\cnt_pwron_ce_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \cnt_pwron_ce_r_reg__0\(5),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\cnt_pwron_ce_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \cnt_pwron_ce_r_reg__0\(6),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\cnt_pwron_ce_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \cnt_pwron_ce_r_reg__0\(7),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\cnt_pwron_ce_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \cnt_pwron_ce_r_reg__0\(8),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\cnt_pwron_ce_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => \cnt_pwron_ce_r_reg__0\(9),
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
cnt_pwron_cke_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => \cnt_pwron_r[8]_i_2_n_0\,
      I1 => cnt_pwron_cke_done_r_i_2_n_0,
      I2 => cnt_pwron_cke_done_r,
      I3 => phy_mc_go,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => cnt_pwron_cke_done_r_i_1_n_0
    );
cnt_pwron_cke_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(7),
      I1 => \cnt_pwron_r_reg__0\(6),
      I2 => \cnt_pwron_r_reg__0\(8),
      I3 => \cnt_pwron_r_reg__0\(5),
      O => cnt_pwron_cke_done_r_i_2_n_0
    );
cnt_pwron_cke_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cnt_pwron_cke_done_r_i_1_n_0,
      Q => cnt_pwron_cke_done_r,
      R => '0'
    );
\cnt_pwron_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(0),
      O => \p_0_in__0__0\(0)
    );
\cnt_pwron_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(0),
      I1 => \cnt_pwron_r_reg__0\(1),
      O => \p_0_in__0__0\(1)
    );
\cnt_pwron_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(2),
      I1 => \cnt_pwron_r_reg__0\(1),
      I2 => \cnt_pwron_r_reg__0\(0),
      O => \p_0_in__0__0\(2)
    );
\cnt_pwron_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(3),
      I1 => \cnt_pwron_r_reg__0\(0),
      I2 => \cnt_pwron_r_reg__0\(1),
      I3 => \cnt_pwron_r_reg__0\(2),
      O => \p_0_in__0__0\(3)
    );
\cnt_pwron_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(4),
      I1 => \cnt_pwron_r_reg__0\(2),
      I2 => \cnt_pwron_r_reg__0\(1),
      I3 => \cnt_pwron_r_reg__0\(0),
      I4 => \cnt_pwron_r_reg__0\(3),
      O => \p_0_in__0__0\(4)
    );
\cnt_pwron_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(5),
      I1 => \cnt_pwron_r_reg__0\(3),
      I2 => \cnt_pwron_r_reg__0\(0),
      I3 => \cnt_pwron_r_reg__0\(1),
      I4 => \cnt_pwron_r_reg__0\(2),
      I5 => \cnt_pwron_r_reg__0\(4),
      O => \p_0_in__0__0\(5)
    );
\cnt_pwron_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(6),
      I1 => \cnt_pwron_r[8]_i_2_n_0\,
      I2 => \cnt_pwron_r_reg__0\(5),
      O => \p_0_in__0__0\(6)
    );
\cnt_pwron_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(7),
      I1 => \cnt_pwron_r_reg__0\(5),
      I2 => \cnt_pwron_r[8]_i_2_n_0\,
      I3 => \cnt_pwron_r_reg__0\(6),
      O => \p_0_in__0__0\(7)
    );
\cnt_pwron_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(8),
      I1 => \cnt_pwron_r_reg__0\(6),
      I2 => \cnt_pwron_r[8]_i_2_n_0\,
      I3 => \cnt_pwron_r_reg__0\(5),
      I4 => \cnt_pwron_r_reg__0\(7),
      O => \p_0_in__0__0\(8)
    );
\cnt_pwron_r[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cnt_pwron_r_reg__0\(4),
      I1 => \cnt_pwron_r_reg__0\(2),
      I2 => \cnt_pwron_r_reg__0\(1),
      I3 => \cnt_pwron_r_reg__0\(0),
      I4 => \cnt_pwron_r_reg__0\(3),
      O => \cnt_pwron_r[8]_i_2_n_0\
    );
\cnt_pwron_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(0),
      Q => \cnt_pwron_r_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\cnt_pwron_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(1),
      Q => \cnt_pwron_r_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\cnt_pwron_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(2),
      Q => \cnt_pwron_r_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\cnt_pwron_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(3),
      Q => \cnt_pwron_r_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\cnt_pwron_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(4),
      Q => \cnt_pwron_r_reg__0\(4),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\cnt_pwron_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(5),
      Q => \cnt_pwron_r_reg__0\(5),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\cnt_pwron_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(6),
      Q => \cnt_pwron_r_reg__0\(6),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\cnt_pwron_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(7),
      Q => \cnt_pwron_r_reg__0\(7),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\cnt_pwron_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__0__0\(8),
      Q => \cnt_pwron_r_reg__0\(8),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\complex_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40008000C000C000"
    )
        port map (
      I0 => init_state_r1(2),
      I1 => \init_state_r[5]_i_3_n_0\,
      I2 => \complex_address[9]_i_2_n_0\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \complex_address[9]_i_3_n_0\,
      O => complex_address0
    );
\complex_address[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      O => \complex_address[9]_i_2_n_0\
    );
\complex_address[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => init_state_r1(1),
      I1 => init_state_r1(4),
      I2 => init_state_r1(3),
      I3 => init_state_r1(0),
      I4 => init_state_r1(5),
      I5 => init_state_r1(6),
      O => \complex_address[9]_i_3_n_0\
    );
\complex_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      Q => \complex_address_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\complex_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      Q => \complex_address_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\complex_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      Q => \complex_address_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\complex_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      Q => \complex_address_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\complex_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      Q => \complex_address_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\complex_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      Q => \complex_address_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\complex_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      Q => \complex_address_reg_n_0_[6]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\complex_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      Q => \complex_address_reg_n_0_[7]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\complex_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      Q => \complex_address_reg_n_0_[8]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\complex_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_address0,
      D => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      Q => \complex_address_reg_n_0_[9]\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
complex_byte_rd_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => complex_byte_rd_done,
      I1 => complex_byte_rd_done_i_2_n_0,
      I2 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__13\,
      I4 => \^one_rank.stg1_wr_done_reg_0\,
      O => complex_byte_rd_done_i_1_n_0
    );
complex_byte_rd_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => complex_row1_rd_cnt(1),
      I1 => complex_row1_rd_cnt(0),
      I2 => complex_row1_rd_cnt(2),
      I3 => complex_row1_rd_done,
      I4 => complex_row1_rd_done_r1,
      I5 => rdlvl_stg1_done_int_reg,
      O => complex_byte_rd_done_i_2_n_0
    );
complex_byte_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_byte_rd_done_i_1_n_0,
      Q => complex_byte_rd_done,
      R => '0'
    );
\complex_num_reads[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62EEFFEE"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[0]\,
      I1 => \complex_num_reads[3]_i_2_n_0\,
      I2 => \complex_num_writes[3]_i_3_n_0\,
      I3 => \complex_num_reads[3]_i_4_n_0\,
      I4 => \complex_num_reads[3]_i_5_n_0\,
      I5 => \complex_num_reads[3]_i_6_n_0\,
      O => \complex_num_reads[0]_i_1_n_0\
    );
\complex_num_reads[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[1]\,
      I1 => \complex_num_reads[1]_i_2_n_0\,
      I2 => \complex_num_reads[2]_i_4_n_0\,
      I3 => \complex_num_reads[1]_i_3_n_0\,
      I4 => \complex_num_reads[3]_i_6_n_0\,
      O => \complex_num_reads[1]_i_1_n_0\
    );
\complex_num_reads[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8A8AAA8"
    )
        port map (
      I0 => \complex_num_reads[2]_i_2_n_0\,
      I1 => \complex_num_reads[1]_i_4_n_0\,
      I2 => \complex_num_writes[2]_i_5_n_0\,
      I3 => \complex_num_reads[3]_i_8_n_0\,
      I4 => \complex_num_writes[4]_i_9_n_0\,
      I5 => \complex_num_reads[3]_i_7_n_0\,
      O => \complex_num_reads[1]_i_2_n_0\
    );
\complex_num_reads[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000A0A0A0A02000"
    )
        port map (
      I0 => \complex_num_writes[3]_i_3_n_0\,
      I1 => \complex_num_reads[3]_i_5_n_0\,
      I2 => \complex_num_reads[3]_i_4_n_0\,
      I3 => \complex_num_writes[4]_i_11_n_0\,
      I4 => \complex_num_reads_reg_n_0_[1]\,
      I5 => \complex_num_reads_reg_n_0_[0]\,
      O => \complex_num_reads[1]_i_3_n_0\
    );
\complex_num_reads[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I2 => \complex_num_reads[3]_i_9_n_0\,
      I3 => \complex_num_reads[3]_i_11_n_0\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      O => \complex_num_reads[1]_i_4_n_0\
    );
\complex_num_reads[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00A2"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[2]\,
      I1 => \complex_num_reads[2]_i_2_n_0\,
      I2 => \complex_num_reads[2]_i_3_n_0\,
      I3 => \complex_num_reads[2]_i_4_n_0\,
      I4 => \complex_num_reads[2]_i_5_n_0\,
      I5 => \complex_num_reads[2]_i_6_n_0\,
      O => \complex_num_reads[2]_i_1_n_0\
    );
\complex_num_reads[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => complex_row0_rd_done,
      I1 => \complex_num_writes[4]_i_13_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \num_refresh[3]_i_5_n_0\,
      O => \complex_num_reads[2]_i_2_n_0\
    );
\complex_num_reads[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \complex_num_writes[2]_i_5_n_0\,
      I1 => \complex_num_reads[3]_i_8_n_0\,
      I2 => \complex_num_writes[4]_i_9_n_0\,
      I3 => \complex_num_reads[3]_i_7_n_0\,
      O => \complex_num_reads[2]_i_3_n_0\
    );
\complex_num_reads[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \complex_num_reads[2]_i_7_n_0\,
      I1 => \complex_num_writes[4]_i_11_n_0\,
      I2 => \complex_num_reads[2]_i_2_n_0\,
      O => \complex_num_reads[2]_i_4_n_0\
    );
\complex_num_reads[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF2F2F200000000"
    )
        port map (
      I0 => \complex_num_writes[4]_i_11_n_0\,
      I1 => \complex_num_reads[2]_i_8_n_0\,
      I2 => \complex_num_reads_reg_n_0_[2]\,
      I3 => \complex_num_reads_reg_n_0_[1]\,
      I4 => \complex_num_reads_reg_n_0_[0]\,
      I5 => \complex_num_reads[3]_i_4_n_0\,
      O => \complex_num_reads[2]_i_5_n_0\
    );
\complex_num_reads[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0001FFFF0000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I3 => \complex_num_writes[2]_i_6_n_0\,
      I4 => \complex_num_reads[3]_i_6_n_0\,
      I5 => \complex_num_reads[3]_i_4_n_0\,
      O => \complex_num_reads[2]_i_6_n_0\
    );
\complex_num_reads[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44C4000044440000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_8_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r[5]_i_3_n_0\,
      O => \complex_num_reads[2]_i_7_n_0\
    );
\complex_num_reads[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \complex_num_writes[3]_i_3_n_0\,
      I1 => \complex_num_writes[2]_i_5_n_0\,
      O => \complex_num_reads[2]_i_8_n_0\
    );
\complex_num_reads[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E220022"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[3]\,
      I1 => \complex_num_reads[3]_i_2_n_0\,
      I2 => \complex_num_reads[3]_i_3_n_0\,
      I3 => \complex_num_reads[3]_i_4_n_0\,
      I4 => \complex_num_reads[3]_i_5_n_0\,
      I5 => \complex_num_reads[3]_i_6_n_0\,
      O => \complex_num_reads[3]_i_1_n_0\
    );
\complex_num_reads[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_reads[3]_i_10_n_0\
    );
\complex_num_reads[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      O => \complex_num_reads[3]_i_11_n_0\
    );
\complex_num_reads[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \complex_num_reads[2]_i_4_n_0\,
      I1 => \complex_num_reads[3]_i_7_n_0\,
      I2 => \complex_num_writes[4]_i_9_n_0\,
      I3 => \complex_num_reads[3]_i_8_n_0\,
      I4 => \complex_num_reads[2]_i_2_n_0\,
      O => \complex_num_reads[3]_i_2_n_0\
    );
\complex_num_reads[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80002AAA"
    )
        port map (
      I0 => \complex_num_writes[3]_i_3_n_0\,
      I1 => \complex_num_reads_reg_n_0_[2]\,
      I2 => \complex_num_reads_reg_n_0_[1]\,
      I3 => \complex_num_reads_reg_n_0_[0]\,
      I4 => \complex_num_reads_reg_n_0_[3]\,
      O => \complex_num_reads[3]_i_3_n_0\
    );
\complex_num_reads[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \complex_address[9]_i_2_n_0\,
      I3 => \init_state_r[5]_i_3_n_0\,
      I4 => complex_row0_rd_done,
      I5 => \complex_num_writes[4]_i_13_n_0\,
      O => \complex_num_reads[3]_i_4_n_0\
    );
\complex_num_reads[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545555555555"
    )
        port map (
      I0 => \complex_num_writes[2]_i_5_n_0\,
      I1 => \complex_num_reads[3]_i_9_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I4 => \complex_num_reads[3]_i_10_n_0\,
      I5 => \complex_num_reads[3]_i_11_n_0\,
      O => \complex_num_reads[3]_i_5_n_0\
    );
\complex_num_reads[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBAAAAAAAAAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => \complex_num_writes[4]_i_11_n_0\,
      I2 => \complex_num_reads_reg_n_0_[1]\,
      I3 => \complex_num_reads_reg_n_0_[2]\,
      I4 => \complex_num_reads_reg_n_0_[3]\,
      I5 => \complex_num_reads[3]_i_4_n_0\,
      O => \complex_num_reads[3]_i_6_n_0\
    );
\complex_num_reads[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => \complex_num_reads_reg_n_0_[3]\,
      I1 => \complex_num_reads_reg_n_0_[0]\,
      I2 => \complex_num_reads_reg_n_0_[1]\,
      I3 => \complex_num_reads_reg_n_0_[2]\,
      O => \complex_num_reads[3]_i_7_n_0\
    );
\complex_num_reads[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"333F7FFF"
    )
        port map (
      I0 => \complex_num_writes[3]_i_3_n_0\,
      I1 => \complex_num_reads_reg_n_0_[3]\,
      I2 => \complex_num_reads_reg_n_0_[2]\,
      I3 => \complex_num_reads_reg_n_0_[1]\,
      I4 => \complex_num_writes[4]_i_15_n_0\,
      O => \complex_num_reads[3]_i_8_n_0\
    );
\complex_num_reads[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      O => \complex_num_reads[3]_i_9_n_0\
    );
\complex_num_reads_dec[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \complex_num_reads_dec_reg__0\(0),
      I1 => \complex_num_reads_dec[3]_i_3_n_0\,
      I2 => \complex_num_reads_reg_n_0_[0]\,
      O => \p_0_in__6\(0)
    );
\complex_num_reads_dec[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \complex_num_reads_dec_reg__0\(0),
      I1 => \complex_num_reads_dec_reg__0\(1),
      I2 => \complex_num_reads_dec[3]_i_3_n_0\,
      I3 => \complex_num_reads_reg_n_0_[1]\,
      O => \p_0_in__6\(1)
    );
\complex_num_reads_dec[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \complex_num_reads_dec_reg__0\(2),
      I1 => \complex_num_reads_dec_reg__0\(1),
      I2 => \complex_num_reads_dec_reg__0\(0),
      I3 => \complex_num_reads_dec[3]_i_3_n_0\,
      I4 => \complex_num_reads_reg_n_0_[2]\,
      O => \p_0_in__6\(2)
    );
\complex_num_reads_dec[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8FFFFFFFF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I1 => \complex_num_reads_dec_reg__0\(1),
      I2 => \complex_num_reads_dec_reg__0\(0),
      I3 => \complex_num_reads_dec_reg__0\(3),
      I4 => \complex_num_reads_dec_reg__0\(2),
      I5 => \complex_num_reads_dec[3]_i_3_n_0\,
      O => \complex_num_reads_dec[3]_i_1_n_0\
    );
\complex_num_reads_dec[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \complex_num_reads_dec_reg__0\(3),
      I1 => \complex_num_reads_dec_reg__0\(2),
      I2 => \complex_num_reads_dec_reg__0\(0),
      I3 => \complex_num_reads_dec_reg__0\(1),
      I4 => \complex_num_reads_dec[3]_i_3_n_0\,
      I5 => \complex_num_reads_reg_n_0_[3]\,
      O => \p_0_in__6\(3)
    );
\complex_num_reads_dec[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555555555555"
    )
        port map (
      I0 => \complex_num_reads[2]_i_7_n_0\,
      I1 => complex_row0_rd_done,
      I2 => \init_state_r[5]_i_3_n_0\,
      I3 => \complex_address[9]_i_2_n_0\,
      I4 => mpr_rdlvl_start_i_2_n_0,
      I5 => \complex_num_writes_dec[4]_i_6_n_0\,
      O => \complex_num_reads_dec[3]_i_3_n_0\
    );
\complex_num_reads_dec_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \p_0_in__6\(0),
      Q => \complex_num_reads_dec_reg__0\(0),
      S => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\complex_num_reads_dec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \p_0_in__6\(1),
      Q => \complex_num_reads_dec_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\complex_num_reads_dec_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \p_0_in__6\(2),
      Q => \complex_num_reads_dec_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\complex_num_reads_dec_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_reads_dec[3]_i_1_n_0\,
      D => \p_0_in__6\(3),
      Q => \complex_num_reads_dec_reg__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\complex_num_reads_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_reads[0]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[0]\,
      R => '0'
    );
\complex_num_reads_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_reads[1]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[1]\,
      R => '0'
    );
\complex_num_reads_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_reads[2]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[2]\,
      R => '0'
    );
\complex_num_reads_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_reads[3]_i_1_n_0\,
      Q => \complex_num_reads_reg_n_0_[3]\,
      R => '0'
    );
\complex_num_writes[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62026E0E"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[0]\,
      I1 => \complex_num_writes[4]_i_2_n_0\,
      I2 => \complex_num_writes[3]_i_2_n_0\,
      I3 => \complex_num_writes[3]_i_3_n_0\,
      I4 => \complex_num_writes[1]_i_5_n_0\,
      I5 => \complex_num_writes[3]_i_5_n_0\,
      O => \complex_num_writes[0]_i_1_n_0\
    );
\complex_num_writes[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFE02"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[1]\,
      I1 => \complex_num_writes[1]_i_2_n_0\,
      I2 => \complex_num_writes[1]_i_3_n_0\,
      I3 => \complex_num_writes[1]_i_4_n_0\,
      I4 => \complex_num_writes[1]_i_5_n_0\,
      I5 => \complex_num_writes[4]_i_4_n_0\,
      O => \complex_num_writes[1]_i_1_n_0\
    );
\complex_num_writes[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => \complex_num_writes[4]_i_5_n_0\,
      I1 => \complex_num_writes[1]_i_6_n_0\,
      I2 => \complex_num_writes[4]_i_10_n_0\,
      I3 => \complex_num_writes[4]_i_9_n_0\,
      I4 => \complex_num_writes[4]_i_8_n_0\,
      I5 => \complex_num_writes[1]_i_7_n_0\,
      O => \complex_num_writes[1]_i_2_n_0\
    );
\complex_num_writes[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \complex_num_writes[3]_i_2_n_0\,
      I1 => \complex_num_reads[3]_i_5_n_0\,
      O => \complex_num_writes[1]_i_3_n_0\
    );
\complex_num_writes[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888888880080"
    )
        port map (
      I0 => \complex_num_writes[3]_i_3_n_0\,
      I1 => \complex_num_writes[3]_i_2_n_0\,
      I2 => \complex_num_writes[4]_i_11_n_0\,
      I3 => \complex_num_reads[3]_i_5_n_0\,
      I4 => \complex_num_writes_reg_n_0_[1]\,
      I5 => \complex_num_writes_reg_n_0_[0]\,
      O => \complex_num_writes[1]_i_4_n_0\
    );
\complex_num_writes[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r[5]_i_3_n_0\,
      O => \complex_num_writes[1]_i_5_n_0\
    );
\complex_num_writes[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \complex_num_writes[4]_i_11_n_0\,
      I1 => complex_row0_wr_done,
      I2 => \complex_address[9]_i_2_n_0\,
      I3 => \init_state_r[5]_i_3_n_0\,
      I4 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I5 => \complex_num_writes[4]_i_13_n_0\,
      O => \complex_num_writes[1]_i_6_n_0\
    );
\complex_num_writes[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => \complex_address[9]_i_2_n_0\,
      I2 => \init_state_r[5]_i_3_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I4 => \complex_num_writes[4]_i_13_n_0\,
      I5 => \complex_num_writes[4]_i_7_n_0\,
      O => \complex_num_writes[1]_i_7_n_0\
    );
\complex_num_writes[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEF2"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[2]\,
      I1 => \complex_num_writes[4]_i_2_n_0\,
      I2 => \complex_num_writes[2]_i_2_n_0\,
      I3 => \complex_num_writes[2]_i_3_n_0\,
      I4 => \complex_num_writes[2]_i_4_n_0\,
      I5 => \complex_num_writes[4]_i_4_n_0\,
      O => \complex_num_writes[2]_i_1_n_0\
    );
\complex_num_writes[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \complex_num_writes[3]_i_2_n_0\,
      I1 => \complex_num_writes[2]_i_5_n_0\,
      I2 => \complex_num_writes[3]_i_3_n_0\,
      O => \complex_num_writes[2]_i_2_n_0\
    );
\complex_num_writes[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEEAAAA"
    )
        port map (
      I0 => \complex_num_writes[1]_i_5_n_0\,
      I1 => \complex_num_writes_reg_n_0_[2]\,
      I2 => \complex_num_writes_reg_n_0_[1]\,
      I3 => \complex_num_writes_reg_n_0_[0]\,
      I4 => \complex_num_writes[3]_i_2_n_0\,
      O => \complex_num_writes[2]_i_3_n_0\
    );
\complex_num_writes[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I3 => \complex_num_writes[2]_i_6_n_0\,
      I4 => \complex_num_writes[3]_i_2_n_0\,
      O => \complex_num_writes[2]_i_4_n_0\
    );
\complex_num_writes[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \complex_num_writes[2]_i_7_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      O => \complex_num_writes[2]_i_5_n_0\
    );
\complex_num_writes[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      O => \complex_num_writes[2]_i_6_n_0\
    );
\complex_num_writes[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_writes[2]_i_7_n_0\
    );
\complex_num_writes[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEFE2202"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[3]\,
      I1 => \complex_num_writes[4]_i_2_n_0\,
      I2 => \complex_num_writes[3]_i_2_n_0\,
      I3 => \complex_num_writes[3]_i_3_n_0\,
      I4 => \complex_num_writes[3]_i_4_n_0\,
      I5 => \complex_num_writes[3]_i_5_n_0\,
      O => \complex_num_writes[3]_i_1_n_0\
    );
\complex_num_writes[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(3),
      I1 => \complex_wait_cnt_reg__0\(2),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(0),
      I4 => \calib_odt[0]_i_4_n_0\,
      I5 => complex_row0_wr_done,
      O => \complex_num_writes[3]_i_2_n_0\
    );
\complex_num_writes[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \complex_num_writes[3]_i_6_n_0\,
      I1 => \complex_num_writes[3]_i_7_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \complex_num_writes[3]_i_3_n_0\
    );
\complex_num_writes[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECECCECEEEEEEEE"
    )
        port map (
      I0 => \complex_num_writes[3]_i_2_n_0\,
      I1 => \complex_num_writes[1]_i_5_n_0\,
      I2 => \complex_num_writes_reg_n_0_[0]\,
      I3 => \complex_num_writes[4]_i_12_n_0\,
      I4 => \complex_num_writes_reg_n_0_[3]\,
      I5 => \complex_num_writes[3]_i_3_n_0\,
      O => \complex_num_writes[3]_i_4_n_0\
    );
\complex_num_writes[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFFFFFF00FF00"
    )
        port map (
      I0 => \complex_num_writes[4]_i_12_n_0\,
      I1 => \complex_num_writes[3]_i_8_n_0\,
      I2 => \complex_num_writes[4]_i_11_n_0\,
      I3 => complex_row0_rd_done1,
      I4 => \complex_num_reads[3]_i_5_n_0\,
      I5 => \complex_num_writes[3]_i_2_n_0\,
      O => \complex_num_writes[3]_i_5_n_0\
    );
\complex_num_writes[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      O => \complex_num_writes[3]_i_6_n_0\
    );
\complex_num_writes[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_writes[3]_i_7_n_0\
    );
\complex_num_writes[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[3]\,
      I1 => \complex_num_writes_reg_n_0_[4]\,
      O => \complex_num_writes[3]_i_8_n_0\
    );
\complex_num_writes[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[4]\,
      I1 => \complex_num_writes[4]_i_2_n_0\,
      I2 => \complex_num_writes[4]_i_3_n_0\,
      I3 => \complex_num_writes[4]_i_4_n_0\,
      I4 => \complex_num_writes[4]_i_5_n_0\,
      I5 => \complex_num_writes[4]_i_6_n_0\,
      O => \complex_num_writes[4]_i_1_n_0\
    );
\complex_num_writes[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01155555"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[4]\,
      I1 => \complex_num_writes_reg_n_0_[2]\,
      I2 => \complex_num_writes_reg_n_0_[1]\,
      I3 => \complex_num_writes[4]_i_15_n_0\,
      I4 => \complex_num_writes_reg_n_0_[3]\,
      O => \complex_num_writes[4]_i_10_n_0\
    );
\complex_num_writes[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000057FFFF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I2 => \complex_num_writes[4]_i_16_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I5 => \complex_num_reads[3]_i_9_n_0\,
      O => \complex_num_writes[4]_i_11_n_0\
    );
\complex_num_writes[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[1]\,
      I1 => \complex_num_writes_reg_n_0_[2]\,
      O => \complex_num_writes[4]_i_12_n_0\
    );
\complex_num_writes[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(3),
      I1 => \complex_wait_cnt_reg__0\(2),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(0),
      O => \complex_num_writes[4]_i_13_n_0\
    );
\complex_num_writes[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \complex_num_writes[4]_i_14_n_0\
    );
\complex_num_writes[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFC"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_writes[4]_i_15_n_0\
    );
\complex_num_writes[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \complex_num_writes[4]_i_16_n_0\
    );
\complex_num_writes[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0FFFF55555555"
    )
        port map (
      I0 => \complex_num_writes[4]_i_7_n_0\,
      I1 => \complex_num_writes[4]_i_8_n_0\,
      I2 => \complex_num_writes[4]_i_9_n_0\,
      I3 => \complex_num_writes[4]_i_10_n_0\,
      I4 => \complex_num_writes[4]_i_11_n_0\,
      I5 => \complex_num_writes[3]_i_2_n_0\,
      O => \complex_num_writes[4]_i_2_n_0\
    );
\complex_num_writes[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECECCEECECECECEC"
    )
        port map (
      I0 => \complex_num_writes[3]_i_2_n_0\,
      I1 => \complex_num_writes[1]_i_5_n_0\,
      I2 => \complex_num_writes_reg_n_0_[4]\,
      I3 => \complex_num_writes_reg_n_0_[0]\,
      I4 => \complex_num_writes[4]_i_12_n_0\,
      I5 => \complex_num_writes_reg_n_0_[3]\,
      O => \complex_num_writes[4]_i_3_n_0\
    );
\complex_num_writes[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBBAAAAAAAA"
    )
        port map (
      I0 => complex_row0_rd_done1,
      I1 => \complex_num_writes[4]_i_11_n_0\,
      I2 => \complex_num_writes_reg_n_0_[3]\,
      I3 => \complex_num_writes_reg_n_0_[4]\,
      I4 => \complex_num_writes[4]_i_12_n_0\,
      I5 => \complex_num_writes[3]_i_2_n_0\,
      O => \complex_num_writes[4]_i_4_n_0\
    );
\complex_num_writes[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => \complex_address[9]_i_2_n_0\,
      I2 => \init_state_r[5]_i_3_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I4 => \complex_num_writes[4]_i_13_n_0\,
      I5 => \complex_num_writes[3]_i_3_n_0\,
      O => \complex_num_writes[4]_i_5_n_0\
    );
\complex_num_writes[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \complex_num_writes[3]_i_2_n_0\,
      I1 => \complex_num_writes[4]_i_11_n_0\,
      I2 => \complex_num_reads[3]_i_5_n_0\,
      O => \complex_num_writes[4]_i_6_n_0\
    );
\complex_num_writes[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \init_state_r[5]_i_3_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      O => \complex_num_writes[4]_i_7_n_0\
    );
\complex_num_writes[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011111"
    )
        port map (
      I0 => \complex_num_writes_reg_n_0_[4]\,
      I1 => \complex_num_writes_reg_n_0_[3]\,
      I2 => \complex_num_writes_reg_n_0_[0]\,
      I3 => \complex_num_writes_reg_n_0_[1]\,
      I4 => \complex_num_writes_reg_n_0_[2]\,
      O => \complex_num_writes[4]_i_8_n_0\
    );
\complex_num_writes[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFFAA80"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I1 => \complex_num_writes[4]_i_14_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I4 => \complex_num_reads[3]_i_9_n_0\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      O => \complex_num_writes[4]_i_9_n_0\
    );
\complex_num_writes_dec[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(0),
      I1 => \complex_num_writes_dec[4]_i_5_n_0\,
      I2 => \complex_num_writes_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\complex_num_writes_dec[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(0),
      I1 => \complex_num_writes_dec_reg__0\(1),
      I2 => \complex_num_writes_dec[4]_i_5_n_0\,
      I3 => \complex_num_writes_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\complex_num_writes_dec[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(2),
      I1 => \complex_num_writes_dec_reg__0\(1),
      I2 => \complex_num_writes_dec_reg__0\(0),
      I3 => \complex_num_writes_dec[4]_i_5_n_0\,
      I4 => \complex_num_writes_reg_n_0_[2]\,
      O => \p_0_in__5\(2)
    );
\complex_num_writes_dec[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(3),
      I1 => \complex_num_writes_dec_reg__0\(2),
      I2 => \complex_num_writes_dec_reg__0\(0),
      I3 => \complex_num_writes_dec_reg__0\(1),
      I4 => \complex_num_writes_dec[4]_i_5_n_0\,
      I5 => \complex_num_writes_reg_n_0_[3]\,
      O => \p_0_in__5\(3)
    );
\complex_num_writes_dec[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFFFFFF"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(2),
      I1 => \complex_num_writes_dec_reg__0\(3),
      I2 => \complex_num_writes_dec[4]_i_4_n_0\,
      I3 => \complex_num_writes_dec_reg__0\(4),
      I4 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I5 => \complex_num_writes_dec[4]_i_5_n_0\,
      O => \complex_num_writes_dec[4]_i_2_n_0\
    );
\complex_num_writes_dec[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(4),
      I1 => \complex_num_writes_dec_reg__0\(2),
      I2 => \complex_num_writes_dec_reg__0\(3),
      I3 => \complex_num_writes_dec[4]_i_4_n_0\,
      I4 => \complex_num_writes_dec[4]_i_5_n_0\,
      I5 => \complex_num_writes_reg_n_0_[4]\,
      O => \p_0_in__5\(4)
    );
\complex_num_writes_dec[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(0),
      I1 => \complex_num_writes_dec_reg__0\(1),
      O => \complex_num_writes_dec[4]_i_4_n_0\
    );
\complex_num_writes_dec[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555555555555"
    )
        port map (
      I0 => \complex_num_reads[2]_i_7_n_0\,
      I1 => complex_row0_rd_done,
      I2 => \complex_num_writes_dec[4]_i_6_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I4 => \init_state_r[5]_i_3_n_0\,
      I5 => \complex_address[9]_i_2_n_0\,
      O => \complex_num_writes_dec[4]_i_5_n_0\
    );
\complex_num_writes_dec[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(3),
      I1 => \complex_wait_cnt_reg__0\(2),
      I2 => \complex_wait_cnt_reg__0\(0),
      I3 => \complex_wait_cnt_reg__0\(1),
      O => \complex_num_writes_dec[4]_i_6_n_0\
    );
\complex_num_writes_dec_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__5\(0),
      Q => \complex_num_writes_dec_reg__0\(0),
      S => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__5\(1),
      Q => \complex_num_writes_dec_reg__0\(1),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__5\(2),
      Q => \complex_num_writes_dec_reg__0\(2),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__5\(3),
      Q => \complex_num_writes_dec_reg__0\(3),
      R => complex_row0_rd_done1
    );
\complex_num_writes_dec_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \complex_num_writes_dec[4]_i_2_n_0\,
      D => \p_0_in__5\(4),
      Q => \complex_num_writes_dec_reg__0\(4),
      R => complex_row0_rd_done1
    );
\complex_num_writes_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_writes[0]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[0]\,
      R => '0'
    );
\complex_num_writes_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_writes[1]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[1]\,
      R => '0'
    );
\complex_num_writes_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_writes[2]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[2]\,
      R => '0'
    );
\complex_num_writes_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_writes[3]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[3]\,
      R => '0'
    );
\complex_num_writes_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_num_writes[4]_i_1_n_0\,
      Q => \complex_num_writes_reg_n_0_[4]\,
      R => '0'
    );
complex_ocal_odt_ext_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => complex_ocal_odt_ext,
      I1 => complex_ocal_odt_ext0,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => complex_ocal_odt_ext_i_2_n_0,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => complex_ocal_odt_ext_i_1_n_0
    );
complex_ocal_odt_ext_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFDFFFFFFFDFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_3_n_0\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => cnt_cmd_done_m7_r,
      O => complex_ocal_odt_ext_i_2_n_0
    );
complex_ocal_odt_ext_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_ocal_odt_ext_i_1_n_0,
      Q => complex_ocal_odt_ext,
      R => '0'
    );
complex_ocal_reset_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => prbs_rdlvl_done_pulse0,
      I1 => \complex_wait_cnt_reg__0\(0),
      I2 => \complex_wait_cnt_reg__0\(1),
      I3 => \complex_wait_cnt_reg__0\(3),
      I4 => \complex_wait_cnt_reg__0\(2),
      I5 => complex_ocal_reset_rd_addr_i_2_n_0,
      O => complex_ocal_reset_rd_addr0
    );
complex_ocal_reset_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => complex_ocal_reset_rd_addr_i_2_n_0
    );
complex_ocal_reset_rd_addr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_ocal_reset_rd_addr0,
      Q => complex_ocal_reset_rd_addr_reg_n_0,
      R => '0'
    );
complex_oclkdelay_calib_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_done_int_reg,
      Q => complex_oclkdelay_calib_done_r1,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
complex_oclkdelay_calib_start_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \^complex_row_cnt_ocal_reg[0]_0\,
      I1 => \init_state_r[5]_i_3_n_0\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => prech_req_posedge_r_i_3_n_0,
      I5 => complex_oclkdelay_calib_start_int,
      O => complex_oclkdelay_calib_start_int_i_1_n_0
    );
complex_oclkdelay_calib_start_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_oclkdelay_calib_start_int_i_1_n_0,
      Q => complex_oclkdelay_calib_start_int,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
complex_oclkdelay_calib_start_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_oclkdelay_calib_start_int,
      Q => complex_oclkdelay_calib_start_r1,
      R => '0'
    );
complex_odt_ext_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAEA"
    )
        port map (
      I0 => complex_odt_ext,
      I1 => complex_sample_cnt_inc_i_2_n_0,
      I2 => \^complex_row_cnt_ocal_reg[0]_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I4 => complex_row1_rd_done_i_3_n_0,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => complex_odt_ext_i_1_n_0
    );
complex_odt_ext_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_odt_ext_i_1_n_0,
      Q => complex_odt_ext,
      R => '0'
    );
complex_row0_rd_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EAAA"
    )
        port map (
      I0 => complex_row0_rd_done,
      I1 => complex_row1_wr_done0,
      I2 => complex_oclkdelay_calib_start_int,
      I3 => complex_row1_wr_done,
      I4 => complex_row0_rd_done1,
      I5 => complex_sample_cnt_inc_reg_n_0,
      O => complex_row0_rd_done_i_1_n_0
    );
complex_row0_rd_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I4 => wr_victim_inc_i_2_n_0,
      O => complex_row1_wr_done0
    );
complex_row0_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_row0_rd_done_i_1_n_0,
      Q => complex_row0_rd_done,
      R => '0'
    );
\complex_row1_rd_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A6"
    )
        port map (
      I0 => complex_row1_rd_cnt(0),
      I1 => complex_row1_rd_done,
      I2 => complex_row1_rd_done_r1,
      I3 => \^one_rank.stg1_wr_done_reg_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \complex_row1_rd_cnt[0]_i_1_n_0\
    );
\complex_row1_rd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009AAA"
    )
        port map (
      I0 => complex_row1_rd_cnt(1),
      I1 => complex_row1_rd_done_r1,
      I2 => complex_row1_rd_done,
      I3 => complex_row1_rd_cnt(0),
      I4 => \^one_rank.stg1_wr_done_reg_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \complex_row1_rd_cnt[1]_i_1_n_0\
    );
\complex_row1_rd_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAAAAAA"
    )
        port map (
      I0 => complex_row1_rd_cnt(2),
      I1 => complex_row1_rd_done_r1,
      I2 => complex_row1_rd_done,
      I3 => complex_row1_rd_cnt(1),
      I4 => complex_row1_rd_cnt(0),
      I5 => complex_row0_rd_done1,
      O => \complex_row1_rd_cnt[2]_i_1_n_0\
    );
\complex_row1_rd_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_row1_rd_cnt[0]_i_1_n_0\,
      Q => complex_row1_rd_cnt(0),
      R => '0'
    );
\complex_row1_rd_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_row1_rd_cnt[1]_i_1_n_0\,
      Q => complex_row1_rd_cnt(1),
      R => '0'
    );
\complex_row1_rd_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \complex_row1_rd_cnt[2]_i_1_n_0\,
      Q => complex_row1_rd_cnt(2),
      R => '0'
    );
complex_row1_rd_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AE"
    )
        port map (
      I0 => complex_row1_rd_done,
      I1 => complex_row0_rd_done,
      I2 => complex_row1_rd_done_i_2_n_0,
      I3 => complex_row1_rd_done_i_3_n_0,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      I5 => \^one_rank.stg1_wr_done_reg_0\,
      O => complex_row1_rd_done_i_1_n_0
    );
complex_row1_rd_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wr_victim_inc_i_2_n_0,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => complex_row1_rd_done_i_2_n_0
    );
complex_row1_rd_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => init_state_r(6),
      O => complex_row1_rd_done_i_3_n_0
    );
complex_row1_rd_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_row1_rd_done,
      Q => complex_row1_rd_done_r1,
      R => '0'
    );
complex_row1_rd_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_row1_rd_done_i_1_n_0,
      Q => complex_row1_rd_done,
      R => '0'
    );
\complex_row_cnt_ocal[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\complex_row_cnt_ocal[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(0),
      I1 => \complex_row_cnt_ocal_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\complex_row_cnt_ocal[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(2),
      I1 => \complex_row_cnt_ocal_reg__0\(1),
      I2 => \complex_row_cnt_ocal_reg__0\(0),
      O => \p_0_in__2\(2)
    );
\complex_row_cnt_ocal[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(3),
      I1 => \complex_row_cnt_ocal_reg__0\(0),
      I2 => \complex_row_cnt_ocal_reg__0\(1),
      I3 => \complex_row_cnt_ocal_reg__0\(2),
      O => \p_0_in__2\(3)
    );
\complex_row_cnt_ocal[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(4),
      I1 => \complex_row_cnt_ocal_reg__0\(2),
      I2 => \complex_row_cnt_ocal_reg__0\(1),
      I3 => \complex_row_cnt_ocal_reg__0\(0),
      I4 => \complex_row_cnt_ocal_reg__0\(3),
      O => \p_0_in__2\(4)
    );
\complex_row_cnt_ocal[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(5),
      I1 => \complex_row_cnt_ocal_reg__0\(3),
      I2 => \complex_row_cnt_ocal_reg__0\(0),
      I3 => \complex_row_cnt_ocal_reg__0\(1),
      I4 => \complex_row_cnt_ocal_reg__0\(2),
      I5 => \complex_row_cnt_ocal_reg__0\(4),
      O => \p_0_in__2\(5)
    );
\complex_row_cnt_ocal[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(6),
      I1 => \complex_row_cnt_ocal_reg__0\(4),
      I2 => \complex_row_cnt_ocal[7]_i_5_n_0\,
      I3 => \complex_row_cnt_ocal_reg__0\(5),
      O => \p_0_in__2\(6)
    );
\complex_row_cnt_ocal[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF40FF"
    )
        port map (
      I0 => \complex_row_cnt_ocal[7]_i_4_n_0\,
      I1 => wr_victim_inc,
      I2 => \complex_row_cnt_ocal[7]_i_5_n_0\,
      I3 => \^complex_row_cnt_ocal_reg[0]_0\,
      I4 => complex_byte_rd_done,
      I5 => complex_row0_rd_done1,
      O => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF8"
    )
        port map (
      I0 => \complex_row_cnt_ocal[7]_i_6_n_0\,
      I1 => \complex_row_cnt_ocal[7]_i_7_n_0\,
      I2 => wr_victim_inc,
      I3 => complex_sample_cnt_inc_r2,
      I4 => \complex_row_cnt_ocal[7]_i_8_n_0\,
      O => complex_row_cnt_ocal
    );
\complex_row_cnt_ocal[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(7),
      I1 => \complex_row_cnt_ocal_reg__0\(5),
      I2 => \complex_row_cnt_ocal[7]_i_5_n_0\,
      I3 => \complex_row_cnt_ocal_reg__0\(4),
      I4 => \complex_row_cnt_ocal_reg__0\(6),
      O => \p_0_in__2\(7)
    );
\complex_row_cnt_ocal[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(7),
      I1 => \complex_row_cnt_ocal_reg__0\(6),
      I2 => \complex_row_cnt_ocal_reg__0\(5),
      I3 => \complex_row_cnt_ocal_reg__0\(4),
      O => \complex_row_cnt_ocal[7]_i_4_n_0\
    );
\complex_row_cnt_ocal[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \complex_row_cnt_ocal_reg__0\(3),
      I1 => \complex_row_cnt_ocal_reg__0\(0),
      I2 => \complex_row_cnt_ocal_reg__0\(1),
      I3 => \complex_row_cnt_ocal_reg__0\(2),
      O => \complex_row_cnt_ocal[7]_i_5_n_0\
    );
\complex_row_cnt_ocal[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I5 => \complex_row_cnt_ocal[7]_i_9_n_0\,
      O => \complex_row_cnt_ocal[7]_i_6_n_0\
    );
\complex_row_cnt_ocal[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \complex_row_cnt_ocal[7]_i_7_n_0\
    );
\complex_row_cnt_ocal[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \complex_row_cnt_ocal[7]_i_5_n_0\,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => \complex_row_cnt_ocal_reg__0\(7),
      I3 => \complex_row_cnt_ocal_reg__0\(6),
      I4 => \complex_row_cnt_ocal_reg__0\(5),
      I5 => \complex_row_cnt_ocal_reg__0\(4),
      O => \complex_row_cnt_ocal[7]_i_8_n_0\
    );
\complex_row_cnt_ocal[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      O => \complex_row_cnt_ocal[7]_i_9_n_0\
    );
\complex_row_cnt_ocal_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__2\(0),
      Q => \complex_row_cnt_ocal_reg__0\(0),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__2\(1),
      Q => \complex_row_cnt_ocal_reg__0\(1),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__2\(2),
      Q => \complex_row_cnt_ocal_reg__0\(2),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__2\(3),
      Q => \complex_row_cnt_ocal_reg__0\(3),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__2\(4),
      Q => \complex_row_cnt_ocal_reg__0\(4),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__2\(5),
      Q => \complex_row_cnt_ocal_reg__0\(5),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__2\(6),
      Q => \complex_row_cnt_ocal_reg__0\(6),
      R => complex_row_cnt_ocal0
    );
\complex_row_cnt_ocal_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt_ocal,
      D => \p_0_in__2\(7),
      Q => \complex_row_cnt_ocal_reg__0\(7),
      R => complex_row_cnt_ocal0
    );
complex_sample_cnt_inc_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => complex_row1_rd_done,
      I1 => complex_sample_cnt_inc_i_2_n_0,
      O => complex_sample_cnt_inc0
    );
complex_sample_cnt_inc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => wr_victim_inc_i_2_n_0,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => complex_sample_cnt_inc_i_2_n_0
    );
complex_sample_cnt_inc_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_sample_cnt_inc_reg_n_0,
      Q => complex_sample_cnt_inc_r1,
      R => '0'
    );
complex_sample_cnt_inc_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_sample_cnt_inc_r1,
      Q => complex_sample_cnt_inc_r2,
      R => '0'
    );
complex_sample_cnt_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_sample_cnt_inc0,
      Q => complex_sample_cnt_inc_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\complex_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\complex_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(0),
      I1 => \complex_wait_cnt_reg__0\(1),
      O => \p_0_in__4\(1)
    );
\complex_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(2),
      I1 => \complex_wait_cnt_reg__0\(0),
      I2 => \complex_wait_cnt_reg__0\(1),
      O => \p_0_in__4\(2)
    );
\complex_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF5F9FFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r[5]_i_3_n_0\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \complex_wait_cnt[3]_i_3_n_0\,
      O => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \complex_wait_cnt_reg__0\(1),
      I1 => \complex_wait_cnt_reg__0\(0),
      I2 => \complex_wait_cnt_reg__0\(2),
      I3 => \complex_wait_cnt_reg__0\(3),
      O => \p_0_in__4\(3)
    );
\complex_wait_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => \complex_wait_cnt_reg__0\(1),
      I2 => \complex_wait_cnt_reg__0\(0),
      I3 => \complex_wait_cnt_reg__0\(2),
      I4 => \complex_wait_cnt_reg__0\(3),
      O => \complex_wait_cnt[3]_i_3_n_0\
    );
\complex_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(0),
      Q => \complex_wait_cnt_reg__0\(0),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(1),
      Q => \complex_wait_cnt_reg__0\(1),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(2),
      Q => \complex_wait_cnt_reg__0\(2),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
\complex_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(3),
      Q => \complex_wait_cnt_reg__0\(3),
      R => \complex_wait_cnt[3]_i_1_n_0\
    );
ddr2_pre_flag_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CEEE"
    )
        port map (
      I0 => ddr2_pre_flag_r_reg_n_0,
      I1 => \cnt_init_mr_r[1]_i_2_n_0\,
      I2 => mem_init_done_r0,
      I3 => cnt_cmd_done_r,
      I4 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => ddr2_pre_flag_r_i_1_n_0
    );
ddr2_pre_flag_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr2_pre_flag_r_i_1_n_0,
      Q => ddr2_pre_flag_r_reg_n_0,
      R => '0'
    );
ddr2_refresh_flag_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF2A"
    )
        port map (
      I0 => ddr2_refresh_flag_r,
      I1 => mem_init_done_r0,
      I2 => cnt_cmd_done_r,
      I3 => cnt_init_mr_r1,
      I4 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      O => ddr2_refresh_flag_r_i_1_n_0
    );
ddr2_refresh_flag_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => mem_init_done_r_i_2_n_0,
      O => mem_init_done_r0
    );
ddr2_refresh_flag_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ddr2_refresh_flag_r_i_1_n_0,
      Q => ddr2_refresh_flag_r,
      R => '0'
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(13),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(7),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_0\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(13),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(6),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_0\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(5),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_0\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(4),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_0\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(14),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(11),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_1\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(14),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(10),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_1\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(3),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(9),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_1\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(3),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(8),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_1\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_ras_n(0),
      I3 => \rd_ptr_reg[3]_0\(13),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_2\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_ras_n(0),
      I3 => \rd_ptr_reg[3]_0\(12),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_2\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(21),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(21),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(7)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(21),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(20),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(6)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(10),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(19),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(5)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(10),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(18),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(4)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(11),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(17),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(11),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(16),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(15),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(14),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_3\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(2),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(3),
      I3 => \rd_ptr_reg[3]_0\(29),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(7)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(2),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(3),
      I3 => \rd_ptr_reg[3]_0\(28),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(6)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(0),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(3),
      I3 => \rd_ptr_reg[3]_0\(27),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(5)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(0),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(3),
      I3 => \rd_ptr_reg[3]_0\(26),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(4)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(3),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(4),
      I3 => \rd_ptr_reg[3]_0\(25),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(3),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(4),
      I3 => \rd_ptr_reg[3]_0\(24),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(1),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(4),
      I3 => \rd_ptr_reg[3]_0\(23),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(1),
      I1 => \init_calib_complete_reg_rep__2\,
      I2 => phy_bank(4),
      I3 => \rd_ptr_reg[3]_0\(22),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_4\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(23),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(3),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(12),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(33),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_5\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(12),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(32),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_5\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(1),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(31),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_5\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(1),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(30),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_5\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(23),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(2),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(16),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(37),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_6\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(16),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(36),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_6\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(35),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_6\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(34),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_6\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(20),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \rd_ptr_reg[3]_0\(41),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_7\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(20),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \rd_ptr_reg[3]_0\(40),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_7\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(1),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(9),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \rd_ptr_reg[3]_0\(39),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_7\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(9),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => \init_calib_complete_reg_rep__1\,
      I3 => \rd_ptr_reg[3]_0\(38),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]_7\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => \init_calib_complete_reg_rep__2\,
      I3 => \rd_ptr_reg[3]_0\(0),
      I4 => \my_empty_reg[1]_1\,
      O => \my_empty_reg[6]\(0)
    );
\dec_cnt[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^detect_pi_found_dqs\,
      I1 => p_1_in25_in,
      O => fine_adj_state_r142_out
    );
detect_pi_found_dqs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \cnt_cmd_r_reg_n_0_[5]\,
      I1 => cnt_cmd_done_r_i_2_n_0,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => prech_req_posedge_r_i_2_n_0,
      I5 => \cnt_cmd_r_reg_n_0_[6]\,
      O => detect_pi_found_dqs0
    );
detect_pi_found_dqs_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => detect_pi_found_dqs0,
      Q => \^detect_pi_found_dqs\,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\en_cnt_div2.enable_wrlvl_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFFE"
    )
        port map (
      I0 => enable_wrlvl_cnt(3),
      I1 => enable_wrlvl_cnt(2),
      I2 => enable_wrlvl_cnt(4),
      I3 => enable_wrlvl_cnt(1),
      I4 => enable_wrlvl_cnt(0),
      I5 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A6"
    )
        port map (
      I0 => enable_wrlvl_cnt(1),
      I1 => enable_wrlvl_cnt0,
      I2 => enable_wrlvl_cnt(0),
      I3 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => enable_wrlvl_cnt(0),
      I1 => enable_wrlvl_cnt(1),
      I2 => enable_wrlvl_cnt(4),
      I3 => enable_wrlvl_cnt(2),
      I4 => enable_wrlvl_cnt(3),
      O => enable_wrlvl_cnt0
    );
\en_cnt_div2.enable_wrlvl_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCCCC32"
    )
        port map (
      I0 => enable_wrlvl_cnt(3),
      I1 => enable_wrlvl_cnt(2),
      I2 => enable_wrlvl_cnt(4),
      I3 => enable_wrlvl_cnt(1),
      I4 => enable_wrlvl_cnt(0),
      I5 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000098AA"
    )
        port map (
      I0 => enable_wrlvl_cnt(3),
      I1 => enable_wrlvl_cnt(2),
      I2 => enable_wrlvl_cnt(4),
      I3 => \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0\,
      I4 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => enable_wrlvl_cnt(1),
      I1 => enable_wrlvl_cnt(0),
      O => \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E0"
    )
        port map (
      I0 => enable_wrlvl_cnt(3),
      I1 => enable_wrlvl_cnt(2),
      I2 => enable_wrlvl_cnt(4),
      I3 => enable_wrlvl_cnt(1),
      I4 => enable_wrlvl_cnt(0),
      I5 => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\,
      O => \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
        port map (
      I0 => enable_wrlvl_cnt0,
      I1 => wrlvl_odt,
      I2 => prech_req_posedge_r_i_3_n_0,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I4 => \init_state_r[4]_i_3_n_0\,
      I5 => init_state_r(6),
      O => \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0\
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0\,
      Q => enable_wrlvl_cnt(0),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0\,
      Q => enable_wrlvl_cnt(1),
      R => '0'
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0\,
      Q => enable_wrlvl_cnt(2),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0\,
      Q => enable_wrlvl_cnt(3),
      R => '0'
    );
\en_cnt_div2.enable_wrlvl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0\,
      Q => enable_wrlvl_cnt(4),
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\en_cnt_div2.wrlvl_odt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => enable_wrlvl_cnt(1),
      I1 => enable_wrlvl_cnt(0),
      I2 => enable_wrlvl_cnt(3),
      I3 => enable_wrlvl_cnt(2),
      I4 => enable_wrlvl_cnt(4),
      I5 => wrlvl_odt,
      O => \en_cnt_div2.wrlvl_odt_i_1_n_0\
    );
\en_cnt_div2.wrlvl_odt_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \en_cnt_div2.wrlvl_odt_i_1_n_0\,
      Q => wrlvl_odt,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
\even_cwl.phy_cas_n[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \calib_cmd[0]_i_1_n_0\,
      I1 => \even_cwl.phy_cas_n[0]_i_2_n_0\,
      I2 => \DDR3_1rank.phy_int_cs_n[0]_i_4_n_0\,
      O => \even_cwl.phy_cas_n[0]_i_1_n_0\
    );
\even_cwl.phy_cas_n[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \even_cwl.phy_cas_n[0]_i_2_n_0\
    );
\even_cwl.phy_cas_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \even_cwl.phy_cas_n[0]_i_1_n_0\,
      Q => phy_cas_n(0),
      R => '0'
    );
\even_cwl.phy_ras_n[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => reg_ctrl_cnt_r,
      I1 => \DDR3_1rank.phy_int_cs_n[0]_i_4_n_0\,
      I2 => complex_row1_rd_done_i_3_n_0,
      I3 => \even_cwl.phy_ras_n[0]_i_2_n_0\,
      I4 => \DDR3_1rank.phy_int_cs_n[0]_i_3_n_0\,
      O => \even_cwl.phy_ras_n[0]_i_1_n_0\
    );
\even_cwl.phy_ras_n[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \init_state_r[2]_i_2_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => init_state_r(6),
      O => \even_cwl.phy_ras_n[0]_i_2_n_0\
    );
\even_cwl.phy_ras_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \even_cwl.phy_ras_n[0]_i_1_n_0\,
      Q => phy_ras_n(0),
      R => '0'
    );
\even_cwl.phy_we_n[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => reg_ctrl_cnt_r,
      I1 => \DDR3_1rank.phy_int_cs_n[0]_i_4_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\,
      I3 => phy_we_n2,
      O => \even_cwl.phy_we_n[0]_i_1_n_0\
    );
\even_cwl.phy_we_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \even_cwl.phy_we_n[0]_i_1_n_0\,
      Q => phy_we_n(0),
      R => '0'
    );
first_rdlvl_pat_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I1 => calib_wrdata_en_i_2_n_0,
      I2 => first_rdlvl_pat_r,
      I3 => rdlvl_stg1_rank_done,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => first_rdlvl_pat_r_i_1_n_0
    );
first_rdlvl_pat_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => first_rdlvl_pat_r_i_1_n_0,
      Q => first_rdlvl_pat_r,
      R => '0'
    );
first_wrcal_pat_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFB00"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => wrlvl_final_if_rst_i_3_n_0,
      I2 => calib_wrdata_en_i_2_n_0,
      I3 => first_wrcal_pat_r,
      I4 => first_wrcal_pat_r_i_2_n_0,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => first_wrcal_pat_r_i_1_n_0
    );
first_wrcal_pat_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \wrcal_reads[7]_i_4_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      O => first_wrcal_pat_r_i_2_n_0
    );
first_wrcal_pat_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => first_wrcal_pat_r_i_1_n_0,
      Q => first_wrcal_pat_r,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFBB"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5575FF7F"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \complex_address_reg_n_0_[0]\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\,
      I4 => \complex_address_reg_n_0_[0]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\,
      I1 => wrlvl_final_if_rst_i_3_n_0,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I3 => rdlvl_stg1_done_int_reg,
      I4 => \complex_row_cnt_ocal_reg__0\(0),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\,
      I1 => init_state_r(6),
      I2 => \init_state_r[4]_i_3_n_0\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \gen_rnk[0].mr2_r_reg[0]_2\(1),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFF6E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000008A0"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0\,
      I1 => cnt_init_mr_r(0),
      I2 => ddr2_refresh_flag_r,
      I3 => cnt_init_mr_r(1),
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_3_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001020000000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \complex_address[9]_i_2_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFBB"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5575FF7F"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \complex_address_reg_n_0_[1]\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\,
      I2 => \complex_address_reg_n_0_[1]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\,
      I1 => wrlvl_final_if_rst_i_3_n_0,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I3 => rdlvl_stg1_done_int_reg,
      I4 => \complex_row_cnt_ocal_reg__0\(1),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0FFFFFFFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FF00BABA0000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17_n_0\,
      I2 => \complex_row_cnt_ocal[7]_i_6_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => cnt_init_mr_r(1),
      I1 => ddr2_refresh_flag_r,
      I2 => cnt_init_mr_r(0),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_12_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAABAAAA"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0D0F0F0"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \complex_address_reg_n_0_[2]\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\,
      I2 => \complex_address_reg_n_0_[2]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_10_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBABB"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_11_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_12_n_0\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r[0]_i_8_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I1 => new_burst_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\,
      I1 => wrlvl_final_if_rst_i_3_n_0,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I3 => rdlvl_stg1_done_int_reg,
      I4 => \complex_row_cnt_ocal_reg__0\(2),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA2202"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFBBEABBAAAAAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I3 => new_burst_r,
      I4 => \complex_address_reg_n_0_[3]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => \complex_row_cnt_ocal_reg__0\(3),
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\,
      I4 => burst_addr_r_reg_n_0,
      I5 => wrlvl_final_if_rst_i_3_n_0,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEAAFEF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\,
      I1 => \complex_address_reg_n_0_[3]\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FF88F888F888"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17_n_0\,
      I5 => \complex_row_cnt_ocal[7]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => wrlvl_final_if_rst_i_3_n_0,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAABFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87AF8705870587AF"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I4 => \complex_address_reg_n_0_[3]\,
      I5 => \complex_address_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4774FFFF8BB80000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I2 => \complex_address_reg_n_0_[3]\,
      I3 => \complex_address_reg_n_0_[4]\,
      I4 => new_burst_r,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\,
      I1 => wrlvl_final_if_rst_i_3_n_0,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      I3 => rdlvl_stg1_done_int_reg,
      I4 => \complex_row_cnt_ocal_reg__0\(4),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000222E00000000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F70FFFF8F800000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13_n_0\,
      I4 => new_burst_r,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \reg_ctrl_cnt_r[3]_i_4_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => prech_req_posedge_r_i_3_n_0,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \complex_address_reg_n_0_[5]\,
      I1 => \complex_address_reg_n_0_[4]\,
      I2 => \complex_address_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \complex_num_reads[3]_i_10_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_18_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I5 => \complex_num_reads[3]_i_9_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wr_victim_inc_i_2_n_0,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \complex_row_cnt_ocal[7]_i_9_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000004"
    )
        port map (
      I0 => complex_row0_rd_done,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0\,
      I2 => init_state_r1(5),
      I3 => init_state_r1(6),
      I4 => init_state_r1(4),
      I5 => \^one_rank.stg1_wr_done_reg_1\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_18_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0500050FFFF00F0"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0\,
      I3 => wrlvl_final_if_rst_i_3_n_0,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => rdlvl_stg1_done_int_reg,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I4 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F0000707FFFFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13_n_0\,
      I4 => new_burst_r,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15_n_0\,
      I2 => rdlvl_stg1_done_int_reg,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002E00000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r[4]_i_3_n_0\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I1 => \wrcal_reads[7]_i_7_n_0\,
      I2 => wrlvl_final_if_rst_i_3_n_0,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      I4 => rdlvl_stg1_done_int_reg,
      I5 => \complex_row_cnt_ocal_reg__0\(5),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \wrcal_wr_cnt_reg__0\(3),
      I1 => \wrcal_wr_cnt_reg__0\(1),
      I2 => \wrcal_wr_cnt_reg__0\(0),
      I3 => \wrcal_wr_cnt_reg__0\(2),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\,
      I1 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I2 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I3 => rdlvl_stg1_done_int_reg,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111F111FFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => cnt_init_mr_r(1),
      I5 => ddr2_refresh_flag_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8FFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \complex_address_reg_n_0_[6]\,
      I1 => \complex_address_reg_n_0_[3]\,
      I2 => \complex_address_reg_n_0_[4]\,
      I3 => \complex_address_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0\,
      I3 => new_burst_r,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\,
      I1 => wrlvl_final_if_rst_i_3_n_0,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      I3 => rdlvl_stg1_done_int_reg,
      I4 => \complex_row_cnt_ocal_reg__0\(6),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000501"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \complex_address_reg_n_0_[7]\,
      I1 => \complex_address_reg_n_0_[5]\,
      I2 => \complex_address_reg_n_0_[4]\,
      I3 => \complex_address_reg_n_0_[3]\,
      I4 => \complex_address_reg_n_0_[6]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => \complex_row_cnt_ocal_reg__0\(7),
      I3 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I4 => \wrcal_reads[7]_i_7_n_0\,
      I5 => wrlvl_final_if_rst_i_3_n_0,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0\,
      I3 => new_burst_r,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAAAAAAFBFBFB"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => cnt_init_mr_r(1),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => init_state_r(6),
      I4 => prech_req_posedge_r_i_3_n_0,
      I5 => \ocal_act_wait_cnt[3]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FD5555"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => mpr_rdlvl_start_i_2_n_0,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555455545555"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABFBABABFBFBFB"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10F050F0FFFF50FF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0\,
      I4 => wrlvl_final_if_rst_i_3_n_0,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cnt_init_mr_r(0),
      I1 => ddr2_refresh_flag_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEE0E00"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\,
      I3 => new_burst_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A8A0A"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      I2 => new_burst_r,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04400000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0\,
      I1 => cnt_init_mr_r(1),
      I2 => ddr2_refresh_flag_r,
      I3 => cnt_init_mr_r(0),
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \complex_address_reg_n_0_[7]\,
      I1 => \complex_address_reg_n_0_[5]\,
      I2 => \complex_address_reg_n_0_[4]\,
      I3 => \complex_address_reg_n_0_[3]\,
      I4 => \complex_address_reg_n_0_[6]\,
      I5 => \complex_address_reg_n_0_[8]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEE0E00"
    )
        port map (
      I0 => new_burst_r,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D0000000D"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0\,
      I2 => rdlvl_stg1_done_int_reg,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_10_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \complex_address_reg_n_0_[9]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0\,
      I1 => init_state_r1(4),
      I2 => init_state_r1(5),
      I3 => init_state_r1(6),
      I4 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0FFFF44F044F0"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_3_n_0\,
      I1 => \init_state_r[5]_i_3_n_0\,
      I2 => complex_ocal_odt_ext0,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23_n_0\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(1),
      I1 => \oclk_wr_cnt_reg__0\(0),
      I2 => \oclk_wr_cnt_reg__0\(2),
      I3 => \oclk_wr_cnt_reg__0\(3),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AA08"
    )
        port map (
      I0 => rdlvl_stg1_done_int_reg,
      I1 => \init_state_r[5]_i_3_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \stg1_wr_rd_cnt[8]_i_8_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => init_state_r1(4),
      I1 => init_state_r1(6),
      I2 => init_state_r1(5),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => init_state_r1(2),
      I1 => init_state_r1(1),
      I2 => init_state_r1(3),
      I3 => init_state_r1(0),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBB8BFFFFBBBB"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_8_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r[5]_i_3_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000AAAAAAAA"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\,
      I1 => \wrcal_wr_cnt_reg__0\(3),
      I2 => \wrcal_wr_cnt_reg__0\(1),
      I3 => \wrcal_wr_cnt_reg__0\(0),
      I4 => \wrcal_wr_cnt_reg__0\(2),
      I5 => wrlvl_final_if_rst_i_3_n_0,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C00005555"
    )
        port map (
      I0 => prech_req_posedge_r_i_2_n_0,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \wrcal_reads[7]_i_4_n_0\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00400040004000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0\,
      I5 => wr_victim_inc_i_2_n_0,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => init_state_r1(3),
      I1 => init_state_r1(0),
      I2 => init_state_r1(2),
      I3 => init_state_r1(1),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => init_state_r(6),
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06F6F606FFFFFFFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\,
      I1 => \complex_address_reg_n_0_[9]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I5 => new_burst_r,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060F0F0F000F0F0"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0\,
      I4 => new_burst_r,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0\,
      I1 => cnt_init_mr_r(1),
      I2 => cnt_init_mr_r(0),
      I3 => ddr2_refresh_flag_r,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00D0DDDD"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0\,
      I2 => \complex_row_cnt_ocal[7]_i_6_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17_n_0\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14_n_0\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \complex_address_reg_n_0_[8]\,
      I1 => \complex_address_reg_n_0_[6]\,
      I2 => \complex_address_reg_n_0_[3]\,
      I3 => \complex_address_reg_n_0_[4]\,
      I4 => \complex_address_reg_n_0_[5]\,
      I5 => \complex_address_reg_n_0_[7]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4FFFFFFFFF"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \stg1_wr_rd_cnt[8]_i_8_n_0\,
      I5 => rdlvl_stg1_done_int_reg,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      R => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      R => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      R => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      R => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      R => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      R => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0\,
      Q => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080008022A2"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4_n_0\,
      O => bank_w(0)
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAA0451FFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => cnt_init_mr_r(0),
      I2 => ddr2_refresh_flag_r,
      I3 => cnt_init_mr_r(1),
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => init_state_r(6),
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0\,
      O => bank_w(1)
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEDEDEDE7F7F7F7E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => ddr2_refresh_flag_r,
      I4 => cnt_init_mr_r(1),
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_w(0),
      Q => phy_bank(3),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_w(1),
      Q => phy_bank(4),
      R => '0'
    );
\gen_rnk[0].mr2_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => \gen_rnk[0].mr2_r_reg[0]_2\(1),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
init_calib_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r2,
      Q => init_calib_complete_reg_0,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
init_complete_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r_reg_n_0,
      Q => init_complete_r1,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
init_complete_r1_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r_timing,
      Q => init_complete_r1_timing,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
init_complete_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r1,
      Q => init_complete_r2,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
init_complete_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => prech_req_posedge_r_i_3_n_0,
      I5 => init_complete_r_reg_n_0,
      O => init_complete_r_i_1_n_0
    );
init_complete_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r_i_1_n_0,
      Q => init_complete_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
init_complete_r_timing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => prech_req_posedge_r_i_3_n_0,
      I5 => init_complete_r_timing,
      O => init_complete_r_timing_i_1_n_0
    );
init_complete_r_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_complete_r_timing_i_1_n_0,
      Q => init_complete_r_timing,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r_reg_n_0_[0]\,
      Q => init_state_r1(0),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r_reg_n_0_[1]\,
      Q => init_state_r1(1),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r_reg_n_0_[2]\,
      Q => init_state_r1(2),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r_reg_n_0_[3]\,
      Q => init_state_r1(3),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r_reg_n_0_[4]\,
      Q => init_state_r1(4),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \init_state_r_reg_n_0_[5]\,
      Q => init_state_r1(5),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_state_r(6),
      Q => init_state_r1(6),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA8AA"
    )
        port map (
      I0 => \init_state_r[0]_i_2_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => init_state_r(6),
      I3 => \init_state_r[0]_i_3_n_0\,
      I4 => \init_state_r[0]_i_4_n_0\,
      I5 => \init_state_r[0]_i_5_n_0\,
      O => \init_state_r[0]_i_1_n_0\
    );
\init_state_r[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F773B33"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r[2]_i_14_n_0\,
      I3 => \init_state_r[0]_i_17_n_0\,
      I4 => \complex_address[9]_i_2_n_0\,
      I5 => \init_state_r[0]_i_18_n_0\,
      O => \init_state_r[0]_i_10_n_0\
    );
\init_state_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007F0000"
    )
        port map (
      I0 => pi_dqs_found_done,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[0]_i_11_n_0\
    );
\init_state_r[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(1),
      I1 => \reg_ctrl_cnt_r_reg__0\(0),
      I2 => \reg_ctrl_cnt_r_reg__0\(3),
      I3 => \reg_ctrl_cnt_r_reg__0\(2),
      O => \init_state_r[0]_i_12_n_0\
    );
\init_state_r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F0F000C000E0"
    )
        port map (
      I0 => \init_state_r[1]_i_20_n_0\,
      I1 => prech_req_posedge_r_reg_n_0,
      I2 => mpr_rdlvl_start_i_2_n_0,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => prbs_rdlvl_done_pulse0,
      O => \init_state_r[0]_i_13_n_0\
    );
\init_state_r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777777FFF77"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r[5]_i_12_n_0\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      O => \init_state_r[0]_i_14_n_0\
    );
\init_state_r[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => prech_req_posedge_r_reg_n_0,
      I2 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[0]_i_15_n_0\
    );
\init_state_r[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDFDDDD"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \^complex_row_cnt_ocal_reg[0]_0\,
      I3 => rdlvl_stg1_done_int_reg,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[0]_i_16_n_0\
    );
\init_state_r[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC00"
    )
        port map (
      I0 => reset_rd_addr_r1,
      I1 => \^complex_row_cnt_ocal_reg[0]_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[0]_i_17_n_0\
    );
\init_state_r[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055750000"
    )
        port map (
      I0 => \^pi_calib_done\,
      I1 => rdlvl_last_byte_done,
      I2 => pi_dqs_found_done,
      I3 => rdlvl_stg1_done_int_reg,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[0]_i_18_n_0\
    );
\init_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0C0D0FF"
    )
        port map (
      I0 => \init_state_r[4]_i_10_n_0\,
      I1 => \init_state_r[0]_i_6_n_0\,
      I2 => \init_state_r[0]_i_7_n_0\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r[0]_i_8_n_0\,
      I5 => init_state_r(6),
      O => \init_state_r[0]_i_2_n_0\
    );
\init_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDFDDDD"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => cnt_cmd_done_r,
      O => \init_state_r[0]_i_3_n_0\
    );
\init_state_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111000111111111"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r[0]_i_9_n_0\,
      I5 => \init_state_r[0]_i_10_n_0\,
      O => \init_state_r[0]_i_4_n_0\
    );
\init_state_r[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => prech_req_posedge_r_reg_n_0,
      O => \init_state_r[0]_i_5_n_0\
    );
\init_state_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEFEEEEEFEE"
    )
        port map (
      I0 => \init_state_r[0]_i_11_n_0\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I5 => \init_state_r[0]_i_12_n_0\,
      O => \init_state_r[0]_i_6_n_0\
    );
\init_state_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFEEFE"
    )
        port map (
      I0 => \init_state_r[0]_i_13_n_0\,
      I1 => \init_state_r[0]_i_14_n_0\,
      I2 => complex_row1_wr_done,
      I3 => \^one_rank.stg1_wr_done_reg_1\,
      I4 => \init_state_r[0]_i_15_n_0\,
      I5 => \init_state_r[0]_i_16_n_0\,
      O => \init_state_r[0]_i_7_n_0\
    );
\init_state_r[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[0]_i_8_n_0\
    );
\init_state_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF002A"
    )
        port map (
      I0 => cnt_init_mr_done_r,
      I1 => mem_init_done_r,
      I2 => ddr2_refresh_flag_r,
      I3 => rdlvl_stg1_done_int_reg_0,
      I4 => \init_state_r[2]_i_2_n_0\,
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_3_n_0\,
      O => \init_state_r[0]_i_9_n_0\
    );
\init_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000DDFD"
    )
        port map (
      I0 => \init_state_r[1]_i_2_n_0\,
      I1 => \init_state_r[1]_i_3_n_0\,
      I2 => \init_state_r[1]_i_4_n_0\,
      I3 => \init_state_r[1]_i_5_n_0\,
      I4 => init_state_r(6),
      I5 => \init_state_r[1]_i_6_n_0\,
      O => \init_state_r[1]_i_1_n_0\
    );
\init_state_r[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[1]_i_10_n_0\
    );
\init_state_r[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => rdlvl_stg1_done_int_reg,
      I3 => pi_dqs_found_done,
      O => \init_state_r[1]_i_11_n_0\
    );
\init_state_r[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202F2F"
    )
        port map (
      I0 => cnt_init_af_done_r,
      I1 => mem_init_done_r,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => ddr2_pre_flag_r_reg_n_0,
      O => \init_state_r[1]_i_12_n_0\
    );
\init_state_r[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => prech_req_posedge_r_reg_n_0,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => pi_dqs_found_rank_done,
      I3 => pi_dqs_found_done,
      O => \init_state_r[1]_i_13_n_0\
    );
\init_state_r[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F0000FF"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_1\,
      I1 => prech_req_posedge_r_reg_n_0,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[1]_i_14_n_0\
    );
\init_state_r[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => rdlvl_stg1_done_int_reg,
      I3 => \^complex_row_cnt_ocal_reg[0]_0\,
      O => \init_state_r[1]_i_15_n_0\
    );
\init_state_r[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFDDFFDF"
    )
        port map (
      I0 => mpr_rdlvl_start_i_2_n_0,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r[1]_i_20_n_0\,
      I3 => \init_state_r[1]_i_21_n_0\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => complex_sample_cnt_inc_i_2_n_0,
      O => \init_state_r[1]_i_16_n_0\
    );
\init_state_r[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => reset_rd_addr_r1,
      O => \init_state_r[1]_i_17_n_0\
    );
\init_state_r[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA80AA80AA88AA"
    )
        port map (
      I0 => \complex_address[9]_i_2_n_0\,
      I1 => pi_dqs_found_done,
      I2 => rdlvl_stg1_done_int_reg,
      I3 => \^pi_calib_done\,
      I4 => \^one_rank.stg1_wr_done_reg_1\,
      I5 => rdlvl_last_byte_done,
      O => \init_state_r[1]_i_18_n_0\
    );
\init_state_r[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000800080008000"
    )
        port map (
      I0 => ddr2_refresh_flag_r,
      I1 => cnt_init_mr_done_r,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => rdlvl_stg1_done_int_reg,
      I5 => pi_dqs_found_done,
      O => \init_state_r[1]_i_19_n_0\
    );
\init_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEFF"
    )
        port map (
      I0 => \init_state_r[1]_i_7_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r[1]_i_8_n_0\,
      O => \init_state_r[1]_i_2_n_0\
    );
\init_state_r[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \complex_num_reads_dec_reg__0\(1),
      I1 => \complex_num_reads_dec_reg__0\(0),
      I2 => complex_row0_rd_done,
      I3 => rdlvl_stg1_done_int_reg,
      I4 => \complex_num_reads_dec_reg__0\(2),
      I5 => \complex_num_reads_dec_reg__0\(3),
      O => \init_state_r[1]_i_20_n_0\
    );
\init_state_r[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => prech_req_posedge_r_reg_n_0,
      I1 => \^complex_row_cnt_ocal_reg[0]_0\,
      I2 => rdlvl_stg1_done_int_reg,
      O => \init_state_r[1]_i_21_n_0\
    );
\init_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C8C8C808C8C808"
    )
        port map (
      I0 => \init_state_r[1]_i_9_n_0\,
      I1 => \init_state_r[1]_i_10_n_0\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[1]_i_3_n_0\
    );
\init_state_r[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[1]_i_4_n_0\
    );
\init_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BB3FFF33BB3F33"
    )
        port map (
      I0 => \init_state_r[1]_i_11_n_0\,
      I1 => \init_state_r[2]_i_2_n_0\,
      I2 => \init_state_r[1]_i_12_n_0\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r[1]_i_13_n_0\,
      O => \init_state_r[1]_i_5_n_0\
    );
\init_state_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABABAAAAAAAAA"
    )
        port map (
      I0 => \init_state_r[4]_i_12_n_0\,
      I1 => \init_state_r[1]_i_14_n_0\,
      I2 => \init_state_r[5]_i_3_n_0\,
      I3 => \init_state_r[1]_i_15_n_0\,
      I4 => mpr_rdlvl_start_i_2_n_0,
      I5 => \init_state_r[1]_i_16_n_0\,
      O => \init_state_r[1]_i_6_n_0\
    );
\init_state_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF4F"
    )
        port map (
      I0 => \^complex_row_cnt_ocal_reg[0]_0\,
      I1 => \init_state_r[1]_i_17_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r[2]_i_14_n_0\,
      I4 => \init_state_r[1]_i_18_n_0\,
      I5 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      O => \init_state_r[1]_i_7_n_0\
    );
\init_state_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2EF2F"
    )
        port map (
      I0 => \init_state_r[1]_i_19_n_0\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => mem_init_done_r,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[1]_i_8_n_0\
    );
\init_state_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAABEAABFAABF"
    )
        port map (
      I0 => \init_state_r[5]_i_9_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => wrcal_prech_req,
      I5 => cnt_cmd_done_r,
      O => \init_state_r[1]_i_9_n_0\
    );
\init_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD0DFDFDFD0D0D0"
    )
        port map (
      I0 => \init_state_r[2]_i_2_n_0\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => init_state_r(6),
      I3 => \init_state_r[2]_i_3_n_0\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \init_state_r[2]_i_4_n_0\,
      O => \init_state_r[2]_i_1_n_0\
    );
\init_state_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => \init_state_r[2]_i_14_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \^complex_row_cnt_ocal_reg[0]_0\,
      I4 => \init_state_r[4]_i_15_n_0\,
      I5 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      O => \init_state_r[2]_i_10_n_0\
    );
\init_state_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDF0FFFF00FF"
    )
        port map (
      I0 => mem_init_done_r,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r[2]_i_15_n_0\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[2]_i_11_n_0\
    );
\init_state_r[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => wr_victim_inc_i_2_n_0,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      O => \init_state_r[2]_i_12_n_0\
    );
\init_state_r[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A0B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => wrlvl_byte_redo,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => prech_req_posedge_r_reg_n_0,
      I4 => wrcal_done_reg,
      O => \init_state_r[2]_i_13_n_0\
    );
\init_state_r[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r[6]_i_40_n_0\,
      I2 => \^complex_row_cnt_ocal_reg[0]_0\,
      I3 => complex_row0_wr_done,
      I4 => \complex_num_writes_dec_reg__0\(0),
      I5 => rdlvl_stg1_done_int_reg,
      O => \init_state_r[2]_i_14_n_0\
    );
\init_state_r[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => cnt_init_mr_done_r,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => rdlvl_stg1_done_int_reg,
      I3 => pi_dqs_found_done,
      O => \init_state_r[2]_i_15_n_0\
    );
\init_state_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[2]_i_2_n_0\
    );
\init_state_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \init_state_r[2]_i_5_n_0\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r[2]_i_6_n_0\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r[2]_i_7_n_0\,
      O => \init_state_r[2]_i_3_n_0\
    );
\init_state_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BFBFBF"
    )
        port map (
      I0 => \init_state_r[2]_i_8_n_0\,
      I1 => \init_state_r[2]_i_9_n_0\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r[2]_i_10_n_0\,
      I4 => \init_state_r[2]_i_11_n_0\,
      O => \init_state_r[2]_i_4_n_0\
    );
\init_state_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F50000CFF500"
    )
        port map (
      I0 => prbs_rdlvl_done_pulse0,
      I1 => \init_state_r[5]_i_12_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r[2]_i_12_n_0\,
      O => \init_state_r[2]_i_5_n_0\
    );
\init_state_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37C037C037C0F7C0"
    )
        port map (
      I0 => prbs_rdlvl_done_pulse0,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => prech_req_posedge_r_reg_n_0,
      I5 => \^one_rank.stg1_wr_done_reg_1\,
      O => \init_state_r[2]_i_6_n_0\
    );
\init_state_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FFB800FC003000"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r[2]_i_13_n_0\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[2]_i_7_n_0\
    );
\init_state_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00F8FF000F000"
    )
        port map (
      I0 => rdlvl_stg1_done_int_reg,
      I1 => pi_dqs_found_done,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[2]_i_8_n_0\
    );
\init_state_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFFFFFF7FF"
    )
        port map (
      I0 => \init_state_r[4]_i_16_n_0\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => cnt_init_af_done_r,
      I5 => mem_init_done_r,
      O => \init_state_r[2]_i_9_n_0\
    );
\init_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0EEF0EEF0EE"
    )
        port map (
      I0 => \init_state_r[3]_i_2_n_0\,
      I1 => \init_state_r[3]_i_3_n_0\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \init_state_r[3]_i_4_n_0\,
      O => \init_state_r[3]_i_1_n_0\
    );
\init_state_r[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000220F"
    )
        port map (
      I0 => cnt_init_af_done_r,
      I1 => mem_init_done_r,
      I2 => ddr2_pre_flag_r_reg_n_0,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[3]_i_13_n_0\
    );
\init_state_r[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000A080"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \^complex_row_cnt_ocal_reg[0]_0\,
      I4 => prech_req_posedge_r_reg_n_0,
      O => \init_state_r[3]_i_14_n_0\
    );
\init_state_r[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF100F10F0100F1"
    )
        port map (
      I0 => prech_req_posedge_r_reg_n_0,
      I1 => prbs_rdlvl_done_pulse0,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r[5]_i_12_n_0\,
      O => \init_state_r[3]_i_15_n_0\
    );
\init_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F004400000044"
    )
        port map (
      I0 => \init_state_r[3]_i_5_n_0\,
      I1 => \init_state_r[3]_i_6_n_0\,
      I2 => \init_state_r[3]_i_7_n_0\,
      I3 => \init_state_r[4]_i_3_n_0\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r[3]_i_8_n_0\,
      O => \init_state_r[3]_i_2_n_0\
    );
\init_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404044404040"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r[3]_i_9_n_0\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r[4]_i_11_n_0\,
      O => \init_state_r[3]_i_3_n_0\
    );
\init_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \init_state_r_reg[3]_i_10_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r[4]_i_7_n_0\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r[2]_i_2_n_0\,
      O => \init_state_r[3]_i_4_n_0\
    );
\init_state_r[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5070"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => mem_init_done_r,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[3]_i_5_n_0\
    );
\init_state_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAAAAAAAAAAAA"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => pi_dqs_found_done,
      I3 => \init_state_r[2]_i_2_n_0\,
      I4 => cnt_init_mr_done_r,
      I5 => ddr2_refresh_flag_r,
      O => \init_state_r[3]_i_6_n_0\
    );
\init_state_r[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[3]_i_7_n_0\
    );
\init_state_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F0F8FFFFFFFFF"
    )
        port map (
      I0 => \^pi_calib_done\,
      I1 => \one_rank.stg1_wr_done_reg_2\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => reset_rd_addr_r1,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[3]_i_8_n_0\
    );
\init_state_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C4C400FF0000"
    )
        port map (
      I0 => rdlvl_stg1_done_int_reg_0,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r[3]_i_13_n_0\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[3]_i_9_n_0\
    );
\init_state_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF57"
    )
        port map (
      I0 => \init_state_r[4]_i_2_n_0\,
      I1 => \init_state_r[4]_i_3_n_0\,
      I2 => \init_state_r[4]_i_4_n_0\,
      I3 => \init_state_r[4]_i_5_n_0\,
      I4 => init_state_r(6),
      I5 => \init_state_r[4]_i_6_n_0\,
      O => \init_state_r[4]_i_1_n_0\
    );
\init_state_r[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F400F4FF"
    )
        port map (
      I0 => mem_init_done_r,
      I1 => cnt_init_af_done_r,
      I2 => \init_state_r[4]_i_16_n_0\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => ddr2_pre_flag_r_reg_n_0,
      O => \init_state_r[4]_i_10_n_0\
    );
\init_state_r[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \reg_ctrl_cnt_r_reg__0\(1),
      I2 => \reg_ctrl_cnt_r_reg__0\(0),
      I3 => \reg_ctrl_cnt_r_reg__0\(3),
      I4 => \reg_ctrl_cnt_r_reg__0\(2),
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[4]_i_11_n_0\
    );
\init_state_r[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF00000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => prech_req_posedge_r_reg_n_0,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => init_state_r(6),
      O => \init_state_r[4]_i_12_n_0\
    );
\init_state_r[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[4]_i_13_n_0\
    );
\init_state_r[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777FFFFFF7F7777"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r[5]_i_12_n_0\,
      I3 => complex_sample_cnt_inc_i_2_n_0,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[4]_i_14_n_0\
    );
\init_state_r[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800808888"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \^pi_calib_done\,
      I2 => \^one_rank.stg1_wr_done_reg_1\,
      I3 => rdlvl_last_byte_done,
      I4 => pi_dqs_found_done,
      I5 => rdlvl_stg1_done_int_reg,
      O => \init_state_r[4]_i_15_n_0\
    );
\init_state_r[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => mem_init_done_r,
      I1 => rdlvl_stg1_done_int_reg_0,
      I2 => \num_refresh_reg__0\(1),
      I3 => \num_refresh_reg__0\(0),
      I4 => \num_refresh_reg__0\(3),
      I5 => \num_refresh_reg__0\(2),
      O => \init_state_r[4]_i_16_n_0\
    );
\init_state_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2FFFF"
    )
        port map (
      I0 => \init_state_r[5]_i_5_n_0\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r[4]_i_7_n_0\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[4]_i_2_n_0\
    );
\init_state_r[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[4]_i_3_n_0\
    );
\init_state_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3F0AFFFA3FFAFFF"
    )
        port map (
      I0 => \init_state_r[4]_i_8_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r[4]_i_9_n_0\,
      O => \init_state_r[4]_i_4_n_0\
    );
\init_state_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D000D0D0D0"
    )
        port map (
      I0 => \init_state_r[4]_i_10_n_0\,
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0\,
      I2 => \init_state_r[1]_i_4_n_0\,
      I3 => \init_state_r[4]_i_11_n_0\,
      I4 => prech_req_posedge_r_i_3_n_0,
      I5 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      O => \init_state_r[4]_i_5_n_0\
    );
\init_state_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFAAAAAAAAAAAA"
    )
        port map (
      I0 => \init_state_r[4]_i_12_n_0\,
      I1 => \^one_rank.stg1_wr_done_reg_1\,
      I2 => prech_req_posedge_r_reg_n_0,
      I3 => \init_state_r[4]_i_13_n_0\,
      I4 => \init_state_r[5]_i_3_n_0\,
      I5 => \init_state_r[4]_i_14_n_0\,
      O => \init_state_r[4]_i_6_n_0\
    );
\init_state_r[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3BF3"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[4]_i_7_n_0\
    );
\init_state_r[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DD11D"
    )
        port map (
      I0 => \init_state_r[4]_i_15_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \^complex_row_cnt_ocal_reg[0]_0\,
      I4 => reset_rd_addr_r1,
      O => \init_state_r[4]_i_8_n_0\
    );
\init_state_r[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF70FF70FF70FF"
    )
        port map (
      I0 => ddr2_refresh_flag_r,
      I1 => mem_init_done_r,
      I2 => cnt_init_mr_done_r,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => rdlvl_stg1_done_int_reg,
      I5 => pi_dqs_found_done,
      O => \init_state_r[4]_i_9_n_0\
    );
\init_state_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFFFFFF4"
    )
        port map (
      I0 => \init_state_r[5]_i_2_n_0\,
      I1 => \init_state_r[5]_i_3_n_0\,
      I2 => \init_state_r[5]_i_4_n_0\,
      I3 => \init_state_r[5]_i_5_n_0\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r[5]_i_6_n_0\,
      O => \init_state_r[5]_i_1_n_0\
    );
\init_state_r[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222133300221333"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => prbs_rdlvl_done_pulse0,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r[5]_i_13_n_0\,
      O => \init_state_r[5]_i_10_n_0\
    );
\init_state_r[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      O => \init_state_r[5]_i_11_n_0\
    );
\init_state_r[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => prech_req_posedge_r_reg_n_0,
      I1 => complex_oclkdelay_calib_done_r1,
      I2 => rdlvl_stg1_done_int_reg,
      O => \init_state_r[5]_i_12_n_0\
    );
\init_state_r[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_1\,
      I1 => prech_req_posedge_r_reg_n_0,
      O => \init_state_r[5]_i_13_n_0\
    );
\init_state_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055F5FDFD"
    )
        port map (
      I0 => mpr_rdlvl_start_i_2_n_0,
      I1 => prech_req_posedge_r_reg_n_0,
      I2 => prbs_rdlvl_done_pulse0,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r[5]_i_7_n_0\,
      O => \init_state_r[5]_i_2_n_0\
    );
\init_state_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => init_state_r(6),
      O => \init_state_r[5]_i_3_n_0\
    );
\init_state_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAABBAAABAAABA"
    )
        port map (
      I0 => \init_state_r[5]_i_8_n_0\,
      I1 => \init_state_r[2]_i_2_n_0\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \reg_ctrl_cnt_r[3]_i_5_n_0\,
      O => \init_state_r[5]_i_4_n_0\
    );
\init_state_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFFF0"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => wrcal_prech_req,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => cnt_cmd_done_r,
      I5 => \init_state_r[5]_i_9_n_0\,
      O => \init_state_r[5]_i_5_n_0\
    );
\init_state_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFAAAAAAAAAAAA"
    )
        port map (
      I0 => \wrcal_reads[7]_i_4_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => cnt_cmd_done_r,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[5]_i_6_n_0\
    );
\init_state_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \init_state_r[5]_i_10_n_0\,
      I1 => \init_state_r[5]_i_11_n_0\,
      I2 => \complex_address[9]_i_2_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I4 => \init_state_r[5]_i_12_n_0\,
      I5 => wr_victim_inc_i_2_n_0,
      O => \init_state_r[5]_i_7_n_0\
    );
\init_state_r[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C088F388"
    )
        port map (
      I0 => \^complex_row_cnt_ocal_reg[0]_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => reset_rd_addr_r1,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \^pi_calib_done\,
      I5 => \stg1_wr_rd_cnt[8]_i_8_n_0\,
      O => \init_state_r[5]_i_8_n_0\
    );
\init_state_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => wrlvl_byte_redo,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => prech_req_posedge_r_reg_n_0,
      I5 => wrcal_done_reg,
      O => \init_state_r[5]_i_9_n_0\
    );
\init_state_r[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEFFF"
    )
        port map (
      I0 => \init_state_r[6]_i_25_n_0\,
      I1 => complex_sample_cnt_inc_i_2_n_0,
      I2 => \init_state_r[6]_i_26_n_0\,
      I3 => \init_state_r[6]_i_27_n_0\,
      I4 => \init_state_r[6]_i_28_n_0\,
      I5 => \init_state_r[6]_i_29_n_0\,
      O => \init_state_r[6]_i_10_n_0\
    );
\init_state_r[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[6]_i_11_n_0\
    );
\init_state_r[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^complex_row_cnt_ocal_reg[0]_0\,
      I1 => reset_rd_addr_r1,
      I2 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[6]_i_12_n_0\
    );
\init_state_r[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[6]_i_13_n_0\
    );
\init_state_r[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFBBAAAAAAAA"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \complex_address[9]_i_2_n_0\,
      I2 => \back_to_back_reads_2_1.num_reads_reg_n_0_[1]\,
      I3 => \back_to_back_reads_2_1.num_reads_reg_n_0_[0]\,
      I4 => \back_to_back_reads_2_1.num_reads_reg_n_0_[2]\,
      I5 => \init_state_r[6]_i_30_n_0\,
      O => \init_state_r[6]_i_14_n_0\
    );
\init_state_r[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040400FF04040000"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => rdlvl_stg1_rank_done,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r[6]_i_31_n_0\,
      O => \init_state_r[6]_i_15_n_0\
    );
\init_state_r[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFEAAFEAAFEAA"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r[0]_i_8_n_0\,
      I2 => cnt_cmd_done_r,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r[6]_i_13_n_0\,
      I5 => \init_state_r[6]_i_32_n_0\,
      O => \init_state_r[6]_i_16_n_0\
    );
\init_state_r[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF08FFFF"
    )
        port map (
      I0 => wr_victim_inc_i_2_n_0,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r[5]_i_11_n_0\,
      I3 => \complex_num_writes_dec[4]_i_6_n_0\,
      I4 => \init_state_r[6]_i_33_n_0\,
      I5 => \init_state_r[6]_i_34_n_0\,
      O => \init_state_r[6]_i_17_n_0\
    );
\init_state_r[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54505454"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I1 => \init_state_r[0]_i_15_n_0\,
      I2 => \complex_num_writes_dec[4]_i_6_n_0\,
      I3 => prbs_rdlvl_done_pulse0,
      I4 => \complex_address[9]_i_2_n_0\,
      I5 => \init_state_r[6]_i_35_n_0\,
      O => \init_state_r[6]_i_18_n_0\
    );
\init_state_r[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFEA"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \complex_num_writes_dec[4]_i_6_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => prech_req_posedge_r_reg_n_0,
      I4 => prbs_rdlvl_done_pulse0,
      I5 => \init_state_r[1]_i_20_n_0\,
      O => \init_state_r[6]_i_19_n_0\
    );
\init_state_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222E222E22EE"
    )
        port map (
      I0 => \init_state_r[6]_i_5_n_0\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => prech_req_posedge_r_reg_n_0,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[6]_i_2_n_0\
    );
\init_state_r[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0045FFFFFFFF"
    )
        port map (
      I0 => \complex_num_writes_dec[4]_i_6_n_0\,
      I1 => \^complex_row_cnt_ocal_reg[0]_0\,
      I2 => rdlvl_stg1_done_int_reg,
      I3 => prech_req_posedge_r_i_3_n_0,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[6]_i_20_n_0\
    );
\init_state_r[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \init_state_r[6]_i_36_n_0\,
      I1 => \init_state_r[6]_i_37_n_0\,
      I2 => \wrcal_reads_reg_n_0_[6]\,
      I3 => \wrcal_reads_reg_n_0_[3]\,
      I4 => \wrcal_reads_reg_n_0_[7]\,
      I5 => \wrcal_reads_reg_n_0_[2]\,
      O => \init_state_r[6]_i_21_n_0\
    );
\init_state_r[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F2FF"
    )
        port map (
      I0 => pi_phase_locked_all_r3,
      I1 => pi_phase_locked_all_r4,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r[2]_i_13_n_0\,
      O => \init_state_r[6]_i_22_n_0\
    );
\init_state_r[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F7F"
    )
        port map (
      I0 => burst_addr_r_reg_n_0,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => cnt_cmd_done_r,
      I4 => \init_state_r[6]_i_38_n_0\,
      O => \init_state_r[6]_i_23_n_0\
    );
\init_state_r[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F020FFFFFFFF"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => wrcal_prech_req,
      I2 => \reg_ctrl_cnt_r[3]_i_4_n_0\,
      I3 => wrcal_done_reg,
      I4 => prech_req_posedge_r_reg_n_0,
      I5 => \init_state_r[6]_i_36_n_0\,
      O => \init_state_r[6]_i_24_n_0\
    );
\init_state_r[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555514455555100"
    )
        port map (
      I0 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_3_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => cnt_cmd_done_r,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r[6]_i_39_n_0\,
      I5 => cnt_init_pre_wait_done_r,
      O => \init_state_r[6]_i_25_n_0\
    );
\init_state_r[6]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => rdlvl_stg1_done_int_reg,
      I1 => \complex_num_writes_dec_reg__0\(0),
      I2 => complex_row0_wr_done,
      I3 => \^complex_row_cnt_ocal_reg[0]_0\,
      I4 => \init_state_r[6]_i_40_n_0\,
      O => \init_state_r[6]_i_26_n_0\
    );
\init_state_r[6]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[6]_i_27_n_0\
    );
\init_state_r[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F00FFFFFFFF"
    )
        port map (
      I0 => reset_rd_addr_r1,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => cnt_cmd_done_r,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[6]_i_28_n_0\
    );
\init_state_r[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => cnt_dllk_zqinit_done_r,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      O => \init_state_r[6]_i_29_n_0\
    );
\init_state_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \init_state_r[6]_i_6_n_0\,
      I1 => \init_state_r[1]_i_4_n_0\,
      I2 => \init_state_r[6]_i_7_n_0\,
      I3 => \init_state_r[6]_i_8_n_0\,
      I4 => \init_state_r[6]_i_9_n_0\,
      I5 => \init_state_r[6]_i_10_n_0\,
      O => \init_state_r[6]_i_3_n_0\
    );
\init_state_r[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFFFFFFFEF"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => prech_req_posedge_r_reg_n_0,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => pi_dqs_found_rank_done,
      I4 => pi_dqs_found_done,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[6]_i_30_n_0\
    );
\init_state_r[6]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => prech_req_posedge_r_reg_n_0,
      I3 => \^complex_row_cnt_ocal_reg[0]_0\,
      I4 => rdlvl_stg1_done_int_reg,
      O => \init_state_r[6]_i_31_n_0\
    );
\init_state_r[6]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(0),
      I1 => \oclk_wr_cnt_reg__0\(1),
      I2 => \oclk_wr_cnt_reg__0\(3),
      I3 => \oclk_wr_cnt_reg__0\(2),
      O => \init_state_r[6]_i_32_n_0\
    );
\init_state_r[6]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10115555"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => prech_req_posedge_r_reg_n_0,
      I2 => complex_oclkdelay_calib_done_r1,
      I3 => rdlvl_stg1_done_int_reg,
      I4 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[6]_i_33_n_0\
    );
\init_state_r[6]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777F77"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => rdlvl_stg1_done_int_reg,
      O => \init_state_r[6]_i_34_n_0\
    );
\init_state_r[6]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500005555DFFD"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => cnt_cmd_done_r,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \init_state_r[6]_i_35_n_0\
    );
\init_state_r[6]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[6]_i_36_n_0\
    );
\init_state_r[6]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[1]\,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      I2 => \wrcal_reads_reg_n_0_[4]\,
      I3 => \wrcal_reads_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[6]_i_37_n_0\
    );
\init_state_r[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \wrcal_wr_cnt_reg__0\(1),
      I3 => \wrcal_wr_cnt_reg__0\(0),
      I4 => \wrcal_wr_cnt_reg__0\(2),
      I5 => \wrcal_wr_cnt_reg__0\(3),
      O => \init_state_r[6]_i_38_n_0\
    );
\init_state_r[6]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => phy_mc_go,
      I1 => cnt_pwron_cke_done_r,
      I2 => pi_fine_dly_dec_done_reg,
      I3 => delay_done_r4_reg,
      I4 => \init_state_r_reg_n_0_[0]\,
      O => \init_state_r[6]_i_39_n_0\
    );
\init_state_r[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04550405"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \ocal_act_wait_cnt[3]_i_3_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => prech_req_posedge_r_reg_n_0,
      O => \init_state_r[6]_i_4_n_0\
    );
\init_state_r[6]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \complex_num_writes_dec_reg__0\(1),
      I1 => \complex_num_writes_dec_reg__0\(2),
      I2 => \complex_num_writes_dec_reg__0\(3),
      I3 => \complex_num_writes_dec_reg__0\(4),
      O => \init_state_r[6]_i_40_n_0\
    );
\init_state_r[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000000110000"
    )
        port map (
      I0 => \init_state_r[6]_i_11_n_0\,
      I1 => \init_state_r[6]_i_12_n_0\,
      I2 => \init_state_r[6]_i_13_n_0\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[5]\,
      O => \init_state_r[6]_i_5_n_0\
    );
\init_state_r[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FD00FDFFFD00"
    )
        port map (
      I0 => \init_state_r[6]_i_11_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => cnt_cmd_done_r,
      I3 => \init_state_r[6]_i_9_n_0\,
      I4 => \init_state_r[6]_i_14_n_0\,
      I5 => \init_state_r[6]_i_15_n_0\,
      O => \init_state_r[6]_i_6_n_0\
    );
\init_state_r[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8AAAAAAA8"
    )
        port map (
      I0 => \init_state_r[6]_i_16_n_0\,
      I1 => \init_state_r[6]_i_17_n_0\,
      I2 => \init_state_r[6]_i_18_n_0\,
      I3 => \init_state_r[6]_i_19_n_0\,
      I4 => complex_sample_cnt_inc_i_2_n_0,
      I5 => \init_state_r[6]_i_20_n_0\,
      O => \init_state_r[6]_i_7_n_0\
    );
\init_state_r[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EE0E"
    )
        port map (
      I0 => \init_state_r[6]_i_21_n_0\,
      I1 => \init_state_r[6]_i_22_n_0\,
      I2 => \init_state_r[6]_i_23_n_0\,
      I3 => \init_state_r[6]_i_24_n_0\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \init_state_r[6]_i_8_n_0\
    );
\init_state_r[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      O => \init_state_r[6]_i_9_n_0\
    );
\init_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \init_state_r_reg[6]_i_1_n_0\,
      D => \init_state_r[0]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \init_state_r_reg[6]_i_1_n_0\,
      D => \init_state_r[1]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \init_state_r_reg[6]_i_1_n_0\,
      D => \init_state_r[2]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \init_state_r_reg[6]_i_1_n_0\,
      D => \init_state_r[3]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \init_state_r[3]_i_14_n_0\,
      I1 => \init_state_r[3]_i_15_n_0\,
      O => \init_state_r_reg[3]_i_10_n_0\,
      S => \init_state_r_reg_n_0_[3]\
    );
\init_state_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \init_state_r_reg[6]_i_1_n_0\,
      D => \init_state_r[4]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \init_state_r_reg[6]_i_1_n_0\,
      D => \init_state_r[5]_i_1_n_0\,
      Q => \init_state_r_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \init_state_r_reg[6]_i_1_n_0\,
      D => \init_state_r[6]_i_2_n_0\,
      Q => init_state_r(6),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\init_state_r_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \init_state_r[6]_i_3_n_0\,
      I1 => \init_state_r[6]_i_4_n_0\,
      O => \init_state_r_reg[6]_i_1_n_0\,
      S => init_state_r(6)
    );
mem_init_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => mem_init_done_r_i_2_n_0,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => init_state_r(6),
      I4 => \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_3_n_0\,
      I5 => mem_init_done_r,
      O => mem_init_done_r_i_1_n_0
    );
mem_init_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => cnt_init_mr_done_r,
      I3 => ddr2_refresh_flag_r,
      O => mem_init_done_r_i_2_n_0
    );
mem_init_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_init_done_r_i_1_n_0,
      Q => mem_init_done_r,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\mem_reg_0_15_0_5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => phy_dout(0)
    );
mem_reg_0_15_0_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(23),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => phy_dout(1)
    );
\mem_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(29),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(1)
    );
mem_reg_0_15_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(13),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(0)
    );
mem_reg_0_15_0_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(61),
      I1 => phy_wrdata(61),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(3)
    );
mem_reg_0_15_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(45),
      I1 => phy_wrdata(45),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(2)
    );
mem_reg_0_15_12_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(3),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => phy_dout(4)
    );
\mem_reg_0_15_12_17_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => \rd_ptr_timing_reg[0]\(0)
    );
\mem_reg_0_15_12_17_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(31),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(9)
    );
mem_reg_0_15_12_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(15),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(8)
    );
mem_reg_0_15_18_23_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(14),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => phy_dout(5)
    );
\mem_reg_0_15_18_23_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(19),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => \rd_ptr_timing_reg[0]\(1)
    );
\mem_reg_0_15_18_23_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(63),
      I1 => phy_wrdata(63),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(11)
    );
mem_reg_0_15_18_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(47),
      I1 => phy_wrdata(47),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(10)
    );
\mem_reg_0_15_24_29_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => \rd_ptr_timing_reg[0]\(2)
    );
\mem_reg_0_15_24_29_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(16),
      I1 => phy_wrdata(24),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(5)
    );
\mem_reg_0_15_24_29_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(22),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => \rd_ptr_timing_reg[0]\(3)
    );
\mem_reg_0_15_24_29_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(0),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(4)
    );
mem_reg_0_15_24_29_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(48),
      I1 => phy_wrdata(60),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(7)
    );
mem_reg_0_15_24_29_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(32),
      I1 => phy_wrdata(40),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(6)
    );
mem_reg_0_15_30_35_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(6),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => \rd_ptr_timing_reg[0]\(4)
    );
\mem_reg_0_15_30_35_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(22),
      I1 => phy_wrdata(26),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(9)
    );
\mem_reg_0_15_30_35_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(28),
      I1 => phy_wrdata(24),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(13)
    );
\mem_reg_0_15_30_35_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_ras_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_ras_n(0),
      O => phy_dout(6)
    );
mem_reg_0_15_30_35_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(17),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => \rd_ptr_timing_reg[0]\(5)
    );
\mem_reg_0_15_30_35_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(6),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(8)
    );
\mem_reg_0_15_30_35_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(12),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(12)
    );
mem_reg_0_15_30_35_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(54),
      I1 => phy_wrdata(62),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(11)
    );
\mem_reg_0_15_30_35_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(60),
      I1 => phy_wrdata(60),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(15)
    );
mem_reg_0_15_30_35_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(38),
      I1 => phy_wrdata(46),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(10)
    );
\mem_reg_0_15_30_35_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(44),
      I1 => phy_wrdata(40),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(14)
    );
mem_reg_0_15_36_41_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => phy_dout(7)
    );
\mem_reg_0_15_36_41_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(19),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(13)
    );
\mem_reg_0_15_36_41_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(26),
      I1 => phy_wrdata(26),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(17)
    );
\mem_reg_0_15_36_41_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_odt(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => calib_odt(0),
      O => \rd_ptr_timing_reg[0]\(6)
    );
mem_reg_0_15_36_41_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(3),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(12)
    );
\mem_reg_0_15_36_41_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(10),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(16)
    );
mem_reg_0_15_42_47_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(7),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => \rd_ptr_timing_reg[0]\(7)
    );
\mem_reg_0_15_42_47_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(11),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => phy_dout(8)
    );
\mem_reg_0_15_42_47_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(51),
      I1 => phy_wrdata(63),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(15)
    );
\mem_reg_0_15_42_47_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(58),
      I1 => phy_wrdata(62),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(19)
    );
mem_reg_0_15_42_47_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(10),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => phy_dout(9)
    );
\mem_reg_0_15_42_47_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(18),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => \rd_ptr_timing_reg[0]\(8)
    );
\mem_reg_0_15_42_47_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(35),
      I1 => phy_wrdata(47),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(14)
    );
\mem_reg_0_15_42_47_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(42),
      I1 => phy_wrdata(46),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(18)
    );
mem_reg_0_15_42_47_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(21),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => phy_dout(10)
    );
mem_reg_0_15_48_53_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(1),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_bank(4),
      O => phy_dout(11)
    );
\mem_reg_0_15_48_53_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(4),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => \rd_ptr_timing_reg[0]\(9)
    );
\mem_reg_0_15_48_53_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(17),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(17)
    );
\mem_reg_0_15_48_53_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(25),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(21)
    );
mem_reg_0_15_48_53_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(3),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_bank(4),
      O => phy_dout(12)
    );
\mem_reg_0_15_48_53_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(15),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => \rd_ptr_timing_reg[0]\(10)
    );
\mem_reg_0_15_48_53_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(1),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(16)
    );
\mem_reg_0_15_48_53_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(9),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(20)
    );
mem_reg_0_15_48_53_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_bank(3),
      O => phy_dout(13)
    );
\mem_reg_0_15_48_53_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(49),
      I1 => phy_wrdata(61),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(19)
    );
\mem_reg_0_15_48_53_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(57),
      I1 => phy_wrdata(61),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(23)
    );
\mem_reg_0_15_48_53_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n_reg[0]\(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_we_n(0),
      O => \rd_ptr_timing_reg[0]\(11)
    );
mem_reg_0_15_48_53_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(33),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(18)
    );
\mem_reg_0_15_48_53_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(41),
      I1 => phy_wrdata(45),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(22)
    );
mem_reg_0_15_54_59_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank_reg[4]\(2),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_bank(3),
      O => phy_dout(14)
    );
\mem_reg_0_15_54_59_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(20),
      I1 => phy_wrdata(24),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(21)
    );
\mem_reg_0_15_54_59_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(27),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(25)
    );
mem_reg_0_15_54_59_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(1),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => phy_dout(15)
    );
\mem_reg_0_15_54_59_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(4),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(20)
    );
\mem_reg_0_15_54_59_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(11),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(24)
    );
\mem_reg_0_15_54_59_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_cs_n(0),
      O => \rd_ptr_timing_reg[0]\(12)
    );
mem_reg_0_15_54_59_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(12),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => phy_dout(16)
    );
\mem_reg_0_15_54_59_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(52),
      I1 => phy_wrdata(60),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(23)
    );
\mem_reg_0_15_54_59_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(59),
      I1 => phy_wrdata(63),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(27)
    );
mem_reg_0_15_54_59_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(36),
      I1 => phy_wrdata(40),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(22)
    );
\mem_reg_0_15_54_59_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(43),
      I1 => phy_wrdata(47),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(26)
    );
mem_reg_0_15_60_65_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => calib_cke(1),
      O => \rd_ptr_timing_reg[0]\(13)
    );
\mem_reg_0_15_60_65_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(5),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => phy_dout(17)
    );
\mem_reg_0_15_60_65_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(23),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(25)
    );
\mem_reg_0_15_60_65_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(30),
      I1 => phy_wrdata(26),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(29)
    );
mem_reg_0_15_60_65_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(7),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(24)
    );
\mem_reg_0_15_60_65_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(14),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(28)
    );
mem_reg_0_15_66_71_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(1),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => calib_cke(1),
      O => \rd_ptr_timing_reg[0]\(14)
    );
\mem_reg_0_15_66_71_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(16),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => phy_dout(18)
    );
\mem_reg_0_15_66_71_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(55),
      I1 => phy_wrdata(63),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(27)
    );
\mem_reg_0_15_66_71_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(62),
      I1 => phy_wrdata(62),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(31)
    );
mem_reg_0_15_66_71_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(39),
      I1 => phy_wrdata(47),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(26)
    );
\mem_reg_0_15_66_71_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(46),
      I1 => phy_wrdata(46),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(30)
    );
mem_reg_0_15_6_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(2),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => phy_dout(2)
    );
\mem_reg_0_15_6_11_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(18),
      I1 => phy_wrdata(26),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(1)
    );
\mem_reg_0_15_6_11_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(24),
      I1 => phy_wrdata(24),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(5)
    );
mem_reg_0_15_6_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(13),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => phy_dout(3)
    );
\mem_reg_0_15_6_11_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(2),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(0)
    );
\mem_reg_0_15_6_11_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(8),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_7\(4)
    );
mem_reg_0_15_6_11_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(50),
      I1 => phy_wrdata(62),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(3)
    );
\mem_reg_0_15_6_11_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(56),
      I1 => phy_wrdata(60),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(7)
    );
mem_reg_0_15_6_11_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(34),
      I1 => phy_wrdata(46),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(2)
    );
\mem_reg_0_15_6_11_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(40),
      I1 => phy_wrdata(40),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_7\(6)
    );
mem_reg_0_15_72_77_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(9),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => \init_calib_complete_reg_rep__1\,
      O => phy_dout(19)
    );
\mem_reg_0_15_72_77_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(21),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(29)
    );
\mem_reg_0_15_72_77_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => phy_cas_n(0),
      O => \rd_ptr_timing_reg[0]\(15)
    );
mem_reg_0_15_72_77_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(20),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9]\,
      I2 => \init_calib_complete_reg_rep__0\,
      O => phy_dout(20)
    );
\mem_reg_0_15_72_77_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(5),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__0\,
      O => \my_empty_reg[7]_6\(28)
    );
mem_reg_0_15_72_77_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(53),
      I1 => phy_wrdata(61),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(31)
    );
mem_reg_0_15_72_77_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(37),
      I1 => phy_wrdata(45),
      I2 => init_calib_complete_reg_rep,
      O => \my_empty_reg[7]_6\(30)
    );
mpr_rdlvl_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \wrcal_reads[7]_i_4_n_0\,
      I2 => mpr_rdlvl_start_i_2_n_0,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => pi_dqs_found_done,
      I5 => \^mpr_rdlvl_start_r_reg\,
      O => mpr_rdlvl_start_i_1_n_0
    );
mpr_rdlvl_start_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      O => mpr_rdlvl_start_i_2_n_0
    );
mpr_rdlvl_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mpr_rdlvl_start_i_1_n_0,
      Q => \^mpr_rdlvl_start_r_reg\,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\my_empty[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mc_wrdata_en,
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => \^calib_wrdata_en\,
      O => mux_wrdata_en
    );
new_burst_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80800080FFFFFFFF"
    )
        port map (
      I0 => \calib_cmd[1]_i_2_n_0\,
      I1 => \calib_odt[0]_i_2_n_0\,
      I2 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I3 => wrlvl_final_if_rst_i_3_n_0,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => new_burst_r,
      O => new_burst_r_i_1_n_0
    );
new_burst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => new_burst_r_i_1_n_0,
      Q => new_burst_r,
      R => '0'
    );
\num_refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \num_refresh_reg__0\(0),
      O => \p_0_in__9\(0)
    );
\num_refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_refresh_reg__0\(0),
      I1 => \num_refresh_reg__0\(1),
      O => \p_0_in__9\(1)
    );
\num_refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \num_refresh_reg__0\(2),
      I1 => \num_refresh_reg__0\(1),
      I2 => \num_refresh_reg__0\(0),
      O => \p_0_in__9\(2)
    );
\num_refresh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \num_refresh[3]_i_4_n_0\,
      I1 => \num_refresh[3]_i_5_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \num_refresh[3]_i_6_n_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      I5 => \num_refresh[3]_i_7_n_0\,
      O => \num_refresh[3]_i_1_n_0\
    );
\num_refresh[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => wrlvl_final_if_rst_i_4_n_0,
      I1 => pi_dqs_found_done,
      I2 => rdlvl_stg1_done_int_reg,
      O => num_refresh0
    );
\num_refresh[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \num_refresh_reg__0\(3),
      I1 => \num_refresh_reg__0\(0),
      I2 => \num_refresh_reg__0\(1),
      I3 => \num_refresh_reg__0\(2),
      O => \p_0_in__9\(3)
    );
\num_refresh[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000001"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \num_refresh[3]_i_4_n_0\
    );
\num_refresh[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[0]\,
      O => \num_refresh[3]_i_5_n_0\
    );
\num_refresh[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => prech_req_posedge_r_i_3_n_0,
      O => \num_refresh[3]_i_6_n_0\
    );
\num_refresh[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000000040400000"
    )
        port map (
      I0 => \wrcal_reads[7]_i_4_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r[5]_i_3_n_0\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[3]\,
      O => \num_refresh[3]_i_7_n_0\
    );
\num_refresh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__9\(0),
      Q => \num_refresh_reg__0\(0),
      R => \num_refresh[3]_i_1_n_0\
    );
\num_refresh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__9\(1),
      Q => \num_refresh_reg__0\(1),
      R => \num_refresh[3]_i_1_n_0\
    );
\num_refresh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__9\(2),
      Q => \num_refresh_reg__0\(2),
      R => \num_refresh[3]_i_1_n_0\
    );
\num_refresh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__9\(3),
      Q => \num_refresh_reg__0\(3),
      R => \num_refresh[3]_i_1_n_0\
    );
\ocal_act_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ocal_act_wait_cnt_reg__0\(0),
      O => \p_0_in__7\(0)
    );
\ocal_act_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ocal_act_wait_cnt_reg__0\(0),
      I1 => \ocal_act_wait_cnt_reg__0\(1),
      O => \p_0_in__7\(1)
    );
\ocal_act_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ocal_act_wait_cnt_reg__0\(2),
      I1 => \ocal_act_wait_cnt_reg__0\(1),
      I2 => \ocal_act_wait_cnt_reg__0\(0),
      O => \p_0_in__7\(2)
    );
\ocal_act_wait_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \ocal_act_wait_cnt[3]_i_3_n_0\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => prech_req_posedge_r_i_3_n_0,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      I5 => \ocal_act_wait_cnt[3]_i_4_n_0\,
      O => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \ocal_act_wait_cnt_reg__0\(3),
      I1 => \ocal_act_wait_cnt_reg__0\(0),
      I2 => \ocal_act_wait_cnt_reg__0\(1),
      I3 => \ocal_act_wait_cnt_reg__0\(2),
      O => \p_0_in__7\(3)
    );
\ocal_act_wait_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ocal_act_wait_cnt_reg__0\(3),
      I1 => \ocal_act_wait_cnt_reg__0\(0),
      I2 => \ocal_act_wait_cnt_reg__0\(1),
      I3 => \ocal_act_wait_cnt_reg__0\(2),
      O => \ocal_act_wait_cnt[3]_i_3_n_0\
    );
\ocal_act_wait_cnt[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      O => \ocal_act_wait_cnt[3]_i_4_n_0\
    );
\ocal_act_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__7\(0),
      Q => \ocal_act_wait_cnt_reg__0\(0),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__7\(1),
      Q => \ocal_act_wait_cnt_reg__0\(1),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__7\(2),
      Q => \ocal_act_wait_cnt_reg__0\(2),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\ocal_act_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__7\(3),
      Q => \ocal_act_wait_cnt_reg__0\(3),
      R => \ocal_act_wait_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(0),
      O => \oclk_wr_cnt[0]_i_1_n_0\
    );
\oclk_wr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(1),
      I1 => \oclk_wr_cnt_reg__0\(0),
      O => \oclk_wr_cnt[1]_i_1_n_0\
    );
\oclk_wr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(2),
      I1 => \oclk_wr_cnt_reg__0\(0),
      I2 => \oclk_wr_cnt_reg__0\(1),
      O => \oclk_wr_cnt[2]_i_1_n_0\
    );
\oclk_wr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \oclk_wr_cnt[3]_i_4_n_0\,
      I1 => \oclk_wr_cnt_reg__0\(3),
      I2 => \oclk_wr_cnt_reg__0\(2),
      I3 => \oclk_wr_cnt_reg__0\(0),
      I4 => \oclk_wr_cnt_reg__0\(1),
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => new_burst_r,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \wrcal_reads[7]_i_4_n_0\,
      O => oclk_wr_cnt0
    );
\oclk_wr_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \oclk_wr_cnt_reg__0\(3),
      I1 => \oclk_wr_cnt_reg__0\(1),
      I2 => \oclk_wr_cnt_reg__0\(0),
      I3 => \oclk_wr_cnt_reg__0\(2),
      O => \oclk_wr_cnt0__0\(3)
    );
\oclk_wr_cnt[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \init_state_r[5]_i_3_n_0\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[0]\,
      O => \oclk_wr_cnt[3]_i_4_n_0\
    );
\oclk_wr_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => oclk_wr_cnt0,
      D => \oclk_wr_cnt[0]_i_1_n_0\,
      Q => \oclk_wr_cnt_reg__0\(0),
      R => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => oclk_wr_cnt0,
      D => \oclk_wr_cnt[1]_i_1_n_0\,
      Q => \oclk_wr_cnt_reg__0\(1),
      R => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => oclk_wr_cnt0,
      D => \oclk_wr_cnt[2]_i_1_n_0\,
      Q => \oclk_wr_cnt_reg__0\(2),
      S => \oclk_wr_cnt[3]_i_1_n_0\
    );
\oclk_wr_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => oclk_wr_cnt0,
      D => \oclk_wr_cnt0__0\(3),
      Q => \oclk_wr_cnt_reg__0\(3),
      R => \oclk_wr_cnt[3]_i_1_n_0\
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(19),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(3),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_0\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(19),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(2),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_0\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(1),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_0\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(8),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(0),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_0\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(22),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(7),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_1\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(22),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(6),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_1\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(5),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_1\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(4),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_1\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(17),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(11),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_2\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(17),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(10),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_2\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(6),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(9),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_2\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(6),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(8),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_2\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(18),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(19),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_3\(7)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(18),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(18),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_3\(6)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(7),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(17),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_3\(5)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(7),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(16),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_3\(4)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => \init_calib_complete_reg_rep__5\,
      I2 => calib_odt(0),
      I3 => \rd_ptr_reg[3]_1\(15),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_3\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => \init_calib_complete_reg_rep__5\,
      I2 => calib_odt(0),
      I3 => \rd_ptr_reg[3]_1\(14),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_3\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => \init_calib_complete_reg_rep__5\,
      I2 => calib_odt(0),
      I3 => \rd_ptr_reg[3]_1\(13),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_3\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_odt(0),
      I1 => \init_calib_complete_reg_rep__5\,
      I2 => calib_odt(0),
      I3 => \rd_ptr_reg[3]_1\(12),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_3\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n_reg[0]\(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => phy_we_n(0),
      I3 => \rd_ptr_reg[3]_1\(25),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_4\(5)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n_reg[0]\(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => phy_we_n(0),
      I3 => \rd_ptr_reg[3]_1\(24),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_4\(4)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(15),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => \rd_ptr_reg[3]_1\(23),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_4\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(15),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => \rd_ptr_reg[3]_1\(22),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_4\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(4),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(21),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_4\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address_reg[25]\(4),
      I1 => \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4]\,
      I2 => \init_calib_complete_reg_rep__5\,
      I3 => \rd_ptr_reg[3]_1\(20),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_4\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => phy_cs_n(0),
      I3 => \rd_ptr_reg[3]_1\(27),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_5\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => phy_cs_n(0),
      I3 => \rd_ptr_reg[3]_1\(26),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_5\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(1),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => calib_cke(1),
      I3 => \rd_ptr_reg[3]_1\(31),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_6\(3)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(1),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => calib_cke(1),
      I3 => \rd_ptr_reg[3]_1\(30),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_6\(2)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => calib_cke(1),
      I3 => \rd_ptr_reg[3]_1\(29),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_6\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cke_reg[1]\(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => calib_cke(1),
      I3 => \rd_ptr_reg[3]_1\(28),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_6\(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => phy_cas_n(0),
      I3 => \rd_ptr_reg[3]_1\(33),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_7\(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => \init_calib_complete_reg_rep__4\,
      I2 => phy_cas_n(0),
      I3 => \rd_ptr_reg[3]_1\(32),
      I4 => \my_empty_reg[1]_2\,
      O => \rd_ptr_timing_reg[0]_7\(0)
    );
\one_rank.stg1_wr_done_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_1\,
      I1 => \stg1_wr_rd_cnt[1]_i_2_n_0\,
      I2 => \reg_ctrl_cnt_r[3]_i_1_n_0\,
      I3 => rdlvl_last_byte_done,
      I4 => \^one_rank.stg1_wr_done_reg_0\,
      I5 => complex_byte_rd_done,
      O => \one_rank.stg1_wr_done_i_1_n_0\
    );
\one_rank.stg1_wr_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \one_rank.stg1_wr_done_i_1_n_0\,
      Q => \^one_rank.stg1_wr_done_reg_1\,
      R => '0'
    );
out_fifo_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(50),
      I1 => phy_wrdata(62),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(3),
      I4 => \my_empty_reg[1]\,
      O => D1(3)
    );
\out_fifo_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(56),
      I1 => phy_wrdata(60),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(7),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]\(3)
    );
out_fifo_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(34),
      I1 => phy_wrdata(46),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(2),
      I4 => \my_empty_reg[1]\,
      O => D1(2)
    );
\out_fifo_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(40),
      I1 => phy_wrdata(40),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(6),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]\(2)
    );
out_fifo_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(18),
      I1 => phy_wrdata(26),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(1),
      I4 => \my_empty_reg[1]\,
      O => D1(1)
    );
\out_fifo_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(24),
      I1 => phy_wrdata(24),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(5),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]\(1)
    );
out_fifo_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(2),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(0),
      I4 => \my_empty_reg[1]\,
      O => D1(0)
    );
\out_fifo_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(8),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(4),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]\(0)
    );
\out_fifo_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(63),
      I1 => phy_wrdata(63),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(11),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_0\(3)
    );
\out_fifo_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(47),
      I1 => phy_wrdata(47),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(10),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_0\(2)
    );
\out_fifo_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(31),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(9),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_0\(1)
    );
\out_fifo_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(15),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(8),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_0\(0)
    );
out_fifo_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(48),
      I1 => phy_wrdata(60),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(7),
      I4 => \my_empty_reg[1]\,
      O => D3(3)
    );
out_fifo_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(32),
      I1 => phy_wrdata(40),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(6),
      I4 => \my_empty_reg[1]\,
      O => D3(2)
    );
out_fifo_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(16),
      I1 => phy_wrdata(24),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(5),
      I4 => \my_empty_reg[1]\,
      O => D3(1)
    );
out_fifo_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(0),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(4),
      I4 => \my_empty_reg[1]\,
      O => D3(0)
    );
out_fifo_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(54),
      I1 => phy_wrdata(62),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(11),
      I4 => \my_empty_reg[1]\,
      O => D4(3)
    );
\out_fifo_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(60),
      I1 => phy_wrdata(60),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(15),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_1\(3)
    );
out_fifo_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(38),
      I1 => phy_wrdata(46),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(10),
      I4 => \my_empty_reg[1]\,
      O => D4(2)
    );
\out_fifo_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(44),
      I1 => phy_wrdata(40),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(14),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_1\(2)
    );
out_fifo_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(22),
      I1 => phy_wrdata(26),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(9),
      I4 => \my_empty_reg[1]\,
      O => D4(1)
    );
\out_fifo_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(28),
      I1 => phy_wrdata(24),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(13),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_1\(1)
    );
out_fifo_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(6),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(8),
      I4 => \my_empty_reg[1]\,
      O => D4(0)
    );
\out_fifo_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(12),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(12),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_1\(0)
    );
out_fifo_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(51),
      I1 => phy_wrdata(63),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(15),
      I4 => \my_empty_reg[1]\,
      O => D5(3)
    );
\out_fifo_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(58),
      I1 => phy_wrdata(62),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(19),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_2\(3)
    );
out_fifo_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(35),
      I1 => phy_wrdata(47),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(14),
      I4 => \my_empty_reg[1]\,
      O => D5(2)
    );
\out_fifo_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(42),
      I1 => phy_wrdata(46),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(18),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_2\(2)
    );
out_fifo_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(19),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(13),
      I4 => \my_empty_reg[1]\,
      O => D5(1)
    );
\out_fifo_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(26),
      I1 => phy_wrdata(26),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(17),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_2\(1)
    );
out_fifo_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(3),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(12),
      I4 => \my_empty_reg[1]\,
      O => D5(0)
    );
\out_fifo_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(10),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(16),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_2\(0)
    );
out_fifo_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(49),
      I1 => phy_wrdata(61),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(19),
      I4 => \my_empty_reg[1]\,
      O => D6(3)
    );
\out_fifo_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(57),
      I1 => phy_wrdata(61),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(23),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_3\(3)
    );
out_fifo_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(33),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(18),
      I4 => \my_empty_reg[1]\,
      O => D6(2)
    );
\out_fifo_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(41),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(22),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_3\(2)
    );
out_fifo_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(17),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(17),
      I4 => \my_empty_reg[1]\,
      O => D6(1)
    );
\out_fifo_i_56__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(25),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(21),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_3\(1)
    );
out_fifo_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(1),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__4\,
      I3 => mem_out(16),
      I4 => \my_empty_reg[1]\,
      O => D6(0)
    );
\out_fifo_i_57__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(9),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(20),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_3\(0)
    );
out_fifo_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(61),
      I1 => phy_wrdata(61),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(3),
      I4 => \my_empty_reg[1]_0\,
      O => D0(3)
    );
out_fifo_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(52),
      I1 => phy_wrdata(60),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(23),
      I4 => \my_empty_reg[1]\,
      O => D7(3)
    );
\out_fifo_i_62__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(59),
      I1 => phy_wrdata(63),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(27),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_4\(3)
    );
out_fifo_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(36),
      I1 => phy_wrdata(40),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(22),
      I4 => \my_empty_reg[1]\,
      O => D7(2)
    );
\out_fifo_i_63__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(43),
      I1 => phy_wrdata(47),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(26),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_4\(2)
    );
out_fifo_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(20),
      I1 => phy_wrdata(24),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(21),
      I4 => \my_empty_reg[1]\,
      O => D7(1)
    );
\out_fifo_i_64__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(27),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(25),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_4\(1)
    );
out_fifo_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(4),
      I1 => phy_wrdata(12),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(20),
      I4 => \my_empty_reg[1]\,
      O => D7(0)
    );
\out_fifo_i_65__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(11),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(24),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_4\(0)
    );
out_fifo_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(45),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(2),
      I4 => \my_empty_reg[1]_0\,
      O => D0(2)
    );
out_fifo_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(55),
      I1 => phy_wrdata(63),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(27),
      I4 => \my_empty_reg[1]\,
      O => D8(3)
    );
\out_fifo_i_70__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(62),
      I1 => phy_wrdata(62),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(31),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_5\(3)
    );
out_fifo_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(39),
      I1 => phy_wrdata(47),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(26),
      I4 => \my_empty_reg[1]\,
      O => D8(2)
    );
\out_fifo_i_71__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(46),
      I1 => phy_wrdata(46),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(30),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_5\(2)
    );
out_fifo_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(23),
      I1 => phy_wrdata(31),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(25),
      I4 => \my_empty_reg[1]\,
      O => D8(1)
    );
\out_fifo_i_72__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(30),
      I1 => phy_wrdata(26),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(29),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_5\(1)
    );
out_fifo_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(7),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(24),
      I4 => \my_empty_reg[1]\,
      O => D8(0)
    );
\out_fifo_i_73__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(14),
      I1 => phy_wrdata(14),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(28),
      I4 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_5\(0)
    );
out_fifo_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(53),
      I1 => phy_wrdata(61),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(31),
      I4 => \my_empty_reg[1]\,
      O => D9(3)
    );
out_fifo_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(37),
      I1 => phy_wrdata(45),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(30),
      I4 => \my_empty_reg[1]\,
      O => D9(2)
    );
out_fifo_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(21),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(29),
      I4 => \my_empty_reg[1]\,
      O => D9(1)
    );
out_fifo_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(5),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => mem_out(28),
      I4 => \my_empty_reg[1]\,
      O => D9(0)
    );
out_fifo_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(29),
      I1 => phy_wrdata(29),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(1),
      I4 => \my_empty_reg[1]_0\,
      O => D0(1)
    );
out_fifo_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => Q(13),
      I1 => phy_wrdata(13),
      I2 => \init_calib_complete_reg_rep__3\,
      I3 => \rd_ptr_reg[3]\(0),
      I4 => \my_empty_reg[1]_0\,
      O => D0(0)
    );
phy_control_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__1\,
      I1 => \^wr_ptr_reg[2]\,
      O => mux_cmd_wren
    );
phy_control_i_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cmd(1),
      I1 => calib_cmd(1),
      I2 => \init_calib_complete_reg_rep__1\,
      O => \^phyctlwd\(1)
    );
phy_control_i_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cmd(0),
      I1 => calib_cmd(0),
      I2 => \init_calib_complete_reg_rep__1\,
      O => \^phyctlwd\(0)
    );
phy_control_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[5]\,
      I1 => calib_data_offset_0(5),
      I2 => \init_calib_complete_reg_rep__1\,
      O => \^phyctlwd\(8)
    );
phy_control_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[4]\,
      I1 => calib_data_offset_0(4),
      I2 => \init_calib_complete_reg_rep__1\,
      O => \^phyctlwd\(7)
    );
phy_control_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[3]\,
      I1 => calib_data_offset_0(3),
      I2 => \init_calib_complete_reg_rep__1\,
      O => \^phyctlwd\(6)
    );
phy_control_i_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[2]\,
      I1 => calib_data_offset_0(2),
      I2 => \init_calib_complete_reg_rep__1\,
      O => \^phyctlwd\(5)
    );
phy_control_i_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[1]\(0),
      I1 => calib_data_offset_0(1),
      I2 => \init_calib_complete_reg_rep__1\,
      O => \^phyctlwd\(4)
    );
phy_control_i_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      I1 => calib_data_offset_0(0),
      I2 => \init_calib_complete_reg_rep__1\,
      O => \^phyctlwd\(3)
    );
phy_control_i_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mc_cas_n(0),
      I1 => calib_cmd(2),
      I2 => \init_calib_complete_reg_rep__1\,
      O => \^phyctlwd\(2)
    );
pi_calib_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_calib_done_r,
      Q => \^pi_calib_done\,
      R => '0'
    );
pi_calib_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pi_calib_rank_done_r,
      I1 => pi_calib_done_r,
      O => pi_calib_done_r_i_1_n_0
    );
pi_calib_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_calib_done_r_i_1_n_0,
      Q => pi_calib_done_r,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
pi_calib_rank_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pi_phase_locked_all_r3,
      I1 => pi_phase_locked_all_r4,
      O => init_next_state041_out
    );
pi_calib_rank_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => init_next_state041_out,
      Q => pi_calib_rank_done_r,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
pi_dqs_found_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_done,
      Q => pi_dqs_found_done_r1,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
pi_dqs_found_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => \^dqs_found_start_r_reg\,
      I1 => \back_to_back_reads_2_1.num_reads[2]_i_2_n_0\,
      I2 => pi_dqs_found_done,
      I3 => wrlvl_byte_redo,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => pi_dqs_found_start_i_1_n_0
    );
pi_dqs_found_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_start_i_1_n_0,
      Q => \^dqs_found_start_r_reg\,
      R => '0'
    );
pi_phase_locked_all_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => in0,
      Q => pi_phase_locked_all_r1,
      R => '0'
    );
pi_phase_locked_all_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r1,
      Q => pi_phase_locked_all_r2,
      R => '0'
    );
pi_phase_locked_all_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r2,
      Q => pi_phase_locked_all_r3,
      R => '0'
    );
pi_phase_locked_all_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r3,
      Q => pi_phase_locked_all_r4,
      R => '0'
    );
prbs_rdlvl_done_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => prbs_rdlvl_done_pulse0,
      Q => \^one_rank.stg1_wr_done_reg_0\,
      R => '0'
    );
\prech_done_dly_r_reg[15]_srl16\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => prech_done_pre,
      Q => \prech_done_dly_r_reg[15]_srl16_n_0\
    );
\prech_done_dly_r_reg[15]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEA0000"
    )
        port map (
      I0 => prech_pending_r_i_3_n_0,
      I1 => \^complex_row_cnt_ocal_reg[0]_0\,
      I2 => prech_pending_r_i_2_n_0,
      I3 => \complex_row_cnt_ocal[7]_i_7_n_0\,
      I4 => prech_pending_r,
      I5 => prech_req_posedge_r_reg_n_0,
      O => prech_done_pre
    );
prech_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \prech_done_dly_r_reg[15]_srl16_n_0\,
      Q => prech_done,
      R => '0'
    );
prech_pending_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEEEEE"
    )
        port map (
      I0 => prech_req_posedge_r_reg_n_0,
      I1 => prech_pending_r,
      I2 => \complex_row_cnt_ocal[7]_i_7_n_0\,
      I3 => prech_pending_r_i_2_n_0,
      I4 => \^complex_row_cnt_ocal_reg[0]_0\,
      I5 => prech_pending_r_i_3_n_0,
      O => prech_pending_r_i_1_n_0
    );
prech_pending_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => cnt_cmd_done_r,
      I1 => \complex_address[9]_i_2_n_0\,
      I2 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => init_state_r(6),
      O => prech_pending_r_i_2_n_0
    );
prech_pending_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAFFBA"
    )
        port map (
      I0 => \num_refresh[3]_i_7_n_0\,
      I1 => prech_pending_r_i_4_n_0,
      I2 => dqs_found_prech_req,
      I3 => cnt_cmd_done_r,
      I4 => prech_pending_r_i_5_n_0,
      I5 => prech_pending_r_i_6_n_0,
      O => prech_pending_r_i_3_n_0
    );
prech_pending_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \complex_address[9]_i_2_n_0\,
      O => prech_pending_r_i_4_n_0
    );
prech_pending_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7E"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \wrcal_reads[7]_i_4_n_0\,
      O => prech_pending_r_i_5_n_0
    );
prech_pending_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => prech_pending_r_i_2_n_0,
      I1 => rdlvl_last_byte_done_r,
      I2 => \stg1_wr_rd_cnt[1]_i_2_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0\,
      I4 => complex_oclkdelay_calib_start_r1,
      I5 => \num_refresh[3]_i_6_n_0\,
      O => prech_pending_r_i_6_n_0
    );
prech_pending_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => prech_pending_r_i_1_n_0,
      Q => prech_pending_r,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
prech_req_posedge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454545554"
    )
        port map (
      I0 => prech_req_r,
      I1 => wrcal_prech_req,
      I2 => rdlvl_prech_req,
      I3 => dqs_found_prech_req,
      I4 => prech_req_posedge_r_i_2_n_0,
      I5 => prech_req_posedge_r_i_3_n_0,
      O => prech_req_posedge_r0
    );
prech_req_posedge_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      O => prech_req_posedge_r_i_2_n_0
    );
prech_req_posedge_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      O => prech_req_posedge_r_i_3_n_0
    );
prech_req_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => prech_req_posedge_r0,
      Q => prech_req_posedge_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
prech_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFEEEEEEEEE"
    )
        port map (
      I0 => wrcal_prech_req,
      I1 => rdlvl_prech_req,
      I2 => dqs_found_prech_req,
      I3 => prech_req_posedge_r_i_2_n_0,
      I4 => \init_state_r_reg_n_0_[0]\,
      I5 => \init_state_r_reg_n_0_[1]\,
      O => prech_req
    );
prech_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => prech_req,
      Q => prech_req_r,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
pwron_ce_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(9),
      I1 => \cnt_pwron_ce_r_reg__0\(7),
      I2 => pwron_ce_r_i_2_n_0,
      I3 => \cnt_pwron_ce_r_reg__0\(6),
      I4 => \cnt_pwron_ce_r_reg__0\(8),
      O => pwron_ce_r_i_1_n_0
    );
pwron_ce_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cnt_pwron_ce_r_reg__0\(5),
      I1 => \cnt_pwron_ce_r_reg__0\(3),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      I3 => \cnt_pwron_ce_r_reg__0\(1),
      I4 => \cnt_pwron_ce_r_reg__0\(2),
      I5 => \cnt_pwron_ce_r_reg__0\(4),
      O => pwron_ce_r_i_2_n_0
    );
pwron_ce_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pwron_ce_r_i_1_n_0,
      Q => pwron_ce_r,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
rdlvl_last_byte_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_last_byte_done,
      Q => rdlvl_last_byte_done_r,
      R => '0'
    );
\rdlvl_start_dly0_r_reg[13]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => rdlvl_start_pre,
      Q => \rdlvl_start_dly0_r_reg[13]_srl14_n_0\
    );
\rdlvl_start_dly0_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rdlvl_start_dly0_r_reg[13]_srl14_n_0\,
      Q => rdlvl_start_dly0_r(14),
      R => '0'
    );
rdlvl_start_pre_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => pi_dqs_found_done,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => prech_req_posedge_r_i_2_n_0,
      I4 => rdlvl_start_pre,
      O => rdlvl_start_pre_i_1_n_0
    );
rdlvl_start_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_start_pre_i_1_n_0,
      Q => rdlvl_start_pre,
      R => \rstdiv0_sync_r1_reg_rep__2\
    );
rdlvl_stg1_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_done_int_reg,
      Q => \^complex_row_cnt_ocal_reg[0]_0\,
      R => '0'
    );
rdlvl_stg1_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => rdlvl_start_dly0_r(14),
      I1 => prech_req_posedge_r_i_2_n_0,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => pi_dqs_found_done,
      I5 => \^rdlvl_stg1_start_r_reg\,
      O => rdlvl_stg1_start_i_1_n_0
    );
rdlvl_stg1_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_start_i_1_n_0,
      Q => \^rdlvl_stg1_start_r_reg\,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
read_calib_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAB"
    )
        port map (
      I0 => \^phy_read_calib\,
      I1 => prech_req_posedge_r_i_3_n_0,
      I2 => \wrcal_reads[7]_i_4_n_0\,
      I3 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      I4 => \^pi_calib_done\,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => read_calib_i_1_n_0
    );
read_calib_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => read_calib_i_1_n_0,
      Q => \^phy_read_calib\,
      R => '0'
    );
\reg_ctrl_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(0),
      O => \p_0_in__8\(0)
    );
\reg_ctrl_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(0),
      I1 => \reg_ctrl_cnt_r_reg__0\(1),
      O => \p_0_in__8\(1)
    );
\reg_ctrl_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(2),
      I1 => \reg_ctrl_cnt_r_reg__0\(1),
      I2 => \reg_ctrl_cnt_r_reg__0\(0),
      O => \p_0_in__8\(2)
    );
\reg_ctrl_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[4]\,
      I5 => \reg_ctrl_cnt_r[3]_i_4_n_0\,
      O => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \reg_ctrl_cnt_r[3]_i_5_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[5]\,
      O => reg_ctrl_cnt_r
    );
\reg_ctrl_cnt_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(3),
      I1 => \reg_ctrl_cnt_r_reg__0\(0),
      I2 => \reg_ctrl_cnt_r_reg__0\(1),
      I3 => \reg_ctrl_cnt_r_reg__0\(2),
      O => \p_0_in__8\(3)
    );
\reg_ctrl_cnt_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      O => \reg_ctrl_cnt_r[3]_i_4_n_0\
    );
\reg_ctrl_cnt_r[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      O => \reg_ctrl_cnt_r[3]_i_5_n_0\
    );
\reg_ctrl_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => reg_ctrl_cnt_r,
      D => \p_0_in__8\(0),
      Q => \reg_ctrl_cnt_r_reg__0\(0),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => reg_ctrl_cnt_r,
      D => \p_0_in__8\(1),
      Q => \reg_ctrl_cnt_r_reg__0\(1),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => reg_ctrl_cnt_r,
      D => \p_0_in__8\(2),
      Q => \reg_ctrl_cnt_r_reg__0\(2),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
\reg_ctrl_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => reg_ctrl_cnt_r,
      D => \p_0_in__8\(3),
      Q => \reg_ctrl_cnt_r_reg__0\(3),
      R => \reg_ctrl_cnt_r[3]_i_1_n_0\
    );
reset_rd_addr_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => complex_ocal_reset_rd_addr_reg_n_0,
      Q => reset_rd_addr_r1,
      R => '0'
    );
\row_cnt_victim_rotate.complex_row_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0\,
      I1 => reset_rd_addr_r1,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I3 => complex_sample_cnt_inc_r2,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I5 => \complex_row_cnt_ocal[7]_i_9_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_10_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I1 => \^one_rank.stg1_wr_done_reg_1\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0\,
      O => complex_row_cnt
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      I5 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF40FF"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_9_n_0\,
      I1 => wr_victim_inc,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0\,
      I3 => \^complex_row_cnt_ocal_reg[0]_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      I5 => rdlvl_stg1_done_int_reg,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => \^one_rank.stg1_wr_done_reg_1\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_10_n_0\,
      I2 => \complex_row_cnt_ocal[7]_i_7_n_0\,
      I3 => reset_rd_addr_r1,
      I4 => complex_sample_cnt_inc_r2,
      I5 => wr_victim_inc,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => wr_victim_inc,
      I1 => complex_sample_cnt_inc_r2,
      I2 => reset_rd_addr_r1,
      I3 => \complex_row_cnt_ocal[7]_i_7_n_0\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_10_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => complex_sample_cnt_inc_r2,
      I1 => \^one_rank.stg1_wr_done_reg_1\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[4]_i_9_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000262A2A2A"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      I1 => complex_row_cnt,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      I5 => \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000262A"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      I1 => complex_row_cnt,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000262A2A2A"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\,
      I1 => complex_row_cnt,
      I2 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      I5 => \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      I2 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      I3 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      I4 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      I5 => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      O => \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0\,
      I1 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I2 => complex_sample_cnt_inc_r2,
      I3 => reset_rd_addr_r1,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0\,
      O => \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt,
      D => \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt,
      D => \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt,
      D => \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt,
      D => \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => complex_row_cnt,
      D => \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4]\,
      R => \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0\
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5]\,
      R => '0'
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6]\,
      R => '0'
    );
\row_cnt_victim_rotate.complex_row_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0\,
      Q => \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7]\,
      R => '0'
    );
\stg1_wr_rd_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[6]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I2 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      O => \stg1_wr_rd_cnt[0]_i_1_n_0\
    );
\stg1_wr_rd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00000D0D0D0D0D"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[1]_i_2_n_0\,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => \rstdiv0_sync_r1_reg_rep__14\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I5 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[1]_i_1_n_0\
    );
\stg1_wr_rd_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \init_state_r[2]_i_2_n_0\,
      I1 => init_state_r(6),
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \stg1_wr_rd_cnt[1]_i_2_n_0\
    );
\stg1_wr_rd_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD57"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      O => \stg1_wr_rd_cnt[2]_i_1_n_0\
    );
\stg1_wr_rd_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AAA8AAA8A008A"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[4]_i_2_n_0\,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => \stg1_wr_rd_cnt[3]_i_2_n_0\,
      I3 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      I4 => \stg1_wr_rd_cnt[5]_i_2_n_0\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      O => \stg1_wr_rd_cnt[3]_i_1_n_0\
    );
\stg1_wr_rd_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005D00"
    )
        port map (
      I0 => complex_row1_wr_done,
      I1 => complex_row0_rd_done,
      I2 => complex_row1_rd_done,
      I3 => complex_row0_wr_done,
      I4 => wr_victim_inc,
      O => \stg1_wr_rd_cnt[3]_i_2_n_0\
    );
\stg1_wr_rd_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8288AAAA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[4]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I3 => \stg1_wr_rd_cnt[5]_i_2_n_0\,
      I4 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[4]_i_1_n_0\
    );
\stg1_wr_rd_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => \stg1_wr_rd_cnt[8]_i_8_n_0\,
      O => \stg1_wr_rd_cnt[4]_i_2_n_0\
    );
\stg1_wr_rd_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFB"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      I1 => \init_state_r[5]_i_3_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => rdlvl_last_byte_done,
      I5 => complex_sample_cnt_inc_i_2_n_0,
      O => \stg1_wr_rd_cnt[4]_i_3_n_0\
    );
\stg1_wr_rd_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEBEAAAAAAAA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[6]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      I2 => \stg1_wr_rd_cnt[5]_i_2_n_0\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I5 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      O => \stg1_wr_rd_cnt[5]_i_1_n_0\
    );
\stg1_wr_rd_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      O => \stg1_wr_rd_cnt[5]_i_2_n_0\
    );
\stg1_wr_rd_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEAA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[6]_i_2_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I2 => \stg1_wr_rd_cnt[8]_i_6_n_0\,
      I3 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      O => \stg1_wr_rd_cnt[6]_i_1_n_0\
    );
\stg1_wr_rd_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[1]_i_2_n_0\,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => \rstdiv0_sync_r1_reg_rep__14\,
      I3 => \stg1_wr_rd_cnt[3]_i_2_n_0\,
      I4 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      O => \stg1_wr_rd_cnt[6]_i_2_n_0\
    );
\stg1_wr_rd_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I1 => \stg1_wr_rd_cnt[8]_i_6_n_0\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      O => \stg1_wr_rd_cnt[7]_i_1_n_0\
    );
\stg1_wr_rd_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8FFFF"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_3_n_0\,
      I1 => rdlvl_stg1_done_int_reg,
      I2 => new_burst_r,
      I3 => \stg1_wr_rd_cnt[8]_i_4_n_0\,
      I4 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      O => \stg1_wr_rd_cnt[8]_i_1_n_0\
    );
\stg1_wr_rd_cnt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0200"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[8]_i_5_n_0\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I3 => \stg1_wr_rd_cnt[8]_i_6_n_0\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      O => \stg1_wr_rd_cnt[8]_i_2_n_0\
    );
\stg1_wr_rd_cnt[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \init_state_r[5]_i_3_n_0\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => \init_state_r_reg_n_0_[2]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[1]\,
      O => \stg1_wr_rd_cnt[8]_i_3_n_0\
    );
\stg1_wr_rd_cnt[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \init_state_r_reg_n_0_[0]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \stg1_wr_rd_cnt[8]_i_7_n_0\,
      O => \stg1_wr_rd_cnt[8]_i_4_n_0\
    );
\stg1_wr_rd_cnt[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA8AAA"
    )
        port map (
      I0 => \stg1_wr_rd_cnt[4]_i_3_n_0\,
      I1 => \stg1_wr_rd_cnt[8]_i_8_n_0\,
      I2 => \init_state_r_reg_n_0_[1]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => rdlvl_stg1_done_int_reg,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \stg1_wr_rd_cnt[8]_i_5_n_0\
    );
\stg1_wr_rd_cnt[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      O => \stg1_wr_rd_cnt[8]_i_6_n_0\
    );
\stg1_wr_rd_cnt[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      O => \stg1_wr_rd_cnt[8]_i_7_n_0\
    );
\stg1_wr_rd_cnt[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[2]\,
      I1 => \init_state_r_reg_n_0_[3]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => \init_state_r_reg_n_0_[4]\,
      I4 => init_state_r(6),
      O => \stg1_wr_rd_cnt[8]_i_8_n_0\
    );
\stg1_wr_rd_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[0]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[1]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[2]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[3]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[4]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[5]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[6]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[7]_i_1_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \stg1_wr_rd_cnt[8]_i_1_n_0\,
      D => \stg1_wr_rd_cnt[8]_i_2_n_0\,
      Q => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      R => '0'
    );
\wr_done_victim_rotate.complex_row0_wr_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => \^complex_row_cnt_ocal_reg[0]_0\,
      I2 => complex_row1_rd_done_i_2_n_0,
      I3 => complex_row0_wr_done0,
      O => \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0\
    );
\wr_done_victim_rotate.complex_row0_wr_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEFEEEEEEEE"
    )
        port map (
      I0 => complex_row0_rd_done1,
      I1 => complex_byte_rd_done,
      I2 => \complex_row_cnt_ocal[7]_i_8_n_0\,
      I3 => rdlvl_stg1_done_int_reg,
      I4 => \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0\,
      I5 => wr_victim_inc,
      O => complex_row0_wr_done0
    );
\wr_done_victim_rotate.complex_row0_wr_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0\,
      Q => complex_row0_wr_done,
      R => '0'
    );
\wr_done_victim_rotate.complex_row1_wr_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => complex_row1_wr_done,
      I1 => complex_row0_wr_done,
      I2 => complex_row1_rd_done_i_2_n_0,
      I3 => complex_row0_wr_done0,
      O => \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0\
    );
\wr_done_victim_rotate.complex_row1_wr_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0\,
      Q => complex_row1_wr_done,
      R => '0'
    );
\wr_en_inferred__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => \my_empty_reg[0]\,
      O => UNCONN_OUT
    );
\wr_en_inferred__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => \my_empty_reg[0]_0\,
      O => UNCONN_OUT_0
    );
\wr_ptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => \my_empty_reg[6]_8\,
      O => E(0)
    );
\wr_ptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => \init_calib_complete_reg_rep__1\,
      I2 => \my_empty_reg[6]_9\,
      O => \wr_ptr_reg[2]_0\(0)
    );
wr_victim_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => complex_row0_wr_done,
      I1 => wr_victim_inc_i_2_n_0,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[0]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[1]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[2]\,
      I5 => \^one_rank.stg1_wr_done_reg_1\,
      O => wr_victim_inc0
    );
wr_victim_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \stg1_wr_rd_cnt_reg_n_0_[4]\,
      I1 => \stg1_wr_rd_cnt_reg_n_0_[3]\,
      I2 => \stg1_wr_rd_cnt_reg_n_0_[6]\,
      I3 => \stg1_wr_rd_cnt_reg_n_0_[8]\,
      I4 => \stg1_wr_rd_cnt_reg_n_0_[7]\,
      I5 => \stg1_wr_rd_cnt_reg_n_0_[5]\,
      O => wr_victim_inc_i_2_n_0
    );
wr_victim_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_victim_inc0,
      Q => wr_victim_inc,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
wrcal_rd_wait_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[0]\,
      I1 => \init_state_r_reg_n_0_[1]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[5]\,
      I4 => init_state_r(6),
      I5 => \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0\,
      O => wrcal_rd_wait_i_1_n_0
    );
wrcal_rd_wait_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_rd_wait_i_1_n_0,
      Q => wrcal_rd_wait,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\wrcal_reads[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wrcal_reads,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      O => \wrcal_reads[0]_i_1_n_0\
    );
\wrcal_reads[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[1]\,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      I2 => wrcal_reads,
      O => \wrcal_reads[1]_i_1_n_0\
    );
\wrcal_reads[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE1"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[0]\,
      I1 => \wrcal_reads_reg_n_0_[1]\,
      I2 => \wrcal_reads_reg_n_0_[2]\,
      I3 => wrcal_reads,
      O => \wrcal_reads[2]_i_1_n_0\
    );
\wrcal_reads[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE01"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[1]\,
      I1 => \wrcal_reads_reg_n_0_[0]\,
      I2 => \wrcal_reads_reg_n_0_[2]\,
      I3 => \wrcal_reads_reg_n_0_[3]\,
      I4 => wrcal_reads,
      O => \wrcal_reads[3]_i_1_n_0\
    );
\wrcal_reads[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[3]\,
      I1 => \wrcal_reads_reg_n_0_[2]\,
      I2 => \wrcal_reads_reg_n_0_[0]\,
      I3 => \wrcal_reads_reg_n_0_[1]\,
      I4 => \wrcal_reads_reg_n_0_[4]\,
      I5 => wrcal_reads,
      O => \wrcal_reads[4]_i_1_n_0\
    );
\wrcal_reads[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE1"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[4]\,
      I1 => \wrcal_reads[7]_i_5_n_0\,
      I2 => \wrcal_reads_reg_n_0_[5]\,
      I3 => wrcal_reads,
      O => \wrcal_reads[5]_i_1_n_0\
    );
\wrcal_reads[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE01"
    )
        port map (
      I0 => \wrcal_reads[7]_i_5_n_0\,
      I1 => \wrcal_reads_reg_n_0_[5]\,
      I2 => \wrcal_reads_reg_n_0_[4]\,
      I3 => \wrcal_reads_reg_n_0_[6]\,
      I4 => wrcal_reads,
      O => \wrcal_reads[6]_i_1_n_0\
    );
\wrcal_reads[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => \init_state_r_reg_n_0_[3]\,
      I3 => \wrcal_reads[7]_i_4_n_0\,
      I4 => \init_state_r_reg_n_0_[1]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => wrcal_reads02_out
    );
\wrcal_reads[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[4]\,
      I1 => \wrcal_reads_reg_n_0_[5]\,
      I2 => \wrcal_reads[7]_i_5_n_0\,
      I3 => \wrcal_reads_reg_n_0_[6]\,
      I4 => \wrcal_reads_reg_n_0_[7]\,
      I5 => wrcal_reads,
      O => \wrcal_reads[7]_i_2_n_0\
    );
\wrcal_reads[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[4]\,
      I1 => \wrcal_reads_reg_n_0_[5]\,
      I2 => \wrcal_reads[7]_i_5_n_0\,
      I3 => \wrcal_reads_reg_n_0_[6]\,
      I4 => \wrcal_reads_reg_n_0_[7]\,
      I5 => wrcal_reads,
      O => \wrcal_reads[7]_i_3_n_0\
    );
\wrcal_reads[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[4]\,
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => init_state_r(6),
      O => \wrcal_reads[7]_i_4_n_0\
    );
\wrcal_reads[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wrcal_reads_reg_n_0_[3]\,
      I1 => \wrcal_reads_reg_n_0_[2]\,
      I2 => \wrcal_reads_reg_n_0_[0]\,
      I3 => \wrcal_reads_reg_n_0_[1]\,
      O => \wrcal_reads[7]_i_5_n_0\
    );
\wrcal_reads[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \wrcal_reads[7]_i_7_n_0\,
      I1 => \wrcal_reads_reg_n_0_[4]\,
      I2 => \wrcal_reads_reg_n_0_[5]\,
      I3 => \wrcal_reads[7]_i_5_n_0\,
      I4 => \wrcal_reads_reg_n_0_[6]\,
      I5 => \wrcal_reads_reg_n_0_[7]\,
      O => wrcal_reads
    );
\wrcal_reads[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \complex_address[9]_i_2_n_0\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => \init_state_r_reg_n_0_[5]\,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => \wrcal_reads[7]_i_7_n_0\
    );
\wrcal_reads_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[0]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[0]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[1]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[1]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[2]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[2]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[3]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[3]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[4]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[4]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[5]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[5]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[6]_i_1_n_0\,
      Q => \wrcal_reads_reg_n_0_[6]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_reads[7]_i_2_n_0\,
      D => \wrcal_reads[7]_i_3_n_0\,
      Q => \wrcal_reads_reg_n_0_[7]\,
      R => wrcal_reads02_out
    );
\wrcal_start_dly_r_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => p_3_out(0),
      Q => \wrcal_start_dly_r_reg[4]_srl5_n_0\
    );
\wrcal_start_dly_r_reg[4]_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100020"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \wrcal_reads[7]_i_4_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      O => p_3_out(0)
    );
\wrcal_start_dly_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrcal_start_dly_r_reg[4]_srl5_n_0\,
      Q => \p_3_out__0\(6),
      R => '0'
    );
wrcal_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \^wrcal_start_reg_0\,
      I1 => \p_3_out__0\(6),
      I2 => wrlvl_byte_redo,
      I3 => \rstdiv0_sync_r1_reg_rep__14\,
      O => wrcal_start_i_1_n_0
    );
wrcal_start_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_start_i_1_n_0,
      Q => \^wrcal_start_reg_0\,
      R => '0'
    );
\wrcal_wr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrcal_wr_cnt_reg__0\(0),
      O => \wrcal_wr_cnt[0]_i_1_n_0\
    );
\wrcal_wr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wrcal_wr_cnt_reg__0\(1),
      I1 => \wrcal_wr_cnt_reg__0\(0),
      O => \wrcal_wr_cnt[1]_i_1_n_0\
    );
\wrcal_wr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \wrcal_wr_cnt_reg__0\(2),
      I1 => \wrcal_wr_cnt_reg__0\(0),
      I2 => \wrcal_wr_cnt_reg__0\(1),
      O => \wrcal_wr_cnt0__0\(2)
    );
\wrcal_wr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \wrcal_wr_cnt[3]_i_4_n_0\,
      I1 => \wrcal_wr_cnt_reg__0\(0),
      I2 => \wrcal_wr_cnt_reg__0\(1),
      I3 => \wrcal_wr_cnt_reg__0\(3),
      I4 => \wrcal_wr_cnt_reg__0\(2),
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => wrlvl_final_if_rst_i_3_n_0,
      I2 => new_burst_r,
      O => \wrcal_wr_cnt[3]_i_2_n_0\
    );
\wrcal_wr_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \wrcal_wr_cnt_reg__0\(3),
      I1 => \wrcal_wr_cnt_reg__0\(2),
      I2 => \wrcal_wr_cnt_reg__0\(1),
      I3 => \wrcal_wr_cnt_reg__0\(0),
      O => \wrcal_wr_cnt0__0\(3)
    );
\wrcal_wr_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[3]\,
      I1 => \init_state_r_reg_n_0_[2]\,
      I2 => prech_req_posedge_r_i_3_n_0,
      I3 => init_state_r(6),
      I4 => \init_state_r_reg_n_0_[5]\,
      I5 => \init_state_r_reg_n_0_[4]\,
      O => \wrcal_wr_cnt[3]_i_4_n_0\
    );
\wrcal_wr_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt[0]_i_1_n_0\,
      Q => \wrcal_wr_cnt_reg__0\(0),
      R => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt[1]_i_1_n_0\,
      Q => \wrcal_wr_cnt_reg__0\(1),
      R => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt0__0\(2),
      Q => \wrcal_wr_cnt_reg__0\(2),
      S => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrcal_wr_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \wrcal_wr_cnt[3]_i_2_n_0\,
      D => \wrcal_wr_cnt0__0\(3),
      Q => \wrcal_wr_cnt_reg__0\(3),
      R => \wrcal_wr_cnt[3]_i_1_n_0\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"707F"
    )
        port map (
      I0 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      I1 => wrcal_pat_cnt(1),
      I2 => rdlvl_stg1_done_int_reg,
      I3 => wrdata_pat_cnt(0),
      O => p_2_out(12)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02CE"
    )
        port map (
      I0 => wrdata_pat_cnt(1),
      I1 => rdlvl_stg1_done_int_reg,
      I2 => wrdata_pat_cnt(0),
      I3 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      O => p_2_out(13)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE2E"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => rdlvl_stg1_done_int_reg,
      I2 => wrcal_pat_cnt(1),
      I3 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      O => p_2_out(14)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      I1 => wrcal_pat_cnt(1),
      I2 => rdlvl_stg1_done_int_reg,
      O => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1_n_0\
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rdlvl_stg1_done_int_reg,
      I1 => wrcal_pat_cnt(1),
      I2 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      O => p_2_out(26)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      I1 => rdlvl_stg1_done_int_reg,
      I2 => wrdata_pat_cnt(0),
      I3 => wrdata_pat_cnt(1),
      O => p_2_out(29)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      I1 => wrdata_pat_cnt(0),
      I2 => rdlvl_stg1_done_int_reg,
      O => p_2_out(27)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      I1 => rdlvl_stg1_done_int_reg,
      I2 => wrdata_pat_cnt(0),
      O => p_2_out(40)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => wrcal_pat_cnt(1),
      I2 => rdlvl_stg1_done_int_reg,
      O => p_2_out(46)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => rdlvl_stg1_done_int_reg,
      I2 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      O => p_2_out(60)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C55"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      I2 => wrcal_pat_cnt(1),
      I3 => rdlvl_stg1_done_int_reg,
      O => p_2_out(61)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      I1 => wrcal_pat_cnt(1),
      I2 => rdlvl_stg1_done_int_reg,
      O => p_2_out(62)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C055"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      I2 => wrcal_pat_cnt(1),
      I3 => rdlvl_stg1_done_int_reg,
      O => p_2_out(63)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(12),
      Q => phy_wrdata(12),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(13),
      Q => phy_wrdata(13),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(14),
      Q => phy_wrdata(14),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => \wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1_n_0\,
      Q => phy_wrdata(24),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(26),
      Q => phy_wrdata(26),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(29),
      Q => phy_wrdata(29),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(27),
      Q => phy_wrdata(31),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(40),
      Q => phy_wrdata(40),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => rdlvl_stg1_done_int_reg_1(0),
      Q => phy_wrdata(45),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(46),
      Q => phy_wrdata(46),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => rdlvl_stg1_done_int_reg,
      Q => phy_wrdata(47),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(60),
      Q => phy_wrdata(60),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(61),
      Q => phy_wrdata(61),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(62),
      Q => phy_wrdata(62),
      R => '0'
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_stg1_done_int_reg_2,
      D => p_2_out(63),
      Q => phy_wrdata(63),
      R => '0'
    );
\wrdqen_div2.wrcal_pat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      I1 => calib_wrdata_en_i_2_n_0,
      I2 => first_wrcal_pat_r,
      O => \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0\
    );
\wrdqen_div2.wrcal_pat_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => wrcal_pat_cnt(1),
      I1 => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      I2 => calib_wrdata_en_i_2_n_0,
      I3 => first_wrcal_pat_r,
      O => \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0\
    );
\wrdqen_div2.wrcal_pat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0\,
      Q => \^wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0),
      R => '0'
    );
\wrdqen_div2.wrcal_pat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0\,
      Q => wrcal_pat_cnt(1),
      R => '0'
    );
\wrdqen_div2.wrdata_pat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => calib_wrdata_en_i_2_n_0,
      I2 => first_rdlvl_pat_r,
      O => \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0\
    );
\wrdqen_div2.wrdata_pat_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => wrdata_pat_cnt(0),
      I1 => wrdata_pat_cnt(1),
      I2 => calib_wrdata_en_i_2_n_0,
      I3 => first_rdlvl_pat_r,
      O => \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0\
    );
\wrdqen_div2.wrdata_pat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0\,
      Q => wrdata_pat_cnt(0),
      R => '0'
    );
\wrdqen_div2.wrdata_pat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0\,
      Q => wrdata_pat_cnt(1),
      R => '0'
    );
wrlvl_final_if_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000E0A"
    )
        port map (
      I0 => \^wrlvl_final_if_rst\,
      I1 => wrlvl_final_if_rst_i_2_n_0,
      I2 => \rstdiv0_sync_r1_reg_rep__14\,
      I3 => \init_state_r_reg_n_0_[1]\,
      I4 => wrlvl_final_if_rst_i_3_n_0,
      I5 => wrlvl_final_if_rst_i_4_n_0,
      O => wrlvl_final_if_rst_i_1_n_0
    );
wrlvl_final_if_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[5]\,
      I1 => \init_state_r_reg_n_0_[4]\,
      I2 => init_state_r(6),
      I3 => \init_state_r_reg_n_0_[3]\,
      I4 => \init_state_r_reg_n_0_[2]\,
      I5 => \init_state_r_reg_n_0_[0]\,
      O => wrlvl_final_if_rst_i_2_n_0
    );
wrlvl_final_if_rst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => init_state_r(6),
      I1 => \init_state_r_reg_n_0_[5]\,
      I2 => \init_state_r_reg_n_0_[4]\,
      I3 => \init_state_r_reg_n_0_[0]\,
      I4 => \init_state_r_reg_n_0_[3]\,
      I5 => \init_state_r_reg_n_0_[2]\,
      O => wrlvl_final_if_rst_i_3_n_0
    );
wrlvl_final_if_rst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \init_state_r_reg_n_0_[1]\,
      I1 => \reg_ctrl_cnt_r[3]_i_5_n_0\,
      I2 => \init_state_r_reg_n_0_[0]\,
      I3 => \init_state_r_reg_n_0_[2]\,
      I4 => init_state_r(6),
      I5 => \init_state_r_reg_n_0_[5]\,
      O => wrlvl_final_if_rst_i_4_n_0
    );
wrlvl_final_if_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_final_if_rst_i_1_n_0,
      Q => \^wrlvl_final_if_rst\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_phy_rdlvl is
  port (
    \rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0\ : out STD_LOGIC;
    idelay_tap_limit_r_reg_0 : out STD_LOGIC;
    mpr_rdlvl_start_r : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    idelay_ce_int : out STD_LOGIC;
    idelay_inc_int : out STD_LOGIC;
    rdlvl_prech_req : out STD_LOGIC;
    pi_fine_dly_dec_done_r_reg : out STD_LOGIC;
    \cnt_shift_r_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pi_en_stg2_f_timing_reg_0 : out STD_LOGIC;
    rdlvl_stg1_done_r1_reg : out STD_LOGIC;
    rdlvl_stg1_rank_done : out STD_LOGIC;
    rdlvl_last_byte_done : out STD_LOGIC;
    rdlvl_pi_incdec : out STD_LOGIC;
    COUNTERLOADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \idelay_tap_cnt_r_reg[0][1][1]_0\ : out STD_LOGIC;
    \init_state_r_reg[3]\ : out STD_LOGIC;
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]\ : out STD_LOGIC;
    \init_state_r_reg[3]_0\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    C_pi_fine_inc79_out : out STD_LOGIC;
    C_pi_fine_enable77_out : out STD_LOGIC;
    C_pi_counter_load_en81_out : out STD_LOGIC;
    A_pi_fine_enable142_out : out STD_LOGIC;
    A_pi_fine_inc144_out : out STD_LOGIC;
    A_pi_counter_load_en146_out : out STD_LOGIC;
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]\ : out STD_LOGIC;
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]\ : out STD_LOGIC;
    reset_if_reg : out STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[2]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ : in STD_LOGIC;
    mpr_rdlvl_start_reg : in STD_LOGIC;
    rdlvl_stg1_start_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    dqs_po_dec_done : in STD_LOGIC;
    rd_active_r_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    cal1_state_r1348_out : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    idelay_ld_reg : in STD_LOGIC;
    \po_stg2_wrcal_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prech_done : in STD_LOGIC;
    rd_active_r : in STD_LOGIC;
    \pi_counter_read_val_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pi_counter_read_val_reg[3]\ : in STD_LOGIC;
    pi_dqs_found_done : in STD_LOGIC;
    wrcal_done_reg : in STD_LOGIC;
    \one_rank.stg1_wr_done_reg\ : in STD_LOGIC;
    wrcal_pat_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    tempmon_pi_f_inc_r : in STD_LOGIC;
    tempmon_pi_f_en_r : in STD_LOGIC;
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0\ : in STD_LOGIC;
    pi_f_dec_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    dqs_found_done_r_reg : in STD_LOGIC;
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0\ : in STD_LOGIC;
    reset_if : in STD_LOGIC;
    rdlvl_stg1_done_r1_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    reset_if_r9 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_phy_rdlvl : entity is "mig_7series_v4_0_ddr_phy_rdlvl";
end ddr_mig_7series_v4_0_ddr_phy_rdlvl;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_phy_rdlvl is
  signal \FSM_sequential_cal1_state_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r[5]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cal1_state_r_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \cal1_cnt_cpt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_cnt_cpt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \cal1_cnt_cpt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cal1_cnt_cpt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal cal1_dlyce_cpt_r : STD_LOGIC;
  signal cal1_dlyce_cpt_r_i_2_n_0 : STD_LOGIC;
  signal cal1_dlyce_cpt_r_reg_n_0 : STD_LOGIC;
  signal cal1_dlyinc_cpt_r : STD_LOGIC;
  signal cal1_dlyinc_cpt_r_i_2_n_0 : STD_LOGIC;
  signal cal1_dlyinc_cpt_r_reg_n_0 : STD_LOGIC;
  signal cal1_dq_idel_ce : STD_LOGIC;
  signal cal1_dq_idel_inc : STD_LOGIC;
  signal cal1_prech_req_r_i_1_n_0 : STD_LOGIC;
  signal cal1_prech_req_r_reg_n_0 : STD_LOGIC;
  signal cal1_state_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of cal1_state_r : signal is "yes";
  signal cal1_state_r1 : STD_LOGIC;
  signal cal1_state_r1344_out : STD_LOGIC;
  signal cal1_state_r1346_out : STD_LOGIC;
  signal \cal1_state_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1[1]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1[2]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1[4]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1[5]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[3]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[4]\ : STD_LOGIC;
  signal \cal1_state_r1_reg_n_0_[5]\ : STD_LOGIC;
  signal cal1_state_r2 : STD_LOGIC;
  signal cal1_wait_cnt_en_r : STD_LOGIC;
  signal cal1_wait_cnt_en_r0 : STD_LOGIC;
  signal \cal1_wait_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cal1_wait_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cal1_wait_r : STD_LOGIC;
  signal cal1_wait_r_i_1_n_0 : STD_LOGIC;
  signal cnt_idel_dec_cpt_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cnt_idel_dec_cpt_r2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \cnt_idel_dec_cpt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_11_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_12_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_13_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_14_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r[5]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_7_n_1\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_7_n_2\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_7_n_4\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_7_n_5\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[2]_i_7_n_6\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_7_n_6\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[4]_i_7_n_7\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[5]_i_10_n_1\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg[5]_i_10_n_3\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_idel_dec_cpt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_shift_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_shift_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_shift_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_shift_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_shift_r[3]_i_2_n_0\ : STD_LOGIC;
  signal cnt_shift_r_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^cnt_shift_r_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal detect_edge_done_r : STD_LOGIC;
  signal detect_edge_done_r_i_1_n_0 : STD_LOGIC;
  signal detect_edge_done_r_i_2_n_0 : STD_LOGIC;
  signal done_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal done_cnt1 : STD_LOGIC;
  signal \done_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \done_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal dqs_po_dec_done_r1 : STD_LOGIC;
  signal dqs_po_dec_done_r2 : STD_LOGIC;
  signal fine_dly_dec_done_r1 : STD_LOGIC;
  signal fine_dly_dec_done_r10 : STD_LOGIC;
  signal fine_dly_dec_done_r1_i_1_n_0 : STD_LOGIC;
  signal fine_dly_dec_done_r1_i_3_n_0 : STD_LOGIC;
  signal fine_dly_dec_done_r2 : STD_LOGIC;
  signal \first_edge_taps_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \first_edge_taps_r_reg_n_0_[5]\ : STD_LOGIC;
  signal found_edge_r_i_1_n_0 : STD_LOGIC;
  signal found_edge_r_i_2_n_0 : STD_LOGIC;
  signal found_edge_r_reg_n_0 : STD_LOGIC;
  signal found_first_edge_r_i_1_n_0 : STD_LOGIC;
  signal found_first_edge_r_i_2_n_0 : STD_LOGIC;
  signal found_first_edge_r_reg_n_0 : STD_LOGIC;
  signal found_second_edge_r_i_1_n_0 : STD_LOGIC;
  signal found_second_edge_r_reg_n_0 : STD_LOGIC;
  signal found_stable_eye_last_r : STD_LOGIC;
  signal found_stable_eye_last_r_i_1_n_0 : STD_LOGIC;
  signal found_stable_eye_r_i_1_n_0 : STD_LOGIC;
  signal found_stable_eye_r_i_2_n_0 : STD_LOGIC;
  signal found_stable_eye_r_reg_n_0 : STD_LOGIC;
  signal \gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_byte_sel_div2.byte_sel_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg__0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat_data_match_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.idel_pat_data_match_reg_n_0\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0\ : STD_LOGIC;
  signal idel_adj_inc : STD_LOGIC;
  signal idel_adj_inc_i_1_n_0 : STD_LOGIC;
  signal idel_adj_inc_i_3_n_0 : STD_LOGIC;
  signal idel_adj_inc_reg_n_0 : STD_LOGIC;
  signal idel_dec_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \idel_dec_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \idel_dec_cnt__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \idel_dec_cnt_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal idel_mpr_pat_detect_r : STD_LOGIC;
  signal \idel_pat0_data_match_r0__0\ : STD_LOGIC;
  signal idel_pat0_match_fall0_and_r : STD_LOGIC;
  signal idel_pat0_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_fall1_and_r : STD_LOGIC;
  signal idel_pat0_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_rise0_and_r : STD_LOGIC;
  signal idel_pat0_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_rise1_and_r : STD_LOGIC;
  signal idel_pat0_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \idel_pat1_data_match_r0__0\ : STD_LOGIC;
  signal idel_pat1_match_fall0_and_r : STD_LOGIC;
  signal idel_pat1_match_fall1_and_r : STD_LOGIC;
  signal idel_pat1_match_rise0_and_r : STD_LOGIC;
  signal idel_pat1_match_rise1_and_r : STD_LOGIC;
  signal idel_pat_detect_valid_r_i_1_n_0 : STD_LOGIC;
  signal idel_pat_detect_valid_r_reg_n_0 : STD_LOGIC;
  signal \^idelay_ce_int\ : STD_LOGIC;
  signal \^idelay_inc_int\ : STD_LOGIC;
  signal idelay_tap_cnt_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \idelay_tap_cnt_r[0][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][1]_i_2_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][2]_i_2_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][3]_i_2_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][3]_i_3_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][3]_i_4_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][0][4]_i_2_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][1][0]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][1][1]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][1][2]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r[0][1][4]_i_1_n_0\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][0][0]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][0][1]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][0][2]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][0][3]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][0][4]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][1][0]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][1][1]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][1][2]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][1][3]\ : STD_LOGIC;
  signal \idelay_tap_cnt_r_reg_n_0_[0][1][4]\ : STD_LOGIC;
  signal idelay_tap_cnt_slice_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idelay_tap_limit_r_i_1_n_0 : STD_LOGIC;
  signal idelay_tap_limit_r_i_2_n_0 : STD_LOGIC;
  signal idelay_tap_limit_r_i_3_n_0 : STD_LOGIC;
  signal \^idelay_tap_limit_r_reg_0\ : STD_LOGIC;
  signal idelay_tap_limit_r_reg_n_0 : STD_LOGIC;
  signal inhibit_edge_detect_r : STD_LOGIC;
  signal \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0\ : STD_LOGIC;
  signal \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0\ : STD_LOGIC;
  signal \mpr_2to1.idel_mpr_pat_detect_r_i_4_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_4_n_0\ : STD_LOGIC;
  signal \mpr_2to1.inhibit_edge_detect_r_i_5_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal mpr_dec_cpt_r_i_1_n_0 : STD_LOGIC;
  signal mpr_dec_cpt_r_i_2_n_0 : STD_LOGIC;
  signal mpr_dec_cpt_r_i_3_n_0 : STD_LOGIC;
  signal mpr_dec_cpt_r_reg_n_0 : STD_LOGIC;
  signal mpr_rd_fall0_prev_r : STD_LOGIC;
  signal mpr_rd_fall0_prev_r_i_2_n_0 : STD_LOGIC;
  signal mpr_rd_fall1_prev_r : STD_LOGIC;
  signal mpr_rd_rise0_prev_r : STD_LOGIC;
  signal mpr_rd_rise0_prev_r0 : STD_LOGIC;
  signal mpr_rd_rise1_prev_r : STD_LOGIC;
  signal \^mpr_rdlvl_start_r\ : STD_LOGIC;
  signal new_cnt_cpt_r : STD_LOGIC;
  signal new_cnt_cpt_r_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in102_in : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in134_in : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in146_in : STD_LOGIC;
  signal p_0_in159_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in172_in : STD_LOGIC;
  signal p_0_in185_in : STD_LOGIC;
  signal p_0_in198_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in211_in : STD_LOGIC;
  signal p_0_in224_in : STD_LOGIC;
  signal p_0_in237_in : STD_LOGIC;
  signal p_0_in250_in : STD_LOGIC;
  signal p_0_in263_in : STD_LOGIC;
  signal p_0_in276_in : STD_LOGIC;
  signal p_0_in289_in : STD_LOGIC;
  signal p_0_in302_in : STD_LOGIC;
  signal p_0_in352_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in87_in : STD_LOGIC;
  signal p_0_in90_in : STD_LOGIC;
  signal p_0_in93_in : STD_LOGIC;
  signal p_0_in96_in : STD_LOGIC;
  signal p_0_in99_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_137_out__0\ : STD_LOGIC;
  signal p_139_out : STD_LOGIC;
  signal p_141_out : STD_LOGIC;
  signal p_143_out : STD_LOGIC;
  signal p_145_out : STD_LOGIC;
  signal \p_150_out__0\ : STD_LOGIC;
  signal p_152_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal \p_163_out__0\ : STD_LOGIC;
  signal p_165_out : STD_LOGIC;
  signal p_167_out : STD_LOGIC;
  signal p_169_out : STD_LOGIC;
  signal p_171_out : STD_LOGIC;
  signal \p_176_out__0\ : STD_LOGIC;
  signal p_178_out : STD_LOGIC;
  signal p_180_out : STD_LOGIC;
  signal p_182_out : STD_LOGIC;
  signal p_184_out : STD_LOGIC;
  signal \p_189_out__0\ : STD_LOGIC;
  signal p_191_out : STD_LOGIC;
  signal p_193_out : STD_LOGIC;
  signal p_195_out : STD_LOGIC;
  signal p_197_out : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in136_in : STD_LOGIC;
  signal p_1_in149_in : STD_LOGIC;
  signal p_1_in14_in : STD_LOGIC;
  signal p_1_in162_in : STD_LOGIC;
  signal p_1_in175_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_1_in188_in : STD_LOGIC;
  signal p_1_in201_in : STD_LOGIC;
  signal p_1_in214_in : STD_LOGIC;
  signal p_1_in227_in : STD_LOGIC;
  signal p_1_in240_in : STD_LOGIC;
  signal p_1_in253_in : STD_LOGIC;
  signal p_1_in266_in : STD_LOGIC;
  signal p_1_in279_in : STD_LOGIC;
  signal p_1_in292_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in305_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal \p_202_out__0\ : STD_LOGIC;
  signal p_204_out : STD_LOGIC;
  signal p_206_out : STD_LOGIC;
  signal p_208_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal \p_215_out__0\ : STD_LOGIC;
  signal p_217_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC;
  signal p_221_out : STD_LOGIC;
  signal p_223_out : STD_LOGIC;
  signal \p_228_out__0\ : STD_LOGIC;
  signal p_230_out : STD_LOGIC;
  signal p_232_out : STD_LOGIC;
  signal p_234_out : STD_LOGIC;
  signal p_236_out : STD_LOGIC;
  signal \p_241_out__0\ : STD_LOGIC;
  signal p_243_out : STD_LOGIC;
  signal p_245_out : STD_LOGIC;
  signal p_247_out : STD_LOGIC;
  signal p_249_out : STD_LOGIC;
  signal \p_254_out__0\ : STD_LOGIC;
  signal p_256_out : STD_LOGIC;
  signal p_258_out : STD_LOGIC;
  signal p_260_out : STD_LOGIC;
  signal p_262_out : STD_LOGIC;
  signal \p_267_out__0\ : STD_LOGIC;
  signal p_269_out : STD_LOGIC;
  signal p_271_out : STD_LOGIC;
  signal p_273_out : STD_LOGIC;
  signal p_275_out : STD_LOGIC;
  signal \p_280_out__0\ : STD_LOGIC;
  signal p_282_out : STD_LOGIC;
  signal p_284_out : STD_LOGIC;
  signal p_286_out : STD_LOGIC;
  signal p_288_out : STD_LOGIC;
  signal \p_293_out__0\ : STD_LOGIC;
  signal p_295_out : STD_LOGIC;
  signal p_297_out : STD_LOGIC;
  signal p_299_out : STD_LOGIC;
  signal p_2_in147_in : STD_LOGIC;
  signal p_2_in160_in : STD_LOGIC;
  signal p_2_in173_in : STD_LOGIC;
  signal p_2_in186_in : STD_LOGIC;
  signal p_2_in199_in : STD_LOGIC;
  signal p_2_in212_in : STD_LOGIC;
  signal p_2_in225_in : STD_LOGIC;
  signal p_2_in238_in : STD_LOGIC;
  signal p_2_in251_in : STD_LOGIC;
  signal p_2_in264_in : STD_LOGIC;
  signal p_2_in277_in : STD_LOGIC;
  signal p_2_in290_in : STD_LOGIC;
  signal p_2_in303_in : STD_LOGIC;
  signal p_301_out : STD_LOGIC;
  signal \p_306_out__0\ : STD_LOGIC;
  signal p_308_out : STD_LOGIC;
  signal p_310_out : STD_LOGIC;
  signal p_312_out : STD_LOGIC;
  signal p_314_out : STD_LOGIC;
  signal \p_319_out__0\ : STD_LOGIC;
  signal p_321_out : STD_LOGIC;
  signal p_323_out : STD_LOGIC;
  signal p_325_out : STD_LOGIC;
  signal p_327_out : STD_LOGIC;
  signal \p_332_out__0\ : STD_LOGIC;
  signal p_334_out : STD_LOGIC;
  signal p_336_out : STD_LOGIC;
  signal p_338_out : STD_LOGIC;
  signal p_342_out : STD_LOGIC;
  signal p_3_in135_in : STD_LOGIC;
  signal p_3_in148_in : STD_LOGIC;
  signal p_3_in161_in : STD_LOGIC;
  signal p_3_in174_in : STD_LOGIC;
  signal p_3_in187_in : STD_LOGIC;
  signal p_3_in200_in : STD_LOGIC;
  signal p_3_in213_in : STD_LOGIC;
  signal p_3_in226_in : STD_LOGIC;
  signal p_3_in239_in : STD_LOGIC;
  signal p_3_in252_in : STD_LOGIC;
  signal p_3_in265_in : STD_LOGIC;
  signal p_3_in278_in : STD_LOGIC;
  signal p_3_in291_in : STD_LOGIC;
  signal p_3_in304_in : STD_LOGIC;
  signal pb_cnt_eye_size_r : STD_LOGIC;
  signal pb_detect_edge : STD_LOGIC;
  signal pb_detect_edge_done_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_detect_edge_setup : STD_LOGIC;
  signal pb_found_stable_eye_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pi_cnt_dec_i_1_n_0 : STD_LOGIC;
  signal pi_cnt_dec_i_2_n_0 : STD_LOGIC;
  signal pi_counter_load_en : STD_LOGIC;
  signal pi_counter_load_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pi_en_stg2_f_timing : STD_LOGIC;
  signal pi_en_stg2_f_timing_i_1_n_0 : STD_LOGIC;
  signal \^pi_en_stg2_f_timing_reg_0\ : STD_LOGIC;
  signal pi_rdval_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \pi_rdval_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \pi_rdval_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal pi_stg2_f_incdec_timing : STD_LOGIC;
  signal pi_stg2_f_incdec_timing0 : STD_LOGIC;
  signal pi_stg2_load_timing : STD_LOGIC;
  signal pi_stg2_load_timing0 : STD_LOGIC;
  signal pi_stg2_reg_l_timing : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \pi_stg2_reg_l_timing[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_stg2_reg_l_timing[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_stg2_reg_l_timing[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_stg2_reg_l_timing[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_stg2_reg_l_timing[4]_i_1_n_0\ : STD_LOGIC;
  signal \pi_stg2_reg_l_timing[5]_i_1_n_0\ : STD_LOGIC;
  signal \pi_stg2_reg_l_timing[5]_i_2_n_0\ : STD_LOGIC;
  signal rdlvl_dqs_tap_cnt_r : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\ : STD_LOGIC;
  signal \^rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4]\ : STD_LOGIC;
  signal \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5]\ : STD_LOGIC;
  signal \^rdlvl_last_byte_done\ : STD_LOGIC;
  signal rdlvl_last_byte_done_int_i_1_n_0 : STD_LOGIC;
  signal rdlvl_last_byte_done_int_i_3_n_0 : STD_LOGIC;
  signal \^rdlvl_pi_incdec\ : STD_LOGIC;
  signal rdlvl_pi_incdec_i_1_n_0 : STD_LOGIC;
  signal rdlvl_pi_incdec_i_2_n_0 : STD_LOGIC;
  signal rdlvl_pi_incdec_i_3_n_0 : STD_LOGIC;
  signal rdlvl_pi_incdec_i_4_n_0 : STD_LOGIC;
  signal rdlvl_pi_incdec_i_5_n_0 : STD_LOGIC;
  signal rdlvl_pi_incdec_i_6_n_0 : STD_LOGIC;
  signal rdlvl_pi_stg2_f_en : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec : STD_LOGIC;
  signal rdlvl_rank_done_r_i_1_n_0 : STD_LOGIC;
  signal rdlvl_rank_done_r_i_2_n_0 : STD_LOGIC;
  signal rdlvl_rank_done_r_i_3_n_0 : STD_LOGIC;
  signal rdlvl_stg1_done_int_i_1_n_0 : STD_LOGIC;
  signal rdlvl_stg1_done_int_i_2_n_0 : STD_LOGIC;
  signal \^rdlvl_stg1_done_r1_reg\ : STD_LOGIC;
  signal \^rdlvl_stg1_rank_done\ : STD_LOGIC;
  signal rdlvl_stg1_start_r : STD_LOGIC;
  signal \regl_dqs_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \regl_dqs_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \regl_dqs_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \regl_dqs_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal regl_dqs_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \regl_dqs_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \regl_dqs_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal regl_rank_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \regl_rank_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \regl_rank_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal right_edge_taps_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \right_edge_taps_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \right_edge_taps_r__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rnk_cnt_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rnk_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal samp_cnt_done_r_i_1_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_i_2_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_i_3_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_i_4_n_0 : STD_LOGIC;
  signal samp_cnt_done_r_reg_n_0 : STD_LOGIC;
  signal \^samp_edge_cnt0_en_r\ : STD_LOGIC;
  signal \samp_edge_cnt0_r[0]_i_6_n_0\ : STD_LOGIC;
  signal samp_edge_cnt0_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt0_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal samp_edge_cnt1_en_r : STD_LOGIC;
  signal samp_edge_cnt1_en_r0 : STD_LOGIC;
  signal samp_edge_cnt1_en_r_i_2_n_0 : STD_LOGIC;
  signal samp_edge_cnt1_en_r_i_3_n_0 : STD_LOGIC;
  signal \samp_edge_cnt1_r[0]_i_5_n_0\ : STD_LOGIC;
  signal samp_edge_cnt1_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \samp_edge_cnt1_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \second_edge_taps_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \second_edge_taps_r_reg_n_0_[5]\ : STD_LOGIC;
  signal sr_valid_r1 : STD_LOGIC;
  signal sr_valid_r2 : STD_LOGIC;
  signal sr_valid_r_i_1_n_0 : STD_LOGIC;
  signal sr_valid_r_reg_n_0 : STD_LOGIC;
  signal stable_idel_cnt : STD_LOGIC;
  signal stable_idel_cnt0 : STD_LOGIC;
  signal store_sr_r0 : STD_LOGIC;
  signal store_sr_r_i_1_n_0 : STD_LOGIC;
  signal store_sr_r_reg_n_0 : STD_LOGIC;
  signal store_sr_req_pulsed_r : STD_LOGIC;
  signal store_sr_req_pulsed_r_reg_n_0 : STD_LOGIC;
  signal store_sr_req_r : STD_LOGIC;
  signal store_sr_req_r_i_2_n_0 : STD_LOGIC;
  signal store_sr_req_r_reg_n_0 : STD_LOGIC;
  signal tap_cnt_cpt_r : STD_LOGIC;
  signal \tap_cnt_cpt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \tap_cnt_cpt_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \tap_cnt_cpt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal tap_limit_cpt_r : STD_LOGIC;
  signal tap_limit_cpt_r_i_1_n_0 : STD_LOGIC;
  signal tap_limit_cpt_r_i_2_n_0 : STD_LOGIC;
  signal tap_limit_cpt_r_i_3_n_0 : STD_LOGIC;
  signal wait_cnt_r0 : STD_LOGIC;
  signal \wait_cnt_r0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wait_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[3]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[5]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[5]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cal1_state_r[1]_i_8\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FSM_sequential_cal1_state_r[3]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FSM_sequential_cal1_state_r[4]_i_6\ : label is "soft_lutpair96";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[4]\ : label is "yes";
  attribute KEEP of \FSM_sequential_cal1_state_r_reg[5]\ : label is "yes";
  attribute SOFT_HLUTNM of \cal1_cnt_cpt_r[0]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[4]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[1]_i_5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[1]_i_6\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[2]_i_6\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_4\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[4]_i_6\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_7\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \cnt_shift_r[1]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \cnt_shift_r[3]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \done_cnt[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \done_cnt[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \first_edge_taps_r[5]_i_5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of found_stable_eye_last_r_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gen_byte_sel_div2.byte_sel_cnt[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_9\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][2]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][3]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][3]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][1][3]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_11\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_12\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mpr_2to1.inhibit_edge_detect_r_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mpr_2to1.inhibit_edge_detect_r_i_5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mpr_2to1.stable_idel_cnt[2]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_10\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_10__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_11\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_11__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_4__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_6__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_7\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_7__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_8\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_8__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_9__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of pi_cnt_dec_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of pi_cnt_dec_i_2 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[4]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[4]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[5]_i_4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[5]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \second_edge_taps_r[4]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[5]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of tap_limit_cpt_r_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wait_cnt_r[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wait_cnt_r[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wait_cnt_r[3]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[45]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1\ : label is "soft_lutpair120";
begin
  \cnt_shift_r_reg[2]_0\(0) <= \^cnt_shift_r_reg[2]_0\(0);
  idelay_ce_int <= \^idelay_ce_int\;
  idelay_inc_int <= \^idelay_inc_int\;
  idelay_tap_limit_r_reg_0 <= \^idelay_tap_limit_r_reg_0\;
  mpr_rdlvl_start_r <= \^mpr_rdlvl_start_r\;
  pi_en_stg2_f_timing_reg_0 <= \^pi_en_stg2_f_timing_reg_0\;
  \rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0\ <= \^rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0\;
  rdlvl_last_byte_done <= \^rdlvl_last_byte_done\;
  rdlvl_pi_incdec <= \^rdlvl_pi_incdec\;
  rdlvl_stg1_done_r1_reg <= \^rdlvl_stg1_done_r1_reg\;
  rdlvl_stg1_rank_done <= \^rdlvl_stg1_rank_done\;
  samp_edge_cnt0_en_r <= \^samp_edge_cnt0_en_r\;
\FSM_sequential_cal1_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080000000"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[0]_i_2_n_0\,
      I1 => \FSM_sequential_cal1_state_r[0]_i_3_n_0\,
      I2 => \FSM_sequential_cal1_state_r[0]_i_4_n_0\,
      I3 => \FSM_sequential_cal1_state_r[0]_i_5_n_0\,
      I4 => \FSM_sequential_cal1_state_r_reg[0]_i_6_n_0\,
      I5 => \FSM_sequential_cal1_state_r[0]_i_7_n_0\,
      O => \FSM_sequential_cal1_state_r[0]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFD0F0D"
    )
        port map (
      I0 => \pi_counter_read_val_reg[3]\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(4),
      I4 => idel_pat_detect_valid_r_reg_n_0,
      O => \FSM_sequential_cal1_state_r[0]_i_10_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      I1 => cal1_state_r(4),
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I3 => \FSM_sequential_cal1_state_r[3]_i_3_n_0\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I5 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      O => \FSM_sequential_cal1_state_r[0]_i_11_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(3),
      I2 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I3 => idelay_tap_limit_r_reg_n_0,
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(1),
      O => \FSM_sequential_cal1_state_r[0]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(0),
      I2 => tap_limit_cpt_r,
      I3 => cal1_state_r1346_out,
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(1),
      O => \FSM_sequential_cal1_state_r[0]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => idelay_tap_limit_r_reg_n_0,
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(1),
      I4 => idel_mpr_pat_detect_r,
      O => \FSM_sequential_cal1_state_r[0]_i_4_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757777"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(2),
      I2 => found_edge_r_reg_n_0,
      I3 => tap_limit_cpt_r,
      I4 => cal1_state_r(1),
      O => \FSM_sequential_cal1_state_r[0]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FB0FF000000FF0"
    )
        port map (
      I0 => cal1_state_r1344_out,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(1),
      I5 => \FSM_sequential_cal1_state_r[0]_i_10_n_0\,
      O => \FSM_sequential_cal1_state_r[0]_i_7_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202333022223330"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(0),
      I3 => cal1_state_r1348_out,
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(3),
      O => \FSM_sequential_cal1_state_r[0]_i_8_n_0\
    );
\FSM_sequential_cal1_state_r[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8CC88CC"
    )
        port map (
      I0 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \FSM_sequential_cal1_state_r[0]_i_11_n_0\,
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(3),
      O => \FSM_sequential_cal1_state_r[0]_i_9_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEEAAAAAEEE"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[1]_i_2_n_0\,
      I1 => \FSM_sequential_cal1_state_r[1]_i_3_n_0\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I3 => \FSM_sequential_cal1_state_r[1]_i_4_n_0\,
      I4 => cal1_state_r(0),
      I5 => \FSM_sequential_cal1_state_r[1]_i_5_n_0\,
      O => \FSM_sequential_cal1_state_r[1]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \rnk_cnt_r_reg_n_0_[1]\,
      I2 => cal1_state_r(2),
      I3 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I4 => cal1_state_r(3),
      O => \FSM_sequential_cal1_state_r[1]_i_10_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \idel_dec_cnt__0\(4),
      I1 => \idel_dec_cnt__0\(3),
      I2 => \idel_dec_cnt__0\(1),
      I3 => \idel_dec_cnt__0\(0),
      I4 => \idel_dec_cnt__0\(2),
      O => cal1_state_r2
    );
\FSM_sequential_cal1_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F444FFF"
    )
        port map (
      I0 => cal1_state_r1344_out,
      I1 => cal1_state_r(5),
      I2 => \FSM_sequential_cal1_state_r[1]_i_6_n_0\,
      I3 => cal1_state_r(1),
      I4 => \FSM_sequential_cal1_state_r[1]_i_7_n_0\,
      I5 => cal1_state_r(2),
      O => \FSM_sequential_cal1_state_r[1]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33FFB8883333B888"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(1),
      I2 => \FSM_sequential_cal1_state_r[1]_i_8_n_0\,
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(2),
      I5 => idel_adj_inc_reg_n_0,
      O => \FSM_sequential_cal1_state_r[1]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[3]_i_3_n_0\,
      I1 => \FSM_sequential_cal1_state_r[1]_i_9_n_0\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      I3 => \FSM_sequential_cal1_state_r[4]_i_6_n_0\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I5 => cal1_state_r(4),
      O => \FSM_sequential_cal1_state_r[1]_i_4_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000F000B000F"
    )
        port map (
      I0 => idel_mpr_pat_detect_r,
      I1 => idel_pat_detect_valid_r_reg_n_0,
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(1),
      I5 => \FSM_sequential_cal1_state_r[1]_i_10_n_0\,
      O => \FSM_sequential_cal1_state_r[1]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAFFFF"
    )
        port map (
      I0 => tap_limit_cpt_r,
      I1 => found_first_edge_r_reg_n_0,
      I2 => found_stable_eye_last_r,
      I3 => found_edge_r_reg_n_0,
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(3),
      O => \FSM_sequential_cal1_state_r[1]_i_6_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB00000F00"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I2 => \^mpr_rdlvl_start_r\,
      I3 => mpr_rdlvl_start_reg,
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(4),
      O => \FSM_sequential_cal1_state_r[1]_i_7_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \pi_rdval_cnt[5]_i_3_n_0\,
      I1 => cal1_state_r2,
      I2 => mpr_dec_cpt_r_reg_n_0,
      O => \FSM_sequential_cal1_state_r[1]_i_8_n_0\
    );
\FSM_sequential_cal1_state_r[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mpr_dec_cpt_r_reg_n_0,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      O => \FSM_sequential_cal1_state_r[1]_i_9_n_0\
    );
\FSM_sequential_cal1_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444544444555444"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => \FSM_sequential_cal1_state_r_reg[2]_i_2_n_0\,
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(4),
      O => \FSM_sequential_cal1_state_r[2]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A02AAAAA"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(3),
      I4 => \FSM_sequential_cal1_state_r[2]_i_5_n_0\,
      O => \FSM_sequential_cal1_state_r[2]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404FF0F0F0F"
    )
        port map (
      I0 => idel_mpr_pat_detect_r,
      I1 => idel_pat_detect_valid_r_reg_n_0,
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(0),
      O => \FSM_sequential_cal1_state_r[2]_i_4_n_0\
    );
\FSM_sequential_cal1_state_r[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEFEE"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r2,
      I3 => \pi_rdval_cnt[5]_i_3_n_0\,
      I4 => mpr_dec_cpt_r_reg_n_0,
      O => \FSM_sequential_cal1_state_r[2]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32EE02CC00CC0100"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(3),
      I2 => \FSM_sequential_cal1_state_r[3]_i_2_n_0\,
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(0),
      O => \FSM_sequential_cal1_state_r[3]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => mpr_dec_cpt_r_reg_n_0,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      I5 => \FSM_sequential_cal1_state_r[3]_i_3_n_0\,
      O => \FSM_sequential_cal1_state_r[3]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      O => \FSM_sequential_cal1_state_r[3]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFEAAAAAAFEAA"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[4]_i_2_n_0\,
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(2),
      I5 => \FSM_sequential_cal1_state_r[4]_i_3_n_0\,
      O => \FSM_sequential_cal1_state_r[4]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A2FFAA00A2"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => mpr_dec_cpt_r_reg_n_0,
      I2 => cal1_state_r1,
      I3 => cal1_state_r(1),
      I4 => cal1_state_r(0),
      I5 => cal1_state_r(3),
      O => \FSM_sequential_cal1_state_r[4]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333FDFF"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[4]_i_5_n_0\,
      I1 => cal1_state_r(4),
      I2 => \FSM_sequential_cal1_state_r[4]_i_6_n_0\,
      I3 => mpr_dec_cpt_r_reg_n_0,
      I4 => cal1_state_r(0),
      O => \FSM_sequential_cal1_state_r[4]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \idel_dec_cnt__0\(2),
      I1 => \idel_dec_cnt__0\(0),
      I2 => \idel_dec_cnt__0\(1),
      I3 => \idel_dec_cnt__0\(3),
      I4 => \idel_dec_cnt__0\(4),
      I5 => \pi_rdval_cnt[5]_i_3_n_0\,
      O => cal1_state_r1
    );
\FSM_sequential_cal1_state_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I5 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      O => \FSM_sequential_cal1_state_r[4]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      I1 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][1][0]\,
      I3 => \mpr_2to1.inhibit_edge_detect_r_i_4_n_0\,
      O => \FSM_sequential_cal1_state_r[4]_i_6_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101F101F101F1010"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => \FSM_sequential_cal1_state_r[5]_i_3_n_0\,
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(3),
      I4 => \FSM_sequential_cal1_state_r[5]_i_4_n_0\,
      I5 => \FSM_sequential_cal1_state_r[5]_i_5_n_0\,
      O => \FSM_sequential_cal1_state_r[5]_i_1_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080888880888"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[5]_i_6_n_0\,
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(4),
      I3 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I4 => \FSM_sequential_cal1_state_r[5]_i_7_n_0\,
      I5 => \FSM_sequential_cal1_state_r[5]_i_8_n_0\,
      O => \FSM_sequential_cal1_state_r[5]_i_2_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB01FFF5FB01"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(1),
      I3 => cal1_wait_r,
      I4 => cal1_state_r(0),
      I5 => \FSM_sequential_cal1_state_r[5]_i_9_n_0\,
      O => \FSM_sequential_cal1_state_r[5]_i_3_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505A50554A5A"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => \pi_counter_read_val_reg[3]\,
      I2 => cal1_state_r(1),
      I3 => cal1_wait_r,
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(0),
      O => \FSM_sequential_cal1_state_r[5]_i_4_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011110100"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(5),
      I2 => rdlvl_stg1_start_r,
      I3 => rdlvl_stg1_start_reg,
      I4 => cal1_state_r1348_out,
      I5 => cal1_state_r(1),
      O => \FSM_sequential_cal1_state_r[5]_i_5_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      O => \FSM_sequential_cal1_state_r[5]_i_6_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \FSM_sequential_cal1_state_r[5]_i_7_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(2),
      O => \FSM_sequential_cal1_state_r[5]_i_8_n_0\
    );
\FSM_sequential_cal1_state_r[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE3E3232"
    )
        port map (
      I0 => detect_edge_done_r,
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(3),
      I3 => prech_done,
      I4 => cal1_state_r(1),
      O => \FSM_sequential_cal1_state_r[5]_i_9_n_0\
    );
\FSM_sequential_cal1_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[0]_i_1_n_0\,
      Q => cal1_state_r(0),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\FSM_sequential_cal1_state_r_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_cal1_state_r[0]_i_8_n_0\,
      I1 => \FSM_sequential_cal1_state_r[0]_i_9_n_0\,
      O => \FSM_sequential_cal1_state_r_reg[0]_i_6_n_0\,
      S => cal1_state_r(2)
    );
\FSM_sequential_cal1_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[1]_i_1_n_0\,
      Q => cal1_state_r(1),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\FSM_sequential_cal1_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[2]_i_1_n_0\,
      Q => cal1_state_r(2),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\FSM_sequential_cal1_state_r_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_cal1_state_r[2]_i_3_n_0\,
      I1 => \FSM_sequential_cal1_state_r[2]_i_4_n_0\,
      O => \FSM_sequential_cal1_state_r_reg[2]_i_2_n_0\,
      S => cal1_state_r(1)
    );
\FSM_sequential_cal1_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[3]_i_1_n_0\,
      Q => cal1_state_r(3),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\FSM_sequential_cal1_state_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[4]_i_1_n_0\,
      Q => cal1_state_r(4),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\FSM_sequential_cal1_state_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \FSM_sequential_cal1_state_r[5]_i_1_n_0\,
      D => \FSM_sequential_cal1_state_r[5]_i_2_n_0\,
      Q => cal1_state_r(5),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\cal1_cnt_cpt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF40000000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(1),
      I4 => \cal1_cnt_cpt_r[0]_i_2_n_0\,
      I5 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      O => \cal1_cnt_cpt_r[0]_i_1_n_0\
    );
\cal1_cnt_cpt_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080010000000100"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(3),
      I5 => \cal1_cnt_cpt_r[0]_i_3_n_0\,
      O => \cal1_cnt_cpt_r[0]_i_2_n_0\
    );
\cal1_cnt_cpt_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => prech_done,
      I1 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \rnk_cnt_r_reg_n_0_[0]\,
      I3 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \cal1_cnt_cpt_r[0]_i_3_n_0\
    );
\cal1_cnt_cpt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal1_cnt_cpt_r[0]_i_1_n_0\,
      Q => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
cal1_dlyce_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000003000"
    )
        port map (
      I0 => tap_limit_cpt_r,
      I1 => cal1_state_r(5),
      I2 => cal1_dlyce_cpt_r_i_2_n_0,
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(3),
      I5 => cal1_state_r(4),
      O => cal1_dlyce_cpt_r
    );
cal1_dlyce_cpt_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(1),
      O => cal1_dlyce_cpt_r_i_2_n_0
    );
cal1_dlyce_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_dlyce_cpt_r,
      Q => cal1_dlyce_cpt_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
cal1_dlyinc_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => tap_limit_cpt_r,
      I2 => cal1_state_r(5),
      I3 => cal1_dlyinc_cpt_r_i_2_n_0,
      I4 => cal1_state_r(3),
      I5 => cal1_state_r(4),
      O => cal1_dlyinc_cpt_r
    );
cal1_dlyinc_cpt_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(0),
      O => cal1_dlyinc_cpt_r_i_2_n_0
    );
cal1_dlyinc_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_dlyinc_cpt_r,
      Q => cal1_dlyinc_cpt_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
cal1_dq_idel_ce_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000400000000"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(1),
      I4 => cal1_state_r(0),
      I5 => cal1_state_r(2),
      O => cal1_dq_idel_ce
    );
cal1_dq_idel_ce_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_dq_idel_ce,
      Q => \^idelay_ce_int\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
cal1_dq_idel_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(3),
      I5 => cal1_state_r(0),
      O => cal1_dq_idel_inc
    );
cal1_dq_idel_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_dq_idel_inc,
      Q => \^idelay_inc_int\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
cal1_prech_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(2),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(0),
      O => cal1_prech_req_r_i_1_n_0
    );
cal1_prech_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_prech_req_r_i_1_n_0,
      Q => cal1_prech_req_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\cal1_state_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010041C94540"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(5),
      O => \cal1_state_r1[0]_i_1_n_0\
    );
\cal1_state_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4001000561220"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(2),
      O => \cal1_state_r1[1]_i_1_n_0\
    );
\cal1_state_r1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0000130B060100"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(0),
      O => \cal1_state_r1[2]_i_1_n_0\
    );
\cal1_state_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010002E0326086"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(5),
      O => \cal1_state_r1[3]_i_1_n_0\
    );
\cal1_state_r1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000500000440"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(0),
      O => \cal1_state_r1[4]_i_1_n_0\
    );
\cal1_state_r1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000002004"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(0),
      O => \cal1_state_r1[5]_i_1_n_0\
    );
\cal1_state_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal1_state_r1[0]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[0]\,
      R => '0'
    );
\cal1_state_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal1_state_r1[1]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[1]\,
      R => '0'
    );
\cal1_state_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal1_state_r1[2]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[2]\,
      R => '0'
    );
\cal1_state_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal1_state_r1[3]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[3]\,
      R => '0'
    );
\cal1_state_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal1_state_r1[4]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[4]\,
      R => '0'
    );
\cal1_state_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal1_state_r1[5]_i_1_n_0\,
      Q => \cal1_state_r1_reg_n_0_[5]\,
      R => '0'
    );
cal1_wait_cnt_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004FA400010B5A"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(3),
      O => cal1_wait_cnt_en_r0
    );
cal1_wait_cnt_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_wait_cnt_en_r0,
      Q => cal1_wait_cnt_en_r,
      R => '0'
    );
\cal1_wait_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(0),
      O => \p_0_in__0__0\(0)
    );
\cal1_wait_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(0),
      I1 => \cal1_wait_cnt_r_reg__0\(1),
      O => \p_0_in__0__0\(1)
    );
\cal1_wait_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(2),
      I1 => \cal1_wait_cnt_r_reg__0\(1),
      I2 => \cal1_wait_cnt_r_reg__0\(0),
      O => \p_0_in__0__0\(2)
    );
\cal1_wait_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(3),
      I1 => \cal1_wait_cnt_r_reg__0\(0),
      I2 => \cal1_wait_cnt_r_reg__0\(1),
      I3 => \cal1_wait_cnt_r_reg__0\(2),
      O => \p_0_in__0__0\(3)
    );
\cal1_wait_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000FFFFFFFF"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(3),
      I1 => \cal1_wait_cnt_r_reg__0\(4),
      I2 => \cal1_wait_cnt_r_reg__0\(2),
      I3 => \cal1_wait_cnt_r_reg__0\(1),
      I4 => \cal1_wait_cnt_r_reg__0\(0),
      I5 => cal1_wait_cnt_en_r,
      O => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(4),
      I1 => \cal1_wait_cnt_r_reg__0\(2),
      I2 => \cal1_wait_cnt_r_reg__0\(1),
      I3 => \cal1_wait_cnt_r_reg__0\(0),
      I4 => \cal1_wait_cnt_r_reg__0\(3),
      O => \p_0_in__0__0\(4)
    );
\cal1_wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0__0\(0),
      Q => \cal1_wait_cnt_r_reg__0\(0),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0__0\(1),
      Q => \cal1_wait_cnt_r_reg__0\(1),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0__0\(2),
      Q => \cal1_wait_cnt_r_reg__0\(2),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0__0\(3),
      Q => \cal1_wait_cnt_r_reg__0\(3),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
\cal1_wait_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0__0\(4),
      Q => \cal1_wait_cnt_r_reg__0\(4),
      R => \cal1_wait_cnt_r[4]_i_1_n_0\
    );
cal1_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \cal1_wait_cnt_r_reg__0\(3),
      I1 => \cal1_wait_cnt_r_reg__0\(4),
      I2 => \cal1_wait_cnt_r_reg__0\(2),
      I3 => \cal1_wait_cnt_r_reg__0\(1),
      I4 => \cal1_wait_cnt_r_reg__0\(0),
      I5 => cal1_wait_cnt_en_r,
      O => cal1_wait_r_i_1_n_0
    );
cal1_wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_wait_r_i_1_n_0,
      Q => cal1_wait_r,
      R => '0'
    );
\cnt_idel_dec_cpt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"454F0000"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => \pi_counter_read_val_reg[5]\(0),
      I2 => cal1_state_r(1),
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I4 => \cnt_idel_dec_cpt_r[0]_i_2_n_0\,
      O => cnt_idel_dec_cpt_r(0)
    );
\cnt_idel_dec_cpt_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000740000FF"
    )
        port map (
      I0 => cnt_idel_dec_cpt_r2(1),
      I1 => found_second_edge_r_reg_n_0,
      I2 => \cnt_idel_dec_cpt_r[0]_i_3_n_0\,
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(5),
      O => \cnt_idel_dec_cpt_r[0]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF66F0660F6600"
    )
        port map (
      I0 => \right_edge_taps_r__0\(1),
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => found_first_edge_r_reg_n_0,
      I3 => \cnt_idel_dec_cpt_r[5]_i_8_n_0\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I5 => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_6\,
      O => \cnt_idel_dec_cpt_r[0]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA020002"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[1]_i_2_n_0\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(3),
      I4 => \cnt_idel_dec_cpt_r[1]_i_3_n_0\,
      O => cnt_idel_dec_cpt_r(1)
    );
\cnt_idel_dec_cpt_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0909FF0F"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I2 => cal1_state_r(1),
      I3 => \pi_counter_read_val_reg[5]\(1),
      I4 => cal1_state_r(2),
      O => \cnt_idel_dec_cpt_r[1]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040444044400040"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => \cnt_idel_dec_cpt_r[1]_i_4_n_0\,
      I3 => found_second_edge_r_reg_n_0,
      I4 => cnt_idel_dec_cpt_r2(2),
      I5 => cnt_idel_dec_cpt_r2(1),
      O => \cnt_idel_dec_cpt_r[1]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF66F0660F6600"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[1]_i_5_n_0\,
      I1 => \cnt_idel_dec_cpt_r[1]_i_6_n_0\,
      I2 => found_first_edge_r_reg_n_0,
      I3 => \cnt_idel_dec_cpt_r[5]_i_8_n_0\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I5 => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_5\,
      O => \cnt_idel_dec_cpt_r[1]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \right_edge_taps_r__0\(2),
      O => \cnt_idel_dec_cpt_r[1]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \right_edge_taps_r__0\(1),
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \cnt_idel_dec_cpt_r[1]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00022202"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[2]_i_2_n_0\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(3),
      I4 => \cnt_idel_dec_cpt_r[2]_i_3_n_0\,
      O => cnt_idel_dec_cpt_r(2)
    );
\cnt_idel_dec_cpt_r[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \first_edge_taps_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[2]_i_10_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \first_edge_taps_r_reg_n_0_[0]\,
      O => \cnt_idel_dec_cpt_r[2]_i_11_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A900A9FFFF00FF"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I3 => cal1_state_r(1),
      I4 => \pi_counter_read_val_reg[5]\(2),
      I5 => cal1_state_r(2),
      O => \cnt_idel_dec_cpt_r[2]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8444B777FFFFFFFF"
    )
        port map (
      I0 => cnt_idel_dec_cpt_r2(3),
      I1 => found_second_edge_r_reg_n_0,
      I2 => cnt_idel_dec_cpt_r2(2),
      I3 => cnt_idel_dec_cpt_r2(1),
      I4 => \cnt_idel_dec_cpt_r[2]_i_4_n_0\,
      I5 => cal1_state_r(4),
      O => \cnt_idel_dec_cpt_r[2]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF66F0660F6600"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[2]_i_5_n_0\,
      I1 => \cnt_idel_dec_cpt_r[2]_i_6_n_0\,
      I2 => found_first_edge_r_reg_n_0,
      I3 => \cnt_idel_dec_cpt_r[5]_i_8_n_0\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I5 => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_4\,
      O => \cnt_idel_dec_cpt_r[2]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_edge_taps_r__0\(3),
      I1 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[2]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4F5"
    )
        port map (
      I0 => \right_edge_taps_r__0\(2),
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I3 => \right_edge_taps_r__0\(1),
      O => \cnt_idel_dec_cpt_r[2]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => \first_edge_taps_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[2]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I1 => \first_edge_taps_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[2]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20020002"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[3]_i_2_n_0\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(3),
      I4 => \cnt_idel_dec_cpt_r[3]_i_3_n_0\,
      O => cnt_idel_dec_cpt_r(3)
    );
\cnt_idel_dec_cpt_r[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[1]\,
      I1 => \first_edge_taps_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[3]_i_10_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[0]\,
      I1 => \first_edge_taps_r_reg_n_0_[0]\,
      O => \cnt_idel_dec_cpt_r[3]_i_11_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009A009AFFFF00FF"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      I2 => \cnt_idel_dec_cpt_r[3]_i_4_n_0\,
      I3 => cal1_state_r(1),
      I4 => \pi_counter_read_val_reg[5]\(3),
      I5 => cal1_state_r(2),
      O => \cnt_idel_dec_cpt_r[3]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFAAAAC000AAAA"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[3]_i_5_n_0\,
      I1 => cnt_idel_dec_cpt_r2(3),
      I2 => cnt_idel_dec_cpt_r2(2),
      I3 => cnt_idel_dec_cpt_r2(1),
      I4 => found_second_edge_r_reg_n_0,
      I5 => cnt_idel_dec_cpt_r2(4),
      O => \cnt_idel_dec_cpt_r[3]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      O => \cnt_idel_dec_cpt_r[3]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF66F0660F6600"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[3]_i_7_n_0\,
      I1 => \cnt_idel_dec_cpt_r[5]_i_12_n_0\,
      I2 => found_first_edge_r_reg_n_0,
      I3 => \cnt_idel_dec_cpt_r[5]_i_8_n_0\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I5 => \cnt_idel_dec_cpt_r_reg[4]_i_7_n_7\,
      O => \cnt_idel_dec_cpt_r[3]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_edge_taps_r__0\(4),
      I1 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[3]_i_7_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[3]\,
      I1 => \first_edge_taps_r_reg_n_0_[3]\,
      O => \cnt_idel_dec_cpt_r[3]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[2]\,
      I1 => \first_edge_taps_r_reg_n_0_[2]\,
      O => \cnt_idel_dec_cpt_r[3]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA020002"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[4]_i_2_n_0\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(3),
      I4 => \cnt_idel_dec_cpt_r[4]_i_3_n_0\,
      O => cnt_idel_dec_cpt_r(4)
    );
\cnt_idel_dec_cpt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0606FF0F"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I1 => \cnt_idel_dec_cpt_r[5]_i_7_n_0\,
      I2 => cal1_state_r(1),
      I3 => \pi_counter_read_val_reg[5]\(4),
      I4 => cal1_state_r(2),
      O => \cnt_idel_dec_cpt_r[4]_i_2_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044404044004040"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => \cnt_idel_dec_cpt_r[4]_i_4_n_0\,
      I3 => \cnt_idel_dec_cpt_r[5]_i_11_n_0\,
      I4 => found_second_edge_r_reg_n_0,
      I5 => cnt_idel_dec_cpt_r2(5),
      O => \cnt_idel_dec_cpt_r[4]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF66F0660F6600"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[4]_i_5_n_0\,
      I1 => \cnt_idel_dec_cpt_r[4]_i_6_n_0\,
      I2 => found_first_edge_r_reg_n_0,
      I3 => \cnt_idel_dec_cpt_r[5]_i_8_n_0\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I5 => \cnt_idel_dec_cpt_r_reg[4]_i_7_n_6\,
      O => \cnt_idel_dec_cpt_r[4]_i_4_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \right_edge_taps_r__0\(5),
      I1 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[4]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \right_edge_taps_r__0\(4),
      I1 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I2 => \cnt_idel_dec_cpt_r[5]_i_12_n_0\,
      O => \cnt_idel_dec_cpt_r[4]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \first_edge_taps_r_reg_n_0_[5]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      O => \cnt_idel_dec_cpt_r[4]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I1 => \first_edge_taps_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[4]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008800222000"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_3_n_0\,
      I1 => cal1_state_r(3),
      I2 => \pi_counter_read_val_reg[3]\,
      I3 => cal1_state_r(1),
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(0),
      O => \cnt_idel_dec_cpt_r[5]_i_1_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cnt_idel_dec_cpt_r2(4),
      I1 => cnt_idel_dec_cpt_r2(1),
      I2 => cnt_idel_dec_cpt_r2(2),
      I3 => cnt_idel_dec_cpt_r2(3),
      O => \cnt_idel_dec_cpt_r[5]_i_11_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD444D44DDDDDD4D"
    )
        port map (
      I0 => \right_edge_taps_r__0\(3),
      I1 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I2 => \right_edge_taps_r__0\(1),
      I3 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I5 => \right_edge_taps_r__0\(2),
      O => \cnt_idel_dec_cpt_r[5]_i_12_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[5]\,
      I1 => \first_edge_taps_r_reg_n_0_[5]\,
      O => \cnt_idel_dec_cpt_r[5]_i_13_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \second_edge_taps_r_reg_n_0_[4]\,
      I1 => \first_edge_taps_r_reg_n_0_[4]\,
      O => \cnt_idel_dec_cpt_r[5]_i_14_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20020002"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_5_n_0\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(3),
      I4 => \cnt_idel_dec_cpt_r[5]_i_6_n_0\,
      O => cnt_idel_dec_cpt_r(5)
    );
\cnt_idel_dec_cpt_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(3),
      O => \cnt_idel_dec_cpt_r[5]_i_3_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009A009AFFFF00FF"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I2 => \cnt_idel_dec_cpt_r[5]_i_7_n_0\,
      I3 => cal1_state_r(1),
      I4 => \pi_counter_read_val_reg[5]\(5),
      I5 => cal1_state_r(2),
      O => \cnt_idel_dec_cpt_r[5]_i_5_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00088880FFF8888"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r[5]_i_8_n_0\,
      I1 => \cnt_idel_dec_cpt_r[5]_i_9_n_0\,
      I2 => cnt_idel_dec_cpt_r2(5),
      I3 => \cnt_idel_dec_cpt_r[5]_i_11_n_0\,
      I4 => found_second_edge_r_reg_n_0,
      I5 => \cnt_idel_dec_cpt_r_reg[5]_i_10_n_1\,
      O => \cnt_idel_dec_cpt_r[5]_i_6_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      O => \cnt_idel_dec_cpt_r[5]_i_7_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \right_edge_taps_r__0\(0),
      I1 => \right_edge_taps_r__0\(2),
      I2 => \right_edge_taps_r__0\(3),
      I3 => \right_edge_taps_r__0\(4),
      I4 => \right_edge_taps_r__0\(1),
      I5 => \right_edge_taps_r__0\(5),
      O => \cnt_idel_dec_cpt_r[5]_i_8_n_0\
    );
\cnt_idel_dec_cpt_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D400FFD42BFF002B"
    )
        port map (
      I0 => \right_edge_taps_r__0\(4),
      I1 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I2 => \cnt_idel_dec_cpt_r[5]_i_12_n_0\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I4 => \right_edge_taps_r__0\(5),
      I5 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      O => \cnt_idel_dec_cpt_r[5]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(0),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(1),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(2),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_0\,
      CO(2) => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_1\,
      CO(1) => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_2\,
      CO(0) => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_3\,
      CYINIT => '1',
      DI(3) => \tap_cnt_cpt_r_reg_n_0_[3]\,
      DI(2) => \tap_cnt_cpt_r_reg_n_0_[2]\,
      DI(1) => \tap_cnt_cpt_r_reg_n_0_[1]\,
      DI(0) => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O(3) => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_4\,
      O(2) => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_5\,
      O(1) => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_6\,
      O(0) => \NLW_cnt_idel_dec_cpt_r_reg[2]_i_7_O_UNCONNECTED\(0),
      S(3) => \cnt_idel_dec_cpt_r[2]_i_8_n_0\,
      S(2) => \cnt_idel_dec_cpt_r[2]_i_9_n_0\,
      S(1) => \cnt_idel_dec_cpt_r[2]_i_10_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[2]_i_11_n_0\
    );
\cnt_idel_dec_cpt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(3),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_idel_dec_cpt_r_reg[3]_i_6_n_0\,
      CO(2) => \cnt_idel_dec_cpt_r_reg[3]_i_6_n_1\,
      CO(1) => \cnt_idel_dec_cpt_r_reg[3]_i_6_n_2\,
      CO(0) => \cnt_idel_dec_cpt_r_reg[3]_i_6_n_3\,
      CYINIT => '1',
      DI(3) => \second_edge_taps_r_reg_n_0_[3]\,
      DI(2) => \second_edge_taps_r_reg_n_0_[2]\,
      DI(1) => \second_edge_taps_r_reg_n_0_[1]\,
      DI(0) => \second_edge_taps_r_reg_n_0_[0]\,
      O(3 downto 1) => cnt_idel_dec_cpt_r2(3 downto 1),
      O(0) => \NLW_cnt_idel_dec_cpt_r_reg[3]_i_6_O_UNCONNECTED\(0),
      S(3) => \cnt_idel_dec_cpt_r[3]_i_8_n_0\,
      S(2) => \cnt_idel_dec_cpt_r[3]_i_9_n_0\,
      S(1) => \cnt_idel_dec_cpt_r[3]_i_10_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[3]_i_11_n_0\
    );
\cnt_idel_dec_cpt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(4),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[4]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_idel_dec_cpt_r_reg[2]_i_7_n_0\,
      CO(3 downto 1) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cnt_idel_dec_cpt_r_reg[4]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1) => \cnt_idel_dec_cpt_r_reg[4]_i_7_n_6\,
      O(0) => \cnt_idel_dec_cpt_r_reg[4]_i_7_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cnt_idel_dec_cpt_r[4]_i_8_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[4]_i_9_n_0\
    );
\cnt_idel_dec_cpt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \cnt_idel_dec_cpt_r[5]_i_1_n_0\,
      D => cnt_idel_dec_cpt_r(5),
      Q => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      R => '0'
    );
\cnt_idel_dec_cpt_r_reg[5]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_idel_dec_cpt_r_reg[3]_i_6_n_0\,
      CO(3) => \NLW_cnt_idel_dec_cpt_r_reg[5]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \cnt_idel_dec_cpt_r_reg[5]_i_10_n_1\,
      CO(1) => \NLW_cnt_idel_dec_cpt_r_reg[5]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \cnt_idel_dec_cpt_r_reg[5]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \second_edge_taps_r_reg_n_0_[5]\,
      DI(0) => \second_edge_taps_r_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_cnt_idel_dec_cpt_r_reg[5]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => cnt_idel_dec_cpt_r2(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \cnt_idel_dec_cpt_r[5]_i_13_n_0\,
      S(0) => \cnt_idel_dec_cpt_r[5]_i_14_n_0\
    );
\cnt_shift_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440044004400040"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => rdlvl_stg1_start_reg,
      I2 => cnt_shift_r_reg(1),
      I3 => \cnt_shift_r[1]_i_2_n_0\,
      I4 => cnt_shift_r_reg(2),
      I5 => cnt_shift_r_reg(3),
      O => \cnt_shift_r[1]_i_1_n_0\
    );
\cnt_shift_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cnt_shift_r_reg[2]_0\(0),
      I1 => rdlvl_stg1_start_reg,
      I2 => rd_active_r,
      O => \cnt_shift_r[1]_i_2_n_0\
    );
\cnt_shift_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004CCC8000"
    )
        port map (
      I0 => rd_active_r,
      I1 => rdlvl_stg1_start_reg,
      I2 => \^cnt_shift_r_reg[2]_0\(0),
      I3 => cnt_shift_r_reg(1),
      I4 => cnt_shift_r_reg(2),
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \cnt_shift_r[2]_i_1_n_0\
    );
\cnt_shift_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700080"
    )
        port map (
      I0 => cnt_shift_r_reg(2),
      I1 => \cnt_shift_r[3]_i_2_n_0\,
      I2 => rdlvl_stg1_start_reg,
      I3 => \rstdiv0_sync_r1_reg_rep__13\,
      I4 => cnt_shift_r_reg(3),
      O => \cnt_shift_r[3]_i_1_n_0\
    );
\cnt_shift_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rd_active_r,
      I1 => rdlvl_stg1_start_reg,
      I2 => \^cnt_shift_r_reg[2]_0\(0),
      I3 => cnt_shift_r_reg(1),
      O => \cnt_shift_r[3]_i_2_n_0\
    );
\cnt_shift_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_active_r_reg,
      Q => \^cnt_shift_r_reg[2]_0\(0),
      R => '0'
    );
\cnt_shift_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_shift_r[1]_i_1_n_0\,
      Q => cnt_shift_r_reg(1),
      R => '0'
    );
\cnt_shift_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_shift_r[2]_i_1_n_0\,
      Q => cnt_shift_r_reg(2),
      R => '0'
    );
\cnt_shift_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cnt_shift_r[3]_i_1_n_0\,
      Q => cnt_shift_r_reg(3),
      R => '0'
    );
detect_edge_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pb_detect_edge_done_r(4),
      I1 => pb_detect_edge_done_r(5),
      I2 => pb_detect_edge_done_r(6),
      I3 => pb_detect_edge_done_r(7),
      I4 => detect_edge_done_r_i_2_n_0,
      O => detect_edge_done_r_i_1_n_0
    );
detect_edge_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pb_detect_edge_done_r(1),
      I1 => pb_detect_edge_done_r(0),
      I2 => pb_detect_edge_done_r(3),
      I3 => pb_detect_edge_done_r(2),
      O => detect_edge_done_r_i_2_n_0
    );
detect_edge_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => detect_edge_done_r_i_1_n_0,
      Q => detect_edge_done_r,
      R => '0'
    );
\done_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005554"
    )
        port map (
      I0 => done_cnt(0),
      I1 => done_cnt(1),
      I2 => done_cnt(2),
      I3 => done_cnt(3),
      I4 => done_cnt1,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \done_cnt[0]_i_1_n_0\
    );
\done_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBEBEA"
    )
        port map (
      I0 => done_cnt1,
      I1 => done_cnt(1),
      I2 => done_cnt(0),
      I3 => done_cnt(2),
      I4 => done_cnt(3),
      O => \done_cnt[1]_i_1_n_0\
    );
\done_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CCC2"
    )
        port map (
      I0 => done_cnt(3),
      I1 => done_cnt(2),
      I2 => done_cnt(0),
      I3 => done_cnt(1),
      I4 => done_cnt1,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \done_cnt[2]_i_1_n_0\
    );
\done_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => done_cnt1,
      I1 => done_cnt(1),
      I2 => done_cnt(0),
      I3 => done_cnt(2),
      I4 => done_cnt(3),
      O => \done_cnt[3]_i_1_n_0\
    );
\done_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regl_dqs_cnt[1]_i_2_n_0\,
      I1 => \done_cnt[3]_i_3_n_0\,
      I2 => p_0_in352_in,
      I3 => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\,
      O => done_cnt1
    );
\done_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(2),
      O => \done_cnt[3]_i_3_n_0\
    );
\done_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \done_cnt[0]_i_1_n_0\,
      Q => done_cnt(0),
      R => '0'
    );
\done_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \done_cnt[1]_i_1_n_0\,
      Q => done_cnt(1),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\done_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \done_cnt[2]_i_1_n_0\,
      Q => done_cnt(2),
      R => '0'
    );
\done_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \done_cnt[3]_i_1_n_0\,
      Q => done_cnt(3),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
dqs_po_dec_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_po_dec_done,
      Q => dqs_po_dec_done_r1,
      R => '0'
    );
dqs_po_dec_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dqs_po_dec_done_r1,
      Q => dqs_po_dec_done_r2,
      R => '0'
    );
fine_dly_dec_done_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fine_dly_dec_done_r10,
      I1 => fine_dly_dec_done_r1,
      O => fine_dly_dec_done_r1_i_1_n_0
    );
fine_dly_dec_done_r1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020300000200"
    )
        port map (
      I0 => \^pi_en_stg2_f_timing_reg_0\,
      I1 => pi_rdval_cnt(2),
      I2 => pi_rdval_cnt(1),
      I3 => pi_rdval_cnt(0),
      I4 => fine_dly_dec_done_r1_i_3_n_0,
      I5 => dqs_po_dec_done_r2,
      O => fine_dly_dec_done_r10
    );
fine_dly_dec_done_r1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pi_rdval_cnt(3),
      I1 => pi_rdval_cnt(5),
      I2 => pi_rdval_cnt(4),
      O => fine_dly_dec_done_r1_i_3_n_0
    );
fine_dly_dec_done_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fine_dly_dec_done_r1_i_1_n_0,
      Q => fine_dly_dec_done_r1,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
fine_dly_dec_done_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fine_dly_dec_done_r1,
      Q => fine_dly_dec_done_r2,
      R => '0'
    );
\first_edge_taps_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(3),
      I3 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \first_edge_taps_r[0]_i_1_n_0\
    );
\first_edge_taps_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(3),
      I3 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      O => \first_edge_taps_r[1]_i_1_n_0\
    );
\first_edge_taps_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(3),
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \first_edge_taps_r[2]_i_1_n_0\
    );
\first_edge_taps_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(3),
      I3 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => \first_edge_taps_r[3]_i_1_n_0\
    );
\first_edge_taps_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(3),
      I3 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \first_edge_taps_r[4]_i_1_n_0\
    );
\first_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => \first_edge_taps_r[5]_i_2_n_0\,
      O => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800202020"
    )
        port map (
      I0 => \first_edge_taps_r[5]_i_4_n_0\,
      I1 => cal1_state_r(3),
      I2 => \first_edge_taps_r[5]_i_5_n_0\,
      I3 => found_first_edge_r_reg_n_0,
      I4 => found_stable_eye_last_r,
      I5 => cal1_state_r(2),
      O => \first_edge_taps_r[5]_i_2_n_0\
    );
\first_edge_taps_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(3),
      I3 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      O => \first_edge_taps_r[5]_i_3_n_0\
    );
\first_edge_taps_r[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(1),
      O => \first_edge_taps_r[5]_i_4_n_0\
    );
\first_edge_taps_r[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => found_edge_r_reg_n_0,
      I1 => detect_edge_done_r,
      I2 => tap_limit_cpt_r,
      O => \first_edge_taps_r[5]_i_5_n_0\
    );
\first_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \first_edge_taps_r[0]_i_1_n_0\,
      Q => \first_edge_taps_r_reg_n_0_[0]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \first_edge_taps_r[1]_i_1_n_0\,
      Q => \first_edge_taps_r_reg_n_0_[1]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \first_edge_taps_r[2]_i_1_n_0\,
      Q => \first_edge_taps_r_reg_n_0_[2]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \first_edge_taps_r[3]_i_1_n_0\,
      Q => \first_edge_taps_r_reg_n_0_[3]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \first_edge_taps_r[4]_i_1_n_0\,
      Q => \first_edge_taps_r_reg_n_0_[4]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
\first_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \first_edge_taps_r[5]_i_2_n_0\,
      D => \first_edge_taps_r[5]_i_3_n_0\,
      Q => \first_edge_taps_r_reg_n_0_[5]\,
      R => \first_edge_taps_r[5]_i_1_n_0\
    );
found_edge_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I1 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      I2 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I3 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I4 => found_edge_r_i_2_n_0,
      O => found_edge_r_i_1_n_0
    );
found_edge_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I1 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I2 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I3 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      O => found_edge_r_i_2_n_0
    );
found_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => found_edge_r_i_1_n_0,
      Q => found_edge_r_reg_n_0,
      R => '0'
    );
found_first_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => \second_edge_taps_r[4]_i_3_n_0\,
      I2 => cal1_state_r(3),
      I3 => found_edge_r_reg_n_0,
      I4 => found_first_edge_r_i_2_n_0,
      I5 => found_first_edge_r_reg_n_0,
      O => found_first_edge_r_i_1_n_0
    );
found_first_edge_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800002000"
    )
        port map (
      I0 => \first_edge_taps_r[5]_i_4_n_0\,
      I1 => cal1_state_r(3),
      I2 => found_edge_r_reg_n_0,
      I3 => detect_edge_done_r,
      I4 => tap_limit_cpt_r,
      I5 => cal1_state_r(2),
      O => found_first_edge_r_i_2_n_0
    );
found_first_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => found_first_edge_r_i_1_n_0,
      Q => found_first_edge_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
found_second_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => \second_edge_taps_r[4]_i_3_n_0\,
      I2 => cal1_state_r(3),
      I3 => cal1_state_r1346_out,
      I4 => \second_edge_taps_r[5]_i_2_n_0\,
      I5 => found_second_edge_r_reg_n_0,
      O => found_second_edge_r_i_1_n_0
    );
found_second_edge_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => found_stable_eye_last_r,
      I1 => found_first_edge_r_reg_n_0,
      O => cal1_state_r1346_out
    );
found_second_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => found_second_edge_r_i_1_n_0,
      Q => found_second_edge_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
found_stable_eye_last_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => found_stable_eye_r_reg_n_0,
      I1 => detect_edge_done_r,
      I2 => found_stable_eye_last_r,
      O => found_stable_eye_last_r_i_1_n_0
    );
found_stable_eye_last_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => found_stable_eye_last_r_i_1_n_0,
      Q => found_stable_eye_last_r,
      R => pb_detect_edge_setup
    );
found_stable_eye_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pb_found_stable_eye_r(7),
      I1 => pb_found_stable_eye_r(6),
      I2 => pb_found_stable_eye_r(4),
      I3 => pb_found_stable_eye_r(5),
      I4 => found_stable_eye_r_i_2_n_0,
      O => found_stable_eye_r_i_1_n_0
    );
found_stable_eye_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pb_found_stable_eye_r(1),
      I1 => pb_found_stable_eye_r(0),
      I2 => pb_found_stable_eye_r(3),
      I3 => pb_found_stable_eye_r(2),
      O => found_stable_eye_r_i_2_n_0
    );
found_stable_eye_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => found_stable_eye_r_i_1_n_0,
      Q => found_stable_eye_r_reg_n_0,
      R => '0'
    );
\gen_byte_sel_div2.byte_sel_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => dqs_found_done_r_reg,
      O => \gen_byte_sel_div2.byte_sel_cnt_reg[0]\
    );
\gen_byte_sel_div2.byte_sel_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => regl_dqs_cnt_r(0),
      I1 => \gen_byte_sel_div2.byte_sel_cnt[1]_i_3_n_0\,
      I2 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \^rdlvl_stg1_done_r1_reg\,
      I4 => pi_f_dec_reg,
      I5 => \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0\,
      O => \gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0\
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0\,
      I1 => pi_f_dec_reg,
      I2 => \^rdlvl_stg1_done_r1_reg\,
      I3 => regl_dqs_cnt_r(1),
      I4 => \gen_byte_sel_div2.byte_sel_cnt[1]_i_3_n_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \gen_byte_sel_div2.byte_sel_cnt_reg[1]\
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(2),
      O => \gen_byte_sel_div2.byte_sel_cnt[1]_i_3_n_0\
    );
\gen_mux_rd[0].mux_rd_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      Q => \gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_mux_rd[0].mux_rd_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      Q => \gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_mux_rd[0].mux_rd_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      Q => \gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_mux_rd[0].mux_rd_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      Q => \gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_mux_rd[1].mux_rd_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      Q => \gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_mux_rd[1].mux_rd_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      Q => \gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_mux_rd[1].mux_rd_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      Q => \gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_mux_rd[1].mux_rd_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      Q => \gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_mux_rd[2].mux_rd_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\,
      Q => \gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2]\,
      R => '0'
    );
\gen_mux_rd[2].mux_rd_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\,
      Q => \gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2]\,
      R => '0'
    );
\gen_mux_rd[2].mux_rd_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      Q => \gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2]\,
      R => '0'
    );
\gen_mux_rd[2].mux_rd_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      Q => \gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2]\,
      R => '0'
    );
\gen_mux_rd[3].mux_rd_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      Q => \gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_mux_rd[3].mux_rd_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      Q => \gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_mux_rd[3].mux_rd_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      Q => \gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_mux_rd[3].mux_rd_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      Q => \gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_mux_rd[4].mux_rd_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\,
      Q => \gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4]\,
      R => '0'
    );
\gen_mux_rd[4].mux_rd_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\,
      Q => \gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4]\,
      R => '0'
    );
\gen_mux_rd[4].mux_rd_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      Q => \gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4]\,
      R => '0'
    );
\gen_mux_rd[4].mux_rd_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      Q => \gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4]\,
      R => '0'
    );
\gen_mux_rd[5].mux_rd_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      Q => \gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5]\,
      R => '0'
    );
\gen_mux_rd[5].mux_rd_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      Q => \gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5]\,
      R => '0'
    );
\gen_mux_rd[5].mux_rd_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      Q => \gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5]\,
      R => '0'
    );
\gen_mux_rd[5].mux_rd_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      Q => \gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5]\,
      R => '0'
    );
\gen_mux_rd[6].mux_rd_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\,
      Q => \gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6]\,
      R => '0'
    );
\gen_mux_rd[6].mux_rd_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\,
      Q => \gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6]\,
      R => '0'
    );
\gen_mux_rd[6].mux_rd_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\,
      Q => \gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6]\,
      R => '0'
    );
\gen_mux_rd[6].mux_rd_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\,
      Q => \gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6]\,
      R => '0'
    );
\gen_mux_rd[7].mux_rd_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      Q => \gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_mux_rd[7].mux_rd_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      Q => \gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_mux_rd[7].mux_rd_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      Q => \gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_mux_rd[7].mux_rd_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      Q => \gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_sr_r_reg_n_0,
      I1 => sr_valid_r_reg_n_0,
      O => store_sr_r0
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => store_sr_r0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r_reg_n_0,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      Q => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0\,
      Q => idel_pat0_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0\,
      Q => idel_pat0_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0\,
      Q => idel_pat0_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0\,
      Q => idel_pat0_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      O => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0\,
      Q => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg__0\,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idel_pat0_data_match_r0__0\,
      Q => \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat0_match_fall0_r(7),
      I1 => idel_pat0_match_fall0_r(6),
      I2 => idel_pat0_match_fall0_r(4),
      I3 => idel_pat0_match_fall0_r(5),
      I4 => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_fall0_r(1),
      I1 => idel_pat0_match_fall0_r(0),
      I2 => idel_pat0_match_fall0_r(3),
      I3 => idel_pat0_match_fall0_r(2),
      O => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0\,
      Q => idel_pat0_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat0_match_fall1_r(7),
      I1 => idel_pat0_match_fall1_r(6),
      I2 => idel_pat0_match_fall1_r(4),
      I3 => idel_pat0_match_fall1_r(5),
      I4 => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_fall1_r(1),
      I1 => idel_pat0_match_fall1_r(0),
      I2 => idel_pat0_match_fall1_r(3),
      I3 => idel_pat0_match_fall1_r(2),
      O => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0\,
      Q => idel_pat0_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat0_match_rise0_r(7),
      I1 => idel_pat0_match_rise0_r(6),
      I2 => idel_pat0_match_rise0_r(4),
      I3 => idel_pat0_match_rise0_r(5),
      I4 => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_rise0_r(1),
      I1 => idel_pat0_match_rise0_r(0),
      I2 => idel_pat0_match_rise0_r(3),
      I3 => idel_pat0_match_rise0_r(2),
      O => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0\,
      Q => idel_pat0_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat0_match_rise1_r(7),
      I1 => idel_pat0_match_rise1_r(6),
      I2 => idel_pat0_match_rise1_r(4),
      I3 => idel_pat0_match_rise1_r(5),
      I4 => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_rise1_r(1),
      I1 => idel_pat0_match_rise1_r(0),
      I2 => idel_pat0_match_rise1_r(3),
      I3 => idel_pat0_match_rise1_r(2),
      O => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat0_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0\,
      Q => idel_pat0_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idel_pat1_data_match_r0__0\,
      Q => \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg__0\,
      I1 => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg__0\,
      I2 => idel_pat0_match_fall0_r(4),
      I3 => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg__0\,
      I4 => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg__0\,
      I1 => idel_pat0_match_fall0_r(0),
      I2 => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg__0\,
      I3 => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg__0\,
      O => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0\,
      Q => idel_pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg__0\,
      I1 => idel_pat0_match_fall1_r(6),
      I2 => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg__0\,
      I3 => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg__0\,
      I4 => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg__0\,
      I1 => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg__0\,
      I2 => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg__0\,
      I3 => idel_pat0_match_fall1_r(2),
      O => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0\,
      Q => idel_pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => idel_pat0_match_rise0_r(7),
      I1 => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg__0\,
      I2 => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg__0\,
      I3 => \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg__0\,
      I4 => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg__0\,
      I1 => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg__0\,
      I2 => idel_pat0_match_rise0_r(3),
      I3 => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg__0\,
      O => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0\,
      Q => idel_pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg__0\,
      I1 => \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg__0\,
      I2 => \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg__0\,
      I3 => idel_pat0_match_rise1_r(5),
      I4 => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idel_pat0_match_rise1_r(1),
      I1 => \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg__0\,
      I2 => \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg__0\,
      I3 => \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg__0\,
      O => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.idel_pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0\,
      Q => idel_pat1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.idel_pat_data_match_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0\,
      I1 => \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0\,
      I2 => sr_valid_r2,
      I3 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      O => \gen_pat_match_div2.idel_pat_data_match_i_1_n_0\
    );
\gen_pat_match_div2.idel_pat_data_match_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.idel_pat_data_match_i_1_n_0\,
      Q => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7]\,
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      R => '0'
    );
\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_active_r,
      D => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      Q => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_319_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_342_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_342_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_338_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_338_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_336_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_336_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_334_out
    );
\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_334_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sr_valid_r2,
      O => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_332_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_327_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_327_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_325_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_325_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_323_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_323_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_321_out
    );
\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_321_out,
      Q => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_diff_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0\,
      Q => p_1_in17_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_293_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_314_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_314_out,
      Q => p_0_in289_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_312_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_312_out,
      Q => p_3_in291_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_310_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_310_out,
      Q => p_1_in292_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_308_out
    );
\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_308_out,
      Q => p_2_in290_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_diff_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0\,
      Q => p_0_in102_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_306_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_301_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_301_out,
      Q => p_0_in302_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_299_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_299_out,
      Q => p_3_in304_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_297_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_297_out,
      Q => p_1_in305_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_295_out
    );
\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_295_out,
      Q => p_2_in303_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_diff_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0\,
      Q => p_1_in14_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_267_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      O => p_288_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_288_out,
      Q => p_0_in263_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      O => p_286_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_286_out,
      Q => p_3_in265_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      O => p_284_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_284_out,
      Q => p_1_in266_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      O => p_282_out
    );
\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_282_out,
      Q => p_2_in264_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_diff_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0\,
      Q => p_0_in99_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_280_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0\(0),
      O => p_275_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_275_out,
      Q => p_0_in276_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0\(0),
      O => p_273_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_273_out,
      Q => p_3_in278_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0\(0),
      O => p_271_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_271_out,
      Q => p_1_in279_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0\(0),
      O => p_269_out
    );
\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_269_out,
      Q => p_2_in277_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_diff_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0\,
      Q => p_1_in11_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_241_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_262_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_262_out,
      Q => p_0_in237_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      O => p_260_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_260_out,
      Q => p_3_in239_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      O => p_258_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_258_out,
      Q => p_1_in240_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_256_out
    );
\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_256_out,
      Q => p_2_in238_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_diff_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0\,
      Q => p_0_in96_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_254_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0\(0),
      O => p_249_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_249_out,
      Q => p_0_in250_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0\(0),
      O => p_247_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_247_out,
      Q => p_3_in252_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0\(0),
      O => p_245_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_245_out,
      Q => p_1_in253_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0\(0),
      O => p_243_out
    );
\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_243_out,
      Q => p_2_in251_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_diff_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0\,
      Q => p_1_in8_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_215_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      O => p_236_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_236_out,
      Q => p_0_in211_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      O => p_234_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_234_out,
      Q => p_3_in213_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      O => p_232_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_232_out,
      Q => p_1_in214_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_230_out
    );
\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_230_out,
      Q => p_2_in212_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_diff_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0\,
      Q => p_0_in93_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_228_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_223_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_223_out,
      Q => p_0_in224_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_221_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_221_out,
      Q => p_3_in226_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_219_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_219_out,
      Q => p_1_in227_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_217_out
    );
\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_217_out,
      Q => p_2_in225_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_diff_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0\,
      Q => p_1_in5_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_189_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_210_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_210_out,
      Q => p_0_in185_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_208_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_208_out,
      Q => p_3_in187_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_206_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_206_out,
      Q => p_1_in188_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_204_out
    );
\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_204_out,
      Q => p_2_in186_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_diff_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0\,
      Q => p_0_in90_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_202_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_197_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_197_out,
      Q => p_0_in198_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_195_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_195_out,
      Q => p_3_in200_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_193_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_193_out,
      Q => p_1_in201_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_191_out
    );
\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_191_out,
      Q => p_2_in199_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_diff_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0\,
      Q => p_1_in2_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_163_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_184_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_184_out,
      Q => p_0_in159_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_182_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_182_out,
      Q => p_3_in161_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_180_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_180_out,
      Q => p_1_in162_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_178_out
    );
\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_178_out,
      Q => p_2_in160_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_diff_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0\,
      Q => p_0_in87_in,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_176_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_171_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_171_out,
      Q => p_0_in172_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_169_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_169_out,
      Q => p_3_in174_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_167_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_167_out,
      Q => p_1_in175_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_165_out
    );
\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_165_out,
      Q => p_2_in173_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7]\,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_137_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_158_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_158_out,
      Q => p_0_in134_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_156_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_156_out,
      Q => p_3_in135_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_154_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_154_out,
      Q => p_1_in136_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_152_out
    );
\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_152_out,
      Q => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0\,
      Q => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      R => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0\
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \p_150_out__0\,
      Q => \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0\,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_145_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_145_out,
      Q => p_0_in146_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_143_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_143_out,
      Q => p_3_in148_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => sr_valid_r_reg_n_0,
      I1 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(1),
      I2 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(1),
      I3 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0\(0),
      I4 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0\(0),
      O => p_141_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_141_out,
      Q => p_1_in149_in,
      R => '0'
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(1),
      I1 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(1),
      I2 => \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0\(0),
      I3 => \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0\(0),
      I4 => sr_valid_r_reg_n_0,
      O => p_139_out
    );
\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_139_out,
      Q => p_2_in147_in,
      R => '0'
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      O => \p_0_in__1\(0)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      O => \p_0_in__1\(1)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      O => \p_0_in__1\(2)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      O => \p_0_in__1\(3)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0\,
      O => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(0),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\,
      O => pb_cnt_eye_size_r
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      O => \p_0_in__1\(4)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => pb_detect_edge_done_r(0),
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I5 => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      O => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      O => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pb_cnt_eye_size_r,
      D => \p_0_in__1\(0),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pb_cnt_eye_size_r,
      D => \p_0_in__1\(1),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pb_cnt_eye_size_r,
      D => \p_0_in__1\(2),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pb_cnt_eye_size_r,
      D => \p_0_in__1\(3),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pb_cnt_eye_size_r,
      D => \p_0_in__1\(4),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      R => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => pb_detect_edge_done_r(0),
      I1 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0\,
      Q => pb_detect_edge_done_r(0),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0FB"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I3 => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\,
      I4 => pb_detect_edge_done_r(0),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0]\,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      O => \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0\
    );
\gen_track_left_edge[0].pb_found_edge_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0\,
      Q => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF00200000"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0\,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0]\,
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(0),
      O => \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0\,
      Q => pb_found_stable_eye_r(0),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A000E"
    )
        port map (
      I0 => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      I1 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0]\,
      I2 => pb_detect_edge_setup,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(0),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0\
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDFFFDFFEFFF"
    )
        port map (
      I0 => cal1_state_r(2),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(3),
      I5 => cal1_state_r(1),
      O => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0\,
      Q => \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      O => \p_0_in__2\(0)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      O => \p_0_in__2\(1)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      O => \p_0_in__2\(2)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      O => \p_0_in__2\(3)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => p_0_in16_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0\,
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(1),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\,
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      O => \p_0_in__2\(4)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => pb_detect_edge_done_r(1),
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in102_in,
      I4 => p_0_in16_in,
      I5 => p_1_in17_in,
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      O => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__2\(0),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__2\(1),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__2\(2),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__2\(3),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0\,
      D => \p_0_in__2\(4),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      R => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => pb_detect_edge_done_r(1),
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in102_in,
      I3 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0\,
      Q => pb_detect_edge_done_r(1),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[1].pb_found_edge_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0FB"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I3 => \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0\,
      I4 => pb_detect_edge_done_r(1),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_found_edge_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_1_in17_in,
      I1 => p_0_in16_in,
      I2 => p_0_in102_in,
      I3 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0\
    );
\gen_track_left_edge[1].pb_found_edge_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0\,
      Q => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF00200000"
    )
        port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0\,
      I1 => p_0_in16_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1]\,
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(1),
      O => \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0\,
      Q => pb_found_stable_eye_r(1),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A000E"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => p_0_in102_in,
      I2 => pb_detect_edge_setup,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(1),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0\
    );
\gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0\,
      Q => p_0_in16_in,
      R => '0'
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      O => \p_0_in__3\(0)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      O => \p_0_in__3\(1)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      O => \p_0_in__3\(2)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      O => \p_0_in__3\(3)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => p_0_in13_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0\,
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(2),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\,
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      O => \p_0_in__3\(4)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => pb_detect_edge_done_r(2),
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in99_in,
      I4 => p_0_in13_in,
      I5 => p_1_in14_in,
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      O => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__3\(0),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__3\(1),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__3\(2),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__3\(3),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0\,
      D => \p_0_in__3\(4),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      R => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => pb_detect_edge_done_r(2),
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in99_in,
      I3 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0\,
      Q => pb_detect_edge_done_r(2),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[2].pb_found_edge_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0FB"
    )
        port map (
      I0 => p_0_in13_in,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      I3 => \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0\,
      I4 => pb_detect_edge_done_r(2),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_found_edge_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_1_in14_in,
      I1 => p_0_in13_in,
      I2 => p_0_in99_in,
      I3 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0\
    );
\gen_track_left_edge[2].pb_found_edge_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0\,
      Q => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF00200000"
    )
        port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0\,
      I1 => p_0_in13_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2]\,
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(2),
      O => \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0\,
      Q => pb_found_stable_eye_r(2),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A000E"
    )
        port map (
      I0 => p_0_in13_in,
      I1 => p_0_in99_in,
      I2 => pb_detect_edge_setup,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(2),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0\
    );
\gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0\,
      Q => p_0_in13_in,
      R => '0'
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      O => \p_0_in__4\(0)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      O => \p_0_in__4\(1)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      O => \p_0_in__4\(2)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      O => \p_0_in__4\(3)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => p_0_in10_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0\,
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(3),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\,
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      O => \p_0_in__4\(4)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => pb_detect_edge_done_r(3),
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in96_in,
      I4 => p_0_in10_in,
      I5 => p_1_in11_in,
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      O => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__4\(0),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__4\(1),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__4\(2),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__4\(3),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0\,
      D => \p_0_in__4\(4),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      R => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => pb_detect_edge_done_r(3),
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in96_in,
      I3 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0\,
      Q => pb_detect_edge_done_r(3),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[3].pb_found_edge_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0FB"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I3 => \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0\,
      I4 => pb_detect_edge_done_r(3),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_found_edge_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_1_in11_in,
      I1 => p_0_in10_in,
      I2 => p_0_in96_in,
      I3 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0\
    );
\gen_track_left_edge[3].pb_found_edge_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0\,
      Q => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF00200000"
    )
        port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0\,
      I1 => p_0_in10_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3]\,
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(3),
      O => \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0\,
      Q => pb_found_stable_eye_r(3),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A000E"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_0_in96_in,
      I2 => pb_detect_edge_setup,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(3),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0\
    );
\gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0\,
      Q => p_0_in10_in,
      R => '0'
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      O => \p_0_in__5\(0)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      O => \p_0_in__5\(1)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      O => \p_0_in__5\(2)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      O => \p_0_in__5\(3)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => p_0_in7_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0\,
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(4),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\,
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      O => \p_0_in__5\(4)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => pb_detect_edge_done_r(4),
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in93_in,
      I4 => p_0_in7_in,
      I5 => p_1_in8_in,
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      O => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__5\(0),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__5\(1),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__5\(2),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__5\(3),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0\,
      D => \p_0_in__5\(4),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      R => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => pb_detect_edge_done_r(4),
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in93_in,
      I3 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0\,
      Q => pb_detect_edge_done_r(4),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[4].pb_found_edge_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0FB"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      I3 => \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0\,
      I4 => pb_detect_edge_done_r(4),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_found_edge_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => p_0_in7_in,
      I2 => p_0_in93_in,
      I3 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0\
    );
\gen_track_left_edge[4].pb_found_edge_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0\,
      Q => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF00200000"
    )
        port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0\,
      I1 => p_0_in7_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4]\,
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(4),
      O => \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0\,
      Q => pb_found_stable_eye_r(4),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A000E"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_0_in93_in,
      I2 => pb_detect_edge_setup,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(4),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0\
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0\,
      Q => p_0_in7_in,
      R => '0'
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      O => \p_0_in__6\(0)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      O => \p_0_in__6\(1)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      O => \p_0_in__6\(2)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      O => \p_0_in__6\(3)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => p_0_in4_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0\,
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(5),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\,
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      O => \p_0_in__6\(4)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => pb_detect_edge_done_r(5),
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in90_in,
      I4 => p_0_in4_in,
      I5 => p_1_in5_in,
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      O => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__6\(0),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__6\(1),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__6\(2),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__6\(3),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0\,
      D => \p_0_in__6\(4),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      R => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => pb_detect_edge_done_r(5),
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in90_in,
      I3 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0\,
      Q => pb_detect_edge_done_r(5),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[5].pb_found_edge_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0FB"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I3 => \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0\,
      I4 => pb_detect_edge_done_r(5),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_found_edge_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_0_in4_in,
      I2 => p_0_in90_in,
      I3 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0\
    );
\gen_track_left_edge[5].pb_found_edge_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0\,
      Q => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF00200000"
    )
        port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0\,
      I1 => p_0_in4_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5]\,
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(5),
      O => \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0\,
      Q => pb_found_stable_eye_r(5),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A000E"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_0_in90_in,
      I2 => pb_detect_edge_setup,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(5),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0\
    );
\gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0\,
      Q => p_0_in4_in,
      R => '0'
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      O => \p_0_in__7\(0)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      O => \p_0_in__7\(1)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      O => \p_0_in__7\(2)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      O => \p_0_in__7\(3)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => p_0_in1_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0\,
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(6),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\,
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      O => \p_0_in__7\(4)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => pb_detect_edge_done_r(6),
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => p_0_in87_in,
      I4 => p_0_in1_in,
      I5 => p_1_in2_in,
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      O => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__7\(0),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__7\(1),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__7\(2),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__7\(3),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0\,
      D => \p_0_in__7\(4),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      R => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => pb_detect_edge_done_r(6),
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => p_0_in87_in,
      I3 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0\,
      Q => pb_detect_edge_done_r(6),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[6].pb_found_edge_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0FB"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I3 => \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0\,
      I4 => pb_detect_edge_done_r(6),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_found_edge_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => p_0_in87_in,
      I3 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0\
    );
\gen_track_left_edge[6].pb_found_edge_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0\,
      Q => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF00200000"
    )
        port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0\,
      I1 => p_0_in1_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6]\,
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(6),
      O => \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0\,
      Q => pb_found_stable_eye_r(6),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A000E"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in87_in,
      I2 => pb_detect_edge_setup,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(6),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0\
    );
\gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0\,
      Q => p_0_in1_in,
      R => '0'
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      O => \p_0_in__8\(0)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      O => \p_0_in__8\(1)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      O => \p_0_in__8\(2)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      O => \p_0_in__8\(3)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => pb_detect_edge_setup,
      I1 => p_0_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0\,
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => pb_detect_edge_done_r(7),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\,
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      O => \p_0_in__8\(4)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => pb_detect_edge_done_r(7),
      I1 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      I4 => p_0_in,
      I5 => \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7]\,
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      O => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__8\(0),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__8\(1),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__8\(2),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__8\(3),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0\,
      D => \p_0_in__8\(4),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      R => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000060"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(2),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(4),
      I5 => cal1_state_r(0),
      O => pb_detect_edge_setup
    );
\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => pb_detect_edge_done_r(7),
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      I3 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0\
    );
\gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0\,
      Q => pb_detect_edge_done_r(7),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[7].pb_found_edge_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0FB"
    )
        port map (
      I0 => p_0_in,
      I1 => samp_cnt_done_r_reg_n_0,
      I2 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I3 => \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0\,
      I4 => pb_detect_edge_done_r(7),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_found_edge_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7]\,
      I1 => p_0_in,
      I2 => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      I3 => samp_cnt_done_r_reg_n_0,
      O => \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0\
    );
\gen_track_left_edge[7].pb_found_edge_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0\,
      Q => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF00200000"
    )
        port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0\,
      I1 => p_0_in,
      I2 => samp_cnt_done_r_reg_n_0,
      I3 => \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7]\,
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0\,
      I5 => pb_found_stable_eye_r(7),
      O => \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0\,
      Q => pb_found_stable_eye_r(7),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A000E"
    )
        port map (
      I0 => p_0_in,
      I1 => \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7]\,
      I2 => pb_detect_edge_setup,
      I3 => samp_cnt_done_r_reg_n_0,
      I4 => pb_detect_edge_done_r(7),
      I5 => \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0\,
      O => \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0\
    );
\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
idel_adj_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => idel_adj_inc,
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(4),
      I4 => idel_adj_inc_i_3_n_0,
      I5 => idel_adj_inc_reg_n_0,
      O => idel_adj_inc_i_1_n_0
    );
idel_adj_inc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => cal1_wait_r,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(2),
      I3 => cal1_state_r(4),
      O => idel_adj_inc
    );
idel_adj_inc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000880F000000"
    )
        port map (
      I0 => detect_edge_done_r,
      I1 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I2 => cal1_wait_r,
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(0),
      O => idel_adj_inc_i_3_n_0
    );
idel_adj_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idel_adj_inc_i_1_n_0,
      Q => idel_adj_inc_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\idel_dec_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004400030000"
    )
        port map (
      I0 => \idel_dec_cnt__0\(0),
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(5),
      I4 => idelay_tap_cnt_r(0),
      I5 => cal1_state_r(4),
      O => idel_dec_cnt(0)
    );
\idel_dec_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004FFFF40040000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => \idel_dec_cnt__0\(1),
      I3 => \idel_dec_cnt__0\(0),
      I4 => cal1_state_r(1),
      I5 => \idel_dec_cnt[1]_i_2_n_0\,
      O => idel_dec_cnt(1)
    );
\idel_dec_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][1][1]\,
      I3 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      I5 => cal1_state_r(4),
      O => \idel_dec_cnt[1]_i_2_n_0\
    );
\idel_dec_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][1][2]\,
      I3 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      I5 => cal1_state_r(4),
      O => \idel_dec_cnt[2]_i_2_n_0\
    );
\idel_dec_cnt[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404004"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => \idel_dec_cnt__0\(2),
      I3 => \idel_dec_cnt__0\(1),
      I4 => \idel_dec_cnt__0\(0),
      O => \idel_dec_cnt[2]_i_3_n_0\
    );
\idel_dec_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][1][3]\,
      I3 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      I5 => cal1_state_r(4),
      O => \idel_dec_cnt[3]_i_2_n_0\
    );
\idel_dec_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404004"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => \idel_dec_cnt__0\(3),
      I3 => \idel_dec_cnt__0\(2),
      I4 => \idel_dec_cnt__0\(0),
      I5 => \idel_dec_cnt__0\(1),
      O => \idel_dec_cnt[3]_i_3_n_0\
    );
\idel_dec_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \idel_dec_cnt_reg[4]_i_3_n_0\,
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(5),
      I4 => \idel_dec_cnt[4]_i_4_n_0\,
      I5 => \idel_dec_cnt[4]_i_5_n_0\,
      O => \idel_dec_cnt[4]_i_1_n_0\
    );
\idel_dec_cnt[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(3),
      O => \idel_dec_cnt[4]_i_10_n_0\
    );
\idel_dec_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004400470044"
    )
        port map (
      I0 => \idel_dec_cnt[4]_i_6_n_0\,
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(5),
      I4 => idelay_tap_cnt_r(4),
      I5 => cal1_state_r(4),
      O => idel_dec_cnt(4)
    );
\idel_dec_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(4),
      O => \idel_dec_cnt[4]_i_4_n_0\
    );
\idel_dec_cnt[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_cal1_state_r[4]_i_6_n_0\,
      I1 => \idel_dec_cnt[4]_i_9_n_0\,
      I2 => mpr_dec_cpt_r_reg_n_0,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[2]\,
      I4 => \cnt_idel_dec_cpt_r_reg_n_0_[3]\,
      I5 => cal1_state_r(2),
      O => \idel_dec_cnt[4]_i_5_n_0\
    );
\idel_dec_cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556FFFFFFFF"
    )
        port map (
      I0 => \idel_dec_cnt__0\(4),
      I1 => \idel_dec_cnt__0\(3),
      I2 => \idel_dec_cnt__0\(1),
      I3 => \idel_dec_cnt__0\(0),
      I4 => \idel_dec_cnt__0\(2),
      I5 => cal1_state_r(4),
      O => \idel_dec_cnt[4]_i_6_n_0\
    );
\idel_dec_cnt[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(2),
      I2 => detect_edge_done_r,
      I3 => \gen_pat_match_div2.idel_pat_data_match_reg_n_0\,
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(3),
      O => \idel_dec_cnt[4]_i_7_n_0\
    );
\idel_dec_cnt[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA400040"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => idel_pat_detect_valid_r_reg_n_0,
      I2 => idel_mpr_pat_detect_r,
      I3 => cal1_state_r(2),
      I4 => cal1_state_r2,
      I5 => \idel_dec_cnt[4]_i_10_n_0\,
      O => \idel_dec_cnt[4]_i_8_n_0\
    );
\idel_dec_cnt[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \cnt_idel_dec_cpt_r_reg_n_0_[5]\,
      I1 => \cnt_idel_dec_cpt_r_reg_n_0_[4]\,
      I2 => \cnt_idel_dec_cpt_r_reg_n_0_[0]\,
      I3 => \cnt_idel_dec_cpt_r_reg_n_0_[1]\,
      O => \idel_dec_cnt[4]_i_9_n_0\
    );
\idel_dec_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(0),
      Q => \idel_dec_cnt__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\idel_dec_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(1),
      Q => \idel_dec_cnt__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\idel_dec_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(2),
      Q => \idel_dec_cnt__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\idel_dec_cnt_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \idel_dec_cnt[2]_i_2_n_0\,
      I1 => \idel_dec_cnt[2]_i_3_n_0\,
      O => idel_dec_cnt(2),
      S => cal1_state_r(1)
    );
\idel_dec_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(3),
      Q => \idel_dec_cnt__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\idel_dec_cnt_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \idel_dec_cnt[3]_i_2_n_0\,
      I1 => \idel_dec_cnt[3]_i_3_n_0\,
      O => idel_dec_cnt(3),
      S => cal1_state_r(1)
    );
\idel_dec_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \idel_dec_cnt[4]_i_1_n_0\,
      D => idel_dec_cnt(4),
      Q => \idel_dec_cnt__0\(4),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\idel_dec_cnt_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \idel_dec_cnt[4]_i_7_n_0\,
      I1 => \idel_dec_cnt[4]_i_8_n_0\,
      O => \idel_dec_cnt_reg[4]_i_3_n_0\,
      S => cal1_state_r(1)
    );
idel_pat0_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => idel_pat0_match_rise1_and_r,
      I1 => idel_pat0_match_rise0_and_r,
      I2 => idel_pat0_match_fall1_and_r,
      I3 => idel_pat0_match_fall0_and_r,
      O => \idel_pat0_data_match_r0__0\
    );
idel_pat1_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => idel_pat1_match_fall1_and_r,
      I1 => idel_pat1_match_fall0_and_r,
      I2 => idel_pat1_match_rise1_and_r,
      I3 => idel_pat1_match_rise0_and_r,
      O => \idel_pat1_data_match_r0__0\
    );
idel_pat_detect_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00EF01FF00FF00"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => idel_pat_detect_valid_r_reg_n_0,
      I4 => cal1_state_r(2),
      I5 => cal1_dlyce_cpt_r_i_2_n_0,
      O => idel_pat_detect_valid_r_i_1_n_0
    );
idel_pat_detect_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idel_pat_detect_valid_r_i_1_n_0,
      Q => idel_pat_detect_valid_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\idelay_tap_cnt_r[0][0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \^idelay_ce_int\,
      I2 => idelay_tap_cnt_slice_r(0),
      I3 => \idelay_tap_cnt_r[0][0][3]_i_4_n_0\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      O => \idelay_tap_cnt_r[0][0][0]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      I1 => \idelay_tap_cnt_r[0][0][1]_i_2_n_0\,
      I2 => \idelay_tap_cnt_r[0][0][3]_i_4_n_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \idelay_tap_cnt_r[0][0][1]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \^idelay_ce_int\,
      I1 => idelay_tap_cnt_slice_r(1),
      I2 => \^idelay_inc_int\,
      I3 => idelay_tap_cnt_slice_r(0),
      O => \idelay_tap_cnt_r[0][0][1]_i_2_n_0\
    );
\idelay_tap_cnt_r[0][0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      I1 => \idelay_tap_cnt_r[0][0][2]_i_2_n_0\,
      I2 => \idelay_tap_cnt_r[0][0][3]_i_4_n_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \idelay_tap_cnt_r[0][0][2]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28A0A082"
    )
        port map (
      I0 => \^idelay_ce_int\,
      I1 => idelay_tap_cnt_slice_r(1),
      I2 => idelay_tap_cnt_slice_r(2),
      I3 => idelay_tap_cnt_slice_r(0),
      I4 => \^idelay_inc_int\,
      O => \idelay_tap_cnt_r[0][0][2]_i_2_n_0\
    );
\idelay_tap_cnt_r[0][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4884FFFF48840000"
    )
        port map (
      I0 => \idelay_tap_cnt_r[0][0][3]_i_2_n_0\,
      I1 => \idelay_tap_cnt_r[0][0][3]_i_3_n_0\,
      I2 => idelay_tap_cnt_slice_r(3),
      I3 => idelay_tap_cnt_slice_r(2),
      I4 => \idelay_tap_cnt_r[0][0][3]_i_4_n_0\,
      I5 => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      O => \idelay_tap_cnt_r[0][0][3]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D554"
    )
        port map (
      I0 => idelay_tap_cnt_slice_r(2),
      I1 => idelay_tap_cnt_slice_r(0),
      I2 => \^idelay_inc_int\,
      I3 => idelay_tap_cnt_slice_r(1),
      O => \idelay_tap_cnt_r[0][0][3]_i_2_n_0\
    );
\idelay_tap_cnt_r[0][0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^idelay_ce_int\,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \idelay_tap_cnt_r[0][0][3]_i_3_n_0\
    );
\idelay_tap_cnt_r[0][0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAAFFFF"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \^idelay_ce_int\,
      I3 => \FSM_sequential_cal1_state_r[5]_i_7_n_0\,
      I4 => idelay_ld_reg,
      I5 => \po_stg2_wrcal_cnt_reg[0]\(0),
      O => \idelay_tap_cnt_r[0][0][3]_i_4_n_0\
    );
\idelay_tap_cnt_r[0][0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      I1 => \idelay_tap_cnt_r[0][0][4]_i_2_n_0\,
      I2 => \idelay_tap_cnt_r[0][0][3]_i_4_n_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \idelay_tap_cnt_r[0][0][4]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][0][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA88002"
    )
        port map (
      I0 => \^idelay_ce_int\,
      I1 => \idelay_tap_cnt_r[0][0][3]_i_2_n_0\,
      I2 => idelay_tap_cnt_slice_r(2),
      I3 => idelay_tap_cnt_slice_r(3),
      I4 => idelay_tap_cnt_slice_r(4),
      O => \idelay_tap_cnt_r[0][0][4]_i_2_n_0\
    );
\idelay_tap_cnt_r[0][1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \^idelay_ce_int\,
      I2 => idelay_tap_cnt_slice_r(0),
      I3 => \rstdiv0_sync_r1_reg_rep__13_0\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][1][0]\,
      O => \idelay_tap_cnt_r[0][1][0]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][1][1]\,
      I1 => \idelay_tap_cnt_r[0][0][1]_i_2_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__13_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \idelay_tap_cnt_r[0][1][1]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][1][2]\,
      I1 => \idelay_tap_cnt_r[0][0][2]_i_2_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__13_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \idelay_tap_cnt_r[0][1][2]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4884FFFF48840000"
    )
        port map (
      I0 => \idelay_tap_cnt_r[0][0][3]_i_2_n_0\,
      I1 => \idelay_tap_cnt_r[0][0][3]_i_3_n_0\,
      I2 => idelay_tap_cnt_slice_r(3),
      I3 => idelay_tap_cnt_slice_r(2),
      I4 => \rstdiv0_sync_r1_reg_rep__13_0\,
      I5 => \idelay_tap_cnt_r_reg_n_0_[0][1][3]\,
      O => \idelay_tap_cnt_r[0][1][3]_i_1_n_0\
    );
\idelay_tap_cnt_r[0][1][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[1]\,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      I2 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      O => \idelay_tap_cnt_r_reg[0][1][1]_0\
    );
\idelay_tap_cnt_r[0][1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][1][4]\,
      I1 => \idelay_tap_cnt_r[0][0][4]_i_2_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__13_0\,
      I3 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \idelay_tap_cnt_r[0][1][4]_i_1_n_0\
    );
\idelay_tap_cnt_r_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idelay_tap_cnt_r[0][0][0]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idelay_tap_cnt_r[0][0][1]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idelay_tap_cnt_r[0][0][2]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idelay_tap_cnt_r[0][0][3]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idelay_tap_cnt_r[0][0][4]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idelay_tap_cnt_r[0][1][0]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][1][0]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idelay_tap_cnt_r[0][1][1]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][1][1]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idelay_tap_cnt_r[0][1][2]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][1][2]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idelay_tap_cnt_r[0][1][3]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][1][3]\,
      R => '0'
    );
\idelay_tap_cnt_r_reg[0][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \idelay_tap_cnt_r[0][1][4]_i_1_n_0\,
      Q => \idelay_tap_cnt_r_reg_n_0_[0][1][4]\,
      R => '0'
    );
\idelay_tap_cnt_slice_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][1][0]\,
      I1 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      O => idelay_tap_cnt_r(0)
    );
\idelay_tap_cnt_slice_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][1][1]\,
      I1 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      O => idelay_tap_cnt_r(1)
    );
\idelay_tap_cnt_slice_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][1][2]\,
      I1 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      O => idelay_tap_cnt_r(2)
    );
\idelay_tap_cnt_slice_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][1][3]\,
      I1 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      O => idelay_tap_cnt_r(3)
    );
\idelay_tap_cnt_slice_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][1][4]\,
      I1 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      O => idelay_tap_cnt_r(4)
    );
\idelay_tap_cnt_slice_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_cnt_r(0),
      Q => idelay_tap_cnt_slice_r(0),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\idelay_tap_cnt_slice_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_cnt_r(1),
      Q => idelay_tap_cnt_slice_r(1),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\idelay_tap_cnt_slice_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_cnt_r(2),
      Q => idelay_tap_cnt_slice_r(2),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\idelay_tap_cnt_slice_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_cnt_r(3),
      Q => idelay_tap_cnt_slice_r(3),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\idelay_tap_cnt_slice_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_cnt_r(4),
      Q => idelay_tap_cnt_slice_r(4),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
idelay_tap_limit_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => idelay_tap_limit_r_reg_n_0,
      I1 => idelay_tap_limit_r_i_2_n_0,
      I2 => idelay_tap_limit_r_i_3_n_0,
      I3 => \^idelay_tap_limit_r_reg_0\,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      O => idelay_tap_limit_r_i_1_n_0
    );
idelay_tap_limit_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][1][1]\,
      I1 => \idelay_tap_cnt_r_reg_n_0_[0][1][2]\,
      I2 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \idelay_tap_cnt_r_reg_n_0_[0][1][0]\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][1][4]\,
      I5 => \idelay_tap_cnt_r_reg_n_0_[0][1][3]\,
      O => idelay_tap_limit_r_i_2_n_0
    );
idelay_tap_limit_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \idelay_tap_cnt_r_reg_n_0_[0][0][1]\,
      I1 => \idelay_tap_cnt_r_reg_n_0_[0][0][2]\,
      I2 => \idelay_tap_cnt_r_reg_n_0_[0][0][0]\,
      I3 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I4 => \idelay_tap_cnt_r_reg_n_0_[0][0][4]\,
      I5 => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      O => idelay_tap_limit_r_i_3_n_0
    );
idelay_tap_limit_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_tap_limit_r_i_1_n_0,
      Q => idelay_tap_limit_r_reg_n_0,
      R => '0'
    );
\init_state_r[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \one_rank.stg1_wr_done_reg\,
      I1 => \^rdlvl_last_byte_done\,
      I2 => pi_dqs_found_done,
      I3 => \^rdlvl_stg1_done_r1_reg\,
      O => \init_state_r_reg[3]_0\
    );
\init_state_r[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1_reg\,
      I1 => pi_dqs_found_done,
      O => \init_state_r_reg[3]\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0\,
      I1 => \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__13\,
      I3 => inhibit_edge_detect_r,
      I4 => \mpr_2to1.inhibit_edge_detect_r_i_5_n_0\,
      I5 => \mpr_2to1.idel_mpr_pat_detect_r_i_4_n_0\,
      O => \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt[2]_i_4_n_0\,
      I1 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I3 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I4 => \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\,
      I5 => idel_mpr_pat_detect_r,
      O => \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(2),
      I5 => cal1_state_r(1),
      O => \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0\
    );
\mpr_2to1.idel_mpr_pat_detect_r_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I1 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I2 => \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\,
      I3 => idel_pat_detect_valid_r_reg_n_0,
      O => \mpr_2to1.idel_mpr_pat_detect_r_i_4_n_0\
    );
\mpr_2to1.idel_mpr_pat_detect_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0\,
      Q => idel_mpr_pat_detect_r,
      R => '0'
    );
\mpr_2to1.inhibit_edge_detect_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBF00"
    )
        port map (
      I0 => \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\,
      I1 => \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\,
      I2 => \mpr_2to1.inhibit_edge_detect_r_i_4_n_0\,
      I3 => inhibit_edge_detect_r,
      I4 => \mpr_2to1.inhibit_edge_detect_r_i_5_n_0\,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \mpr_2to1.inhibit_edge_detect_r_i_1_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => mpr_rd_fall1_prev_r,
      I1 => mpr_rd_rise1_prev_r,
      I2 => mpr_rd_fall0_prev_r,
      I3 => mpr_rd_rise0_prev_r,
      O => \mpr_2to1.inhibit_edge_detect_r_i_2_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(0),
      I5 => cal1_state_r(2),
      O => \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => idelay_tap_cnt_r(1),
      I1 => \idelay_tap_cnt_r_reg_n_0_[0][1][3]\,
      I2 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \idelay_tap_cnt_r_reg_n_0_[0][0][3]\,
      I4 => idelay_tap_cnt_r(2),
      I5 => idelay_tap_cnt_r(4),
      O => \mpr_2to1.inhibit_edge_detect_r_i_4_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mpr_rd_fall1_prev_r,
      I1 => mpr_rd_fall0_prev_r,
      I2 => mpr_rd_rise0_prev_r,
      I3 => mpr_rd_rise1_prev_r,
      O => \mpr_2to1.inhibit_edge_detect_r_i_5_n_0\
    );
\mpr_2to1.inhibit_edge_detect_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mpr_2to1.inhibit_edge_detect_r_i_1_n_0\,
      Q => inhibit_edge_detect_r,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I1 => stable_idel_cnt,
      I2 => stable_idel_cnt0,
      O => \mpr_2to1.stable_idel_cnt[0]_i_1_n_0\
    );
\mpr_2to1.stable_idel_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I1 => stable_idel_cnt,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I3 => stable_idel_cnt0,
      O => \mpr_2to1.stable_idel_cnt[1]_i_1_n_0\
    );
\mpr_2to1.stable_idel_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I1 => stable_idel_cnt,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I3 => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      I4 => stable_idel_cnt0,
      O => \mpr_2to1.stable_idel_cnt[2]_i_1_n_0\
    );
\mpr_2to1.stable_idel_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \mpr_2to1.stable_idel_cnt[2]_i_4_n_0\,
      I1 => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      I2 => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      I3 => \mpr_2to1.inhibit_edge_detect_r_i_3_n_0\,
      I4 => idel_pat_detect_valid_r_reg_n_0,
      I5 => \FSM_sequential_cal1_state_r[4]_i_6_n_0\,
      O => stable_idel_cnt
    );
\mpr_2to1.stable_idel_cnt[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__13\,
      I2 => \mpr_2to1.stable_idel_cnt[2]_i_4_n_0\,
      O => stable_idel_cnt0
    );
\mpr_2to1.stable_idel_cnt[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => mpr_rd_rise1_prev_r,
      I1 => \gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0]\,
      I2 => mpr_rd_rise0_prev_r,
      I3 => \gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0]\,
      I4 => \mpr_2to1.stable_idel_cnt[2]_i_5_n_0\,
      O => \mpr_2to1.stable_idel_cnt[2]_i_4_n_0\
    );
\mpr_2to1.stable_idel_cnt[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0]\,
      I1 => mpr_rd_fall1_prev_r,
      I2 => \gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0]\,
      I3 => mpr_rd_fall0_prev_r,
      O => \mpr_2to1.stable_idel_cnt[2]_i_5_n_0\
    );
\mpr_2to1.stable_idel_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mpr_2to1.stable_idel_cnt[0]_i_1_n_0\,
      Q => \mpr_2to1.stable_idel_cnt_reg_n_0_[0]\,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mpr_2to1.stable_idel_cnt[1]_i_1_n_0\,
      Q => \mpr_2to1.stable_idel_cnt_reg_n_0_[1]\,
      R => '0'
    );
\mpr_2to1.stable_idel_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mpr_2to1.stable_idel_cnt[2]_i_1_n_0\,
      Q => \mpr_2to1.stable_idel_cnt_reg_n_0_[2]\,
      R => '0'
    );
mpr_dec_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \pi_counter_read_val_reg[3]\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(2),
      I3 => \idel_dec_cnt[4]_i_4_n_0\,
      I4 => mpr_dec_cpt_r_i_2_n_0,
      I5 => mpr_dec_cpt_r_reg_n_0,
      O => mpr_dec_cpt_r_i_1_n_0
    );
mpr_dec_cpt_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000500000400000"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => \pi_counter_read_val_reg[3]\,
      I2 => mpr_dec_cpt_r_i_3_n_0,
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(0),
      O => mpr_dec_cpt_r_i_2_n_0
    );
mpr_dec_cpt_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(5),
      O => mpr_dec_cpt_r_i_3_n_0
    );
mpr_dec_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mpr_dec_cpt_r_i_1_n_0,
      Q => mpr_dec_cpt_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
mpr_rd_fall0_prev_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B00"
    )
        port map (
      I0 => idel_pat_detect_valid_r_reg_n_0,
      I1 => cal1_state_r(1),
      I2 => cal1_state_r(2),
      I3 => mpr_rd_fall0_prev_r_i_2_n_0,
      I4 => cal1_state_r(3),
      O => mpr_rd_rise0_prev_r0
    );
mpr_rd_fall0_prev_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(5),
      O => mpr_rd_fall0_prev_r_i_2_n_0
    );
mpr_rd_fall0_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0]\,
      Q => mpr_rd_fall0_prev_r,
      R => '0'
    );
mpr_rd_fall1_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0]\,
      Q => mpr_rd_fall1_prev_r,
      R => '0'
    );
mpr_rd_rise0_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0]\,
      Q => mpr_rd_rise0_prev_r,
      R => '0'
    );
mpr_rd_rise1_prev_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => mpr_rd_rise0_prev_r0,
      D => \gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0]\,
      Q => mpr_rd_rise1_prev_r,
      R => '0'
    );
mpr_rdlvl_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mpr_rdlvl_start_reg,
      Q => \^mpr_rdlvl_start_r\,
      R => '0'
    );
new_cnt_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000001"
    )
        port map (
      I0 => new_cnt_cpt_r_i_2_n_0,
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(0),
      I5 => cal1_state_r(1),
      O => new_cnt_cpt_r
    );
new_cnt_cpt_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFEFFFFFFFEF"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r1348_out,
      I2 => rdlvl_stg1_start_reg,
      I3 => rdlvl_stg1_start_r,
      I4 => cal1_state_r(4),
      I5 => \cal1_cnt_cpt_r[0]_i_3_n_0\,
      O => new_cnt_cpt_r_i_2_n_0
    );
new_cnt_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => new_cnt_cpt_r,
      Q => \^idelay_tap_limit_r_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
p_137_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg_n_0_[7]\,
      I1 => p_3_in135_in,
      I2 => p_0_in134_in,
      I3 => p_1_in136_in,
      O => \p_137_out__0\
    );
p_150_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in147_in,
      I1 => p_3_in148_in,
      I2 => p_0_in146_in,
      I3 => p_1_in149_in,
      O => \p_150_out__0\
    );
p_163_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in160_in,
      I1 => p_3_in161_in,
      I2 => p_0_in159_in,
      I3 => p_1_in162_in,
      O => \p_163_out__0\
    );
p_176_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in173_in,
      I1 => p_3_in174_in,
      I2 => p_0_in172_in,
      I3 => p_1_in175_in,
      O => \p_176_out__0\
    );
p_189_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in186_in,
      I1 => p_3_in187_in,
      I2 => p_0_in185_in,
      I3 => p_1_in188_in,
      O => \p_189_out__0\
    );
p_202_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in198_in,
      I1 => p_2_in199_in,
      I2 => p_3_in200_in,
      I3 => p_1_in201_in,
      O => \p_202_out__0\
    );
p_215_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in211_in,
      I1 => p_3_in213_in,
      I2 => p_2_in212_in,
      I3 => p_1_in214_in,
      O => \p_215_out__0\
    );
p_228_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in224_in,
      I1 => p_2_in225_in,
      I2 => p_3_in226_in,
      I3 => p_1_in227_in,
      O => \p_228_out__0\
    );
p_241_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in237_in,
      I1 => p_2_in238_in,
      I2 => p_3_in239_in,
      I3 => p_1_in240_in,
      O => \p_241_out__0\
    );
p_254_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in250_in,
      I1 => p_3_in252_in,
      I2 => p_2_in251_in,
      I3 => p_1_in253_in,
      O => \p_254_out__0\
    );
p_267_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in263_in,
      I1 => p_3_in265_in,
      I2 => p_2_in264_in,
      I3 => p_1_in266_in,
      O => \p_267_out__0\
    );
p_280_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in276_in,
      I1 => p_2_in277_in,
      I2 => p_3_in278_in,
      I3 => p_1_in279_in,
      O => \p_280_out__0\
    );
p_293_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_2_in290_in,
      I1 => p_1_in292_in,
      I2 => p_0_in289_in,
      I3 => p_3_in291_in,
      O => \p_293_out__0\
    );
p_306_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in305_in,
      I1 => p_2_in303_in,
      I2 => p_0_in302_in,
      I3 => p_3_in304_in,
      O => \p_306_out__0\
    );
p_319_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0]\,
      I1 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0]\,
      I2 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0]\,
      I3 => \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0]\,
      O => \p_319_out__0\
    );
p_332_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0]\,
      I1 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0]\,
      I2 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0]\,
      I3 => \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0]\,
      O => \p_332_out__0\
    );
\phaser_in_gen.phaser_in_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_en,
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => C_pi_counter_load_en81_out
    );
\phaser_in_gen.phaser_in_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(1),
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => \pi_dqs_found_lanes_r1_reg[2]\(1)
    );
\phaser_in_gen.phaser_in_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(1),
      I2 => \gen_byte_sel_div2.calib_in_common_reg\,
      I3 => \calib_sel_reg[1]\,
      O => COUNTERLOADVAL(1)
    );
\phaser_in_gen.phaser_in_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(0),
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => \pi_dqs_found_lanes_r1_reg[2]\(0)
    );
\phaser_in_gen.phaser_in_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(0),
      I2 => \gen_byte_sel_div2.calib_in_common_reg\,
      I3 => \calib_sel_reg[1]\,
      O => COUNTERLOADVAL(0)
    );
\phaser_in_gen.phaser_in_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_en,
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => A_pi_counter_load_en146_out
    );
\phaser_in_gen.phaser_in_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_en_r,
      I2 => rdlvl_pi_stg2_f_en,
      I3 => \calib_sel_reg[1]\,
      I4 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => C_pi_fine_enable77_out
    );
\phaser_in_gen.phaser_in_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540054"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_en_r,
      I2 => rdlvl_pi_stg2_f_en,
      I3 => \calib_sel_reg[1]\,
      I4 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => A_pi_fine_enable142_out
    );
\phaser_in_gen.phaser_in_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_inc_r,
      I2 => rdlvl_pi_stg2_f_incdec,
      I3 => \calib_sel_reg[1]\,
      I4 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => C_pi_fine_inc79_out
    );
\phaser_in_gen.phaser_in_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540054"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_inc_r,
      I2 => rdlvl_pi_stg2_f_incdec,
      I3 => \calib_sel_reg[1]\,
      I4 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => A_pi_fine_inc144_out
    );
\phaser_in_gen.phaser_in_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(5),
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => \pi_dqs_found_lanes_r1_reg[2]\(5)
    );
\phaser_in_gen.phaser_in_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(5),
      I2 => \gen_byte_sel_div2.calib_in_common_reg\,
      I3 => \calib_sel_reg[1]\,
      O => COUNTERLOADVAL(5)
    );
\phaser_in_gen.phaser_in_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(4),
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => \pi_dqs_found_lanes_r1_reg[2]\(4)
    );
\phaser_in_gen.phaser_in_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(4),
      I2 => \gen_byte_sel_div2.calib_in_common_reg\,
      I3 => \calib_sel_reg[1]\,
      O => COUNTERLOADVAL(4)
    );
\phaser_in_gen.phaser_in_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(3),
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => \pi_dqs_found_lanes_r1_reg[2]\(3)
    );
\phaser_in_gen.phaser_in_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(3),
      I2 => \gen_byte_sel_div2.calib_in_common_reg\,
      I3 => \calib_sel_reg[1]\,
      O => COUNTERLOADVAL(3)
    );
\phaser_in_gen.phaser_in_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(2),
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => \pi_dqs_found_lanes_r1_reg[2]\(2)
    );
\phaser_in_gen.phaser_in_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => pi_counter_load_val(2),
      I2 => \gen_byte_sel_div2.calib_in_common_reg\,
      I3 => \calib_sel_reg[1]\,
      O => COUNTERLOADVAL(2)
    );
pi_cnt_dec_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pi_cnt_dec_i_2_n_0,
      I1 => \pi_rdval_cnt[5]_i_3_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__13\,
      O => pi_cnt_dec_i_1_n_0
    );
pi_cnt_dec_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => dqs_po_dec_done_r2,
      I1 => \wait_cnt_r_reg__0\(0),
      I2 => \wait_cnt_r_reg__0\(1),
      I3 => \wait_cnt_r_reg__0\(3),
      I4 => \wait_cnt_r_reg__0\(2),
      O => pi_cnt_dec_i_2_n_0
    );
pi_cnt_dec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_cnt_dec_i_1_n_0,
      Q => \^pi_en_stg2_f_timing_reg_0\,
      R => '0'
    );
pi_en_stg2_f_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_en_stg2_f_timing,
      Q => rdlvl_pi_stg2_f_en,
      R => '0'
    );
pi_en_stg2_f_timing_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cal1_dlyce_cpt_r_reg_n_0,
      I1 => \^pi_en_stg2_f_timing_reg_0\,
      O => pi_en_stg2_f_timing_i_1_n_0
    );
pi_en_stg2_f_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_en_stg2_f_timing_i_1_n_0,
      Q => pi_en_stg2_f_timing,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
pi_fine_dly_dec_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => fine_dly_dec_done_r2,
      Q => pi_fine_dly_dec_done_r_reg,
      R => '0'
    );
\pi_rdval_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808FB"
    )
        port map (
      I0 => \pi_counter_read_val_reg[5]\(0),
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt[5]_i_3_n_0\,
      I4 => pi_rdval_cnt(0),
      O => \pi_rdval_cnt[0]_i_1_n_0\
    );
\pi_rdval_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9FFA9A9A900A9"
    )
        port map (
      I0 => pi_rdval_cnt(1),
      I1 => pi_rdval_cnt(0),
      I2 => \pi_rdval_cnt[5]_i_3_n_0\,
      I3 => dqs_po_dec_done_r1,
      I4 => dqs_po_dec_done_r2,
      I5 => \pi_counter_read_val_reg[5]\(1),
      O => \pi_rdval_cnt[1]_i_1_n_0\
    );
\pi_rdval_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000E100E1"
    )
        port map (
      I0 => pi_rdval_cnt(1),
      I1 => pi_rdval_cnt(0),
      I2 => pi_rdval_cnt(2),
      I3 => \pi_rdval_cnt[5]_i_3_n_0\,
      I4 => \pi_counter_read_val_reg[5]\(2),
      I5 => \pi_rdval_cnt[4]_i_3_n_0\,
      O => \pi_rdval_cnt[2]_i_1_n_0\
    );
\pi_rdval_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000055A855A8"
    )
        port map (
      I0 => \pi_rdval_cnt[4]_i_2_n_0\,
      I1 => pi_rdval_cnt(4),
      I2 => pi_rdval_cnt(5),
      I3 => pi_rdval_cnt(3),
      I4 => \pi_counter_read_val_reg[5]\(3),
      I5 => \pi_rdval_cnt[4]_i_3_n_0\,
      O => \pi_rdval_cnt[3]_i_1_n_0\
    );
\pi_rdval_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACF30AAAACF00"
    )
        port map (
      I0 => \pi_counter_read_val_reg[5]\(4),
      I1 => pi_rdval_cnt(3),
      I2 => \pi_rdval_cnt[4]_i_2_n_0\,
      I3 => pi_rdval_cnt(4),
      I4 => \pi_rdval_cnt[4]_i_3_n_0\,
      I5 => pi_rdval_cnt(5),
      O => \pi_rdval_cnt[4]_i_1_n_0\
    );
\pi_rdval_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pi_rdval_cnt(0),
      I1 => pi_rdval_cnt(1),
      I2 => pi_rdval_cnt(2),
      O => \pi_rdval_cnt[4]_i_2_n_0\
    );
\pi_rdval_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dqs_po_dec_done_r1,
      I1 => dqs_po_dec_done_r2,
      O => \pi_rdval_cnt[4]_i_3_n_0\
    );
\pi_rdval_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \pi_rdval_cnt[5]_i_3_n_0\,
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \^pi_en_stg2_f_timing_reg_0\,
      O => \pi_rdval_cnt[5]_i_1_n_0\
    );
\pi_rdval_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF00AAAACF00CF00"
    )
        port map (
      I0 => \pi_counter_read_val_reg[5]\(5),
      I1 => pi_rdval_cnt(4),
      I2 => \pi_rdval_cnt[5]_i_4_n_0\,
      I3 => pi_rdval_cnt(5),
      I4 => dqs_po_dec_done_r2,
      I5 => dqs_po_dec_done_r1,
      O => \pi_rdval_cnt[5]_i_2_n_0\
    );
\pi_rdval_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => pi_rdval_cnt(2),
      I1 => pi_rdval_cnt(1),
      I2 => pi_rdval_cnt(0),
      I3 => pi_rdval_cnt(4),
      I4 => pi_rdval_cnt(5),
      I5 => pi_rdval_cnt(3),
      O => \pi_rdval_cnt[5]_i_3_n_0\
    );
\pi_rdval_cnt[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pi_rdval_cnt(2),
      I1 => pi_rdval_cnt(1),
      I2 => pi_rdval_cnt(0),
      I3 => pi_rdval_cnt(3),
      O => \pi_rdval_cnt[5]_i_4_n_0\
    );
\pi_rdval_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[0]_i_1_n_0\,
      Q => pi_rdval_cnt(0),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\pi_rdval_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[1]_i_1_n_0\,
      Q => pi_rdval_cnt(1),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\pi_rdval_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[2]_i_1_n_0\,
      Q => pi_rdval_cnt(2),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\pi_rdval_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[3]_i_1_n_0\,
      Q => pi_rdval_cnt(3),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\pi_rdval_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[4]_i_1_n_0\,
      Q => pi_rdval_cnt(4),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\pi_rdval_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pi_rdval_cnt[5]_i_1_n_0\,
      D => \pi_rdval_cnt[5]_i_2_n_0\,
      Q => pi_rdval_cnt(5),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
pi_stg2_f_incdec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_f_incdec_timing,
      Q => rdlvl_pi_stg2_f_incdec,
      R => '0'
    );
pi_stg2_f_incdec_timing_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^pi_en_stg2_f_timing_reg_0\,
      I1 => cal1_dlyce_cpt_r_reg_n_0,
      I2 => \rstdiv0_sync_r1_reg_rep__13\,
      I3 => cal1_dlyinc_cpt_r_reg_n_0,
      O => pi_stg2_f_incdec_timing0
    );
pi_stg2_f_incdec_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_f_incdec_timing0,
      Q => pi_stg2_f_incdec_timing,
      R => '0'
    );
pi_stg2_load_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_load_timing,
      Q => pi_counter_load_en,
      R => '0'
    );
pi_stg2_load_timing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \regl_dqs_cnt_reg_n_0_[1]\,
      I1 => p_0_in352_in,
      I2 => done_cnt(2),
      I3 => done_cnt(3),
      I4 => done_cnt(0),
      I5 => done_cnt(1),
      O => pi_stg2_load_timing0
    );
pi_stg2_load_timing_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_load_timing0,
      Q => pi_stg2_load_timing,
      R => \regl_dqs_cnt[0]_i_1_n_0\
    );
\pi_stg2_reg_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(0),
      Q => pi_counter_load_val(0),
      R => '0'
    );
\pi_stg2_reg_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(1),
      Q => pi_counter_load_val(1),
      R => '0'
    );
\pi_stg2_reg_l_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(2),
      Q => pi_counter_load_val(2),
      R => '0'
    );
\pi_stg2_reg_l_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(3),
      Q => pi_counter_load_val(3),
      R => '0'
    );
\pi_stg2_reg_l_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(4),
      Q => pi_counter_load_val(4),
      R => '0'
    );
\pi_stg2_reg_l_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_stg2_reg_l_timing(5),
      Q => pi_counter_load_val(5),
      R => '0'
    );
\pi_stg2_reg_l_timing[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0]\,
      I1 => \regl_dqs_cnt_reg_n_0_[0]\,
      I2 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0]\,
      O => \pi_stg2_reg_l_timing[0]_i_1_n_0\
    );
\pi_stg2_reg_l_timing[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1]\,
      I1 => \regl_dqs_cnt_reg_n_0_[0]\,
      I2 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1]\,
      O => \pi_stg2_reg_l_timing[1]_i_1_n_0\
    );
\pi_stg2_reg_l_timing[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2]\,
      I1 => \regl_dqs_cnt_reg_n_0_[0]\,
      I2 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2]\,
      O => \pi_stg2_reg_l_timing[2]_i_1_n_0\
    );
\pi_stg2_reg_l_timing[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3]\,
      I1 => \regl_dqs_cnt_reg_n_0_[0]\,
      I2 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3]\,
      O => \pi_stg2_reg_l_timing[3]_i_1_n_0\
    );
\pi_stg2_reg_l_timing[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4]\,
      I1 => \regl_dqs_cnt_reg_n_0_[0]\,
      I2 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4]\,
      O => \pi_stg2_reg_l_timing[4]_i_1_n_0\
    );
\pi_stg2_reg_l_timing[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0001FFFFFFFF"
    )
        port map (
      I0 => done_cnt(3),
      I1 => done_cnt(2),
      I2 => done_cnt(0),
      I3 => done_cnt(1),
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      I5 => pi_stg2_load_timing0,
      O => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5]\,
      I1 => \regl_dqs_cnt_reg_n_0_[0]\,
      I2 => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5]\,
      O => \pi_stg2_reg_l_timing[5]_i_2_n_0\
    );
\pi_stg2_reg_l_timing_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_stg2_reg_l_timing[0]_i_1_n_0\,
      Q => pi_stg2_reg_l_timing(0),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_stg2_reg_l_timing[1]_i_1_n_0\,
      Q => pi_stg2_reg_l_timing(1),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_stg2_reg_l_timing[2]_i_1_n_0\,
      Q => pi_stg2_reg_l_timing(2),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_stg2_reg_l_timing[3]_i_1_n_0\,
      Q => pi_stg2_reg_l_timing(3),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_stg2_reg_l_timing[4]_i_1_n_0\,
      Q => pi_stg2_reg_l_timing(4),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\pi_stg2_reg_l_timing_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pi_stg2_reg_l_timing[5]_i_2_n_0\,
      Q => pi_stg2_reg_l_timing(5),
      R => \pi_stg2_reg_l_timing[5]_i_1_n_0\
    );
\rd_mux_sel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      Q => \^rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0\,
      R => '0'
    );
\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0\,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\,
      O => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\
    );
\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \cal1_state_r1_reg_n_0_[1]\,
      I1 => \cal1_state_r1_reg_n_0_[2]\,
      I2 => \cal1_state_r1_reg_n_0_[3]\,
      I3 => \cal1_state_r1_reg_n_0_[0]\,
      I4 => \cal1_state_r1_reg_n_0_[4]\,
      I5 => \cal1_state_r1_reg_n_0_[5]\,
      O => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\
    );
\rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0\,
      I1 => \rnk_cnt_r_reg_n_0_[0]\,
      I2 => \rnk_cnt_r_reg_n_0_[1]\,
      I3 => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0\,
      O => rdlvl_dqs_tap_cnt_r
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[0]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[1]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[2]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[3]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[4]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0\,
      D => \tap_cnt_cpt_r_reg_n_0_[5]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_dqs_tap_cnt_r,
      D => \tap_cnt_cpt_r_reg_n_0_[0]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_dqs_tap_cnt_r,
      D => \tap_cnt_cpt_r_reg_n_0_[1]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_dqs_tap_cnt_r,
      D => \tap_cnt_cpt_r_reg_n_0_[2]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_dqs_tap_cnt_r,
      D => \tap_cnt_cpt_r_reg_n_0_[3]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_dqs_tap_cnt_r,
      D => \tap_cnt_cpt_r_reg_n_0_[4]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rdlvl_dqs_tap_cnt_r,
      D => \tap_cnt_cpt_r_reg_n_0_[5]\,
      Q => \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5]\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
rdlvl_last_byte_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F8800000088"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r1344_out,
      I3 => cal1_state_r(5),
      I4 => rdlvl_last_byte_done_int_i_3_n_0,
      I5 => \^rdlvl_last_byte_done\,
      O => rdlvl_last_byte_done_int_i_1_n_0
    );
rdlvl_last_byte_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => regl_rank_cnt(1),
      I1 => regl_rank_cnt(0),
      I2 => \regl_dqs_cnt[1]_i_2_n_0\,
      I3 => \regl_dqs_cnt_reg_n_0_[0]\,
      I4 => \regl_dqs_cnt_reg_n_0_[1]\,
      O => cal1_state_r1344_out
    );
rdlvl_last_byte_done_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEE6E"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(3),
      I2 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I3 => cal1_state_r(5),
      I4 => rdlvl_rank_done_r_i_3_n_0,
      O => rdlvl_last_byte_done_int_i_3_n_0
    );
rdlvl_last_byte_done_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_last_byte_done_int_i_1_n_0,
      Q => \^rdlvl_last_byte_done\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
rdlvl_pi_incdec_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFE0EEE000"
    )
        port map (
      I0 => rdlvl_pi_incdec_i_2_n_0,
      I1 => rdlvl_pi_incdec_i_3_n_0,
      I2 => rdlvl_pi_incdec_i_4_n_0,
      I3 => cal1_state_r(2),
      I4 => rdlvl_pi_incdec_i_5_n_0,
      I5 => \^rdlvl_pi_incdec\,
      O => rdlvl_pi_incdec_i_1_n_0
    );
rdlvl_pi_incdec_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(2),
      I3 => cal1_wait_r,
      I4 => cal1_state_r(1),
      O => rdlvl_pi_incdec_i_2_n_0
    );
rdlvl_pi_incdec_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400000344000000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(2),
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(4),
      I5 => rdlvl_pi_incdec_i_6_n_0,
      O => rdlvl_pi_incdec_i_3_n_0
    );
rdlvl_pi_incdec_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(0),
      I5 => cal1_wait_r,
      O => rdlvl_pi_incdec_i_4_n_0
    );
rdlvl_pi_incdec_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000105A5AA05"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_wait_r,
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(0),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(5),
      O => rdlvl_pi_incdec_i_5_n_0
    );
rdlvl_pi_incdec_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F5F4A0F4F5F4F5"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => \pi_counter_read_val_reg[3]\,
      I2 => cal1_wait_r,
      I3 => cal1_state_r(1),
      I4 => \^mpr_rdlvl_start_r\,
      I5 => mpr_rdlvl_start_reg,
      O => rdlvl_pi_incdec_i_6_n_0
    );
rdlvl_pi_incdec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_pi_incdec_i_1_n_0,
      Q => \^rdlvl_pi_incdec\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
rdlvl_prech_req_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal1_prech_req_r_reg_n_0,
      Q => rdlvl_prech_req,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
rdlvl_rank_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20000000"
    )
        port map (
      I0 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(4),
      I4 => rdlvl_rank_done_r_i_2_n_0,
      I5 => \^rdlvl_stg1_rank_done\,
      O => rdlvl_rank_done_r_i_1_n_0
    );
rdlvl_rank_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011119111"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(3),
      I2 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I3 => prech_done,
      I4 => cal1_state_r(5),
      I5 => rdlvl_rank_done_r_i_3_n_0,
      O => rdlvl_rank_done_r_i_2_n_0
    );
rdlvl_rank_done_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7EFFFE"
    )
        port map (
      I0 => cal1_state_r(0),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(5),
      I4 => cal1_state_r(1),
      O => rdlvl_rank_done_r_i_3_n_0
    );
rdlvl_rank_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_rank_done_r_i_1_n_0,
      Q => \^rdlvl_stg1_rank_done\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
rdlvl_stg1_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => rdlvl_stg1_done_int_i_2_n_0,
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(5),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(1),
      I5 => \^rdlvl_stg1_done_r1_reg\,
      O => rdlvl_stg1_done_int_i_1_n_0
    );
rdlvl_stg1_done_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cal1_state_r(3),
      I1 => cal1_state_r(2),
      O => rdlvl_stg1_done_int_i_2_n_0
    );
rdlvl_stg1_done_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_done_int_i_1_n_0,
      Q => \^rdlvl_stg1_done_r1_reg\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
rdlvl_stg1_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rdlvl_stg1_start_reg,
      Q => rdlvl_stg1_start_r,
      R => '0'
    );
\regl_dqs_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => done_cnt(1),
      I2 => done_cnt(0),
      I3 => done_cnt(2),
      I4 => done_cnt(3),
      O => \regl_dqs_cnt[0]_i_1_n_0\
    );
\regl_dqs_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFF000000"
    )
        port map (
      I0 => \regl_dqs_cnt_reg_n_0_[1]\,
      I1 => regl_rank_cnt(0),
      I2 => regl_rank_cnt(1),
      I3 => \regl_dqs_cnt[1]_i_2_n_0\,
      I4 => p_0_in352_in,
      I5 => \regl_dqs_cnt_reg_n_0_[0]\,
      O => \regl_dqs_cnt[0]_i_2_n_0\
    );
\regl_dqs_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15005500"
    )
        port map (
      I0 => \regl_dqs_cnt[0]_i_1_n_0\,
      I1 => \regl_dqs_cnt[1]_i_2_n_0\,
      I2 => \regl_dqs_cnt_reg_n_0_[0]\,
      I3 => \regl_dqs_cnt_reg_n_0_[1]\,
      I4 => p_0_in352_in,
      O => \regl_dqs_cnt[1]_i_1_n_0\
    );
\regl_dqs_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => done_cnt(1),
      I1 => done_cnt(0),
      I2 => done_cnt(3),
      I3 => done_cnt(2),
      O => \regl_dqs_cnt[1]_i_2_n_0\
    );
\regl_dqs_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(0),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(2),
      O => p_0_in352_in
    );
\regl_dqs_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \regl_dqs_cnt_reg_n_0_[0]\,
      Q => regl_dqs_cnt_r(0),
      R => '0'
    );
\regl_dqs_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \regl_dqs_cnt_reg_n_0_[1]\,
      Q => regl_dqs_cnt_r(1),
      R => '0'
    );
\regl_dqs_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \regl_dqs_cnt[0]_i_2_n_0\,
      Q => \regl_dqs_cnt_reg_n_0_[0]\,
      R => \regl_dqs_cnt[0]_i_1_n_0\
    );
\regl_dqs_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \regl_dqs_cnt[1]_i_1_n_0\,
      Q => \regl_dqs_cnt_reg_n_0_[1]\,
      R => '0'
    );
\regl_rank_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \regl_dqs_cnt[1]_i_2_n_0\,
      I1 => \regl_dqs_cnt_reg_n_0_[0]\,
      I2 => \regl_dqs_cnt_reg_n_0_[1]\,
      I3 => p_0_in352_in,
      I4 => regl_rank_cnt(1),
      I5 => regl_rank_cnt(0),
      O => \regl_rank_cnt[0]_i_1_n_0\
    );
\regl_rank_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \regl_dqs_cnt[1]_i_2_n_0\,
      I1 => \regl_dqs_cnt_reg_n_0_[0]\,
      I2 => \regl_dqs_cnt_reg_n_0_[1]\,
      I3 => p_0_in352_in,
      I4 => regl_rank_cnt(0),
      I5 => regl_rank_cnt(1),
      O => \regl_rank_cnt[1]_i_1_n_0\
    );
\regl_rank_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \regl_rank_cnt[0]_i_1_n_0\,
      Q => regl_rank_cnt(0),
      R => \regl_dqs_cnt[0]_i_1_n_0\
    );
\regl_rank_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \regl_rank_cnt[1]_i_1_n_0\,
      Q => regl_rank_cnt(1),
      R => \regl_dqs_cnt[0]_i_1_n_0\
    );
reset_if_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => reset_if,
      I1 => \^rdlvl_stg1_done_r1_reg\,
      I2 => rdlvl_stg1_done_r1_reg_0,
      I3 => \rstdiv0_sync_r1_reg_rep__14_0\,
      I4 => reset_if_r9,
      O => reset_if_reg
    );
\right_edge_taps_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(3),
      I4 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => right_edge_taps_r(0)
    );
\right_edge_taps_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(3),
      I4 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      O => right_edge_taps_r(1)
    );
\right_edge_taps_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(3),
      I4 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => right_edge_taps_r(2)
    );
\right_edge_taps_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(3),
      I4 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => right_edge_taps_r(3)
    );
\right_edge_taps_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(3),
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => right_edge_taps_r(4)
    );
\right_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888802000000"
    )
        port map (
      I0 => \first_edge_taps_r[5]_i_4_n_0\,
      I1 => cal1_state_r(3),
      I2 => found_first_edge_r_reg_n_0,
      I3 => found_stable_eye_last_r,
      I4 => \first_edge_taps_r[5]_i_5_n_0\,
      I5 => cal1_state_r(2),
      O => \right_edge_taps_r[5]_i_1_n_0\
    );
\right_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(4),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(3),
      I4 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      O => right_edge_taps_r(5)
    );
\right_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(0),
      Q => \right_edge_taps_r__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\right_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(1),
      Q => \right_edge_taps_r__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\right_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(2),
      Q => \right_edge_taps_r__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\right_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(3),
      Q => \right_edge_taps_r__0\(3),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\right_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(4),
      Q => \right_edge_taps_r__0\(4),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\right_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \right_edge_taps_r[5]_i_1_n_0\,
      D => right_edge_taps_r(5),
      Q => \right_edge_taps_r__0\(5),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rnk_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(4),
      I3 => \rnk_cnt_r[1]_i_2_n_0\,
      I4 => \rnk_cnt_r_reg_n_0_[0]\,
      O => \rnk_cnt_r[0]_i_1__0_n_0\
    );
\rnk_cnt_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF20000000"
    )
        port map (
      I0 => \rnk_cnt_r_reg_n_0_[0]\,
      I1 => cal1_state_r(5),
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(4),
      I4 => \rnk_cnt_r[1]_i_2_n_0\,
      I5 => \rnk_cnt_r_reg_n_0_[1]\,
      O => \rnk_cnt_r[1]_i_1__0_n_0\
    );
\rnk_cnt_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000008"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => \rnk_cnt_r[1]_i_3_n_0\,
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(2),
      I4 => cal1_state_r(3),
      O => \rnk_cnt_r[1]_i_2_n_0\
    );
\rnk_cnt_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000FF0000"
    )
        port map (
      I0 => \cal1_cnt_cpt_r_reg_n_0_[0]\,
      I1 => prech_done,
      I2 => \FSM_sequential_cal1_state_r[5]_i_7_n_0\,
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(4),
      O => \rnk_cnt_r[1]_i_3_n_0\
    );
\rnk_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rnk_cnt_r[0]_i_1__0_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\rnk_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rnk_cnt_r[1]_i_1__0_n_0\,
      Q => \rnk_cnt_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
samp_cnt_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => samp_cnt_done_r_reg_n_0,
      I1 => samp_cnt_done_r_i_2_n_0,
      I2 => samp_cnt_done_r_i_3_n_0,
      I3 => samp_cnt_done_r_i_4_n_0,
      I4 => \^samp_edge_cnt0_en_r\,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => samp_cnt_done_r_i_1_n_0
    );
samp_cnt_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(7),
      I1 => samp_edge_cnt1_r_reg(6),
      I2 => samp_edge_cnt1_r_reg(5),
      I3 => samp_edge_cnt1_r_reg(4),
      O => samp_cnt_done_r_i_2_n_0
    );
samp_cnt_done_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(11),
      I1 => samp_edge_cnt1_r_reg(10),
      I2 => samp_edge_cnt1_r_reg(9),
      I3 => samp_edge_cnt1_r_reg(8),
      O => samp_cnt_done_r_i_3_n_0
    );
samp_cnt_done_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(1),
      I1 => samp_edge_cnt1_r_reg(0),
      I2 => samp_edge_cnt1_r_reg(3),
      I3 => samp_edge_cnt1_r_reg(2),
      O => samp_cnt_done_r_i_4_n_0
    );
samp_cnt_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => samp_cnt_done_r_i_1_n_0,
      Q => samp_cnt_done_r_reg_n_0,
      R => '0'
    );
samp_edge_cnt0_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006000003000"
    )
        port map (
      I0 => cal1_state_r(1),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(0),
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(5),
      I5 => cal1_state_r(2),
      O => pb_detect_edge
    );
samp_edge_cnt0_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pb_detect_edge,
      Q => \^samp_edge_cnt0_en_r\,
      R => '0'
    );
\samp_edge_cnt0_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => samp_edge_cnt0_r_reg(0),
      O => \samp_edge_cnt0_r[0]_i_6_n_0\
    );
\samp_edge_cnt0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[0]_i_2_n_7\,
      Q => samp_edge_cnt0_r_reg(0),
      R => clear
    );
\samp_edge_cnt0_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \samp_edge_cnt0_r_reg[0]_i_2_n_0\,
      CO(2) => \samp_edge_cnt0_r_reg[0]_i_2_n_1\,
      CO(1) => \samp_edge_cnt0_r_reg[0]_i_2_n_2\,
      CO(0) => \samp_edge_cnt0_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \samp_edge_cnt0_r_reg[0]_i_2_n_4\,
      O(2) => \samp_edge_cnt0_r_reg[0]_i_2_n_5\,
      O(1) => \samp_edge_cnt0_r_reg[0]_i_2_n_6\,
      O(0) => \samp_edge_cnt0_r_reg[0]_i_2_n_7\,
      S(3 downto 1) => samp_edge_cnt0_r_reg(3 downto 1),
      S(0) => \samp_edge_cnt0_r[0]_i_6_n_0\
    );
\samp_edge_cnt0_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[8]_i_1_n_5\,
      Q => samp_edge_cnt0_r_reg(10),
      R => clear
    );
\samp_edge_cnt0_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[8]_i_1_n_4\,
      Q => samp_edge_cnt0_r_reg(11),
      R => clear
    );
\samp_edge_cnt0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[0]_i_2_n_6\,
      Q => samp_edge_cnt0_r_reg(1),
      R => clear
    );
\samp_edge_cnt0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[0]_i_2_n_5\,
      Q => samp_edge_cnt0_r_reg(2),
      R => clear
    );
\samp_edge_cnt0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[0]_i_2_n_4\,
      Q => samp_edge_cnt0_r_reg(3),
      R => clear
    );
\samp_edge_cnt0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[4]_i_1_n_7\,
      Q => samp_edge_cnt0_r_reg(4),
      R => clear
    );
\samp_edge_cnt0_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt0_r_reg[0]_i_2_n_0\,
      CO(3) => \samp_edge_cnt0_r_reg[4]_i_1_n_0\,
      CO(2) => \samp_edge_cnt0_r_reg[4]_i_1_n_1\,
      CO(1) => \samp_edge_cnt0_r_reg[4]_i_1_n_2\,
      CO(0) => \samp_edge_cnt0_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \samp_edge_cnt0_r_reg[4]_i_1_n_4\,
      O(2) => \samp_edge_cnt0_r_reg[4]_i_1_n_5\,
      O(1) => \samp_edge_cnt0_r_reg[4]_i_1_n_6\,
      O(0) => \samp_edge_cnt0_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => samp_edge_cnt0_r_reg(7 downto 4)
    );
\samp_edge_cnt0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[4]_i_1_n_6\,
      Q => samp_edge_cnt0_r_reg(5),
      R => clear
    );
\samp_edge_cnt0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[4]_i_1_n_5\,
      Q => samp_edge_cnt0_r_reg(6),
      R => clear
    );
\samp_edge_cnt0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[4]_i_1_n_4\,
      Q => samp_edge_cnt0_r_reg(7),
      R => clear
    );
\samp_edge_cnt0_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[8]_i_1_n_7\,
      Q => samp_edge_cnt0_r_reg(8),
      R => clear
    );
\samp_edge_cnt0_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt0_r_reg[4]_i_1_n_0\,
      CO(3) => \NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \samp_edge_cnt0_r_reg[8]_i_1_n_1\,
      CO(1) => \samp_edge_cnt0_r_reg[8]_i_1_n_2\,
      CO(0) => \samp_edge_cnt0_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \samp_edge_cnt0_r_reg[8]_i_1_n_4\,
      O(2) => \samp_edge_cnt0_r_reg[8]_i_1_n_5\,
      O(1) => \samp_edge_cnt0_r_reg[8]_i_1_n_6\,
      O(0) => \samp_edge_cnt0_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => samp_edge_cnt0_r_reg(11 downto 8)
    );
\samp_edge_cnt0_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sr_valid_r2,
      D => \samp_edge_cnt0_r_reg[8]_i_1_n_6\,
      Q => samp_edge_cnt0_r_reg(9),
      R => clear
    );
samp_edge_cnt1_en_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => samp_edge_cnt1_en_r_i_2_n_0,
      I1 => samp_edge_cnt0_r_reg(2),
      I2 => samp_edge_cnt0_r_reg(1),
      I3 => samp_edge_cnt0_r_reg(0),
      I4 => samp_edge_cnt1_en_r_i_3_n_0,
      O => samp_edge_cnt1_en_r0
    );
samp_edge_cnt1_en_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => samp_edge_cnt0_r_reg(6),
      I1 => samp_edge_cnt0_r_reg(5),
      I2 => samp_edge_cnt0_r_reg(4),
      I3 => samp_edge_cnt0_r_reg(3),
      O => samp_edge_cnt1_en_r_i_2_n_0
    );
samp_edge_cnt1_en_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => samp_edge_cnt0_r_reg(7),
      I1 => samp_edge_cnt0_r_reg(8),
      I2 => samp_edge_cnt0_r_reg(9),
      I3 => samp_edge_cnt0_r_reg(10),
      I4 => samp_edge_cnt0_r_reg(11),
      I5 => sr_valid_r2,
      O => samp_edge_cnt1_en_r_i_3_n_0
    );
samp_edge_cnt1_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => samp_edge_cnt1_en_r0,
      Q => samp_edge_cnt1_en_r,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\samp_edge_cnt1_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => samp_edge_cnt1_r_reg(0),
      O => \samp_edge_cnt1_r[0]_i_5_n_0\
    );
\samp_edge_cnt1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[0]_i_1_n_7\,
      Q => samp_edge_cnt1_r_reg(0),
      R => clear
    );
\samp_edge_cnt1_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \samp_edge_cnt1_r_reg[0]_i_1_n_0\,
      CO(2) => \samp_edge_cnt1_r_reg[0]_i_1_n_1\,
      CO(1) => \samp_edge_cnt1_r_reg[0]_i_1_n_2\,
      CO(0) => \samp_edge_cnt1_r_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \samp_edge_cnt1_r_reg[0]_i_1_n_4\,
      O(2) => \samp_edge_cnt1_r_reg[0]_i_1_n_5\,
      O(1) => \samp_edge_cnt1_r_reg[0]_i_1_n_6\,
      O(0) => \samp_edge_cnt1_r_reg[0]_i_1_n_7\,
      S(3 downto 1) => samp_edge_cnt1_r_reg(3 downto 1),
      S(0) => \samp_edge_cnt1_r[0]_i_5_n_0\
    );
\samp_edge_cnt1_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[8]_i_1_n_5\,
      Q => samp_edge_cnt1_r_reg(10),
      R => clear
    );
\samp_edge_cnt1_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[8]_i_1_n_4\,
      Q => samp_edge_cnt1_r_reg(11),
      R => clear
    );
\samp_edge_cnt1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[0]_i_1_n_6\,
      Q => samp_edge_cnt1_r_reg(1),
      R => clear
    );
\samp_edge_cnt1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[0]_i_1_n_5\,
      Q => samp_edge_cnt1_r_reg(2),
      R => clear
    );
\samp_edge_cnt1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[0]_i_1_n_4\,
      Q => samp_edge_cnt1_r_reg(3),
      R => clear
    );
\samp_edge_cnt1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[4]_i_1_n_7\,
      Q => samp_edge_cnt1_r_reg(4),
      R => clear
    );
\samp_edge_cnt1_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt1_r_reg[0]_i_1_n_0\,
      CO(3) => \samp_edge_cnt1_r_reg[4]_i_1_n_0\,
      CO(2) => \samp_edge_cnt1_r_reg[4]_i_1_n_1\,
      CO(1) => \samp_edge_cnt1_r_reg[4]_i_1_n_2\,
      CO(0) => \samp_edge_cnt1_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \samp_edge_cnt1_r_reg[4]_i_1_n_4\,
      O(2) => \samp_edge_cnt1_r_reg[4]_i_1_n_5\,
      O(1) => \samp_edge_cnt1_r_reg[4]_i_1_n_6\,
      O(0) => \samp_edge_cnt1_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => samp_edge_cnt1_r_reg(7 downto 4)
    );
\samp_edge_cnt1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[4]_i_1_n_6\,
      Q => samp_edge_cnt1_r_reg(5),
      R => clear
    );
\samp_edge_cnt1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[4]_i_1_n_5\,
      Q => samp_edge_cnt1_r_reg(6),
      R => clear
    );
\samp_edge_cnt1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[4]_i_1_n_4\,
      Q => samp_edge_cnt1_r_reg(7),
      R => clear
    );
\samp_edge_cnt1_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[8]_i_1_n_7\,
      Q => samp_edge_cnt1_r_reg(8),
      R => clear
    );
\samp_edge_cnt1_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \samp_edge_cnt1_r_reg[4]_i_1_n_0\,
      CO(3) => \NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \samp_edge_cnt1_r_reg[8]_i_1_n_1\,
      CO(1) => \samp_edge_cnt1_r_reg[8]_i_1_n_2\,
      CO(0) => \samp_edge_cnt1_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \samp_edge_cnt1_r_reg[8]_i_1_n_4\,
      O(2) => \samp_edge_cnt1_r_reg[8]_i_1_n_5\,
      O(1) => \samp_edge_cnt1_r_reg[8]_i_1_n_6\,
      O(0) => \samp_edge_cnt1_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => samp_edge_cnt1_r_reg(11 downto 8)
    );
\samp_edge_cnt1_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => samp_edge_cnt1_en_r,
      D => \samp_edge_cnt1_r_reg[8]_i_1_n_6\,
      Q => samp_edge_cnt1_r_reg(9),
      R => clear
    );
\second_edge_taps_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(4),
      O => \second_edge_taps_r[0]_i_1_n_0\
    );
\second_edge_taps_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000000"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => cal1_state_r(3),
      I3 => cal1_state_r(1),
      I4 => cal1_state_r(4),
      O => \second_edge_taps_r[1]_i_1_n_0\
    );
\second_edge_taps_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E1000000000000"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(4),
      O => \second_edge_taps_r[2]_i_1_n_0\
    );
\second_edge_taps_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAA9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I4 => cal1_state_r(3),
      I5 => \second_edge_taps_r[4]_i_3_n_0\,
      O => \second_edge_taps_r[3]_i_1_n_0\
    );
\second_edge_taps_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE01"
    )
        port map (
      I0 => \second_edge_taps_r[4]_i_2_n_0\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I4 => cal1_state_r(3),
      I5 => \second_edge_taps_r[4]_i_3_n_0\,
      O => \second_edge_taps_r[4]_i_1_n_0\
    );
\second_edge_taps_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \second_edge_taps_r[4]_i_2_n_0\
    );
\second_edge_taps_r[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cal1_state_r(4),
      I1 => cal1_state_r(1),
      O => \second_edge_taps_r[4]_i_3_n_0\
    );
\second_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => \second_edge_taps_r[5]_i_2_n_0\,
      O => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888820000000"
    )
        port map (
      I0 => \first_edge_taps_r[5]_i_4_n_0\,
      I1 => cal1_state_r(3),
      I2 => found_first_edge_r_reg_n_0,
      I3 => found_stable_eye_last_r,
      I4 => \first_edge_taps_r[5]_i_5_n_0\,
      I5 => cal1_state_r(2),
      O => \second_edge_taps_r[5]_i_2_n_0\
    );
\second_edge_taps_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \second_edge_taps_r[5]_i_4_n_0\,
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(4),
      O => \second_edge_taps_r[5]_i_3_n_0\
    );
\second_edge_taps_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I5 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \second_edge_taps_r[5]_i_4_n_0\
    );
\second_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[0]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[0]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[1]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[1]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[2]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[2]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[3]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[3]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[4]_i_1_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[4]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
\second_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \second_edge_taps_r[5]_i_2_n_0\,
      D => \second_edge_taps_r[5]_i_3_n_0\,
      Q => \second_edge_taps_r_reg_n_0_[5]\,
      R => \second_edge_taps_r[5]_i_1_n_0\
    );
sr_valid_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sr_valid_r_reg_n_0,
      Q => sr_valid_r1,
      R => '0'
    );
sr_valid_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sr_valid_r1,
      Q => sr_valid_r2,
      R => '0'
    );
sr_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \cnt_shift_r[1]_i_2_n_0\,
      I1 => cnt_shift_r_reg(2),
      I2 => cnt_shift_r_reg(3),
      I3 => cnt_shift_r_reg(1),
      I4 => rdlvl_stg1_start_reg,
      I5 => \rstdiv0_sync_r1_reg_rep__13\,
      O => sr_valid_r_i_1_n_0
    );
sr_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sr_valid_r_i_1_n_0,
      Q => sr_valid_r_reg_n_0,
      R => '0'
    );
store_sr_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => store_sr_req_r_reg_n_0,
      I1 => sr_valid_r_reg_n_0,
      I2 => store_sr_r_reg_n_0,
      O => store_sr_r_i_1_n_0
    );
store_sr_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => store_sr_r_i_1_n_0,
      Q => store_sr_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
store_sr_req_pulsed_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(2),
      I2 => cal1_state_r(4),
      I3 => cal1_state_r(3),
      I4 => cal1_state_r(1),
      I5 => cal1_state_r(0),
      O => store_sr_req_pulsed_r
    );
store_sr_req_pulsed_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => store_sr_req_pulsed_r,
      Q => store_sr_req_pulsed_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
store_sr_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AA000002"
    )
        port map (
      I0 => store_sr_req_r_i_2_n_0,
      I1 => \pi_counter_read_val_reg[3]\,
      I2 => cal1_wait_r,
      I3 => cal1_state_r(4),
      I4 => cal1_state_r(0),
      I5 => store_sr_req_pulsed_r_reg_n_0,
      O => store_sr_req_r
    );
store_sr_req_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => cal1_state_r(5),
      I1 => cal1_state_r(3),
      I2 => cal1_state_r(1),
      I3 => cal1_state_r(2),
      O => store_sr_req_r_i_2_n_0
    );
store_sr_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => store_sr_req_r,
      Q => store_sr_req_r_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\tap_cnt_cpt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      O => \tap_cnt_cpt_r[0]_i_1_n_0\
    );
\tap_cnt_cpt_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => cal1_dlyinc_cpt_r_reg_n_0,
      O => \p_0_in__0\(1)
    );
\tap_cnt_cpt_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => cal1_dlyinc_cpt_r_reg_n_0,
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\tap_cnt_cpt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I3 => cal1_dlyinc_cpt_r_reg_n_0,
      I4 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\tap_cnt_cpt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I4 => cal1_dlyinc_cpt_r_reg_n_0,
      I5 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\tap_cnt_cpt_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => cal1_dlyce_cpt_r_reg_n_0,
      I1 => \tap_cnt_cpt_r[5]_i_4_n_0\,
      I2 => cal1_dlyinc_cpt_r_reg_n_0,
      I3 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      O => tap_cnt_cpt_r
    );
\tap_cnt_cpt_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3ACA"
    )
        port map (
      I0 => \second_edge_taps_r[5]_i_4_n_0\,
      I1 => tap_limit_cpt_r_i_2_n_0,
      I2 => cal1_dlyinc_cpt_r_reg_n_0,
      I3 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      O => \p_0_in__0\(5)
    );
\tap_cnt_cpt_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => \tap_cnt_cpt_r[5]_i_4_n_0\
    );
\tap_cnt_cpt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \tap_cnt_cpt_r[0]_i_1_n_0\,
      Q => \tap_cnt_cpt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__13_1\(0)
    );
\tap_cnt_cpt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \p_0_in__0\(1),
      Q => \tap_cnt_cpt_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__13_1\(0)
    );
\tap_cnt_cpt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \p_0_in__0\(2),
      Q => \tap_cnt_cpt_r_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__13_1\(0)
    );
\tap_cnt_cpt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \p_0_in__0\(3),
      Q => \tap_cnt_cpt_r_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__13_1\(0)
    );
\tap_cnt_cpt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \p_0_in__0\(4),
      Q => \tap_cnt_cpt_r_reg_n_0_[4]\,
      R => \rstdiv0_sync_r1_reg_rep__13_1\(0)
    );
\tap_cnt_cpt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tap_cnt_cpt_r,
      D => \p_0_in__0\(5),
      Q => \tap_cnt_cpt_r_reg_n_0_[5]\,
      R => \rstdiv0_sync_r1_reg_rep__13_1\(0)
    );
tap_limit_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
        port map (
      I0 => tap_limit_cpt_r,
      I1 => tap_limit_cpt_r_i_2_n_0,
      I2 => \tap_cnt_cpt_r_reg_n_0_[5]\,
      I3 => tap_limit_cpt_r_i_3_n_0,
      I4 => \rstdiv0_sync_r1_reg_rep__13\,
      I5 => \^idelay_tap_limit_r_reg_0\,
      O => tap_limit_cpt_r_i_1_n_0
    );
tap_limit_cpt_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \tap_cnt_cpt_r_reg_n_0_[3]\,
      I1 => \tap_cnt_cpt_r_reg_n_0_[0]\,
      I2 => \tap_cnt_cpt_r_reg_n_0_[1]\,
      I3 => \tap_cnt_cpt_r_reg_n_0_[2]\,
      I4 => \tap_cnt_cpt_r_reg_n_0_[4]\,
      O => tap_limit_cpt_r_i_2_n_0
    );
tap_limit_cpt_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \cal1_state_r1_reg_n_0_[1]\,
      I1 => \cal1_state_r1_reg_n_0_[2]\,
      I2 => \cal1_state_r1_reg_n_0_[3]\,
      I3 => \cal1_state_r1_reg_n_0_[0]\,
      I4 => \cal1_state_r1_reg_n_0_[4]\,
      I5 => \cal1_state_r1_reg_n_0_[5]\,
      O => tap_limit_cpt_r_i_3_n_0
    );
tap_limit_cpt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tap_limit_cpt_r_i_1_n_0,
      Q => tap_limit_cpt_r,
      R => '0'
    );
\wait_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_cnt_r_reg__0\(0),
      O => \wait_cnt_r0__0\(0)
    );
\wait_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wait_cnt_r_reg__0\(1),
      I1 => \wait_cnt_r_reg__0\(0),
      O => \wait_cnt_r0__0\(1)
    );
\wait_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \wait_cnt_r_reg__0\(2),
      I1 => \wait_cnt_r_reg__0\(1),
      I2 => \wait_cnt_r_reg__0\(0),
      O => \wait_cnt_r0__0\(2)
    );
\wait_cnt_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \wait_cnt_r_reg__0\(1),
      I1 => \wait_cnt_r_reg__0\(0),
      I2 => \wait_cnt_r_reg__0\(2),
      I3 => \wait_cnt_r_reg__0\(3),
      I4 => dqs_po_dec_done_r2,
      O => wait_cnt_r0
    );
\wait_cnt_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \wait_cnt_r_reg__0\(1),
      I1 => \wait_cnt_r_reg__0\(0),
      I2 => \wait_cnt_r_reg__0\(2),
      I3 => \wait_cnt_r_reg__0\(3),
      O => \wait_cnt_r0__0\(3)
    );
\wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(0),
      Q => \wait_cnt_r_reg__0\(0),
      R => \rstdiv0_sync_r1_reg_rep__13_2\(0)
    );
\wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(1),
      Q => \wait_cnt_r_reg__0\(1),
      R => \rstdiv0_sync_r1_reg_rep__13_2\(0)
    );
\wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(2),
      Q => \wait_cnt_r_reg__0\(2),
      R => \rstdiv0_sync_r1_reg_rep__13_2\(0)
    );
\wait_cnt_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(3),
      Q => \wait_cnt_r_reg__0\(3),
      S => \rstdiv0_sync_r1_reg_rep__13_2\(0)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1_reg\,
      I1 => wrcal_pat_cnt(0),
      O => p_2_out(0)
    );
\wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rdlvl_stg1_done_r1_reg\,
      I1 => wrcal_done_reg,
      O => \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_phy_tempmon is
  port (
    tempmon_pi_f_inc_r_reg : out STD_LOGIC;
    \calib_zero_inputs_reg[0]\ : out STD_LOGIC;
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]\ : out STD_LOGIC;
    calib_sel0 : out STD_LOGIC;
    \calib_zero_inputs_reg[0]_0\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tempmon_sample_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdlvl_stg1_done_int_reg : in STD_LOGIC;
    pi_fine_dly_dec_done_reg : in STD_LOGIC;
    delay_done_r4_reg : in STD_LOGIC;
    init_calib_complete_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    \device_temp_r_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_phy_tempmon : entity is "mig_7series_v4_0_ddr_phy_tempmon";
end ddr_mig_7series_v4_0_ddr_phy_tempmon;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_phy_tempmon is
  signal \^calib_zero_inputs_reg[0]\ : STD_LOGIC;
  signal device_temp_101 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_init : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \device_temp_init[11]_i_2_n_0\ : STD_LOGIC;
  signal \device_temp_init[11]_i_3_n_0\ : STD_LOGIC;
  signal four_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \four_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal four_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \four_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \four_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal four_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \four_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[1]_i_2_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[4]_i_3_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[4]_i_4_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[4]_i_5_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit[8]_i_5_n_0\ : STD_LOGIC;
  signal four_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \four_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \four_inc_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal neutral_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \neutral_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[4]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[4]_i_5_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[8]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_max_limit[8]_i_5_n_0\ : STD_LOGIC;
  signal neutral_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \neutral_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal neutral_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \neutral_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \neutral_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal neutral_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \neutral_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \neutral_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal one_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \one_dec_max_limit[4]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[8]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[8]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit[8]_i_5_n_0\ : STD_LOGIC;
  signal one_dec_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \one_dec_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal one_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \one_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal one_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \one_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal one_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \one_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[4]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[8]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal one_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \one_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal one_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \one_inc_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal one_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \one_inc_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \one_inc_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal pi_f_dec_i_2_n_0 : STD_LOGIC;
  signal pi_f_dec_nxt : STD_LOGIC;
  signal pi_f_inc_i_10_n_0 : STD_LOGIC;
  signal pi_f_inc_i_2_n_0 : STD_LOGIC;
  signal pi_f_inc_i_3_n_0 : STD_LOGIC;
  signal pi_f_inc_i_5_n_0 : STD_LOGIC;
  signal pi_f_inc_i_6_n_0 : STD_LOGIC;
  signal pi_f_inc_i_7_n_0 : STD_LOGIC;
  signal pi_f_inc_i_8_n_0 : STD_LOGIC;
  signal pi_f_inc_i_9_n_0 : STD_LOGIC;
  signal pi_f_inc_nxt : STD_LOGIC;
  signal temp_cmp_four_dec_min_101 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_four_inc_max_101 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_max_101 : STD_LOGIC;
  signal temp_cmp_neutral_max_102 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_neutral_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_min_101 : STD_LOGIC;
  signal temp_cmp_neutral_min_102 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_neutral_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_max_101 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_min_101 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_max_101 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_min_101 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_max_101 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_min_101 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_max_101 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_min_101 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_max_101 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_min_101 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_max_101 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_min_101 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_10_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_11_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_12_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_13_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_14_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_3_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_4_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_5_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_6_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_7_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_8_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_i_9_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_1_n_3 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_0 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_1 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_2 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102_reg_i_2_n_3 : STD_LOGIC;
  signal temp_gte_three_dec_max : STD_LOGIC;
  signal tempmon_init_complete : STD_LOGIC;
  signal \^tempmon_pi_f_inc_r_reg\ : STD_LOGIC;
  signal tempmon_sample_en_101 : STD_LOGIC;
  signal tempmon_sample_en_102 : STD_LOGIC;
  signal tempmon_state : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tempmon_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_10_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_11_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_12_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_13_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_14_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_15_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_16_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_2_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_3_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_4_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_5_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_6_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_7_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_8_n_0\ : STD_LOGIC;
  signal \tempmon_state[10]_i_9_n_0\ : STD_LOGIC;
  signal \tempmon_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \tempmon_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \tempmon_state[9]_i_1_n_0\ : STD_LOGIC;
  signal tempmon_state_init : STD_LOGIC;
  signal tempmon_state_nxt : STD_LOGIC;
  signal three_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \three_dec_max_limit[0]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[10]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[11]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[11]_i_5_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[1]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[2]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[3]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[4]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[5]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[6]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[7]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[8]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[8]_i_5_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit[9]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \three_dec_max_limit_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal three_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \three_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal three_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \three_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \three_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal three_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \three_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[4]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[4]_i_4_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[8]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit[8]_i_5_n_0\ : STD_LOGIC;
  signal three_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \three_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal three_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \three_inc_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal three_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \three_inc_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \three_inc_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal two_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \two_dec_max_limit[0]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[4]_i_5_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit[8]_i_4_n_0\ : STD_LOGIC;
  signal two_dec_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \two_dec_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal two_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \two_dec_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal two_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \two_dec_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \two_dec_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal two_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \two_inc_max_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[11]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[4]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[4]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[4]_i_5_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit[8]_i_3_n_0\ : STD_LOGIC;
  signal two_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \two_inc_max_limit_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_max_limit_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal two_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \two_inc_min_limit[11]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[11]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[5]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[5]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[5]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_2_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_3_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_4_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit[9]_i_5_n_0\ : STD_LOGIC;
  signal two_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \two_inc_min_limit_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \two_inc_min_limit_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \update_temp_101__0\ : STD_LOGIC;
  signal update_temp_102 : STD_LOGIC;
  signal \NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neutral_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neutral_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_neutral_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neutral_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \calib_zero_ctrl[0]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \calib_zero_inputs[0]_i_1\ : label is "soft_lutpair136";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \four_inc_max_limit_reg[1]_i_1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_LEGACY_PRIM of \neutral_max_limit_reg[1]_i_1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_LEGACY_PRIM of \one_dec_max_limit_reg[1]_i_1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_LEGACY_PRIM of \one_inc_max_limit_reg[1]_i_1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute SOFT_HLUTNM of pi_f_inc_i_10 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of pi_f_inc_i_3 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of pi_f_inc_i_4 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of pi_f_inc_i_5 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of pi_f_inc_i_8 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of pi_f_inc_i_9 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tempmon_state[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_13\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_14\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tempmon_state[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tempmon_state[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tempmon_state[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tempmon_state[6]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \three_dec_max_limit[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \three_dec_max_limit[10]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \three_dec_max_limit[11]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \three_dec_max_limit[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \three_dec_max_limit[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \three_dec_max_limit[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \three_dec_max_limit[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \three_dec_max_limit[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \three_dec_max_limit[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \three_dec_max_limit[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \three_dec_max_limit[8]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \three_dec_max_limit[9]_i_1\ : label is "soft_lutpair140";
  attribute XILINX_LEGACY_PRIM of \three_inc_max_limit_reg[1]_i_1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_LEGACY_PRIM of \two_inc_max_limit_reg[1]_i_1_CARRY4\ : label is "(MUXCY,XORCY)";
begin
  \calib_zero_inputs_reg[0]\ <= \^calib_zero_inputs_reg[0]\;
  tempmon_pi_f_inc_r_reg <= \^tempmon_pi_f_inc_r_reg\;
\calib_zero_ctrl[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^tempmon_pi_f_inc_r_reg\,
      I1 => \^calib_zero_inputs_reg[0]\,
      I2 => init_calib_complete_reg,
      I3 => \rstdiv0_sync_r1_reg_rep__14\,
      O => calib_sel0
    );
\calib_zero_inputs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => init_calib_complete_reg,
      I1 => \^calib_zero_inputs_reg[0]\,
      I2 => \^tempmon_pi_f_inc_r_reg\,
      O => \calib_zero_inputs_reg[0]_0\
    );
\device_temp_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(0),
      Q => device_temp_101(0),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(10),
      Q => device_temp_101(10),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(11),
      Q => device_temp_101(11),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(1),
      Q => device_temp_101(1),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(2),
      Q => device_temp_101(2),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(3),
      Q => device_temp_101(3),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(4),
      Q => device_temp_101(4),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(5),
      Q => device_temp_101(5),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(6),
      Q => device_temp_101(6),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(7),
      Q => device_temp_101(7),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(8),
      Q => device_temp_101(8),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_101_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \device_temp_r_reg[11]\(9),
      Q => device_temp_101(9),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \device_temp_init[11]_i_2_n_0\,
      I1 => \device_temp_init[11]_i_3_n_0\,
      I2 => tempmon_state(0),
      I3 => tempmon_state(1),
      I4 => tempmon_state(2),
      O => tempmon_state_init
    );
\device_temp_init[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tempmon_state(6),
      I1 => tempmon_state(5),
      I2 => tempmon_state(4),
      I3 => tempmon_state(3),
      O => \device_temp_init[11]_i_2_n_0\
    );
\device_temp_init[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tempmon_state(10),
      I1 => tempmon_state(9),
      I2 => tempmon_state(8),
      I3 => tempmon_state(7),
      O => \device_temp_init[11]_i_3_n_0\
    );
\device_temp_init_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(0),
      Q => device_temp_init(0),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(10),
      Q => device_temp_init(10),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(11),
      Q => device_temp_init(11),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(1),
      Q => device_temp_init(1),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(2),
      Q => device_temp_init(2),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(3),
      Q => device_temp_init(3),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(4),
      Q => device_temp_init(4),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(5),
      Q => device_temp_init(5),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(6),
      Q => device_temp_init(6),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(7),
      Q => device_temp_init(7),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(8),
      Q => device_temp_init(8),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\device_temp_init_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(9),
      Q => device_temp_init(9),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\four_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(11),
      O => \four_dec_min_limit[11]_i_2_n_0\
    );
\four_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(10),
      O => \four_dec_min_limit[11]_i_3_n_0\
    );
\four_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(5),
      O => \four_dec_min_limit[5]_i_2_n_0\
    );
\four_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(4),
      O => \four_dec_min_limit[5]_i_3_n_0\
    );
\four_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(3),
      O => \four_dec_min_limit[5]_i_4_n_0\
    );
\four_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(9),
      O => \four_dec_min_limit[9]_i_2_n_0\
    );
\four_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(8),
      O => \four_dec_min_limit[9]_i_3_n_0\
    );
\four_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(7),
      O => \four_dec_min_limit[9]_i_4_n_0\
    );
\four_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_dec_max_limit(6),
      O => \four_dec_min_limit[9]_i_5_n_0\
    );
\four_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_max_limit(0),
      Q => four_dec_min_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(10),
      Q => four_dec_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(11),
      Q => four_dec_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \four_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => three_dec_max_limit(10),
      O(3 downto 2) => \NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => four_dec_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \four_dec_min_limit[11]_i_2_n_0\,
      S(0) => \four_dec_min_limit[11]_i_3_n_0\
    );
\four_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_max_limit(1),
      Q => four_dec_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(2),
      Q => four_dec_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(3),
      Q => four_dec_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(4),
      Q => four_dec_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(5),
      Q => four_dec_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \four_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \four_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \four_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \four_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => three_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => four_dec_min_limit_nxt(5 downto 2),
      S(3) => \four_dec_min_limit[5]_i_2_n_0\,
      S(2) => \four_dec_min_limit[5]_i_3_n_0\,
      S(1) => \four_dec_min_limit[5]_i_4_n_0\,
      S(0) => three_dec_max_limit(2)
    );
\four_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(6),
      Q => four_dec_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(7),
      Q => four_dec_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(8),
      Q => four_dec_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(9),
      Q => four_dec_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
\four_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \four_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \four_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \four_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \four_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => three_dec_max_limit(9 downto 6),
      O(3 downto 0) => four_dec_min_limit_nxt(9 downto 6),
      S(3) => \four_dec_min_limit[9]_i_2_n_0\,
      S(2) => \four_dec_min_limit[9]_i_3_n_0\,
      S(1) => \four_dec_min_limit[9]_i_4_n_0\,
      S(0) => \four_dec_min_limit[9]_i_5_n_0\
    );
\four_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \four_inc_max_limit[11]_i_2_n_0\
    );
\four_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \four_inc_max_limit[11]_i_3_n_0\
    );
\four_inc_max_limit[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \four_inc_max_limit[1]_i_2_n_0\
    );
\four_inc_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \four_inc_max_limit[4]_i_2_n_0\
    );
\four_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \four_inc_max_limit[4]_i_3_n_0\
    );
\four_inc_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \four_inc_max_limit[4]_i_4_n_0\
    );
\four_inc_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \four_inc_max_limit[4]_i_5_n_0\
    );
\four_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \four_inc_max_limit[8]_i_3_n_0\
    );
\four_inc_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \four_inc_max_limit[8]_i_5_n_0\
    );
\four_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(10),
      Q => four_inc_max_limit(10),
      R => SS(0)
    );
\four_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(11),
      Q => four_inc_max_limit(11),
      R => SS(0)
    );
\four_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_inc_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \four_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \four_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => device_temp_init(10),
      DI(0) => '0',
      O(3) => \NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => four_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \four_inc_max_limit[11]_i_2_n_0\,
      S(1) => \four_inc_max_limit[11]_i_3_n_0\,
      S(0) => device_temp_init(9)
    );
\four_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(1),
      Q => four_inc_max_limit(1),
      R => SS(0)
    );
\four_inc_max_limit_reg[1]_i_1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => \NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => four_inc_max_limit_nxt(1),
      S(3 downto 1) => \NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \four_inc_max_limit[1]_i_2_n_0\
    );
\four_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(2),
      Q => four_inc_max_limit(2),
      R => SS(0)
    );
\four_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(3),
      Q => four_inc_max_limit(3),
      R => SS(0)
    );
\four_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(4),
      Q => four_inc_max_limit(4),
      R => SS(0)
    );
\four_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \four_inc_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \four_inc_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \four_inc_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \four_inc_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => device_temp_init(4 downto 1),
      O(3 downto 1) => four_inc_max_limit_nxt(4 downto 2),
      O(0) => two_dec_max_limit_nxt(1),
      S(3) => \four_inc_max_limit[4]_i_2_n_0\,
      S(2) => \four_inc_max_limit[4]_i_3_n_0\,
      S(1) => \four_inc_max_limit[4]_i_4_n_0\,
      S(0) => \four_inc_max_limit[4]_i_5_n_0\
    );
\four_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(5),
      Q => four_inc_max_limit(5),
      R => SS(0)
    );
\four_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(6),
      Q => four_inc_max_limit(6),
      R => SS(0)
    );
\four_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(7),
      Q => four_inc_max_limit(7),
      R => SS(0)
    );
\four_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(8),
      Q => four_inc_max_limit(8),
      R => SS(0)
    );
\four_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \four_inc_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \four_inc_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \four_inc_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \four_inc_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \four_inc_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(7),
      DI(1) => '0',
      DI(0) => device_temp_init(5),
      O(3 downto 0) => four_inc_max_limit_nxt(8 downto 5),
      S(3) => device_temp_init(8),
      S(2) => \four_inc_max_limit[8]_i_3_n_0\,
      S(1) => device_temp_init(6),
      S(0) => \four_inc_max_limit[8]_i_5_n_0\
    );
\four_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(9),
      Q => four_inc_max_limit(9),
      R => SS(0)
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF000000"
    )
        port map (
      I0 => \^calib_zero_inputs_reg[0]\,
      I1 => \^tempmon_pi_f_inc_r_reg\,
      I2 => rdlvl_stg1_done_int_reg,
      I3 => pi_fine_dly_dec_done_reg,
      I4 => delay_done_r4_reg,
      O => \gen_byte_sel_div2.byte_sel_cnt_reg[1]\
    );
\neutral_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \neutral_max_limit[4]_i_2_n_0\
    );
\neutral_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \neutral_max_limit[4]_i_4_n_0\
    );
\neutral_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \neutral_max_limit[4]_i_5_n_0\
    );
\neutral_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \neutral_max_limit[8]_i_4_n_0\
    );
\neutral_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \neutral_max_limit[8]_i_5_n_0\
    );
\neutral_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(10),
      Q => neutral_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(11),
      Q => neutral_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \neutral_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \neutral_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => neutral_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => device_temp_init(11 downto 9)
    );
\neutral_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(1),
      Q => neutral_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_max_limit_reg[1]_i_1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \NLW_neutral_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => \NLW_neutral_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_neutral_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => neutral_max_limit_nxt(1),
      S(3 downto 1) => \NLW_neutral_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \four_inc_max_limit[1]_i_2_n_0\
    );
\neutral_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(2),
      Q => neutral_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(3),
      Q => neutral_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(4),
      Q => neutral_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neutral_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \neutral_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \neutral_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \neutral_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3) => device_temp_init(4),
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(2 downto 1),
      O(3 downto 1) => neutral_max_limit_nxt(4 downto 2),
      O(0) => \NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \neutral_max_limit[4]_i_2_n_0\,
      S(2) => device_temp_init(3),
      S(1) => \neutral_max_limit[4]_i_4_n_0\,
      S(0) => \neutral_max_limit[4]_i_5_n_0\
    );
\neutral_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(5),
      Q => neutral_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(6),
      Q => neutral_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(7),
      Q => neutral_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(8),
      Q => neutral_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \neutral_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \neutral_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \neutral_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \neutral_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => device_temp_init(6 downto 5),
      O(3 downto 0) => neutral_max_limit_nxt(8 downto 5),
      S(3 downto 2) => device_temp_init(8 downto 7),
      S(1) => \neutral_max_limit[8]_i_4_n_0\,
      S(0) => \neutral_max_limit[8]_i_5_n_0\
    );
\neutral_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(9),
      Q => neutral_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\neutral_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(11),
      O => \neutral_min_limit[11]_i_2_n_0\
    );
\neutral_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(10),
      O => \neutral_min_limit[11]_i_3_n_0\
    );
\neutral_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(5),
      O => \neutral_min_limit[5]_i_2_n_0\
    );
\neutral_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(4),
      O => \neutral_min_limit[5]_i_3_n_0\
    );
\neutral_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(3),
      O => \neutral_min_limit[5]_i_4_n_0\
    );
\neutral_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(9),
      O => \neutral_min_limit[9]_i_2_n_0\
    );
\neutral_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(8),
      O => \neutral_min_limit[9]_i_3_n_0\
    );
\neutral_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(7),
      O => \neutral_min_limit[9]_i_4_n_0\
    );
\neutral_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_inc_max_limit(6),
      O => \neutral_min_limit[9]_i_5_n_0\
    );
\neutral_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(10),
      Q => neutral_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(11),
      Q => neutral_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \neutral_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => one_inc_max_limit(10),
      O(3 downto 2) => \NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => neutral_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \neutral_min_limit[11]_i_2_n_0\,
      S(0) => \neutral_min_limit[11]_i_3_n_0\
    );
\neutral_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit(1),
      Q => neutral_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(2),
      Q => neutral_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(3),
      Q => neutral_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(4),
      Q => neutral_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(5),
      Q => neutral_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \neutral_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \neutral_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \neutral_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \neutral_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => one_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => neutral_min_limit_nxt(5 downto 2),
      S(3) => \neutral_min_limit[5]_i_2_n_0\,
      S(2) => \neutral_min_limit[5]_i_3_n_0\,
      S(1) => \neutral_min_limit[5]_i_4_n_0\,
      S(0) => one_inc_max_limit(2)
    );
\neutral_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(6),
      Q => neutral_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(7),
      Q => neutral_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(8),
      Q => neutral_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(9),
      Q => neutral_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\neutral_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \neutral_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \neutral_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \neutral_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \neutral_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \neutral_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => one_inc_max_limit(9 downto 6),
      O(3 downto 0) => neutral_min_limit_nxt(9 downto 6),
      S(3) => \neutral_min_limit[9]_i_2_n_0\,
      S(2) => \neutral_min_limit[9]_i_3_n_0\,
      S(1) => \neutral_min_limit[9]_i_4_n_0\,
      S(0) => \neutral_min_limit[9]_i_5_n_0\
    );
\one_dec_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \one_dec_max_limit[4]_i_4_n_0\
    );
\one_dec_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \one_dec_max_limit[8]_i_2_n_0\
    );
\one_dec_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \one_dec_max_limit[8]_i_4_n_0\
    );
\one_dec_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \one_dec_max_limit[8]_i_5_n_0\
    );
\one_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(10),
      Q => one_dec_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(11),
      Q => one_dec_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one_dec_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \one_dec_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => one_dec_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => device_temp_init(11 downto 9)
    );
\one_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(1),
      Q => one_dec_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_max_limit_reg[1]_i_1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => \NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => one_dec_max_limit_nxt(1),
      S(3 downto 1) => \NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => device_temp_init(1)
    );
\one_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(2),
      Q => one_dec_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(3),
      Q => one_dec_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(4),
      Q => one_dec_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_dec_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \one_dec_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \one_dec_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \one_dec_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3 downto 2) => B"00",
      DI(1) => device_temp_init(2),
      DI(0) => '0',
      O(3 downto 1) => one_dec_max_limit_nxt(4 downto 2),
      O(0) => \NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => device_temp_init(4 downto 3),
      S(1) => \one_dec_max_limit[4]_i_4_n_0\,
      S(0) => device_temp_init(1)
    );
\one_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(5),
      Q => one_dec_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(6),
      Q => one_dec_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(7),
      Q => one_dec_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(8),
      Q => one_dec_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \one_dec_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \one_dec_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \one_dec_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \one_dec_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => device_temp_init(8),
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(6 downto 5),
      O(3 downto 0) => one_dec_max_limit_nxt(8 downto 5),
      S(3) => \one_dec_max_limit[8]_i_2_n_0\,
      S(2) => device_temp_init(7),
      S(1) => \one_dec_max_limit[8]_i_4_n_0\,
      S(0) => \one_dec_max_limit[8]_i_5_n_0\
    );
\one_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(9),
      Q => one_dec_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\one_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(11),
      O => \one_dec_min_limit[11]_i_2_n_0\
    );
\one_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(10),
      O => \one_dec_min_limit[11]_i_3_n_0\
    );
\one_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(5),
      O => \one_dec_min_limit[5]_i_2_n_0\
    );
\one_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(4),
      O => \one_dec_min_limit[5]_i_3_n_0\
    );
\one_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(3),
      O => \one_dec_min_limit[5]_i_4_n_0\
    );
\one_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(9),
      O => \one_dec_min_limit[9]_i_2_n_0\
    );
\one_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(8),
      O => \one_dec_min_limit[9]_i_3_n_0\
    );
\one_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(7),
      O => \one_dec_min_limit[9]_i_4_n_0\
    );
\one_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => neutral_max_limit(6),
      O => \one_dec_min_limit[9]_i_5_n_0\
    );
\one_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(10),
      Q => one_dec_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(11),
      Q => one_dec_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \one_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => neutral_max_limit(10),
      O(3 downto 2) => \NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => one_dec_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \one_dec_min_limit[11]_i_2_n_0\,
      S(0) => \one_dec_min_limit[11]_i_3_n_0\
    );
\one_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit(1),
      Q => one_dec_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(2),
      Q => one_dec_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(3),
      Q => one_dec_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(4),
      Q => one_dec_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(5),
      Q => one_dec_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \one_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \one_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \one_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => neutral_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => one_dec_min_limit_nxt(5 downto 2),
      S(3) => \one_dec_min_limit[5]_i_2_n_0\,
      S(2) => \one_dec_min_limit[5]_i_3_n_0\,
      S(1) => \one_dec_min_limit[5]_i_4_n_0\,
      S(0) => neutral_max_limit(2)
    );
\one_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(6),
      Q => one_dec_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(7),
      Q => one_dec_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(8),
      Q => one_dec_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(9),
      Q => one_dec_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\one_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \one_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \one_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \one_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \one_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => neutral_max_limit(9 downto 6),
      O(3 downto 0) => one_dec_min_limit_nxt(9 downto 6),
      S(3) => \one_dec_min_limit[9]_i_2_n_0\,
      S(2) => \one_dec_min_limit[9]_i_3_n_0\,
      S(1) => \one_dec_min_limit[9]_i_4_n_0\,
      S(0) => \one_dec_min_limit[9]_i_5_n_0\
    );
\one_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \one_inc_max_limit[11]_i_2_n_0\
    );
\one_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \one_inc_max_limit[11]_i_3_n_0\
    );
\one_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \one_inc_max_limit[11]_i_4_n_0\
    );
\one_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \one_inc_max_limit[4]_i_3_n_0\
    );
\one_inc_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \one_inc_max_limit[8]_i_2_n_0\
    );
\one_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \one_inc_max_limit[8]_i_3_n_0\
    );
\one_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(10),
      Q => one_inc_max_limit(10),
      R => SS(0)
    );
\one_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(11),
      Q => one_inc_max_limit(11),
      R => SS(0)
    );
\one_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \one_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \one_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => device_temp_init(10 downto 9),
      O(3) => \NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => one_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \one_inc_max_limit[11]_i_2_n_0\,
      S(1) => \one_inc_max_limit[11]_i_3_n_0\,
      S(0) => \one_inc_max_limit[11]_i_4_n_0\
    );
\one_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(1),
      Q => one_inc_max_limit(1),
      R => SS(0)
    );
\one_inc_max_limit_reg[1]_i_1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => \NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => one_inc_max_limit_nxt(1),
      S(3 downto 1) => \NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => device_temp_init(1)
    );
\one_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(2),
      Q => one_inc_max_limit(2),
      R => SS(0)
    );
\one_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(3),
      Q => one_inc_max_limit(3),
      R => SS(0)
    );
\one_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(4),
      Q => one_inc_max_limit(4),
      R => SS(0)
    );
\one_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_inc_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \one_inc_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \one_inc_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \one_inc_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3) => '0',
      DI(2) => device_temp_init(3),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => one_inc_max_limit_nxt(4 downto 2),
      O(0) => \NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => device_temp_init(4),
      S(2) => \one_inc_max_limit[4]_i_3_n_0\,
      S(1 downto 0) => device_temp_init(2 downto 1)
    );
\one_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(5),
      Q => one_inc_max_limit(5),
      R => SS(0)
    );
\one_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(6),
      Q => one_inc_max_limit(6),
      R => SS(0)
    );
\one_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(7),
      Q => one_inc_max_limit(7),
      R => SS(0)
    );
\one_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(8),
      Q => one_inc_max_limit(8),
      R => SS(0)
    );
\one_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \one_inc_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \one_inc_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \one_inc_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \one_inc_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => device_temp_init(8 downto 7),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => one_inc_max_limit_nxt(8 downto 5),
      S(3) => \one_inc_max_limit[8]_i_2_n_0\,
      S(2) => \one_inc_max_limit[8]_i_3_n_0\,
      S(1 downto 0) => device_temp_init(6 downto 5)
    );
\one_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(9),
      Q => one_inc_max_limit(9),
      R => SS(0)
    );
\one_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(11),
      O => \one_inc_min_limit[11]_i_2_n_0\
    );
\one_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(10),
      O => \one_inc_min_limit[11]_i_3_n_0\
    );
\one_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(5),
      O => \one_inc_min_limit[5]_i_2_n_0\
    );
\one_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(4),
      O => \one_inc_min_limit[5]_i_3_n_0\
    );
\one_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(3),
      O => \one_inc_min_limit[5]_i_4_n_0\
    );
\one_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(9),
      O => \one_inc_min_limit[9]_i_2_n_0\
    );
\one_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(8),
      O => \one_inc_min_limit[9]_i_3_n_0\
    );
\one_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(7),
      O => \one_inc_min_limit[9]_i_4_n_0\
    );
\one_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_inc_max_limit(6),
      O => \one_inc_min_limit[9]_i_5_n_0\
    );
\one_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(10),
      Q => one_inc_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(11),
      Q => one_inc_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \one_inc_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => two_inc_max_limit(10),
      O(3 downto 2) => \NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => one_inc_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \one_inc_min_limit[11]_i_2_n_0\,
      S(0) => \one_inc_min_limit[11]_i_3_n_0\
    );
\one_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit(1),
      Q => one_inc_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(2),
      Q => one_inc_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(3),
      Q => one_inc_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(4),
      Q => one_inc_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(5),
      Q => one_inc_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \one_inc_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \one_inc_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \one_inc_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \one_inc_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => two_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => one_inc_min_limit_nxt(5 downto 2),
      S(3) => \one_inc_min_limit[5]_i_2_n_0\,
      S(2) => \one_inc_min_limit[5]_i_3_n_0\,
      S(1) => \one_inc_min_limit[5]_i_4_n_0\,
      S(0) => two_inc_max_limit(2)
    );
\one_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(6),
      Q => one_inc_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(7),
      Q => one_inc_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(8),
      Q => one_inc_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(9),
      Q => one_inc_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\one_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \one_inc_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \one_inc_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \one_inc_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \one_inc_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \one_inc_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => two_inc_max_limit(9 downto 6),
      O(3 downto 0) => one_inc_min_limit_nxt(9 downto 6),
      S(3) => \one_inc_min_limit[9]_i_2_n_0\,
      S(2) => \one_inc_min_limit[9]_i_3_n_0\,
      S(1) => \one_inc_min_limit[9]_i_4_n_0\,
      S(0) => \one_inc_min_limit[9]_i_5_n_0\
    );
pi_f_dec_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => update_temp_102,
      I1 => pi_f_dec_i_2_n_0,
      I2 => \tempmon_state[10]_i_7_n_0\,
      I3 => \tempmon_state[10]_i_3_n_0\,
      O => pi_f_dec_nxt
    );
pi_f_dec_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => temp_cmp_three_inc_max_102,
      I1 => tempmon_state(3),
      I2 => tempmon_state(5),
      I3 => temp_cmp_one_inc_max_102,
      I4 => tempmon_state(4),
      I5 => temp_cmp_two_inc_max_102,
      O => pi_f_dec_i_2_n_0
    );
pi_f_dec_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_f_dec_nxt,
      Q => \^calib_zero_inputs_reg[0]\,
      R => \rstdiv0_sync_r1_reg_rep__3\(0)
    );
pi_f_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEEEEEEEE"
    )
        port map (
      I0 => pi_f_inc_i_2_n_0,
      I1 => pi_f_inc_i_3_n_0,
      I2 => temp_gte_three_dec_max,
      I3 => tempmon_state(9),
      I4 => temp_cmp_three_dec_min_102,
      I5 => pi_f_inc_i_5_n_0,
      O => pi_f_inc_nxt
    );
pi_f_inc_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => tempmon_state(5),
      I1 => update_temp_102,
      I2 => temp_cmp_one_inc_max_102,
      I3 => temp_cmp_one_inc_min_102,
      O => pi_f_inc_i_10_n_0
    );
pi_f_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAEAEAEAEAEAEA"
    )
        port map (
      I0 => pi_f_inc_i_6_n_0,
      I1 => pi_f_inc_i_7_n_0,
      I2 => \tempmon_state[10]_i_7_n_0\,
      I3 => tempmon_state(10),
      I4 => temp_cmp_four_dec_min_102,
      I5 => update_temp_102,
      O => pi_f_inc_i_2_n_0
    );
pi_f_inc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => temp_cmp_two_dec_max_102,
      I1 => tempmon_state(8),
      I2 => temp_cmp_two_dec_min_102,
      I3 => update_temp_102,
      I4 => \tempmon_state[10]_i_7_n_0\,
      O => pi_f_inc_i_3_n_0
    );
pi_f_inc_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_temp_102,
      I1 => temp_cmp_three_dec_max_102,
      O => temp_gte_three_dec_max
    );
pi_f_inc_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tempmon_state[10]_i_7_n_0\,
      I1 => update_temp_102,
      O => pi_f_inc_i_5_n_0
    );
pi_f_inc_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \tempmon_state[10]_i_7_n_0\,
      I1 => update_temp_102,
      I2 => temp_cmp_one_dec_min_102,
      I3 => tempmon_state(7),
      I4 => temp_cmp_one_dec_max_102,
      I5 => pi_f_inc_i_8_n_0,
      O => pi_f_inc_i_6_n_0
    );
pi_f_inc_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAAAA"
    )
        port map (
      I0 => pi_f_inc_i_9_n_0,
      I1 => tempmon_state(4),
      I2 => update_temp_102,
      I3 => temp_cmp_two_inc_max_102,
      I4 => temp_cmp_two_inc_min_102,
      I5 => pi_f_inc_i_10_n_0,
      O => pi_f_inc_i_7_n_0
    );
pi_f_inc_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => temp_cmp_neutral_max_102,
      I1 => tempmon_state(6),
      I2 => temp_cmp_neutral_min_102,
      I3 => update_temp_102,
      I4 => \tempmon_state[10]_i_7_n_0\,
      O => pi_f_inc_i_8_n_0
    );
pi_f_inc_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => tempmon_state(3),
      I1 => update_temp_102,
      I2 => temp_cmp_three_inc_max_102,
      I3 => temp_cmp_three_inc_min_102,
      O => pi_f_inc_i_9_n_0
    );
pi_f_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_f_inc_nxt,
      Q => \^tempmon_pi_f_inc_r_reg\,
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
temp_cmp_four_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => four_dec_min_limit(1),
      O => temp_cmp_four_dec_min_102_i_10_n_0
    );
temp_cmp_four_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => four_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_four_dec_min_102_i_11_n_0
    );
temp_cmp_four_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => four_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_four_dec_min_102_i_12_n_0
    );
temp_cmp_four_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => four_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_four_dec_min_102_i_13_n_0
    );
temp_cmp_four_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => four_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_four_dec_min_102_i_14_n_0
    );
temp_cmp_four_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => four_dec_min_limit(11),
      O => temp_cmp_four_dec_min_102_i_3_n_0
    );
temp_cmp_four_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => four_dec_min_limit(9),
      O => temp_cmp_four_dec_min_102_i_4_n_0
    );
temp_cmp_four_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => four_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_four_dec_min_102_i_5_n_0
    );
temp_cmp_four_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => four_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => four_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_four_dec_min_102_i_6_n_0
    );
temp_cmp_four_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => four_dec_min_limit(7),
      O => temp_cmp_four_dec_min_102_i_7_n_0
    );
temp_cmp_four_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => four_dec_min_limit(5),
      O => temp_cmp_four_dec_min_102_i_8_n_0
    );
temp_cmp_four_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => four_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => four_dec_min_limit(3),
      O => temp_cmp_four_dec_min_102_i_9_n_0
    );
temp_cmp_four_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_four_dec_min_101,
      Q => temp_cmp_four_dec_min_102,
      R => '0'
    );
temp_cmp_four_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_four_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_four_dec_min_101,
      CO(0) => temp_cmp_four_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_four_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_four_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_four_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_four_dec_min_102_i_6_n_0
    );
temp_cmp_four_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_four_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_four_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_four_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_four_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_four_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_four_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_four_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_four_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_four_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_four_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_four_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_four_dec_min_102_i_14_n_0
    );
temp_cmp_four_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => four_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_four_inc_max_102_i_10_n_0
    );
temp_cmp_four_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => four_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => four_inc_max_limit(7),
      O => temp_cmp_four_inc_max_102_i_11_n_0
    );
temp_cmp_four_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => four_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => four_inc_max_limit(5),
      O => temp_cmp_four_inc_max_102_i_12_n_0
    );
temp_cmp_four_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => four_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => four_inc_max_limit(3),
      O => temp_cmp_four_inc_max_102_i_13_n_0
    );
temp_cmp_four_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => four_inc_max_limit(1),
      O => temp_cmp_four_inc_max_102_i_14_n_0
    );
temp_cmp_four_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => four_inc_max_limit(10),
      I2 => four_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_four_inc_max_102_i_3_n_0
    );
temp_cmp_four_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => four_inc_max_limit(8),
      I2 => four_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_four_inc_max_102_i_4_n_0
    );
temp_cmp_four_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => four_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => four_inc_max_limit(11),
      O => temp_cmp_four_inc_max_102_i_5_n_0
    );
temp_cmp_four_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => four_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => four_inc_max_limit(9),
      O => temp_cmp_four_inc_max_102_i_6_n_0
    );
temp_cmp_four_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => four_inc_max_limit(6),
      I2 => four_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_four_inc_max_102_i_7_n_0
    );
temp_cmp_four_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => four_inc_max_limit(4),
      I2 => four_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_four_inc_max_102_i_8_n_0
    );
temp_cmp_four_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => four_inc_max_limit(2),
      I2 => four_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_four_inc_max_102_i_9_n_0
    );
temp_cmp_four_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_four_inc_max_101,
      Q => temp_cmp_four_inc_max_102,
      R => '0'
    );
temp_cmp_four_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_four_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_four_inc_max_101,
      CO(0) => temp_cmp_four_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_four_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_four_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_four_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_four_inc_max_102_i_6_n_0
    );
temp_cmp_four_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_four_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_four_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_four_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_four_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_four_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_four_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_four_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_four_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_four_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_four_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_four_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_four_inc_max_102_i_14_n_0
    );
temp_cmp_neutral_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => neutral_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_neutral_max_102_i_10_n_0
    );
temp_cmp_neutral_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => neutral_max_limit(6),
      I2 => device_temp_101(7),
      I3 => neutral_max_limit(7),
      O => temp_cmp_neutral_max_102_i_11_n_0
    );
temp_cmp_neutral_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => neutral_max_limit(4),
      I2 => device_temp_101(5),
      I3 => neutral_max_limit(5),
      O => temp_cmp_neutral_max_102_i_12_n_0
    );
temp_cmp_neutral_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => neutral_max_limit(2),
      I2 => device_temp_101(3),
      I3 => neutral_max_limit(3),
      O => temp_cmp_neutral_max_102_i_13_n_0
    );
temp_cmp_neutral_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => neutral_max_limit(1),
      O => temp_cmp_neutral_max_102_i_14_n_0
    );
temp_cmp_neutral_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => neutral_max_limit(10),
      I2 => neutral_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_neutral_max_102_i_3_n_0
    );
temp_cmp_neutral_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => neutral_max_limit(8),
      I2 => neutral_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_neutral_max_102_i_4_n_0
    );
temp_cmp_neutral_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => neutral_max_limit(10),
      I2 => device_temp_101(11),
      I3 => neutral_max_limit(11),
      O => temp_cmp_neutral_max_102_i_5_n_0
    );
temp_cmp_neutral_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => neutral_max_limit(8),
      I2 => device_temp_101(9),
      I3 => neutral_max_limit(9),
      O => temp_cmp_neutral_max_102_i_6_n_0
    );
temp_cmp_neutral_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => neutral_max_limit(6),
      I2 => neutral_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_neutral_max_102_i_7_n_0
    );
temp_cmp_neutral_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => neutral_max_limit(4),
      I2 => neutral_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_neutral_max_102_i_8_n_0
    );
temp_cmp_neutral_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => neutral_max_limit(2),
      I2 => neutral_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_neutral_max_102_i_9_n_0
    );
temp_cmp_neutral_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_neutral_max_101,
      Q => temp_cmp_neutral_max_102,
      R => '0'
    );
temp_cmp_neutral_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_neutral_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_neutral_max_101,
      CO(0) => temp_cmp_neutral_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_neutral_max_102_i_3_n_0,
      DI(0) => temp_cmp_neutral_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_neutral_max_102_i_5_n_0,
      S(0) => temp_cmp_neutral_max_102_i_6_n_0
    );
temp_cmp_neutral_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_neutral_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_neutral_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_neutral_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_neutral_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_neutral_max_102_i_7_n_0,
      DI(2) => temp_cmp_neutral_max_102_i_8_n_0,
      DI(1) => temp_cmp_neutral_max_102_i_9_n_0,
      DI(0) => temp_cmp_neutral_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_neutral_max_102_i_11_n_0,
      S(2) => temp_cmp_neutral_max_102_i_12_n_0,
      S(1) => temp_cmp_neutral_max_102_i_13_n_0,
      S(0) => temp_cmp_neutral_max_102_i_14_n_0
    );
temp_cmp_neutral_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => neutral_min_limit(1),
      O => temp_cmp_neutral_min_102_i_10_n_0
    );
temp_cmp_neutral_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(6),
      I1 => device_temp_101(6),
      I2 => neutral_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_neutral_min_102_i_11_n_0
    );
temp_cmp_neutral_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(4),
      I1 => device_temp_101(4),
      I2 => neutral_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_neutral_min_102_i_12_n_0
    );
temp_cmp_neutral_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(2),
      I1 => device_temp_101(2),
      I2 => neutral_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_neutral_min_102_i_13_n_0
    );
temp_cmp_neutral_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => neutral_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_neutral_min_102_i_14_n_0
    );
temp_cmp_neutral_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => neutral_min_limit(11),
      O => temp_cmp_neutral_min_102_i_3_n_0
    );
temp_cmp_neutral_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => neutral_min_limit(9),
      O => temp_cmp_neutral_min_102_i_4_n_0
    );
temp_cmp_neutral_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(10),
      I1 => device_temp_101(10),
      I2 => neutral_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_neutral_min_102_i_5_n_0
    );
temp_cmp_neutral_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => neutral_min_limit(8),
      I1 => device_temp_101(8),
      I2 => neutral_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_neutral_min_102_i_6_n_0
    );
temp_cmp_neutral_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => neutral_min_limit(7),
      O => temp_cmp_neutral_min_102_i_7_n_0
    );
temp_cmp_neutral_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => neutral_min_limit(5),
      O => temp_cmp_neutral_min_102_i_8_n_0
    );
temp_cmp_neutral_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => neutral_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => neutral_min_limit(3),
      O => temp_cmp_neutral_min_102_i_9_n_0
    );
temp_cmp_neutral_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_neutral_min_101,
      Q => temp_cmp_neutral_min_102,
      R => '0'
    );
temp_cmp_neutral_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_neutral_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_neutral_min_101,
      CO(0) => temp_cmp_neutral_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_neutral_min_102_i_3_n_0,
      DI(0) => temp_cmp_neutral_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_neutral_min_102_i_5_n_0,
      S(0) => temp_cmp_neutral_min_102_i_6_n_0
    );
temp_cmp_neutral_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_neutral_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_neutral_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_neutral_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_neutral_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_neutral_min_102_i_7_n_0,
      DI(2) => temp_cmp_neutral_min_102_i_8_n_0,
      DI(1) => temp_cmp_neutral_min_102_i_9_n_0,
      DI(0) => temp_cmp_neutral_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_neutral_min_102_i_11_n_0,
      S(2) => temp_cmp_neutral_min_102_i_12_n_0,
      S(1) => temp_cmp_neutral_min_102_i_13_n_0,
      S(0) => temp_cmp_neutral_min_102_i_14_n_0
    );
temp_cmp_one_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => one_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_dec_max_102_i_10_n_0
    );
temp_cmp_one_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => one_dec_max_limit(7),
      O => temp_cmp_one_dec_max_102_i_11_n_0
    );
temp_cmp_one_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => one_dec_max_limit(5),
      O => temp_cmp_one_dec_max_102_i_12_n_0
    );
temp_cmp_one_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => one_dec_max_limit(3),
      O => temp_cmp_one_dec_max_102_i_13_n_0
    );
temp_cmp_one_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_dec_max_limit(1),
      O => temp_cmp_one_dec_max_102_i_14_n_0
    );
temp_cmp_one_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_dec_max_limit(10),
      I2 => one_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_dec_max_102_i_3_n_0
    );
temp_cmp_one_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_dec_max_limit(8),
      I2 => one_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_dec_max_102_i_4_n_0
    );
temp_cmp_one_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => one_dec_max_limit(11),
      O => temp_cmp_one_dec_max_102_i_5_n_0
    );
temp_cmp_one_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => one_dec_max_limit(9),
      O => temp_cmp_one_dec_max_102_i_6_n_0
    );
temp_cmp_one_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_dec_max_limit(6),
      I2 => one_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_dec_max_102_i_7_n_0
    );
temp_cmp_one_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_dec_max_limit(4),
      I2 => one_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_dec_max_102_i_8_n_0
    );
temp_cmp_one_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_dec_max_limit(2),
      I2 => one_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_dec_max_102_i_9_n_0
    );
temp_cmp_one_dec_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_dec_max_101,
      Q => temp_cmp_one_dec_max_102,
      R => '0'
    );
temp_cmp_one_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_dec_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_dec_max_101,
      CO(0) => temp_cmp_one_dec_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_one_dec_max_102_i_3_n_0,
      DI(0) => temp_cmp_one_dec_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_one_dec_max_102_i_5_n_0,
      S(0) => temp_cmp_one_dec_max_102_i_6_n_0
    );
temp_cmp_one_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_dec_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_dec_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_dec_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_dec_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_one_dec_max_102_i_7_n_0,
      DI(2) => temp_cmp_one_dec_max_102_i_8_n_0,
      DI(1) => temp_cmp_one_dec_max_102_i_9_n_0,
      DI(0) => temp_cmp_one_dec_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_dec_max_102_i_11_n_0,
      S(2) => temp_cmp_one_dec_max_102_i_12_n_0,
      S(1) => temp_cmp_one_dec_max_102_i_13_n_0,
      S(0) => temp_cmp_one_dec_max_102_i_14_n_0
    );
temp_cmp_one_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => one_dec_min_limit(1),
      O => temp_cmp_one_dec_min_102_i_10_n_0
    );
temp_cmp_one_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => one_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_dec_min_102_i_11_n_0
    );
temp_cmp_one_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => one_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_dec_min_102_i_12_n_0
    );
temp_cmp_one_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => one_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_dec_min_102_i_13_n_0
    );
temp_cmp_one_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => one_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_dec_min_102_i_14_n_0
    );
temp_cmp_one_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => one_dec_min_limit(11),
      O => temp_cmp_one_dec_min_102_i_3_n_0
    );
temp_cmp_one_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => one_dec_min_limit(9),
      O => temp_cmp_one_dec_min_102_i_4_n_0
    );
temp_cmp_one_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => one_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_dec_min_102_i_5_n_0
    );
temp_cmp_one_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => one_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_dec_min_102_i_6_n_0
    );
temp_cmp_one_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => one_dec_min_limit(7),
      O => temp_cmp_one_dec_min_102_i_7_n_0
    );
temp_cmp_one_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => one_dec_min_limit(5),
      O => temp_cmp_one_dec_min_102_i_8_n_0
    );
temp_cmp_one_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => one_dec_min_limit(3),
      O => temp_cmp_one_dec_min_102_i_9_n_0
    );
temp_cmp_one_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_dec_min_101,
      Q => temp_cmp_one_dec_min_102,
      R => '0'
    );
temp_cmp_one_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_dec_min_101,
      CO(0) => temp_cmp_one_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_one_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_one_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_one_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_one_dec_min_102_i_6_n_0
    );
temp_cmp_one_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_one_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_one_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_one_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_one_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_one_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_one_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_one_dec_min_102_i_14_n_0
    );
temp_cmp_one_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => one_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_inc_max_102_i_10_n_0
    );
temp_cmp_one_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => one_inc_max_limit(7),
      O => temp_cmp_one_inc_max_102_i_11_n_0
    );
temp_cmp_one_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => one_inc_max_limit(5),
      O => temp_cmp_one_inc_max_102_i_12_n_0
    );
temp_cmp_one_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => one_inc_max_limit(3),
      O => temp_cmp_one_inc_max_102_i_13_n_0
    );
temp_cmp_one_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_inc_max_limit(1),
      O => temp_cmp_one_inc_max_102_i_14_n_0
    );
temp_cmp_one_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_inc_max_limit(10),
      I2 => one_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_inc_max_102_i_3_n_0
    );
temp_cmp_one_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_inc_max_limit(8),
      I2 => one_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_inc_max_102_i_4_n_0
    );
temp_cmp_one_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => one_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => one_inc_max_limit(11),
      O => temp_cmp_one_inc_max_102_i_5_n_0
    );
temp_cmp_one_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => one_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => one_inc_max_limit(9),
      O => temp_cmp_one_inc_max_102_i_6_n_0
    );
temp_cmp_one_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => one_inc_max_limit(6),
      I2 => one_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_inc_max_102_i_7_n_0
    );
temp_cmp_one_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => one_inc_max_limit(4),
      I2 => one_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_inc_max_102_i_8_n_0
    );
temp_cmp_one_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => one_inc_max_limit(2),
      I2 => one_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_inc_max_102_i_9_n_0
    );
temp_cmp_one_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_inc_max_101,
      Q => temp_cmp_one_inc_max_102,
      R => '0'
    );
temp_cmp_one_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_inc_max_101,
      CO(0) => temp_cmp_one_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_one_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_one_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_one_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_one_inc_max_102_i_6_n_0
    );
temp_cmp_one_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_one_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_one_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_one_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_one_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_one_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_one_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_one_inc_max_102_i_14_n_0
    );
temp_cmp_one_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => one_inc_min_limit(1),
      O => temp_cmp_one_inc_min_102_i_10_n_0
    );
temp_cmp_one_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => one_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_one_inc_min_102_i_11_n_0
    );
temp_cmp_one_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => one_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_one_inc_min_102_i_12_n_0
    );
temp_cmp_one_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => one_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_one_inc_min_102_i_13_n_0
    );
temp_cmp_one_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => one_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_one_inc_min_102_i_14_n_0
    );
temp_cmp_one_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => one_inc_min_limit(11),
      O => temp_cmp_one_inc_min_102_i_3_n_0
    );
temp_cmp_one_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => one_inc_min_limit(9),
      O => temp_cmp_one_inc_min_102_i_4_n_0
    );
temp_cmp_one_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => one_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_one_inc_min_102_i_5_n_0
    );
temp_cmp_one_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => one_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => one_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_one_inc_min_102_i_6_n_0
    );
temp_cmp_one_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => one_inc_min_limit(7),
      O => temp_cmp_one_inc_min_102_i_7_n_0
    );
temp_cmp_one_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => one_inc_min_limit(5),
      O => temp_cmp_one_inc_min_102_i_8_n_0
    );
temp_cmp_one_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => one_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => one_inc_min_limit(3),
      O => temp_cmp_one_inc_min_102_i_9_n_0
    );
temp_cmp_one_inc_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_inc_min_101,
      Q => temp_cmp_one_inc_min_102,
      R => '0'
    );
temp_cmp_one_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_one_inc_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_inc_min_101,
      CO(0) => temp_cmp_one_inc_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_one_inc_min_102_i_3_n_0,
      DI(0) => temp_cmp_one_inc_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_one_inc_min_102_i_5_n_0,
      S(0) => temp_cmp_one_inc_min_102_i_6_n_0
    );
temp_cmp_one_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_one_inc_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_one_inc_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_one_inc_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_one_inc_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_one_inc_min_102_i_7_n_0,
      DI(2) => temp_cmp_one_inc_min_102_i_8_n_0,
      DI(1) => temp_cmp_one_inc_min_102_i_9_n_0,
      DI(0) => temp_cmp_one_inc_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_one_inc_min_102_i_11_n_0,
      S(2) => temp_cmp_one_inc_min_102_i_12_n_0,
      S(1) => temp_cmp_one_inc_min_102_i_13_n_0,
      S(0) => temp_cmp_one_inc_min_102_i_14_n_0
    );
temp_cmp_three_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => three_dec_max_limit(0),
      I2 => three_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_dec_max_102_i_10_n_0
    );
temp_cmp_three_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => three_dec_max_limit(7),
      O => temp_cmp_three_dec_max_102_i_11_n_0
    );
temp_cmp_three_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => three_dec_max_limit(5),
      O => temp_cmp_three_dec_max_102_i_12_n_0
    );
temp_cmp_three_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => three_dec_max_limit(3),
      O => temp_cmp_three_dec_max_102_i_13_n_0
    );
temp_cmp_three_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => three_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => three_dec_max_limit(1),
      O => temp_cmp_three_dec_max_102_i_14_n_0
    );
temp_cmp_three_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_dec_max_limit(10),
      I2 => three_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_dec_max_102_i_3_n_0
    );
temp_cmp_three_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_dec_max_limit(8),
      I2 => three_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_dec_max_102_i_4_n_0
    );
temp_cmp_three_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => three_dec_max_limit(11),
      O => temp_cmp_three_dec_max_102_i_5_n_0
    );
temp_cmp_three_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => three_dec_max_limit(9),
      O => temp_cmp_three_dec_max_102_i_6_n_0
    );
temp_cmp_three_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_dec_max_limit(6),
      I2 => three_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_dec_max_102_i_7_n_0
    );
temp_cmp_three_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_dec_max_limit(4),
      I2 => three_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_dec_max_102_i_8_n_0
    );
temp_cmp_three_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_dec_max_limit(2),
      I2 => three_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_dec_max_102_i_9_n_0
    );
temp_cmp_three_dec_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_dec_max_101,
      Q => temp_cmp_three_dec_max_102,
      R => '0'
    );
temp_cmp_three_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_dec_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_dec_max_101,
      CO(0) => temp_cmp_three_dec_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_three_dec_max_102_i_3_n_0,
      DI(0) => temp_cmp_three_dec_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_three_dec_max_102_i_5_n_0,
      S(0) => temp_cmp_three_dec_max_102_i_6_n_0
    );
temp_cmp_three_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_dec_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_dec_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_dec_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_dec_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_three_dec_max_102_i_7_n_0,
      DI(2) => temp_cmp_three_dec_max_102_i_8_n_0,
      DI(1) => temp_cmp_three_dec_max_102_i_9_n_0,
      DI(0) => temp_cmp_three_dec_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_dec_max_102_i_11_n_0,
      S(2) => temp_cmp_three_dec_max_102_i_12_n_0,
      S(1) => temp_cmp_three_dec_max_102_i_13_n_0,
      S(0) => temp_cmp_three_dec_max_102_i_14_n_0
    );
temp_cmp_three_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_dec_min_limit(1),
      O => temp_cmp_three_dec_min_102_i_10_n_0
    );
temp_cmp_three_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => three_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_dec_min_102_i_11_n_0
    );
temp_cmp_three_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => three_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_dec_min_102_i_12_n_0
    );
temp_cmp_three_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => three_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_dec_min_102_i_13_n_0
    );
temp_cmp_three_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_dec_min_102_i_14_n_0
    );
temp_cmp_three_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => three_dec_min_limit(11),
      O => temp_cmp_three_dec_min_102_i_3_n_0
    );
temp_cmp_three_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => three_dec_min_limit(9),
      O => temp_cmp_three_dec_min_102_i_4_n_0
    );
temp_cmp_three_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => three_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_dec_min_102_i_5_n_0
    );
temp_cmp_three_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => three_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_dec_min_102_i_6_n_0
    );
temp_cmp_three_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => three_dec_min_limit(7),
      O => temp_cmp_three_dec_min_102_i_7_n_0
    );
temp_cmp_three_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => three_dec_min_limit(5),
      O => temp_cmp_three_dec_min_102_i_8_n_0
    );
temp_cmp_three_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => three_dec_min_limit(3),
      O => temp_cmp_three_dec_min_102_i_9_n_0
    );
temp_cmp_three_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_dec_min_101,
      Q => temp_cmp_three_dec_min_102,
      R => '0'
    );
temp_cmp_three_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_dec_min_101,
      CO(0) => temp_cmp_three_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_three_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_three_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_three_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_three_dec_min_102_i_6_n_0
    );
temp_cmp_three_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_three_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_three_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_three_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_three_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_three_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_three_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_three_dec_min_102_i_14_n_0
    );
temp_cmp_three_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => three_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_inc_max_102_i_10_n_0
    );
temp_cmp_three_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => three_inc_max_limit(7),
      O => temp_cmp_three_inc_max_102_i_11_n_0
    );
temp_cmp_three_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => three_inc_max_limit(5),
      O => temp_cmp_three_inc_max_102_i_12_n_0
    );
temp_cmp_three_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => three_inc_max_limit(3),
      O => temp_cmp_three_inc_max_102_i_13_n_0
    );
temp_cmp_three_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => three_inc_max_limit(1),
      O => temp_cmp_three_inc_max_102_i_14_n_0
    );
temp_cmp_three_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_inc_max_limit(10),
      I2 => three_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_inc_max_102_i_3_n_0
    );
temp_cmp_three_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_inc_max_limit(8),
      I2 => three_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_inc_max_102_i_4_n_0
    );
temp_cmp_three_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => three_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => three_inc_max_limit(11),
      O => temp_cmp_three_inc_max_102_i_5_n_0
    );
temp_cmp_three_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => three_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => three_inc_max_limit(9),
      O => temp_cmp_three_inc_max_102_i_6_n_0
    );
temp_cmp_three_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => three_inc_max_limit(6),
      I2 => three_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_inc_max_102_i_7_n_0
    );
temp_cmp_three_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => three_inc_max_limit(4),
      I2 => three_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_inc_max_102_i_8_n_0
    );
temp_cmp_three_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => three_inc_max_limit(2),
      I2 => three_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_inc_max_102_i_9_n_0
    );
temp_cmp_three_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_inc_max_101,
      Q => temp_cmp_three_inc_max_102,
      R => '0'
    );
temp_cmp_three_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_inc_max_101,
      CO(0) => temp_cmp_three_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_three_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_three_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_three_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_three_inc_max_102_i_6_n_0
    );
temp_cmp_three_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_three_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_three_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_three_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_three_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_three_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_three_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_three_inc_max_102_i_14_n_0
    );
temp_cmp_three_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_inc_min_limit(1),
      O => temp_cmp_three_inc_min_102_i_10_n_0
    );
temp_cmp_three_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => three_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_three_inc_min_102_i_11_n_0
    );
temp_cmp_three_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => three_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_three_inc_min_102_i_12_n_0
    );
temp_cmp_three_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => three_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_three_inc_min_102_i_13_n_0
    );
temp_cmp_three_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_three_inc_min_102_i_14_n_0
    );
temp_cmp_three_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => three_inc_min_limit(11),
      O => temp_cmp_three_inc_min_102_i_3_n_0
    );
temp_cmp_three_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => three_inc_min_limit(9),
      O => temp_cmp_three_inc_min_102_i_4_n_0
    );
temp_cmp_three_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => three_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_three_inc_min_102_i_5_n_0
    );
temp_cmp_three_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => three_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_three_inc_min_102_i_6_n_0
    );
temp_cmp_three_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => three_inc_min_limit(7),
      O => temp_cmp_three_inc_min_102_i_7_n_0
    );
temp_cmp_three_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => three_inc_min_limit(5),
      O => temp_cmp_three_inc_min_102_i_8_n_0
    );
temp_cmp_three_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => three_inc_min_limit(3),
      O => temp_cmp_three_inc_min_102_i_9_n_0
    );
temp_cmp_three_inc_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_inc_min_101,
      Q => temp_cmp_three_inc_min_102,
      R => '0'
    );
temp_cmp_three_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_three_inc_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_inc_min_101,
      CO(0) => temp_cmp_three_inc_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_three_inc_min_102_i_3_n_0,
      DI(0) => temp_cmp_three_inc_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_three_inc_min_102_i_5_n_0,
      S(0) => temp_cmp_three_inc_min_102_i_6_n_0
    );
temp_cmp_three_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_three_inc_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_three_inc_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_three_inc_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_three_inc_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_three_inc_min_102_i_7_n_0,
      DI(2) => temp_cmp_three_inc_min_102_i_8_n_0,
      DI(1) => temp_cmp_three_inc_min_102_i_9_n_0,
      DI(0) => temp_cmp_three_inc_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_three_inc_min_102_i_11_n_0,
      S(2) => temp_cmp_three_inc_min_102_i_12_n_0,
      S(1) => temp_cmp_three_inc_min_102_i_13_n_0,
      S(0) => temp_cmp_three_inc_min_102_i_14_n_0
    );
temp_cmp_two_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => two_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_dec_max_102_i_10_n_0
    );
temp_cmp_two_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => two_dec_max_limit(7),
      O => temp_cmp_two_dec_max_102_i_11_n_0
    );
temp_cmp_two_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => two_dec_max_limit(5),
      O => temp_cmp_two_dec_max_102_i_12_n_0
    );
temp_cmp_two_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => two_dec_max_limit(3),
      O => temp_cmp_two_dec_max_102_i_13_n_0
    );
temp_cmp_two_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => two_dec_max_limit(1),
      O => temp_cmp_two_dec_max_102_i_14_n_0
    );
temp_cmp_two_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_dec_max_limit(10),
      I2 => two_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_dec_max_102_i_3_n_0
    );
temp_cmp_two_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_dec_max_limit(8),
      I2 => two_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_dec_max_102_i_4_n_0
    );
temp_cmp_two_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => two_dec_max_limit(11),
      O => temp_cmp_two_dec_max_102_i_5_n_0
    );
temp_cmp_two_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => two_dec_max_limit(9),
      O => temp_cmp_two_dec_max_102_i_6_n_0
    );
temp_cmp_two_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_dec_max_limit(6),
      I2 => two_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_dec_max_102_i_7_n_0
    );
temp_cmp_two_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_dec_max_limit(4),
      I2 => two_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_dec_max_102_i_8_n_0
    );
temp_cmp_two_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_dec_max_limit(2),
      I2 => two_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_dec_max_102_i_9_n_0
    );
temp_cmp_two_dec_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_dec_max_101,
      Q => temp_cmp_two_dec_max_102,
      R => '0'
    );
temp_cmp_two_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_dec_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_dec_max_101,
      CO(0) => temp_cmp_two_dec_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_two_dec_max_102_i_3_n_0,
      DI(0) => temp_cmp_two_dec_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_two_dec_max_102_i_5_n_0,
      S(0) => temp_cmp_two_dec_max_102_i_6_n_0
    );
temp_cmp_two_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_dec_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_dec_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_dec_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_dec_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_two_dec_max_102_i_7_n_0,
      DI(2) => temp_cmp_two_dec_max_102_i_8_n_0,
      DI(1) => temp_cmp_two_dec_max_102_i_9_n_0,
      DI(0) => temp_cmp_two_dec_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_dec_max_102_i_11_n_0,
      S(2) => temp_cmp_two_dec_max_102_i_12_n_0,
      S(1) => temp_cmp_two_dec_max_102_i_13_n_0,
      S(0) => temp_cmp_two_dec_max_102_i_14_n_0
    );
temp_cmp_two_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_dec_min_limit(1),
      O => temp_cmp_two_dec_min_102_i_10_n_0
    );
temp_cmp_two_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => two_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_dec_min_102_i_11_n_0
    );
temp_cmp_two_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => two_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_dec_min_102_i_12_n_0
    );
temp_cmp_two_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => two_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_dec_min_102_i_13_n_0
    );
temp_cmp_two_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_dec_min_102_i_14_n_0
    );
temp_cmp_two_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => two_dec_min_limit(11),
      O => temp_cmp_two_dec_min_102_i_3_n_0
    );
temp_cmp_two_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => two_dec_min_limit(9),
      O => temp_cmp_two_dec_min_102_i_4_n_0
    );
temp_cmp_two_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => two_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_dec_min_102_i_5_n_0
    );
temp_cmp_two_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => two_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_dec_min_102_i_6_n_0
    );
temp_cmp_two_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => two_dec_min_limit(7),
      O => temp_cmp_two_dec_min_102_i_7_n_0
    );
temp_cmp_two_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => two_dec_min_limit(5),
      O => temp_cmp_two_dec_min_102_i_8_n_0
    );
temp_cmp_two_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => two_dec_min_limit(3),
      O => temp_cmp_two_dec_min_102_i_9_n_0
    );
temp_cmp_two_dec_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_dec_min_101,
      Q => temp_cmp_two_dec_min_102,
      R => '0'
    );
temp_cmp_two_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_dec_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_dec_min_101,
      CO(0) => temp_cmp_two_dec_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_two_dec_min_102_i_3_n_0,
      DI(0) => temp_cmp_two_dec_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_two_dec_min_102_i_5_n_0,
      S(0) => temp_cmp_two_dec_min_102_i_6_n_0
    );
temp_cmp_two_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_dec_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_dec_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_dec_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_dec_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_two_dec_min_102_i_7_n_0,
      DI(2) => temp_cmp_two_dec_min_102_i_8_n_0,
      DI(1) => temp_cmp_two_dec_min_102_i_9_n_0,
      DI(0) => temp_cmp_two_dec_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_dec_min_102_i_11_n_0,
      S(2) => temp_cmp_two_dec_min_102_i_12_n_0,
      S(1) => temp_cmp_two_dec_min_102_i_13_n_0,
      S(0) => temp_cmp_two_dec_min_102_i_14_n_0
    );
temp_cmp_two_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => two_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_inc_max_102_i_10_n_0
    );
temp_cmp_two_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => two_inc_max_limit(7),
      O => temp_cmp_two_inc_max_102_i_11_n_0
    );
temp_cmp_two_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => two_inc_max_limit(5),
      O => temp_cmp_two_inc_max_102_i_12_n_0
    );
temp_cmp_two_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => two_inc_max_limit(3),
      O => temp_cmp_two_inc_max_102_i_13_n_0
    );
temp_cmp_two_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => two_inc_max_limit(1),
      O => temp_cmp_two_inc_max_102_i_14_n_0
    );
temp_cmp_two_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_inc_max_limit(10),
      I2 => two_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_inc_max_102_i_3_n_0
    );
temp_cmp_two_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_inc_max_limit(8),
      I2 => two_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_inc_max_102_i_4_n_0
    );
temp_cmp_two_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(10),
      I1 => two_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => two_inc_max_limit(11),
      O => temp_cmp_two_inc_max_102_i_5_n_0
    );
temp_cmp_two_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => device_temp_101(8),
      I1 => two_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => two_inc_max_limit(9),
      O => temp_cmp_two_inc_max_102_i_6_n_0
    );
temp_cmp_two_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(6),
      I1 => two_inc_max_limit(6),
      I2 => two_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_inc_max_102_i_7_n_0
    );
temp_cmp_two_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(4),
      I1 => two_inc_max_limit(4),
      I2 => two_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_inc_max_102_i_8_n_0
    );
temp_cmp_two_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => device_temp_101(2),
      I1 => two_inc_max_limit(2),
      I2 => two_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_inc_max_102_i_9_n_0
    );
temp_cmp_two_inc_max_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_inc_max_101,
      Q => temp_cmp_two_inc_max_102,
      R => '0'
    );
temp_cmp_two_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_inc_max_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_inc_max_101,
      CO(0) => temp_cmp_two_inc_max_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_two_inc_max_102_i_3_n_0,
      DI(0) => temp_cmp_two_inc_max_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_two_inc_max_102_i_5_n_0,
      S(0) => temp_cmp_two_inc_max_102_i_6_n_0
    );
temp_cmp_two_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_inc_max_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_inc_max_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_inc_max_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_inc_max_102_reg_i_2_n_3,
      CYINIT => '1',
      DI(3) => temp_cmp_two_inc_max_102_i_7_n_0,
      DI(2) => temp_cmp_two_inc_max_102_i_8_n_0,
      DI(1) => temp_cmp_two_inc_max_102_i_9_n_0,
      DI(0) => temp_cmp_two_inc_max_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_inc_max_102_i_11_n_0,
      S(2) => temp_cmp_two_inc_max_102_i_12_n_0,
      S(1) => temp_cmp_two_inc_max_102_i_13_n_0,
      S(0) => temp_cmp_two_inc_max_102_i_14_n_0
    );
temp_cmp_two_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_inc_min_limit(1),
      O => temp_cmp_two_inc_min_102_i_10_n_0
    );
temp_cmp_two_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => two_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => temp_cmp_two_inc_min_102_i_11_n_0
    );
temp_cmp_two_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => two_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => temp_cmp_two_inc_min_102_i_12_n_0
    );
temp_cmp_two_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => two_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => temp_cmp_two_inc_min_102_i_13_n_0
    );
temp_cmp_two_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => temp_cmp_two_inc_min_102_i_14_n_0
    );
temp_cmp_two_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => two_inc_min_limit(11),
      O => temp_cmp_two_inc_min_102_i_3_n_0
    );
temp_cmp_two_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => two_inc_min_limit(9),
      O => temp_cmp_two_inc_min_102_i_4_n_0
    );
temp_cmp_two_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => two_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => temp_cmp_two_inc_min_102_i_5_n_0
    );
temp_cmp_two_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => two_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => two_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => temp_cmp_two_inc_min_102_i_6_n_0
    );
temp_cmp_two_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => two_inc_min_limit(7),
      O => temp_cmp_two_inc_min_102_i_7_n_0
    );
temp_cmp_two_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => two_inc_min_limit(5),
      O => temp_cmp_two_inc_min_102_i_8_n_0
    );
temp_cmp_two_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => two_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => two_inc_min_limit(3),
      O => temp_cmp_two_inc_min_102_i_9_n_0
    );
temp_cmp_two_inc_min_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_inc_min_101,
      Q => temp_cmp_two_inc_min_102,
      R => '0'
    );
temp_cmp_two_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => temp_cmp_two_inc_min_102_reg_i_2_n_0,
      CO(3 downto 2) => NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_inc_min_101,
      CO(0) => temp_cmp_two_inc_min_102_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => temp_cmp_two_inc_min_102_i_3_n_0,
      DI(0) => temp_cmp_two_inc_min_102_i_4_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => temp_cmp_two_inc_min_102_i_5_n_0,
      S(0) => temp_cmp_two_inc_min_102_i_6_n_0
    );
temp_cmp_two_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp_cmp_two_inc_min_102_reg_i_2_n_0,
      CO(2) => temp_cmp_two_inc_min_102_reg_i_2_n_1,
      CO(1) => temp_cmp_two_inc_min_102_reg_i_2_n_2,
      CO(0) => temp_cmp_two_inc_min_102_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => temp_cmp_two_inc_min_102_i_7_n_0,
      DI(2) => temp_cmp_two_inc_min_102_i_8_n_0,
      DI(1) => temp_cmp_two_inc_min_102_i_9_n_0,
      DI(0) => temp_cmp_two_inc_min_102_i_10_n_0,
      O(3 downto 0) => NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => temp_cmp_two_inc_min_102_i_11_n_0,
      S(2) => temp_cmp_two_inc_min_102_i_12_n_0,
      S(1) => temp_cmp_two_inc_min_102_i_13_n_0,
      S(0) => temp_cmp_two_inc_min_102_i_14_n_0
    );
tempmon_init_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_init,
      D => tempmon_state_init,
      Q => tempmon_init_complete,
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
tempmon_sample_en_101_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tempmon_sample_en,
      Q => tempmon_sample_en_101,
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
tempmon_sample_en_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tempmon_sample_en_101,
      Q => tempmon_sample_en_102,
      R => SS(0)
    );
\tempmon_state[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tempmon_state[10]_i_7_n_0\,
      O => \tempmon_state[0]_i_1_n_0\
    );
\tempmon_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFFFFFFF"
    )
        port map (
      I0 => \tempmon_state[10]_i_3_n_0\,
      I1 => \tempmon_state[10]_i_4_n_0\,
      I2 => update_temp_102,
      I3 => \tempmon_state[10]_i_5_n_0\,
      I4 => \tempmon_state[10]_i_6_n_0\,
      I5 => \tempmon_state[10]_i_7_n_0\,
      O => tempmon_state_nxt
    );
\tempmon_state[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => update_temp_102,
      I1 => temp_cmp_four_dec_min_102,
      I2 => tempmon_state(10),
      O => \tempmon_state[10]_i_10_n_0\
    );
\tempmon_state[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => tempmon_state(5),
      I1 => temp_cmp_one_inc_min_102,
      I2 => update_temp_102,
      I3 => tempmon_state(4),
      I4 => temp_cmp_two_inc_min_102,
      O => \tempmon_state[10]_i_11_n_0\
    );
\tempmon_state[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => tempmon_state(1),
      I1 => init_calib_complete_reg,
      I2 => tempmon_state(0),
      I3 => update_temp_102,
      I4 => tempmon_state(9),
      I5 => temp_cmp_three_dec_min_102,
      O => \tempmon_state[10]_i_12_n_0\
    );
\tempmon_state[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(1),
      I2 => tempmon_state(2),
      I3 => tempmon_state(3),
      I4 => tempmon_state(4),
      O => \tempmon_state[10]_i_13_n_0\
    );
\tempmon_state[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(1),
      I2 => tempmon_state(2),
      I3 => tempmon_state(3),
      I4 => tempmon_state(4),
      O => \tempmon_state[10]_i_14_n_0\
    );
\tempmon_state[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => tempmon_state(5),
      I1 => tempmon_state(6),
      I2 => tempmon_state(7),
      I3 => tempmon_state(8),
      I4 => tempmon_state(9),
      I5 => tempmon_state(10),
      O => \tempmon_state[10]_i_15_n_0\
    );
\tempmon_state[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => tempmon_state(5),
      I1 => tempmon_state(6),
      I2 => tempmon_state(7),
      I3 => tempmon_state(8),
      I4 => tempmon_state(9),
      I5 => tempmon_state(10),
      O => \tempmon_state[10]_i_16_n_0\
    );
\tempmon_state[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tempmon_state(9),
      I1 => \tempmon_state[10]_i_7_n_0\,
      I2 => temp_cmp_three_dec_max_102,
      I3 => update_temp_102,
      O => \tempmon_state[10]_i_2_n_0\
    );
\tempmon_state[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => temp_cmp_four_inc_max_102,
      I1 => update_temp_102,
      I2 => tempmon_state(2),
      I3 => \tempmon_state[10]_i_8_n_0\,
      I4 => \tempmon_state[10]_i_9_n_0\,
      O => \tempmon_state[10]_i_3_n_0\
    );
\tempmon_state[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tempmon_state(6),
      I1 => temp_cmp_neutral_min_102,
      O => \tempmon_state[10]_i_4_n_0\
    );
\tempmon_state[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAEAAA"
    )
        port map (
      I0 => \tempmon_state[10]_i_10_n_0\,
      I1 => tempmon_state(3),
      I2 => temp_cmp_three_inc_min_102,
      I3 => update_temp_102,
      I4 => pi_f_dec_i_2_n_0,
      I5 => \tempmon_state[10]_i_11_n_0\,
      O => \tempmon_state[10]_i_5_n_0\
    );
\tempmon_state[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \tempmon_state[10]_i_12_n_0\,
      I1 => temp_cmp_one_dec_min_102,
      I2 => tempmon_state(7),
      I3 => update_temp_102,
      I4 => temp_cmp_two_dec_min_102,
      I5 => tempmon_state(8),
      O => \tempmon_state[10]_i_6_n_0\
    );
\tempmon_state[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \tempmon_state[10]_i_13_n_0\,
      I1 => \tempmon_state[10]_i_14_n_0\,
      I2 => \tempmon_state[10]_i_15_n_0\,
      I3 => \tempmon_state[10]_i_16_n_0\,
      O => \tempmon_state[10]_i_7_n_0\
    );
\tempmon_state[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => temp_cmp_two_dec_max_102,
      I1 => tempmon_state(8),
      I2 => update_temp_102,
      I3 => temp_cmp_three_dec_max_102,
      I4 => tempmon_state(9),
      O => \tempmon_state[10]_i_8_n_0\
    );
\tempmon_state[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => temp_cmp_neutral_max_102,
      I1 => tempmon_state(6),
      I2 => update_temp_102,
      I3 => temp_cmp_one_dec_max_102,
      I4 => tempmon_state(7),
      O => \tempmon_state[10]_i_9_n_0\
    );
\tempmon_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tempmon_state[10]_i_7_n_0\,
      I1 => tempmon_state(0),
      O => \tempmon_state[1]_i_1_n_0\
    );
\tempmon_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => tempmon_state(3),
      I1 => \tempmon_state[10]_i_7_n_0\,
      I2 => update_temp_102,
      I3 => temp_cmp_three_inc_max_102,
      O => \tempmon_state[2]_i_1_n_0\
    );
\tempmon_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007000"
    )
        port map (
      I0 => temp_cmp_two_inc_max_102,
      I1 => update_temp_102,
      I2 => tempmon_state(4),
      I3 => \tempmon_state[10]_i_7_n_0\,
      I4 => tempmon_state(2),
      O => \tempmon_state[3]_i_1_n_0\
    );
\tempmon_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF000088000000"
    )
        port map (
      I0 => tempmon_state(3),
      I1 => temp_cmp_three_inc_max_102,
      I2 => temp_cmp_one_inc_max_102,
      I3 => update_temp_102,
      I4 => \tempmon_state[10]_i_7_n_0\,
      I5 => tempmon_state(5),
      O => \tempmon_state[4]_i_1_n_0\
    );
\tempmon_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF000080800000"
    )
        port map (
      I0 => tempmon_state(4),
      I1 => temp_cmp_two_inc_max_102,
      I2 => update_temp_102,
      I3 => temp_cmp_neutral_max_102,
      I4 => \tempmon_state[10]_i_7_n_0\,
      I5 => tempmon_state(6),
      O => \tempmon_state[5]_i_1_n_0\
    );
\tempmon_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EE00AE00EE00"
    )
        port map (
      I0 => tempmon_state(1),
      I1 => tempmon_state(7),
      I2 => temp_cmp_one_dec_max_102,
      I3 => \tempmon_state[10]_i_7_n_0\,
      I4 => update_temp_102,
      I5 => \tempmon_state[6]_i_2_n_0\,
      O => \tempmon_state[6]_i_1_n_0\
    );
\tempmon_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tempmon_state(5),
      I1 => temp_cmp_one_inc_max_102,
      O => \tempmon_state[6]_i_2_n_0\
    );
\tempmon_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC4C00004C4C0000"
    )
        port map (
      I0 => temp_cmp_two_dec_max_102,
      I1 => tempmon_state(8),
      I2 => update_temp_102,
      I3 => temp_cmp_neutral_max_102,
      I4 => \tempmon_state[10]_i_7_n_0\,
      I5 => tempmon_state(6),
      O => \tempmon_state[7]_i_1_n_0\
    );
\tempmon_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC4C00004C4C0000"
    )
        port map (
      I0 => temp_cmp_three_dec_max_102,
      I1 => tempmon_state(9),
      I2 => update_temp_102,
      I3 => temp_cmp_one_dec_max_102,
      I4 => \tempmon_state[10]_i_7_n_0\,
      I5 => tempmon_state(7),
      O => \tempmon_state[8]_i_1_n_0\
    );
\tempmon_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => update_temp_102,
      I1 => temp_cmp_two_dec_max_102,
      I2 => tempmon_state(8),
      I3 => tempmon_state(10),
      I4 => \tempmon_state[10]_i_7_n_0\,
      O => \tempmon_state[9]_i_1_n_0\
    );
\tempmon_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[0]_i_1_n_0\,
      Q => tempmon_state(0),
      S => SS(0)
    );
\tempmon_state_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[10]_i_2_n_0\,
      Q => tempmon_state(10),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[1]_i_1_n_0\,
      Q => tempmon_state(1),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[2]_i_1_n_0\,
      Q => tempmon_state(2),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[3]_i_1_n_0\,
      Q => tempmon_state(3),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[4]_i_1_n_0\,
      Q => tempmon_state(4),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[5]_i_1_n_0\,
      Q => tempmon_state(5),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[6]_i_1_n_0\,
      Q => tempmon_state(6),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[7]_i_1_n_0\,
      Q => tempmon_state(7),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[8]_i_1_n_0\,
      Q => tempmon_state(8),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\tempmon_state_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => tempmon_state_nxt,
      D => \tempmon_state[9]_i_1_n_0\,
      Q => tempmon_state(9),
      R => \rstdiv0_sync_r1_reg_rep__6\(0)
    );
\three_dec_max_limit[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in,
      I1 => device_temp_init(0),
      O => \three_dec_max_limit[0]_i_1_n_0\
    );
\three_dec_max_limit[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[11]_i_2_n_6\,
      I1 => p_0_in,
      O => \three_dec_max_limit[10]_i_1_n_0\
    );
\three_dec_max_limit[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[11]_i_2_n_5\,
      I1 => p_0_in,
      O => \three_dec_max_limit[11]_i_1_n_0\
    );
\three_dec_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \three_dec_max_limit[11]_i_5_n_0\
    );
\three_dec_max_limit[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_inc_max_limit_reg[4]_i_1_n_7\,
      I1 => p_0_in,
      O => \three_dec_max_limit[1]_i_1_n_0\
    );
\three_dec_max_limit[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[4]_i_2_n_6\,
      I1 => p_0_in,
      O => \three_dec_max_limit[2]_i_1_n_0\
    );
\three_dec_max_limit[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[4]_i_2_n_5\,
      I1 => p_0_in,
      O => \three_dec_max_limit[3]_i_1_n_0\
    );
\three_dec_max_limit[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[4]_i_2_n_4\,
      I1 => p_0_in,
      O => \three_dec_max_limit[4]_i_1_n_0\
    );
\three_dec_max_limit[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[8]_i_2_n_7\,
      I1 => p_0_in,
      O => \three_dec_max_limit[5]_i_1_n_0\
    );
\three_dec_max_limit[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[8]_i_2_n_6\,
      I1 => p_0_in,
      O => \three_dec_max_limit[6]_i_1_n_0\
    );
\three_dec_max_limit[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[8]_i_2_n_5\,
      I1 => p_0_in,
      O => \three_dec_max_limit[7]_i_1_n_0\
    );
\three_dec_max_limit[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[8]_i_2_n_4\,
      I1 => p_0_in,
      O => \three_dec_max_limit[8]_i_1_n_0\
    );
\three_dec_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \three_dec_max_limit[8]_i_3_n_0\
    );
\three_dec_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \three_dec_max_limit[8]_i_5_n_0\
    );
\three_dec_max_limit[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \three_dec_max_limit_reg[11]_i_2_n_7\,
      I1 => p_0_in,
      O => \three_dec_max_limit[9]_i_1_n_0\
    );
\three_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[0]_i_1_n_0\,
      Q => three_dec_max_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[10]_i_1_n_0\,
      Q => three_dec_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[11]_i_1_n_0\,
      Q => three_dec_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_max_limit_reg[8]_i_2_n_0\,
      CO(3) => p_0_in,
      CO(2) => \NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \three_dec_max_limit_reg[11]_i_2_n_2\,
      CO(0) => \three_dec_max_limit_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => device_temp_init(9),
      O(3) => \NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2) => \three_dec_max_limit_reg[11]_i_2_n_5\,
      O(1) => \three_dec_max_limit_reg[11]_i_2_n_6\,
      O(0) => \three_dec_max_limit_reg[11]_i_2_n_7\,
      S(3) => '1',
      S(2 downto 1) => device_temp_init(11 downto 10),
      S(0) => \three_dec_max_limit[11]_i_5_n_0\
    );
\three_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[1]_i_1_n_0\,
      Q => three_dec_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[2]_i_1_n_0\,
      Q => three_dec_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[3]_i_1_n_0\,
      Q => three_dec_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[4]_i_1_n_0\,
      Q => three_dec_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_dec_max_limit_reg[4]_i_2_n_0\,
      CO(2) => \three_dec_max_limit_reg[4]_i_2_n_1\,
      CO(1) => \three_dec_max_limit_reg[4]_i_2_n_2\,
      CO(0) => \three_dec_max_limit_reg[4]_i_2_n_3\,
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => B"0000",
      O(3) => \three_dec_max_limit_reg[4]_i_2_n_4\,
      O(2) => \three_dec_max_limit_reg[4]_i_2_n_5\,
      O(1) => \three_dec_max_limit_reg[4]_i_2_n_6\,
      O(0) => \NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3 downto 0) => device_temp_init(4 downto 1)
    );
\three_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[5]_i_1_n_0\,
      Q => three_dec_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[6]_i_1_n_0\,
      Q => three_dec_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[7]_i_1_n_0\,
      Q => three_dec_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[8]_i_1_n_0\,
      Q => three_dec_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_max_limit_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_max_limit_reg[4]_i_2_n_0\,
      CO(3) => \three_dec_max_limit_reg[8]_i_2_n_0\,
      CO(2) => \three_dec_max_limit_reg[8]_i_2_n_1\,
      CO(1) => \three_dec_max_limit_reg[8]_i_2_n_2\,
      CO(0) => \three_dec_max_limit_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => device_temp_init(8),
      DI(2) => '0',
      DI(1) => device_temp_init(6),
      DI(0) => '0',
      O(3) => \three_dec_max_limit_reg[8]_i_2_n_4\,
      O(2) => \three_dec_max_limit_reg[8]_i_2_n_5\,
      O(1) => \three_dec_max_limit_reg[8]_i_2_n_6\,
      O(0) => \three_dec_max_limit_reg[8]_i_2_n_7\,
      S(3) => \three_dec_max_limit[8]_i_3_n_0\,
      S(2) => device_temp_init(7),
      S(1) => \three_dec_max_limit[8]_i_5_n_0\,
      S(0) => device_temp_init(5)
    );
\three_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \three_dec_max_limit[9]_i_1_n_0\,
      Q => three_dec_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\three_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(11),
      O => \three_dec_min_limit[11]_i_2_n_0\
    );
\three_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(10),
      O => \three_dec_min_limit[11]_i_3_n_0\
    );
\three_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(5),
      O => \three_dec_min_limit[5]_i_2_n_0\
    );
\three_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(4),
      O => \three_dec_min_limit[5]_i_3_n_0\
    );
\three_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(3),
      O => \three_dec_min_limit[5]_i_4_n_0\
    );
\three_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(9),
      O => \three_dec_min_limit[9]_i_2_n_0\
    );
\three_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(8),
      O => \three_dec_min_limit[9]_i_3_n_0\
    );
\three_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(7),
      O => \three_dec_min_limit[9]_i_4_n_0\
    );
\three_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => two_dec_max_limit(6),
      O => \three_dec_min_limit[9]_i_5_n_0\
    );
\three_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit(0),
      Q => three_dec_min_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(10),
      Q => three_dec_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(11),
      Q => three_dec_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \three_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => two_dec_max_limit(10),
      O(3 downto 2) => \NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => three_dec_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \three_dec_min_limit[11]_i_2_n_0\,
      S(0) => \three_dec_min_limit[11]_i_3_n_0\
    );
\three_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit(1),
      Q => three_dec_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(2),
      Q => three_dec_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(3),
      Q => three_dec_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(4),
      Q => three_dec_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(5),
      Q => three_dec_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \three_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \three_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \three_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => two_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => three_dec_min_limit_nxt(5 downto 2),
      S(3) => \three_dec_min_limit[5]_i_2_n_0\,
      S(2) => \three_dec_min_limit[5]_i_3_n_0\,
      S(1) => \three_dec_min_limit[5]_i_4_n_0\,
      S(0) => two_dec_max_limit(2)
    );
\three_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(6),
      Q => three_dec_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(7),
      Q => three_dec_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(8),
      Q => three_dec_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(9),
      Q => three_dec_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\three_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \three_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \three_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \three_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \three_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => two_dec_max_limit(9 downto 6),
      O(3 downto 0) => three_dec_min_limit_nxt(9 downto 6),
      S(3) => \three_dec_min_limit[9]_i_2_n_0\,
      S(2) => \three_dec_min_limit[9]_i_3_n_0\,
      S(1) => \three_dec_min_limit[9]_i_4_n_0\,
      S(0) => \three_dec_min_limit[9]_i_5_n_0\
    );
\three_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \three_inc_max_limit[11]_i_2_n_0\
    );
\three_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \three_inc_max_limit[11]_i_3_n_0\
    );
\three_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \three_inc_max_limit[4]_i_3_n_0\
    );
\three_inc_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(2),
      O => \three_inc_max_limit[4]_i_4_n_0\
    );
\three_inc_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(8),
      O => \three_inc_max_limit[8]_i_2_n_0\
    );
\three_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \three_inc_max_limit[8]_i_3_n_0\
    );
\three_inc_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(5),
      O => \three_inc_max_limit[8]_i_5_n_0\
    );
\three_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(10),
      Q => three_inc_max_limit(10),
      R => SS(0)
    );
\three_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(11),
      Q => three_inc_max_limit(11),
      R => SS(0)
    );
\three_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \three_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \three_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => device_temp_init(10),
      DI(0) => '0',
      O(3) => \NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => three_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \three_inc_max_limit[11]_i_2_n_0\,
      S(1) => \three_inc_max_limit[11]_i_3_n_0\,
      S(0) => device_temp_init(9)
    );
\three_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(1),
      Q => three_inc_max_limit(1),
      R => SS(0)
    );
\three_inc_max_limit_reg[1]_i_1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => \NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => three_inc_max_limit_nxt(1),
      S(3 downto 1) => \NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => device_temp_init(1)
    );
\three_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(2),
      Q => three_inc_max_limit(2),
      R => SS(0)
    );
\three_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(3),
      Q => three_inc_max_limit(3),
      R => SS(0)
    );
\three_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(4),
      Q => three_inc_max_limit(4),
      R => SS(0)
    );
\three_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_inc_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \three_inc_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \three_inc_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \three_inc_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3) => '0',
      DI(2 downto 1) => device_temp_init(3 downto 2),
      DI(0) => '0',
      O(3 downto 1) => three_inc_max_limit_nxt(4 downto 2),
      O(0) => \three_inc_max_limit_reg[4]_i_1_n_7\,
      S(3) => device_temp_init(4),
      S(2) => \three_inc_max_limit[4]_i_3_n_0\,
      S(1) => \three_inc_max_limit[4]_i_4_n_0\,
      S(0) => device_temp_init(1)
    );
\three_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(5),
      Q => three_inc_max_limit(5),
      R => SS(0)
    );
\three_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(6),
      Q => three_inc_max_limit(6),
      R => SS(0)
    );
\three_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(7),
      Q => three_inc_max_limit(7),
      R => SS(0)
    );
\three_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(8),
      Q => three_inc_max_limit(8),
      R => SS(0)
    );
\three_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \three_inc_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \three_inc_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \three_inc_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \three_inc_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => device_temp_init(8 downto 7),
      DI(1) => '0',
      DI(0) => device_temp_init(5),
      O(3 downto 0) => three_inc_max_limit_nxt(8 downto 5),
      S(3) => \three_inc_max_limit[8]_i_2_n_0\,
      S(2) => \three_inc_max_limit[8]_i_3_n_0\,
      S(1) => device_temp_init(6),
      S(0) => \three_inc_max_limit[8]_i_5_n_0\
    );
\three_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(9),
      Q => three_inc_max_limit(9),
      R => SS(0)
    );
\three_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(11),
      O => \three_inc_min_limit[11]_i_2_n_0\
    );
\three_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(10),
      O => \three_inc_min_limit[11]_i_3_n_0\
    );
\three_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(5),
      O => \three_inc_min_limit[5]_i_2_n_0\
    );
\three_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(4),
      O => \three_inc_min_limit[5]_i_3_n_0\
    );
\three_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(3),
      O => \three_inc_min_limit[5]_i_4_n_0\
    );
\three_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(9),
      O => \three_inc_min_limit[9]_i_2_n_0\
    );
\three_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(8),
      O => \three_inc_min_limit[9]_i_3_n_0\
    );
\three_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(7),
      O => \three_inc_min_limit[9]_i_4_n_0\
    );
\three_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => four_inc_max_limit(6),
      O => \three_inc_min_limit[9]_i_5_n_0\
    );
\three_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(10),
      Q => three_inc_min_limit(10),
      R => SS(0)
    );
\three_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(11),
      Q => three_inc_min_limit(11),
      R => SS(0)
    );
\three_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \three_inc_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => four_inc_max_limit(10),
      O(3 downto 2) => \NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => three_inc_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \three_inc_min_limit[11]_i_2_n_0\,
      S(0) => \three_inc_min_limit[11]_i_3_n_0\
    );
\three_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit(1),
      Q => three_inc_min_limit(1),
      R => SS(0)
    );
\three_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(2),
      Q => three_inc_min_limit(2),
      R => SS(0)
    );
\three_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(3),
      Q => three_inc_min_limit(3),
      R => SS(0)
    );
\three_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(4),
      Q => three_inc_min_limit(4),
      R => SS(0)
    );
\three_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(5),
      Q => three_inc_min_limit(5),
      R => SS(0)
    );
\three_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \three_inc_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \three_inc_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \three_inc_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \three_inc_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => four_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => three_inc_min_limit_nxt(5 downto 2),
      S(3) => \three_inc_min_limit[5]_i_2_n_0\,
      S(2) => \three_inc_min_limit[5]_i_3_n_0\,
      S(1) => \three_inc_min_limit[5]_i_4_n_0\,
      S(0) => four_inc_max_limit(2)
    );
\three_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(6),
      Q => three_inc_min_limit(6),
      R => SS(0)
    );
\three_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(7),
      Q => three_inc_min_limit(7),
      R => SS(0)
    );
\three_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(8),
      Q => three_inc_min_limit(8),
      R => SS(0)
    );
\three_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(9),
      Q => three_inc_min_limit(9),
      R => SS(0)
    );
\three_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \three_inc_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \three_inc_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \three_inc_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \three_inc_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \three_inc_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => four_inc_max_limit(9 downto 6),
      O(3 downto 0) => three_inc_min_limit_nxt(9 downto 6),
      S(3) => \three_inc_min_limit[9]_i_2_n_0\,
      S(2) => \three_inc_min_limit[9]_i_3_n_0\,
      S(1) => \three_inc_min_limit[9]_i_4_n_0\,
      S(0) => \three_inc_min_limit[9]_i_5_n_0\
    );
\two_dec_max_limit[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(0),
      O => \two_dec_max_limit[0]_i_1_n_0\
    );
\two_dec_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \two_dec_max_limit[11]_i_4_n_0\
    );
\two_dec_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \two_dec_max_limit[4]_i_2_n_0\
    );
\two_dec_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \two_dec_max_limit[4]_i_5_n_0\
    );
\two_dec_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(6),
      O => \two_dec_max_limit[8]_i_4_n_0\
    );
\two_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \two_dec_max_limit[0]_i_1_n_0\,
      Q => two_dec_max_limit(0),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(10),
      Q => two_dec_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(11),
      Q => two_dec_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \two_dec_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \two_dec_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => device_temp_init(9),
      O(3) => \NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => two_dec_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2 downto 1) => device_temp_init(11 downto 10),
      S(0) => \two_dec_max_limit[11]_i_4_n_0\
    );
\two_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(1),
      Q => two_dec_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(2),
      Q => two_dec_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(3),
      Q => two_dec_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(4),
      Q => two_dec_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_dec_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \two_dec_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \two_dec_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \two_dec_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3) => device_temp_init(4),
      DI(2 downto 1) => B"00",
      DI(0) => device_temp_init(1),
      O(3 downto 1) => two_dec_max_limit_nxt(4 downto 2),
      O(0) => \NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \two_dec_max_limit[4]_i_2_n_0\,
      S(2 downto 1) => device_temp_init(3 downto 2),
      S(0) => \two_dec_max_limit[4]_i_5_n_0\
    );
\two_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(5),
      Q => two_dec_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(6),
      Q => two_dec_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(7),
      Q => two_dec_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(8),
      Q => two_dec_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \two_dec_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \two_dec_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \two_dec_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \two_dec_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => device_temp_init(6),
      DI(0) => '0',
      O(3 downto 0) => two_dec_max_limit_nxt(8 downto 5),
      S(3 downto 2) => device_temp_init(8 downto 7),
      S(1) => \two_dec_max_limit[8]_i_4_n_0\,
      S(0) => device_temp_init(5)
    );
\two_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(9),
      Q => two_dec_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__4\(0)
    );
\two_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(11),
      O => \two_dec_min_limit[11]_i_2_n_0\
    );
\two_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(10),
      O => \two_dec_min_limit[11]_i_3_n_0\
    );
\two_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(5),
      O => \two_dec_min_limit[5]_i_2_n_0\
    );
\two_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(4),
      O => \two_dec_min_limit[5]_i_3_n_0\
    );
\two_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(3),
      O => \two_dec_min_limit[5]_i_4_n_0\
    );
\two_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(9),
      O => \two_dec_min_limit[9]_i_2_n_0\
    );
\two_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(8),
      O => \two_dec_min_limit[9]_i_3_n_0\
    );
\two_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(7),
      O => \two_dec_min_limit[9]_i_4_n_0\
    );
\two_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => one_dec_max_limit(6),
      O => \two_dec_min_limit[9]_i_5_n_0\
    );
\two_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(10),
      Q => two_dec_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(11),
      Q => two_dec_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \two_dec_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => one_dec_max_limit(10),
      O(3 downto 2) => \NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => two_dec_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \two_dec_min_limit[11]_i_2_n_0\,
      S(0) => \two_dec_min_limit[11]_i_3_n_0\
    );
\two_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit(1),
      Q => two_dec_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(2),
      Q => two_dec_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(3),
      Q => two_dec_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(4),
      Q => two_dec_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(5),
      Q => two_dec_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_dec_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \two_dec_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \two_dec_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \two_dec_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => one_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => two_dec_min_limit_nxt(5 downto 2),
      S(3) => \two_dec_min_limit[5]_i_2_n_0\,
      S(2) => \two_dec_min_limit[5]_i_3_n_0\,
      S(1) => \two_dec_min_limit[5]_i_4_n_0\,
      S(0) => one_dec_max_limit(2)
    );
\two_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(6),
      Q => two_dec_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(7),
      Q => two_dec_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(8),
      Q => two_dec_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(9),
      Q => two_dec_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__8\(0)
    );
\two_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_dec_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \two_dec_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \two_dec_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \two_dec_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \two_dec_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => one_dec_max_limit(9 downto 6),
      O(3 downto 0) => two_dec_min_limit_nxt(9 downto 6),
      S(3) => \two_dec_min_limit[9]_i_2_n_0\,
      S(2) => \two_dec_min_limit[9]_i_3_n_0\,
      S(1) => \two_dec_min_limit[9]_i_4_n_0\,
      S(0) => \two_dec_min_limit[9]_i_5_n_0\
    );
\two_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(11),
      O => \two_inc_max_limit[11]_i_2_n_0\
    );
\two_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(10),
      O => \two_inc_max_limit[11]_i_3_n_0\
    );
\two_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(9),
      O => \two_inc_max_limit[11]_i_4_n_0\
    );
\two_inc_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(4),
      O => \two_inc_max_limit[4]_i_2_n_0\
    );
\two_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(3),
      O => \two_inc_max_limit[4]_i_3_n_0\
    );
\two_inc_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(1),
      O => \two_inc_max_limit[4]_i_5_n_0\
    );
\two_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_init(7),
      O => \two_inc_max_limit[8]_i_3_n_0\
    );
\two_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(10),
      Q => two_inc_max_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(11),
      Q => two_inc_max_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_max_limit_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \two_inc_max_limit_reg[11]_i_1_n_2\,
      CO(0) => \two_inc_max_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => device_temp_init(10 downto 9),
      O(3) => \NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => two_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \two_inc_max_limit[11]_i_2_n_0\,
      S(1) => \two_inc_max_limit[11]_i_3_n_0\,
      S(0) => \two_inc_max_limit[11]_i_4_n_0\
    );
\two_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(1),
      Q => two_inc_max_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_max_limit_reg[1]_i_1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => \NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => two_inc_max_limit_nxt(1),
      S(3 downto 1) => \NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \four_inc_max_limit[1]_i_2_n_0\
    );
\two_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(2),
      Q => two_inc_max_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(3),
      Q => two_inc_max_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(4),
      Q => two_inc_max_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_inc_max_limit_reg[4]_i_1_n_0\,
      CO(2) => \two_inc_max_limit_reg[4]_i_1_n_1\,
      CO(1) => \two_inc_max_limit_reg[4]_i_1_n_2\,
      CO(0) => \two_inc_max_limit_reg[4]_i_1_n_3\,
      CYINIT => device_temp_init(0),
      DI(3 downto 2) => device_temp_init(4 downto 3),
      DI(1) => '0',
      DI(0) => device_temp_init(1),
      O(3 downto 1) => two_inc_max_limit_nxt(4 downto 2),
      O(0) => \NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \two_inc_max_limit[4]_i_2_n_0\,
      S(2) => \two_inc_max_limit[4]_i_3_n_0\,
      S(1) => device_temp_init(2),
      S(0) => \two_inc_max_limit[4]_i_5_n_0\
    );
\two_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(5),
      Q => two_inc_max_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(6),
      Q => two_inc_max_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(7),
      Q => two_inc_max_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(8),
      Q => two_inc_max_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_max_limit_reg[4]_i_1_n_0\,
      CO(3) => \two_inc_max_limit_reg[8]_i_1_n_0\,
      CO(2) => \two_inc_max_limit_reg[8]_i_1_n_1\,
      CO(1) => \two_inc_max_limit_reg[8]_i_1_n_2\,
      CO(0) => \two_inc_max_limit_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(7),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => two_inc_max_limit_nxt(8 downto 5),
      S(3) => device_temp_init(8),
      S(2) => \two_inc_max_limit[8]_i_3_n_0\,
      S(1 downto 0) => device_temp_init(6 downto 5)
    );
\two_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(9),
      Q => two_inc_max_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(11),
      O => \two_inc_min_limit[11]_i_2_n_0\
    );
\two_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(10),
      O => \two_inc_min_limit[11]_i_3_n_0\
    );
\two_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(5),
      O => \two_inc_min_limit[5]_i_2_n_0\
    );
\two_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(4),
      O => \two_inc_min_limit[5]_i_3_n_0\
    );
\two_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(3),
      O => \two_inc_min_limit[5]_i_4_n_0\
    );
\two_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(9),
      O => \two_inc_min_limit[9]_i_2_n_0\
    );
\two_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(8),
      O => \two_inc_min_limit[9]_i_3_n_0\
    );
\two_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(7),
      O => \two_inc_min_limit[9]_i_4_n_0\
    );
\two_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => three_inc_max_limit(6),
      O => \two_inc_min_limit[9]_i_5_n_0\
    );
\two_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(10),
      Q => two_inc_min_limit(10),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(11),
      Q => two_inc_min_limit(11),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_min_limit_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \two_inc_min_limit_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => three_inc_max_limit(10),
      O(3 downto 2) => \NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => two_inc_min_limit_nxt(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \two_inc_min_limit[11]_i_2_n_0\,
      S(0) => \two_inc_min_limit[11]_i_3_n_0\
    );
\two_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit(1),
      Q => two_inc_min_limit(1),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(2),
      Q => two_inc_min_limit(2),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(3),
      Q => two_inc_min_limit(3),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(4),
      Q => two_inc_min_limit(4),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(5),
      Q => two_inc_min_limit(5),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_inc_min_limit_reg[5]_i_1_n_0\,
      CO(2) => \two_inc_min_limit_reg[5]_i_1_n_1\,
      CO(1) => \two_inc_min_limit_reg[5]_i_1_n_2\,
      CO(0) => \two_inc_min_limit_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => three_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => two_inc_min_limit_nxt(5 downto 2),
      S(3) => \two_inc_min_limit[5]_i_2_n_0\,
      S(2) => \two_inc_min_limit[5]_i_3_n_0\,
      S(1) => \two_inc_min_limit[5]_i_4_n_0\,
      S(0) => three_inc_max_limit(2)
    );
\two_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(6),
      Q => two_inc_min_limit(6),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(7),
      Q => two_inc_min_limit(7),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(8),
      Q => two_inc_min_limit(8),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(9),
      Q => two_inc_min_limit(9),
      R => \rstdiv0_sync_r1_reg_rep__7\(0)
    );
\two_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_inc_min_limit_reg[5]_i_1_n_0\,
      CO(3) => \two_inc_min_limit_reg[9]_i_1_n_0\,
      CO(2) => \two_inc_min_limit_reg[9]_i_1_n_1\,
      CO(1) => \two_inc_min_limit_reg[9]_i_1_n_2\,
      CO(0) => \two_inc_min_limit_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => three_inc_max_limit(9 downto 6),
      O(3 downto 0) => two_inc_min_limit_nxt(9 downto 6),
      S(3) => \two_inc_min_limit[9]_i_2_n_0\,
      S(2) => \two_inc_min_limit[9]_i_3_n_0\,
      S(1) => \two_inc_min_limit[9]_i_4_n_0\,
      S(0) => \two_inc_min_limit[9]_i_5_n_0\
    );
update_temp_101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => tempmon_sample_en_102,
      I1 => tempmon_init_complete,
      I2 => tempmon_sample_en_101,
      O => \update_temp_101__0\
    );
update_temp_102_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \update_temp_101__0\,
      Q => update_temp_102,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_phy_wrcal is
  port (
    rd_active_r : out STD_LOGIC;
    wrcal_prech_req : out STD_LOGIC;
    wrlvl_byte_redo : out STD_LOGIC;
    phy_if_reset_w : out STD_LOGIC;
    \idelay_tap_cnt_r_reg[0][1][1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_shift_r_reg[0]\ : out STD_LOGIC;
    \idelay_tap_cnt_r_reg[0][0][0]\ : out STD_LOGIC;
    LD0 : out STD_LOGIC;
    LD0_0 : out STD_LOGIC;
    wrcal_done_reg_0 : out STD_LOGIC;
    phy_rddata_en : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    \rnk_cnt_r_reg[1]\ : in STD_LOGIC;
    idelay_ce_int : in STD_LOGIC;
    \cnt_shift_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdlvl_stg1_start_reg : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    idelay_ld_rst : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    wrcal_rd_wait : in STD_LOGIC;
    wrcal_start_reg : in STD_LOGIC;
    prech_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_phy_wrcal : entity is "mig_7series_v4_0_ddr_phy_wrcal";
end ddr_mig_7series_v4_0_ddr_phy_wrcal;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_phy_wrcal is
  signal cal2_done_r : STD_LOGIC;
  signal cal2_done_r_i_1_n_0 : STD_LOGIC;
  signal cal2_if_reset : STD_LOGIC;
  signal cal2_if_reset_i_1_n_0 : STD_LOGIC;
  signal cal2_if_reset_i_2_n_0 : STD_LOGIC;
  signal cal2_if_reset_i_4_n_0 : STD_LOGIC;
  signal cal2_if_reset_i_5_n_0 : STD_LOGIC;
  signal cal2_prech_req_r : STD_LOGIC;
  signal cal2_prech_req_r_i_1_n_0 : STD_LOGIC;
  signal cal2_state_r : STD_LOGIC;
  signal \cal2_state_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cal2_state_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \cal2_state_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \cal2_state_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \cal2_state_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cal2_state_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \cal2_state_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \cal2_state_r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal2_state_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \early1_data_match_r0__0\ : STD_LOGIC;
  signal early1_data_match_r1 : STD_LOGIC;
  signal early1_detect_i_1_n_0 : STD_LOGIC;
  signal early1_detect_i_2_n_0 : STD_LOGIC;
  signal early1_detect_i_3_n_0 : STD_LOGIC;
  signal early1_detect_reg_n_0 : STD_LOGIC;
  signal early1_match_fall0_and_r : STD_LOGIC;
  signal early1_match_fall0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal early1_match_fall1_and_r : STD_LOGIC;
  signal early1_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal early1_match_rise0_and_r : STD_LOGIC;
  signal early1_match_rise0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal early1_match_rise1_and_r : STD_LOGIC;
  signal early1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \early2_data_match_r0__0\ : STD_LOGIC;
  signal early2_match_fall0_and_r : STD_LOGIC;
  signal early2_match_fall0_and_r0 : STD_LOGIC;
  signal early2_match_fall1_and_r : STD_LOGIC;
  signal early2_match_fall1_and_r0 : STD_LOGIC;
  signal early2_match_rise0_and_r : STD_LOGIC;
  signal early2_match_rise0_and_r0 : STD_LOGIC;
  signal early2_match_rise1_and_r : STD_LOGIC;
  signal early2_match_rise1_and_r0 : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \^gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_data_match_r_reg_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat_data_match_valid_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_27\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_11\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_19\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_3\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_28\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_12\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_20\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_4\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_29\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_13\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_21\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_5\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_30\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_14\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_22\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_6\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_31\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_15\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_23\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_7\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_32\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_16\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_24\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_8\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_33\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_17\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_25\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_9\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_34\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_18\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_26\ : STD_LOGIC;
  signal \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_10\ : STD_LOGIC;
  signal idelay_ld : STD_LOGIC;
  signal idelay_ld_done_i_1_n_0 : STD_LOGIC;
  signal idelay_ld_done_i_2_n_0 : STD_LOGIC;
  signal idelay_ld_done_reg_n_0 : STD_LOGIC;
  signal idelay_ld_i_1_n_0 : STD_LOGIC;
  signal idelay_ld_i_2_n_0 : STD_LOGIC;
  signal \not_empty_wait_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \not_empty_wait_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \not_empty_wait_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \not_empty_wait_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \not_empty_wait_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \not_empty_wait_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pat1_data_match_r : STD_LOGIC;
  signal \pat1_data_match_r0__0\ : STD_LOGIC;
  signal pat1_data_match_r1 : STD_LOGIC;
  signal pat1_detect_i_1_n_0 : STD_LOGIC;
  signal pat1_detect_i_2_n_0 : STD_LOGIC;
  signal pat1_detect_i_3_n_0 : STD_LOGIC;
  signal pat1_detect_reg_n_0 : STD_LOGIC;
  signal pat1_match_fall0_and_r : STD_LOGIC;
  signal pat1_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_fall1_and_r : STD_LOGIC;
  signal pat1_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_rise0_and_r : STD_LOGIC;
  signal pat1_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat1_match_rise1_and_r : STD_LOGIC;
  signal pat1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat2_data_match_r : STD_LOGIC;
  signal \pat2_data_match_r0__0\ : STD_LOGIC;
  signal pat2_match_fall0_and_r : STD_LOGIC;
  signal pat2_match_fall0_and_r0 : STD_LOGIC;
  signal pat2_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal pat2_match_fall1_and_r : STD_LOGIC;
  signal pat2_match_fall1_and_r0 : STD_LOGIC;
  signal pat2_match_fall1_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pat2_match_rise0_and_r : STD_LOGIC;
  signal pat2_match_rise0_and_r0 : STD_LOGIC;
  signal pat2_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal pat2_match_rise1_and_r : STD_LOGIC;
  signal pat2_match_rise1_and_r0 : STD_LOGIC;
  signal pat2_match_rise1_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^phy_if_reset_w\ : STD_LOGIC;
  signal po_stg2_wrcal_cnt : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^rd_active_r\ : STD_LOGIC;
  signal rd_active_r1 : STD_LOGIC;
  signal rd_active_r2 : STD_LOGIC;
  signal rd_active_r3 : STD_LOGIC;
  signal rd_active_r4 : STD_LOGIC;
  signal rd_active_r5 : STD_LOGIC;
  signal \tap_inc_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \tap_inc_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrcal_done_i_1_n_0 : STD_LOGIC;
  signal \^wrcal_done_reg_0\ : STD_LOGIC;
  signal wrcal_dqs_cnt_r : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \wrcal_dqs_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_dqs_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrcal_dqs_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_dqs_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \^wrlvl_byte_redo\ : STD_LOGIC;
  signal wrlvl_byte_redo_i_1_n_0 : STD_LOGIC;
  signal wrlvl_byte_redo_i_2_n_0 : STD_LOGIC;
  signal wrlvl_byte_redo_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal2_if_reset_i_2 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of cal2_prech_req_r_i_1 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \cal2_state_r[1]_i_3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \cal2_state_r[2]_i_3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_6\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_8\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \cnt_shift_r[0]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of early1_detect_i_2 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early1_match_fall0_and_r_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early1_match_rise0_and_r_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_fall0_and_r_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_fall1_and_r_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.early2_match_rise0_and_r_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \gen_pat_match_div2.pat1_match_fall1_and_r_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of idelay_ld_done_i_2 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[2]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[3]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[4]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of pat1_detect_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of pat1_detect_i_3 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[1]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[2]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[3]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \wrcal_dqs_cnt_r[0]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \wrcal_dqs_cnt_r[1]_i_1\ : label is "soft_lutpair318";
begin
  \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(0) <= \^gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(0);
  phy_if_reset_w <= \^phy_if_reset_w\;
  rd_active_r <= \^rd_active_r\;
  wrcal_done_reg_0 <= \^wrcal_done_reg_0\;
  wrlvl_byte_redo <= \^wrlvl_byte_redo\;
cal2_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[0]\,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => \cal2_state_r_reg_n_0_[3]\,
      I4 => cal2_done_r,
      O => cal2_done_r_i_1_n_0
    );
cal2_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal2_done_r_i_1_n_0,
      Q => cal2_done_r,
      R => rstdiv0_sync_r1_reg_rep
    );
cal2_if_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5800FFFF58000000"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => cal2_if_reset_i_2_n_0,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => cal2_if_reset,
      I5 => \^phy_if_reset_w\,
      O => cal2_if_reset_i_1_n_0
    );
cal2_if_reset_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_active_r1,
      I1 => \^rd_active_r\,
      O => cal2_if_reset_i_2_n_0
    );
cal2_if_reset_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4A4"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => wrcal_start_reg,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \cal2_state_r[3]_i_6_n_0\,
      I4 => \cal2_state_r_reg_n_0_[3]\,
      O => cal2_if_reset_i_4_n_0
    );
cal2_if_reset_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF5D005D"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => rd_active_r1,
      I2 => \^rd_active_r\,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => idelay_ld_done_i_2_n_0,
      I5 => \cal2_state_r_reg_n_0_[3]\,
      O => cal2_if_reset_i_5_n_0
    );
cal2_if_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal2_if_reset_i_1_n_0,
      Q => \^phy_if_reset_w\,
      R => rstdiv0_sync_r1_reg_rep
    );
cal2_if_reset_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => cal2_if_reset_i_4_n_0,
      I1 => cal2_if_reset_i_5_n_0,
      O => cal2_if_reset,
      S => \cal2_state_r_reg_n_0_[0]\
    );
cal2_prech_req_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      O => cal2_prech_req_r_i_1_n_0
    );
cal2_prech_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal2_prech_req_r_i_1_n_0,
      Q => cal2_prech_req_r,
      R => rstdiv0_sync_r1_reg_rep
    );
\cal2_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055DF00DF"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => \cal2_state_r[1]_i_3_n_0\,
      I2 => prech_done,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => idelay_ld_done_reg_n_0,
      I5 => \cal2_state_r_reg_n_0_[3]\,
      O => \cal2_state_r[0]_i_2_n_0\
    );
\cal2_state_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4A4"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => \cal2_state_r[0]_i_4_n_0\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \tap_inc_wait_cnt_reg__0\(0),
      I4 => \cal2_state_r_reg_n_0_[3]\,
      O => \cal2_state_r[0]_i_3_n_0\
    );
\cal2_state_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57005700000000"
    )
        port map (
      I0 => pat2_data_match_r,
      I1 => pat1_data_match_r1,
      I2 => pat1_detect_reg_n_0,
      I3 => idelay_ld_done_reg_n_0,
      I4 => \cal2_state_r[0]_i_5_n_0\,
      I5 => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      O => \cal2_state_r[0]_i_4_n_0\
    );
\cal2_state_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333377777000"
    )
        port map (
      I0 => pat1_detect_reg_n_0,
      I1 => pat2_data_match_r,
      I2 => early1_detect_reg_n_0,
      I3 => \gen_pat_match_div2.early2_data_match_r_reg_n_0\,
      I4 => early1_data_match_r1,
      I5 => pat1_data_match_r1,
      O => \cal2_state_r[0]_i_5_n_0\
    );
\cal2_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8B8B8"
    )
        port map (
      I0 => \cal2_state_r[1]_i_2_n_0\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => \cal2_state_r[1]_i_3_n_0\,
      I4 => prech_done,
      I5 => \cal2_state_r_reg_n_0_[2]\,
      O => \cal2_state_r[1]_i_1_n_0\
    );
\cal2_state_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(1),
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      I3 => \cal2_state_r[1]_i_4_n_0\,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      O => \cal2_state_r[1]_i_2_n_0\
    );
\cal2_state_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wrcal_dqs_cnt_r(1),
      I1 => \wrcal_dqs_cnt_r_reg_n_0_[0]\,
      O => \cal2_state_r[1]_i_3_n_0\
    );
\cal2_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFC8C8C8C8C8"
    )
        port map (
      I0 => pat1_detect_reg_n_0,
      I1 => pat2_data_match_r,
      I2 => pat1_data_match_r1,
      I3 => early1_data_match_r1,
      I4 => early1_detect_reg_n_0,
      I5 => \gen_pat_match_div2.early2_data_match_r_reg_n_0\,
      O => \cal2_state_r[1]_i_4_n_0\
    );
\cal2_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B8FFFF33B80000"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(2),
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \cal2_state_r[2]_i_2_n_0\,
      I3 => \cal2_state_r_reg_n_0_[1]\,
      I4 => \cal2_state_r_reg_n_0_[0]\,
      I5 => \cal2_state_r[2]_i_3_n_0\,
      O => \cal2_state_r[2]_i_1_n_0\
    );
\cal2_state_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => idelay_ld_done_reg_n_0,
      I1 => \cal2_state_r[3]_i_9_n_0\,
      I2 => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      O => \cal2_state_r[2]_i_2_n_0\
    );
\cal2_state_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000020AA"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => wrcal_dqs_cnt_r(1),
      I2 => \wrcal_dqs_cnt_r_reg_n_0_[0]\,
      I3 => prech_done,
      I4 => \cal2_state_r_reg_n_0_[2]\,
      O => \cal2_state_r[2]_i_3_n_0\
    );
\cal2_state_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cal2_state_r[3]_i_5_n_0\,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => \cal2_state_r_reg_n_0_[3]\,
      O => \cal2_state_r[3]_i_2_n_0\
    );
\cal2_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05004F4F05004A4A"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r[3]_i_6_n_0\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => prech_done,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => wrcal_start_reg,
      O => \cal2_state_r[3]_i_3_n_0\
    );
\cal2_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \cal2_state_r[3]_i_7_n_0\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => cal2_if_reset_i_2_n_0,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => \cal2_state_r[3]_i_8_n_0\,
      I5 => \cal2_state_r_reg_n_0_[3]\,
      O => \cal2_state_r[3]_i_4_n_0\
    );
\cal2_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB8B8B8B"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(3),
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      I3 => \cal2_state_r[3]_i_9_n_0\,
      I4 => idelay_ld_done_reg_n_0,
      I5 => \cal2_state_r_reg_n_0_[1]\,
      O => \cal2_state_r[3]_i_5_n_0\
    );
\cal2_state_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      I1 => \tap_inc_wait_cnt_reg__0\(2),
      I2 => \tap_inc_wait_cnt_reg__0\(1),
      I3 => \tap_inc_wait_cnt_reg__0\(3),
      O => \cal2_state_r[3]_i_6_n_0\
    );
\cal2_state_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[1]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[0]\,
      I2 => \not_empty_wait_cnt_reg_n_0_[2]\,
      I3 => \not_empty_wait_cnt_reg_n_0_[3]\,
      I4 => \not_empty_wait_cnt_reg_n_0_[4]\,
      I5 => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      O => \cal2_state_r[3]_i_7_n_0\
    );
\cal2_state_r[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000010"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[1]\,
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \tap_inc_wait_cnt_reg__0\(2),
      I3 => \tap_inc_wait_cnt_reg__0\(1),
      I4 => \tap_inc_wait_cnt_reg__0\(3),
      O => \cal2_state_r[3]_i_8_n_0\
    );
\cal2_state_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000777"
    )
        port map (
      I0 => pat1_detect_reg_n_0,
      I1 => pat2_data_match_r,
      I2 => early1_detect_reg_n_0,
      I3 => \gen_pat_match_div2.early2_data_match_r_reg_n_0\,
      I4 => pat1_data_match_r1,
      I5 => early1_data_match_r1,
      O => \cal2_state_r[3]_i_9_n_0\
    );
\cal2_state_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cal2_state_r,
      D => \cal2_state_r_reg[0]_i_1_n_0\,
      Q => \cal2_state_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\cal2_state_r_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cal2_state_r[0]_i_2_n_0\,
      I1 => \cal2_state_r[0]_i_3_n_0\,
      O => \cal2_state_r_reg[0]_i_1_n_0\,
      S => \cal2_state_r_reg_n_0_[0]\
    );
\cal2_state_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cal2_state_r,
      D => \cal2_state_r[1]_i_1_n_0\,
      Q => \cal2_state_r_reg_n_0_[1]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\cal2_state_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cal2_state_r,
      D => \cal2_state_r[2]_i_1_n_0\,
      Q => \cal2_state_r_reg_n_0_[2]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\cal2_state_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cal2_state_r,
      D => \cal2_state_r[3]_i_2_n_0\,
      Q => \cal2_state_r_reg_n_0_[3]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\cal2_state_r_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cal2_state_r[3]_i_3_n_0\,
      I1 => \cal2_state_r[3]_i_4_n_0\,
      O => cal2_state_r,
      S => \cal2_state_r_reg_n_0_[0]\
    );
\cnt_shift_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF6F"
    )
        port map (
      I0 => \^rd_active_r\,
      I1 => \cnt_shift_r_reg[0]_0\(0),
      I2 => rdlvl_stg1_start_reg,
      I3 => \rstdiv0_sync_r1_reg_rep__13\,
      O => \cnt_shift_r_reg[0]\
    );
early1_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => early1_match_rise1_and_r,
      I1 => early1_match_rise0_and_r,
      I2 => early1_match_fall1_and_r,
      I3 => early1_match_fall0_and_r,
      O => \early1_data_match_r0__0\
    );
early1_detect_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_data_match_r_reg_n_0\,
      I1 => early1_data_match_r1,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => early1_detect_i_2_n_0,
      I4 => early1_detect_reg_n_0,
      O => early1_detect_i_1_n_0
    );
early1_detect_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540000"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => early1_detect_i_3_n_0,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => \cal2_state_r_reg_n_0_[0]\,
      O => early1_detect_i_2_n_0
    );
early1_detect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040400000000"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_data_match_r_reg_n_0\,
      I1 => early1_data_match_r1,
      I2 => pat1_data_match_r1,
      I3 => pat2_data_match_r,
      I4 => pat1_detect_reg_n_0,
      I5 => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      O => early1_detect_i_3_n_0
    );
early1_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early1_detect_i_1_n_0,
      Q => early1_detect_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
early2_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => early2_match_rise1_and_r,
      I1 => early2_match_fall1_and_r,
      I2 => early2_match_fall0_and_r,
      I3 => early2_match_rise0_and_r,
      O => \early2_data_match_r0__0\
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      Q => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7]\,
      R => '0'
    );
\gen_pat_match_div2.early1_data_match_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.early1_data_match_r_reg_n_0\,
      Q => early1_data_match_r1,
      R => '0'
    );
\gen_pat_match_div2.early1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \early1_data_match_r0__0\,
      Q => \gen_pat_match_div2.early1_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.early1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early1_match_fall0_r(4),
      I1 => pat1_match_fall0_r(5),
      I2 => early1_match_fall0_r(0),
      I3 => pat1_match_fall0_r(1),
      I4 => \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_fall0_r(3),
      I1 => early1_match_fall0_r(2),
      I2 => pat1_match_fall0_r(7),
      I3 => early1_match_fall0_r(6),
      O => \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0\,
      Q => early1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early1_match_fall1_r(2),
      I1 => early1_match_fall1_r(6),
      I2 => early1_match_fall1_r(3),
      I3 => early1_match_fall1_r(7),
      I4 => \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat2_match_fall1_r(1),
      I1 => pat2_match_fall1_r(0),
      I2 => pat2_match_fall1_r(5),
      I3 => pat2_match_fall1_r(4),
      O => \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0\,
      Q => early1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early1_match_rise0_r(4),
      I1 => pat1_match_rise0_r(5),
      I2 => early1_match_rise0_r(0),
      I3 => pat1_match_rise0_r(1),
      I4 => \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_rise0_r(3),
      I1 => early1_match_rise0_r(2),
      I2 => pat1_match_rise0_r(7),
      I3 => early1_match_rise0_r(6),
      O => \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0\,
      Q => early1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early1_match_rise1_r(6),
      I1 => early1_match_rise1_r(7),
      I2 => early1_match_rise1_r(2),
      I3 => early1_match_rise1_r(3),
      I4 => \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.early1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat2_match_rise1_r(1),
      I1 => pat2_match_rise1_r(0),
      I2 => pat2_match_rise1_r(5),
      I3 => pat2_match_rise1_r(4),
      O => \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0\,
      Q => early1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \early2_data_match_r0__0\,
      Q => \gen_pat_match_div2.early2_data_match_r_reg_n_0\,
      R => '0'
    );
\gen_pat_match_div2.early2_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early1_match_fall0_r(6),
      I1 => pat1_match_fall0_r(7),
      I2 => early1_match_fall0_r(2),
      I3 => pat1_match_fall0_r(3),
      I4 => \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\,
      O => early2_match_fall0_and_r0
    );
\gen_pat_match_div2.early2_match_fall0_and_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pat1_match_fall0_r(0),
      I1 => pat2_match_fall0_r(1),
      I2 => pat1_match_fall0_r(4),
      I3 => rd_active_r3,
      I4 => pat2_match_fall0_r(5),
      O => \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early2_match_fall0_and_r0,
      Q => early2_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_fall1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => early1_match_fall1_r(6),
      I1 => rd_active_r3,
      I2 => early1_match_fall1_r(2),
      I3 => pat1_match_fall1_r(7),
      I4 => pat1_match_fall1_r(3),
      I5 => \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0\,
      O => early2_match_fall1_and_r0
    );
\gen_pat_match_div2.early2_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_fall1_r(1),
      I1 => pat1_match_fall1_r(0),
      I2 => pat1_match_fall1_r(5),
      I3 => pat1_match_fall1_r(4),
      O => \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early2_match_fall1_and_r0,
      Q => early2_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => early1_match_rise0_r(6),
      I1 => pat1_match_rise0_r(7),
      I2 => early1_match_rise0_r(2),
      I3 => pat1_match_rise0_r(3),
      I4 => \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\,
      O => early2_match_rise0_and_r0
    );
\gen_pat_match_div2.early2_match_rise0_and_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pat1_match_rise0_r(0),
      I1 => pat2_match_rise0_r(1),
      I2 => pat1_match_rise0_r(4),
      I3 => rd_active_r3,
      I4 => pat2_match_rise0_r(5),
      O => \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early2_match_rise0_and_r0,
      Q => early2_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.early2_match_rise1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pat1_match_rise1_r(1),
      I1 => pat1_match_rise1_r(5),
      I2 => pat2_match_rise1_r(4),
      I3 => pat2_match_rise1_r(0),
      I4 => rd_active_r3,
      I5 => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\,
      O => early2_match_rise1_and_r0
    );
\gen_pat_match_div2.early2_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_rise1_r(3),
      I1 => pat1_match_rise1_r(2),
      I2 => pat1_match_rise1_r(7),
      I3 => pat1_match_rise1_r(6),
      O => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.early2_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => early2_match_rise1_and_r0,
      Q => early2_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_27\,
      Q => early1_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_19\,
      O => \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0\,
      Q => early1_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_27\,
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0\,
      Q => pat1_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_11\,
      Q => pat1_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_19\,
      Q => pat1_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_3\,
      O => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0\,
      Q => pat1_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_11\,
      O => \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0\,
      Q => pat2_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_3\,
      Q => pat2_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_28\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0\,
      Q => pat1_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_12\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0\,
      Q => pat1_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_20\,
      Q => pat1_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_4\,
      Q => pat1_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_28\,
      Q => pat2_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_12\,
      Q => pat2_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_20\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0\,
      Q => pat2_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_4\,
      O => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0\,
      Q => pat2_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_29\,
      Q => early1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_13\,
      O => \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0\,
      Q => early1_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_21\,
      O => \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0\,
      Q => early1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_5\,
      Q => early1_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_29\,
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0\,
      Q => pat1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_13\,
      Q => pat1_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_21\,
      Q => pat1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_5\,
      O => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0\,
      Q => pat1_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_14\,
      Q => early1_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_6\,
      O => \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0\,
      Q => early1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_30\,
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0\,
      Q => pat1_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_14\,
      O => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0\,
      Q => pat1_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_22\,
      Q => pat1_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_6\,
      Q => pat1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_30\,
      Q => pat2_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_22\,
      O => \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0\,
      Q => pat2_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_31\,
      Q => early1_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_23\,
      O => \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0\,
      Q => early1_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_31\,
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0\,
      Q => pat1_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_15\,
      Q => pat1_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_23\,
      Q => pat1_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_7\,
      O => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0\,
      Q => pat1_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_15\,
      O => \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0\,
      Q => pat2_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[4].pat2_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_7\,
      Q => pat2_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_32\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0\,
      Q => pat1_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_16\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0\,
      Q => pat1_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_24\,
      Q => pat1_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_8\,
      Q => pat1_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_32\,
      Q => pat2_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_16\,
      Q => pat2_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_24\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0\,
      Q => pat2_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_8\,
      O => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0\,
      Q => pat2_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_33\,
      Q => early1_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_17\,
      O => \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0\,
      Q => early1_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_25\,
      O => \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0\,
      Q => early1_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_9\,
      Q => early1_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_33\,
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0\,
      Q => pat1_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_17\,
      Q => pat1_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_25\,
      Q => pat1_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_9\,
      O => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0\,
      Q => pat1_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_18\,
      Q => early1_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_10\,
      O => \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0\,
      Q => early1_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_34\,
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0\,
      Q => pat1_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_18\,
      O => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0\,
      Q => pat1_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_26\,
      Q => pat1_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_10\,
      Q => pat1_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_34\,
      Q => pat2_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_26\,
      O => \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0\
    );
\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0\,
      Q => pat2_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat1_data_match_r,
      Q => pat1_data_match_r1,
      R => '0'
    );
\gen_pat_match_div2.pat1_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pat1_data_match_r0__0\,
      Q => pat1_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pat1_match_fall0_r(0),
      I1 => pat1_match_fall0_r(2),
      I2 => pat1_match_fall0_r(4),
      I3 => pat1_match_fall0_r(6),
      I4 => \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_fall0_r(3),
      I1 => pat1_match_fall0_r(1),
      I2 => pat1_match_fall0_r(7),
      I3 => pat1_match_fall0_r(5),
      O => \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0\,
      Q => pat1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pat1_match_fall1_r(4),
      I1 => pat1_match_fall1_r(5),
      I2 => pat1_match_fall1_r(0),
      I3 => pat1_match_fall1_r(1),
      I4 => \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pat1_match_fall1_r(7),
      I1 => pat1_match_fall1_r(3),
      I2 => pat1_match_fall1_r(6),
      I3 => pat1_match_fall1_r(2),
      O => \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0\,
      Q => pat1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pat1_match_rise0_r(0),
      I1 => pat1_match_rise0_r(2),
      I2 => pat1_match_rise0_r(4),
      I3 => pat1_match_rise0_r(6),
      I4 => \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_rise0_r(3),
      I1 => pat1_match_rise0_r(1),
      I2 => pat1_match_rise0_r(7),
      I3 => pat1_match_rise0_r(5),
      O => \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0\
    );
\gen_pat_match_div2.pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0\,
      Q => pat1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pat1_match_rise1_r(4),
      I1 => pat1_match_rise1_r(5),
      I2 => pat1_match_rise1_r(0),
      I3 => pat1_match_rise1_r(1),
      I4 => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\,
      O => \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0\
    );
\gen_pat_match_div2.pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0\,
      Q => pat1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_data_match_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \pat2_data_match_r0__0\,
      Q => pat2_data_match_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pat1_match_fall0_r(6),
      I1 => pat2_match_fall0_r(7),
      I2 => pat1_match_fall0_r(2),
      I3 => pat2_match_fall0_r(3),
      I4 => \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0\,
      O => pat2_match_fall0_and_r0
    );
\gen_pat_match_div2.pat2_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat2_match_fall0_and_r0,
      Q => pat2_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_fall1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pat1_match_fall1_r(7),
      I1 => pat1_match_fall1_r(3),
      I2 => pat1_match_fall1_r(6),
      I3 => pat1_match_fall1_r(2),
      I4 => rd_active_r3,
      I5 => \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0\,
      O => pat2_match_fall1_and_r0
    );
\gen_pat_match_div2.pat2_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat2_match_fall1_and_r0,
      Q => pat2_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pat1_match_rise0_r(6),
      I1 => pat2_match_rise0_r(7),
      I2 => pat1_match_rise0_r(2),
      I3 => pat2_match_rise0_r(3),
      I4 => \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0\,
      O => pat2_match_rise0_and_r0
    );
\gen_pat_match_div2.pat2_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat2_match_rise0_and_r0,
      Q => pat2_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat2_match_rise1_and_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_active_r3,
      I1 => \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0\,
      I2 => pat2_match_rise1_r(4),
      I3 => pat2_match_rise1_r(5),
      I4 => pat2_match_rise1_r(0),
      I5 => pat2_match_rise1_r(1),
      O => pat2_match_rise1_and_r0
    );
\gen_pat_match_div2.pat2_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat2_match_rise1_and_r0,
      Q => pat2_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div2.pat_data_match_valid_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_active_r4,
      I1 => rd_active_r5,
      O => \gen_pat_match_div2.pat_data_match_valid_r_i_1_n_0\
    );
\gen_pat_match_div2.pat_data_match_valid_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_pat_match_div2.pat_data_match_valid_r_i_1_n_0\,
      Q => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_27\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_11\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_19\,
      R => '0'
    );
\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0]\,
      Q => \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_3\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1]\,
      Q => \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_28\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1]\,
      Q => \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_12\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1]\,
      Q => \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_20\,
      R => '0'
    );
\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1]\,
      Q => \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_4\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2]\,
      Q => \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_29\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2]\,
      Q => \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_13\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2]\,
      Q => \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_21\,
      R => '0'
    );
\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2]\,
      Q => \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_5\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3]\,
      Q => \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_30\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3]\,
      Q => \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_14\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3]\,
      Q => \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_22\,
      R => '0'
    );
\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3]\,
      Q => \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_6\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4]\,
      Q => \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_31\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4]\,
      Q => \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_15\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4]\,
      Q => \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_23\,
      R => '0'
    );
\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4]\,
      Q => \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_7\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5]\,
      Q => \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_32\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5]\,
      Q => \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_16\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5]\,
      Q => \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_24\,
      R => '0'
    );
\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5]\,
      Q => \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_8\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6]\,
      Q => \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_33\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6]\,
      Q => \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_17\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6]\,
      Q => \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_25\,
      R => '0'
    );
\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6]\,
      Q => \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_9\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7]\,
      Q => \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_34\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7]\,
      Q => \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_18\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7]\,
      Q => \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_26\,
      R => '0'
    );
\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7]\,
      Q => \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_10\,
      R => '0'
    );
idelay_ld_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFF00008080"
    )
        port map (
      I0 => idelay_ld_done_i_2_n_0,
      I1 => \cal2_state_r_reg_n_0_[0]\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \cal2_state_r_reg_n_0_[1]\,
      I4 => \cal2_state_r_reg_n_0_[3]\,
      I5 => idelay_ld_done_reg_n_0,
      O => idelay_ld_done_i_1_n_0
    );
idelay_ld_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(3),
      I1 => \tap_inc_wait_cnt_reg__0\(1),
      I2 => \tap_inc_wait_cnt_reg__0\(2),
      I3 => \tap_inc_wait_cnt_reg__0\(0),
      I4 => \cal2_state_r_reg_n_0_[1]\,
      O => idelay_ld_done_i_2_n_0
    );
idelay_ld_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_ld_done_i_1_n_0,
      Q => idelay_ld_done_reg_n_0,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
idelay_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFFFFF02000000"
    )
        port map (
      I0 => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \cal2_state_r_reg_n_0_[3]\,
      I3 => idelay_ld_i_2_n_0,
      I4 => \cal2_state_r_reg_n_0_[0]\,
      I5 => idelay_ld,
      O => idelay_ld_i_1_n_0
    );
idelay_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => idelay_ld_done_i_2_n_0,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      I3 => \cal2_state_r[3]_i_9_n_0\,
      I4 => idelay_ld_done_reg_n_0,
      I5 => \cal2_state_r_reg_n_0_[1]\,
      O => idelay_ld_i_2_n_0
    );
idelay_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_ld_i_1_n_0,
      Q => idelay_ld,
      R => rstdiv0_sync_r1_reg_rep
    );
\idelay_tap_cnt_r[0][0][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => idelay_ld,
      I1 => po_stg2_wrcal_cnt(1),
      I2 => idelay_ce_int,
      O => \idelay_tap_cnt_r_reg[0][0][0]\
    );
\idelay_tap_cnt_r[0][1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAFAEEEEAAAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__13\,
      I1 => \rnk_cnt_r_reg[1]\,
      I2 => idelay_ld,
      I3 => po_stg2_wrcal_cnt(1),
      I4 => idelay_ce_int,
      I5 => \^gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(0),
      O => \idelay_tap_cnt_r_reg[0][1][1]\
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
        port map (
      I0 => \gen_byte_sel_div2.calib_in_common_reg\,
      I1 => \calib_sel_reg[1]\,
      I2 => idelay_ld,
      I3 => calib_zero_inputs,
      I4 => idelay_ld_rst,
      O => LD0_0
    );
\input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
        port map (
      I0 => \gen_byte_sel_div2.calib_in_common_reg\,
      I1 => \calib_sel_reg[1]\,
      I2 => idelay_ld,
      I3 => calib_zero_inputs,
      I4 => idelay_ld_rst,
      O => LD0
    );
\not_empty_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\not_empty_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[1]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[0]\,
      O => p_0_in(1)
    );
\not_empty_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[2]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[1]\,
      I2 => \not_empty_wait_cnt_reg_n_0_[0]\,
      O => p_0_in(2)
    );
\not_empty_wait_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[3]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[1]\,
      I2 => \not_empty_wait_cnt_reg_n_0_[0]\,
      I3 => \not_empty_wait_cnt_reg_n_0_[2]\,
      O => p_0_in(3)
    );
\not_empty_wait_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => \cal2_state_r_reg_n_0_[3]\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \cal2_state_r_reg_n_0_[1]\,
      I4 => \cal2_state_r_reg_n_0_[0]\,
      I5 => wrcal_rd_wait,
      O => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \not_empty_wait_cnt_reg_n_0_[4]\,
      I1 => \not_empty_wait_cnt_reg_n_0_[2]\,
      I2 => \not_empty_wait_cnt_reg_n_0_[0]\,
      I3 => \not_empty_wait_cnt_reg_n_0_[1]\,
      I4 => \not_empty_wait_cnt_reg_n_0_[3]\,
      O => p_0_in(4)
    );
\not_empty_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => \not_empty_wait_cnt_reg_n_0_[0]\,
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => \not_empty_wait_cnt_reg_n_0_[1]\,
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => \not_empty_wait_cnt_reg_n_0_[2]\,
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => \not_empty_wait_cnt_reg_n_0_[3]\,
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
\not_empty_wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => \not_empty_wait_cnt_reg_n_0_[4]\,
      R => \not_empty_wait_cnt[4]_i_1_n_0\
    );
pat1_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat1_match_rise0_and_r,
      I1 => pat1_match_rise1_and_r,
      I2 => pat1_match_fall0_and_r,
      I3 => pat1_match_fall1_and_r,
      O => \pat1_data_match_r0__0\
    );
pat1_detect_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => pat2_data_match_r,
      I1 => pat1_data_match_r1,
      I2 => \cal2_state_r_reg_n_0_[1]\,
      I3 => pat1_detect_i_2_n_0,
      I4 => pat1_detect_reg_n_0,
      O => pat1_detect_i_1_n_0
    );
pat1_detect_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F0080"
    )
        port map (
      I0 => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      I1 => pat1_detect_i_3_n_0,
      I2 => \cal2_state_r_reg_n_0_[0]\,
      I3 => \cal2_state_r_reg_n_0_[2]\,
      I4 => \cal2_state_r_reg_n_0_[1]\,
      I5 => \cal2_state_r_reg_n_0_[3]\,
      O => pat1_detect_i_2_n_0
    );
pat1_detect_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pat1_data_match_r1,
      I1 => pat2_data_match_r,
      O => pat1_detect_i_3_n_0
    );
pat1_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pat1_detect_i_1_n_0,
      Q => pat1_detect_reg_n_0,
      R => rstdiv0_sync_r1_reg_rep
    );
pat2_data_match_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pat2_match_rise0_and_r,
      I1 => pat2_match_fall1_and_r,
      I2 => pat2_match_fall0_and_r,
      I3 => pat2_match_rise1_and_r,
      O => \pat2_data_match_r0__0\
    );
\po_stg2_wrcal_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrcal_dqs_cnt_r_reg_n_0_[0]\,
      Q => \^gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(0),
      R => '0'
    );
\po_stg2_wrcal_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_dqs_cnt_r(1),
      Q => po_stg2_wrcal_cnt(1),
      R => '0'
    );
rd_active_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^rd_active_r\,
      Q => rd_active_r1,
      R => '0'
    );
rd_active_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_active_r1,
      Q => rd_active_r2,
      R => '0'
    );
rd_active_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_active_r2,
      Q => rd_active_r3,
      R => '0'
    );
rd_active_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_active_r3,
      Q => rd_active_r4,
      R => '0'
    );
rd_active_r5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_active_r4,
      Q => rd_active_r5,
      R => '0'
    );
rd_active_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => phy_rddata_en,
      Q => \^rd_active_r\,
      R => '0'
    );
\tap_inc_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\tap_inc_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      I1 => \tap_inc_wait_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\tap_inc_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(1),
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \tap_inc_wait_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\tap_inc_wait_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAFEF"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => \cal2_state_r_reg_n_0_[2]\,
      I3 => \cal2_state_r_reg_n_0_[0]\,
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tap_inc_wait_cnt_reg__0\(3),
      I1 => \tap_inc_wait_cnt_reg__0\(1),
      I2 => \tap_inc_wait_cnt_reg__0\(2),
      I3 => \tap_inc_wait_cnt_reg__0\(0),
      O => \p_0_in__0\(3)
    );
\tap_inc_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \tap_inc_wait_cnt_reg__0\(0),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \tap_inc_wait_cnt_reg__0\(1),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \tap_inc_wait_cnt_reg__0\(2),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
\tap_inc_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \tap_inc_wait_cnt_reg__0\(3),
      R => \tap_inc_wait_cnt[3]_i_1_n_0\
    );
wrcal_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cal2_done_r,
      I1 => \^wrcal_done_reg_0\,
      O => wrcal_done_i_1_n_0
    );
wrcal_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrcal_done_i_1_n_0,
      Q => \^wrcal_done_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wrcal_dqs_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[2]\,
      I1 => \wrcal_dqs_cnt_r[1]_i_2_n_0\,
      I2 => \wrcal_dqs_cnt_r_reg_n_0_[0]\,
      O => \wrcal_dqs_cnt_r[0]_i_1_n_0\
    );
\wrcal_dqs_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F20"
    )
        port map (
      I0 => \wrcal_dqs_cnt_r_reg_n_0_[0]\,
      I1 => \cal2_state_r_reg_n_0_[2]\,
      I2 => \wrcal_dqs_cnt_r[1]_i_2_n_0\,
      I3 => wrcal_dqs_cnt_r(1),
      O => \wrcal_dqs_cnt_r[1]_i_1_n_0\
    );
\wrcal_dqs_cnt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => \cal2_state_r[1]_i_3_n_0\,
      I3 => prech_done,
      I4 => \cal2_state_r_reg_n_0_[2]\,
      I5 => \cal2_state_r_reg_n_0_[0]\,
      O => \wrcal_dqs_cnt_r[1]_i_2_n_0\
    );
\wrcal_dqs_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrcal_dqs_cnt_r[0]_i_1_n_0\,
      Q => \wrcal_dqs_cnt_r_reg_n_0_[0]\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
\wrcal_dqs_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrcal_dqs_cnt_r[1]_i_1_n_0\,
      Q => wrcal_dqs_cnt_r(1),
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
wrcal_prech_req_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cal2_prech_req_r,
      Q => wrcal_prech_req,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
wrlvl_byte_redo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
        port map (
      I0 => \gen_pat_match_div2.early2_data_match_r_reg_n_0\,
      I1 => early1_data_match_r1,
      I2 => early1_detect_reg_n_0,
      I3 => \cal2_state_r_reg_n_0_[1]\,
      I4 => wrlvl_byte_redo_i_2_n_0,
      I5 => \^wrlvl_byte_redo\,
      O => wrlvl_byte_redo_i_1_n_0
    );
wrlvl_byte_redo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \cal2_state_r_reg_n_0_[3]\,
      I1 => \cal2_state_r_reg_n_0_[1]\,
      I2 => wrlvl_byte_redo_i_3_n_0,
      I3 => \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0\,
      I4 => \cal2_state_r_reg_n_0_[2]\,
      I5 => \cal2_state_r_reg_n_0_[0]\,
      O => wrlvl_byte_redo_i_2_n_0
    );
wrlvl_byte_redo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => pat1_detect_reg_n_0,
      I1 => pat2_data_match_r,
      I2 => pat1_data_match_r1,
      I3 => early1_data_match_r1,
      I4 => early1_detect_reg_n_0,
      I5 => \gen_pat_match_div2.early2_data_match_r_reg_n_0\,
      O => wrlvl_byte_redo_i_3_n_0
    );
wrlvl_byte_redo_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrlvl_byte_redo_i_1_n_0,
      Q => \^wrlvl_byte_redo\,
      R => \rstdiv0_sync_r1_reg_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_phy_wrlvl_off_delay is
  port (
    po_en_stg2_f_reg_0 : out STD_LOGIC;
    \calib_zero_ctrl_reg[0]\ : out STD_LOGIC;
    dqs_po_dec_done : out STD_LOGIC;
    pi_fine_dly_dec_done_r : out STD_LOGIC;
    cmd_po_en_stg2_f : out STD_LOGIC;
    C_po_coarse_enable63_out : out STD_LOGIC;
    D_po_coarse_enable90_out : out STD_LOGIC;
    A_po_coarse_enable128_out : out STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    CLK : in STD_LOGIC;
    pi_fine_dly_dec_done_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    \gen_byte_sel_div2.calib_in_common_reg\ : in STD_LOGIC;
    calib_zero_ctrl : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    p_3_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_phy_wrlvl_off_delay : entity is "mig_7series_v4_0_ddr_phy_wrlvl_off_delay";
end ddr_mig_7series_v4_0_ddr_phy_wrlvl_off_delay;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_phy_wrlvl_off_delay is
  signal cmd_delay_start_r5_reg_srl5_n_0 : STD_LOGIC;
  signal delay_cnt_r0 : STD_LOGIC;
  signal \delay_cnt_r0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \delay_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \delay_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \delay_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \delay_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \delay_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \delay_cnt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \delay_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal delay_done : STD_LOGIC;
  signal delay_done_i_1_n_0 : STD_LOGIC;
  signal delay_done_i_2_n_0 : STD_LOGIC;
  signal delay_done_r3_reg_srl3_n_0 : STD_LOGIC;
  signal lane_cnt_dqs_c_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \lane_cnt_dqs_c_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \lane_cnt_dqs_c_r[1]_i_1_n_0\ : STD_LOGIC;
  signal lane_cnt_po_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \lane_cnt_po_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \lane_cnt_po_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \lane_cnt_po_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \^pi_fine_dly_dec_done_r\ : STD_LOGIC;
  signal po_delay_cnt_r0 : STD_LOGIC;
  signal \po_delay_cnt_r0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \po_delay_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \po_delay_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \po_delay_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \po_delay_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \po_delay_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \po_delay_cnt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \po_delay_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal po_delay_done : STD_LOGIC;
  signal po_delay_done_i_1_n_0 : STD_LOGIC;
  signal po_delay_done_r3_reg_srl3_n_0 : STD_LOGIC;
  signal po_en_stg2_c : STD_LOGIC;
  signal po_en_stg2_c0 : STD_LOGIC;
  signal po_en_stg2_c_i_1_n_0 : STD_LOGIC;
  signal po_en_stg2_f : STD_LOGIC;
  signal po_en_stg2_f0 : STD_LOGIC;
  signal po_en_stg2_f_i_1_n_0 : STD_LOGIC;
  signal \^po_en_stg2_f_reg_0\ : STD_LOGIC;
  signal po_enstg2_c : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute srl_name : string;
  attribute srl_name of cmd_delay_start_r5_reg_srl5 : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r5_reg_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \delay_cnt_r[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \delay_cnt_r[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \delay_cnt_r[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \delay_cnt_r[4]_i_1\ : label is "soft_lutpair174";
  attribute srl_name of delay_done_r3_reg_srl3 : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r3_reg_srl3 ";
  attribute SOFT_HLUTNM of \lane_cnt_dqs_c_r[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \lane_cnt_dqs_c_r[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \lane_cnt_po_r[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \lane_cnt_po_r[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of phaser_out_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \phaser_out_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[4]_i_1\ : label is "soft_lutpair172";
  attribute srl_name of po_delay_done_r3_reg_srl3 : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r3_reg_srl3 ";
begin
  pi_fine_dly_dec_done_r <= \^pi_fine_dly_dec_done_r\;
  po_en_stg2_f_reg_0 <= \^po_en_stg2_f_reg_0\;
cmd_delay_start_r5_reg_srl5: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => phy_mc_go,
      Q => cmd_delay_start_r5_reg_srl5_n_0
    );
cmd_delay_start_r6_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => cmd_delay_start_r5_reg_srl5_n_0,
      Q => \^po_en_stg2_f_reg_0\,
      R => '0'
    );
\delay_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(0),
      O => \delay_cnt_r0__0\(0)
    );
\delay_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(0),
      I1 => \delay_cnt_r_reg__0\(1),
      O => \delay_cnt_r[1]_i_1_n_0\
    );
\delay_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(1),
      I1 => \delay_cnt_r_reg__0\(0),
      I2 => \delay_cnt_r_reg__0\(2),
      O => \delay_cnt_r[2]_i_1_n_0\
    );
\delay_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(0),
      I1 => \delay_cnt_r_reg__0\(1),
      I2 => \delay_cnt_r_reg__0\(2),
      I3 => \delay_cnt_r_reg__0\(3),
      O => \delay_cnt_r[3]_i_1_n_0\
    );
\delay_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(0),
      I1 => \delay_cnt_r_reg__0\(2),
      I2 => \delay_cnt_r_reg__0\(1),
      I3 => \delay_cnt_r_reg__0\(3),
      I4 => \delay_cnt_r_reg__0\(4),
      O => \delay_cnt_r[4]_i_1_n_0\
    );
\delay_cnt_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^pi_fine_dly_dec_done_r\,
      I1 => \rstdiv0_sync_r1_reg_rep__12\,
      I2 => po_en_stg2_c0,
      O => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => po_en_stg2_c0,
      I1 => po_en_stg2_c,
      O => delay_cnt_r0
    );
\delay_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(0),
      I1 => \delay_cnt_r_reg__0\(3),
      I2 => \delay_cnt_r_reg__0\(1),
      I3 => \delay_cnt_r_reg__0\(2),
      I4 => \delay_cnt_r_reg__0\(4),
      I5 => \delay_cnt_r_reg__0\(5),
      O => \delay_cnt_r[5]_i_3_n_0\
    );
\delay_cnt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(5),
      I1 => \delay_cnt_r_reg__0\(3),
      I2 => \delay_cnt_r_reg__0\(1),
      I3 => \delay_cnt_r_reg__0\(2),
      I4 => \delay_cnt_r_reg__0\(4),
      I5 => \delay_cnt_r_reg__0\(0),
      O => po_en_stg2_c0
    );
\delay_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(0),
      Q => \delay_cnt_r_reg__0\(0),
      R => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r[1]_i_1_n_0\,
      Q => \delay_cnt_r_reg__0\(1),
      S => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r[2]_i_1_n_0\,
      Q => \delay_cnt_r_reg__0\(2),
      R => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r[3]_i_1_n_0\,
      Q => \delay_cnt_r_reg__0\(3),
      R => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r[4]_i_1_n_0\,
      Q => \delay_cnt_r_reg__0\(4),
      R => \delay_cnt_r[5]_i_1_n_0\
    );
\delay_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r[5]_i_3_n_0\,
      Q => \delay_cnt_r_reg__0\(5),
      R => \delay_cnt_r[5]_i_1_n_0\
    );
delay_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
        port map (
      I0 => delay_done,
      I1 => lane_cnt_dqs_c_r(0),
      I2 => \delay_cnt_r_reg__0\(0),
      I3 => lane_cnt_dqs_c_r(1),
      I4 => delay_done_i_2_n_0,
      I5 => p_1_in,
      O => delay_done_i_1_n_0
    );
delay_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \delay_cnt_r_reg__0\(4),
      I1 => \delay_cnt_r_reg__0\(2),
      I2 => \delay_cnt_r_reg__0\(1),
      I3 => \delay_cnt_r_reg__0\(3),
      I4 => \delay_cnt_r_reg__0\(5),
      O => delay_done_i_2_n_0
    );
delay_done_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => delay_done,
      Q => delay_done_r3_reg_srl3_n_0
    );
delay_done_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => delay_done_r3_reg_srl3_n_0,
      Q => \calib_zero_ctrl_reg[0]\,
      R => '0'
    );
delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => delay_done_i_1_n_0,
      Q => delay_done,
      R => '0'
    );
\lane_cnt_dqs_c_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => delay_done_i_2_n_0,
      I1 => \delay_cnt_r_reg__0\(0),
      I2 => po_en_stg2_c,
      I3 => lane_cnt_dqs_c_r(0),
      O => \lane_cnt_dqs_c_r[0]_i_1_n_0\
    );
\lane_cnt_dqs_c_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => lane_cnt_dqs_c_r(0),
      I1 => po_en_stg2_c,
      I2 => \delay_cnt_r_reg__0\(0),
      I3 => delay_done_i_2_n_0,
      I4 => lane_cnt_dqs_c_r(1),
      O => \lane_cnt_dqs_c_r[1]_i_1_n_0\
    );
\lane_cnt_dqs_c_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \lane_cnt_dqs_c_r[0]_i_1_n_0\,
      Q => lane_cnt_dqs_c_r(0),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\lane_cnt_dqs_c_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \lane_cnt_dqs_c_r[1]_i_1_n_0\,
      Q => lane_cnt_dqs_c_r(1),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\lane_cnt_po_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \lane_cnt_po_r[1]_i_2_n_0\,
      I1 => \po_delay_cnt_r_reg__0\(0),
      I2 => po_en_stg2_f,
      I3 => lane_cnt_po_r(0),
      O => \lane_cnt_po_r[0]_i_1_n_0\
    );
\lane_cnt_po_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => lane_cnt_po_r(0),
      I1 => po_en_stg2_f,
      I2 => \po_delay_cnt_r_reg__0\(0),
      I3 => \lane_cnt_po_r[1]_i_2_n_0\,
      I4 => lane_cnt_po_r(1),
      O => \lane_cnt_po_r[1]_i_1_n_0\
    );
\lane_cnt_po_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(4),
      I1 => \po_delay_cnt_r_reg__0\(2),
      I2 => \po_delay_cnt_r_reg__0\(1),
      I3 => \po_delay_cnt_r_reg__0\(3),
      I4 => \po_delay_cnt_r_reg__0\(5),
      O => \lane_cnt_po_r[1]_i_2_n_0\
    );
\lane_cnt_po_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \lane_cnt_po_r[0]_i_1_n_0\,
      Q => lane_cnt_po_r(0),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\lane_cnt_po_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \lane_cnt_po_r[1]_i_1_n_0\,
      Q => lane_cnt_po_r(1),
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
phaser_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(2),
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => C_po_coarse_enable63_out
    );
\phaser_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(2),
      I2 => calib_zero_ctrl,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => D_po_coarse_enable90_out
    );
\phaser_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(2),
      I2 => \calib_sel_reg[1]\,
      I3 => \gen_byte_sel_div2.calib_in_common_reg\,
      O => A_po_coarse_enable128_out
    );
pi_fine_dly_dec_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_fine_dly_dec_done_reg,
      Q => \^pi_fine_dly_dec_done_r\,
      R => '0'
    );
\po_delay_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      O => \po_delay_cnt_r0__0\(0)
    );
\po_delay_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      I1 => \po_delay_cnt_r_reg__0\(1),
      O => \po_delay_cnt_r[1]_i_1_n_0\
    );
\po_delay_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      I1 => \po_delay_cnt_r_reg__0\(1),
      I2 => \po_delay_cnt_r_reg__0\(2),
      O => \po_delay_cnt_r[2]_i_1_n_0\
    );
\po_delay_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      I1 => \po_delay_cnt_r_reg__0\(1),
      I2 => \po_delay_cnt_r_reg__0\(2),
      I3 => \po_delay_cnt_r_reg__0\(3),
      O => \po_delay_cnt_r[3]_i_1_n_0\
    );
\po_delay_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      I1 => \po_delay_cnt_r_reg__0\(2),
      I2 => \po_delay_cnt_r_reg__0\(1),
      I3 => \po_delay_cnt_r_reg__0\(3),
      I4 => \po_delay_cnt_r_reg__0\(4),
      O => \po_delay_cnt_r[4]_i_1_n_0\
    );
\po_delay_cnt_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^po_en_stg2_f_reg_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__12\,
      I2 => po_en_stg2_f0,
      O => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => po_en_stg2_f0,
      I1 => po_en_stg2_f,
      O => po_delay_cnt_r0
    );
\po_delay_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      I1 => \po_delay_cnt_r_reg__0\(3),
      I2 => \po_delay_cnt_r_reg__0\(1),
      I3 => \po_delay_cnt_r_reg__0\(2),
      I4 => \po_delay_cnt_r_reg__0\(4),
      I5 => \po_delay_cnt_r_reg__0\(5),
      O => \po_delay_cnt_r[5]_i_3_n_0\
    );
\po_delay_cnt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \po_delay_cnt_r_reg__0\(5),
      I1 => \po_delay_cnt_r_reg__0\(3),
      I2 => \po_delay_cnt_r_reg__0\(1),
      I3 => \po_delay_cnt_r_reg__0\(2),
      I4 => \po_delay_cnt_r_reg__0\(4),
      I5 => \po_delay_cnt_r_reg__0\(0),
      O => po_en_stg2_f0
    );
\po_delay_cnt_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(0),
      Q => \po_delay_cnt_r_reg__0\(0),
      S => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r[1]_i_1_n_0\,
      Q => \po_delay_cnt_r_reg__0\(1),
      R => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r[2]_i_1_n_0\,
      Q => \po_delay_cnt_r_reg__0\(2),
      S => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r[3]_i_1_n_0\,
      Q => \po_delay_cnt_r_reg__0\(3),
      S => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r[4]_i_1_n_0\,
      Q => \po_delay_cnt_r_reg__0\(4),
      S => \po_delay_cnt_r[5]_i_1_n_0\
    );
\po_delay_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r[5]_i_3_n_0\,
      Q => \po_delay_cnt_r_reg__0\(5),
      R => \po_delay_cnt_r[5]_i_1_n_0\
    );
po_delay_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
        port map (
      I0 => po_delay_done,
      I1 => lane_cnt_po_r(0),
      I2 => \po_delay_cnt_r_reg__0\(0),
      I3 => lane_cnt_po_r(1),
      I4 => \lane_cnt_po_r[1]_i_2_n_0\,
      I5 => p_3_in,
      O => po_delay_done_i_1_n_0
    );
po_delay_done_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => po_delay_done,
      Q => po_delay_done_r3_reg_srl3_n_0
    );
po_delay_done_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done_r3_reg_srl3_n_0,
      Q => dqs_po_dec_done,
      R => '0'
    );
po_delay_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done_i_1_n_0,
      Q => po_delay_done,
      R => '0'
    );
po_en_s2_c_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_en_stg2_c,
      Q => po_enstg2_c(2),
      R => '0'
    );
po_en_s2_f_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_en_stg2_f,
      Q => cmd_po_en_stg2_f,
      R => '0'
    );
po_en_stg2_c_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00060000"
    )
        port map (
      I0 => po_en_stg2_c,
      I1 => po_en_stg2_c0,
      I2 => delay_done,
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      I4 => \^pi_fine_dly_dec_done_r\,
      O => po_en_stg2_c_i_1_n_0
    );
po_en_stg2_c_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_en_stg2_c_i_1_n_0,
      Q => po_en_stg2_c,
      R => '0'
    );
po_en_stg2_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00060000"
    )
        port map (
      I0 => po_en_stg2_f,
      I1 => po_en_stg2_f0,
      I2 => po_delay_done,
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      I4 => \^po_en_stg2_f_reg_0\,
      O => po_en_stg2_f_i_1_n_0
    );
po_en_stg2_f_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_en_stg2_f_i_1_n_0,
      Q => po_en_stg2_f,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_infrastructure is
  port (
    rst_sync_r1_reg_0 : out STD_LOGIC;
    CLK : out STD_LOGIC;
    freq_refclk : out STD_LOGIC;
    mem_refclk : out STD_LOGIC;
    sync_pulse : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    maint_ref_zq_wip_r_reg : out STD_LOGIC;
    \cal2_state_r_reg[0]\ : out STD_LOGIC;
    \lane_cnt_po_r_reg[0]\ : out STD_LOGIC;
    \en_cnt_div2.wrlvl_odt_reg\ : out STD_LOGIC;
    wr_victim_inc_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \three_dec_max_limit_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fine_adj_state_r_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \complex_num_reads_dec_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \complex_num_reads_dec_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_srx_r_lcl_reg\ : out STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : out STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : out STD_LOGIC;
    \inhbt_act_faw.inhbt_act_faw_r_reg\ : out STD_LOGIC;
    \samp_edge_cnt1_r_reg[0]\ : out STD_LOGIC;
    reset_reg : out STD_LOGIC;
    RST0 : out STD_LOGIC;
    \sync_cntr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pll_locked : out STD_LOGIC;
    ras_timer_zero_r_reg : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    ras_timer_zero_r_reg_1 : out STD_LOGIC;
    ras_timer_zero_r_reg_2 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    clear : out STD_LOGIC;
    \wait_cnt_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tap_cnt_cpt_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    complex_row0_rd_done1 : out STD_LOGIC;
    mmcm_clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rst_ref_sync_r_reg[0][14]\ : in STD_LOGIC;
    device_temp_sync_r4_neq_r3 : in STD_LOGIC;
    bm_end_r1 : in STD_LOGIC;
    bm_end_r1_0 : in STD_LOGIC;
    bm_end_r1_1 : in STD_LOGIC;
    bm_end_r1_2 : in STD_LOGIC;
    pi_fine_dly_dec_done_r : in STD_LOGIC;
    cmd_delay_start_r6_reg : in STD_LOGIC;
    samp_edge_cnt0_en_r : in STD_LOGIC;
    pi_cnt_dec : in STD_LOGIC;
    new_cnt_cpt_r_reg : in STD_LOGIC;
    prbs_rdlvl_done_pulse : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_infrastructure : entity is "mig_7series_v4_0_infrastructure";
end ddr_mig_7series_v4_0_infrastructure;

architecture STRUCTURE of ddr_mig_7series_v4_0_infrastructure is
  signal \^clk\ : STD_LOGIC;
  signal RST0_0 : STD_LOGIC;
  signal clk_div2_bufg_in : STD_LOGIC;
  signal clk_pll_i : STD_LOGIC;
  signal \gen_mmcm.mmcm_i_n_17\ : STD_LOGIC;
  signal \gen_mmcm.u_bufg_clk_div2_n_0\ : STD_LOGIC;
  signal \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\ : STD_LOGIC;
  signal \^inhbt_act_faw.inhbt_act_faw_r_reg\ : STD_LOGIC;
  signal mmcm_ps_clk_bufg_in : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal pll_clk3 : STD_LOGIC;
  signal pll_clk3_out : STD_LOGIC;
  signal pll_clkfbout : STD_LOGIC;
  signal pll_locked_i : STD_LOGIC;
  signal \^reset_reg\ : STD_LOGIC;
  signal rst_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rst_sync_r1 : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_sync_r1 : signal is "10";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_sync_r1 : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of rst_sync_r1 : signal is "10";
  signal \^rst_sync_r1_reg_0\ : STD_LOGIC;
  signal rstdiv0_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rstdiv2_sync_r1 : STD_LOGIC;
  attribute MAX_FANOUT of rstdiv2_sync_r1 : signal is "10";
  attribute RTL_MAX_FANOUT of rstdiv2_sync_r1 : signal is "found";
  attribute syn_maxfan of rstdiv2_sync_r1 : signal is "10";
  signal \rstdiv2_sync_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \rstdiv2_sync_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \^samp_edge_cnt1_r_reg[0]\ : STD_LOGIC;
  signal \^ui_clk_sync_rst\ : STD_LOGIC;
  attribute MAX_FANOUT of ui_clk_sync_rst : signal is "50";
  attribute RTL_MAX_FANOUT of ui_clk_sync_rst : signal is "found";
  attribute syn_maxfan of ui_clk_sync_rst : signal is "50";
  signal \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_plle2_i_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_3__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_3__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_3__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_4__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \complex_num_writes_dec[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of delay_done_i_3 : label is "soft_lutpair6";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_mmcm.mmcm_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_mmcm.u_bufg_clk_div2\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_mmcm.u_bufg_mmcm_ps_clk\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of phaser_ref_i_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of phy_control_i_i_2 : label is "soft_lutpair7";
  attribute BOX_TYPE of plle2_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of po_delay_done_i_2 : label is "soft_lutpair6";
  attribute RTL_MAX_FANOUT of rst_sync_r1_reg : label is "found";
  attribute syn_maxfan of rst_sync_r1_reg : label is "10";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of rstdiv0_sync_r1_reg : label is "rstdiv0_sync_r1_reg";
  attribute RTL_MAX_FANOUT of rstdiv0_sync_r1_reg : label is "found";
  attribute syn_maxfan of rstdiv0_sync_r1_reg : label is "50";
  attribute ORIG_CELL_NAME of rstdiv0_sync_r1_reg_rep : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__0\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__1\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__10\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__11\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__12\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__13\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__14\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__2\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__3\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__4\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__5\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__6\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__7\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__8\ : label is "rstdiv0_sync_r1_reg";
  attribute ORIG_CELL_NAME of \rstdiv0_sync_r1_reg_rep__9\ : label is "rstdiv0_sync_r1_reg";
  attribute RTL_MAX_FANOUT of rstdiv2_sync_r1_reg : label is "found";
  attribute syn_maxfan of rstdiv2_sync_r1_reg : label is "10";
  attribute SOFT_HLUTNM of \samp_edge_cnt0_r[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sync_cntr[3]_i_1\ : label is "soft_lutpair2";
  attribute BOX_TYPE of u_bufg_clkdiv0 : label is "PRIMITIVE";
  attribute BOX_TYPE of u_bufh_pll_clk3 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \wait_cnt_r[3]_i_1\ : label is "soft_lutpair5";
begin
  CLK <= \^clk\;
  SR(0) <= \^ui_clk_sync_rst\;
  \inhbt_act_faw.inhbt_act_faw_r_reg\ <= \^inhbt_act_faw.inhbt_act_faw_r_reg\;
  reset_reg <= \^reset_reg\;
  rst_sync_r1_reg_0 <= \^rst_sync_r1_reg_0\;
  \samp_edge_cnt1_r_reg[0]\ <= \^samp_edge_cnt1_r_reg[0]\;
  ui_clk_sync_rst <= \^ui_clk_sync_rst\;
\act_wait_r_lcl_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^inhbt_act_faw.inhbt_act_faw_r_reg\,
      I1 => bm_end_r1_0,
      O => ras_timer_zero_r_reg_0
    );
\act_wait_r_lcl_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^inhbt_act_faw.inhbt_act_faw_r_reg\,
      I1 => bm_end_r1_1,
      O => ras_timer_zero_r_reg_1
    );
\act_wait_r_lcl_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^inhbt_act_faw.inhbt_act_faw_r_reg\,
      I1 => bm_end_r1_2,
      O => ras_timer_zero_r_reg_2
    );
\act_wait_r_lcl_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^inhbt_act_faw.inhbt_act_faw_r_reg\,
      I1 => bm_end_r1,
      O => ras_timer_zero_r_reg
    );
\complex_num_writes_dec[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_reg\,
      I1 => prbs_rdlvl_done_pulse,
      O => complex_row0_rd_done1
    );
delay_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^inhbt_act_faw.inhbt_act_faw_r_reg\,
      I1 => pi_fine_dly_dec_done_r,
      O => p_1_in
    );
\gen_mmcm.mmcm_i\: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "HIGH",
      CLKFBOUT_MULT_F => 7.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 6.664000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 14.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => true,
      CLKOUT1_DIVIDE => 3,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "BUF_IN",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.000000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => \^clk\,
      CLKFBOUT => clk_pll_i,
      CLKFBOUTB => \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\,
      CLKFBSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\,
      CLKIN1 => pll_clk3,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\,
      CLKOUT0 => mmcm_ps_clk_bufg_in,
      CLKOUT0B => \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\,
      CLKOUT1 => clk_div2_bufg_in,
      CLKOUT1B => \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\,
      CLKOUT2 => \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\,
      CLKOUT2B => \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\,
      CLKOUT3 => \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\,
      CLKOUT3B => \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\,
      CLKOUT4 => \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\,
      CLKOUT5 => \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\,
      CLKOUT6 => \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\(15 downto 0),
      DRDY => \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\,
      DWE => '0',
      LOCKED => \^rst_sync_r1_reg_0\,
      PSCLK => \^clk\,
      PSDONE => \gen_mmcm.mmcm_i_n_17\,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => RST0_0
    );
\gen_mmcm.mmcm_i_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pll_locked_i,
      O => RST0_0
    );
\gen_mmcm.u_bufg_clk_div2\: unisim.vcomponents.BUFG
     port map (
      I => clk_div2_bufg_in,
      O => \gen_mmcm.u_bufg_clk_div2_n_0\
    );
\gen_mmcm.u_bufg_mmcm_ps_clk\: unisim.vcomponents.BUFG
     port map (
      I => mmcm_ps_clk_bufg_in,
      O => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\
    );
phaser_ref_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rst_sync_r1_reg_0\,
      I1 => pll_locked_i,
      O => RST0
    );
phy_control_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pll_locked_i,
      I1 => \^rst_sync_r1_reg_0\,
      O => pll_locked
    );
plle2_i: unisim.vcomponents.PLLE2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT => 6,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 4.999000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 64,
      CLKOUT2_DUTY_CYCLE => 0.062500,
      CLKOUT2_PHASE => 9.843750,
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DIVIDE => 8,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 168.750000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      STARTUP_WAIT => "FALSE"
    )
        port map (
      CLKFBIN => pll_clkfbout,
      CLKFBOUT => pll_clkfbout,
      CLKIN1 => mmcm_clk,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKOUT0 => freq_refclk,
      CLKOUT1 => mem_refclk,
      CLKOUT2 => sync_pulse,
      CLKOUT3 => pll_clk3_out,
      CLKOUT4 => NLW_plle2_i_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_plle2_i_CLKOUT5_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_plle2_i_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_plle2_i_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => pll_locked_i,
      PWRDWN => '0',
      RST => AS(0)
    );
po_delay_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^inhbt_act_faw.inhbt_act_faw_r_reg\,
      I1 => cmd_delay_start_r6_reg,
      O => p_3_in
    );
rst_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r1
    );
\rst_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => '0',
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(0)
    );
\rst_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(9),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(10)
    );
\rst_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(10),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(11)
    );
\rst_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(0),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(1)
    );
\rst_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(1),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(2)
    );
\rst_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(2),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(3)
    );
\rst_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(3),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(4)
    );
\rst_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(4),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(5)
    );
\rst_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(5),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(6)
    );
\rst_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(6),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(7)
    );
\rst_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(7),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(8)
    );
\rst_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_mmcm_ps_clk_n_0\,
      CE => '1',
      D => rst_sync_r(8),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rst_sync_r(9)
    );
rstdiv0_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \^ui_clk_sync_rst\
    );
rstdiv0_sync_r1_reg_rep: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => maint_ref_zq_wip_r_reg
    );
\rstdiv0_sync_r1_reg_rep__0\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \cal2_state_r_reg[0]\
    );
\rstdiv0_sync_r1_reg_rep__1\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \lane_cnt_po_r_reg[0]\
    );
\rstdiv0_sync_r1_reg_rep__10\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \maintenance_request.maint_rank_r_lcl_reg[0]\
    );
\rstdiv0_sync_r1_reg_rep__11\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \maint_controller.maint_wip_r_lcl_reg\
    );
\rstdiv0_sync_r1_reg_rep__12\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \^inhbt_act_faw.inhbt_act_faw_r_reg\
    );
\rstdiv0_sync_r1_reg_rep__13\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \^samp_edge_cnt1_r_reg[0]\
    );
\rstdiv0_sync_r1_reg_rep__14\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \^reset_reg\
    );
\rstdiv0_sync_r1_reg_rep__2\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \en_cnt_div2.wrlvl_odt_reg\
    );
\rstdiv0_sync_r1_reg_rep__3\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => wr_victim_inc_reg(0)
    );
\rstdiv0_sync_r1_reg_rep__4\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \three_dec_max_limit_reg[0]\(0)
    );
\rstdiv0_sync_r1_reg_rep__5\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => SS(0)
    );
\rstdiv0_sync_r1_reg_rep__6\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \FSM_sequential_fine_adj_state_r_reg[3]\(0)
    );
\rstdiv0_sync_r1_reg_rep__7\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \complex_num_reads_dec_reg[0]\(0)
    );
\rstdiv0_sync_r1_reg_rep__8\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \complex_num_reads_dec_reg[1]\(0)
    );
\rstdiv0_sync_r1_reg_rep__9\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \maintenance_request.maint_srx_r_lcl_reg\
    );
\rstdiv0_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => '0',
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(0)
    );
\rstdiv0_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(9),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(10)
    );
\rstdiv0_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(10),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(11)
    );
\rstdiv0_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(0),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(1)
    );
\rstdiv0_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(1),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(2)
    );
\rstdiv0_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(2),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(3)
    );
\rstdiv0_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(3),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(4)
    );
\rstdiv0_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(4),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(5)
    );
\rstdiv0_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(5),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(6)
    );
\rstdiv0_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(6),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(7)
    );
\rstdiv0_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(7),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(8)
    );
\rstdiv0_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rstdiv0_sync_r(8),
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv0_sync_r(9)
    );
rstdiv2_sync_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => p_0_in,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => rstdiv2_sync_r1
    );
\rstdiv2_sync_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => '0',
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[0]\
    );
\rstdiv2_sync_r_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[9]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[10]\
    );
\rstdiv2_sync_r_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[10]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => p_0_in
    );
\rstdiv2_sync_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[0]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[1]\
    );
\rstdiv2_sync_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[1]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[2]\
    );
\rstdiv2_sync_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[2]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[3]\
    );
\rstdiv2_sync_r_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[3]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[4]\
    );
\rstdiv2_sync_r_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[4]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[5]\
    );
\rstdiv2_sync_r_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[5]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[6]\
    );
\rstdiv2_sync_r_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[6]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[7]\
    );
\rstdiv2_sync_r_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[7]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[8]\
    );
\rstdiv2_sync_r_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \gen_mmcm.u_bufg_clk_div2_n_0\,
      CE => '1',
      D => \rstdiv2_sync_r_reg_n_0_[8]\,
      PRE => \rst_ref_sync_r_reg[0][14]\,
      Q => \rstdiv2_sync_r_reg_n_0_[9]\
    );
\samp_edge_cnt0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^samp_edge_cnt1_r_reg[0]\,
      I1 => samp_edge_cnt0_en_r,
      O => clear
    );
\sync_cntr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_reg\,
      I1 => device_temp_sync_r4_neq_r3,
      O => \sync_cntr_reg[3]\(0)
    );
\tap_cnt_cpt_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^samp_edge_cnt1_r_reg[0]\,
      I1 => new_cnt_cpt_r_reg,
      O => \tap_cnt_cpt_r_reg[0]\(0)
    );
u_bufg_clkdiv0: unisim.vcomponents.BUFG
     port map (
      I => clk_pll_i,
      O => \^clk\
    );
u_bufh_pll_clk3: unisim.vcomponents.BUFH
     port map (
      I => pll_clk3_out,
      O => pll_clk3
    );
\wait_cnt_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^samp_edge_cnt1_r_reg[0]\,
      I1 => pi_cnt_dec,
      O => \wait_cnt_r_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_iodelay_ctrl is
  port (
    rst_sync_r1_reg : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_clk : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    sys_rst_0 : in STD_LOGIC;
    ref_dll_lock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_iodelay_ctrl : entity is "mig_7series_v4_0_iodelay_ctrl";
end ddr_mig_7series_v4_0_iodelay_ctrl;

architecture STRUCTURE of ddr_mig_7series_v4_0_iodelay_ctrl is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal iodelay_ctrl_rdy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ref : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rst_ref_sync_r_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \rst_ref_sync_r_reg_n_0_[0][9]\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of u_idelayctrl_200 : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of u_idelayctrl_200 : label is "DDR_IODELAY_MIG0";
begin
  AS(0) <= \^as\(0);
plle2_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sys_rst,
      O => \^as\(0)
    );
\rst_ref_sync_r_reg[0][0]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => '0',
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][0]\
    );
\rst_ref_sync_r_reg[0][10]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][9]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][10]\
    );
\rst_ref_sync_r_reg[0][11]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][10]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][11]\
    );
\rst_ref_sync_r_reg[0][12]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][11]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][12]\
    );
\rst_ref_sync_r_reg[0][13]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][12]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][13]\
    );
\rst_ref_sync_r_reg[0][14]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][13]\,
      PRE => \^as\(0),
      Q => rst_ref(0)
    );
\rst_ref_sync_r_reg[0][1]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][0]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][1]\
    );
\rst_ref_sync_r_reg[0][2]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][1]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][2]\
    );
\rst_ref_sync_r_reg[0][3]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][2]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][3]\
    );
\rst_ref_sync_r_reg[0][4]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][3]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][4]\
    );
\rst_ref_sync_r_reg[0][5]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][4]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][5]\
    );
\rst_ref_sync_r_reg[0][6]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][5]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][6]\
    );
\rst_ref_sync_r_reg[0][7]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][6]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][7]\
    );
\rst_ref_sync_r_reg[0][8]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][7]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][8]\
    );
\rst_ref_sync_r_reg[0][9]\: unisim.vcomponents.FDPE
     port map (
      C => mmcm_clk,
      CE => '1',
      D => \rst_ref_sync_r_reg_n_0_[0][8]\,
      PRE => \^as\(0),
      Q => \rst_ref_sync_r_reg_n_0_[0][9]\
    );
\rstdiv2_sync_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sys_rst,
      I1 => iodelay_ctrl_rdy(0),
      I2 => sys_rst_0,
      I3 => ref_dll_lock,
      O => rst_sync_r1_reg
    );
u_idelayctrl_200: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => iodelay_ctrl_rdy(0),
      REFCLK => mmcm_clk,
      RST => rst_ref(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_rank_cntrl is
  port (
    read_this_rank_r1 : out STD_LOGIC;
    inhbt_act_faw_r : out STD_LOGIC;
    periodic_rd_request_r : out STD_LOGIC;
    periodic_rd_cntr1_r : out STD_LOGIC;
    maint_ref_zq_wip_r_reg : out STD_LOGIC;
    maint_ref_zq_wip_r_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grant_r_reg[0]\ : out STD_LOGIC;
    act_this_rank : in STD_LOGIC;
    CLK : in STD_LOGIC;
    read_this_rank : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]_0\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    periodic_rd_grant_r : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    int_read_this_rank : in STD_LOGIC;
    \grant_r_reg[2]\ : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \grant_r_reg[1]\ : in STD_LOGIC;
    \grant_r_reg[1]_0\ : in STD_LOGIC;
    \grant_r_reg[0]_0\ : in STD_LOGIC;
    maint_prescaler_tick_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_rank_cntrl : entity is "mig_7series_v4_0_rank_cntrl";
end ddr_mig_7series_v4_0_rank_cntrl;

architecture STRUCTURE of ddr_mig_7series_v4_0_rank_cntrl is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal act_delayed : STD_LOGIC;
  signal faw_cnt_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal faw_cnt_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0\ : STD_LOGIC;
  signal \^maint_ref_zq_wip_r_reg\ : STD_LOGIC;
  signal \^periodic_rd_cntr1_r\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_request_r_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_request_r_i_2_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \^periodic_rd_request_r\ : STD_LOGIC;
  signal periodic_rd_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal read_this_rank_r : STD_LOGIC;
  signal rtw_cnt_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rtw_cnt_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rtw_timer.rtw_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rtw_timer.rtw_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal wtr_cnt_ns : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal wtr_cnt_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wtr_timer.wtr_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \inhbt_act_faw.SRLC32E0\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \inhbt_act_faw.SRLC32E0\ : label is "SRLC32E";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \inhbt_act_faw.SRLC32E0\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl ";
  attribute srl_name : string;
  attribute srl_name of \inhbt_act_faw.SRLC32E0\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inhbt_act_faw.faw_cnt_r[0]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \inhbt_act_faw.faw_cnt_r[1]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \wtr_timer.wtr_cnt_r[0]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \wtr_timer.wtr_cnt_r[2]_i_1\ : label is "soft_lutpair561";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  maint_ref_zq_wip_r_reg <= \^maint_ref_zq_wip_r_reg\;
  periodic_rd_cntr1_r <= \^periodic_rd_cntr1_r\;
  periodic_rd_request_r <= \^periodic_rd_request_r\;
\grant_r[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => wtr_cnt_r(2),
      I2 => wtr_cnt_r(1),
      I3 => \grant_r_reg[1]_0\,
      O => \grant_r_reg[0]\
    );
\inhbt_act_faw.SRLC32E0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => act_this_rank,
      Q => act_delayed
    );
\inhbt_act_faw.faw_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => act_delayed,
      I1 => \grant_r_reg[1]\,
      I2 => faw_cnt_r(0),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => faw_cnt_ns(0)
    );
\inhbt_act_faw.faw_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44411444"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => faw_cnt_r(1),
      I2 => act_delayed,
      I3 => \grant_r_reg[1]\,
      I4 => faw_cnt_r(0),
      O => \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0\
    );
\inhbt_act_faw.faw_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050501441505050"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => faw_cnt_r(1),
      I2 => faw_cnt_r(2),
      I3 => act_delayed,
      I4 => \grant_r_reg[1]\,
      I5 => faw_cnt_r(0),
      O => \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0\
    );
\inhbt_act_faw.faw_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => faw_cnt_ns(0),
      Q => faw_cnt_r(0),
      R => '0'
    );
\inhbt_act_faw.faw_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0\,
      Q => faw_cnt_r(1),
      R => '0'
    );
\inhbt_act_faw.faw_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0\,
      Q => faw_cnt_r(2),
      R => '0'
    );
\inhbt_act_faw.inhbt_act_faw_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000008028"
    )
        port map (
      I0 => faw_cnt_r(2),
      I1 => act_delayed,
      I2 => \grant_r_reg[1]\,
      I3 => faw_cnt_r(0),
      I4 => \rstdiv0_sync_r1_reg_rep__12\,
      I5 => faw_cnt_r(1),
      O => \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0\
    );
\inhbt_act_faw.inhbt_act_faw_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0\,
      Q => inhbt_act_faw_r,
      R => '0'
    );
maint_ref_zq_wip_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__5\,
      I1 => \^maint_ref_zq_wip_r_reg\,
      I2 => insert_maint_r1,
      I3 => maint_wip_r,
      I4 => maint_ref_zq_wip,
      O => maint_ref_zq_wip_r_reg_0
    );
\periodic_rd_generation.periodic_rd_cntr1_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => periodic_rd_ack_r_lcl_reg,
      Q => \^periodic_rd_cntr1_r\,
      R => SR(0)
    );
\periodic_rd_generation.periodic_rd_request_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001555FFFFFFFF"
    )
        port map (
      I0 => \periodic_rd_generation.periodic_rd_request_r_i_2_n_0\,
      I1 => periodic_rd_grant_r,
      I2 => periodic_rd_ack_r_lcl_reg_0,
      I3 => \^periodic_rd_cntr1_r\,
      I4 => int_read_this_rank,
      I5 => \init_calib_complete_reg_rep__5\,
      O => \periodic_rd_generation.periodic_rd_request_r_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_request_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FDFF"
    )
        port map (
      I0 => maint_prescaler_tick_r,
      I1 => periodic_rd_timer_r(2),
      I2 => periodic_rd_timer_r(1),
      I3 => periodic_rd_timer_r(0),
      I4 => \^periodic_rd_request_r\,
      O => \periodic_rd_generation.periodic_rd_request_r_i_2_n_0\
    );
\periodic_rd_generation.periodic_rd_request_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_request_r_i_1_n_0\,
      Q => \^periodic_rd_request_r\,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\periodic_rd_generation.periodic_rd_timer_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBEEEA00000000"
    )
        port map (
      I0 => int_read_this_rank,
      I1 => maint_prescaler_tick_r,
      I2 => periodic_rd_timer_r(2),
      I3 => periodic_rd_timer_r(1),
      I4 => periodic_rd_timer_r(0),
      I5 => \init_calib_complete_reg_rep__5\,
      O => \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_timer_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000098CC0000"
    )
        port map (
      I0 => periodic_rd_timer_r(0),
      I1 => periodic_rd_timer_r(1),
      I2 => periodic_rd_timer_r(2),
      I3 => maint_prescaler_tick_r,
      I4 => \init_calib_complete_reg_rep__5\,
      I5 => int_read_this_rank,
      O => \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFABA00000000"
    )
        port map (
      I0 => int_read_this_rank,
      I1 => maint_prescaler_tick_r,
      I2 => periodic_rd_timer_r(2),
      I3 => periodic_rd_timer_r(1),
      I4 => periodic_rd_timer_r(0),
      I5 => \init_calib_complete_reg_rep__5\,
      O => \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0\
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0\,
      Q => periodic_rd_timer_r(0),
      R => '0'
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0\,
      Q => periodic_rd_timer_r(1),
      R => '0'
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0\,
      Q => periodic_rd_timer_r(2),
      R => '0'
    );
\periodic_rd_generation.read_this_rank_r1_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => read_this_rank_r,
      Q => read_this_rank_r1,
      R => '0'
    );
\periodic_rd_generation.read_this_rank_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => read_this_rank,
      Q => read_this_rank_r,
      R => '0'
    );
\refresh_generation.refresh_bank_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \refresh_generation.refresh_bank_r_reg[0]_0\,
      Q => \^maint_ref_zq_wip_r_reg\,
      R => '0'
    );
\rtw_timer.rtw_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D0D0D00"
    )
        port map (
      I0 => \grant_r_reg[2]\,
      I1 => rd_wr_r_lcl_reg,
      I2 => \rstdiv0_sync_r1_reg_rep__10\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rtw_cnt_r(0),
      O => \rtw_timer.rtw_cnt_r[0]_i_1_n_0\
    );
\rtw_timer.rtw_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100100"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10\,
      I1 => \grant_r_reg[0]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rtw_cnt_r(0),
      O => rtw_cnt_ns(1)
    );
\rtw_timer.rtw_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550404040404"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10\,
      I1 => \grant_r_reg[2]\,
      I2 => rd_wr_r_lcl_reg,
      I3 => rtw_cnt_r(0),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \rtw_timer.rtw_cnt_r[2]_i_1_n_0\
    );
\rtw_timer.rtw_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtw_timer.rtw_cnt_r[0]_i_1_n_0\,
      Q => rtw_cnt_r(0),
      R => '0'
    );
\rtw_timer.rtw_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rtw_cnt_ns(1),
      Q => \^q\(0),
      R => '0'
    );
\rtw_timer.rtw_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rtw_timer.rtw_cnt_r[2]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\wtr_timer.wtr_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05045555"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => wtr_cnt_r(2),
      I2 => wtr_cnt_r(0),
      I3 => wtr_cnt_r(1),
      I4 => \grant_r_reg[1]_0\,
      O => \wtr_timer.wtr_cnt_r[0]_i_1_n_0\
    );
\wtr_timer.wtr_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20022000"
    )
        port map (
      I0 => \grant_r_reg[1]_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__12\,
      I2 => wtr_cnt_r(0),
      I3 => wtr_cnt_r(1),
      I4 => wtr_cnt_r(2),
      O => wtr_cnt_ns(1)
    );
\wtr_timer.wtr_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD55"
    )
        port map (
      I0 => \grant_r_reg[1]_0\,
      I1 => wtr_cnt_r(1),
      I2 => wtr_cnt_r(0),
      I3 => wtr_cnt_r(2),
      I4 => \rstdiv0_sync_r1_reg_rep__12\,
      O => wtr_cnt_ns(2)
    );
\wtr_timer.wtr_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wtr_timer.wtr_cnt_r[0]_i_1_n_0\,
      Q => wtr_cnt_r(0),
      R => '0'
    );
\wtr_timer.wtr_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wtr_cnt_ns(1),
      Q => wtr_cnt_r(1),
      R => '0'
    );
\wtr_timer.wtr_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wtr_cnt_ns(2),
      Q => wtr_cnt_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_round_robin_arb is
  port (
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : out STD_LOGIC;
    \maintenance_request.maint_srx_r_lcl_reg\ : out STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    upd_last_master_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]_0\ : in STD_LOGIC;
    sre_request_r : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__5_0\ : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    ckesr_timer_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \maintenance_request.maint_sre_r_lcl_reg_0\ : in STD_LOGIC;
    inhbt_srx : in STD_LOGIC;
    \maintenance_request.maint_srx_r_lcl_reg_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_round_robin_arb : entity is "mig_7series_v4_0_round_robin_arb";
end ddr_mig_7series_v4_0_round_robin_arb;

architecture STRUCTURE of ddr_mig_7series_v4_0_round_robin_arb is
  signal \grant_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_2__2_n_0\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \last_master_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1_n_0\ : STD_LOGIC;
  signal maint_grant_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0\ : STD_LOGIC;
  signal \maintenance_request.maint_rank_r_lcl[0]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[2]_i_2__2\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \last_master_r[0]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \last_master_r[1]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1\ : label is "soft_lutpair563";
begin
\grant_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8AAAAAAAAA"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__5_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__10\,
      I2 => last_master_r(1),
      I3 => upd_last_master_r,
      I4 => \last_master_r[0]_i_1_n_0\,
      I5 => sre_request_r,
      O => \grant_r[0]_i_1_n_0\
    );
\grant_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => sre_request_r,
      I1 => \init_calib_complete_reg_rep__5\,
      I2 => \grant_r[2]_i_2__2_n_0\,
      I3 => \refresh_generation.refresh_bank_r_reg[0]\,
      O => \grant_r[2]_i_1_n_0\
    );
\grant_r[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10\,
      I1 => last_master_r(2),
      I2 => upd_last_master_r,
      I3 => maint_grant_r(2),
      O => \grant_r[2]_i_2__2_n_0\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[0]_i_1_n_0\,
      Q => maint_grant_r(0),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[2]_i_1_n_0\,
      Q => maint_grant_r(2),
      R => '0'
    );
\last_master_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => upd_last_master_r,
      I2 => maint_grant_r(0),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \last_master_r[0]_i_1_n_0\
    );
\last_master_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => upd_last_master_r,
      I1 => last_master_r(1),
      I2 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \last_master_r[1]_i_1_n_0\
    );
\last_master_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => maint_grant_r(2),
      I1 => upd_last_master_r,
      I2 => last_master_r(2),
      I3 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \last_master_r[2]_i_1_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[0]_i_1_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[1]_i_1_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[2]_i_1_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\maintenance_request.maint_rank_r_lcl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000000"
    )
        port map (
      I0 => \maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I1 => \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__10\,
      I3 => maint_grant_r(0),
      I4 => upd_last_master_r,
      I5 => \maintenance_request.maint_rank_r_lcl[0]_i_3_n_0\,
      O => \maintenance_request.maint_rank_r_lcl_reg[0]\
    );
\maintenance_request.maint_rank_r_lcl[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F2FFF002F2F"
    )
        port map (
      I0 => upd_last_master_r,
      I1 => maint_grant_r(2),
      I2 => \maintenance_request.maint_srx_r_lcl_reg_0\,
      I3 => app_sr_req,
      I4 => \maintenance_request.maint_sre_r_lcl_reg_0\,
      I5 => inhbt_srx,
      O => \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0\
    );
\maintenance_request.maint_rank_r_lcl[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474747474777"
    )
        port map (
      I0 => maint_grant_r(2),
      I1 => upd_last_master_r,
      I2 => \maintenance_request.maint_sre_r_lcl_reg_0\,
      I3 => ckesr_timer_r(0),
      I4 => ckesr_timer_r(1),
      I5 => app_sr_req,
      O => \maintenance_request.maint_rank_r_lcl[0]_i_3_n_0\
    );
\maintenance_request.maint_sre_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE000000FE00"
    )
        port map (
      I0 => app_sr_req,
      I1 => ckesr_timer_r(1),
      I2 => ckesr_timer_r(0),
      I3 => \maintenance_request.maint_sre_r_lcl_reg_0\,
      I4 => upd_last_master_r,
      I5 => maint_grant_r(2),
      O => \maintenance_request.maint_sre_r_lcl_reg\
    );
\maintenance_request.maint_srx_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3704040437043704"
    )
        port map (
      I0 => inhbt_srx,
      I1 => \maintenance_request.maint_sre_r_lcl_reg_0\,
      I2 => app_sr_req,
      I3 => \maintenance_request.maint_srx_r_lcl_reg_0\,
      I4 => maint_grant_r(2),
      I5 => upd_last_master_r,
      O => \maintenance_request.maint_srx_r_lcl_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_round_robin_arb__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rcd_timer_gt_2.rcd_timer_r_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_1\ : out STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_2\ : out STD_LOGIC;
    act_this_rank : out STD_LOGIC;
    \inhbt_act_faw.faw_cnt_r_reg[0]\ : out STD_LOGIC;
    \grant_r_reg[2]_1\ : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    \grant_r_reg[1]_3\ : out STD_LOGIC;
    row_cmd_wr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inhbt_act_faw_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    sent_row : in STD_LOGIC;
    insert_maint_r1_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    insert_maint_r1_lcl_reg_0 : in STD_LOGIC;
    req_row_r : in STD_LOGIC_VECTOR ( 45 downto 0 );
    act_wait_r_lcl_reg : in STD_LOGIC;
    \req_row_r_lcl_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    auto_pre_r_lcl_reg : in STD_LOGIC;
    \grant_r_reg[1]_4\ : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    \grant_r_reg[1]_5\ : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_4 : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    demand_act_priority_r_5 : in STD_LOGIC;
    demand_act_priority_r_6 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_round_robin_arb__parameterized1\ : entity is "mig_7series_v4_0_round_robin_arb";
end \ddr_mig_7series_v4_0_round_robin_arb__parameterized1\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_round_robin_arb__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cmd_pipe_plus.mc_address[13]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[14]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[16]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[17]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[18]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[19]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[20]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[21]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[22]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[23]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[24]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[25]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[3]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[5]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_we_n[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_we_n[1]_i_3_n_0\ : STD_LOGIC;
  signal \grant_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_14_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \inhbt_act_faw.SRLC32E0_i_3_n_0\ : STD_LOGIC;
  signal \^inhbt_act_faw.faw_cnt_r_reg[0]\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_master_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_master_r[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^rcd_timer_gt_2.rcd_timer_r_reg[0]\ : STD_LOGIC;
  signal \^rcd_timer_gt_2.rcd_timer_r_reg[0]_0\ : STD_LOGIC;
  signal \^rcd_timer_gt_2.rcd_timer_r_reg[0]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_cas_n[1]_i_2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_ras_n[1]_i_2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_we_n[1]_i_3\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \grant_r[1]_i_11\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \grant_r[3]_i_14\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \grant_r[3]_i_15__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \grant_r[3]_i_5__1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \inhbt_act_faw.SRLC32E0_i_3\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \last_master_r[1]_i_1__2\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1__1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \rcd_timer_gt_2.rcd_timer_r[0]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \rcd_timer_gt_2.rcd_timer_r[0]_i_1__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \rcd_timer_gt_2.rcd_timer_r[0]_i_1__1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \rcd_timer_gt_2.rcd_timer_r[0]_i_1__2\ : label is "soft_lutpair512";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \inhbt_act_faw.faw_cnt_r_reg[0]\ <= \^inhbt_act_faw.faw_cnt_r_reg[0]\;
  \rcd_timer_gt_2.rcd_timer_r_reg[0]\ <= \^rcd_timer_gt_2.rcd_timer_r_reg[0]\;
  \rcd_timer_gt_2.rcd_timer_r_reg[0]_0\ <= \^rcd_timer_gt_2.rcd_timer_r_reg[0]_0\;
  \rcd_timer_gt_2.rcd_timer_r_reg[0]_1\ <= \^rcd_timer_gt_2.rcd_timer_r_reg[0]_1\;
\cmd_pipe_plus.mc_address[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[13]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(0),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(0)
    );
\cmd_pipe_plus.mc_address[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(12),
      I2 => req_row_r(24),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(35),
      O => \cmd_pipe_plus.mc_address[13]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[14]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(1),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(1)
    );
\cmd_pipe_plus.mc_address[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(13),
      I2 => req_row_r(25),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(36),
      O => \cmd_pipe_plus.mc_address[14]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[15]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(2),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(2)
    );
\cmd_pipe_plus.mc_address[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(14),
      I2 => req_row_r(26),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(37),
      O => \cmd_pipe_plus.mc_address[15]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[16]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(3),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(3)
    );
\cmd_pipe_plus.mc_address[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(15),
      I2 => req_row_r(27),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(38),
      O => \cmd_pipe_plus.mc_address[16]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[17]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(4),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(4)
    );
\cmd_pipe_plus.mc_address[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(16),
      I2 => req_row_r(28),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(39),
      O => \cmd_pipe_plus.mc_address[17]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[18]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(5),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(5)
    );
\cmd_pipe_plus.mc_address[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(17),
      I2 => req_row_r(29),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(40),
      O => \cmd_pipe_plus.mc_address[18]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[19]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(6),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(6)
    );
\cmd_pipe_plus.mc_address[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(18),
      I2 => req_row_r(30),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(41),
      O => \cmd_pipe_plus.mc_address[19]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[20]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(7),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(7)
    );
\cmd_pipe_plus.mc_address[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(19),
      I2 => req_row_r(31),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(42),
      O => \cmd_pipe_plus.mc_address[20]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[21]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(8),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(8)
    );
\cmd_pipe_plus.mc_address[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(20),
      I2 => req_row_r(32),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(43),
      O => \cmd_pipe_plus.mc_address[21]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[22]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(9),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(9)
    );
\cmd_pipe_plus.mc_address[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(21),
      I2 => req_row_r(33),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(44),
      O => \cmd_pipe_plus.mc_address[22]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF000080FF80FF"
    )
        port map (
      I0 => req_row_r(10),
      I1 => row_cmd_wr(0),
      I2 => \^q\(0),
      I3 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[23]_i_2_n_0\,
      I5 => act_wait_r_lcl_reg,
      O => \cmd_pipe_plus.mc_address_reg[25]\(10)
    );
\cmd_pipe_plus.mc_address[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I1 => row_cmd_wr(1),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => req_row_r(22),
      O => \cmd_pipe_plus.mc_address[23]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[24]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_row_r(11),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(11)
    );
\cmd_pipe_plus.mc_address[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_row_r(23),
      I2 => req_row_r(34),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_row_r(45),
      O => \cmd_pipe_plus.mc_address[24]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_address[25]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \req_row_r_lcl_reg[12]\(0),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_address_reg[25]\(12)
    );
\cmd_pipe_plus.mc_address[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => \req_row_r_lcl_reg[12]\(1),
      I2 => \req_row_r_lcl_reg[12]\(2),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \req_row_r_lcl_reg[12]\(3),
      O => \cmd_pipe_plus.mc_address[25]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank[3]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_bank_r(0),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_bank_reg[5]\(0)
    );
\cmd_pipe_plus.mc_bank[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_bank_r(3),
      I2 => req_bank_r(6),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_bank_r(9),
      O => \cmd_pipe_plus.mc_bank[3]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank[4]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_bank_r(1),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_bank_reg[5]\(1)
    );
\cmd_pipe_plus.mc_bank[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_bank_r(4),
      I2 => req_bank_r(7),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_bank_r(10),
      O => \cmd_pipe_plus.mc_bank[4]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_bank[5]_i_2_n_0\,
      I1 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => req_bank_r(2),
      I4 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      O => \cmd_pipe_plus.mc_bank_reg[5]\(2)
    );
\cmd_pipe_plus.mc_bank[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \^q\(1),
      I1 => req_bank_r(5),
      I2 => req_bank_r(8),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => req_bank_r(11),
      O => \cmd_pipe_plus.mc_bank[5]_i_2_n_0\
    );
\cmd_pipe_plus.mc_cas_n[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDDDDD"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => insert_maint_r1_lcl_reg,
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      I4 => maint_srx_r,
      O => mc_cas_n_ns(0)
    );
\cmd_pipe_plus.mc_cas_n[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010100"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => sent_row,
      I4 => insert_maint_r1_lcl_reg,
      O => \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0\
    );
\cmd_pipe_plus.mc_cs_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000AA08AA"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I1 => maint_rank_r,
      I2 => \^q\(0),
      I3 => insert_maint_r1_lcl_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      I5 => sent_row,
      O => mc_cs_n_ns(0)
    );
\cmd_pipe_plus.mc_ras_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002000000A2A0A0A"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => insert_maint_r1_lcl_reg,
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      I4 => maint_srx_r,
      I5 => sent_row,
      O => mc_ras_n_ns(0)
    );
\cmd_pipe_plus.mc_ras_n[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111111F"
    )
        port map (
      I0 => sent_row,
      I1 => insert_maint_r1_lcl_reg,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0\
    );
\cmd_pipe_plus.mc_we_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEFEAAAAAAAAA"
    )
        port map (
      I0 => \cmd_pipe_plus.mc_we_n[1]_i_2_n_0\,
      I1 => row_cmd_wr(0),
      I2 => \^q\(0),
      I3 => insert_maint_r1_lcl_reg,
      I4 => \rstdiv0_sync_r1_reg_rep__11\,
      I5 => \cmd_pipe_plus.mc_we_n[1]_i_3_n_0\,
      O => \cmd_pipe_plus.mc_we_n_reg[1]\(0)
    );
\cmd_pipe_plus.mc_we_n[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCCCFCEEFCEE"
    )
        port map (
      I0 => \^rcd_timer_gt_2.rcd_timer_r_reg[0]\,
      I1 => insert_maint_r1_lcl_reg_0,
      I2 => row_cmd_wr(3),
      I3 => \^q\(3),
      I4 => row_cmd_wr(2),
      I5 => \^q\(2),
      O => \cmd_pipe_plus.mc_we_n[1]_i_2_n_0\
    );
\cmd_pipe_plus.mc_we_n[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \cmd_pipe_plus.mc_we_n[1]_i_3_n_0\
    );
\grant_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10110000"
    )
        port map (
      I0 => \grant_r[2]_i_2__1_n_0\,
      I1 => \grant_r[3]_i_4__1_n_0\,
      I2 => auto_pre_r_lcl_reg_0,
      I3 => \grant_r[3]_i_6__1_n_0\,
      I4 => auto_pre_r_lcl_reg,
      O => \grant_r[0]_i_1__2_n_0\
    );
\grant_r[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => row_cmd_wr(0),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => row_cmd_wr(3),
      I4 => inhbt_act_faw_r,
      O => \grant_r_reg[1]_0\
    );
\grant_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00050000000D000D"
    )
        port map (
      I0 => auto_pre_r_lcl_reg,
      I1 => \grant_r[2]_i_3__1_n_0\,
      I2 => \grant_r_reg[1]_4\,
      I3 => \grant_r[2]_i_2__1_n_0\,
      I4 => auto_pre_r_lcl_reg_0,
      I5 => \last_master_r[1]_i_1__2_n_0\,
      O => \grant_r[1]_i_1__1_n_0\
    );
\grant_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \^q\(3),
      I1 => row_cmd_wr(3),
      I2 => inhbt_act_faw_r,
      I3 => \^rcd_timer_gt_2.rcd_timer_r_reg[0]_1\,
      I4 => \^q\(1),
      I5 => row_cmd_wr(1),
      O => \grant_r_reg[1]_1\
    );
\grant_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0075"
    )
        port map (
      I0 => \grant_r[3]_i_15__0_n_0\,
      I1 => \^q\(2),
      I2 => demand_act_priority_r_4,
      I3 => demand_act_priority_r,
      I4 => insert_maint_r,
      I5 => \^q\(0),
      O => \grant_r_reg[1]_3\
    );
\grant_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^q\(3),
      I1 => demand_act_priority_r_6,
      I2 => demand_act_priority_r_4,
      I3 => \^q\(2),
      I4 => demand_act_priority_r,
      I5 => \^q\(0),
      O => \grant_r_reg[1]_2\
    );
\grant_r[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \grant_r[2]_i_2__1_n_0\,
      I1 => \grant_r[3]_i_4__1_n_0\,
      I2 => \grant_r_reg[1]_5\,
      I3 => \grant_r[2]_i_3__1_n_0\,
      I4 => auto_pre_r_lcl_reg_1,
      O => \grant_r[2]_i_1__2_n_0\
    );
\grant_r[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => \^q\(2),
      I2 => sent_row,
      I3 => last_master_r(2),
      I4 => auto_pre_r_lcl_reg_2,
      O => \grant_r[2]_i_2__1_n_0\
    );
\grant_r[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000000050303"
    )
        port map (
      I0 => \^q\(3),
      I1 => last_master_r(3),
      I2 => \rstdiv0_sync_r1_reg_rep__12\,
      I3 => \^q\(2),
      I4 => sent_row,
      I5 => last_master_r(2),
      O => \grant_r[2]_i_3__1_n_0\
    );
\grant_r[3]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F4"
    )
        port map (
      I0 => \^q\(1),
      I1 => demand_act_priority_r_5,
      I2 => \grant_r[3]_i_14_n_0\,
      I3 => demand_act_priority_r_6,
      I4 => insert_maint_r,
      I5 => \^q\(3),
      O => \grant_r_reg[3]_1\
    );
\grant_r[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => row_cmd_wr(1),
      I1 => \^q\(1),
      I2 => inhbt_act_faw_r,
      I3 => row_cmd_wr(3),
      I4 => \^q\(3),
      I5 => \^rcd_timer_gt_2.rcd_timer_r_reg[0]_0\,
      O => \grant_r_reg[2]_0\
    );
\grant_r[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0075"
    )
        port map (
      I0 => \grant_r[3]_i_15__0_n_0\,
      I1 => \^q\(0),
      I2 => demand_act_priority_r,
      I3 => demand_act_priority_r_4,
      I4 => insert_maint_r,
      I5 => \^q\(2),
      O => \grant_r_reg[2]_1\
    );
\grant_r[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(0),
      I1 => demand_act_priority_r,
      I2 => \^q\(2),
      I3 => demand_act_priority_r_4,
      O => \grant_r[3]_i_14_n_0\
    );
\grant_r[3]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \^q\(3),
      I1 => demand_act_priority_r_6,
      I2 => \^q\(1),
      I3 => demand_act_priority_r_5,
      O => \grant_r[3]_i_15__0_n_0\
    );
\grant_r[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C000C080C08"
    )
        port map (
      I0 => \grant_r_reg[1]_5\,
      I1 => auto_pre_r_lcl_reg_2,
      I2 => \grant_r[3]_i_4__1_n_0\,
      I3 => \grant_r[3]_i_5__1_n_0\,
      I4 => \grant_r[3]_i_6__1_n_0\,
      I5 => auto_pre_r_lcl_reg_1,
      O => \grant_r[3]_i_1__1_n_0\
    );
\grant_r[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => \^q\(0),
      I2 => sent_row,
      I3 => last_master_r(0),
      I4 => \grant_r_reg[1]_4\,
      O => \grant_r[3]_i_4__1_n_0\
    );
\grant_r[3]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__12\,
      I1 => last_master_r(3),
      I2 => sent_row,
      I3 => \^q\(3),
      O => \grant_r[3]_i_5__1_n_0\
    );
\grant_r[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0A0F0F0F0A0C0C"
    )
        port map (
      I0 => \^q\(1),
      I1 => last_master_r(1),
      I2 => \rstdiv0_sync_r1_reg_rep__12\,
      I3 => \^q\(0),
      I4 => sent_row,
      I5 => last_master_r(0),
      O => \grant_r[3]_i_6__1_n_0\
    );
\grant_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \^rcd_timer_gt_2.rcd_timer_r_reg[0]_0\,
      I1 => inhbt_act_faw_r,
      I2 => \^q\(2),
      I3 => row_cmd_wr(2),
      I4 => \^q\(1),
      I5 => row_cmd_wr(1),
      O => \grant_r_reg[3]_0\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\inhbt_act_faw.SRLC32E0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^inhbt_act_faw.faw_cnt_r_reg[0]\,
      O => act_this_rank
    );
\inhbt_act_faw.SRLC32E0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \^q\(1),
      I1 => act_this_rank_r(1),
      I2 => \^q\(2),
      I3 => act_this_rank_r(2),
      I4 => \inhbt_act_faw.SRLC32E0_i_3_n_0\,
      O => \^inhbt_act_faw.faw_cnt_r_reg[0]\
    );
\inhbt_act_faw.SRLC32E0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => act_this_rank_r(0),
      I1 => \^q\(0),
      I2 => act_this_rank_r(3),
      I3 => \^q\(3),
      O => \inhbt_act_faw.SRLC32E0_i_3_n_0\
    );
\last_master_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => sent_row,
      I2 => \^q\(0),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[0]_i_1__2_n_0\
    );
\last_master_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(1),
      I1 => sent_row,
      I2 => \^q\(1),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[1]_i_1__2_n_0\
    );
\last_master_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(2),
      I1 => sent_row,
      I2 => \^q\(2),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[2]_i_1__2_n_0\
    );
\last_master_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => \^q\(3),
      I1 => sent_row,
      I2 => last_master_r(3),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[3]_i_1__1_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[0]_i_1__2_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[1]_i_1__2_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[2]_i_1__2_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[3]_i_1__1_n_0\,
      Q => last_master_r(3),
      R => '0'
    );
\rcd_timer_gt_2.rcd_timer_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => row_cmd_wr(0),
      O => \^rcd_timer_gt_2.rcd_timer_r_reg[0]_0\
    );
\rcd_timer_gt_2.rcd_timer_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => row_cmd_wr(1),
      O => \^rcd_timer_gt_2.rcd_timer_r_reg[0]\
    );
\rcd_timer_gt_2.rcd_timer_r[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => row_cmd_wr(2),
      O => \^rcd_timer_gt_2.rcd_timer_r_reg[0]_1\
    );
\rcd_timer_gt_2.rcd_timer_r[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => row_cmd_wr(3),
      O => \rcd_timer_gt_2.rcd_timer_r_reg[0]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_round_robin_arb__parameterized2\ is
  port (
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \grant_r_reg[0]_0\ : out STD_LOGIC;
    col_wait_r_reg : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC;
    col_wait_r_reg_0 : in STD_LOGIC;
    col_wait_r_reg_1 : in STD_LOGIC;
    p_17_in_0 : in STD_LOGIC;
    demand_priority_r_reg : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    demand_priority_r_reg_0 : in STD_LOGIC;
    \order_q_r_reg[1]_0\ : in STD_LOGIC;
    demand_priority_r_reg_1 : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    demand_priority_r_reg_2 : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC;
    demand_priority_r_reg_3 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    rnk_config_strobe : in STD_LOGIC;
    \genblk3[2].rnk_config_strobe_r_reg[2]\ : in STD_LOGIC;
    rnk_config_valid_r : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    override_demand_r : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    rnk_config_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_round_robin_arb__parameterized2\ : entity is "mig_7series_v4_0_round_robin_arb";
end \ddr_mig_7series_v4_0_round_robin_arb__parameterized2\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_round_robin_arb__parameterized2\ is
  signal grant_config_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grant_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_19_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[1]_0\ : STD_LOGIC;
  signal \^grant_r_reg[1]_2\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_master_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_master_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \rnk_config_r[0]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \rnk_config_r[0]_i_2\ : label is "soft_lutpair506";
begin
  \grant_r_reg[1]_0\ <= \^grant_r_reg[1]_0\;
  \grant_r_reg[1]_2\ <= \^grant_r_reg[1]_2\;
  p_0_in <= \^p_0_in\;
\grant_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030000020300030"
    )
        port map (
      I0 => col_wait_r_reg,
      I1 => \grant_r[0]_i_2__0_n_0\,
      I2 => \order_q_r_reg[1]\,
      I3 => \last_master_r[0]_i_1__1_n_0\,
      I4 => col_wait_r_reg_0,
      I5 => \last_master_r[1]_i_1__1_n_0\,
      O => \grant_r[0]_i_1__1_n_0\
    );
\grant_r[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \last_master_r[2]_i_1__1_n_0\,
      I1 => \^grant_r_reg[1]_0\,
      I2 => demand_priority_r_reg_0,
      I3 => \order_q_r_reg[0]\,
      O => \grant_r[0]_i_2__0_n_0\
    );
\grant_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000454F"
    )
        port map (
      I0 => \order_q_r_reg[1]\,
      I1 => col_wait_r_reg_1,
      I2 => \last_master_r[2]_i_1__1_n_0\,
      I3 => \grant_r[3]_i_4__0_n_0\,
      I4 => \grant_r[1]_i_3_n_0\,
      I5 => col_wait_r_reg,
      O => \grant_r[1]_i_1__0_n_0\
    );
\grant_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000AA00800080"
    )
        port map (
      I0 => \last_master_r[1]_i_1__1_n_0\,
      I1 => p_17_in_0,
      I2 => demand_priority_r_reg,
      I3 => \^grant_r_reg[1]_0\,
      I4 => \order_q_r_reg[0]\,
      I5 => demand_priority_r_reg_0,
      O => \grant_r[1]_i_3_n_0\
    );
\grant_r[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202200000022"
    )
        port map (
      I0 => \order_q_r_reg[1]_0\,
      I1 => \grant_r[2]_i_2__0_n_0\,
      I2 => col_wait_r_reg_1,
      I3 => \last_master_r[2]_i_1__1_n_0\,
      I4 => \last_master_r[3]_i_1_n_0\,
      I5 => demand_priority_r_reg_1,
      O => \grant_r[2]_i_1__1_n_0\
    );
\grant_r[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \last_master_r[0]_i_1__1_n_0\,
      I1 => \^grant_r_reg[1]_0\,
      I2 => demand_priority_r_reg_3,
      I3 => \order_q_r_reg[0]_0\,
      O => \grant_r[2]_i_2__0_n_0\
    );
\grant_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => \^grant_r_reg[1]_2\,
      I1 => \genblk3[2].rnk_config_strobe_r_reg[2]\,
      I2 => ofs_rdy_r_1,
      I3 => Q(0),
      I4 => override_demand_r,
      I5 => demand_priority_r_reg_2,
      O => \grant_r_reg[1]_1\
    );
\grant_r[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \^grant_r_reg[1]_2\,
      I1 => ofs_rdy_r_3,
      I2 => Q(2),
      I3 => col_wait_r,
      I4 => \genblk3[2].rnk_config_strobe_r_reg[2]\,
      O => \grant_r_reg[0]_0\
    );
\grant_r[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFEFFFFF"
    )
        port map (
      I0 => \^grant_r_reg[1]_2\,
      I1 => \genblk3[2].rnk_config_strobe_r_reg[2]\,
      I2 => ofs_rdy_r,
      I3 => Q(1),
      I4 => override_demand_r,
      I5 => demand_priority_r_reg_3,
      O => \grant_r_reg[3]_0\
    );
\grant_r[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFBBB"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => rnk_config_valid_r,
      I2 => \grant_r[3]_i_19_n_0\,
      I3 => rnk_config_r,
      I4 => \rnk_config_r[0]_i_2_n_0\,
      O => \^grant_r_reg[1]_2\
    );
\grant_r[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5557"
    )
        port map (
      I0 => rnk_config_strobe,
      I1 => grant_config_r(0),
      I2 => grant_config_r(2),
      I3 => grant_config_r(1),
      O => \grant_r[3]_i_19_n_0\
    );
\grant_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001F0000001F"
    )
        port map (
      I0 => \grant_r[3]_i_2__0_n_0\,
      I1 => \order_q_r_reg[1]_0\,
      I2 => \grant_r[3]_i_4__0_n_0\,
      I3 => col_wait_r_reg_1,
      I4 => \last_master_r[0]_i_1__1_n_0\,
      I5 => col_wait_r_reg,
      O => \grant_r[3]_i_1__0_n_0\
    );
\grant_r[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000AA00800080"
    )
        port map (
      I0 => \last_master_r[3]_i_1_n_0\,
      I1 => p_17_in,
      I2 => demand_priority_r_reg_2,
      I3 => \^grant_r_reg[1]_0\,
      I4 => \order_q_r_reg[0]_0\,
      I5 => demand_priority_r_reg_3,
      O => \grant_r[3]_i_2__0_n_0\
    );
\grant_r[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFCFAFA"
    )
        port map (
      I0 => last_master_r(3),
      I1 => grant_config_r(3),
      I2 => \rstdiv0_sync_r1_reg_rep__11\,
      I3 => grant_config_r(1),
      I4 => rnk_config_strobe,
      I5 => last_master_r(1),
      O => \grant_r[3]_i_4__0_n_0\
    );
\grant_r[3]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \genblk3[2].rnk_config_strobe_r_reg[2]\,
      I1 => rnk_config_valid_r,
      I2 => \^p_0_in\,
      O => \^grant_r_reg[1]_0\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[0]_i_1__1_n_0\,
      Q => grant_config_r(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[1]_i_1__0_n_0\,
      Q => grant_config_r(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[2]_i_1__1_n_0\,
      Q => grant_config_r(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[3]_i_1__0_n_0\,
      Q => grant_config_r(3),
      R => '0'
    );
\last_master_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(0),
      I3 => \rstdiv0_sync_r1_reg_rep__12\,
      O => \last_master_r[0]_i_1__1_n_0\
    );
\last_master_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(1),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(1),
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \last_master_r[1]_i_1__1_n_0\
    );
\last_master_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(2),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(2),
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \last_master_r[2]_i_1__1_n_0\
    );
\last_master_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEC"
    )
        port map (
      I0 => grant_config_r(3),
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => rnk_config_strobe,
      I3 => last_master_r(3),
      O => \last_master_r[3]_i_1_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[0]_i_1__1_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[1]_i_1__1_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[2]_i_1__1_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[3]_i_1_n_0\,
      Q => last_master_r(3),
      R => '0'
    );
\rnk_config_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FF0000"
    )
        port map (
      I0 => grant_config_r(1),
      I1 => grant_config_r(2),
      I2 => grant_config_r(0),
      I3 => rnk_config_strobe,
      I4 => rnk_config_r,
      I5 => \rnk_config_r[0]_i_2_n_0\,
      O => \^p_0_in\
    );
\rnk_config_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => rnk_config_strobe,
      I2 => grant_config_r(3),
      O => \rnk_config_r[0]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_round_robin_arb__parameterized3\ is
  port (
    \cmd_pipe_plus.mc_aux_out0_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_data_offset_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    granted_col_ns : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_rd_wr : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns0 : out STD_LOGIC;
    col_size : out STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ras_timer_zero_r_reg : out STD_LOGIC;
    override_demand_r_reg : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_bank_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_pipe_plus.mc_address_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \starve_limit_cntr_r_reg[0]\ : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    ras_timer_zero_r_reg_1 : out STD_LOGIC;
    ras_timer_zero_r_reg_2 : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    demand_priority_r_reg_0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[0]\ : out STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    mc_aux_out_r_1 : in STD_LOGIC;
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0\ : in STD_LOGIC;
    mc_aux_out_r_2 : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r1 : in STD_LOGIC;
    req_periodic_rd_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    col_periodic_rd_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg : in STD_LOGIC;
    rd_wr_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    ofs_rdy_r_reg : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    ofs_rdy_r_reg_0 : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC;
    col_size_r : in STD_LOGIC;
    col_rd_wr_r : in STD_LOGIC;
    req_data_buf_addr_r : in STD_LOGIC_VECTOR ( 15 downto 0 );
    override_demand_r_reg_0 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    granted_col_r_reg_0 : in STD_LOGIC;
    override_demand_r_reg_1 : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    demand_priority_r_reg_1 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    rnk_config_strobe_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rnk_config_strobe : in STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \req_col_r_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_col_r_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_col_r_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_col_r_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_7 : in STD_LOGIC;
    auto_pre_r_8 : in STD_LOGIC;
    auto_pre_r_9 : in STD_LOGIC;
    req_bank_rdy_r : in STD_LOGIC;
    req_bank_rdy_r_10 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_round_robin_arb__parameterized3\ : entity is "mig_7series_v4_0_round_robin_arb";
end \ddr_mig_7series_v4_0_round_robin_arb__parameterized3\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_round_robin_arb__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cmd_pipe_plus.mc_address[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[10]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[10]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[2]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[5]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[6]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[8]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_address[9]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_bank[2]_i_2_n_0\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_data_offset_reg[1]\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_we_n_reg[0]_0\ : STD_LOGIC;
  signal \col_mux.col_periodic_rd_r_i_2_n_0\ : STD_LOGIC;
  signal \col_mux.col_rd_wr_r_i_3_n_0\ : STD_LOGIC;
  signal \col_mux.col_rd_wr_r_i_4_n_0\ : STD_LOGIC;
  signal \grant_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \grant_r[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \grant_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \grant_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \^grant_r_reg[3]_0\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_master_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_master_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_master_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_master_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^override_demand_r_reg\ : STD_LOGIC;
  signal \periodic_rd_generation.read_this_rank_r_i_2_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0\ : STD_LOGIC;
  signal \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\ : STD_LOGIC;
  signal \^rtw_timer.rtw_cnt_r_reg[2]\ : STD_LOGIC;
  signal \wtr_timer.wtr_cnt_r[2]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[10]_i_3\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_aux_out0[1]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_cmd[1]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset[1]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset[5]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_odt[0]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_ras_n[0]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_we_n[0]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \col_mux.col_rd_wr_r_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \col_mux.col_rd_wr_r_i_3\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of demand_priority_r_i_4 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \demand_priority_r_i_4__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \grant_r[1]_i_3__1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \grant_r[3]_i_11__1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \grant_r[3]_i_3__1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \last_master_r[0]_i_1__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \last_master_r[1]_i_1__0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \periodic_rd_generation.read_this_rank_r_i_2\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_2__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \ras_timer_zero_r_i_2__1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \read_fifo.fifo_ram[1].RAM32M0_i_2\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \read_fifo.head_r[4]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \rtw_timer.rtw_cnt_r[1]_i_2\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \rtw_timer.rtw_cnt_r[2]_i_2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \wtr_timer.wtr_cnt_r[2]_i_3\ : label is "soft_lutpair502";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \cmd_pipe_plus.mc_data_offset_reg[1]\ <= \^cmd_pipe_plus.mc_data_offset_reg[1]\;
  \cmd_pipe_plus.mc_we_n_reg[0]_0\ <= \^cmd_pipe_plus.mc_we_n_reg[0]_0\;
  \grant_r_reg[3]_0\ <= \^grant_r_reg[3]_0\;
  override_demand_r_reg <= \^override_demand_r_reg\;
  \rtw_timer.rtw_cnt_r_reg[2]\ <= \^rtw_timer.rtw_cnt_r_reg[2]\;
\cmd_pipe_plus.mc_address[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \req_col_r_reg[9]\(0),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[0]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => \req_col_r_reg[9]_0\(0),
      O => \cmd_pipe_plus.mc_address_reg[10]\(0)
    );
\cmd_pipe_plus.mc_address[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => \req_col_r_reg[9]_1\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(0),
      O => \cmd_pipe_plus.mc_address[0]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => auto_pre_r,
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[10]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => auto_pre_r_7,
      O => \cmd_pipe_plus.mc_address_reg[10]\(10)
    );
\cmd_pipe_plus.mc_address[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => auto_pre_r_8,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => auto_pre_r_9,
      O => \cmd_pipe_plus.mc_address[10]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \cmd_pipe_plus.mc_address[10]_i_3_n_0\
    );
\cmd_pipe_plus.mc_address[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \req_col_r_reg[9]\(1),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[1]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => \req_col_r_reg[9]_0\(1),
      O => \cmd_pipe_plus.mc_address_reg[10]\(1)
    );
\cmd_pipe_plus.mc_address[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => \req_col_r_reg[9]_1\(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(1),
      O => \cmd_pipe_plus.mc_address[1]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \req_col_r_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[2]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => \req_col_r_reg[9]_0\(2),
      O => \cmd_pipe_plus.mc_address_reg[10]\(2)
    );
\cmd_pipe_plus.mc_address[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => \req_col_r_reg[9]_1\(2),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(2),
      O => \cmd_pipe_plus.mc_address[2]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \req_col_r_reg[9]\(3),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[3]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => \req_col_r_reg[9]_0\(3),
      O => \cmd_pipe_plus.mc_address_reg[10]\(3)
    );
\cmd_pipe_plus.mc_address[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => \req_col_r_reg[9]_1\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(3),
      O => \cmd_pipe_plus.mc_address[3]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \req_col_r_reg[9]\(4),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[4]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => \req_col_r_reg[9]_0\(4),
      O => \cmd_pipe_plus.mc_address_reg[10]\(4)
    );
\cmd_pipe_plus.mc_address[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => \req_col_r_reg[9]_1\(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(4),
      O => \cmd_pipe_plus.mc_address[4]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \req_col_r_reg[9]\(5),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[5]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => \req_col_r_reg[9]_0\(5),
      O => \cmd_pipe_plus.mc_address_reg[10]\(5)
    );
\cmd_pipe_plus.mc_address[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => \req_col_r_reg[9]_1\(5),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(5),
      O => \cmd_pipe_plus.mc_address[5]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \req_col_r_reg[9]\(6),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[6]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => \req_col_r_reg[9]_0\(6),
      O => \cmd_pipe_plus.mc_address_reg[10]\(6)
    );
\cmd_pipe_plus.mc_address[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => \req_col_r_reg[9]_1\(6),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(6),
      O => \cmd_pipe_plus.mc_address[6]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \req_col_r_reg[9]\(7),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[7]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => \req_col_r_reg[9]_0\(7),
      O => \cmd_pipe_plus.mc_address_reg[10]\(7)
    );
\cmd_pipe_plus.mc_address[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => \req_col_r_reg[9]_1\(7),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(7),
      O => \cmd_pipe_plus.mc_address[7]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \req_col_r_reg[9]\(8),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[8]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => \req_col_r_reg[9]_0\(8),
      O => \cmd_pipe_plus.mc_address_reg[10]\(8)
    );
\cmd_pipe_plus.mc_address[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => \req_col_r_reg[9]_1\(8),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(8),
      O => \cmd_pipe_plus.mc_address[8]_i_2_n_0\
    );
\cmd_pipe_plus.mc_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \req_col_r_reg[9]\(9),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_address[9]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => \req_col_r_reg[9]_0\(9),
      O => \cmd_pipe_plus.mc_address_reg[10]\(9)
    );
\cmd_pipe_plus.mc_address[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => \req_col_r_reg[9]_1\(9),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \req_col_r_reg[9]_2\(9),
      O => \cmd_pipe_plus.mc_address[9]_i_2_n_0\
    );
\cmd_pipe_plus.mc_aux_out0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_data_offset_reg[1]\,
      I1 => granted_col_r_reg,
      O => \cmd_pipe_plus.mc_aux_out0_reg[1]\
    );
\cmd_pipe_plus.mc_bank[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => req_bank_r(9),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_bank[0]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => req_bank_r(0),
      O => \cmd_pipe_plus.mc_bank_reg[2]\(0)
    );
\cmd_pipe_plus.mc_bank[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => req_bank_r(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => req_bank_r(6),
      O => \cmd_pipe_plus.mc_bank[0]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => req_bank_r(10),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_bank[1]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => req_bank_r(1),
      O => \cmd_pipe_plus.mc_bank_reg[2]\(1)
    );
\cmd_pipe_plus.mc_bank[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => req_bank_r(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => req_bank_r(7),
      O => \cmd_pipe_plus.mc_bank[1]_i_2_n_0\
    );
\cmd_pipe_plus.mc_bank[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFDF00DF00"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => req_bank_r(11),
      I2 => \^q\(3),
      I3 => \cmd_pipe_plus.mc_bank[2]_i_2_n_0\,
      I4 => \cmd_pipe_plus.mc_address[10]_i_3_n_0\,
      I5 => req_bank_r(2),
      O => \cmd_pipe_plus.mc_bank_reg[2]\(2)
    );
\cmd_pipe_plus.mc_bank[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDDDDDFDDD"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^q\(3),
      I2 => req_bank_r(5),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => req_bank_r(8),
      O => \cmd_pipe_plus.mc_bank[2]_i_2_n_0\
    );
\cmd_pipe_plus.mc_cmd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => \^cmd_pipe_plus.mc_data_offset_reg[1]\,
      O => mc_cmd_ns(0)
    );
\cmd_pipe_plus.mc_data_offset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_data_offset_reg[1]\,
      I1 => granted_col_r_reg,
      I2 => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\(0),
      O => mc_data_offset_ns(0)
    );
\cmd_pipe_plus.mc_data_offset[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_data_offset_reg[1]\,
      I1 => granted_col_r_reg,
      O => \cmd_pipe_plus.mc_data_offset_reg[0]\
    );
\cmd_pipe_plus.mc_odt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_data_offset_reg[1]\,
      I1 => granted_col_r_reg,
      I2 => mc_aux_out_r_1,
      I3 => \cmd_pipe_plus.mc_aux_out0_reg[1]_0\,
      I4 => mc_aux_out_r_2,
      O => mc_odt_ns(0)
    );
\cmd_pipe_plus.mc_ras_n[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => granted_col_r_reg,
      O => \cmd_pipe_plus.mc_ras_n_reg[0]\
    );
\cmd_pipe_plus.mc_we_n[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_we_n_reg[0]_0\,
      I1 => granted_col_r_reg,
      O => \cmd_pipe_plus.mc_we_n_reg[0]\(0)
    );
\col_mux.col_periodic_rd_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => \col_mux.col_periodic_rd_r_i_2_n_0\,
      I1 => req_periodic_rd_r(2),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => req_periodic_rd_r(3),
      O => DIA(1)
    );
\col_mux.col_periodic_rd_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D3F1D3F1D0C1D3F"
    )
        port map (
      I0 => req_periodic_rd_r(0),
      I1 => \^q\(1),
      I2 => req_periodic_rd_r(1),
      I3 => \^q\(0),
      I4 => col_periodic_rd_r,
      I5 => \rstdiv0_sync_r1_reg_rep__10\,
      O => \col_mux.col_periodic_rd_r_i_2_n_0\
    );
\col_mux.col_rd_wr_r_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_data_offset_reg[1]\,
      O => col_rd_wr
    );
\col_mux.col_rd_wr_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004777"
    )
        port map (
      I0 => rd_wr_r(3),
      I1 => \^q\(3),
      I2 => rd_wr_r(2),
      I3 => \^q\(2),
      I4 => \col_mux.col_rd_wr_r_i_3_n_0\,
      I5 => \col_mux.col_rd_wr_r_i_4_n_0\,
      O => \^cmd_pipe_plus.mc_data_offset_reg[1]\
    );
\col_mux.col_rd_wr_r_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => col_rd_wr_r,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \col_mux.col_rd_wr_r_i_3_n_0\
    );
\col_mux.col_rd_wr_r_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203020002000200"
    )
        port map (
      I0 => rd_wr_r(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => rd_wr_r(0),
      I5 => \^q\(0),
      O => \col_mux.col_rd_wr_r_i_4_n_0\
    );
\col_mux.col_size_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => col_size_r,
      I1 => \rstdiv0_sync_r1_reg_rep__10\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => col_size
    );
\data_valid_2_1.offset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A080A"
    )
        port map (
      I0 => granted_col_r_reg,
      I1 => col_size_r,
      I2 => \rstdiv0_sync_r1_reg_rep__10\,
      I3 => \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => offset_ns0
    );
demand_priority_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => req_bank_rdy_r,
      I1 => granted_col_r_reg,
      I2 => \^q\(0),
      O => demand_priority_r_reg
    );
\demand_priority_r_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => req_bank_rdy_r_10,
      I1 => granted_col_r_reg,
      I2 => \^q\(1),
      O => demand_priority_r_reg_0
    );
\grant_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040C0C0004000C0"
    )
        port map (
      I0 => \last_master_r[2]_i_1__0_n_0\,
      I1 => \grant_r[3]_i_7_n_0\,
      I2 => \grant_r[2]_i_4_n_0\,
      I3 => \grant_r[3]_i_6__0_n_0\,
      I4 => \grant_r[3]_i_4_n_0\,
      I5 => rd_wr_r_lcl_reg,
      O => \grant_r[0]_i_1__0_n_0\
    );
\grant_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000005000D000D"
    )
        port map (
      I0 => \last_master_r[1]_i_1__0_n_0\,
      I1 => rd_wr_r_lcl_reg,
      I2 => \grant_r[2]_i_3_n_0\,
      I3 => \grant_r[1]_i_2_n_0\,
      I4 => \last_master_r[2]_i_1__0_n_0\,
      I5 => \grant_r[3]_i_4_n_0\,
      O => \grant_r[1]_i_1_n_0\
    );
\grant_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0008000"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => rd_wr_r(0),
      I2 => ofs_rdy_r_reg_0,
      I3 => p_17_in,
      I4 => \^grant_r_reg[3]_0\,
      I5 => \grant_r[1]_i_3__1_n_0\,
      O => \grant_r[1]_i_2_n_0\
    );
\grant_r[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888AAA"
    )
        port map (
      I0 => \grant_r[2]_i_5_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__11\,
      I2 => \^q\(1),
      I3 => granted_col_r_reg,
      I4 => last_master_r(1),
      O => \grant_r[1]_i_3__1_n_0\
    );
\grant_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051510050"
    )
        port map (
      I0 => \grant_r[2]_i_2_n_0\,
      I1 => \last_master_r[0]_i_1__0_n_0\,
      I2 => \grant_r[2]_i_3_n_0\,
      I3 => \grant_r[2]_i_4_n_0\,
      I4 => \grant_r[2]_i_5_n_0\,
      I5 => rd_wr_r_lcl_reg,
      O => \grant_r[2]_i_1__0_n_0\
    );
\grant_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008A00000080"
    )
        port map (
      I0 => \last_master_r[2]_i_1__0_n_0\,
      I1 => \rstdiv0_sync_r1_reg_rep__14\,
      I2 => rd_wr_r(3),
      I3 => \grant_r[3]_i_12_n_0\,
      I4 => \order_q_r_reg[0]_0\,
      I5 => \^grant_r_reg[3]_0\,
      O => \grant_r[2]_i_2_n_0\
    );
\grant_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFFFD"
    )
        port map (
      I0 => \^grant_r_reg[3]_0\,
      I1 => \order_q_r_reg[0]\,
      I2 => ofs_rdy_r_reg,
      I3 => rd_wr_r(1),
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \grant_r[2]_i_3_n_0\
    );
\grant_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0800080"
    )
        port map (
      I0 => \^grant_r_reg[3]_0\,
      I1 => p_17_in,
      I2 => ofs_rdy_r_reg_0,
      I3 => rd_wr_r(0),
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \grant_r[2]_i_4_n_0\
    );
\grant_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000000050303"
    )
        port map (
      I0 => \^q\(3),
      I1 => last_master_r(3),
      I2 => \rstdiv0_sync_r1_reg_rep__11\,
      I3 => \^q\(2),
      I4 => granted_col_r_reg,
      I5 => last_master_r(2),
      O => \grant_r[2]_i_5_n_0\
    );
\grant_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0C000000000"
    )
        port map (
      I0 => \grant_r[3]_i_2_n_0\,
      I1 => \grant_r[3]_i_3__1_n_0\,
      I2 => \grant_r[3]_i_4_n_0\,
      I3 => rd_wr_r_lcl_reg,
      I4 => \grant_r[3]_i_6__0_n_0\,
      I5 => \grant_r[3]_i_7_n_0\,
      O => \grant_r[3]_i_1_n_0\
    );
\grant_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \order_q_r_reg[0]\,
      I1 => override_demand_r_reg_0,
      I2 => \^q\(1),
      I3 => ofs_rdy_r,
      I4 => \^override_demand_r_reg\,
      I5 => granted_col_r_reg_0,
      O => \grant_r[3]_i_10_n_0\
    );
\grant_r[3]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0FD"
    )
        port map (
      I0 => \^rtw_timer.rtw_cnt_r_reg[2]\,
      I1 => \^cmd_pipe_plus.mc_data_offset_reg[1]\,
      I2 => \rstdiv0_sync_r1_reg_rep__14_0\,
      I3 => \rtw_timer.rtw_cnt_r_reg[2]_0\(0),
      I4 => \rtw_timer.rtw_cnt_r_reg[2]_0\(1),
      O => \^grant_r_reg[3]_0\
    );
\grant_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF1FF"
    )
        port map (
      I0 => demand_priority_r_reg_1,
      I1 => override_demand_r,
      I2 => \^override_demand_r_reg\,
      I3 => ofs_rdy_r_2,
      I4 => \^q\(3),
      I5 => granted_col_r_reg_0,
      O => \grant_r[3]_i_12_n_0\
    );
\grant_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3131F1FF2020F020"
    )
        port map (
      I0 => rd_wr_r(0),
      I1 => \grant_r[3]_i_8_n_0\,
      I2 => \rstdiv0_sync_r1_reg_rep__14\,
      I3 => rd_wr_r(1),
      I4 => \grant_r[3]_i_10_n_0\,
      I5 => \^grant_r_reg[3]_0\,
      O => \grant_r[3]_i_2_n_0\
    );
\grant_r[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => last_master_r(3),
      I2 => granted_col_r_reg,
      I3 => \^q\(3),
      O => \grant_r[3]_i_3__1_n_0\
    );
\grant_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020002"
    )
        port map (
      I0 => \^grant_r_reg[3]_0\,
      I1 => \order_q_r_reg[0]_0\,
      I2 => \grant_r[3]_i_12_n_0\,
      I3 => rd_wr_r(3),
      I4 => \rstdiv0_sync_r1_reg_rep__14\,
      O => \grant_r[3]_i_4_n_0\
    );
\grant_r[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0A0F0F0F0A0C0C"
    )
        port map (
      I0 => \^q\(1),
      I1 => last_master_r(1),
      I2 => \rstdiv0_sync_r1_reg_rep__11\,
      I3 => \^q\(0),
      I4 => granted_col_r_reg,
      I5 => last_master_r(0),
      O => \grant_r[3]_i_6__0_n_0\
    );
\grant_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF7FFFFFFFF"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__14\,
      I1 => rd_wr_r(1),
      I2 => ofs_rdy_r_reg,
      I3 => \order_q_r_reg[0]\,
      I4 => \^grant_r_reg[3]_0\,
      I5 => \last_master_r[0]_i_1__0_n_0\,
      O => \grant_r[3]_i_7_n_0\
    );
\grant_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => p_17_in,
      I1 => override_demand_r_reg_1,
      I2 => \^q\(0),
      I3 => ofs_rdy_r_1,
      I4 => \^override_demand_r_reg\,
      I5 => granted_col_r_reg_0,
      O => \grant_r[3]_i_8_n_0\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \grant_r[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
granted_col_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => rd_wr_r_lcl_reg,
      I1 => \grant_r[2]_i_4_n_0\,
      I2 => \grant_r[2]_i_3_n_0\,
      I3 => \grant_r[3]_i_4_n_0\,
      O => granted_col_ns
    );
\last_master_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(0),
      I1 => granted_col_r_reg,
      I2 => \^q\(0),
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \last_master_r[0]_i_1__0_n_0\
    );
\last_master_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(1),
      I1 => granted_col_r_reg,
      I2 => \^q\(1),
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \last_master_r[1]_i_1__0_n_0\
    );
\last_master_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => last_master_r(2),
      I1 => granted_col_r_reg,
      I2 => \^q\(2),
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \last_master_r[2]_i_1__0_n_0\
    );
\last_master_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => \^q\(3),
      I1 => granted_col_r_reg,
      I2 => last_master_r(3),
      I3 => \rstdiv0_sync_r1_reg_rep__11\,
      O => \last_master_r[3]_i_1__0_n_0\
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[0]_i_1__0_n_0\,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[1]_i_1__0_n_0\,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[2]_i_1__0_n_0\,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \last_master_r[3]_i_1__0_n_0\,
      Q => last_master_r(3),
      R => '0'
    );
override_demand_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rnk_config_strobe_0(1),
      I1 => rnk_config_strobe_0(2),
      I2 => rnk_config_strobe,
      I3 => rnk_config_strobe_0(0),
      I4 => rnk_config_strobe_0(4),
      I5 => rnk_config_strobe_0(3),
      O => \^override_demand_r_reg\
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => read_this_rank_r1,
      I1 => \periodic_rd_generation.read_this_rank_r_i_2_n_0\,
      I2 => \^q\(2),
      I3 => rd_this_rank_r(2),
      I4 => \^q\(1),
      I5 => rd_this_rank_r(1),
      O => int_read_this_rank
    );
\periodic_rd_generation.read_this_rank_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \periodic_rd_generation.read_this_rank_r_i_2_n_0\,
      I1 => \^q\(2),
      I2 => rd_this_rank_r(2),
      I3 => \^q\(1),
      I4 => rd_this_rank_r(1),
      O => read_this_rank
    );
\periodic_rd_generation.read_this_rank_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => rd_this_rank_r(3),
      I2 => \^q\(0),
      I3 => rd_this_rank_r(0),
      O => \periodic_rd_generation.read_this_rank_r_i_2_n_0\
    );
ras_timer_zero_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_wr_r(1),
      O => ras_timer_zero_r_reg
    );
\ras_timer_zero_r_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_wr_r(0),
      O => ras_timer_zero_r_reg_0
    );
\ras_timer_zero_r_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => rd_wr_r(3),
      O => ras_timer_zero_r_reg_1
    );
\ras_timer_zero_r_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => rd_wr_r(2),
      O => ras_timer_zero_r_reg_2
    );
\read_fifo.fifo_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0\,
      I1 => req_data_buf_addr_r(11),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => req_data_buf_addr_r(15),
      O => DIA(0)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => req_data_buf_addr_r(7),
      I1 => \^q\(1),
      I2 => req_data_buf_addr_r(3),
      I3 => \^q\(0),
      I4 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => req_data_buf_addr_r(6),
      I1 => \^q\(1),
      I2 => req_data_buf_addr_r(2),
      I3 => \^q\(0),
      I4 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(2),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => req_data_buf_addr_r(5),
      I1 => \^q\(1),
      I2 => req_data_buf_addr_r(1),
      I3 => \^q\(0),
      I4 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(1),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => req_data_buf_addr_r(4),
      I1 => \^q\(1),
      I2 => req_data_buf_addr_r(0),
      I3 => \^q\(0),
      I4 => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(0),
      O => \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0\
    );
\read_fifo.fifo_ram[0].RAM32M0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0\,
      I1 => req_data_buf_addr_r(10),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => req_data_buf_addr_r(14),
      O => col_data_buf_addr(2)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0\,
      I1 => req_data_buf_addr_r(9),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => req_data_buf_addr_r(13),
      O => col_data_buf_addr(1)
    );
\read_fifo.fifo_ram[0].RAM32M0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
        port map (
      I0 => req_data_buf_addr_r(8),
      I1 => req_data_buf_addr_r(12),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0\,
      O => col_data_buf_addr(0)
    );
\read_fifo.fifo_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFBAA"
    )
        port map (
      I0 => DIC(0),
      I1 => col_size_r,
      I2 => \rstdiv0_sync_r1_reg_rep__10\,
      I3 => \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \read_fifo.fifo_out_data_r_reg[6]\(0)
    );
\read_fifo.fifo_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0\
    );
\read_fifo.head_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_data_offset_reg[1]\,
      I1 => DIC(0),
      I2 => granted_col_r_reg,
      O => E(0)
    );
\rtw_timer.rtw_cnt_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^cmd_pipe_plus.mc_data_offset_reg[1]\,
      O => \^cmd_pipe_plus.mc_we_n_reg[0]_0\
    );
\rtw_timer.rtw_cnt_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^rtw_timer.rtw_cnt_r_reg[2]\
    );
\starve_limit_cntr_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => granted_col_r_reg,
      O => \starve_limit_cntr_r_reg[0]\
    );
\wtr_timer.wtr_cnt_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_this_rank_r(1),
      I2 => \^q\(2),
      I3 => wr_this_rank_r(2),
      I4 => \wtr_timer.wtr_cnt_r[2]_i_3_n_0\,
      O => \wtr_timer.wtr_cnt_r_reg[1]\
    );
\wtr_timer.wtr_cnt_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => wr_this_rank_r(0),
      I1 => \^q\(0),
      I2 => wr_this_rank_r(3),
      I3 => \^q\(3),
      O => \wtr_timer.wtr_cnt_r[2]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_tempmon is
  port (
    device_temp_sync_r4_neq_r3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    device_temp_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    sys_rst : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_tempmon : entity is "mig_7series_v4_0_tempmon";
end ddr_mig_7series_v4_0_tempmon;

architecture STRUCTURE of ddr_mig_7series_v4_0_tempmon is
  signal \device_temp_101[11]_i_4_n_0\ : STD_LOGIC;
  signal \device_temp_101[11]_i_5_n_0\ : STD_LOGIC;
  signal \device_temp_101[11]_i_6_n_0\ : STD_LOGIC;
  signal \device_temp_101[11]_i_7_n_0\ : STD_LOGIC;
  signal \device_temp_101[11]_i_8_n_0\ : STD_LOGIC;
  signal device_temp_lcl : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of device_temp_r : signal is "true";
  signal \device_temp_r[11]_i_1_n_0\ : STD_LOGIC;
  signal device_temp_sync_r1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute ASYNC_REG of device_temp_sync_r1 : signal is "true";
  signal device_temp_sync_r2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute ASYNC_REG of device_temp_sync_r2 : signal is "true";
  signal device_temp_sync_r3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute ASYNC_REG of device_temp_sync_r3 : signal is "true";
  attribute syn_srlstyle : string;
  attribute syn_srlstyle of device_temp_sync_r3 : signal is "registers";
  signal device_temp_sync_r4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute ASYNC_REG of device_temp_sync_r4 : signal is "true";
  signal device_temp_sync_r4_neq_r3_i_2_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_i_3_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_i_4_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_i_5_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_0 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_1 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_2 : STD_LOGIC;
  signal device_temp_sync_r4_neq_r3_reg_i_1_n_3 : STD_LOGIC;
  signal device_temp_sync_r5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute ASYNC_REG of device_temp_sync_r5 : signal is "true";
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sync_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sync_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sync_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\ : STD_LOGIC;
  signal NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \device_temp_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \device_temp_r_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_r_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_r_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[0]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[0]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[10]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[10]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[11]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[11]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[1]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[1]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[2]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[2]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[3]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[3]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[4]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[4]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[5]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[5]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[6]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[6]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[7]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[7]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[8]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[8]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r3_reg[9]\ : label is "yes";
  attribute syn_srlstyle of \device_temp_sync_r3_reg[9]\ : label is "registers";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r4_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \device_temp_sync_r5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \device_temp_sync_r5_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sync_cntr[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_cntr[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_cntr[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sync_cntr[3]_i_3\ : label is "soft_lutpair0";
begin
  device_temp_lcl(11 downto 0) <= device_temp_i(11 downto 0);
\device_temp_101[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(0),
      O => D(0)
    );
\device_temp_101[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(10),
      O => D(10)
    );
\device_temp_101[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I2 => device_temp_r(11),
      O => D(11)
    );
\device_temp_101[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111115"
    )
        port map (
      I0 => \device_temp_101[11]_i_4_n_0\,
      I1 => device_temp_r(11),
      I2 => device_temp_r(8),
      I3 => device_temp_r(10),
      I4 => device_temp_r(9),
      I5 => \device_temp_101[11]_i_5_n_0\,
      O => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\
    );
\device_temp_101[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD55"
    )
        port map (
      I0 => \device_temp_101[11]_i_6_n_0\,
      I1 => device_temp_r(1),
      I2 => device_temp_r(0),
      I3 => device_temp_r(2),
      I4 => \device_temp_101[11]_i_7_n_0\,
      O => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\
    );
\device_temp_101[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => device_temp_r(4),
      I1 => device_temp_r(11),
      I2 => device_temp_r(7),
      I3 => device_temp_r(5),
      O => \device_temp_101[11]_i_4_n_0\
    );
\device_temp_101[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000A000A000A000"
    )
        port map (
      I0 => device_temp_r(6),
      I1 => device_temp_r(5),
      I2 => device_temp_r(7),
      I3 => device_temp_r(11),
      I4 => device_temp_r(2),
      I5 => device_temp_r(3),
      O => \device_temp_101[11]_i_5_n_0\
    );
\device_temp_101[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => device_temp_r(6),
      I1 => device_temp_r(9),
      I2 => device_temp_r(8),
      I3 => device_temp_r(4),
      I4 => device_temp_r(3),
      O => \device_temp_101[11]_i_6_n_0\
    );
\device_temp_101[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F777F777F77FF77"
    )
        port map (
      I0 => device_temp_r(11),
      I1 => device_temp_r(10),
      I2 => device_temp_r(7),
      I3 => \device_temp_101[11]_i_8_n_0\,
      I4 => device_temp_r(6),
      I5 => device_temp_r(5),
      O => \device_temp_101[11]_i_7_n_0\
    );
\device_temp_101[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => device_temp_r(9),
      I1 => device_temp_r(8),
      O => \device_temp_101[11]_i_8_n_0\
    );
\device_temp_101[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(1),
      O => D(1)
    );
\device_temp_101[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I2 => device_temp_r(2),
      O => D(2)
    );
\device_temp_101[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(3),
      O => D(3)
    );
\device_temp_101[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(4),
      O => D(4)
    );
\device_temp_101[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I2 => device_temp_r(5),
      O => D(5)
    );
\device_temp_101[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(6),
      O => D(6)
    );
\device_temp_101[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I2 => device_temp_r(7),
      O => D(7)
    );
\device_temp_101[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(8),
      O => D(8)
    );
\device_temp_101[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(9),
      O => D(9)
    );
\device_temp_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sync_cntr_reg__0\(1),
      I1 => \sync_cntr_reg__0\(0),
      I2 => \sync_cntr_reg__0\(2),
      I3 => \sync_cntr_reg__0\(3),
      O => \device_temp_r[11]_i_1_n_0\
    );
\device_temp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(0),
      Q => device_temp_r(0),
      R => '0'
    );
\device_temp_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(10),
      Q => device_temp_r(10),
      R => '0'
    );
\device_temp_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(11),
      Q => device_temp_r(11),
      R => '0'
    );
\device_temp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(1),
      Q => device_temp_r(1),
      R => '0'
    );
\device_temp_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(2),
      Q => device_temp_r(2),
      R => '0'
    );
\device_temp_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(3),
      Q => device_temp_r(3),
      R => '0'
    );
\device_temp_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(4),
      Q => device_temp_r(4),
      R => '0'
    );
\device_temp_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(5),
      Q => device_temp_r(5),
      R => '0'
    );
\device_temp_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(6),
      Q => device_temp_r(6),
      R => '0'
    );
\device_temp_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(7),
      Q => device_temp_r(7),
      R => '0'
    );
\device_temp_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(8),
      Q => device_temp_r(8),
      R => '0'
    );
\device_temp_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => \device_temp_r[11]_i_1_n_0\,
      D => device_temp_sync_r5(9),
      Q => device_temp_r(9),
      R => '0'
    );
\device_temp_sync_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(0),
      Q => device_temp_sync_r1(0),
      R => '0'
    );
\device_temp_sync_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(10),
      Q => device_temp_sync_r1(10),
      R => '0'
    );
\device_temp_sync_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(11),
      Q => device_temp_sync_r1(11),
      R => '0'
    );
\device_temp_sync_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(1),
      Q => device_temp_sync_r1(1),
      R => '0'
    );
\device_temp_sync_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(2),
      Q => device_temp_sync_r1(2),
      R => '0'
    );
\device_temp_sync_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(3),
      Q => device_temp_sync_r1(3),
      R => '0'
    );
\device_temp_sync_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(4),
      Q => device_temp_sync_r1(4),
      R => '0'
    );
\device_temp_sync_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(5),
      Q => device_temp_sync_r1(5),
      R => '0'
    );
\device_temp_sync_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(6),
      Q => device_temp_sync_r1(6),
      R => '0'
    );
\device_temp_sync_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(7),
      Q => device_temp_sync_r1(7),
      R => '0'
    );
\device_temp_sync_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(8),
      Q => device_temp_sync_r1(8),
      R => '0'
    );
\device_temp_sync_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_lcl(9),
      Q => device_temp_sync_r1(9),
      R => '0'
    );
\device_temp_sync_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(0),
      Q => device_temp_sync_r2(0),
      R => '0'
    );
\device_temp_sync_r2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(10),
      Q => device_temp_sync_r2(10),
      R => '0'
    );
\device_temp_sync_r2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(11),
      Q => device_temp_sync_r2(11),
      R => '0'
    );
\device_temp_sync_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(1),
      Q => device_temp_sync_r2(1),
      R => '0'
    );
\device_temp_sync_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(2),
      Q => device_temp_sync_r2(2),
      R => '0'
    );
\device_temp_sync_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(3),
      Q => device_temp_sync_r2(3),
      R => '0'
    );
\device_temp_sync_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(4),
      Q => device_temp_sync_r2(4),
      R => '0'
    );
\device_temp_sync_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(5),
      Q => device_temp_sync_r2(5),
      R => '0'
    );
\device_temp_sync_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(6),
      Q => device_temp_sync_r2(6),
      R => '0'
    );
\device_temp_sync_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(7),
      Q => device_temp_sync_r2(7),
      R => '0'
    );
\device_temp_sync_r2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(8),
      Q => device_temp_sync_r2(8),
      R => '0'
    );
\device_temp_sync_r2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r1(9),
      Q => device_temp_sync_r2(9),
      R => '0'
    );
\device_temp_sync_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(0),
      Q => device_temp_sync_r3(0),
      R => '0'
    );
\device_temp_sync_r3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(10),
      Q => device_temp_sync_r3(10),
      R => '0'
    );
\device_temp_sync_r3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(11),
      Q => device_temp_sync_r3(11),
      R => '0'
    );
\device_temp_sync_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(1),
      Q => device_temp_sync_r3(1),
      R => '0'
    );
\device_temp_sync_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(2),
      Q => device_temp_sync_r3(2),
      R => '0'
    );
\device_temp_sync_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(3),
      Q => device_temp_sync_r3(3),
      R => '0'
    );
\device_temp_sync_r3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(4),
      Q => device_temp_sync_r3(4),
      R => '0'
    );
\device_temp_sync_r3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(5),
      Q => device_temp_sync_r3(5),
      R => '0'
    );
\device_temp_sync_r3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(6),
      Q => device_temp_sync_r3(6),
      R => '0'
    );
\device_temp_sync_r3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(7),
      Q => device_temp_sync_r3(7),
      R => '0'
    );
\device_temp_sync_r3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(8),
      Q => device_temp_sync_r3(8),
      R => '0'
    );
\device_temp_sync_r3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r2(9),
      Q => device_temp_sync_r3(9),
      R => '0'
    );
device_temp_sync_r4_neq_r3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(9),
      I1 => device_temp_sync_r3(9),
      I2 => device_temp_sync_r3(11),
      I3 => device_temp_sync_r4(11),
      I4 => device_temp_sync_r3(10),
      I5 => device_temp_sync_r4(10),
      O => device_temp_sync_r4_neq_r3_i_2_n_0
    );
device_temp_sync_r4_neq_r3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(6),
      I1 => device_temp_sync_r3(6),
      I2 => device_temp_sync_r3(8),
      I3 => device_temp_sync_r4(8),
      I4 => device_temp_sync_r3(7),
      I5 => device_temp_sync_r4(7),
      O => device_temp_sync_r4_neq_r3_i_3_n_0
    );
device_temp_sync_r4_neq_r3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(3),
      I1 => device_temp_sync_r3(3),
      I2 => device_temp_sync_r3(5),
      I3 => device_temp_sync_r4(5),
      I4 => device_temp_sync_r3(4),
      I5 => device_temp_sync_r4(4),
      O => device_temp_sync_r4_neq_r3_i_4_n_0
    );
device_temp_sync_r4_neq_r3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => device_temp_sync_r4(0),
      I1 => device_temp_sync_r3(0),
      I2 => device_temp_sync_r3(2),
      I3 => device_temp_sync_r4(2),
      I4 => device_temp_sync_r3(1),
      I5 => device_temp_sync_r4(1),
      O => device_temp_sync_r4_neq_r3_i_5_n_0
    );
device_temp_sync_r4_neq_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4_neq_r3_reg_i_1_n_0,
      Q => device_temp_sync_r4_neq_r3,
      R => '0'
    );
device_temp_sync_r4_neq_r3_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => device_temp_sync_r4_neq_r3_reg_i_1_n_0,
      CO(2) => device_temp_sync_r4_neq_r3_reg_i_1_n_1,
      CO(1) => device_temp_sync_r4_neq_r3_reg_i_1_n_2,
      CO(0) => device_temp_sync_r4_neq_r3_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => device_temp_sync_r4_neq_r3_i_2_n_0,
      S(2) => device_temp_sync_r4_neq_r3_i_3_n_0,
      S(1) => device_temp_sync_r4_neq_r3_i_4_n_0,
      S(0) => device_temp_sync_r4_neq_r3_i_5_n_0
    );
\device_temp_sync_r4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(0),
      Q => device_temp_sync_r4(0),
      R => '0'
    );
\device_temp_sync_r4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(10),
      Q => device_temp_sync_r4(10),
      R => '0'
    );
\device_temp_sync_r4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(11),
      Q => device_temp_sync_r4(11),
      R => '0'
    );
\device_temp_sync_r4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(1),
      Q => device_temp_sync_r4(1),
      R => '0'
    );
\device_temp_sync_r4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(2),
      Q => device_temp_sync_r4(2),
      R => '0'
    );
\device_temp_sync_r4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(3),
      Q => device_temp_sync_r4(3),
      R => '0'
    );
\device_temp_sync_r4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(4),
      Q => device_temp_sync_r4(4),
      R => '0'
    );
\device_temp_sync_r4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(5),
      Q => device_temp_sync_r4(5),
      R => '0'
    );
\device_temp_sync_r4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(6),
      Q => device_temp_sync_r4(6),
      R => '0'
    );
\device_temp_sync_r4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(7),
      Q => device_temp_sync_r4(7),
      R => '0'
    );
\device_temp_sync_r4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(8),
      Q => device_temp_sync_r4(8),
      R => '0'
    );
\device_temp_sync_r4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r3(9),
      Q => device_temp_sync_r4(9),
      R => '0'
    );
\device_temp_sync_r5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(0),
      Q => device_temp_sync_r5(0),
      R => '0'
    );
\device_temp_sync_r5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(10),
      Q => device_temp_sync_r5(10),
      R => '0'
    );
\device_temp_sync_r5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(11),
      Q => device_temp_sync_r5(11),
      R => '0'
    );
\device_temp_sync_r5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(1),
      Q => device_temp_sync_r5(1),
      R => '0'
    );
\device_temp_sync_r5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(2),
      Q => device_temp_sync_r5(2),
      R => '0'
    );
\device_temp_sync_r5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(3),
      Q => device_temp_sync_r5(3),
      R => '0'
    );
\device_temp_sync_r5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(4),
      Q => device_temp_sync_r5(4),
      R => '0'
    );
\device_temp_sync_r5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(5),
      Q => device_temp_sync_r5(5),
      R => '0'
    );
\device_temp_sync_r5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(6),
      Q => device_temp_sync_r5(6),
      R => '0'
    );
\device_temp_sync_r5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(7),
      Q => device_temp_sync_r5(7),
      R => '0'
    );
\device_temp_sync_r5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(8),
      Q => device_temp_sync_r5(8),
      R => '0'
    );
\device_temp_sync_r5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_rst,
      CE => '1',
      D => device_temp_sync_r4(9),
      Q => device_temp_sync_r5(9),
      R => '0'
    );
\sync_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sync_cntr_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\sync_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sync_cntr_reg__0\(0),
      I1 => \sync_cntr_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\sync_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sync_cntr_reg__0\(1),
      I1 => \sync_cntr_reg__0\(0),
      I2 => \sync_cntr_reg__0\(2),
      O => \sync_cntr[2]_i_1_n_0\
    );
\sync_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sync_cntr_reg__0\(3),
      I1 => \sync_cntr_reg__0\(2),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      O => \sync_cntr[3]_i_2_n_0\
    );
\sync_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sync_cntr_reg__0\(0),
      I1 => \sync_cntr_reg__0\(1),
      I2 => \sync_cntr_reg__0\(2),
      I3 => \sync_cntr_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\sync_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => \sync_cntr_reg__0\(0),
      R => SR(0)
    );
\sync_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => \sync_cntr_reg__0\(1),
      R => SR(0)
    );
\sync_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \sync_cntr[2]_i_1_n_0\,
      Q => \sync_cntr_reg__0\(2),
      R => SR(0)
    );
\sync_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_rst,
      CE => \sync_cntr[3]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => \sync_cntr_reg__0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ui_cmd is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_hi_pri_r2 : out STD_LOGIC;
    hi_priority : out STD_LOGIC;
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\ : out STD_LOGIC;
    use_addr : out STD_LOGIC;
    \req_data_buf_addr_r_reg[2]\ : out STD_LOGIC;
    row_hit_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_106_out : out STD_LOGIC;
    p_145_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC;
    p_28_out : out STD_LOGIC;
    req_wr_r_lcl_reg : out STD_LOGIC;
    \app_cmd_r2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg : out STD_LOGIC;
    was_wr0 : out STD_LOGIC;
    \req_bank_r_lcl_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_accepted : out STD_LOGIC;
    \req_data_buf_addr_r_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_data_buf_addr_r_reg[3]\ : out STD_LOGIC;
    row : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \req_col_r_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    app_rdy_ns : in STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_reg : in STD_LOGIC;
    app_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \req_row_r_lcl_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_1\ : in STD_LOGIC;
    periodic_rd_ack_r : in STD_LOGIC;
    periodic_rd_cntr_r : in STD_LOGIC;
    periodic_rd_r : in STD_LOGIC;
    wr_data_buf_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ui_cmd : entity is "mig_7series_v4_0_ui_cmd";
end ddr_mig_7series_v4_0_ui_cmd;

architecture STRUCTURE of ddr_mig_7series_v4_0_ui_cmd is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_addr_r10 : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[10]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[11]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[12]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[13]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[14]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[15]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[16]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[17]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[18]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[19]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[1]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[20]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[21]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[22]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[2]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[3]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[4]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[5]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[6]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[7]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[8]\ : STD_LOGIC;
  signal \app_addr_r1_reg_n_0_[9]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[10]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[11]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[12]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[13]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[14]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[15]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[16]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[17]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[18]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[19]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[1]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[20]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[21]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[22]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[2]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[4]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[5]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[6]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[7]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[8]\ : STD_LOGIC;
  signal \app_addr_r2_reg_n_0_[9]\ : STD_LOGIC;
  signal app_cmd_r1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_cmd_r2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^app_cmd_r2_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_en_r1 : STD_LOGIC;
  signal \^app_hi_pri_r2\ : STD_LOGIC;
  signal \^hi_priority\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rb_hit_busy_r_i_2__0_n_0\ : STD_LOGIC;
  signal \rb_hit_busy_r_i_2__1_n_0\ : STD_LOGIC;
  signal \rb_hit_busy_r_i_2__2_n_0\ : STD_LOGIC;
  signal rb_hit_busy_r_i_2_n_0 : STD_LOGIC;
  signal \^req_bank_r_lcl_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \req_data_buf_addr_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \^req_data_buf_addr_r_reg[2]\ : STD_LOGIC;
  signal \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]\ : STD_LOGIC;
  signal \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\ : STD_LOGIC;
  signal \^use_addr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[0]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[1]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[2]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \req_col_r[0]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \req_col_r[1]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \req_col_r[2]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \req_col_r[3]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \req_col_r[4]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \req_col_r[5]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \req_col_r[6]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \req_col_r[7]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \req_col_r[8]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \req_col_r[9]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \req_data_buf_addr_r[0]_i_2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \req_data_buf_addr_r[1]_i_2\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of req_priority_r_i_1 : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \req_row_r_lcl[0]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \req_row_r_lcl[10]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \req_row_r_lcl[11]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \req_row_r_lcl[12]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \req_row_r_lcl[1]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \req_row_r_lcl[2]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \req_row_r_lcl[3]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \req_row_r_lcl[4]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \req_row_r_lcl[5]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \req_row_r_lcl[6]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \req_row_r_lcl[7]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \req_row_r_lcl[8]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \req_row_r_lcl[9]_i_1\ : label is "soft_lutpair582";
begin
  E(0) <= \^e\(0);
  \app_cmd_r2_reg[1]_0\(0) <= \^app_cmd_r2_reg[1]_0\(0);
  app_hi_pri_r2 <= \^app_hi_pri_r2\;
  hi_priority <= \^hi_priority\;
  \req_bank_r_lcl_reg[2]\(2 downto 0) <= \^req_bank_r_lcl_reg[2]\(2 downto 0);
  \req_data_buf_addr_r_reg[2]\ <= \^req_data_buf_addr_r_reg[2]\;
  \strict_mode.rd_data_buf_addr_r_lcl_reg[0]\ <= \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]\;
  \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\ <= \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\;
  use_addr <= \^use_addr\;
\app_addr_r1[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => app_en,
      O => app_addr_r10
    );
\app_addr_r1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(0),
      Q => \app_addr_r1_reg_n_0_[0]\,
      R => reset_reg
    );
\app_addr_r1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(10),
      Q => \app_addr_r1_reg_n_0_[10]\,
      R => reset_reg
    );
\app_addr_r1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(11),
      Q => \app_addr_r1_reg_n_0_[11]\,
      R => reset_reg
    );
\app_addr_r1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(12),
      Q => \app_addr_r1_reg_n_0_[12]\,
      R => reset_reg
    );
\app_addr_r1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(13),
      Q => \app_addr_r1_reg_n_0_[13]\,
      R => reset_reg
    );
\app_addr_r1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(14),
      Q => \app_addr_r1_reg_n_0_[14]\,
      R => reset_reg
    );
\app_addr_r1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(15),
      Q => \app_addr_r1_reg_n_0_[15]\,
      R => reset_reg
    );
\app_addr_r1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(16),
      Q => \app_addr_r1_reg_n_0_[16]\,
      R => reset_reg
    );
\app_addr_r1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(17),
      Q => \app_addr_r1_reg_n_0_[17]\,
      R => reset_reg
    );
\app_addr_r1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(18),
      Q => \app_addr_r1_reg_n_0_[18]\,
      R => reset_reg
    );
\app_addr_r1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(19),
      Q => \app_addr_r1_reg_n_0_[19]\,
      R => reset_reg
    );
\app_addr_r1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(1),
      Q => \app_addr_r1_reg_n_0_[1]\,
      R => reset_reg
    );
\app_addr_r1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(20),
      Q => \app_addr_r1_reg_n_0_[20]\,
      R => reset_reg
    );
\app_addr_r1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(21),
      Q => \app_addr_r1_reg_n_0_[21]\,
      R => reset_reg
    );
\app_addr_r1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(22),
      Q => \app_addr_r1_reg_n_0_[22]\,
      R => reset_reg
    );
\app_addr_r1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(23),
      Q => p_1_in(0),
      R => reset_reg
    );
\app_addr_r1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(24),
      Q => p_1_in(1),
      R => reset_reg
    );
\app_addr_r1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(25),
      Q => p_1_in(2),
      R => reset_reg
    );
\app_addr_r1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(2),
      Q => \app_addr_r1_reg_n_0_[2]\,
      R => reset_reg
    );
\app_addr_r1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(3),
      Q => \app_addr_r1_reg_n_0_[3]\,
      R => reset_reg
    );
\app_addr_r1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(4),
      Q => \app_addr_r1_reg_n_0_[4]\,
      R => reset_reg
    );
\app_addr_r1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(5),
      Q => \app_addr_r1_reg_n_0_[5]\,
      R => reset_reg
    );
\app_addr_r1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(6),
      Q => \app_addr_r1_reg_n_0_[6]\,
      R => reset_reg
    );
\app_addr_r1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(7),
      Q => \app_addr_r1_reg_n_0_[7]\,
      R => reset_reg
    );
\app_addr_r1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(8),
      Q => \app_addr_r1_reg_n_0_[8]\,
      R => reset_reg
    );
\app_addr_r1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(9),
      Q => \app_addr_r1_reg_n_0_[9]\,
      R => reset_reg
    );
\app_addr_r2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[0]\,
      Q => \app_addr_r2_reg_n_0_[0]\,
      R => reset_reg
    );
\app_addr_r2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[10]\,
      Q => \app_addr_r2_reg_n_0_[10]\,
      R => reset_reg
    );
\app_addr_r2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[11]\,
      Q => \app_addr_r2_reg_n_0_[11]\,
      R => reset_reg
    );
\app_addr_r2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[12]\,
      Q => \app_addr_r2_reg_n_0_[12]\,
      R => reset_reg
    );
\app_addr_r2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[13]\,
      Q => \app_addr_r2_reg_n_0_[13]\,
      R => reset_reg
    );
\app_addr_r2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[14]\,
      Q => \app_addr_r2_reg_n_0_[14]\,
      R => reset_reg
    );
\app_addr_r2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[15]\,
      Q => \app_addr_r2_reg_n_0_[15]\,
      R => reset_reg
    );
\app_addr_r2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[16]\,
      Q => \app_addr_r2_reg_n_0_[16]\,
      R => reset_reg
    );
\app_addr_r2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[17]\,
      Q => \app_addr_r2_reg_n_0_[17]\,
      R => reset_reg
    );
\app_addr_r2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[18]\,
      Q => \app_addr_r2_reg_n_0_[18]\,
      R => reset_reg
    );
\app_addr_r2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[19]\,
      Q => \app_addr_r2_reg_n_0_[19]\,
      R => reset_reg
    );
\app_addr_r2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[1]\,
      Q => \app_addr_r2_reg_n_0_[1]\,
      R => reset_reg
    );
\app_addr_r2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[20]\,
      Q => \app_addr_r2_reg_n_0_[20]\,
      R => reset_reg
    );
\app_addr_r2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[21]\,
      Q => \app_addr_r2_reg_n_0_[21]\,
      R => reset_reg
    );
\app_addr_r2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[22]\,
      Q => \app_addr_r2_reg_n_0_[22]\,
      R => reset_reg
    );
\app_addr_r2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(0),
      Q => p_0_in(0),
      R => reset_reg
    );
\app_addr_r2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(1),
      Q => p_0_in(1),
      R => reset_reg
    );
\app_addr_r2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(2),
      Q => p_0_in(2),
      R => reset_reg
    );
\app_addr_r2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[2]\,
      Q => \app_addr_r2_reg_n_0_[2]\,
      R => reset_reg
    );
\app_addr_r2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[3]\,
      Q => \app_addr_r2_reg_n_0_[3]\,
      R => reset_reg
    );
\app_addr_r2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[4]\,
      Q => \app_addr_r2_reg_n_0_[4]\,
      R => reset_reg
    );
\app_addr_r2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[5]\,
      Q => \app_addr_r2_reg_n_0_[5]\,
      R => reset_reg
    );
\app_addr_r2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[6]\,
      Q => \app_addr_r2_reg_n_0_[6]\,
      R => reset_reg
    );
\app_addr_r2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[7]\,
      Q => \app_addr_r2_reg_n_0_[7]\,
      R => reset_reg
    );
\app_addr_r2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[8]\,
      Q => \app_addr_r2_reg_n_0_[8]\,
      R => reset_reg
    );
\app_addr_r2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \app_addr_r1_reg_n_0_[9]\,
      Q => \app_addr_r2_reg_n_0_[9]\,
      R => reset_reg
    );
\app_cmd_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd(0),
      Q => app_cmd_r1(0),
      R => '0'
    );
\app_cmd_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd(1),
      Q => \^app_cmd_r2_reg[1]_0\(0),
      R => '0'
    );
\app_cmd_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd_r1(0),
      Q => app_cmd_r2(0),
      R => '0'
    );
\app_cmd_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \^app_cmd_r2_reg[1]_0\(0),
      Q => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      R => '0'
    );
app_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_en,
      Q => app_en_r1,
      R => reset_reg
    );
app_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => app_en_r1,
      Q => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]\,
      R => reset_reg
    );
app_hi_pri_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^hi_priority\,
      Q => \^app_hi_pri_r2\,
      R => '0'
    );
app_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => app_rdy_ns,
      Q => \^e\(0),
      R => '0'
    );
\data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]\,
      I1 => \^e\(0),
      I2 => app_cmd_r2(0),
      I3 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      O => wr_accepted
    );
rb_hit_busy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__10\,
      I1 => \rb_hit_busy_r_i_2__0_n_0\,
      I2 => req_bank_r(4),
      I3 => p_0_in(1),
      I4 => \^e\(0),
      I5 => p_1_in(1),
      O => p_106_out
    );
\rb_hit_busy_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => \rb_hit_busy_r_i_2__1_n_0\,
      I2 => req_bank_r(1),
      I3 => p_0_in(1),
      I4 => \^e\(0),
      I5 => p_1_in(1),
      O => p_145_out
    );
\rb_hit_busy_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_0\,
      I1 => rb_hit_busy_r_i_2_n_0,
      I2 => req_bank_r(7),
      I3 => p_0_in(1),
      I4 => \^e\(0),
      I5 => p_1_in(1),
      O => p_67_out
    );
\rb_hit_busy_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11_1\,
      I1 => \rb_hit_busy_r_i_2__2_n_0\,
      I2 => req_bank_r(10),
      I3 => p_0_in(1),
      I4 => \^e\(0),
      I5 => p_1_in(1),
      O => p_28_out
    );
rb_hit_busy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in(2),
      I3 => req_bank_r(8),
      I4 => \^req_bank_r_lcl_reg[2]\(0),
      I5 => req_bank_r(6),
      O => rb_hit_busy_r_i_2_n_0
    );
\rb_hit_busy_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^e\(0),
      I2 => p_0_in(0),
      I3 => req_bank_r(3),
      I4 => \^req_bank_r_lcl_reg[2]\(2),
      I5 => req_bank_r(5),
      O => \rb_hit_busy_r_i_2__0_n_0\
    );
\rb_hit_busy_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in(2),
      I3 => req_bank_r(2),
      I4 => \^req_bank_r_lcl_reg[2]\(0),
      I5 => req_bank_r(0),
      O => \rb_hit_busy_r_i_2__1_n_0\
    );
\rb_hit_busy_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^e\(0),
      I2 => p_0_in(0),
      I3 => req_bank_r(9),
      I4 => \^req_bank_r_lcl_reg[2]\(2),
      I5 => req_bank_r(11),
      O => \rb_hit_busy_r_i_2__2_n_0\
    );
\req_bank_r_lcl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^e\(0),
      I2 => p_0_in(0),
      O => \^req_bank_r_lcl_reg[2]\(0)
    );
\req_bank_r_lcl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^e\(0),
      I2 => p_0_in(1),
      O => \^req_bank_r_lcl_reg[2]\(1)
    );
\req_bank_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in(2),
      O => \^req_bank_r_lcl_reg[2]\(2)
    );
\req_cmd_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2E2E2E2"
    )
        port map (
      I0 => app_cmd_r2(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_cntr_r,
      I5 => periodic_rd_r,
      O => rd_wr_r_lcl_reg
    );
\req_col_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[0]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[0]\,
      O => \req_col_r_reg[9]\(0)
    );
\req_col_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[1]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[1]\,
      O => \req_col_r_reg[9]\(1)
    );
\req_col_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[2]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[2]\,
      O => \req_col_r_reg[9]\(2)
    );
\req_col_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[3]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[3]\,
      O => \req_col_r_reg[9]\(3)
    );
\req_col_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[4]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[4]\,
      O => \req_col_r_reg[9]\(4)
    );
\req_col_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[5]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[5]\,
      O => \req_col_r_reg[9]\(5)
    );
\req_col_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[6]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[6]\,
      O => \req_col_r_reg[9]\(6)
    );
\req_col_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[7]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[7]\,
      O => \req_col_r_reg[9]\(7)
    );
\req_col_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[8]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[8]\,
      O => \req_col_r_reg[9]\(8)
    );
\req_col_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[9]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[9]\,
      O => \req_col_r_reg[9]\(9)
    );
\req_data_buf_addr_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1450FF00145000"
    )
        port map (
      I0 => reset_reg,
      I1 => \^use_addr\,
      I2 => Q(0),
      I3 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I4 => app_cmd_r2(0),
      I5 => wr_data_buf_addr(0),
      O => \req_data_buf_addr_r_reg[2]_0\(0)
    );
\req_data_buf_addr_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]\,
      O => \^use_addr\
    );
\req_data_buf_addr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1414FF00141400"
    )
        port map (
      I0 => reset_reg,
      I1 => \req_data_buf_addr_r[1]_i_2_n_0\,
      I2 => Q(1),
      I3 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I4 => app_cmd_r2(0),
      I5 => wr_data_buf_addr(1),
      O => \req_data_buf_addr_r_reg[2]_0\(1)
    );
\req_data_buf_addr_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I1 => app_cmd_r2(0),
      I2 => \^e\(0),
      I3 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]\,
      I4 => Q(0),
      O => \req_data_buf_addr_r[1]_i_2_n_0\
    );
\req_data_buf_addr_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0606FF00060600"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[2]\,
      I1 => Q(2),
      I2 => reset_reg,
      I3 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I4 => app_cmd_r2(0),
      I5 => wr_data_buf_addr(2),
      O => \req_data_buf_addr_r_reg[2]_0\(2)
    );
\req_data_buf_addr_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]\,
      I2 => \^e\(0),
      I3 => app_cmd_r2(0),
      I4 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I5 => Q(1),
      O => \^req_data_buf_addr_r_reg[2]\
    );
\req_data_buf_addr_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I1 => app_cmd_r2(0),
      O => \req_data_buf_addr_r_reg[3]\
    );
req_priority_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^app_hi_pri_r2\,
      I1 => \^e\(0),
      O => \^hi_priority\
    );
\req_row_r_lcl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[10]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[10]\,
      O => row(0)
    );
\req_row_r_lcl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[20]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[20]\,
      O => row(10)
    );
\req_row_r_lcl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[21]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[21]\,
      O => row(11)
    );
\req_row_r_lcl[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[22]\,
      O => row(12)
    );
\req_row_r_lcl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[11]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[11]\,
      O => row(1)
    );
\req_row_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[12]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[12]\,
      O => row(2)
    );
\req_row_r_lcl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[13]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[13]\,
      O => row(3)
    );
\req_row_r_lcl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[14]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[14]\,
      O => row(4)
    );
\req_row_r_lcl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[15]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[15]\,
      O => row(5)
    );
\req_row_r_lcl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[16]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[16]\,
      O => row(6)
    );
\req_row_r_lcl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[17]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[17]\,
      O => row(7)
    );
\req_row_r_lcl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[18]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[18]\,
      O => row(8)
    );
\req_row_r_lcl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \app_addr_r1_reg_n_0_[19]\,
      I1 => \^e\(0),
      I2 => \app_addr_r2_reg_n_0_[19]\,
      O => row(9)
    );
req_wr_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I1 => \^e\(0),
      I2 => \^app_cmd_r2_reg[1]_0\(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_cntr_r,
      I5 => periodic_rd_r,
      O => req_wr_r_lcl_reg
    );
\row_hit_ns_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[22]\,
      I3 => \req_row_r_lcl_reg[12]\(3),
      O => row_hit_r_reg(0)
    );
\row_hit_ns_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[22]\,
      I3 => \req_row_r_lcl_reg[12]\(1),
      O => row_hit_r_reg_0(0)
    );
\row_hit_ns_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[22]\,
      I3 => \req_row_r_lcl_reg[12]\(0),
      O => S(0)
    );
\row_hit_ns_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \app_addr_r2_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => \app_addr_r1_reg_n_0_[22]\,
      I3 => \req_row_r_lcl_reg[12]\(2),
      O => row_hit_r_reg_1(0)
    );
\strict_mode.rd_data_buf_addr_r_lcl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155500004000"
    )
        port map (
      I0 => reset_reg,
      I1 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]\,
      I2 => \^e\(0),
      I3 => app_cmd_r2(0),
      I4 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I5 => Q(0),
      O => D(0)
    );
\strict_mode.rd_data_buf_addr_r_lcl[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555510000000"
    )
        port map (
      I0 => reset_reg,
      I1 => \^strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I2 => app_cmd_r2(0),
      I3 => \^use_addr\,
      I4 => Q(0),
      I5 => Q(1),
      O => D(1)
    );
\strict_mode.rd_data_buf_addr_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^req_data_buf_addr_r_reg[2]\,
      I1 => Q(2),
      I2 => reset_reg,
      O => D(2)
    );
was_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => app_cmd_r2(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_r,
      O => was_wr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ui_rd_data is
  port (
    \rd_buf_indx.ram_init_done_r_lcl_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pointer_wr_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    reset_reg : in STD_LOGIC;
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 0 to 0 );
    \read_data_indx.rd_data_indx_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ui_rd_data : entity is "mig_7series_v4_0_ui_rd_data";
end ddr_mig_7series_v4_0_ui_rd_data;

architecture STRUCTURE of ddr_mig_7series_v4_0_ui_rd_data is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_init_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_buf_indx.ram_init_done_r_lcl_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0\ : STD_LOGIC;
  signal \^rd_buf_indx.ram_init_done_r_lcl_reg_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_buf_indx.rd_buf_indx_r_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal rd_data_buf_addr_r_lcl : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_buf_indx.ram_init_done_r_lcl_i_2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[0]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[1]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[2]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[3]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[4]_i_2\ : label is "soft_lutpair591";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \rd_buf_indx.ram_init_done_r_lcl_reg_0\ <= \^rd_buf_indx.ram_init_done_r_lcl_reg_0\;
\pointer_ram.rams[0].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ADDRA(1),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(1),
      O => pointer_wr_data(1)
    );
\pointer_ram.rams[0].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ADDRA(0),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(0),
      O => pointer_wr_data(0)
    );
\pointer_ram.rams[0].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_data_indx.rd_data_indx_r_reg[3]\(3),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(3),
      O => ADDRD(3)
    );
\pointer_ram.rams[0].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_data_indx.rd_data_indx_r_reg[3]\(2),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(2),
      O => ADDRD(2)
    );
\pointer_ram.rams[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_data_indx.rd_data_indx_r_reg[3]\(1),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(1),
      O => ADDRD(1)
    );
\pointer_ram.rams[0].RAM32M0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_data_indx.rd_data_indx_r_reg[3]\(0),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(0),
      O => ADDRD(0)
    );
\pointer_ram.rams[1].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ADDRA(3),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(3),
      O => pointer_wr_data(3)
    );
\pointer_ram.rams[1].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ADDRA(2),
      I1 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      I2 => ram_init_addr(2),
      O => pointer_wr_data(2)
    );
\rd_buf_indx.ram_init_done_r_lcl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => reset_reg,
      I1 => \rd_buf_indx.rd_buf_indx_r_reg__0\(4),
      I2 => \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0\,
      I3 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      O => \rd_buf_indx.ram_init_done_r_lcl_i_1_n_0\
    );
\rd_buf_indx.ram_init_done_r_lcl_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ram_init_addr(3),
      I1 => ram_init_addr(0),
      I2 => ram_init_addr(1),
      I3 => ram_init_addr(2),
      O => \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0\
    );
\rd_buf_indx.ram_init_done_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_buf_indx.ram_init_done_r_lcl_i_1_n_0\,
      Q => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      R => '0'
    );
\rd_buf_indx.rd_buf_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_init_addr(0),
      O => \p_0_in__2\(0)
    );
\rd_buf_indx.rd_buf_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_init_addr(0),
      I1 => ram_init_addr(1),
      O => \p_0_in__2\(1)
    );
\rd_buf_indx.rd_buf_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => ram_init_addr(2),
      I1 => ram_init_addr(1),
      I2 => ram_init_addr(0),
      O => \p_0_in__2\(2)
    );
\rd_buf_indx.rd_buf_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => ram_init_addr(3),
      I1 => ram_init_addr(0),
      I2 => ram_init_addr(1),
      I3 => ram_init_addr(2),
      O => \p_0_in__2\(3)
    );
\rd_buf_indx.rd_buf_indx_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_buf_indx.ram_init_done_r_lcl_reg_0\,
      O => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\
    );
\rd_buf_indx.rd_buf_indx_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \rd_buf_indx.rd_buf_indx_r_reg__0\(4),
      I1 => ram_init_addr(2),
      I2 => ram_init_addr(1),
      I3 => ram_init_addr(0),
      I4 => ram_init_addr(3),
      O => \p_0_in__2\(4)
    );
\rd_buf_indx.rd_buf_indx_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\,
      D => \p_0_in__2\(0),
      Q => ram_init_addr(0),
      R => reset_reg
    );
\rd_buf_indx.rd_buf_indx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\,
      D => \p_0_in__2\(1),
      Q => ram_init_addr(1),
      R => reset_reg
    );
\rd_buf_indx.rd_buf_indx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\,
      D => \p_0_in__2\(2),
      Q => ram_init_addr(2),
      R => reset_reg
    );
\rd_buf_indx.rd_buf_indx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\,
      D => \p_0_in__2\(3),
      Q => ram_init_addr(3),
      R => reset_reg
    );
\rd_buf_indx.rd_buf_indx_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0\,
      D => \p_0_in__2\(4),
      Q => \rd_buf_indx.rd_buf_indx_r_reg__0\(4),
      R => reset_reg
    );
\req_data_buf_addr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1540FFFF15400000"
    )
        port map (
      I0 => reset_reg,
      I1 => \^q\(2),
      I2 => \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I3 => rd_data_buf_addr_r_lcl(3),
      I4 => \app_cmd_r2_reg[1]\,
      I5 => DOB(0),
      O => D(0)
    );
\strict_mode.rd_data_buf_addr_r_lcl[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => reset_reg,
      I1 => \^q\(2),
      I2 => \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\,
      I3 => rd_data_buf_addr_r_lcl(3),
      O => \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0\
    );
\strict_mode.rd_data_buf_addr_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\strict_mode.rd_data_buf_addr_r_lcl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\strict_mode.rd_data_buf_addr_r_lcl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\strict_mode.rd_data_buf_addr_r_lcl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0\,
      Q => rd_data_buf_addr_r_lcl(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ui_wr_data is
  port (
    wr_data_buf_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    app_wdf_rdy : out STD_LOGIC;
    app_rdy_ns : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    CLK : in STD_LOGIC;
    \offset_pipe_1.offset_r2_reg[0]\ : in STD_LOGIC;
    pointer_wr_data : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_wdf_end : in STD_LOGIC;
    reset_reg : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    wr_accepted : in STD_LOGIC;
    accept_ns : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ui_wr_data : entity is "mig_7series_v4_0_ui_wr_data";
end ddr_mig_7series_v4_0_ui_wr_data;

architecture STRUCTURE of ddr_mig_7series_v4_0_ui_wr_data is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal app_rdy_r_i_2_n_0 : STD_LOGIC;
  signal app_rdy_r_i_3_n_0 : STD_LOGIC;
  signal app_wdf_data_r1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal app_wdf_end_r1 : STD_LOGIC;
  signal app_wdf_end_r1_i_1_n_0 : STD_LOGIC;
  signal app_wdf_mask_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^app_wdf_rdy\ : STD_LOGIC;
  signal app_wdf_wren_r1 : STD_LOGIC;
  signal app_wdf_wren_r1_i_1_n_0 : STD_LOGIC;
  signal \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \occupied_counter.app_wdf_rdy_r_i_2_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \occupied_counter.occ_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal wb_wr_data_addr0_r : STD_LOGIC;
  signal wb_wr_data_addr_r : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wb_wr_data_addr_w : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wdf_rdy_ns : STD_LOGIC;
  signal wr_buf_in_data : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal wr_buf_out_data_w : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal wr_data_addr_le : STD_LOGIC;
  signal wr_data_pntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_req_cnt_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\ : STD_LOGIC;
  signal \write_buffer.wr_buffer_ram[0].RAM32M0_i_13_n_0\ : STD_LOGIC;
  signal \write_data_control.wr_data_indx_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \occupied_counter.app_wdf_rdy_r_i_2\ : label is "soft_lutpair594";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \occupied_counter.app_wdf_rdy_r_reg\ : label is "no";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[0]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[13]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[15]_i_2\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[2]_i_1\ : label is "soft_lutpair597";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \pointer_ram.rams[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \pointer_ram.rams[1].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[0]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[1]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[2]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[3]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[0]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[1]_i_1\ : label is "soft_lutpair595";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \write_buffer.wr_buffer_ram[0].RAM32M0_i_12\ : label is "soft_lutpair594";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[10].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[11].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[2].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[3].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[4].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[5].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[6].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[7].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[8].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[9].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \write_data_control.wr_data_indx_r[2]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \write_data_control.wr_data_indx_r[3]_i_1\ : label is "soft_lutpair599";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  app_wdf_rdy <= \^app_wdf_rdy\;
app_rdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAA8"
    )
        port map (
      I0 => accept_ns,
      I1 => \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\,
      I2 => app_rdy_r_i_2_n_0,
      I3 => wr_req_cnt_r(4),
      I4 => app_rdy_r_i_3_n_0,
      I5 => reset_reg,
      O => app_rdy_ns
    );
app_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333133332233332"
    )
        port map (
      I0 => wr_req_cnt_r(2),
      I1 => reset_reg,
      I2 => wr_req_cnt_r(0),
      I3 => wr_accepted,
      I4 => p_0_in_0(0),
      I5 => wr_req_cnt_r(1),
      O => app_rdy_r_i_2_n_0
    );
app_rdy_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => wr_req_cnt_r(3),
      I2 => wr_req_cnt_r(1),
      I3 => wr_req_cnt_r(0),
      I4 => wr_accepted,
      I5 => wr_req_cnt_r(2),
      O => app_rdy_r_i_3_n_0
    );
\app_wdf_data_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(0),
      Q => app_wdf_data_r1(0),
      R => '0'
    );
\app_wdf_data_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(10),
      Q => app_wdf_data_r1(10),
      R => '0'
    );
\app_wdf_data_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(11),
      Q => app_wdf_data_r1(11),
      R => '0'
    );
\app_wdf_data_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(12),
      Q => app_wdf_data_r1(12),
      R => '0'
    );
\app_wdf_data_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(13),
      Q => app_wdf_data_r1(13),
      R => '0'
    );
\app_wdf_data_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(14),
      Q => app_wdf_data_r1(14),
      R => '0'
    );
\app_wdf_data_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(15),
      Q => app_wdf_data_r1(15),
      R => '0'
    );
\app_wdf_data_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(16),
      Q => app_wdf_data_r1(16),
      R => '0'
    );
\app_wdf_data_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(17),
      Q => app_wdf_data_r1(17),
      R => '0'
    );
\app_wdf_data_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(18),
      Q => app_wdf_data_r1(18),
      R => '0'
    );
\app_wdf_data_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(19),
      Q => app_wdf_data_r1(19),
      R => '0'
    );
\app_wdf_data_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(1),
      Q => app_wdf_data_r1(1),
      R => '0'
    );
\app_wdf_data_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(20),
      Q => app_wdf_data_r1(20),
      R => '0'
    );
\app_wdf_data_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(21),
      Q => app_wdf_data_r1(21),
      R => '0'
    );
\app_wdf_data_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(22),
      Q => app_wdf_data_r1(22),
      R => '0'
    );
\app_wdf_data_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(23),
      Q => app_wdf_data_r1(23),
      R => '0'
    );
\app_wdf_data_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(24),
      Q => app_wdf_data_r1(24),
      R => '0'
    );
\app_wdf_data_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(25),
      Q => app_wdf_data_r1(25),
      R => '0'
    );
\app_wdf_data_r1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(26),
      Q => app_wdf_data_r1(26),
      R => '0'
    );
\app_wdf_data_r1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(27),
      Q => app_wdf_data_r1(27),
      R => '0'
    );
\app_wdf_data_r1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(28),
      Q => app_wdf_data_r1(28),
      R => '0'
    );
\app_wdf_data_r1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(29),
      Q => app_wdf_data_r1(29),
      R => '0'
    );
\app_wdf_data_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(2),
      Q => app_wdf_data_r1(2),
      R => '0'
    );
\app_wdf_data_r1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(30),
      Q => app_wdf_data_r1(30),
      R => '0'
    );
\app_wdf_data_r1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(31),
      Q => app_wdf_data_r1(31),
      R => '0'
    );
\app_wdf_data_r1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(32),
      Q => app_wdf_data_r1(32),
      R => '0'
    );
\app_wdf_data_r1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(33),
      Q => app_wdf_data_r1(33),
      R => '0'
    );
\app_wdf_data_r1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(34),
      Q => app_wdf_data_r1(34),
      R => '0'
    );
\app_wdf_data_r1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(35),
      Q => app_wdf_data_r1(35),
      R => '0'
    );
\app_wdf_data_r1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(36),
      Q => app_wdf_data_r1(36),
      R => '0'
    );
\app_wdf_data_r1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(37),
      Q => app_wdf_data_r1(37),
      R => '0'
    );
\app_wdf_data_r1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(38),
      Q => app_wdf_data_r1(38),
      R => '0'
    );
\app_wdf_data_r1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(39),
      Q => app_wdf_data_r1(39),
      R => '0'
    );
\app_wdf_data_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(3),
      Q => app_wdf_data_r1(3),
      R => '0'
    );
\app_wdf_data_r1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(40),
      Q => app_wdf_data_r1(40),
      R => '0'
    );
\app_wdf_data_r1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(41),
      Q => app_wdf_data_r1(41),
      R => '0'
    );
\app_wdf_data_r1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(42),
      Q => app_wdf_data_r1(42),
      R => '0'
    );
\app_wdf_data_r1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(43),
      Q => app_wdf_data_r1(43),
      R => '0'
    );
\app_wdf_data_r1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(44),
      Q => app_wdf_data_r1(44),
      R => '0'
    );
\app_wdf_data_r1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(45),
      Q => app_wdf_data_r1(45),
      R => '0'
    );
\app_wdf_data_r1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(46),
      Q => app_wdf_data_r1(46),
      R => '0'
    );
\app_wdf_data_r1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(47),
      Q => app_wdf_data_r1(47),
      R => '0'
    );
\app_wdf_data_r1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(48),
      Q => app_wdf_data_r1(48),
      R => '0'
    );
\app_wdf_data_r1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(49),
      Q => app_wdf_data_r1(49),
      R => '0'
    );
\app_wdf_data_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(4),
      Q => app_wdf_data_r1(4),
      R => '0'
    );
\app_wdf_data_r1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(50),
      Q => app_wdf_data_r1(50),
      R => '0'
    );
\app_wdf_data_r1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(51),
      Q => app_wdf_data_r1(51),
      R => '0'
    );
\app_wdf_data_r1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(52),
      Q => app_wdf_data_r1(52),
      R => '0'
    );
\app_wdf_data_r1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(53),
      Q => app_wdf_data_r1(53),
      R => '0'
    );
\app_wdf_data_r1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(54),
      Q => app_wdf_data_r1(54),
      R => '0'
    );
\app_wdf_data_r1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(55),
      Q => app_wdf_data_r1(55),
      R => '0'
    );
\app_wdf_data_r1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(56),
      Q => app_wdf_data_r1(56),
      R => '0'
    );
\app_wdf_data_r1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(57),
      Q => app_wdf_data_r1(57),
      R => '0'
    );
\app_wdf_data_r1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(58),
      Q => app_wdf_data_r1(58),
      R => '0'
    );
\app_wdf_data_r1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(59),
      Q => app_wdf_data_r1(59),
      R => '0'
    );
\app_wdf_data_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(5),
      Q => app_wdf_data_r1(5),
      R => '0'
    );
\app_wdf_data_r1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(60),
      Q => app_wdf_data_r1(60),
      R => '0'
    );
\app_wdf_data_r1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(61),
      Q => app_wdf_data_r1(61),
      R => '0'
    );
\app_wdf_data_r1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(62),
      Q => app_wdf_data_r1(62),
      R => '0'
    );
\app_wdf_data_r1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(63),
      Q => app_wdf_data_r1(63),
      R => '0'
    );
\app_wdf_data_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(6),
      Q => app_wdf_data_r1(6),
      R => '0'
    );
\app_wdf_data_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(7),
      Q => app_wdf_data_r1(7),
      R => '0'
    );
\app_wdf_data_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(8),
      Q => app_wdf_data_r1(8),
      R => '0'
    );
\app_wdf_data_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_data(9),
      Q => app_wdf_data_r1(9),
      R => '0'
    );
app_wdf_end_r1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => app_wdf_end_r1,
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_end,
      I3 => reset_reg,
      O => app_wdf_end_r1_i_1_n_0
    );
app_wdf_end_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_wdf_end_r1_i_1_n_0,
      Q => app_wdf_end_r1,
      R => '0'
    );
\app_wdf_mask_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_mask(0),
      Q => app_wdf_mask_r1(0),
      R => '0'
    );
\app_wdf_mask_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_mask(1),
      Q => app_wdf_mask_r1(1),
      R => '0'
    );
\app_wdf_mask_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_mask(2),
      Q => app_wdf_mask_r1(2),
      R => '0'
    );
\app_wdf_mask_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_mask(3),
      Q => app_wdf_mask_r1(3),
      R => '0'
    );
\app_wdf_mask_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_mask(4),
      Q => app_wdf_mask_r1(4),
      R => '0'
    );
\app_wdf_mask_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_mask(5),
      Q => app_wdf_mask_r1(5),
      R => '0'
    );
\app_wdf_mask_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_mask(6),
      Q => app_wdf_mask_r1(6),
      R => '0'
    );
\app_wdf_mask_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^app_wdf_rdy\,
      D => app_wdf_mask(7),
      Q => app_wdf_mask_r1(7),
      R => '0'
    );
app_wdf_wren_r1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => app_wdf_wren_r1,
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_wren,
      I3 => reset_reg,
      O => app_wdf_wren_r1_i_1_n_0
    );
app_wdf_wren_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_wdf_wren_r1_i_1_n_0,
      Q => app_wdf_wren_r1,
      R => '0'
    );
\data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      O => p_0_in(0)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      O => p_0_in(1)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      I2 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      O => p_0_in(2)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      I2 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      I3 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      O => p_0_in(3)
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_accepted,
      D => p_0_in(0),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      R => reset_reg
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_accepted,
      D => p_0_in(1),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      R => reset_reg
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_accepted,
      D => p_0_in(2),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      R => reset_reg
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_accepted,
      D => p_0_in(3),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3),
      R => reset_reg
    );
\occupied_counter.app_wdf_rdy_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404044444044"
    )
        port map (
      I0 => reset_reg,
      I1 => ram_init_done_r,
      I2 => p_0_in_0(0),
      I3 => p_4_in,
      I4 => \occupied_counter.app_wdf_rdy_r_i_2_n_0\,
      I5 => \occupied_counter.occ_cnt_reg_n_0_[15]\,
      O => wdf_rdy_ns
    );
\occupied_counter.app_wdf_rdy_r_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => app_wdf_wren_r1,
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_end_r1,
      O => \occupied_counter.app_wdf_rdy_r_i_2_n_0\
    );
\occupied_counter.app_wdf_rdy_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wdf_rdy_ns,
      Q => \^app_wdf_rdy\,
      R => '0'
    );
\occupied_counter.occ_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[1]\,
      I1 => app_wdf_end_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_wren_r1,
      O => p_1_in_0(0)
    );
\occupied_counter.occ_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[11]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[9]\,
      O => p_1_in_0(10)
    );
\occupied_counter.occ_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[12]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[10]\,
      O => p_1_in_0(11)
    );
\occupied_counter.occ_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[13]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[11]\,
      O => p_1_in_0(12)
    );
\occupied_counter.occ_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => p_4_in,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[12]\,
      O => p_1_in_0(13)
    );
\occupied_counter.occ_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[15]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[13]\,
      O => p_1_in_0(14)
    );
\occupied_counter.occ_cnt[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => app_wdf_end_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_wren_r1,
      O => \occupied_counter.occ_cnt[15]_i_1_n_0\
    );
\occupied_counter.occ_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_4_in,
      I1 => app_wdf_end_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_wren_r1,
      O => p_1_in_0(15)
    );
\occupied_counter.occ_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[2]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[0]\,
      O => p_1_in_0(1)
    );
\occupied_counter.occ_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[3]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[1]\,
      O => p_1_in_0(2)
    );
\occupied_counter.occ_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[4]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[2]\,
      O => p_1_in_0(3)
    );
\occupied_counter.occ_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[5]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[3]\,
      O => p_1_in_0(4)
    );
\occupied_counter.occ_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[6]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[4]\,
      O => p_1_in_0(5)
    );
\occupied_counter.occ_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[7]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[5]\,
      O => p_1_in_0(6)
    );
\occupied_counter.occ_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[8]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[6]\,
      O => p_1_in_0(7)
    );
\occupied_counter.occ_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[9]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[7]\,
      O => p_1_in_0(8)
    );
\occupied_counter.occ_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[10]\,
      I1 => app_wdf_wren_r1,
      I2 => \^app_wdf_rdy\,
      I3 => app_wdf_end_r1,
      I4 => \occupied_counter.occ_cnt_reg_n_0_[8]\,
      O => p_1_in_0(9)
    );
\occupied_counter.occ_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(0),
      Q => \occupied_counter.occ_cnt_reg_n_0_[0]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(10),
      Q => \occupied_counter.occ_cnt_reg_n_0_[10]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(11),
      Q => \occupied_counter.occ_cnt_reg_n_0_[11]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(12),
      Q => \occupied_counter.occ_cnt_reg_n_0_[12]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(13),
      Q => \occupied_counter.occ_cnt_reg_n_0_[13]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(14),
      Q => p_4_in,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(15),
      Q => \occupied_counter.occ_cnt_reg_n_0_[15]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(1),
      Q => \occupied_counter.occ_cnt_reg_n_0_[1]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(2),
      Q => \occupied_counter.occ_cnt_reg_n_0_[2]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(3),
      Q => \occupied_counter.occ_cnt_reg_n_0_[3]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(4),
      Q => \occupied_counter.occ_cnt_reg_n_0_[4]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(5),
      Q => \occupied_counter.occ_cnt_reg_n_0_[5]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(6),
      Q => \occupied_counter.occ_cnt_reg_n_0_[6]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(7),
      Q => \occupied_counter.occ_cnt_reg_n_0_[7]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(8),
      Q => \occupied_counter.occ_cnt_reg_n_0_[8]\,
      R => reset_reg
    );
\occupied_counter.occ_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \occupied_counter.occ_cnt[15]_i_1_n_0\,
      D => p_1_in_0(9),
      Q => \occupied_counter.occ_cnt_reg_n_0_[9]\,
      R => reset_reg
    );
\pointer_ram.rams[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => B"00000",
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \write_data_control.wr_data_indx_r_reg__0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => ADDRD(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => pointer_wr_data(1 downto 0),
      DIC(1 downto 0) => pointer_wr_data(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => wr_data_buf_addr(1 downto 0),
      DOC(1 downto 0) => wr_data_pntr(1 downto 0),
      DOD(1 downto 0) => \NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \offset_pipe_1.offset_r2_reg[0]\
    );
\pointer_ram.rams[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => B"00000",
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \write_data_control.wr_data_indx_r_reg__0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => ADDRD(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => pointer_wr_data(3 downto 2),
      DIC(1 downto 0) => pointer_wr_data(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => wr_data_buf_addr(3 downto 2),
      DOC(1 downto 0) => wr_data_pntr(3 downto 2),
      DOD(1 downto 0) => \NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => \offset_pipe_1.offset_r2_reg[0]\
    );
\read_data_indx.rd_data_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__1\(0)
    );
\read_data_indx.rd_data_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__1\(1)
    );
\read_data_indx.rd_data_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \p_0_in__1\(2)
    );
\read_data_indx.rd_data_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \p_0_in__1\(3)
    );
\read_data_indx.rd_data_indx_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \^q\(0),
      R => reset_reg
    );
\read_data_indx.rd_data_indx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \^q\(1),
      R => reset_reg
    );
\read_data_indx.rd_data_indx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \^q\(2),
      R => reset_reg
    );
\read_data_indx.rd_data_indx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \^q\(3),
      R => reset_reg
    );
\read_data_indx.rd_data_upd_indx_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => E(0),
      Q => p_0_in_0(0),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4114"
    )
        port map (
      I0 => reset_reg,
      I1 => wr_req_cnt_r(0),
      I2 => wr_accepted,
      I3 => p_0_in_0(0),
      O => \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54150140"
    )
        port map (
      I0 => reset_reg,
      I1 => wr_req_cnt_r(0),
      I2 => wr_accepted,
      I3 => p_0_in_0(0),
      I4 => wr_req_cnt_r(1),
      O => \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555110000004"
    )
        port map (
      I0 => reset_reg,
      I1 => p_0_in_0(0),
      I2 => wr_accepted,
      I3 => wr_req_cnt_r(0),
      I4 => wr_req_cnt_r(1),
      I5 => wr_req_cnt_r(2),
      O => \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F99F0660"
    )
        port map (
      I0 => \wr_req_counter.wr_req_cnt_r[3]_i_2_n_0\,
      I1 => wr_req_cnt_r(2),
      I2 => wr_accepted,
      I3 => p_0_in_0(0),
      I4 => wr_req_cnt_r(3),
      I5 => reset_reg,
      O => \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAB"
    )
        port map (
      I0 => wr_req_cnt_r(2),
      I1 => wr_accepted,
      I2 => wr_req_cnt_r(0),
      I3 => wr_req_cnt_r(1),
      O => \wr_req_counter.wr_req_cnt_r[3]_i_2_n_0\
    );
\wr_req_counter.wr_req_cnt_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => wr_req_cnt_r(4),
      I1 => app_rdy_r_i_3_n_0,
      I2 => reset_reg,
      O => \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0\
    );
\wr_req_counter.wr_req_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0\,
      Q => wr_req_cnt_r(0),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0\,
      Q => wr_req_cnt_r(1),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0\,
      Q => wr_req_cnt_r(2),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0\,
      Q => wr_req_cnt_r(3),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0\,
      Q => wr_req_cnt_r(4),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(0),
      Q => \my_empty_reg[7]\(0),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(10),
      Q => \my_empty_reg[7]\(10),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(11),
      Q => \my_empty_reg[7]\(11),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(12),
      Q => \my_empty_reg[7]\(12),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(13),
      Q => \my_empty_reg[7]\(13),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(14),
      Q => \my_empty_reg[7]\(14),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(15),
      Q => \my_empty_reg[7]\(15),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(16),
      Q => \my_empty_reg[7]\(16),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(17),
      Q => \my_empty_reg[7]\(17),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(18),
      Q => \my_empty_reg[7]\(18),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(19),
      Q => \my_empty_reg[7]\(19),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(1),
      Q => \my_empty_reg[7]\(1),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(20),
      Q => \my_empty_reg[7]\(20),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(21),
      Q => \my_empty_reg[7]\(21),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(22),
      Q => \my_empty_reg[7]\(22),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(23),
      Q => \my_empty_reg[7]\(23),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(24),
      Q => \my_empty_reg[7]\(24),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(25),
      Q => \my_empty_reg[7]\(25),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(26),
      Q => \my_empty_reg[7]\(26),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(27),
      Q => \my_empty_reg[7]\(27),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(28),
      Q => \my_empty_reg[7]\(28),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(29),
      Q => \my_empty_reg[7]\(29),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(2),
      Q => \my_empty_reg[7]\(2),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(30),
      Q => \my_empty_reg[7]\(30),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(31),
      Q => \my_empty_reg[7]\(31),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(32),
      Q => \my_empty_reg[7]\(32),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(33),
      Q => \my_empty_reg[7]\(33),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(34),
      Q => \my_empty_reg[7]\(34),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(35),
      Q => \my_empty_reg[7]\(35),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(36),
      Q => \my_empty_reg[7]\(36),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(37),
      Q => \my_empty_reg[7]\(37),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(38),
      Q => \my_empty_reg[7]\(38),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(39),
      Q => \my_empty_reg[7]\(39),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(3),
      Q => \my_empty_reg[7]\(3),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(40),
      Q => \my_empty_reg[7]\(40),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(41),
      Q => \my_empty_reg[7]\(41),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(42),
      Q => \my_empty_reg[7]\(42),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(43),
      Q => \my_empty_reg[7]\(43),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(44),
      Q => \my_empty_reg[7]\(44),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(45),
      Q => \my_empty_reg[7]\(45),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(46),
      Q => \my_empty_reg[7]\(46),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(47),
      Q => \my_empty_reg[7]\(47),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(48),
      Q => \my_empty_reg[7]\(48),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(49),
      Q => \my_empty_reg[7]\(49),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(4),
      Q => \my_empty_reg[7]\(4),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(50),
      Q => \my_empty_reg[7]\(50),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(51),
      Q => \my_empty_reg[7]\(51),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(52),
      Q => \my_empty_reg[7]\(52),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(53),
      Q => \my_empty_reg[7]\(53),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(54),
      Q => \my_empty_reg[7]\(54),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(55),
      Q => \my_empty_reg[7]\(55),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(56),
      Q => \my_empty_reg[7]\(56),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(57),
      Q => \my_empty_reg[7]\(57),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(58),
      Q => \my_empty_reg[7]\(58),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(59),
      Q => \my_empty_reg[7]\(59),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(5),
      Q => \my_empty_reg[7]\(5),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(60),
      Q => \my_empty_reg[7]\(60),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(61),
      Q => \my_empty_reg[7]\(61),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(62),
      Q => \my_empty_reg[7]\(62),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(63),
      Q => \my_empty_reg[7]\(63),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(64),
      Q => \my_empty_reg[7]\(64),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(65),
      Q => \my_empty_reg[7]\(65),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(66),
      Q => \my_empty_reg[7]\(66),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(67),
      Q => \my_empty_reg[7]\(67),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(68),
      Q => \my_empty_reg[7]\(68),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(69),
      Q => \my_empty_reg[7]\(69),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(6),
      Q => \my_empty_reg[7]\(6),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(70),
      Q => \my_empty_reg[7]\(70),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(71),
      Q => \my_empty_reg[7]\(71),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(7),
      Q => \my_empty_reg[7]\(7),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(8),
      Q => \my_empty_reg[7]\(8),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_buf_out_data_w(9),
      Q => \my_empty_reg[7]\(9),
      R => '0'
    );
\write_buffer.wr_buffer_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(5 downto 4),
      DIB(1 downto 0) => wr_buf_in_data(3 downto 2),
      DIC(1 downto 0) => wr_buf_in_data(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(5 downto 4),
      DOB(1 downto 0) => wr_buf_out_data_w(3 downto 2),
      DOC(1 downto 0) => wr_buf_out_data_w(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(5),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(5),
      O => wr_buf_in_data(5)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wr_data_pntr(0),
      I1 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      I2 => wb_wr_data_addr_r(1),
      I3 => reset_reg,
      O => wb_wr_data_addr_w(1)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15051000"
    )
        port map (
      I0 => reset_reg,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_wren_r1,
      I3 => \^app_wdf_rdy\,
      I4 => wb_wr_data_addr0_r,
      O => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF55FF55"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_13_n_0\,
      I2 => app_wdf_wren_r1,
      I3 => \^app_wdf_rdy\,
      I4 => app_wdf_end_r1,
      O => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00BAFFFF"
    )
        port map (
      I0 => \occupied_counter.occ_cnt_reg_n_0_[15]\,
      I1 => \occupied_counter.app_wdf_rdy_r_i_2_n_0\,
      I2 => p_4_in,
      I3 => p_0_in_0(0),
      I4 => ram_init_done_r,
      I5 => reset_reg,
      O => \write_buffer.wr_buffer_ram[0].RAM32M0_i_13_n_0\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(4),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(4),
      O => wr_buf_in_data(4)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(3),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(3),
      O => wr_buf_in_data(3)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(2),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(2),
      O => wr_buf_in_data(2)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(1),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(1),
      O => wr_buf_in_data(1)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(0),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(0),
      O => wr_buf_in_data(0)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wr_data_pntr(3),
      I1 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      I2 => wb_wr_data_addr_r(4),
      I3 => reset_reg,
      O => wb_wr_data_addr_w(4)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wr_data_pntr(2),
      I1 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      I2 => wb_wr_data_addr_r(3),
      I3 => reset_reg,
      O => wb_wr_data_addr_w(3)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => wr_data_pntr(1),
      I1 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      I2 => wb_wr_data_addr_r(2),
      I3 => reset_reg,
      O => wb_wr_data_addr_w(2)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(65 downto 64),
      DIB(1 downto 0) => wr_buf_in_data(63 downto 62),
      DIC(1 downto 0) => wr_buf_in_data(61 downto 60),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(65 downto 64),
      DOB(1 downto 0) => wr_buf_out_data_w(63 downto 62),
      DOC(1 downto 0) => wr_buf_out_data_w(61 downto 60),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(1),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_mask_r1(1),
      O => wr_buf_in_data(65)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(0),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_mask_r1(0),
      O => wr_buf_in_data(64)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(63),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(63),
      O => wr_buf_in_data(63)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(62),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(62),
      O => wr_buf_in_data(62)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(61),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(61),
      O => wr_buf_in_data(61)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(60),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(60),
      O => wr_buf_in_data(60)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(71 downto 70),
      DIB(1 downto 0) => wr_buf_in_data(69 downto 68),
      DIC(1 downto 0) => wr_buf_in_data(67 downto 66),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(71 downto 70),
      DOB(1 downto 0) => wr_buf_out_data_w(69 downto 68),
      DOC(1 downto 0) => wr_buf_out_data_w(67 downto 66),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(7),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_mask_r1(7),
      O => wr_buf_in_data(71)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(6),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_mask_r1(6),
      O => wr_buf_in_data(70)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(5),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_mask_r1(5),
      O => wr_buf_in_data(69)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(4),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_mask_r1(4),
      O => wr_buf_in_data(68)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(3),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_mask_r1(3),
      O => wr_buf_in_data(67)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_mask(2),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_mask_r1(2),
      O => wr_buf_in_data(66)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(11 downto 10),
      DIB(1 downto 0) => wr_buf_in_data(9 downto 8),
      DIC(1 downto 0) => wr_buf_in_data(7 downto 6),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(11 downto 10),
      DOB(1 downto 0) => wr_buf_out_data_w(9 downto 8),
      DOC(1 downto 0) => wr_buf_out_data_w(7 downto 6),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(11),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(11),
      O => wr_buf_in_data(11)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(10),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(10),
      O => wr_buf_in_data(10)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(9),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(9),
      O => wr_buf_in_data(9)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(8),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(8),
      O => wr_buf_in_data(8)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(7),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(7),
      O => wr_buf_in_data(7)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(6),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(6),
      O => wr_buf_in_data(6)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(17 downto 16),
      DIB(1 downto 0) => wr_buf_in_data(15 downto 14),
      DIC(1 downto 0) => wr_buf_in_data(13 downto 12),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(17 downto 16),
      DOB(1 downto 0) => wr_buf_out_data_w(15 downto 14),
      DOC(1 downto 0) => wr_buf_out_data_w(13 downto 12),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(17),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(17),
      O => wr_buf_in_data(17)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(16),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(16),
      O => wr_buf_in_data(16)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(15),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(15),
      O => wr_buf_in_data(15)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(14),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(14),
      O => wr_buf_in_data(14)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(13),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(13),
      O => wr_buf_in_data(13)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(12),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(12),
      O => wr_buf_in_data(12)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(23 downto 22),
      DIB(1 downto 0) => wr_buf_in_data(21 downto 20),
      DIC(1 downto 0) => wr_buf_in_data(19 downto 18),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(23 downto 22),
      DOB(1 downto 0) => wr_buf_out_data_w(21 downto 20),
      DOC(1 downto 0) => wr_buf_out_data_w(19 downto 18),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(23),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(23),
      O => wr_buf_in_data(23)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(22),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(22),
      O => wr_buf_in_data(22)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(21),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(21),
      O => wr_buf_in_data(21)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(20),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(20),
      O => wr_buf_in_data(20)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(19),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(19),
      O => wr_buf_in_data(19)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(18),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(18),
      O => wr_buf_in_data(18)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(29 downto 28),
      DIB(1 downto 0) => wr_buf_in_data(27 downto 26),
      DIC(1 downto 0) => wr_buf_in_data(25 downto 24),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(29 downto 28),
      DOB(1 downto 0) => wr_buf_out_data_w(27 downto 26),
      DOC(1 downto 0) => wr_buf_out_data_w(25 downto 24),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(29),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(29),
      O => wr_buf_in_data(29)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(28),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(28),
      O => wr_buf_in_data(28)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(27),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(27),
      O => wr_buf_in_data(27)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(26),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(26),
      O => wr_buf_in_data(26)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(25),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(25),
      O => wr_buf_in_data(25)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(24),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(24),
      O => wr_buf_in_data(24)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(35 downto 34),
      DIB(1 downto 0) => wr_buf_in_data(33 downto 32),
      DIC(1 downto 0) => wr_buf_in_data(31 downto 30),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(35 downto 34),
      DOB(1 downto 0) => wr_buf_out_data_w(33 downto 32),
      DOC(1 downto 0) => wr_buf_out_data_w(31 downto 30),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(35),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(35),
      O => wr_buf_in_data(35)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(34),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(34),
      O => wr_buf_in_data(34)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(33),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(33),
      O => wr_buf_in_data(33)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(32),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(32),
      O => wr_buf_in_data(32)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(31),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(31),
      O => wr_buf_in_data(31)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(30),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(30),
      O => wr_buf_in_data(30)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(41 downto 40),
      DIB(1 downto 0) => wr_buf_in_data(39 downto 38),
      DIC(1 downto 0) => wr_buf_in_data(37 downto 36),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(41 downto 40),
      DOB(1 downto 0) => wr_buf_out_data_w(39 downto 38),
      DOC(1 downto 0) => wr_buf_out_data_w(37 downto 36),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(41),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(41),
      O => wr_buf_in_data(41)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(40),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(40),
      O => wr_buf_in_data(40)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(39),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(39),
      O => wr_buf_in_data(39)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(38),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(38),
      O => wr_buf_in_data(38)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(37),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(37),
      O => wr_buf_in_data(37)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(36),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(36),
      O => wr_buf_in_data(36)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(47 downto 46),
      DIB(1 downto 0) => wr_buf_in_data(45 downto 44),
      DIC(1 downto 0) => wr_buf_in_data(43 downto 42),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(47 downto 46),
      DOB(1 downto 0) => wr_buf_out_data_w(45 downto 44),
      DOC(1 downto 0) => wr_buf_out_data_w(43 downto 42),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(47),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(47),
      O => wr_buf_in_data(47)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(46),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(46),
      O => wr_buf_in_data(46)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(45),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(45),
      O => wr_buf_in_data(45)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(44),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(44),
      O => wr_buf_in_data(44)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(43),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(43),
      O => wr_buf_in_data(43)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(42),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(42),
      O => wr_buf_in_data(42)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(53 downto 52),
      DIB(1 downto 0) => wr_buf_in_data(51 downto 50),
      DIC(1 downto 0) => wr_buf_in_data(49 downto 48),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(53 downto 52),
      DOB(1 downto 0) => wr_buf_out_data_w(51 downto 50),
      DOC(1 downto 0) => wr_buf_out_data_w(49 downto 48),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(53),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(53),
      O => wr_buf_in_data(53)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(52),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(52),
      O => wr_buf_in_data(52)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(51),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(51),
      O => wr_buf_in_data(51)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(50),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(50),
      O => wr_buf_in_data(50)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(49),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(49),
      O => wr_buf_in_data(49)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(48),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(48),
      O => wr_buf_in_data(48)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      DIA(1 downto 0) => wr_buf_in_data(59 downto 58),
      DIB(1 downto 0) => wr_buf_in_data(57 downto 56),
      DIC(1 downto 0) => wr_buf_in_data(55 downto 54),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => wr_buf_out_data_w(59 downto 58),
      DOB(1 downto 0) => wr_buf_out_data_w(57 downto 56),
      DOC(1 downto 0) => wr_buf_out_data_w(55 downto 54),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(59),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(59),
      O => wr_buf_in_data(59)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(58),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(58),
      O => wr_buf_in_data(58)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(57),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(57),
      O => wr_buf_in_data(57)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(56),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(56),
      O => wr_buf_in_data(56)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(55),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(55),
      O => wr_buf_in_data(55)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => app_wdf_data(54),
      I1 => \^app_wdf_rdy\,
      I2 => app_wdf_data_r1(54),
      O => wr_buf_in_data(54)
    );
\write_data_control.wb_wr_data_addr0_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0\,
      Q => wb_wr_data_addr0_r,
      R => '0'
    );
\write_data_control.wb_wr_data_addr_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0\,
      O => wr_data_addr_le
    );
\write_data_control.wb_wr_data_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => wr_data_pntr(0),
      Q => wb_wr_data_addr_r(1),
      R => reset_reg
    );
\write_data_control.wb_wr_data_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => wr_data_pntr(1),
      Q => wb_wr_data_addr_r(2),
      R => reset_reg
    );
\write_data_control.wb_wr_data_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => wr_data_pntr(2),
      Q => wb_wr_data_addr_r(3),
      R => reset_reg
    );
\write_data_control.wb_wr_data_addr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => wr_data_pntr(3),
      Q => wb_wr_data_addr_r(4),
      R => reset_reg
    );
\write_data_control.wr_data_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\write_data_control.wr_data_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(0),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\write_data_control.wr_data_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(2),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(1),
      I2 => \write_data_control.wr_data_indx_r_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\write_data_control.wr_data_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(3),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(0),
      I2 => \write_data_control.wr_data_indx_r_reg__0\(1),
      I3 => \write_data_control.wr_data_indx_r_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\write_data_control.wr_data_indx_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__0\(0),
      Q => \write_data_control.wr_data_indx_r_reg__0\(0),
      S => reset_reg
    );
\write_data_control.wr_data_indx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__0\(1),
      Q => \write_data_control.wr_data_indx_r_reg__0\(1),
      R => reset_reg
    );
\write_data_control.wr_data_indx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__0\(2),
      Q => \write_data_control.wr_data_indx_r_reg__0\(2),
      R => reset_reg
    );
\write_data_control.wr_data_indx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__0\(3),
      Q => \write_data_control.wr_data_indx_r_reg__0\(3),
      R => reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_arb_row_col is
  port (
    \cmd_pipe_plus.mc_cmd_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_cas_n_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_aux_out0_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rcd_timer_gt_2.rcd_timer_r_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grant_r_reg[1]\ : out STD_LOGIC;
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_data_offset_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[3]\ : out STD_LOGIC;
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_rd_wr : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns0 : out STD_LOGIC;
    col_size : out STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ras_timer_zero_r_reg : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    override_demand_r_reg : out STD_LOGIC;
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_1\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_2\ : out STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_3\ : out STD_LOGIC;
    act_this_rank : out STD_LOGIC;
    \inhbt_act_faw.faw_cnt_r_reg[0]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    \grant_r_reg[1]_3\ : out STD_LOGIC;
    \starve_limit_cntr_r_reg[0]\ : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    ras_timer_zero_r_reg_1 : out STD_LOGIC;
    ras_timer_zero_r_reg_2 : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    demand_priority_r_reg_0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[0]\ : out STD_LOGIC;
    granted_row_ns : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rnk_config_strobe_ns : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    col_wait_r_reg : in STD_LOGIC;
    demand_priority_r_reg_1 : in STD_LOGIC;
    row_cmd_wr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inhbt_act_faw_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    mc_aux_out_r_1 : in STD_LOGIC;
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0\ : in STD_LOGIC;
    mc_aux_out_r_2 : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r1 : in STD_LOGIC;
    req_periodic_rd_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    col_periodic_rd_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg : in STD_LOGIC;
    rd_wr_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC;
    col_size_r : in STD_LOGIC;
    col_rd_wr_r : in STD_LOGIC;
    req_data_buf_addr_r : in STD_LOGIC_VECTOR ( 15 downto 0 );
    col_wait_r_reg_0 : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC;
    col_wait_r_reg_1 : in STD_LOGIC;
    p_17_in_0 : in STD_LOGIC;
    demand_priority_r_reg_2 : in STD_LOGIC;
    demand_priority_r_reg_3 : in STD_LOGIC;
    \order_q_r_reg[1]_0\ : in STD_LOGIC;
    demand_priority_r_reg_4 : in STD_LOGIC;
    demand_priority_r_reg_5 : in STD_LOGIC;
    override_demand_r_reg_0 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    override_demand_r_reg_1 : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    req_row_r : in STD_LOGIC_VECTOR ( 45 downto 0 );
    act_wait_r_lcl_reg : in STD_LOGIC;
    \req_row_r_lcl_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    override_demand_r : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    rnk_config_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    \grant_r_reg[1]_4\ : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    \grant_r_reg[1]_5\ : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_4 : in STD_LOGIC;
    demand_act_priority_r_5 : in STD_LOGIC;
    demand_act_priority_r_6 : in STD_LOGIC;
    \req_col_r_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_col_r_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_col_r_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_col_r_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_7 : in STD_LOGIC;
    auto_pre_r_8 : in STD_LOGIC;
    auto_pre_r_9 : in STD_LOGIC;
    req_bank_rdy_r : in STD_LOGIC;
    req_bank_rdy_r_10 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_arb_row_col : entity is "mig_7series_v4_0_arb_row_col";
end ddr_mig_7series_v4_0_arb_row_col;

architecture STRUCTURE of ddr_mig_7series_v4_0_arb_row_col is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cmd_pipe_plus.mc_cas_n_reg[1]\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_cmd_reg[0]\ : STD_LOGIC;
  signal \cmd_pipe_plus.mc_we_n[1]_i_4_n_0\ : STD_LOGIC;
  signal config_arb0_n_2 : STD_LOGIC;
  signal config_arb0_n_3 : STD_LOGIC;
  signal config_arb0_n_4 : STD_LOGIC;
  signal granted_col_ns : STD_LOGIC;
  signal \^override_demand_r_reg\ : STD_LOGIC;
  signal rnk_config_strobe : STD_LOGIC;
  signal rnk_config_strobe_0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal rnk_config_valid_r : STD_LOGIC;
  signal rnk_config_valid_r_lcl_i_1_n_0 : STD_LOGIC;
  signal sent_row : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \cmd_pipe_plus.mc_cas_n_reg[1]\ <= \^cmd_pipe_plus.mc_cas_n_reg[1]\;
  \cmd_pipe_plus.mc_cmd_reg[0]\ <= \^cmd_pipe_plus.mc_cmd_reg[0]\;
  override_demand_r_reg <= \^override_demand_r_reg\;
\cmd_pipe_plus.mc_cas_n[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cmd_reg[0]\,
      O => mc_cas_n_ns(0)
    );
\cmd_pipe_plus.mc_we_n[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cmd_pipe_plus.mc_cas_n_reg[1]\,
      I1 => sent_row,
      O => \cmd_pipe_plus.mc_we_n[1]_i_4_n_0\
    );
col_arb0: entity work.\ddr_mig_7series_v4_0_round_robin_arb__parameterized3\
     port map (
      CLK => CLK,
      DIA(1 downto 0) => DIA(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      Q(3 downto 0) => \^q\(3 downto 0),
      auto_pre_r => auto_pre_r,
      auto_pre_r_7 => auto_pre_r_7,
      auto_pre_r_8 => auto_pre_r_8,
      auto_pre_r_9 => auto_pre_r_9,
      \cmd_pipe_plus.mc_address_reg[10]\(10 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(10 downto 0),
      \cmd_pipe_plus.mc_aux_out0_reg[1]\ => \cmd_pipe_plus.mc_aux_out0_reg[1]\,
      \cmd_pipe_plus.mc_aux_out0_reg[1]_0\ => \cmd_pipe_plus.mc_aux_out0_reg[1]_0\,
      \cmd_pipe_plus.mc_bank_reg[2]\(2 downto 0) => \cmd_pipe_plus.mc_bank_reg[5]\(2 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[0]\ => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      \cmd_pipe_plus.mc_data_offset_reg[1]\ => \cmd_pipe_plus.mc_data_offset_reg[1]\,
      \cmd_pipe_plus.mc_ras_n_reg[0]\ => \cmd_pipe_plus.mc_ras_n_reg[0]\,
      \cmd_pipe_plus.mc_we_n_reg[0]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      \cmd_pipe_plus.mc_we_n_reg[0]_0\ => \cmd_pipe_plus.mc_we_n_reg[0]\,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr => col_rd_wr,
      col_rd_wr_r => col_rd_wr_r,
      col_size => col_size,
      col_size_r => col_size_r,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      demand_priority_r_reg => demand_priority_r_reg,
      demand_priority_r_reg_0 => demand_priority_r_reg_0,
      demand_priority_r_reg_1 => demand_priority_r_reg_3,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]\,
      granted_col_ns => granted_col_ns,
      granted_col_r_reg => \^cmd_pipe_plus.mc_cmd_reg[0]\,
      granted_col_r_reg_0 => config_arb0_n_3,
      int_read_this_rank => int_read_this_rank,
      mc_aux_out_r_1 => mc_aux_out_r_1,
      mc_aux_out_r_2 => mc_aux_out_r_2,
      mc_cmd_ns(0) => mc_cmd_ns(0),
      mc_data_offset_ns(0) => mc_data_offset_ns(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      offset_ns0 => offset_ns0,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_1 => ofs_rdy_r_1,
      ofs_rdy_r_2 => ofs_rdy_r_2,
      ofs_rdy_r_reg => config_arb0_n_4,
      ofs_rdy_r_reg_0 => config_arb0_n_2,
      \order_q_r_reg[0]\ => \order_q_r_reg[0]\,
      \order_q_r_reg[0]_0\ => \order_q_r_reg[0]_0\,
      override_demand_r => override_demand_r,
      override_demand_r_reg => \^override_demand_r_reg\,
      override_demand_r_reg_0 => override_demand_r_reg_0,
      override_demand_r_reg_1 => override_demand_r_reg_1,
      p_17_in => p_17_in,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\(0) => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\(0),
      ras_timer_zero_r_reg => ras_timer_zero_r_reg,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg_0,
      ras_timer_zero_r_reg_1 => ras_timer_zero_r_reg_1,
      ras_timer_zero_r_reg_2 => ras_timer_zero_r_reg_2,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      rd_wr_r(3 downto 0) => rd_wr_r(3 downto 0),
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      \read_fifo.fifo_out_data_r_reg[6]\(0) => \read_fifo.fifo_out_data_r_reg[6]\(0),
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_10 => req_bank_rdy_r_10,
      \req_col_r_reg[9]\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_col_r_reg[9]_0\(9 downto 0) => \req_col_r_reg[9]_0\(9 downto 0),
      \req_col_r_reg[9]_1\(9 downto 0) => \req_col_r_reg[9]_1\(9 downto 0),
      \req_col_r_reg[9]_2\(9 downto 0) => \req_col_r_reg[9]_2\(9 downto 0),
      req_data_buf_addr_r(15 downto 0) => req_data_buf_addr_r(15 downto 0),
      req_periodic_rd_r(3 downto 0) => req_periodic_rd_r(3 downto 0),
      rnk_config_strobe => rnk_config_strobe,
      rnk_config_strobe_0(4 downto 0) => rnk_config_strobe_0(5 downto 1),
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14_0\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      \rtw_timer.rtw_cnt_r_reg[2]_0\(1 downto 0) => \rtw_timer.rtw_cnt_r_reg[2]_0\(1 downto 0),
      \starve_limit_cntr_r_reg[0]\ => \starve_limit_cntr_r_reg[0]\,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0),
      \wtr_timer.wtr_cnt_r_reg[1]\ => \wtr_timer.wtr_cnt_r_reg[1]\
    );
config_arb0: entity work.\ddr_mig_7series_v4_0_round_robin_arb__parameterized2\
     port map (
      CLK => CLK,
      Q(2 downto 0) => \^q\(2 downto 0),
      col_wait_r => col_wait_r,
      col_wait_r_reg => col_wait_r_reg_0,
      col_wait_r_reg_0 => col_wait_r_reg,
      col_wait_r_reg_1 => col_wait_r_reg_1,
      demand_priority_r_reg => demand_priority_r_reg_2,
      demand_priority_r_reg_0 => demand_priority_r_reg_3,
      demand_priority_r_reg_1 => demand_priority_r_reg_1,
      demand_priority_r_reg_2 => demand_priority_r_reg_4,
      demand_priority_r_reg_3 => demand_priority_r_reg_5,
      \genblk3[2].rnk_config_strobe_r_reg[2]\ => \^override_demand_r_reg\,
      \grant_r_reg[0]_0\ => \grant_r_reg[0]\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_0\,
      \grant_r_reg[1]_1\ => config_arb0_n_2,
      \grant_r_reg[1]_2\ => config_arb0_n_3,
      \grant_r_reg[3]_0\ => config_arb0_n_4,
      granted_col_r_reg => \^cmd_pipe_plus.mc_cmd_reg[0]\,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_1 => ofs_rdy_r_1,
      ofs_rdy_r_3 => ofs_rdy_r_3,
      \order_q_r_reg[0]\ => \order_q_r_reg[0]_0\,
      \order_q_r_reg[0]_0\ => \order_q_r_reg[0]\,
      \order_q_r_reg[1]\ => \order_q_r_reg[1]\,
      \order_q_r_reg[1]_0\ => \order_q_r_reg[1]_0\,
      override_demand_r => override_demand_r,
      p_0_in => p_0_in,
      p_17_in => p_17_in,
      p_17_in_0 => p_17_in_0,
      rnk_config_r => rnk_config_r,
      rnk_config_strobe => rnk_config_strobe,
      rnk_config_valid_r => rnk_config_valid_r,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\
    );
\genblk3[1].rnk_config_strobe_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe,
      Q => rnk_config_strobe_0(1),
      R => '0'
    );
\genblk3[2].rnk_config_strobe_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(1),
      Q => rnk_config_strobe_0(2),
      R => '0'
    );
\genblk3[3].rnk_config_strobe_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(2),
      Q => rnk_config_strobe_0(3),
      R => '0'
    );
\genblk3[4].rnk_config_strobe_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(3),
      Q => rnk_config_strobe_0(4),
      R => '0'
    );
\genblk3[5].rnk_config_strobe_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_0(4),
      Q => rnk_config_strobe_0(5),
      R => '0'
    );
granted_col_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => granted_col_ns,
      Q => \^cmd_pipe_plus.mc_cmd_reg[0]\,
      R => '0'
    );
granted_row_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => granted_row_ns,
      Q => sent_row,
      R => '0'
    );
insert_maint_r1_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => insert_maint_r,
      Q => \^cmd_pipe_plus.mc_cas_n_reg[1]\,
      R => '0'
    );
\rnk_config_strobe_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_ns,
      Q => rnk_config_strobe,
      R => '0'
    );
rnk_config_valid_r_lcl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => rnk_config_valid_r,
      I1 => col_wait_r_reg,
      I2 => demand_priority_r_reg_1,
      O => rnk_config_valid_r_lcl_i_1_n_0
    );
rnk_config_valid_r_lcl_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rnk_config_valid_r_lcl_i_1_n_0,
      Q => rnk_config_valid_r,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
row_arb0: entity work.\ddr_mig_7series_v4_0_round_robin_arb__parameterized1\
     port map (
      CLK => CLK,
      Q(3 downto 0) => \rcd_timer_gt_2.rcd_timer_r_reg[0]\(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      act_wait_r_lcl_reg => act_wait_r_lcl_reg,
      auto_pre_r_lcl_reg => auto_pre_r_lcl_reg,
      auto_pre_r_lcl_reg_0 => auto_pre_r_lcl_reg_0,
      auto_pre_r_lcl_reg_1 => auto_pre_r_lcl_reg_1,
      auto_pre_r_lcl_reg_2 => auto_pre_r_lcl_reg_2,
      \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(23 downto 11),
      \cmd_pipe_plus.mc_bank_reg[5]\(2 downto 0) => \cmd_pipe_plus.mc_bank_reg[5]\(5 downto 3),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(1),
      demand_act_priority_r => demand_act_priority_r,
      demand_act_priority_r_4 => demand_act_priority_r_4,
      demand_act_priority_r_5 => demand_act_priority_r_5,
      demand_act_priority_r_6 => demand_act_priority_r_6,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_1\ => \grant_r_reg[1]_1\,
      \grant_r_reg[1]_2\ => \grant_r_reg[1]_2\,
      \grant_r_reg[1]_3\ => \grant_r_reg[1]_3\,
      \grant_r_reg[1]_4\ => \grant_r_reg[1]_4\,
      \grant_r_reg[1]_5\ => \grant_r_reg[1]_5\,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]\,
      \grant_r_reg[2]_1\ => \grant_r_reg[2]_0\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]_0\,
      \grant_r_reg[3]_1\ => \grant_r_reg[3]_1\,
      \inhbt_act_faw.faw_cnt_r_reg[0]\ => \inhbt_act_faw.faw_cnt_r_reg[0]\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r => insert_maint_r,
      insert_maint_r1_lcl_reg => \^cmd_pipe_plus.mc_cas_n_reg[1]\,
      insert_maint_r1_lcl_reg_0 => \cmd_pipe_plus.mc_we_n[1]_i_4_n_0\,
      maint_rank_r => maint_rank_r,
      maint_srx_r => maint_srx_r,
      mc_cas_n_ns(0) => mc_cas_n_ns(1),
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      \rcd_timer_gt_2.rcd_timer_r_reg[0]\ => \rcd_timer_gt_2.rcd_timer_r_reg[0]_0\,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_0\ => \rcd_timer_gt_2.rcd_timer_r_reg[0]_1\,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_1\ => \rcd_timer_gt_2.rcd_timer_r_reg[0]_2\,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_2\ => \rcd_timer_gt_2.rcd_timer_r_reg[0]_3\,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      req_row_r(45 downto 0) => req_row_r(45 downto 0),
      \req_row_r_lcl_reg[12]\(3 downto 0) => \req_row_r_lcl_reg[12]\(3 downto 0),
      row_cmd_wr(3 downto 0) => row_cmd_wr(3 downto 0),
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      sent_row => sent_row
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_bank_cntrl is
  port (
    idle_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rb_hit_busy_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    bm_end_r1 : out STD_LOGIC;
    row_cmd_wr : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r : out STD_LOGIC;
    ordered_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_priority_r_reg : out STD_LOGIC;
    head_r_lcl_reg : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg_0\ : out STD_LOGIC;
    head_r_lcl_reg_0 : out STD_LOGIC;
    head_r_lcl_reg_1 : out STD_LOGIC;
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    \ras_timer_r_reg[1]\ : out STD_LOGIC;
    \ras_timer_r_reg[2]\ : out STD_LOGIC;
    \q_entry_r_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[0]\ : out STD_LOGIC;
    \q_entry_r_reg[1]\ : out STD_LOGIC;
    \q_entry_r_reg[1]_0\ : out STD_LOGIC;
    \q_entry_r_reg[0]_0\ : out STD_LOGIC;
    \q_entry_r_reg[1]_1\ : out STD_LOGIC;
    \q_entry_r_reg[0]_1\ : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \rnk_config_strobe_r_reg[0]\ : out STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \grant_r_reg[0]_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_3\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_4\ : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    accept_internal_r_reg : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    pre_passing_open_bank_r_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    \grant_r_reg[3]\ : in STD_LOGIC;
    demand_priority_r_reg : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    \grant_r_reg[3]_0\ : in STD_LOGIC;
    req_wr_r_lcl_reg : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_hi_pri_r2 : in STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    \grant_r_reg[0]_2\ : in STD_LOGIC;
    \grant_r_reg[3]_1\ : in STD_LOGIC;
    \grant_r_reg[2]\ : in STD_LOGIC;
    accept_r_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    demanded_prior_r_reg : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    req_bank_rdy_r_reg_0 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    reset_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    idle_r_lcl_reg_1 : in STD_LOGIC;
    ordered_r_lcl_reg : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_bank_cntrl : entity is "mig_7series_v4_0_bank_cntrl";
end ddr_mig_7series_v4_0_bank_cntrl;

architecture STRUCTURE of ddr_mig_7series_v4_0_bank_cntrl is
  signal act_wait_ns : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal bank_compare0_n_5 : STD_LOGIC;
  signal bank_compare0_n_6 : STD_LOGIC;
  signal bank_compare0_n_7 : STD_LOGIC;
  signal bank_queue0_n_10 : STD_LOGIC;
  signal bank_queue0_n_20 : STD_LOGIC;
  signal bank_queue0_n_23 : STD_LOGIC;
  signal bank_queue0_n_33 : STD_LOGIC;
  signal bank_state0_n_20 : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal head_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^head_r_lcl_reg_1\ : STD_LOGIC;
  signal idle_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_130_out : STD_LOGIC;
  signal \^p_17_in\ : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[1]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[2]\ : STD_LOGIC;
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ : STD_LOGIC;
  signal \^rb_hit_busy_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rd_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_priority_r : STD_LOGIC;
  signal \^req_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^row_cmd_wr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rtp_timer_ns0 : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal wait_for_maint_r : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  head_r_lcl_reg_1 <= \^head_r_lcl_reg_1\;
  idle_r(0) <= \^idle_r\(0);
  p_17_in <= \^p_17_in\;
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \ras_timer_r_reg[1]\ <= \^ras_timer_r_reg[1]\;
  \ras_timer_r_reg[2]\ <= \^ras_timer_r_reg[2]\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\;
  rb_hit_busy_r(0) <= \^rb_hit_busy_r\(0);
  rd_wr_r(0) <= \^rd_wr_r\(0);
  req_wr_r(0) <= \^req_wr_r\(0);
  row_cmd_wr(0) <= \^row_cmd_wr\(0);
bank_compare0: entity work.ddr_mig_7series_v4_0_bank_compare_2
     port map (
      CLK => CLK,
      D(0) => D(0),
      E(0) => idle_ns(0),
      Q(0) => Q(0),
      S(0) => S(0),
      act_wait_r_lcl_reg => \^row_cmd_wr\(0),
      \app_addr_r1_reg[25]\(2 downto 0) => \app_addr_r1_reg[25]\(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_cmd_r1_reg[1]\(0) => \app_cmd_r1_reg[1]\(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\ => \app_cmd_r2_reg[1]\,
      app_en_r2_reg => app_en_r2_reg,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r_lcl_reg => bank_compare0_n_5,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      bm_end_r1_reg => \^req_wr_r\(0),
      \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0),
      \compute_tail.tail_r_lcl_reg\ => bank_queue0_n_33,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      head_r_lcl_reg => \^head_r_lcl_reg_1\,
      hi_priority => hi_priority,
      idle_r_lcl_reg(0) => \^idle_r\(0),
      \maint_controller.maint_hit_busies_r_reg[0]\ => bank_compare0_n_6,
      \maint_controller.maint_hit_busies_r_reg[0]_0\(0) => \maint_controller.maint_hit_busies_r_reg[0]\(0),
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_rank_r => maint_rank_r,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      p_130_out => p_130_out,
      p_145_out => p_145_out,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg => bank_compare0_n_7,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      q_has_priority_r_reg => \^rb_hit_busy_r\(0),
      rb_hit_busy_r_reg_0(2 downto 0) => rb_hit_busy_r_reg(2 downto 0),
      \rcd_timer_gt_2.rcd_timer_r_reg[0]\ => bank_state0_n_20,
      \rd_this_rank_r_reg[0]\ => \^rd_wr_r\(0),
      req_bank_r(2 downto 0) => req_bank_r(2 downto 0),
      req_bank_rdy_r_reg => req_bank_rdy_r_reg,
      req_periodic_rd_r(0) => req_periodic_rd_r(0),
      req_priority_r => req_priority_r,
      reset_reg(3 downto 0) => reset_reg(3 downto 0),
      row(12 downto 0) => row(12 downto 0),
      \rstdiv0_sync_r1_reg_rep__11\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r => tail_r,
      wait_for_maint_r => wait_for_maint_r
    );
bank_queue0: entity work.ddr_mig_7series_v4_0_bank_queue
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      E(0) => idle_ns(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg => accept_internal_r_reg,
      accept_r_reg => accept_r_reg,
      act_wait_ns => act_wait_ns,
      act_wait_r_lcl_reg => \^row_cmd_wr\(0),
      app_en_r2 => app_en_r2,
      app_en_r2_reg => app_en_r2_reg,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r_lcl_reg_0 => bank_queue0_n_33,
      auto_pre_r_lcl_reg_1 => bank_compare0_n_5,
      col_wait_r => col_wait_r,
      \compute_tail.tail_r_lcl_reg_0\ => \compute_tail.tail_r_lcl_reg\,
      \compute_tail.tail_r_lcl_reg_1\ => \compute_tail.tail_r_lcl_reg_0\,
      \compute_tail.tail_r_lcl_reg_2\ => bank_compare0_n_7,
      demand_priority_r_reg => bank_queue0_n_23,
      demand_priority_r_reg_0 => demand_priority_r_reg,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[0]_0\(0) => \grant_r_reg[0]_1\(0),
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]_0\,
      \grant_r_reg[3]_1\ => \grant_r_reg[3]_1\,
      head_r(0) => head_r(0),
      head_r_lcl_reg_0 => head_r_lcl_reg,
      head_r_lcl_reg_1 => head_r_lcl_reg_0,
      idle_r_lcl_reg_0 => idle_r_lcl_reg,
      idle_r_lcl_reg_1(2 downto 0) => idle_r_lcl_reg_0(2 downto 0),
      idle_r_lcl_reg_2 => idle_r_lcl_reg_1,
      maint_rank_r => maint_rank_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_sre_r_lcl_reg\ => \maintenance_request.maint_sre_r_lcl_reg\,
      ordered_r(0) => ordered_r(0),
      ordered_r_lcl_reg_0 => ordered_r_lcl_reg,
      ordered_r_lcl_reg_1 => ordered_r_lcl_reg_0,
      p_106_out => p_106_out,
      p_17_in => \^p_17_in\,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_ack_r_lcl_reg_0 => periodic_rd_ack_r_lcl_reg_0,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => \^auto_pre_r\,
      pre_bm_end_r_reg_1 => pre_bm_end_r_reg,
      pre_bm_end_r_reg_2 => pre_bm_end_r_reg_0,
      pre_bm_end_r_reg_3 => pre_bm_end_r_reg_1,
      pre_bm_end_r_reg_4 => pre_bm_end_r_reg_2,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_passing_open_bank_r_reg_1 => pre_passing_open_bank_r_reg_0,
      pre_passing_open_bank_r_reg_2 => pre_passing_open_bank_r_reg_1,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[0]_0\ => \q_entry_r_reg[0]\,
      \q_entry_r_reg[0]_1\ => \q_entry_r_reg[0]_0\,
      \q_entry_r_reg[0]_2\ => \q_entry_r_reg[0]_1\,
      \q_entry_r_reg[1]_0\ => \q_entry_r_reg[1]\,
      \q_entry_r_reg[1]_1\ => \q_entry_r_reg[1]_0\,
      \q_entry_r_reg[1]_2\ => \q_entry_r_reg[1]_1\,
      q_has_priority_r_reg_0 => q_has_priority_r_reg,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]\ => bank_queue0_n_20,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]_0\,
      \ras_timer_r_reg[0]_1\ => \ras_timer_r_reg[0]_1\,
      \ras_timer_r_reg[0]_2\ => \^ras_timer_r_reg[2]\,
      \ras_timer_r_reg[0]_3\ => \ras_timer_r_reg[0]_2\,
      \ras_timer_r_reg[0]_4\ => \ras_timer_r_reg[0]_3\,
      \ras_timer_r_reg[0]_5\ => \ras_timer_r_reg[0]_4\,
      \ras_timer_r_reg[2]\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[2]_0\ => \ras_timer_r_reg[2]_0\,
      \ras_timer_r_reg[2]_1\ => \ras_timer_r_reg[2]_1\,
      \ras_timer_r_reg[2]_2\ => \ras_timer_r_reg[2]_2\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\,
      rb_hit_busy_r_reg(2 downto 0) => rb_hit_busy_r_reg(2 downto 0),
      rb_hit_busy_r_reg_0 => \^rb_hit_busy_r\(0),
      rb_hit_busy_r_reg_1 => \^head_r_lcl_reg_1\,
      rb_hit_busy_r_reg_2 => rb_hit_busy_r_reg_0,
      rd_wr_r_lcl_reg => \^rd_wr_r\(0),
      rd_wr_r_lcl_reg_0 => \^ras_timer_r_reg[1]\,
      rd_wr_r_lcl_reg_1 => rd_wr_r_lcl_reg,
      rd_wr_r_lcl_reg_2 => rd_wr_r_lcl_reg_0,
      rd_wr_r_lcl_reg_3 => bank_compare0_n_6,
      \req_data_buf_addr_r_reg[0]\(0) => \^idle_r\(0),
      req_priority_r => req_priority_r,
      req_wr_r_lcl_reg => \^req_wr_r\(0),
      req_wr_r_lcl_reg_0 => req_wr_r_lcl_reg,
      rnk_config_valid_r_lcl_reg => rnk_config_valid_r_lcl_reg,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \rstdiv0_sync_r1_reg_rep__10_0\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      rtp_timer_ns0 => rtp_timer_ns0,
      \rtp_timer_r_reg[0]\ => bank_queue0_n_10,
      tail_r => tail_r,
      wait_for_maint_r => wait_for_maint_r,
      was_wr => was_wr
    );
bank_state0: entity work.ddr_mig_7series_v4_0_bank_state
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      \act_this_rank_r_reg[0]_0\ => \^row_cmd_wr\(0),
      act_wait_ns => act_wait_ns,
      auto_pre_r_lcl_reg => bank_state0_n_20,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      bm_end_r1 => bm_end_r1,
      col_wait_r => col_wait_r,
      \compute_tail.tail_r_lcl_reg\ => bank_compare0_n_7,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_0 => demand_priority_r_0,
      demanded_prior_r => demanded_prior_r,
      demanded_prior_r_1 => demanded_prior_r_1,
      demanded_prior_r_reg_0 => demand_priority_r,
      demanded_prior_r_reg_1 => demanded_prior_r_reg,
      \grant_r_reg[0]\ => \grant_r_reg[0]_0\,
      \grant_r_reg[0]_0\ => bank_queue0_n_10,
      \grant_r_reg[0]_1\(0) => \grant_r_reg[0]_1\(0),
      \grant_r_reg[0]_2\ => \grant_r_reg[0]_2\,
      granted_col_r_reg => granted_col_r_reg,
      head_r(0) => head_r(0),
      idle_r(0) => \^idle_r\(0),
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      \order_q_r_reg[0]\ => bank_queue0_n_23,
      p_130_out => p_130_out,
      p_17_in => \^p_17_in\,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[0]\ => bank_queue0_n_20,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]_0\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[1]_0\ => \^ras_timer_r_reg[1]\,
      \ras_timer_r_reg[2]_0\ => \^ras_timer_r_reg[2]\,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r_lcl_reg => \^rd_wr_r\(0),
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_reg_0 => req_bank_rdy_r_reg_0,
      req_wr_r(0) => \^req_wr_r\(0),
      \rnk_config_strobe_r_reg[0]\ => \rnk_config_strobe_r_reg[0]\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      rtp_timer_ns0 => rtp_timer_ns0,
      start_wtp_timer0 => start_wtp_timer0,
      wait_for_maint_r => wait_for_maint_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_bank_cntrl__parameterized0\ is
  port (
    \req_data_buf_addr_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_priority_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    bm_end_r1_0 : out STD_LOGIC;
    row_cmd_wr : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    head_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r : out STD_LOGIC;
    ordered_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_priority_r_reg_0 : out STD_LOGIC;
    \ras_timer_r_reg[2]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ : out STD_LOGIC;
    \compute_tail.tail_r_lcl_reg\ : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    \q_entry_r_reg[0]\ : out STD_LOGIC;
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    \ras_timer_r_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[0]\ : out STD_LOGIC;
    head_r_lcl_reg : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    req_bank_rdy_r_reg_0 : out STD_LOGIC;
    granted_row_ns : out STD_LOGIC;
    granted_row_r_reg : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    req_wr_r_lcl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    hi_priority : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \grant_r_reg[1]_1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \grant_r_reg[1]_2\ : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    \grant_r_reg[3]\ : in STD_LOGIC;
    req_wr_r_lcl_reg_0 : in STD_LOGIC;
    idle_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg_1 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accept_internal_r_reg : in STD_LOGIC;
    \grant_r_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_passing_open_bank_r_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    \grant_r_reg[3]_0\ : in STD_LOGIC;
    demand_priority_r_reg : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_hi_pri_r2 : in STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    \grant_r_reg[3]_1\ : in STD_LOGIC;
    \grant_r_reg[2]\ : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_3\ : in STD_LOGIC;
    accept_r_reg : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    demand_priority_r_0 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    demanded_prior_r_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    \ras_timer_r_reg[0]_4\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_1 : in STD_LOGIC;
    req_bank_rdy_r_reg_1 : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    reset_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC;
    ordered_r_lcl_reg : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_bank_cntrl__parameterized0\ : entity is "mig_7series_v4_0_bank_cntrl";
end \ddr_mig_7series_v4_0_bank_cntrl__parameterized0\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_bank_cntrl__parameterized0\ is
  signal act_wait_ns : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal bank_compare0_n_5 : STD_LOGIC;
  signal bank_compare0_n_6 : STD_LOGIC;
  signal bank_compare0_n_7 : STD_LOGIC;
  signal bank_queue0_n_10 : STD_LOGIC;
  signal bank_queue0_n_19 : STD_LOGIC;
  signal bank_queue0_n_23 : STD_LOGIC;
  signal bank_queue0_n_25 : STD_LOGIC;
  signal bank_queue0_n_26 : STD_LOGIC;
  signal bank_state0_n_23 : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal \^head_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idle_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_17_in : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[1]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[2]\ : STD_LOGIC;
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ : STD_LOGIC;
  signal \^rd_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^req_bank_rdy_r_reg\ : STD_LOGIC;
  signal \^req_data_buf_addr_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_priority_r : STD_LOGIC;
  signal req_wr_r : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^row_cmd_wr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rtp_timer_ns0 : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal wait_for_maint_r : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  head_r(0) <= \^head_r\(0);
  q_has_priority_r_reg(0) <= \^q_has_priority_r_reg\(0);
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \ras_timer_r_reg[1]\ <= \^ras_timer_r_reg[1]\;
  \ras_timer_r_reg[2]\ <= \^ras_timer_r_reg[2]\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\;
  rd_wr_r(0) <= \^rd_wr_r\(0);
  req_bank_rdy_r_reg <= \^req_bank_rdy_r_reg\;
  \req_data_buf_addr_r_reg[0]\(0) <= \^req_data_buf_addr_r_reg[0]\(0);
  row_cmd_wr(0) <= \^row_cmd_wr\(0);
bank_compare0: entity work.ddr_mig_7series_v4_0_bank_compare_1
     port map (
      CLK => CLK,
      D(0) => D(0),
      E(0) => idle_ns(1),
      Q(1 downto 0) => Q(1 downto 0),
      act_wait_r_lcl_reg => \^row_cmd_wr\(0),
      \app_addr_r1_reg[25]\(2 downto 0) => \app_addr_r1_reg[25]\(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_cmd_r1_reg[1]\(0) => \app_cmd_r1_reg[1]\(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\ => \app_cmd_r2_reg[1]\,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r_lcl_reg => bank_compare0_n_5,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0),
      \compute_tail.tail_r_lcl_reg\ => bank_queue0_n_25,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      head_r_lcl_reg => head_r_lcl_reg,
      hi_priority => hi_priority,
      idle_r_lcl_reg(0) => \^req_data_buf_addr_r_reg[0]\(0),
      \maint_controller.maint_hit_busies_r_reg[1]\ => bank_compare0_n_6,
      \maint_controller.maint_hit_busies_r_reg[1]_0\(0) => \maint_controller.maint_hit_busies_r_reg[1]\(0),
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_rank_r => maint_rank_r,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      p_106_out => p_106_out,
      p_91_out => p_91_out,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg => bank_compare0_n_7,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg => pre_bm_end_r_reg_0,
      pre_wait_r => pre_wait_r,
      q_has_priority_r_reg(0) => \^q_has_priority_r_reg\(0),
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]\ => bank_state0_n_23,
      \rd_this_rank_r_reg[0]\ => \^rd_wr_r\(0),
      rd_wr_r_lcl_reg_0(0) => rd_wr_r_lcl_reg(0),
      req_bank_r(2 downto 0) => req_bank_r(2 downto 0),
      req_bank_rdy_r_reg => \^req_bank_rdy_r_reg\,
      req_bank_rdy_r_reg_0 => req_bank_rdy_r_reg_0,
      req_periodic_rd_r(0) => req_periodic_rd_r(0),
      req_priority_r => req_priority_r,
      req_wr_r(0) => req_wr_r(1),
      req_wr_r_lcl_reg_0(0) => req_wr_r_lcl_reg(0),
      reset_reg(3 downto 0) => reset_reg(3 downto 0),
      row(12 downto 0) => row(12 downto 0),
      \rstdiv0_sync_r1_reg_rep__10\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r => tail_r,
      wait_for_maint_r => wait_for_maint_r
    );
bank_queue0: entity work.\ddr_mig_7series_v4_0_bank_queue__parameterized0\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      E(0) => idle_ns(1),
      Q(0) => Q(1),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg => accept_internal_r_reg,
      accept_r_reg => accept_r_reg,
      act_wait_ns => act_wait_ns,
      act_wait_r_lcl_reg => \^row_cmd_wr\(0),
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r_lcl_reg_0 => bank_queue0_n_25,
      auto_pre_r_lcl_reg_1 => bank_compare0_n_5,
      col_wait_r => col_wait_r,
      \compute_tail.tail_r_lcl_reg_0\ => \compute_tail.tail_r_lcl_reg\,
      \compute_tail.tail_r_lcl_reg_1\ => bank_compare0_n_7,
      demand_priority_r_reg => bank_queue0_n_23,
      demand_priority_r_reg_0 => demand_priority_r_reg,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[1]\ => bank_queue0_n_26,
      \grant_r_reg[1]_0\(0) => \grant_r_reg[1]_3\(0),
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]_0\,
      head_r_lcl_reg_0 => \^head_r\(0),
      idle_r(2 downto 0) => idle_r(2 downto 0),
      idle_r_lcl_reg_0 => idle_r_lcl_reg,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_0,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_1,
      idle_r_lcl_reg_3 => idle_r_lcl_reg_2,
      idle_r_lcl_reg_4 => idle_r_lcl_reg_3,
      maint_rank_r => maint_rank_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_sre_r_lcl_reg\ => \maintenance_request.maint_sre_r_lcl_reg\,
      ordered_r(0) => ordered_r(0),
      ordered_r_lcl_reg_0 => ordered_r_lcl_reg,
      ordered_r_lcl_reg_1 => ordered_r_lcl_reg_0,
      p_145_out => p_145_out,
      p_17_in => p_17_in,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_ack_r_lcl_reg_0 => periodic_rd_ack_r_lcl_reg_0,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => \^auto_pre_r\,
      pre_bm_end_r_reg_1 => pre_bm_end_r_reg,
      pre_bm_end_r_reg_2 => pre_bm_end_r_reg_0,
      pre_bm_end_r_reg_3 => pre_bm_end_r_reg_1,
      pre_bm_end_r_reg_4 => pre_bm_end_r_reg_2,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_passing_open_bank_r_reg_1 => pre_passing_open_bank_r_reg_0,
      pre_passing_open_bank_r_reg_2 => pre_passing_open_bank_r_reg_1,
      \q_entry_r_reg[0]_0\ => \q_entry_r_reg[0]\,
      q_has_priority_r_reg_0 => q_has_priority_r_reg_0,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]\ => bank_queue0_n_19,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]_0\,
      \ras_timer_r_reg[0]_1\ => \^ras_timer_r_reg[2]\,
      \ras_timer_r_reg[0]_2\ => \ras_timer_r_reg[0]_1\,
      \ras_timer_r_reg[0]_3\ => \ras_timer_r_reg[0]_2\,
      \ras_timer_r_reg[0]_4\ => \ras_timer_r_reg[0]_3\,
      \ras_timer_r_reg[0]_5\ => \ras_timer_r_reg[0]_4\,
      \ras_timer_r_reg[2]\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[2]_0\ => \ras_timer_r_reg[2]_0\,
      \ras_timer_r_reg[2]_1\ => \ras_timer_r_reg[2]_1\,
      \ras_timer_r_reg[2]_2\ => \ras_timer_r_reg[2]_2\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\,
      rb_hit_busy_r_reg => rb_hit_busy_r_reg,
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg_0,
      rb_hit_busy_r_reg_1 => rb_hit_busy_r_reg_1,
      rb_hit_busy_r_reg_2(0) => \^q_has_priority_r_reg\(0),
      rd_wr_r_lcl_reg => \^rd_wr_r\(0),
      rd_wr_r_lcl_reg_0 => \^req_bank_rdy_r_reg\,
      rd_wr_r_lcl_reg_1 => bank_compare0_n_6,
      rd_wr_r_lcl_reg_2 => rd_wr_r_lcl_reg_0,
      rd_wr_r_lcl_reg_3 => rd_wr_r_lcl_reg_1,
      \req_data_buf_addr_r_reg[0]\(0) => \^req_data_buf_addr_r_reg[0]\(0),
      req_priority_r => req_priority_r,
      req_wr_r(0) => req_wr_r(1),
      req_wr_r_lcl_reg => req_wr_r_lcl_reg_0,
      \rnk_config_strobe_r_reg[0]\ => \rnk_config_strobe_r_reg[0]\,
      rnk_config_valid_r_lcl_reg => rnk_config_valid_r_lcl_reg,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \^ras_timer_r_reg[1]\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      rtp_timer_ns0 => rtp_timer_ns0,
      \rtp_timer_r_reg[0]\ => bank_queue0_n_10,
      tail_r => tail_r,
      wait_for_maint_r => wait_for_maint_r,
      was_wr => was_wr
    );
bank_state0: entity work.\ddr_mig_7series_v4_0_bank_state__parameterized0\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      Q(1 downto 0) => Q(2 downto 1),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      \act_this_rank_r_reg[0]_0\ => \^row_cmd_wr\(0),
      act_wait_ns => act_wait_ns,
      act_wait_r_lcl_reg_0 => bank_queue0_n_26,
      act_wait_r_lcl_reg_1 => act_wait_r_lcl_reg,
      auto_pre_r_lcl_reg => bank_state0_n_23,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      auto_pre_r_lcl_reg_1 => auto_pre_r_lcl_reg,
      auto_pre_r_lcl_reg_2 => auto_pre_r_lcl_reg_0,
      bm_end_r1_0 => bm_end_r1_0,
      col_wait_r => col_wait_r,
      \compute_tail.tail_r_lcl_reg\ => bank_compare0_n_7,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_0 => demand_priority_r_0,
      demanded_prior_r => demanded_prior_r,
      demanded_prior_r_1 => demanded_prior_r_1,
      demanded_prior_r_reg_0 => demand_priority_r,
      demanded_prior_r_reg_1 => demanded_prior_r_reg,
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_0\,
      \grant_r_reg[1]_1\ => \grant_r_reg[1]_1\,
      \grant_r_reg[1]_2\ => bank_queue0_n_10,
      \grant_r_reg[1]_3\ => \grant_r_reg[1]_2\,
      \grant_r_reg[1]_4\(0) => \grant_r_reg[1]_3\(0),
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      \grant_r_reg[3]\ => \grant_r_reg[3]_1\,
      granted_col_r_reg => granted_col_r_reg,
      granted_row_ns => granted_row_ns,
      granted_row_r_reg => granted_row_r_reg,
      head_r(0) => \^head_r\(0),
      idle_r_lcl_reg(0) => \^req_data_buf_addr_r_reg[0]\(0),
      insert_maint_r => insert_maint_r,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      \order_q_r_reg[0]\ => bank_queue0_n_23,
      p_17_in => p_17_in,
      p_91_out => p_91_out,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[0]\ => bank_queue0_n_19,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]_0\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[1]_0\ => \^ras_timer_r_reg[1]\,
      \ras_timer_r_reg[2]_0\ => \^ras_timer_r_reg[2]\,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r(0) => \^rd_wr_r\(0),
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_reg_0 => req_bank_rdy_r_reg_1,
      req_wr_r(0) => req_wr_r(1),
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      rtp_timer_ns0 => rtp_timer_ns0,
      start_wtp_timer0 => start_wtp_timer0,
      wait_for_maint_r => wait_for_maint_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_bank_cntrl__parameterized1\ is
  port (
    idle_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_priority_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    bm_end_r1_1 : out STD_LOGIC;
    row_cmd_wr : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_17_in : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    override_demand_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    head_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r : out STD_LOGIC;
    ordered_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_priority_r_reg_0 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    demanded_prior_r_reg : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    \ras_timer_r_reg[1]\ : out STD_LOGIC;
    \ras_timer_r_reg[2]\ : out STD_LOGIC;
    maint_rdy : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_in : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \rnk_config_strobe_r_reg[0]_0\ : out STD_LOGIC;
    ofs_rdy_r0 : out STD_LOGIC;
    ofs_rdy_r0_0 : out STD_LOGIC;
    ofs_rdy_r0_1 : out STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    override_demand_ns : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \grant_r_reg[2]_1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    demanded_prior_r_reg_0 : in STD_LOGIC;
    demand_priority_r_2 : in STD_LOGIC;
    demanded_prior_r_3 : in STD_LOGIC;
    demanded_prior_r_4 : in STD_LOGIC;
    demand_priority_r_5 : in STD_LOGIC;
    demand_priority_r_6 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    ofs_rdy_r_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_3\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_4\ : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_2\ : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    rb_hit_busy_r_reg_0 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    idle_r_lcl_reg_2 : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    accept_internal_r_reg : in STD_LOGIC;
    \grant_r_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    pre_passing_open_bank_r_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    demand_priority_r_reg : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    demand_priority_r_reg_0 : in STD_LOGIC;
    \grant_r_reg[3]_1\ : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    act_wait_r_lcl_reg : in STD_LOGIC;
    \grant_r_reg[0]_0\ : in STD_LOGIC;
    accept_r_reg : in STD_LOGIC;
    \grant_r_reg[2]_3\ : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rd_wr_r_lcl_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_mc_data_full : in STD_LOGIC;
    granted_col_r_reg : in STD_LOGIC;
    reset_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    idle_r_lcl_reg_3 : in STD_LOGIC;
    idle_r_lcl_reg_4 : in STD_LOGIC;
    ordered_r_lcl_reg : in STD_LOGIC;
    ordered_r_lcl_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_bank_cntrl__parameterized1\ : entity is "mig_7series_v4_0_bank_cntrl";
end \ddr_mig_7series_v4_0_bank_cntrl__parameterized1\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_bank_cntrl__parameterized1\ is
  signal act_wait_ns : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal bank_compare0_n_6 : STD_LOGIC;
  signal bank_queue0_n_15 : STD_LOGIC;
  signal bank_queue0_n_20 : STD_LOGIC;
  signal bank_queue0_n_3 : STD_LOGIC;
  signal bank_queue0_n_9 : STD_LOGIC;
  signal bank_state0_n_25 : STD_LOGIC;
  signal bank_state0_n_30 : STD_LOGIC;
  signal bank_state0_n_5 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal \^head_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idle_ns : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^idle_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_17_in\ : STD_LOGIC;
  signal p_52_out : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[1]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[2]\ : STD_LOGIC;
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : STD_LOGIC;
  signal \^rd_wr_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_priority_r : STD_LOGIC;
  signal req_wr_r : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^row_cmd_wr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rtp_timer_ns0 : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal wait_for_maint_r : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  col_wait_r <= \^col_wait_r\;
  head_r(0) <= \^head_r\(0);
  idle_r(0) <= \^idle_r\(0);
  p_17_in <= \^p_17_in\;
  q_has_priority_r_reg(0) <= \^q_has_priority_r_reg\(0);
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \ras_timer_r_reg[1]\ <= \^ras_timer_r_reg[1]\;
  \ras_timer_r_reg[2]\ <= \^ras_timer_r_reg[2]\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\;
  rd_wr_r(0) <= \^rd_wr_r\(0);
  row_cmd_wr(0) <= \^row_cmd_wr\(0);
bank_compare0: entity work.ddr_mig_7series_v4_0_bank_compare_0
     port map (
      CLK => CLK,
      E(0) => idle_ns(2),
      Q(0) => Q(1),
      \app_addr_r1_reg[25]\(2 downto 0) => \app_addr_r1_reg[25]\(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_cmd_r1_reg[1]\(0) => \app_cmd_r1_reg[1]\(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\ => \app_cmd_r2_reg[1]\,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r_lcl_reg => bank_compare0_n_6,
      \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(12 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0),
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      hi_priority => hi_priority,
      idle_r_lcl_reg(0) => \^idle_r\(0),
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_rank_r => maint_rank_r,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      p_67_out => p_67_out,
      periodic_rd_insert => periodic_rd_insert,
      q_has_priority_r_reg(0) => \^q_has_priority_r_reg\(0),
      \rd_this_rank_r_reg[0]\ => \^rd_wr_r\(0),
      req_bank_r(2 downto 0) => req_bank_r(2 downto 0),
      req_bank_rdy_r_reg => req_bank_rdy_r_reg,
      req_periodic_rd_r(0) => req_periodic_rd_r(0),
      req_priority_r => req_priority_r,
      req_wr_r(0) => req_wr_r(2),
      reset_reg(3 downto 0) => reset_reg(3 downto 0),
      row(12 downto 0) => row(12 downto 0),
      \rstdiv0_sync_r1_reg_rep__11\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\,
      start_wtp_timer0 => start_wtp_timer0,
      wait_for_maint_r => wait_for_maint_r
    );
bank_queue0: entity work.\ddr_mig_7series_v4_0_bank_queue__parameterized1\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      E(0) => idle_ns(2),
      Q(0) => Q(1),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg => accept_internal_r_reg,
      accept_r_reg => accept_r_reg,
      act_wait_ns => act_wait_ns,
      act_wait_r_lcl_reg => \^row_cmd_wr\(0),
      act_wait_r_lcl_reg_0 => act_wait_r_lcl_reg,
      app_en_r2 => app_en_r2,
      app_en_r2_reg => app_en_r2_reg,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      col_wait_r_reg => \^col_wait_r\,
      demand_priority_ns => demand_priority_ns,
      demand_priority_r_reg => bank_queue0_n_20,
      demand_priority_r_reg_0 => bank_state0_n_30,
      demand_priority_r_reg_1 => demand_priority_r_reg_0,
      \grant_r_reg[0]\ => \grant_r_reg[0]_0\,
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]_0\,
      \grant_r_reg[2]_1\(0) => \grant_r_reg[2]_2\(0),
      \grant_r_reg[3]\ => \grant_r_reg[3]_1\,
      head_r_lcl_reg_0 => \^head_r\(0),
      idle_r_lcl_reg_0 => idle_r_lcl_reg,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_0,
      idle_r_lcl_reg_2 => idle_r_lcl_reg_1,
      idle_r_lcl_reg_3 => idle_r_lcl_reg_2,
      idle_r_lcl_reg_4 => idle_r_lcl_reg_3,
      idle_r_lcl_reg_5 => idle_r_lcl_reg_4,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5\,
      \maint_controller.maint_hit_busies_r_reg[2]\(0) => D(0),
      \maint_controller.maint_hit_busies_r_reg[2]_0\(0) => \maint_controller.maint_hit_busies_r_reg[2]\(0),
      \maint_controller.maint_hit_busies_r_reg[3]\(2 downto 0) => \maint_controller.maint_hit_busies_r_reg[3]\(2 downto 0),
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_rank_r => maint_rank_r,
      maint_rdy => maint_rdy,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \maintenance_request.maint_sre_r_lcl_reg\ => \maintenance_request.maint_sre_r_lcl_reg\,
      ordered_r(0) => ordered_r(0),
      ordered_r_lcl_reg_0 => ordered_r_lcl_reg,
      ordered_r_lcl_reg_1 => ordered_r_lcl_reg_0,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_17_in => \^p_17_in\,
      p_28_out => p_28_out,
      p_52_out => p_52_out,
      p_7_in => p_7_in,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg_0 => bank_queue0_n_3,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_ack_r_lcl_reg_0 => periodic_rd_ack_r_lcl_reg_0,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r_reg_0 => pre_bm_end_r_reg,
      pre_bm_end_r_reg_1 => pre_bm_end_r_reg_0,
      pre_bm_end_r_reg_2 => pre_bm_end_r_reg_1,
      pre_bm_end_r_reg_3 => pre_bm_end_r_reg_2,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_passing_open_bank_r_reg_1 => pre_passing_open_bank_r_reg_0,
      pre_passing_open_bank_r_reg_2 => pre_passing_open_bank_r_reg_1,
      pre_wait_r => pre_wait_r,
      q_has_priority_r_reg_0 => q_has_priority_r_reg_0,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]\ => bank_queue0_n_15,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]_0\,
      \ras_timer_r_reg[0]_1\ => \ras_timer_r_reg[0]_1\,
      \ras_timer_r_reg[0]_2\ => \^ras_timer_r_reg[2]\,
      \ras_timer_r_reg[0]_3\ => \ras_timer_r_reg[0]_2\,
      \ras_timer_r_reg[0]_4\ => \ras_timer_r_reg[0]_3\,
      \ras_timer_r_reg[0]_5\ => \ras_timer_r_reg[0]_4\,
      \ras_timer_r_reg[2]\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[2]_0\ => \ras_timer_r_reg[2]_0\,
      \ras_timer_r_reg[2]_1\ => \ras_timer_r_reg[2]_1\,
      \ras_timer_r_reg[2]_2\ => \ras_timer_r_reg[2]_2\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\,
      rb_hit_busy_r_reg => rb_hit_busy_r_reg,
      rb_hit_busy_r_reg_0 => rb_hit_busy_r_reg_0,
      rb_hit_busy_r_reg_1(0) => \^q_has_priority_r_reg\(0),
      \rcd_timer_gt_2.rcd_timer_r_reg[0]\ => bank_state0_n_25,
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      rd_wr_r_lcl_reg_0 => \^rd_wr_r\(0),
      rd_wr_r_lcl_reg_1 => \^ras_timer_r_reg[1]\,
      rd_wr_r_lcl_reg_2 => rd_wr_r_lcl_reg_0,
      \req_data_buf_addr_r_reg[0]\(0) => \^idle_r\(0),
      req_priority_r => req_priority_r,
      req_wr_r(0) => req_wr_r(2),
      rnk_config_valid_r_lcl_reg => rnk_config_valid_r_lcl_reg,
      row_hit_r_reg => bank_compare0_n_6,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \rstdiv0_sync_r1_reg_rep__10_0\,
      \rstdiv0_sync_r1_reg_rep__10_1\ => \rstdiv0_sync_r1_reg_rep__10_1\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__11_1\ => \rstdiv0_sync_r1_reg_rep__11_1\,
      \rstdiv0_sync_r1_reg_rep__11_2\ => \rstdiv0_sync_r1_reg_rep__11_2\,
      \rstdiv0_sync_r1_reg_rep__11_3\ => bank_state0_n_5,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      rtp_timer_ns0 => rtp_timer_ns0,
      \rtp_timer_r_reg[0]\ => bank_queue0_n_9,
      wait_for_maint_r => wait_for_maint_r,
      was_wr => was_wr
    );
bank_state0: entity work.\ddr_mig_7series_v4_0_bank_state__parameterized1\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      \act_this_rank_r_reg[0]_0\ => \^row_cmd_wr\(0),
      act_wait_ns => act_wait_ns,
      auto_pre_r => \^auto_pre_r\,
      auto_pre_r_lcl_reg => bank_state0_n_25,
      bm_end_r1_1 => bm_end_r1_1,
      col_wait_r_reg_0 => \^col_wait_r\,
      col_wait_r_reg_1 => bank_state0_n_5,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_ns => demand_priority_ns,
      demand_priority_r_2 => demand_priority_r_2,
      demand_priority_r_5 => demand_priority_r_5,
      demand_priority_r_6 => demand_priority_r_6,
      demand_priority_r_reg_0 => bank_state0_n_30,
      demand_priority_r_reg_1 => demand_priority_r_reg,
      demand_priority_r_reg_2 => demand_priority_r_reg_0,
      demanded_prior_r_3 => demanded_prior_r_3,
      demanded_prior_r_4 => demanded_prior_r_4,
      demanded_prior_r_reg_0 => demand_priority_r,
      demanded_prior_r_reg_1 => demanded_prior_r,
      demanded_prior_r_reg_2 => demanded_prior_r_reg,
      demanded_prior_r_reg_3 => demanded_prior_r_reg_0,
      \grant_r_reg[0]\ => override_demand_r,
      \grant_r_reg[0]_0\ => \grant_r_reg[0]\,
      \grant_r_reg[2]\ => \grant_r_reg[2]_1\,
      \grant_r_reg[2]_0\ => bank_queue0_n_9,
      \grant_r_reg[2]_1\(0) => \grant_r_reg[2]_2\(0),
      \grant_r_reg[2]_2\ => \grant_r_reg[2]_3\,
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]_0\,
      granted_col_r_reg => granted_col_r_reg,
      head_r(0) => \^head_r\(0),
      idle_r(0) => \^idle_r\(0),
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      ofs_rdy_r0_0 => ofs_rdy_r0_0,
      ofs_rdy_r0_1 => ofs_rdy_r0_1,
      ofs_rdy_r_reg_0 => ofs_rdy_r_reg,
      \order_q_r_reg[0]\ => \order_q_r_reg[0]\,
      \order_q_r_reg[1]\ => bank_queue0_n_20,
      override_demand_ns => override_demand_ns,
      p_17_in => \^p_17_in\,
      p_52_out => p_52_out,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg => bank_queue0_n_3,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[0]\ => bank_queue0_n_15,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]_0\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[1]_0\ => \^ras_timer_r_reg[1]\,
      \ras_timer_r_reg[2]_0\ => \^ras_timer_r_reg[2]\,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r_lcl_reg => \^rd_wr_r\(0),
      rd_wr_r_lcl_reg_0(2 downto 0) => rd_wr_r_lcl_reg_1(2 downto 0),
      req_wr_r(0) => req_wr_r(2),
      \rnk_config_strobe_r_reg[0]\ => \rnk_config_strobe_r_reg[0]\,
      \rnk_config_strobe_r_reg[0]_0\ => \rnk_config_strobe_r_reg[0]_0\,
      rnk_config_valid_r_lcl_reg => rnk_config_valid_r_lcl_reg,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14_0\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      rtp_timer_ns0 => rtp_timer_ns0,
      start_wtp_timer0 => start_wtp_timer0,
      wait_for_maint_r => wait_for_maint_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_bank_cntrl__parameterized2\ is
  port (
    idle_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_periodic_rd_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_this_rank_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q_has_priority_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    bm_end_r1_2 : out STD_LOGIC;
    row_cmd_wr : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    auto_pre_r : out STD_LOGIC;
    q_has_priority_r_reg_0 : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]\ : out STD_LOGIC;
    req_bank_rdy_r_reg : out STD_LOGIC;
    granted_row_r_reg : out STD_LOGIC;
    \grant_r_reg[3]\ : out STD_LOGIC;
    \ras_timer_r_reg[0]\ : out STD_LOGIC;
    \ras_timer_r_reg[1]\ : out STD_LOGIC;
    \ras_timer_r_reg[2]\ : out STD_LOGIC;
    head_r_lcl_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ras_timer_r_reg[0]_0\ : out STD_LOGIC;
    \order_q_r_reg[0]\ : out STD_LOGIC;
    \order_q_r_reg[1]\ : out STD_LOGIC;
    rnk_config_strobe_ns : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]_0\ : out STD_LOGIC;
    \grant_r_reg[1]\ : out STD_LOGIC;
    \rnk_config_strobe_r_reg[0]_1\ : out STD_LOGIC;
    req_bank_rdy_r_reg_0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[23]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    demanded_prior_r_reg : out STD_LOGIC;
    \q_entry_r_reg[1]\ : out STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_pipe_plus.mc_address_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \grant_r_reg[3]_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    ordered_r_lcl_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    pre_bm_end_r_reg : in STD_LOGIC;
    app_en_r2_reg : in STD_LOGIC;
    idle_r_lcl_reg : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    pre_bm_end_r_reg_0 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    pre_bm_end_r_reg_1 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    pre_bm_end_r_reg_2 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    \ras_timer_r_reg[2]_0\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[2]_2\ : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    rd_wr_r_lcl_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10_0\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_1\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_2\ : in STD_LOGIC;
    \ras_timer_r_reg[0]_3\ : in STD_LOGIC;
    rb_hit_busy_r_reg : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    idle_r_lcl_reg_0 : in STD_LOGIC;
    accept_internal_r : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg_0 : in STD_LOGIC;
    accept_internal_r_reg : in STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    col_wait_r_reg : in STD_LOGIC;
    demand_priority_r_reg : in STD_LOGIC;
    rnk_config_valid_r_lcl_reg : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC;
    demand_priority_r_reg_0 : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    req_wr_r_lcl_reg : in STD_LOGIC;
    \grant_r_reg[0]\ : in STD_LOGIC;
    \grant_r_reg[1]_0\ : in STD_LOGIC;
    pre_passing_open_bank_r_reg : in STD_LOGIC;
    pre_passing_open_bank_r_reg_0 : in STD_LOGIC;
    pre_passing_open_bank_r_reg_1 : in STD_LOGIC;
    rb_hit_busy_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \inhbt_act_faw.inhbt_act_faw_r_reg\ : in STD_LOGIC;
    \grant_r_reg[1]_1\ : in STD_LOGIC;
    accept_r_reg : in STD_LOGIC;
    \req_row_r_lcl_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    act_wait_r_lcl_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[3]_2\ : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    demanded_prior_r_0 : in STD_LOGIC;
    demand_priority_r_1 : in STD_LOGIC;
    demanded_prior_r_reg_0 : in STD_LOGIC;
    \grant_r_reg[3]_3\ : in STD_LOGIC;
    idle_r_lcl_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    reset_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    idle_r_lcl_reg_2 : in STD_LOGIC;
    pre_bm_end_r_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_bank_cntrl__parameterized2\ : entity is "mig_7series_v4_0_bank_cntrl";
end \ddr_mig_7series_v4_0_bank_cntrl__parameterized2\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_bank_cntrl__parameterized2\ is
  signal act_wait_ns : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal bank_compare0_n_5 : STD_LOGIC;
  signal bank_compare0_n_6 : STD_LOGIC;
  signal bank_compare0_n_7 : STD_LOGIC;
  signal bank_queue0_n_10 : STD_LOGIC;
  signal bank_queue0_n_19 : STD_LOGIC;
  signal bank_queue0_n_26 : STD_LOGIC;
  signal bank_state0_n_23 : STD_LOGIC;
  signal bank_state0_n_25 : STD_LOGIC;
  signal bank_state0_n_5 : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal head_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^head_r_lcl_reg\ : STD_LOGIC;
  signal idle_ns : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^idle_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^order_q_r_reg[1]\ : STD_LOGIC;
  signal ordered_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_13_out : STD_LOGIC;
  signal p_17_in_0 : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal \^q_has_priority_r_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ras_timer_r_reg[0]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[1]\ : STD_LOGIC;
  signal \^ras_timer_r_reg[2]\ : STD_LOGIC;
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : STD_LOGIC;
  signal \^rd_this_rank_r_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^req_bank_rdy_r_reg\ : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal req_row_r : STD_LOGIC_VECTOR ( 49 to 49 );
  signal req_wr_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^row_cmd_wr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rtp_timer_ns0 : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal tail_r : STD_LOGIC;
  signal wait_for_maint_r : STD_LOGIC;
begin
  auto_pre_r <= \^auto_pre_r\;
  head_r_lcl_reg <= \^head_r_lcl_reg\;
  idle_r(0) <= \^idle_r\(0);
  \order_q_r_reg[1]\ <= \^order_q_r_reg[1]\;
  q_has_priority_r_reg(0) <= \^q_has_priority_r_reg\(0);
  \ras_timer_r_reg[0]\ <= \^ras_timer_r_reg[0]\;
  \ras_timer_r_reg[1]\ <= \^ras_timer_r_reg[1]\;
  \ras_timer_r_reg[2]\ <= \^ras_timer_r_reg[2]\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\;
  \rd_this_rank_r_reg[0]\(0) <= \^rd_this_rank_r_reg[0]\(0);
  req_bank_rdy_r_reg <= \^req_bank_rdy_r_reg\;
  row_cmd_wr(0) <= \^row_cmd_wr\(0);
bank_compare0: entity work.ddr_mig_7series_v4_0_bank_compare
     port map (
      CLK => CLK,
      D(0) => D(0),
      E(0) => idle_ns(3),
      Q(0) => Q(1),
      act_wait_r_lcl_reg => \^row_cmd_wr\(0),
      \app_addr_r1_reg[25]\(2 downto 0) => \app_addr_r1_reg[25]\(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_cmd_r1_reg[1]\(0) => \app_cmd_r1_reg[1]\(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\ => \app_cmd_r2_reg[1]\,
      app_en_r2_reg => app_en_r2_reg,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r_lcl_reg => bank_compare0_n_5,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      \cmd_pipe_plus.mc_address_reg[25]\(12 downto 11) => \cmd_pipe_plus.mc_address_reg[25]\(11 downto 10),
      \cmd_pipe_plus.mc_address_reg[25]\(10) => req_row_r(49),
      \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0) => \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0),
      \compute_tail.tail_r_lcl_reg\ => bank_queue0_n_26,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[1]\ => \grant_r_reg[1]_0\,
      head_r_lcl_reg => \^head_r_lcl_reg\,
      hi_priority => hi_priority,
      idle_r_lcl_reg(0) => \^idle_r\(0),
      \maint_controller.maint_hit_busies_r_reg[3]\ => bank_compare0_n_6,
      \maint_controller.maint_hit_busies_r_reg[3]_0\(0) => \maint_controller.maint_hit_busies_r_reg[3]\(0),
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      maint_rank_r => maint_rank_r,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \order_q_r_reg[1]\ => \^order_q_r_reg[1]\,
      ordered_r(0) => ordered_r(3),
      ordered_r_lcl_reg(2 downto 0) => ordered_r_lcl_reg(2 downto 0),
      p_13_out => p_13_out,
      p_28_out => p_28_out,
      pass_open_bank_r => pass_open_bank_r,
      pass_open_bank_r_lcl_reg => bank_compare0_n_7,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      q_has_priority_r_reg => \^q_has_priority_r_reg\(0),
      rb_hit_busy_r(2 downto 0) => rb_hit_busy_r(2 downto 0),
      \rcd_timer_gt_2.rcd_timer_r_reg[0]\ => bank_state0_n_25,
      \rd_this_rank_r_reg[0]\ => \^rd_this_rank_r_reg[0]\(0),
      req_bank_r(2 downto 0) => req_bank_r(2 downto 0),
      req_bank_rdy_r_reg => \^req_bank_rdy_r_reg\,
      req_bank_rdy_r_reg_0 => req_bank_rdy_r_reg_0,
      req_periodic_rd_r(0) => req_periodic_rd_r(0),
      req_priority_r => req_priority_r,
      req_wr_r(0) => req_wr_r(3),
      req_wr_r_lcl_reg_0 => req_wr_r_lcl_reg,
      reset_reg(3 downto 0) => reset_reg(3 downto 0),
      row(12 downto 0) => row(12 downto 0),
      \rstdiv0_sync_r1_reg_rep__11\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r => tail_r,
      wait_for_maint_r => wait_for_maint_r
    );
bank_queue0: entity work.\ddr_mig_7series_v4_0_bank_queue__parameterized2\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      E(0) => idle_ns(3),
      Q(0) => Q(1),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg => accept_internal_r_reg,
      accept_r_reg => accept_r_reg,
      act_wait_ns => act_wait_ns,
      act_wait_r_lcl_reg => \^row_cmd_wr\(0),
      app_en_r2 => app_en_r2,
      app_en_r2_reg => app_en_r2_reg,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r_lcl_reg_0 => bank_queue0_n_26,
      auto_pre_r_lcl_reg_1 => bank_compare0_n_5,
      auto_pre_r_lcl_reg_2 => auto_pre_r_lcl_reg,
      col_wait_r => col_wait_r,
      \compute_tail.tail_r_lcl_reg_0\ => bank_compare0_n_7,
      demand_priority_ns => demand_priority_ns,
      demand_priority_r_reg => bank_state0_n_23,
      demand_priority_r_reg_0 => demand_priority_r_reg,
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_1\,
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\ => \^req_bank_rdy_r_reg\,
      \grant_r_reg[3]_1\(0) => \grant_r_reg[3]_1\(1),
      granted_row_r_reg => granted_row_r_reg,
      head_r(0) => head_r(3),
      idle_r_lcl_reg_0 => idle_r_lcl_reg,
      idle_r_lcl_reg_1 => idle_r_lcl_reg_0,
      idle_r_lcl_reg_2(2 downto 0) => idle_r_lcl_reg_1(2 downto 0),
      idle_r_lcl_reg_3 => idle_r_lcl_reg_2,
      \inhbt_act_faw.inhbt_act_faw_r_reg\ => \inhbt_act_faw.inhbt_act_faw_r_reg\,
      maint_rank_r => maint_rank_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_sre_r_lcl_reg\ => \maintenance_request.maint_sre_r_lcl_reg\,
      \order_q_r_reg[0]_0\ => \order_q_r_reg[0]\,
      ordered_r(0) => ordered_r(3),
      ordered_r_lcl_reg_0(2 downto 0) => ordered_r_lcl_reg(2 downto 0),
      ordered_r_lcl_reg_1 => \^order_q_r_reg[1]\,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_17_in => p_17_in_0,
      p_67_out => p_67_out,
      pass_open_bank_r => pass_open_bank_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_ack_r_lcl_reg_0 => periodic_rd_ack_r_lcl_reg_0,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_bm_end_r_reg_0 => \^auto_pre_r\,
      pre_bm_end_r_reg_1 => pre_bm_end_r_reg,
      pre_bm_end_r_reg_2 => pre_bm_end_r_reg_0,
      pre_bm_end_r_reg_3 => pre_bm_end_r_reg_1,
      pre_bm_end_r_reg_4 => pre_bm_end_r_reg_2,
      pre_bm_end_r_reg_5 => pre_bm_end_r_reg_3,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_passing_open_bank_r_reg_0 => pre_passing_open_bank_r_reg,
      pre_passing_open_bank_r_reg_1 => pre_passing_open_bank_r_reg_0,
      pre_passing_open_bank_r_reg_2 => pre_passing_open_bank_r_reg_1,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[1]_0\ => \q_entry_r_reg[1]\,
      q_has_priority_r_reg_0 => q_has_priority_r_reg_0,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]\ => bank_queue0_n_19,
      \ras_timer_r_reg[0]_0\ => \ras_timer_r_reg[0]_0\,
      \ras_timer_r_reg[0]_1\ => \^ras_timer_r_reg[1]\,
      \ras_timer_r_reg[0]_2\ => \^ras_timer_r_reg[2]\,
      \ras_timer_r_reg[0]_3\ => \ras_timer_r_reg[0]_1\,
      \ras_timer_r_reg[0]_4\ => \ras_timer_r_reg[0]_2\,
      \ras_timer_r_reg[0]_5\ => \ras_timer_r_reg[0]_3\,
      \ras_timer_r_reg[2]\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[2]_0\ => \ras_timer_r_reg[2]_0\,
      \ras_timer_r_reg[2]_1\ => \ras_timer_r_reg[2]_1\,
      \ras_timer_r_reg[2]_2\ => \ras_timer_r_reg[2]_2\,
      ras_timer_zero_r => ras_timer_zero_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\,
      rb_hit_busy_r(2 downto 0) => rb_hit_busy_r(2 downto 0),
      rb_hit_busy_r_reg => rb_hit_busy_r_reg,
      rb_hit_busy_r_reg_0 => \^head_r_lcl_reg\,
      rb_hit_busy_r_reg_1 => \^q_has_priority_r_reg\(0),
      rd_wr_r_lcl_reg => \^rd_this_rank_r_reg[0]\(0),
      rd_wr_r_lcl_reg_0 => rd_wr_r_lcl_reg,
      rd_wr_r_lcl_reg_1 => rd_wr_r_lcl_reg_0,
      rd_wr_r_lcl_reg_2 => bank_compare0_n_6,
      \req_data_buf_addr_r_reg[0]\(0) => \^idle_r\(0),
      req_priority_r => req_priority_r,
      req_wr_r(0) => req_wr_r(3),
      \rnk_config_strobe_r_reg[0]\ => \rnk_config_strobe_r_reg[0]\,
      rnk_config_valid_r_lcl_reg => rnk_config_valid_r_lcl_reg,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \rstdiv0_sync_r1_reg_rep__10_0\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__11_1\ => bank_state0_n_5,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      rtp_timer_ns0 => rtp_timer_ns0,
      \rtp_timer_r_reg[0]\ => bank_queue0_n_10,
      tail_r => tail_r,
      wait_for_maint_r => wait_for_maint_r,
      was_wr => was_wr
    );
bank_state0: entity work.\ddr_mig_7series_v4_0_bank_state__parameterized2\
     port map (
      CLK => CLK,
      D(2 downto 0) => ras_timer_passed_ns(2 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      \act_this_rank_r_reg[0]_0\ => \^row_cmd_wr\(0),
      act_wait_ns => act_wait_ns,
      act_wait_r_lcl_reg_0(0) => act_wait_r_lcl_reg(0),
      auto_pre_r_lcl_reg => bank_state0_n_25,
      auto_pre_r_lcl_reg_0 => \^auto_pre_r\,
      bm_end_r1_2 => bm_end_r1_2,
      \cmd_pipe_plus.mc_address_reg[23]\ => \cmd_pipe_plus.mc_address_reg[23]\,
      col_wait_r => col_wait_r,
      col_wait_r_reg_0 => bank_state0_n_5,
      col_wait_r_reg_1 => col_wait_r_reg,
      \compute_tail.tail_r_lcl_reg\ => bank_compare0_n_7,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_ns => demand_priority_ns,
      demand_priority_r_1 => demand_priority_r_1,
      demand_priority_r_reg_0 => bank_state0_n_23,
      demand_priority_r_reg_1 => demand_priority_r_reg_0,
      demanded_prior_r_0 => demanded_prior_r_0,
      demanded_prior_r_reg_0 => demand_priority_r,
      demanded_prior_r_reg_1 => demanded_prior_r,
      demanded_prior_r_reg_2 => demanded_prior_r_reg,
      demanded_prior_r_reg_3 => demanded_prior_r_reg_0,
      \grant_r_reg[3]\ => \grant_r_reg[3]_0\,
      \grant_r_reg[3]_0\ => bank_queue0_n_10,
      \grant_r_reg[3]_1\(1 downto 0) => \grant_r_reg[3]_1\(1 downto 0),
      \grant_r_reg[3]_2\ => \grant_r_reg[3]_2\,
      \grant_r_reg[3]_3\ => \grant_r_reg[3]_3\,
      head_r(0) => head_r(3),
      idle_r(0) => \^idle_r\(0),
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      \order_q_r_reg[0]\ => \order_q_r_reg[0]_0\,
      p_13_out => p_13_out,
      p_17_in => p_17_in,
      p_17_in_0 => p_17_in_0,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      \q_entry_r_reg[0]\ => bank_queue0_n_19,
      q_has_rd => q_has_rd,
      \ras_timer_r_reg[0]_0\ => \^ras_timer_r_reg[0]\,
      \ras_timer_r_reg[1]_0\ => \^ras_timer_r_reg[1]\,
      \ras_timer_r_reg[2]_0\ => \^ras_timer_r_reg[2]\,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r_lcl_reg => \^rd_this_rank_r_reg[0]\(0),
      \req_row_r_lcl_reg[10]\(0) => req_row_r(49),
      \req_row_r_lcl_reg[10]_0\(0) => \req_row_r_lcl_reg[10]\(0),
      req_wr_r(0) => req_wr_r(3),
      rnk_config_strobe_ns => rnk_config_strobe_ns,
      \rnk_config_strobe_r_reg[0]\ => \rnk_config_strobe_r_reg[0]_0\,
      \rnk_config_strobe_r_reg[0]_0\ => \rnk_config_strobe_r_reg[0]_1\,
      rnk_config_valid_r_lcl_reg => rnk_config_valid_r_lcl_reg,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      rtp_timer_ns0 => rtp_timer_ns0,
      start_wtp_timer0 => start_wtp_timer0,
      wait_for_maint_r => wait_for_maint_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_byte_lane is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_dqs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_dqs_ts : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_dq_2 : out STD_LOGIC;
    mem_dq_ts : out STD_LOGIC_VECTOR ( 8 downto 0 );
    out_dm_0 : out STD_LOGIC;
    out_dq_0 : out STD_LOGIC;
    out_dq_6 : out STD_LOGIC;
    out_dq_3 : out STD_LOGIC;
    out_dq_1 : out STD_LOGIC;
    out_dq_4 : out STD_LOGIC;
    out_dq_7 : out STD_LOGIC;
    out_dq_5 : out STD_LOGIC;
    if_empty_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_ptr_timing_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_fifo.fifo_out_data_r_reg[5]\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    in0 : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    wr_en : out STD_LOGIC;
    \wr_ptr_timing_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_pi_counter_load_en146_out : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    A_pi_fine_enable142_out : in STD_LOGIC;
    A_pi_fine_inc144_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    mem_dqs_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_rst_primitives_reg : in STD_LOGIC;
    A_pi_rst_dqs_find140_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INRANKA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_po_coarse_enable128_out : in STD_LOGIC;
    A_po_fine_enable126_out : in STD_LOGIC;
    A_po_fine_inc130_out : in STD_LOGIC;
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A_idelay_ce17_out : in STD_LOGIC;
    mem_dq_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    idelay_inc : in STD_LOGIC;
    LD0 : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    ififo_rst_reg0 : in STD_LOGIC;
    ofifo_rst_reg0 : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \my_empty_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_complete_r1_timing_reg : in STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_rst_primitives_reg_0 : in STD_LOGIC;
    \entry_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \my_empty_reg[3]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_byte_lane : entity is "mig_7series_v4_0_ddr_byte_lane";
end ddr_mig_7series_v4_0_ddr_byte_lane;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_byte_lane is
  signal A_if_a_empty : STD_LOGIC;
  signal A_of_a_full : STD_LOGIC;
  signal A_of_full : STD_LOGIC;
  signal A_pi_dqs_out_of_range : STD_LOGIC;
  signal A_pi_fine_overflow : STD_LOGIC;
  signal A_po_coarse_overflow : STD_LOGIC;
  signal A_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal A_po_fine_overflow : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : STD_LOGIC;
  signal \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal if_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \if_empty_\ : STD_LOGIC;
  signal \^if_empty_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ififo_rst : STD_LOGIC;
  signal ififo_wr_enable : STD_LOGIC;
  signal \in_fifo_gen.in_fifo_n_1\ : STD_LOGIC;
  signal \in_fifo_gen.in_fifo_n_3\ : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal of_dqbus : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_40\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_41\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_42\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_43\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_44\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_45\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_46\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_47\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\ : STD_LOGIC;
  signal ofifo_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal \phaser_in_gen.phaser_in_n_5\ : STD_LOGIC;
  signal \phaser_in_gen.phaser_in_n_6\ : STD_LOGIC;
  signal \phaser_in_gen.phaser_in_n_7\ : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q5_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q6_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \in_fifo_gen.in_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \in_fifo_gen.in_fifo\ : label is "INDEPENDENT";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of out_fifo : label is "INDEPENDENT";
  attribute BOX_TYPE of \phaser_in_gen.phaser_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ <= \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\;
  \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 0) <= \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 0);
  if_empty_r(0) <= \^if_empty_r\(0);
ddr_byte_group_io: entity work.ddr_mig_7series_v4_0_ddr_byte_group_io
     port map (
      A_idelay_ce17_out => A_idelay_ce17_out,
      A_rst_primitives_reg => A_rst_primitives_reg,
      A_rst_primitives_reg_0 => \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      CLK => CLK,
      CLKB0 => CLKB0,
      CTSBUS(0) => oserdes_dqs_ts(0),
      D1(3 downto 0) => if_d1(3 downto 0),
      D3(3 downto 0) => if_d3(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      D9(3 downto 0) => if_d9(3 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      LD0 => LD0,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      iserdes_clkdiv => iserdes_clkdiv,
      mem_dq_in(7 downto 0) => mem_dq_in(7 downto 0),
      mem_dq_ts(8 downto 0) => mem_dq_ts(8 downto 0),
      mem_dqs_out(0) => mem_dqs_out(0),
      mem_dqs_ts(0) => mem_dqs_ts(0),
      of_dqbus(35 downto 0) => of_dqbus(39 downto 4),
      oserdes_clk => oserdes_clk,
      oserdes_clk_delayed => oserdes_clk_delayed,
      oserdes_clkdiv => oserdes_clkdiv,
      out_dm_0 => out_dm_0,
      out_dq_0 => out_dq_0,
      out_dq_1 => out_dq_1,
      out_dq_2 => out_dq_2,
      out_dq_3 => out_dq_3,
      out_dq_4 => out_dq_4,
      out_dq_5 => out_dq_5,
      out_dq_6 => out_dq_6,
      out_dq_7 => out_dq_7,
      po_oserdes_rst => po_oserdes_rst
    );
\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \if_empty_\,
      Q => \^if_empty_r\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(10),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(4),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(11),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(5),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(24),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(6),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(25),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(7),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(26),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(8),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(27),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(9),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(28),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(10),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(29),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(11),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(30),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(12),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(31),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(13),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(32),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(14),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(33),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(15),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(34),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(16),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(35),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(17),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(36),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(18),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(37),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(19),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(38),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(20),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(39),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(21),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(40),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(22),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(41),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(23),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(42),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(24),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(43),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(25),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(44),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(26),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(45),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(27),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(46),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(28),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(47),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(29),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(48),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(30),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(49),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(31),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(50),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(32),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(51),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(33),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(52),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(34),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(53),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(35),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(54),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(36),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(55),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(37),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(56),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(38),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(57),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(39),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(58),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(40),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(59),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(41),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(60),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(42),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(61),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(43),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(62),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(44),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(63),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(45),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(64),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(46),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(65),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(47),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(66),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(48),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(67),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(49),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(68),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(50),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(69),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(51),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(6),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(70),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(52),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(71),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(53),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(72),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(54),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(73),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(55),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(74),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(56),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(75),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(57),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(76),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(58),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(77),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(7),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(1),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(8),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(2),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(9),
      Q => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(3),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\: entity work.ddr_mig_7series_v4_0_ddr_if_post_fifo_3
     port map (
      CLK => CLK,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => ififo_rst,
      app_rd_data(31 downto 0) => app_rd_data(31 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \^if_empty_r\(0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]_0\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(31 downto 28) => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(57 downto 54),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(27 downto 24) => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(49 downto 46),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(23 downto 20) => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(41 downto 38),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(19 downto 16) => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(33 downto 30),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(15 downto 12) => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(25 downto 22),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(11 downto 8) => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(17 downto 14),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\(7 downto 0) => \^gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(9 downto 2),
      if_empty_r_0(0) => if_empty_r_0(0),
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      \my_empty_reg[3]_0\(1 downto 0) => \my_empty_reg[3]\(1 downto 0),
      \my_empty_reg[3]_1\ => \my_empty_reg[3]_0\,
      \out\(1 downto 0) => \out\(1 downto 0),
      \read_fifo.fifo_out_data_r_reg[5]\ => \read_fifo.fifo_out_data_r_reg[5]\,
      \read_fifo.fifo_out_data_r_reg[5]_0\(0) => \read_fifo.fifo_out_data_r_reg[5]_0\(0),
      \read_fifo.tail_r_reg[0]\ => \read_fifo.tail_r_reg[0]\,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]\,
      \wr_ptr_reg[1]_1\ => \wr_ptr_reg[1]_0\
    );
ififo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ififo_rst_reg0,
      Q => ififo_rst,
      R => '0'
    );
\in_fifo_gen.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => A_if_a_empty,
      ALMOSTFULL => \in_fifo_gen.in_fifo_n_1\,
      D0(3 downto 0) => B"0000",
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3 downto 0) => B"0000",
      D3(3 downto 0) => if_d3(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\(7 downto 4),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\(7 downto 4),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      D9(3 downto 0) => if_d9(3 downto 0),
      EMPTY => \if_empty_\,
      FULL => \in_fifo_gen.in_fifo_n_3\,
      Q0(7 downto 0) => rd_data(7 downto 0),
      Q1(7 downto 0) => rd_data(15 downto 8),
      Q2(7 downto 0) => rd_data(23 downto 16),
      Q3(7 downto 0) => rd_data(31 downto 24),
      Q4(7 downto 0) => rd_data(39 downto 32),
      Q5(7 downto 0) => rd_data(47 downto 40),
      Q6(7 downto 0) => rd_data(55 downto 48),
      Q7(7 downto 0) => rd_data(63 downto 56),
      Q8(7 downto 0) => rd_data(71 downto 64),
      Q9(7 downto 0) => rd_data(79 downto 72),
      RDCLK => CLK,
      RDEN => '1',
      RESET => ififo_rst,
      WRCLK => iserdes_clkdiv,
      WREN => ififo_wr_enable
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized2\
     port map (
      A_of_full => A_of_full,
      CLK => CLK,
      D0(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      D0(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\,
      D0(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\,
      D0(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D0(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D0(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\,
      D0(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D0(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D1(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\,
      D1(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      D1(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D1(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\,
      D2(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\,
      D2(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      D2(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D2(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D3(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D3(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D3(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D3(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D4(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D4(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D4(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D4(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D5(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D5(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D5(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D5(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D6(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D6(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D6(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D6(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D7(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\,
      D7(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\,
      D7(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_40\,
      D7(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_41\,
      D8(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_42\,
      D8(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_43\,
      D8(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_44\,
      D8(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_45\,
      D9(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_46\,
      D9(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_47\,
      Q(3 downto 0) => \wr_ptr_timing_reg[2]\(3 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      \entry_cnt_reg[4]_0\(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__4\ => \init_calib_complete_reg_rep__4\,
      mc_wrdata_en => mc_wrdata_en,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]\,
      \my_empty_reg[7]_0\ => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\,
      ofifo_rst => ofifo_rst,
      phy_mc_data_full => phy_mc_data_full,
      \rd_ptr_reg[3]_0\(41 downto 0) => \rd_ptr_reg[3]\(41 downto 0),
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_0\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_1\,
      \rd_ptr_timing_reg[2]_3\ => \rd_ptr_timing_reg[2]_2\,
      wr_en_3 => wr_en_3
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofifo_rst_reg0,
      Q => ofifo_rst,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => A_of_a_full,
      D0(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      D0(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\,
      D0(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\,
      D0(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D0(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D0(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\,
      D0(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D0(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D1(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\,
      D1(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      D1(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D1(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\,
      D1(3 downto 0) => D1(3 downto 0),
      D2(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\,
      D2(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      D2(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D2(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D2(3 downto 0) => D2(3 downto 0),
      D3(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D3(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D3(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D3(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D3(3 downto 0) => D3(3 downto 0),
      D4(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D4(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D4(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D4(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D4(3 downto 0) => D4(3 downto 0),
      D5(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D5(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D5(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D5(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D5(3 downto 0) => D5(3 downto 0),
      D6(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D6(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D6(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D6(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D6(3 downto 0) => D6(3 downto 0),
      D7(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\,
      D7(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\,
      D7(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_40\,
      D7(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_41\,
      D7(3 downto 0) => D7(3 downto 0),
      D8(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_42\,
      D8(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_43\,
      D8(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_44\,
      D8(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_45\,
      D8(3 downto 0) => D8(3 downto 0),
      D9(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D9(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D9(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_46\,
      D9(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_47\,
      D9(3 downto 0) => D9(3 downto 0),
      EMPTY => out_fifo_n_2,
      FULL => A_of_full,
      Q0(3 downto 0) => of_dqbus(3 downto 0),
      Q1(3 downto 0) => of_dqbus(7 downto 4),
      Q2(3 downto 0) => of_dqbus(11 downto 8),
      Q3(3 downto 0) => of_dqbus(15 downto 12),
      Q4(3 downto 0) => of_dqbus(19 downto 16),
      Q5(7 downto 4) => NLW_out_fifo_Q5_UNCONNECTED(7 downto 4),
      Q5(3 downto 0) => of_dqbus(23 downto 20),
      Q6(7 downto 4) => NLW_out_fifo_Q6_UNCONNECTED(7 downto 4),
      Q6(3 downto 0) => of_dqbus(27 downto 24),
      Q7(3 downto 0) => of_dqbus(31 downto 28),
      Q8(3 downto 0) => of_dqbus(35 downto 32),
      Q9(3 downto 0) => of_dqbus(39 downto 36),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\
    );
\phaser_in_gen.phaser_in\: unisim.vcomponents.PHASER_IN_PHY
    generic map(
      BURST_MODE => "TRUE",
      CLKOUT_DIV => 2,
      DQS_AUTO_RECAL => '1',
      DQS_BIAS_MODE => "FALSE",
      DQS_FIND_PATTERN => B"000",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "DIV2",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.333000,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 3.333000,
      REFCLK_PERIOD => 1.666500,
      SEL_CLK_OFFSET => 6,
      SYNC_IN_DIV_RST => "TRUE",
      WR_CYCLES => "FALSE"
    )
        port map (
      BURSTPENDINGPHY => INBURSTPENDING(0),
      COUNTERLOADEN => A_pi_counter_load_en146_out,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      COUNTERREADEN => \calib_sel_reg[1]\,
      COUNTERREADVAL(5 downto 0) => COUNTERREADVAL(5 downto 0),
      DQSFOUND => pi_dqs_found_lanes(0),
      DQSOUTOFRANGE => A_pi_dqs_out_of_range,
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => A_pi_fine_enable142_out,
      FINEINC => A_pi_fine_inc144_out,
      FINEOVERFLOW => A_pi_fine_overflow,
      FREQREFCLK => freq_refclk,
      ICLK => \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => \phaser_in_gen.phaser_in_n_5\,
      MEMREFCLK => mem_refclk,
      PHASELOCKED => \phaser_in_gen.phaser_in_n_6\,
      PHASEREFCLK => mem_dqs_in(0),
      RANKSELPHY(1 downto 0) => INRANKA(1 downto 0),
      RCLK => \phaser_in_gen.phaser_in_n_7\,
      RST => A_rst_primitives_reg,
      RSTDQSFIND => A_pi_rst_dqs_find140_out,
      SYNCIN => sync_pulse,
      SYSCLK => CLK,
      WRENABLE => ififo_wr_enable
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.333000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 1.666500,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => A_po_coarse_enable128_out,
      COARSEINC => \calib_sel_reg[1]\,
      COARSEOVERFLOW => A_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => \calib_sel_reg[1]\,
      COUNTERREADVAL(8 downto 0) => A_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => A_po_fine_enable126_out,
      FINEINC => A_po_fine_inc130_out,
      FINEOVERFLOW => A_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives_reg,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
pi_phase_locked_all_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \phaser_in_gen.phaser_in_n_6\,
      I1 => A_rst_primitives_reg_0,
      O => in0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized0\ is
  port (
    ofifo_rst : out STD_LOGIC;
    \rd_ptr_timing_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    wr_en_5 : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    D_po_coarse_enable90_out : in STD_LOGIC;
    \calib_zero_ctrl_reg[0]\ : in STD_LOGIC;
    D_po_fine_enable87_out : in STD_LOGIC;
    D_po_fine_inc93_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    A_rst_primitives_reg : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    calib_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__2_0\ : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D_of_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized0\ : entity is "mig_7series_v4_0_ddr_byte_lane";
end \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized0\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized0\ is
  signal B_of_a_full : STD_LOGIC;
  signal B_of_full : STD_LOGIC;
  signal B_po_coarse_overflow : STD_LOGIC;
  signal B_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal B_po_fine_overflow : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\ : STD_LOGIC;
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ofifo_rst\ : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of out_fifo : label is "INDEPENDENT";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  ofifo_rst <= \^ofifo_rst\;
ddr_byte_group_io: entity work.\ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized0\
     port map (
      mem_dq_out(11 downto 0) => mem_dq_out(11 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(47 downto 44) => of_q6(7 downto 4),
      oserdes_dq(43 downto 40) => of_q5(7 downto 4),
      oserdes_dq(39 downto 36) => of_q9(3 downto 0),
      oserdes_dq(35 downto 32) => of_q8(3 downto 0),
      oserdes_dq(31 downto 28) => of_q7(3 downto 0),
      oserdes_dq(27 downto 24) => of_q6(3 downto 0),
      oserdes_dq(23 downto 20) => of_q5(3 downto 0),
      oserdes_dq(19 downto 16) => of_q4(3 downto 0),
      oserdes_dq(15 downto 12) => of_q3(3 downto 0),
      oserdes_dq(11 downto 8) => of_q2(3 downto 0),
      oserdes_dq(7 downto 4) => of_q1(3 downto 0),
      oserdes_dq(3 downto 0) => of_q0(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized3\
     port map (
      B_of_full => B_of_full,
      CLK => CLK,
      D0(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\,
      D0(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\,
      D0(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D0(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D1(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\,
      D1(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D1(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D1(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\,
      D2(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      D2(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D2(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\,
      D2(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\,
      D3(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      D3(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D3(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D3(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D4(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D4(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D4(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D4(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D7(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D7(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D7(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D7(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D8(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D8(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D8(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D8(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D9(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D9(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D9(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D9(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => \^ofifo_rst\,
      calib_cmd_wren => calib_cmd_wren,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__2\ => \init_calib_complete_reg_rep__2_0\,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]\,
      \my_empty_reg[6]_0\ => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      \rd_ptr_reg[3]_0\(31 downto 0) => \rd_ptr_reg[3]\(31 downto 0),
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_0\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_1\,
      \rd_ptr_timing_reg[2]_3\ => \rd_ptr_timing_reg[2]_2\,
      wr_en_5 => wr_en_5
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => A_rst_primitives_reg,
      Q => \^ofifo_rst\,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => B_of_a_full,
      D0(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\,
      D0(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\,
      D0(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D0(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D0(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0),
      D1(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\,
      D1(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D1(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D1(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\,
      D1(3 downto 0) => \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0),
      D2(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      D2(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D2(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\,
      D2(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\,
      D2(3 downto 0) => \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0),
      D3(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      D3(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D3(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D3(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D3(3 downto 0) => \init_calib_complete_reg_rep__2\(3 downto 0),
      D4(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D4(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D4(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D4(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D4(3 downto 0) => \cmd_pipe_plus.mc_ras_n_reg[1]\(3 downto 0),
      D5(7 downto 0) => \cmd_pipe_plus.mc_address_reg[23]\(7 downto 0),
      D6(7 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0),
      D7(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D7(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D7(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D7(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D7(3 downto 0) => \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0),
      D8(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D8(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D8(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D8(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D8(3 downto 0) => \cmd_pipe_plus.mc_address_reg[18]\(3 downto 0),
      D9(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D9(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D9(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D9(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\,
      D9(3 downto 0) => \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0),
      EMPTY => out_fifo_n_2,
      FULL => B_of_full,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => \^ofifo_rst\,
      WRCLK => CLK,
      WREN => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.333000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 1.666500,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => D_po_coarse_enable90_out,
      COARSEINC => \calib_zero_ctrl_reg[0]\,
      COARSEOVERFLOW => B_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => \calib_zero_ctrl_reg[0]\,
      COUNTERREADVAL(8 downto 0) => B_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => D_po_fine_enable87_out,
      FINEINC => D_po_fine_inc93_out,
      FINEOVERFLOW => B_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives_reg,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
phy_mc_cmd_full_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_of_full,
      I1 => D_of_full,
      O => phy_mc_cmd_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized1\ is
  port (
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    pi_phase_locked_all_r1_reg : out STD_LOGIC;
    mem_dqs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_dqs_ts : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_dq_13 : out STD_LOGIC;
    mem_dq_ts : out STD_LOGIC_VECTOR ( 8 downto 0 );
    out_dq_8 : out STD_LOGIC;
    out_dq_15 : out STD_LOGIC;
    out_dq_12 : out STD_LOGIC;
    out_dq_10 : out STD_LOGIC;
    out_dq_9 : out STD_LOGIC;
    out_dq_11 : out STD_LOGIC;
    out_dq_14 : out STD_LOGIC;
    out_dm_1 : out STD_LOGIC;
    if_empty_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_ptr_timing_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \my_empty_reg[1]\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    \entry_cnt_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en_4 : out STD_LOGIC;
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC;
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    \app_rd_data[63]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en_2 : out STD_LOGIC;
    \wr_ptr_timing_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC;
    INBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    C_pi_counter_load_en81_out : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    C_pi_fine_enable77_out : in STD_LOGIC;
    C_pi_fine_inc79_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    mem_dqs_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_rst_primitives_reg : in STD_LOGIC;
    C_pi_rst_dqs_find75_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INRANKC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \calib_zero_inputs_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    C_po_coarse_enable63_out : in STD_LOGIC;
    C_po_fine_enable61_out : in STD_LOGIC;
    C_po_fine_inc65_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[56]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[63]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[60]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[58]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[57]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[59]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[62]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_idelay_ce7_out : in STD_LOGIC;
    mem_dq_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    idelay_inc : in STD_LOGIC;
    LD0_0 : in STD_LOGIC;
    CLKB0_6 : in STD_LOGIC;
    ififo_rst_reg0_1 : in STD_LOGIC;
    ofifo_rst_reg0_2 : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    init_complete_r1_timing_reg : in STD_LOGIC;
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \my_empty_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_mux_sel_r_reg[0]\ : in STD_LOGIC;
    app_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \init_calib_complete_reg_rep__3\ : in STD_LOGIC;
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    COUNTERREADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \po_stg2_wrcal_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized1\ : entity is "mig_7series_v4_0_ddr_byte_lane";
end \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized1\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized1\ is
  signal C_if_a_empty : STD_LOGIC;
  signal C_of_a_full : STD_LOGIC;
  signal C_of_full : STD_LOGIC;
  signal C_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal C_pi_dqs_out_of_range : STD_LOGIC;
  signal C_pi_fine_overflow : STD_LOGIC;
  signal C_po_coarse_overflow : STD_LOGIC;
  signal C_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal C_po_fine_overflow : STD_LOGIC;
  signal \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : STD_LOGIC;
  signal \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal if_d0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \if_empty_\ : STD_LOGIC;
  signal \^if_empty_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ififo_rst : STD_LOGIC;
  signal ififo_wr_enable : STD_LOGIC;
  signal \in_fifo_gen.in_fifo_n_1\ : STD_LOGIC;
  signal \in_fifo_gen.in_fifo_n_3\ : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal of_dqbus : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_40\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_41\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_42\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_43\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_44\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_45\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_46\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_47\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\ : STD_LOGIC;
  signal ofifo_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal \phaser_in_gen.phaser_in_n_5\ : STD_LOGIC;
  signal \phaser_in_gen.phaser_in_n_7\ : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q5_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q6_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \in_fifo_gen.in_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \in_fifo_gen.in_fifo\ : label is "INDEPENDENT";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of out_fifo : label is "INDEPENDENT";
  attribute BOX_TYPE of \phaser_in_gen.phaser_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pi_counter_read_val[0]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \pi_counter_read_val[1]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \pi_counter_read_val[2]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \pi_counter_read_val[3]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \pi_counter_read_val[4]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \pi_counter_read_val[5]_i_1\ : label is "soft_lutpair465";
begin
  \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ <= \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\;
  \gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(65 downto 0) <= \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(65 downto 0);
  if_empty_r(0) <= \^if_empty_r\(0);
ddr_byte_group_io: entity work.\ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized1\
     port map (
      A_rst_primitives_reg => A_rst_primitives_reg,
      A_rst_primitives_reg_0 => \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      CLK => CLK,
      CLKB0_6 => CLKB0_6,
      CTSBUS(0) => oserdes_dqs_ts(0),
      C_idelay_ce7_out => C_idelay_ce7_out,
      D0(3 downto 0) => if_d0(3 downto 0),
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3 downto 0) => if_d2(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      LD0_0 => LD0_0,
      idelay_inc => idelay_inc,
      iserdes_clkdiv => iserdes_clkdiv,
      mem_dq_in(7 downto 0) => mem_dq_in(7 downto 0),
      mem_dq_ts(8 downto 0) => mem_dq_ts(8 downto 0),
      mem_dqs_out(0) => mem_dqs_out(0),
      mem_dqs_ts(0) => mem_dqs_ts(0),
      of_dqbus(35 downto 12) => of_dqbus(39 downto 16),
      of_dqbus(11 downto 0) => of_dqbus(11 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clk_delayed => oserdes_clk_delayed,
      oserdes_clkdiv => oserdes_clkdiv,
      out_dm_1 => out_dm_1,
      out_dq_10 => out_dq_10,
      out_dq_11 => out_dq_11,
      out_dq_12 => out_dq_12,
      out_dq_13 => out_dq_13,
      out_dq_14 => out_dq_14,
      out_dq_15 => out_dq_15,
      out_dq_8 => out_dq_8,
      out_dq_9 => out_dq_9,
      po_oserdes_rst => po_oserdes_rst
    );
\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \if_empty_\,
      Q => \^if_empty_r\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(0),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(10),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(10),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(11),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(11),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(12),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(12),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(13),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(13),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(14),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(14),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(15),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(15),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(16),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(16),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(17),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(17),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(18),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(18),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(19),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(19),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(1),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(1),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(20),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(20),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(21),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(21),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(22),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(22),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(23),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(23),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(2),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(2),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(30),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(24),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(31),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(25),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(32),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(26),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(33),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(27),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(34),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(28),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(35),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(29),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(36),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(30),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(37),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(31),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(38),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(32),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(39),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(33),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(3),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(3),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(40),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(34),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(41),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(35),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(42),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(36),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(43),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(37),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(44),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(38),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(45),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(39),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(46),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(40),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(47),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(41),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(48),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(42),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(49),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(43),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(4),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(4),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(50),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(44),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(51),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(45),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(52),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(46),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(53),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(47),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(54),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(48),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(55),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(49),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(56),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(50),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(57),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(51),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(58),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(52),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(59),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(53),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(5),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(5),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(60),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(54),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(61),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(55),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(62),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(56),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(63),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(57),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(64),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(58),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(65),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(59),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(66),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(60),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(67),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(61),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(68),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(62),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(69),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(63),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(6),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(6),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(70),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(64),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(71),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(65),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(7),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(7),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(8),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(8),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_data(9),
      Q => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(9),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\: entity work.ddr_mig_7series_v4_0_ddr_if_post_fifo
     port map (
      ADDRC(0) => ADDRC(0),
      CLK => CLK,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => ififo_rst,
      app_rd_data(31 downto 0) => app_rd_data(31 downto 0),
      \app_rd_data[63]\(31 downto 0) => \app_rd_data[63]\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \^if_empty_r\(0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 28) => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(61 downto 58),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(27 downto 24) => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(53 downto 50),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(23 downto 20) => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(45 downto 42),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(19 downto 16) => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(37 downto 34),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(15 downto 12) => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(29 downto 26),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(11 downto 8) => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(19 downto 16),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(7 downto 4) => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(11 downto 8),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(3 downto 0) => \^gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(3 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(31 downto 0),
      \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      if_empty_r_0(0) => if_empty_r_0(0),
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      \my_empty_reg[3]_0\(1 downto 0) => \my_empty_reg[3]\(1 downto 0),
      phy_rddata_en => phy_rddata_en,
      \po_stg2_wrcal_cnt_reg[0]\(0) => \po_stg2_wrcal_cnt_reg[0]\(0),
      \rd_mux_sel_r_reg[0]\ => \rd_mux_sel_r_reg[0]\,
      \rd_ptr_timing_reg[0]_0\ => \rd_ptr_timing_reg[0]\,
      \rd_ptr_timing_reg[1]_0\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \read_fifo.tail_r_reg[1]\ => \read_fifo.tail_r_reg[1]\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      tail_r(0) => tail_r(0),
      wr_en_2 => wr_en_2,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]\,
      \wr_ptr_reg[1]_1\ => \wr_ptr_reg[1]_0\
    );
ififo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ififo_rst_reg0_1,
      Q => ififo_rst,
      R => '0'
    );
\in_fifo_gen.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => C_if_a_empty,
      ALMOSTFULL => \in_fifo_gen.in_fifo_n_1\,
      D0(3 downto 0) => if_d0(3 downto 0),
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3 downto 0) => if_d2(3 downto 0),
      D3(3 downto 0) => B"0000",
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\(7 downto 4),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\(7 downto 4),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      D9(3 downto 0) => B"0000",
      EMPTY => \if_empty_\,
      FULL => \in_fifo_gen.in_fifo_n_3\,
      Q0(7 downto 0) => rd_data(7 downto 0),
      Q1(7 downto 0) => rd_data(15 downto 8),
      Q2(7 downto 0) => rd_data(23 downto 16),
      Q3(7 downto 0) => rd_data(31 downto 24),
      Q4(7 downto 0) => rd_data(39 downto 32),
      Q5(7 downto 0) => rd_data(47 downto 40),
      Q6(7 downto 0) => rd_data(55 downto 48),
      Q7(7 downto 0) => rd_data(63 downto 56),
      Q8(7 downto 0) => rd_data(71 downto 64),
      Q9(7 downto 0) => rd_data(79 downto 72),
      RDCLK => CLK,
      RDEN => '1',
      RESET => ififo_rst,
      WRCLK => iserdes_clkdiv,
      WREN => ififo_wr_enable
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized4\
     port map (
      CLK => CLK,
      C_of_full => C_of_full,
      D0(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      D0(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\,
      D0(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\,
      D0(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D1(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D1(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\,
      D1(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D1(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D2(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\,
      D2(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      D2(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D2(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\,
      D3(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\,
      D3(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      D3(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D3(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D3(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D3(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D3(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D3(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D4(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D4(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D4(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D4(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D5(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D5(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D5(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D5(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D6(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D6(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D6(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D6(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D7(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\,
      D7(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\,
      D7(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_40\,
      D7(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_41\,
      D8(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_42\,
      D8(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_43\,
      D8(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_44\,
      D8(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_45\,
      D9(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_46\,
      D9(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_47\,
      Q(2 downto 0) => \entry_cnt_reg[4]\(2 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__3\ => \init_calib_complete_reg_rep__3\,
      \init_calib_complete_reg_rep__4\ => \init_calib_complete_reg_rep__4\,
      mc_wrdata_en => mc_wrdata_en,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]\,
      \my_empty_reg[7]_0\ => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\,
      ofifo_rst => ofifo_rst,
      \rd_ptr_reg[3]_0\(41 downto 0) => \rd_ptr_reg[3]\(41 downto 0),
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_0\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_1\,
      \rd_ptr_timing_reg[2]_3\ => \rd_ptr_timing_reg[2]_2\,
      wr_en_4 => wr_en_4,
      \wr_ptr_timing_reg[2]_0\(3 downto 0) => \wr_ptr_timing_reg[2]\(3 downto 0)
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ofifo_rst_reg0_2,
      Q => ofifo_rst,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => C_of_a_full,
      D0(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      D0(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7\,
      D0(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8\,
      D0(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D0(3 downto 0) => D0(3 downto 0),
      D1(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D1(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\,
      D1(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D1(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13\,
      D1(3 downto 0) => \write_buffer.wr_buf_out_data_reg[56]\(3 downto 0),
      D2(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14\,
      D2(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\,
      D2(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D2(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\,
      D2(3 downto 0) => \write_buffer.wr_buf_out_data_reg[63]\(3 downto 0),
      D3(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\,
      D3(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      D3(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D3(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D3(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D3(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D3(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D3(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D4(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D4(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D4(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D4(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D4(3 downto 0) => \write_buffer.wr_buf_out_data_reg[60]\(3 downto 0),
      D5(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D5(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D5(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D5(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D5(3 downto 0) => \write_buffer.wr_buf_out_data_reg[58]\(3 downto 0),
      D6(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D6(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D6(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D6(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D6(3 downto 0) => \write_buffer.wr_buf_out_data_reg[57]\(3 downto 0),
      D7(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\,
      D7(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\,
      D7(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_40\,
      D7(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_41\,
      D7(3 downto 0) => \write_buffer.wr_buf_out_data_reg[59]\(3 downto 0),
      D8(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_42\,
      D8(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_43\,
      D8(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_44\,
      D8(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_45\,
      D8(3 downto 0) => \write_buffer.wr_buf_out_data_reg[62]\(3 downto 0),
      D9(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D9(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D9(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_46\,
      D9(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_47\,
      D9(3 downto 0) => \init_calib_complete_reg_rep__2\(3 downto 0),
      EMPTY => out_fifo_n_2,
      FULL => C_of_full,
      Q0(3 downto 0) => of_dqbus(3 downto 0),
      Q1(3 downto 0) => of_dqbus(7 downto 4),
      Q2(3 downto 0) => of_dqbus(11 downto 8),
      Q3(3 downto 0) => of_dqbus(15 downto 12),
      Q4(3 downto 0) => of_dqbus(19 downto 16),
      Q5(7 downto 4) => NLW_out_fifo_Q5_UNCONNECTED(7 downto 4),
      Q5(3 downto 0) => of_dqbus(23 downto 20),
      Q6(7 downto 4) => NLW_out_fifo_Q6_UNCONNECTED(7 downto 4),
      Q6(3 downto 0) => of_dqbus(27 downto 24),
      Q7(3 downto 0) => of_dqbus(31 downto 28),
      Q8(3 downto 0) => of_dqbus(35 downto 32),
      Q9(3 downto 0) => of_dqbus(39 downto 36),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\
    );
\phaser_in_gen.phaser_in\: unisim.vcomponents.PHASER_IN_PHY
    generic map(
      BURST_MODE => "TRUE",
      CLKOUT_DIV => 2,
      DQS_AUTO_RECAL => '1',
      DQS_BIAS_MODE => "FALSE",
      DQS_FIND_PATTERN => B"000",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "DIV2",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.333000,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 3.333000,
      REFCLK_PERIOD => 1.666500,
      SEL_CLK_OFFSET => 6,
      SYNC_IN_DIV_RST => "TRUE",
      WR_CYCLES => "FALSE"
    )
        port map (
      BURSTPENDINGPHY => INBURSTPENDING(0),
      COUNTERLOADEN => C_pi_counter_load_en81_out,
      COUNTERLOADVAL(5 downto 0) => \calib_zero_inputs_reg[0]\(5 downto 0),
      COUNTERREADEN => \calib_sel_reg[1]\,
      COUNTERREADVAL(5 downto 0) => C_pi_counter_read_val(5 downto 0),
      DQSFOUND => pi_dqs_found_lanes(0),
      DQSOUTOFRANGE => C_pi_dqs_out_of_range,
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => C_pi_fine_enable77_out,
      FINEINC => C_pi_fine_inc79_out,
      FINEOVERFLOW => C_pi_fine_overflow,
      FREQREFCLK => freq_refclk,
      ICLK => \^dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => \phaser_in_gen.phaser_in_n_5\,
      MEMREFCLK => mem_refclk,
      PHASELOCKED => pi_phase_locked_all_r1_reg,
      PHASEREFCLK => mem_dqs_in(0),
      RANKSELPHY(1 downto 0) => INRANKC(1 downto 0),
      RCLK => \phaser_in_gen.phaser_in_n_7\,
      RST => A_rst_primitives_reg,
      RSTDQSFIND => C_pi_rst_dqs_find75_out,
      SYNCIN => sync_pulse,
      SYSCLK => CLK,
      WRENABLE => ififo_wr_enable
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.333000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 1.666500,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => C_po_coarse_enable63_out,
      COARSEINC => \calib_sel_reg[1]\,
      COARSEOVERFLOW => C_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => \calib_sel_reg[1]\,
      COUNTERREADVAL(8 downto 0) => C_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => C_po_fine_enable61_out,
      FINEINC => C_po_fine_inc65_out,
      FINEOVERFLOW => C_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives_reg,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\pi_counter_read_val[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => C_pi_counter_read_val(0),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(0),
      O => D(0)
    );
\pi_counter_read_val[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => C_pi_counter_read_val(1),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(1),
      O => D(1)
    );
\pi_counter_read_val[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => C_pi_counter_read_val(2),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(2),
      O => D(2)
    );
\pi_counter_read_val[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => C_pi_counter_read_val(3),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(3),
      O => D(3)
    );
\pi_counter_read_val[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => C_pi_counter_read_val(4),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(4),
      O => D(4)
    );
\pi_counter_read_val[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => C_pi_counter_read_val(5),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(5),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized2\ is
  port (
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_of_full : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 33 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    D_po_coarse_enable90_out : in STD_LOGIC;
    \calib_zero_ctrl_reg[0]\ : in STD_LOGIC;
    D_po_fine_enable87_out : in STD_LOGIC;
    D_po_fine_inc93_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    A_rst_primitives_reg : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ofifo_rst : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[20]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_cke_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized2\ : entity is "mig_7series_v4_0_ddr_byte_lane";
end \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized2\;

architecture STRUCTURE of \ddr_mig_7series_v4_0_ddr_byte_lane__parameterized2\ is
  signal \^d_of_full\ : STD_LOGIC;
  signal ddr_ck_out_q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal of_d6 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal of_d7 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal of_d9 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\ : STD_LOGIC;
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal out_fifo_n_0 : STD_LOGIC;
  signal out_fifo_n_1 : STD_LOGIC;
  signal out_fifo_n_2 : STD_LOGIC;
  signal phaser_out_n_0 : STD_LOGIC;
  signal phaser_out_n_1 : STD_LOGIC;
  signal phaser_out_n_13 : STD_LOGIC;
  signal phaser_out_n_14 : STD_LOGIC;
  signal phaser_out_n_15 : STD_LOGIC;
  signal phaser_out_n_16 : STD_LOGIC;
  signal phaser_out_n_17 : STD_LOGIC;
  signal phaser_out_n_18 : STD_LOGIC;
  signal phaser_out_n_19 : STD_LOGIC;
  signal phaser_out_n_20 : STD_LOGIC;
  signal phaser_out_n_21 : STD_LOGIC;
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED\ : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "OBUFDS";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of out_fifo : label is "INDEPENDENT";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  D_of_full <= \^d_of_full\;
ddr_byte_group_io: entity work.\ddr_mig_7series_v4_0_ddr_byte_group_io__parameterized2\
     port map (
      ddr2_we_n(9 downto 0) => ddr2_we_n(9 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(39 downto 36) => of_q6(7 downto 4),
      oserdes_dq(35 downto 32) => of_q5(7 downto 4),
      oserdes_dq(31 downto 28) => of_q9(3 downto 0),
      oserdes_dq(27 downto 24) => of_q8(3 downto 0),
      oserdes_dq(23 downto 20) => of_q7(3 downto 0),
      oserdes_dq(19 downto 16) => of_q6(3 downto 0),
      oserdes_dq(15 downto 12) => of_q5(3 downto 0),
      oserdes_dq(11 downto 8) => of_q4(3 downto 0),
      oserdes_dq(7 downto 4) => of_q3(3 downto 0),
      oserdes_dq(3 downto 0) => of_q2(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => oserdes_clk,
      CE => '1',
      D1 => '0',
      D2 => '1',
      Q => ddr_ck_out_q(0),
      R => '0',
      S => \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED\
    );
\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => ddr_ck_out_q(0),
      O => ddr_ck_out(0),
      OB => ddr_ck_out(1)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized5\
     port map (
      CLK => CLK,
      D1(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D1(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\,
      D1(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\,
      D1(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      D1(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D1(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D1(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D1(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D2(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D2(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D2(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D2(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D3(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D3(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D3(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D3(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D4(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D4(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D4(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D4(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D6(1 downto 0) => of_d6(7 downto 6),
      D7(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3\,
      D7(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\,
      D7(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5\,
      D7(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      D7(1 downto 0) => of_d7(3 downto 2),
      D8(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D8(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D8(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\,
      D8(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\,
      D9(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D9(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D9(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\,
      D9(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D9(1 downto 0) => of_d9(3 downto 2),
      calib_cmd_wren => calib_cmd_wren,
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__4\ => \init_calib_complete_reg_rep__4\,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5\,
      mc_cas_n(0) => mc_cas_n(0),
      mc_cs_n(0) => mc_cs_n(0),
      mem_out(33 downto 0) => mem_out(33 downto 0),
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]\,
      ofifo_rst => ofifo_rst,
      ofifo_rst_reg => \^d_of_full\,
      phy_dout(18 downto 0) => phy_dout(18 downto 0),
      \rd_ptr_timing_reg[0]_0\ => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => out_fifo_n_0,
      ALMOSTFULL => out_fifo_n_1,
      D0(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D0(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D0(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D0(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D0(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D0(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D0(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D0(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D1(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16\,
      D1(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17\,
      D1(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18\,
      D1(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19\,
      D1(3) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20\,
      D1(2) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21\,
      D1(1) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22\,
      D1(0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23\,
      D2(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24\,
      D2(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25\,
      D2(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26\,
      D2(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27\,
      D2(3 downto 0) => \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0),
      D3(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28\,
      D3(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29\,
      D3(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30\,
      D3(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31\,
      D3(3 downto 0) => \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0),
      D4(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32\,
      D4(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33\,
      D4(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34\,
      D4(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35\,
      D4(3 downto 0) => \cmd_pipe_plus.mc_address_reg[19]\(3 downto 0),
      D5(7 downto 0) => \cmd_pipe_plus.mc_address_reg[20]\(7 downto 0),
      D6(7 downto 6) => of_d6(7 downto 6),
      D6(5 downto 0) => \cmd_pipe_plus.mc_we_n_reg[0]\(5 downto 0),
      D7(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_3\,
      D7(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4\,
      D7(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5\,
      D7(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6\,
      D7(3 downto 2) => of_d7(3 downto 2),
      D7(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0),
      D8(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36\,
      D8(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37\,
      D8(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38\,
      D8(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39\,
      D8(3 downto 0) => \cmd_pipe_plus.mc_cke_reg[1]\(3 downto 0),
      D9(7) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9\,
      D9(6) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10\,
      D9(5) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11\,
      D9(4) => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12\,
      D9(3 downto 2) => of_d9(3 downto 2),
      D9(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]_0\(1 downto 0),
      EMPTY => out_fifo_n_2,
      FULL => \^d_of_full\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15\
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 3.333000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 1.666500,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => D_po_coarse_enable90_out,
      COARSEINC => \calib_zero_ctrl_reg[0]\,
      COARSEOVERFLOW => phaser_out_n_0,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => \calib_zero_ctrl_reg[0]\,
      COUNTERREADVAL(8) => phaser_out_n_13,
      COUNTERREADVAL(7) => phaser_out_n_14,
      COUNTERREADVAL(6) => phaser_out_n_15,
      COUNTERREADVAL(5) => phaser_out_n_16,
      COUNTERREADVAL(4) => phaser_out_n_17,
      COUNTERREADVAL(3) => phaser_out_n_18,
      COUNTERREADVAL(2) => phaser_out_n_19,
      COUNTERREADVAL(1) => phaser_out_n_20,
      COUNTERREADVAL(0) => phaser_out_n_21,
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => D_po_fine_enable87_out,
      FINEINC => D_po_fine_inc93_out,
      FINEOVERFLOW => phaser_out_n_1,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => A_rst_primitives_reg,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_calib_top is
  port (
    po_en_stg2_f_reg : out STD_LOGIC;
    po_ck_addr_cmd_delay_done : out STD_LOGIC;
    dqs_po_dec_done : out STD_LOGIC;
    pi_fine_dly_dec_done_r : out STD_LOGIC;
    pi_fine_dly_dec_done : out STD_LOGIC;
    \rdlvl_dqs_tap_cnt_r_reg[0][1][0]\ : out STD_LOGIC;
    idelay_tap_limit_r_reg : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    pi_en_stg2_f_timing_reg : out STD_LOGIC;
    rdlvl_stg1_done_r1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg\ : out STD_LOGIC;
    calib_complete : out STD_LOGIC;
    calib_cmd_wren : out STD_LOGIC;
    calib_wrdata_en : out STD_LOGIC;
    tempmon_pi_f_inc : out STD_LOGIC;
    tempmon_pi_f_dec : out STD_LOGIC;
    idelay_inc : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    rdlvl_stg1_done_r1 : out STD_LOGIC;
    calib_sel : out STD_LOGIC_VECTOR ( 0 to 0 );
    calib_in_common : out STD_LOGIC;
    \my_full_reg[3]\ : out STD_LOGIC;
    \wr_ptr_reg[2]\ : out STD_LOGIC;
    \wr_ptr_timing_reg[0]\ : out STD_LOGIC;
    \wr_ptr_timing_reg[0]_0\ : out STD_LOGIC;
    \entry_cnt_reg[0]\ : out STD_LOGIC;
    app_zq_r_reg : out STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[2]\ : out STD_LOGIC;
    UNCONN_OUT : out STD_LOGIC;
    UNCONN_OUT_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[0]\ : out STD_LOGIC;
    COUNTERLOADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    fine_adjust_done_r_reg : out STD_LOGIC;
    rd_data_offset_cal_done : out STD_LOGIC;
    \my_empty_reg[7]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \my_empty_reg[7]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \grant_r_reg[0]\ : out STD_LOGIC;
    app_zq_ns : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LD0 : out STD_LOGIC;
    ififo_rst_reg0 : out STD_LOGIC;
    ofifo_rst_reg0 : out STD_LOGIC;
    LD0_0 : out STD_LOGIC;
    ififo_rst_reg0_1 : out STD_LOGIC;
    ofifo_rst_reg0_2 : out STD_LOGIC;
    C_idelay_ce7_out : out STD_LOGIC;
    C_po_fine_inc65_out : out STD_LOGIC;
    C_po_fine_enable61_out : out STD_LOGIC;
    C_po_coarse_enable63_out : out STD_LOGIC;
    C_pi_rst_dqs_find75_out : out STD_LOGIC;
    C_pi_fine_inc79_out : out STD_LOGIC;
    C_pi_fine_enable77_out : out STD_LOGIC;
    C_pi_counter_load_en81_out : out STD_LOGIC;
    D_po_coarse_enable90_out : out STD_LOGIC;
    D_po_fine_enable87_out : out STD_LOGIC;
    D_po_fine_inc93_out : out STD_LOGIC;
    A_idelay_ce17_out : out STD_LOGIC;
    A_po_fine_enable126_out : out STD_LOGIC;
    A_po_coarse_enable128_out : out STD_LOGIC;
    A_po_fine_inc130_out : out STD_LOGIC;
    A_pi_rst_dqs_find140_out : out STD_LOGIC;
    A_pi_fine_enable142_out : out STD_LOGIC;
    A_pi_fine_inc144_out : out STD_LOGIC;
    A_pi_counter_load_en146_out : out STD_LOGIC;
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[7]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_ptr_timing_reg[0]_4\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rd_ptr_timing_reg[0]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_timing_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[0]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PHYCTLWD : out STD_LOGIC_VECTOR ( 10 downto 0 );
    phy_read_calib : out STD_LOGIC;
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0\ : out STD_LOGIC;
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0\ : out STD_LOGIC;
    \calib_sel_reg[1]_0\ : out STD_LOGIC;
    \pi_dqs_found_lanes_r1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    calib_sel0 : out STD_LOGIC;
    \my_empty_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_empty_reg[6]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \my_empty_reg[6]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_data_offset_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \rd_ptr_timing_reg[0]_8\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mux_wrdata_en : out STD_LOGIC;
    mux_cmd_wren : out STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prbs_rdlvl_done_pulse0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tempmon_sample_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tempmon_sel_pi_incdec : in STD_LOGIC;
    phy_rddata_en : in STD_LOGIC;
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1\ : in STD_LOGIC;
    pi_f_inc_reg : in STD_LOGIC;
    po_delay_done_r4_reg : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]_0\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0\ : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    \my_empty_reg[0]\ : in STD_LOGIC;
    \my_empty_reg[0]_0\ : in STD_LOGIC;
    \my_empty_reg[6]_9\ : in STD_LOGIC;
    \my_empty_reg[6]_10\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    refresh_bank_r : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    \pi_counter_read_val_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pi_counter_read_val_reg[3]\ : in STD_LOGIC;
    complex_row0_rd_done1 : in STD_LOGIC;
    idelay_ld_rst : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \my_empty_reg[1]\ : in STD_LOGIC;
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \my_empty_reg[1]_0\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \my_empty_reg[1]_1\ : in STD_LOGIC;
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_cke_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_r_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \my_empty_reg[1]_2\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_bank_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pi_dqs_found_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_data_offset_reg[0]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_data_offset_reg[2]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[4]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]_0\ : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_calib_top : entity is "mig_7series_v4_0_ddr_calib_top";
end ddr_mig_7series_v4_0_ddr_calib_top;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_calib_top is
  signal \^app_zq_r_reg\ : STD_LOGIC;
  signal cal1_state_r1348_out : STD_LOGIC;
  signal \^calib_complete\ : STD_LOGIC;
  signal \^calib_in_common\ : STD_LOGIC;
  signal \^calib_sel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^calib_sel_reg[1]_0\ : STD_LOGIC;
  signal calib_zero_ctrl : STD_LOGIC;
  signal calib_zero_inputs : STD_LOGIC;
  signal cmd_po_en_stg2_f : STD_LOGIC;
  signal cnt_shift_r_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_20\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_21\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_22\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_31\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_32\ : STD_LOGIC;
  signal \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_33\ : STD_LOGIC;
  signal ddr_phy_tempmon_0_n_2 : STD_LOGIC;
  signal ddr_phy_tempmon_0_n_4 : STD_LOGIC;
  signal detect_pi_found_dqs : STD_LOGIC;
  signal dqs_found_prech_req : STD_LOGIC;
  signal \^dqs_po_dec_done\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_10\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_11\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_24\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_6\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_7\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_8\ : STD_LOGIC;
  signal \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_9\ : STD_LOGIC;
  signal \^entry_cnt_reg[0]\ : STD_LOGIC;
  signal fine_adj_state_r142_out : STD_LOGIC;
  signal \^gen_byte_sel_div2.byte_sel_cnt_reg[0]_0\ : STD_LOGIC;
  signal \^gen_byte_sel_div2.byte_sel_cnt_reg[1]_0\ : STD_LOGIC;
  signal \^gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idelay_ce : STD_LOGIC;
  signal idelay_ce_int : STD_LOGIC;
  signal idelay_ce_r1 : STD_LOGIC;
  signal idelay_inc_int : STD_LOGIC;
  signal idelay_inc_r1 : STD_LOGIC;
  signal \init_calib_complete_reg_rep__0_n_0\ : STD_LOGIC;
  signal mpr_rdlvl_start_r : STD_LOGIC;
  signal \^my_full_reg[3]\ : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 45 to 45 );
  signal phy_if_reset : STD_LOGIC;
  signal \phy_if_reset0__0\ : STD_LOGIC;
  signal phy_if_reset_w : STD_LOGIC;
  signal pi_calib_done : STD_LOGIC;
  signal pi_dqs_found_done_r1 : STD_LOGIC;
  signal pi_dqs_found_rank_done : STD_LOGIC;
  signal \^pi_fine_dly_dec_done\ : STD_LOGIC;
  signal \^po_ck_addr_cmd_delay_done\ : STD_LOGIC;
  signal prech_done : STD_LOGIC;
  signal rd_active_r : STD_LOGIC;
  signal rdlvl_last_byte_done : STD_LOGIC;
  signal rdlvl_pi_incdec : STD_LOGIC;
  signal rdlvl_prech_req : STD_LOGIC;
  signal \^rdlvl_stg1_done_r1\ : STD_LOGIC;
  signal \^rdlvl_stg1_done_r1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rdlvl_stg1_rank_done : STD_LOGIC;
  signal reset_if : STD_LOGIC;
  signal reset_if_r8_reg_srl8_n_0 : STD_LOGIC;
  signal reset_if_r9 : STD_LOGIC;
  signal tempmon_pi_f_en_r : STD_LOGIC;
  signal \^tempmon_pi_f_inc\ : STD_LOGIC;
  signal tempmon_pi_f_inc_r : STD_LOGIC;
  signal u_ddr_phy_init_n_10 : STD_LOGIC;
  signal u_ddr_phy_init_n_12 : STD_LOGIC;
  signal u_ddr_phy_init_n_19 : STD_LOGIC;
  signal u_ddr_phy_init_n_201 : STD_LOGIC;
  signal u_ddr_phy_init_n_202 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_10 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_4 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_6 : STD_LOGIC;
  signal u_ddr_phy_wrcal_n_7 : STD_LOGIC;
  signal \^wr_ptr_reg[2]\ : STD_LOGIC;
  signal \^wr_ptr_timing_reg[0]\ : STD_LOGIC;
  signal \^wr_ptr_timing_reg[0]_0\ : STD_LOGIC;
  signal wrcal_pat_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wrcal_prech_req : STD_LOGIC;
  signal wrcal_rd_wait : STD_LOGIC;
  signal wrlvl_byte_redo : STD_LOGIC;
  signal wrlvl_final_if_rst : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of app_zq_r_i_1 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \grant_r[0]_i_2\ : label is "soft_lutpair328";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of init_calib_complete_reg : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of init_calib_complete_reg_rep : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__0\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__1\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__2\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__3\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__4\ : label is "init_calib_complete_reg";
  attribute ORIG_CELL_NAME of \init_calib_complete_reg_rep__5\ : label is "init_calib_complete_reg";
  attribute SOFT_HLUTNM of \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_2__0\ : label is "soft_lutpair327";
  attribute srl_name : string;
  attribute srl_name of reset_if_r8_reg_srl8 : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 ";
begin
  app_zq_r_reg <= \^app_zq_r_reg\;
  calib_complete <= \^calib_complete\;
  calib_in_common <= \^calib_in_common\;
  calib_sel(0) <= \^calib_sel\(0);
  \calib_sel_reg[1]_0\ <= \^calib_sel_reg[1]_0\;
  dqs_po_dec_done <= \^dqs_po_dec_done\;
  \entry_cnt_reg[0]\ <= \^entry_cnt_reg[0]\;
  \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0\ <= \^gen_byte_sel_div2.byte_sel_cnt_reg[0]_0\;
  \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0\ <= \^gen_byte_sel_div2.byte_sel_cnt_reg[1]_0\;
  \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(0) <= \^gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(0);
  \my_full_reg[3]\ <= \^my_full_reg[3]\;
  pi_fine_dly_dec_done <= \^pi_fine_dly_dec_done\;
  po_ck_addr_cmd_delay_done <= \^po_ck_addr_cmd_delay_done\;
  rdlvl_stg1_done_r1 <= \^rdlvl_stg1_done_r1\;
  rdlvl_stg1_done_r1_reg(0) <= \^rdlvl_stg1_done_r1_reg\(0);
  tempmon_pi_f_inc <= \^tempmon_pi_f_inc\;
  \wr_ptr_reg[2]\ <= \^wr_ptr_reg[2]\;
  \wr_ptr_timing_reg[0]\ <= \^wr_ptr_timing_reg[0]\;
  \wr_ptr_timing_reg[0]_0\ <= \^wr_ptr_timing_reg[0]_0\;
app_zq_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^app_zq_r_reg\,
      I1 => app_zq_req,
      O => app_zq_ns
    );
\calib_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1\,
      Q => \^calib_sel\(0),
      R => '0'
    );
\calib_zero_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => po_delay_done_r4_reg,
      Q => calib_zero_ctrl,
      R => '0'
    );
\calib_zero_inputs_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => ddr_phy_tempmon_0_n_4,
      Q => calib_zero_inputs,
      S => \rstdiv0_sync_r1_reg_rep__9\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[0]\,
      I1 => \cmd_pipe_plus.mc_bank_reg[5]\(5),
      I2 => \rd_ptr_reg[3]_1\(15),
      I3 => \my_empty_reg[1]_2\,
      O => \my_empty_reg[6]_2\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[0]\,
      I1 => \cmd_pipe_plus.mc_bank_reg[5]\(5),
      I2 => \rd_ptr_reg[3]_1\(14),
      I3 => \my_empty_reg[1]_2\,
      O => \my_empty_reg[6]_2\(2)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[0]\,
      I1 => \cmd_pipe_plus.mc_bank_reg[5]\(2),
      I2 => \rd_ptr_reg[3]_1\(13),
      I3 => \my_empty_reg[1]_2\,
      O => \my_empty_reg[6]_2\(1)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[0]\,
      I1 => \cmd_pipe_plus.mc_bank_reg[5]\(2),
      I2 => \rd_ptr_reg[3]_1\(12),
      I3 => \my_empty_reg[1]_2\,
      O => \my_empty_reg[6]_2\(0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_ras_n(1),
      I1 => \^wr_ptr_timing_reg[0]\,
      I2 => \rd_ptr_reg[3]_1\(19),
      I3 => \my_empty_reg[1]_2\,
      O => \my_empty_reg[6]_3\(3)
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => mc_ras_n(1),
      I1 => \^wr_ptr_timing_reg[0]\,
      I2 => \rd_ptr_reg[3]_1\(18),
      I3 => \my_empty_reg[1]_2\,
      O => \my_empty_reg[6]_3\(2)
    );
\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\: entity work.ddr_mig_7series_v4_0_ddr_phy_rdlvl
     port map (
      A_pi_counter_load_en146_out => A_pi_counter_load_en146_out,
      A_pi_fine_enable142_out => A_pi_fine_enable142_out,
      A_pi_fine_inc144_out => A_pi_fine_inc144_out,
      CLK => CLK,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_pi_counter_load_en81_out => C_pi_counter_load_en81_out,
      C_pi_fine_enable77_out => C_pi_fine_enable77_out,
      C_pi_fine_inc79_out => C_pi_fine_inc79_out,
      cal1_state_r1348_out => cal1_state_r1348_out,
      \calib_sel_reg[1]\ => \^calib_sel\(0),
      calib_zero_inputs => calib_zero_inputs,
      clear => clear,
      \cnt_shift_r_reg[2]_0\(0) => cnt_shift_r_reg(0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\,
      dqs_found_done_r_reg => \^gen_byte_sel_div2.byte_sel_cnt_reg[0]_0\,
      dqs_po_dec_done => \^dqs_po_dec_done\,
      \gen_byte_sel_div2.byte_sel_cnt_reg[0]\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_32\,
      \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0\ => \^calib_sel_reg[1]_0\,
      \gen_byte_sel_div2.byte_sel_cnt_reg[1]\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_31\,
      \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0\ => \^gen_byte_sel_div2.byte_sel_cnt_reg[1]_0\,
      \gen_byte_sel_div2.calib_in_common_reg\ => \^calib_in_common\,
      idelay_ce_int => idelay_ce_int,
      idelay_inc_int => idelay_inc_int,
      idelay_ld_reg => u_ddr_phy_wrcal_n_7,
      \idelay_tap_cnt_r_reg[0][1][1]_0\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_20\,
      idelay_tap_limit_r_reg_0 => idelay_tap_limit_r_reg,
      \init_state_r_reg[3]\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_21\,
      \init_state_r_reg[3]_0\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23\,
      mpr_rdlvl_start_r => mpr_rdlvl_start_r,
      mpr_rdlvl_start_reg => u_ddr_phy_init_n_19,
      \one_rank.stg1_wr_done_reg\ => u_ddr_phy_init_n_12,
      p_2_out(0) => p_2_out(45),
      \pi_counter_read_val_reg[3]\ => \pi_counter_read_val_reg[3]\,
      \pi_counter_read_val_reg[5]\(5 downto 0) => \pi_counter_read_val_reg[5]\(5 downto 0),
      pi_dqs_found_done => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3\,
      \pi_dqs_found_lanes_r1_reg[2]\(5 downto 0) => \pi_dqs_found_lanes_r1_reg[2]_0\(5 downto 0),
      pi_en_stg2_f_timing_reg_0 => pi_en_stg2_f_timing_reg,
      pi_f_dec_reg => ddr_phy_tempmon_0_n_2,
      pi_fine_dly_dec_done_r_reg => \^pi_fine_dly_dec_done\,
      \po_stg2_wrcal_cnt_reg[0]\(0) => \^gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(0),
      prech_done => prech_done,
      rd_active_r => rd_active_r,
      rd_active_r_reg => u_ddr_phy_wrcal_n_6,
      \rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0\ => \rdlvl_dqs_tap_cnt_r_reg[0][1][0]\,
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      rdlvl_pi_incdec => rdlvl_pi_incdec,
      rdlvl_prech_req => rdlvl_prech_req,
      rdlvl_stg1_done_r1_reg => \^rdlvl_stg1_done_r1_reg\(0),
      rdlvl_stg1_done_r1_reg_0 => \^rdlvl_stg1_done_r1\,
      rdlvl_stg1_rank_done => rdlvl_stg1_rank_done,
      rdlvl_stg1_start_reg => u_ddr_phy_init_n_10,
      reset_if => reset_if,
      reset_if_r9 => reset_if_r9,
      reset_if_reg => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_33\,
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__13_0\ => u_ddr_phy_wrcal_n_4,
      \rstdiv0_sync_r1_reg_rep__13_1\(0) => \rstdiv0_sync_r1_reg_rep__13_0\(0),
      \rstdiv0_sync_r1_reg_rep__13_2\(0) => \rstdiv0_sync_r1_reg_rep__13_1\(0),
      \rstdiv0_sync_r1_reg_rep__14\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_24\,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__6\(0) => \rstdiv0_sync_r1_reg_rep__6\(0),
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      tempmon_pi_f_en_r => tempmon_pi_f_en_r,
      tempmon_pi_f_inc_r => tempmon_pi_f_inc_r,
      wrcal_done_reg => u_ddr_phy_wrcal_n_10,
      wrcal_pat_cnt(0) => wrcal_pat_cnt(0),
      \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_22\
    );
ddr_phy_tempmon_0: entity work.ddr_mig_7series_v4_0_ddr_phy_tempmon
     port map (
      CLK => CLK,
      SS(0) => SS(0),
      calib_sel0 => calib_sel0,
      \calib_zero_inputs_reg[0]\ => tempmon_pi_f_dec,
      \calib_zero_inputs_reg[0]_0\ => ddr_phy_tempmon_0_n_4,
      delay_done_r4_reg => \^po_ck_addr_cmd_delay_done\,
      \device_temp_r_reg[11]\(11 downto 0) => \device_temp_r_reg[11]\(11 downto 0),
      \gen_byte_sel_div2.byte_sel_cnt_reg[1]\ => ddr_phy_tempmon_0_n_2,
      init_calib_complete_reg => \^calib_complete\,
      pi_fine_dly_dec_done_reg => \^pi_fine_dly_dec_done\,
      rdlvl_stg1_done_int_reg => \^rdlvl_stg1_done_r1_reg\(0),
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__3\(0) => \rstdiv0_sync_r1_reg_rep__3\(0),
      \rstdiv0_sync_r1_reg_rep__4\(0) => \rstdiv0_sync_r1_reg_rep__4\(0),
      \rstdiv0_sync_r1_reg_rep__6\(0) => \rstdiv0_sync_r1_reg_rep__6\(0),
      \rstdiv0_sync_r1_reg_rep__7\(0) => \rstdiv0_sync_r1_reg_rep__7\(0),
      \rstdiv0_sync_r1_reg_rep__8\(0) => \rstdiv0_sync_r1_reg_rep__8\(0),
      tempmon_pi_f_inc_r_reg => \^tempmon_pi_f_inc\,
      tempmon_sample_en => tempmon_sample_en
    );
\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\: entity work.ddr_mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
     port map (
      A_pi_rst_dqs_find140_out => A_pi_rst_dqs_find140_out,
      A_po_fine_enable126_out => A_po_fine_enable126_out,
      A_po_fine_inc130_out => A_po_fine_inc130_out,
      A_rst_primitives => A_rst_primitives,
      CLK => CLK,
      C_pi_rst_dqs_find75_out => C_pi_rst_dqs_find75_out,
      C_po_fine_enable61_out => C_po_fine_enable61_out,
      C_po_fine_inc65_out => C_po_fine_inc65_out,
      D_po_fine_enable87_out => D_po_fine_enable87_out,
      D_po_fine_inc93_out => D_po_fine_inc93_out,
      SR(0) => SR(0),
      \calib_data_offset_0_reg[0]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_11\,
      \calib_data_offset_0_reg[1]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_10\,
      \calib_data_offset_0_reg[2]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_9\,
      \calib_data_offset_0_reg[3]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_8\,
      \calib_data_offset_0_reg[4]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_7\,
      \calib_data_offset_0_reg[5]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_6\,
      \calib_sel_reg[1]\ => \^calib_sel\(0),
      calib_zero_ctrl => calib_zero_ctrl,
      calib_zero_inputs => calib_zero_inputs,
      \cmd_pipe_plus.mc_data_offset_reg[5]\(5 downto 0) => \cmd_pipe_plus.mc_data_offset_reg[5]\(5 downto 0),
      cmd_po_en_stg2_f => cmd_po_en_stg2_f,
      delay_done_r4_reg => \^po_ck_addr_cmd_delay_done\,
      detect_pi_found_dqs => detect_pi_found_dqs,
      dqs_found_prech_req => dqs_found_prech_req,
      dqs_po_dec_done => \^dqs_po_dec_done\,
      fine_adj_state_r142_out => fine_adj_state_r142_out,
      fine_adjust_done_r_reg_0 => fine_adjust_done_r_reg,
      \gen_byte_sel_div2.byte_sel_cnt_reg[0]\ => \^gen_byte_sel_div2.byte_sel_cnt_reg[0]_0\,
      \gen_byte_sel_div2.byte_sel_cnt_reg[1]\ => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_24\,
      \gen_byte_sel_div2.calib_in_common_reg\ => \^calib_in_common\,
      ififo_rst_reg0 => ififo_rst_reg0,
      ififo_rst_reg0_1 => ififo_rst_reg0_1,
      init_dqsfound_done_r1_reg_0 => rd_data_offset_cal_done,
      ofifo_rst_reg0 => ofifo_rst_reg0,
      ofifo_rst_reg0_2 => ofifo_rst_reg0_2,
      p_1_in25_in => p_1_in25_in,
      phy_if_reset => phy_if_reset,
      pi_calib_done => pi_calib_done,
      pi_dqs_found_done => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3\,
      pi_dqs_found_done_r1 => pi_dqs_found_done_r1,
      pi_dqs_found_lanes(1 downto 0) => pi_dqs_found_lanes(1 downto 0),
      pi_dqs_found_rank_done => pi_dqs_found_rank_done,
      pi_dqs_found_start_reg => u_ddr_phy_init_n_202,
      pi_fine_dly_dec_done_reg => \^pi_fine_dly_dec_done\,
      prech_done => prech_done,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      \rstdiv0_sync_r1_reg_rep__6\(0) => \rstdiv0_sync_r1_reg_rep__6\(0),
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\
    );
\gen_byte_sel_div2.byte_sel_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_32\,
      Q => \^calib_sel_reg[1]_0\,
      R => '0'
    );
\gen_byte_sel_div2.byte_sel_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_31\,
      Q => \^gen_byte_sel_div2.byte_sel_cnt_reg[1]_0\,
      R => '0'
    );
\gen_byte_sel_div2.calib_in_common_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => pi_f_inc_reg,
      Q => \^calib_in_common\,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
\grant_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^app_zq_r_reg\,
      I1 => refresh_bank_r,
      O => \grant_r_reg[0]\
    );
idelay_ce_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_ce_int,
      Q => idelay_ce_r1,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
idelay_ce_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_ce_r1,
      Q => idelay_ce,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
idelay_inc_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_inc_int,
      Q => idelay_inc_r1,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
idelay_inc_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => idelay_inc_r1,
      Q => idelay_inc,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
init_calib_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => init_calib_complete,
      R => '0'
    );
init_calib_complete_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^my_full_reg[3]\,
      R => '0'
    );
\init_calib_complete_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \init_calib_complete_reg_rep__0_n_0\,
      R => '0'
    );
\init_calib_complete_reg_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^wr_ptr_reg[2]\,
      R => '0'
    );
\init_calib_complete_reg_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^wr_ptr_timing_reg[0]\,
      R => '0'
    );
\init_calib_complete_reg_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^wr_ptr_timing_reg[0]_0\,
      R => '0'
    );
\init_calib_complete_reg_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^entry_cnt_reg[0]\,
      R => '0'
    );
\init_calib_complete_reg_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^app_zq_r_reg\,
      R => '0'
    );
\input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => idelay_ce,
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => C_idelay_ce7_out
    );
\input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => calib_zero_inputs,
      I1 => idelay_ce,
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => A_idelay_ce17_out
    );
\mb_wrlvl_off.u_phy_wrlvl_off_delay\: entity work.ddr_mig_7series_v4_0_ddr_phy_wrlvl_off_delay
     port map (
      A_po_coarse_enable128_out => A_po_coarse_enable128_out,
      CLK => CLK,
      C_po_coarse_enable63_out => C_po_coarse_enable63_out,
      D_po_coarse_enable90_out => D_po_coarse_enable90_out,
      \calib_sel_reg[1]\ => \^calib_sel\(0),
      calib_zero_ctrl => calib_zero_ctrl,
      \calib_zero_ctrl_reg[0]\ => \^po_ck_addr_cmd_delay_done\,
      calib_zero_inputs => calib_zero_inputs,
      cmd_po_en_stg2_f => cmd_po_en_stg2_f,
      dqs_po_dec_done => \^dqs_po_dec_done\,
      \gen_byte_sel_div2.calib_in_common_reg\ => \^calib_in_common\,
      p_1_in => p_1_in,
      p_3_in => p_3_in,
      phy_mc_go => phy_mc_go,
      pi_fine_dly_dec_done_r => pi_fine_dly_dec_done_r,
      pi_fine_dly_dec_done_reg => \^pi_fine_dly_dec_done\,
      po_en_stg2_f_reg_0 => po_en_stg2_f_reg,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\
    );
\mem_reg_0_15_12_17_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^my_full_reg[3]\,
      I1 => Q(66),
      O => \my_empty_reg[7]\(5)
    );
\mem_reg_0_15_12_17_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^my_full_reg[3]\,
      I1 => Q(64),
      O => \my_empty_reg[7]\(4)
    );
\mem_reg_0_15_18_23_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^my_full_reg[3]\,
      I1 => Q(70),
      O => \my_empty_reg[7]\(7)
    );
\mem_reg_0_15_18_23_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^my_full_reg[3]\,
      I1 => Q(68),
      O => \my_empty_reg[7]\(6)
    );
mem_reg_0_15_24_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => \cmd_pipe_plus.mc_bank_reg[5]\(2),
      O => phy_dout(6)
    );
mem_reg_0_15_24_29_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wr_ptr_reg[2]\,
      I1 => \cmd_pipe_plus.mc_bank_reg[5]\(5),
      O => phy_dout(7)
    );
\mem_reg_0_15_72_77_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^my_full_reg[3]\,
      I1 => Q(67),
      O => \my_empty_reg[7]_0\(33)
    );
\mem_reg_0_15_72_77_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^my_full_reg[3]\,
      I1 => Q(65),
      O => \my_empty_reg[7]_0\(32)
    );
\mem_reg_0_15_72_77_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^my_full_reg[3]\,
      I1 => Q(71),
      O => \my_empty_reg[7]_0\(35)
    );
\mem_reg_0_15_72_77_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^my_full_reg[3]\,
      I1 => Q(69),
      O => \my_empty_reg[7]_0\(34)
    );
out_fifo_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^entry_cnt_reg[0]\,
      I1 => Q(70),
      I2 => mem_out(7),
      I3 => \my_empty_reg[1]\,
      O => D2(3)
    );
out_fifo_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^entry_cnt_reg[0]\,
      I1 => Q(68),
      I2 => mem_out(6),
      I3 => \my_empty_reg[1]\,
      O => D2(2)
    );
out_fifo_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^entry_cnt_reg[0]\,
      I1 => Q(66),
      I2 => mem_out(5),
      I3 => \my_empty_reg[1]\,
      O => D2(1)
    );
out_fifo_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^entry_cnt_reg[0]\,
      I1 => Q(64),
      I2 => mem_out(4),
      I3 => \my_empty_reg[1]\,
      O => D2(0)
    );
\out_fifo_i_76__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[0]\,
      I1 => Q(71),
      I2 => \rd_ptr_reg[3]\(35),
      I3 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_8\(3)
    );
\out_fifo_i_77__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[0]\,
      I1 => Q(69),
      I2 => \rd_ptr_reg[3]\(34),
      I3 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_8\(2)
    );
\out_fifo_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[0]_0\,
      I1 => Q(67),
      I2 => \rd_ptr_reg[3]\(33),
      I3 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_8\(1)
    );
\out_fifo_i_79__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^wr_ptr_timing_reg[0]_0\,
      I1 => Q(65),
      I2 => \rd_ptr_reg[3]\(32),
      I3 => \my_empty_reg[1]_0\,
      O => \my_empty_reg[7]_8\(0)
    );
\phaser_in_gen.phaser_in_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^calib_sel\(0),
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => \pi_dqs_found_lanes_r1_reg[2]\
    );
\phaser_in_gen.phaser_in_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^calib_sel\(0),
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => \pi_dqs_found_lanes_r1_reg[0]\
    );
\phaser_out_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => calib_zero_ctrl,
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => \rd_ptr_timing_reg[0]\
    );
phy_if_reset0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => reset_if,
      I1 => phy_if_reset_w,
      I2 => wrlvl_final_if_rst,
      O => \phy_if_reset0__0\
    );
phy_if_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \phy_if_reset0__0\,
      Q => phy_if_reset,
      R => '0'
    );
reset_if_r8_reg_srl8: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => reset_if,
      Q => reset_if_r8_reg_srl8_n_0
    );
reset_if_r9_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reset_if_r8_reg_srl8_n_0,
      Q => reset_if_r9,
      R => '0'
    );
reset_if_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_33\,
      Q => reset_if,
      R => '0'
    );
tempmon_pi_f_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => tempmon_sel_pi_incdec,
      Q => tempmon_pi_f_en_r,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
tempmon_pi_f_inc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^tempmon_pi_f_inc\,
      Q => tempmon_pi_f_inc_r,
      R => \rstdiv0_sync_r1_reg_rep__1\
    );
u_ddr_phy_init: entity work.ddr_mig_7series_v4_0_ddr_phy_init
     port map (
      CLK => CLK,
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      E(0) => E(0),
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      Q(63 downto 0) => Q(63 downto 0),
      UNCONN_OUT => UNCONN_OUT,
      UNCONN_OUT_0 => UNCONN_OUT_0,
      cal1_state_r1348_out => cal1_state_r1348_out,
      calib_wrdata_en => calib_wrdata_en,
      \cmd_pipe_plus.mc_address_reg[25]\(23 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(23 downto 0),
      \cmd_pipe_plus.mc_bank_reg[4]\(3 downto 2) => \cmd_pipe_plus.mc_bank_reg[5]\(4 downto 3),
      \cmd_pipe_plus.mc_bank_reg[4]\(1 downto 0) => \cmd_pipe_plus.mc_bank_reg[5]\(1 downto 0),
      \cmd_pipe_plus.mc_cke_reg[1]\(1 downto 0) => \cmd_pipe_plus.mc_cke_reg[1]\(1 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[0]\ => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      \cmd_pipe_plus.mc_data_offset_reg[1]\(0) => \cmd_pipe_plus.mc_data_offset_reg[1]\(0),
      \cmd_pipe_plus.mc_data_offset_reg[2]\ => \cmd_pipe_plus.mc_data_offset_reg[2]\,
      \cmd_pipe_plus.mc_data_offset_reg[3]\ => \cmd_pipe_plus.mc_data_offset_reg[3]\,
      \cmd_pipe_plus.mc_data_offset_reg[4]\ => \cmd_pipe_plus.mc_data_offset_reg[4]\,
      \cmd_pipe_plus.mc_data_offset_reg[5]\ => \cmd_pipe_plus.mc_data_offset_reg[5]_0\,
      \cmd_pipe_plus.mc_we_n_reg[0]\(0) => \cmd_pipe_plus.mc_we_n_reg[0]\(0),
      complex_row0_rd_done1 => complex_row0_rd_done1,
      \complex_row_cnt_ocal_reg[0]_0\ => \^rdlvl_stg1_done_r1\,
      delay_done_r4_reg => \^po_ck_addr_cmd_delay_done\,
      detect_pi_found_dqs => detect_pi_found_dqs,
      dqs_found_prech_req => dqs_found_prech_req,
      dqs_found_start_r_reg => u_ddr_phy_init_n_202,
      fine_adj_state_r142_out => fine_adj_state_r142_out,
      in0 => in0,
      init_calib_complete_reg_0 => \^calib_complete\,
      init_calib_complete_reg_rep => \^my_full_reg[3]\,
      \init_calib_complete_reg_rep__0\ => \init_calib_complete_reg_rep__0_n_0\,
      \init_calib_complete_reg_rep__1\ => \^wr_ptr_reg[2]\,
      \init_calib_complete_reg_rep__2\ => \^wr_ptr_timing_reg[0]\,
      \init_calib_complete_reg_rep__3\ => \^wr_ptr_timing_reg[0]_0\,
      \init_calib_complete_reg_rep__4\ => \^entry_cnt_reg[0]\,
      \init_calib_complete_reg_rep__5\ => \^app_zq_r_reg\,
      init_dqsfound_done_r2_reg => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_10\,
      mc_cas_n(0) => mc_cas_n(0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(0) => mc_ras_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(31 downto 4) => mem_out(35 downto 8),
      mem_out(3 downto 0) => mem_out(3 downto 0),
      mpr_rdlvl_start_r => mpr_rdlvl_start_r,
      mpr_rdlvl_start_r_reg => u_ddr_phy_init_n_19,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[0]\ => \my_empty_reg[0]\,
      \my_empty_reg[0]_0\ => \my_empty_reg[0]_0\,
      \my_empty_reg[1]\ => \my_empty_reg[1]\,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]_0\,
      \my_empty_reg[1]_1\ => \my_empty_reg[1]_2\,
      \my_empty_reg[1]_2\ => \my_empty_reg[1]_1\,
      \my_empty_reg[6]\(3 downto 0) => \my_empty_reg[6]\(3 downto 0),
      \my_empty_reg[6]_0\(3 downto 0) => \my_empty_reg[6]_0\(3 downto 0),
      \my_empty_reg[6]_1\(3 downto 0) => \my_empty_reg[6]_1\(3 downto 0),
      \my_empty_reg[6]_2\(1 downto 0) => \my_empty_reg[6]_3\(1 downto 0),
      \my_empty_reg[6]_3\(7 downto 0) => \my_empty_reg[6]_4\(7 downto 0),
      \my_empty_reg[6]_4\(7 downto 0) => \my_empty_reg[6]_5\(7 downto 0),
      \my_empty_reg[6]_5\(3 downto 0) => \my_empty_reg[6]_6\(3 downto 0),
      \my_empty_reg[6]_6\(3 downto 0) => \my_empty_reg[6]_7\(3 downto 0),
      \my_empty_reg[6]_7\(3 downto 0) => \my_empty_reg[6]_8\(3 downto 0),
      \my_empty_reg[6]_8\ => \my_empty_reg[6]_9\,
      \my_empty_reg[6]_9\ => \my_empty_reg[6]_10\,
      \my_empty_reg[7]\(3 downto 0) => \my_empty_reg[7]_1\(3 downto 0),
      \my_empty_reg[7]_0\(3 downto 0) => \my_empty_reg[7]_2\(3 downto 0),
      \my_empty_reg[7]_1\(3 downto 0) => \my_empty_reg[7]_3\(3 downto 0),
      \my_empty_reg[7]_2\(3 downto 0) => \my_empty_reg[7]_4\(3 downto 0),
      \my_empty_reg[7]_3\(3 downto 0) => \my_empty_reg[7]_5\(3 downto 0),
      \my_empty_reg[7]_4\(3 downto 0) => \my_empty_reg[7]_6\(3 downto 0),
      \my_empty_reg[7]_5\(3 downto 0) => \my_empty_reg[7]_7\(3 downto 0),
      \my_empty_reg[7]_6\(31 downto 4) => \my_empty_reg[7]\(35 downto 8),
      \my_empty_reg[7]_6\(3 downto 0) => \my_empty_reg[7]\(3 downto 0),
      \my_empty_reg[7]_7\(31 downto 0) => \my_empty_reg[7]_0\(31 downto 0),
      \one_rank.stg1_wr_done_reg_0\ => \one_rank.stg1_wr_done_reg\,
      \one_rank.stg1_wr_done_reg_1\ => u_ddr_phy_init_n_12,
      \one_rank.stg1_wr_done_reg_2\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23\,
      \out\ => \out\,
      p_1_in25_in => p_1_in25_in,
      phy_dout(20 downto 6) => phy_dout(22 downto 8),
      phy_dout(5 downto 0) => phy_dout(5 downto 0),
      phy_mc_go => phy_mc_go,
      phy_read_calib => phy_read_calib,
      pi_calib_done => pi_calib_done,
      pi_dqs_found_done => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_3\,
      pi_dqs_found_done_r1 => pi_dqs_found_done_r1,
      pi_dqs_found_done_r1_reg_0 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_6\,
      pi_dqs_found_done_r1_reg_1 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_7\,
      pi_dqs_found_done_r1_reg_2 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_8\,
      pi_dqs_found_done_r1_reg_3 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_9\,
      pi_dqs_found_done_r1_reg_4 => \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_11\,
      pi_dqs_found_rank_done => pi_dqs_found_rank_done,
      pi_fine_dly_dec_done_reg => \^pi_fine_dly_dec_done\,
      prbs_rdlvl_done_pulse0 => prbs_rdlvl_done_pulse0,
      prech_done => prech_done,
      \rd_ptr_reg[3]\(31 downto 0) => \rd_ptr_reg[3]\(31 downto 0),
      \rd_ptr_reg[3]_0\(41 downto 14) => \rd_ptr_reg[3]_1\(47 downto 20),
      \rd_ptr_reg[3]_0\(13 downto 12) => \rd_ptr_reg[3]_1\(17 downto 16),
      \rd_ptr_reg[3]_0\(11 downto 0) => \rd_ptr_reg[3]_1\(11 downto 0),
      \rd_ptr_reg[3]_1\(33 downto 0) => \rd_ptr_reg[3]_0\(33 downto 0),
      \rd_ptr_timing_reg[0]\(15 downto 0) => \rd_ptr_timing_reg[0]_8\(15 downto 0),
      \rd_ptr_timing_reg[0]_0\(3 downto 0) => \rd_ptr_timing_reg[0]_0\(3 downto 0),
      \rd_ptr_timing_reg[0]_1\(3 downto 0) => \rd_ptr_timing_reg[0]_1\(3 downto 0),
      \rd_ptr_timing_reg[0]_2\(3 downto 0) => \rd_ptr_timing_reg[0]_2\(3 downto 0),
      \rd_ptr_timing_reg[0]_3\(7 downto 0) => \rd_ptr_timing_reg[0]_3\(7 downto 0),
      \rd_ptr_timing_reg[0]_4\(5 downto 0) => \rd_ptr_timing_reg[0]_4\(5 downto 0),
      \rd_ptr_timing_reg[0]_5\(1 downto 0) => \rd_ptr_timing_reg[0]_5\(1 downto 0),
      \rd_ptr_timing_reg[0]_6\(3 downto 0) => \rd_ptr_timing_reg[0]_6\(3 downto 0),
      \rd_ptr_timing_reg[0]_7\(1 downto 0) => \rd_ptr_timing_reg[0]_7\(1 downto 0),
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      rdlvl_pi_incdec => rdlvl_pi_incdec,
      rdlvl_prech_req => rdlvl_prech_req,
      rdlvl_stg1_done_int_reg => \^rdlvl_stg1_done_r1_reg\(0),
      rdlvl_stg1_done_int_reg_0 => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_21\,
      rdlvl_stg1_done_int_reg_1(0) => p_2_out(45),
      rdlvl_stg1_done_int_reg_2 => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_22\,
      rdlvl_stg1_rank_done => rdlvl_stg1_rank_done,
      rdlvl_stg1_start_r_reg => u_ddr_phy_init_n_10,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      \rstdiv0_sync_r1_reg_rep__3\(0) => \rstdiv0_sync_r1_reg_rep__3\(0),
      \rstdiv0_sync_r1_reg_rep__7\(0) => \rstdiv0_sync_r1_reg_rep__7\(0),
      \rstdiv0_sync_r1_reg_rep__8\(0) => \rstdiv0_sync_r1_reg_rep__8\(0),
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      \wr_ptr_reg[2]\ => calib_cmd_wren,
      \wr_ptr_reg[2]_0\(0) => \wr_ptr_reg[2]_0\(0),
      wrcal_done_reg => u_ddr_phy_wrcal_n_10,
      wrcal_prech_req => wrcal_prech_req,
      wrcal_rd_wait => wrcal_rd_wait,
      wrcal_start_reg_0 => u_ddr_phy_init_n_201,
      \wrdqen_div2.wrcal_pat_cnt_reg[1]_0\(0) => wrcal_pat_cnt(0),
      wrlvl_byte_redo => wrlvl_byte_redo,
      wrlvl_final_if_rst => wrlvl_final_if_rst
    );
u_ddr_phy_wrcal: entity work.ddr_mig_7series_v4_0_ddr_phy_wrcal
     port map (
      CLK => CLK,
      LD0 => LD0,
      LD0_0 => LD0_0,
      \calib_sel_reg[1]\ => \^calib_sel\(0),
      calib_zero_inputs => calib_zero_inputs,
      \cnt_shift_r_reg[0]\ => u_ddr_phy_wrcal_n_6,
      \cnt_shift_r_reg[0]_0\(0) => cnt_shift_r_reg(0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0\,
      \gen_byte_sel_div2.calib_in_common_reg\ => \^calib_in_common\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(0) => \^gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(0),
      idelay_ce_int => idelay_ce_int,
      idelay_ld_rst => idelay_ld_rst,
      \idelay_tap_cnt_r_reg[0][0][0]\ => u_ddr_phy_wrcal_n_7,
      \idelay_tap_cnt_r_reg[0][1][1]\ => u_ddr_phy_wrcal_n_4,
      phy_if_reset_w => phy_if_reset_w,
      phy_rddata_en => phy_rddata_en,
      prech_done => prech_done,
      rd_active_r => rd_active_r,
      rdlvl_stg1_start_reg => u_ddr_phy_init_n_10,
      \rnk_cnt_r_reg[1]\ => \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_20\,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      wrcal_done_reg_0 => u_ddr_phy_wrcal_n_10,
      wrcal_prech_req => wrcal_prech_req,
      wrcal_rd_wait => wrcal_rd_wait,
      wrcal_start_reg => u_ddr_phy_init_n_201,
      wrlvl_byte_redo => wrlvl_byte_redo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_rank_common is
  port (
    maint_prescaler_tick_r : out STD_LOGIC;
    maint_req_r : out STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg_0\ : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    \maint_controller.maint_srx_r1_reg\ : out STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg_0\ : out STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]_0\ : out STD_LOGIC;
    periodic_rd_grant_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    maint_ref_zq_wip : out STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]\ : out STD_LOGIC;
    \periodic_rd_generation.periodic_rd_cntr1_r_reg\ : out STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg\ : out STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ : out STD_LOGIC;
    q_has_rd_r_reg : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    app_zq_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    periodic_rd_request_r : in STD_LOGIC;
    \init_calib_complete_reg_rep__5_0\ : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    \refresh_generation.refresh_bank_r_reg[0]_0\ : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    periodic_rd_cntr1_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \init_calib_complete_reg_rep__5_1\ : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg_0\ : in STD_LOGIC;
    cke_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_rank_common : entity is "mig_7series_v4_0_rank_common";
end ddr_mig_7series_v4_0_rank_common;

architecture STRUCTURE of ddr_mig_7series_v4_0_rank_common is
  signal app_ref_ack_ns : STD_LOGIC;
  signal app_ref_ns : STD_LOGIC;
  signal app_ref_r : STD_LOGIC;
  signal \^app_sr_active\ : STD_LOGIC;
  signal app_sr_active_r_i_1_n_0 : STD_LOGIC;
  signal app_zq_r : STD_LOGIC;
  signal ckesr_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inhbt_srx : STD_LOGIC;
  signal \^maint_controller.maint_srx_r1_reg\ : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maint_prescaler_r0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal maint_prescaler_tick_ns : STD_LOGIC;
  signal \^maint_prescaler_tick_r\ : STD_LOGIC;
  signal \^maint_req_r\ : STD_LOGIC;
  signal \maintenance_request.maint_arb0_n_0\ : STD_LOGIC;
  signal \maintenance_request.maint_arb0_n_1\ : STD_LOGIC;
  signal \maintenance_request.maint_arb0_n_2\ : STD_LOGIC;
  signal \^maintenance_request.maint_rank_r_lcl_reg[0]_0\ : STD_LOGIC;
  signal \^maintenance_request.maint_sre_r_lcl_reg_0\ : STD_LOGIC;
  signal new_maint_rank_r : STD_LOGIC;
  signal \^periodic_rd_grant_r\ : STD_LOGIC;
  signal periodic_rd_ns : STD_LOGIC;
  signal periodic_rd_r_cnt : STD_LOGIC;
  signal \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \periodic_read_request.periodic_rd_r_cnt_i_1_n_0\ : STD_LOGIC;
  signal \^periodic_read_request.periodic_rd_r_lcl_reg_0\ : STD_LOGIC;
  signal \periodic_read_request.upd_last_master_r_reg_n_0\ : STD_LOGIC;
  signal \refresh_generation.refresh_bank_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal refresh_timer_r0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal refresh_timer_r0_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0\ : STD_LOGIC;
  signal sre_request_r : STD_LOGIC;
  signal upd_last_master_ns : STD_LOGIC;
  signal upd_last_master_ns6_out : STD_LOGIC;
  signal upd_last_master_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of app_ref_ack_r_i_1 : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of app_ref_r_i_1 : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of app_sr_active_r_i_1 : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of cke_r_i_1 : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \maint_controller.maint_hit_busies_r[3]_i_3\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[1]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[2]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[3]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[4]_i_3\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \periodic_rd_generation.periodic_rd_cntr1_r_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \periodic_read_request.periodic_rd_grant_r[0]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \periodic_read_request.periodic_rd_r_cnt_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \periodic_read_request.upd_last_master_r_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of q_has_rd_r_i_2 : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \refresh_generation.refresh_bank_r[0]_i_2\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[2]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[3]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[4]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[5]_i_5\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\ : label is "soft_lutpair569";
begin
  app_sr_active <= \^app_sr_active\;
  \maint_controller.maint_srx_r1_reg\ <= \^maint_controller.maint_srx_r1_reg\;
  maint_prescaler_tick_r <= \^maint_prescaler_tick_r\;
  maint_req_r <= \^maint_req_r\;
  \maintenance_request.maint_rank_r_lcl_reg[0]_0\ <= \^maintenance_request.maint_rank_r_lcl_reg[0]_0\;
  \maintenance_request.maint_sre_r_lcl_reg_0\ <= \^maintenance_request.maint_sre_r_lcl_reg_0\;
  periodic_rd_grant_r <= \^periodic_rd_grant_r\;
  \periodic_read_request.periodic_rd_r_lcl_reg_0\ <= \^periodic_read_request.periodic_rd_r_lcl_reg_0\;
app_ref_ack_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => app_ref_r,
      I1 => \refresh_generation.refresh_bank_r_reg[0]_0\,
      I2 => \init_calib_complete_reg_rep__5_0\,
      O => app_ref_ack_ns
    );
app_ref_ack_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => app_ref_ack_ns,
      Q => app_ref_ack,
      R => '0'
    );
app_ref_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__5_0\,
      I1 => app_ref_r,
      I2 => \refresh_generation.refresh_bank_r_reg[0]_0\,
      I3 => app_ref_req,
      O => app_ref_ns
    );
app_ref_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => app_ref_ns,
      Q => app_ref_r,
      R => '0'
    );
app_sr_active_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      I1 => \^maint_controller.maint_srx_r1_reg\,
      I2 => insert_maint_r1,
      I3 => \^app_sr_active\,
      O => app_sr_active_r_i_1_n_0
    );
app_sr_active_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => app_sr_active_r_i_1_n_0,
      Q => \^app_sr_active\,
      R => '0'
    );
app_zq_ack_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => app_zq_r,
      Q => app_zq_ack,
      R => '0'
    );
app_zq_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => app_zq_ns,
      Q => app_zq_r,
      R => '0'
    );
cke_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CEC"
    )
        port map (
      I0 => \^maint_controller.maint_srx_r1_reg\,
      I1 => cke_r_reg(0),
      I2 => insert_maint_r1,
      I3 => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      O => D(0)
    );
\maint_controller.maint_hit_busies_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I1 => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      O => \maint_controller.maint_hit_busies_r_reg[3]\
    );
\maint_controller.maint_wip_r_lcl_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \rstdiv0_sync_r1_reg_rep__11\,
      I1 => \^maint_req_r\,
      I2 => maint_wip_r,
      O => \maint_controller.maint_wip_r_lcl_reg\
    );
\maint_prescaler.maint_prescaler_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => maint_prescaler_r0(0)
    );
\maint_prescaler.maint_prescaler_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => \maint_prescaler.maint_prescaler_r[1]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      O => maint_prescaler_r0(2)
    );
\maint_prescaler.maint_prescaler_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      O => maint_prescaler_r0(3)
    );
\maint_prescaler.maint_prescaler_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004FFFFFFFF"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I5 => \init_calib_complete_reg_rep__5_0\,
      O => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => sel
    );
\maint_prescaler.maint_prescaler_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => maint_prescaler_r0(4)
    );
\maint_prescaler.maint_prescaler_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(0),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      R => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => sel,
      D => \maint_prescaler.maint_prescaler_r[1]_i_1_n_0\,
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      S => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(2),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      S => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(3),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      S => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_r_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(4),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      S => \maint_prescaler.maint_prescaler_r[4]_i_1_n_0\
    );
\maint_prescaler.maint_prescaler_tick_r_lcl_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(4),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I4 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      O => maint_prescaler_tick_ns
    );
\maint_prescaler.maint_prescaler_tick_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => maint_prescaler_tick_ns,
      Q => \^maint_prescaler_tick_r\,
      R => '0'
    );
maint_ref_zq_wip_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \init_calib_complete_reg_rep__5\,
      Q => maint_ref_zq_wip,
      R => rstdiv0_sync_r1_reg_rep
    );
\maintenance_request.maint_arb0\: entity work.ddr_mig_7series_v4_0_round_robin_arb
     port map (
      CLK => CLK,
      app_sr_req => app_sr_req,
      ckesr_timer_r(1 downto 0) => ckesr_timer_r(1 downto 0),
      inhbt_srx => inhbt_srx,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5_0\,
      \init_calib_complete_reg_rep__5_0\ => \init_calib_complete_reg_rep__5_1\,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_arb0_n_0\,
      \maintenance_request.maint_rank_r_lcl_reg[0]_0\ => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      \maintenance_request.maint_sre_r_lcl_reg\ => \maintenance_request.maint_arb0_n_1\,
      \maintenance_request.maint_sre_r_lcl_reg_0\ => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      \maintenance_request.maint_srx_r_lcl_reg\ => \maintenance_request.maint_arb0_n_2\,
      \maintenance_request.maint_srx_r_lcl_reg_0\ => \^maint_controller.maint_srx_r1_reg\,
      \refresh_generation.refresh_bank_r_reg[0]\ => \refresh_generation.refresh_bank_r_reg[0]_0\,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      sre_request_r => sre_request_r,
      upd_last_master_r => upd_last_master_r
    );
\maintenance_request.maint_rank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.maint_arb0_n_0\,
      Q => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      R => '0'
    );
\maintenance_request.maint_req_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => new_maint_rank_r,
      Q => \^maint_req_r\,
      R => '0'
    );
\maintenance_request.maint_sre_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.maint_arb0_n_1\,
      Q => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\maintenance_request.maint_srx_r_lcl_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ckesr_timer_r(1),
      I1 => ckesr_timer_r(0),
      O => inhbt_srx
    );
\maintenance_request.maint_srx_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \maintenance_request.maint_arb0_n_2\,
      Q => \^maint_controller.maint_srx_r1_reg\,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
\maintenance_request.new_maint_rank_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => upd_last_master_r,
      Q => new_maint_rank_r,
      R => '0'
    );
\maintenance_request.upd_last_master_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008A00000000"
    )
        port map (
      I0 => \init_calib_complete_reg_rep__5_0\,
      I1 => sre_request_r,
      I2 => \refresh_generation.refresh_bank_r_reg[0]_0\,
      I3 => upd_last_master_r,
      I4 => new_maint_rank_r,
      I5 => \maint_controller.maint_wip_r_lcl_reg_0\,
      O => upd_last_master_ns6_out
    );
\maintenance_request.upd_last_master_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => upd_last_master_ns6_out,
      Q => upd_last_master_r,
      R => '0'
    );
\periodic_rd_generation.periodic_rd_cntr1_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => periodic_rd_ack_r_lcl_reg,
      I1 => \^periodic_rd_grant_r\,
      I2 => periodic_rd_cntr1_r,
      O => \periodic_rd_generation.periodic_rd_cntr1_r_reg\
    );
\periodic_read_request.periodic_rd_grant_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => periodic_rd_request_r,
      I1 => \init_calib_complete_reg_rep__5_0\,
      I2 => \periodic_read_request.upd_last_master_r_reg_n_0\,
      I3 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      I4 => \^periodic_rd_grant_r\,
      O => \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0\
    );
\periodic_read_request.periodic_rd_grant_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0\,
      Q => \^periodic_rd_grant_r\,
      R => '0'
    );
\periodic_read_request.periodic_rd_r_cnt_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => periodic_rd_r_cnt,
      O => \periodic_read_request.periodic_rd_r_cnt_i_1_n_0\
    );
\periodic_read_request.periodic_rd_r_cnt_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \periodic_read_request.periodic_rd_r_cnt_i_1_n_0\,
      Q => periodic_rd_r_cnt,
      R => SR(0)
    );
\periodic_read_request.periodic_rd_r_lcl_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF700000"
    )
        port map (
      I0 => periodic_rd_r_cnt,
      I1 => periodic_rd_ack_r_lcl_reg,
      I2 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      I3 => \periodic_read_request.upd_last_master_r_reg_n_0\,
      I4 => \init_calib_complete_reg_rep__5_0\,
      O => periodic_rd_ns
    );
\periodic_read_request.periodic_rd_r_lcl_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => periodic_rd_ns,
      Q => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      R => '0'
    );
\periodic_read_request.upd_last_master_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => periodic_rd_request_r,
      I1 => \init_calib_complete_reg_rep__5_0\,
      I2 => \periodic_read_request.upd_last_master_r_reg_n_0\,
      I3 => \^periodic_read_request.periodic_rd_r_lcl_reg_0\,
      O => upd_last_master_ns
    );
\periodic_read_request.upd_last_master_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => upd_last_master_ns,
      Q => \periodic_read_request.upd_last_master_r_reg_n_0\,
      R => '0'
    );
q_has_rd_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      I1 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      I2 => \^maint_req_r\,
      O => q_has_rd_r_reg
    );
\refresh_generation.refresh_bank_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9020000"
    )
        port map (
      I0 => \refresh_generation.refresh_bank_r_reg[0]_0\,
      I1 => app_ref_req,
      I2 => \refresh_timer.refresh_timer_r[5]_i_4_n_0\,
      I3 => \refresh_generation.refresh_bank_r[0]_i_2_n_0\,
      I4 => \init_calib_complete_reg_rep__5_0\,
      O => \refresh_generation.refresh_bank_r_reg[0]\
    );
\refresh_generation.refresh_bank_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      I1 => \^maint_controller.maint_srx_r1_reg\,
      I2 => insert_maint_r1,
      I3 => \^maintenance_request.maint_rank_r_lcl_reg[0]_0\,
      O => \refresh_generation.refresh_bank_r[0]_i_2_n_0\
    );
\refresh_timer.refresh_timer_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => refresh_timer_r0(0)
    );
\refresh_timer.refresh_timer_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => \refresh_timer.refresh_timer_r[1]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(1),
      O => refresh_timer_r0(2)
    );
\refresh_timer.refresh_timer_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => refresh_timer_r0(3)
    );
\refresh_timer.refresh_timer_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(2),
      O => refresh_timer_r0(4)
    );
\refresh_timer.refresh_timer_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r[5]_i_4_n_0\,
      I1 => \init_calib_complete_reg_rep__5_0\,
      O => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \^maint_prescaler_tick_r\,
      I1 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I2 => \refresh_timer.refresh_timer_r[5]_i_5_n_0\,
      I3 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(4),
      O => refresh_timer_r0_0
    );
\refresh_timer.refresh_timer_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I5 => \refresh_timer.refresh_timer_r_reg__0\(2),
      O => refresh_timer_r0(5)
    );
\refresh_timer.refresh_timer_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I2 => \refresh_timer.refresh_timer_r[5]_i_6_n_0\,
      I3 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I5 => \^maint_prescaler_tick_r\,
      O => \refresh_timer.refresh_timer_r[5]_i_4_n_0\
    );
\refresh_timer.refresh_timer_r[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(2),
      O => \refresh_timer.refresh_timer_r[5]_i_5_n_0\
    );
\refresh_timer.refresh_timer_r[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(3),
      O => \refresh_timer.refresh_timer_r[5]_i_6_n_0\
    );
\refresh_timer.refresh_timer_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(0),
      Q => \refresh_timer.refresh_timer_r_reg__0\(0),
      S => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => \refresh_timer.refresh_timer_r[1]_i_1_n_0\,
      Q => \refresh_timer.refresh_timer_r_reg__0\(1),
      R => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(2),
      Q => \refresh_timer.refresh_timer_r_reg__0\(2),
      S => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(3),
      Q => \refresh_timer.refresh_timer_r_reg__0\(3),
      R => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(4),
      Q => \refresh_timer.refresh_timer_r_reg__0\(4),
      R => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\refresh_timer.refresh_timer_r_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(5),
      Q => \refresh_timer.refresh_timer_r_reg__0\(5),
      S => \refresh_timer.refresh_timer_r[5]_i_1_n_0\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^maint_controller.maint_srx_r1_reg\,
      I1 => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^maint_controller.maint_srx_r1_reg\,
      I1 => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      O => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => ckesr_timer_r(0),
      I1 => ckesr_timer_r(1),
      I2 => insert_maint_r1,
      I3 => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      O => \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0\
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ckesr_timer_r(0),
      I1 => ckesr_timer_r(1),
      I2 => insert_maint_r1,
      I3 => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      O => \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0\
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0\,
      Q => ckesr_timer_r(0),
      R => '0'
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0\,
      Q => ckesr_timer_r(1),
      R => '0'
    );
\sr_cntrl.sre_request_logic.sre_request_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F0F8"
    )
        port map (
      I0 => app_sr_req,
      I1 => \init_calib_complete_reg_rep__5_0\,
      I2 => sre_request_r,
      I3 => \^maintenance_request.maint_sre_r_lcl_reg_0\,
      I4 => insert_maint_r1,
      O => \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0\
    );
\sr_cntrl.sre_request_logic.sre_request_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0\,
      Q => sre_request_r,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ui_top is
  port (
    app_rdy : out STD_LOGIC;
    app_hi_pri_r2 : out STD_LOGIC;
    hi_priority : out STD_LOGIC;
    ram_init_done_r : out STD_LOGIC;
    app_wdf_rdy : out STD_LOGIC;
    app_en_r2 : out STD_LOGIC;
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    use_addr : out STD_LOGIC;
    row_hit_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_hit_r_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_106_out : out STD_LOGIC;
    p_145_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC;
    p_28_out : out STD_LOGIC;
    req_wr_r_lcl_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg : out STD_LOGIC;
    was_wr0 : out STD_LOGIC;
    \req_bank_r_lcl_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    row : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \req_col_r_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \my_empty_reg[7]\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    CLK : in STD_LOGIC;
    \offset_pipe_1.offset_r2_reg[0]\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_reg : in STD_LOGIC;
    app_en : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    \req_row_r_lcl_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_1\ : in STD_LOGIC;
    periodic_rd_ack_r : in STD_LOGIC;
    periodic_rd_cntr_r : in STD_LOGIC;
    periodic_rd_r : in STD_LOGIC;
    accept_ns : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ui_top : entity is "mig_7series_v4_0_ui_top";
end ddr_mig_7series_v4_0_ui_top;

architecture STRUCTURE of ddr_mig_7series_v4_0_ui_top is
  signal app_rdy_ns : STD_LOGIC;
  signal pointer_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pointer_wr_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ram_init_done_r\ : STD_LOGIC;
  signal rd_data_buf_addr_r : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rd_data_buf_addr_r_lcl : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \read_data_indx.rd_data_indx_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ui_cmd0_n_29 : STD_LOGIC;
  signal ui_cmd0_n_5 : STD_LOGIC;
  signal ui_cmd0_n_6 : STD_LOGIC;
  signal ui_cmd0_n_9 : STD_LOGIC;
  signal wr_accepted : STD_LOGIC;
  signal wr_data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  ram_init_done_r <= \^ram_init_done_r\;
ui_cmd0: entity work.ddr_mig_7series_v4_0_ui_cmd
     port map (
      CLK => CLK,
      D(2) => rd_data_buf_addr_r(2),
      D(1) => ui_cmd0_n_5,
      D(0) => ui_cmd0_n_6,
      E(0) => app_rdy,
      Q(2 downto 0) => rd_data_buf_addr_r_lcl(2 downto 0),
      S(0) => S(0),
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      \app_cmd_r2_reg[1]_0\(0) => Q(0),
      app_en => app_en,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_ns => app_rdy_ns,
      hi_priority => hi_priority,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      periodic_rd_ack_r => periodic_rd_ack_r,
      periodic_rd_cntr_r => periodic_rd_cntr_r,
      periodic_rd_r => periodic_rd_r,
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      \req_bank_r_lcl_reg[2]\(2 downto 0) => \req_bank_r_lcl_reg[2]\(2 downto 0),
      \req_col_r_reg[9]\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_data_buf_addr_r_reg[2]\ => ui_cmd0_n_9,
      \req_data_buf_addr_r_reg[2]_0\(2 downto 0) => D(2 downto 0),
      \req_data_buf_addr_r_reg[3]\ => ui_cmd0_n_29,
      \req_row_r_lcl_reg[12]\(3 downto 0) => \req_row_r_lcl_reg[12]\(3 downto 0),
      req_wr_r_lcl_reg => req_wr_r_lcl_reg,
      reset_reg => reset_reg,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r_reg(0) => row_hit_r_reg(0),
      row_hit_r_reg_0(0) => row_hit_r_reg_0(0),
      row_hit_r_reg_1(0) => row_hit_r_reg_1(0),
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__11_1\ => \rstdiv0_sync_r1_reg_rep__11_1\,
      \strict_mode.rd_data_buf_addr_r_lcl_reg[0]\ => app_en_r2,
      \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\ => \strict_mode.rd_data_buf_addr_r_lcl_reg[0]\(0),
      use_addr => use_addr,
      was_wr0 => was_wr0,
      wr_accepted => wr_accepted,
      wr_data_buf_addr(2 downto 0) => wr_data_buf_addr(2 downto 0)
    );
ui_rd_data0: entity work.ddr_mig_7series_v4_0_ui_rd_data
     port map (
      ADDRA(3 downto 0) => ADDRA(4 downto 1),
      ADDRD(3 downto 0) => pointer_wr_addr(3 downto 0),
      CLK => CLK,
      D(0) => D(3),
      DOB(0) => wr_data_buf_addr(3),
      Q(2 downto 0) => rd_data_buf_addr_r_lcl(2 downto 0),
      \app_cmd_r2_reg[1]\ => ui_cmd0_n_29,
      pointer_wr_data(3 downto 0) => pointer_wr_data(3 downto 0),
      \rd_buf_indx.ram_init_done_r_lcl_reg_0\ => \^ram_init_done_r\,
      \read_data_indx.rd_data_indx_r_reg[3]\(3 downto 0) => \read_data_indx.rd_data_indx_r_reg__0\(3 downto 0),
      reset_reg => reset_reg,
      \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0\ => ui_cmd0_n_9,
      \strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0\(2) => rd_data_buf_addr_r(2),
      \strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0\(1) => ui_cmd0_n_5,
      \strict_mode.rd_data_buf_addr_r_lcl_reg[2]_0\(0) => ui_cmd0_n_6
    );
ui_wr_data0: entity work.ddr_mig_7series_v4_0_ui_wr_data
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(3 downto 0) => pointer_wr_addr(3 downto 0),
      CLK => CLK,
      E(0) => E(0),
      Q(3 downto 0) => \read_data_indx.rd_data_indx_r_reg__0\(3 downto 0),
      accept_ns => accept_ns,
      app_rdy_ns => app_rdy_ns,
      app_wdf_data(63 downto 0) => app_wdf_data(63 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(7 downto 0) => app_wdf_mask(7 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren => app_wdf_wren,
      \my_empty_reg[7]\(71 downto 0) => \my_empty_reg[7]\(71 downto 0),
      \offset_pipe_1.offset_r2_reg[0]\ => \offset_pipe_1.offset_r2_reg[0]\,
      pointer_wr_data(3 downto 0) => pointer_wr_data(3 downto 0),
      ram_init_done_r => \^ram_init_done_r\,
      reset_reg => reset_reg,
      wr_accepted => wr_accepted,
      wr_data_buf_addr(3 downto 0) => wr_data_buf_addr(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_arb_mux is
  port (
    \cmd_pipe_plus.mc_cmd_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_cas_n_reg[1]\ : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_aux_out0_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rcd_timer_gt_2.rcd_timer_r_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grant_r_reg[1]\ : out STD_LOGIC;
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_data_offset_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_r_reg[3]\ : out STD_LOGIC;
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.fifo_out_data_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns0 : out STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ras_timer_zero_r_reg : out STD_LOGIC;
    \grant_r_reg[1]_0\ : out STD_LOGIC;
    override_demand_ns : out STD_LOGIC;
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_0\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \grant_r_reg[0]\ : out STD_LOGIC;
    \grant_r_reg[2]\ : out STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_1\ : out STD_LOGIC;
    \grant_r_reg[3]_0\ : out STD_LOGIC;
    \grant_r_reg[1]_1\ : out STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_2\ : out STD_LOGIC;
    \rcd_timer_gt_2.rcd_timer_r_reg[0]_3\ : out STD_LOGIC;
    act_this_rank : out STD_LOGIC;
    \inhbt_act_faw.faw_cnt_r_reg[0]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : out STD_LOGIC;
    \grant_r_reg[2]_0\ : out STD_LOGIC;
    \grant_r_reg[3]_1\ : out STD_LOGIC;
    \grant_r_reg[1]_2\ : out STD_LOGIC;
    \grant_r_reg[1]_3\ : out STD_LOGIC;
    \starve_limit_cntr_r_reg[0]\ : out STD_LOGIC;
    ras_timer_zero_r_reg_0 : out STD_LOGIC;
    ras_timer_zero_r_reg_1 : out STD_LOGIC;
    ras_timer_zero_r_reg_2 : out STD_LOGIC;
    demand_priority_r_reg : out STD_LOGIC;
    demand_priority_r_reg_0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[0]\ : out STD_LOGIC;
    granted_row_ns : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rnk_config_strobe_ns : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_srx_r_lcl_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    col_wait_r_reg : in STD_LOGIC;
    demand_priority_r_reg_1 : in STD_LOGIC;
    row_cmd_wr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inhbt_act_faw_r : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r1 : in STD_LOGIC;
    req_periodic_rd_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_wr_r_lcl_reg : in STD_LOGIC;
    rd_wr_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    \order_q_r_reg[0]\ : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \order_q_r_reg[0]_0\ : in STD_LOGIC;
    req_data_buf_addr_r : in STD_LOGIC_VECTOR ( 15 downto 0 );
    col_wait_r_reg_0 : in STD_LOGIC;
    \order_q_r_reg[1]\ : in STD_LOGIC;
    col_wait_r_reg_1 : in STD_LOGIC;
    p_17_in_0 : in STD_LOGIC;
    demand_priority_r_reg_2 : in STD_LOGIC;
    demand_priority_r_reg_3 : in STD_LOGIC;
    \order_q_r_reg[1]_0\ : in STD_LOGIC;
    demand_priority_r_reg_4 : in STD_LOGIC;
    demand_priority_r_reg_5 : in STD_LOGIC;
    override_demand_r_reg : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    override_demand_r_reg_0 : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    req_row_r : in STD_LOGIC_VECTOR ( 45 downto 0 );
    act_wait_r_lcl_reg : in STD_LOGIC;
    \req_row_r_lcl_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : in STD_LOGIC_VECTOR ( 11 downto 0 );
    override_demand_r : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    auto_pre_r_lcl_reg : in STD_LOGIC;
    \grant_r_reg[1]_4\ : in STD_LOGIC;
    auto_pre_r_lcl_reg_0 : in STD_LOGIC;
    \grant_r_reg[1]_5\ : in STD_LOGIC;
    auto_pre_r_lcl_reg_1 : in STD_LOGIC;
    auto_pre_r_lcl_reg_2 : in STD_LOGIC;
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_4 : in STD_LOGIC;
    demand_act_priority_r_5 : in STD_LOGIC;
    demand_act_priority_r_6 : in STD_LOGIC;
    \req_col_r_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_col_r_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_col_r_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \req_col_r_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_7 : in STD_LOGIC;
    auto_pre_r_8 : in STD_LOGIC;
    auto_pre_r_9 : in STD_LOGIC;
    req_bank_rdy_r : in STD_LOGIC;
    req_bank_rdy_r_10 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_arb_mux : entity is "mig_7series_v4_0_arb_mux";
end ddr_mig_7series_v4_0_arb_mux;

architecture STRUCTURE of ddr_mig_7series_v4_0_arb_mux is
  signal \^dia\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col_periodic_rd_r : STD_LOGIC;
  signal \^col_rd_wr\ : STD_LOGIC;
  signal col_rd_wr_r : STD_LOGIC;
  signal col_size : STD_LOGIC;
  signal col_size_r : STD_LOGIC;
  signal mc_aux_out_r_1 : STD_LOGIC;
  signal mc_aux_out_r_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rnk_config_r : STD_LOGIC;
begin
  DIA(1 downto 0) <= \^dia\(1 downto 0);
  col_rd_wr <= \^col_rd_wr\;
arb_row_col0: entity work.ddr_mig_7series_v4_0_arb_row_col
     port map (
      CLK => CLK,
      DIA(1 downto 0) => \^dia\(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      act_wait_r_lcl_reg => act_wait_r_lcl_reg,
      auto_pre_r => auto_pre_r,
      auto_pre_r_7 => auto_pre_r_7,
      auto_pre_r_8 => auto_pre_r_8,
      auto_pre_r_9 => auto_pre_r_9,
      auto_pre_r_lcl_reg => auto_pre_r_lcl_reg,
      auto_pre_r_lcl_reg_0 => auto_pre_r_lcl_reg_0,
      auto_pre_r_lcl_reg_1 => auto_pre_r_lcl_reg_1,
      auto_pre_r_lcl_reg_2 => auto_pre_r_lcl_reg_2,
      \cmd_pipe_plus.mc_address_reg[25]\(23 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(23 downto 0),
      \cmd_pipe_plus.mc_aux_out0_reg[1]\ => \cmd_pipe_plus.mc_aux_out0_reg[1]\,
      \cmd_pipe_plus.mc_aux_out0_reg[1]_0\ => \cmd_pipe_plus.mc_aux_out0_reg[1]_0\,
      \cmd_pipe_plus.mc_bank_reg[5]\(5 downto 0) => \cmd_pipe_plus.mc_bank_reg[5]\(5 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[1]\ => \cmd_pipe_plus.mc_cas_n_reg[1]\,
      \cmd_pipe_plus.mc_cmd_reg[0]\ => \cmd_pipe_plus.mc_cmd_reg[0]\,
      \cmd_pipe_plus.mc_data_offset_reg[0]\ => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      \cmd_pipe_plus.mc_data_offset_reg[1]\ => \cmd_pipe_plus.mc_data_offset_reg[1]\,
      \cmd_pipe_plus.mc_ras_n_reg[0]\ => \cmd_pipe_plus.mc_ras_n_reg[0]\,
      \cmd_pipe_plus.mc_we_n_reg[0]\ => \cmd_pipe_plus.mc_we_n_reg[0]\,
      \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0) => \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0),
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr => \^col_rd_wr\,
      col_rd_wr_r => col_rd_wr_r,
      col_size => col_size,
      col_size_r => col_size_r,
      col_wait_r => col_wait_r,
      col_wait_r_reg => col_wait_r_reg,
      col_wait_r_reg_0 => col_wait_r_reg_0,
      col_wait_r_reg_1 => col_wait_r_reg_1,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      demand_act_priority_r => demand_act_priority_r,
      demand_act_priority_r_4 => demand_act_priority_r_4,
      demand_act_priority_r_5 => demand_act_priority_r_5,
      demand_act_priority_r_6 => demand_act_priority_r_6,
      demand_priority_r_reg => demand_priority_r_reg,
      demand_priority_r_reg_0 => demand_priority_r_reg_0,
      demand_priority_r_reg_1 => demand_priority_r_reg_1,
      demand_priority_r_reg_2 => demand_priority_r_reg_2,
      demand_priority_r_reg_3 => demand_priority_r_reg_3,
      demand_priority_r_reg_4 => demand_priority_r_reg_4,
      demand_priority_r_reg_5 => demand_priority_r_reg_5,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_0\,
      \grant_r_reg[1]_1\ => \grant_r_reg[1]_1\,
      \grant_r_reg[1]_2\ => \grant_r_reg[1]_2\,
      \grant_r_reg[1]_3\ => \grant_r_reg[1]_3\,
      \grant_r_reg[1]_4\ => \grant_r_reg[1]_4\,
      \grant_r_reg[1]_5\ => \grant_r_reg[1]_5\,
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      \grant_r_reg[2]_0\ => \grant_r_reg[2]_0\,
      \grant_r_reg[3]\ => \grant_r_reg[3]\,
      \grant_r_reg[3]_0\ => \grant_r_reg[3]_0\,
      \grant_r_reg[3]_1\ => \grant_r_reg[3]_1\,
      granted_row_ns => granted_row_ns,
      \inhbt_act_faw.faw_cnt_r_reg[0]\ => \inhbt_act_faw.faw_cnt_r_reg[0]\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r => insert_maint_r,
      int_read_this_rank => int_read_this_rank,
      maint_rank_r => maint_rank_r,
      maint_srx_r => maint_srx_r,
      mc_aux_out_r_1 => mc_aux_out_r_1,
      mc_aux_out_r_2 => mc_aux_out_r_2,
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd_ns(0) => mc_cmd_ns(0),
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_data_offset_ns(0) => mc_data_offset_ns(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      offset_ns0 => offset_ns0,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_1 => ofs_rdy_r_1,
      ofs_rdy_r_2 => ofs_rdy_r_2,
      ofs_rdy_r_3 => ofs_rdy_r_3,
      \order_q_r_reg[0]\ => \order_q_r_reg[0]\,
      \order_q_r_reg[0]_0\ => \order_q_r_reg[0]_0\,
      \order_q_r_reg[1]\ => \order_q_r_reg[1]\,
      \order_q_r_reg[1]_0\ => \order_q_r_reg[1]_0\,
      override_demand_r => override_demand_r,
      override_demand_r_reg => override_demand_ns,
      override_demand_r_reg_0 => override_demand_r_reg,
      override_demand_r_reg_1 => override_demand_r_reg_0,
      p_0_in => p_0_in,
      p_17_in => p_17_in,
      p_17_in_0 => p_17_in_0,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\(0) => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\(0),
      ras_timer_zero_r_reg => ras_timer_zero_r_reg,
      ras_timer_zero_r_reg_0 => ras_timer_zero_r_reg_0,
      ras_timer_zero_r_reg_1 => ras_timer_zero_r_reg_1,
      ras_timer_zero_r_reg_2 => ras_timer_zero_r_reg_2,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]\(3 downto 0) => \rcd_timer_gt_2.rcd_timer_r_reg[0]\(3 downto 0),
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_0\ => \rcd_timer_gt_2.rcd_timer_r_reg[0]_0\,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_1\ => \rcd_timer_gt_2.rcd_timer_r_reg[0]_1\,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_2\ => \rcd_timer_gt_2.rcd_timer_r_reg[0]_2\,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_3\ => \rcd_timer_gt_2.rcd_timer_r_reg[0]_3\,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      rd_wr_r(3 downto 0) => rd_wr_r(3 downto 0),
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      \read_fifo.fifo_out_data_r_reg[6]\(0) => \read_fifo.fifo_out_data_r_reg[6]\(0),
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_10 => req_bank_rdy_r_10,
      \req_col_r_reg[9]\(9 downto 0) => \req_col_r_reg[9]\(9 downto 0),
      \req_col_r_reg[9]_0\(9 downto 0) => \req_col_r_reg[9]_0\(9 downto 0),
      \req_col_r_reg[9]_1\(9 downto 0) => \req_col_r_reg[9]_1\(9 downto 0),
      \req_col_r_reg[9]_2\(9 downto 0) => \req_col_r_reg[9]_2\(9 downto 0),
      req_data_buf_addr_r(15 downto 0) => req_data_buf_addr_r(15 downto 0),
      req_periodic_rd_r(3 downto 0) => req_periodic_rd_r(3 downto 0),
      req_row_r(45 downto 0) => req_row_r(45 downto 0),
      \req_row_r_lcl_reg[12]\(3 downto 0) => \req_row_r_lcl_reg[12]\(3 downto 0),
      rnk_config_r => rnk_config_r,
      rnk_config_strobe_ns => rnk_config_strobe_ns,
      row_cmd_wr(3 downto 0) => row_cmd_wr(3 downto 0),
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14_0\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      \rtw_timer.rtw_cnt_r_reg[2]_0\(1 downto 0) => \rtw_timer.rtw_cnt_r_reg[2]_0\(1 downto 0),
      \starve_limit_cntr_r_reg[0]\ => \starve_limit_cntr_r_reg[0]\,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0),
      \wtr_timer.wtr_cnt_r_reg[1]\ => \wtr_timer.wtr_cnt_r_reg[1]\
    );
arb_select0: entity work.ddr_mig_7series_v4_0_arb_select
     port map (
      CLK => CLK,
      D(0) => D(0),
      DIA(0) => \^dia\(1),
      SR(0) => SR(0),
      \cmd_pipe_plus.mc_aux_out0_reg[1]\ => \cmd_pipe_plus.mc_aux_out0_reg[1]_0\,
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr => \^col_rd_wr\,
      col_rd_wr_r => col_rd_wr_r,
      col_size => col_size,
      col_size_r => col_size_r,
      \maintenance_request.maint_srx_r_lcl_reg\(0) => \maintenance_request.maint_srx_r_lcl_reg\(0),
      mc_aux_out_r_1 => mc_aux_out_r_1,
      mc_aux_out_r_2 => mc_aux_out_r_2,
      p_0_in => p_0_in,
      rnk_config_r => rnk_config_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_phy_4lanes is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    ofifo_rst_reg : out STD_LOGIC;
    mem_dqs_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_dqs_ts : out STD_LOGIC_VECTOR ( 1 downto 0 );
    out_dq_2 : out STD_LOGIC;
    mem_dq_ts : out STD_LOGIC_VECTOR ( 17 downto 0 );
    out_dm_0 : out STD_LOGIC;
    out_dq_0 : out STD_LOGIC;
    out_dq_6 : out STD_LOGIC;
    out_dq_3 : out STD_LOGIC;
    out_dq_1 : out STD_LOGIC;
    out_dq_4 : out STD_LOGIC;
    out_dq_7 : out STD_LOGIC;
    out_dq_5 : out STD_LOGIC;
    \rd_ptr_timing_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_3\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_4\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_5\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_6\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    out_dq_13 : out STD_LOGIC;
    out_dq_8 : out STD_LOGIC;
    out_dq_15 : out STD_LOGIC;
    out_dq_12 : out STD_LOGIC;
    out_dq_10 : out STD_LOGIC;
    out_dq_9 : out STD_LOGIC;
    out_dq_11 : out STD_LOGIC;
    out_dq_14 : out STD_LOGIC;
    out_dm_1 : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_7\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_8\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_9\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_10\ : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    mcGo_w : out STD_LOGIC_VECTOR ( 0 to 0 );
    idelay_ld_rst : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    \my_empty_reg[1]_2\ : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[5]\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC;
    store_sr_req_r_reg : out STD_LOGIC;
    \pi_rdval_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_rddata_en : out STD_LOGIC;
    in0 : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    wr_en_4 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_5 : out STD_LOGIC;
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \wr_ptr_timing_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \wr_ptr_reg[1]_1\ : out STD_LOGIC;
    \wr_ptr_reg[1]_2\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ddr2_we_n : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 33 downto 0 );
    wr_en : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC;
    A_pi_counter_load_en146_out : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    A_pi_fine_enable142_out : in STD_LOGIC;
    A_pi_fine_inc144_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    mem_dqs_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    A_pi_rst_dqs_find140_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A_po_coarse_enable128_out : in STD_LOGIC;
    A_po_fine_enable126_out : in STD_LOGIC;
    A_po_fine_inc130_out : in STD_LOGIC;
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A_idelay_ce17_out : in STD_LOGIC;
    mem_dq_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    idelay_inc : in STD_LOGIC;
    LD0 : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    ififo_rst_reg0 : in STD_LOGIC;
    ofifo_rst_reg0 : in STD_LOGIC;
    D_po_coarse_enable90_out : in STD_LOGIC;
    \calib_zero_ctrl_reg[0]\ : in STD_LOGIC;
    D_po_fine_enable87_out : in STD_LOGIC;
    D_po_fine_inc93_out : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_pi_counter_load_en81_out : in STD_LOGIC;
    \calib_sel_reg[1]_0\ : in STD_LOGIC;
    C_pi_fine_enable77_out : in STD_LOGIC;
    C_pi_fine_inc79_out : in STD_LOGIC;
    C_pi_rst_dqs_find75_out : in STD_LOGIC;
    \calib_zero_inputs_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable63_out : in STD_LOGIC;
    C_po_fine_enable61_out : in STD_LOGIC;
    C_po_fine_inc65_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[56]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[63]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[60]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[58]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[57]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[59]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[62]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_calib_complete_reg_rep__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_idelay_ce7_out : in STD_LOGIC;
    LD0_0 : in STD_LOGIC;
    CLKB0_6 : in STD_LOGIC;
    ififo_rst_reg0_1 : in STD_LOGIC;
    ofifo_rst_reg0_2 : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RST0 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[20]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_cke_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_wrdata_en : in STD_LOGIC;
    init_complete_r1_timing_reg : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \rd_ptr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \read_fifo.fifo_out_data_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_mux_sel_r_reg[0]\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__3\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__2_1\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_stg2_wrcal_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_phy_4lanes : entity is "mig_7series_v4_0_ddr_phy_4lanes";
end ddr_mig_7series_v4_0_ddr_phy_4lanes;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_phy_4lanes is
  signal A_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal A_pi_rst_div2 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of A_pi_rst_div2 : signal is "true";
  signal B_pi_rst_div2 : STD_LOGIC;
  attribute ASYNC_REG of B_pi_rst_div2 : signal is "true";
  signal C_pi_rst_div2 : STD_LOGIC;
  attribute ASYNC_REG of C_pi_rst_div2 : signal is "true";
  signal D_of_full : STD_LOGIC;
  signal D_pi_rst_div2 : STD_LOGIC;
  attribute ASYNC_REG of D_pi_rst_div2 : signal is "true";
  signal \^app_rd_data\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \ddr_byte_lane_C.ddr_byte_lane_C_n_138\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C_n_178\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C_n_179\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C_n_180\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C_n_181\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C_n_182\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C_n_183\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C_n_4\ : STD_LOGIC;
  signal \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_empty_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal if_empty_r_1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ofifo_rst : STD_LOGIC;
  signal \^ofifo_rst_reg\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal phaser_ctl_bus : STD_LOGIC_VECTOR ( 3 to 3 );
  signal phy_control_i_n_0 : STD_LOGIC;
  signal phy_control_i_n_1 : STD_LOGIC;
  signal phy_control_i_n_10 : STD_LOGIC;
  signal phy_control_i_n_11 : STD_LOGIC;
  signal phy_control_i_n_14 : STD_LOGIC;
  signal phy_control_i_n_15 : STD_LOGIC;
  signal phy_control_i_n_16 : STD_LOGIC;
  signal phy_control_i_n_17 : STD_LOGIC;
  signal phy_control_i_n_18 : STD_LOGIC;
  signal phy_control_i_n_19 : STD_LOGIC;
  signal phy_control_i_n_20 : STD_LOGIC;
  signal phy_control_i_n_21 : STD_LOGIC;
  signal phy_control_i_n_23 : STD_LOGIC;
  signal phy_control_i_n_24 : STD_LOGIC;
  signal phy_control_i_n_25 : STD_LOGIC;
  signal phy_control_i_n_3 : STD_LOGIC;
  signal phy_control_i_n_4 : STD_LOGIC;
  signal phy_control_i_n_5 : STD_LOGIC;
  signal phy_control_i_n_6 : STD_LOGIC;
  signal phy_control_i_n_7 : STD_LOGIC;
  signal phy_control_i_n_8 : STD_LOGIC;
  signal phy_control_i_n_9 : STD_LOGIC;
  signal phy_encalib : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pi_rdval_cnt_reg[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rclk_delay_11 : STD_LOGIC;
  signal \rclk_delay_reg[10]_srl11_i_1_n_0\ : STD_LOGIC;
  signal \rclk_delay_reg[10]_srl11_n_0\ : STD_LOGIC;
  signal \^ref_dll_lock\ : STD_LOGIC;
  signal rst_out_i_1_n_0 : STD_LOGIC;
  signal rst_out_reg_n_0 : STD_LOGIC;
  signal rst_primitives : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of phaser_ref_i : label is "PRIMITIVE";
  attribute BOX_TYPE of phy_control_i : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rclk_delay_reg[10]_srl11\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg ";
  attribute srl_name : string;
  attribute srl_name of \rclk_delay_reg[10]_srl11\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 ";
begin
  app_rd_data(63 downto 0) <= \^app_rd_data\(63 downto 0);
  ofifo_rst_reg <= \^ofifo_rst_reg\;
  \pi_rdval_cnt_reg[5]\(5 downto 0) <= \^pi_rdval_cnt_reg[5]\(5 downto 0);
  ref_dll_lock <= \^ref_dll_lock\;
A_rst_primitives_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rst_primitives,
      Q => \^ofifo_rst_reg\,
      R => '0'
    );
\cnt_idel_dec_cpt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^pi_rdval_cnt_reg[5]\(3),
      I1 => \^pi_rdval_cnt_reg[5]\(4),
      I2 => \^pi_rdval_cnt_reg[5]\(1),
      I3 => \^pi_rdval_cnt_reg[5]\(5),
      I4 => \^pi_rdval_cnt_reg[5]\(2),
      I5 => \^pi_rdval_cnt_reg[5]\(0),
      O => store_sr_req_r_reg
    );
\ddr_byte_lane_A.ddr_byte_lane_A\: entity work.ddr_mig_7series_v4_0_ddr_byte_lane
     port map (
      A_idelay_ce17_out => A_idelay_ce17_out,
      A_pi_counter_load_en146_out => A_pi_counter_load_en146_out,
      A_pi_fine_enable142_out => A_pi_fine_enable142_out,
      A_pi_fine_inc144_out => A_pi_fine_inc144_out,
      A_pi_rst_dqs_find140_out => A_pi_rst_dqs_find140_out,
      A_po_coarse_enable128_out => A_po_coarse_enable128_out,
      A_po_fine_enable126_out => A_po_fine_enable126_out,
      A_po_fine_inc130_out => A_po_fine_inc130_out,
      A_rst_primitives_reg => \^ofifo_rst_reg\,
      A_rst_primitives_reg_0 => \ddr_byte_lane_C.ddr_byte_lane_C_n_4\,
      CLK => CLK,
      CLKB0 => CLKB0,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      COUNTERREADVAL(5 downto 0) => A_pi_counter_read_val(5 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      INBURSTPENDING(0) => phy_control_i_n_21,
      INRANKA(1) => phy_control_i_n_4,
      INRANKA(0) => phy_control_i_n_5,
      LD0 => LD0,
      OUTBURSTPENDING(0) => phy_control_i_n_25,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(1) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(3),
      Q(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(0),
      app_rd_data(31 downto 24) => \^app_rd_data\(55 downto 48),
      app_rd_data(23 downto 16) => \^app_rd_data\(39 downto 32),
      app_rd_data(15 downto 8) => \^app_rd_data\(23 downto 16),
      app_rd_data(7 downto 0) => \^app_rd_data\(7 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      calib_wrdata_en => calib_wrdata_en,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]_0\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0),
      \entry_cnt_reg[4]\(2 downto 0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\(4 downto 2),
      freq_refclk => freq_refclk,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 0) => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\(59 downto 0),
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      if_empty_r(0) => if_empty_r(3),
      if_empty_r_0(0) => if_empty_r_1(3),
      ififo_rst_reg0 => ififo_rst_reg0,
      in0 => in0,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__4\ => \init_calib_complete_reg_rep__4\,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_in(7 downto 0) => mem_dq_in(7 downto 0),
      mem_dq_ts(8 downto 0) => mem_dq_ts(8 downto 0),
      mem_dqs_in(0) => mem_dqs_in(0),
      mem_dqs_out(0) => mem_dqs_out(0),
      mem_dqs_ts(0) => mem_dqs_ts(0),
      mem_refclk => mem_refclk,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]\ => \my_empty_reg[1]\,
      \my_empty_reg[3]\(1) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\(3),
      \my_empty_reg[3]\(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\(0),
      \my_empty_reg[3]_0\ => \ddr_byte_lane_C.ddr_byte_lane_C_n_138\,
      ofifo_rst_reg0 => ofifo_rst_reg0,
      \out\(1 downto 0) => \out\(1 downto 0),
      out_dm_0 => out_dm_0,
      out_dq_0 => out_dq_0,
      out_dq_1 => out_dq_1,
      out_dq_2 => out_dq_2,
      out_dq_3 => out_dq_3,
      out_dq_4 => out_dq_4,
      out_dq_5 => out_dq_5,
      out_dq_6 => out_dq_6,
      out_dq_7 => out_dq_7,
      phy_mc_data_full => phy_mc_data_full,
      pi_dqs_found_lanes(0) => pi_dqs_found_lanes(0),
      \rd_ptr_reg[3]\(41 downto 0) => \rd_ptr_reg[3]\(41 downto 0),
      \rd_ptr_timing_reg[2]\ => \rd_ptr_timing_reg[2]\,
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]_0\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_1\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_2\,
      \read_fifo.fifo_out_data_r_reg[5]\ => \read_fifo.fifo_out_data_r_reg[5]\,
      \read_fifo.fifo_out_data_r_reg[5]_0\(0) => \read_fifo.fifo_out_data_r_reg[5]_0\(0),
      \read_fifo.tail_r_reg[0]\ => \read_fifo.tail_r_reg[0]\,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_3 => wr_en_3,
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]\,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]_0\,
      \wr_ptr_timing_reg[2]\(3 downto 0) => \wr_ptr_timing_reg[2]\(3 downto 0)
    );
\ddr_byte_lane_B.ddr_byte_lane_B\: entity work.\ddr_mig_7series_v4_0_ddr_byte_lane__parameterized0\
     port map (
      A_rst_primitives_reg => \^ofifo_rst_reg\,
      CLK => CLK,
      D_of_full => D_of_full,
      D_po_coarse_enable90_out => D_po_coarse_enable90_out,
      D_po_fine_enable87_out => D_po_fine_enable87_out,
      D_po_fine_inc93_out => D_po_fine_inc93_out,
      OUTBURSTPENDING(0) => phy_control_i_n_24,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(3 downto 0) => \wr_ptr_timing_reg[2]_0\(3 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      \calib_zero_ctrl_reg[0]\ => \calib_zero_ctrl_reg[0]\,
      \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[18]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[18]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[23]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[23]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[1]\(3 downto 0) => \cmd_pipe_plus.mc_ras_n_reg[1]\(3 downto 0),
      freq_refclk => freq_refclk,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__2\(3 downto 0) => \init_calib_complete_reg_rep__2\(3 downto 0),
      \init_calib_complete_reg_rep__2_0\ => \init_calib_complete_reg_rep__2_1\,
      mem_dq_out(11 downto 0) => mem_dq_out(11 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]\ => \my_empty_reg[1]_1\,
      ofifo_rst => ofifo_rst,
      phy_mc_cmd_full => phy_mc_cmd_full,
      \rd_ptr_reg[3]\(31 downto 0) => \rd_ptr_reg[3]_1\(31 downto 0),
      \rd_ptr_timing_reg[2]\ => \rd_ptr_timing_reg[2]_3\,
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]_4\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_5\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_6\,
      sync_pulse => sync_pulse,
      wr_en_5 => wr_en_5
    );
\ddr_byte_lane_C.ddr_byte_lane_C\: entity work.\ddr_mig_7series_v4_0_ddr_byte_lane__parameterized1\
     port map (
      ADDRC(0) => ADDRC(0),
      A_rst_primitives_reg => \^ofifo_rst_reg\,
      CLK => CLK,
      CLKB0_6 => CLKB0_6,
      COUNTERREADVAL(5 downto 0) => A_pi_counter_read_val(5 downto 0),
      C_idelay_ce7_out => C_idelay_ce7_out,
      C_pi_counter_load_en81_out => C_pi_counter_load_en81_out,
      C_pi_fine_enable77_out => C_pi_fine_enable77_out,
      C_pi_fine_inc79_out => C_pi_fine_inc79_out,
      C_pi_rst_dqs_find75_out => C_pi_rst_dqs_find75_out,
      C_po_coarse_enable63_out => C_po_coarse_enable63_out,
      C_po_fine_enable61_out => C_po_fine_enable61_out,
      C_po_fine_inc65_out => C_po_fine_inc65_out,
      D(5) => \ddr_byte_lane_C.ddr_byte_lane_C_n_178\,
      D(4) => \ddr_byte_lane_C.ddr_byte_lane_C_n_179\,
      D(3) => \ddr_byte_lane_C.ddr_byte_lane_C_n_180\,
      D(2) => \ddr_byte_lane_C.ddr_byte_lane_C_n_181\,
      D(1) => \ddr_byte_lane_C.ddr_byte_lane_C_n_182\,
      D(0) => \ddr_byte_lane_C.ddr_byte_lane_C_n_183\,
      D0(3 downto 0) => D0(3 downto 0),
      INBURSTPENDING(0) => phy_control_i_n_19,
      INRANKC(1) => phy_control_i_n_8,
      INRANKC(0) => phy_control_i_n_9,
      LD0_0 => LD0_0,
      OUTBURSTPENDING(0) => phy_control_i_n_23,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(1) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\(3),
      Q(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\(0),
      app_rd_data(31 downto 24) => \^app_rd_data\(55 downto 48),
      app_rd_data(23 downto 16) => \^app_rd_data\(39 downto 32),
      app_rd_data(15 downto 8) => \^app_rd_data\(23 downto 16),
      app_rd_data(7 downto 0) => \^app_rd_data\(7 downto 0),
      \app_rd_data[63]\(31 downto 24) => \^app_rd_data\(63 downto 56),
      \app_rd_data[63]\(23 downto 16) => \^app_rd_data\(47 downto 40),
      \app_rd_data[63]\(15 downto 8) => \^app_rd_data\(31 downto 24),
      \app_rd_data[63]\(7 downto 0) => \^app_rd_data\(15 downto 8),
      calib_sel(0) => calib_sel(0),
      \calib_sel_reg[1]\ => \calib_sel_reg[1]_0\,
      calib_wrdata_en => calib_wrdata_en,
      \calib_zero_inputs_reg[0]\(5 downto 0) => \calib_zero_inputs_reg[0]\(5 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0),
      \entry_cnt_reg[4]\(2 downto 0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\(4 downto 2),
      freq_refclk => freq_refclk,
      \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0\(65 downto 0) => Q(65 downto 0),
      \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      idelay_inc => idelay_inc,
      if_empty_r(0) => if_empty_r_1(3),
      if_empty_r_0(0) => if_empty_r(3),
      ififo_rst_reg0_1 => ififo_rst_reg0_1,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__2\(3 downto 0) => \init_calib_complete_reg_rep__2_0\(3 downto 0),
      \init_calib_complete_reg_rep__3\ => \init_calib_complete_reg_rep__3\,
      \init_calib_complete_reg_rep__4\ => \init_calib_complete_reg_rep__4\,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_in(7 downto 0) => mem_dq_in(15 downto 8),
      mem_dq_ts(8 downto 0) => mem_dq_ts(17 downto 9),
      mem_dqs_in(0) => mem_dqs_in(1),
      mem_dqs_out(0) => mem_dqs_out(1),
      mem_dqs_ts(0) => mem_dqs_ts(1),
      mem_refclk => mem_refclk,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]\ => \my_empty_reg[1]_0\,
      \my_empty_reg[3]\(1) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(3),
      \my_empty_reg[3]\(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(0),
      ofifo_rst_reg0_2 => ofifo_rst_reg0_2,
      out_dm_1 => out_dm_1,
      out_dq_10 => out_dq_10,
      out_dq_11 => out_dq_11,
      out_dq_12 => out_dq_12,
      out_dq_13 => out_dq_13,
      out_dq_14 => out_dq_14,
      out_dq_15 => out_dq_15,
      out_dq_8 => out_dq_8,
      out_dq_9 => out_dq_9,
      phy_rddata_en => phy_rddata_en,
      pi_dqs_found_lanes(0) => pi_dqs_found_lanes(1),
      pi_phase_locked_all_r1_reg => \ddr_byte_lane_C.ddr_byte_lane_C_n_4\,
      \po_stg2_wrcal_cnt_reg[0]\(0) => \po_stg2_wrcal_cnt_reg[0]\(0),
      \rd_mux_sel_r_reg[0]\ => \rd_mux_sel_r_reg[0]\,
      \rd_ptr_reg[3]\(41 downto 0) => \rd_ptr_reg[3]_0\(41 downto 0),
      \rd_ptr_timing_reg[0]\ => \ddr_byte_lane_C.ddr_byte_lane_C_n_138\,
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \rd_ptr_timing_reg[2]\ => \rd_ptr_timing_reg[2]_7\,
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]_8\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_9\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_10\,
      \read_fifo.tail_r_reg[1]\ => \read_fifo.tail_r_reg[1]\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en_2 => wr_en_2,
      wr_en_4 => wr_en_4,
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]_1\,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]_2\,
      \wr_ptr_timing_reg[2]\(3 downto 0) => \wr_ptr_timing_reg[2]_1\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[56]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[56]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[57]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[57]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[58]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[58]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[59]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[59]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[60]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[60]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[62]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[62]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[63]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[63]\(3 downto 0)
    );
\ddr_byte_lane_D.ddr_byte_lane_D\: entity work.\ddr_mig_7series_v4_0_ddr_byte_lane__parameterized2\
     port map (
      A_rst_primitives_reg => \^ofifo_rst_reg\,
      CLK => CLK,
      D_of_full => D_of_full,
      D_po_coarse_enable90_out => D_po_coarse_enable90_out,
      D_po_fine_enable87_out => D_po_fine_enable87_out,
      D_po_fine_inc93_out => D_po_fine_inc93_out,
      OUTBURSTPENDING(0) => phaser_ctl_bus(3),
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      \calib_zero_ctrl_reg[0]\ => \calib_zero_ctrl_reg[0]\,
      \cmd_pipe_plus.mc_address_reg[19]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[19]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[20]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[20]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]_0\(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]_0\(1 downto 0),
      \cmd_pipe_plus.mc_cke_reg[1]\(3 downto 0) => \cmd_pipe_plus.mc_cke_reg[1]\(3 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[0]\(5 downto 0) => \cmd_pipe_plus.mc_we_n_reg[0]\(5 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      ddr2_we_n(9 downto 0) => ddr2_we_n(9 downto 0),
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      freq_refclk => freq_refclk,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__4\ => \init_calib_complete_reg_rep__4\,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5\,
      mc_cas_n(0) => mc_cas_n(0),
      mc_cs_n(0) => mc_cs_n(0),
      mem_out(33 downto 0) => mem_out(33 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      \my_empty_reg[1]\ => \my_empty_reg[1]_2\,
      ofifo_rst => ofifo_rst,
      phy_dout(18 downto 0) => phy_dout(18 downto 0),
      sync_pulse => sync_pulse
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => A_pi_rst_div2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => B_pi_rst_div2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => C_pi_rst_div2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => D_pi_rst_div2
    );
mcGo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rst_out_reg_n_0,
      Q => mcGo_w(0),
      R => '0'
    );
phaser_ref_i: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
        port map (
      CLKIN => freq_refclk,
      LOCKED => \^ref_dll_lock\,
      PWRDWN => '0',
      RST => RST0
    );
phy_control_i: unisim.vcomponents.PHY_CONTROL
    generic map(
      AO_TOGGLE => 1,
      AO_WRLVL_EN => B"0000",
      BURST_MODE => "TRUE",
      CLK_RATIO => 2,
      CMD_OFFSET => 5,
      CO_DURATION => 1,
      DATA_CTL_A_N => "TRUE",
      DATA_CTL_B_N => "FALSE",
      DATA_CTL_C_N => "TRUE",
      DATA_CTL_D_N => "FALSE",
      DISABLE_SEQ_MATCH => "TRUE",
      DI_DURATION => 1,
      DO_DURATION => 1,
      EVENTS_DELAY => 18,
      FOUR_WINDOW_CLOCKS => 63,
      MULTI_REGION => "FALSE",
      PHY_COUNT_ENABLE => "FALSE",
      RD_CMD_OFFSET_0 => 10,
      RD_CMD_OFFSET_1 => 10,
      RD_CMD_OFFSET_2 => 10,
      RD_CMD_OFFSET_3 => 10,
      RD_DURATION_0 => 6,
      RD_DURATION_1 => 6,
      RD_DURATION_2 => 6,
      RD_DURATION_3 => 6,
      SYNC_MODE => "FALSE",
      WR_CMD_OFFSET_0 => 4,
      WR_CMD_OFFSET_1 => 4,
      WR_CMD_OFFSET_2 => 4,
      WR_CMD_OFFSET_3 => 4,
      WR_DURATION_0 => 7,
      WR_DURATION_1 => 7,
      WR_DURATION_2 => 7,
      WR_DURATION_3 => 7
    )
        port map (
      AUXOUTPUT(3) => phy_control_i_n_14,
      AUXOUTPUT(2) => phy_control_i_n_15,
      AUXOUTPUT(1) => phy_control_i_n_16,
      AUXOUTPUT(0) => phy_control_i_n_17,
      INBURSTPENDING(3) => phy_control_i_n_18,
      INBURSTPENDING(2) => phy_control_i_n_19,
      INBURSTPENDING(1) => phy_control_i_n_20,
      INBURSTPENDING(0) => phy_control_i_n_21,
      INRANKA(1) => phy_control_i_n_4,
      INRANKA(0) => phy_control_i_n_5,
      INRANKB(1) => phy_control_i_n_6,
      INRANKB(0) => phy_control_i_n_7,
      INRANKC(1) => phy_control_i_n_8,
      INRANKC(0) => phy_control_i_n_9,
      INRANKD(1) => phy_control_i_n_10,
      INRANKD(0) => phy_control_i_n_11,
      MEMREFCLK => mem_refclk,
      OUTBURSTPENDING(3) => phaser_ctl_bus(3),
      OUTBURSTPENDING(2) => phy_control_i_n_23,
      OUTBURSTPENDING(1) => phy_control_i_n_24,
      OUTBURSTPENDING(0) => phy_control_i_n_25,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      PHYCLK => CLK,
      PHYCTLALMOSTFULL => phy_control_i_n_0,
      PHYCTLEMPTY => phy_control_i_n_1,
      PHYCTLFULL => phy_mc_ctl_full,
      PHYCTLMSTREMPTY => phy_control_i_n_1,
      PHYCTLREADY => phy_control_i_n_3,
      PHYCTLWD(31 downto 25) => B"0000000",
      PHYCTLWD(24 downto 17) => PHYCTLWD(10 downto 3),
      PHYCTLWD(16 downto 3) => B"00000000000000",
      PHYCTLWD(2 downto 0) => PHYCTLWD(2 downto 0),
      PHYCTLWRENABLE => mux_cmd_wren,
      PLLLOCK => pll_locked,
      READCALIBENABLE => phy_read_calib,
      REFDLLLOCK => \^ref_dll_lock\,
      RESET => SR(0),
      SYNCIN => sync_pulse,
      WRITECALIBENABLE => '0'
    );
\pi_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_C.ddr_byte_lane_C_n_183\,
      Q => \^pi_rdval_cnt_reg[5]\(0),
      R => '0'
    );
\pi_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_C.ddr_byte_lane_C_n_182\,
      Q => \^pi_rdval_cnt_reg[5]\(1),
      R => '0'
    );
\pi_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_C.ddr_byte_lane_C_n_181\,
      Q => \^pi_rdval_cnt_reg[5]\(2),
      R => '0'
    );
\pi_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_C.ddr_byte_lane_C_n_180\,
      Q => \^pi_rdval_cnt_reg[5]\(3),
      R => '0'
    );
\pi_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_C.ddr_byte_lane_C_n_179\,
      Q => \^pi_rdval_cnt_reg[5]\(4),
      R => '0'
    );
\pi_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \ddr_byte_lane_C.ddr_byte_lane_C_n_178\,
      Q => \^pi_rdval_cnt_reg[5]\(5),
      R => '0'
    );
\rclk_delay_reg[10]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => \rclk_delay_reg[10]_srl11_i_1_n_0\,
      Q => \rclk_delay_reg[10]_srl11_n_0\
    );
\rclk_delay_reg[10]_srl11_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_primitives,
      O => \rclk_delay_reg[10]_srl11_i_1_n_0\
    );
\rclk_delay_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rclk_delay_reg[10]_srl11_n_0\,
      Q => rclk_delay_11,
      R => '0'
    );
rst_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rclk_delay_11,
      I1 => rst_out_reg_n_0,
      O => rst_out_i_1_n_0
    );
rst_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rstdiv0_sync_r1_reg_rep,
      D => rst_out_i_1_n_0,
      Q => rst_out_reg_n_0
    );
rst_primitives_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_control_i_n_3,
      O => p_0_in
    );
rst_primitives_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in,
      Q => rst_primitives,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_rank_mach is
  port (
    maint_req_r : out STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg\ : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    read_this_rank_r1 : out STD_LOGIC;
    inhbt_act_faw_r : out STD_LOGIC;
    maint_srx_r : out STD_LOGIC;
    maint_sre_r : out STD_LOGIC;
    maint_rank_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    maint_ref_zq_wip : out STD_LOGIC;
    maint_ref_zq_wip_r_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \maint_controller.maint_wip_r_lcl_reg\ : out STD_LOGIC;
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ : out STD_LOGIC;
    q_has_rd_r_reg : out STD_LOGIC;
    \maint_controller.maint_hit_busies_r_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\ : out STD_LOGIC;
    \grant_r_reg[0]\ : out STD_LOGIC;
    act_this_rank : in STD_LOGIC;
    CLK : in STD_LOGIC;
    app_zq_ns : in STD_LOGIC;
    read_this_rank : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    periodic_rd_ack_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    int_read_this_rank : in STD_LOGIC;
    \grant_r_reg[2]\ : in STD_LOGIC;
    rd_wr_r_lcl_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \grant_r_reg[1]\ : in STD_LOGIC;
    \grant_r_reg[1]_0\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__5_0\ : in STD_LOGIC;
    \maint_controller.maint_wip_r_lcl_reg_0\ : in STD_LOGIC;
    \grant_r_reg[0]_0\ : in STD_LOGIC;
    cke_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_rank_mach : entity is "mig_7series_v4_0_rank_mach";
end ddr_mig_7series_v4_0_rank_mach;

architecture STRUCTURE of ddr_mig_7series_v4_0_rank_mach is
  signal maint_prescaler_tick_r : STD_LOGIC;
  signal \^maint_ref_zq_wip\ : STD_LOGIC;
  signal \^maint_ref_zq_wip_r_reg\ : STD_LOGIC;
  signal periodic_rd_cntr1_r : STD_LOGIC;
  signal periodic_rd_grant_r : STD_LOGIC;
  signal periodic_rd_request_r : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0_n_5\ : STD_LOGIC;
  signal rank_common0_n_11 : STD_LOGIC;
  signal rank_common0_n_12 : STD_LOGIC;
begin
  maint_ref_zq_wip <= \^maint_ref_zq_wip\;
  maint_ref_zq_wip_r_reg <= \^maint_ref_zq_wip_r_reg\;
\rank_cntrl[0].rank_cntrl0\: entity work.ddr_mig_7series_v4_0_rank_cntrl
     port map (
      CLK => CLK,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      act_this_rank => act_this_rank,
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      \grant_r_reg[0]_0\ => \grant_r_reg[0]_0\,
      \grant_r_reg[1]\ => \grant_r_reg[1]\,
      \grant_r_reg[1]_0\ => \grant_r_reg[1]_0\,
      \grant_r_reg[2]\ => \grant_r_reg[2]\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5\,
      insert_maint_r1 => insert_maint_r1,
      int_read_this_rank => int_read_this_rank,
      maint_prescaler_tick_r => maint_prescaler_tick_r,
      maint_ref_zq_wip => \^maint_ref_zq_wip\,
      maint_ref_zq_wip_r_reg => \^maint_ref_zq_wip_r_reg\,
      maint_ref_zq_wip_r_reg_0 => \rank_cntrl[0].rank_cntrl0_n_5\,
      maint_wip_r => maint_wip_r,
      periodic_rd_ack_r_lcl_reg => rank_common0_n_12,
      periodic_rd_ack_r_lcl_reg_0 => periodic_rd_ack_r_lcl_reg,
      periodic_rd_cntr1_r => periodic_rd_cntr1_r,
      periodic_rd_grant_r => periodic_rd_grant_r,
      periodic_rd_request_r => periodic_rd_request_r,
      rd_wr_r_lcl_reg => rd_wr_r_lcl_reg,
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      \refresh_generation.refresh_bank_r_reg[0]_0\ => rank_common0_n_11,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\
    );
rank_common0: entity work.ddr_mig_7series_v4_0_rank_common
     port map (
      CLK => CLK,
      D(0) => D(0),
      SR(0) => SR(0),
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_ns => app_zq_ns,
      cke_r_reg(0) => cke_r_reg(0),
      \init_calib_complete_reg_rep__5\ => \rank_cntrl[0].rank_cntrl0_n_5\,
      \init_calib_complete_reg_rep__5_0\ => \init_calib_complete_reg_rep__5\,
      \init_calib_complete_reg_rep__5_1\ => \init_calib_complete_reg_rep__5_0\,
      insert_maint_r1 => insert_maint_r1,
      \maint_controller.maint_hit_busies_r_reg[3]\ => \maint_controller.maint_hit_busies_r_reg[3]\,
      \maint_controller.maint_srx_r1_reg\ => maint_srx_r,
      \maint_controller.maint_wip_r_lcl_reg\ => \maint_controller.maint_wip_r_lcl_reg\,
      \maint_controller.maint_wip_r_lcl_reg_0\ => \maint_controller.maint_wip_r_lcl_reg_0\,
      maint_prescaler_tick_r => maint_prescaler_tick_r,
      maint_ref_zq_wip => \^maint_ref_zq_wip\,
      maint_req_r => maint_req_r,
      maint_wip_r => maint_wip_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]_0\ => maint_rank_r,
      \maintenance_request.maint_sre_r_lcl_reg_0\ => maint_sre_r,
      periodic_rd_ack_r_lcl_reg => periodic_rd_ack_r_lcl_reg,
      periodic_rd_cntr1_r => periodic_rd_cntr1_r,
      \periodic_rd_generation.periodic_rd_cntr1_r_reg\ => rank_common0_n_12,
      periodic_rd_grant_r => periodic_rd_grant_r,
      periodic_rd_request_r => periodic_rd_request_r,
      \periodic_read_request.periodic_rd_r_lcl_reg_0\ => \periodic_read_request.periodic_rd_r_lcl_reg\,
      q_has_rd_r_reg => q_has_rd_r_reg,
      \refresh_generation.refresh_bank_r_reg[0]\ => rank_common0_n_11,
      \refresh_generation.refresh_bank_r_reg[0]_0\ => \^maint_ref_zq_wip_r_reg\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ => \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_bank_mach is
  port (
    req_periodic_rd_r_lcl_reg : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    dq_busy_data : out STD_LOGIC;
    insert_maint_r1 : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    bm_end_r1 : out STD_LOGIC;
    bm_end_r1_0 : out STD_LOGIC;
    bm_end_r1_1 : out STD_LOGIC;
    bm_end_r1_2 : out STD_LOGIC;
    maint_wip_r : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg_0 : out STD_LOGIC;
    \cmd_pipe_plus.mc_aux_out0_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_ras_n_reg[0]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : out STD_LOGIC;
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_data_offset_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cmd_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.fifo_out_data_r_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    offset_ns0 : out STD_LOGIC;
    \rtw_timer.rtw_cnt_r_reg[2]\ : out STD_LOGIC;
    col_data_buf_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \maintenance_request.upd_last_master_r_reg\ : out STD_LOGIC;
    act_this_rank : out STD_LOGIC;
    \inhbt_act_faw.faw_cnt_r_reg[0]\ : out STD_LOGIC;
    \wtr_timer.wtr_cnt_r_reg[1]\ : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[0]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \maintenance_request.maint_srx_r_lcl_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    hi_priority : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \periodic_read_request.periodic_rd_r_lcl_reg\ : in STD_LOGIC;
    \maintenance_request.maint_srx_r_lcl_reg_0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    maint_rank_r : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    use_addr : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11_0\ : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : in STD_LOGIC;
    \maintenance_request.maint_srx_r_lcl_reg_1\ : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_this_rank_r1 : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    \maintenance_request.maint_rank_r_lcl_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_1\ : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    \maintenance_request.maint_sre_r_lcl_reg\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_3\ : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_mc_data_full : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_bank_mach : entity is "mig_7series_v4_0_bank_mach";
end ddr_mig_7series_v4_0_bank_mach;

architecture STRUCTURE of ddr_mig_7series_v4_0_bank_mach is
  signal accept_internal_r : STD_LOGIC;
  signal act_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal arb_mux0_n_20 : STD_LOGIC;
  signal arb_mux0_n_26 : STD_LOGIC;
  signal arb_mux0_n_34 : STD_LOGIC;
  signal arb_mux0_n_35 : STD_LOGIC;
  signal arb_mux0_n_41 : STD_LOGIC;
  signal arb_mux0_n_72 : STD_LOGIC;
  signal arb_mux0_n_73 : STD_LOGIC;
  signal arb_mux0_n_74 : STD_LOGIC;
  signal arb_mux0_n_75 : STD_LOGIC;
  signal arb_mux0_n_76 : STD_LOGIC;
  signal arb_mux0_n_77 : STD_LOGIC;
  signal arb_mux0_n_78 : STD_LOGIC;
  signal arb_mux0_n_82 : STD_LOGIC;
  signal arb_mux0_n_83 : STD_LOGIC;
  signal arb_mux0_n_84 : STD_LOGIC;
  signal arb_mux0_n_85 : STD_LOGIC;
  signal arb_mux0_n_86 : STD_LOGIC;
  signal arb_mux0_n_87 : STD_LOGIC;
  signal arb_mux0_n_88 : STD_LOGIC;
  signal arb_mux0_n_89 : STD_LOGIC;
  signal arb_mux0_n_90 : STD_LOGIC;
  signal arb_mux0_n_91 : STD_LOGIC;
  signal \arb_row_col0/rnk_config_strobe_ns\ : STD_LOGIC;
  signal auto_pre_r : STD_LOGIC;
  signal auto_pre_r_1 : STD_LOGIC;
  signal auto_pre_r_10 : STD_LOGIC;
  signal auto_pre_r_17 : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_18\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_19\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_25\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_26\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_27\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_28\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_30\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_31\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_32\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_33\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_34\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_35\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_36\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_37\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_38\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0_n_52\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_17\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_18\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_20\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_25\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_27\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_28\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_29\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_30\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_32\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_33\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0_n_47\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_19\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_24\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_25\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_26\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_27\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_31\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_32\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_33\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_34\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_35\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0_n_49\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_14\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_16\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_17\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_18\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_19\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_20\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_21\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_22\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_23\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_25\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_26\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_27\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_29\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_30\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_31\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_32\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_33\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_46\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0_n_47\ : STD_LOGIC;
  signal bank_common0_n_10 : STD_LOGIC;
  signal bank_common0_n_11 : STD_LOGIC;
  signal bank_common0_n_12 : STD_LOGIC;
  signal bank_common0_n_13 : STD_LOGIC;
  signal bank_common0_n_14 : STD_LOGIC;
  signal bank_common0_n_15 : STD_LOGIC;
  signal bank_common0_n_17 : STD_LOGIC;
  signal bank_common0_n_2 : STD_LOGIC;
  signal bank_common0_n_8 : STD_LOGIC;
  signal bank_common0_n_9 : STD_LOGIC;
  signal \bank_compare0/req_col_r\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_16\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_state0/col_wait_r\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_15\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_21\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_6\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_13\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_20\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_4\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_12\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_19\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_3\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0_8\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0_9\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_11\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_18\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_2\ : STD_LOGIC;
  signal \bank_state0/override_demand_ns\ : STD_LOGIC;
  signal \bank_state0/override_demand_r\ : STD_LOGIC;
  signal \bank_state0/p_17_in\ : STD_LOGIC;
  signal \bank_state0/p_17_in_14\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_r\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_r_5\ : STD_LOGIC;
  signal \^cmd_pipe_plus.mc_address_reg[25]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dq_busy_data\ : STD_LOGIC;
  signal granted_row_ns : STD_LOGIC;
  signal head_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal idle_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal insert_maint_r : STD_LOGIC;
  signal maint_hit_busies_ns : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maint_hit_busies_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maint_rdy : STD_LOGIC;
  signal \^maint_wip_r\ : STD_LOGIC;
  signal ordered_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_7_in : STD_LOGIC;
  signal periodic_rd_insert : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ : STD_LOGIC;
  signal \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : STD_LOGIC;
  signal rb_hit_busy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_wr_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^req_bank_r\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal req_data_buf_addr_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal req_periodic_rd_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^req_periodic_rd_r_lcl_reg\ : STD_LOGIC;
  signal req_row_r : STD_LOGIC_VECTOR ( 50 downto 0 );
  signal req_wr_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal row_cmd_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sending_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sending_row : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal was_wr : STD_LOGIC;
  signal wr_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \cmd_pipe_plus.mc_address_reg[25]_0\(3 downto 0) <= \^cmd_pipe_plus.mc_address_reg[25]_0\(3 downto 0);
  dq_busy_data <= \^dq_busy_data\;
  maint_wip_r <= \^maint_wip_r\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\;
  \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ <= \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\;
  req_bank_r(11 downto 0) <= \^req_bank_r\(11 downto 0);
  req_periodic_rd_r_lcl_reg <= \^req_periodic_rd_r_lcl_reg\;
arb_mux0: entity work.ddr_mig_7series_v4_0_arb_mux
     port map (
      CLK => CLK,
      D(0) => D(0),
      DIA(1 downto 0) => DIA(1 downto 0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      Q(3 downto 0) => sending_col(3 downto 0),
      SR(0) => SR(0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      act_wait_r_lcl_reg => \bank_cntrl[3].bank0_n_33\,
      auto_pre_r => auto_pre_r_17,
      auto_pre_r_7 => auto_pre_r,
      auto_pre_r_8 => auto_pre_r_1,
      auto_pre_r_9 => auto_pre_r_10,
      auto_pre_r_lcl_reg => \bank_cntrl[0].bank0_n_38\,
      auto_pre_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_18\,
      auto_pre_r_lcl_reg_1 => \bank_cntrl[2].bank0_n_35\,
      auto_pre_r_lcl_reg_2 => \bank_cntrl[3].bank0_n_19\,
      \cmd_pipe_plus.mc_address_reg[25]\(23 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(23 downto 0),
      \cmd_pipe_plus.mc_aux_out0_reg[1]\ => \cmd_pipe_plus.mc_aux_out0_reg[1]\,
      \cmd_pipe_plus.mc_aux_out0_reg[1]_0\ => \cmd_pipe_plus.mc_aux_out0_reg[1]_0\,
      \cmd_pipe_plus.mc_bank_reg[5]\(5 downto 0) => \cmd_pipe_plus.mc_bank_reg[5]\(5 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[1]\ => insert_maint_r1,
      \cmd_pipe_plus.mc_cmd_reg[0]\ => \^dq_busy_data\,
      \cmd_pipe_plus.mc_data_offset_reg[0]\ => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      \cmd_pipe_plus.mc_data_offset_reg[1]\ => \cmd_pipe_plus.mc_data_offset_reg[1]\,
      \cmd_pipe_plus.mc_ras_n_reg[0]\ => \cmd_pipe_plus.mc_ras_n_reg[0]\,
      \cmd_pipe_plus.mc_we_n_reg[0]\ => \cmd_pipe_plus.mc_we_n_reg[0]\,
      \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0) => \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0),
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr => col_rd_wr,
      col_wait_r => \bank_state0/col_wait_r\,
      col_wait_r_reg => \bank_cntrl[2].bank0_n_31\,
      col_wait_r_reg_0 => \bank_cntrl[1].bank0_n_27\,
      col_wait_r_reg_1 => \bank_cntrl[3].bank0_n_30\,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0),
      demand_act_priority_r => \bank_state0/demand_act_priority_r\,
      demand_act_priority_r_4 => \bank_state0/demand_act_priority_r_15\,
      demand_act_priority_r_5 => \bank_state0/demand_act_priority_r_6\,
      demand_act_priority_r_6 => \bank_state0/demand_act_priority_r_21\,
      demand_priority_r_reg => arb_mux0_n_90,
      demand_priority_r_reg_0 => arb_mux0_n_91,
      demand_priority_r_reg_1 => \bank_cntrl[3].bank0_n_29\,
      demand_priority_r_reg_2 => \bank_cntrl[0].bank0_n_52\,
      demand_priority_r_reg_3 => \bank_cntrl[1].bank0_n_47\,
      demand_priority_r_reg_4 => \bank_cntrl[2].bank0_n_49\,
      demand_priority_r_reg_5 => \bank_cntrl[3].bank0_n_31\,
      \grant_r_reg[0]\ => arb_mux0_n_72,
      \grant_r_reg[1]\ => arb_mux0_n_20,
      \grant_r_reg[1]_0\ => arb_mux0_n_35,
      \grant_r_reg[1]_1\ => arb_mux0_n_76,
      \grant_r_reg[1]_2\ => arb_mux0_n_84,
      \grant_r_reg[1]_3\ => arb_mux0_n_85,
      \grant_r_reg[1]_4\ => \bank_cntrl[1].bank0_n_33\,
      \grant_r_reg[1]_5\ => \bank_cntrl[1].bank0_n_32\,
      \grant_r_reg[2]\ => arb_mux0_n_73,
      \grant_r_reg[2]_0\ => arb_mux0_n_82,
      \grant_r_reg[3]\ => arb_mux0_n_26,
      \grant_r_reg[3]_0\ => arb_mux0_n_75,
      \grant_r_reg[3]_1\ => arb_mux0_n_83,
      granted_row_ns => granted_row_ns,
      \inhbt_act_faw.faw_cnt_r_reg[0]\ => \inhbt_act_faw.faw_cnt_r_reg[0]\,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r => insert_maint_r,
      int_read_this_rank => int_read_this_rank,
      maint_rank_r => maint_rank_r,
      maint_srx_r => maint_srx_r,
      \maintenance_request.maint_srx_r_lcl_reg\(0) => \maintenance_request.maint_srx_r_lcl_reg\(0),
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd_ns(0) => mc_cmd_ns(0),
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_data_offset_ns(0) => mc_data_offset_ns(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      offset_ns0 => offset_ns0,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_2\,
      ofs_rdy_r_1 => \bank_state0/ofs_rdy_r\,
      ofs_rdy_r_2 => \bank_state0/ofs_rdy_r_18\,
      ofs_rdy_r_3 => \bank_state0/ofs_rdy_r_11\,
      \order_q_r_reg[0]\ => \bank_cntrl[1].bank0_n_21\,
      \order_q_r_reg[0]_0\ => \bank_cntrl[3].bank0_n_16\,
      \order_q_r_reg[1]\ => \bank_cntrl[0].bank0_n_30\,
      \order_q_r_reg[1]_0\ => \bank_cntrl[2].bank0_n_32\,
      override_demand_ns => \bank_state0/override_demand_ns\,
      override_demand_r => \bank_state0/override_demand_r\,
      override_demand_r_reg => \bank_cntrl[2].bank0_n_22\,
      override_demand_r_reg_0 => \bank_cntrl[2].bank0_n_21\,
      p_17_in => \bank_state0/p_17_in\,
      p_17_in_0 => \bank_state0/p_17_in_14\,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\(0) => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\(0),
      ras_timer_zero_r_reg => arb_mux0_n_34,
      ras_timer_zero_r_reg_0 => arb_mux0_n_87,
      ras_timer_zero_r_reg_1 => arb_mux0_n_88,
      ras_timer_zero_r_reg_2 => arb_mux0_n_89,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]\(3 downto 0) => sending_row(3 downto 0),
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_0\ => arb_mux0_n_41,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_1\ => arb_mux0_n_74,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_2\ => arb_mux0_n_77,
      \rcd_timer_gt_2.rcd_timer_r_reg[0]_3\ => arb_mux0_n_78,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      rd_wr_r(3 downto 0) => rd_wr_r(3 downto 0),
      rd_wr_r_lcl_reg => \bank_cntrl[2].bank0_n_24\,
      \read_fifo.fifo_out_data_r_reg[6]\(0) => \read_fifo.fifo_out_data_r_reg[6]\(0),
      read_this_rank => read_this_rank,
      read_this_rank_r1 => read_this_rank_r1,
      req_bank_r(11 downto 0) => \^req_bank_r\(11 downto 0),
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r\,
      req_bank_rdy_r_10 => \bank_state0/req_bank_rdy_r_5\,
      \req_col_r_reg[9]\(9 downto 0) => \bank_compare0/req_col_r_16\(9 downto 0),
      \req_col_r_reg[9]_0\(9 downto 0) => \bank_compare0/req_col_r\(9 downto 0),
      \req_col_r_reg[9]_1\(9 downto 0) => \bank_compare0/req_col_r_0\(9 downto 0),
      \req_col_r_reg[9]_2\(9 downto 0) => \bank_compare0/req_col_r_7\(9 downto 0),
      req_data_buf_addr_r(15 downto 0) => req_data_buf_addr_r(15 downto 0),
      req_periodic_rd_r(3 downto 0) => req_periodic_rd_r(3 downto 0),
      req_row_r(45) => req_row_r(50),
      req_row_r(44 downto 35) => req_row_r(48 downto 39),
      req_row_r(34) => req_row_r(37),
      req_row_r(33 downto 24) => req_row_r(35 downto 26),
      req_row_r(23 downto 12) => req_row_r(24 downto 13),
      req_row_r(11 downto 0) => req_row_r(11 downto 0),
      \req_row_r_lcl_reg[12]\(3 downto 0) => \^cmd_pipe_plus.mc_address_reg[25]_0\(3 downto 0),
      rnk_config_strobe_ns => \arb_row_col0/rnk_config_strobe_ns\,
      row_cmd_wr(3 downto 0) => row_cmd_wr(3 downto 0),
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14_0\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => \rtw_timer.rtw_cnt_r_reg[2]\,
      \rtw_timer.rtw_cnt_r_reg[2]_0\(1 downto 0) => Q(1 downto 0),
      \starve_limit_cntr_r_reg[0]\ => arb_mux0_n_86,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0),
      \wtr_timer.wtr_cnt_r_reg[1]\ => \wtr_timer.wtr_cnt_r_reg[1]\
    );
\bank_cntrl[0].bank0\: entity work.ddr_mig_7series_v4_0_bank_cntrl
     port map (
      CLK => CLK,
      D(0) => maint_hit_busies_ns(0),
      Q(1) => sending_col(2),
      Q(0) => sending_col(0),
      S(0) => S(0),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg => bank_common0_n_15,
      accept_r_reg => bank_common0_n_2,
      act_this_rank_r(0) => act_this_rank_r(0),
      \app_addr_r1_reg[25]\(2 downto 0) => \app_addr_r1_reg[25]\(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_cmd_r1_reg[1]\(0) => \app_cmd_r1_reg[1]\(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\ => \app_cmd_r2_reg[1]\,
      app_en_r2 => app_en_r2,
      app_en_r2_reg => bank_common0_n_14,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r => auto_pre_r,
      bm_end_r1 => bm_end_r1,
      \cmd_pipe_plus.mc_address_reg[25]\(12) => \^cmd_pipe_plus.mc_address_reg[25]_0\(0),
      \cmd_pipe_plus.mc_address_reg[25]\(11 downto 0) => req_row_r(11 downto 0),
      \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0) => \bank_compare0/req_col_r\(9 downto 0),
      \compute_tail.tail_r_lcl_reg\ => \bank_cntrl[0].bank0_n_21\,
      \compute_tail.tail_r_lcl_reg_0\ => \bank_cntrl[0].bank0_n_22\,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => req_data_buf_addr_r(3 downto 0),
      demand_act_priority_r => \bank_state0/demand_act_priority_r\,
      demand_priority_r => \bank_state0/demand_priority_r\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_13\,
      demand_priority_r_reg => \bank_cntrl[2].bank0_n_49\,
      demanded_prior_r => \bank_state0/demanded_prior_r\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_12\,
      demanded_prior_r_reg => \bank_cntrl[3].bank0_n_46\,
      \grant_r_reg[0]\ => \bank_cntrl[0].bank0_n_30\,
      \grant_r_reg[0]_0\ => arb_mux0_n_74,
      \grant_r_reg[0]_1\(0) => sending_row(0),
      \grant_r_reg[0]_2\ => arb_mux0_n_87,
      \grant_r_reg[1]\ => \bank_cntrl[0].bank0_n_38\,
      \grant_r_reg[2]\ => arb_mux0_n_85,
      \grant_r_reg[3]\ => \bank_cntrl[3].bank0_n_17\,
      \grant_r_reg[3]_0\ => \bank_cntrl[3].bank0_n_32\,
      \grant_r_reg[3]_1\ => arb_mux0_n_76,
      granted_col_r_reg => \^dq_busy_data\,
      head_r_lcl_reg => \bank_cntrl[0].bank0_n_19\,
      head_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_23\,
      head_r_lcl_reg_1 => \bank_cntrl[0].bank0_n_24\,
      hi_priority => hi_priority,
      idle_r(0) => idle_r(0),
      idle_r_lcl_reg => \bank_cntrl[3].bank0_n_47\,
      idle_r_lcl_reg_0(2 downto 0) => idle_r(3 downto 1),
      idle_r_lcl_reg_1 => bank_common0_n_10,
      \maint_controller.maint_hit_busies_r_reg[0]\(0) => maint_hit_busies_r(0),
      \maint_controller.maint_wip_r_lcl_reg\ => \^maint_wip_r\,
      maint_rank_r => maint_rank_r,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \maintenance_request.maint_sre_r_lcl_reg\ => \maintenance_request.maint_sre_r_lcl_reg\,
      ofs_rdy_r => \bank_state0/ofs_rdy_r\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_9\,
      ordered_r(0) => ordered_r(0),
      ordered_r_lcl_reg => \bank_cntrl[3].bank0_n_27\,
      ordered_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_26\,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_17_in => \bank_state0/p_17_in\,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      periodic_rd_ack_r_lcl_reg => bank_common0_n_11,
      periodic_rd_ack_r_lcl_reg_0 => \^req_periodic_rd_r_lcl_reg\,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r_reg => \bank_cntrl[1].bank0_n_20\,
      pre_bm_end_r_reg_0 => \bank_cntrl[1].bank0_n_17\,
      pre_bm_end_r_reg_1 => \bank_cntrl[2].bank0_n_19\,
      pre_bm_end_r_reg_2 => \bank_cntrl[3].bank0_n_14\,
      pre_passing_open_bank_r_reg => \bank_cntrl[3].bank0_n_25\,
      pre_passing_open_bank_r_reg_0 => \bank_cntrl[1].bank0_n_29\,
      pre_passing_open_bank_r_reg_1 => \bank_cntrl[2].bank0_n_33\,
      \q_entry_r_reg[0]\ => \bank_cntrl[0].bank0_n_28\,
      \q_entry_r_reg[0]_0\ => \bank_cntrl[0].bank0_n_33\,
      \q_entry_r_reg[0]_1\ => \bank_cntrl[0].bank0_n_35\,
      \q_entry_r_reg[1]\ => \bank_cntrl[0].bank0_n_31\,
      \q_entry_r_reg[1]_0\ => \bank_cntrl[0].bank0_n_32\,
      \q_entry_r_reg[1]_1\ => \bank_cntrl[0].bank0_n_34\,
      q_has_priority_r_reg => \bank_cntrl[0].bank0_n_18\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[0].bank0_n_25\,
      \ras_timer_r_reg[0]_0\ => \bank_cntrl[0].bank0_n_36\,
      \ras_timer_r_reg[0]_1\ => \bank_cntrl[3].bank0_n_21\,
      \ras_timer_r_reg[0]_2\ => \bank_cntrl[3].bank0_n_22\,
      \ras_timer_r_reg[0]_3\ => \bank_cntrl[1].bank0_n_18\,
      \ras_timer_r_reg[0]_4\ => \bank_cntrl[2].bank0_n_27\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[0].bank0_n_26\,
      \ras_timer_r_reg[2]\ => \bank_cntrl[0].bank0_n_27\,
      \ras_timer_r_reg[2]_0\ => \bank_cntrl[3].bank0_n_20\,
      \ras_timer_r_reg[2]_1\ => \bank_cntrl[1].bank0_n_24\,
      \ras_timer_r_reg[2]_2\ => \bank_cntrl[2].bank0_n_25\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\,
      rb_hit_busy_r(0) => rb_hit_busy_r(0),
      rb_hit_busy_r_reg(2 downto 0) => rb_hit_busy_r(3 downto 1),
      rb_hit_busy_r_reg_0 => \bank_cntrl[3].bank0_n_23\,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      rd_wr_r(0) => rd_wr_r(0),
      rd_wr_r_lcl_reg => \bank_cntrl[2].bank0_n_26\,
      rd_wr_r_lcl_reg_0 => \bank_cntrl[1].bank0_n_22\,
      req_bank_r(2 downto 0) => \^req_bank_r\(2 downto 0),
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r\,
      req_bank_rdy_r_reg => \bank_cntrl[0].bank0_n_37\,
      req_bank_rdy_r_reg_0 => arb_mux0_n_90,
      req_periodic_rd_r(0) => req_periodic_rd_r(0),
      req_wr_r(0) => req_wr_r(0),
      req_wr_r_lcl_reg => \bank_cntrl[2].bank0_n_34\,
      reset_reg(3 downto 0) => reset_reg(3 downto 0),
      \rnk_config_strobe_r_reg[0]\ => \bank_cntrl[0].bank0_n_52\,
      rnk_config_valid_r_lcl_reg => arb_mux0_n_35,
      row(12 downto 0) => row(12 downto 0),
      row_cmd_wr(0) => row_cmd_wr(0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \bank_cntrl[1].bank0_n_25\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_3\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
\bank_cntrl[1].bank0\: entity work.\ddr_mig_7series_v4_0_bank_cntrl__parameterized0\
     port map (
      CLK => CLK,
      D(0) => maint_hit_busies_ns(1),
      Q(2) => sending_col(3),
      Q(1 downto 0) => sending_col(1 downto 0),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg => bank_common0_n_15,
      accept_r_reg => bank_common0_n_2,
      act_this_rank_r(0) => act_this_rank_r(1),
      act_wait_r_lcl_reg => arb_mux0_n_20,
      \app_addr_r1_reg[25]\(2 downto 0) => \app_addr_r1_reg[25]\(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_cmd_r1_reg[1]\(0) => \app_cmd_r1_reg[1]\(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\ => \app_cmd_r2_reg[1]\,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r => auto_pre_r_1,
      auto_pre_r_lcl_reg => \bank_cntrl[3].bank0_n_18\,
      auto_pre_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_38\,
      bm_end_r1_0 => bm_end_r1_0,
      \cmd_pipe_plus.mc_address_reg[25]\(12) => \^cmd_pipe_plus.mc_address_reg[25]_0\(1),
      \cmd_pipe_plus.mc_address_reg[25]\(11 downto 0) => req_row_r(24 downto 13),
      \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0) => \bank_compare0/req_col_r_0\(9 downto 0),
      \compute_tail.tail_r_lcl_reg\ => \bank_cntrl[1].bank0_n_20\,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => req_data_buf_addr_r(7 downto 4),
      demand_act_priority_r => \bank_state0/demand_act_priority_r_6\,
      demand_priority_r => \bank_state0/demand_priority_r_4\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_20\,
      demand_priority_r_reg => \bank_cntrl[3].bank0_n_31\,
      demanded_prior_r => \bank_state0/demanded_prior_r_3\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_19\,
      demanded_prior_r_reg => \bank_cntrl[2].bank0_n_23\,
      \grant_r_reg[0]\ => \bank_cntrl[1].bank0_n_27\,
      \grant_r_reg[1]\ => \bank_cntrl[1].bank0_n_33\,
      \grant_r_reg[1]_0\ => \bank_cntrl[1].bank0_n_47\,
      \grant_r_reg[1]_1\ => arb_mux0_n_41,
      \grant_r_reg[1]_2\ => arb_mux0_n_34,
      \grant_r_reg[1]_3\(0) => sending_row(1),
      \grant_r_reg[2]\ => arb_mux0_n_77,
      \grant_r_reg[3]\ => \bank_cntrl[3].bank0_n_32\,
      \grant_r_reg[3]_0\ => \bank_cntrl[3].bank0_n_17\,
      \grant_r_reg[3]_1\ => arb_mux0_n_84,
      granted_col_r_reg => \^dq_busy_data\,
      granted_row_ns => granted_row_ns,
      granted_row_r_reg => \bank_cntrl[1].bank0_n_32\,
      head_r(0) => head_r(1),
      head_r_lcl_reg => \bank_cntrl[1].bank0_n_28\,
      hi_priority => hi_priority,
      idle_r(2 downto 1) => idle_r(3 downto 2),
      idle_r(0) => idle_r(0),
      idle_r_lcl_reg => \bank_cntrl[0].bank0_n_19\,
      idle_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_47\,
      idle_r_lcl_reg_1 => \bank_cntrl[0].bank0_n_28\,
      idle_r_lcl_reg_2 => bank_common0_n_8,
      idle_r_lcl_reg_3 => \bank_cntrl[0].bank0_n_35\,
      insert_maint_r => insert_maint_r,
      \maint_controller.maint_hit_busies_r_reg[1]\(0) => maint_hit_busies_r(1),
      \maint_controller.maint_wip_r_lcl_reg\ => \^maint_wip_r\,
      maint_rank_r => maint_rank_r,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \maintenance_request.maint_sre_r_lcl_reg\ => \maintenance_request.maint_sre_r_lcl_reg\,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_2\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0\,
      ordered_r(0) => ordered_r(1),
      ordered_r_lcl_reg => \bank_cntrl[3].bank0_n_27\,
      ordered_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_26\,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      periodic_rd_ack_r_lcl_reg => bank_common0_n_11,
      periodic_rd_ack_r_lcl_reg_0 => \^req_periodic_rd_r_lcl_reg\,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r_reg => \bank_cntrl[0].bank0_n_22\,
      pre_bm_end_r_reg_0 => \bank_cntrl[0].bank0_n_18\,
      pre_bm_end_r_reg_1 => \bank_cntrl[2].bank0_n_19\,
      pre_bm_end_r_reg_2 => \bank_cntrl[3].bank0_n_14\,
      pre_passing_open_bank_r_reg => \bank_cntrl[3].bank0_n_25\,
      pre_passing_open_bank_r_reg_0 => \bank_cntrl[2].bank0_n_33\,
      pre_passing_open_bank_r_reg_1 => \bank_cntrl[0].bank0_n_36\,
      \q_entry_r_reg[0]\ => \bank_cntrl[1].bank0_n_23\,
      q_has_priority_r_reg(0) => rb_hit_busy_r(1),
      q_has_priority_r_reg_0 => \bank_cntrl[1].bank0_n_17\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[1].bank0_n_24\,
      \ras_timer_r_reg[0]_0\ => \bank_cntrl[1].bank0_n_29\,
      \ras_timer_r_reg[0]_1\ => \bank_cntrl[0].bank0_n_27\,
      \ras_timer_r_reg[0]_2\ => \bank_cntrl[3].bank0_n_22\,
      \ras_timer_r_reg[0]_3\ => \bank_cntrl[2].bank0_n_27\,
      \ras_timer_r_reg[0]_4\ => \bank_cntrl[3].bank0_n_21\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[1].bank0_n_25\,
      \ras_timer_r_reg[2]\ => \bank_cntrl[1].bank0_n_18\,
      \ras_timer_r_reg[2]_0\ => \bank_cntrl[0].bank0_n_25\,
      \ras_timer_r_reg[2]_1\ => \bank_cntrl[2].bank0_n_25\,
      \ras_timer_r_reg[2]_2\ => \bank_cntrl[3].bank0_n_20\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\,
      rb_hit_busy_r_reg => bank_common0_n_17,
      rb_hit_busy_r_reg_0 => \bank_cntrl[0].bank0_n_24\,
      rb_hit_busy_r_reg_1 => \bank_cntrl[3].bank0_n_23\,
      rd_this_rank_r(0) => rd_this_rank_r(1),
      rd_wr_r(0) => rd_wr_r(1),
      rd_wr_r_lcl_reg(0) => rd_wr_r(0),
      rd_wr_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_26\,
      rd_wr_r_lcl_reg_1 => \bank_cntrl[2].bank0_n_26\,
      req_bank_r(2 downto 0) => \^req_bank_r\(5 downto 3),
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r_5\,
      req_bank_rdy_r_reg => \bank_cntrl[1].bank0_n_22\,
      req_bank_rdy_r_reg_0 => \bank_cntrl[1].bank0_n_30\,
      req_bank_rdy_r_reg_1 => arb_mux0_n_91,
      \req_data_buf_addr_r_reg[0]\(0) => idle_r(1),
      req_periodic_rd_r(0) => req_periodic_rd_r(1),
      req_wr_r_lcl_reg(0) => req_wr_r(0),
      req_wr_r_lcl_reg_0 => \bank_cntrl[2].bank0_n_34\,
      reset_reg(3 downto 0) => reset_reg(3 downto 0),
      \rnk_config_strobe_r_reg[0]\ => \bank_cntrl[1].bank0_n_21\,
      rnk_config_valid_r_lcl_reg => arb_mux0_n_35,
      row(12 downto 0) => row(12 downto 0),
      row_cmd_wr(0) => row_cmd_wr(1),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(1)
    );
\bank_cntrl[2].bank0\: entity work.\ddr_mig_7series_v4_0_bank_cntrl__parameterized1\
     port map (
      CLK => CLK,
      D(0) => maint_hit_busies_ns(2),
      Q(2 downto 1) => sending_col(3 downto 2),
      Q(0) => sending_col(0),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg => bank_common0_n_15,
      accept_r_reg => bank_common0_n_2,
      act_this_rank_r(0) => act_this_rank_r(2),
      act_wait_r_lcl_reg => arb_mux0_n_73,
      \app_addr_r1_reg[25]\(2 downto 0) => \app_addr_r1_reg[25]\(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]_0\(0),
      \app_cmd_r1_reg[1]\(0) => \app_cmd_r1_reg[1]\(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\ => \app_cmd_r2_reg[1]\,
      app_en_r2 => app_en_r2,
      app_en_r2_reg => bank_common0_n_13,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r => auto_pre_r_10,
      bm_end_r1_1 => bm_end_r1_1,
      \cmd_pipe_plus.mc_address_reg[25]\(12) => \^cmd_pipe_plus.mc_address_reg[25]_0\(2),
      \cmd_pipe_plus.mc_address_reg[25]\(11 downto 0) => req_row_r(37 downto 26),
      \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0) => \bank_compare0/req_col_r_7\(9 downto 0),
      col_wait_r => \bank_state0/col_wait_r\,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => req_data_buf_addr_r(11 downto 8),
      demand_act_priority_r => \bank_state0/demand_act_priority_r_15\,
      demand_priority_r => \bank_state0/demand_priority_r_13\,
      demand_priority_r_2 => \bank_state0/demand_priority_r\,
      demand_priority_r_5 => \bank_state0/demand_priority_r_20\,
      demand_priority_r_6 => \bank_state0/demand_priority_r_4\,
      demand_priority_r_reg => \bank_cntrl[1].bank0_n_47\,
      demand_priority_r_reg_0 => \bank_cntrl[0].bank0_n_52\,
      demanded_prior_r => \bank_state0/demanded_prior_r_12\,
      demanded_prior_r_3 => \bank_state0/demanded_prior_r\,
      demanded_prior_r_4 => \bank_state0/demanded_prior_r_19\,
      demanded_prior_r_reg => \bank_cntrl[2].bank0_n_23\,
      demanded_prior_r_reg_0 => \bank_cntrl[3].bank0_n_46\,
      \grant_r_reg[0]\ => \bank_cntrl[2].bank0_n_24\,
      \grant_r_reg[0]_0\ => arb_mux0_n_82,
      \grant_r_reg[2]\ => \bank_cntrl[2].bank0_n_32\,
      \grant_r_reg[2]_0\ => \bank_cntrl[2].bank0_n_35\,
      \grant_r_reg[2]_1\ => arb_mux0_n_77,
      \grant_r_reg[2]_2\(0) => sending_row(2),
      \grant_r_reg[2]_3\ => arb_mux0_n_89,
      \grant_r_reg[3]\ => \bank_cntrl[2].bank0_n_21\,
      \grant_r_reg[3]_0\ => \bank_cntrl[2].bank0_n_22\,
      \grant_r_reg[3]_1\ => \bank_cntrl[3].bank0_n_17\,
      granted_col_r_reg => \^dq_busy_data\,
      head_r(0) => head_r(2),
      hi_priority => hi_priority,
      idle_r(0) => idle_r(2),
      idle_r_lcl_reg => \bank_cntrl[0].bank0_n_19\,
      idle_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_47\,
      idle_r_lcl_reg_1 => \bank_cntrl[0].bank0_n_28\,
      idle_r_lcl_reg_2 => bank_common0_n_9,
      idle_r_lcl_reg_3 => \bank_cntrl[0].bank0_n_34\,
      idle_r_lcl_reg_4 => \bank_cntrl[1].bank0_n_23\,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5\,
      \maint_controller.maint_hit_busies_r_reg[2]\(0) => maint_hit_busies_r(2),
      \maint_controller.maint_hit_busies_r_reg[3]\(2) => maint_hit_busies_ns(3),
      \maint_controller.maint_hit_busies_r_reg[3]\(1 downto 0) => maint_hit_busies_ns(1 downto 0),
      \maint_controller.maint_wip_r_lcl_reg\ => \^maint_wip_r\,
      maint_rank_r => maint_rank_r,
      maint_rdy => maint_rdy,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \maintenance_request.maint_sre_r_lcl_reg\ => \maintenance_request.maint_sre_r_lcl_reg\,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_11\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_9\,
      ofs_rdy_r0_0 => \bank_state0/ofs_rdy_r0_8\,
      ofs_rdy_r0_1 => \bank_state0/ofs_rdy_r0\,
      ofs_rdy_r_reg => arb_mux0_n_72,
      \order_q_r_reg[0]\ => \bank_cntrl[3].bank0_n_16\,
      ordered_r(0) => ordered_r(2),
      ordered_r_lcl_reg => \bank_cntrl[3].bank0_n_27\,
      ordered_r_lcl_reg_0 => \bank_cntrl[3].bank0_n_26\,
      override_demand_ns => \bank_state0/override_demand_ns\,
      override_demand_r => \bank_state0/override_demand_r\,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_17_in => \bank_state0/p_17_in_14\,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      p_7_in => p_7_in,
      periodic_rd_ack_r_lcl_reg => bank_common0_n_11,
      periodic_rd_ack_r_lcl_reg_0 => \^req_periodic_rd_r_lcl_reg\,
      periodic_rd_insert => periodic_rd_insert,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      pre_bm_end_r_reg => \bank_cntrl[0].bank0_n_21\,
      pre_bm_end_r_reg_0 => \bank_cntrl[1].bank0_n_17\,
      pre_bm_end_r_reg_1 => \bank_cntrl[0].bank0_n_18\,
      pre_bm_end_r_reg_2 => \bank_cntrl[3].bank0_n_14\,
      pre_passing_open_bank_r_reg => \bank_cntrl[3].bank0_n_25\,
      pre_passing_open_bank_r_reg_0 => \bank_cntrl[0].bank0_n_36\,
      pre_passing_open_bank_r_reg_1 => \bank_cntrl[1].bank0_n_29\,
      q_has_priority_r_reg(0) => rb_hit_busy_r(2),
      q_has_priority_r_reg_0 => \bank_cntrl[2].bank0_n_19\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[2].bank0_n_25\,
      \ras_timer_r_reg[0]_0\ => \bank_cntrl[2].bank0_n_33\,
      \ras_timer_r_reg[0]_1\ => \bank_cntrl[3].bank0_n_21\,
      \ras_timer_r_reg[0]_2\ => \bank_cntrl[1].bank0_n_18\,
      \ras_timer_r_reg[0]_3\ => \bank_cntrl[3].bank0_n_22\,
      \ras_timer_r_reg[0]_4\ => \bank_cntrl[0].bank0_n_27\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[2].bank0_n_26\,
      \ras_timer_r_reg[2]\ => \bank_cntrl[2].bank0_n_27\,
      \ras_timer_r_reg[2]_0\ => \bank_cntrl[1].bank0_n_24\,
      \ras_timer_r_reg[2]_1\ => \bank_cntrl[3].bank0_n_20\,
      \ras_timer_r_reg[2]_2\ => \bank_cntrl[0].bank0_n_25\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\,
      rb_hit_busy_r_reg => \bank_cntrl[3].bank0_n_23\,
      rb_hit_busy_r_reg_0 => \bank_cntrl[0].bank0_n_24\,
      rd_this_rank_r(0) => rd_this_rank_r(2),
      rd_wr_r(0) => rd_wr_r(2),
      rd_wr_r_lcl_reg => \bank_cntrl[1].bank0_n_28\,
      rd_wr_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_26\,
      rd_wr_r_lcl_reg_1(2) => rd_wr_r(3),
      rd_wr_r_lcl_reg_1(1 downto 0) => rd_wr_r(1 downto 0),
      req_bank_r(2 downto 0) => \^req_bank_r\(8 downto 6),
      req_bank_rdy_r_reg => \bank_cntrl[2].bank0_n_34\,
      req_periodic_rd_r(0) => req_periodic_rd_r(2),
      reset_reg(3 downto 0) => reset_reg(3 downto 0),
      \rnk_config_strobe_r_reg[0]\ => \bank_cntrl[2].bank0_n_31\,
      \rnk_config_strobe_r_reg[0]_0\ => \bank_cntrl[2].bank0_n_49\,
      rnk_config_valid_r_lcl_reg => arb_mux0_n_35,
      row(12 downto 0) => row(12 downto 0),
      row_cmd_wr(0) => row_cmd_wr(2),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \bank_cntrl[1].bank0_n_25\,
      \rstdiv0_sync_r1_reg_rep__10_1\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__11_1\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      \rstdiv0_sync_r1_reg_rep__11_2\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_2\,
      \rstdiv0_sync_r1_reg_rep__14\ => arb_mux0_n_26,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(2)
    );
\bank_cntrl[3].bank0\: entity work.\ddr_mig_7series_v4_0_bank_cntrl__parameterized2\
     port map (
      CLK => CLK,
      D(0) => maint_hit_busies_ns(3),
      Q(1) => sending_col(3),
      Q(0) => sending_col(1),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      accept_internal_r_reg => bank_common0_n_15,
      accept_r_reg => bank_common0_n_2,
      act_this_rank_r(0) => act_this_rank_r(3),
      act_wait_r_lcl_reg(0) => row_cmd_wr(2),
      \app_addr_r1_reg[25]\(2 downto 0) => \app_addr_r1_reg[25]\(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]_1\(0),
      \app_cmd_r1_reg[1]\(0) => \app_cmd_r1_reg[1]\(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\ => \app_cmd_r2_reg[1]\,
      app_en_r2 => app_en_r2,
      app_en_r2_reg => bank_common0_n_12,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_r_reg => app_rdy_r_reg,
      auto_pre_r => auto_pre_r_17,
      auto_pre_r_lcl_reg => \bank_cntrl[2].bank0_n_35\,
      bm_end_r1_2 => bm_end_r1_2,
      \cmd_pipe_plus.mc_address_reg[23]\ => \bank_cntrl[3].bank0_n_33\,
      \cmd_pipe_plus.mc_address_reg[25]\(11) => \^cmd_pipe_plus.mc_address_reg[25]_0\(3),
      \cmd_pipe_plus.mc_address_reg[25]\(10) => req_row_r(50),
      \cmd_pipe_plus.mc_address_reg[25]\(9 downto 0) => req_row_r(48 downto 39),
      \cmd_pipe_plus.mc_address_reg[9]\(9 downto 0) => \bank_compare0/req_col_r_16\(9 downto 0),
      col_wait_r_reg => \bank_cntrl[2].bank0_n_31\,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => req_data_buf_addr_r(15 downto 12),
      demand_act_priority_r => \bank_state0/demand_act_priority_r_21\,
      demand_priority_r => \bank_state0/demand_priority_r_20\,
      demand_priority_r_1 => \bank_state0/demand_priority_r_4\,
      demand_priority_r_reg => \bank_cntrl[1].bank0_n_47\,
      demand_priority_r_reg_0 => \bank_cntrl[2].bank0_n_49\,
      demanded_prior_r => \bank_state0/demanded_prior_r_19\,
      demanded_prior_r_0 => \bank_state0/demanded_prior_r_3\,
      demanded_prior_r_reg => \bank_cntrl[3].bank0_n_46\,
      demanded_prior_r_reg_0 => \bank_cntrl[2].bank0_n_23\,
      \grant_r_reg[0]\ => \bank_cntrl[0].bank0_n_37\,
      \grant_r_reg[1]\ => \bank_cntrl[3].bank0_n_30\,
      \grant_r_reg[1]_0\ => \bank_cntrl[1].bank0_n_30\,
      \grant_r_reg[1]_1\ => arb_mux0_n_83,
      \grant_r_reg[3]\ => \bank_cntrl[3].bank0_n_19\,
      \grant_r_reg[3]_0\ => arb_mux0_n_78,
      \grant_r_reg[3]_1\(1 downto 0) => sending_row(3 downto 2),
      \grant_r_reg[3]_2\ => arb_mux0_n_88,
      \grant_r_reg[3]_3\ => arb_mux0_n_86,
      granted_row_r_reg => \bank_cntrl[3].bank0_n_18\,
      head_r_lcl_reg => \bank_cntrl[3].bank0_n_23\,
      hi_priority => hi_priority,
      idle_r(0) => idle_r(3),
      idle_r_lcl_reg => \bank_cntrl[0].bank0_n_19\,
      idle_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_32\,
      idle_r_lcl_reg_1(2 downto 0) => idle_r(2 downto 0),
      idle_r_lcl_reg_2 => \bank_cntrl[0].bank0_n_31\,
      \inhbt_act_faw.inhbt_act_faw_r_reg\ => arb_mux0_n_75,
      \maint_controller.maint_hit_busies_r_reg[3]\(0) => maint_hit_busies_r(3),
      \maint_controller.maint_wip_r_lcl_reg\ => \^maint_wip_r\,
      maint_rank_r => maint_rank_r,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => \maintenance_request.maint_rank_r_lcl_reg[0]\,
      \maintenance_request.maint_sre_r_lcl_reg\ => \maintenance_request.maint_sre_r_lcl_reg\,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_18\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_8\,
      \order_q_r_reg[0]\ => \bank_cntrl[3].bank0_n_26\,
      \order_q_r_reg[0]_0\ => \bank_cntrl[1].bank0_n_21\,
      \order_q_r_reg[1]\ => \bank_cntrl[3].bank0_n_27\,
      ordered_r_lcl_reg(2 downto 0) => ordered_r(2 downto 0),
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_17_in => \bank_state0/p_17_in\,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      periodic_rd_ack_r_lcl_reg => bank_common0_n_11,
      periodic_rd_ack_r_lcl_reg_0 => \^req_periodic_rd_r_lcl_reg\,
      periodic_rd_insert => periodic_rd_insert,
      pre_bm_end_r_reg => \bank_cntrl[0].bank0_n_23\,
      pre_bm_end_r_reg_0 => \bank_cntrl[1].bank0_n_17\,
      pre_bm_end_r_reg_1 => \bank_cntrl[0].bank0_n_18\,
      pre_bm_end_r_reg_2 => \bank_cntrl[2].bank0_n_19\,
      pre_bm_end_r_reg_3 => \bank_cntrl[0].bank0_n_33\,
      pre_passing_open_bank_r_reg => \bank_cntrl[0].bank0_n_36\,
      pre_passing_open_bank_r_reg_0 => \bank_cntrl[1].bank0_n_29\,
      pre_passing_open_bank_r_reg_1 => \bank_cntrl[2].bank0_n_33\,
      \q_entry_r_reg[1]\ => \bank_cntrl[3].bank0_n_47\,
      q_has_priority_r_reg(0) => rb_hit_busy_r(3),
      q_has_priority_r_reg_0 => \bank_cntrl[3].bank0_n_14\,
      \ras_timer_r_reg[0]\ => \bank_cntrl[3].bank0_n_20\,
      \ras_timer_r_reg[0]_0\ => \bank_cntrl[3].bank0_n_25\,
      \ras_timer_r_reg[0]_1\ => \bank_cntrl[2].bank0_n_27\,
      \ras_timer_r_reg[0]_2\ => \bank_cntrl[1].bank0_n_18\,
      \ras_timer_r_reg[0]_3\ => \bank_cntrl[0].bank0_n_27\,
      \ras_timer_r_reg[1]\ => \bank_cntrl[3].bank0_n_21\,
      \ras_timer_r_reg[2]\ => \bank_cntrl[3].bank0_n_22\,
      \ras_timer_r_reg[2]_0\ => \bank_cntrl[2].bank0_n_25\,
      \ras_timer_r_reg[2]_1\ => \bank_cntrl[1].bank0_n_24\,
      \ras_timer_r_reg[2]_2\ => \bank_cntrl[0].bank0_n_25\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ => \^rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      rb_hit_busy_r(2 downto 0) => rb_hit_busy_r(2 downto 0),
      rb_hit_busy_r_reg => \bank_cntrl[0].bank0_n_24\,
      rd_this_rank_r(0) => rd_this_rank_r(3),
      \rd_this_rank_r_reg[0]\(0) => rd_wr_r(3),
      rd_wr_r_lcl_reg => \bank_cntrl[2].bank0_n_26\,
      rd_wr_r_lcl_reg_0 => \bank_cntrl[0].bank0_n_26\,
      req_bank_r(2 downto 0) => \^req_bank_r\(11 downto 9),
      req_bank_rdy_r_reg => \bank_cntrl[3].bank0_n_17\,
      req_bank_rdy_r_reg_0 => \bank_cntrl[3].bank0_n_32\,
      req_periodic_rd_r(0) => req_periodic_rd_r(3),
      \req_row_r_lcl_reg[10]\(0) => req_row_r(36),
      req_wr_r_lcl_reg => \bank_cntrl[2].bank0_n_34\,
      reset_reg(3 downto 0) => reset_reg(3 downto 0),
      rnk_config_strobe_ns => \arb_row_col0/rnk_config_strobe_ns\,
      \rnk_config_strobe_r_reg[0]\ => \bank_cntrl[3].bank0_n_16\,
      \rnk_config_strobe_r_reg[0]_0\ => \bank_cntrl[3].bank0_n_29\,
      \rnk_config_strobe_r_reg[0]_1\ => \bank_cntrl[3].bank0_n_31\,
      rnk_config_valid_r_lcl_reg => arb_mux0_n_35,
      row(12 downto 0) => row(12 downto 0),
      row_cmd_wr(0) => row_cmd_wr(3),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__10_0\ => \bank_cntrl[1].bank0_n_25\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11_0\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_1\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(3)
    );
bank_common0: entity work.ddr_mig_7series_v4_0_bank_common
     port map (
      CLK => CLK,
      D(3 downto 0) => maint_hit_busies_ns(3 downto 0),
      Q(3 downto 0) => maint_hit_busies_r(3 downto 0),
      SR(0) => SR(0),
      accept_internal_r => accept_internal_r,
      accept_ns => accept_ns,
      app_en_r2 => app_en_r2,
      app_rdy_r_reg => app_rdy_r_reg,
      head_r(1 downto 0) => head_r(2 downto 1),
      head_r_lcl_reg => bank_common0_n_8,
      head_r_lcl_reg_0 => bank_common0_n_9,
      idle_r(3 downto 0) => idle_r(3 downto 0),
      insert_maint_r => insert_maint_r,
      \maint_controller.maint_hit_busies_r_reg[3]_0\ => \^maint_wip_r\,
      maint_rdy => maint_rdy,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      \maintenance_request.maint_srx_r_lcl_reg\ => \maintenance_request.maint_srx_r_lcl_reg_0\,
      \maintenance_request.maint_srx_r_lcl_reg_0\ => \maintenance_request.maint_srx_r_lcl_reg_1\,
      \maintenance_request.upd_last_master_r_reg\ => \maintenance_request.upd_last_master_r_reg\,
      p_7_in => p_7_in,
      periodic_rd_insert => periodic_rd_insert,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \periodic_read_request.periodic_rd_r_lcl_reg\,
      \q_entry_r_reg[0]\ => bank_common0_n_10,
      q_has_priority_r_reg => bank_common0_n_11,
      q_has_rd_r_reg => bank_common0_n_2,
      q_has_rd_r_reg_0 => bank_common0_n_12,
      q_has_rd_r_reg_1 => bank_common0_n_13,
      q_has_rd_r_reg_2 => bank_common0_n_14,
      q_has_rd_r_reg_3 => bank_common0_n_17,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ => bank_common0_n_15,
      rb_hit_busy_r(3 downto 0) => rb_hit_busy_r(3 downto 0),
      req_periodic_rd_r_lcl_reg => \^req_periodic_rd_r_lcl_reg\,
      req_periodic_rd_r_lcl_reg_0 => req_periodic_rd_r_lcl_reg_0,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      use_addr => use_addr,
      was_wr => was_wr,
      was_wr0 => was_wr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_mc_phy is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    ofifo_rst_reg : out STD_LOGIC;
    mem_dqs_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_dqs_ts : out STD_LOGIC_VECTOR ( 1 downto 0 );
    out_dq_2 : out STD_LOGIC;
    mem_dq_ts : out STD_LOGIC_VECTOR ( 17 downto 0 );
    out_dm_0 : out STD_LOGIC;
    out_dq_0 : out STD_LOGIC;
    out_dq_6 : out STD_LOGIC;
    out_dq_3 : out STD_LOGIC;
    out_dq_1 : out STD_LOGIC;
    out_dq_4 : out STD_LOGIC;
    out_dq_7 : out STD_LOGIC;
    out_dq_5 : out STD_LOGIC;
    \rd_ptr_timing_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_3\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_4\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_5\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_6\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    out_dq_13 : out STD_LOGIC;
    out_dq_8 : out STD_LOGIC;
    out_dq_15 : out STD_LOGIC;
    out_dq_12 : out STD_LOGIC;
    out_dq_10 : out STD_LOGIC;
    out_dq_9 : out STD_LOGIC;
    out_dq_11 : out STD_LOGIC;
    out_dq_14 : out STD_LOGIC;
    out_dm_1 : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_7\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_8\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_9\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_10\ : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    phy_mc_go : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    \my_empty_reg[1]_2\ : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[5]\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC;
    store_sr_req_r_reg : out STD_LOGIC;
    \pi_rdval_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_rddata_en : out STD_LOGIC;
    in0 : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    wr_en_4 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_5 : out STD_LOGIC;
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \wr_ptr_timing_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \wr_ptr_reg[1]_1\ : out STD_LOGIC;
    \wr_ptr_reg[1]_2\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ddr2_we_n : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_out : out STD_LOGIC_VECTOR ( 33 downto 0 );
    wr_en : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC;
    A_pi_counter_load_en146_out : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    A_pi_fine_enable142_out : in STD_LOGIC;
    A_pi_fine_inc144_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    mem_dqs_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    A_pi_rst_dqs_find140_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A_po_coarse_enable128_out : in STD_LOGIC;
    A_po_fine_enable126_out : in STD_LOGIC;
    A_po_fine_inc130_out : in STD_LOGIC;
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A_idelay_ce17_out : in STD_LOGIC;
    mem_dq_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    idelay_inc : in STD_LOGIC;
    LD0 : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    ififo_rst_reg0 : in STD_LOGIC;
    ofifo_rst_reg0 : in STD_LOGIC;
    D_po_coarse_enable90_out : in STD_LOGIC;
    \calib_zero_ctrl_reg[0]\ : in STD_LOGIC;
    D_po_fine_enable87_out : in STD_LOGIC;
    D_po_fine_inc93_out : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_pi_counter_load_en81_out : in STD_LOGIC;
    \calib_sel_reg[1]_0\ : in STD_LOGIC;
    C_pi_fine_enable77_out : in STD_LOGIC;
    C_pi_fine_inc79_out : in STD_LOGIC;
    C_pi_rst_dqs_find75_out : in STD_LOGIC;
    \calib_zero_inputs_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable63_out : in STD_LOGIC;
    C_po_fine_enable61_out : in STD_LOGIC;
    C_po_fine_inc65_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[56]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[63]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[60]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[58]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[57]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[59]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[62]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_calib_complete_reg_rep__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_idelay_ce7_out : in STD_LOGIC;
    LD0_0 : in STD_LOGIC;
    CLKB0_6 : in STD_LOGIC;
    ififo_rst_reg0_1 : in STD_LOGIC;
    ofifo_rst_reg0_2 : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RST0 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[20]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_cke_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_wrdata_en : in STD_LOGIC;
    init_complete_r1_timing_reg : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \rd_ptr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \read_fifo.fifo_out_data_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_mux_sel_r_reg[0]\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__3\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__2_1\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_stg2_wrcal_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_mc_phy : entity is "mig_7series_v4_0_ddr_mc_phy";
end ddr_mig_7series_v4_0_ddr_mc_phy;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_mc_phy is
  signal \mcGo_r_reg[13]_srl14___u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0\ : STD_LOGIC;
  signal \mcGo_r_reg[14]_u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0\ : STD_LOGIC;
  signal mcGo_r_reg_gate_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_0_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_10_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_11_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_12_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_13_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_1_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_2_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_3_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_4_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_5_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_6_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_7_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_8_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_9_n_0 : STD_LOGIC;
  signal mcGo_r_reg_r_n_0 : STD_LOGIC;
  signal mcGo_w : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mcGo_r_reg[13]_srl14___u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \mcGo_r_reg[13]_srl14___u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\ : label is "\u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[13]_srl14___u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 ";
begin
\ddr_phy_4lanes_0.u_ddr_phy_4lanes\: entity work.ddr_mig_7series_v4_0_ddr_phy_4lanes
     port map (
      ADDRC(0) => ADDRC(0),
      A_idelay_ce17_out => A_idelay_ce17_out,
      A_pi_counter_load_en146_out => A_pi_counter_load_en146_out,
      A_pi_fine_enable142_out => A_pi_fine_enable142_out,
      A_pi_fine_inc144_out => A_pi_fine_inc144_out,
      A_pi_rst_dqs_find140_out => A_pi_rst_dqs_find140_out,
      A_po_coarse_enable128_out => A_po_coarse_enable128_out,
      A_po_fine_enable126_out => A_po_fine_enable126_out,
      A_po_fine_inc130_out => A_po_fine_inc130_out,
      CLK => CLK,
      CLKB0 => CLKB0,
      CLKB0_6 => CLKB0_6,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_idelay_ce7_out => C_idelay_ce7_out,
      C_pi_counter_load_en81_out => C_pi_counter_load_en81_out,
      C_pi_fine_enable77_out => C_pi_fine_enable77_out,
      C_pi_fine_inc79_out => C_pi_fine_inc79_out,
      C_pi_rst_dqs_find75_out => C_pi_rst_dqs_find75_out,
      C_po_coarse_enable63_out => C_po_coarse_enable63_out,
      C_po_fine_enable61_out => C_po_fine_enable61_out,
      C_po_fine_inc65_out => C_po_fine_inc65_out,
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      D_po_coarse_enable90_out => D_po_coarse_enable90_out,
      D_po_fine_enable87_out => D_po_fine_enable87_out,
      D_po_fine_inc93_out => D_po_fine_inc93_out,
      LD0 => LD0,
      LD0_0 => LD0_0,
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      Q(65 downto 0) => Q(65 downto 0),
      RST0 => RST0,
      SR(0) => SR(0),
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(0) => calib_sel(0),
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      \calib_sel_reg[1]_0\ => \calib_sel_reg[1]_0\,
      calib_wrdata_en => calib_wrdata_en,
      \calib_zero_ctrl_reg[0]\ => \calib_zero_ctrl_reg[0]\,
      \calib_zero_inputs_reg[0]\(5 downto 0) => \calib_zero_inputs_reg[0]\(5 downto 0),
      \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[18]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[18]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[19]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[19]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[20]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[20]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[23]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[23]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]_0\(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]_0\(1 downto 0),
      \cmd_pipe_plus.mc_cke_reg[1]\(3 downto 0) => \cmd_pipe_plus.mc_cke_reg[1]\(3 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[1]\(3 downto 0) => \cmd_pipe_plus.mc_ras_n_reg[1]\(3 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[0]\(5 downto 0) => \cmd_pipe_plus.mc_we_n_reg[0]\(5 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      ddr2_we_n(9 downto 0) => ddr2_we_n(9 downto 0),
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0),
      freq_refclk => freq_refclk,
      \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\(59 downto 0) => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\(59 downto 0),
      \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      ififo_rst_reg0 => ififo_rst_reg0,
      ififo_rst_reg0_1 => ififo_rst_reg0_1,
      in0 => in0,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__2\(3 downto 0) => \init_calib_complete_reg_rep__2\(3 downto 0),
      \init_calib_complete_reg_rep__2_0\(3 downto 0) => \init_calib_complete_reg_rep__2_0\(3 downto 0),
      \init_calib_complete_reg_rep__2_1\ => \init_calib_complete_reg_rep__2_1\,
      \init_calib_complete_reg_rep__3\ => \init_calib_complete_reg_rep__3\,
      \init_calib_complete_reg_rep__4\ => \init_calib_complete_reg_rep__4\,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5\,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      mcGo_w(0) => mcGo_w(0),
      mc_cas_n(0) => mc_cas_n(0),
      mc_cs_n(0) => mc_cs_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_in(15 downto 0) => mem_dq_in(15 downto 0),
      mem_dq_out(11 downto 0) => mem_dq_out(11 downto 0),
      mem_dq_ts(17 downto 0) => mem_dq_ts(17 downto 0),
      mem_dqs_in(1 downto 0) => mem_dqs_in(1 downto 0),
      mem_dqs_out(1 downto 0) => mem_dqs_out(1 downto 0),
      mem_dqs_ts(1 downto 0) => mem_dqs_ts(1 downto 0),
      mem_out(33 downto 0) => mem_out(33 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]\ => \my_empty_reg[1]\,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]_0\,
      \my_empty_reg[1]_1\ => \my_empty_reg[1]_1\,
      \my_empty_reg[1]_2\ => \my_empty_reg[1]_2\,
      ofifo_rst_reg => ofifo_rst_reg,
      ofifo_rst_reg0 => ofifo_rst_reg0,
      ofifo_rst_reg0_2 => ofifo_rst_reg0_2,
      \out\(1 downto 0) => \out\(1 downto 0),
      out_dm_0 => out_dm_0,
      out_dm_1 => out_dm_1,
      out_dq_0 => out_dq_0,
      out_dq_1 => out_dq_1,
      out_dq_10 => out_dq_10,
      out_dq_11 => out_dq_11,
      out_dq_12 => out_dq_12,
      out_dq_13 => out_dq_13,
      out_dq_14 => out_dq_14,
      out_dq_15 => out_dq_15,
      out_dq_2 => out_dq_2,
      out_dq_3 => out_dq_3,
      out_dq_4 => out_dq_4,
      out_dq_5 => out_dq_5,
      out_dq_6 => out_dq_6,
      out_dq_7 => out_dq_7,
      out_dq_8 => out_dq_8,
      out_dq_9 => out_dq_9,
      phy_dout(18 downto 0) => phy_dout(18 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1 downto 0) => pi_dqs_found_lanes(1 downto 0),
      \pi_rdval_cnt_reg[5]\(5 downto 0) => \pi_rdval_cnt_reg[5]\(5 downto 0),
      pll_locked => pll_locked,
      \po_stg2_wrcal_cnt_reg[0]\(0) => \po_stg2_wrcal_cnt_reg[0]\(0),
      \rd_mux_sel_r_reg[0]\ => \rd_mux_sel_r_reg[0]\,
      \rd_ptr_reg[3]\(41 downto 0) => \rd_ptr_reg[3]\(41 downto 0),
      \rd_ptr_reg[3]_0\(41 downto 0) => \rd_ptr_reg[3]_0\(41 downto 0),
      \rd_ptr_reg[3]_1\(31 downto 0) => \rd_ptr_reg[3]_1\(31 downto 0),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \rd_ptr_timing_reg[2]\ => \rd_ptr_timing_reg[2]\,
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]_0\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_1\,
      \rd_ptr_timing_reg[2]_10\ => \rd_ptr_timing_reg[2]_10\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_2\,
      \rd_ptr_timing_reg[2]_3\ => \rd_ptr_timing_reg[2]_3\,
      \rd_ptr_timing_reg[2]_4\ => \rd_ptr_timing_reg[2]_4\,
      \rd_ptr_timing_reg[2]_5\ => \rd_ptr_timing_reg[2]_5\,
      \rd_ptr_timing_reg[2]_6\ => \rd_ptr_timing_reg[2]_6\,
      \rd_ptr_timing_reg[2]_7\ => \rd_ptr_timing_reg[2]_7\,
      \rd_ptr_timing_reg[2]_8\ => \rd_ptr_timing_reg[2]_8\,
      \rd_ptr_timing_reg[2]_9\ => \rd_ptr_timing_reg[2]_9\,
      \read_fifo.fifo_out_data_r_reg[5]\ => \read_fifo.fifo_out_data_r_reg[5]\,
      \read_fifo.fifo_out_data_r_reg[5]_0\(0) => \read_fifo.fifo_out_data_r_reg[5]_0\(0),
      \read_fifo.tail_r_reg[0]\ => \read_fifo.tail_r_reg[0]\,
      \read_fifo.tail_r_reg[1]\ => \read_fifo.tail_r_reg[1]\,
      ref_dll_lock => ref_dll_lock,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      store_sr_req_r_reg => store_sr_req_r_reg,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_en_4 => wr_en_4,
      wr_en_5 => wr_en_5,
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]\,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]_0\,
      \wr_ptr_reg[1]_1\ => \wr_ptr_reg[1]_1\,
      \wr_ptr_reg[1]_2\ => \wr_ptr_reg[1]_2\,
      \wr_ptr_timing_reg[2]\(3 downto 0) => \wr_ptr_timing_reg[2]\(3 downto 0),
      \wr_ptr_timing_reg[2]_0\(3 downto 0) => \wr_ptr_timing_reg[2]_0\(3 downto 0),
      \wr_ptr_timing_reg[2]_1\(3 downto 0) => \wr_ptr_timing_reg[2]_1\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[56]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[56]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[57]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[57]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[58]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[58]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[59]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[59]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[60]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[60]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[62]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[62]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[63]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[63]\(3 downto 0)
    );
\mcGo_r_reg[13]_srl14___u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => mcGo_w(0),
      Q => \mcGo_r_reg[13]_srl14___u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0\
    );
\mcGo_r_reg[14]_u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \mcGo_r_reg[13]_srl14___u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0\,
      Q => \mcGo_r_reg[14]_u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0\,
      R => '0'
    );
\mcGo_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_gate_n_0,
      Q => phy_mc_go,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcGo_r_reg[14]_u_ddr_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0\,
      I1 => mcGo_r_reg_r_13_n_0,
      O => mcGo_r_reg_gate_n_0
    );
mcGo_r_reg_r: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => mcGo_r_reg_r_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_n_0,
      Q => mcGo_r_reg_r_0_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_0_n_0,
      Q => mcGo_r_reg_r_1_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_10: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_9_n_0,
      Q => mcGo_r_reg_r_10_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_11: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_10_n_0,
      Q => mcGo_r_reg_r_11_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_12: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_11_n_0,
      Q => mcGo_r_reg_r_12_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_13: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_12_n_0,
      Q => mcGo_r_reg_r_13_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_1_n_0,
      Q => mcGo_r_reg_r_2_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_2_n_0,
      Q => mcGo_r_reg_r_3_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_4: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_3_n_0,
      Q => mcGo_r_reg_r_4_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_5: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_4_n_0,
      Q => mcGo_r_reg_r_5_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_6: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_5_n_0,
      Q => mcGo_r_reg_r_6_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_7: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_6_n_0,
      Q => mcGo_r_reg_r_7_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_8: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_7_n_0,
      Q => mcGo_r_reg_r_8_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
mcGo_r_reg_r_9: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mcGo_r_reg_r_8_n_0,
      Q => mcGo_r_reg_r_9_n_0,
      R => \rstdiv0_sync_r1_reg_rep__9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_mc_phy_wrapper is
  port (
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    A_rst_primitives : out STD_LOGIC;
    \rd_ptr_timing_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_3\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_4\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_5\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_6\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_7\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_8\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_9\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_10\ : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_mc_go : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC;
    \my_empty_reg[1]\ : out STD_LOGIC;
    \my_empty_reg[1]_0\ : out STD_LOGIC;
    \my_empty_reg[1]_1\ : out STD_LOGIC;
    \my_empty_reg[1]_2\ : out STD_LOGIC;
    mem_out : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \my_empty_reg[0]\ : out STD_LOGIC;
    \my_full_reg[3]\ : out STD_LOGIC;
    \my_empty_reg[0]_0\ : out STD_LOGIC;
    \my_full_reg[3]_0\ : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[5]\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC;
    store_sr_req_r_reg : out STD_LOGIC;
    \pi_rdval_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_rddata_en : out STD_LOGIC;
    in0 : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    wr_en_4 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en_5 : out STD_LOGIC;
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \wr_ptr_timing_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[1]_1\ : out STD_LOGIC;
    \wr_ptr_reg[1]_2\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC;
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : out STD_LOGIC;
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    A_pi_counter_load_en146_out : in STD_LOGIC;
    \calib_sel_reg[1]\ : in STD_LOGIC;
    A_pi_fine_enable142_out : in STD_LOGIC;
    A_pi_fine_inc144_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    A_pi_rst_dqs_find140_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A_po_coarse_enable128_out : in STD_LOGIC;
    A_po_fine_enable126_out : in STD_LOGIC;
    A_po_fine_inc130_out : in STD_LOGIC;
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A_idelay_ce17_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    LD0 : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    ififo_rst_reg0 : in STD_LOGIC;
    ofifo_rst_reg0 : in STD_LOGIC;
    D_po_coarse_enable90_out : in STD_LOGIC;
    \calib_zero_ctrl_reg[0]\ : in STD_LOGIC;
    D_po_fine_enable87_out : in STD_LOGIC;
    D_po_fine_inc93_out : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_calib_complete_reg_rep__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_ras_n_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_address_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_pi_counter_load_en81_out : in STD_LOGIC;
    \calib_sel_reg[1]_0\ : in STD_LOGIC;
    C_pi_fine_enable77_out : in STD_LOGIC;
    C_pi_fine_inc79_out : in STD_LOGIC;
    C_pi_rst_dqs_find75_out : in STD_LOGIC;
    \calib_zero_inputs_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable63_out : in STD_LOGIC;
    C_po_fine_enable61_out : in STD_LOGIC;
    C_po_fine_inc65_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[56]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[63]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[60]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[58]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[57]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[59]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_buffer.wr_buf_out_data_reg[62]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_calib_complete_reg_rep__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_idelay_ce7_out : in STD_LOGIC;
    LD0_0 : in STD_LOGIC;
    CLKB0_6 : in STD_LOGIC;
    ififo_rst_reg0_1 : in STD_LOGIC;
    ofifo_rst_reg0_2 : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHYCTLWD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    RST0 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    idle : in STD_LOGIC;
    calib_ctl_wren_reg : in STD_LOGIC;
    calib_ctl_wren_reg_0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_address_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_address_reg[20]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmd_pipe_plus.mc_we_n_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_cke_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_wrdata_en : in STD_LOGIC;
    init_complete_r1_timing_reg : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__4\ : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    \init_calib_complete_reg_rep__1\ : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \rd_ptr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    init_calib_complete_reg_rep : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_mux_sel_r_reg[0]\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__3\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__2_1\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_ctl_wren_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \po_stg2_wrcal_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_mc_phy_wrapper : entity is "mig_7series_v4_0_ddr_mc_phy_wrapper";
end ddr_mig_7series_v4_0_ddr_mc_phy_wrapper;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_mc_phy_wrapper is
  signal mem_dq_in : STD_LOGIC_VECTOR ( 28 downto 1 );
  signal mem_dq_ts : STD_LOGIC_VECTOR ( 33 downto 1 );
  signal mem_dqs_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mem_dqs_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mem_dqs_ts : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal out_addr_0 : STD_LOGIC;
  signal out_addr_1 : STD_LOGIC;
  signal out_addr_10 : STD_LOGIC;
  signal out_addr_11 : STD_LOGIC;
  signal out_addr_12 : STD_LOGIC;
  signal out_addr_2 : STD_LOGIC;
  signal out_addr_3 : STD_LOGIC;
  signal out_addr_4 : STD_LOGIC;
  signal out_addr_5 : STD_LOGIC;
  signal out_addr_6 : STD_LOGIC;
  signal out_addr_7 : STD_LOGIC;
  signal out_addr_8 : STD_LOGIC;
  signal out_addr_9 : STD_LOGIC;
  signal out_ba_0 : STD_LOGIC;
  signal out_ba_1 : STD_LOGIC;
  signal out_ba_2 : STD_LOGIC;
  signal out_cas_n : STD_LOGIC;
  signal out_cke : STD_LOGIC;
  signal out_cs_n : STD_LOGIC;
  signal out_dm_0 : STD_LOGIC;
  signal out_dm_1 : STD_LOGIC;
  signal out_dq_0 : STD_LOGIC;
  signal out_dq_1 : STD_LOGIC;
  signal out_dq_10 : STD_LOGIC;
  signal out_dq_11 : STD_LOGIC;
  signal out_dq_12 : STD_LOGIC;
  signal out_dq_13 : STD_LOGIC;
  signal out_dq_14 : STD_LOGIC;
  signal out_dq_15 : STD_LOGIC;
  signal out_dq_2 : STD_LOGIC;
  signal out_dq_3 : STD_LOGIC;
  signal out_dq_4 : STD_LOGIC;
  signal out_dq_5 : STD_LOGIC;
  signal out_dq_6 : STD_LOGIC;
  signal out_dq_7 : STD_LOGIC;
  signal out_dq_8 : STD_LOGIC;
  signal out_dq_9 : STD_LOGIC;
  signal out_odt : STD_LOGIC;
  signal out_ras_n : STD_LOGIC;
  signal out_we_n : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[0].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[0].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[10].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[10].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[11].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[11].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[12].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[12].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[1].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[1].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[2].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[2].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[3].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[3].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[4].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[4].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[5].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[5].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[6].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[6].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[7].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[7].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[8].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[8].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[9].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[9].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[0].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[0].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[1].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[1].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[2].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[2].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dm_obuf.loop_dm[0].u_dm_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_dm_obuf.loop_dm[0].u_dm_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dm_obuf.loop_dm[1].u_dm_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_dm_obuf.loop_dm[1].u_dm_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of u_cas_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_cas_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_ras_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_ras_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_we_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_we_n_obuf : label is "DONT_CARE";
begin
\cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_cke,
      O => ddr2_cke(0)
    );
\cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_odt,
      O => ddr2_odt(0)
    );
\gen_addr_obuf[0].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_0,
      O => ddr2_addr(0)
    );
\gen_addr_obuf[10].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_10,
      O => ddr2_addr(10)
    );
\gen_addr_obuf[11].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_11,
      O => ddr2_addr(11)
    );
\gen_addr_obuf[12].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_12,
      O => ddr2_addr(12)
    );
\gen_addr_obuf[1].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_1,
      O => ddr2_addr(1)
    );
\gen_addr_obuf[2].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_2,
      O => ddr2_addr(2)
    );
\gen_addr_obuf[3].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_3,
      O => ddr2_addr(3)
    );
\gen_addr_obuf[4].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_4,
      O => ddr2_addr(4)
    );
\gen_addr_obuf[5].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_5,
      O => ddr2_addr(5)
    );
\gen_addr_obuf[6].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_6,
      O => ddr2_addr(6)
    );
\gen_addr_obuf[7].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_7,
      O => ddr2_addr(7)
    );
\gen_addr_obuf[8].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_8,
      O => ddr2_addr(8)
    );
\gen_addr_obuf[9].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_addr_9,
      O => ddr2_addr(9)
    );
\gen_bank_obuf[0].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_ba_0,
      O => ddr2_ba(0)
    );
\gen_bank_obuf[1].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_ba_1,
      O => ddr2_ba(1)
    );
\gen_bank_obuf[2].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_ba_2,
      O => ddr2_ba(2)
    );
\gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_cs_n,
      O => ddr2_cs_n(0)
    );
\gen_dm_obuf.loop_dm[0].u_dm_obuf\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_dm_0,
      O => ddr2_dm(0),
      T => mem_dq_ts(2)
    );
\gen_dm_obuf.loop_dm[1].u_dm_obuf\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_dm_1,
      O => ddr2_dm(1),
      T => mem_dq_ts(33)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_0,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(0),
      O => mem_dq_in(3),
      T => mem_dq_ts(3)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_10,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(10),
      O => mem_dq_in(25),
      T => mem_dq_ts(29)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_11,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(11),
      O => mem_dq_in(27),
      T => mem_dq_ts(31)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_12,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(12),
      O => mem_dq_in(24),
      T => mem_dq_ts(28)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_13,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(13),
      O => mem_dq_in(20),
      T => mem_dq_ts(24)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_14,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(14),
      O => mem_dq_in(28),
      T => mem_dq_ts(32)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_15,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(15),
      O => mem_dq_in(22),
      T => mem_dq_ts(26)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_1,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(1),
      O => mem_dq_in(6),
      T => mem_dq_ts(6)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_2,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(2),
      O => mem_dq_in(1),
      T => mem_dq_ts(1)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_3,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(3),
      O => mem_dq_in(5),
      T => mem_dq_ts(5)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_4,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(4),
      O => mem_dq_in(7),
      T => mem_dq_ts(7)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_5,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(5),
      O => mem_dq_in(9),
      T => mem_dq_ts(9)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_6,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(6),
      O => mem_dq_in(4),
      T => mem_dq_ts(4)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_7,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(7),
      O => mem_dq_in(8),
      T => mem_dq_ts(8)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_8,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(8),
      O => mem_dq_in(21),
      T => mem_dq_ts(25)
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => out_dq_9,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(9),
      O => mem_dq_in(26),
      T => mem_dq_ts(30)
    );
\gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\: unisim.vcomponents.IOBUFDS_INTERMDISABLE
    generic map(
      DQS_BIAS => "TRUE",
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => mem_dqs_out(0),
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dqs_p(0),
      IOB => ddr2_dqs_n(0),
      O => mem_dqs_in(0),
      T => mem_dqs_ts(0)
    );
\gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs\: unisim.vcomponents.IOBUFDS_INTERMDISABLE
    generic map(
      DQS_BIAS => "TRUE",
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
        port map (
      I => mem_dqs_out(2),
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dqs_p(1),
      IOB => ddr2_dqs_n(1),
      O => mem_dqs_in(2),
      T => mem_dqs_ts(2)
    );
\genblk24.phy_ctl_pre_fifo_0\: entity work.ddr_mig_7series_v4_0_ddr_of_pre_fifo
     port map (
      CLK => CLK,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep
    );
\genblk24.phy_ctl_pre_fifo_1\: entity work.\ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized0\
     port map (
      CLK => CLK,
      E(0) => E(0),
      calib_cmd_wren => calib_cmd_wren,
      calib_ctl_wren_reg => calib_ctl_wren_reg,
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      \my_empty_reg[0]_0\ => \my_empty_reg[0]\,
      \my_full_reg[3]_0\ => \my_full_reg[3]\,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\
    );
\genblk24.phy_ctl_pre_fifo_2\: entity work.\ddr_mig_7series_v4_0_ddr_of_pre_fifo__parameterized1\
     port map (
      CLK => CLK,
      calib_cmd_wren => calib_cmd_wren,
      calib_ctl_wren_reg => calib_ctl_wren_reg_0,
      calib_ctl_wren_reg_0(0) => calib_ctl_wren_reg_1(0),
      init_calib_complete_reg_rep => init_calib_complete_reg_rep,
      \my_empty_reg[0]_0\ => \my_empty_reg[0]_0\,
      \my_full_reg[3]_0\ => \my_full_reg[3]_0\,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\
    );
u_cas_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_cas_n,
      O => ddr2_cas_n
    );
u_ddr_mc_phy: entity work.ddr_mig_7series_v4_0_ddr_mc_phy
     port map (
      ADDRC(0) => ADDRC(0),
      A_idelay_ce17_out => A_idelay_ce17_out,
      A_pi_counter_load_en146_out => A_pi_counter_load_en146_out,
      A_pi_fine_enable142_out => A_pi_fine_enable142_out,
      A_pi_fine_inc144_out => A_pi_fine_inc144_out,
      A_pi_rst_dqs_find140_out => A_pi_rst_dqs_find140_out,
      A_po_coarse_enable128_out => A_po_coarse_enable128_out,
      A_po_fine_enable126_out => A_po_fine_enable126_out,
      A_po_fine_inc130_out => A_po_fine_inc130_out,
      CLK => CLK,
      CLKB0 => CLKB0,
      CLKB0_6 => CLKB0_6,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_idelay_ce7_out => C_idelay_ce7_out,
      C_pi_counter_load_en81_out => C_pi_counter_load_en81_out,
      C_pi_fine_enable77_out => C_pi_fine_enable77_out,
      C_pi_fine_inc79_out => C_pi_fine_inc79_out,
      C_pi_rst_dqs_find75_out => C_pi_rst_dqs_find75_out,
      C_po_coarse_enable63_out => C_po_coarse_enable63_out,
      C_po_fine_enable61_out => C_po_fine_enable61_out,
      C_po_fine_inc65_out => C_po_fine_inc65_out,
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(3 downto 0) => D4(3 downto 0),
      D5(3 downto 0) => D5(3 downto 0),
      D6(3 downto 0) => D6(3 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      D_po_coarse_enable90_out => D_po_coarse_enable90_out,
      D_po_fine_enable87_out => D_po_fine_enable87_out,
      D_po_fine_inc93_out => D_po_fine_inc93_out,
      LD0 => LD0,
      LD0_0 => LD0_0,
      PHYCTLWD(10 downto 0) => PHYCTLWD(10 downto 0),
      Q(65 downto 0) => Q(65 downto 0),
      RST0 => RST0,
      SR(0) => SR(0),
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(0) => calib_sel(0),
      \calib_sel_reg[1]\ => \calib_sel_reg[1]\,
      \calib_sel_reg[1]_0\ => \calib_sel_reg[1]_0\,
      calib_wrdata_en => calib_wrdata_en,
      \calib_zero_ctrl_reg[0]\ => \calib_zero_ctrl_reg[0]\,
      \calib_zero_inputs_reg[0]\(5 downto 0) => \calib_zero_inputs_reg[0]\(5 downto 0),
      \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[18]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[18]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[19]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[19]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[20]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[20]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[23]\(7 downto 0) => \cmd_pipe_plus.mc_address_reg[23]\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0) => \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]_0\(1 downto 0) => \cmd_pipe_plus.mc_cas_n_reg[0]_0\(1 downto 0),
      \cmd_pipe_plus.mc_cke_reg[1]\(3 downto 0) => \cmd_pipe_plus.mc_cke_reg[1]\(3 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[1]\(3 downto 0) => \cmd_pipe_plus.mc_ras_n_reg[1]\(3 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[0]\(5 downto 0) => \cmd_pipe_plus.mc_we_n_reg[0]\(5 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      ddr2_we_n(9) => out_we_n,
      ddr2_we_n(8) => out_addr_7,
      ddr2_we_n(7) => out_cas_n,
      ddr2_we_n(6) => out_cke,
      ddr2_we_n(5) => out_cs_n,
      ddr2_we_n(4) => out_addr_4,
      ddr2_we_n(3) => out_odt,
      ddr2_we_n(2) => out_addr_6,
      ddr2_we_n(1) => out_addr_11,
      ddr2_we_n(0) => out_addr_8,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0),
      freq_refclk => freq_refclk,
      \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\(59 downto 0) => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\(59 downto 0),
      \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      ififo_rst_reg0 => ififo_rst_reg0,
      ififo_rst_reg0_1 => ififo_rst_reg0_1,
      in0 => in0,
      \init_calib_complete_reg_rep__1\ => \init_calib_complete_reg_rep__1\,
      \init_calib_complete_reg_rep__2\(3 downto 0) => \init_calib_complete_reg_rep__2\(3 downto 0),
      \init_calib_complete_reg_rep__2_0\(3 downto 0) => \init_calib_complete_reg_rep__2_0\(3 downto 0),
      \init_calib_complete_reg_rep__2_1\ => \init_calib_complete_reg_rep__2_1\,
      \init_calib_complete_reg_rep__3\ => \init_calib_complete_reg_rep__3\,
      \init_calib_complete_reg_rep__4\ => \init_calib_complete_reg_rep__4\,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5\,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      mc_cas_n(0) => mc_cas_n(0),
      mc_cs_n(0) => mc_cs_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_in(15 downto 11) => mem_dq_in(28 downto 24),
      mem_dq_in(10 downto 8) => mem_dq_in(22 downto 20),
      mem_dq_in(7 downto 1) => mem_dq_in(9 downto 3),
      mem_dq_in(0) => mem_dq_in(1),
      mem_dq_out(11) => out_ba_0,
      mem_dq_out(10) => out_addr_10,
      mem_dq_out(9) => out_addr_9,
      mem_dq_out(8) => out_addr_5,
      mem_dq_out(7) => out_addr_1,
      mem_dq_out(6) => out_ba_1,
      mem_dq_out(5) => out_addr_0,
      mem_dq_out(4) => out_ras_n,
      mem_dq_out(3) => out_ba_2,
      mem_dq_out(2) => out_addr_3,
      mem_dq_out(1) => out_addr_2,
      mem_dq_out(0) => out_addr_12,
      mem_dq_ts(17 downto 12) => mem_dq_ts(33 downto 28),
      mem_dq_ts(11 downto 9) => mem_dq_ts(26 downto 24),
      mem_dq_ts(8 downto 0) => mem_dq_ts(9 downto 1),
      mem_dqs_in(1) => mem_dqs_in(2),
      mem_dqs_in(0) => mem_dqs_in(0),
      mem_dqs_out(1) => mem_dqs_out(2),
      mem_dqs_out(0) => mem_dqs_out(0),
      mem_dqs_ts(1) => mem_dqs_ts(2),
      mem_dqs_ts(0) => mem_dqs_ts(0),
      mem_out(33 downto 0) => mem_out(33 downto 0),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[1]\ => \my_empty_reg[1]\,
      \my_empty_reg[1]_0\ => \my_empty_reg[1]_0\,
      \my_empty_reg[1]_1\ => \my_empty_reg[1]_1\,
      \my_empty_reg[1]_2\ => \my_empty_reg[1]_2\,
      ofifo_rst_reg => A_rst_primitives,
      ofifo_rst_reg0 => ofifo_rst_reg0,
      ofifo_rst_reg0_2 => ofifo_rst_reg0_2,
      \out\(1 downto 0) => \out\(1 downto 0),
      out_dm_0 => out_dm_0,
      out_dm_1 => out_dm_1,
      out_dq_0 => out_dq_0,
      out_dq_1 => out_dq_1,
      out_dq_10 => out_dq_10,
      out_dq_11 => out_dq_11,
      out_dq_12 => out_dq_12,
      out_dq_13 => out_dq_13,
      out_dq_14 => out_dq_14,
      out_dq_15 => out_dq_15,
      out_dq_2 => out_dq_2,
      out_dq_3 => out_dq_3,
      out_dq_4 => out_dq_4,
      out_dq_5 => out_dq_5,
      out_dq_6 => out_dq_6,
      out_dq_7 => out_dq_7,
      out_dq_8 => out_dq_8,
      out_dq_9 => out_dq_9,
      phy_dout(18 downto 0) => phy_dout(18 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      phy_mc_go => phy_mc_go,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1 downto 0) => pi_dqs_found_lanes(1 downto 0),
      \pi_rdval_cnt_reg[5]\(5 downto 0) => \pi_rdval_cnt_reg[5]\(5 downto 0),
      pll_locked => pll_locked,
      \po_stg2_wrcal_cnt_reg[0]\(0) => \po_stg2_wrcal_cnt_reg[0]\(0),
      \rd_mux_sel_r_reg[0]\ => \rd_mux_sel_r_reg[0]\,
      \rd_ptr_reg[3]\(41 downto 0) => \rd_ptr_reg[3]\(41 downto 0),
      \rd_ptr_reg[3]_0\(41 downto 0) => \rd_ptr_reg[3]_0\(41 downto 0),
      \rd_ptr_reg[3]_1\(31 downto 0) => \rd_ptr_reg[3]_1\(31 downto 0),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \rd_ptr_timing_reg[2]\ => \rd_ptr_timing_reg[2]\,
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]_0\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_1\,
      \rd_ptr_timing_reg[2]_10\ => \rd_ptr_timing_reg[2]_10\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_2\,
      \rd_ptr_timing_reg[2]_3\ => \rd_ptr_timing_reg[2]_3\,
      \rd_ptr_timing_reg[2]_4\ => \rd_ptr_timing_reg[2]_4\,
      \rd_ptr_timing_reg[2]_5\ => \rd_ptr_timing_reg[2]_5\,
      \rd_ptr_timing_reg[2]_6\ => \rd_ptr_timing_reg[2]_6\,
      \rd_ptr_timing_reg[2]_7\ => \rd_ptr_timing_reg[2]_7\,
      \rd_ptr_timing_reg[2]_8\ => \rd_ptr_timing_reg[2]_8\,
      \rd_ptr_timing_reg[2]_9\ => \rd_ptr_timing_reg[2]_9\,
      \read_fifo.fifo_out_data_r_reg[5]\ => \read_fifo.fifo_out_data_r_reg[5]\,
      \read_fifo.fifo_out_data_r_reg[5]_0\(0) => \read_fifo.fifo_out_data_r_reg[5]_0\(0),
      \read_fifo.tail_r_reg[0]\ => \read_fifo.tail_r_reg[0]\,
      \read_fifo.tail_r_reg[1]\ => \read_fifo.tail_r_reg[1]\,
      ref_dll_lock => ref_dll_lock,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      store_sr_req_r_reg => store_sr_req_r_reg,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_en_4 => wr_en_4,
      wr_en_5 => wr_en_5,
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]\,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]_0\,
      \wr_ptr_reg[1]_1\ => \wr_ptr_reg[1]_1\,
      \wr_ptr_reg[1]_2\ => \wr_ptr_reg[1]_2\,
      \wr_ptr_timing_reg[2]\(3 downto 0) => \wr_ptr_timing_reg[2]\(3 downto 0),
      \wr_ptr_timing_reg[2]_0\(3 downto 0) => \wr_ptr_timing_reg[2]_0\(3 downto 0),
      \wr_ptr_timing_reg[2]_1\(3 downto 0) => \wr_ptr_timing_reg[2]_1\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[56]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[56]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[57]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[57]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[58]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[58]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[59]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[59]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[60]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[60]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[62]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[62]\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[63]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[63]\(3 downto 0)
    );
u_ras_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_ras_n,
      O => ddr2_ras_n
    );
u_we_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => out_we_n,
      O => ddr2_we_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_mc is
  port (
    req_periodic_rd_r_lcl_reg : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    bm_end_r1 : out STD_LOGIC;
    bm_end_r1_0 : out STD_LOGIC;
    bm_end_r1_1 : out STD_LOGIC;
    bm_end_r1_2 : out STD_LOGIC;
    \cmd_pipe_plus.mc_wrdata_en_reg_0\ : out STD_LOGIC;
    mc_cmd : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \periodic_read_request.periodic_rd_r_lcl_reg\ : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    idle : out STD_LOGIC;
    tempmon_sample_en : out STD_LOGIC;
    mc_ras_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cas_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_wrdata_en : out STD_LOGIC;
    req_periodic_rd_r_lcl_reg_0 : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    refresh_bank_r : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_data_control.wb_wr_data_addr_r_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_address_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_rd_data_end : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_buffer.wr_buf_out_data_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \my_empty_reg[6]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \my_empty_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rd_ptr_timing_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_mc_ctl_full_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full_r_reg_0 : out STD_LOGIC;
    phy_mc_ctl_full_r_reg_1 : out STD_LOGIC;
    phy_mc_ctl_full_r_reg_2 : out STD_LOGIC;
    phy_mc_ctl_full_r_reg_3 : out STD_LOGIC;
    phy_mc_ctl_full_r_reg_4 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    hi_priority : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_zq_ns : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    \init_calib_complete_reg_rep__5\ : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    use_addr : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : in STD_LOGIC;
    init_complete_r1_timing_reg : in STD_LOGIC;
    \read_fifo.tail_r_reg[0]\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    init_calib_complete_reg_rep : in STD_LOGIC;
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \init_calib_complete_reg_rep__5_0\ : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12_1\ : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_3\ : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    phy_mc_data_full : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \read_fifo.tail_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_mc : entity is "mig_7series_v4_0_mc";
end ddr_mig_7series_v4_0_mc;

architecture STRUCTURE of ddr_mig_7series_v4_0_mc is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \arb_mux0/arb_select0/cke_ns2_out\ : STD_LOGIC;
  signal \arb_mux0/arb_select0/cke_r\ : STD_LOGIC;
  signal bank_mach0_n_14 : STD_LOGIC;
  signal bank_mach0_n_15 : STD_LOGIC;
  signal bank_mach0_n_17 : STD_LOGIC;
  signal bank_mach0_n_18 : STD_LOGIC;
  signal bank_mach0_n_19 : STD_LOGIC;
  signal bank_mach0_n_32 : STD_LOGIC;
  signal bank_mach0_n_86 : STD_LOGIC;
  signal bank_mach0_n_88 : STD_LOGIC;
  signal bank_mach0_n_89 : STD_LOGIC;
  signal bank_mach0_n_90 : STD_LOGIC;
  signal \cmd_pipe_plus.mc_aux_out0_reg_n_0_[1]\ : STD_LOGIC;
  signal col_data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal col_periodic_rd : STD_LOGIC;
  signal col_rd_wr : STD_LOGIC;
  signal col_wr_data_buf_addr_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dq_busy_data : STD_LOGIC;
  signal fifo_in_data : STD_LOGIC_VECTOR ( 6 to 6 );
  signal inhbt_act_faw_r : STD_LOGIC;
  signal insert_maint_r1 : STD_LOGIC;
  signal maint_rank_r : STD_LOGIC;
  signal maint_ref_zq_wip : STD_LOGIC;
  signal maint_req_r : STD_LOGIC;
  signal maint_sre_r : STD_LOGIC;
  signal maint_srx_r : STD_LOGIC;
  signal maint_wip_r : STD_LOGIC;
  signal mc_address_ns : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mc_bank_ns : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^mc_cas_n\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cas_n_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mc_cmd\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cmd_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^mc_cs_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_cs_n_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_data_offset_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_odt_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mc_ras_n\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_ras_n_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_read_idle_ns : STD_LOGIC;
  signal mc_ref_zq_wip_ns : STD_LOGIC;
  signal mc_we_n_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_wrdata_en_ns : STD_LOGIC;
  signal offset_ns0 : STD_LOGIC;
  signal offset_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^periodic_read_request.periodic_rd_r_lcl_reg\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/act_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/int_read_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/read_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/read_this_rank_r1\ : STD_LOGIC;
  signal rank_mach0_n_14 : STD_LOGIC;
  signal rank_mach0_n_15 : STD_LOGIC;
  signal rank_mach0_n_16 : STD_LOGIC;
  signal rank_mach0_n_17 : STD_LOGIC;
  signal rank_mach0_n_19 : STD_LOGIC;
  signal rank_mach0_n_20 : STD_LOGIC;
  signal read_data_valid : STD_LOGIC;
  signal \^req_periodic_rd_r_lcl_reg\ : STD_LOGIC;
  signal rtw_cnt_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal wr_data_en : STD_LOGIC;
  signal wr_data_en_ns : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  mc_cas_n(1 downto 0) <= \^mc_cas_n\(1 downto 0);
  mc_cmd(1 downto 0) <= \^mc_cmd\(1 downto 0);
  mc_cs_n(0) <= \^mc_cs_n\(0);
  mc_ras_n(1 downto 0) <= \^mc_ras_n\(1 downto 0);
  \periodic_read_request.periodic_rd_r_lcl_reg\ <= \^periodic_read_request.periodic_rd_r_lcl_reg\;
  req_periodic_rd_r_lcl_reg <= \^req_periodic_rd_r_lcl_reg\;
bank_mach0: entity work.ddr_mig_7series_v4_0_bank_mach
     port map (
      CLK => CLK,
      D(0) => \arb_mux0/arb_select0/cke_r\,
      DIA(1) => col_periodic_rd,
      DIA(0) => col_data_buf_addr(3),
      DIC(0) => offset_r(0),
      E(0) => read_data_valid,
      Q(1 downto 0) => rtw_cnt_r(2 downto 1),
      S(0) => S(0),
      SR(0) => SR(0),
      accept_ns => accept_ns,
      act_this_rank => \rank_cntrl[0].rank_cntrl0/act_this_rank\,
      \app_addr_r1_reg[25]\(2 downto 0) => \app_addr_r1_reg[25]\(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_addr_r2_reg[22]_0\(0) => \app_addr_r2_reg[22]_0\(0),
      \app_addr_r2_reg[22]_1\(0) => \app_addr_r2_reg[22]_1\(0),
      \app_cmd_r1_reg[1]\(0) => \app_cmd_r1_reg[1]\(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\ => \app_cmd_r2_reg[1]\,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rdy_r_reg => app_rdy_r_reg,
      bm_end_r1 => bm_end_r1,
      bm_end_r1_0 => bm_end_r1_0,
      bm_end_r1_1 => bm_end_r1_1,
      bm_end_r1_2 => bm_end_r1_2,
      \cmd_pipe_plus.mc_address_reg[25]\(23 downto 11) => mc_address_ns(25 downto 13),
      \cmd_pipe_plus.mc_address_reg[25]\(10 downto 0) => mc_address_ns(10 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]_0\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]_0\(3 downto 0),
      \cmd_pipe_plus.mc_aux_out0_reg[1]\ => bank_mach0_n_14,
      \cmd_pipe_plus.mc_aux_out0_reg[1]_0\ => \cmd_pipe_plus.mc_aux_out0_reg_n_0_[1]\,
      \cmd_pipe_plus.mc_bank_reg[5]\(5 downto 0) => mc_bank_ns(5 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[0]\ => bank_mach0_n_90,
      \cmd_pipe_plus.mc_data_offset_reg[1]\ => bank_mach0_n_15,
      \cmd_pipe_plus.mc_ras_n_reg[0]\ => bank_mach0_n_19,
      \cmd_pipe_plus.mc_we_n_reg[0]\ => bank_mach0_n_18,
      \cmd_pipe_plus.mc_we_n_reg[1]\(1) => mc_we_n_ns(1),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => bank_mach0_n_17,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr => col_rd_wr,
      \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\(3 downto 0) => col_wr_data_buf_addr_r(3 downto 0),
      dq_busy_data => dq_busy_data,
      hi_priority => hi_priority,
      \inhbt_act_faw.faw_cnt_r_reg[0]\ => bank_mach0_n_88,
      inhbt_act_faw_r => inhbt_act_faw_r,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5\,
      insert_maint_r1 => insert_maint_r1,
      int_read_this_rank => \rank_cntrl[0].rank_cntrl0/int_read_this_rank\,
      maint_rank_r => maint_rank_r,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      maint_srx_r => maint_srx_r,
      maint_wip_r => maint_wip_r,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => rank_mach0_n_17,
      \maintenance_request.maint_sre_r_lcl_reg\ => rank_mach0_n_16,
      \maintenance_request.maint_srx_r_lcl_reg\(0) => \arb_mux0/arb_select0/cke_ns2_out\,
      \maintenance_request.maint_srx_r_lcl_reg_0\ => rank_mach0_n_15,
      \maintenance_request.maint_srx_r_lcl_reg_1\ => rank_mach0_n_19,
      \maintenance_request.upd_last_master_r_reg\ => bank_mach0_n_86,
      mc_cas_n_ns(1 downto 0) => mc_cas_n_ns(1 downto 0),
      mc_cmd_ns(0) => mc_cmd_ns(1),
      mc_cs_n_ns(0) => mc_cs_n_ns(1),
      mc_data_offset_ns(0) => mc_data_offset_ns(1),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(1),
      offset_ns0 => offset_ns0,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \^periodic_read_request.periodic_rd_r_lcl_reg\,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\(0) => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(1),
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      \read_fifo.fifo_out_data_r_reg[6]\(0) => fifo_in_data(6),
      read_this_rank => \rank_cntrl[0].rank_cntrl0/read_this_rank\,
      read_this_rank_r1 => \rank_cntrl[0].rank_cntrl0/read_this_rank_r1\,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      req_periodic_rd_r_lcl_reg => \^req_periodic_rd_r_lcl_reg\,
      req_periodic_rd_r_lcl_reg_0 => req_periodic_rd_r_lcl_reg_0,
      reset_reg(3 downto 0) => D(3 downto 0),
      row(12 downto 0) => row(12 downto 0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => rank_mach0_n_14,
      \rstdiv0_sync_r1_reg_rep__11_0\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__12_1\ => \rstdiv0_sync_r1_reg_rep__12_1\,
      \rstdiv0_sync_r1_reg_rep__12_2\ => \rstdiv0_sync_r1_reg_rep__12_2\,
      \rstdiv0_sync_r1_reg_rep__12_3\ => \rstdiv0_sync_r1_reg_rep__12_3\,
      \rstdiv0_sync_r1_reg_rep__14\ => rank_mach0_n_20,
      \rstdiv0_sync_r1_reg_rep__14_0\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      \rtw_timer.rtw_cnt_r_reg[2]\ => bank_mach0_n_32,
      use_addr => use_addr,
      was_wr0 => was_wr0,
      \wtr_timer.wtr_cnt_r_reg[1]\ => bank_mach0_n_89
    );
\cmd_pipe_plus.mc_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(0),
      Q => \my_empty_reg[6]\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(10),
      Q => \my_empty_reg[6]\(10),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(13),
      Q => \my_empty_reg[6]\(11),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(14),
      Q => \my_empty_reg[6]\(12),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(15),
      Q => \my_empty_reg[6]\(13),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(16),
      Q => \my_empty_reg[6]\(14),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(17),
      Q => \my_empty_reg[6]\(15),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(18),
      Q => \my_empty_reg[6]\(16),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(19),
      Q => \my_empty_reg[6]\(17),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(1),
      Q => \my_empty_reg[6]\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(20),
      Q => \my_empty_reg[6]\(18),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(21),
      Q => \my_empty_reg[6]\(19),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(22),
      Q => \my_empty_reg[6]\(20),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(23),
      Q => \my_empty_reg[6]\(21),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(24),
      Q => \my_empty_reg[6]\(22),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(25),
      Q => \my_empty_reg[6]\(23),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(2),
      Q => \my_empty_reg[6]\(2),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(3),
      Q => \my_empty_reg[6]\(3),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(4),
      Q => \my_empty_reg[6]\(4),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(5),
      Q => \my_empty_reg[6]\(5),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(6),
      Q => \my_empty_reg[6]\(6),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(7),
      Q => \my_empty_reg[6]\(7),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(8),
      Q => \my_empty_reg[6]\(8),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(9),
      Q => \my_empty_reg[6]\(9),
      R => '0'
    );
\cmd_pipe_plus.mc_aux_out0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_mach0_n_14,
      Q => \cmd_pipe_plus.mc_aux_out0_reg_n_0_[1]\,
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(0),
      Q => \my_empty_reg[6]_0\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(1),
      Q => \my_empty_reg[6]_0\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(2),
      Q => \my_empty_reg[6]_0\(2),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(3),
      Q => \my_empty_reg[6]_0\(3),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(4),
      Q => \my_empty_reg[6]_0\(4),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(5),
      Q => \my_empty_reg[6]_0\(5),
      R => '0'
    );
\cmd_pipe_plus.mc_cas_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_cas_n_ns(0),
      Q => \^mc_cas_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cas_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_cas_n_ns(1),
      Q => \^mc_cas_n\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cke_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \arb_mux0/arb_select0/cke_r\,
      Q => \rd_ptr_timing_reg[0]_0\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cke_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \arb_mux0/arb_select0/cke_ns2_out\,
      Q => \rd_ptr_timing_reg[0]_0\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dq_busy_data,
      Q => \^mc_cmd\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_cmd_ns(1),
      Q => \^mc_cmd\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cs_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_cs_n_ns(1),
      Q => \^mc_cs_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(0),
      Q => phy_mc_ctl_full_r_reg_4,
      R => bank_mach0_n_90
    );
\cmd_pipe_plus.mc_data_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_data_offset_ns(1),
      Q => phy_mc_ctl_full_r_reg(0),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(2),
      Q => phy_mc_ctl_full_r_reg_3,
      R => bank_mach0_n_90
    );
\cmd_pipe_plus.mc_data_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(3),
      Q => phy_mc_ctl_full_r_reg_2,
      R => bank_mach0_n_90
    );
\cmd_pipe_plus.mc_data_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(4),
      Q => phy_mc_ctl_full_r_reg_1,
      R => bank_mach0_n_90
    );
\cmd_pipe_plus.mc_data_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(5),
      Q => phy_mc_ctl_full_r_reg_0,
      R => bank_mach0_n_90
    );
\cmd_pipe_plus.mc_odt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_odt_ns(0),
      Q => mc_odt(0),
      R => '0'
    );
\cmd_pipe_plus.mc_ras_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_mach0_n_19,
      Q => \^mc_ras_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_ras_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_ras_n_ns(1),
      Q => \^mc_ras_n\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_we_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => bank_mach0_n_17,
      Q => \^q\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_we_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_we_n_ns(1),
      Q => \^q\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_wrdata_en_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_wrdata_en_ns,
      Q => mc_wrdata_en,
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr_r(0),
      Q => \write_buffer.wr_buf_out_data_reg[5]\(0),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr_r(1),
      Q => \write_buffer.wr_buf_out_data_reg[5]\(1),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr_r(2),
      Q => \write_buffer.wr_buf_out_data_reg[5]\(2),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr_r(3),
      Q => \write_buffer.wr_buf_out_data_reg[5]\(3),
      R => '0'
    );
\cmd_pipe_plus.wr_data_en_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wr_data_en_ns,
      Q => wr_data_en,
      R => '0'
    );
col_mach0: entity work.ddr_mig_7series_v4_0_col_mach
     port map (
      ADDRC(0) => ADDRC(0),
      CLK => CLK,
      D(3 downto 0) => col_wr_data_buf_addr_r(3 downto 0),
      DIA(1) => col_periodic_rd,
      DIA(0) => col_data_buf_addr(3),
      DIC(0) => offset_r(0),
      E(0) => E(0),
      SR(0) => SR(0),
      app_rd_data_end(1 downto 0) => app_rd_data_end(1 downto 0),
      \cmd_pipe_plus.mc_wrdata_en_reg\ => \cmd_pipe_plus.mc_wrdata_en_reg_0\,
      col_data_buf_addr(2 downto 0) => col_data_buf_addr(2 downto 0),
      col_rd_wr => col_rd_wr,
      \data_valid_2_1.offset_r_reg[0]_0\(0) => fifo_in_data(6),
      \data_valid_2_1.offset_r_reg[0]_1\(0) => read_data_valid,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5\,
      init_complete_r1_timing_reg => init_complete_r1_timing_reg,
      maint_ref_zq_wip => maint_ref_zq_wip,
      mc_cmd(0) => \^mc_cmd\(0),
      mc_read_idle_ns => mc_read_idle_ns,
      mc_ref_zq_wip_ns => mc_ref_zq_wip_ns,
      mc_wrdata_en_ns => mc_wrdata_en_ns,
      offset_ns0 => offset_ns0,
      ram_init_done_r => ram_init_done_r,
      \read_fifo.tail_r_reg[0]_0\ => \read_fifo.tail_r_reg[0]\,
      \read_fifo.tail_r_reg[0]_1\ => \read_fifo.tail_r_reg[0]_0\,
      \read_fifo.tail_r_reg[1]_0\ => \read_fifo.tail_r_reg[1]\(0),
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      wr_data_en => wr_data_en,
      wr_data_en_ns => wr_data_en_ns,
      \write_data_control.wb_wr_data_addr_r_reg[2]\ => \write_data_control.wb_wr_data_addr_r_reg[2]\
    );
mc_read_idle_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_read_idle_ns,
      Q => idle,
      R => '0'
    );
mc_ref_zq_wip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mc_ref_zq_wip_ns,
      Q => tempmon_sample_en,
      R => '0'
    );
\mem_reg_0_15_30_35_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mc_ras_n\(1),
      I1 => init_calib_complete_reg_rep,
      O => phy_dout(0)
    );
\mem_reg_0_15_54_59_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => init_calib_complete_reg_rep,
      O => \rd_ptr_timing_reg[0]\(0)
    );
\mem_reg_0_15_54_59_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mc_cs_n\(0),
      I1 => init_calib_complete_reg_rep,
      O => \rd_ptr_timing_reg[0]\(1)
    );
\mem_reg_0_15_72_77_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mc_cas_n\(1),
      I1 => init_calib_complete_reg_rep,
      O => \rd_ptr_timing_reg[0]\(2)
    );
rank_mach0: entity work.ddr_mig_7series_v4_0_rank_mach
     port map (
      CLK => CLK,
      D(0) => \arb_mux0/arb_select0/cke_ns2_out\,
      Q(1 downto 0) => rtw_cnt_r(2 downto 1),
      SR(0) => SR(0),
      act_this_rank => \rank_cntrl[0].rank_cntrl0/act_this_rank\,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_ns => app_zq_ns,
      cke_r_reg(0) => \arb_mux0/arb_select0/cke_r\,
      \grant_r_reg[0]\ => rank_mach0_n_20,
      \grant_r_reg[0]_0\ => bank_mach0_n_18,
      \grant_r_reg[1]\ => bank_mach0_n_88,
      \grant_r_reg[1]_0\ => bank_mach0_n_89,
      \grant_r_reg[2]\ => bank_mach0_n_32,
      inhbt_act_faw_r => inhbt_act_faw_r,
      \init_calib_complete_reg_rep__5\ => \init_calib_complete_reg_rep__5\,
      \init_calib_complete_reg_rep__5_0\ => \init_calib_complete_reg_rep__5_0\,
      insert_maint_r1 => insert_maint_r1,
      int_read_this_rank => \rank_cntrl[0].rank_cntrl0/int_read_this_rank\,
      \maint_controller.maint_hit_busies_r_reg[3]\ => rank_mach0_n_17,
      \maint_controller.maint_wip_r_lcl_reg\ => rank_mach0_n_14,
      \maint_controller.maint_wip_r_lcl_reg_0\ => bank_mach0_n_86,
      maint_rank_r => maint_rank_r,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_ref_zq_wip_r_reg => refresh_bank_r,
      maint_req_r => maint_req_r,
      maint_sre_r => maint_sre_r,
      maint_srx_r => maint_srx_r,
      maint_wip_r => maint_wip_r,
      periodic_rd_ack_r_lcl_reg => \^req_periodic_rd_r_lcl_reg\,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => \^periodic_read_request.periodic_rd_r_lcl_reg\,
      q_has_rd_r_reg => rank_mach0_n_16,
      rd_wr_r_lcl_reg => bank_mach0_n_15,
      read_this_rank => \rank_cntrl[0].rank_cntrl0/read_this_rank\,
      read_this_rank_r1 => \rank_cntrl[0].rank_cntrl0/read_this_rank_r1\,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\ => rank_mach0_n_19,
      \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]\ => rank_mach0_n_15,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_ddr_phy_top is
  port (
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_3\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_4\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_5\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_6\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_7\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_8\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_9\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_10\ : out STD_LOGIC;
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    po_en_stg2_f_reg : out STD_LOGIC;
    pi_fine_dly_dec_done_r : out STD_LOGIC;
    idelay_tap_limit_r_reg : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    pi_en_stg2_f_timing_reg : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg\ : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    \my_full_reg[3]\ : out STD_LOGIC;
    app_zq_r_reg : out STD_LOGIC;
    \read_fifo.tail_r_reg[1]\ : out STD_LOGIC;
    \my_empty_reg[7]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \my_empty_reg[7]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \grant_r_reg[0]\ : out STD_LOGIC;
    app_zq_ns : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[5]\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_fifo.tail_r_reg[0]\ : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \wr_ptr_timing_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[1]_1\ : out STD_LOGIC;
    \wr_ptr_reg[1]_2\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    wr_en_4 : out STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en_5 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 22 downto 0 );
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    CLKB0_6 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    RST0 : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    idle : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tempmon_sample_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 77 downto 0 );
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 77 downto 0 );
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 79 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    refresh_bank_r : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    \read_fifo.fifo_out_data_r_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    complex_row0_rd_done1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_r_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmd_pipe_plus.mc_bank_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmd_pipe_plus.mc_cke_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cas_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_data_offset_reg[0]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_data_offset_reg[2]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[3]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[4]\ : in STD_LOGIC;
    \cmd_pipe_plus.mc_data_offset_reg[5]_0\ : in STD_LOGIC;
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_pipe_plus.mc_we_n_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_pipe_plus.mc_cas_n_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_ddr_phy_top : entity is "mig_7series_v4_0_ddr_phy_top";
end ddr_mig_7series_v4_0_ddr_phy_top;

architecture STRUCTURE of ddr_mig_7series_v4_0_ddr_phy_top is
  signal \^app_zq_r_reg\ : STD_LOGIC;
  signal calib_cmd_wren : STD_LOGIC;
  signal calib_complete : STD_LOGIC;
  signal calib_in_common : STD_LOGIC;
  signal calib_sel : STD_LOGIC_VECTOR ( 1 to 1 );
  signal calib_sel0 : STD_LOGIC;
  signal \calib_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal calib_wrdata_en : STD_LOGIC;
  signal \calib_zero_ctrl[0]_i_1_n_0\ : STD_LOGIC;
  signal dqs_po_dec_done : STD_LOGIC;
  signal \gen_byte_sel_div2.calib_in_common_i_1_n_0\ : STD_LOGIC;
  signal \genblk24.phy_ctl_pre_fifo_1/wr_en\ : STD_LOGIC;
  signal \genblk24.phy_ctl_pre_fifo_2/wr_en\ : STD_LOGIC;
  signal idelay_inc : STD_LOGIC;
  signal mux_address : STD_LOGIC_VECTOR ( 24 downto 4 );
  signal mux_cas_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_cke : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mux_cmd_wren : STD_LOGIC;
  signal mux_cs_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_we_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mux_wrdata_en : STD_LOGIC;
  signal \^my_full_reg[3]\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal phy_mc_go : STD_LOGIC;
  signal phy_rddata_en : STD_LOGIC;
  signal phy_read_calib : STD_LOGIC;
  signal pi_fine_dly_dec_done : STD_LOGIC;
  signal po_ck_addr_cmd_delay_done : STD_LOGIC;
  signal po_stg2_wrcal_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_data_offset_cal_done : STD_LOGIC;
  signal tempmon_pi_f_dec : STD_LOGIC;
  signal tempmon_pi_f_inc : STD_LOGIC;
  signal tempmon_sel_pi_incdec : STD_LOGIC;
  signal u_ddr_calib_top_n_10 : STD_LOGIC;
  signal u_ddr_calib_top_n_23 : STD_LOGIC;
  signal u_ddr_calib_top_n_24 : STD_LOGIC;
  signal u_ddr_calib_top_n_25 : STD_LOGIC;
  signal u_ddr_calib_top_n_26 : STD_LOGIC;
  signal u_ddr_calib_top_n_261 : STD_LOGIC;
  signal u_ddr_calib_top_n_262 : STD_LOGIC;
  signal u_ddr_calib_top_n_263 : STD_LOGIC;
  signal u_ddr_calib_top_n_28 : STD_LOGIC;
  signal u_ddr_calib_top_n_31 : STD_LOGIC;
  signal u_ddr_calib_top_n_32 : STD_LOGIC;
  signal u_ddr_calib_top_n_33 : STD_LOGIC;
  signal u_ddr_calib_top_n_34 : STD_LOGIC;
  signal u_ddr_calib_top_n_35 : STD_LOGIC;
  signal u_ddr_calib_top_n_36 : STD_LOGIC;
  signal u_ddr_calib_top_n_37 : STD_LOGIC;
  signal u_ddr_calib_top_n_38 : STD_LOGIC;
  signal u_ddr_calib_top_n_39 : STD_LOGIC;
  signal u_ddr_calib_top_n_40 : STD_LOGIC;
  signal u_ddr_calib_top_n_41 : STD_LOGIC;
  signal u_ddr_calib_top_n_5 : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\ : STD_LOGIC_VECTOR ( 73 downto 16 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_ddr_mc_phy/pi_counter_read_val_w[0]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal u_ddr_mc_phy_wrapper_n_229 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_230 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_231 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_232 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_233 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_234 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_235 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_236 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_237 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_238 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_239 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_240 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_241 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_242 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_243 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_244 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_245 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_246 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_247 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_248 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_249 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_250 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_251 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_252 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_253 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_254 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_255 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_256 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_257 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_258 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_259 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_260 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_268 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_352 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_353 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_354 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_355 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_356 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_357 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_358 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_359 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_360 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_361 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_362 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_363 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_364 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_365 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_366 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_367 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_368 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_369 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_370 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_371 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_372 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_373 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_374 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_375 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_376 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_377 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_378 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_379 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_380 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_381 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_382 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_383 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_5 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_52 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_53 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_54 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_55 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_6 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_90 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_91 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_92 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_93 : STD_LOGIC;
  signal u_ddr_mc_phy_wrapper_n_98 : STD_LOGIC;
  signal \u_ddr_phy_init/p_2_out\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \u_ddr_phy_init/prbs_rdlvl_done_pulse0\ : STD_LOGIC;
  signal \u_ddr_phy_init/rdlvl_stg1_done_r1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_byte_sel_div2.calib_in_common_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of tempmon_pi_f_en_r_i_1 : label is "soft_lutpair491";
begin
  app_zq_r_reg <= \^app_zq_r_reg\;
  \my_full_reg[3]\ <= \^my_full_reg[3]\;
\calib_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040004"
    )
        port map (
      I0 => u_ddr_calib_top_n_261,
      I1 => u_ddr_calib_top_n_263,
      I2 => \rstdiv0_sync_r1_reg_rep__14\,
      I3 => calib_complete,
      I4 => tempmon_pi_f_dec,
      I5 => tempmon_pi_f_inc,
      O => \calib_sel[1]_i_1_n_0\
    );
\calib_zero_ctrl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA2AAAAA"
    )
        port map (
      I0 => dqs_po_dec_done,
      I1 => po_ck_addr_cmd_delay_done,
      I2 => rd_data_offset_cal_done,
      I3 => u_ddr_calib_top_n_41,
      I4 => pi_fine_dly_dec_done,
      I5 => calib_sel0,
      O => \calib_zero_ctrl[0]_i_1_n_0\
    );
\gen_byte_sel_div2.calib_in_common_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0FEF0"
    )
        port map (
      I0 => tempmon_pi_f_inc,
      I1 => tempmon_pi_f_dec,
      I2 => u_ddr_calib_top_n_262,
      I3 => \u_ddr_phy_init/p_2_out\(47),
      I4 => calib_in_common,
      O => \gen_byte_sel_div2.calib_in_common_i_1_n_0\
    );
prbs_rdlvl_done_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_ddr_phy_init/p_2_out\(47),
      I1 => \u_ddr_phy_init/rdlvl_stg1_done_r1\,
      O => \u_ddr_phy_init/prbs_rdlvl_done_pulse0\
    );
tempmon_pi_f_en_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tempmon_pi_f_inc,
      I1 => tempmon_pi_f_dec,
      O => tempmon_sel_pi_incdec
    );
u_ddr_calib_top: entity work.ddr_mig_7series_v4_0_ddr_calib_top
     port map (
      A_idelay_ce17_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out\,
      A_pi_counter_load_en146_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out\,
      A_pi_fine_enable142_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out\,
      A_pi_fine_inc144_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out\,
      A_pi_rst_dqs_find140_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out\,
      A_po_coarse_enable128_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out\,
      A_po_fine_enable126_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out\,
      A_po_fine_inc130_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out\,
      A_rst_primitives => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\,
      CLK => CLK,
      COUNTERLOADVAL(5) => u_ddr_calib_top_n_35,
      COUNTERLOADVAL(4) => u_ddr_calib_top_n_36,
      COUNTERLOADVAL(3) => u_ddr_calib_top_n_37,
      COUNTERLOADVAL(2) => u_ddr_calib_top_n_38,
      COUNTERLOADVAL(1) => u_ddr_calib_top_n_39,
      COUNTERLOADVAL(0) => u_ddr_calib_top_n_40,
      C_idelay_ce7_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out\,
      C_pi_counter_load_en81_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out\,
      C_pi_fine_enable77_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out\,
      C_pi_fine_inc79_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out\,
      C_pi_rst_dqs_find75_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out\,
      C_po_coarse_enable63_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out\,
      C_po_fine_enable61_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out\,
      C_po_fine_inc65_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out\,
      D0(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0\(3 downto 0),
      D1(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\(3 downto 0),
      D2(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\(3 downto 0),
      D3(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\(3 downto 0),
      D4(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\(3 downto 0),
      D5(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\(3 downto 0),
      D6(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\(3 downto 0),
      D7(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\(3 downto 0),
      D8(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8\(3 downto 0),
      D9(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\(3 downto 0),
      D_po_coarse_enable90_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out\,
      D_po_fine_enable87_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out\,
      D_po_fine_inc93_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out\,
      E(0) => u_ddr_calib_top_n_31,
      LD0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0\,
      LD0_0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0\,
      PHYCTLWD(10 downto 3) => p_1_out(24 downto 17),
      PHYCTLWD(2 downto 0) => p_1_out(2 downto 0),
      Q(71 downto 0) => Q(71 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      UNCONN_OUT => \genblk24.phy_ctl_pre_fifo_2/wr_en\,
      UNCONN_OUT_0 => \genblk24.phy_ctl_pre_fifo_1/wr_en\,
      app_zq_ns => app_zq_ns,
      app_zq_r_reg => \^app_zq_r_reg\,
      app_zq_req => app_zq_req,
      calib_cmd_wren => calib_cmd_wren,
      calib_complete => calib_complete,
      calib_in_common => calib_in_common,
      calib_sel(0) => calib_sel(1),
      calib_sel0 => calib_sel0,
      \calib_sel_reg[1]_0\ => u_ddr_calib_top_n_263,
      calib_wrdata_en => calib_wrdata_en,
      clear => clear,
      \cmd_pipe_plus.mc_address_reg[25]\(23 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(23 downto 0),
      \cmd_pipe_plus.mc_bank_reg[5]\(5 downto 0) => \cmd_pipe_plus.mc_bank_reg[5]\(5 downto 0),
      \cmd_pipe_plus.mc_cke_reg[1]\(1 downto 0) => \cmd_pipe_plus.mc_cke_reg[1]\(1 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[0]\ => \cmd_pipe_plus.mc_data_offset_reg[0]\,
      \cmd_pipe_plus.mc_data_offset_reg[1]\(0) => \cmd_pipe_plus.mc_data_offset_reg[1]\(0),
      \cmd_pipe_plus.mc_data_offset_reg[2]\ => \cmd_pipe_plus.mc_data_offset_reg[2]\,
      \cmd_pipe_plus.mc_data_offset_reg[3]\ => \cmd_pipe_plus.mc_data_offset_reg[3]\,
      \cmd_pipe_plus.mc_data_offset_reg[4]\ => \cmd_pipe_plus.mc_data_offset_reg[4]\,
      \cmd_pipe_plus.mc_data_offset_reg[5]\(5 downto 0) => \cmd_pipe_plus.mc_data_offset_reg[5]\(5 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[5]_0\ => \cmd_pipe_plus.mc_data_offset_reg[5]_0\,
      \cmd_pipe_plus.mc_we_n_reg[0]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(0),
      complex_row0_rd_done1 => complex_row0_rd_done1,
      \device_temp_r_reg[11]\(11 downto 0) => \device_temp_r_reg[11]\(11 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\ => u_ddr_mc_phy_wrapper_n_259,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0\ => u_ddr_mc_phy_wrapper_n_383,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\ => u_ddr_mc_phy_wrapper_n_253,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0\ => u_ddr_mc_phy_wrapper_n_377,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\ => u_ddr_mc_phy_wrapper_n_252,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0\ => u_ddr_mc_phy_wrapper_n_376,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\ => u_ddr_mc_phy_wrapper_n_251,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0\ => u_ddr_mc_phy_wrapper_n_375,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\ => u_ddr_mc_phy_wrapper_n_250,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0\ => u_ddr_mc_phy_wrapper_n_374,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\ => u_ddr_mc_phy_wrapper_n_249,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0\ => u_ddr_mc_phy_wrapper_n_373,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\ => u_ddr_mc_phy_wrapper_n_248,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0\ => u_ddr_mc_phy_wrapper_n_372,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\ => u_ddr_mc_phy_wrapper_n_258,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0\ => u_ddr_mc_phy_wrapper_n_382,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\ => u_ddr_mc_phy_wrapper_n_257,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0\ => u_ddr_mc_phy_wrapper_n_381,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\ => u_ddr_mc_phy_wrapper_n_247,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0\ => u_ddr_mc_phy_wrapper_n_371,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\ => u_ddr_mc_phy_wrapper_n_246,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0\ => u_ddr_mc_phy_wrapper_n_370,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\ => u_ddr_mc_phy_wrapper_n_245,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0\ => u_ddr_mc_phy_wrapper_n_369,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\ => u_ddr_mc_phy_wrapper_n_244,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0\ => u_ddr_mc_phy_wrapper_n_368,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\ => u_ddr_mc_phy_wrapper_n_256,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0\ => u_ddr_mc_phy_wrapper_n_380,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\ => u_ddr_mc_phy_wrapper_n_243,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0\ => u_ddr_mc_phy_wrapper_n_367,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\ => u_ddr_mc_phy_wrapper_n_242,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0\ => u_ddr_mc_phy_wrapper_n_366,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\ => u_ddr_mc_phy_wrapper_n_241,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0\ => u_ddr_mc_phy_wrapper_n_365,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\ => u_ddr_mc_phy_wrapper_n_240,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0\ => u_ddr_mc_phy_wrapper_n_364,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\ => u_ddr_mc_phy_wrapper_n_239,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0\ => u_ddr_mc_phy_wrapper_n_363,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\ => u_ddr_mc_phy_wrapper_n_238,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0\ => u_ddr_mc_phy_wrapper_n_362,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\ => u_ddr_mc_phy_wrapper_n_237,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0\ => u_ddr_mc_phy_wrapper_n_361,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\ => u_ddr_mc_phy_wrapper_n_236,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0\ => u_ddr_mc_phy_wrapper_n_360,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\ => u_ddr_mc_phy_wrapper_n_235,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0\ => u_ddr_mc_phy_wrapper_n_359,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\ => u_ddr_mc_phy_wrapper_n_234,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0\ => u_ddr_mc_phy_wrapper_n_358,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\ => u_ddr_mc_phy_wrapper_n_233,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0\ => u_ddr_mc_phy_wrapper_n_357,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\ => u_ddr_mc_phy_wrapper_n_232,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0\ => u_ddr_mc_phy_wrapper_n_356,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\ => u_ddr_mc_phy_wrapper_n_231,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]_0\ => u_ddr_mc_phy_wrapper_n_355,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\ => u_ddr_mc_phy_wrapper_n_230,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]_0\ => u_ddr_mc_phy_wrapper_n_354,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\ => u_ddr_mc_phy_wrapper_n_229,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]_0\ => u_ddr_mc_phy_wrapper_n_353,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ => u_ddr_mc_phy_wrapper_n_98,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0\ => u_ddr_mc_phy_wrapper_n_352,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\ => u_ddr_mc_phy_wrapper_n_255,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0\ => u_ddr_mc_phy_wrapper_n_379,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\ => u_ddr_mc_phy_wrapper_n_254,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0\ => u_ddr_mc_phy_wrapper_n_378,
      dqs_po_dec_done => dqs_po_dec_done,
      \entry_cnt_reg[0]\ => u_ddr_calib_top_n_26,
      fine_adjust_done_r_reg => u_ddr_calib_top_n_41,
      \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0\ => u_ddr_calib_top_n_262,
      \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0\ => u_ddr_calib_top_n_261,
      \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1\ => \calib_sel[1]_i_1_n_0\,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(0) => po_stg2_wrcal_cnt(0),
      \grant_r_reg[0]\ => \grant_r_reg[0]\,
      idelay_inc => idelay_inc,
      idelay_ld_rst => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst\,
      idelay_tap_limit_r_reg => idelay_tap_limit_r_reg,
      ififo_rst_reg0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0\,
      ififo_rst_reg0_1 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0\,
      in0 => u_ddr_mc_phy_wrapper_n_268,
      init_calib_complete => init_calib_complete,
      mc_cas_n(0) => mc_cas_n(0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(35 downto 32) => mem_out(75 downto 72),
      mem_out(31 downto 28) => mem_out(67 downto 64),
      mem_out(27 downto 24) => mem_out(59 downto 56),
      mem_out(23 downto 20) => mem_out(51 downto 48),
      mem_out(19 downto 16) => mem_out(43 downto 40),
      mem_out(15 downto 12) => mem_out(35 downto 32),
      mem_out(11 downto 8) => mem_out(27 downto 24),
      mem_out(7 downto 4) => mem_out(19 downto 16),
      mem_out(3 downto 0) => mem_out(11 downto 8),
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[0]\ => u_ddr_mc_phy_wrapper_n_92,
      \my_empty_reg[0]_0\ => u_ddr_mc_phy_wrapper_n_90,
      \my_empty_reg[1]\ => u_ddr_mc_phy_wrapper_n_52,
      \my_empty_reg[1]_0\ => u_ddr_mc_phy_wrapper_n_53,
      \my_empty_reg[1]_1\ => u_ddr_mc_phy_wrapper_n_55,
      \my_empty_reg[1]_2\ => u_ddr_mc_phy_wrapper_n_54,
      \my_empty_reg[6]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0\(3 downto 0),
      \my_empty_reg[6]_0\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1\(3 downto 0),
      \my_empty_reg[6]_1\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2\(3 downto 0),
      \my_empty_reg[6]_10\ => u_ddr_mc_phy_wrapper_n_91,
      \my_empty_reg[6]_2\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3\(3 downto 0),
      \my_empty_reg[6]_3\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\(3 downto 0),
      \my_empty_reg[6]_4\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\(7 downto 0),
      \my_empty_reg[6]_5\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\(7 downto 0),
      \my_empty_reg[6]_6\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7\(3 downto 0),
      \my_empty_reg[6]_7\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8\(3 downto 0),
      \my_empty_reg[6]_8\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9\(3 downto 0),
      \my_empty_reg[6]_9\ => u_ddr_mc_phy_wrapper_n_93,
      \my_empty_reg[7]\(35 downto 0) => \my_empty_reg[7]\(35 downto 0),
      \my_empty_reg[7]_0\(35 downto 0) => \my_empty_reg[7]_0\(35 downto 0),
      \my_empty_reg[7]_1\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\(3 downto 0),
      \my_empty_reg[7]_2\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\(3 downto 0),
      \my_empty_reg[7]_3\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\(3 downto 0),
      \my_empty_reg[7]_4\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\(3 downto 0),
      \my_empty_reg[7]_5\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\(3 downto 0),
      \my_empty_reg[7]_6\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\(3 downto 0),
      \my_empty_reg[7]_7\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\(3 downto 0),
      \my_empty_reg[7]_8\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\(3 downto 0),
      \my_full_reg[3]\ => \^my_full_reg[3]\,
      ofifo_rst_reg0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0\,
      ofifo_rst_reg0_2 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0\,
      \one_rank.stg1_wr_done_reg\ => \one_rank.stg1_wr_done_reg\,
      \out\ => u_ddr_calib_top_n_10,
      p_1_in => p_1_in,
      p_3_in => p_3_in,
      phy_dout(22 downto 0) => phy_dout(22 downto 0),
      phy_mc_go => phy_mc_go,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      \pi_counter_read_val_reg[3]\ => u_ddr_mc_phy_wrapper_n_260,
      \pi_counter_read_val_reg[5]\(5 downto 0) => \u_ddr_mc_phy/pi_counter_read_val_w[0]_0\(5 downto 0),
      pi_dqs_found_lanes(1) => u_ddr_mc_phy_wrapper_n_5,
      pi_dqs_found_lanes(0) => u_ddr_mc_phy_wrapper_n_6,
      \pi_dqs_found_lanes_r1_reg[0]\ => u_ddr_calib_top_n_34,
      \pi_dqs_found_lanes_r1_reg[2]\ => u_ddr_calib_top_n_28,
      \pi_dqs_found_lanes_r1_reg[2]_0\(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\(5 downto 0),
      pi_en_stg2_f_timing_reg => pi_en_stg2_f_timing_reg,
      pi_f_inc_reg => \gen_byte_sel_div2.calib_in_common_i_1_n_0\,
      pi_fine_dly_dec_done => pi_fine_dly_dec_done,
      pi_fine_dly_dec_done_r => pi_fine_dly_dec_done_r,
      po_ck_addr_cmd_delay_done => po_ck_addr_cmd_delay_done,
      po_delay_done_r4_reg => \calib_zero_ctrl[0]_i_1_n_0\,
      po_en_stg2_f_reg => po_en_stg2_f_reg,
      prbs_rdlvl_done_pulse0 => \u_ddr_phy_init/prbs_rdlvl_done_pulse0\,
      rd_data_offset_cal_done => rd_data_offset_cal_done,
      \rd_ptr_reg[3]\(35 downto 32) => \rd_ptr_reg[3]\(75 downto 72),
      \rd_ptr_reg[3]\(31 downto 28) => \rd_ptr_reg[3]\(67 downto 64),
      \rd_ptr_reg[3]\(27 downto 24) => \rd_ptr_reg[3]\(59 downto 56),
      \rd_ptr_reg[3]\(23 downto 20) => \rd_ptr_reg[3]\(51 downto 48),
      \rd_ptr_reg[3]\(19 downto 16) => \rd_ptr_reg[3]\(43 downto 40),
      \rd_ptr_reg[3]\(15 downto 12) => \rd_ptr_reg[3]\(35 downto 32),
      \rd_ptr_reg[3]\(11 downto 8) => \rd_ptr_reg[3]\(19 downto 16),
      \rd_ptr_reg[3]\(7 downto 4) => \rd_ptr_reg[3]\(11 downto 8),
      \rd_ptr_reg[3]\(3 downto 0) => \rd_ptr_reg[3]\(3 downto 0),
      \rd_ptr_reg[3]_0\(33 downto 32) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(73 downto 72),
      \rd_ptr_reg[3]_0\(31 downto 28) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(67 downto 64),
      \rd_ptr_reg[3]_0\(27 downto 26) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(57 downto 56),
      \rd_ptr_reg[3]_0\(25 downto 12) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(53 downto 40),
      \rd_ptr_reg[3]_0\(11 downto 8) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(35 downto 32),
      \rd_ptr_reg[3]_0\(7 downto 4) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(27 downto 24),
      \rd_ptr_reg[3]_0\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(19 downto 16),
      \rd_ptr_reg[3]_1\(47 downto 44) => \rd_ptr_reg[3]_0\(75 downto 72),
      \rd_ptr_reg[3]_1\(43 downto 40) => \rd_ptr_reg[3]_0\(67 downto 64),
      \rd_ptr_reg[3]_1\(39 downto 20) => \rd_ptr_reg[3]_0\(59 downto 40),
      \rd_ptr_reg[3]_1\(19 downto 16) => \rd_ptr_reg[3]_0\(35 downto 32),
      \rd_ptr_reg[3]_1\(15 downto 12) => \rd_ptr_reg[3]_0\(27 downto 24),
      \rd_ptr_reg[3]_1\(11 downto 8) => \rd_ptr_reg[3]_0\(19 downto 16),
      \rd_ptr_reg[3]_1\(7 downto 4) => \rd_ptr_reg[3]_0\(11 downto 8),
      \rd_ptr_reg[3]_1\(3 downto 0) => \rd_ptr_reg[3]_0\(3 downto 0),
      \rd_ptr_timing_reg[0]\ => u_ddr_calib_top_n_33,
      \rd_ptr_timing_reg[0]_0\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\(3 downto 0),
      \rd_ptr_timing_reg[0]_1\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\(3 downto 0),
      \rd_ptr_timing_reg[0]_2\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\(3 downto 0),
      \rd_ptr_timing_reg[0]_3\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\(7 downto 0),
      \rd_ptr_timing_reg[0]_4\(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\(5 downto 0),
      \rd_ptr_timing_reg[0]_5\(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\(1 downto 0),
      \rd_ptr_timing_reg[0]_6\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8\(3 downto 0),
      \rd_ptr_timing_reg[0]_7\(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\(1 downto 0),
      \rd_ptr_timing_reg[0]_8\(15) => mux_cas_n(0),
      \rd_ptr_timing_reg[0]_8\(14 downto 13) => mux_cke(1 downto 0),
      \rd_ptr_timing_reg[0]_8\(12) => mux_cs_n(0),
      \rd_ptr_timing_reg[0]_8\(11) => mux_we_n(0),
      \rd_ptr_timing_reg[0]_8\(10) => mux_address(17),
      \rd_ptr_timing_reg[0]_8\(9) => mux_address(4),
      \rd_ptr_timing_reg[0]_8\(8) => mux_address(20),
      \rd_ptr_timing_reg[0]_8\(7) => mux_address(7),
      \rd_ptr_timing_reg[0]_8\(6) => mux_odt(0),
      \rd_ptr_timing_reg[0]_8\(5) => mux_address(19),
      \rd_ptr_timing_reg[0]_8\(4) => mux_address(6),
      \rd_ptr_timing_reg[0]_8\(3) => mux_address(24),
      \rd_ptr_timing_reg[0]_8\(2) => mux_address(11),
      \rd_ptr_timing_reg[0]_8\(1) => mux_address(21),
      \rd_ptr_timing_reg[0]_8\(0) => mux_address(8),
      \rdlvl_dqs_tap_cnt_r_reg[0][1][0]\ => u_ddr_calib_top_n_5,
      rdlvl_stg1_done_r1 => \u_ddr_phy_init/rdlvl_stg1_done_r1\,
      rdlvl_stg1_done_r1_reg(0) => \u_ddr_phy_init/p_2_out\(47),
      refresh_bank_r => refresh_bank_r,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__13_0\(0) => \rstdiv0_sync_r1_reg_rep__13_0\(0),
      \rstdiv0_sync_r1_reg_rep__13_1\(0) => \rstdiv0_sync_r1_reg_rep__13_1\(0),
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      \rstdiv0_sync_r1_reg_rep__3\(0) => \rstdiv0_sync_r1_reg_rep__3\(0),
      \rstdiv0_sync_r1_reg_rep__4\(0) => \rstdiv0_sync_r1_reg_rep__4\(0),
      \rstdiv0_sync_r1_reg_rep__6\(0) => \rstdiv0_sync_r1_reg_rep__6\(0),
      \rstdiv0_sync_r1_reg_rep__7\(0) => \rstdiv0_sync_r1_reg_rep__7\(0),
      \rstdiv0_sync_r1_reg_rep__8\(0) => \rstdiv0_sync_r1_reg_rep__8\(0),
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      tempmon_pi_f_dec => tempmon_pi_f_dec,
      tempmon_pi_f_inc => tempmon_pi_f_inc,
      tempmon_sample_en => tempmon_sample_en,
      tempmon_sel_pi_incdec => tempmon_sel_pi_incdec,
      \wr_ptr_reg[2]\ => u_ddr_calib_top_n_23,
      \wr_ptr_reg[2]_0\(0) => u_ddr_calib_top_n_32,
      \wr_ptr_timing_reg[0]\ => u_ddr_calib_top_n_24,
      \wr_ptr_timing_reg[0]_0\ => u_ddr_calib_top_n_25
    );
u_ddr_mc_phy_wrapper: entity work.ddr_mig_7series_v4_0_ddr_mc_phy_wrapper
     port map (
      ADDRC(0) => ADDRC(0),
      A_idelay_ce17_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out\,
      A_pi_counter_load_en146_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out\,
      A_pi_fine_enable142_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out\,
      A_pi_fine_inc144_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out\,
      A_pi_rst_dqs_find140_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out\,
      A_po_coarse_enable128_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out\,
      A_po_fine_enable126_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out\,
      A_po_fine_inc130_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out\,
      A_rst_primitives => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\,
      CLK => CLK,
      CLKB0 => CLKB0,
      CLKB0_6 => CLKB0_6,
      COUNTERLOADVAL(5) => u_ddr_calib_top_n_35,
      COUNTERLOADVAL(4) => u_ddr_calib_top_n_36,
      COUNTERLOADVAL(3) => u_ddr_calib_top_n_37,
      COUNTERLOADVAL(2) => u_ddr_calib_top_n_38,
      COUNTERLOADVAL(1) => u_ddr_calib_top_n_39,
      COUNTERLOADVAL(0) => u_ddr_calib_top_n_40,
      C_idelay_ce7_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out\,
      C_pi_counter_load_en81_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out\,
      C_pi_fine_enable77_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out\,
      C_pi_fine_inc79_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out\,
      C_pi_rst_dqs_find75_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out\,
      C_po_coarse_enable63_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out\,
      C_po_fine_enable61_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out\,
      C_po_fine_inc65_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out\,
      D0(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0\(3 downto 0),
      D1(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\(3 downto 0),
      D2(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\(3 downto 0),
      D3(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\(3 downto 0),
      D4(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\(3 downto 0),
      D5(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\(3 downto 0),
      D6(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\(3 downto 0),
      D7(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\(3 downto 0),
      D8(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8\(3 downto 0),
      D9(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\(3 downto 0),
      D_po_coarse_enable90_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out\,
      D_po_fine_enable87_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out\,
      D_po_fine_inc93_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out\,
      E(0) => u_ddr_calib_top_n_32,
      LD0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0\,
      LD0_0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0\,
      PHYCTLWD(10 downto 3) => p_1_out(24 downto 17),
      PHYCTLWD(2 downto 0) => p_1_out(2 downto 0),
      Q(65 downto 0) => \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(65 downto 0),
      RST0 => RST0,
      SR(0) => SR(0),
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      calib_cmd_wren => calib_cmd_wren,
      calib_ctl_wren_reg => \genblk24.phy_ctl_pre_fifo_1/wr_en\,
      calib_ctl_wren_reg_0 => \genblk24.phy_ctl_pre_fifo_2/wr_en\,
      calib_ctl_wren_reg_1(0) => u_ddr_calib_top_n_31,
      calib_sel(0) => calib_sel(1),
      \calib_sel_reg[1]\ => u_ddr_calib_top_n_34,
      \calib_sel_reg[1]_0\ => u_ddr_calib_top_n_28,
      calib_wrdata_en => calib_wrdata_en,
      \calib_zero_ctrl_reg[0]\ => u_ddr_calib_top_n_33,
      \calib_zero_inputs_reg[0]\(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\(5 downto 0),
      \cmd_pipe_plus.mc_address_reg[14]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[15]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[16]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[18]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[19]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[20]\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[21]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[22]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[23]\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\(7 downto 0),
      \cmd_pipe_plus.mc_address_reg[24]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\(3 downto 0),
      \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0\(3 downto 0),
      \cmd_pipe_plus.mc_bank_reg[3]\(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\(7 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]\(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\(1 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[0]_0\(1 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\(1 downto 0),
      \cmd_pipe_plus.mc_cke_reg[1]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8\(3 downto 0),
      \cmd_pipe_plus.mc_ras_n_reg[1]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\(3 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[0]\(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\(5 downto 0),
      \cmd_pipe_plus.mc_we_n_reg[1]\(0) => \cmd_pipe_plus.mc_we_n_reg[1]\(1),
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0),
      freq_refclk => freq_refclk,
      \gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => u_ddr_mc_phy_wrapper_n_254,
      \gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => u_ddr_mc_phy_wrapper_n_252,
      \gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => u_ddr_mc_phy_wrapper_n_255,
      \gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => u_ddr_mc_phy_wrapper_n_253,
      \gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => u_ddr_mc_phy_wrapper_n_238,
      \gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => u_ddr_mc_phy_wrapper_n_236,
      \gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => u_ddr_mc_phy_wrapper_n_239,
      \gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => u_ddr_mc_phy_wrapper_n_237,
      \gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => u_ddr_mc_phy_wrapper_n_242,
      \gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => u_ddr_mc_phy_wrapper_n_240,
      \gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => u_ddr_mc_phy_wrapper_n_243,
      \gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => u_ddr_mc_phy_wrapper_n_241,
      \gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => u_ddr_mc_phy_wrapper_n_234,
      \gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => u_ddr_mc_phy_wrapper_n_232,
      \gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => u_ddr_mc_phy_wrapper_n_235,
      \gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => u_ddr_mc_phy_wrapper_n_233,
      \gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => u_ddr_mc_phy_wrapper_n_246,
      \gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => u_ddr_mc_phy_wrapper_n_244,
      \gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => u_ddr_mc_phy_wrapper_n_247,
      \gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => u_ddr_mc_phy_wrapper_n_245,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => u_ddr_mc_phy_wrapper_n_258,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0\(59 downto 0) => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 0),
      \gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => u_ddr_mc_phy_wrapper_n_256,
      \gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => u_ddr_mc_phy_wrapper_n_259,
      \gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => u_ddr_mc_phy_wrapper_n_257,
      \gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => u_ddr_mc_phy_wrapper_n_230,
      \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => u_ddr_mc_phy_wrapper_n_98,
      \gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => u_ddr_mc_phy_wrapper_n_231,
      \gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => u_ddr_mc_phy_wrapper_n_229,
      \gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => u_ddr_mc_phy_wrapper_n_250,
      \gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => u_ddr_mc_phy_wrapper_n_248,
      \gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => u_ddr_mc_phy_wrapper_n_251,
      \gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => u_ddr_mc_phy_wrapper_n_249,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ => u_ddr_mc_phy_wrapper_n_378,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ => u_ddr_mc_phy_wrapper_n_376,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ => u_ddr_mc_phy_wrapper_n_379,
      \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ => u_ddr_mc_phy_wrapper_n_377,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ => u_ddr_mc_phy_wrapper_n_362,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ => u_ddr_mc_phy_wrapper_n_360,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ => u_ddr_mc_phy_wrapper_n_363,
      \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ => u_ddr_mc_phy_wrapper_n_361,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ => u_ddr_mc_phy_wrapper_n_366,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ => u_ddr_mc_phy_wrapper_n_364,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ => u_ddr_mc_phy_wrapper_n_367,
      \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ => u_ddr_mc_phy_wrapper_n_365,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ => u_ddr_mc_phy_wrapper_n_358,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ => u_ddr_mc_phy_wrapper_n_356,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ => u_ddr_mc_phy_wrapper_n_359,
      \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ => u_ddr_mc_phy_wrapper_n_357,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ => u_ddr_mc_phy_wrapper_n_370,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ => u_ddr_mc_phy_wrapper_n_368,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ => u_ddr_mc_phy_wrapper_n_371,
      \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ => u_ddr_mc_phy_wrapper_n_369,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ => u_ddr_mc_phy_wrapper_n_382,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ => u_ddr_mc_phy_wrapper_n_380,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ => u_ddr_mc_phy_wrapper_n_383,
      \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ => u_ddr_mc_phy_wrapper_n_381,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ => u_ddr_mc_phy_wrapper_n_354,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ => u_ddr_mc_phy_wrapper_n_352,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ => u_ddr_mc_phy_wrapper_n_355,
      \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ => u_ddr_mc_phy_wrapper_n_353,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ => u_ddr_mc_phy_wrapper_n_374,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ => u_ddr_mc_phy_wrapper_n_372,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ => u_ddr_mc_phy_wrapper_n_375,
      \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ => u_ddr_mc_phy_wrapper_n_373,
      idelay_inc => idelay_inc,
      idelay_ld_rst => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst\,
      idle => idle,
      ififo_rst_reg0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0\,
      ififo_rst_reg0_1 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0\,
      in0 => u_ddr_mc_phy_wrapper_n_268,
      init_calib_complete_reg_rep => \^my_full_reg[3]\,
      \init_calib_complete_reg_rep__1\ => u_ddr_calib_top_n_23,
      \init_calib_complete_reg_rep__2\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3\(3 downto 0),
      \init_calib_complete_reg_rep__2_0\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\(3 downto 0),
      \init_calib_complete_reg_rep__2_1\ => u_ddr_calib_top_n_24,
      \init_calib_complete_reg_rep__3\ => u_ddr_calib_top_n_25,
      \init_calib_complete_reg_rep__4\ => u_ddr_calib_top_n_26,
      \init_calib_complete_reg_rep__5\ => \^app_zq_r_reg\,
      init_complete_r1_timing_reg => u_ddr_calib_top_n_10,
      mc_cas_n(0) => mc_cas_n(1),
      mc_cs_n(0) => mc_cs_n(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(33 downto 32) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(73 downto 72),
      mem_out(31 downto 28) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(67 downto 64),
      mem_out(27 downto 26) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(57 downto 56),
      mem_out(25 downto 12) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(53 downto 40),
      mem_out(11 downto 8) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(35 downto 32),
      mem_out(7 downto 4) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(27 downto 24),
      mem_out(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(19 downto 16),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      \my_empty_reg[0]\ => u_ddr_mc_phy_wrapper_n_90,
      \my_empty_reg[0]_0\ => u_ddr_mc_phy_wrapper_n_92,
      \my_empty_reg[1]\ => u_ddr_mc_phy_wrapper_n_52,
      \my_empty_reg[1]_0\ => u_ddr_mc_phy_wrapper_n_53,
      \my_empty_reg[1]_1\ => u_ddr_mc_phy_wrapper_n_54,
      \my_empty_reg[1]_2\ => u_ddr_mc_phy_wrapper_n_55,
      \my_full_reg[3]\ => u_ddr_mc_phy_wrapper_n_91,
      \my_full_reg[3]_0\ => u_ddr_mc_phy_wrapper_n_93,
      ofifo_rst_reg0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0\,
      ofifo_rst_reg0_2 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0\,
      \out\(1 downto 0) => \out\(1 downto 0),
      phy_dout(18) => \cmd_pipe_plus.mc_cas_n_reg[1]\(2),
      phy_dout(17) => mux_cas_n(0),
      phy_dout(16 downto 15) => mux_cke(1 downto 0),
      phy_dout(14) => \cmd_pipe_plus.mc_cas_n_reg[1]\(1),
      phy_dout(13) => mux_cs_n(0),
      phy_dout(12) => \cmd_pipe_plus.mc_cas_n_reg[1]\(0),
      phy_dout(11) => mux_we_n(0),
      phy_dout(10) => mux_address(17),
      phy_dout(9) => mux_address(4),
      phy_dout(8) => mux_address(20),
      phy_dout(7) => mux_address(7),
      phy_dout(6) => mux_odt(0),
      phy_dout(5) => mux_address(19),
      phy_dout(4) => mux_address(6),
      phy_dout(3) => mux_address(24),
      phy_dout(2) => mux_address(11),
      phy_dout(1) => mux_address(21),
      phy_dout(0) => mux_address(8),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      phy_mc_go => phy_mc_go,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1) => u_ddr_mc_phy_wrapper_n_5,
      pi_dqs_found_lanes(0) => u_ddr_mc_phy_wrapper_n_6,
      \pi_rdval_cnt_reg[5]\(5 downto 0) => \u_ddr_mc_phy/pi_counter_read_val_w[0]_0\(5 downto 0),
      pll_locked => pll_locked,
      \po_stg2_wrcal_cnt_reg[0]\(0) => po_stg2_wrcal_cnt(0),
      \rd_mux_sel_r_reg[0]\ => u_ddr_calib_top_n_5,
      \rd_ptr_reg[3]\(41 downto 40) => mem_out(77 downto 76),
      \rd_ptr_reg[3]\(39 downto 36) => mem_out(71 downto 68),
      \rd_ptr_reg[3]\(35 downto 32) => mem_out(63 downto 60),
      \rd_ptr_reg[3]\(31 downto 28) => mem_out(55 downto 52),
      \rd_ptr_reg[3]\(27 downto 24) => mem_out(47 downto 44),
      \rd_ptr_reg[3]\(23 downto 20) => mem_out(39 downto 36),
      \rd_ptr_reg[3]\(19 downto 16) => mem_out(31 downto 28),
      \rd_ptr_reg[3]\(15 downto 12) => mem_out(23 downto 20),
      \rd_ptr_reg[3]\(11 downto 8) => mem_out(15 downto 12),
      \rd_ptr_reg[3]\(7 downto 0) => mem_out(7 downto 0),
      \rd_ptr_reg[3]_0\(41 downto 40) => \rd_ptr_reg[3]\(77 downto 76),
      \rd_ptr_reg[3]_0\(39 downto 36) => \rd_ptr_reg[3]\(71 downto 68),
      \rd_ptr_reg[3]_0\(35 downto 32) => \rd_ptr_reg[3]\(63 downto 60),
      \rd_ptr_reg[3]_0\(31 downto 28) => \rd_ptr_reg[3]\(55 downto 52),
      \rd_ptr_reg[3]_0\(27 downto 24) => \rd_ptr_reg[3]\(47 downto 44),
      \rd_ptr_reg[3]_0\(23 downto 20) => \rd_ptr_reg[3]\(39 downto 36),
      \rd_ptr_reg[3]_0\(19 downto 8) => \rd_ptr_reg[3]\(31 downto 20),
      \rd_ptr_reg[3]_0\(7 downto 4) => \rd_ptr_reg[3]\(15 downto 12),
      \rd_ptr_reg[3]_0\(3 downto 0) => \rd_ptr_reg[3]\(7 downto 4),
      \rd_ptr_reg[3]_1\(31 downto 28) => \rd_ptr_reg[3]_0\(79 downto 76),
      \rd_ptr_reg[3]_1\(27 downto 24) => \rd_ptr_reg[3]_0\(71 downto 68),
      \rd_ptr_reg[3]_1\(23 downto 20) => \rd_ptr_reg[3]_0\(63 downto 60),
      \rd_ptr_reg[3]_1\(19 downto 16) => \rd_ptr_reg[3]_0\(39 downto 36),
      \rd_ptr_reg[3]_1\(15 downto 12) => \rd_ptr_reg[3]_0\(31 downto 28),
      \rd_ptr_reg[3]_1\(11 downto 8) => \rd_ptr_reg[3]_0\(23 downto 20),
      \rd_ptr_reg[3]_1\(7 downto 4) => \rd_ptr_reg[3]_0\(15 downto 12),
      \rd_ptr_reg[3]_1\(3 downto 0) => \rd_ptr_reg[3]_0\(7 downto 4),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \rd_ptr_timing_reg[2]\ => \rd_ptr_timing_reg[2]\,
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]_0\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_1\,
      \rd_ptr_timing_reg[2]_10\ => \rd_ptr_timing_reg[2]_10\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_2\,
      \rd_ptr_timing_reg[2]_3\ => \rd_ptr_timing_reg[2]_3\,
      \rd_ptr_timing_reg[2]_4\ => \rd_ptr_timing_reg[2]_4\,
      \rd_ptr_timing_reg[2]_5\ => \rd_ptr_timing_reg[2]_5\,
      \rd_ptr_timing_reg[2]_6\ => \rd_ptr_timing_reg[2]_6\,
      \rd_ptr_timing_reg[2]_7\ => \rd_ptr_timing_reg[2]_7\,
      \rd_ptr_timing_reg[2]_8\ => \rd_ptr_timing_reg[2]_8\,
      \rd_ptr_timing_reg[2]_9\ => \rd_ptr_timing_reg[2]_9\,
      \read_fifo.fifo_out_data_r_reg[5]\ => \read_fifo.fifo_out_data_r_reg[5]\,
      \read_fifo.fifo_out_data_r_reg[5]_0\(0) => \read_fifo.fifo_out_data_r_reg[5]_0\(0),
      \read_fifo.tail_r_reg[0]\ => \read_fifo.tail_r_reg[0]\,
      \read_fifo.tail_r_reg[1]\ => \read_fifo.tail_r_reg[1]\,
      ref_dll_lock => ref_dll_lock,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      store_sr_req_r_reg => u_ddr_mc_phy_wrapper_n_260,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_en_4 => wr_en_4,
      wr_en_5 => wr_en_5,
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]\,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]_0\,
      \wr_ptr_reg[1]_1\ => \wr_ptr_reg[1]_1\,
      \wr_ptr_reg[1]_2\ => \wr_ptr_reg[1]_2\,
      \wr_ptr_timing_reg[2]\(3 downto 0) => \wr_ptr_timing_reg[2]\(3 downto 0),
      \wr_ptr_timing_reg[2]_0\(3 downto 0) => \wr_ptr_timing_reg[2]_0\(3 downto 0),
      \wr_ptr_timing_reg[2]_1\(3 downto 0) => \wr_ptr_timing_reg[2]_1\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[56]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[57]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[58]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[59]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[60]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[62]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[63]\(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_mem_intfc is
  port (
    periodic_rd_ack_r : out STD_LOGIC;
    accept_ns : out STD_LOGIC;
    bm_end_r1 : out STD_LOGIC;
    bm_end_r1_0 : out STD_LOGIC;
    bm_end_r1_1 : out STD_LOGIC;
    bm_end_r1_2 : out STD_LOGIC;
    wr_data_offset : out STD_LOGIC;
    periodic_rd_r : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_3\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_4\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_5\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_6\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_7\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_8\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_9\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_10\ : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    periodic_rd_cntr_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    po_en_stg2_f_reg : out STD_LOGIC;
    pi_fine_dly_dec_done_r : out STD_LOGIC;
    idelay_tap_limit_r_reg : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    pi_en_stg2_f_timing_reg : out STD_LOGIC;
    \one_rank.stg1_wr_done_reg\ : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ : out STD_LOGIC;
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ : out STD_LOGIC;
    \write_data_control.wb_wr_data_addr_r_reg[2]\ : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \my_empty_reg[7]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \my_empty_reg[7]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \cmd_pipe_plus.mc_address_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_bank_r : out STD_LOGIC_VECTOR ( 11 downto 0 );
    app_rd_data_valid : out STD_LOGIC;
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_rd_data_end : out STD_LOGIC;
    \write_buffer.wr_buf_out_data_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \wr_ptr_timing_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[1]_1\ : out STD_LOGIC;
    \wr_ptr_reg[1]_2\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    wr_en_4 : out STD_LOGIC;
    wr_en_5 : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    hi_priority : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    CLKB0_6 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    RST0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_addr_r2_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    use_addr : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    app_rdy_r_reg : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 77 downto 0 );
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 77 downto 0 );
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 79 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    app_zq_req : in STD_LOGIC;
    \app_cmd_r2_reg[0]\ : in STD_LOGIC;
    \app_cmd_r2_reg[1]\ : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \app_cmd_r1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__12_1\ : in STD_LOGIC;
    app_hi_pri_r2 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_3\ : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    complex_row0_rd_done1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \app_addr_r1_reg[25]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \app_addr_r1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_1_in : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \device_temp_r_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_mem_intfc : entity is "mig_7series_v4_0_mem_intfc";
end ddr_mig_7series_v4_0_mem_intfc;

architecture STRUCTURE of ddr_mig_7series_v4_0_mem_intfc is
  signal \col_mach0/fifo_out_data_r\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \col_mach0/tail_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr_phy_top0_n_126 : STD_LOGIC;
  signal ddr_phy_top0_n_129 : STD_LOGIC;
  signal ddr_phy_top0_n_131 : STD_LOGIC;
  signal ddr_phy_top0_n_343 : STD_LOGIC;
  signal ddr_phy_top0_n_344 : STD_LOGIC;
  signal ddr_phy_top0_n_345 : STD_LOGIC;
  signal ddr_phy_top0_n_346 : STD_LOGIC;
  signal ddr_phy_top0_n_347 : STD_LOGIC;
  signal ddr_phy_top0_n_348 : STD_LOGIC;
  signal ddr_phy_top0_n_51 : STD_LOGIC;
  signal ddr_phy_top0_n_52 : STD_LOGIC;
  signal ddr_phy_top0_n_53 : STD_LOGIC;
  signal idle : STD_LOGIC;
  signal mc0_n_30 : STD_LOGIC;
  signal mc0_n_31 : STD_LOGIC;
  signal mc0_n_32 : STD_LOGIC;
  signal mc0_n_91 : STD_LOGIC;
  signal mc0_n_92 : STD_LOGIC;
  signal mc0_n_93 : STD_LOGIC;
  signal mc0_n_94 : STD_LOGIC;
  signal mc0_n_95 : STD_LOGIC;
  signal mc0_n_96 : STD_LOGIC;
  signal mc_address : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mc_bank : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mc_cas_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cke : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cmd : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_cs_n : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_ras_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_we_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_wrdata_en : STD_LOGIC;
  signal phy_mc_cmd_full : STD_LOGIC;
  signal phy_mc_ctl_full : STD_LOGIC;
  signal phy_mc_data_full : STD_LOGIC;
  signal \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r\ : STD_LOGIC;
  signal \rank_mach0/rank_common0/app_zq_ns\ : STD_LOGIC;
  signal tail_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tempmon_sample_en : STD_LOGIC;
begin
ddr_phy_top0: entity work.ddr_mig_7series_v4_0_ddr_phy_top
     port map (
      ADDRC(0) => \col_mach0/tail_ns\(0),
      CLK => CLK,
      CLKB0 => CLKB0,
      CLKB0_6 => CLKB0_6,
      Q(71 downto 0) => Q(71 downto 0),
      RST0 => RST0,
      SR(0) => SR(0),
      SS(0) => SS(0),
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      app_zq_ns => \rank_mach0/rank_common0/app_zq_ns\,
      app_zq_r_reg => ddr_phy_top0_n_52,
      app_zq_req => app_zq_req,
      clear => clear,
      \cmd_pipe_plus.mc_address_reg[25]\(23 downto 11) => mc_address(25 downto 13),
      \cmd_pipe_plus.mc_address_reg[25]\(10 downto 0) => mc_address(10 downto 0),
      \cmd_pipe_plus.mc_bank_reg[5]\(5 downto 0) => mc_bank(5 downto 0),
      \cmd_pipe_plus.mc_cas_n_reg[1]\(2) => mc0_n_30,
      \cmd_pipe_plus.mc_cas_n_reg[1]\(1) => mc0_n_31,
      \cmd_pipe_plus.mc_cas_n_reg[1]\(0) => mc0_n_32,
      \cmd_pipe_plus.mc_cke_reg[1]\(1 downto 0) => mc_cke(1 downto 0),
      \cmd_pipe_plus.mc_data_offset_reg[0]\ => mc0_n_96,
      \cmd_pipe_plus.mc_data_offset_reg[1]\(0) => mc0_n_91,
      \cmd_pipe_plus.mc_data_offset_reg[2]\ => mc0_n_95,
      \cmd_pipe_plus.mc_data_offset_reg[3]\ => mc0_n_94,
      \cmd_pipe_plus.mc_data_offset_reg[4]\ => mc0_n_93,
      \cmd_pipe_plus.mc_data_offset_reg[5]\(5) => ddr_phy_top0_n_343,
      \cmd_pipe_plus.mc_data_offset_reg[5]\(4) => ddr_phy_top0_n_344,
      \cmd_pipe_plus.mc_data_offset_reg[5]\(3) => ddr_phy_top0_n_345,
      \cmd_pipe_plus.mc_data_offset_reg[5]\(2) => ddr_phy_top0_n_346,
      \cmd_pipe_plus.mc_data_offset_reg[5]\(1) => ddr_phy_top0_n_347,
      \cmd_pipe_plus.mc_data_offset_reg[5]\(0) => ddr_phy_top0_n_348,
      \cmd_pipe_plus.mc_data_offset_reg[5]_0\ => mc0_n_92,
      \cmd_pipe_plus.mc_we_n_reg[1]\(1 downto 0) => mc_we_n(1 downto 0),
      complex_row0_rd_done1 => complex_row0_rd_done1,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \device_temp_r_reg[11]\(11 downto 0) => \device_temp_r_reg[11]\(11 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0),
      freq_refclk => freq_refclk,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 0) => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 0),
      \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(65 downto 0) => \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(65 downto 0),
      \grant_r_reg[0]\ => ddr_phy_top0_n_126,
      idelay_tap_limit_r_reg => idelay_tap_limit_r_reg,
      idle => idle,
      init_calib_complete => init_calib_complete,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_cs_n(0) => mc_cs_n(1),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(77 downto 0) => mem_out(77 downto 0),
      mem_refclk => mem_refclk,
      \my_empty_reg[7]\(35 downto 0) => \my_empty_reg[7]\(35 downto 0),
      \my_empty_reg[7]_0\(35 downto 0) => \my_empty_reg[7]_0\(35 downto 0),
      \my_full_reg[3]\ => ddr_phy_top0_n_51,
      \one_rank.stg1_wr_done_reg\ => \one_rank.stg1_wr_done_reg\,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_1_in => p_1_in,
      p_3_in => p_3_in,
      phy_dout(22 downto 9) => phy_dout(23 downto 10),
      phy_dout(8 downto 0) => phy_dout(8 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      pi_en_stg2_f_timing_reg => pi_en_stg2_f_timing_reg,
      pi_fine_dly_dec_done_r => pi_fine_dly_dec_done_r,
      pll_locked => pll_locked,
      po_en_stg2_f_reg => po_en_stg2_f_reg,
      \rd_ptr_reg[3]\(77 downto 0) => \rd_ptr_reg[3]\(77 downto 0),
      \rd_ptr_reg[3]_0\(79 downto 0) => \rd_ptr_reg[3]_0\(79 downto 0),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \rd_ptr_timing_reg[2]\ => \rd_ptr_timing_reg[2]\,
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]_0\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_1\,
      \rd_ptr_timing_reg[2]_10\ => \rd_ptr_timing_reg[2]_10\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_2\,
      \rd_ptr_timing_reg[2]_3\ => \rd_ptr_timing_reg[2]_3\,
      \rd_ptr_timing_reg[2]_4\ => \rd_ptr_timing_reg[2]_4\,
      \rd_ptr_timing_reg[2]_5\ => \rd_ptr_timing_reg[2]_5\,
      \rd_ptr_timing_reg[2]_6\ => \rd_ptr_timing_reg[2]_6\,
      \rd_ptr_timing_reg[2]_7\ => \rd_ptr_timing_reg[2]_7\,
      \rd_ptr_timing_reg[2]_8\ => \rd_ptr_timing_reg[2]_8\,
      \rd_ptr_timing_reg[2]_9\ => \rd_ptr_timing_reg[2]_9\,
      \read_fifo.fifo_out_data_r_reg[5]\ => ddr_phy_top0_n_129,
      \read_fifo.fifo_out_data_r_reg[5]_0\(0) => \col_mach0/fifo_out_data_r\(5),
      \read_fifo.tail_r_reg[0]\ => ddr_phy_top0_n_131,
      \read_fifo.tail_r_reg[1]\ => ddr_phy_top0_n_53,
      ref_dll_lock => ref_dll_lock,
      refresh_bank_r => \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r\,
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__13_0\(0) => \rstdiv0_sync_r1_reg_rep__13_0\(0),
      \rstdiv0_sync_r1_reg_rep__13_1\(0) => \rstdiv0_sync_r1_reg_rep__13_1\(0),
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      \rstdiv0_sync_r1_reg_rep__3\(0) => \rstdiv0_sync_r1_reg_rep__3\(0),
      \rstdiv0_sync_r1_reg_rep__4\(0) => \rstdiv0_sync_r1_reg_rep__4\(0),
      \rstdiv0_sync_r1_reg_rep__6\(0) => \rstdiv0_sync_r1_reg_rep__6\(0),
      \rstdiv0_sync_r1_reg_rep__7\(0) => \rstdiv0_sync_r1_reg_rep__7\(0),
      \rstdiv0_sync_r1_reg_rep__8\(0) => \rstdiv0_sync_r1_reg_rep__8\(0),
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      tempmon_sample_en => tempmon_sample_en,
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_en_4 => wr_en_4,
      wr_en_5 => wr_en_5,
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]\,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]_0\,
      \wr_ptr_reg[1]_1\ => \wr_ptr_reg[1]_1\,
      \wr_ptr_reg[1]_2\ => \wr_ptr_reg[1]_2\,
      \wr_ptr_timing_reg[2]\(3 downto 0) => \wr_ptr_timing_reg[2]\(3 downto 0),
      \wr_ptr_timing_reg[2]_0\(3 downto 0) => \wr_ptr_timing_reg[2]_0\(3 downto 0),
      \wr_ptr_timing_reg[2]_1\(3 downto 0) => \wr_ptr_timing_reg[2]_1\(3 downto 0)
    );
mc0: entity work.ddr_mig_7series_v4_0_mc
     port map (
      ADDRC(0) => \col_mach0/tail_ns\(0),
      CLK => CLK,
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => mc_we_n(1 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      accept_ns => accept_ns,
      \app_addr_r1_reg[25]\(2 downto 0) => \app_addr_r1_reg[25]\(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => \app_addr_r1_reg[9]\(9 downto 0),
      \app_addr_r2_reg[22]\(0) => \app_addr_r2_reg[22]\(0),
      \app_addr_r2_reg[22]_0\(0) => \app_addr_r2_reg[22]_0\(0),
      \app_addr_r2_reg[22]_1\(0) => \app_addr_r2_reg[22]_1\(0),
      \app_cmd_r1_reg[1]\(0) => \app_cmd_r1_reg[1]\(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      \app_cmd_r2_reg[0]\ => \app_cmd_r2_reg[0]\,
      \app_cmd_r2_reg[1]\ => \app_cmd_r2_reg[1]\,
      app_en_r2 => app_en_r2,
      app_hi_pri_r2 => app_hi_pri_r2,
      app_rd_data_end(1) => app_rd_data_end,
      app_rd_data_end(0) => \col_mach0/fifo_out_data_r\(5),
      app_rdy_r_reg => app_rdy_r_reg,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_ns => \rank_mach0/rank_common0/app_zq_ns\,
      bm_end_r1 => bm_end_r1,
      bm_end_r1_0 => bm_end_r1_0,
      bm_end_r1_1 => bm_end_r1_1,
      bm_end_r1_2 => bm_end_r1_2,
      \cmd_pipe_plus.mc_address_reg[25]_0\(3 downto 0) => \cmd_pipe_plus.mc_address_reg[25]\(3 downto 0),
      \cmd_pipe_plus.mc_wrdata_en_reg_0\ => wr_data_offset,
      hi_priority => hi_priority,
      idle => idle,
      init_calib_complete_reg_rep => ddr_phy_top0_n_51,
      \init_calib_complete_reg_rep__5\ => ddr_phy_top0_n_52,
      \init_calib_complete_reg_rep__5_0\ => ddr_phy_top0_n_126,
      init_complete_r1_timing_reg => ddr_phy_top0_n_53,
      mc_cas_n(1 downto 0) => mc_cas_n(1 downto 0),
      mc_cmd(1 downto 0) => mc_cmd(1 downto 0),
      mc_cs_n(0) => mc_cs_n(1),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      \my_empty_reg[6]\(23 downto 11) => mc_address(25 downto 13),
      \my_empty_reg[6]\(10 downto 0) => mc_address(10 downto 0),
      \my_empty_reg[6]_0\(5 downto 0) => mc_bank(5 downto 0),
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      \periodic_read_request.periodic_rd_r_lcl_reg\ => periodic_rd_r,
      phy_dout(0) => phy_dout(9),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_ctl_full_r_reg(0) => mc0_n_91,
      phy_mc_ctl_full_r_reg_0 => mc0_n_92,
      phy_mc_ctl_full_r_reg_1 => mc0_n_93,
      phy_mc_ctl_full_r_reg_2 => mc0_n_94,
      phy_mc_ctl_full_r_reg_3 => mc0_n_95,
      phy_mc_ctl_full_r_reg_4 => mc0_n_96,
      phy_mc_data_full => phy_mc_data_full,
      ram_init_done_r => ram_init_done_r,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(5) => ddr_phy_top0_n_343,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(4) => ddr_phy_top0_n_344,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(3) => ddr_phy_top0_n_345,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(2) => ddr_phy_top0_n_346,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(1) => ddr_phy_top0_n_347,
      \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\(0) => ddr_phy_top0_n_348,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ => \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\,
      \rd_ptr_timing_reg[0]\(2) => mc0_n_30,
      \rd_ptr_timing_reg[0]\(1) => mc0_n_31,
      \rd_ptr_timing_reg[0]\(0) => mc0_n_32,
      \rd_ptr_timing_reg[0]_0\(1 downto 0) => mc_cke(1 downto 0),
      \read_fifo.tail_r_reg[0]\ => ddr_phy_top0_n_129,
      \read_fifo.tail_r_reg[0]_0\ => ddr_phy_top0_n_131,
      \read_fifo.tail_r_reg[1]\(0) => tail_r(0),
      refresh_bank_r => \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r\,
      req_bank_r(11 downto 0) => req_bank_r(11 downto 0),
      req_periodic_rd_r_lcl_reg => periodic_rd_ack_r,
      req_periodic_rd_r_lcl_reg_0 => periodic_rd_cntr_r,
      row(12 downto 0) => row(12 downto 0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__12_1\ => \rstdiv0_sync_r1_reg_rep__12_1\,
      \rstdiv0_sync_r1_reg_rep__12_2\ => \rstdiv0_sync_r1_reg_rep__12_2\,
      \rstdiv0_sync_r1_reg_rep__12_3\ => \rstdiv0_sync_r1_reg_rep__12_3\,
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      tempmon_sample_en => tempmon_sample_en,
      use_addr => use_addr,
      was_wr0 => was_wr0,
      \write_buffer.wr_buf_out_data_reg[5]\(3 downto 0) => \write_buffer.wr_buf_out_data_reg[5]\(3 downto 0),
      \write_data_control.wb_wr_data_addr_r_reg[2]\ => \write_data_control.wb_wr_data_addr_r_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_mig_7series_v4_0_memc_ui_top_std is
  port (
    bm_end_r1 : out STD_LOGIC;
    bm_end_r1_0 : out STD_LOGIC;
    bm_end_r1_1 : out STD_LOGIC;
    bm_end_r1_2 : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_3\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_4\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_5\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_6\ : out STD_LOGIC;
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_7\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_8\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_9\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_10\ : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_sr_active : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_wdf_rdy : out STD_LOGIC;
    po_en_stg2_f_reg : out STD_LOGIC;
    pi_fine_dly_dec_done_r : out STD_LOGIC;
    idelay_tap_limit_r_reg : out STD_LOGIC;
    samp_edge_cnt0_en_r : out STD_LOGIC;
    pi_cnt_dec : out STD_LOGIC;
    prbs_rdlvl_done_pulse : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \my_empty_reg[7]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \my_empty_reg[7]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    app_rd_data_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    app_rd_data_end : out STD_LOGIC;
    \wr_ptr_reg[1]\ : out STD_LOGIC;
    \wr_ptr_reg[1]_0\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \wr_ptr_timing_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_ptr_reg[1]_1\ : out STD_LOGIC;
    \wr_ptr_reg[1]_2\ : out STD_LOGIC;
    \wr_ptr_timing_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    wr_en_4 : out STD_LOGIC;
    wr_en_5 : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstdiv0_sync_r1_reg_rep : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    CLKB0_6 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    RST0 : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__9\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__14\ : in STD_LOGIC;
    app_en : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__0\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstdiv0_sync_r1_reg_rep__10\ : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__11\ : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_0\ : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 77 downto 0 );
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 77 downto 0 );
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 79 downto 0 );
    app_zq_req : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_1\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_2\ : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__12_3\ : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rstdiv0_sync_r1_reg_rep__13\ : in STD_LOGIC;
    complex_row0_rd_done1 : in STD_LOGIC;
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    app_wdf_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    \rstdiv0_sync_r1_reg_rep__13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_mig_7series_v4_0_memc_ui_top_std : entity is "mig_7series_v4_0_memc_ui_top_std";
end ddr_mig_7series_v4_0_memc_ui_top_std;

architecture STRUCTURE of ddr_mig_7series_v4_0_memc_ui_top_std is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal accept_ns : STD_LOGIC;
  signal bank : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal col : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hi_priority : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\ : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/was_wr0\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_106_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_145_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_28_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_67_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/req_bank_r\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mc0/bank_mach0/req_row_r\ : STD_LOGIC_VECTOR ( 51 downto 12 );
  signal \mc0/periodic_rd_ack_r\ : STD_LOGIC;
  signal \mc0/periodic_rd_r\ : STD_LOGIC;
  signal mem_intfc0_n_62 : STD_LOGIC;
  signal mem_intfc0_n_63 : STD_LOGIC;
  signal mem_intfc0_n_64 : STD_LOGIC;
  signal mem_intfc0_n_65 : STD_LOGIC;
  signal mem_intfc0_n_66 : STD_LOGIC;
  signal ram_init_done_r : STD_LOGIC;
  signal reset_reg_n_0 : STD_LOGIC;
  signal row : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal u_ui_top_n_10 : STD_LOGIC;
  signal u_ui_top_n_11 : STD_LOGIC;
  signal u_ui_top_n_16 : STD_LOGIC;
  signal u_ui_top_n_18 : STD_LOGIC;
  signal u_ui_top_n_8 : STD_LOGIC;
  signal u_ui_top_n_9 : STD_LOGIC;
  signal \ui_cmd0/app_cmd_r1\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ui_cmd0/app_cmd_r2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ui_cmd0/app_en_r2\ : STD_LOGIC;
  signal \ui_cmd0/app_hi_pri_r2\ : STD_LOGIC;
  signal \ui_wr_data0/new_rd_data\ : STD_LOGIC;
  signal use_addr : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal wr_data_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_data_mask : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_data_offset : STD_LOGIC;
begin
  E(0) <= \^e\(0);
mem_intfc0: entity work.ddr_mig_7series_v4_0_mem_intfc
     port map (
      CLK => CLK,
      CLKB0 => CLKB0,
      CLKB0_6 => CLKB0_6,
      D(3 downto 0) => data_buf_addr(3 downto 0),
      E(0) => \ui_wr_data0/new_rd_data\,
      Q(71 downto 64) => wr_data_mask(7 downto 0),
      Q(63 downto 0) => wr_data(63 downto 0),
      RST0 => RST0,
      S(0) => u_ui_top_n_10,
      SR(0) => SR(0),
      SS(0) => SS(0),
      accept_ns => accept_ns,
      \app_addr_r1_reg[25]\(2 downto 0) => bank(2 downto 0),
      \app_addr_r1_reg[9]\(9 downto 0) => col(9 downto 0),
      \app_addr_r2_reg[22]\(0) => u_ui_top_n_9,
      \app_addr_r2_reg[22]_0\(0) => u_ui_top_n_11,
      \app_addr_r2_reg[22]_1\(0) => u_ui_top_n_8,
      \app_cmd_r1_reg[1]\(0) => \ui_cmd0/app_cmd_r1\(1),
      app_cmd_r2(0) => \ui_cmd0/app_cmd_r2\(1),
      \app_cmd_r2_reg[0]\ => u_ui_top_n_18,
      \app_cmd_r2_reg[1]\ => u_ui_top_n_16,
      app_en_r2 => \ui_cmd0/app_en_r2\,
      app_hi_pri_r2 => \ui_cmd0/app_hi_pri_r2\,
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_rd_data_end => app_rd_data_end,
      app_rd_data_valid => app_rd_data_valid,
      app_rdy_r_reg => \^e\(0),
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      bm_end_r1 => bm_end_r1,
      bm_end_r1_0 => bm_end_r1_0,
      bm_end_r1_1 => bm_end_r1_1,
      bm_end_r1_2 => bm_end_r1_2,
      clear => clear,
      \cmd_pipe_plus.mc_address_reg[25]\(3) => \mc0/bank_mach0/req_row_r\(51),
      \cmd_pipe_plus.mc_address_reg[25]\(2) => \mc0/bank_mach0/req_row_r\(38),
      \cmd_pipe_plus.mc_address_reg[25]\(1) => \mc0/bank_mach0/req_row_r\(25),
      \cmd_pipe_plus.mc_address_reg[25]\(0) => \mc0/bank_mach0/req_row_r\(12),
      complex_row0_rd_done1 => complex_row0_rd_done1,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \device_temp_r_reg[11]\(11 downto 0) => D(11 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0),
      freq_refclk => freq_refclk,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 0) => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 0),
      \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(65 downto 0) => Q(65 downto 0),
      hi_priority => hi_priority,
      idelay_tap_limit_r_reg => idelay_tap_limit_r_reg,
      init_calib_complete => init_calib_complete,
      mem_out(77 downto 0) => mem_out(77 downto 0),
      mem_refclk => mem_refclk,
      \my_empty_reg[7]\(35 downto 0) => \my_empty_reg[7]\(35 downto 0),
      \my_empty_reg[7]_0\(35 downto 0) => \my_empty_reg[7]_0\(35 downto 0),
      \one_rank.stg1_wr_done_reg\ => prbs_rdlvl_done_pulse,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_106_out => \mc0/bank_mach0/p_106_out\,
      p_145_out => \mc0/bank_mach0/p_145_out\,
      p_1_in => p_1_in,
      p_28_out => \mc0/bank_mach0/p_28_out\,
      p_3_in => p_3_in,
      p_67_out => \mc0/bank_mach0/p_67_out\,
      periodic_rd_ack_r => \mc0/periodic_rd_ack_r\,
      periodic_rd_cntr_r => \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\,
      periodic_rd_r => \mc0/periodic_rd_r\,
      phy_dout(23 downto 0) => phy_dout(23 downto 0),
      pi_en_stg2_f_timing_reg => pi_cnt_dec,
      pi_fine_dly_dec_done_r => pi_fine_dly_dec_done_r,
      pll_locked => pll_locked,
      po_en_stg2_f_reg => po_en_stg2_f_reg,
      ram_init_done_r => ram_init_done_r,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\ => mem_intfc0_n_63,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\ => mem_intfc0_n_62,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\ => mem_intfc0_n_64,
      \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0\ => mem_intfc0_n_65,
      \rd_ptr_reg[3]\(77 downto 0) => \rd_ptr_reg[3]\(77 downto 0),
      \rd_ptr_reg[3]_0\(79 downto 0) => \rd_ptr_reg[3]_0\(79 downto 0),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \rd_ptr_timing_reg[2]\ => \rd_ptr_timing_reg[2]\,
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]_0\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_1\,
      \rd_ptr_timing_reg[2]_10\ => \rd_ptr_timing_reg[2]_10\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_2\,
      \rd_ptr_timing_reg[2]_3\ => \rd_ptr_timing_reg[2]_3\,
      \rd_ptr_timing_reg[2]_4\ => \rd_ptr_timing_reg[2]_4\,
      \rd_ptr_timing_reg[2]_5\ => \rd_ptr_timing_reg[2]_5\,
      \rd_ptr_timing_reg[2]_6\ => \rd_ptr_timing_reg[2]_6\,
      \rd_ptr_timing_reg[2]_7\ => \rd_ptr_timing_reg[2]_7\,
      \rd_ptr_timing_reg[2]_8\ => \rd_ptr_timing_reg[2]_8\,
      \rd_ptr_timing_reg[2]_9\ => \rd_ptr_timing_reg[2]_9\,
      ref_dll_lock => ref_dll_lock,
      req_bank_r(11 downto 0) => \mc0/bank_mach0/req_bank_r\(11 downto 0),
      row(12 downto 0) => row(12 downto 0),
      rstdiv0_sync_r1_reg_rep => rstdiv0_sync_r1_reg_rep,
      \rstdiv0_sync_r1_reg_rep__0\ => \rstdiv0_sync_r1_reg_rep__0\,
      \rstdiv0_sync_r1_reg_rep__1\ => \rstdiv0_sync_r1_reg_rep__1\,
      \rstdiv0_sync_r1_reg_rep__10\ => \rstdiv0_sync_r1_reg_rep__10\,
      \rstdiv0_sync_r1_reg_rep__11\ => \rstdiv0_sync_r1_reg_rep__11\,
      \rstdiv0_sync_r1_reg_rep__12\ => \rstdiv0_sync_r1_reg_rep__12\,
      \rstdiv0_sync_r1_reg_rep__12_0\ => \rstdiv0_sync_r1_reg_rep__12_0\,
      \rstdiv0_sync_r1_reg_rep__12_1\ => \rstdiv0_sync_r1_reg_rep__12_1\,
      \rstdiv0_sync_r1_reg_rep__12_2\ => \rstdiv0_sync_r1_reg_rep__12_2\,
      \rstdiv0_sync_r1_reg_rep__12_3\ => \rstdiv0_sync_r1_reg_rep__12_3\,
      \rstdiv0_sync_r1_reg_rep__13\ => \rstdiv0_sync_r1_reg_rep__13\,
      \rstdiv0_sync_r1_reg_rep__13_0\(0) => \rstdiv0_sync_r1_reg_rep__13_0\(0),
      \rstdiv0_sync_r1_reg_rep__13_1\(0) => \rstdiv0_sync_r1_reg_rep__13_1\(0),
      \rstdiv0_sync_r1_reg_rep__14\ => \rstdiv0_sync_r1_reg_rep__14\,
      \rstdiv0_sync_r1_reg_rep__2\ => \rstdiv0_sync_r1_reg_rep__2\,
      \rstdiv0_sync_r1_reg_rep__3\(0) => \rstdiv0_sync_r1_reg_rep__3\(0),
      \rstdiv0_sync_r1_reg_rep__4\(0) => \rstdiv0_sync_r1_reg_rep__4\(0),
      \rstdiv0_sync_r1_reg_rep__6\(0) => \rstdiv0_sync_r1_reg_rep__6\(0),
      \rstdiv0_sync_r1_reg_rep__7\(0) => \rstdiv0_sync_r1_reg_rep__7\(0),
      \rstdiv0_sync_r1_reg_rep__8\(0) => \rstdiv0_sync_r1_reg_rep__8\(0),
      \rstdiv0_sync_r1_reg_rep__9\ => \rstdiv0_sync_r1_reg_rep__9\,
      samp_edge_cnt0_en_r => samp_edge_cnt0_en_r,
      sync_pulse => sync_pulse,
      use_addr => use_addr,
      was_wr0 => \mc0/bank_mach0/bank_common0/was_wr0\,
      wr_data_offset => wr_data_offset,
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_en_4 => wr_en_4,
      wr_en_5 => wr_en_5,
      \wr_ptr_reg[1]\ => \wr_ptr_reg[1]\,
      \wr_ptr_reg[1]_0\ => \wr_ptr_reg[1]_0\,
      \wr_ptr_reg[1]_1\ => \wr_ptr_reg[1]_1\,
      \wr_ptr_reg[1]_2\ => \wr_ptr_reg[1]_2\,
      \wr_ptr_timing_reg[2]\(3 downto 0) => \wr_ptr_timing_reg[2]\(3 downto 0),
      \wr_ptr_timing_reg[2]_0\(3 downto 0) => \wr_ptr_timing_reg[2]_0\(3 downto 0),
      \wr_ptr_timing_reg[2]_1\(3 downto 0) => \wr_ptr_timing_reg[2]_1\(3 downto 0),
      \write_buffer.wr_buf_out_data_reg[5]\(3 downto 0) => wr_data_addr(3 downto 0),
      \write_data_control.wb_wr_data_addr_r_reg[2]\ => mem_intfc0_n_66
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rstdiv0_sync_r1_reg_rep__14\,
      Q => reset_reg_n_0,
      R => '0'
    );
u_ui_top: entity work.ddr_mig_7series_v4_0_ui_top
     port map (
      ADDRA(4 downto 1) => wr_data_addr(3 downto 0),
      ADDRA(0) => wr_data_offset,
      CLK => CLK,
      D(3 downto 0) => data_buf_addr(3 downto 0),
      E(0) => \ui_wr_data0/new_rd_data\,
      Q(0) => \ui_cmd0/app_cmd_r1\(1),
      S(0) => u_ui_top_n_10,
      accept_ns => accept_ns,
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_en_r2 => \ui_cmd0/app_en_r2\,
      app_hi_pri_r2 => \ui_cmd0/app_hi_pri_r2\,
      app_rdy => \^e\(0),
      app_wdf_data(63 downto 0) => app_wdf_data(63 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(7 downto 0) => app_wdf_mask(7 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren => app_wdf_wren,
      hi_priority => hi_priority,
      \my_empty_reg[7]\(71 downto 64) => wr_data_mask(7 downto 0),
      \my_empty_reg[7]\(63 downto 0) => wr_data(63 downto 0),
      \offset_pipe_1.offset_r2_reg[0]\ => mem_intfc0_n_66,
      p_106_out => \mc0/bank_mach0/p_106_out\,
      p_145_out => \mc0/bank_mach0/p_145_out\,
      p_28_out => \mc0/bank_mach0/p_28_out\,
      p_67_out => \mc0/bank_mach0/p_67_out\,
      periodic_rd_ack_r => \mc0/periodic_rd_ack_r\,
      periodic_rd_cntr_r => \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\,
      periodic_rd_r => \mc0/periodic_rd_r\,
      ram_init_done_r => ram_init_done_r,
      rd_wr_r_lcl_reg => u_ui_top_n_18,
      req_bank_r(11 downto 0) => \mc0/bank_mach0/req_bank_r\(11 downto 0),
      \req_bank_r_lcl_reg[2]\(2 downto 0) => bank(2 downto 0),
      \req_col_r_reg[9]\(9 downto 0) => col(9 downto 0),
      \req_row_r_lcl_reg[12]\(3) => \mc0/bank_mach0/req_row_r\(51),
      \req_row_r_lcl_reg[12]\(2) => \mc0/bank_mach0/req_row_r\(38),
      \req_row_r_lcl_reg[12]\(1) => \mc0/bank_mach0/req_row_r\(25),
      \req_row_r_lcl_reg[12]\(0) => \mc0/bank_mach0/req_row_r\(12),
      req_wr_r_lcl_reg => u_ui_top_n_16,
      reset_reg => reset_reg_n_0,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r_reg(0) => u_ui_top_n_8,
      row_hit_r_reg_0(0) => u_ui_top_n_9,
      row_hit_r_reg_1(0) => u_ui_top_n_11,
      \rstdiv0_sync_r1_reg_rep__10\ => mem_intfc0_n_62,
      \rstdiv0_sync_r1_reg_rep__11\ => mem_intfc0_n_63,
      \rstdiv0_sync_r1_reg_rep__11_0\ => mem_intfc0_n_64,
      \rstdiv0_sync_r1_reg_rep__11_1\ => mem_intfc0_n_65,
      \strict_mode.rd_data_buf_addr_r_lcl_reg[0]\(0) => \ui_cmd0/app_cmd_r2\(1),
      use_addr => use_addr,
      was_wr0 => \mc0/bank_mach0/bank_common0/was_wr0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_ddr_mig is
  port (
    ui_clk : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    iserdes_clk : out STD_LOGIC;
    \rd_ptr_timing_reg[2]\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_0\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_1\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_2\ : out STD_LOGIC;
    rd_ptr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_ptr_timing_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    iserdes_clk_0 : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_3\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_4\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_5\ : out STD_LOGIC;
    \rd_ptr_timing_reg[2]_6\ : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_sr_active : out STD_LOGIC;
    app_rdy : out STD_LOGIC;
    app_wdf_rdy : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \my_empty_reg[7]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \my_empty_reg[7]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    app_rd_data_end : out STD_LOGIC;
    wr_ptr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \wr_ptr_timing_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_ptr_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_ptr_timing_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    wr_en_4 : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    wr_en_5 : out STD_LOGIC;
    ddr_ck_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_calib_complete : out STD_LOGIC;
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CLKB0 : in STD_LOGIC;
    CLKB0_6 : in STD_LOGIC;
    app_en : in STD_LOGIC;
    device_temp_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    app_ref_req : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 77 downto 0 );
    \rd_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 77 downto 0 );
    \rd_ptr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 79 downto 0 );
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    app_wdf_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sys_clk_i : in STD_LOGIC;
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    app_zq_req : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ddr_ddr_mig : entity is "ddr_mig";
end ddr_ddr_mig;

architecture STRUCTURE of ddr_ddr_mig is
  signal device_temp_sync_r4_neq_r3 : STD_LOGIC;
  signal freq_refclk : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1\ : STD_LOGIC;
  signal mem_refclk : STD_LOGIC;
  signal pll_locked : STD_LOGIC;
  signal ref_dll_lock : STD_LOGIC;
  signal rstdiv0_sync_r1 : STD_LOGIC;
  signal sync_pulse : STD_LOGIC;
  signal sys_rst_act_hi : STD_LOGIC;
  signal u_ddr2_clk_ibuf_n_0 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_0 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_10 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_11 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_12 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_13 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_14 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_15 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_16 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_17 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_18 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_19 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_20 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_21 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_22 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_24 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_26 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_27 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_28 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_29 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_32 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_33 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_7 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_8 : STD_LOGIC;
  signal u_ddr2_infrastructure_n_9 : STD_LOGIC;
  signal u_iodelay_ctrl_n_0 : STD_LOGIC;
  signal u_memc_ui_top_std_n_52 : STD_LOGIC;
  signal u_memc_ui_top_std_n_54 : STD_LOGIC;
  signal \^ui_clk\ : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of u_memc_ui_top_std : label is "mig_7series_v4_0_ddr2_7Series, ddr, 2016.2";
begin
  ui_clk <= \^ui_clk\;
\temp_mon_enabled.u_tempmon\: entity work.ddr_mig_7series_v4_0_tempmon
     port map (
      D(11 downto 0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(11 downto 0),
      SR(0) => u_ddr2_infrastructure_n_24,
      device_temp_i(11 downto 0) => device_temp_i(11 downto 0),
      device_temp_sync_r4_neq_r3 => device_temp_sync_r4_neq_r3,
      sys_rst => \^ui_clk\
    );
u_ddr2_clk_ibuf: entity work.ddr_mig_7series_v4_0_clk_ibuf
     port map (
      mmcm_clk => u_ddr2_clk_ibuf_n_0,
      sys_clk_i => sys_clk_i
    );
u_ddr2_infrastructure: entity work.ddr_mig_7series_v4_0_infrastructure
     port map (
      AS(0) => sys_rst_act_hi,
      CLK => \^ui_clk\,
      \FSM_sequential_fine_adj_state_r_reg[3]\(0) => u_ddr2_infrastructure_n_14,
      RST0 => \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0\,
      SR(0) => rstdiv0_sync_r1,
      SS(0) => u_ddr2_infrastructure_n_13,
      bm_end_r1 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_0 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_1 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_2 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1\,
      \cal2_state_r_reg[0]\ => u_ddr2_infrastructure_n_8,
      clear => u_ddr2_infrastructure_n_32,
      cmd_delay_start_r6_reg => u_memc_ui_top_std_n_52,
      \complex_num_reads_dec_reg[0]\(0) => u_ddr2_infrastructure_n_15,
      \complex_num_reads_dec_reg[1]\(0) => u_ddr2_infrastructure_n_16,
      complex_row0_rd_done1 => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1\,
      device_temp_sync_r4_neq_r3 => device_temp_sync_r4_neq_r3,
      \en_cnt_div2.wrlvl_odt_reg\ => u_ddr2_infrastructure_n_10,
      freq_refclk => freq_refclk,
      \inhbt_act_faw.inhbt_act_faw_r_reg\ => u_ddr2_infrastructure_n_20,
      \lane_cnt_po_r_reg[0]\ => u_ddr2_infrastructure_n_9,
      \maint_controller.maint_wip_r_lcl_reg\ => u_ddr2_infrastructure_n_19,
      maint_ref_zq_wip_r_reg => u_ddr2_infrastructure_n_7,
      \maintenance_request.maint_rank_r_lcl_reg[0]\ => u_ddr2_infrastructure_n_18,
      \maintenance_request.maint_srx_r_lcl_reg\ => u_ddr2_infrastructure_n_17,
      mem_refclk => mem_refclk,
      mmcm_clk => u_ddr2_clk_ibuf_n_0,
      new_cnt_cpt_r_reg => u_memc_ui_top_std_n_54,
      p_1_in => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in\,
      p_3_in => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in\,
      pi_cnt_dec => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec\,
      pi_fine_dly_dec_done_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r\,
      pll_locked => pll_locked,
      prbs_rdlvl_done_pulse => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\,
      ras_timer_zero_r_reg => u_ddr2_infrastructure_n_26,
      ras_timer_zero_r_reg_0 => u_ddr2_infrastructure_n_27,
      ras_timer_zero_r_reg_1 => u_ddr2_infrastructure_n_28,
      ras_timer_zero_r_reg_2 => u_ddr2_infrastructure_n_29,
      reset_reg => u_ddr2_infrastructure_n_22,
      \rst_ref_sync_r_reg[0][14]\ => u_iodelay_ctrl_n_0,
      rst_sync_r1_reg_0 => u_ddr2_infrastructure_n_0,
      samp_edge_cnt0_en_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\,
      \samp_edge_cnt1_r_reg[0]\ => u_ddr2_infrastructure_n_21,
      \sync_cntr_reg[3]\(0) => u_ddr2_infrastructure_n_24,
      sync_pulse => sync_pulse,
      \tap_cnt_cpt_r_reg[0]\(0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0\,
      \three_dec_max_limit_reg[0]\(0) => u_ddr2_infrastructure_n_12,
      ui_clk_sync_rst => ui_clk_sync_rst,
      \wait_cnt_r_reg[0]\(0) => u_ddr2_infrastructure_n_33,
      wr_victim_inc_reg(0) => u_ddr2_infrastructure_n_11
    );
u_iodelay_ctrl: entity work.ddr_mig_7series_v4_0_iodelay_ctrl
     port map (
      AS(0) => sys_rst_act_hi,
      mmcm_clk => u_ddr2_clk_ibuf_n_0,
      ref_dll_lock => ref_dll_lock,
      rst_sync_r1_reg => u_iodelay_ctrl_n_0,
      sys_rst => sys_rst,
      sys_rst_0 => u_ddr2_infrastructure_n_0
    );
u_memc_ui_top_std: entity work.ddr_mig_7series_v4_0_memc_ui_top_std
     port map (
      CLK => \^ui_clk\,
      CLKB0 => CLKB0,
      CLKB0_6 => CLKB0_6,
      D(11 downto 0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(11 downto 0),
      E(0) => app_rdy,
      Q(65 downto 0) => \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(65 downto 0),
      RST0 => \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0\,
      SR(0) => rstdiv0_sync_r1,
      SS(0) => u_ddr2_infrastructure_n_13,
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_rd_data_end => app_rd_data_end,
      app_rd_data_valid => app_rd_data_valid,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_wdf_data(63 downto 0) => app_wdf_data(63 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(7 downto 0) => app_wdf_mask(7 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren => app_wdf_wren,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      bm_end_r1 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_0 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_1 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1\,
      bm_end_r1_2 => \mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1\,
      clear => u_ddr2_infrastructure_n_32,
      complex_row0_rd_done1 => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1\,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1 downto 0) => ddr_ck_out(1 downto 0),
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]\ => iserdes_clk,
      \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0\ => iserdes_clk_0,
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0) => \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 0),
      freq_refclk => freq_refclk,
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 0) => \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 0),
      idelay_tap_limit_r_reg => u_memc_ui_top_std_n_54,
      init_calib_complete => init_calib_complete,
      mem_out(77 downto 0) => mem_out(77 downto 0),
      mem_refclk => mem_refclk,
      \my_empty_reg[7]\(35 downto 0) => \my_empty_reg[7]\(35 downto 0),
      \my_empty_reg[7]_0\(35 downto 0) => \my_empty_reg[7]_0\(35 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      p_1_in => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in\,
      p_3_in => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in\,
      phy_dout(23 downto 0) => phy_dout(23 downto 0),
      pi_cnt_dec => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec\,
      pi_fine_dly_dec_done_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r\,
      pll_locked => pll_locked,
      po_en_stg2_f_reg => u_memc_ui_top_std_n_52,
      prbs_rdlvl_done_pulse => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse\,
      \rd_ptr_reg[3]\(77 downto 0) => \rd_ptr_reg[3]\(77 downto 0),
      \rd_ptr_reg[3]_0\(79 downto 0) => \rd_ptr_reg[3]_0\(79 downto 0),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \rd_ptr_timing_reg[1]\(1 downto 0),
      \rd_ptr_timing_reg[2]\ => \rd_ptr_timing_reg[2]\,
      \rd_ptr_timing_reg[2]_0\ => \rd_ptr_timing_reg[2]_0\,
      \rd_ptr_timing_reg[2]_1\ => \rd_ptr_timing_reg[2]_1\,
      \rd_ptr_timing_reg[2]_10\ => \rd_ptr_timing_reg[2]_6\,
      \rd_ptr_timing_reg[2]_2\ => \rd_ptr_timing_reg[2]_2\,
      \rd_ptr_timing_reg[2]_3\ => rd_ptr(0),
      \rd_ptr_timing_reg[2]_4\ => rd_ptr(1),
      \rd_ptr_timing_reg[2]_5\ => rd_ptr(2),
      \rd_ptr_timing_reg[2]_6\ => rd_ptr(3),
      \rd_ptr_timing_reg[2]_7\ => \rd_ptr_timing_reg[2]_3\,
      \rd_ptr_timing_reg[2]_8\ => \rd_ptr_timing_reg[2]_4\,
      \rd_ptr_timing_reg[2]_9\ => \rd_ptr_timing_reg[2]_5\,
      ref_dll_lock => ref_dll_lock,
      rstdiv0_sync_r1_reg_rep => u_ddr2_infrastructure_n_7,
      \rstdiv0_sync_r1_reg_rep__0\ => u_ddr2_infrastructure_n_8,
      \rstdiv0_sync_r1_reg_rep__1\ => u_ddr2_infrastructure_n_9,
      \rstdiv0_sync_r1_reg_rep__10\ => u_ddr2_infrastructure_n_18,
      \rstdiv0_sync_r1_reg_rep__11\ => u_ddr2_infrastructure_n_19,
      \rstdiv0_sync_r1_reg_rep__12\ => u_ddr2_infrastructure_n_29,
      \rstdiv0_sync_r1_reg_rep__12_0\ => u_ddr2_infrastructure_n_20,
      \rstdiv0_sync_r1_reg_rep__12_1\ => u_ddr2_infrastructure_n_27,
      \rstdiv0_sync_r1_reg_rep__12_2\ => u_ddr2_infrastructure_n_28,
      \rstdiv0_sync_r1_reg_rep__12_3\ => u_ddr2_infrastructure_n_26,
      \rstdiv0_sync_r1_reg_rep__13\ => u_ddr2_infrastructure_n_21,
      \rstdiv0_sync_r1_reg_rep__13_0\(0) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0\,
      \rstdiv0_sync_r1_reg_rep__13_1\(0) => u_ddr2_infrastructure_n_33,
      \rstdiv0_sync_r1_reg_rep__14\ => u_ddr2_infrastructure_n_22,
      \rstdiv0_sync_r1_reg_rep__2\ => u_ddr2_infrastructure_n_10,
      \rstdiv0_sync_r1_reg_rep__3\(0) => u_ddr2_infrastructure_n_11,
      \rstdiv0_sync_r1_reg_rep__4\(0) => u_ddr2_infrastructure_n_12,
      \rstdiv0_sync_r1_reg_rep__6\(0) => u_ddr2_infrastructure_n_14,
      \rstdiv0_sync_r1_reg_rep__7\(0) => u_ddr2_infrastructure_n_15,
      \rstdiv0_sync_r1_reg_rep__8\(0) => u_ddr2_infrastructure_n_16,
      \rstdiv0_sync_r1_reg_rep__9\ => u_ddr2_infrastructure_n_17,
      samp_edge_cnt0_en_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r\,
      sync_pulse => sync_pulse,
      wr_en => wr_en,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_en_4 => wr_en_4,
      wr_en_5 => wr_en_5,
      \wr_ptr_reg[1]\ => wr_ptr(0),
      \wr_ptr_reg[1]_0\ => wr_ptr(1),
      \wr_ptr_reg[1]_1\ => wr_ptr_1(0),
      \wr_ptr_reg[1]_2\ => wr_ptr_1(1),
      \wr_ptr_timing_reg[2]\(3 downto 0) => Q(3 downto 0),
      \wr_ptr_timing_reg[2]_0\(3 downto 0) => \wr_ptr_timing_reg[2]\(3 downto 0),
      \wr_ptr_timing_reg[2]_1\(3 downto 0) => \wr_ptr_timing_reg[2]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr is
  port (
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_ras_n : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk_i : in STD_LOGIC;
    app_addr : in STD_LOGIC_VECTOR ( 26 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_en : in STD_LOGIC;
    app_wdf_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    app_wdf_end : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 7 downto 0 );
    app_wdf_wren : in STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    app_rd_data_end : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    app_rdy : out STD_LOGIC;
    app_wdf_rdy : out STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ui_clk : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    device_temp_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    sys_rst : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ddr : entity is true;
end ddr;

architecture STRUCTURE of ddr is
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5\ : STD_LOGIC;
  signal u_ddr_mig_n_10 : STD_LOGIC;
  signal u_ddr_mig_n_101 : STD_LOGIC;
  signal u_ddr_mig_n_102 : STD_LOGIC;
  signal u_ddr_mig_n_103 : STD_LOGIC;
  signal u_ddr_mig_n_104 : STD_LOGIC;
  signal u_ddr_mig_n_109 : STD_LOGIC;
  signal u_ddr_mig_n_11 : STD_LOGIC;
  signal u_ddr_mig_n_110 : STD_LOGIC;
  signal u_ddr_mig_n_111 : STD_LOGIC;
  signal u_ddr_mig_n_112 : STD_LOGIC;
  signal u_ddr_mig_n_12 : STD_LOGIC;
  signal u_ddr_mig_n_20 : STD_LOGIC;
  signal u_ddr_mig_n_21 : STD_LOGIC;
  signal u_ddr_mig_n_22 : STD_LOGIC;
  signal u_ddr_mig_n_23 : STD_LOGIC;
  signal u_ddr_mig_n_63 : STD_LOGIC;
  signal u_ddr_mig_n_9 : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\ : STD_LOGIC_VECTOR ( 75 downto 8 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\ : STD_LOGIC_VECTOR ( 77 downto 6 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \^ui_clk\ : STD_LOGIC;
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : label is "";
begin
  ui_clk <= \^ui_clk\;
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(25 downto 24),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(27 downto 26),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(27 downto 26),
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(31 downto 30),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(33 downto 32),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(37 downto 36),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(39 downto 38),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(43 downto 42),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(45 downto 44),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(43 downto 42),
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(49 downto 48),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(51 downto 50),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(51 downto 50),
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(55 downto 54),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(57 downto 56),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(61 downto 60),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(63 downto 62),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(67 downto 66),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(69 downto 68),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(67 downto 66),
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(7 downto 6),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(9 downto 8),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(73 downto 72),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(75 downto 74),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(77 downto 76),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(75 downto 74),
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => u_ddr_mig_n_103,
      DIC(0) => u_ddr_mig_n_104,
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => u_ddr_mig_n_101,
      DIA(0) => u_ddr_mig_n_102,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(16),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(0),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(48),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(22),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(6),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(54),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(38),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(19),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(3),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(51),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(35),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(17),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(1),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(49),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(33),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(20),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(4),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(52),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(36),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(23),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(7),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(55),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(39),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(18),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(2),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(50),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(34),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_12,
      ADDRA(2) => u_ddr_mig_n_11,
      ADDRA(1) => u_ddr_mig_n_10,
      ADDRA(0) => u_ddr_mig_n_9,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_12,
      ADDRB(2) => u_ddr_mig_n_11,
      ADDRB(1) => u_ddr_mig_n_10,
      ADDRB(0) => u_ddr_mig_n_9,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_12,
      ADDRC(2) => u_ddr_mig_n_11,
      ADDRC(1) => u_ddr_mig_n_10,
      ADDRC(0) => u_ddr_mig_n_9,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(21),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(5),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(53),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(37),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0\,
      DOA(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1\,
      DOB(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2\,
      DOB(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3\,
      DOC(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4\,
      DOC(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(12),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(12),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(25),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(25),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(3 downto 2),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(3),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(13 downto 12),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(15 downto 14),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(16),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(16),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(19 downto 18),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(21 downto 20),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(23 downto 22),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(27 downto 26),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(29 downto 28),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(0),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(0),
      DIC(1) => u_ddr_mig_n_63,
      DIC(0) => u_ddr_mig_n_63,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(31 downto 30),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(0),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(37 downto 36),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(39 downto 38),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(13),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(13),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(10),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(10),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(23),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(23),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(1),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(1),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(14),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(5),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(5),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(61 downto 60),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(63 downto 62),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(18),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(18),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(67 downto 66),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(69 downto 68),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(71 downto 70),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(2),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(2),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(15),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(15),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(7 downto 6),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(9),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(9),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(22),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(22),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(75 downto 74),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(77 downto 76),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(79 downto 78),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(1 downto 0),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(3 downto 2),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(3 downto 2),
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(13 downto 12),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(15 downto 14),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(19 downto 18),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(21 downto 20),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(19 downto 18),
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(31 downto 30),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(33 downto 32),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(37 downto 36),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(39 downto 38),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(43 downto 42),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(45 downto 44),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(43 downto 42),
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(49 downto 48),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(51 downto 50),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(51 downto 50),
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(55 downto 54),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(57 downto 56),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(61 downto 60),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(63 downto 62),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3\,
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(67 downto 66),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(69 downto 68),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(67 downto 66),
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(7 downto 6),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(9 downto 8),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(29),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(13),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(61),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(45),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(31),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(15),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(63),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(47),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(28),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(12),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(60),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(44),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(26),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(10),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(58),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(42),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(25),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(9),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(57),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(41),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(27),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(11),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(59),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(43),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(30),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(14),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(62),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(46),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(24),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(8),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(56),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(40),
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => u_ddr_mig_n_23,
      ADDRA(2) => u_ddr_mig_n_22,
      ADDRA(1) => u_ddr_mig_n_21,
      ADDRA(0) => u_ddr_mig_n_20,
      ADDRB(4) => '0',
      ADDRB(3) => u_ddr_mig_n_23,
      ADDRB(2) => u_ddr_mig_n_22,
      ADDRB(1) => u_ddr_mig_n_21,
      ADDRB(0) => u_ddr_mig_n_20,
      ADDRC(4) => '0',
      ADDRC(3) => u_ddr_mig_n_23,
      ADDRC(2) => u_ddr_mig_n_22,
      ADDRC(1) => u_ddr_mig_n_21,
      ADDRC(0) => u_ddr_mig_n_20,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => u_ddr_mig_n_111,
      DIA(0) => u_ddr_mig_n_112,
      DIB(1) => u_ddr_mig_n_109,
      DIB(0) => u_ddr_mig_n_110,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0\,
      DOA(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1\,
      DOB(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2\,
      DOB(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3\,
      DOC(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4\,
      DOC(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
u_ddr_mig: entity work.ddr_ddr_mig
     port map (
      CLKB0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\,
      CLKB0_6 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\,
      Q(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_rd_data_end => app_rd_data_end,
      app_rd_data_valid => app_rd_data_valid,
      app_rdy => app_rdy,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_wdf_data(63 downto 0) => app_wdf_data(63 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(7 downto 0) => app_wdf_mask(7 downto 0),
      app_wdf_rdy => app_wdf_rdy,
      app_wdf_wren => app_wdf_wren,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      ddr_ck_out(1) => ddr2_ck_n(0),
      ddr_ck_out(0) => ddr2_ck_p(0),
      device_temp_i(11 downto 0) => device_temp_i(11 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(31 downto 28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(67 downto 64),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(27 downto 24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(59 downto 56),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(23 downto 20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(51 downto 48),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(19 downto 16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(43 downto 40),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(15 downto 12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(35 downto 32),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(11 downto 8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(19 downto 16),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(7 downto 4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(11 downto 8),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(3 downto 0),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(31 downto 28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(75 downto 72),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(27 downto 24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(67 downto 64),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(23 downto 20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(59 downto 56),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(19 downto 16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(51 downto 48),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(15 downto 12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(43 downto 40),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(11 downto 8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(35 downto 32),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(7 downto 4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(27 downto 24),
      \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(11 downto 8),
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(59 downto 6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(77 downto 24),
      \gen_mux_rd[5].mux_rd_fall0_r_reg[5]\(5 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(11 downto 6),
      \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(65 downto 24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(71 downto 30),
      \gen_mux_rd[6].mux_rd_fall1_r_reg[6]\(23 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(23 downto 0),
      init_calib_complete => init_calib_complete,
      iserdes_clk => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\,
      iserdes_clk_0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\,
      mem_out(77) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4\,
      mem_out(76) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5\,
      mem_out(75) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2\,
      mem_out(74) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3\,
      mem_out(73) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0\,
      mem_out(72) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1\,
      mem_out(71) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4\,
      mem_out(70) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5\,
      mem_out(69) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2\,
      mem_out(68) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3\,
      mem_out(67) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0\,
      mem_out(66) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1\,
      mem_out(65) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4\,
      mem_out(64) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5\,
      mem_out(63) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2\,
      mem_out(62) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3\,
      mem_out(61) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0\,
      mem_out(60) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1\,
      mem_out(59) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4\,
      mem_out(58) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5\,
      mem_out(57) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2\,
      mem_out(56) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3\,
      mem_out(55) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0\,
      mem_out(54) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1\,
      mem_out(53) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4\,
      mem_out(52) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5\,
      mem_out(51) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2\,
      mem_out(50) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3\,
      mem_out(49) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0\,
      mem_out(48) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1\,
      mem_out(47) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4\,
      mem_out(46) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5\,
      mem_out(45) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2\,
      mem_out(44) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3\,
      mem_out(43) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0\,
      mem_out(42) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1\,
      mem_out(41) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4\,
      mem_out(40) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5\,
      mem_out(39) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2\,
      mem_out(38) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3\,
      mem_out(37) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0\,
      mem_out(36) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1\,
      mem_out(35) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4\,
      mem_out(34) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5\,
      mem_out(33) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2\,
      mem_out(32) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3\,
      mem_out(31) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0\,
      mem_out(30) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1\,
      mem_out(29) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4\,
      mem_out(28) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5\,
      mem_out(27) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2\,
      mem_out(26) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3\,
      mem_out(25) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0\,
      mem_out(24) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1\,
      mem_out(23) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4\,
      mem_out(22) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5\,
      mem_out(21) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2\,
      mem_out(20) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3\,
      mem_out(19) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0\,
      mem_out(18) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1\,
      mem_out(17) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4\,
      mem_out(16) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5\,
      mem_out(15) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2\,
      mem_out(14) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3\,
      mem_out(13) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0\,
      mem_out(12) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1\,
      mem_out(11) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4\,
      mem_out(10) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5\,
      mem_out(9) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2\,
      mem_out(8) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3\,
      mem_out(7) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0\,
      mem_out(6) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1\,
      mem_out(5) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4\,
      mem_out(4) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5\,
      mem_out(3) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2\,
      mem_out(2) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3\,
      mem_out(1) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0\,
      mem_out(0) => \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1\,
      \my_empty_reg[7]\(35) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(53),
      \my_empty_reg[7]\(34) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(37),
      \my_empty_reg[7]\(33) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(21),
      \my_empty_reg[7]\(32) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(5),
      \my_empty_reg[7]\(31) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(55),
      \my_empty_reg[7]\(30) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(39),
      \my_empty_reg[7]\(29) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(23),
      \my_empty_reg[7]\(28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(7),
      \my_empty_reg[7]\(27) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(52),
      \my_empty_reg[7]\(26) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(36),
      \my_empty_reg[7]\(25) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(20),
      \my_empty_reg[7]\(24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(4),
      \my_empty_reg[7]\(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(49),
      \my_empty_reg[7]\(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(33),
      \my_empty_reg[7]\(21) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(17),
      \my_empty_reg[7]\(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(1),
      \my_empty_reg[7]\(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(51),
      \my_empty_reg[7]\(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(35),
      \my_empty_reg[7]\(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(19),
      \my_empty_reg[7]\(16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(3),
      \my_empty_reg[7]\(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(54),
      \my_empty_reg[7]\(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(38),
      \my_empty_reg[7]\(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(22),
      \my_empty_reg[7]\(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(6),
      \my_empty_reg[7]\(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(48),
      \my_empty_reg[7]\(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(32),
      \my_empty_reg[7]\(9) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(16),
      \my_empty_reg[7]\(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(0),
      \my_empty_reg[7]\(7) => u_ddr_mig_n_101,
      \my_empty_reg[7]\(6) => u_ddr_mig_n_102,
      \my_empty_reg[7]\(5) => u_ddr_mig_n_103,
      \my_empty_reg[7]\(4) => u_ddr_mig_n_104,
      \my_empty_reg[7]\(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(50),
      \my_empty_reg[7]\(2) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(34),
      \my_empty_reg[7]\(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(18),
      \my_empty_reg[7]\(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(2),
      \my_empty_reg[7]_0\(35) => u_ddr_mig_n_109,
      \my_empty_reg[7]_0\(34) => u_ddr_mig_n_110,
      \my_empty_reg[7]_0\(33) => u_ddr_mig_n_111,
      \my_empty_reg[7]_0\(32) => u_ddr_mig_n_112,
      \my_empty_reg[7]_0\(31) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(62),
      \my_empty_reg[7]_0\(30) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(46),
      \my_empty_reg[7]_0\(29) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(30),
      \my_empty_reg[7]_0\(28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(14),
      \my_empty_reg[7]_0\(27) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(59),
      \my_empty_reg[7]_0\(26) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(43),
      \my_empty_reg[7]_0\(25) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(27),
      \my_empty_reg[7]_0\(24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(11),
      \my_empty_reg[7]_0\(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(57),
      \my_empty_reg[7]_0\(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(41),
      \my_empty_reg[7]_0\(21) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(25),
      \my_empty_reg[7]_0\(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(9),
      \my_empty_reg[7]_0\(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(58),
      \my_empty_reg[7]_0\(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(42),
      \my_empty_reg[7]_0\(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(26),
      \my_empty_reg[7]_0\(16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(10),
      \my_empty_reg[7]_0\(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(60),
      \my_empty_reg[7]_0\(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(44),
      \my_empty_reg[7]_0\(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(28),
      \my_empty_reg[7]_0\(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(12),
      \my_empty_reg[7]_0\(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(63),
      \my_empty_reg[7]_0\(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(47),
      \my_empty_reg[7]_0\(9) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(31),
      \my_empty_reg[7]_0\(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(15),
      \my_empty_reg[7]_0\(7) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(56),
      \my_empty_reg[7]_0\(6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(40),
      \my_empty_reg[7]_0\(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(24),
      \my_empty_reg[7]_0\(4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(8),
      \my_empty_reg[7]_0\(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(61),
      \my_empty_reg[7]_0\(2) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(45),
      \my_empty_reg[7]_0\(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(29),
      \my_empty_reg[7]_0\(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(13),
      \out\(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      phy_dout(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(22),
      phy_dout(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(9),
      phy_dout(21) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(18),
      phy_dout(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(5),
      phy_dout(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(14),
      phy_dout(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(1),
      phy_dout(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      phy_dout(16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      phy_dout(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      phy_dout(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      phy_dout(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(23),
      phy_dout(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(10),
      phy_dout(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(13),
      phy_dout(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(0),
      phy_dout(9) => u_ddr_mig_n_63,
      phy_dout(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(0),
      phy_dout(7) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      phy_dout(6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      phy_dout(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(16),
      phy_dout(4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(3),
      phy_dout(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(15),
      phy_dout(2) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(2),
      phy_dout(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(25),
      phy_dout(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(12),
      rd_ptr(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr\(3 downto 0),
      \rd_ptr_reg[3]\(77) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4\,
      \rd_ptr_reg[3]\(76) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5\,
      \rd_ptr_reg[3]\(75) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2\,
      \rd_ptr_reg[3]\(74) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3\,
      \rd_ptr_reg[3]\(73) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0\,
      \rd_ptr_reg[3]\(72) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1\,
      \rd_ptr_reg[3]\(71) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4\,
      \rd_ptr_reg[3]\(70) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5\,
      \rd_ptr_reg[3]\(69) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2\,
      \rd_ptr_reg[3]\(68) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3\,
      \rd_ptr_reg[3]\(67) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0\,
      \rd_ptr_reg[3]\(66) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1\,
      \rd_ptr_reg[3]\(65) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4\,
      \rd_ptr_reg[3]\(64) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5\,
      \rd_ptr_reg[3]\(63) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2\,
      \rd_ptr_reg[3]\(62) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3\,
      \rd_ptr_reg[3]\(61) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0\,
      \rd_ptr_reg[3]\(60) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1\,
      \rd_ptr_reg[3]\(59) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4\,
      \rd_ptr_reg[3]\(58) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5\,
      \rd_ptr_reg[3]\(57) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2\,
      \rd_ptr_reg[3]\(56) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3\,
      \rd_ptr_reg[3]\(55) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0\,
      \rd_ptr_reg[3]\(54) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1\,
      \rd_ptr_reg[3]\(53) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4\,
      \rd_ptr_reg[3]\(52) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5\,
      \rd_ptr_reg[3]\(51) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2\,
      \rd_ptr_reg[3]\(50) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3\,
      \rd_ptr_reg[3]\(49) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0\,
      \rd_ptr_reg[3]\(48) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1\,
      \rd_ptr_reg[3]\(47) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4\,
      \rd_ptr_reg[3]\(46) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5\,
      \rd_ptr_reg[3]\(45) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2\,
      \rd_ptr_reg[3]\(44) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3\,
      \rd_ptr_reg[3]\(43) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0\,
      \rd_ptr_reg[3]\(42) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1\,
      \rd_ptr_reg[3]\(41) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4\,
      \rd_ptr_reg[3]\(40) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5\,
      \rd_ptr_reg[3]\(39) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2\,
      \rd_ptr_reg[3]\(38) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3\,
      \rd_ptr_reg[3]\(37) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0\,
      \rd_ptr_reg[3]\(36) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1\,
      \rd_ptr_reg[3]\(35) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4\,
      \rd_ptr_reg[3]\(34) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5\,
      \rd_ptr_reg[3]\(33) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2\,
      \rd_ptr_reg[3]\(32) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3\,
      \rd_ptr_reg[3]\(31) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0\,
      \rd_ptr_reg[3]\(30) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1\,
      \rd_ptr_reg[3]\(29) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4\,
      \rd_ptr_reg[3]\(28) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5\,
      \rd_ptr_reg[3]\(27) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2\,
      \rd_ptr_reg[3]\(26) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3\,
      \rd_ptr_reg[3]\(25) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0\,
      \rd_ptr_reg[3]\(24) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1\,
      \rd_ptr_reg[3]\(23) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4\,
      \rd_ptr_reg[3]\(22) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5\,
      \rd_ptr_reg[3]\(21) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2\,
      \rd_ptr_reg[3]\(20) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3\,
      \rd_ptr_reg[3]\(19) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0\,
      \rd_ptr_reg[3]\(18) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1\,
      \rd_ptr_reg[3]\(17) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4\,
      \rd_ptr_reg[3]\(16) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5\,
      \rd_ptr_reg[3]\(15) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2\,
      \rd_ptr_reg[3]\(14) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3\,
      \rd_ptr_reg[3]\(13) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0\,
      \rd_ptr_reg[3]\(12) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1\,
      \rd_ptr_reg[3]\(11) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4\,
      \rd_ptr_reg[3]\(10) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5\,
      \rd_ptr_reg[3]\(9) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2\,
      \rd_ptr_reg[3]\(8) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3\,
      \rd_ptr_reg[3]\(7) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0\,
      \rd_ptr_reg[3]\(6) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1\,
      \rd_ptr_reg[3]\(5) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4\,
      \rd_ptr_reg[3]\(4) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5\,
      \rd_ptr_reg[3]\(3) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2\,
      \rd_ptr_reg[3]\(2) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3\,
      \rd_ptr_reg[3]\(1) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0\,
      \rd_ptr_reg[3]\(0) => \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1\,
      \rd_ptr_reg[3]_0\(79 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(79 downto 0),
      \rd_ptr_timing_reg[1]\(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      \rd_ptr_timing_reg[2]\ => u_ddr_mig_n_9,
      \rd_ptr_timing_reg[2]_0\ => u_ddr_mig_n_10,
      \rd_ptr_timing_reg[2]_1\ => u_ddr_mig_n_11,
      \rd_ptr_timing_reg[2]_2\ => u_ddr_mig_n_12,
      \rd_ptr_timing_reg[2]_3\ => u_ddr_mig_n_20,
      \rd_ptr_timing_reg[2]_4\ => u_ddr_mig_n_21,
      \rd_ptr_timing_reg[2]_5\ => u_ddr_mig_n_22,
      \rd_ptr_timing_reg[2]_6\ => u_ddr_mig_n_23,
      sys_clk_i => sys_clk_i,
      sys_rst => sys_rst,
      ui_clk => \^ui_clk\,
      ui_clk_sync_rst => ui_clk_sync_rst,
      wr_en => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\,
      wr_en_2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\,
      wr_en_3 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_en_4 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_en_5 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_ptr(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      wr_ptr_1(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      \wr_ptr_timing_reg[2]\(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      \wr_ptr_timing_reg[2]_0\(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0)
    );
end STRUCTURE;
