library ieee;
use ieee.std_logic_1164.all;

entity mux4x1 is port
(
	i_A  : in std_logic_vector (15 downto 0); 
	i_B  : in std_logic_vector (15 downto 0); 
	i_C  : in std_logic_vector (15 downto 0); 
	i_D  : in std_logic_vector (15 downto 0); 
	o_S  : out std_logic_vector (15 downto 0);
	i_SEL  : in std_logic_vector (1 downto 0);

);
end mux4x1;

architecture arch_mux of mux4x1 is
begin
  with SEL select
  o_S <= i_A when "00",
         i_A when "01",
			i_C when "10",
			i_D when "11",
			i_D when others;
end arch_mux;
