From: Misael Lopez Cruz <misael.lopez@ti.com>
Date: Thu, 21 Apr 2011 23:15:04 +0000 (-0500)
Subject: ASoC: ABE HAL: Update to release 09.30
X-Git-Url: http://git.omapzoom.org/?p=kernel%2Fomap.git;a=commitdiff_plain;h=cec153c54e1142cb111592069fb57f66eddb7cf2

ASoC: ABE HAL: Update to release 09.30

Update ABE HAL to release 09.30.

Change-Id: Iaff00d289c3b7f189116817c58fe3e7149e78631
Signed-off-by: Misael Lopez Cruz <misael.lopez@ti.com>
---

Index: kernel/sound/soc/omap/abe/abe_api.c
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_api.c	2011-04-18 15:44:23.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_api.c	2011-04-22 11:55:37.237106744 +0900
@@ -86,6 +86,10 @@
 	abe->dbg_activity_log_write_pointer = 0;
 	/* IRQ & DBG circular read pointer in DMEM */
 	abe->irq_dbg_read_ptr = 0;
+	/* PDM_DL enable/disable collisions */
+	abe->pdm_dl1_status = 0;
+	abe->pdm_dl2_status = 0;
+	abe->pdm_vib_status = 0;
 	/* default = disable the mixer's adaptive gain control */
 	abe_use_compensated_gain(0);
 	/* reset the default gain values */
@@ -831,6 +835,29 @@
 	abe_port_protocol_t *protocol;
 
 	_log(id_disable_data_transfer, id, 0, 0);
+	/*
+	 * there is only one PDM_DL physical port shared
+	 * with DL1/DL2/VIB. Here is a check for the need to stop
+	 * PDM_DL if some activity is already on
+	 */
+	if (id == PDM_DL1_PORT) {
+		abe->pdm_dl1_status = 0;
+		if (abe->pdm_dl2_status || abe->pdm_vib_status)
+			return 0;
+		id = PDM_DL_PORT;
+	}
+	if (id == PDM_DL2_PORT) {
+		abe->pdm_dl2_status = 0;
+		if (abe->pdm_dl1_status || abe->pdm_vib_status)
+			return 0;
+		id = PDM_DL_PORT;
+	}
+	if (id == PDM_VIB_PORT) {
+		abe->pdm_vib_status = 0;
+		if (abe->pdm_dl1_status || abe->pdm_dl2_status)
+			return 0;
+		id = PDM_DL_PORT;
+	}
 	/* MM_DL managed in ping-pong */
 	if (id == MM_DL_PORT) {
 		protocol = &(abe_port[MM_DL_PORT].protocol);
@@ -865,6 +892,29 @@
 	abe_data_format_t format;
 
 	_log(id_enable_data_transfer, id, 0, 0);
+	/*
+	 * there is only one PDM_DL physical port shared
+	 * with DL1/DL2/VIB. Here is a check for the need to enable
+	 * PDM_DL when some activity is already on
+	 */
+	if (id == PDM_DL1_PORT) {
+		id = PDM_DL_PORT;
+		if (abe->pdm_dl1_status == 1)
+			return 0;
+		abe->pdm_dl1_status = 1;
+	}
+	if (id == PDM_DL2_PORT) {
+		id = PDM_DL_PORT;
+		if (abe->pdm_dl2_status == 1)
+			return 0;
+		abe->pdm_dl2_status = 1;
+	}
+	if (id == PDM_VIB_PORT) {
+		id = PDM_DL_PORT;
+		if (abe->pdm_vib_status == 1)
+			return 0;
+		abe->pdm_vib_status = 1;
+	}
 	abe_clean_temporary_buffers(id);
 	if (id == PDM_UL_PORT) {
 		/* initializes the ABE ATC descriptors in DMEM - MCPDM_UL */
Index: kernel/sound/soc/omap/abe/abe_api.h
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_api.h	2011-04-18 15:44:23.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_api.h	2011-04-22 11:55:37.237106744 +0900
@@ -73,6 +73,10 @@
 	u32 desired_ramp_delay_ms[MAX_NBGAIN_CMEM];
 	struct mutex mutex;
 
+	u32 pdm_dl1_status;
+	u32 pdm_dl2_status;
+	u32 pdm_vib_status;
+
 	/* Debug Data */
 	u32 irq_dbg_read_ptr;
 	u32 dbg_activity_log[D_DEBUG_HAL_TASK_sizeof];
Index: kernel/sound/soc/omap/abe/abe_cm_addr.h
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_cm_addr.h	2011-04-18 15:44:23.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_cm_addr.h	2011-04-22 11:55:37.237106744 +0900
@@ -58,264 +58,267 @@
 #ifndef _ABE_CM_ADDR_H_
 #define _ABE_CM_ADDR_H_
 #define init_CM_ADDR                                        0
-#define init_CM_ADDR_END                                    310
-#define init_CM_sizeof                                      311
-#define C_Data_LSB_2_ADDR                                   311
-#define C_Data_LSB_2_ADDR_END                               311
+#define init_CM_ADDR_END                                    313
+#define init_CM_sizeof                                      314
+#define C_Data_LSB_2_ADDR                                   314
+#define C_Data_LSB_2_ADDR_END                               314
 #define C_Data_LSB_2_sizeof                                 1
-#define C_1_Alpha_ADDR                                      312
-#define C_1_Alpha_ADDR_END                                  329
+#define C_1_Alpha_ADDR                                      315
+#define C_1_Alpha_ADDR_END                                  332
 #define C_1_Alpha_sizeof                                    18
-#define C_Alpha_ADDR                                        330
-#define C_Alpha_ADDR_END                                    347
+#define C_Alpha_ADDR                                        333
+#define C_Alpha_ADDR_END                                    350
 #define C_Alpha_sizeof                                      18
-#define C_GainsWRamp_ADDR                                   348
-#define C_GainsWRamp_ADDR_END                               361
+#define C_GainsWRamp_ADDR                                   351
+#define C_GainsWRamp_ADDR_END                               364
 #define C_GainsWRamp_sizeof                                 14
-#define C_Gains_DL1M_ADDR                                   362
-#define C_Gains_DL1M_ADDR_END                               365
+#define C_Gains_DL1M_ADDR                                   365
+#define C_Gains_DL1M_ADDR_END                               368
 #define C_Gains_DL1M_sizeof                                 4
-#define C_Gains_DL2M_ADDR                                   366
-#define C_Gains_DL2M_ADDR_END                               369
+#define C_Gains_DL2M_ADDR                                   369
+#define C_Gains_DL2M_ADDR_END                               372
 #define C_Gains_DL2M_sizeof                                 4
-#define C_Gains_EchoM_ADDR                                  370
-#define C_Gains_EchoM_ADDR_END                              371
+#define C_Gains_EchoM_ADDR                                  373
+#define C_Gains_EchoM_ADDR_END                              374
 #define C_Gains_EchoM_sizeof                                2
-#define C_Gains_SDTM_ADDR                                   372
-#define C_Gains_SDTM_ADDR_END                               373
+#define C_Gains_SDTM_ADDR                                   375
+#define C_Gains_SDTM_ADDR_END                               376
 #define C_Gains_SDTM_sizeof                                 2
-#define C_Gains_VxRecM_ADDR                                 374
-#define C_Gains_VxRecM_ADDR_END                             377
+#define C_Gains_VxRecM_ADDR                                 377
+#define C_Gains_VxRecM_ADDR_END                             380
 #define C_Gains_VxRecM_sizeof                               4
-#define C_Gains_ULM_ADDR                                    378
-#define C_Gains_ULM_ADDR_END                                381
+#define C_Gains_ULM_ADDR                                    381
+#define C_Gains_ULM_ADDR_END                                384
 #define C_Gains_ULM_sizeof                                  4
-#define C_Gains_BTUL_ADDR                                   382
-#define C_Gains_BTUL_ADDR_END                               383
+#define C_Gains_BTUL_ADDR                                   385
+#define C_Gains_BTUL_ADDR_END                               386
 #define C_Gains_BTUL_sizeof                                 2
-#define C_SDT_Coefs_ADDR                                    384
-#define C_SDT_Coefs_ADDR_END                                392
+#define C_SDT_Coefs_ADDR                                    387
+#define C_SDT_Coefs_ADDR_END                                395
 #define C_SDT_Coefs_sizeof                                  9
-#define C_CoefASRC1_VX_ADDR                                 393
-#define C_CoefASRC1_VX_ADDR_END                             411
+#define C_CoefASRC1_VX_ADDR                                 396
+#define C_CoefASRC1_VX_ADDR_END                             414
 #define C_CoefASRC1_VX_sizeof                               19
-#define C_CoefASRC2_VX_ADDR                                 412
-#define C_CoefASRC2_VX_ADDR_END                             430
+#define C_CoefASRC2_VX_ADDR                                 415
+#define C_CoefASRC2_VX_ADDR_END                             433
 #define C_CoefASRC2_VX_sizeof                               19
-#define C_CoefASRC3_VX_ADDR                                 431
-#define C_CoefASRC3_VX_ADDR_END                             449
+#define C_CoefASRC3_VX_ADDR                                 434
+#define C_CoefASRC3_VX_ADDR_END                             452
 #define C_CoefASRC3_VX_sizeof                               19
-#define C_CoefASRC4_VX_ADDR                                 450
-#define C_CoefASRC4_VX_ADDR_END                             468
+#define C_CoefASRC4_VX_ADDR                                 453
+#define C_CoefASRC4_VX_ADDR_END                             471
 #define C_CoefASRC4_VX_sizeof                               19
-#define C_CoefASRC5_VX_ADDR                                 469
-#define C_CoefASRC5_VX_ADDR_END                             487
+#define C_CoefASRC5_VX_ADDR                                 472
+#define C_CoefASRC5_VX_ADDR_END                             490
 #define C_CoefASRC5_VX_sizeof                               19
-#define C_CoefASRC6_VX_ADDR                                 488
-#define C_CoefASRC6_VX_ADDR_END                             506
+#define C_CoefASRC6_VX_ADDR                                 491
+#define C_CoefASRC6_VX_ADDR_END                             509
 #define C_CoefASRC6_VX_sizeof                               19
-#define C_CoefASRC7_VX_ADDR                                 507
-#define C_CoefASRC7_VX_ADDR_END                             525
+#define C_CoefASRC7_VX_ADDR                                 510
+#define C_CoefASRC7_VX_ADDR_END                             528
 #define C_CoefASRC7_VX_sizeof                               19
-#define C_CoefASRC8_VX_ADDR                                 526
-#define C_CoefASRC8_VX_ADDR_END                             544
+#define C_CoefASRC8_VX_ADDR                                 529
+#define C_CoefASRC8_VX_ADDR_END                             547
 #define C_CoefASRC8_VX_sizeof                               19
-#define C_CoefASRC9_VX_ADDR                                 545
-#define C_CoefASRC9_VX_ADDR_END                             563
+#define C_CoefASRC9_VX_ADDR                                 548
+#define C_CoefASRC9_VX_ADDR_END                             566
 #define C_CoefASRC9_VX_sizeof                               19
-#define C_CoefASRC10_VX_ADDR                                564
-#define C_CoefASRC10_VX_ADDR_END                            582
+#define C_CoefASRC10_VX_ADDR                                567
+#define C_CoefASRC10_VX_ADDR_END                            585
 #define C_CoefASRC10_VX_sizeof                              19
-#define C_CoefASRC11_VX_ADDR                                583
-#define C_CoefASRC11_VX_ADDR_END                            601
+#define C_CoefASRC11_VX_ADDR                                586
+#define C_CoefASRC11_VX_ADDR_END                            604
 #define C_CoefASRC11_VX_sizeof                              19
-#define C_CoefASRC12_VX_ADDR                                602
-#define C_CoefASRC12_VX_ADDR_END                            620
+#define C_CoefASRC12_VX_ADDR                                605
+#define C_CoefASRC12_VX_ADDR_END                            623
 #define C_CoefASRC12_VX_sizeof                              19
-#define C_CoefASRC13_VX_ADDR                                621
-#define C_CoefASRC13_VX_ADDR_END                            639
+#define C_CoefASRC13_VX_ADDR                                624
+#define C_CoefASRC13_VX_ADDR_END                            642
 #define C_CoefASRC13_VX_sizeof                              19
-#define C_CoefASRC14_VX_ADDR                                640
-#define C_CoefASRC14_VX_ADDR_END                            658
+#define C_CoefASRC14_VX_ADDR                                643
+#define C_CoefASRC14_VX_ADDR_END                            661
 #define C_CoefASRC14_VX_sizeof                              19
-#define C_CoefASRC15_VX_ADDR                                659
-#define C_CoefASRC15_VX_ADDR_END                            677
+#define C_CoefASRC15_VX_ADDR                                662
+#define C_CoefASRC15_VX_ADDR_END                            680
 #define C_CoefASRC15_VX_sizeof                              19
-#define C_CoefASRC16_VX_ADDR                                678
-#define C_CoefASRC16_VX_ADDR_END                            696
+#define C_CoefASRC16_VX_ADDR                                681
+#define C_CoefASRC16_VX_ADDR_END                            699
 #define C_CoefASRC16_VX_sizeof                              19
-#define C_AlphaCurrent_UL_VX_ADDR                           697
-#define C_AlphaCurrent_UL_VX_ADDR_END                       697
+#define C_AlphaCurrent_UL_VX_ADDR                           700
+#define C_AlphaCurrent_UL_VX_ADDR_END                       700
 #define C_AlphaCurrent_UL_VX_sizeof                         1
-#define C_BetaCurrent_UL_VX_ADDR                            698
-#define C_BetaCurrent_UL_VX_ADDR_END                        698
+#define C_BetaCurrent_UL_VX_ADDR                            701
+#define C_BetaCurrent_UL_VX_ADDR_END                        701
 #define C_BetaCurrent_UL_VX_sizeof                          1
-#define C_AlphaCurrent_DL_VX_ADDR                           699
-#define C_AlphaCurrent_DL_VX_ADDR_END                       699
+#define C_AlphaCurrent_DL_VX_ADDR                           702
+#define C_AlphaCurrent_DL_VX_ADDR_END                       702
 #define C_AlphaCurrent_DL_VX_sizeof                         1
-#define C_BetaCurrent_DL_VX_ADDR                            700
-#define C_BetaCurrent_DL_VX_ADDR_END                        700
+#define C_BetaCurrent_DL_VX_ADDR                            703
+#define C_BetaCurrent_DL_VX_ADDR_END                        703
 #define C_BetaCurrent_DL_VX_sizeof                          1
-#define C_CoefASRC1_MM_ADDR                                 701
-#define C_CoefASRC1_MM_ADDR_END                             718
+#define C_CoefASRC1_MM_ADDR                                 704
+#define C_CoefASRC1_MM_ADDR_END                             721
 #define C_CoefASRC1_MM_sizeof                               18
-#define C_CoefASRC2_MM_ADDR                                 719
-#define C_CoefASRC2_MM_ADDR_END                             736
+#define C_CoefASRC2_MM_ADDR                                 722
+#define C_CoefASRC2_MM_ADDR_END                             739
 #define C_CoefASRC2_MM_sizeof                               18
-#define C_CoefASRC3_MM_ADDR                                 737
-#define C_CoefASRC3_MM_ADDR_END                             754
+#define C_CoefASRC3_MM_ADDR                                 740
+#define C_CoefASRC3_MM_ADDR_END                             757
 #define C_CoefASRC3_MM_sizeof                               18
-#define C_CoefASRC4_MM_ADDR                                 755
-#define C_CoefASRC4_MM_ADDR_END                             772
+#define C_CoefASRC4_MM_ADDR                                 758
+#define C_CoefASRC4_MM_ADDR_END                             775
 #define C_CoefASRC4_MM_sizeof                               18
-#define C_CoefASRC5_MM_ADDR                                 773
-#define C_CoefASRC5_MM_ADDR_END                             790
+#define C_CoefASRC5_MM_ADDR                                 776
+#define C_CoefASRC5_MM_ADDR_END                             793
 #define C_CoefASRC5_MM_sizeof                               18
-#define C_CoefASRC6_MM_ADDR                                 791
-#define C_CoefASRC6_MM_ADDR_END                             808
+#define C_CoefASRC6_MM_ADDR                                 794
+#define C_CoefASRC6_MM_ADDR_END                             811
 #define C_CoefASRC6_MM_sizeof                               18
-#define C_CoefASRC7_MM_ADDR                                 809
-#define C_CoefASRC7_MM_ADDR_END                             826
+#define C_CoefASRC7_MM_ADDR                                 812
+#define C_CoefASRC7_MM_ADDR_END                             829
 #define C_CoefASRC7_MM_sizeof                               18
-#define C_CoefASRC8_MM_ADDR                                 827
-#define C_CoefASRC8_MM_ADDR_END                             844
+#define C_CoefASRC8_MM_ADDR                                 830
+#define C_CoefASRC8_MM_ADDR_END                             847
 #define C_CoefASRC8_MM_sizeof                               18
-#define C_CoefASRC9_MM_ADDR                                 845
-#define C_CoefASRC9_MM_ADDR_END                             862
+#define C_CoefASRC9_MM_ADDR                                 848
+#define C_CoefASRC9_MM_ADDR_END                             865
 #define C_CoefASRC9_MM_sizeof                               18
-#define C_CoefASRC10_MM_ADDR                                863
-#define C_CoefASRC10_MM_ADDR_END                            880
+#define C_CoefASRC10_MM_ADDR                                866
+#define C_CoefASRC10_MM_ADDR_END                            883
 #define C_CoefASRC10_MM_sizeof                              18
-#define C_CoefASRC11_MM_ADDR                                881
-#define C_CoefASRC11_MM_ADDR_END                            898
+#define C_CoefASRC11_MM_ADDR                                884
+#define C_CoefASRC11_MM_ADDR_END                            901
 #define C_CoefASRC11_MM_sizeof                              18
-#define C_CoefASRC12_MM_ADDR                                899
-#define C_CoefASRC12_MM_ADDR_END                            916
+#define C_CoefASRC12_MM_ADDR                                902
+#define C_CoefASRC12_MM_ADDR_END                            919
 #define C_CoefASRC12_MM_sizeof                              18
-#define C_CoefASRC13_MM_ADDR                                917
-#define C_CoefASRC13_MM_ADDR_END                            934
+#define C_CoefASRC13_MM_ADDR                                920
+#define C_CoefASRC13_MM_ADDR_END                            937
 #define C_CoefASRC13_MM_sizeof                              18
-#define C_CoefASRC14_MM_ADDR                                935
-#define C_CoefASRC14_MM_ADDR_END                            952
+#define C_CoefASRC14_MM_ADDR                                938
+#define C_CoefASRC14_MM_ADDR_END                            955
 #define C_CoefASRC14_MM_sizeof                              18
-#define C_CoefASRC15_MM_ADDR                                953
-#define C_CoefASRC15_MM_ADDR_END                            970
+#define C_CoefASRC15_MM_ADDR                                956
+#define C_CoefASRC15_MM_ADDR_END                            973
 #define C_CoefASRC15_MM_sizeof                              18
-#define C_CoefASRC16_MM_ADDR                                971
-#define C_CoefASRC16_MM_ADDR_END                            988
+#define C_CoefASRC16_MM_ADDR                                974
+#define C_CoefASRC16_MM_ADDR_END                            991
 #define C_CoefASRC16_MM_sizeof                              18
-#define C_AlphaCurrent_MM_EXT_IN_ADDR                       989
-#define C_AlphaCurrent_MM_EXT_IN_ADDR_END                   989
+#define C_AlphaCurrent_MM_EXT_IN_ADDR                       992
+#define C_AlphaCurrent_MM_EXT_IN_ADDR_END                   992
 #define C_AlphaCurrent_MM_EXT_IN_sizeof                     1
-#define C_BetaCurrent_MM_EXT_IN_ADDR                        990
-#define C_BetaCurrent_MM_EXT_IN_ADDR_END                    990
+#define C_BetaCurrent_MM_EXT_IN_ADDR                        993
+#define C_BetaCurrent_MM_EXT_IN_ADDR_END                    993
 #define C_BetaCurrent_MM_EXT_IN_sizeof                      1
-#define C_DL2_L_Coefs_ADDR                                  991
-#define C_DL2_L_Coefs_ADDR_END                              1015
+#define C_DL2_L_Coefs_ADDR                                  994
+#define C_DL2_L_Coefs_ADDR_END                              1018
 #define C_DL2_L_Coefs_sizeof                                25
-#define C_DL2_R_Coefs_ADDR                                  1016
-#define C_DL2_R_Coefs_ADDR_END                              1040
+#define C_DL2_R_Coefs_ADDR                                  1019
+#define C_DL2_R_Coefs_ADDR_END                              1043
 #define C_DL2_R_Coefs_sizeof                                25
-#define C_DL1_Coefs_ADDR                                    1041
-#define C_DL1_Coefs_ADDR_END                                1065
+#define C_DL1_Coefs_ADDR                                    1044
+#define C_DL1_Coefs_ADDR_END                                1068
 #define C_DL1_Coefs_sizeof                                  25
-#define C_SRC_3_LP_Coefs_ADDR                               1066
-#define C_SRC_3_LP_Coefs_ADDR_END                           1078
+#define C_SRC_3_LP_Coefs_ADDR                               1069
+#define C_SRC_3_LP_Coefs_ADDR_END                           1081
 #define C_SRC_3_LP_Coefs_sizeof                             13
-#define C_SRC_3_LP_GAIN_Coefs_ADDR                          1079
-#define C_SRC_3_LP_GAIN_Coefs_ADDR_END                      1091
+#define C_SRC_3_LP_GAIN_Coefs_ADDR                          1082
+#define C_SRC_3_LP_GAIN_Coefs_ADDR_END                      1094
 #define C_SRC_3_LP_GAIN_Coefs_sizeof                        13
-#define C_SRC_3_HP_Coefs_ADDR                               1092
-#define C_SRC_3_HP_Coefs_ADDR_END                           1096
+#define C_SRC_3_HP_Coefs_ADDR                               1095
+#define C_SRC_3_HP_Coefs_ADDR_END                           1099
 #define C_SRC_3_HP_Coefs_sizeof                             5
-#define C_SRC_6_LP_Coefs_ADDR                               1097
-#define C_SRC_6_LP_Coefs_ADDR_END                           1109
+#define C_SRC_6_LP_Coefs_ADDR                               1100
+#define C_SRC_6_LP_Coefs_ADDR_END                           1112
 #define C_SRC_6_LP_Coefs_sizeof                             13
-#define C_SRC_6_LP_GAIN_Coefs_ADDR                          1110
-#define C_SRC_6_LP_GAIN_Coefs_ADDR_END                      1122
+#define C_SRC_6_LP_GAIN_Coefs_ADDR                          1113
+#define C_SRC_6_LP_GAIN_Coefs_ADDR_END                      1125
 #define C_SRC_6_LP_GAIN_Coefs_sizeof                        13
-#define C_SRC_6_HP_Coefs_ADDR                               1123
-#define C_SRC_6_HP_Coefs_ADDR_END                           1129
+#define C_SRC_6_HP_Coefs_ADDR                               1126
+#define C_SRC_6_HP_Coefs_ADDR_END                           1132
 #define C_SRC_6_HP_Coefs_sizeof                             7
-#define C_APS_DL1_coeffs1_ADDR                              1130
-#define C_APS_DL1_coeffs1_ADDR_END                          1138
+#define C_APS_DL1_coeffs1_ADDR                              1133
+#define C_APS_DL1_coeffs1_ADDR_END                          1141
 #define C_APS_DL1_coeffs1_sizeof                            9
-#define C_APS_DL1_M_coeffs2_ADDR                            1139
-#define C_APS_DL1_M_coeffs2_ADDR_END                        1141
+#define C_APS_DL1_M_coeffs2_ADDR                            1142
+#define C_APS_DL1_M_coeffs2_ADDR_END                        1144
 #define C_APS_DL1_M_coeffs2_sizeof                          3
-#define C_APS_DL1_C_coeffs2_ADDR                            1142
-#define C_APS_DL1_C_coeffs2_ADDR_END                        1144
+#define C_APS_DL1_C_coeffs2_ADDR                            1145
+#define C_APS_DL1_C_coeffs2_ADDR_END                        1147
 #define C_APS_DL1_C_coeffs2_sizeof                          3
-#define C_APS_DL2_L_coeffs1_ADDR                            1145
-#define C_APS_DL2_L_coeffs1_ADDR_END                        1153
+#define C_APS_DL2_L_coeffs1_ADDR                            1148
+#define C_APS_DL2_L_coeffs1_ADDR_END                        1156
 #define C_APS_DL2_L_coeffs1_sizeof                          9
-#define C_APS_DL2_R_coeffs1_ADDR                            1154
-#define C_APS_DL2_R_coeffs1_ADDR_END                        1162
+#define C_APS_DL2_R_coeffs1_ADDR                            1157
+#define C_APS_DL2_R_coeffs1_ADDR_END                        1165
 #define C_APS_DL2_R_coeffs1_sizeof                          9
-#define C_APS_DL2_L_M_coeffs2_ADDR                          1163
-#define C_APS_DL2_L_M_coeffs2_ADDR_END                      1165
+#define C_APS_DL2_L_M_coeffs2_ADDR                          1166
+#define C_APS_DL2_L_M_coeffs2_ADDR_END                      1168
 #define C_APS_DL2_L_M_coeffs2_sizeof                        3
-#define C_APS_DL2_R_M_coeffs2_ADDR                          1166
-#define C_APS_DL2_R_M_coeffs2_ADDR_END                      1168
+#define C_APS_DL2_R_M_coeffs2_ADDR                          1169
+#define C_APS_DL2_R_M_coeffs2_ADDR_END                      1171
 #define C_APS_DL2_R_M_coeffs2_sizeof                        3
-#define C_APS_DL2_L_C_coeffs2_ADDR                          1169
-#define C_APS_DL2_L_C_coeffs2_ADDR_END                      1171
+#define C_APS_DL2_L_C_coeffs2_ADDR                          1172
+#define C_APS_DL2_L_C_coeffs2_ADDR_END                      1174
 #define C_APS_DL2_L_C_coeffs2_sizeof                        3
-#define C_APS_DL2_R_C_coeffs2_ADDR                          1172
-#define C_APS_DL2_R_C_coeffs2_ADDR_END                      1174
+#define C_APS_DL2_R_C_coeffs2_ADDR                          1175
+#define C_APS_DL2_R_C_coeffs2_ADDR_END                      1177
 #define C_APS_DL2_R_C_coeffs2_sizeof                        3
-#define C_AlphaCurrent_ECHO_REF_ADDR                        1175
-#define C_AlphaCurrent_ECHO_REF_ADDR_END                    1175
+#define C_AlphaCurrent_ECHO_REF_ADDR                        1178
+#define C_AlphaCurrent_ECHO_REF_ADDR_END                    1178
 #define C_AlphaCurrent_ECHO_REF_sizeof                      1
-#define C_BetaCurrent_ECHO_REF_ADDR                         1176
-#define C_BetaCurrent_ECHO_REF_ADDR_END                     1176
+#define C_BetaCurrent_ECHO_REF_ADDR                         1179
+#define C_BetaCurrent_ECHO_REF_ADDR_END                     1179
 #define C_BetaCurrent_ECHO_REF_sizeof                       1
-#define C_APS_DL1_EQ_ADDR                                   1177
-#define C_APS_DL1_EQ_ADDR_END                               1185
+#define C_APS_DL1_EQ_ADDR                                   1180
+#define C_APS_DL1_EQ_ADDR_END                               1188
 #define C_APS_DL1_EQ_sizeof                                 9
-#define C_APS_DL2_L_EQ_ADDR                                 1186
-#define C_APS_DL2_L_EQ_ADDR_END                             1194
+#define C_APS_DL2_L_EQ_ADDR                                 1189
+#define C_APS_DL2_L_EQ_ADDR_END                             1197
 #define C_APS_DL2_L_EQ_sizeof                               9
-#define C_APS_DL2_R_EQ_ADDR                                 1195
-#define C_APS_DL2_R_EQ_ADDR_END                             1203
+#define C_APS_DL2_R_EQ_ADDR                                 1198
+#define C_APS_DL2_R_EQ_ADDR_END                             1206
 #define C_APS_DL2_R_EQ_sizeof                               9
-#define C_Vibra2_consts_ADDR                                1204
-#define C_Vibra2_consts_ADDR_END                            1207
+#define C_Vibra2_consts_ADDR                                1207
+#define C_Vibra2_consts_ADDR_END                            1210
 #define C_Vibra2_consts_sizeof                              4
-#define C_Vibra1_coeffs_ADDR                                1208
-#define C_Vibra1_coeffs_ADDR_END                            1218
+#define C_Vibra1_coeffs_ADDR                                1211
+#define C_Vibra1_coeffs_ADDR_END                            1221
 #define C_Vibra1_coeffs_sizeof                              11
-#define C_48_96_LP_Coefs_ADDR                               1219
-#define C_48_96_LP_Coefs_ADDR_END                           1233
+#define C_48_96_LP_Coefs_ADDR                               1222
+#define C_48_96_LP_Coefs_ADDR_END                           1236
 #define C_48_96_LP_Coefs_sizeof                             15
-#define C_96_48_AMIC_Coefs_ADDR                             1234
-#define C_96_48_AMIC_Coefs_ADDR_END                         1252
+#define C_96_48_AMIC_Coefs_ADDR                             1237
+#define C_96_48_AMIC_Coefs_ADDR_END                         1255
 #define C_96_48_AMIC_Coefs_sizeof                           19
-#define C_96_48_DMIC_Coefs_ADDR                             1253
-#define C_96_48_DMIC_Coefs_ADDR_END                         1271
+#define C_96_48_DMIC_Coefs_ADDR                             1256
+#define C_96_48_DMIC_Coefs_ADDR_END                         1274
 #define C_96_48_DMIC_Coefs_sizeof                           19
-#define C_INPUT_SCALE_ADDR                                  1272
-#define C_INPUT_SCALE_ADDR_END                              1272
+#define C_INPUT_SCALE_ADDR                                  1275
+#define C_INPUT_SCALE_ADDR_END                              1275
 #define C_INPUT_SCALE_sizeof                                1
-#define C_OUTPUT_SCALE_ADDR                                 1273
-#define C_OUTPUT_SCALE_ADDR_END                             1273
+#define C_OUTPUT_SCALE_ADDR                                 1276
+#define C_OUTPUT_SCALE_ADDR_END                             1276
 #define C_OUTPUT_SCALE_sizeof                               1
-#define C_MUTE_SCALING_ADDR                                 1274
-#define C_MUTE_SCALING_ADDR_END                             1274
+#define C_MUTE_SCALING_ADDR                                 1277
+#define C_MUTE_SCALING_ADDR_END                             1277
 #define C_MUTE_SCALING_sizeof                               1
-#define C_GAINS_0DB_ADDR                                    1275
-#define C_GAINS_0DB_ADDR_END                                1276
+#define C_GAINS_0DB_ADDR                                    1278
+#define C_GAINS_0DB_ADDR_END                                1279
 #define C_GAINS_0DB_sizeof                                  2
-#define C_AlphaCurrent_BT_UL_ADDR                           1277
-#define C_AlphaCurrent_BT_UL_ADDR_END                       1277
+#define C_AlphaCurrent_BT_UL_ADDR                           1280
+#define C_AlphaCurrent_BT_UL_ADDR_END                       1280
 #define C_AlphaCurrent_BT_UL_sizeof                         1
-#define C_BetaCurrent_BT_UL_ADDR                            1278
-#define C_BetaCurrent_BT_UL_ADDR_END                        1278
+#define C_BetaCurrent_BT_UL_ADDR                            1281
+#define C_BetaCurrent_BT_UL_ADDR_END                        1281
 #define C_BetaCurrent_BT_UL_sizeof                          1
-#define C_AlphaCurrent_BT_DL_ADDR                           1279
-#define C_AlphaCurrent_BT_DL_ADDR_END                       1279
+#define C_AlphaCurrent_BT_DL_ADDR                           1282
+#define C_AlphaCurrent_BT_DL_ADDR_END                       1282
 #define C_AlphaCurrent_BT_DL_sizeof                         1
-#define C_BetaCurrent_BT_DL_ADDR                            1280
-#define C_BetaCurrent_BT_DL_ADDR_END                        1280
+#define C_BetaCurrent_BT_DL_ADDR                            1283
+#define C_BetaCurrent_BT_DL_ADDR_END                        1283
 #define C_BetaCurrent_BT_DL_sizeof                          1
+#define C_SRC_FIR6_LP_GAIN_Coefs_ADDR                       1284
+#define C_SRC_FIR6_LP_GAIN_Coefs_ADDR_END                   1451
+#define C_SRC_FIR6_LP_GAIN_Coefs_sizeof                     168
 #endif /* _ABECM_ADDR_H_ */
Index: kernel/sound/soc/omap/abe/abe_define.h
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_define.h	2011-04-18 15:44:24.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_define.h	2011-04-22 11:55:37.237106744 +0900
@@ -89,9 +89,9 @@
 #define SAMP_LOOP_48K                                       12
 #define SAMP_LOOP_16K                                       4
 #define SAMP_LOOP_8K                                        2
-#define INPUT_SCALE_SHIFTM2                                 5088
-#define OUTPUT_SCALE_SHIFTM2                                5092
-#define MUTE_SCALING                                        5096
+#define INPUT_SCALE_SHIFTM2                                 5100
+#define OUTPUT_SCALE_SHIFTM2                                5104
+#define MUTE_SCALING                                        5108
 #define ABE_PMEM                                            1
 #define ABE_CMEM                                            2
 #define ABE_SMEM                                            3
Index: kernel/sound/soc/omap/abe/abe_dm_addr.h
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_dm_addr.h	2011-04-18 15:44:24.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_dm_addr.h	2011-04-22 11:55:37.237106744 +0900
@@ -348,6 +348,9 @@
 #define D_BT_DL_48_16_OPP100_WRAP_ADDR                      15640
 #define D_BT_DL_48_16_OPP100_WRAP_ADDR_END                  15647
 #define D_BT_DL_48_16_OPP100_WRAP_sizeof                    8
+#define D_VX_DL_8_48_FIR_WRAP_ADDR                          15648
+#define D_VX_DL_8_48_FIR_WRAP_ADDR_END                      15655
+#define D_VX_DL_8_48_FIR_WRAP_sizeof                        8
 #define D_PING_ADDR                                         16384
 #define D_PING_ADDR_END                                     40959
 #define D_PING_sizeof                                       24576
Index: kernel/sound/soc/omap/abe/abe_functionsid.h
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_functionsid.h	2011-04-18 15:44:24.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_functionsid.h	2011-04-22 11:55:37.247141658 +0900
@@ -88,6 +88,7 @@
 #define C_ABE_FW_FUNCTION_IIR_SRC2                          25
 #define C_ABE_FW_FUNCTION_ASRC_DL_wrapper_sibling           26
 #define C_ABE_FW_FUNCTION_ASRC_UL_wrapper_sibling           27
+#define C_ABE_FW_FUNCTION_FIR6                              28
 /*
  *    COPY function ID definitions
  */
Index: kernel/sound/soc/omap/abe/abe_ini.c
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_ini.c	2011-04-18 15:44:24.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_ini.c	2011-04-22 11:55:37.257106865 +0900
@@ -91,7 +91,7 @@
 	abe->MultiFrame[0][3] = ABE_TASK_ID(C_ABE_FW_TASK_ASRC_VX_DL_8);
 #define TASK_VX_DL_SLT 1
 #define TASK_VX_DL_IDX 3
-	abe->MultiFrame[1][3] = ABE_TASK_ID(C_ABE_FW_TASK_VX_DL_8_48);
+	abe->MultiFrame[1][3] = ABE_TASK_ID(C_ABE_FW_TASK_VX_DL_8_48_FIR);
 #define TASK_DL2Mixer_SLT 1
 #define TASK_DL2Mixer_IDX 6
 	abe->MultiFrame[1][6] = ABE_TASK_ID(C_ABE_FW_TASK_DL2Mixer);
@@ -126,7 +126,6 @@
 	abe->MultiFrame[7][0] = 0;
 	abe->MultiFrame[7][2] = ABE_TASK_ID(C_ABE_FW_TASK_BT_UL_SPLIT);
 	abe->MultiFrame[7][3] = ABE_TASK_ID(C_ABE_FW_TASK_DBG_SYNC);
-	/* MultiFrame[7][4] = 0; */
 	abe->MultiFrame[7][5] = ABE_TASK_ID(C_ABE_FW_TASK_ECHO_REF_SPLIT);
 	abe->MultiFrame[8][2] = ABE_TASK_ID(C_ABE_FW_TASK_DMIC1_96_48_LP);
 	abe->MultiFrame[8][4] = ABE_TASK_ID(C_ABE_FW_TASK_DMIC1_SPLIT);
@@ -710,7 +709,7 @@
 					ABE_TASK_ID(C_ABE_FW_TASK_IO_VX_DL);
 			if (abe_port[id].format.f == 8000) {
 				abe->MultiFrame[TASK_VX_DL_SLT][TASK_VX_DL_IDX] =
-					ABE_TASK_ID(C_ABE_FW_TASK_VX_DL_8_48);
+					ABE_TASK_ID(C_ABE_FW_TASK_VX_DL_8_48_FIR);
 				/*Voice_8k_DL_labelID */
 				smem1 = IO_VX_DL_ASRC_labelID;
 				if ((abe_port[VX_DL_PORT].status ==
@@ -1261,6 +1260,8 @@
 			      S_VX_DL_8_48_HP_data_sizeof << 3);
 		abe_reset_mem(ABE_SMEM, S_VX_DL_8_48_LP_data_ADDR << 3,
 			      S_VX_DL_8_48_LP_data_sizeof << 3);
+		abe_reset_mem(ABE_SMEM, S_VX_DL_8_48_OSR_LP_data_ADDR << 3,
+			      S_VX_DL_8_48_OSR_LP_data_sizeof << 3);
 		abe_reset_mem(ABE_SMEM, S_VX_DL_16_48_HP_data_ADDR << 3,
 			      S_VX_DL_16_48_HP_data_sizeof << 3);
 		abe_reset_mem(ABE_SMEM, S_VX_DL_16_48_LP_data_ADDR << 3,
Index: kernel/sound/soc/omap/abe/abe_initxxx_labels.h
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_initxxx_labels.h	2011-04-18 15:44:24.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_initxxx_labels.h	2011-04-22 11:55:37.257106865 +0900
@@ -367,4 +367,7 @@
 #define ASRC_BT_DL_16k_Regs_labelID                         307
 #define BT_DL_48_8_OPP100_WRAP_labelID                      308
 #define BT_DL_48_16_OPP100_WRAP_labelID                     309
+#define VX_DL_8_48_OSR_LP_labelID                           310
+#define SRC_FIR6_OSR_LP_labelID                             311
+#define VX_DL_8_48_FIR_WRAP_labelID                         312
 #endif /* _ABE_INITXXXX_LABELS_H_ */
Index: kernel/sound/soc/omap/abe/abe_sm_addr.h
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_sm_addr.h	2011-04-18 15:44:24.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_sm_addr.h	2011-04-22 11:55:37.257106865 +0900
@@ -58,483 +58,486 @@
 #ifndef _ABE_SM_ADDR_H_
 #define _ABE_SM_ADDR_H_
 #define init_SM_ADDR                                        0
-#define init_SM_ADDR_END                                    310
-#define init_SM_sizeof                                      311
-#define S_Data0_ADDR                                        311
-#define S_Data0_ADDR_END                                    311
+#define init_SM_ADDR_END                                    313
+#define init_SM_sizeof                                      314
+#define S_Data0_ADDR                                        314
+#define S_Data0_ADDR_END                                    314
 #define S_Data0_sizeof                                      1
-#define S_Temp_ADDR                                         312
-#define S_Temp_ADDR_END                                     312
+#define S_Temp_ADDR                                         315
+#define S_Temp_ADDR_END                                     315
 #define S_Temp_sizeof                                       1
-#define S_PhoenixOffset_ADDR                                313
-#define S_PhoenixOffset_ADDR_END                            313
+#define S_PhoenixOffset_ADDR                                316
+#define S_PhoenixOffset_ADDR_END                            316
 #define S_PhoenixOffset_sizeof                              1
-#define S_GTarget1_ADDR                                     314
-#define S_GTarget1_ADDR_END                                 320
+#define S_GTarget1_ADDR                                     317
+#define S_GTarget1_ADDR_END                                 323
 #define S_GTarget1_sizeof                                   7
-#define S_Gtarget_DL1_ADDR                                  321
-#define S_Gtarget_DL1_ADDR_END                              322
+#define S_Gtarget_DL1_ADDR                                  324
+#define S_Gtarget_DL1_ADDR_END                              325
 #define S_Gtarget_DL1_sizeof                                2
-#define S_Gtarget_DL2_ADDR                                  323
-#define S_Gtarget_DL2_ADDR_END                              324
+#define S_Gtarget_DL2_ADDR                                  326
+#define S_Gtarget_DL2_ADDR_END                              327
 #define S_Gtarget_DL2_sizeof                                2
-#define S_Gtarget_Echo_ADDR                                 325
-#define S_Gtarget_Echo_ADDR_END                             325
+#define S_Gtarget_Echo_ADDR                                 328
+#define S_Gtarget_Echo_ADDR_END                             328
 #define S_Gtarget_Echo_sizeof                               1
-#define S_Gtarget_SDT_ADDR                                  326
-#define S_Gtarget_SDT_ADDR_END                              326
+#define S_Gtarget_SDT_ADDR                                  329
+#define S_Gtarget_SDT_ADDR_END                              329
 #define S_Gtarget_SDT_sizeof                                1
-#define S_Gtarget_VxRec_ADDR                                327
-#define S_Gtarget_VxRec_ADDR_END                            328
+#define S_Gtarget_VxRec_ADDR                                330
+#define S_Gtarget_VxRec_ADDR_END                            331
 #define S_Gtarget_VxRec_sizeof                              2
-#define S_Gtarget_UL_ADDR                                   329
-#define S_Gtarget_UL_ADDR_END                               330
+#define S_Gtarget_UL_ADDR                                   332
+#define S_Gtarget_UL_ADDR_END                               333
 #define S_Gtarget_UL_sizeof                                 2
-#define S_Gtarget_BTUL_ADDR                                 331
-#define S_Gtarget_BTUL_ADDR_END                             331
+#define S_Gtarget_BTUL_ADDR                                 334
+#define S_Gtarget_BTUL_ADDR_END                             334
 #define S_Gtarget_BTUL_sizeof                               1
-#define S_GCurrent_ADDR                                     332
-#define S_GCurrent_ADDR_END                                 349
+#define S_GCurrent_ADDR                                     335
+#define S_GCurrent_ADDR_END                                 352
 #define S_GCurrent_sizeof                                   18
-#define S_GAIN_ONE_ADDR                                     350
-#define S_GAIN_ONE_ADDR_END                                 350
+#define S_GAIN_ONE_ADDR                                     353
+#define S_GAIN_ONE_ADDR_END                                 353
 #define S_GAIN_ONE_sizeof                                   1
-#define S_Tones_ADDR                                        351
-#define S_Tones_ADDR_END                                    362
+#define S_Tones_ADDR                                        354
+#define S_Tones_ADDR_END                                    365
 #define S_Tones_sizeof                                      12
-#define S_VX_DL_ADDR                                        363
-#define S_VX_DL_ADDR_END                                    374
+#define S_VX_DL_ADDR                                        366
+#define S_VX_DL_ADDR_END                                    377
 #define S_VX_DL_sizeof                                      12
-#define S_MM_UL2_ADDR                                       375
-#define S_MM_UL2_ADDR_END                                   386
+#define S_MM_UL2_ADDR                                       378
+#define S_MM_UL2_ADDR_END                                   389
 #define S_MM_UL2_sizeof                                     12
-#define S_MM_DL_ADDR                                        387
-#define S_MM_DL_ADDR_END                                    398
+#define S_MM_DL_ADDR                                        390
+#define S_MM_DL_ADDR_END                                    401
 #define S_MM_DL_sizeof                                      12
-#define S_DL1_M_Out_ADDR                                    399
-#define S_DL1_M_Out_ADDR_END                                410
+#define S_DL1_M_Out_ADDR                                    402
+#define S_DL1_M_Out_ADDR_END                                413
 #define S_DL1_M_Out_sizeof                                  12
-#define S_DL2_M_Out_ADDR                                    411
-#define S_DL2_M_Out_ADDR_END                                422
+#define S_DL2_M_Out_ADDR                                    414
+#define S_DL2_M_Out_ADDR_END                                425
 #define S_DL2_M_Out_sizeof                                  12
-#define S_Echo_M_Out_ADDR                                   423
-#define S_Echo_M_Out_ADDR_END                               434
+#define S_Echo_M_Out_ADDR                                   426
+#define S_Echo_M_Out_ADDR_END                               437
 #define S_Echo_M_Out_sizeof                                 12
-#define S_SDT_M_Out_ADDR                                    435
-#define S_SDT_M_Out_ADDR_END                                446
+#define S_SDT_M_Out_ADDR                                    438
+#define S_SDT_M_Out_ADDR_END                                449
 #define S_SDT_M_Out_sizeof                                  12
-#define S_VX_UL_ADDR                                        447
-#define S_VX_UL_ADDR_END                                    458
+#define S_VX_UL_ADDR                                        450
+#define S_VX_UL_ADDR_END                                    461
 #define S_VX_UL_sizeof                                      12
-#define S_VX_UL_M_ADDR                                      459
-#define S_VX_UL_M_ADDR_END                                  470
+#define S_VX_UL_M_ADDR                                      462
+#define S_VX_UL_M_ADDR_END                                  473
 #define S_VX_UL_M_sizeof                                    12
-#define S_BT_DL_ADDR                                        471
-#define S_BT_DL_ADDR_END                                    482
+#define S_BT_DL_ADDR                                        474
+#define S_BT_DL_ADDR_END                                    485
 #define S_BT_DL_sizeof                                      12
-#define S_BT_UL_ADDR                                        483
-#define S_BT_UL_ADDR_END                                    494
+#define S_BT_UL_ADDR                                        486
+#define S_BT_UL_ADDR_END                                    497
 #define S_BT_UL_sizeof                                      12
-#define S_BT_DL_8k_ADDR                                     495
-#define S_BT_DL_8k_ADDR_END                                 497
+#define S_BT_DL_8k_ADDR                                     498
+#define S_BT_DL_8k_ADDR_END                                 500
 #define S_BT_DL_8k_sizeof                                   3
-#define S_BT_DL_16k_ADDR                                    498
-#define S_BT_DL_16k_ADDR_END                                502
+#define S_BT_DL_16k_ADDR                                    501
+#define S_BT_DL_16k_ADDR_END                                505
 #define S_BT_DL_16k_sizeof                                  5
-#define S_BT_UL_8k_ADDR                                     503
-#define S_BT_UL_8k_ADDR_END                                 504
+#define S_BT_UL_8k_ADDR                                     506
+#define S_BT_UL_8k_ADDR_END                                 507
 #define S_BT_UL_8k_sizeof                                   2
-#define S_BT_UL_16k_ADDR                                    505
-#define S_BT_UL_16k_ADDR_END                                508
+#define S_BT_UL_16k_ADDR                                    508
+#define S_BT_UL_16k_ADDR_END                                511
 #define S_BT_UL_16k_sizeof                                  4
-#define S_SDT_F_ADDR                                        509
-#define S_SDT_F_ADDR_END                                    520
+#define S_SDT_F_ADDR                                        512
+#define S_SDT_F_ADDR_END                                    523
 #define S_SDT_F_sizeof                                      12
-#define S_SDT_F_data_ADDR                                   521
-#define S_SDT_F_data_ADDR_END                               529
+#define S_SDT_F_data_ADDR                                   524
+#define S_SDT_F_data_ADDR_END                               532
 #define S_SDT_F_data_sizeof                                 9
-#define S_MM_DL_OSR_ADDR                                    530
-#define S_MM_DL_OSR_ADDR_END                                553
+#define S_MM_DL_OSR_ADDR                                    533
+#define S_MM_DL_OSR_ADDR_END                                556
 #define S_MM_DL_OSR_sizeof                                  24
-#define S_24_zeros_ADDR                                     554
-#define S_24_zeros_ADDR_END                                 577
+#define S_24_zeros_ADDR                                     557
+#define S_24_zeros_ADDR_END                                 580
 #define S_24_zeros_sizeof                                   24
-#define S_DMIC1_ADDR                                        578
-#define S_DMIC1_ADDR_END                                    589
+#define S_DMIC1_ADDR                                        581
+#define S_DMIC1_ADDR_END                                    592
 #define S_DMIC1_sizeof                                      12
-#define S_DMIC2_ADDR                                        590
-#define S_DMIC2_ADDR_END                                    601
+#define S_DMIC2_ADDR                                        593
+#define S_DMIC2_ADDR_END                                    604
 #define S_DMIC2_sizeof                                      12
-#define S_DMIC3_ADDR                                        602
-#define S_DMIC3_ADDR_END                                    613
+#define S_DMIC3_ADDR                                        605
+#define S_DMIC3_ADDR_END                                    616
 #define S_DMIC3_sizeof                                      12
-#define S_AMIC_ADDR                                         614
-#define S_AMIC_ADDR_END                                     625
+#define S_AMIC_ADDR                                         617
+#define S_AMIC_ADDR_END                                     628
 #define S_AMIC_sizeof                                       12
-#define S_DMIC1_L_ADDR                                      626
-#define S_DMIC1_L_ADDR_END                                  637
+#define S_DMIC1_L_ADDR                                      629
+#define S_DMIC1_L_ADDR_END                                  640
 #define S_DMIC1_L_sizeof                                    12
-#define S_DMIC1_R_ADDR                                      638
-#define S_DMIC1_R_ADDR_END                                  649
+#define S_DMIC1_R_ADDR                                      641
+#define S_DMIC1_R_ADDR_END                                  652
 #define S_DMIC1_R_sizeof                                    12
-#define S_DMIC2_L_ADDR                                      650
-#define S_DMIC2_L_ADDR_END                                  661
+#define S_DMIC2_L_ADDR                                      653
+#define S_DMIC2_L_ADDR_END                                  664
 #define S_DMIC2_L_sizeof                                    12
-#define S_DMIC2_R_ADDR                                      662
-#define S_DMIC2_R_ADDR_END                                  673
+#define S_DMIC2_R_ADDR                                      665
+#define S_DMIC2_R_ADDR_END                                  676
 #define S_DMIC2_R_sizeof                                    12
-#define S_DMIC3_L_ADDR                                      674
-#define S_DMIC3_L_ADDR_END                                  685
+#define S_DMIC3_L_ADDR                                      677
+#define S_DMIC3_L_ADDR_END                                  688
 #define S_DMIC3_L_sizeof                                    12
-#define S_DMIC3_R_ADDR                                      686
-#define S_DMIC3_R_ADDR_END                                  697
+#define S_DMIC3_R_ADDR                                      689
+#define S_DMIC3_R_ADDR_END                                  700
 #define S_DMIC3_R_sizeof                                    12
-#define S_BT_UL_L_ADDR                                      698
-#define S_BT_UL_L_ADDR_END                                  709
+#define S_BT_UL_L_ADDR                                      701
+#define S_BT_UL_L_ADDR_END                                  712
 #define S_BT_UL_L_sizeof                                    12
-#define S_BT_UL_R_ADDR                                      710
-#define S_BT_UL_R_ADDR_END                                  721
+#define S_BT_UL_R_ADDR                                      713
+#define S_BT_UL_R_ADDR_END                                  724
 #define S_BT_UL_R_sizeof                                    12
-#define S_AMIC_L_ADDR                                       722
-#define S_AMIC_L_ADDR_END                                   733
+#define S_AMIC_L_ADDR                                       725
+#define S_AMIC_L_ADDR_END                                   736
 #define S_AMIC_L_sizeof                                     12
-#define S_AMIC_R_ADDR                                       734
-#define S_AMIC_R_ADDR_END                                   745
+#define S_AMIC_R_ADDR                                       737
+#define S_AMIC_R_ADDR_END                                   748
 #define S_AMIC_R_sizeof                                     12
-#define S_EchoRef_L_ADDR                                    746
-#define S_EchoRef_L_ADDR_END                                757
+#define S_EchoRef_L_ADDR                                    749
+#define S_EchoRef_L_ADDR_END                                760
 #define S_EchoRef_L_sizeof                                  12
-#define S_EchoRef_R_ADDR                                    758
-#define S_EchoRef_R_ADDR_END                                769
+#define S_EchoRef_R_ADDR                                    761
+#define S_EchoRef_R_ADDR_END                                772
 #define S_EchoRef_R_sizeof                                  12
-#define S_MM_DL_L_ADDR                                      770
-#define S_MM_DL_L_ADDR_END                                  781
+#define S_MM_DL_L_ADDR                                      773
+#define S_MM_DL_L_ADDR_END                                  784
 #define S_MM_DL_L_sizeof                                    12
-#define S_MM_DL_R_ADDR                                      782
-#define S_MM_DL_R_ADDR_END                                  793
+#define S_MM_DL_R_ADDR                                      785
+#define S_MM_DL_R_ADDR_END                                  796
 #define S_MM_DL_R_sizeof                                    12
-#define S_MM_UL_ADDR                                        794
-#define S_MM_UL_ADDR_END                                    913
+#define S_MM_UL_ADDR                                        797
+#define S_MM_UL_ADDR_END                                    916
 #define S_MM_UL_sizeof                                      120
-#define S_AMIC_96k_ADDR                                     914
-#define S_AMIC_96k_ADDR_END                                 937
+#define S_AMIC_96k_ADDR                                     917
+#define S_AMIC_96k_ADDR_END                                 940
 #define S_AMIC_96k_sizeof                                   24
-#define S_DMIC0_96k_ADDR                                    938
-#define S_DMIC0_96k_ADDR_END                                961
+#define S_DMIC0_96k_ADDR                                    941
+#define S_DMIC0_96k_ADDR_END                                964
 #define S_DMIC0_96k_sizeof                                  24
-#define S_DMIC1_96k_ADDR                                    962
-#define S_DMIC1_96k_ADDR_END                                985
+#define S_DMIC1_96k_ADDR                                    965
+#define S_DMIC1_96k_ADDR_END                                988
 #define S_DMIC1_96k_sizeof                                  24
-#define S_DMIC2_96k_ADDR                                    986
-#define S_DMIC2_96k_ADDR_END                                1009
+#define S_DMIC2_96k_ADDR                                    989
+#define S_DMIC2_96k_ADDR_END                                1012
 #define S_DMIC2_96k_sizeof                                  24
-#define S_UL_VX_UL_48_8K_ADDR                               1010
-#define S_UL_VX_UL_48_8K_ADDR_END                           1021
+#define S_UL_VX_UL_48_8K_ADDR                               1013
+#define S_UL_VX_UL_48_8K_ADDR_END                           1024
 #define S_UL_VX_UL_48_8K_sizeof                             12
-#define S_UL_VX_UL_48_16K_ADDR                              1022
-#define S_UL_VX_UL_48_16K_ADDR_END                          1033
+#define S_UL_VX_UL_48_16K_ADDR                              1025
+#define S_UL_VX_UL_48_16K_ADDR_END                          1036
 #define S_UL_VX_UL_48_16K_sizeof                            12
-#define S_UL_MIC_48K_ADDR                                   1034
-#define S_UL_MIC_48K_ADDR_END                               1045
+#define S_UL_MIC_48K_ADDR                                   1037
+#define S_UL_MIC_48K_ADDR_END                               1048
 #define S_UL_MIC_48K_sizeof                                 12
-#define S_Voice_8k_UL_ADDR                                  1046
-#define S_Voice_8k_UL_ADDR_END                              1048
+#define S_Voice_8k_UL_ADDR                                  1049
+#define S_Voice_8k_UL_ADDR_END                              1051
 #define S_Voice_8k_UL_sizeof                                3
-#define S_Voice_8k_DL_ADDR                                  1049
-#define S_Voice_8k_DL_ADDR_END                              1050
+#define S_Voice_8k_DL_ADDR                                  1052
+#define S_Voice_8k_DL_ADDR_END                              1053
 #define S_Voice_8k_DL_sizeof                                2
-#define S_McPDM_Out1_ADDR                                   1051
-#define S_McPDM_Out1_ADDR_END                               1074
+#define S_McPDM_Out1_ADDR                                   1054
+#define S_McPDM_Out1_ADDR_END                               1077
 #define S_McPDM_Out1_sizeof                                 24
-#define S_McPDM_Out2_ADDR                                   1075
-#define S_McPDM_Out2_ADDR_END                               1098
+#define S_McPDM_Out2_ADDR                                   1078
+#define S_McPDM_Out2_ADDR_END                               1101
 #define S_McPDM_Out2_sizeof                                 24
-#define S_McPDM_Out3_ADDR                                   1099
-#define S_McPDM_Out3_ADDR_END                               1122
+#define S_McPDM_Out3_ADDR                                   1102
+#define S_McPDM_Out3_ADDR_END                               1125
 #define S_McPDM_Out3_sizeof                                 24
-#define S_Voice_16k_UL_ADDR                                 1123
-#define S_Voice_16k_UL_ADDR_END                             1127
+#define S_Voice_16k_UL_ADDR                                 1126
+#define S_Voice_16k_UL_ADDR_END                             1130
 #define S_Voice_16k_UL_sizeof                               5
-#define S_Voice_16k_DL_ADDR                                 1128
-#define S_Voice_16k_DL_ADDR_END                             1131
+#define S_Voice_16k_DL_ADDR                                 1131
+#define S_Voice_16k_DL_ADDR_END                             1134
 #define S_Voice_16k_DL_sizeof                               4
-#define S_XinASRC_DL_VX_ADDR                                1132
-#define S_XinASRC_DL_VX_ADDR_END                            1171
+#define S_XinASRC_DL_VX_ADDR                                1135
+#define S_XinASRC_DL_VX_ADDR_END                            1174
 #define S_XinASRC_DL_VX_sizeof                              40
-#define S_XinASRC_UL_VX_ADDR                                1172
-#define S_XinASRC_UL_VX_ADDR_END                            1211
+#define S_XinASRC_UL_VX_ADDR                                1175
+#define S_XinASRC_UL_VX_ADDR_END                            1214
 #define S_XinASRC_UL_VX_sizeof                              40
-#define S_XinASRC_MM_EXT_IN_ADDR                            1212
-#define S_XinASRC_MM_EXT_IN_ADDR_END                        1251
+#define S_XinASRC_MM_EXT_IN_ADDR                            1215
+#define S_XinASRC_MM_EXT_IN_ADDR_END                        1254
 #define S_XinASRC_MM_EXT_IN_sizeof                          40
-#define S_VX_REC_ADDR                                       1252
-#define S_VX_REC_ADDR_END                                   1263
+#define S_VX_REC_ADDR                                       1255
+#define S_VX_REC_ADDR_END                                   1266
 #define S_VX_REC_sizeof                                     12
-#define S_VX_REC_L_ADDR                                     1264
-#define S_VX_REC_L_ADDR_END                                 1275
+#define S_VX_REC_L_ADDR                                     1267
+#define S_VX_REC_L_ADDR_END                                 1278
 #define S_VX_REC_L_sizeof                                   12
-#define S_VX_REC_R_ADDR                                     1276
-#define S_VX_REC_R_ADDR_END                                 1287
+#define S_VX_REC_R_ADDR                                     1279
+#define S_VX_REC_R_ADDR_END                                 1290
 #define S_VX_REC_R_sizeof                                   12
-#define S_DL2_M_L_ADDR                                      1288
-#define S_DL2_M_L_ADDR_END                                  1299
+#define S_DL2_M_L_ADDR                                      1291
+#define S_DL2_M_L_ADDR_END                                  1302
 #define S_DL2_M_L_sizeof                                    12
-#define S_DL2_M_R_ADDR                                      1300
-#define S_DL2_M_R_ADDR_END                                  1311
+#define S_DL2_M_R_ADDR                                      1303
+#define S_DL2_M_R_ADDR_END                                  1314
 #define S_DL2_M_R_sizeof                                    12
-#define S_DL2_M_LR_EQ_data_ADDR                             1312
-#define S_DL2_M_LR_EQ_data_ADDR_END                         1336
+#define S_DL2_M_LR_EQ_data_ADDR                             1315
+#define S_DL2_M_LR_EQ_data_ADDR_END                         1339
 #define S_DL2_M_LR_EQ_data_sizeof                           25
-#define S_DL1_M_EQ_data_ADDR                                1337
-#define S_DL1_M_EQ_data_ADDR_END                            1361
+#define S_DL1_M_EQ_data_ADDR                                1340
+#define S_DL1_M_EQ_data_ADDR_END                            1364
 #define S_DL1_M_EQ_data_sizeof                              25
-#define S_EARP_48_96_LP_data_ADDR                           1362
-#define S_EARP_48_96_LP_data_ADDR_END                       1376
+#define S_EARP_48_96_LP_data_ADDR                           1365
+#define S_EARP_48_96_LP_data_ADDR_END                       1379
 #define S_EARP_48_96_LP_data_sizeof                         15
-#define S_IHF_48_96_LP_data_ADDR                            1377
-#define S_IHF_48_96_LP_data_ADDR_END                        1391
+#define S_IHF_48_96_LP_data_ADDR                            1380
+#define S_IHF_48_96_LP_data_ADDR_END                        1394
 #define S_IHF_48_96_LP_data_sizeof                          15
-#define S_VX_UL_8_TEMP_ADDR                                 1392
-#define S_VX_UL_8_TEMP_ADDR_END                             1393
+#define S_VX_UL_8_TEMP_ADDR                                 1395
+#define S_VX_UL_8_TEMP_ADDR_END                             1396
 #define S_VX_UL_8_TEMP_sizeof                               2
-#define S_VX_UL_16_TEMP_ADDR                                1394
-#define S_VX_UL_16_TEMP_ADDR_END                            1397
+#define S_VX_UL_16_TEMP_ADDR                                1397
+#define S_VX_UL_16_TEMP_ADDR_END                            1400
 #define S_VX_UL_16_TEMP_sizeof                              4
-#define S_VX_DL_8_48_LP_data_ADDR                           1398
-#define S_VX_DL_8_48_LP_data_ADDR_END                       1410
+#define S_VX_DL_8_48_LP_data_ADDR                           1401
+#define S_VX_DL_8_48_LP_data_ADDR_END                       1413
 #define S_VX_DL_8_48_LP_data_sizeof                         13
-#define S_VX_DL_8_48_HP_data_ADDR                           1411
-#define S_VX_DL_8_48_HP_data_ADDR_END                       1417
+#define S_VX_DL_8_48_HP_data_ADDR                           1414
+#define S_VX_DL_8_48_HP_data_ADDR_END                       1420
 #define S_VX_DL_8_48_HP_data_sizeof                         7
-#define S_VX_DL_16_48_LP_data_ADDR                          1418
-#define S_VX_DL_16_48_LP_data_ADDR_END                      1430
+#define S_VX_DL_16_48_LP_data_ADDR                          1421
+#define S_VX_DL_16_48_LP_data_ADDR_END                      1433
 #define S_VX_DL_16_48_LP_data_sizeof                        13
-#define S_VX_DL_16_48_HP_data_ADDR                          1431
-#define S_VX_DL_16_48_HP_data_ADDR_END                      1435
+#define S_VX_DL_16_48_HP_data_ADDR                          1434
+#define S_VX_DL_16_48_HP_data_ADDR_END                      1438
 #define S_VX_DL_16_48_HP_data_sizeof                        5
-#define S_VX_UL_48_8_LP_data_ADDR                           1436
-#define S_VX_UL_48_8_LP_data_ADDR_END                       1448
+#define S_VX_UL_48_8_LP_data_ADDR                           1439
+#define S_VX_UL_48_8_LP_data_ADDR_END                       1451
 #define S_VX_UL_48_8_LP_data_sizeof                         13
-#define S_VX_UL_48_8_HP_data_ADDR                           1449
-#define S_VX_UL_48_8_HP_data_ADDR_END                       1455
+#define S_VX_UL_48_8_HP_data_ADDR                           1452
+#define S_VX_UL_48_8_HP_data_ADDR_END                       1458
 #define S_VX_UL_48_8_HP_data_sizeof                         7
-#define S_VX_UL_48_16_LP_data_ADDR                          1456
-#define S_VX_UL_48_16_LP_data_ADDR_END                      1468
+#define S_VX_UL_48_16_LP_data_ADDR                          1459
+#define S_VX_UL_48_16_LP_data_ADDR_END                      1471
 #define S_VX_UL_48_16_LP_data_sizeof                        13
-#define S_VX_UL_48_16_HP_data_ADDR                          1469
-#define S_VX_UL_48_16_HP_data_ADDR_END                      1473
+#define S_VX_UL_48_16_HP_data_ADDR                          1472
+#define S_VX_UL_48_16_HP_data_ADDR_END                      1476
 #define S_VX_UL_48_16_HP_data_sizeof                        5
-#define S_BT_UL_8_48_LP_data_ADDR                           1474
-#define S_BT_UL_8_48_LP_data_ADDR_END                       1486
+#define S_BT_UL_8_48_LP_data_ADDR                           1477
+#define S_BT_UL_8_48_LP_data_ADDR_END                       1489
 #define S_BT_UL_8_48_LP_data_sizeof                         13
-#define S_BT_UL_8_48_HP_data_ADDR                           1487
-#define S_BT_UL_8_48_HP_data_ADDR_END                       1493
+#define S_BT_UL_8_48_HP_data_ADDR                           1490
+#define S_BT_UL_8_48_HP_data_ADDR_END                       1496
 #define S_BT_UL_8_48_HP_data_sizeof                         7
-#define S_BT_UL_16_48_LP_data_ADDR                          1494
-#define S_BT_UL_16_48_LP_data_ADDR_END                      1506
+#define S_BT_UL_16_48_LP_data_ADDR                          1497
+#define S_BT_UL_16_48_LP_data_ADDR_END                      1509
 #define S_BT_UL_16_48_LP_data_sizeof                        13
-#define S_BT_UL_16_48_HP_data_ADDR                          1507
-#define S_BT_UL_16_48_HP_data_ADDR_END                      1511
+#define S_BT_UL_16_48_HP_data_ADDR                          1510
+#define S_BT_UL_16_48_HP_data_ADDR_END                      1514
 #define S_BT_UL_16_48_HP_data_sizeof                        5
-#define S_BT_DL_48_8_LP_data_ADDR                           1512
-#define S_BT_DL_48_8_LP_data_ADDR_END                       1524
+#define S_BT_DL_48_8_LP_data_ADDR                           1515
+#define S_BT_DL_48_8_LP_data_ADDR_END                       1527
 #define S_BT_DL_48_8_LP_data_sizeof                         13
-#define S_BT_DL_48_8_HP_data_ADDR                           1525
-#define S_BT_DL_48_8_HP_data_ADDR_END                       1531
+#define S_BT_DL_48_8_HP_data_ADDR                           1528
+#define S_BT_DL_48_8_HP_data_ADDR_END                       1534
 #define S_BT_DL_48_8_HP_data_sizeof                         7
-#define S_BT_DL_48_16_LP_data_ADDR                          1532
-#define S_BT_DL_48_16_LP_data_ADDR_END                      1544
+#define S_BT_DL_48_16_LP_data_ADDR                          1535
+#define S_BT_DL_48_16_LP_data_ADDR_END                      1547
 #define S_BT_DL_48_16_LP_data_sizeof                        13
-#define S_BT_DL_48_16_HP_data_ADDR                          1545
-#define S_BT_DL_48_16_HP_data_ADDR_END                      1549
+#define S_BT_DL_48_16_HP_data_ADDR                          1548
+#define S_BT_DL_48_16_HP_data_ADDR_END                      1552
 #define S_BT_DL_48_16_HP_data_sizeof                        5
-#define S_ECHO_REF_48_8_LP_data_ADDR                        1550
-#define S_ECHO_REF_48_8_LP_data_ADDR_END                    1562
+#define S_ECHO_REF_48_8_LP_data_ADDR                        1553
+#define S_ECHO_REF_48_8_LP_data_ADDR_END                    1565
 #define S_ECHO_REF_48_8_LP_data_sizeof                      13
-#define S_ECHO_REF_48_8_HP_data_ADDR                        1563
-#define S_ECHO_REF_48_8_HP_data_ADDR_END                    1569
+#define S_ECHO_REF_48_8_HP_data_ADDR                        1566
+#define S_ECHO_REF_48_8_HP_data_ADDR_END                    1572
 #define S_ECHO_REF_48_8_HP_data_sizeof                      7
-#define S_ECHO_REF_48_16_LP_data_ADDR                       1570
-#define S_ECHO_REF_48_16_LP_data_ADDR_END                   1582
+#define S_ECHO_REF_48_16_LP_data_ADDR                       1573
+#define S_ECHO_REF_48_16_LP_data_ADDR_END                   1585
 #define S_ECHO_REF_48_16_LP_data_sizeof                     13
-#define S_ECHO_REF_48_16_HP_data_ADDR                       1583
-#define S_ECHO_REF_48_16_HP_data_ADDR_END                   1587
+#define S_ECHO_REF_48_16_HP_data_ADDR                       1586
+#define S_ECHO_REF_48_16_HP_data_ADDR_END                   1590
 #define S_ECHO_REF_48_16_HP_data_sizeof                     5
-#define S_APS_IIRmem1_ADDR                                  1588
-#define S_APS_IIRmem1_ADDR_END                              1596
+#define S_APS_IIRmem1_ADDR                                  1591
+#define S_APS_IIRmem1_ADDR_END                              1599
 #define S_APS_IIRmem1_sizeof                                9
-#define S_APS_M_IIRmem2_ADDR                                1597
-#define S_APS_M_IIRmem2_ADDR_END                            1599
+#define S_APS_M_IIRmem2_ADDR                                1600
+#define S_APS_M_IIRmem2_ADDR_END                            1602
 #define S_APS_M_IIRmem2_sizeof                              3
-#define S_APS_C_IIRmem2_ADDR                                1600
-#define S_APS_C_IIRmem2_ADDR_END                            1602
+#define S_APS_C_IIRmem2_ADDR                                1603
+#define S_APS_C_IIRmem2_ADDR_END                            1605
 #define S_APS_C_IIRmem2_sizeof                              3
-#define S_APS_DL1_OutSamples_ADDR                           1603
-#define S_APS_DL1_OutSamples_ADDR_END                       1604
+#define S_APS_DL1_OutSamples_ADDR                           1606
+#define S_APS_DL1_OutSamples_ADDR_END                       1607
 #define S_APS_DL1_OutSamples_sizeof                         2
-#define S_APS_DL1_COIL_OutSamples_ADDR                      1605
-#define S_APS_DL1_COIL_OutSamples_ADDR_END                  1606
+#define S_APS_DL1_COIL_OutSamples_ADDR                      1608
+#define S_APS_DL1_COIL_OutSamples_ADDR_END                  1609
 #define S_APS_DL1_COIL_OutSamples_sizeof                    2
-#define S_APS_DL2_L_OutSamples_ADDR                         1607
-#define S_APS_DL2_L_OutSamples_ADDR_END                     1608
+#define S_APS_DL2_L_OutSamples_ADDR                         1610
+#define S_APS_DL2_L_OutSamples_ADDR_END                     1611
 #define S_APS_DL2_L_OutSamples_sizeof                       2
-#define S_APS_DL2_L_COIL_OutSamples_ADDR                    1609
-#define S_APS_DL2_L_COIL_OutSamples_ADDR_END                1610
+#define S_APS_DL2_L_COIL_OutSamples_ADDR                    1612
+#define S_APS_DL2_L_COIL_OutSamples_ADDR_END                1613
 #define S_APS_DL2_L_COIL_OutSamples_sizeof                  2
-#define S_APS_DL2_R_OutSamples_ADDR                         1611
-#define S_APS_DL2_R_OutSamples_ADDR_END                     1612
+#define S_APS_DL2_R_OutSamples_ADDR                         1614
+#define S_APS_DL2_R_OutSamples_ADDR_END                     1615
 #define S_APS_DL2_R_OutSamples_sizeof                       2
-#define S_APS_DL2_R_COIL_OutSamples_ADDR                    1613
-#define S_APS_DL2_R_COIL_OutSamples_ADDR_END                1614
+#define S_APS_DL2_R_COIL_OutSamples_ADDR                    1616
+#define S_APS_DL2_R_COIL_OutSamples_ADDR_END                1617
 #define S_APS_DL2_R_COIL_OutSamples_sizeof                  2
-#define S_XinASRC_ECHO_REF_ADDR                             1615
-#define S_XinASRC_ECHO_REF_ADDR_END                         1654
+#define S_XinASRC_ECHO_REF_ADDR                             1618
+#define S_XinASRC_ECHO_REF_ADDR_END                         1657
 #define S_XinASRC_ECHO_REF_sizeof                           40
-#define S_ECHO_REF_16K_ADDR                                 1655
-#define S_ECHO_REF_16K_ADDR_END                             1659
+#define S_ECHO_REF_16K_ADDR                                 1658
+#define S_ECHO_REF_16K_ADDR_END                             1662
 #define S_ECHO_REF_16K_sizeof                               5
-#define S_ECHO_REF_8K_ADDR                                  1660
-#define S_ECHO_REF_8K_ADDR_END                              1662
+#define S_ECHO_REF_8K_ADDR                                  1663
+#define S_ECHO_REF_8K_ADDR_END                              1665
 #define S_ECHO_REF_8K_sizeof                                3
-#define S_DL1_EQ_ADDR                                       1663
-#define S_DL1_EQ_ADDR_END                                   1674
+#define S_DL1_EQ_ADDR                                       1666
+#define S_DL1_EQ_ADDR_END                                   1677
 #define S_DL1_EQ_sizeof                                     12
-#define S_DL2_EQ_ADDR                                       1675
-#define S_DL2_EQ_ADDR_END                                   1686
+#define S_DL2_EQ_ADDR                                       1678
+#define S_DL2_EQ_ADDR_END                                   1689
 #define S_DL2_EQ_sizeof                                     12
-#define S_DL1_GAIN_out_ADDR                                 1687
-#define S_DL1_GAIN_out_ADDR_END                             1698
+#define S_DL1_GAIN_out_ADDR                                 1690
+#define S_DL1_GAIN_out_ADDR_END                             1701
 #define S_DL1_GAIN_out_sizeof                               12
-#define S_DL2_GAIN_out_ADDR                                 1699
-#define S_DL2_GAIN_out_ADDR_END                             1710
+#define S_DL2_GAIN_out_ADDR                                 1702
+#define S_DL2_GAIN_out_ADDR_END                             1713
 #define S_DL2_GAIN_out_sizeof                               12
-#define S_APS_DL2_L_IIRmem1_ADDR                            1711
-#define S_APS_DL2_L_IIRmem1_ADDR_END                        1719
+#define S_APS_DL2_L_IIRmem1_ADDR                            1714
+#define S_APS_DL2_L_IIRmem1_ADDR_END                        1722
 #define S_APS_DL2_L_IIRmem1_sizeof                          9
-#define S_APS_DL2_R_IIRmem1_ADDR                            1720
-#define S_APS_DL2_R_IIRmem1_ADDR_END                        1728
+#define S_APS_DL2_R_IIRmem1_ADDR                            1723
+#define S_APS_DL2_R_IIRmem1_ADDR_END                        1731
 #define S_APS_DL2_R_IIRmem1_sizeof                          9
-#define S_APS_DL2_L_M_IIRmem2_ADDR                          1729
-#define S_APS_DL2_L_M_IIRmem2_ADDR_END                      1731
+#define S_APS_DL2_L_M_IIRmem2_ADDR                          1732
+#define S_APS_DL2_L_M_IIRmem2_ADDR_END                      1734
 #define S_APS_DL2_L_M_IIRmem2_sizeof                        3
-#define S_APS_DL2_R_M_IIRmem2_ADDR                          1732
-#define S_APS_DL2_R_M_IIRmem2_ADDR_END                      1734
+#define S_APS_DL2_R_M_IIRmem2_ADDR                          1735
+#define S_APS_DL2_R_M_IIRmem2_ADDR_END                      1737
 #define S_APS_DL2_R_M_IIRmem2_sizeof                        3
-#define S_APS_DL2_L_C_IIRmem2_ADDR                          1735
-#define S_APS_DL2_L_C_IIRmem2_ADDR_END                      1737
+#define S_APS_DL2_L_C_IIRmem2_ADDR                          1738
+#define S_APS_DL2_L_C_IIRmem2_ADDR_END                      1740
 #define S_APS_DL2_L_C_IIRmem2_sizeof                        3
-#define S_APS_DL2_R_C_IIRmem2_ADDR                          1738
-#define S_APS_DL2_R_C_IIRmem2_ADDR_END                      1740
+#define S_APS_DL2_R_C_IIRmem2_ADDR                          1741
+#define S_APS_DL2_R_C_IIRmem2_ADDR_END                      1743
 #define S_APS_DL2_R_C_IIRmem2_sizeof                        3
-#define S_DL1_APS_ADDR                                      1741
-#define S_DL1_APS_ADDR_END                                  1752
+#define S_DL1_APS_ADDR                                      1744
+#define S_DL1_APS_ADDR_END                                  1755
 #define S_DL1_APS_sizeof                                    12
-#define S_DL2_L_APS_ADDR                                    1753
-#define S_DL2_L_APS_ADDR_END                                1764
+#define S_DL2_L_APS_ADDR                                    1756
+#define S_DL2_L_APS_ADDR_END                                1767
 #define S_DL2_L_APS_sizeof                                  12
-#define S_DL2_R_APS_ADDR                                    1765
-#define S_DL2_R_APS_ADDR_END                                1776
+#define S_DL2_R_APS_ADDR                                    1768
+#define S_DL2_R_APS_ADDR_END                                1779
 #define S_DL2_R_APS_sizeof                                  12
-#define S_APS_DL1_EQ_data_ADDR                              1777
-#define S_APS_DL1_EQ_data_ADDR_END                          1785
+#define S_APS_DL1_EQ_data_ADDR                              1780
+#define S_APS_DL1_EQ_data_ADDR_END                          1788
 #define S_APS_DL1_EQ_data_sizeof                            9
-#define S_APS_DL2_EQ_data_ADDR                              1786
-#define S_APS_DL2_EQ_data_ADDR_END                          1794
+#define S_APS_DL2_EQ_data_ADDR                              1789
+#define S_APS_DL2_EQ_data_ADDR_END                          1797
 #define S_APS_DL2_EQ_data_sizeof                            9
-#define S_DC_DCvalue_ADDR                                   1795
-#define S_DC_DCvalue_ADDR_END                               1795
+#define S_DC_DCvalue_ADDR                                   1798
+#define S_DC_DCvalue_ADDR_END                               1798
 #define S_DC_DCvalue_sizeof                                 1
-#define S_VIBRA_ADDR                                        1796
-#define S_VIBRA_ADDR_END                                    1801
+#define S_VIBRA_ADDR                                        1799
+#define S_VIBRA_ADDR_END                                    1804
 #define S_VIBRA_sizeof                                      6
-#define S_Vibra2_in_ADDR                                    1802
-#define S_Vibra2_in_ADDR_END                                1807
+#define S_Vibra2_in_ADDR                                    1805
+#define S_Vibra2_in_ADDR_END                                1810
 #define S_Vibra2_in_sizeof                                  6
-#define S_Vibra2_addr_ADDR                                  1808
-#define S_Vibra2_addr_ADDR_END                              1808
+#define S_Vibra2_addr_ADDR                                  1811
+#define S_Vibra2_addr_ADDR_END                              1811
 #define S_Vibra2_addr_sizeof                                1
-#define S_VibraCtrl_forRightSM_ADDR                         1809
-#define S_VibraCtrl_forRightSM_ADDR_END                     1832
+#define S_VibraCtrl_forRightSM_ADDR                         1812
+#define S_VibraCtrl_forRightSM_ADDR_END                     1835
 #define S_VibraCtrl_forRightSM_sizeof                       24
-#define S_Rnoise_mem_ADDR                                   1833
-#define S_Rnoise_mem_ADDR_END                               1833
+#define S_Rnoise_mem_ADDR                                   1836
+#define S_Rnoise_mem_ADDR_END                               1836
 #define S_Rnoise_mem_sizeof                                 1
-#define S_Ctrl_ADDR                                         1834
-#define S_Ctrl_ADDR_END                                     1851
+#define S_Ctrl_ADDR                                         1837
+#define S_Ctrl_ADDR_END                                     1854
 #define S_Ctrl_sizeof                                       18
-#define S_Vibra1_in_ADDR                                    1852
-#define S_Vibra1_in_ADDR_END                                1857
+#define S_Vibra1_in_ADDR                                    1855
+#define S_Vibra1_in_ADDR_END                                1860
 #define S_Vibra1_in_sizeof                                  6
-#define S_Vibra1_temp_ADDR                                  1858
-#define S_Vibra1_temp_ADDR_END                              1881
+#define S_Vibra1_temp_ADDR                                  1861
+#define S_Vibra1_temp_ADDR_END                              1884
 #define S_Vibra1_temp_sizeof                                24
-#define S_VibraCtrl_forLeftSM_ADDR                          1882
-#define S_VibraCtrl_forLeftSM_ADDR_END                      1905
+#define S_VibraCtrl_forLeftSM_ADDR                          1885
+#define S_VibraCtrl_forLeftSM_ADDR_END                      1908
 #define S_VibraCtrl_forLeftSM_sizeof                        24
-#define S_Vibra1_mem_ADDR                                   1906
-#define S_Vibra1_mem_ADDR_END                               1916
+#define S_Vibra1_mem_ADDR                                   1909
+#define S_Vibra1_mem_ADDR_END                               1919
 #define S_Vibra1_mem_sizeof                                 11
-#define S_VibraCtrl_Stereo_ADDR                             1917
-#define S_VibraCtrl_Stereo_ADDR_END                         1940
+#define S_VibraCtrl_Stereo_ADDR                             1920
+#define S_VibraCtrl_Stereo_ADDR_END                         1943
 #define S_VibraCtrl_Stereo_sizeof                           24
-#define S_AMIC_96_48_data_ADDR                              1941
-#define S_AMIC_96_48_data_ADDR_END                          1959
+#define S_AMIC_96_48_data_ADDR                              1944
+#define S_AMIC_96_48_data_ADDR_END                          1962
 #define S_AMIC_96_48_data_sizeof                            19
-#define S_DMIC0_96_48_data_ADDR                             1960
-#define S_DMIC0_96_48_data_ADDR_END                         1978
+#define S_DMIC0_96_48_data_ADDR                             1963
+#define S_DMIC0_96_48_data_ADDR_END                         1981
 #define S_DMIC0_96_48_data_sizeof                           19
-#define S_DMIC1_96_48_data_ADDR                             1979
-#define S_DMIC1_96_48_data_ADDR_END                         1997
+#define S_DMIC1_96_48_data_ADDR                             1982
+#define S_DMIC1_96_48_data_ADDR_END                         2000
 #define S_DMIC1_96_48_data_sizeof                           19
-#define S_DMIC2_96_48_data_ADDR                             1998
-#define S_DMIC2_96_48_data_ADDR_END                         2016
+#define S_DMIC2_96_48_data_ADDR                             2001
+#define S_DMIC2_96_48_data_ADDR_END                         2019
 #define S_DMIC2_96_48_data_sizeof                           19
-#define S_DBG_8K_PATTERN_ADDR                               2017
-#define S_DBG_8K_PATTERN_ADDR_END                           2018
+#define S_DBG_8K_PATTERN_ADDR                               2020
+#define S_DBG_8K_PATTERN_ADDR_END                           2021
 #define S_DBG_8K_PATTERN_sizeof                             2
-#define S_DBG_16K_PATTERN_ADDR                              2019
-#define S_DBG_16K_PATTERN_ADDR_END                          2022
+#define S_DBG_16K_PATTERN_ADDR                              2022
+#define S_DBG_16K_PATTERN_ADDR_END                          2025
 #define S_DBG_16K_PATTERN_sizeof                            4
-#define S_DBG_24K_PATTERN_ADDR                              2023
-#define S_DBG_24K_PATTERN_ADDR_END                          2028
+#define S_DBG_24K_PATTERN_ADDR                              2026
+#define S_DBG_24K_PATTERN_ADDR_END                          2031
 #define S_DBG_24K_PATTERN_sizeof                            6
-#define S_DBG_48K_PATTERN_ADDR                              2029
-#define S_DBG_48K_PATTERN_ADDR_END                          2040
+#define S_DBG_48K_PATTERN_ADDR                              2032
+#define S_DBG_48K_PATTERN_ADDR_END                          2043
 #define S_DBG_48K_PATTERN_sizeof                            12
-#define S_DBG_96K_PATTERN_ADDR                              2041
-#define S_DBG_96K_PATTERN_ADDR_END                          2064
+#define S_DBG_96K_PATTERN_ADDR                              2044
+#define S_DBG_96K_PATTERN_ADDR_END                          2067
 #define S_DBG_96K_PATTERN_sizeof                            24
-#define S_MM_EXT_IN_ADDR                                    2065
-#define S_MM_EXT_IN_ADDR_END                                2076
+#define S_MM_EXT_IN_ADDR                                    2068
+#define S_MM_EXT_IN_ADDR_END                                2079
 #define S_MM_EXT_IN_sizeof                                  12
-#define S_MM_EXT_IN_L_ADDR                                  2077
-#define S_MM_EXT_IN_L_ADDR_END                              2088
+#define S_MM_EXT_IN_L_ADDR                                  2080
+#define S_MM_EXT_IN_L_ADDR_END                              2091
 #define S_MM_EXT_IN_L_sizeof                                12
-#define S_MM_EXT_IN_R_ADDR                                  2089
-#define S_MM_EXT_IN_R_ADDR_END                              2100
+#define S_MM_EXT_IN_R_ADDR                                  2092
+#define S_MM_EXT_IN_R_ADDR_END                              2103
 #define S_MM_EXT_IN_R_sizeof                                12
-#define S_MIC4_ADDR                                         2101
-#define S_MIC4_ADDR_END                                     2112
+#define S_MIC4_ADDR                                         2104
+#define S_MIC4_ADDR_END                                     2115
 #define S_MIC4_sizeof                                       12
-#define S_MIC4_L_ADDR                                       2113
-#define S_MIC4_L_ADDR_END                                   2124
+#define S_MIC4_L_ADDR                                       2116
+#define S_MIC4_L_ADDR_END                                   2127
 #define S_MIC4_L_sizeof                                     12
-#define S_MIC4_R_ADDR                                       2125
-#define S_MIC4_R_ADDR_END                                   2136
+#define S_MIC4_R_ADDR                                       2128
+#define S_MIC4_R_ADDR_END                                   2139
 #define S_MIC4_R_sizeof                                     12
-#define S_HW_TEST_ADDR                                      2137
-#define S_HW_TEST_ADDR_END                                  2137
+#define S_HW_TEST_ADDR                                      2140
+#define S_HW_TEST_ADDR_END                                  2140
 #define S_HW_TEST_sizeof                                    1
-#define S_XinASRC_BT_UL_ADDR                                2138
-#define S_XinASRC_BT_UL_ADDR_END                            2177
+#define S_XinASRC_BT_UL_ADDR                                2141
+#define S_XinASRC_BT_UL_ADDR_END                            2180
 #define S_XinASRC_BT_UL_sizeof                              40
-#define S_XinASRC_BT_DL_ADDR                                2178
-#define S_XinASRC_BT_DL_ADDR_END                            2217
+#define S_XinASRC_BT_DL_ADDR                                2181
+#define S_XinASRC_BT_DL_ADDR_END                            2220
 #define S_XinASRC_BT_DL_sizeof                              40
-#define S_BT_DL_8k_TEMP_ADDR                                2218
-#define S_BT_DL_8k_TEMP_ADDR_END                            2219
+#define S_BT_DL_8k_TEMP_ADDR                                2221
+#define S_BT_DL_8k_TEMP_ADDR_END                            2222
 #define S_BT_DL_8k_TEMP_sizeof                              2
-#define S_BT_DL_16k_TEMP_ADDR                               2220
-#define S_BT_DL_16k_TEMP_ADDR_END                           2223
+#define S_BT_DL_16k_TEMP_ADDR                               2223
+#define S_BT_DL_16k_TEMP_ADDR_END                           2226
 #define S_BT_DL_16k_TEMP_sizeof                             4
+#define S_VX_DL_8_48_OSR_LP_data_ADDR                       2227
+#define S_VX_DL_8_48_OSR_LP_data_ADDR_END                   2254
+#define S_VX_DL_8_48_OSR_LP_data_sizeof                     28
 #endif /* _ABESM_ADDR_H_ */
Index: kernel/sound/soc/omap/abe/abe_taskid.h
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_taskid.h	2011-04-18 15:44:24.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_taskid.h	2011-04-22 11:55:37.257106865 +0900
@@ -128,68 +128,68 @@
 #define C_ABE_FW_TASK_IO_PDM_DL                             68
 #define C_ABE_FW_TASK_IO_MM_EXT_OUT                         69
 #define C_ABE_FW_TASK_IO_MM_EXT_IN                          70
-#define C_ABE_FW_TASK_IO_TDM_OUT                            71
-#define C_ABE_FW_TASK_IO_TDM_IN                             72
-#define C_ABE_FW_TASK_DEBUG_IRQFIFO                         73
-#define C_ABE_FW_TASK_EchoMixer                             74
-#define C_ABE_FW_TASK_SDTMixer                              75
-#define C_ABE_FW_TASK_DL1Mixer                              76
-#define C_ABE_FW_TASK_DL2Mixer                              77
-#define C_ABE_FW_TASK_DL1Mixer_dual_mono                    78
-#define C_ABE_FW_TASK_DL2Mixer_dual_mono                    79
-#define C_ABE_FW_TASK_VXRECMixer                            80
-#define C_ABE_FW_TASK_ULMixer                               81
-#define C_ABE_FW_TASK_VIBRA_PACK                            82
-#define C_ABE_FW_TASK_VX_DL_8_48_0SR                        83
-#define C_ABE_FW_TASK_VX_DL_16_48_0SR                       84
-#define C_ABE_FW_TASK_BT_UL_8_48_0SR                        85
-#define C_ABE_FW_TASK_BT_UL_16_48_0SR                       86
-#define C_ABE_FW_TASK_IHF_48_96_0SR                         87
-#define C_ABE_FW_TASK_EARP_48_96_0SR                        88
-#define C_ABE_FW_TASK_AMIC_SPLIT                            89
-#define C_ABE_FW_TASK_DMIC1_SPLIT                           90
-#define C_ABE_FW_TASK_DMIC2_SPLIT                           91
-#define C_ABE_FW_TASK_DMIC3_SPLIT                           92
-#define C_ABE_FW_TASK_VXREC_SPLIT                           93
-#define C_ABE_FW_TASK_BT_UL_SPLIT                           94
-#define C_ABE_FW_TASK_MM_SPLIT                              95
-#define C_ABE_FW_TASK_DL2_APS_SPLIT                         96
-#define C_ABE_FW_TASK_VIBRA_SPLIT                           97
-#define C_ABE_FW_TASK_MM_EXT_IN_SPLIT                       98
-#define C_ABE_FW_TASK_ECHO_REF_SPLIT                        99
-#define C_ABE_FW_TASK_MIC4_SPLIT                            100
-#define C_ABE_FW_TASK_VX_UL_ROUTING                         101
-#define C_ABE_FW_TASK_MM_UL2_ROUTING                        102
-#define C_ABE_FW_TASK_VIBRA1                                103
-#define C_ABE_FW_TASK_VIBRA2                                104
-#define C_ABE_FW_TASK_BT_UL_16_48                           105
-#define C_ABE_FW_TASK_BT_UL_8_48                            106
-#define C_ABE_FW_TASK_BT_DL_48_16                           107
-#define C_ABE_FW_TASK_BT_DL_48_8                            108
-#define C_ABE_FW_TASK_VX_DL_16_48                           109
-#define C_ABE_FW_TASK_VX_DL_8_48                            110
-#define C_ABE_FW_TASK_VX_UL_48_16                           111
-#define C_ABE_FW_TASK_VX_UL_48_8                            112
-#define C_ABE_FW_TASK_DBG_SYNC                              113
-#define C_ABE_FW_TASK_APS_DL1_IRQs                          114
-#define C_ABE_FW_TASK_APS_DL2_L_IRQs                        115
-#define C_ABE_FW_TASK_APS_DL2_R_IRQs                        116
-#define C_ABE_FW_TASK_AMIC_96_48_LP                         117
-#define C_ABE_FW_TASK_DMIC1_96_48_LP                        118
-#define C_ABE_FW_TASK_DMIC2_96_48_LP                        119
-#define C_ABE_FW_TASK_DMIC3_96_48_LP                        120
-#define C_ABE_FW_TASK_INIT_FW_MEMORY                        121
-#define C_ABE_FW_TASK_DEBUGTRACE_VX_ASRCs                   122
-#define C_ABE_FW_TASK_ASRC_BT_UL_8                          123
-#define C_ABE_FW_TASK_ASRC_BT_UL_16                         124
-#define C_ABE_FW_TASK_ASRC_BT_UL_8_SIB                      125
-#define C_ABE_FW_TASK_ASRC_BT_UL_16_SIB                     126
-#define C_ABE_FW_TASK_ASRC_BT_DL_8                          127
-#define C_ABE_FW_TASK_ASRC_BT_DL_16                         128
-#define C_ABE_FW_TASK_ASRC_BT_DL_8_SIB                      129
-#define C_ABE_FW_TASK_ASRC_BT_DL_16_SIB                     130
-#define C_ABE_FW_TASK_BT_DL_48_8_HP_OPP100                  131
-#define C_ABE_FW_TASK_BT_DL_48_16_HP_OPP100                 132
-#define C_ABE_FW_TASK_BT_DL_48_8_OPP100                     133
-#define C_ABE_FW_TASK_BT_DL_48_16_OPP100                    134
+#define C_ABE_FW_TASK_DEBUG_IRQFIFO                         71
+#define C_ABE_FW_TASK_EchoMixer                             72
+#define C_ABE_FW_TASK_SDTMixer                              73
+#define C_ABE_FW_TASK_DL1Mixer                              74
+#define C_ABE_FW_TASK_DL2Mixer                              75
+#define C_ABE_FW_TASK_DL1Mixer_dual_mono                    76
+#define C_ABE_FW_TASK_DL2Mixer_dual_mono                    77
+#define C_ABE_FW_TASK_VXRECMixer                            78
+#define C_ABE_FW_TASK_ULMixer                               79
+#define C_ABE_FW_TASK_VIBRA_PACK                            80
+#define C_ABE_FW_TASK_VX_DL_8_48_0SR                        81
+#define C_ABE_FW_TASK_VX_DL_16_48_0SR                       82
+#define C_ABE_FW_TASK_BT_UL_8_48_0SR                        83
+#define C_ABE_FW_TASK_BT_UL_16_48_0SR                       84
+#define C_ABE_FW_TASK_IHF_48_96_0SR                         85
+#define C_ABE_FW_TASK_EARP_48_96_0SR                        86
+#define C_ABE_FW_TASK_AMIC_SPLIT                            87
+#define C_ABE_FW_TASK_DMIC1_SPLIT                           88
+#define C_ABE_FW_TASK_DMIC2_SPLIT                           89
+#define C_ABE_FW_TASK_DMIC3_SPLIT                           90
+#define C_ABE_FW_TASK_VXREC_SPLIT                           91
+#define C_ABE_FW_TASK_BT_UL_SPLIT                           92
+#define C_ABE_FW_TASK_MM_SPLIT                              93
+#define C_ABE_FW_TASK_DL2_APS_SPLIT                         94
+#define C_ABE_FW_TASK_VIBRA_SPLIT                           95
+#define C_ABE_FW_TASK_MM_EXT_IN_SPLIT                       96
+#define C_ABE_FW_TASK_ECHO_REF_SPLIT                        97
+#define C_ABE_FW_TASK_MIC4_SPLIT                            98
+#define C_ABE_FW_TASK_VX_UL_ROUTING                         99
+#define C_ABE_FW_TASK_MM_UL2_ROUTING                        100
+#define C_ABE_FW_TASK_VIBRA1                                101
+#define C_ABE_FW_TASK_VIBRA2                                102
+#define C_ABE_FW_TASK_BT_UL_16_48                           103
+#define C_ABE_FW_TASK_BT_UL_8_48                            104
+#define C_ABE_FW_TASK_BT_DL_48_16                           105
+#define C_ABE_FW_TASK_BT_DL_48_8                            106
+#define C_ABE_FW_TASK_VX_DL_16_48                           107
+#define C_ABE_FW_TASK_VX_DL_8_48                            108
+#define C_ABE_FW_TASK_VX_UL_48_16                           109
+#define C_ABE_FW_TASK_VX_UL_48_8                            110
+#define C_ABE_FW_TASK_DBG_SYNC                              111
+#define C_ABE_FW_TASK_APS_DL1_IRQs                          112
+#define C_ABE_FW_TASK_APS_DL2_L_IRQs                        113
+#define C_ABE_FW_TASK_APS_DL2_R_IRQs                        114
+#define C_ABE_FW_TASK_AMIC_96_48_LP                         115
+#define C_ABE_FW_TASK_DMIC1_96_48_LP                        116
+#define C_ABE_FW_TASK_DMIC2_96_48_LP                        117
+#define C_ABE_FW_TASK_DMIC3_96_48_LP                        118
+#define C_ABE_FW_TASK_INIT_FW_MEMORY                        119
+#define C_ABE_FW_TASK_DEBUGTRACE_VX_ASRCs                   120
+#define C_ABE_FW_TASK_ASRC_BT_UL_8                          121
+#define C_ABE_FW_TASK_ASRC_BT_UL_16                         122
+#define C_ABE_FW_TASK_ASRC_BT_UL_8_SIB                      123
+#define C_ABE_FW_TASK_ASRC_BT_UL_16_SIB                     124
+#define C_ABE_FW_TASK_ASRC_BT_DL_8                          125
+#define C_ABE_FW_TASK_ASRC_BT_DL_16                         126
+#define C_ABE_FW_TASK_ASRC_BT_DL_8_SIB                      127
+#define C_ABE_FW_TASK_ASRC_BT_DL_16_SIB                     128
+#define C_ABE_FW_TASK_BT_DL_48_8_HP_OPP100                  129
+#define C_ABE_FW_TASK_BT_DL_48_16_HP_OPP100                 130
+#define C_ABE_FW_TASK_BT_DL_48_8_OPP100                     131
+#define C_ABE_FW_TASK_BT_DL_48_16_OPP100                    132
+#define C_ABE_FW_TASK_VX_DL_8_48_OSR_LP                     133
+#define C_ABE_FW_TASK_VX_DL_8_48_FIR                        134
 #endif /* _ABE_TASKID_H_ */
Index: kernel/sound/soc/omap/abe/abe_firmware.c
===================================================================
--- kernel.orig/sound/soc/omap/abe/abe_firmware.c	2011-04-22 11:57:39.000000000 +0900
+++ kernel/sound/soc/omap/abe/abe_firmware.c	2011-04-22 11:58:05.238394721 +0900
@@ -55,11 +55,11 @@
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  */
-0x0000925E,  /* VERSION NUMBER */
+0x00009300,  /* VERSION NUMBER */
 0x00002000,  /* PMEM LENGTH IN BYTES */
-0x00001404,  /* CMEM LENGTH IN BYTES */
+0x000016B0,  /* CMEM LENGTH IN BYTES */
 0x00010000,  /* DMEM LENGTH IN BYTES */
-0x00004580,  /* SMEM LENGTH IN BYTES */
+0x00004678,  /* SMEM LENGTH IN BYTES */
 0x1600200f,
 0x0a000750,
 0x08200000,
@@ -1084,6 +1084,26 @@
 0x9d0c81b8,
 0x9d0c82b8,
 0x08200000,
+0x9c0c0018,
+0x1440001d,
+0x04a001dd,
+0x9d0c8218,
+0x07800000,
+0x9c0c0018,
+0xa00582ba,
+0x07800000,
+0x07800000,
+0x9d0c81b8,
+0x98804060,
+0x1440001d,
+0x9d0c8218,
+0x04a001dd,
+0xa00582ba,
+0x07800000,
+0x07800000,
+0x9d0c81b8,
+0x988040e0,
+0x08200000,
 0x9f160028,
 0x9f168298,
 0x04a001dd,
@@ -1092,7 +1112,7 @@
 0x07800000,
 0x9f160028,
 0x9f168298,
-0x98804040,
+0x98804180,
 0x9d0c8128,
 0x08200000,
 0x9f160020,
@@ -1100,14 +1120,14 @@
 0x07800000,
 0x9d0c8108,
 0x9d0c8258,
-0x988040b0,
+0x988041f0,
 0x08200000,
 0x9f160010,
 0x9f168068,
 0x07800000,
 0x07800000,
 0x9d0c8128,
-0x98804120,
+0x98804260,
 0x08200000,
 0x9d008810,
 0x1280020d,
@@ -1131,7 +1151,7 @@
 0x9d0c87b8,
 0x9d1082c8,
 0x9d108288,
-0x988041f0,
+0x98804330,
 0x08200000,
 0x00000003,
 0x00000205,
@@ -1144,22 +1164,22 @@
 0x07800000,
 0x07800000,
 0x9d0c8128,
-0x98804370,
+0x988044b0,
 0x08200000,
 0x048002ff,
 0x013ffefe,
 0x00801605,
-0x16002ac3,
+0x16002ae3,
 0x12000155,
 0x0200035e,
 0x0b200000,
 0x00800405,
-0x16002ac3,
+0x16002ae3,
 0x12000155,
 0x0200035e,
 0x0b200000,
 0x00801705,
-0x16002ac3,
+0x16002ae3,
 0x12000155,
 0x0200035e,
 0x0b200000,
@@ -1179,7 +1199,7 @@
 0xdc180404,
 0x06000003,
 0x9c180480,
-0x0aa049b0,
+0x0aa04af0,
 0x9c052b20,
 0x9c042820,
 0x9c023970,
@@ -1188,38 +1208,38 @@
 0x40800503,
 0x0600000d,
 0x9d01b060,
-0x4a804710,
+0x4a804850,
 0x0400033d,
 0x04200427,
 0x04200d77,
 0x05800750,
-0x0ae04710,
+0x0ae04850,
 0x16000006,
 0x16000145,
-0x0a004990,
+0x0a004ad0,
 0x160fffd6,
 0x05800420,
-0x0ae04890,
+0x0ae049d0,
 0x160fffe6,
 0x04000344,
 0x05800420,
-0x0ae04980,
+0x0ae04ac0,
 0x160ffff6,
 0x04000344,
 0x05800420,
-0x0ae04980,
+0x0ae04ac0,
 0x16000006,
 0x04000344,
 0x05800420,
-0x0ae04980,
+0x0ae04ac0,
 0x16000016,
 0x04000344,
 0x05800420,
-0x0ae04980,
+0x0ae04ac0,
 0x16000026,
 0x04000344,
 0x05800420,
-0x0ae04980,
+0x0ae04ac0,
 0x16000036,
 0x013ffcf6,
 0x12000132,
@@ -1238,7 +1258,7 @@
 0x003ffcf6,
 0x00800715,
 0x01000606,
-0x0a004dc0,
+0x0a004f00,
 0x9c042b20,
 0x9c052920,
 0x9c023870,
@@ -1250,43 +1270,43 @@
 0x160fffb6,
 0x00800503,
 0x05800420,
-0x0ae04cc0,
+0x0ae04e00,
 0x160fffc6,
 0x04000344,
 0x05800420,
-0x0ae04da0,
+0x0ae04ee0,
 0x160fffd6,
 0x04000344,
 0x05800420,
-0x0ae04da0,
+0x0ae04ee0,
 0x160fffe6,
 0x04000344,
 0x05800420,
-0x0ae04da0,
+0x0ae04ee0,
 0x160ffff6,
 0x04000344,
 0x05800420,
-0x0ae04da0,
+0x0ae04ee0,
 0x16000006,
 0x04000344,
 0x05800420,
-0x0ae04da0,
+0x0ae04ee0,
 0x16000016,
 0x04000344,
 0x05800420,
-0x0ae04da0,
+0x0ae04ee0,
 0x16000026,
 0x04000344,
 0x05800420,
-0x0ae04da0,
+0x0ae04ee0,
 0x16000036,
 0x04000344,
 0x05800420,
-0x0ae04da0,
+0x0ae04ee0,
 0x16000046,
 0x04000344,
 0x05800420,
-0x0ae04da0,
+0x0ae04ee0,
 0x16000056,
 0x013ffcf6,
 0x12000232,
@@ -1304,14 +1324,14 @@
 0x003ffcf6,
 0x01000606,
 0x00800715,
-0x16002ac6,
+0x16002ae6,
 0x413ffefe,
 0x12000155,
 0x00000202,
 0x00800d04,
 0x0200056e,
-0x16013e06,
-0x16013e47,
+0x16013ec6,
+0x16013f07,
 0x0400042d,
 0x04a001dd,
 0x9e0e0260,
@@ -1327,7 +1347,7 @@
 0x06000005,
 0x40800f02,
 0x04c07f77,
-0x4a804ff0,
+0x4a805130,
 0x04500273,
 0x00800a02,
 0x9e088100,
@@ -1378,8 +1398,8 @@
 0x9d0c810c,
 0x9d0c815c,
 0x9d0c81ac,
-0x98805200,
-0x0aa05180,
+0x98805340,
+0x0aa052c0,
 0x9e0f0120,
 0x08200000,
 0x4080070d,
@@ -1391,28 +1411,28 @@
 0x413ffefe,
 0x06000004,
 0x9c03a950,
-0x4aa053a0,
+0x4aa054e0,
 0x144000d2,
-0x0a205660,
+0x0a2057a0,
 0x40000e04,
 0x1440002d,
 0x06000004,
-0x0a8054e0,
+0x0a805620,
 0x05800d40,
-0x0ae053e0,
-0x0a205510,
-0x0a005490,
+0x0ae05520,
+0x0a205650,
+0x0a0055d0,
 0x042004d2,
 0x1440004d,
-0x0a205510,
-0x0a205660,
+0x0a205650,
+0x0a2057a0,
 0x06000002,
-0x0a805490,
+0x0a8055d0,
 0x1440002d,
 0x00000e04,
 0x05800d40,
-0x0ac054e0,
-0x0a205510,
+0x0ac05620,
+0x0a205650,
 0x003ffefe,
 0x40800905,
 0x048ffeff,
@@ -1420,13 +1440,13 @@
 0x08200000,
 0x04a0012d,
 0x0a201770,
-0x0a005490,
-0x16013e06,
+0x0a0055d0,
+0x16013ec6,
 0x40800605,
 0x048002ff,
 0x413ffefe,
 0x144000d3,
-0x16002ace,
+0x16002aee,
 0x9e0e0260,
 0x12000155,
 0x420005ee,
@@ -1447,19 +1467,19 @@
 0x40000403,
 0x04c001d7,
 0x06000007,
-0x4a805750,
+0x4a805890,
 0x16000017,
 0x00001604,
 0x06000004,
-0x0a805870,
+0x0a8059b0,
 0x40001405,
 0x048001dd,
 0x01000e04,
 0x01000c05,
-0x0a0057c0,
+0x0a005900,
 0x00001204,
 0x06000004,
-0x0a805870,
+0x0a8059b0,
 0x40001005,
 0x048001dd,
 0x01000e04,
@@ -1469,11 +1489,11 @@
 0x16000005,
 0x40800a04,
 0x05c00630,
-0x0a805860,
+0x0a8059a0,
 0x12000233,
 0x9e0e0530,
 0x9d140550,
-0x0a005870,
+0x0a0059b0,
 0x01800017,
 0x08200000,
 0x048008ff,
@@ -1499,13 +1519,13 @@
 0x01c00127,
 0x01c0012b,
 0x9c018201,
-0x98805970,
+0x98805ab0,
 0x04800633,
 0x1440001d,
 0x00000034,
 0x04802833,
 0x01c00124,
-0x98805a20,
+0x98805b60,
 0x1602f00a,
 0x16002102,
 0x408000a4,
@@ -1563,11 +1583,11 @@
 0x16000005,
 0x16000006,
 0x06000008,
-0x0aa05e20,
+0x0aa05f60,
 0x16000015,
 0x000002a8,
 0x06000009,
-0x0aa05e60,
+0x0aa05fa0,
 0x16000016,
 0x000002b9,
 0x1602d742,
@@ -1579,12 +1599,12 @@
 0x1602d10d,
 0x41800027,
 0x06000004,
-0x0aa05f50,
+0x0aa06090,
 0x06000005,
-0x0aa05fd0,
+0x0aa06110,
 0x06000001,
-0x0aa06060,
-0x0a006150,
+0x0aa061a0,
+0x0a006290,
 0x160000a8,
 0x400000d6,
 0x12000c88,
@@ -1592,7 +1612,7 @@
 0x07800000,
 0x06000005,
 0x9d180078,
-0x0a806040,
+0x0a806180,
 0x160000c8,
 0x400000d6,
 0x12000c88,
@@ -1601,7 +1621,7 @@
 0x07800000,
 0x9d180078,
 0x06000001,
-0x0a8060d0,
+0x0a806210,
 0x160000d8,
 0x400000d6,
 0x12000c88,
@@ -1624,7 +1644,7 @@
 0x06000000,
 0x40000049,
 0x1602d142,
-0x4a8061f0,
+0x4a806330,
 0x16000005,
 0x04200959,
 0x05800590,
@@ -1661,7 +1681,7 @@
 0x01c00124,
 0x01c00126,
 0x40000087,
-0x16002b99,
+0x16002bc9,
 0x0000028d,
 0x40000c54,
 0x12000299,
@@ -1670,7 +1690,7 @@
 0x0180012d,
 0x9e0e0490,
 0x41400224,
-0x16002ba8,
+0x16002bd8,
 0x41400226,
 0x12000288,
 0x9c100480,
@@ -1723,7 +1743,7 @@
 0x01c00124,
 0x01c00126,
 0x40000087,
-0x16002bb9,
+0x16002be9,
 0x0000028d,
 0x40000c54,
 0x12000299,
@@ -1732,7 +1752,7 @@
 0x0180012d,
 0x9e0e0490,
 0x41400224,
-0x16002bc8,
+0x16002bf8,
 0x41400226,
 0x12000288,
 0x9c100480,
@@ -1776,20 +1796,20 @@
 0x07800000,
 0x06000033,
 0x9e0e8220,
-0x0aa06ba0,
+0x0aa06ce0,
 0x9c1d0004,
 0x9c1d0044,
 0x07800000,
 0x9d0c0210,
-0x0a006c50,
+0x0a006d90,
 0x06000023,
-0x0aa06c00,
+0x0aa06d40,
 0x9c1d0004,
 0x9d040004,
 0x9d100200,
-0x0a006c50,
+0x0a006d90,
 0x06000043,
-0x0aa06c50,
+0x0aa06d90,
 0x9c180024,
 0x9d040004,
 0x9d180200,
@@ -1797,27 +1817,7 @@
 0x05c00740,
 0x17800644,
 0x01000004,
-0x0a006ac0,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
-0x00000000,
+0x0a006c00,
 0x00000000,
 0x00000000,
 0x00000000,
@@ -2418,6 +2418,9 @@
 0x00002e98,
 0x00000000,
 0x00000000,
+0x00001001,
+0x00000000,
+0x00000000,
 0x00000000,
 0x00000008,
 0x00700001,
@@ -3231,13 +3234,13 @@
 0x003b8bf6,
 0x00cfd2ca,
 0x00154066,
-0x008e3ba9,
-0x000aaa6a,
-0x00f5559a,
-0x0071c459,
-0x00651dd9,
-0x00f5c6b6,
-0x000b0ede,
+0x0084edbd,
+0x007b1245,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00762489,
 0x00000003,
 0x00000003,
 0x0002c197,
@@ -3389,6 +3392,174 @@
 0x003fffe0,
 0x00000020,
 0x003fffe0,
+0x0000e95b,
+0x00045e13,
+0x00e38bd3,
+0x0049a0eb,
+0x0086a523,
+0x00021a60,
+0x00b3b22b,
+0x00c008cb,
+0x0003ee58,
+0x00f98190,
+0x0007bebc,
+0x00f927cc,
+0x000369f8,
+0x000210a0,
+0x00f7d700,
+0x000cf630,
+0x00f0b350,
+0x000f00d8,
+0x00f45884,
+0x0004930c,
+0x000cca50,
+0x00d5b1a0,
+0x0036ee50,
+0x00c50200,
+0x00c1a4a3,
+0x005fc0f5,
+0x004f99c8,
+0x00026924,
+0x00ff83fb,
+0x0008de8b,
+0x00de91f3,
+0x0044c043,
+0x00a56883,
+0x0040eb8b,
+0x001e74a3,
+0x00fd21b0,
+0x000554e4,
+0x00f94c68,
+0x000647f4,
+0x00fc5390,
+0x00c48fa3,
+0x00067e44,
+0x00f4b078,
+0x000daa00,
+0x00f31630,
+0x00095c18,
+0x00fd153c,
+0x00f92d4c,
+0x00187260,
+0x00d118b0,
+0x002e0ce0,
+0x00dfc588,
+0x00d88710,
+0x005ade01,
+0x0069ab18,
+0x000581a8,
+0x00ff0f2b,
+0x000a2003,
+0x00e0f9b3,
+0x00341ca3,
+0x00d0769b,
+0x00f72c73,
+0x0079f1eb,
+0x00fbed28,
+0x0005aab8,
+0x00fa5660,
+0x0003b918,
+0x00028fb3,
+0x00fb129c,
+0x00098f30,
+0x00f3bff8,
+0x000bc1d8,
+0x00f7e048,
+0x000228e8,
+0x0005dda0,
+0x00f00dc0,
+0x001eb940,
+0x00d459f0,
+0x001db068,
+0x00fcb1e0,
+0x00bb70e0,
+0x00500125,
+0x00423c25,
+0x000cb760,
+0x00ff3a63,
+0x0008dcf3,
+0x00e89f33,
+0x001cf00b,
+0x00fdff03,
+0x00b7a13b,
+0x0002d9ac,
+0x00fb9038,
+0x0004ee8c,
+0x00fc6088,
+0x0025bba3,
+0x000396e8,
+0x00f82434,
+0x000abf70,
+0x00f51e3c,
+0x0007b174,
+0x0083c45b,
+0x00fadcd0,
+0x000d0158,
+0x00eaba28,
+0x001ef828,
+0x00de61d8,
+0x00091358,
+0x00172bd8,
+0x00aaa5f8,
+0x007f9968,
+0x004ead35,
+0x0016d358,
+0x00ff9df3,
+0x00063423,
+0x00f2bc93,
+0x0004db3b,
+0x002510d3,
+0x008d0163,
+0x00032dec,
+0x00fc0c14,
+0x00035394,
+0x00bfd6bb,
+0x00fd7bc4,
+0x000653e0,
+0x00f6c644,
+0x0009e92c,
+0x00f874d4,
+0x00025014,
+0x000466f8,
+0x00f4e050,
+0x00113910,
+0x00e9e9d8,
+0x0019a460,
+0x00ed06b8,
+0x00f3f088,
+0x002b3ea8,
+0x00a75d50,
+0x00573b88,
+0x0058acdd,
+0x00253e48,
+0x00ffe99b,
+0x00034623,
+0x00fca67b,
+0x00f0ade3,
+0x003f433b,
+0x00fdf30c,
+0x0002e438,
+0x00fd3880,
+0x004d26e3,
+0x006be023,
+0x00fafa08,
+0x0007c8c0,
+0x00f72900,
+0x000747f8,
+0x00fd12b4,
+0x00fcac44,
+0x0009b130,
+0x00f14b30,
+0x0011de10,
+0x00ed7168,
+0x00102888,
+0x00fd78fc,
+0x00e1dd38,
+0x003632e8,
+0x00b0f308,
+0x002ad4a0,
+0x005ec5d9,
+0x00385800,
 0x00000000,
 0x00000000,
 0x00000000,
@@ -3545,32 +3716,32 @@
 0x00000000,
 0x00000000,
 0x00000000,
-0x0000925E,
-0x04000385,
-0x03CB040B,
+0x00009300,
+0x04140385,
+0x03CB041F,
 0x005103D5,
 0x0043003A,
-0x04310412,
-0x03B60419,
-0x043E052A,
-0x00D80588,
+0x04450426,
+0x03B6042D,
+0x0452053E,
+0x00D8059C,
 0x01BB018F,
 0x03980359,
 0x01EA00C2,
-0x06A801CC,
-0x03E00632,
+0x06BC01CC,
+0x03E00646,
 0x01DA01F6,
-0x00E60002,
-0x00F600EC,
-0x010700FD,
-0x011B0114,
-0x012A0132,
-0x01390122,
-0x016B0154,
-0x018C0003,
-0x018E018D,
-0x04530509,
-0x00000177,
+0x00020400,
+0x00EC00E6,
+0x00FD00F6,
+0x01140107,
+0x0132011B,
+0x0122012A,
+0x01540139,
+0x0003016B,
+0x018D018C,
+0x051D018E,
+0x01770467,
 0x00000000,
 0x00000000,
 0x00000000,
@@ -6007,14 +6178,6 @@
 0x00010001,
 0x00E70001,
 0x00000000,
-0x0001000D,
-0x00010001,
-0x00E80001,
-0x00000000,
-0x0001000D,
-0x00010001,
-0x00E90001,
-0x00000000,
 0x00FA000E,
 0x00010001,
 0x00FB0001,
@@ -6263,6 +6426,14 @@
 0x00010001,
 0x01350001,
 0x00000000,
+0x0003001C,
+0x01360024,
+0x01370001,
+0x00000000,
+0x00010014,
+0x00010001,
+0x01380001,
+0x00000000,
 0x00000000,
 0x00000000,
 0x00000000,
@@ -6371,14 +6542,14 @@
 0x003FFFF0,
 0x00000000,
 0x00400000,
-0x019C0189,
-0x01C201AF,
-0x01E801D5,
-0x020E01FB,
-0x02340221,
-0x025A0247,
-0x0280026D,
-0x02A60293,
+0x019F018C,
+0x01C501B2,
+0x01EB01D8,
+0x021101FE,
+0x02370224,
+0x025D024A,
+0x02830270,
+0x02A90296,
 0x00000004,
 0x00000001,
 0x00000000,
@@ -6387,14 +6558,14 @@
 0x003FFFF0,
 0x00000000,
 0x00400000,
-0x02CF02BD,
-0x02F302E1,
-0x03170305,
-0x033B0329,
-0x035F034D,
-0x03830371,
-0x03A70395,
-0x03CB03B9,
+0x02D202C0,
+0x02F602E4,
+0x031A0308,
+0x033E032C,
+0x03620350,
+0x03860374,
+0x03AA0398,
+0x03CE03BC,
 0x00008363,
 0x00000428,
 0x00000000,
@@ -6425,17 +6596,17 @@
 0x00002778,
 0x25A82748,
 0x00002758,
-0x29D826F8,
+0x29B826F8,
 0x000026E8,
-0x29C826D8,
+0x29A826D8,
 0x000026C8,
 0x25982728,
 0x00002738,
 0x25882708,
 0x00002718,
-0x29B82678,
+0x29982678,
 0x00002668,
-0x29A82658,
+0x29882658,
 0x00002648,
 0x257826A8,
 0x000026B8,
@@ -7298,9 +7469,10 @@
 0x00000000,
 0x00400000,
 0x25882708,
-0x00002CA8,
+0x00002C88,
 0x25982728,
-0x00002CB8,
+0x00002C98,
+0x2CC82658,
 0x00000000,
 0x00000000,
 0x00000000,
@@ -19777,168 +19949,167 @@
 0x00000000,
 0x00000000,
 0x00000000,
+0x00041903,
 0x00000000,
-0x00041603,
+0x00041C02,
 0x00000000,
-0x00041902,
+0x00067F03,
 0x00000000,
-0x00067C03,
+0x00046605,
 0x00000000,
-0x00046305,
+0x00046B04,
 0x00000000,
-0x00046804,
+0x00067A05,
 0x00000000,
-0x00067705,
+0x0001860C,
 0x00000000,
-0x0001830C,
+0x00046F28,
 0x00000000,
-0x00046C28,
+0x0004BF28,
 0x00000000,
-0x0004BC28,
+0x00070706,
 0x00000000,
-0x00070406,
+0x00022D18,
 0x00000000,
-0x00022A18,
+0x00013D12,
 0x00000000,
-0x00013A12,
-0x00000000,
-0x00014C12,
-0x00013700,
-0x00015C24,
-0x00013812,
-0x00014A12,
+0x00014F12,
+0x00013A00,
+0x00015F24,
+0x00013B12,
+0x00014D12,
 0x00120024,
-0x00057800,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015C0E,
-0x00015F0C,
-0x00016A04,
-0x00015F0C,
-0x00016E04,
-0x00000000,
-0x00017202,
-0x00000000,
-0x00017402,
-0x00016B0C,
-0x00017604,
-0x00016B0C,
-0x00017A04,
-0x00017E02,
-0x00017E02,
-0x00000000,
-0x00018F0C,
-0x00000000,
-0x00019B0C,
-0x00000000,
-0x0001770C,
-0x00000000,
-0x00016B0C,
-0x00000000,
-0x00015F0C,
-0x00016B0C,
-0x0001770C,
-0x00000000,
-0x0001A70C,
-0x00000000,
-0x0001BF0C,
-0x00000000,
-0x0001CB0C,
-0x00000000,
-0x0001FD0C,
-0x00020909,
-0x00020909,
+0x00058400,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x00015F0E,
+0x0001620C,
+0x00016D04,
+0x0001620C,
+0x00017104,
+0x00000000,
+0x00017502,
+0x00000000,
+0x00017702,
+0x00016E0C,
+0x00017904,
+0x00016E0C,
+0x00017D04,
+0x00018102,
+0x00018102,
+0x00000000,
+0x0001920C,
+0x00000000,
+0x00019E0C,
+0x00000000,
+0x00017A0C,
+0x00000000,
+0x00016E0C,
+0x00000000,
+0x0001620C,
+0x00016E0C,
+0x00017A0C,
+0x00000000,
+0x0001AA0C,
+0x00000000,
+0x0001C20C,
+0x00000000,
+0x0001CE0C,
+0x00000000,
+0x0002000C,
+0x00020C09,
+0x00020C09,
 0x00000000,
-0x00018009,
+0x00018309,
 0x000B0009,
 0x00000000,
 0x00000000,
-0x0001B30C,
+0x0001B60C,
 0x00000000,
-0x00067F0C,
+0x0006820C,
 0x00000000,
-0x00068B0C,
+0x00068E0C,
 0x00000000,
-0x0006970C,
+0x00069A0C,
 0x00000000,
-0x0006A30C,
-0x00000000,
-0x0002420C,
-0x00022A18,
-0x0002720C,
-0x00022A18,
-0x00027E0C,
-0x00000000,
-0x00024E0C,
-0x00022A00,
-0x00028A0C,
-0x00022A00,
-0x0002960C,
-0x00000000,
-0x00025A0C,
-0x00022A18,
-0x0002A20C,
-0x00022A18,
-0x0002AE0C,
-0x00000000,
-0x0008350C,
-0x00022A18,
-0x0008410C,
-0x00022A18,
-0x00084D0C,
-0x00022A18,
-0x0002BA0C,
-0x00022A18,
-0x0002C60C,
-0x00000000,
-0x0002660C,
-0x00022A18,
-0x0002D20C,
-0x00022A18,
-0x0002DE0C,
-0x00022A18,
-0x0002EA0C,
-0x00022A18,
-0x0002F60C,
-0x00022A18,
-0x0003020C,
-0x00022A18,
-0x00030E0C,
-0x00000000,
-0x00031A78,
-0x00000000,
-0x00039218,
+0x0006A60C,
+0x00000000,
+0x0002450C,
+0x00022D18,
+0x0002750C,
+0x00022D18,
+0x0002810C,
+0x00000000,
+0x0002510C,
+0x00022D00,
+0x00028D0C,
+0x00022D00,
+0x0002990C,
+0x00000000,
+0x00025D0C,
+0x00022D18,
+0x0002A50C,
+0x00022D18,
+0x0002B10C,
+0x00000000,
+0x0008380C,
+0x00022D18,
+0x0008440C,
+0x00022D18,
+0x0008500C,
+0x00022D18,
+0x0002BD0C,
+0x00022D18,
+0x0002C90C,
+0x00000000,
+0x0002690C,
+0x00022D18,
+0x0002D50C,
+0x00022D18,
+0x0002E10C,
+0x00022D18,
+0x0002ED0C,
+0x00022D18,
+0x0002F90C,
+0x00022D18,
+0x0003050C,
+0x00022D18,
+0x0003110C,
+0x00000000,
+0x00031D78,
+0x00000000,
+0x00039518,
 0x00000000,
-0x0003AA18,
+0x0003AD18,
 0x00000000,
-0x0003C218,
+0x0003C518,
 0x00000000,
-0x0003DA18,
+0x0003DD18,
 0x00000000,
-0x00040A0C,
+0x00040D0C,
 0x000B0019,
 0x00000000,
 0x000B0009,
 0x00000000,
 0x00000000,
-0x00041B18,
+0x00041E18,
 0x00000000,
-0x00043318,
+0x00043618,
 0x00000000,
-0x00044B18,
+0x00044E18,
 0x000B2E4C,
 0x00000000,
 0x000B2E48,
@@ -19946,121 +20117,121 @@
 0x000B2E34,
 0x00000000,
 0x00000000,
-0x00046C28,
-0x00029313,
-0x0002A613,
-0x00046C28,
-0x0002BB00,
-0x0002BC00,
+0x00046F28,
+0x00029613,
+0x0002A913,
+0x00046F28,
+0x0002BE00,
+0x0002BF00,
 0x000B9600,
 0x00590002,
 0x00217800,
 0x00000000,
-0x00049428,
-0x00029313,
-0x0002A613,
-0x00049428,
-0x0002B900,
-0x0002BA00,
+0x00049728,
+0x00029613,
+0x0002A913,
+0x00049728,
+0x0002BC00,
+0x0002BD00,
 0x000B9E00,
 0x005E0002,
 0x00212800,
 0x00000000,
-0x00049428,
+0x00049728,
 0x00590004,
 0x00217800,
 0x005E0004,
 0x00212800,
 0x00000000,
-0x00049428,
+0x00049728,
 0x00000000,
-0x0004BC28,
-0x0003B912,
-0x0003CB12,
-0x0004BC28,
-0x0003DD00,
-0x0003DE00,
+0x0004BF28,
+0x0003BC12,
+0x0003CE12,
+0x0004BF28,
+0x0003E000,
+0x0003E100,
 0x000BAE00,
 0x0067000C,
 0x00226800,
 0x00000000,
-0x0004E40C,
-0x0001BF0C,
-0x00015F0C,
-0x00000000,
-0x0004F00C,
-0x00000000,
-0x0004FC0C,
-0x00022A18,
-0x0005080C,
-0x00022A18,
-0x0005140C,
-0x00053919,
-0x00053919,
-0x00000000,
-0x00041119,
-0x00052019,
-0x00052019,
-0x0003F819,
-0x0003DF19,
-0x00000000,
-0x0004490D,
-0x00000000,
-0x0004560D,
-0x00000000,
-0x00046307,
-0x00000000,
-0x00042A0D,
-0x00000000,
-0x0004370D,
-0x00000000,
-0x00044405,
-0x0005760D,
-0x0005760D,
-0x00058307,
-0x00058307,
-0x00058A0D,
-0x00058A0D,
-0x00059705,
-0x00059705,
-0x00059C0D,
-0x00059C0D,
-0x0005A907,
-0x0005A907,
-0x0005B00D,
-0x0005B00D,
-0x0005BD05,
-0x0005BD05,
-0x0005C20D,
-0x0005C20D,
-0x0005CF07,
-0x0005CF07,
-0x0005D60D,
-0x0005D60D,
-0x0005E305,
-0x0005E305,
-0x0005E80D,
-0x0005E80D,
-0x0005F507,
-0x0005F507,
-0x0005FC0D,
-0x0005FC0D,
-0x00060905,
-0x00060905,
-0x0006220D,
-0x0006220D,
-0x00062F05,
-0x00062F05,
-0x00060E0D,
-0x00060E0D,
-0x00061B07,
-0x00061B07,
+0x0004E70C,
+0x0001C20C,
+0x0001620C,
+0x00000000,
+0x0004F30C,
+0x00000000,
+0x0004FF0C,
+0x00022D18,
+0x00050B0C,
+0x00022D18,
+0x0005170C,
+0x00053C19,
+0x00053C19,
+0x00000000,
+0x00041419,
+0x00052319,
+0x00052319,
+0x0003FB19,
+0x0003E219,
+0x00000000,
+0x00044C0D,
+0x00000000,
+0x0004590D,
+0x00000000,
+0x00046607,
+0x00000000,
+0x00042D0D,
+0x00000000,
+0x00043A0D,
+0x00000000,
+0x00044705,
+0x0005790D,
+0x0005790D,
+0x00058607,
+0x00058607,
+0x00058D0D,
+0x00058D0D,
+0x00059A05,
+0x00059A05,
+0x00059F0D,
+0x00059F0D,
+0x0005AC07,
+0x0005AC07,
+0x0005B30D,
+0x0005B30D,
+0x0005C005,
+0x0005C005,
+0x0005C50D,
+0x0005C50D,
+0x0005D207,
+0x0005D207,
+0x0005D90D,
+0x0005D90D,
+0x0005E605,
+0x0005E605,
+0x0005EB0D,
+0x0005EB0D,
+0x0005F807,
+0x0005F807,
+0x0005FF0D,
+0x0005FF0D,
+0x00060C05,
+0x00060C05,
+0x0006250D,
+0x0006250D,
+0x00063205,
+0x00063205,
+0x0006110D,
+0x0006110D,
+0x00061E07,
+0x00061E07,
 0x00000000,
-0x00064F28,
+0x00065228,
 0x00000000,
-0x00057002,
+0x00057302,
 0x00000000,
-0x00057204,
+0x00057504,
 0x00000006,
 0x00000000,
 0x00000003,
@@ -20073,26 +20244,26 @@
 0x00000000,
 0x00030005,
 0x00000000,
-0x0005520F,
-0x0005520F,
+0x0005550F,
+0x0005550F,
 0x000B000F,
-0x0008A800,
-0x0005610F,
-0x0005610F,
+0x0008B400,
+0x0005640F,
+0x0005640F,
 0x00030007,
 0x00000000,
-0x00063409,
-0x00063409,
-0x00046A09,
-0x00046A09,
+0x00063709,
+0x00063709,
+0x00046D09,
+0x00046D09,
 0x000B0009,
 0x00000000,
 0x00000000,
-0x00064302,
-0x00063D03,
-0x00063D03,
+0x00064602,
+0x00064003,
+0x00064003,
 0x000BBE02,
-0x00047303,
+0x00047603,
 0x00000003,
 0x002F0000,
 0x00000003,
@@ -20100,115 +20271,115 @@
 0x00000003,
 0x002F3400,
 0x00000000,
-0x00064502,
-0x00064003,
-0x00064003,
+0x00064802,
+0x00064303,
+0x00064303,
 0x000BCE02,
-0x00047603,
+0x00047903,
 0x00000003,
 0x002F0200,
-0x0006AF09,
-0x0006AF09,
-0x0006B809,
-0x0006B809,
-0x00000000,
-0x00047909,
-0x00000000,
-0x00048209,
-0x00000000,
-0x00064702,
-0x0006C103,
-0x0006C103,
-0x000BD002,
-0x00048B03,
+0x0006B209,
+0x0006B209,
+0x0006BB09,
+0x0006BB09,
+0x00000000,
+0x00047C09,
 0x00000000,
-0x00064B02,
+0x00048509,
+0x00000000,
+0x00064A02,
 0x0006C403,
 0x0006C403,
-0x000BD402,
+0x000BD002,
 0x00048E03,
 0x00000000,
-0x00064902,
+0x00064E02,
 0x0006C703,
 0x0006C703,
-0x000BD202,
+0x000BD402,
 0x00049103,
-0x00000003,
-0x002F3200,
 0x00000000,
-0x00064D02,
+0x00064C02,
 0x0006CA03,
 0x0006CA03,
-0x000BD602,
+0x000BD202,
 0x00049403,
 0x00000003,
+0x002F3200,
+0x00000000,
+0x00065002,
+0x0006CD03,
+0x0006CD03,
+0x000BD602,
+0x00049703,
+0x00000003,
 0x002F3600,
 0x00000000,
-0x0006CD0C,
-0x00022A18,
-0x0006D90C,
-0x00022A18,
-0x0006E50C,
-0x0006F109,
-0x0006F109,
-0x00000000,
-0x00049909,
-0x0006FA09,
-0x0006FA09,
-0x0004AB09,
-0x0004A209,
-0x00000000,
-0x00073C06,
-0x00022A00,
-0x00075A18,
-0x0007720B,
-0x0007720B,
-0x00000000,
-0x0004B80B,
-0x00013700,
-0x00074218,
-0x0007720B,
-0x0007720B,
-0x00075A18,
-0x00073C06,
+0x0006D00C,
+0x00022D18,
+0x0006DC0C,
+0x00022D18,
+0x0006E80C,
+0x0006F409,
+0x0006F409,
+0x00000000,
+0x00049C09,
+0x0006FD09,
+0x0006FD09,
+0x0004AE09,
+0x0004A509,
+0x00000000,
+0x00073F06,
+0x00022D00,
+0x00075D18,
+0x0007750B,
+0x0007750B,
+0x00000000,
+0x0004BB0B,
+0x00013A00,
+0x00074518,
+0x0007750B,
+0x0007750B,
+0x00075D18,
+0x00073F06,
 0x00C4000B,
 0x0000C500,
 0x00000000,
-0x00070A06,
-0x00022A18,
-0x00071118,
-0x0004B404,
-0x00071000,
-0x00013700,
-0x00072900,
+0x00070D06,
+0x00022D18,
+0x00071418,
+0x0004B704,
+0x00071300,
+0x00013A00,
+0x00072C00,
 0x000BCB00,
-0x00072A12,
+0x00072D12,
 0x00EA00CC,
 0x000026FF,
 0x00000000,
-0x00070406,
+0x00070706,
 0x00000000,
 0x00100020,
 0x00742D5C,
 0x0000002D,
 0x00000000,
-0x0004C30F,
-0x00079513,
-0x00079513,
+0x0004C60F,
+0x00079813,
+0x00079813,
 0x00000000,
-0x0004D213,
+0x0004D513,
 0x00000000,
-0x0004E513,
+0x0004E813,
 0x00170013,
 0x00000000,
 0x00170013,
 0x00000000,
-0x0007A813,
-0x0007A813,
-0x0007BB13,
-0x0007BB13,
-0x0007CE13,
-0x0007CE13,
+0x0007AB13,
+0x0007AB13,
+0x0007BE13,
+0x0007BE13,
+0x0007D113,
+0x0007D113,
 0x00002060,
 0x00000000,
 0x00002088,
@@ -20280,41 +20451,41 @@
 0x00000002,
 0x00000000,
 0x00000000,
-0x00013700,
+0x00013A00,
 0x00000000,
-0x0001410C,
+0x0001440C,
 0x00000000,
-0x0007E102,
+0x0007E402,
 0x00000000,
-0x0007E304,
+0x0007E604,
 0x00000000,
-0x0007E706,
+0x0007EA06,
 0x00000000,
-0x0007ED0C,
+0x0007F00C,
 0x00000000,
-0x0007F948,
+0x0007FC48,
 0x00000000,
-0x0003F20C,
+0x0003F50C,
 0x00000000,
-0x0003FE0C,
+0x0004010C,
 0x00000000,
-0x0001D70C,
+0x0001DA0C,
 0x00000000,
-0x0001E30C,
+0x0001E60C,
 0x00000000,
-0x0001EF02,
+0x0001F202,
 0x00000000,
-0x0001F204,
+0x0001F504,
 0x00000000,
-0x0001F702,
+0x0001FA02,
 0x00000000,
-0x0001F904,
+0x0001FC04,
 0x00000000,
-0x0008110C,
-0x00022A18,
-0x00081D0C,
-0x00022A18,
-0x0008290C,
+0x0008140C,
+0x00022D18,
+0x0008200C,
+0x00022D18,
+0x00082C0C,
 0x00002F60,
 0x00000000,
 0x00002F68,
@@ -20346,44 +20517,44 @@
 0x00000000,
 0x000E4000,
 0x0008B800,
-0x00013700,
+0x00013A00,
 0x00003CC0,
 0x00000000,
-0x0004FB00,
-0x0004FB01,
+0x0004FE00,
+0x0004FE01,
 0x00000000,
-0x00085A28,
+0x00085D28,
 0x00000000,
-0x00085A28,
-0x00029313,
-0x0002A613,
-0x00085A28,
-0x0004FD00,
-0x0004FE00,
+0x00085D28,
+0x00029613,
+0x0002A913,
+0x00085D28,
+0x00050000,
+0x00050100,
 0x000F3400,
 0x00250002,
 0x0020B001,
 0x00250004,
 0x0020B001,
 0x00000000,
-0x00088228,
+0x00088528,
 0x00000000,
-0x00088228,
+0x00088528,
 0x00000000,
-0x00088228,
+0x00088528,
 0x00000000,
-0x0008AA02,
+0x0008AD02,
 0x00000000,
-0x0008AC04,
+0x0008AF04,
 0x00000000,
-0x0001EF03,
+0x0001F203,
 0x00000000,
-0x0001F205,
-0x00029313,
-0x0002A613,
-0x00088228,
-0x0004FF00,
-0x00050000,
+0x0001F505,
+0x00029613,
+0x0002A913,
+0x00088528,
+0x00050200,
+0x00050300,
 0x000F3C00,
 0x00310002,
 0x0021F001,
@@ -20393,6 +20564,12 @@
 0x00000000,
 0x00003D18,
 0x00000000,
+0x000504A8,
+0x0008B31C,
+0x0006001C,
+0x00000000,
+0x00003D20,
+0x00000000,
 0x00000000,
 0x00000000,
 0x00000000,
@@ -24221,3 +24398,59 @@
 0x00000000,
 0x00000000,
 0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
+0x00000000,
