module JK_FF (
				  input clk, j, k,
				  output reg out 
				  );

always @ (posedge clk)
begin
	case ({j,k})
	2'b00 : out <= out;
	2'b01 : out <= 1'b0;
	2'b10 : out <= 1'b1;
	2'b11 : out <= ~out;
end				  
				  
endmodule 