
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem test12_thm.extracted_1._1 : ∀ (x : BitVec 43), ¬42#43 ≥ ↑43 → 0#43 - x.sshiftRight' 42#43 = x >>> 42#43 :=
sorry