#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025831798080 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v00000258317f4f00_0 .var "CLK", 0 0;
v00000258317f50e0_0 .net "INSTRUCTION", 31 0, L_00000258317f6260;  1 drivers
v00000258317f5900_0 .net "PC", 31 0, v00000258317f1d00_0;  1 drivers
v00000258317f4960_0 .var "RESET", 0 0;
v00000258317f5180_0 .net *"_ivl_0", 7 0, L_00000258317f4dc0;  1 drivers
v00000258317f4be0_0 .net *"_ivl_10", 31 0, L_00000258317f5400;  1 drivers
v00000258317f5540_0 .net *"_ivl_12", 7 0, L_00000258317f5c20;  1 drivers
L_0000025831800118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000258317f4c80_0 .net/2u *"_ivl_14", 31 0, L_0000025831800118;  1 drivers
v00000258317f52c0_0 .net *"_ivl_16", 31 0, L_00000258317f5a40;  1 drivers
v00000258317f54a0_0 .net *"_ivl_18", 7 0, L_00000258317f5ae0;  1 drivers
L_0000025831800088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000258317f6120_0 .net/2u *"_ivl_2", 31 0, L_0000025831800088;  1 drivers
v00000258317f59a0_0 .net *"_ivl_4", 31 0, L_00000258317f55e0;  1 drivers
v00000258317f61c0_0 .net *"_ivl_6", 7 0, L_00000258317f64e0;  1 drivers
L_00000258318000d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000258317f5360_0 .net/2u *"_ivl_8", 31 0, L_00000258318000d0;  1 drivers
v00000258317f63a0_0 .var/i "i", 31 0;
v00000258317f6760 .array "instr_mem", 0 1023, 7 0;
L_00000258317f4dc0 .array/port v00000258317f6760, L_00000258317f55e0;
L_00000258317f55e0 .arith/sum 32, v00000258317f1d00_0, L_0000025831800088;
L_00000258317f64e0 .array/port v00000258317f6760, L_00000258317f5400;
L_00000258317f5400 .arith/sum 32, v00000258317f1d00_0, L_00000258318000d0;
L_00000258317f5c20 .array/port v00000258317f6760, L_00000258317f5a40;
L_00000258317f5a40 .arith/sum 32, v00000258317f1d00_0, L_0000025831800118;
L_00000258317f5ae0 .array/port v00000258317f6760, v00000258317f1d00_0;
L_00000258317f6260 .delay 32 (2,2,2) L_00000258317f6260/d;
L_00000258317f6260/d .concat [ 8 8 8 8], L_00000258317f5ae0, L_00000258317f5c20, L_00000258317f64e0, L_00000258317f4dc0;
S_00000258317983e0 .scope module, "mycpu" "cpu" 2 41, 3 14 0, S_0000025831798080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
v00000258317f23e0_0 .net "ALUOP", 2 0, v0000025831796230_0;  1 drivers
v00000258317f2520_0 .net "ALURESULT", 7 0, v0000025831795b50_0;  1 drivers
v00000258317f32e0_0 .net "BEQ_OUT", 0 0, v00000258317950b0_0;  1 drivers
v00000258317f3380_0 .net "CLK", 0 0, v00000258317f4f00_0;  1 drivers
v00000258317f36a0_0 .net "EXT_OUT", 31 0, L_0000025831858b90;  1 drivers
v00000258317f3420_0 .net "IMM", 0 0, v0000025831795150_0;  1 drivers
v00000258317f3600_0 .net "IMMEDIATE", 7 0, L_0000025831859a90;  1 drivers
v00000258317f3740_0 .net "INSTRUCTION", 31 0, L_00000258317f6260;  alias, 1 drivers
v00000258317f37e0_0 .net "JUMP_OUT", 0 0, v00000258317962d0_0;  1 drivers
v00000258317f1940_0 .net "LOGIC_OUT", 0 0, L_0000025831792250;  1 drivers
v00000258317f6300_0 .net "MUX_32_IN", 31 0, v00000258317f2de0_0;  1 drivers
v00000258317f5e00_0 .net "OFFSET", 7 0, L_00000258318580f0;  1 drivers
v00000258317f5220_0 .net "OPCODE", 7 0, L_00000258317f6620;  1 drivers
v00000258317f4fa0_0 .net "OUT2_S", 7 0, L_0000025831859bd0;  1 drivers
v00000258317f4d20_0 .net "OUT_IMM", 7 0, v00000258317f2020_0;  1 drivers
v00000258317f5720_0 .net "OUT_SIGN", 7 0, v0000025831796af0_0;  1 drivers
v00000258317f5040_0 .net "PC", 31 0, v00000258317f1d00_0;  alias, 1 drivers
v00000258317f5b80_0 .net "PC_NEW", 31 0, v00000258317967d0_0;  1 drivers
v00000258317f6080_0 .net "READREG1", 2 0, L_00000258317f6580;  1 drivers
v00000258317f4e60_0 .net "READREG2", 2 0, L_0000025831859590;  1 drivers
v00000258317f5f40_0 .net "REGOUT1", 7 0, L_00000258317921e0;  1 drivers
v00000258317f5cc0_0 .net "REGOUT2", 7 0, L_0000025831792800;  1 drivers
v00000258317f5860_0 .net "RESET", 0 0, v00000258317f4960_0;  1 drivers
v00000258317f5ea0_0 .net "SHIFT_OUT", 31 0, L_00000258318599f0;  1 drivers
v00000258317f5fe0_0 .net "SIGN", 0 0, v00000258317964b0_0;  1 drivers
v00000258317f5d60_0 .net "WRITEENABLE", 0 0, v0000025831796410_0;  1 drivers
v00000258317f57c0_0 .net "WRITEREG", 2 0, L_00000258317f6800;  1 drivers
v00000258317f5680_0 .net "ZERO_OUT", 0 0, L_0000025831859310;  1 drivers
v00000258317f4a00_0 .net *"_ivl_11", 7 0, L_00000258318598b0;  1 drivers
v00000258317f4aa0_0 .net *"_ivl_3", 7 0, L_00000258317f6440;  1 drivers
v00000258317f4b40_0 .net *"_ivl_7", 7 0, L_00000258317f66c0;  1 drivers
L_00000258317f6620 .part L_00000258317f6260, 24, 8;
L_00000258317f6440 .part L_00000258317f6260, 8, 8;
L_00000258317f6580 .part L_00000258317f6440, 0, 3;
L_00000258317f66c0 .part L_00000258317f6260, 16, 8;
L_00000258317f6800 .part L_00000258317f66c0, 0, 3;
L_00000258318598b0 .part L_00000258317f6260, 0, 8;
L_0000025831859590 .part L_00000258318598b0, 0, 3;
L_0000025831859a90 .part L_00000258317f6260, 0, 8;
L_00000258318580f0 .part L_00000258317f6260, 16, 8;
S_0000025831760dd0 .scope module, "adder_inst" "adder" 3 108, 4 3 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 32 "DATA1";
    .port_info 2 /INPUT 32 "DATA2";
v00000258317951f0_0 .net/s "DATA1", 31 0, v00000258317f2de0_0;  alias, 1 drivers
v0000025831795970_0 .net/s "DATA2", 31 0, L_00000258318599f0;  alias, 1 drivers
v00000258317967d0_0 .var/s "OUTPUT", 31 0;
E_000002583178a8c0 .event anyedge, v00000258317951f0_0, v0000025831795970_0;
S_0000025831760f60 .scope module, "alu_inst" "alu" 3 72, 5 58 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0000025831796e10_0 .net/s "DATA1", 7 0, L_00000258317921e0;  alias, 1 drivers
v0000025831796eb0_0 .net/s "DATA2", 7 0, v00000258317f2020_0;  alias, 1 drivers
v0000025831795b50_0 .var/s "RESULT", 7 0;
v00000258317960f0_0 .net "SELECT", 2 0, v0000025831796230_0;  alias, 1 drivers
v0000025831796870_0 .net "ZERO", 0 0, L_0000025831859310;  alias, 1 drivers
v0000025831796cd0_0 .net/s *"_ivl_0", 31 0, L_00000258318593b0;  1 drivers
L_0000025831800238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025831795bf0_0 .net/2s *"_ivl_2", 31 0, L_0000025831800238;  1 drivers
v0000025831796f50_0 .net "add_out", 7 0, L_0000025831858a50;  1 drivers
v0000025831795330_0 .net "and_out", 7 0, L_00000258317923a0;  1 drivers
v0000025831795c90_0 .net "forward_out", 7 0, L_00000258317925d0;  1 drivers
v0000025831796190_0 .net "or_out", 7 0, L_0000025831792c60;  1 drivers
E_000002583178ad40/0 .event anyedge, v00000258317960f0_0, v0000025831796050_0, v0000025831796d70_0, v0000025831795fb0_0;
E_000002583178ad40/1 .event anyedge, v0000025831795650_0;
E_000002583178ad40 .event/or E_000002583178ad40/0, E_000002583178ad40/1;
L_00000258318593b0 .extend/s 32, v0000025831795b50_0;
L_0000025831859310 .cmp/eq 32, L_00000258318593b0, L_0000025831800238;
S_0000025831765830 .scope module, "add" "addunit" 5 67, 5 11 0, S_0000025831760f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000258317956f0_0 .net "DATA1", 7 0, L_00000258317921e0;  alias, 1 drivers
v0000025831795510_0 .net "DATA2", 7 0, v00000258317f2020_0;  alias, 1 drivers
v0000025831795fb0_0 .net "RESULT", 7 0, L_0000025831858a50;  alias, 1 drivers
L_0000025831858a50 .delay 8 (2,2,2) L_0000025831858a50/d;
L_0000025831858a50/d .arith/sum 8, L_00000258317921e0, v00000258317f2020_0;
S_00000258317659c0 .scope module, "andg" "andunit" 5 68, 5 27 0, S_0000025831760f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000258317923a0/d .functor AND 8, L_00000258317921e0, v00000258317f2020_0, C4<11111111>, C4<11111111>;
L_00000258317923a0 .delay 8 (1,1,1) L_00000258317923a0/d;
v0000025831795a10_0 .net "DATA1", 7 0, L_00000258317921e0;  alias, 1 drivers
v0000025831795e70_0 .net "DATA2", 7 0, v00000258317f2020_0;  alias, 1 drivers
v0000025831796d70_0 .net "RESULT", 7 0, L_00000258317923a0;  alias, 1 drivers
S_0000025831765300 .scope module, "fwd" "forward" 5 66, 5 19 0, S_0000025831760f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000258317925d0/d .functor BUFZ 8, v00000258317f2020_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000258317925d0 .delay 8 (1,1,1) L_00000258317925d0/d;
v0000025831795290_0 .net "DATA2", 7 0, v00000258317f2020_0;  alias, 1 drivers
v0000025831795650_0 .net "RESULT", 7 0, L_00000258317925d0;  alias, 1 drivers
S_0000025831765490 .scope module, "org" "orunit" 5 69, 5 35 0, S_0000025831760f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000025831792c60/d .functor OR 8, L_00000258317921e0, v00000258317f2020_0, C4<00000000>, C4<00000000>;
L_0000025831792c60 .delay 8 (1,1,1) L_0000025831792c60/d;
v0000025831795ab0_0 .net "DATA1", 7 0, L_00000258317921e0;  alias, 1 drivers
v0000025831795dd0_0 .net "DATA2", 7 0, v00000258317f2020_0;  alias, 1 drivers
v0000025831796050_0 .net "RESULT", 7 0, L_0000025831792c60;  alias, 1 drivers
S_0000025831761300 .scope module, "control_inst" "control_unit" 3 80, 6 5 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "J";
    .port_info 1 /OUTPUT 1 "BEQ";
    .port_info 2 /INPUT 8 "OPCODE";
    .port_info 3 /OUTPUT 1 "IMM";
    .port_info 4 /OUTPUT 1 "SIGN";
    .port_info 5 /OUTPUT 1 "WRITEENABLE";
    .port_info 6 /OUTPUT 3 "ALUOP";
v0000025831796230_0 .var "ALUOP", 2 0;
v00000258317950b0_0 .var "BEQ", 0 0;
v0000025831795150_0 .var "IMM", 0 0;
v00000258317962d0_0 .var "J", 0 0;
v0000025831796370_0 .net "OPCODE", 7 0, L_00000258317f6620;  alias, 1 drivers
v00000258317964b0_0 .var "SIGN", 0 0;
v0000025831796410_0 .var "WRITEENABLE", 0 0;
E_0000025831787e00 .event anyedge, v0000025831796370_0;
S_0000025831761490 .scope module, "logic_inst" "logic_choice" 3 121, 7 3 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUTPUT";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "BEQ";
    .port_info 3 /INPUT 1 "ZERO";
L_0000025831792d40 .functor AND 1, v00000258317950b0_0, L_0000025831859310, C4<1>, C4<1>;
L_0000025831792250 .functor OR 1, v00000258317962d0_0, L_0000025831792d40, C4<0>, C4<0>;
v00000258317953d0_0 .net "BEQ", 0 0, v00000258317950b0_0;  alias, 1 drivers
v0000025831796550_0 .net "J", 0 0, v00000258317962d0_0;  alias, 1 drivers
v00000258317965f0_0 .net "OUTPUT", 0 0, L_0000025831792250;  alias, 1 drivers
v0000025831796690_0 .net "ZERO", 0 0, L_0000025831859310;  alias, 1 drivers
v0000025831796730_0 .net *"_ivl_0", 0 0, L_0000025831792d40;  1 drivers
S_0000025831759780 .scope module, "mux1" "mux" 3 53, 8 3 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000258317969b0_0 .net "DATA1", 7 0, L_0000025831859bd0;  alias, 1 drivers
v0000025831796a50_0 .net "DATA2", 7 0, L_0000025831792800;  alias, 1 drivers
v0000025831796af0_0 .var "OUTPUT", 7 0;
v0000025831796b90_0 .net "SELECT", 0 0, v00000258317964b0_0;  alias, 1 drivers
E_0000025831787740 .event anyedge, v00000258317964b0_0, v0000025831796a50_0, v00000258317969b0_0;
S_0000025831759910 .scope module, "mux2" "mux" 3 65, 8 3 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0000025831796c30_0 .net "DATA1", 7 0, L_0000025831859a90;  alias, 1 drivers
v0000025831780820_0 .net "DATA2", 7 0, v0000025831796af0_0;  alias, 1 drivers
v00000258317f2020_0 .var "OUTPUT", 7 0;
v00000258317f2480_0 .net "SELECT", 0 0, v0000025831795150_0;  alias, 1 drivers
E_0000025831787940 .event anyedge, v0000025831795150_0, v0000025831796af0_0, v0000025831796c30_0;
S_0000025831753ae0 .scope module, "mux_32_inst" "mux_32" 3 114, 9 3 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v00000258317f2ac0_0 .net "DATA1", 31 0, v00000258317967d0_0;  alias, 1 drivers
v00000258317f2700_0 .net "DATA2", 31 0, v00000258317f2de0_0;  alias, 1 drivers
v00000258317f1d00_0 .var "OUTPUT", 31 0;
v00000258317f25c0_0 .net "SELECT", 0 0, L_0000025831792250;  alias, 1 drivers
E_0000025831788680 .event anyedge, v00000258317965f0_0, v00000258317951f0_0, v00000258317967d0_0;
S_0000025831753c70 .scope module, "pc1" "pc" 3 90, 10 3 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "NEW_PC";
    .port_info 3 /OUTPUT 32 "PC";
v00000258317f2ca0_0 .net "CLK", 0 0, v00000258317f4f00_0;  alias, 1 drivers
v00000258317f2fc0_0 .net "NEW_PC", 31 0, v00000258317f1d00_0;  alias, 1 drivers
v00000258317f2de0_0 .var "PC", 31 0;
v00000258317f31a0_0 .var "PCreg", 31 0;
v00000258317f2660_0 .net "RESET", 0 0, v00000258317f4960_0;  alias, 1 drivers
E_00000258317888c0 .event posedge, v00000258317f2ca0_0;
S_0000025831766980 .scope module, "reg_file_inst" "reg_file" 3 41, 11 8 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000258317921e0/d .functor BUFZ 8, L_00000258318596d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000258317921e0 .delay 8 (2,2,2) L_00000258317921e0/d;
L_0000025831792800/d .functor BUFZ 8, L_00000258318589b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000025831792800 .delay 8 (2,2,2) L_0000025831792800/d;
v00000258317f34c0_0 .net "CLK", 0 0, v00000258317f4f00_0;  alias, 1 drivers
v00000258317f27a0_0 .net "IN", 7 0, v0000025831795b50_0;  alias, 1 drivers
v00000258317f2b60_0 .net "INADDRESS", 2 0, L_00000258317f6800;  alias, 1 drivers
v00000258317f20c0_0 .net "OUT1", 7 0, L_00000258317921e0;  alias, 1 drivers
v00000258317f2160_0 .net "OUT1ADDRESS", 2 0, L_00000258317f6580;  alias, 1 drivers
v00000258317f2200_0 .net "OUT2", 7 0, L_0000025831792800;  alias, 1 drivers
v00000258317f2d40_0 .net "OUT2ADDRESS", 2 0, L_0000025831859590;  alias, 1 drivers
v00000258317f2840 .array "REGISTER", 0 7, 7 0;
v00000258317f3100_0 .net "RESET", 0 0, v00000258317f4960_0;  alias, 1 drivers
v00000258317f1c60_0 .net "WRITE", 0 0, v0000025831796410_0;  alias, 1 drivers
v00000258317f2980_0 .net *"_ivl_0", 7 0, L_00000258318596d0;  1 drivers
v00000258317f3560_0 .net *"_ivl_10", 4 0, L_0000025831858910;  1 drivers
L_00000258318001a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000258317f19e0_0 .net *"_ivl_13", 1 0, L_00000258318001a8;  1 drivers
v00000258317f1b20_0 .net *"_ivl_2", 4 0, L_0000025831858eb0;  1 drivers
L_0000025831800160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000258317f1bc0_0 .net *"_ivl_5", 1 0, L_0000025831800160;  1 drivers
v00000258317f22a0_0 .net *"_ivl_8", 7 0, L_00000258318589b0;  1 drivers
L_00000258318596d0 .array/port v00000258317f2840, L_0000025831858eb0;
L_0000025831858eb0 .concat [ 3 2 0 0], L_00000258317f6580, L_0000025831800160;
L_00000258318589b0 .array/port v00000258317f2840, L_0000025831858910;
L_0000025831858910 .concat [ 3 2 0 0], L_0000025831859590, L_00000258318001a8;
S_0000025831766b10 .scope module, "shift_2_inst" "shift_2" 3 103, 12 3 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 32 "INPUT";
v00000258317f1da0_0 .net/s "INPUT", 31 0, L_0000025831858b90;  alias, 1 drivers
v00000258317f3060_0 .net/s "OUTPUT", 31 0, L_00000258318599f0;  alias, 1 drivers
v00000258317f1e40_0 .net *"_ivl_2", 29 0, L_0000025831858ff0;  1 drivers
L_0000025831800280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000258317f28e0_0 .net *"_ivl_4", 1 0, L_0000025831800280;  1 drivers
L_0000025831858ff0 .part L_0000025831858b90, 0, 30;
L_00000258318599f0 .concat [ 2 30 0 0], L_0000025831800280, L_0000025831858ff0;
S_0000025831757d10 .scope module, "signextent_inst" "signextent" 3 98, 13 3 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 8 "INPUT";
v00000258317f2a20_0 .net "INPUT", 7 0, L_00000258318580f0;  alias, 1 drivers
v00000258317f2c00_0 .net "OUTPUT", 31 0, L_0000025831858b90;  alias, 1 drivers
v00000258317f1ee0_0 .net *"_ivl_1", 0 0, L_00000258318582d0;  1 drivers
v00000258317f2e80_0 .net *"_ivl_2", 23 0, L_0000025831859b30;  1 drivers
L_00000258318582d0 .part L_00000258318580f0, 7, 1;
LS_0000025831859b30_0_0 .concat [ 1 1 1 1], L_00000258318582d0, L_00000258318582d0, L_00000258318582d0, L_00000258318582d0;
LS_0000025831859b30_0_4 .concat [ 1 1 1 1], L_00000258318582d0, L_00000258318582d0, L_00000258318582d0, L_00000258318582d0;
LS_0000025831859b30_0_8 .concat [ 1 1 1 1], L_00000258318582d0, L_00000258318582d0, L_00000258318582d0, L_00000258318582d0;
LS_0000025831859b30_0_12 .concat [ 1 1 1 1], L_00000258318582d0, L_00000258318582d0, L_00000258318582d0, L_00000258318582d0;
LS_0000025831859b30_0_16 .concat [ 1 1 1 1], L_00000258318582d0, L_00000258318582d0, L_00000258318582d0, L_00000258318582d0;
LS_0000025831859b30_0_20 .concat [ 1 1 1 1], L_00000258318582d0, L_00000258318582d0, L_00000258318582d0, L_00000258318582d0;
LS_0000025831859b30_1_0 .concat [ 4 4 4 4], LS_0000025831859b30_0_0, LS_0000025831859b30_0_4, LS_0000025831859b30_0_8, LS_0000025831859b30_0_12;
LS_0000025831859b30_1_4 .concat [ 4 4 0 0], LS_0000025831859b30_0_16, LS_0000025831859b30_0_20;
L_0000025831859b30 .concat [ 16 8 0 0], LS_0000025831859b30_1_0, LS_0000025831859b30_1_4;
L_0000025831858b90 .concat [ 8 24 0 0], L_00000258318580f0, L_0000025831859b30;
S_00000258317f4120 .scope module, "twos_inst" "two_s_comple" 3 60, 14 3 0, S_00000258317983e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "OUTPUT";
L_0000025831792b80 .functor NOT 8, L_0000025831792800, C4<00000000>, C4<00000000>, C4<00000000>;
v00000258317f1f80_0 .net "DATA2", 7 0, L_0000025831792800;  alias, 1 drivers
v00000258317f2340_0 .net "OUTPUT", 7 0, L_0000025831859bd0;  alias, 1 drivers
v00000258317f2f20_0 .net *"_ivl_0", 7 0, L_0000025831792b80;  1 drivers
L_00000258318001f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000258317f3240_0 .net/2u *"_ivl_2", 7 0, L_00000258318001f0;  1 drivers
L_0000025831859bd0 .delay 8 (1,1,1) L_0000025831859bd0/d;
L_0000025831859bd0/d .arith/sum 8, L_0000025831792b80, L_00000258318001f0;
    .scope S_0000025831766980;
T_0 ;
    %wait E_00000258317888c0;
    %load/vec4 v00000258317f3100_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000258317f2840, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000258317f2840, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000258317f2840, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000258317f2840, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000258317f2840, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000258317f2840, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000258317f2840, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000258317f2840, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000258317f1c60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v00000258317f27a0_0;
    %load/vec4 v00000258317f2b60_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000258317f2840, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025831766980;
T_1 ;
    %vpi_call 11 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v00000258317f2840, 0>, &A<v00000258317f2840, 1>, &A<v00000258317f2840, 2>, &A<v00000258317f2840, 3>, &A<v00000258317f2840, 4>, &A<v00000258317f2840, 5>, &A<v00000258317f2840, 6>, &A<v00000258317f2840, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000025831759780;
T_2 ;
    %wait E_0000025831787740;
    %load/vec4 v0000025831796b90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000258317969b0_0;
    %store/vec4 v0000025831796af0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000025831796a50_0;
    %store/vec4 v0000025831796af0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000025831759910;
T_3 ;
    %wait E_0000025831787940;
    %load/vec4 v00000258317f2480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000025831796c30_0;
    %store/vec4 v00000258317f2020_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025831780820_0;
    %store/vec4 v00000258317f2020_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025831760f60;
T_4 ;
    %wait E_000002583178ad40;
    %load/vec4 v00000258317960f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000025831795c90_0;
    %store/vec4 v0000025831795b50_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000258317960f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000025831796f50_0;
    %store/vec4 v0000025831795b50_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000258317960f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000025831795330_0;
    %store/vec4 v0000025831795b50_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000258317960f0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0000025831796190_0;
    %store/vec4 v0000025831795b50_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000025831761300;
T_5 ;
    %wait E_0000025831787e00;
    %delay 1, 0;
    %load/vec4 v0000025831796370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025831795150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317964b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025831796410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025831796230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317962d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317950b0_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025831795150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317964b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025831796410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025831796230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317962d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317950b0_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025831795150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317964b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025831796410_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025831796230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317962d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317950b0_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025831795150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000258317964b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025831796410_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025831796230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317962d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317950b0_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025831795150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317964b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025831796410_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025831796230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317962d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317950b0_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025831795150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317964b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025831796410_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000025831796230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317962d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317950b0_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000258317962d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317950b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025831796410_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025831796230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025831795150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000258317964b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317962d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000258317950b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025831796410_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000025831753c70;
T_6 ;
    %wait E_00000258317888c0;
    %load/vec4 v00000258317f2660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000258317f31a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000258317f2de0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000258317f2fc0_0;
    %load/vec4 v00000258317f31a0_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %delay 1, 0;
    %load/vec4 v00000258317f2fc0_0;
    %store/vec4 v00000258317f31a0_0, 0, 32;
    %load/vec4 v00000258317f31a0_0;
    %store/vec4 v00000258317f2de0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %delay 1, 0;
    %load/vec4 v00000258317f31a0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000258317f31a0_0, 0, 32;
    %load/vec4 v00000258317f31a0_0;
    %store/vec4 v00000258317f2de0_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000025831760dd0;
T_7 ;
    %wait E_000002583178a8c0;
    %delay 2, 0;
    %load/vec4 v00000258317951f0_0;
    %load/vec4 v0000025831795970_0;
    %add;
    %store/vec4 v00000258317967d0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000025831753ae0;
T_8 ;
    %wait E_0000025831788680;
    %load/vec4 v00000258317f25c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000258317f2ac0_0;
    %store/vec4 v00000258317f1d00_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000258317f2700_0;
    %store/vec4 v00000258317f1d00_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000025831798080;
T_9 ;
    %vpi_call 2 30 "$readmemb", "instr_mem.mem", v00000258317f6760 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000025831798080;
T_10 ;
    %vpi_call 2 46 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025831798080 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000258317f63a0_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000258317f63a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000258317f2840, v00000258317f63a0_0 > {0 0 0};
    %load/vec4 v00000258317f63a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000258317f63a0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317f4f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317f4960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000258317f4960_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258317f4960_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000025831798080;
T_11 ;
    %delay 4, 0;
    %load/vec4 v00000258317f4f00_0;
    %inv;
    %store/vec4 v00000258317f4f00_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./adder.v";
    "./alu.v";
    "./control_unit.v";
    "./logic_choice.v";
    "./mux.v";
    "./mux_32.v";
    "./pc.v";
    "./reg_file.v";
    "./shift_2.v";
    "./signextent.v";
    "./two_s_comple.v";
