#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61a04f59c490 .scope module, "controller" "controller" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "op_ready";
    .port_info 4 /OUTPUT 4 "alu1_sel1";
    .port_info 5 /OUTPUT 4 "alu1_sel2";
    .port_info 6 /OUTPUT 4 "log1_sel1";
    .port_info 7 /OUTPUT 4 "log1_sel2";
    .port_info 8 /OUTPUT 4 "mul1_sel1";
    .port_info 9 /OUTPUT 4 "mul1_sel2";
    .port_info 10 /OUTPUT 1 "alu1_op";
    .port_info 11 /OUTPUT 2 "log1_op";
    .port_info 12 /OUTPUT 1 "mul1_op";
    .port_info 13 /OUTPUT 1 "done_next";
    .port_info 14 /OUTPUT 1 "result_en";
    .port_info 15 /OUTPUT 1 "reg_alu0_en";
    .port_info 16 /OUTPUT 1 "reg_alu5_en";
    .port_info 17 /OUTPUT 1 "reg_log3_en";
    .port_info 18 /OUTPUT 1 "reg_mul1_en";
    .port_info 19 /OUTPUT 1 "reg_mul2_en";
    .port_info 20 /OUTPUT 1 "reg_mul4_en";
P_0x61a04f59c620 .param/l "S_CYCLE_1" 1 2 14, +C4<00000000000000000000000000000001>;
P_0x61a04f59c660 .param/l "S_CYCLE_2" 1 2 15, +C4<00000000000000000000000000000010>;
P_0x61a04f59c6a0 .param/l "S_CYCLE_3" 1 2 16, +C4<00000000000000000000000000000011>;
P_0x61a04f59c6e0 .param/l "S_CYCLE_4" 1 2 17, +C4<00000000000000000000000000000100>;
P_0x61a04f59c720 .param/l "S_DONE" 1 2 13, +C4<00000000000000000000000000000101>;
P_0x61a04f59c760 .param/l "S_IDLE" 1 2 13, +C4<00000000000000000000000000000000>;
v0x61a04f5c8cf0_0 .var "alu1_op", 0 0;
v0x61a04f5f5350_0 .var "alu1_sel1", 3 0;
v0x61a04f5f5430_0 .var "alu1_sel2", 3 0;
o0x79352fda00a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x61a04f5f5520_0 .net "clk", 0 0, o0x79352fda00a8;  0 drivers
v0x61a04f5f55e0_0 .var "done_next", 0 0;
v0x61a04f5f56a0_0 .var "log1_op", 1 0;
v0x61a04f5f5780_0 .var "log1_sel1", 3 0;
v0x61a04f5f5860_0 .var "log1_sel2", 3 0;
v0x61a04f5f5940_0 .var "mul1_op", 0 0;
v0x61a04f5f5a00_0 .var "mul1_sel1", 3 0;
v0x61a04f5f5ae0_0 .var "mul1_sel2", 3 0;
v0x61a04f5f5bc0_0 .var "next_state", 2 0;
v0x61a04f5f5ca0_0 .var "op_ready", 0 0;
v0x61a04f5f5d60_0 .var "reg_alu0_en", 0 0;
v0x61a04f5f5e20_0 .var "reg_alu5_en", 0 0;
v0x61a04f5f5ee0_0 .var "reg_log3_en", 0 0;
v0x61a04f5f5fa0_0 .var "reg_mul1_en", 0 0;
v0x61a04f5f6170_0 .var "reg_mul2_en", 0 0;
v0x61a04f5f6230_0 .var "reg_mul4_en", 0 0;
v0x61a04f5f62f0_0 .var "result_en", 0 0;
o0x79352fda03d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x61a04f5f63b0_0 .net "rst", 0 0, o0x79352fda03d8;  0 drivers
o0x79352fda0408 .functor BUFZ 1, C4<z>; HiZ drive
v0x61a04f5f6470_0 .net "start", 0 0, o0x79352fda0408;  0 drivers
v0x61a04f5f6530_0 .var "state", 2 0;
E_0x61a04f5d8200 .event anyedge, v0x61a04f5f6530_0, v0x61a04f5f6470_0;
E_0x61a04f5d72a0 .event posedge, v0x61a04f5f63b0_0, v0x61a04f5f5520_0;
    .scope S_0x61a04f59c490;
T_0 ;
    %wait E_0x61a04f5d72a0;
    %load/vec4 v0x61a04f5f63b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61a04f5f6530_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61a04f5f5bc0_0;
    %assign/vec4 v0x61a04f5f6530_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61a04f59c490;
T_1 ;
    %wait E_0x61a04f5d8200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f5ca0_0, 0, 1;
    %load/vec4 v0x61a04f5f6530_0;
    %store/vec4 v0x61a04f5f5bc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f5d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f6170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f5ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f6230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f5e20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a04f5f5350_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a04f5f5430_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a04f5f5a00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a04f5f5ae0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a04f5f5780_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a04f5f5860_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5c8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f5940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61a04f5f56a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f62f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f55e0_0, 0, 1;
    %load/vec4 v0x61a04f5f6530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a04f5f5ca0_0, 0, 1;
    %load/vec4 v0x61a04f5f6470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x61a04f5f5bc0_0, 0, 3;
T_1.7 ;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5c8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a04f5f5350_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61a04f5f5430_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a04f5f5d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a04f5f5940_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a04f5f5a00_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61a04f5f5ae0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a04f5f5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61a04f5f56a0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61a04f5f5780_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61a04f5f5860_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a04f5f5ee0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61a04f5f5bc0_0, 0, 3;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f5940_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61a04f5f5a00_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x61a04f5f5ae0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a04f5f6170_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x61a04f5f5bc0_0, 0, 3;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5f5940_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61a04f5f5a00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a04f5f5ae0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a04f5f6230_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x61a04f5f5bc0_0, 0, 3;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a04f5c8cf0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61a04f5f5350_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x61a04f5f5430_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a04f5f5e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a04f5f62f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x61a04f5f5bc0_0, 0, 3;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a04f5f55e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61a04f5f5bc0_0, 0, 3;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/mnt/d/UT.CE/Term-05/CAD/CA/CA05/scheduler-algorithms-Verilog-code-generator/samples/sample1/codes/controller.v";
