ECHO 处于关闭状态。
ECHO 处于关闭状态。
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'D:/Vivado/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'msi-pc' on host 'msi' (Windows NT_amd64 version 6.2) on Tue Jun 24 23:20:16 +0800 2025
INFO: [HLS 200-10] In directory 'D:/Vivado/FFT_sol'
Sourcing Tcl script 'D:/Vivado/FFT_sol/FFT_sol/opt_1/csim.tcl'
INFO: [HLS 200-1510] Running: source D:/Vivado/FFT_sol/FFT_sol/opt_1/csim.tcl
INFO: [HLS 200-1510] Running: open_project FFT_sol 
INFO: [HLS 200-10] Opening project 'D:/Vivado/FFT_sol/FFT_sol'.
INFO: [HLS 200-1510] Running: set_top fft32 
INFO: [HLS 200-1510] Running: add_files FFT32.h 
INFO: [HLS 200-10] Adding design file 'FFT32.h' to the project
INFO: [HLS 200-1510] Running: add_files FFT32_sol.cpp 
INFO: [HLS 200-10] Adding design file 'FFT32_sol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb fft32_tb.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fft32_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb input.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'input.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ref.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'ref.dat' to the project
INFO: [HLS 200-1510] Running: open_solution opt_1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/Vivado/FFT_sol/FFT_sol/opt_1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z030-sbv485-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z030-sbv485-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./FFT_sol/opt_1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft32 fft32 
INFO: [HLS 200-1510] Running: set_directive_inline cmul 
INFO: [HLS 200-1510] Running: set_directive_inline radix4_bfly 
INFO: [HLS 200-1510] Running: set_directive_inline radix2_bfly 
INFO: [HLS 200-1510] Running: set_directive_inline bit_reverse 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32 data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32 stage0 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32 stage1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32 stage2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 fft32/input_loop 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/stage2_loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 fft32/stage2_loop w 
INFO: [HLS 200-1510] Running: set_directive_unroll fft32/stage3_loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 fft32/output_loop 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_none fft32 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register fft32 in_stream 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register fft32 out_stream 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../fft32_tb.cpp in debug mode
   Compiling ../../../../FFT32_sol.cpp in debug mode
   Generating csim.exe
In file included from D:/Vivado/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:149:0,
                 from D:/Vivado/Vitis_HLS/2023.1/include/hls_fpo.h:143,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from D:/Vivado/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/ap_private.h:52,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/ap_common.h:666,
                 from D:/Vivado/Vitis_HLS/2023.1/include/ap_fixed.h:9,
                 from ../../../../FFT32.h:5,
                 from ../../../../fft32_tb.cpp:4:
D:/Vivado/Vitis_HLS/2023.1/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Vivado/Vitis_HLS/2023.1/include/hls_fpo.h:143:0,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from D:/Vivado/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/ap_private.h:52,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/ap_common.h:666,
                 from D:/Vivado/Vitis_HLS/2023.1/include/ap_fixed.h:9,
                 from ../../../../FFT32.h:5,
                 from ../../../../fft32_tb.cpp:4:
D:/Vivado/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:141:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from D:/Vivado/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:149:0,
                 from D:/Vivado/Vitis_HLS/2023.1/include/hls_fpo.h:143,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from D:/Vivado/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/ap_private.h:52,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/ap_common.h:666,
                 from D:/Vivado/Vitis_HLS/2023.1/include/ap_fixed.h:9,
                 from ../../../../FFT32.h:5,
                 from ../../../../FFT32_sol.cpp:1:
D:/Vivado/Vitis_HLS/2023.1/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Vivado/Vitis_HLS/2023.1/include/hls_fpo.h:143:0,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/hls_half_fpo.h:18,
                 from D:/Vivado/Vitis_HLS/2023.1/include/hls_half.h:25,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/ap_private.h:52,
                 from D:/Vivado/Vitis_HLS/2023.1/include/etc/ap_common.h:666,
                 from D:/Vivado/Vitis_HLS/2023.1/include/ap_fixed.h:9,
                 from ../../../../FFT32.h:5,
                 from ../../../../FFT32_sol.cpp:1:
D:/Vivado/Vitis_HLS/2023.1/include/floating_point_v7_1_bitacc_cmodel.h:141:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Mismatch at index 0: Expected (1, 0), Got (4, 0.000732422) Error: (3, 0.000732422)
Mismatch at index 1: Expected (1, 0), Got (0, -0.000244141) Error: (1, 0.000244141)
Mismatch at index 2: Expected (1, 0), Got (0, -0.000244141) Error: (1, 0.000244141)
Mismatch at index 3: Expected (1, 0), Got (0, -0.000244141) Error: (1, 0.000244141)
Mismatch at index 4: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 5: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 6: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 7: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 8: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 9: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 10: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 11: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 12: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 13: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 14: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 15: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 16: Expected (1, 0), Got (4, 0.000732422) Error: (3, 0.000732422)
Mismatch at index 17: Expected (1, 0), Got (0, -0.000244141) Error: (1, 0.000244141)
Mismatch at index 18: Expected (1, 0), Got (0, -0.000244141) Error: (1, 0.000244141)
Mismatch at index 19: Expected (1, 0), Got (0, -0.000244141) Error: (1, 0.000244141)
Mismatch at index 20: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 21: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 22: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 23: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 24: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 25: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 26: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 27: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 28: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 29: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 30: Expected (1, 0), Got (0, 0) Error: (1, 0)
Mismatch at index 31: Expected (1, 0), Got (0, 0) Error: (1, 0)
Test Failed - Errors exceed tolerance
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 32
@E Simulation failed: Function 'main' returns nonzero value '1'.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.235 seconds; current allocated memory: 0.527 MB.
4
    while executing
"source D:/Vivado/FFT_sol/FFT_sol/opt_1/csim.tcl"
    invoked from within
"hls::main D:/Vivado/FFT_sol/FFT_sol/opt_1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.329 seconds; peak allocated memory: 108.297 MB.
