
blackpill_soundcard_ll.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001718  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  080018b0  080018b0  000028b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001978  08001978  00003004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001978  08001978  00003004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001978  08001978  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001978  08001978  00002978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800197c  0800197c  0000297c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08001980  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08001984  00003004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08001984  00003020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003fb9  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000dd0  00000000  00000000  00006fed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005a0  00000000  00000000  00007dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000420  00000000  00000000  00008360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010366  00000000  00000000  00008780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003ffc  00000000  00000000  00018ae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005e31f  00000000  00000000  0001cae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0007ae01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001668  00000000  00000000  0007ae44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0007c4ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08001898 	.word	0x08001898

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08001898 	.word	0x08001898

080001d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80001d8:	b480      	push	{r7}
 80001da:	b085      	sub	sp, #20
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	f003 0307 	and.w	r3, r3, #7
 80001e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001e8:	4b0c      	ldr	r3, [pc, #48]	@ (800021c <__NVIC_SetPriorityGrouping+0x44>)
 80001ea:	68db      	ldr	r3, [r3, #12]
 80001ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001ee:	68ba      	ldr	r2, [r7, #8]
 80001f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80001f4:	4013      	ands	r3, r2
 80001f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80001f8:	68fb      	ldr	r3, [r7, #12]
 80001fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80001fc:	68bb      	ldr	r3, [r7, #8]
 80001fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000200:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000204:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000208:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800020a:	4a04      	ldr	r2, [pc, #16]	@ (800021c <__NVIC_SetPriorityGrouping+0x44>)
 800020c:	68bb      	ldr	r3, [r7, #8]
 800020e:	60d3      	str	r3, [r2, #12]
}
 8000210:	bf00      	nop
 8000212:	3714      	adds	r7, #20
 8000214:	46bd      	mov	sp, r7
 8000216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021a:	4770      	bx	lr
 800021c:	e000ed00 	.word	0xe000ed00

08000220 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000224:	4b04      	ldr	r3, [pc, #16]	@ (8000238 <__NVIC_GetPriorityGrouping+0x18>)
 8000226:	68db      	ldr	r3, [r3, #12]
 8000228:	0a1b      	lsrs	r3, r3, #8
 800022a:	f003 0307 	and.w	r3, r3, #7
}
 800022e:	4618      	mov	r0, r3
 8000230:	46bd      	mov	sp, r7
 8000232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000236:	4770      	bx	lr
 8000238:	e000ed00 	.word	0xe000ed00

0800023c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800023c:	b480      	push	{r7}
 800023e:	b083      	sub	sp, #12
 8000240:	af00      	add	r7, sp, #0
 8000242:	4603      	mov	r3, r0
 8000244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800024a:	2b00      	cmp	r3, #0
 800024c:	db0b      	blt.n	8000266 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800024e:	79fb      	ldrb	r3, [r7, #7]
 8000250:	f003 021f 	and.w	r2, r3, #31
 8000254:	4907      	ldr	r1, [pc, #28]	@ (8000274 <__NVIC_EnableIRQ+0x38>)
 8000256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800025a:	095b      	lsrs	r3, r3, #5
 800025c:	2001      	movs	r0, #1
 800025e:	fa00 f202 	lsl.w	r2, r0, r2
 8000262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000266:	bf00      	nop
 8000268:	370c      	adds	r7, #12
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	e000e100 	.word	0xe000e100

08000278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000278:	b480      	push	{r7}
 800027a:	b083      	sub	sp, #12
 800027c:	af00      	add	r7, sp, #0
 800027e:	4603      	mov	r3, r0
 8000280:	6039      	str	r1, [r7, #0]
 8000282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000288:	2b00      	cmp	r3, #0
 800028a:	db0a      	blt.n	80002a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800028c:	683b      	ldr	r3, [r7, #0]
 800028e:	b2da      	uxtb	r2, r3
 8000290:	490c      	ldr	r1, [pc, #48]	@ (80002c4 <__NVIC_SetPriority+0x4c>)
 8000292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000296:	0112      	lsls	r2, r2, #4
 8000298:	b2d2      	uxtb	r2, r2
 800029a:	440b      	add	r3, r1
 800029c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002a0:	e00a      	b.n	80002b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a2:	683b      	ldr	r3, [r7, #0]
 80002a4:	b2da      	uxtb	r2, r3
 80002a6:	4908      	ldr	r1, [pc, #32]	@ (80002c8 <__NVIC_SetPriority+0x50>)
 80002a8:	79fb      	ldrb	r3, [r7, #7]
 80002aa:	f003 030f 	and.w	r3, r3, #15
 80002ae:	3b04      	subs	r3, #4
 80002b0:	0112      	lsls	r2, r2, #4
 80002b2:	b2d2      	uxtb	r2, r2
 80002b4:	440b      	add	r3, r1
 80002b6:	761a      	strb	r2, [r3, #24]
}
 80002b8:	bf00      	nop
 80002ba:	370c      	adds	r7, #12
 80002bc:	46bd      	mov	sp, r7
 80002be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c2:	4770      	bx	lr
 80002c4:	e000e100 	.word	0xe000e100
 80002c8:	e000ed00 	.word	0xe000ed00

080002cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b089      	sub	sp, #36	@ 0x24
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	60f8      	str	r0, [r7, #12]
 80002d4:	60b9      	str	r1, [r7, #8]
 80002d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002d8:	68fb      	ldr	r3, [r7, #12]
 80002da:	f003 0307 	and.w	r3, r3, #7
 80002de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e0:	69fb      	ldr	r3, [r7, #28]
 80002e2:	f1c3 0307 	rsb	r3, r3, #7
 80002e6:	2b04      	cmp	r3, #4
 80002e8:	bf28      	it	cs
 80002ea:	2304      	movcs	r3, #4
 80002ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	3304      	adds	r3, #4
 80002f2:	2b06      	cmp	r3, #6
 80002f4:	d902      	bls.n	80002fc <NVIC_EncodePriority+0x30>
 80002f6:	69fb      	ldr	r3, [r7, #28]
 80002f8:	3b03      	subs	r3, #3
 80002fa:	e000      	b.n	80002fe <NVIC_EncodePriority+0x32>
 80002fc:	2300      	movs	r3, #0
 80002fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000300:	f04f 32ff 	mov.w	r2, #4294967295
 8000304:	69bb      	ldr	r3, [r7, #24]
 8000306:	fa02 f303 	lsl.w	r3, r2, r3
 800030a:	43da      	mvns	r2, r3
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	401a      	ands	r2, r3
 8000310:	697b      	ldr	r3, [r7, #20]
 8000312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000314:	f04f 31ff 	mov.w	r1, #4294967295
 8000318:	697b      	ldr	r3, [r7, #20]
 800031a:	fa01 f303 	lsl.w	r3, r1, r3
 800031e:	43d9      	mvns	r1, r3
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000324:	4313      	orrs	r3, r2
         );
}
 8000326:	4618      	mov	r0, r3
 8000328:	3724      	adds	r7, #36	@ 0x24
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr
	...

08000334 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000338:	4b05      	ldr	r3, [pc, #20]	@ (8000350 <LL_RCC_HSE_Enable+0x1c>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	4a04      	ldr	r2, [pc, #16]	@ (8000350 <LL_RCC_HSE_Enable+0x1c>)
 800033e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000342:	6013      	str	r3, [r2, #0]
}
 8000344:	bf00      	nop
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	40023800 	.word	0x40023800

08000354 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000358:	4b07      	ldr	r3, [pc, #28]	@ (8000378 <LL_RCC_HSE_IsReady+0x24>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000360:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000364:	bf0c      	ite	eq
 8000366:	2301      	moveq	r3, #1
 8000368:	2300      	movne	r3, #0
 800036a:	b2db      	uxtb	r3, r3
}
 800036c:	4618      	mov	r0, r3
 800036e:	46bd      	mov	sp, r7
 8000370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000374:	4770      	bx	lr
 8000376:	bf00      	nop
 8000378:	40023800 	.word	0x40023800

0800037c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800037c:	b480      	push	{r7}
 800037e:	b083      	sub	sp, #12
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000384:	4b06      	ldr	r3, [pc, #24]	@ (80003a0 <LL_RCC_SetSysClkSource+0x24>)
 8000386:	689b      	ldr	r3, [r3, #8]
 8000388:	f023 0203 	bic.w	r2, r3, #3
 800038c:	4904      	ldr	r1, [pc, #16]	@ (80003a0 <LL_RCC_SetSysClkSource+0x24>)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4313      	orrs	r3, r2
 8000392:	608b      	str	r3, [r1, #8]
}
 8000394:	bf00      	nop
 8000396:	370c      	adds	r7, #12
 8000398:	46bd      	mov	sp, r7
 800039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039e:	4770      	bx	lr
 80003a0:	40023800 	.word	0x40023800

080003a4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80003a8:	4b04      	ldr	r3, [pc, #16]	@ (80003bc <LL_RCC_GetSysClkSource+0x18>)
 80003aa:	689b      	ldr	r3, [r3, #8]
 80003ac:	f003 030c 	and.w	r3, r3, #12
}
 80003b0:	4618      	mov	r0, r3
 80003b2:	46bd      	mov	sp, r7
 80003b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b8:	4770      	bx	lr
 80003ba:	bf00      	nop
 80003bc:	40023800 	.word	0x40023800

080003c0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80003c0:	b480      	push	{r7}
 80003c2:	b083      	sub	sp, #12
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80003c8:	4b06      	ldr	r3, [pc, #24]	@ (80003e4 <LL_RCC_SetAHBPrescaler+0x24>)
 80003ca:	689b      	ldr	r3, [r3, #8]
 80003cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80003d0:	4904      	ldr	r1, [pc, #16]	@ (80003e4 <LL_RCC_SetAHBPrescaler+0x24>)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	4313      	orrs	r3, r2
 80003d6:	608b      	str	r3, [r1, #8]
}
 80003d8:	bf00      	nop
 80003da:	370c      	adds	r7, #12
 80003dc:	46bd      	mov	sp, r7
 80003de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e2:	4770      	bx	lr
 80003e4:	40023800 	.word	0x40023800

080003e8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b083      	sub	sp, #12
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80003f0:	4b06      	ldr	r3, [pc, #24]	@ (800040c <LL_RCC_SetAPB1Prescaler+0x24>)
 80003f2:	689b      	ldr	r3, [r3, #8]
 80003f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80003f8:	4904      	ldr	r1, [pc, #16]	@ (800040c <LL_RCC_SetAPB1Prescaler+0x24>)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	4313      	orrs	r3, r2
 80003fe:	608b      	str	r3, [r1, #8]
}
 8000400:	bf00      	nop
 8000402:	370c      	adds	r7, #12
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr
 800040c:	40023800 	.word	0x40023800

08000410 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000418:	4b06      	ldr	r3, [pc, #24]	@ (8000434 <LL_RCC_SetAPB2Prescaler+0x24>)
 800041a:	689b      	ldr	r3, [r3, #8]
 800041c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8000420:	4904      	ldr	r1, [pc, #16]	@ (8000434 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	4313      	orrs	r3, r2
 8000426:	608b      	str	r3, [r1, #8]
}
 8000428:	bf00      	nop
 800042a:	370c      	adds	r7, #12
 800042c:	46bd      	mov	sp, r7
 800042e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000432:	4770      	bx	lr
 8000434:	40023800 	.word	0x40023800

08000438 <LL_RCC_SetI2SClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t Source)
{
 8000438:	b480      	push	{r7}
 800043a:	b083      	sub	sp, #12
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_I2SSRC)
  MODIFY_REG(RCC->CFGR, RCC_CFGR_I2SSRC, Source);
 8000440:	4b06      	ldr	r3, [pc, #24]	@ (800045c <LL_RCC_SetI2SClockSource+0x24>)
 8000442:	689b      	ldr	r3, [r3, #8]
 8000444:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8000448:	4904      	ldr	r1, [pc, #16]	@ (800045c <LL_RCC_SetI2SClockSource+0x24>)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	4313      	orrs	r3, r2
 800044e:	608b      	str	r3, [r1, #8]
#else
  MODIFY_REG(RCC->DCKCFGR, (Source & 0xFFFF0000U), (Source << 16U));
#endif /* RCC_CFGR_I2SSRC */
}
 8000450:	bf00      	nop
 8000452:	370c      	adds	r7, #12
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr
 800045c:	40023800 	.word	0x40023800

08000460 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000468:	4b07      	ldr	r3, [pc, #28]	@ (8000488 <LL_RCC_SetTIMPrescaler+0x28>)
 800046a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800046e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000472:	4905      	ldr	r1, [pc, #20]	@ (8000488 <LL_RCC_SetTIMPrescaler+0x28>)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	4313      	orrs	r3, r2
 8000478:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 800047c:	bf00      	nop
 800047e:	370c      	adds	r7, #12
 8000480:	46bd      	mov	sp, r7
 8000482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000486:	4770      	bx	lr
 8000488:	40023800 	.word	0x40023800

0800048c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000490:	4b05      	ldr	r3, [pc, #20]	@ (80004a8 <LL_RCC_PLL_Enable+0x1c>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a04      	ldr	r2, [pc, #16]	@ (80004a8 <LL_RCC_PLL_Enable+0x1c>)
 8000496:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800049a:	6013      	str	r3, [r2, #0]
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	40023800 	.word	0x40023800

080004ac <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80004b0:	4b07      	ldr	r3, [pc, #28]	@ (80004d0 <LL_RCC_PLL_IsReady+0x24>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80004b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80004bc:	bf0c      	ite	eq
 80004be:	2301      	moveq	r3, #1
 80004c0:	2300      	movne	r3, #0
 80004c2:	b2db      	uxtb	r3, r3
}
 80004c4:	4618      	mov	r0, r3
 80004c6:	46bd      	mov	sp, r7
 80004c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop
 80004d0:	40023800 	.word	0x40023800

080004d4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0
 80004da:	60f8      	str	r0, [r7, #12]
 80004dc:	60b9      	str	r1, [r7, #8]
 80004de:	607a      	str	r2, [r7, #4]
 80004e0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80004e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000518 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80004e4:	685a      	ldr	r2, [r3, #4]
 80004e6:	4b0d      	ldr	r3, [pc, #52]	@ (800051c <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 80004e8:	4013      	ands	r3, r2
 80004ea:	68f9      	ldr	r1, [r7, #12]
 80004ec:	68ba      	ldr	r2, [r7, #8]
 80004ee:	4311      	orrs	r1, r2
 80004f0:	687a      	ldr	r2, [r7, #4]
 80004f2:	0192      	lsls	r2, r2, #6
 80004f4:	430a      	orrs	r2, r1
 80004f6:	4908      	ldr	r1, [pc, #32]	@ (8000518 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80004f8:	4313      	orrs	r3, r2
 80004fa:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80004fc:	4b06      	ldr	r3, [pc, #24]	@ (8000518 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80004fe:	685b      	ldr	r3, [r3, #4]
 8000500:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000504:	4904      	ldr	r1, [pc, #16]	@ (8000518 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	4313      	orrs	r3, r2
 800050a:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 800050c:	bf00      	nop
 800050e:	3714      	adds	r7, #20
 8000510:	46bd      	mov	sp, r7
 8000512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000516:	4770      	bx	lr
 8000518:	40023800 	.word	0x40023800
 800051c:	ffbf8000 	.word	0xffbf8000

08000520 <LL_RCC_PLLI2S_Enable>:
  * @brief  Enable PLLI2S
  * @rmtoll CR           PLLI2SON     LL_RCC_PLLI2S_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLLI2S_Enable(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8000524:	4b05      	ldr	r3, [pc, #20]	@ (800053c <LL_RCC_PLLI2S_Enable+0x1c>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a04      	ldr	r2, [pc, #16]	@ (800053c <LL_RCC_PLLI2S_Enable+0x1c>)
 800052a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800052e:	6013      	str	r3, [r2, #0]
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	40023800 	.word	0x40023800

08000540 <LL_RCC_PLLI2S_IsReady>:
  * @brief  Check if PLLI2S Ready
  * @rmtoll CR           PLLI2SRDY    LL_RCC_PLLI2S_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_IsReady(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));
 8000544:	4b07      	ldr	r3, [pc, #28]	@ (8000564 <LL_RCC_PLLI2S_IsReady+0x24>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800054c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8000550:	bf0c      	ite	eq
 8000552:	2301      	moveq	r3, #1
 8000554:	2300      	movne	r3, #0
 8000556:	b2db      	uxtb	r3, r3
}
 8000558:	4618      	mov	r0, r3
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	40023800 	.word	0x40023800

08000568 <LL_RCC_PLLI2S_ConfigDomain_I2S>:
  *         @arg @ref LL_RCC_PLLI2SR_DIV_6
  *         @arg @ref LL_RCC_PLLI2SR_DIV_7
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_I2S(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000568:	b480      	push	{r7}
 800056a:	b087      	sub	sp, #28
 800056c:	af00      	add	r7, sp, #0
 800056e:	60f8      	str	r0, [r7, #12]
 8000570:	60b9      	str	r1, [r7, #8]
 8000572:	607a      	str	r2, [r7, #4]
 8000574:	603b      	str	r3, [r7, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&RCC->PLLCFGR) + (Source & 0x80U)));
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 800057c:	4b14      	ldr	r3, [pc, #80]	@ (80005d0 <LL_RCC_PLLI2S_ConfigDomain_I2S+0x68>)
 800057e:	4413      	add	r3, r2
 8000580:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*pReg, RCC_PLLCFGR_PLLSRC, (Source & (~0x80U)));
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000590:	431a      	orrs	r2, r3
 8000592:	697b      	ldr	r3, [r7, #20]
 8000594:	601a      	str	r2, [r3, #0]
#if defined(RCC_PLLI2SCFGR_PLLI2SM)
  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);
 8000596:	4b0f      	ldr	r3, [pc, #60]	@ (80005d4 <LL_RCC_PLLI2S_ConfigDomain_I2S+0x6c>)
 8000598:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800059c:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80005a0:	490c      	ldr	r1, [pc, #48]	@ (80005d4 <LL_RCC_PLLI2S_ConfigDomain_I2S+0x6c>)
 80005a2:	68bb      	ldr	r3, [r7, #8]
 80005a4:	4313      	orrs	r3, r2
 80005a6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#else
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
#endif /* RCC_PLLI2SCFGR_PLLI2SM */
  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SR, PLLN << RCC_PLLI2SCFGR_PLLI2SN_Pos | PLLR);
 80005aa:	4b0a      	ldr	r3, [pc, #40]	@ (80005d4 <LL_RCC_PLLI2S_ConfigDomain_I2S+0x6c>)
 80005ac:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80005b0:	4b09      	ldr	r3, [pc, #36]	@ (80005d8 <LL_RCC_PLLI2S_ConfigDomain_I2S+0x70>)
 80005b2:	4013      	ands	r3, r2
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	0191      	lsls	r1, r2, #6
 80005b8:	683a      	ldr	r2, [r7, #0]
 80005ba:	430a      	orrs	r2, r1
 80005bc:	4905      	ldr	r1, [pc, #20]	@ (80005d4 <LL_RCC_PLLI2S_ConfigDomain_I2S+0x6c>)
 80005be:	4313      	orrs	r3, r2
 80005c0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
}
 80005c4:	bf00      	nop
 80005c6:	371c      	adds	r7, #28
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	40023804 	.word	0x40023804
 80005d4:	40023800 	.word	0x40023800
 80005d8:	8fff803f 	.word	0x8fff803f

080005dc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80005e4:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80005e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005e8:	4907      	ldr	r1, [pc, #28]	@ (8000608 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4313      	orrs	r3, r2
 80005ee:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80005f0:	4b05      	ldr	r3, [pc, #20]	@ (8000608 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80005f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4013      	ands	r3, r2
 80005f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005fa:	68fb      	ldr	r3, [r7, #12]
}
 80005fc:	bf00      	nop
 80005fe:	3714      	adds	r7, #20
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	40023800 	.word	0x40023800

0800060c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000614:	4b08      	ldr	r3, [pc, #32]	@ (8000638 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000616:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000618:	4907      	ldr	r1, [pc, #28]	@ (8000638 <LL_APB1_GRP1_EnableClock+0x2c>)
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4313      	orrs	r3, r2
 800061e:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000620:	4b05      	ldr	r3, [pc, #20]	@ (8000638 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000622:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4013      	ands	r3, r2
 8000628:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800062a:	68fb      	ldr	r3, [r7, #12]
}
 800062c:	bf00      	nop
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	40023800 	.word	0x40023800

0800063c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000644:	4b08      	ldr	r3, [pc, #32]	@ (8000668 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000646:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000648:	4907      	ldr	r1, [pc, #28]	@ (8000668 <LL_APB2_GRP1_EnableClock+0x2c>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4313      	orrs	r3, r2
 800064e:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000650:	4b05      	ldr	r3, [pc, #20]	@ (8000668 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000652:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4013      	ands	r3, r2
 8000658:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800065a:	68fb      	ldr	r3, [r7, #12]
}
 800065c:	bf00      	nop
 800065e:	3714      	adds	r7, #20
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	40023800 	.word	0x40023800

0800066c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000674:	4b06      	ldr	r3, [pc, #24]	@ (8000690 <LL_FLASH_SetLatency+0x24>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f023 0207 	bic.w	r2, r3, #7
 800067c:	4904      	ldr	r1, [pc, #16]	@ (8000690 <LL_FLASH_SetLatency+0x24>)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4313      	orrs	r3, r2
 8000682:	600b      	str	r3, [r1, #0]
}
 8000684:	bf00      	nop
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	40023c00 	.word	0x40023c00

08000694 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000698:	4b04      	ldr	r3, [pc, #16]	@ (80006ac <LL_FLASH_GetLatency+0x18>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f003 0307 	and.w	r3, r3, #7
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	40023c00 	.word	0x40023c00

080006b0 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80006b8:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80006c0:	4904      	ldr	r1, [pc, #16]	@ (80006d4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	4313      	orrs	r3, r2
 80006c6:	600b      	str	r3, [r1, #0]
}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	40007000 	.word	0x40007000

080006d8 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 80006dc:	4b07      	ldr	r3, [pc, #28]	@ (80006fc <LL_PWR_IsActiveFlag_VOS+0x24>)
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80006e8:	bf0c      	ite	eq
 80006ea:	2301      	moveq	r3, #1
 80006ec:	2300      	movne	r3, #0
 80006ee:	b2db      	uxtb	r3, r3
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	40007000 	.word	0x40007000

08000700 <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800070a:	4a0c      	ldr	r2, [pc, #48]	@ (800073c <LL_DMA_EnableStream+0x3c>)
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	4413      	add	r3, r2
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	461a      	mov	r2, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4413      	add	r3, r2
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	4908      	ldr	r1, [pc, #32]	@ (800073c <LL_DMA_EnableStream+0x3c>)
 800071c:	683a      	ldr	r2, [r7, #0]
 800071e:	440a      	add	r2, r1
 8000720:	7812      	ldrb	r2, [r2, #0]
 8000722:	4611      	mov	r1, r2
 8000724:	687a      	ldr	r2, [r7, #4]
 8000726:	440a      	add	r2, r1
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	6013      	str	r3, [r2, #0]
}
 800072e:	bf00      	nop
 8000730:	370c      	adds	r7, #12
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	080018b0 	.word	0x080018b0

08000740 <LL_DMA_DisableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800074a:	4a0c      	ldr	r2, [pc, #48]	@ (800077c <LL_DMA_DisableStream+0x3c>)
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	4413      	add	r3, r2
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	461a      	mov	r2, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4413      	add	r3, r2
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4908      	ldr	r1, [pc, #32]	@ (800077c <LL_DMA_DisableStream+0x3c>)
 800075c:	683a      	ldr	r2, [r7, #0]
 800075e:	440a      	add	r2, r1
 8000760:	7812      	ldrb	r2, [r2, #0]
 8000762:	4611      	mov	r1, r2
 8000764:	687a      	ldr	r2, [r7, #4]
 8000766:	440a      	add	r2, r1
 8000768:	f023 0301 	bic.w	r3, r3, #1
 800076c:	6013      	str	r3, [r2, #0]
}
 800076e:	bf00      	nop
 8000770:	370c      	adds	r7, #12
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	080018b0 	.word	0x080018b0

08000780 <LL_DMA_IsEnabledStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN) == (DMA_SxCR_EN));
 800078a:	4a0a      	ldr	r2, [pc, #40]	@ (80007b4 <LL_DMA_IsEnabledStream+0x34>)
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	4413      	add	r3, r2
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	461a      	mov	r2, r3
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	4413      	add	r3, r2
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	2b01      	cmp	r3, #1
 80007a0:	bf0c      	ite	eq
 80007a2:	2301      	moveq	r3, #1
 80007a4:	2300      	movne	r3, #0
 80007a6:	b2db      	uxtb	r3, r3
}
 80007a8:	4618      	mov	r0, r3
 80007aa:	370c      	adds	r7, #12
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	080018b0 	.word	0x080018b0

080007b8 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b085      	sub	sp, #20
 80007bc:	af00      	add	r7, sp, #0
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	60b9      	str	r1, [r7, #8]
 80007c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 80007c4:	4a0d      	ldr	r2, [pc, #52]	@ (80007fc <LL_DMA_SetDataTransferDirection+0x44>)
 80007c6:	68bb      	ldr	r3, [r7, #8]
 80007c8:	4413      	add	r3, r2
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	461a      	mov	r2, r3
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	4413      	add	r3, r2
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80007d8:	4908      	ldr	r1, [pc, #32]	@ (80007fc <LL_DMA_SetDataTransferDirection+0x44>)
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	440b      	add	r3, r1
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	4619      	mov	r1, r3
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	440b      	add	r3, r1
 80007e6:	4619      	mov	r1, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4313      	orrs	r3, r2
 80007ec:	600b      	str	r3, [r1, #0]
}
 80007ee:	bf00      	nop
 80007f0:	3714      	adds	r7, #20
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	080018b0 	.word	0x080018b0

08000800 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 800080c:	4a0d      	ldr	r2, [pc, #52]	@ (8000844 <LL_DMA_SetMode+0x44>)
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	4413      	add	r3, r2
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	461a      	mov	r2, r3
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	4413      	add	r3, r2
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 8000820:	4908      	ldr	r1, [pc, #32]	@ (8000844 <LL_DMA_SetMode+0x44>)
 8000822:	68bb      	ldr	r3, [r7, #8]
 8000824:	440b      	add	r3, r1
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	4619      	mov	r1, r3
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	440b      	add	r3, r1
 800082e:	4619      	mov	r1, r3
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	4313      	orrs	r3, r2
 8000834:	600b      	str	r3, [r1, #0]
}
 8000836:	bf00      	nop
 8000838:	3714      	adds	r7, #20
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	080018b0 	.word	0x080018b0

08000848 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8000854:	4a0d      	ldr	r2, [pc, #52]	@ (800088c <LL_DMA_SetPeriphIncMode+0x44>)
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	4413      	add	r3, r2
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	461a      	mov	r2, r3
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	4413      	add	r3, r2
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8000868:	4908      	ldr	r1, [pc, #32]	@ (800088c <LL_DMA_SetPeriphIncMode+0x44>)
 800086a:	68bb      	ldr	r3, [r7, #8]
 800086c:	440b      	add	r3, r1
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	4619      	mov	r1, r3
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	440b      	add	r3, r1
 8000876:	4619      	mov	r1, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4313      	orrs	r3, r2
 800087c:	600b      	str	r3, [r1, #0]
}
 800087e:	bf00      	nop
 8000880:	3714      	adds	r7, #20
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	080018b0 	.word	0x080018b0

08000890 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8000890:	b480      	push	{r7}
 8000892:	b085      	sub	sp, #20
 8000894:	af00      	add	r7, sp, #0
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 800089c:	4a0d      	ldr	r2, [pc, #52]	@ (80008d4 <LL_DMA_SetMemoryIncMode+0x44>)
 800089e:	68bb      	ldr	r3, [r7, #8]
 80008a0:	4413      	add	r3, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	461a      	mov	r2, r3
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	4413      	add	r3, r2
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80008b0:	4908      	ldr	r1, [pc, #32]	@ (80008d4 <LL_DMA_SetMemoryIncMode+0x44>)
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	440b      	add	r3, r1
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	4619      	mov	r1, r3
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	440b      	add	r3, r1
 80008be:	4619      	mov	r1, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	4313      	orrs	r3, r2
 80008c4:	600b      	str	r3, [r1, #0]
}
 80008c6:	bf00      	nop
 80008c8:	3714      	adds	r7, #20
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	080018b0 	.word	0x080018b0

080008d8 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 80008e4:	4a0d      	ldr	r2, [pc, #52]	@ (800091c <LL_DMA_SetPeriphSize+0x44>)
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	4413      	add	r3, r2
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	461a      	mov	r2, r3
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	4413      	add	r3, r2
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80008f8:	4908      	ldr	r1, [pc, #32]	@ (800091c <LL_DMA_SetPeriphSize+0x44>)
 80008fa:	68bb      	ldr	r3, [r7, #8]
 80008fc:	440b      	add	r3, r1
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	4619      	mov	r1, r3
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	440b      	add	r3, r1
 8000906:	4619      	mov	r1, r3
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	4313      	orrs	r3, r2
 800090c:	600b      	str	r3, [r1, #0]
}
 800090e:	bf00      	nop
 8000910:	3714      	adds	r7, #20
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	080018b0 	.word	0x080018b0

08000920 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8000920:	b480      	push	{r7}
 8000922:	b085      	sub	sp, #20
 8000924:	af00      	add	r7, sp, #0
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	60b9      	str	r1, [r7, #8]
 800092a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 800092c:	4a0d      	ldr	r2, [pc, #52]	@ (8000964 <LL_DMA_SetMemorySize+0x44>)
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	4413      	add	r3, r2
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	461a      	mov	r2, r3
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	4413      	add	r3, r2
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8000940:	4908      	ldr	r1, [pc, #32]	@ (8000964 <LL_DMA_SetMemorySize+0x44>)
 8000942:	68bb      	ldr	r3, [r7, #8]
 8000944:	440b      	add	r3, r1
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	4619      	mov	r1, r3
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	440b      	add	r3, r1
 800094e:	4619      	mov	r1, r3
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	4313      	orrs	r3, r2
 8000954:	600b      	str	r3, [r1, #0]
}
 8000956:	bf00      	nop
 8000958:	3714      	adds	r7, #20
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop
 8000964:	080018b0 	.word	0x080018b0

08000968 <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 8000968:	b480      	push	{r7}
 800096a:	b085      	sub	sp, #20
 800096c:	af00      	add	r7, sp, #0
 800096e:	60f8      	str	r0, [r7, #12]
 8000970:	60b9      	str	r1, [r7, #8]
 8000972:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8000974:	4a0d      	ldr	r2, [pc, #52]	@ (80009ac <LL_DMA_SetStreamPriorityLevel+0x44>)
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	4413      	add	r3, r2
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	461a      	mov	r2, r3
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	4413      	add	r3, r2
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000988:	4908      	ldr	r1, [pc, #32]	@ (80009ac <LL_DMA_SetStreamPriorityLevel+0x44>)
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	440b      	add	r3, r1
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	4619      	mov	r1, r3
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	440b      	add	r3, r1
 8000996:	4619      	mov	r1, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4313      	orrs	r3, r2
 800099c:	600b      	str	r3, [r1, #0]
}
 800099e:	bf00      	nop
 80009a0:	3714      	adds	r7, #20
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	080018b0 	.word	0x080018b0

080009b0 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 80009bc:	4a0d      	ldr	r2, [pc, #52]	@ (80009f4 <LL_DMA_SetDataLength+0x44>)
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	4413      	add	r3, r2
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	461a      	mov	r2, r3
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	4413      	add	r3, r2
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	0c1b      	lsrs	r3, r3, #16
 80009ce:	041b      	lsls	r3, r3, #16
 80009d0:	4908      	ldr	r1, [pc, #32]	@ (80009f4 <LL_DMA_SetDataLength+0x44>)
 80009d2:	68ba      	ldr	r2, [r7, #8]
 80009d4:	440a      	add	r2, r1
 80009d6:	7812      	ldrb	r2, [r2, #0]
 80009d8:	4611      	mov	r1, r2
 80009da:	68fa      	ldr	r2, [r7, #12]
 80009dc:	440a      	add	r2, r1
 80009de:	4611      	mov	r1, r2
 80009e0:	687a      	ldr	r2, [r7, #4]
 80009e2:	4313      	orrs	r3, r2
 80009e4:	604b      	str	r3, [r1, #4]
}
 80009e6:	bf00      	nop
 80009e8:	3714      	adds	r7, #20
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	080018b0 	.word	0x080018b0

080009f8 <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8000a04:	4a0d      	ldr	r2, [pc, #52]	@ (8000a3c <LL_DMA_SetChannelSelection+0x44>)
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	4413      	add	r3, r2
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	4413      	add	r3, r2
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8000a18:	4908      	ldr	r1, [pc, #32]	@ (8000a3c <LL_DMA_SetChannelSelection+0x44>)
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	440b      	add	r3, r1
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	4619      	mov	r1, r3
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	440b      	add	r3, r1
 8000a26:	4619      	mov	r1, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	600b      	str	r3, [r1, #0]
}
 8000a2e:	bf00      	nop
 8000a30:	3714      	adds	r7, #20
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	080018b0 	.word	0x080018b0

08000a40 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8000a4a:	4a0c      	ldr	r2, [pc, #48]	@ (8000a7c <LL_DMA_DisableFifoMode+0x3c>)
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	4413      	add	r3, r2
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	461a      	mov	r2, r3
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4413      	add	r3, r2
 8000a58:	695b      	ldr	r3, [r3, #20]
 8000a5a:	4908      	ldr	r1, [pc, #32]	@ (8000a7c <LL_DMA_DisableFifoMode+0x3c>)
 8000a5c:	683a      	ldr	r2, [r7, #0]
 8000a5e:	440a      	add	r2, r1
 8000a60:	7812      	ldrb	r2, [r2, #0]
 8000a62:	4611      	mov	r1, r2
 8000a64:	687a      	ldr	r2, [r7, #4]
 8000a66:	440a      	add	r2, r1
 8000a68:	f023 0304 	bic.w	r3, r3, #4
 8000a6c:	6153      	str	r3, [r2, #20]
}
 8000a6e:	bf00      	nop
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	080018b0 	.word	0x080018b0

08000a80 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8000a8c:	4a07      	ldr	r2, [pc, #28]	@ (8000aac <LL_DMA_SetMemoryAddress+0x2c>)
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	4413      	add	r3, r2
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	461a      	mov	r2, r3
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	4413      	add	r3, r2
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	60d3      	str	r3, [r2, #12]
}
 8000aa0:	bf00      	nop
 8000aa2:	3714      	adds	r7, #20
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr
 8000aac:	080018b0 	.word	0x080018b0

08000ab0 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	60b9      	str	r1, [r7, #8]
 8000aba:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8000abc:	4a07      	ldr	r2, [pc, #28]	@ (8000adc <LL_DMA_SetPeriphAddress+0x2c>)
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	4413      	add	r3, r2
 8000aca:	461a      	mov	r2, r3
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	6093      	str	r3, [r2, #8]
}
 8000ad0:	bf00      	nop
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	080018b0 	.word	0x080018b0

08000ae0 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_HTIE);
 8000aea:	4a0c      	ldr	r2, [pc, #48]	@ (8000b1c <LL_DMA_EnableIT_HT+0x3c>)
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	4413      	add	r3, r2
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	461a      	mov	r2, r3
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4413      	add	r3, r2
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4908      	ldr	r1, [pc, #32]	@ (8000b1c <LL_DMA_EnableIT_HT+0x3c>)
 8000afc:	683a      	ldr	r2, [r7, #0]
 8000afe:	440a      	add	r2, r1
 8000b00:	7812      	ldrb	r2, [r2, #0]
 8000b02:	4611      	mov	r1, r2
 8000b04:	687a      	ldr	r2, [r7, #4]
 8000b06:	440a      	add	r2, r1
 8000b08:	f043 0308 	orr.w	r3, r3, #8
 8000b0c:	6013      	str	r3, [r2, #0]
}
 8000b0e:	bf00      	nop
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	080018b0 	.word	0x080018b0

08000b20 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8000b2a:	4a0c      	ldr	r2, [pc, #48]	@ (8000b5c <LL_DMA_EnableIT_TC+0x3c>)
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	4413      	add	r3, r2
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	461a      	mov	r2, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	4413      	add	r3, r2
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4908      	ldr	r1, [pc, #32]	@ (8000b5c <LL_DMA_EnableIT_TC+0x3c>)
 8000b3c:	683a      	ldr	r2, [r7, #0]
 8000b3e:	440a      	add	r2, r1
 8000b40:	7812      	ldrb	r2, [r2, #0]
 8000b42:	4611      	mov	r1, r2
 8000b44:	687a      	ldr	r2, [r7, #4]
 8000b46:	440a      	add	r2, r1
 8000b48:	f043 0310 	orr.w	r3, r3, #16
 8000b4c:	6013      	str	r3, [r2, #0]
}
 8000b4e:	bf00      	nop
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	080018b0 	.word	0x080018b0

08000b60 <LL_DMA_DisableIT_TE>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TEIE);
 8000b6a:	4a0c      	ldr	r2, [pc, #48]	@ (8000b9c <LL_DMA_DisableIT_TE+0x3c>)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	4413      	add	r3, r2
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	461a      	mov	r2, r3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4413      	add	r3, r2
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4908      	ldr	r1, [pc, #32]	@ (8000b9c <LL_DMA_DisableIT_TE+0x3c>)
 8000b7c:	683a      	ldr	r2, [r7, #0]
 8000b7e:	440a      	add	r2, r1
 8000b80:	7812      	ldrb	r2, [r2, #0]
 8000b82:	4611      	mov	r1, r2
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	440a      	add	r2, r1
 8000b88:	f023 0304 	bic.w	r3, r3, #4
 8000b8c:	6013      	str	r3, [r2, #0]
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	080018b0 	.word	0x080018b0

08000ba0 <LL_DMA_DisableIT_DME>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_DME(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DMEIE);
 8000baa:	4a0c      	ldr	r2, [pc, #48]	@ (8000bdc <LL_DMA_DisableIT_DME+0x3c>)
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	4413      	add	r3, r2
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4908      	ldr	r1, [pc, #32]	@ (8000bdc <LL_DMA_DisableIT_DME+0x3c>)
 8000bbc:	683a      	ldr	r2, [r7, #0]
 8000bbe:	440a      	add	r2, r1
 8000bc0:	7812      	ldrb	r2, [r2, #0]
 8000bc2:	4611      	mov	r1, r2
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	440a      	add	r2, r1
 8000bc8:	f023 0302 	bic.w	r3, r3, #2
 8000bcc:	6013      	str	r3, [r2, #0]
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	080018b0 	.word	0x080018b0

08000be0 <LL_DMA_DisableIT_FE>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_FE(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_FEIE);
 8000bea:	4a0c      	ldr	r2, [pc, #48]	@ (8000c1c <LL_DMA_DisableIT_FE+0x3c>)
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	4413      	add	r3, r2
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	695b      	ldr	r3, [r3, #20]
 8000bfa:	4908      	ldr	r1, [pc, #32]	@ (8000c1c <LL_DMA_DisableIT_FE+0x3c>)
 8000bfc:	683a      	ldr	r2, [r7, #0]
 8000bfe:	440a      	add	r2, r1
 8000c00:	7812      	ldrb	r2, [r2, #0]
 8000c02:	4611      	mov	r1, r2
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	440a      	add	r2, r1
 8000c08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000c0c:	6153      	str	r3, [r2, #20]
}
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	080018b0 	.word	0x080018b0

08000c20 <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f043 0202 	orr.w	r2, r3, #2
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	605a      	str	r2, [r3, #4]
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <LL_I2S_Enable>:
  *         I2SCFGR      I2SE          LL_I2S_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_I2S_Enable(SPI_TypeDef *SPIx)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD | SPI_I2SCFGR_I2SE);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	69db      	ldr	r3, [r3, #28]
 8000c4c:	f443 6240 	orr.w	r2, r3, #3072	@ 0xc00
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	61da      	str	r2, [r3, #28]
}
 8000c54:	bf00      	nop
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr

08000c60 <I2S2_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// I2S2
static void I2S2_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08c      	sub	sp, #48	@ 0x30
 8000c64:	af00      	add	r7, sp, #0
	//  spi3/i2s3
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8000c66:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000c6a:	f7ff fccf 	bl	800060c <LL_APB1_GRP1_EnableClock>
	//   B
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000c6e:	2002      	movs	r0, #2
 8000c70:	f7ff fcb4 	bl	80005dc <LL_AHB1_GRP1_EnableClock>

	//  PLLI2S
	LL_RCC_PLLI2S_ConfigDomain_I2S(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLI2SM_DIV_25, 302, LL_RCC_PLLI2SR_DIV_2);
 8000c74:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000c78:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 8000c7c:	2119      	movs	r1, #25
 8000c7e:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8000c82:	f7ff fc71 	bl	8000568 <LL_RCC_PLLI2S_ConfigDomain_I2S>

	//  PLLI2S
	LL_RCC_PLLI2S_Enable();
 8000c86:	f7ff fc4b 	bl	8000520 <LL_RCC_PLLI2S_Enable>
	//   PLLI2S
	while (LL_RCC_PLLI2S_IsReady() == 0);
 8000c8a:	bf00      	nop
 8000c8c:	f7ff fc58 	bl	8000540 <LL_RCC_PLLI2S_IsReady>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d0fa      	beq.n	8000c8c <I2S2_Init+0x2c>
	//  I2S   PLLI2S
	LL_RCC_SetI2SClockSource(LL_RCC_I2S1_CLKSOURCE_PLLI2S);
 8000c96:	2000      	movs	r0, #0
 8000c98:	f7ff fbce 	bl	8000438 <LL_RCC_SetI2SClockSource>
	/* I2S2  GPIO (  transmit master):
	  PB13   ------> I2S2_CK (AF05)
	  PB15   ------> I2S2_SD (AF05)
	  PB12   ------> I2S2_WS (AF05)
	*/
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9c:	f107 0318 	add.w	r3, r7, #24
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	605a      	str	r2, [r3, #4]
 8000ca6:	609a      	str	r2, [r3, #8]
 8000ca8:	60da      	str	r2, [r3, #12]
 8000caa:	611a      	str	r2, [r3, #16]
 8000cac:	615a      	str	r2, [r3, #20]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_15|LL_GPIO_PIN_12;
 8000cae:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000cb2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000cc4:	2305      	movs	r3, #5
 8000cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc8:	f107 0318 	add.w	r3, r7, #24
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4833      	ldr	r0, [pc, #204]	@ (8000d9c <I2S2_Init+0x13c>)
 8000cd0:	f000 fbb4 	bl	800143c <LL_GPIO_Init>

	//   DMA1
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8000cd4:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8000cd8:	f7ff fc80 	bl	80005dc <LL_AHB1_GRP1_EnableClock>
	//   
	NVIC_SetPriority(DMA1_Stream4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 8000cdc:	f7ff faa0 	bl	8000220 <__NVIC_GetPriorityGrouping>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff faf0 	bl	80002cc <NVIC_EncodePriority>
 8000cec:	4603      	mov	r3, r0
 8000cee:	4619      	mov	r1, r3
 8000cf0:	200f      	movs	r0, #15
 8000cf2:	f7ff fac1 	bl	8000278 <__NVIC_SetPriority>
	//   
	NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000cf6:	200f      	movs	r0, #15
 8000cf8:	f7ff faa0 	bl	800023c <__NVIC_EnableIRQ>

	// DMA
	LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_4, LL_DMA_CHANNEL_0);
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	2104      	movs	r1, #4
 8000d00:	4827      	ldr	r0, [pc, #156]	@ (8000da0 <I2S2_Init+0x140>)
 8000d02:	f7ff fe79 	bl	80009f8 <LL_DMA_SetChannelSelection>
	LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8000d06:	2240      	movs	r2, #64	@ 0x40
 8000d08:	2104      	movs	r1, #4
 8000d0a:	4825      	ldr	r0, [pc, #148]	@ (8000da0 <I2S2_Init+0x140>)
 8000d0c:	f7ff fd54 	bl	80007b8 <LL_DMA_SetDataTransferDirection>
	LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_4, LL_DMA_PRIORITY_LOW);
 8000d10:	2200      	movs	r2, #0
 8000d12:	2104      	movs	r1, #4
 8000d14:	4822      	ldr	r0, [pc, #136]	@ (8000da0 <I2S2_Init+0x140>)
 8000d16:	f7ff fe27 	bl	8000968 <LL_DMA_SetStreamPriorityLevel>
	LL_DMA_SetMode(DMA1, LL_DMA_STREAM_4, LL_DMA_MODE_CIRCULAR);
 8000d1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d1e:	2104      	movs	r1, #4
 8000d20:	481f      	ldr	r0, [pc, #124]	@ (8000da0 <I2S2_Init+0x140>)
 8000d22:	f7ff fd6d 	bl	8000800 <LL_DMA_SetMode>
	LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_4, LL_DMA_PERIPH_NOINCREMENT);
 8000d26:	2200      	movs	r2, #0
 8000d28:	2104      	movs	r1, #4
 8000d2a:	481d      	ldr	r0, [pc, #116]	@ (8000da0 <I2S2_Init+0x140>)
 8000d2c:	f7ff fd8c 	bl	8000848 <LL_DMA_SetPeriphIncMode>
	LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_4, LL_DMA_MEMORY_INCREMENT);
 8000d30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d34:	2104      	movs	r1, #4
 8000d36:	481a      	ldr	r0, [pc, #104]	@ (8000da0 <I2S2_Init+0x140>)
 8000d38:	f7ff fdaa 	bl	8000890 <LL_DMA_SetMemoryIncMode>
	LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_4, LL_DMA_PDATAALIGN_HALFWORD);
 8000d3c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d40:	2104      	movs	r1, #4
 8000d42:	4817      	ldr	r0, [pc, #92]	@ (8000da0 <I2S2_Init+0x140>)
 8000d44:	f7ff fdc8 	bl	80008d8 <LL_DMA_SetPeriphSize>
	LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_4, LL_DMA_MDATAALIGN_HALFWORD);
 8000d48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d4c:	2104      	movs	r1, #4
 8000d4e:	4814      	ldr	r0, [pc, #80]	@ (8000da0 <I2S2_Init+0x140>)
 8000d50:	f7ff fde6 	bl	8000920 <LL_DMA_SetMemorySize>
	LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_4);
 8000d54:	2104      	movs	r1, #4
 8000d56:	4812      	ldr	r0, [pc, #72]	@ (8000da0 <I2S2_Init+0x140>)
 8000d58:	f7ff fe72 	bl	8000a40 <LL_DMA_DisableFifoMode>

	// I2S2
	LL_I2S_InitTypeDef I2S_InitStruct = {0};
 8000d5c:	463b      	mov	r3, r7
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	609a      	str	r2, [r3, #8]
 8000d66:	60da      	str	r2, [r3, #12]
 8000d68:	611a      	str	r2, [r3, #16]
 8000d6a:	615a      	str	r2, [r3, #20]

	I2S_InitStruct.Mode = LL_I2S_MODE_MASTER_TX;
 8000d6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d70:	603b      	str	r3, [r7, #0]
	I2S_InitStruct.Standard = LL_I2S_STANDARD_PHILIPS;
 8000d72:	2300      	movs	r3, #0
 8000d74:	607b      	str	r3, [r7, #4]
	I2S_InitStruct.MCLKOutput = LL_I2S_MCLK_OUTPUT_DISABLE;
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
	I2S_InitStruct.DataFormat = LL_I2S_DATAFORMAT_16B;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60bb      	str	r3, [r7, #8]
	I2S_InitStruct.ClockPolarity = LL_I2S_POLARITY_LOW;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]
	I2S_InitStruct.AudioFreq = LL_I2S_AUDIOFREQ_44K;
 8000d82:	f64a 4344 	movw	r3, #44100	@ 0xac44
 8000d86:	613b      	str	r3, [r7, #16]
	LL_I2S_Init(SPI2, &I2S_InitStruct);
 8000d88:	463b      	mov	r3, r7
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4805      	ldr	r0, [pc, #20]	@ (8000da4 <I2S2_Init+0x144>)
 8000d8e:	f000 fc9f 	bl	80016d0 <LL_I2S_Init>
}
 8000d92:	bf00      	nop
 8000d94:	3730      	adds	r7, #48	@ 0x30
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40020400 	.word	0x40020400
 8000da0:	40026000 	.word	0x40026000
 8000da4:	40003800 	.word	0x40003800

08000da8 <I2S_StartTransmitDMA>:

void I2S_StartTransmitDMA(SPI_TypeDef *spi, DMA_TypeDef *dma_x, uint32_t stream, uint32_t buff_addr, uint32_t buff_size)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
 8000db4:	603b      	str	r3, [r7, #0]
    // Disable DMA stream
    LL_DMA_DisableStream(dma_x, stream);
 8000db6:	6879      	ldr	r1, [r7, #4]
 8000db8:	68b8      	ldr	r0, [r7, #8]
 8000dba:	f7ff fcc1 	bl	8000740 <LL_DMA_DisableStream>
    while (LL_DMA_IsEnabledStream(dma_x, stream));
 8000dbe:	bf00      	nop
 8000dc0:	6879      	ldr	r1, [r7, #4]
 8000dc2:	68b8      	ldr	r0, [r7, #8]
 8000dc4:	f7ff fcdc 	bl	8000780 <LL_DMA_IsEnabledStream>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d1f8      	bne.n	8000dc0 <I2S_StartTransmitDMA+0x18>

    // Clear all DMA interrupt flags for this stream
    static const uint8_t flag_shift[] = {0, 6, 16, 22, 0, 6, 16, 22};
    volatile uint32_t *ifcr = (stream > 3) ? &(dma_x->HIFCR) : &(dma_x->LIFCR);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2b03      	cmp	r3, #3
 8000dd2:	d902      	bls.n	8000dda <I2S_StartTransmitDMA+0x32>
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	330c      	adds	r3, #12
 8000dd8:	e001      	b.n	8000dde <I2S_StartTransmitDMA+0x36>
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	3308      	adds	r3, #8
 8000dde:	617b      	str	r3, [r7, #20]
    *ifcr = 0x3DU << flag_shift[stream];
 8000de0:	4a1e      	ldr	r2, [pc, #120]	@ (8000e5c <I2S_StartTransmitDMA+0xb4>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	461a      	mov	r2, r3
 8000dea:	233d      	movs	r3, #61	@ 0x3d
 8000dec:	fa03 f202 	lsl.w	r2, r3, r2
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	601a      	str	r2, [r3, #0]

    // Enable SPI TX DMA requests
    LL_SPI_EnableDMAReq_TX(spi);
 8000df4:	68f8      	ldr	r0, [r7, #12]
 8000df6:	f7ff ff13 	bl	8000c20 <LL_SPI_EnableDMAReq_TX>

    // Disable unwanted interrupts
    LL_DMA_DisableIT_TE(dma_x, stream);
 8000dfa:	6879      	ldr	r1, [r7, #4]
 8000dfc:	68b8      	ldr	r0, [r7, #8]
 8000dfe:	f7ff feaf 	bl	8000b60 <LL_DMA_DisableIT_TE>
    LL_DMA_DisableIT_DME(dma_x, stream);
 8000e02:	6879      	ldr	r1, [r7, #4]
 8000e04:	68b8      	ldr	r0, [r7, #8]
 8000e06:	f7ff fecb 	bl	8000ba0 <LL_DMA_DisableIT_DME>
    LL_DMA_DisableIT_FE(dma_x, stream);
 8000e0a:	6879      	ldr	r1, [r7, #4]
 8000e0c:	68b8      	ldr	r0, [r7, #8]
 8000e0e:	f7ff fee7 	bl	8000be0 <LL_DMA_DisableIT_FE>

    // Enable interrupts for half and complete transfer
    LL_DMA_EnableIT_HT(dma_x, stream);
 8000e12:	6879      	ldr	r1, [r7, #4]
 8000e14:	68b8      	ldr	r0, [r7, #8]
 8000e16:	f7ff fe63 	bl	8000ae0 <LL_DMA_EnableIT_HT>
    LL_DMA_EnableIT_TC(dma_x, stream);
 8000e1a:	6879      	ldr	r1, [r7, #4]
 8000e1c:	68b8      	ldr	r0, [r7, #8]
 8000e1e:	f7ff fe7f 	bl	8000b20 <LL_DMA_EnableIT_TC>

    // Configure addresses and data length
    LL_DMA_SetPeriphAddress(dma_x, stream, (uint32_t)&spi->DR);
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	330c      	adds	r3, #12
 8000e26:	461a      	mov	r2, r3
 8000e28:	6879      	ldr	r1, [r7, #4]
 8000e2a:	68b8      	ldr	r0, [r7, #8]
 8000e2c:	f7ff fe40 	bl	8000ab0 <LL_DMA_SetPeriphAddress>
    LL_DMA_SetMemoryAddress(dma_x, stream, buff_addr);
 8000e30:	683a      	ldr	r2, [r7, #0]
 8000e32:	6879      	ldr	r1, [r7, #4]
 8000e34:	68b8      	ldr	r0, [r7, #8]
 8000e36:	f7ff fe23 	bl	8000a80 <LL_DMA_SetMemoryAddress>
    LL_DMA_SetDataLength(dma_x, stream, buff_size);
 8000e3a:	6a3a      	ldr	r2, [r7, #32]
 8000e3c:	6879      	ldr	r1, [r7, #4]
 8000e3e:	68b8      	ldr	r0, [r7, #8]
 8000e40:	f7ff fdb6 	bl	80009b0 <LL_DMA_SetDataLength>

    // Start DMA stream
    LL_DMA_EnableStream(dma_x, stream);
 8000e44:	6879      	ldr	r1, [r7, #4]
 8000e46:	68b8      	ldr	r0, [r7, #8]
 8000e48:	f7ff fc5a 	bl	8000700 <LL_DMA_EnableStream>

    LL_I2S_Enable(spi);
 8000e4c:	68f8      	ldr	r0, [r7, #12]
 8000e4e:	f7ff fef7 	bl	8000c40 <LL_I2S_Enable>
}
 8000e52:	bf00      	nop
 8000e54:	3718      	adds	r7, #24
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	08001970 	.word	0x08001970

08000e60 <sin_int>:
									32768 };

//     32768.
//angle -   
static int sin_int(int angle)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
	if (fabs_(angle) > 360) angle %= 360;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	bfb8      	it	lt
 8000e6e:	425b      	neglt	r3, r3
 8000e70:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8000e74:	dd0d      	ble.n	8000e92 <sin_int+0x32>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4a23      	ldr	r2, [pc, #140]	@ (8000f08 <sin_int+0xa8>)
 8000e7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e7e:	441a      	add	r2, r3
 8000e80:	1211      	asrs	r1, r2, #8
 8000e82:	17da      	asrs	r2, r3, #31
 8000e84:	1a8a      	subs	r2, r1, r2
 8000e86:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8000e8a:	fb01 f202 	mul.w	r2, r1, r2
 8000e8e:	1a9b      	subs	r3, r3, r2
 8000e90:	607b      	str	r3, [r7, #4]
	if (angle < 0) angle += 360;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	da03      	bge.n	8000ea0 <sin_int+0x40>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8000e9e:	607b      	str	r3, [r7, #4]
	if (angle >=   0 && angle <=  90) return (int)sin_tbl_int[angle];
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	db07      	blt.n	8000eb6 <sin_int+0x56>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2b5a      	cmp	r3, #90	@ 0x5a
 8000eaa:	dc04      	bgt.n	8000eb6 <sin_int+0x56>
 8000eac:	4a17      	ldr	r2, [pc, #92]	@ (8000f0c <sin_int+0xac>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000eb4:	e021      	b.n	8000efa <sin_int+0x9a>
	if (angle >=  91 && angle <= 180) return (int)sin_tbl_int[180 - angle];
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b5a      	cmp	r3, #90	@ 0x5a
 8000eba:	dd09      	ble.n	8000ed0 <sin_int+0x70>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2bb4      	cmp	r3, #180	@ 0xb4
 8000ec0:	dc06      	bgt.n	8000ed0 <sin_int+0x70>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 8000ec8:	4a10      	ldr	r2, [pc, #64]	@ (8000f0c <sin_int+0xac>)
 8000eca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ece:	e014      	b.n	8000efa <sin_int+0x9a>
	if (angle >= 181 && angle <= 270) return -(int)sin_tbl_int[angle - 181];
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2bb4      	cmp	r3, #180	@ 0xb4
 8000ed4:	dd0a      	ble.n	8000eec <sin_int+0x8c>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8000edc:	dc06      	bgt.n	8000eec <sin_int+0x8c>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	3bb5      	subs	r3, #181	@ 0xb5
 8000ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <sin_int+0xac>)
 8000ee4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ee8:	425b      	negs	r3, r3
 8000eea:	e006      	b.n	8000efa <sin_int+0x9a>
	return -(int)sin_tbl_int[360 - angle]; //271...360
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 8000ef2:	4a06      	ldr	r2, [pc, #24]	@ (8000f0c <sin_int+0xac>)
 8000ef4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ef8:	425b      	negs	r3, r3
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	b60b60b7 	.word	0xb60b60b7
 8000f0c:	080018b8 	.word	0x080018b8

08000f10 <cos_int>:

//     32768.
//angle -   
static int cos_int(int angle)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
	return sin_int(angle + 90);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	335a      	adds	r3, #90	@ 0x5a
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff ff9f 	bl	8000e60 <sin_int>
 8000f22:	4603      	mov	r3, r0
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	f5ad 6db6 	sub.w	sp, sp, #1456	@ 0x5b0
 8000f32:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000f34:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000f38:	f7ff fb80 	bl	800063c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000f3c:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000f40:	f7ff fb64 	bl	800060c <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f44:	2003      	movs	r0, #3
 8000f46:	f7ff f947 	bl	80001d8 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000f4a:	f7ff f969 	bl	8000220 <__NVIC_GetPriorityGrouping>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2200      	movs	r2, #0
 8000f52:	210f      	movs	r1, #15
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff f9b9 	bl	80002cc <NVIC_EncodePriority>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8000f62:	f7ff f989 	bl	8000278 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f66:	f000 f84b 	bl	8001000 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f6a:	f000 f895 	bl	8001098 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  I2S2_Init();
 8000f6e:	f7ff fe77 	bl	8000c60 <I2S2_Init>

	int16_t buff[2*360];

	for(int i = 0; i < 2*360; i+=2)
 8000f72:	2300      	movs	r3, #0
 8000f74:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
 8000f78:	e02d      	b.n	8000fd6 <main+0xaa>
	{
		buff[i] =   (32767*sin_int(i>>1))>>15;
 8000f7a:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8000f7e:	105b      	asrs	r3, r3, #1
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff ff6d 	bl	8000e60 <sin_int>
 8000f86:	4602      	mov	r2, r0
 8000f88:	4613      	mov	r3, r2
 8000f8a:	03db      	lsls	r3, r3, #15
 8000f8c:	1a9b      	subs	r3, r3, r2
 8000f8e:	13db      	asrs	r3, r3, #15
 8000f90:	b219      	sxth	r1, r3
 8000f92:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8000f96:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 8000f9a:	f8d7 25a4 	ldr.w	r2, [r7, #1444]	@ 0x5a4
 8000f9e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		buff[i+1] = (32767*cos_int(i>>1))>>15;
 8000fa2:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8000fa6:	105b      	asrs	r3, r3, #1
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff ffb1 	bl	8000f10 <cos_int>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	03db      	lsls	r3, r3, #15
 8000fb4:	1a9b      	subs	r3, r3, r2
 8000fb6:	13d9      	asrs	r1, r3, #15
 8000fb8:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8000fbc:	1c5a      	adds	r2, r3, #1
 8000fbe:	b209      	sxth	r1, r1
 8000fc0:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8000fc4:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 8000fc8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int i = 0; i < 2*360; i+=2)
 8000fcc:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8000fd0:	3302      	adds	r3, #2
 8000fd2:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
 8000fd6:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8000fda:	f5b3 7f34 	cmp.w	r3, #720	@ 0x2d0
 8000fde:	dbcc      	blt.n	8000f7a <main+0x4e>
	}

	I2S_StartTransmitDMA(SPI2, DMA1, LL_DMA_STREAM_4, (uint32_t)buff, 2*360);
 8000fe0:	1d3b      	adds	r3, r7, #4
 8000fe2:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000fe6:	9200      	str	r2, [sp, #0]
 8000fe8:	2204      	movs	r2, #4
 8000fea:	4903      	ldr	r1, [pc, #12]	@ (8000ff8 <main+0xcc>)
 8000fec:	4803      	ldr	r0, [pc, #12]	@ (8000ffc <main+0xd0>)
 8000fee:	f7ff fedb 	bl	8000da8 <I2S_StartTransmitDMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ff2:	bf00      	nop
 8000ff4:	e7fd      	b.n	8000ff2 <main+0xc6>
 8000ff6:	bf00      	nop
 8000ff8:	40026000 	.word	0x40026000
 8000ffc:	40003800 	.word	0x40003800

08001000 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8001004:	2003      	movs	r0, #3
 8001006:	f7ff fb31 	bl	800066c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 800100a:	bf00      	nop
 800100c:	f7ff fb42 	bl	8000694 <LL_FLASH_GetLatency>
 8001010:	4603      	mov	r3, r0
 8001012:	2b03      	cmp	r3, #3
 8001014:	d1fa      	bne.n	800100c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001016:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 800101a:	f7ff fb49 	bl	80006b0 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 800101e:	f7ff f989 	bl	8000334 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8001022:	bf00      	nop
 8001024:	f7ff f996 	bl	8000354 <LL_RCC_HSE_IsReady>
 8001028:	4603      	mov	r3, r0
 800102a:	2b01      	cmp	r3, #1
 800102c:	d1fa      	bne.n	8001024 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_12, 96, LL_RCC_PLLP_DIV_2);
 800102e:	2300      	movs	r3, #0
 8001030:	2260      	movs	r2, #96	@ 0x60
 8001032:	210c      	movs	r1, #12
 8001034:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001038:	f7ff fa4c 	bl	80004d4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800103c:	f7ff fa26 	bl	800048c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001040:	bf00      	nop
 8001042:	f7ff fa33 	bl	80004ac <LL_RCC_PLL_IsReady>
 8001046:	4603      	mov	r3, r0
 8001048:	2b01      	cmp	r3, #1
 800104a:	d1fa      	bne.n	8001042 <SystemClock_Config+0x42>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 800104c:	bf00      	nop
 800104e:	f7ff fb43 	bl	80006d8 <LL_PWR_IsActiveFlag_VOS>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d0fa      	beq.n	800104e <SystemClock_Config+0x4e>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001058:	2000      	movs	r0, #0
 800105a:	f7ff f9b1 	bl	80003c0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 800105e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001062:	f7ff f9c1 	bl	80003e8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001066:	2000      	movs	r0, #0
 8001068:	f7ff f9d2 	bl	8000410 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800106c:	2002      	movs	r0, #2
 800106e:	f7ff f985 	bl	800037c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001072:	bf00      	nop
 8001074:	f7ff f996 	bl	80003a4 <LL_RCC_GetSysClkSource>
 8001078:	4603      	mov	r3, r0
 800107a:	2b08      	cmp	r3, #8
 800107c:	d1fa      	bne.n	8001074 <SystemClock_Config+0x74>
  {

  }
  LL_Init1msTick(100000000);
 800107e:	4805      	ldr	r0, [pc, #20]	@ (8001094 <SystemClock_Config+0x94>)
 8001080:	f000 fbc8 	bl	8001814 <LL_Init1msTick>
  LL_SetSystemCoreClock(100000000);
 8001084:	4803      	ldr	r0, [pc, #12]	@ (8001094 <SystemClock_Config+0x94>)
 8001086:	f000 fbd3 	bl	8001830 <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 800108a:	2000      	movs	r0, #0
 800108c:	f7ff f9e8 	bl	8000460 <LL_RCC_SetTIMPrescaler>
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	05f5e100 	.word	0x05f5e100

08001098 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 800109c:	2080      	movs	r0, #128	@ 0x80
 800109e:	f7ff fa9d 	bl	80005dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80010a2:	2001      	movs	r0, #1
 80010a4:	f7ff fa9a 	bl	80005dc <LL_AHB1_GRP1_EnableClock>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <NMI_Handler+0x4>

080010b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <HardFault_Handler+0x4>

080010bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <MemManage_Handler+0x4>

080010c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <BusFault_Handler+0x4>

080010cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <UsageFault_Handler+0x4>

080010d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d8:	bf00      	nop
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e2:	b480      	push	{r7}
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010fe:	b480      	push	{r7}
 8001100:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <DMA1_Stream4_IRQHandler>:
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void DMA1_Stream4_IRQHandler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
    uint32_t isr = DMA1->HISR;
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <DMA1_Stream4_IRQHandler+0x20>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	607b      	str	r3, [r7, #4]
    {
        // Half transfer - fill other half of buffer
    }

    // Clear all Stream 4 flags
    DMA1->HIFCR = 0x3D;
 8001118:	4b04      	ldr	r3, [pc, #16]	@ (800112c <DMA1_Stream4_IRQHandler+0x20>)
 800111a:	223d      	movs	r2, #61	@ 0x3d
 800111c:	60da      	str	r2, [r3, #12]
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40026000 	.word	0x40026000

08001130 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001134:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <SystemInit+0x20>)
 8001136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800113a:	4a05      	ldr	r2, [pc, #20]	@ (8001150 <SystemInit+0x20>)
 800113c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001140:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001154:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800118c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001158:	f7ff ffea 	bl	8001130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800115c:	480c      	ldr	r0, [pc, #48]	@ (8001190 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800115e:	490d      	ldr	r1, [pc, #52]	@ (8001194 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001160:	4a0d      	ldr	r2, [pc, #52]	@ (8001198 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001162:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001164:	e002      	b.n	800116c <LoopCopyDataInit>

08001166 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001166:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001168:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800116a:	3304      	adds	r3, #4

0800116c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800116c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800116e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001170:	d3f9      	bcc.n	8001166 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001172:	4a0a      	ldr	r2, [pc, #40]	@ (800119c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001174:	4c0a      	ldr	r4, [pc, #40]	@ (80011a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001176:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001178:	e001      	b.n	800117e <LoopFillZerobss>

0800117a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800117a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800117c:	3204      	adds	r2, #4

0800117e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800117e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001180:	d3fb      	bcc.n	800117a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001182:	f000 fb65 	bl	8001850 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001186:	f7ff fed1 	bl	8000f2c <main>
  bx  lr    
 800118a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800118c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001190:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001194:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001198:	08001980 	.word	0x08001980
  ldr r2, =_sbss
 800119c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80011a0:	20000020 	.word	0x20000020

080011a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011a4:	e7fe      	b.n	80011a4 <ADC_IRQHandler>

080011a6 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b08b      	sub	sp, #44	@ 0x2c
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	60f8      	str	r0, [r7, #12]
 80011ae:	60b9      	str	r1, [r7, #8]
 80011b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	fa93 f3a3 	rbit	r3, r3
 80011c0:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d101      	bne.n	80011d0 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 80011cc:	2320      	movs	r3, #32
 80011ce:	e003      	b.n	80011d8 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	fab3 f383 	clz	r3, r3
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	2103      	movs	r1, #3
 80011dc:	fa01 f303 	lsl.w	r3, r1, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	401a      	ands	r2, r3
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e8:	6a3b      	ldr	r3, [r7, #32]
 80011ea:	fa93 f3a3 	rbit	r3, r3
 80011ee:	61fb      	str	r3, [r7, #28]
  return result;
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80011f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80011fa:	2320      	movs	r3, #32
 80011fc:	e003      	b.n	8001206 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80011fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001200:	fab3 f383 	clz	r3, r3
 8001204:	b2db      	uxtb	r3, r3
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	6879      	ldr	r1, [r7, #4]
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	431a      	orrs	r2, r3
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	601a      	str	r2, [r3, #0]
}
 8001214:	bf00      	nop
 8001216:	372c      	adds	r7, #44	@ 0x2c
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	685a      	ldr	r2, [r3, #4]
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	43db      	mvns	r3, r3
 8001234:	401a      	ands	r2, r3
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	6879      	ldr	r1, [r7, #4]
 800123a:	fb01 f303 	mul.w	r3, r1, r3
 800123e:	431a      	orrs	r2, r3
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	605a      	str	r2, [r3, #4]
}
 8001244:	bf00      	nop
 8001246:	3714      	adds	r7, #20
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001250:	b480      	push	{r7}
 8001252:	b08b      	sub	sp, #44	@ 0x2c
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	689a      	ldr	r2, [r3, #8]
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	fa93 f3a3 	rbit	r3, r3
 800126a:	613b      	str	r3, [r7, #16]
  return result;
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001276:	2320      	movs	r3, #32
 8001278:	e003      	b.n	8001282 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	fab3 f383 	clz	r3, r3
 8001280:	b2db      	uxtb	r3, r3
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	2103      	movs	r1, #3
 8001286:	fa01 f303 	lsl.w	r3, r1, r3
 800128a:	43db      	mvns	r3, r3
 800128c:	401a      	ands	r2, r3
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001292:	6a3b      	ldr	r3, [r7, #32]
 8001294:	fa93 f3a3 	rbit	r3, r3
 8001298:	61fb      	str	r3, [r7, #28]
  return result;
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800129e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d101      	bne.n	80012a8 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80012a4:	2320      	movs	r3, #32
 80012a6:	e003      	b.n	80012b0 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80012a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012aa:	fab3 f383 	clz	r3, r3
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	6879      	ldr	r1, [r7, #4]
 80012b4:	fa01 f303 	lsl.w	r3, r1, r3
 80012b8:	431a      	orrs	r2, r3
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 80012be:	bf00      	nop
 80012c0:	372c      	adds	r7, #44	@ 0x2c
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b08b      	sub	sp, #44	@ 0x2c
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	60f8      	str	r0, [r7, #12]
 80012d2:	60b9      	str	r1, [r7, #8]
 80012d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	68da      	ldr	r2, [r3, #12]
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	fa93 f3a3 	rbit	r3, r3
 80012e4:	613b      	str	r3, [r7, #16]
  return result;
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d101      	bne.n	80012f4 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80012f0:	2320      	movs	r3, #32
 80012f2:	e003      	b.n	80012fc <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	fab3 f383 	clz	r3, r3
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	2103      	movs	r1, #3
 8001300:	fa01 f303 	lsl.w	r3, r1, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	401a      	ands	r2, r3
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800130c:	6a3b      	ldr	r3, [r7, #32]
 800130e:	fa93 f3a3 	rbit	r3, r3
 8001312:	61fb      	str	r3, [r7, #28]
  return result;
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800131a:	2b00      	cmp	r3, #0
 800131c:	d101      	bne.n	8001322 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800131e:	2320      	movs	r3, #32
 8001320:	e003      	b.n	800132a <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001324:	fab3 f383 	clz	r3, r3
 8001328:	b2db      	uxtb	r3, r3
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	6879      	ldr	r1, [r7, #4]
 800132e:	fa01 f303 	lsl.w	r3, r1, r3
 8001332:	431a      	orrs	r2, r3
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	60da      	str	r2, [r3, #12]
}
 8001338:	bf00      	nop
 800133a:	372c      	adds	r7, #44	@ 0x2c
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001344:	b480      	push	{r7}
 8001346:	b08b      	sub	sp, #44	@ 0x2c
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	6a1a      	ldr	r2, [r3, #32]
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	fa93 f3a3 	rbit	r3, r3
 800135e:	613b      	str	r3, [r7, #16]
  return result;
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800136a:	2320      	movs	r3, #32
 800136c:	e003      	b.n	8001376 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	fab3 f383 	clz	r3, r3
 8001374:	b2db      	uxtb	r3, r3
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	210f      	movs	r1, #15
 800137a:	fa01 f303 	lsl.w	r3, r1, r3
 800137e:	43db      	mvns	r3, r3
 8001380:	401a      	ands	r2, r3
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001386:	6a3b      	ldr	r3, [r7, #32]
 8001388:	fa93 f3a3 	rbit	r3, r3
 800138c:	61fb      	str	r3, [r7, #28]
  return result;
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001394:	2b00      	cmp	r3, #0
 8001396:	d101      	bne.n	800139c <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001398:	2320      	movs	r3, #32
 800139a:	e003      	b.n	80013a4 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800139c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139e:	fab3 f383 	clz	r3, r3
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	6879      	ldr	r1, [r7, #4]
 80013a8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ac:	431a      	orrs	r2, r3
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80013b2:	bf00      	nop
 80013b4:	372c      	adds	r7, #44	@ 0x2c
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80013be:	b480      	push	{r7}
 80013c0:	b08b      	sub	sp, #44	@ 0x2c
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	60f8      	str	r0, [r7, #12]
 80013c6:	60b9      	str	r1, [r7, #8]
 80013c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	0a1b      	lsrs	r3, r3, #8
 80013d2:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	fa93 f3a3 	rbit	r3, r3
 80013da:	613b      	str	r3, [r7, #16]
  return result;
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d101      	bne.n	80013ea <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80013e6:	2320      	movs	r3, #32
 80013e8:	e003      	b.n	80013f2 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80013ea:	69bb      	ldr	r3, [r7, #24]
 80013ec:	fab3 f383 	clz	r3, r3
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	210f      	movs	r1, #15
 80013f6:	fa01 f303 	lsl.w	r3, r1, r3
 80013fa:	43db      	mvns	r3, r3
 80013fc:	401a      	ands	r2, r3
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	0a1b      	lsrs	r3, r3, #8
 8001402:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001404:	6a3b      	ldr	r3, [r7, #32]
 8001406:	fa93 f3a3 	rbit	r3, r3
 800140a:	61fb      	str	r3, [r7, #28]
  return result;
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001416:	2320      	movs	r3, #32
 8001418:	e003      	b.n	8001422 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800141a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800141c:	fab3 f383 	clz	r3, r3
 8001420:	b2db      	uxtb	r3, r3
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	6879      	ldr	r1, [r7, #4]
 8001426:	fa01 f303 	lsl.w	r3, r1, r3
 800142a:	431a      	orrs	r2, r3
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8001430:	bf00      	nop
 8001432:	372c      	adds	r7, #44	@ 0x2c
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08a      	sub	sp, #40	@ 0x28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001446:	2300      	movs	r3, #0
 8001448:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 800144a:	2300      	movs	r3, #0
 800144c:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	fa93 f3a3 	rbit	r3, r3
 800145a:	617b      	str	r3, [r7, #20]
  return result;
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d101      	bne.n	800146a <LL_GPIO_Init+0x2e>
    return 32U;
 8001466:	2320      	movs	r3, #32
 8001468:	e003      	b.n	8001472 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	fab3 f383 	clz	r3, r3
 8001470:	b2db      	uxtb	r3, r3
 8001472:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001474:	e057      	b.n	8001526 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	2101      	movs	r1, #1
 800147c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800147e:	fa01 f303 	lsl.w	r3, r1, r3
 8001482:	4013      	ands	r3, r2
 8001484:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8001486:	6a3b      	ldr	r3, [r7, #32]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d049      	beq.n	8001520 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d003      	beq.n	800149c <LL_GPIO_Init+0x60>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d10d      	bne.n	80014b8 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	461a      	mov	r2, r3
 80014a2:	6a39      	ldr	r1, [r7, #32]
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff fed3 	bl	8001250 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	461a      	mov	r2, r3
 80014b0:	6a39      	ldr	r1, [r7, #32]
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff feb4 	bl	8001220 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	691b      	ldr	r3, [r3, #16]
 80014bc:	461a      	mov	r2, r3
 80014be:	6a39      	ldr	r1, [r7, #32]
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff ff02 	bl	80012ca <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d121      	bne.n	8001512 <LL_GPIO_Init+0xd6>
 80014ce:	6a3b      	ldr	r3, [r7, #32]
 80014d0:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	fa93 f3a3 	rbit	r3, r3
 80014d8:	60bb      	str	r3, [r7, #8]
  return result;
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d101      	bne.n	80014e8 <LL_GPIO_Init+0xac>
    return 32U;
 80014e4:	2320      	movs	r3, #32
 80014e6:	e003      	b.n	80014f0 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	fab3 f383 	clz	r3, r3
 80014ee:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80014f0:	2b07      	cmp	r3, #7
 80014f2:	d807      	bhi.n	8001504 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	695b      	ldr	r3, [r3, #20]
 80014f8:	461a      	mov	r2, r3
 80014fa:	6a39      	ldr	r1, [r7, #32]
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f7ff ff21 	bl	8001344 <LL_GPIO_SetAFPin_0_7>
 8001502:	e006      	b.n	8001512 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	695b      	ldr	r3, [r3, #20]
 8001508:	461a      	mov	r2, r3
 800150a:	6a39      	ldr	r1, [r7, #32]
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff ff56 	bl	80013be <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	461a      	mov	r2, r3
 8001518:	6a39      	ldr	r1, [r7, #32]
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff fe43 	bl	80011a6 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001522:	3301      	adds	r3, #1
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152c:	fa22 f303 	lsr.w	r3, r2, r3
 8001530:	2b00      	cmp	r3, #0
 8001532:	d1a0      	bne.n	8001476 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3728      	adds	r7, #40	@ 0x28
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <LL_RCC_GetI2SClockSource>:
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, I2Sx));
 8001548:	4b04      	ldr	r3, [pc, #16]	@ (800155c <LL_RCC_GetI2SClockSource+0x1c>)
 800154a:	689a      	ldr	r2, [r3, #8]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4013      	ands	r3, r2
}
 8001550:	4618      	mov	r0, r3
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	40023800 	.word	0x40023800

08001560 <LL_RCC_PLLI2S_IsReady>:
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));
 8001564:	4b07      	ldr	r3, [pc, #28]	@ (8001584 <LL_RCC_PLLI2S_IsReady+0x24>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800156c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001570:	bf0c      	ite	eq
 8001572:	2301      	moveq	r3, #1
 8001574:	2300      	movne	r3, #0
 8001576:	b2db      	uxtb	r3, r3
}
 8001578:	4618      	mov	r0, r3
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	40023800 	.word	0x40023800

08001588 <LL_RCC_PLLI2S_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetN(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800158c:	4b05      	ldr	r3, [pc, #20]	@ (80015a4 <LL_RCC_PLLI2S_GetN+0x1c>)
 800158e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001592:	099b      	lsrs	r3, r3, #6
 8001594:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8001598:	4618      	mov	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800

080015a8 <LL_RCC_PLLI2S_GetR>:
  *         @arg @ref LL_RCC_PLLI2SR_DIV_5
  *         @arg @ref LL_RCC_PLLI2SR_DIV_6
  *         @arg @ref LL_RCC_PLLI2SR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetR(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SR));
 80015ac:	4b04      	ldr	r3, [pc, #16]	@ (80015c0 <LL_RCC_PLLI2S_GetR+0x18>)
 80015ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80015b2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	40023800 	.word	0x40023800

080015c4 <LL_RCC_PLLI2S_GetDivider>:
  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDivider(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
#if defined(RCC_PLLI2SCFGR_PLLI2SM)
  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM));
 80015c8:	4b04      	ldr	r3, [pc, #16]	@ (80015dc <LL_RCC_PLLI2S_GetDivider+0x18>)
 80015ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80015ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
#else
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
#endif /* RCC_PLLI2SCFGR_PLLI2SM */
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	40023800 	.word	0x40023800

080015e0 <LL_RCC_PLLI2S_GetMainSource>:
  *         @arg @ref LL_RCC_PLLI2SSOURCE_PIN (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetMainSource(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  uint32_t pllsrc = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
  uint32_t plli2sssrc0 = READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SSRC);
  uint32_t plli2sssrc1 = READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SSRC) >> 15U;
  return (uint32_t)(pllsrc | plli2sssrc0 | plli2sssrc1);
#else
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80015e4:	4b04      	ldr	r3, [pc, #16]	@ (80015f8 <LL_RCC_PLLI2S_GetMainSource+0x18>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
#endif /* RCC_PLLI2SCFGR_PLLI2SSRC */
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	40023800 	.word	0x40023800

080015fc <LL_RCC_GetI2SClockFreq>:
  *         (*) value not defined in all devices.
  * @retval I2S clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  uint32_t i2s_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_I2S_CLKSOURCE(I2SxSource));

  if (I2SxSource == LL_RCC_I2S1_CLKSOURCE)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800160e:	d112      	bne.n	8001636 <LL_RCC_GetI2SClockFreq+0x3a>
  {
    /* I2S1 CLK clock frequency */
    switch (LL_RCC_GetI2SClockSource(I2SxSource))
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f7ff ff95 	bl	8001540 <LL_RCC_GetI2SClockSource>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d108      	bne.n	800162e <LL_RCC_GetI2SClockFreq+0x32>
    {
#if defined(RCC_PLLI2S_SUPPORT)
      case LL_RCC_I2S1_CLKSOURCE_PLLI2S:       /* I2S1 Clock is PLLI2S */
        if (LL_RCC_PLLI2S_IsReady())
 800161c:	f7ff ffa0 	bl	8001560 <LL_RCC_PLLI2S_IsReady>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d006      	beq.n	8001634 <LL_RCC_GetI2SClockFreq+0x38>
        {
          i2s_frequency = RCC_PLLI2S_GetFreqDomain_I2S();
 8001626:	f000 f80d 	bl	8001644 <RCC_PLLI2S_GetFreqDomain_I2S>
 800162a:	60f8      	str	r0, [r7, #12]
        }
        break;
 800162c:	e002      	b.n	8001634 <LL_RCC_GetI2SClockFreq+0x38>
        break;
#endif /* RCC_DCKCFGR_I2SSRC || RCC_DCKCFGR_I2S1SRC */

      case LL_RCC_I2S1_CLKSOURCE_PIN:          /* I2S1 Clock is External clock */
      default:
        i2s_frequency = EXTERNAL_CLOCK_VALUE;
 800162e:	4b04      	ldr	r3, [pc, #16]	@ (8001640 <LL_RCC_GetI2SClockFreq+0x44>)
 8001630:	60fb      	str	r3, [r7, #12]
        break;
 8001632:	e000      	b.n	8001636 <LL_RCC_GetI2SClockFreq+0x3a>
        break;
 8001634:	bf00      	nop
        break;
    }
  }
#endif /* RCC_DCKCFGR_I2S2SRC */

  return i2s_frequency;
 8001636:	68fb      	ldr	r3, [r7, #12]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	00bb8000 	.word	0x00bb8000

08001644 <RCC_PLLI2S_GetFreqDomain_I2S>:
/**
  * @brief  Return PLLI2S clock frequency used for I2S domain
  * @retval PLLI2S clock frequency (in Hz)
  */
uint32_t RCC_PLLI2S_GetFreqDomain_I2S(void)
{
 8001644:	b590      	push	{r4, r7, lr}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
  uint32_t plli2sinputfreq = 0U;
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
  uint32_t plli2ssource = 0U;
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]
  uint32_t plli2soutputfreq = 0U;
 8001652:	2300      	movs	r3, #0
 8001654:	607b      	str	r3, [r7, #4]

  /* PLLI2S_VCO = (HSE_VALUE or HSI_VALUE / PLLI2SM) * PLLI2SN
     I2S Domain clock  = PLLI2S_VCO / PLLI2SR
  */
  plli2ssource = LL_RCC_PLLI2S_GetMainSource();
 8001656:	f7ff ffc3 	bl	80015e0 <LL_RCC_PLLI2S_GetMainSource>
 800165a:	60b8      	str	r0, [r7, #8]

  switch (plli2ssource)
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001662:	d102      	bne.n	800166a <RCC_PLLI2S_GetFreqDomain_I2S+0x26>
  {
    case LL_RCC_PLLSOURCE_HSE:     /* HSE used as PLLI2S clock source */
      plli2sinputfreq = HSE_VALUE;
 8001664:	4b0e      	ldr	r3, [pc, #56]	@ (80016a0 <RCC_PLLI2S_GetFreqDomain_I2S+0x5c>)
 8001666:	60fb      	str	r3, [r7, #12]
      break;
 8001668:	e002      	b.n	8001670 <RCC_PLLI2S_GetFreqDomain_I2S+0x2c>
      break;
#endif /* RCC_PLLI2SCFGR_PLLI2SSRC */

    case LL_RCC_PLLSOURCE_HSI:     /* HSI used as PLLI2S clock source */
    default:
      plli2sinputfreq = HSI_VALUE;
 800166a:	4b0e      	ldr	r3, [pc, #56]	@ (80016a4 <RCC_PLLI2S_GetFreqDomain_I2S+0x60>)
 800166c:	60fb      	str	r3, [r7, #12]
      break;
 800166e:	bf00      	nop
  }

  plli2soutputfreq = __LL_RCC_CALC_PLLI2S_I2S_FREQ(plli2sinputfreq, LL_RCC_PLLI2S_GetDivider(),
 8001670:	f7ff ffa8 	bl	80015c4 <LL_RCC_PLLI2S_GetDivider>
 8001674:	4602      	mov	r2, r0
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	fbb3 f4f2 	udiv	r4, r3, r2
 800167c:	f7ff ff84 	bl	8001588 <LL_RCC_PLLI2S_GetN>
 8001680:	4603      	mov	r3, r0
 8001682:	fb03 f404 	mul.w	r4, r3, r4
 8001686:	f7ff ff8f 	bl	80015a8 <LL_RCC_PLLI2S_GetR>
 800168a:	4603      	mov	r3, r0
 800168c:	0f1b      	lsrs	r3, r3, #28
 800168e:	fbb4 f3f3 	udiv	r3, r4, r3
 8001692:	607b      	str	r3, [r7, #4]
                                                   LL_RCC_PLLI2S_GetN(), LL_RCC_PLLI2S_GetR());

  return plli2soutputfreq;
 8001694:	687b      	ldr	r3, [r7, #4]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3714      	adds	r7, #20
 800169a:	46bd      	mov	sp, r7
 800169c:	bd90      	pop	{r4, r7, pc}
 800169e:	bf00      	nop
 80016a0:	017d7840 	.word	0x017d7840
 80016a4:	00f42400 	.word	0x00f42400

080016a8 <LL_I2S_IsEnabled>:
  * @rmtoll I2SCFGR      I2SE          LL_I2S_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2S_IsEnabled(const SPI_TypeDef *SPIx)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SE) == (SPI_I2SCFGR_I2SE)) ? 1UL : 0UL);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016bc:	d101      	bne.n	80016c2 <LL_I2S_IsEnabled+0x1a>
 80016be:	2301      	movs	r3, #1
 80016c0:	e000      	b.n	80016c4 <LL_I2S_IsEnabled+0x1c>
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <LL_I2S_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: SPI registers are Initialized
  *          - ERROR: SPI registers are not Initialized
  */
ErrorStatus LL_I2S_Init(SPI_TypeDef *SPIx, LL_I2S_InitTypeDef *I2S_InitStruct)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b088      	sub	sp, #32
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  uint32_t i2sdiv = 2U;
 80016da:	2302      	movs	r3, #2
 80016dc:	61fb      	str	r3, [r7, #28]
  uint32_t i2sodd = 0U;
 80016de:	2300      	movs	r3, #0
 80016e0:	61bb      	str	r3, [r7, #24]
  uint32_t packetlength = 1U;
 80016e2:	2301      	movs	r3, #1
 80016e4:	617b      	str	r3, [r7, #20]
  uint32_t tmp;
  uint32_t sourceclock;
  ErrorStatus status = ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_I2S_DATAFORMAT(I2S_InitStruct->DataFormat));
  assert_param(IS_LL_I2S_MCLK_OUTPUT(I2S_InitStruct->MCLKOutput));
  assert_param(IS_LL_I2S_AUDIO_FREQ(I2S_InitStruct->AudioFreq));
  assert_param(IS_LL_I2S_CPOL(I2S_InitStruct->ClockPolarity));

  if (LL_I2S_IsEnabled(SPIx) == 0x00000000U)
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f7ff ffdc 	bl	80016a8 <LL_I2S_IsEnabled>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d16d      	bne.n	80017d2 <LL_I2S_Init+0x102>
     * - DataFormat:    SPI_I2SCFGR_CHLEN and SPI_I2SCFGR_DATLEN bits
     * - ClockPolarity: SPI_I2SCFGR_CKPOL bit
     */

    /* Write to SPIx I2SCFGR */
    MODIFY_REG(SPIx->I2SCFGR,
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	f423 6333 	bic.w	r3, r3, #2864	@ 0xb30
 80016fe:	f023 030f 	bic.w	r3, r3, #15
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	6811      	ldr	r1, [r2, #0]
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	6852      	ldr	r2, [r2, #4]
 800170a:	4311      	orrs	r1, r2
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	6892      	ldr	r2, [r2, #8]
 8001710:	4311      	orrs	r1, r2
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	6952      	ldr	r2, [r2, #20]
 8001716:	430a      	orrs	r2, r1
 8001718:	4313      	orrs	r3, r2
 800171a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	61da      	str	r2, [r3, #28]
     */

    /* If the requested audio frequency is not the default, compute the prescaler (i2sodd, i2sdiv)
     * else, default values are used:  i2sodd = 0U, i2sdiv = 2U.
     */
    if (I2S_InitStruct->AudioFreq != LL_I2S_AUDIOFREQ_DEFAULT)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	691b      	ldr	r3, [r3, #16]
 8001726:	2b02      	cmp	r3, #2
 8001728:	d03f      	beq.n	80017aa <LL_I2S_Init+0xda>
    {
      /* Check the frame length (For the Prescaler computing)
       * Default value: LL_I2S_DATAFORMAT_16B (packetlength = 1U).
       */
      if (I2S_InitStruct->DataFormat != LL_I2S_DATAFORMAT_16B)
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <LL_I2S_Init+0x66>
      {
        /* Packet length is 32 bits */
        packetlength = 2U;
 8001732:	2302      	movs	r3, #2
 8001734:	617b      	str	r3, [r7, #20]
      }

      /* If an external I2S clock has to be used, the specific define should be set
      in the project configuration or in the stm32f4xx_ll_rcc.h file */
      /* Get the I2S source clock value */
      sourceclock = LL_RCC_GetI2SClockFreq(LL_RCC_I2S1_CLKSOURCE);
 8001736:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800173a:	f7ff ff5f 	bl	80015fc <LL_RCC_GetI2SClockFreq>
 800173e:	60b8      	str	r0, [r7, #8]

      /* Compute the Real divider depending on the MCLK output state with a floating point */
      if (I2S_InitStruct->MCLKOutput == LL_I2S_MCLK_OUTPUT_ENABLE)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001748:	d10d      	bne.n	8001766 <LL_I2S_Init+0x96>
      {
        /* MCLK output is enabled */
        tmp = (((((sourceclock / 256U) * 10U) / I2S_InitStruct->AudioFreq)) + 5U);
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	0a1a      	lsrs	r2, r3, #8
 800174e:	4613      	mov	r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4413      	add	r3, r2
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	461a      	mov	r2, r3
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	691b      	ldr	r3, [r3, #16]
 800175c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001760:	3305      	adds	r3, #5
 8001762:	613b      	str	r3, [r7, #16]
 8001764:	e00f      	b.n	8001786 <LL_I2S_Init+0xb6>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (((((sourceclock / (32U * packetlength)) * 10U) / I2S_InitStruct->AudioFreq)) + 5U);
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	015b      	lsls	r3, r3, #5
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001770:	4613      	mov	r3, r2
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	4413      	add	r3, r2
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	461a      	mov	r2, r3
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001782:	3305      	adds	r3, #5
 8001784:	613b      	str	r3, [r7, #16]
      }

      /* Remove the floating point */
      tmp = tmp / 10U;
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	4a14      	ldr	r2, [pc, #80]	@ (80017dc <LL_I2S_Init+0x10c>)
 800178a:	fba2 2303 	umull	r2, r3, r2, r3
 800178e:	08db      	lsrs	r3, r3, #3
 8001790:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (tmp & (uint16_t)0x0001U);
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	f003 0301 	and.w	r3, r3, #1
 8001798:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = ((tmp - i2sodd) / 2U);
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	085b      	lsrs	r3, r3, #1
 80017a2:	61fb      	str	r3, [r7, #28]

      /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
      i2sodd = (i2sodd << 8U);
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	021b      	lsls	r3, r3, #8
 80017a8:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the divider is 1 or 0 or greater than 0xFF */
    if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d902      	bls.n	80017b6 <LL_I2S_Init+0xe6>
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	2bff      	cmp	r3, #255	@ 0xff
 80017b4:	d903      	bls.n	80017be <LL_I2S_Init+0xee>
    {
      /* Set the default values */
      i2sdiv = 2U;
 80017b6:	2302      	movs	r3, #2
 80017b8:	61fb      	str	r3, [r7, #28]
      i2sodd = 0U;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61bb      	str	r3, [r7, #24]
    }

    /* Write to SPIx I2SPR register the computed value */
    WRITE_REG(SPIx->I2SPR, i2sdiv | i2sodd | I2S_InitStruct->MCLKOutput);
 80017be:	69fa      	ldr	r2, [r7, #28]
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	431a      	orrs	r2, r3
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	431a      	orrs	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	621a      	str	r2, [r3, #32]

    status = SUCCESS;
 80017ce:	2300      	movs	r3, #0
 80017d0:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3720      	adds	r7, #32
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	cccccccd 	.word	0xcccccccd

080017e0 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f2:	4a07      	ldr	r2, [pc, #28]	@ (8001810 <LL_InitTick+0x30>)
 80017f4:	3b01      	subs	r3, #1
 80017f6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80017f8:	4b05      	ldr	r3, [pc, #20]	@ (8001810 <LL_InitTick+0x30>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017fe:	4b04      	ldr	r3, [pc, #16]	@ (8001810 <LL_InitTick+0x30>)
 8001800:	2205      	movs	r2, #5
 8001802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001804:	bf00      	nop
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	e000e010 	.word	0xe000e010

08001814 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800181c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7ff ffdd 	bl	80017e0 <LL_InitTick>
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001838:	4a04      	ldr	r2, [pc, #16]	@ (800184c <LL_SetSystemCoreClock+0x1c>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6013      	str	r3, [r2, #0]
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	20000000 	.word	0x20000000

08001850 <__libc_init_array>:
 8001850:	b570      	push	{r4, r5, r6, lr}
 8001852:	4d0d      	ldr	r5, [pc, #52]	@ (8001888 <__libc_init_array+0x38>)
 8001854:	4c0d      	ldr	r4, [pc, #52]	@ (800188c <__libc_init_array+0x3c>)
 8001856:	1b64      	subs	r4, r4, r5
 8001858:	10a4      	asrs	r4, r4, #2
 800185a:	2600      	movs	r6, #0
 800185c:	42a6      	cmp	r6, r4
 800185e:	d109      	bne.n	8001874 <__libc_init_array+0x24>
 8001860:	4d0b      	ldr	r5, [pc, #44]	@ (8001890 <__libc_init_array+0x40>)
 8001862:	4c0c      	ldr	r4, [pc, #48]	@ (8001894 <__libc_init_array+0x44>)
 8001864:	f000 f818 	bl	8001898 <_init>
 8001868:	1b64      	subs	r4, r4, r5
 800186a:	10a4      	asrs	r4, r4, #2
 800186c:	2600      	movs	r6, #0
 800186e:	42a6      	cmp	r6, r4
 8001870:	d105      	bne.n	800187e <__libc_init_array+0x2e>
 8001872:	bd70      	pop	{r4, r5, r6, pc}
 8001874:	f855 3b04 	ldr.w	r3, [r5], #4
 8001878:	4798      	blx	r3
 800187a:	3601      	adds	r6, #1
 800187c:	e7ee      	b.n	800185c <__libc_init_array+0xc>
 800187e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001882:	4798      	blx	r3
 8001884:	3601      	adds	r6, #1
 8001886:	e7f2      	b.n	800186e <__libc_init_array+0x1e>
 8001888:	08001978 	.word	0x08001978
 800188c:	08001978 	.word	0x08001978
 8001890:	08001978 	.word	0x08001978
 8001894:	0800197c 	.word	0x0800197c

08001898 <_init>:
 8001898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800189a:	bf00      	nop
 800189c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800189e:	bc08      	pop	{r3}
 80018a0:	469e      	mov	lr, r3
 80018a2:	4770      	bx	lr

080018a4 <_fini>:
 80018a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018a6:	bf00      	nop
 80018a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018aa:	bc08      	pop	{r3}
 80018ac:	469e      	mov	lr, r3
 80018ae:	4770      	bx	lr
