#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 16 01:06:15 2024
# Process ID: 5244
# Current directory: D:/Major_Project/ip_cores/imageProcessing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13508 D:\Major_Project\ip_cores\imageProcessing\imageProcessing.xpr
# Log file: D:/Major_Project/ip_cores/imageProcessing/vivado.log
# Journal file: D:/Major_Project/ip_cores/imageProcessing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Major_Project/ip_cores/imageProcessing/imageProcessing.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Major_Project/vivadoproject/imageprocessing'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Major_Project/ip_cores/imageProcessing'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Major_Project/vivadoproject/imageprocessing'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 865.148 ; gain = 129.070
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\Major_Project\ip_cores\imageProcessing\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/Major_Project/ip_cores/imageProcessing/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Major_Project/ip_cores/imageProcessing
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Major_Project/ip_cores/imageProcessing'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c4574c8c87934f72a030aac5d43f257a --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sim_1/new/tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sim_1/new/tb.v" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sim_1/new/tb.v" Line 83. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 16 01:09:06 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 917.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 930.402 ; gain = 12.469
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 935.859 ; gain = 4.723
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Major_Project/ip_cores/imageProcessing/component.xml' ignored by IP packager.
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Major_Project/ip_cores/imageProcessing
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Major_Project/ip_cores/imageProcessing'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 940.621 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 11:10:31 2024...
