(pcb "C:\PROJECT\github\74HC-CPU\JMPS\JMPS.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.8)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  134620 -91440  71120 -91440  71120 -27940  134620 -27940
            134620 -91440)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 500)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J6 73660 -60960 front 0 (PN Conn_01x03_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (place J5 73660 -48260 front 0 (PN Conn_01x01_Male))
    )
    (component MountingHole:MountingHole_3.2mm_M3
      (place H4 130810 -87630 front 0 (PN MountingHole))
      (place H3 130810 -31750 front 0 (PN MountingHole))
      (place H2 74930 -87630 front 0 (PN MountingHole))
      (place H1 74930 -31750 front 0 (PN MountingHole))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical::1
      (place J1 73660 -43180 front 0 (PN Conn_01x01_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J2 83820 -88900 front 90 (PN Conn_01x04_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x07_P2.54mm_Vertical
      (place J3 96520 -30480 front 90 (PN Conn_01x07_Male))
    )
    (component "TerminalBlock_Phoenix:TerminalBlock_Phoenix_MKDS-1,5-2_1x02_P5.00mm_Horizontal"
      (place J4 76200 -74930 front 270 (PN Screw_Terminal_01x02))
    )
    (component Resistor_SMD:R_0805_2012Metric_Pad1.20x1.40mm_HandSolder
      (place R1 103140 -88900 back 180 (PN 10k))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U1 83820 -38100 front 0 (PN 74LS08))
      (place U2 101600 -38100 front 0 (PN 74HC4078))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U3 86360 -83820 front 90 (PN 74HC238))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place U4 111760 -77470 front 90 (PN 74HC238))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U5 119380 -38100 front 0 (PN 74LS08))
      (place U6 86360 -69850 front 90 (PN 74LS32))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical::1
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x07_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -17050  1800 1800))
      (outline (path signal 50  -1800 -17050  1800 -17050))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  -1330 -16570  1330 -16570))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -16510  -1270 635))
      (outline (path signal 100  1270 -16510  -1270 -16510))
      (outline (path signal 100  1270 1270  1270 -16510))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
    )
    (image "TerminalBlock_Phoenix:TerminalBlock_Phoenix_MKDS-1,5-2_1x02_P5.00mm_Horizontal"
      (outline (path signal 50  8000 5710  -3000 5710))
      (outline (path signal 50  8000 -5100  8000 5710))
      (outline (path signal 50  -3000 -5100  8000 -5100))
      (outline (path signal 50  -3000 5710  -3000 -5100))
      (outline (path signal 120  -2800 -4900  -2300 -4900))
      (outline (path signal 120  -2800 -4160  -2800 -4900))
      (outline (path signal 120  3773 -1023  3726 -1069))
      (outline (path signal 120  6070 1275  6035 1239))
      (outline (path signal 120  3966 -1239  3931 -1274))
      (outline (path signal 120  6275 1069  6228 1023))
      (outline (path signal 100  5955 1138  3863 -955))
      (outline (path signal 100  6138 955  4046 -1138))
      (outline (path signal 100  955 1138  -1138 -955))
      (outline (path signal 100  1138 955  -955 -1138))
      (outline (path signal 120  7560 5261  7560 -4660))
      (outline (path signal 120  -2560 5261  -2560 -4660))
      (outline (path signal 120  -2560 -4660  7560 -4660))
      (outline (path signal 120  -2560 5261  7560 5261))
      (outline (path signal 120  -2560 2301  7560 2301))
      (outline (path signal 100  -2500 2300  7500 2300))
      (outline (path signal 120  -2560 -2600  7560 -2600))
      (outline (path signal 100  -2500 -2600  7500 -2600))
      (outline (path signal 120  -2560 -4100  7560 -4100))
      (outline (path signal 100  -2500 -4100  7500 -4100))
      (outline (path signal 100  -2500 -4100  -2500 5200))
      (outline (path signal 100  -2000 -4600  -2500 -4100))
      (outline (path signal 100  7500 -4600  -2000 -4600))
      (outline (path signal 100  7500 5200  7500 -4600))
      (outline (path signal 100  -2500 5200  7500 5200))
      (outline (path signal 120  6680 0  6597.77 -519.149  6359.15 -987.479  5987.48 -1359.15
            5519.15 -1597.78  5000 -1680  4480.85 -1597.78  4012.52 -1359.15
            3640.85 -987.479  3402.22 -519.149  3320 0  3402.22 519.149
            3640.85 987.479  4012.52 1359.15  4480.85 1597.78  5000 1680
            5519.15 1597.78  5987.48 1359.15  6359.15 987.479  6597.77 519.149
            6680 0))
      (outline (path signal 100  6500 0  6418.73 -487.049  6183.71 -921.319  5820.42 -1255.75
            5368.23 -1454.1  4876.13 -1494.88  4397.46 -1373.66  3984.08 -1103.59
            3680.79 -713.921  3520.46 -246.892  3520.46 246.892  3680.79 713.921
            3984.08 1103.59  4397.46 1373.66  4876.13 1494.88  5368.23 1454.1
            5820.42 1255.75  6183.71 921.319  6418.73 487.049  6500 0))
      (outline (path signal 100  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (pin Rect[A]Pad_2600x2600_um 1 0 0)
      (pin Round[A]Pad_2600_um 2 5000 0)
    )
    (image Resistor_SMD:R_0805_2012Metric_Pad1.20x1.40mm_HandSolder
      (outline (path signal 50  1850 -950  -1850 -950))
      (outline (path signal 50  1850 950  1850 -950))
      (outline (path signal 50  -1850 950  1850 950))
      (outline (path signal 50  -1850 -950  -1850 950))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (pin RoundRect[T]Pad_1200x1400_250.95_um 1 -1000 0)
      (pin RoundRect[T]Pad_1200x1400_250.95_um 2 1000 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_2600_um
      (shape (circle F.Cu 2600))
      (shape (circle B.Cu 2600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1200x1400_250.95_um
      (shape (polygon F.Cu 0  393.578 697.139  435.831 685.817  475.476 667.33  511.309 642.24
            542.24 611.309  567.33 575.476  585.817 535.831  597.139 493.578
            600.951 450.001  600.951 -450.001  597.139 -493.578  585.817 -535.831
            567.33 -575.476  542.24 -611.309  511.309 -642.24  475.476 -667.33
            435.831 -685.817  393.578 -697.139  350.001 -700.951  -350.001 -700.951
            -393.578 -697.139  -435.831 -685.817  -475.476 -667.33  -511.309 -642.24
            -542.24 -611.309  -567.33 -575.476  -585.817 -535.831  -597.139 -493.578
            -600.951 -450.001  -600.951 450.001  -597.139 493.578  -585.817 535.831
            -567.33 575.476  -542.24 611.309  -511.309 642.24  -475.476 667.33
            -435.831 685.817  -393.578 697.139  -350.001 700.951  350.001 700.951
            393.578 697.139))
      (attach off)
    )
    (padstack Rect[A]Pad_2600x2600_um
      (shape (rect F.Cu -1300 -1300 1300 1300))
      (shape (rect B.Cu -1300 -1300 1300 1300))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /JMP
      (pins J6-2 U3-14 U6-12)
    )
    (net /DST[1]
      (pins J2-1 U3-5 U4-6)
    )
    (net /DST[0]
      (pins J2-2 U3-1 U4-1)
    )
    (net /SRC[1]
      (pins J2-3 U3-2 U4-2)
    )
    (net /SRC[0]
      (pins J2-4 U3-3 U4-3)
    )
    (net /ZF
      (pins J3-1 U1-1)
    )
    (net /LF
      (pins J3-2 U1-4)
    )
    (net /EF
      (pins J3-3 U1-13)
    )
    (net /GF
      (pins J3-4 U1-10)
    )
    (net /CF
      (pins J3-6 U5-2)
    )
    (net /~ZF
      (pins J3-5 U5-5)
    )
    (net /~CF
      (pins J3-7 U5-10)
    )
    (net VCC
      (pins J4-1 R1-2 U1-14 U2-14 U3-16 U4-16 U5-14 U6-14)
    )
    (net GND
      (pins J4-2 U1-7 U2-7 U3-4 U3-8 U4-8 U4-5 U4-4 U5-7 U5-13 U5-12 U6-7 U6-10 U6-9)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 U3-6)
    )
    (net /JZ
      (pins U1-2 U3-12)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8 U2-9)
    )
    (net /JE
      (pins U1-12 U4-15)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3 U2-2)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11 U2-3)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6 U2-4)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8)
    )
    (net /CALL
      (pins J6-1 U3-15 U6-13)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11 U5-6)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12 U5-8)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6)
    )
    (net /JG
      (pins U3-9 U6-5)
    )
    (net /JL
      (pins U3-11 U6-1)
    )
    (net /RET
      (pins J6-3 U3-13)
    )
    (net /JC
      (pins U4-14 U5-1)
    )
    (net /JNZ
      (pins U4-13 U5-4)
    )
    (net "Net-(U4-Pad7)"
      (pins U4-7)
    )
    (net /JNC
      (pins U4-12 U5-9)
    )
    (net /JNE
      (pins U3-10 U6-4 U6-2)
    )
    (net "Net-(U4-Pad11)"
      (pins U4-11)
    )
    (net "Net-(U4-Pad10)"
      (pins U4-10)
    )
    (net "Net-(U4-Pad9)"
      (pins U4-9)
    )
    (net "Net-(U5-Pad11)"
      (pins U5-11)
    )
    (net /WILL_JMP
      (pins J1-1 U2-1)
    )
    (net "Net-(U6-Pad8)"
      (pins U6-8)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10 U5-3)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5 U6-11)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9 U6-6)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5 U6-3)
    )
    (net /~WILL_JMP
      (pins J5-1 U2-13)
    )
    (net "Net-(U3-Pad7)"
      (pins U3-7)
    )
    (class kicad_default "" /CALL /CF /DST[0] /DST[1] /EF /GF /JC /JE /JG
      /JL /JMP /JNC /JNE /JNZ /JZ /LF /RET /SRC[0] /SRC[1] /WILL_JMP /ZF /~CF
      /~WILL_JMP /~ZF GND "Net-(R1-Pad1)" "Net-(U1-Pad10)" "Net-(U1-Pad11)"
      "Net-(U1-Pad12)" "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad5)" "Net-(U1-Pad6)"
      "Net-(U1-Pad8)" "Net-(U1-Pad9)" "Net-(U2-Pad1)" "Net-(U2-Pad10)" "Net-(U2-Pad11)"
      "Net-(U2-Pad12)" "Net-(U2-Pad13)" "Net-(U2-Pad2)" "Net-(U2-Pad3)" "Net-(U2-Pad5)"
      "Net-(U2-Pad6)" "Net-(U2-Pad8)" "Net-(U3-Pad7)" "Net-(U4-Pad10)" "Net-(U4-Pad11)"
      "Net-(U4-Pad12)" "Net-(U4-Pad15)" "Net-(U4-Pad7)" "Net-(U4-Pad9)" "Net-(U5-Pad11)"
      "Net-(U5-Pad8)" "Net-(U6-Pad11)" "Net-(U6-Pad8)" VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 800  91440 -38100  91440 -34290)(net VCC)(type protect))
    (wire (path F.Cu 800  127000 -34290  127000 -38100)(net VCC)(type protect))
    (wire (path F.Cu 800  109220 -34290  109220 -38100)(net VCC)(type protect))
    (wire (path F.Cu 800  91440 -34290  109220 -34290  127000 -34290)(net VCC)(type protect))
    (wire (path F.Cu 800  86360 -76200  82550 -76200)(net VCC)(type protect))
    (wire (path F.Cu 800  76200 -74930  82550 -74930)(net VCC)(type protect))
    (wire (path F.Cu 800  82550 -76200  82550 -74930)(net VCC)(type protect))
    (wire (path F.Cu 800  83820 -53340  83820 -55880)(net GND)(type protect))
    (wire (path F.Cu 800  119380 -55880  119380 -53340)(net GND)(type protect))
    (wire (path F.Cu 800  101600 -53340  101600 -55880)(net GND)(type protect))
    (wire (path F.Cu 800  83820 -55880  101600 -55880)(net GND)(type protect))
    (wire (path F.Cu 800  105410 -69850  105410 -55880)(net GND)(type protect))
    (wire (path F.Cu 800  107950 -55880  119380 -55880)(net GND)(type protect))
    (wire (path F.Cu 800  101600 -55880  107950 -55880)(net GND)(type protect))
    (wire (path F.Cu 800  101600 -69850  105410 -69850)(net GND)(type protect))
  )
)
