Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\InputSelectInvert.vhd" into library work
Parsing entity <InputSelectInvert>.
Parsing architecture <Behavioral> of entity <inputselectinvert>.
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\AluFunctionBlock.vhd" into library work
Parsing entity <AluFunctionBlock>.
Parsing architecture <Behavioral> of entity <alufunctionblock>.
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Registers.vhd" into library work
Parsing entity <Registers>.
Parsing architecture <Behavioral> of entity <registers>.
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Instruction_Decoder.vhd" into library work
Parsing entity <Instruction_Decoder>.
Parsing architecture <Behavioral> of entity <instruction_decoder>.
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <InputSelectInvert> (architecture <Behavioral>) from library <work>.

Elaborating entity <AluFunctionBlock> (architecture <Behavioral>) from library <work>.

Elaborating entity <Registers> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Registers.vhd" Line 62: out1enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Registers.vhd" Line 68: out2enable should be on the sensitivity list of the process

Elaborating entity <Instruction_Decoder> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\CPU.vhd".
WARNING:Xst:2999 - Signal 'PROG', unconnected in block 'CPU', is tied to its initial value.
    Found 64x20-bit single-port Read Only RAM <Mram_PROG> for signal <PROG>.
    Found 1-bit register for signal <start>.
    Found 20-bit register for signal <cmd>.
    Found 6-bit register for signal <PC>.
    Found 6-bit adder for signal <PC[5]_GND_5_o_add_0_OUT> created at line 145.
    Found 1-bit tristate buffer for signal <A<15>> created at line 160
    Found 1-bit tristate buffer for signal <A<14>> created at line 160
    Found 1-bit tristate buffer for signal <A<13>> created at line 160
    Found 1-bit tristate buffer for signal <A<12>> created at line 160
    Found 1-bit tristate buffer for signal <A<11>> created at line 160
    Found 1-bit tristate buffer for signal <A<10>> created at line 160
    Found 1-bit tristate buffer for signal <A<9>> created at line 160
    Found 1-bit tristate buffer for signal <A<8>> created at line 160
    Found 1-bit tristate buffer for signal <A<7>> created at line 160
    Found 1-bit tristate buffer for signal <A<6>> created at line 160
    Found 1-bit tristate buffer for signal <A<5>> created at line 160
    Found 1-bit tristate buffer for signal <A<4>> created at line 160
    Found 1-bit tristate buffer for signal <A<3>> created at line 160
    Found 1-bit tristate buffer for signal <A<2>> created at line 160
    Found 1-bit tristate buffer for signal <A<1>> created at line 160
    Found 1-bit tristate buffer for signal <A<0>> created at line 160
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <CPU> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\ALU.vhd".
WARNING:Xst:647 - Input <CarryIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <InputSelectInvert>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\InputSelectInvert.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <InputSelectInvert> synthesized.

Synthesizing Unit <AluFunctionBlock>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\AluFunctionBlock.vhd".
    Found 17-bit adder for signal <n0025> created at line 48.
    Found 17-bit adder for signal <tmp> created at line 48.
    Found 16-bit 4-to-1 multiplexer for signal <RESULT> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <AluFunctionBlock> synthesized.

Synthesizing Unit <Registers>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Registers.vhd".
    Found 4x16-bit dual-port RAM <Mram_REG> for signal <REG>.
    Found 1-bit tristate buffer for signal <dataout1<15>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<14>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<13>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<12>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<11>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<10>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<9>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<8>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<7>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<6>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<5>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<4>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<3>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<2>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<1>> created at line 49
    Found 1-bit tristate buffer for signal <dataout1<0>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<15>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<14>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<13>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<12>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<11>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<10>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<9>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<8>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<7>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<6>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<5>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<4>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<3>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<2>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<1>> created at line 49
    Found 1-bit tristate buffer for signal <dataout2<0>> created at line 49
    Summary:
	inferred   1 RAM(s).
	inferred  32 Tristate(s).
Unit <Registers> synthesized.

Synthesizing Unit <Instruction_Decoder>.
    Related source file is "C:\Users\Jonas\Desktop\PLC\VHDL-PLC\Instruction_Decoder.vhd".
WARNING:Xst:647 - Input <CMD<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CMD<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x1-bit Read Only RAM for signal <PROGoutEn>
    Found 16x7-bit Read Only RAM for signal <_n0090>
WARNING:Xst:737 - Found 1-bit latch for signal <REGaddr1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REGaddr2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REGaddr2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REGaddr1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
	inferred   7 Latch(s).
Unit <Instruction_Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 1
 4x16-bit dual-port RAM                                : 1
 64x20-bit single-port Read Only RAM                   : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 2
 6-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 20-bit register                                       : 1
 6-bit register                                        : 1
# Latches                                              : 7
 1-bit latch                                           : 7
# Multiplexers                                         : 5
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 48
 1-bit tristate buffer                                 : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ALUControl_5> (without init value) has a constant value of 0 in block <IntstructionDcoder1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUControl_3> (without init value) has a constant value of 1 in block <IntstructionDcoder1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmd_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_6> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_7> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_12> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_13> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_14> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_15> of sequential type is unconnected in block <CPU>.

Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into counter <PC>: 1 register on signal <PC>.
INFO:Xst:3231 - The small RAM <Mram_PROG> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <Instruction_Decoder>.
INFO:Xst:3231 - The small RAM <Mram_PROGoutEn> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CMD<19:17>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <PROGoutEn>     |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0090> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CMD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Instruction_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <Registers>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_REG> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <WE1>           | high     |
    |     addrA          | connected to signal <addr1>         |          |
    |     diA            | connected to signal <datain>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     weB            | connected to signal <WE2>           | high     |
    |     addrB          | connected to signal <addr2>         |          |
    |     diB            | connected to signal <datain>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Registers> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 1
 4x16-bit dual-port distributed RAM                    : 1
 64x20-bit single-port distributed Read Only RAM       : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 17-bit adder carry in                                 : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Multiplexers                                         : 4
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ALUControl_5> (without init value) has a constant value of 0 in block <Instruction_Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUControl_3> (without init value) has a constant value of 1 in block <Instruction_Decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmd_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_6> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_7> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_12> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_13> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_14> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <cmd_15> of sequential type is unconnected in block <CPU>.
WARNING:Xst:1293 - FF/Latch <cmd_9> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IntstructionDcoder1/REGaddr1_1> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2040 - Unit CPU: 16 multi-source signals are replaced by logic (pull-up yes): A<0>, A<10>, A<11>, A<12>, A<13>, A<14>, A<15>, A<1>, A<2>, A<3>, A<4>, A<5>, A<6>, A<7>, A<8>, A<9>.
WARNING:Xst:2042 - Unit Registers: 32 internal tristates are replaced by logic (pull-up yes): dataout1<0>, dataout1<10>, dataout1<11>, dataout1<12>, dataout1<13>, dataout1<14>, dataout1<15>, dataout1<1>, dataout1<2>, dataout1<3>, dataout1<4>, dataout1<5>, dataout1<6>, dataout1<7>, dataout1<8>, dataout1<9>, dataout2<0>, dataout2<10>, dataout2<11>, dataout2<12>, dataout2<13>, dataout2<14>, dataout2<15>, dataout2<1>, dataout2<2>, dataout2<3>, dataout2<4>, dataout2<5>, dataout2<6>, dataout2<7>, dataout2<8>, dataout2<9>.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_32> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_33> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_34> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_35> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_36> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_37> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_38> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_39> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_40> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_41> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_42> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_43> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_44> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_45> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_46> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_47> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_48> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_49> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_50> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_51> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_52> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_53> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_54> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_55> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_56> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_57> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_58> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_59> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_60> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_61> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_62> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <REGS/REG_FF_63> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <AluFunctionBlock> ...

Optimizing unit <CPU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 2.
WARNING:Xst:1426 - The value init of the FF/Latch start hinder the constant cleaning in the block CPU.
   You should achieve better results by setting this init to 1.
FlipFlop cmd_16 has been replicated 3 time(s)
FlipFlop cmd_17 has been replicated 3 time(s)
FlipFlop cmd_18 has been replicated 2 time(s)
FlipFlop cmd_19 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 152
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 5
#      LUT4                        : 15
#      LUT5                        : 19
#      LUT6                        : 76
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 63
#      FD                          : 1
#      FDE                         : 38
#      FDR                         : 20
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              63  out of  11440     0%  
 Number of Slice LUTs:                  118  out of   5720     2%  
    Number used as Logic:               118  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    137
   Number with an unused Flip Flop:      74  out of    137    54%  
   Number with an unused LUT:            19  out of    137    13%  
   Number of fully used LUT-FF pairs:    44  out of    137    32%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    102     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)                    | Load  |
---------------------------------------------------------------------+------------------------------------------+-------+
CLK                                                                  | BUFGP                                    | 59    |
IntstructionDcoder1/Mram__n00905(IntstructionDcoder1/Mram__n009051:O)| NONE(*)(IntstructionDcoder1/ALUControl_2)| 2     |
IntstructionDcoder1/Mram__n00901(IntstructionDcoder1/Mram__n009011:O)| NONE(*)(IntstructionDcoder1/REGaddr2_0)  | 2     |
---------------------------------------------------------------------+------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.709ns (Maximum Frequency: 85.404MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.757ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.709ns (frequency: 85.404MHz)
  Total number of paths / destination ports: 8709 / 116
-------------------------------------------------------------------------
Delay:               5.855ns (Levels of Logic = 20)
  Source:            cmd_16_1 (FF)
  Destination:       REGS/REG_FF_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: cmd_16_1 to REGS/REG_FF_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.958  cmd_16_1 (cmd_16_1)
     LUT4:I0->O           14   0.254   1.127  IntstructionDcoder1/Mram__n009011 (IntstructionDcoder1/Mram__n00901)
     LUT6:I5->O            1   0.254   0.682  ALU1/Selecter1/Mmux_BOUT17 (ALU1/BOUT<0>)
     LUT5:I4->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<0> (ALU1/Func1/Madd_tmp_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<0> (ALU1/Func1/Madd_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     XORCY:CI->O           2   0.206   0.726  ALU1/Func1/Madd_tmp_Madd_xor<15> (C<15>)
     LUT6:I5->O            1   0.254   0.000  REGS/REG_DATAEQN_311 (REGS/REG_DataEqn_31)
     FDE:D                     0.074          REGS/REG_FF_31
    ----------------------------------------
    Total                      5.855ns (2.362ns logic, 3.493ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IntstructionDcoder1/Mram__n00905'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.724ns (Levels of Logic = 19)
  Source:            IntstructionDcoder1/REGaddr1_0 (LATCH)
  Destination:       ting (PAD)
  Source Clock:      IntstructionDcoder1/Mram__n00905 falling

  Data Path: IntstructionDcoder1/REGaddr1_0 to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              66   0.581   2.173  IntstructionDcoder1/REGaddr1_0 (IntstructionDcoder1/REGaddr1_0)
     LUT3:I0->O            1   0.235   1.112  A<0>LogicTrst_SW1 (N14)
     LUT5:I0->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<0> (ALU1/Func1/Madd_tmp_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<0> (ALU1/Func1/Madd_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.724ns (4.758ns logic, 3.966ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 448 / 1
-------------------------------------------------------------------------
Offset:              8.423ns (Levels of Logic = 20)
  Source:            cmd_16_1 (FF)
  Destination:       ting (PAD)
  Source Clock:      CLK rising

  Data Path: cmd_16_1 to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.958  cmd_16_1 (cmd_16_1)
     LUT4:I0->O           14   0.254   1.127  IntstructionDcoder1/Mram__n009011 (IntstructionDcoder1/Mram__n00901)
     LUT6:I5->O            1   0.254   0.682  ALU1/Selecter1/Mmux_BOUT17 (ALU1/BOUT<0>)
     LUT5:I4->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<0> (ALU1/Func1/Madd_tmp_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<0> (ALU1/Func1/Madd_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<1> (ALU1/Func1/Madd_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<2> (ALU1/Func1/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<3> (ALU1/Func1/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<4> (ALU1/Func1/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<5> (ALU1/Func1/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.423ns (4.975ns logic, 3.448ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IntstructionDcoder1/Mram__n00901'
  Total number of paths / destination ports: 32 / 1
-------------------------------------------------------------------------
Offset:              8.757ns (Levels of Logic = 14)
  Source:            IntstructionDcoder1/REGaddr2_0 (LATCH)
  Destination:       ting (PAD)
  Source Clock:      IntstructionDcoder1/Mram__n00901 falling

  Data Path: IntstructionDcoder1/REGaddr2_0 to ting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              16   0.581   1.410  IntstructionDcoder1/REGaddr2_0 (IntstructionDcoder1/REGaddr2_0)
     LUT4:I1->O            1   0.235   1.112  IntstructionDcoder1/Mram__n009011_SW0 (N22)
     LUT6:I1->O            1   0.254   0.682  ALU1/Selecter1/Mmux_BOUT131 (ALU1/BOUT<6>)
     LUT6:I5->O            1   0.254   0.000  ALU1/Func1/Madd_tmp_Madd_lut<6> (ALU1/Func1/Madd_tmp_Madd_lut<6>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Func1/Madd_tmp_Madd_cy<6> (ALU1/Func1/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<7> (ALU1/Func1/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<8> (ALU1/Func1/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<9> (ALU1/Func1/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<10> (ALU1/Func1/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<11> (ALU1/Func1/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<12> (ALU1/Func1/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<13> (ALU1/Func1/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Func1/Madd_tmp_Madd_cy<14> (ALU1/Func1/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.235   0.681  ALU1/Func1/Madd_tmp_Madd_cy<15> (ting_OBUF)
     OBUF:I->O                 2.912          ting_OBUF (ting)
    ----------------------------------------
    Total                      8.757ns (4.872ns logic, 3.885ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
CLK                             |    5.662|    4.681|    5.855|         |
IntstructionDcoder1/Mram__n00901|         |    4.991|    6.189|         |
IntstructionDcoder1/Mram__n00905|         |    5.963|    6.156|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock IntstructionDcoder1/Mram__n00901
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.286|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IntstructionDcoder1/Mram__n00905
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.817|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.78 secs
 
--> 

Total memory usage is 4475796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :    5 (   0 filtered)

