###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:48:20 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[7] (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.511
= Slack Time                    0.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  ^    |         | 0.033 |       |   0.633 |    1.272 | 
     | U518     | A ^ -> Y v          | INVX1   | 0.044 | 0.046 |   0.679 |    1.318 | 
     | U304     | B v -> Y v          | OR2X2   | 0.013 | 0.053 |   0.732 |    1.371 | 
     | U302     | B v -> Y v          | OR2X2   | 0.059 | 0.087 |   0.819 |    1.458 | 
     | U258     | A v -> Y ^          | INVX4   | 0.373 | 0.147 |   0.966 |    1.605 | 
     | U272     | B ^ -> Y ^          | OR2X2   | 0.130 | 0.103 |   1.069 |    1.708 | 
     | U273     | A ^ -> Y v          | INVX2   | 0.306 | 0.155 |   1.224 |    1.863 | 
     | U381     | B v -> Y v          | AND2X2  | 0.060 | 0.136 |   1.360 |    1.999 | 
     | U380     | A v -> Y ^          | INVX1   | 0.478 | 0.022 |   1.382 |    2.021 | 
     | U574     | C ^ -> Y v          | OAI21X1 | 0.145 | 0.129 |   1.511 |    2.150 | 
     |          | reg_write_addr[7] v |         | 0.145 | 0.000 |   1.511 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[8] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.499
= Slack Time                    0.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                     |         |       |       |  Time   |   Time   | 
     |-----------------+---------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v    |         | 0.028 |       |   0.621 |    1.272 | 
     | U518            | A v -> Y ^          | INVX1   | 0.036 | 0.044 |   0.665 |    1.316 | 
     | U304            | B ^ -> Y ^          | OR2X2   | 0.014 | 0.048 |   0.713 |    1.364 | 
     | U302            | B ^ -> Y ^          | OR2X2   | 0.094 | 0.100 |   0.813 |    1.464 | 
     | U258            | A ^ -> Y v          | INVX4   | 0.294 | 0.095 |   0.908 |    1.559 | 
     | U272            | B v -> Y v          | OR2X2   | 0.067 | 0.142 |   1.050 |    1.701 | 
     | U273            | A v -> Y ^          | INVX2   | 0.389 | 0.215 |   1.264 |    1.915 | 
     | U575            | C ^ -> Y v          | AOI22X1 | 0.065 | 0.133 |   1.398 |    2.048 | 
     | FE_OFCC103_n421 | A v -> Y v          | BUFX2   | 0.019 | 0.049 |   1.447 |    2.097 | 
     | U275            | A v -> Y v          | BUFX2   | 0.006 | 0.037 |   1.484 |    2.135 | 
     | U576            | A v -> Y ^          | INVX1   | 0.008 | 0.015 |   1.499 |    2.150 | 
     |                 | reg_write_addr[8] ^ |         | 0.008 | 0.000 |   1.499 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[10] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.495
= Slack Time                    0.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +---------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                      |         |       |       |  Time   |   Time   | 
     |-----------------+----------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.276 | 
     | U518            | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.320 | 
     | U304            | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.368 | 
     | U302            | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.468 | 
     | U258            | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.563 | 
     | U272            | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.705 | 
     | U273            | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.919 | 
     | U579            | C ^ -> Y v           | AOI22X1 | 0.068 | 0.129 |   1.393 |    2.048 | 
     | FE_OFCC101_n423 | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.438 |    2.093 | 
     | U277            | A v -> Y v           | BUFX2   | 0.007 | 0.037 |   1.475 |    2.130 | 
     | U580            | A v -> Y ^           | INVX1   | 0.006 | 0.019 |   1.495 |    2.150 | 
     |                 | reg_write_addr[10] ^ |         | 0.006 | 0.000 |   1.495 |    2.150 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[14] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.490
= Slack Time                    0.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.281 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.325 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.373 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.473 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.568 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.710 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.924 | 
     | U587           | C ^ -> Y v           | AOI22X1 | 0.065 | 0.133 |   1.397 |    2.057 | 
     | FE_OFCC97_n427 | A v -> Y v           | BUFX2   | 0.017 | 0.047 |   1.444 |    2.104 | 
     | U281           | A v -> Y v           | BUFX2   | 0.004 | 0.035 |   1.479 |    2.139 | 
     | U588           | A v -> Y ^           | INVX1   | 0.002 | 0.011 |   1.490 |    2.150 | 
     |                | reg_write_addr[14] ^ |         | 0.002 | 0.000 |   1.490 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[13] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.489
= Slack Time                    0.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.282 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.326 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.374 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.473 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.568 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.710 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.925 | 
     | U585           | C ^ -> Y v           | AOI22X1 | 0.071 | 0.125 |   1.389 |    2.050 | 
     | FE_OFCC98_n426 | A v -> Y v           | BUFX2   | 0.016 | 0.047 |   1.436 |    2.097 | 
     | U280           | A v -> Y v           | BUFX2   | 0.007 | 0.037 |   1.473 |    2.134 | 
     | U586           | A v -> Y ^           | INVX1   | 0.000 | 0.016 |   1.489 |    2.150 | 
     |                | reg_write_addr[13] ^ |         | 0.000 | 0.000 |   1.489 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[24] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.489
= Slack Time                    0.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.282 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.326 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.374 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.473 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.568 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.710 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.925 | 
     | U607           | C ^ -> Y v           | AOI22X1 | 0.064 | 0.133 |   1.397 |    2.058 | 
     | FE_OFCC87_n437 | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.442 |    2.103 | 
     | U291           | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.475 |    2.136 | 
     | U608           | A v -> Y ^           | INVX1   | 0.008 | 0.013 |   1.489 |    2.150 | 
     |                | reg_write_addr[24] ^ |         | 0.008 | 0.000 |   1.489 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[9] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.484
= Slack Time                    0.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                     |         |       |       |  Time   |   Time   | 
     |-----------------+---------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v    |         | 0.028 |       |   0.621 |    1.287 | 
     | U518            | A v -> Y ^          | INVX1   | 0.036 | 0.044 |   0.665 |    1.331 | 
     | U304            | B ^ -> Y ^          | OR2X2   | 0.014 | 0.048 |   0.713 |    1.379 | 
     | U302            | B ^ -> Y ^          | OR2X2   | 0.094 | 0.100 |   0.813 |    1.479 | 
     | U258            | A ^ -> Y v          | INVX4   | 0.294 | 0.095 |   0.908 |    1.574 | 
     | U272            | B v -> Y v          | OR2X2   | 0.067 | 0.142 |   1.050 |    1.716 | 
     | U273            | A v -> Y ^          | INVX2   | 0.389 | 0.215 |   1.264 |    1.930 | 
     | U577            | C ^ -> Y v          | AOI22X1 | 0.068 | 0.129 |   1.393 |    2.059 | 
     | FE_OFCC102_n422 | A v -> Y v          | BUFX2   | 0.014 | 0.044 |   1.438 |    2.104 | 
     | U276            | A v -> Y v          | BUFX2   | 0.008 | 0.038 |   1.476 |    2.142 | 
     | U578            | A v -> Y ^          | INVX1   | 0.478 | 0.008 |   1.484 |    2.150 | 
     |                 | reg_write_addr[9] ^ |         | 0.478 | 0.000 |   1.484 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[25] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.484
= Slack Time                    0.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.287 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.331 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.379 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.479 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.574 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.716 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.930 | 
     | U609           | C ^ -> Y v           | AOI22X1 | 0.064 | 0.134 |   1.398 |    2.064 | 
     | FE_OFCC86_n438 | A v -> Y v           | BUFX2   | 0.013 | 0.043 |   1.442 |    2.108 | 
     | U292           | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.475 |    2.141 | 
     | U610           | A v -> Y ^           | INVX1   | 0.001 | 0.009 |   1.484 |    2.150 | 
     |                | reg_write_addr[25] ^ |         | 0.001 | 0.000 |   1.484 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[26] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.484
= Slack Time                    0.666
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.287 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.331 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.379 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.479 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.574 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.716 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.930 | 
     | U611           | C ^ -> Y v           | AOI22X1 | 0.065 | 0.133 |   1.398 |    2.064 | 
     | FE_OFCC85_n439 | A v -> Y v           | BUFX2   | 0.013 | 0.044 |   1.441 |    2.108 | 
     | U293           | A v -> Y v           | BUFX2   | 0.006 | 0.036 |   1.478 |    2.144 | 
     | U612           | A v -> Y ^           | INVX1   | 0.478 | 0.006 |   1.484 |    2.150 | 
     |                | reg_write_addr[26] ^ |         | 0.478 | 0.000 |   1.484 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[31] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.483
= Slack Time                    0.667
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.288 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.332 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.380 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.480 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.575 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.717 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.931 | 
     | U621           | C ^ -> Y v           | AOI22X1 | 0.065 | 0.133 |   1.397 |    2.064 | 
     | FE_OFCC80_n444 | A v -> Y v           | BUFX2   | 0.013 | 0.044 |   1.441 |    2.108 | 
     | U298           | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   1.475 |    2.142 | 
     | U622           | A v -> Y ^           | INVX1   | 0.478 | 0.008 |   1.483 |    2.150 | 
     |                | reg_write_addr[31] ^ |         | 0.478 | 0.000 |   1.483 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[15] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.483
= Slack Time                    0.667
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.288 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.332 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.380 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.480 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.575 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.717 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.931 | 
     | U589           | C ^ -> Y v           | AOI22X1 | 0.065 | 0.132 |   1.396 |    2.063 | 
     | FE_OFCC96_n428 | A v -> Y v           | BUFX2   | 0.016 | 0.046 |   1.442 |    2.109 | 
     | U282           | A v -> Y v           | BUFX2   | 0.004 | 0.035 |   1.477 |    2.144 | 
     | U590           | A v -> Y ^           | INVX1   | 0.478 | 0.006 |   1.483 |    2.150 | 
     |                | reg_write_addr[15] ^ |         | 0.478 | 0.000 |   1.483 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[6] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.483
= Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                     |         |       |       |  Time   |   Time   | 
     |-----------------+---------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v    |         | 0.028 |       |   0.621 |    1.288 | 
     | U518            | A v -> Y ^          | INVX1   | 0.036 | 0.044 |   0.665 |    1.333 | 
     | U304            | B ^ -> Y ^          | OR2X2   | 0.014 | 0.048 |   0.713 |    1.381 | 
     | U302            | B ^ -> Y ^          | OR2X2   | 0.094 | 0.100 |   0.813 |    1.480 | 
     | U258            | A ^ -> Y v          | INVX4   | 0.294 | 0.095 |   0.908 |    1.575 | 
     | U272            | B v -> Y v          | OR2X2   | 0.067 | 0.142 |   1.050 |    1.717 | 
     | U273            | A v -> Y ^          | INVX2   | 0.389 | 0.215 |   1.264 |    1.932 | 
     | U571            | C ^ -> Y v          | AOI22X1 | 0.066 | 0.132 |   1.396 |    2.063 | 
     | FE_OFCC104_n419 | A v -> Y v          | BUFX2   | 0.013 | 0.044 |   1.440 |    2.107 | 
     | U453            | A v -> Y v          | BUFX2   | 0.004 | 0.035 |   1.475 |    2.142 | 
     | U572            | A v -> Y ^          | INVX1   | 0.478 | 0.008 |   1.482 |    2.150 | 
     |                 | reg_write_addr[6] ^ |         | 0.478 | 0.000 |   1.483 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[27] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.482
= Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.289 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.333 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.381 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.481 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.576 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.718 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.932 | 
     | U613           | C ^ -> Y v           | AOI22X1 | 0.068 | 0.117 |   1.381 |    2.049 | 
     | FE_OFCC84_n440 | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.426 |    2.094 | 
     | U294           | A v -> Y v           | BUFX2   | 0.009 | 0.039 |   1.464 |    2.132 | 
     | U614           | A v -> Y ^           | INVX1   | 0.002 | 0.017 |   1.482 |    2.150 | 
     |                | reg_write_addr[27] ^ |         | 0.002 | 0.000 |   1.482 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[5] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.482
= Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                     |         |       |       |  Time   |   Time   | 
     |-----------------+---------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v    |         | 0.028 |       |   0.621 |    1.289 | 
     | U518            | A v -> Y ^          | INVX1   | 0.036 | 0.044 |   0.665 |    1.333 | 
     | U304            | B ^ -> Y ^          | OR2X2   | 0.014 | 0.048 |   0.713 |    1.381 | 
     | U302            | B ^ -> Y ^          | OR2X2   | 0.094 | 0.100 |   0.813 |    1.481 | 
     | U258            | A ^ -> Y v          | INVX4   | 0.294 | 0.095 |   0.908 |    1.576 | 
     | U272            | B v -> Y v          | OR2X2   | 0.067 | 0.142 |   1.050 |    1.718 | 
     | U273            | A v -> Y ^          | INVX2   | 0.389 | 0.215 |   1.264 |    1.932 | 
     | U569            | C ^ -> Y v          | AOI22X1 | 0.066 | 0.133 |   1.398 |    2.066 | 
     | FE_OFCC105_n418 | A v -> Y v          | BUFX2   | 0.014 | 0.045 |   1.442 |    2.111 | 
     | U274            | A v -> Y v          | BUFX2   | 0.004 | 0.035 |   1.477 |    2.145 | 
     | U570            | A v -> Y ^          | INVX1   | 0.478 | 0.005 |   1.482 |    2.150 | 
     |                 | reg_write_addr[5] ^ |         | 0.478 | 0.000 |   1.482 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[19] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.482
= Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.289 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.333 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.381 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.481 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.576 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.718 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.932 | 
     | U597           | C ^ -> Y v           | AOI22X1 | 0.072 | 0.124 |   1.388 |    2.056 | 
     | FE_OFCC92_n432 | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.433 |    2.101 | 
     | U286           | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.466 |    2.134 | 
     | U598           | A v -> Y ^           | INVX1   | 0.002 | 0.015 |   1.481 |    2.150 | 
     |                | reg_write_addr[19] ^ |         | 0.002 | 0.000 |   1.482 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[30] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.480
= Slack Time                    0.670
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.290 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.335 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.383 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.482 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.577 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.719 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.934 | 
     | U619           | C ^ -> Y v           | AOI22X1 | 0.065 | 0.130 |   1.395 |    2.064 | 
     | FE_OFCC81_n443 | A v -> Y v           | BUFX2   | 0.013 | 0.044 |   1.439 |    2.108 | 
     | U297           | A v -> Y v           | BUFX2   | 0.004 | 0.035 |   1.473 |    2.143 | 
     | U620           | A v -> Y ^           | INVX1   | 0.478 | 0.007 |   1.480 |    2.150 | 
     |                | reg_write_addr[30] ^ |         | 0.478 | 0.000 |   1.480 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[23] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.479
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.292 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.336 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.385 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.484 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.579 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.721 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.935 | 
     | U605           | C ^ -> Y v           | AOI22X1 | 0.069 | 0.125 |   1.389 |    2.060 | 
     | FE_OFCC88_n436 | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.434 |    2.105 | 
     | U290           | A v -> Y v           | BUFX2   | 0.004 | 0.035 |   1.469 |    2.140 | 
     | U606           | A v -> Y ^           | INVX1   | 0.001 | 0.010 |   1.478 |    2.150 | 
     |                | reg_write_addr[23] ^ |         | 0.001 | 0.000 |   1.479 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[17] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.477
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.294 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.338 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.386 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.486 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.581 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.723 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.937 | 
     | U593           | C ^ -> Y v           | AOI22X1 | 0.069 | 0.123 |   1.388 |    2.061 | 
     | FE_OFCC94_n430 | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.433 |    2.106 | 
     | U284           | A v -> Y v           | BUFX2   | 0.009 | 0.038 |   1.471 |    2.144 | 
     | U594           | A v -> Y ^           | INVX1   | 0.478 | 0.006 |   1.477 |    2.150 | 
     |                | reg_write_addr[17] ^ |         | 0.478 | 0.000 |   1.477 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[21] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.475
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.296 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.340 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.388 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.488 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.583 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.725 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.939 | 
     | U601           | C ^ -> Y v           | AOI22X1 | 0.069 | 0.122 |   1.386 |    2.061 | 
     | FE_OFCC90_n434 | A v -> Y v           | BUFX2   | 0.014 | 0.044 |   1.430 |    2.106 | 
     | U288           | A v -> Y v           | BUFX2   | 0.009 | 0.038 |   1.469 |    2.144 | 
     | U602           | A v -> Y ^           | INVX1   | 0.478 | 0.006 |   1.474 |    2.150 | 
     |                | reg_write_addr[21] ^ |         | 0.478 | 0.000 |   1.475 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[11] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.475
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +---------------------------------------------------------------------------------------+ 
     |    Instance     |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                      |         |       |       |  Time   |   Time   | 
     |-----------------+----------------------+---------+-------+-------+---------+----------| 
     |                 | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.296 | 
     | U518            | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.341 | 
     | U304            | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.389 | 
     | U302            | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.488 | 
     | U258            | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.583 | 
     | U272            | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.725 | 
     | U273            | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.940 | 
     | U581            | C ^ -> Y v           | AOI22X1 | 0.070 | 0.121 |   1.385 |    2.061 | 
     | FE_OFCC100_n424 | A v -> Y v           | BUFX2   | 0.015 | 0.046 |   1.431 |    2.106 | 
     | U278            | A v -> Y v           | BUFX2   | 0.005 | 0.035 |   1.466 |    2.142 | 
     | U582            | A v -> Y ^           | INVX1   | 0.478 | 0.008 |   1.474 |    2.150 | 
     |                 | reg_write_addr[11] ^ |         | 0.478 | 0.000 |   1.475 |    2.150 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.096
- Setup                         0.082
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.787
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |         |       |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.678 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y v   | INVX8   | 0.059 | 0.035 |   0.035 |    0.713 | 
     | FECTS_clks_clk___L2_I2       | A v -> Y ^   | INVX4   | 0.054 | 0.056 |   0.092 |    0.769 | 
     | \burst_addr_d_reg[4]         | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.128 |   0.220 |    0.897 | 
     | FE_OFCC10_N43                | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.267 |    0.944 | 
     | U443                         | A ^ -> Y ^   | BUFX2   | 0.051 | 0.063 |   0.329 |    1.007 | 
     | U628                         | A ^ -> Y v   | NAND3X1 | 0.015 | 0.026 |   0.355 |    1.032 | 
     | FE_OFCC66_n451               | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.389 |    1.067 | 
     | U417                         | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   0.426 |    1.103 | 
     | U257                         | A v -> Y v   | OR2X2   | 0.013 | 0.037 |   0.463 |    1.141 | 
     | U431                         | A v -> Y ^   | INVX1   | 0.063 | 0.057 |   0.520 |    1.197 | 
     | U231                         | A ^ -> Y ^   | AND2X2  | 0.036 | 0.053 |   0.573 |    1.250 | 
     | U256                         | A ^ -> Y ^   | AND2X2  | 0.036 | 0.052 |   0.625 |    1.302 | 
     | U255                         | A ^ -> Y ^   | AND2X2  | 0.037 | 0.053 |   0.677 |    1.355 | 
     | U254                         | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   0.724 |    1.402 | 
     | U253                         | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.772 |    1.450 | 
     | U252                         | A ^ -> Y ^   | AND2X2  | 0.029 | 0.046 |   0.818 |    1.496 | 
     | U251                         | A ^ -> Y ^   | AND2X2  | 0.030 | 0.047 |   0.865 |    1.543 | 
     | U250                         | A ^ -> Y ^   | AND2X2  | 0.031 | 0.047 |   0.912 |    1.590 | 
     | U249                         | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.960 |    1.638 | 
     | U248                         | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.007 |    1.685 | 
     | U247                         | A ^ -> Y ^   | AND2X2  | 0.027 | 0.044 |   1.051 |    1.728 | 
     | U246                         | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.097 |    1.775 | 
     | U245                         | A ^ -> Y ^   | AND2X2  | 0.026 | 0.044 |   1.141 |    1.819 | 
     | U244                         | A ^ -> Y ^   | AND2X2  | 0.028 | 0.046 |   1.187 |    1.865 | 
     | U243                         | A ^ -> Y ^   | AND2X2  | 0.028 | 0.045 |   1.232 |    1.910 | 
     | U242                         | A ^ -> Y ^   | AND2X2  | 0.030 | 0.046 |   1.279 |    1.956 | 
     | U241                         | A ^ -> Y ^   | AND2X2  | 0.041 | 0.054 |   1.332 |    2.010 | 
     | U240                         | A ^ -> Y ^   | AND2X2  | 0.028 | 0.047 |   1.379 |    2.057 | 
     | U239                         | A ^ -> Y ^   | AND2X2  | 0.039 | 0.053 |   1.433 |    2.110 | 
     | U238                         | A ^ -> Y ^   | AND2X2  | 0.033 | 0.050 |   1.482 |    2.160 | 
     | U237                         | A ^ -> Y ^   | AND2X2  | 0.035 | 0.051 |   1.534 |    2.211 | 
     | U236                         | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   1.580 |    2.258 | 
     | U271                         | A ^ -> Y ^   | AND2X2  | 0.051 | 0.062 |   1.642 |    2.319 | 
     | U653                         | B ^ -> Y v   | OAI21X1 | 0.107 | 0.028 |   1.670 |    2.348 | 
     | U654                         | C v -> Y ^   | AOI21X1 | 0.035 | 0.049 |   1.719 |    2.397 | 
     | FE_OFCC71_burst_addr_nxt_31_ | A ^ -> Y ^   | BUFX2   | 0.008 | 0.034 |   1.753 |    2.431 | 
     | U323                         | A ^ -> Y ^   | BUFX2   | 0.007 | 0.033 |   1.786 |    2.464 | 
     | \burst_addr_d_reg[31]        | D ^          | DFFSR   | 0.007 | 0.000 |   1.787 |    2.464 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.678 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.642 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -0.584 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.057 | 0.003 |   0.096 |   -0.581 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[28] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.472
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.299 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.343 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.391 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.491 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.586 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.728 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.942 | 
     | U615           | C ^ -> Y v           | AOI22X1 | 0.071 | 0.122 |   1.386 |    2.064 | 
     | FE_OFCC83_n441 | A v -> Y v           | BUFX2   | 0.015 | 0.046 |   1.432 |    2.110 | 
     | U295           | A v -> Y v           | BUFX2   | 0.006 | 0.036 |   1.468 |    2.146 | 
     | U616           | A v -> Y ^           | INVX1   | 0.478 | 0.004 |   1.472 |    2.150 | 
     |                | reg_write_addr[28] ^ |         | 0.478 | 0.000 |   1.472 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[18] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.471
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.300 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.345 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.393 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.492 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.587 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.729 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.944 | 
     | U595           | C ^ -> Y v           | AOI22X1 | 0.068 | 0.124 |   1.388 |    2.067 | 
     | FE_OFCC93_n431 | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.432 |    2.112 | 
     | U285           | A v -> Y v           | BUFX2   | 0.005 | 0.035 |   1.467 |    2.147 | 
     | U596           | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   1.470 |    2.150 | 
     |                | reg_write_addr[18] ^ |         | 0.478 | 0.000 |   1.471 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[16] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.471
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.300 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.345 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.393 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.492 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.587 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.729 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.944 | 
     | U591           | C ^ -> Y v           | AOI22X1 | 0.068 | 0.113 |   1.377 |    2.056 | 
     | FE_OFCC95_n429 | A v -> Y v           | BUFX2   | 0.016 | 0.047 |   1.424 |    2.103 | 
     | U283           | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   1.458 |    2.137 | 
     | U592           | A v -> Y ^           | INVX1   | 0.005 | 0.012 |   1.470 |    2.150 | 
     |                | reg_write_addr[16] ^ |         | 0.005 | 0.000 |   1.471 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[20] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.469
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.302 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.346 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.394 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.494 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.589 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.731 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.945 | 
     | U599           | C ^ -> Y v           | AOI22X1 | 0.068 | 0.125 |   1.389 |    2.070 | 
     | FE_OFCC91_n433 | A v -> Y v           | BUFX2   | 0.014 | 0.044 |   1.434 |    2.115 | 
     | U287           | A v -> Y v           | BUFX2   | 0.004 | 0.034 |   1.468 |    2.149 | 
     | U600           | A v -> Y ^           | INVX1   | 0.478 | 0.001 |   1.469 |    2.150 | 
     |                | reg_write_addr[20] ^ |         | 0.478 | 0.000 |   1.469 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[22] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.467
= Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.303 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.348 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.396 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.495 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.590 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.732 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.947 | 
     | U603           | C ^ -> Y v           | AOI22X1 | 0.068 | 0.120 |   1.385 |    2.067 | 
     | FE_OFCC89_n435 | A v -> Y v           | BUFX2   | 0.014 | 0.044 |   1.429 |    2.112 | 
     | U289           | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.462 |    2.145 | 
     | U604           | A v -> Y ^           | INVX1   | 0.478 | 0.005 |   1.467 |    2.150 | 
     |                | reg_write_addr[22] ^ |         | 0.478 | 0.000 |   1.467 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[29] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.467
= Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.303 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.348 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.396 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.495 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.590 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.732 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.947 | 
     | U617           | C ^ -> Y v           | AOI22X1 | 0.069 | 0.121 |   1.385 |    2.068 | 
     | FE_OFCC82_n442 | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.430 |    2.112 | 
     | U296           | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.463 |    2.146 | 
     | U618           | A v -> Y ^           | INVX1   | 0.478 | 0.004 |   1.467 |    2.150 | 
     |                | reg_write_addr[29] ^ |         | 0.478 | 0.000 |   1.467 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[12] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.466
= Slack Time                    0.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     +--------------------------------------------------------------------------------------+ 
     |    Instance    |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |                      |         |       |       |  Time   |   Time   | 
     |----------------+----------------------+---------+-------+-------+---------+----------| 
     |                | \w_dch.WVALID  v     |         | 0.028 |       |   0.621 |    1.304 | 
     | U518           | A v -> Y ^           | INVX1   | 0.036 | 0.044 |   0.665 |    1.349 | 
     | U304           | B ^ -> Y ^           | OR2X2   | 0.014 | 0.048 |   0.713 |    1.397 | 
     | U302           | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.813 |    1.496 | 
     | U258           | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.908 |    1.591 | 
     | U272           | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   1.050 |    1.733 | 
     | U273           | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   1.264 |    1.948 | 
     | U583           | C ^ -> Y v           | AOI22X1 | 0.069 | 0.122 |   1.386 |    2.070 | 
     | FE_OFCC99_n425 | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.431 |    2.115 | 
     | U279           | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.465 |    2.148 | 
     | U584           | A v -> Y ^           | INVX1   | 0.478 | 0.002 |   1.466 |    2.150 | 
     |                | reg_write_addr[12] ^ |         | 0.478 | 0.000 |   1.466 |    2.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[3] (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.422
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  ^    |         | 0.033 |       |   0.633 |    1.360 | 
     | U518     | A ^ -> Y v          | INVX1   | 0.044 | 0.046 |   0.679 |    1.406 | 
     | U304     | B v -> Y v          | OR2X2   | 0.013 | 0.053 |   0.732 |    1.460 | 
     | U302     | B v -> Y v          | OR2X2   | 0.059 | 0.087 |   0.819 |    1.547 | 
     | U258     | A v -> Y ^          | INVX4   | 0.373 | 0.147 |   0.966 |    1.693 | 
     | U272     | B ^ -> Y ^          | OR2X2   | 0.130 | 0.103 |   1.069 |    1.796 | 
     | U273     | A ^ -> Y v          | INVX2   | 0.306 | 0.155 |   1.224 |    1.951 | 
     | U385     | A v -> Y v          | AND2X2  | 0.131 | 0.122 |   1.346 |    2.073 | 
     | U384     | A v -> Y ^          | INVX1   | 0.010 | 0.053 |   1.399 |    2.126 | 
     | U564     | B ^ -> Y v          | NAND2X1 | 0.034 | 0.023 |   1.422 |    2.150 | 
     |          | reg_write_addr[3] v |         | 0.034 | 0.000 |   1.422 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[4] (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.416
= Slack Time                    0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  ^    |         | 0.033 |       |   0.633 |    1.367 | 
     | U518     | A ^ -> Y v          | INVX1   | 0.044 | 0.046 |   0.679 |    1.413 | 
     | U304     | B v -> Y v          | OR2X2   | 0.013 | 0.053 |   0.732 |    1.466 | 
     | U302     | B v -> Y v          | OR2X2   | 0.059 | 0.087 |   0.819 |    1.553 | 
     | U258     | A v -> Y ^          | INVX4   | 0.373 | 0.147 |   0.966 |    1.700 | 
     | U272     | B ^ -> Y ^          | OR2X2   | 0.130 | 0.103 |   1.069 |    1.803 | 
     | U273     | A ^ -> Y v          | INVX2   | 0.306 | 0.155 |   1.224 |    1.958 | 
     | U457     | A v -> Y v          | AND2X2  | 0.131 | 0.122 |   1.345 |    2.079 | 
     | U458     | A v -> Y ^          | INVX1   | 0.001 | 0.047 |   1.393 |    2.127 | 
     | U568     | B ^ -> Y v          | NAND2X1 | 0.037 | 0.023 |   1.416 |    2.150 | 
     |          | reg_write_addr[4] v |         | 0.037 | 0.000 |   1.416 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.096
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.428
- Arrival Time                  1.680
= Slack Time                    0.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.747 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.059 | 0.035 |   0.035 |    0.783 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.054 | 0.056 |   0.092 |    0.839 | 
     | \burst_addr_d_reg[4]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.128 |   0.220 |    0.967 | 
     | FE_OFCC10_N43          | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.267 |    1.014 | 
     | U443                   | A ^ -> Y ^   | BUFX2   | 0.051 | 0.063 |   0.329 |    1.077 | 
     | U628                   | A ^ -> Y v   | NAND3X1 | 0.015 | 0.026 |   0.355 |    1.102 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.389 |    1.136 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   0.426 |    1.173 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.013 | 0.037 |   0.463 |    1.210 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.063 | 0.057 |   0.520 |    1.267 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.053 |   0.573 |    1.320 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.052 |   0.625 |    1.372 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.037 | 0.053 |   0.677 |    1.425 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   0.724 |    1.471 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.772 |    1.520 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.046 |   0.819 |    1.566 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.047 |   0.865 |    1.613 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.031 | 0.047 |   0.912 |    1.659 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.960 |    1.708 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.007 |    1.754 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.044 |   1.051 |    1.798 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.097 |    1.844 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.026 | 0.044 |   1.142 |    1.889 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.046 |   1.187 |    1.935 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.045 |   1.232 |    1.979 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.046 |   1.279 |    2.026 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.054 |   1.332 |    2.080 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.047 |   1.379 |    2.127 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.053 |   1.433 |    2.180 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.033 | 0.050 |   1.482 |    2.230 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.051 |   1.534 |    2.281 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   1.580 |    2.327 | 
     | U652                   | A ^ -> Y v   | OAI21X1 | 0.108 | 0.023 |   1.603 |    2.351 | 
     | U375                   | B v -> Y v   | OR2X2   | 0.019 | 0.065 |   1.668 |    2.415 | 
     | U374                   | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   1.680 |    2.427 | 
     | \burst_addr_d_reg[30]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.680 |    2.428 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.747 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.712 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -0.654 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.057 | 0.003 |   0.096 |   -0.651 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.093
- Setup                         0.082
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.663
= Slack Time                    0.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.798 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.059 | 0.035 |   0.035 |    0.833 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.054 | 0.056 |   0.092 |    0.889 | 
     | \burst_addr_d_reg[4]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.128 |   0.220 |    1.017 | 
     | FE_OFCC10_N43          | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.267 |    1.064 | 
     | U443                   | A ^ -> Y ^   | BUFX2   | 0.051 | 0.063 |   0.329 |    1.127 | 
     | U628                   | A ^ -> Y v   | NAND3X1 | 0.015 | 0.026 |   0.355 |    1.153 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.389 |    1.187 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   0.426 |    1.224 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.013 | 0.037 |   0.463 |    1.261 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.063 | 0.057 |   0.520 |    1.318 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.053 |   0.573 |    1.371 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.052 |   0.625 |    1.422 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.037 | 0.053 |   0.677 |    1.475 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   0.724 |    1.522 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.772 |    1.570 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.046 |   0.819 |    1.616 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.047 |   0.865 |    1.663 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.031 | 0.047 |   0.912 |    1.710 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.960 |    1.758 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.007 |    1.805 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.044 |   1.051 |    1.848 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.097 |    1.895 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.026 | 0.044 |   1.142 |    1.939 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.046 |   1.187 |    1.985 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.045 |   1.232 |    2.030 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.046 |   1.279 |    2.076 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.054 |   1.332 |    2.130 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.047 |   1.379 |    2.177 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.053 |   1.433 |    2.230 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.033 | 0.050 |   1.482 |    2.280 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.051 |   1.534 |    2.331 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   1.580 |    2.378 | 
     | U373                   | A ^ -> Y ^   | OR2X2   | 0.024 | 0.046 |   1.626 |    2.424 | 
     | U372                   | A ^ -> Y v   | INVX1   | 0.035 | 0.037 |   1.663 |    2.461 | 
     | \burst_addr_d_reg[29]  | D v          | DFFSR   | 0.035 | 0.001 |   1.663 |    2.461 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.798 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.762 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.053 | 0.054 |   0.090 |   -0.708 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.053 | 0.004 |   0.093 |   -0.704 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[1] (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.347
= Slack Time                    0.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  ^    |        | 0.033 |       |   0.633 |    1.436 | 
     | U518     | A ^ -> Y v          | INVX1  | 0.044 | 0.046 |   0.679 |    1.481 | 
     | U304     | B v -> Y v          | OR2X2  | 0.013 | 0.053 |   0.732 |    1.535 | 
     | U302     | B v -> Y v          | OR2X2  | 0.059 | 0.087 |   0.819 |    1.622 | 
     | U258     | A v -> Y ^          | INVX4  | 0.373 | 0.147 |   0.966 |    1.768 | 
     | U272     | B ^ -> Y ^          | OR2X2  | 0.130 | 0.103 |   1.069 |    1.871 | 
     | U273     | A ^ -> Y v          | INVX2  | 0.306 | 0.155 |   1.224 |    2.027 | 
     | U566     | A v -> Y v          | AND2X2 | 0.132 | 0.123 |   1.347 |    2.150 | 
     |          | reg_write_addr[1] v |        | 0.132 | 0.000 |   1.347 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[0] (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.347
= Slack Time                    0.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  ^    |        | 0.033 |       |   0.633 |    1.436 | 
     | U518     | A ^ -> Y v          | INVX1  | 0.044 | 0.046 |   0.679 |    1.481 | 
     | U304     | B v -> Y v          | OR2X2  | 0.013 | 0.053 |   0.732 |    1.535 | 
     | U302     | B v -> Y v          | OR2X2  | 0.059 | 0.087 |   0.819 |    1.622 | 
     | U258     | A v -> Y ^          | INVX4  | 0.373 | 0.147 |   0.966 |    1.768 | 
     | U272     | B ^ -> Y ^          | OR2X2  | 0.130 | 0.103 |   1.069 |    1.871 | 
     | U273     | A ^ -> Y v          | INVX2  | 0.306 | 0.155 |   1.224 |    2.027 | 
     | U565     | A v -> Y v          | AND2X2 | 0.132 | 0.123 |   1.347 |    2.150 | 
     |          | reg_write_addr[0] v |        | 0.132 | 0.000 |   1.347 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[2] (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.346
= Slack Time                    0.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  ^    |        | 0.033 |       |   0.633 |    1.437 | 
     | U518     | A ^ -> Y v          | INVX1  | 0.044 | 0.046 |   0.679 |    1.483 | 
     | U304     | B v -> Y v          | OR2X2  | 0.013 | 0.053 |   0.732 |    1.536 | 
     | U302     | B v -> Y v          | OR2X2  | 0.059 | 0.087 |   0.819 |    1.623 | 
     | U258     | A v -> Y ^          | INVX4  | 0.373 | 0.147 |   0.966 |    1.770 | 
     | U272     | B ^ -> Y ^          | OR2X2  | 0.130 | 0.103 |   1.069 |    1.873 | 
     | U273     | A ^ -> Y v          | INVX2  | 0.306 | 0.155 |   1.224 |    2.028 | 
     | U567     | A v -> Y v          | AND2X2 | 0.131 | 0.122 |   1.346 |    2.150 | 
     |          | reg_write_addr[2] v |        | 0.131 | 0.000 |   1.346 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.093
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.425
- Arrival Time                  1.585
= Slack Time                    0.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.839 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.059 | 0.035 |   0.035 |    0.875 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.054 | 0.056 |   0.092 |    0.931 | 
     | \burst_addr_d_reg[4]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.128 |   0.220 |    1.059 | 
     | FE_OFCC10_N43          | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.267 |    1.106 | 
     | U443                   | A ^ -> Y ^   | BUFX2   | 0.051 | 0.063 |   0.329 |    1.169 | 
     | U628                   | A ^ -> Y v   | NAND3X1 | 0.015 | 0.026 |   0.355 |    1.194 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.389 |    1.228 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   0.426 |    1.265 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.013 | 0.037 |   0.463 |    1.302 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.063 | 0.057 |   0.520 |    1.359 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.053 |   0.573 |    1.412 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.052 |   0.625 |    1.464 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.037 | 0.053 |   0.677 |    1.517 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   0.724 |    1.563 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.772 |    1.612 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.046 |   0.819 |    1.658 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.047 |   0.865 |    1.705 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.031 | 0.047 |   0.912 |    1.752 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.960 |    1.800 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.007 |    1.846 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.044 |   1.051 |    1.890 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.097 |    1.937 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.026 | 0.044 |   1.142 |    1.981 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.046 |   1.187 |    2.027 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.045 |   1.232 |    2.072 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.046 |   1.279 |    2.118 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.054 |   1.332 |    2.172 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.047 |   1.379 |    2.219 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.053 |   1.433 |    2.272 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.033 | 0.050 |   1.482 |    2.322 | 
     | U650                   | A ^ -> Y v   | OAI21X1 | 0.107 | 0.024 |   1.506 |    2.345 | 
     | U371                   | B v -> Y v   | OR2X2   | 0.026 | 0.071 |   1.577 |    2.416 | 
     | U370                   | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   1.585 |    2.425 | 
     | \burst_addr_d_reg[28]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.585 |    2.425 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.839 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.804 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.053 | 0.054 |   0.090 |   -0.750 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.053 | 0.003 |   0.093 |   -0.746 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.095
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.453
- Arrival Time                  1.588
= Slack Time                    0.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.498 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.576 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    1.620 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    1.705 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.009 | 0.053 |   0.892 |    1.757 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.306 | 0.203 |   1.095 |    1.960 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1    | 0.058 | 0.106 |   1.201 |    2.066 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1    | 0.052 | 0.078 |   1.279 |    2.144 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1    | 0.059 | 0.082 |   1.362 |    2.227 | 
     | \intadd_0/U2                   | C ^ -> YC ^      | FAX1    | 0.043 | 0.073 |   1.435 |    2.300 | 
     | U547                           | A ^ -> Y ^       | XOR2X1  | 0.060 | 0.050 |   1.485 |    2.349 | 
     | U548                           | A ^ -> Y v       | XNOR2X1 | 0.038 | 0.040 |   1.525 |    2.390 | 
     | U549                           | B v -> Y ^       | MUX2X1  | 0.056 | 0.063 |   1.588 |    2.453 | 
     | \wchrsp_fifo/depth_left_reg[5] | D ^              | DFFSR   | 0.056 | 0.000 |   1.588 |    2.453 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.865 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.830 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -0.773 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.054 | 0.004 |   0.095 |   -0.770 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.094
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.425
- Arrival Time                  1.532
= Slack Time                    0.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.893 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.059 | 0.035 |   0.035 |    0.929 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.054 | 0.056 |   0.092 |    0.985 | 
     | \burst_addr_d_reg[4]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.128 |   0.220 |    1.113 | 
     | FE_OFCC10_N43          | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.267 |    1.160 | 
     | U443                   | A ^ -> Y ^   | BUFX2   | 0.051 | 0.063 |   0.329 |    1.223 | 
     | U628                   | A ^ -> Y v   | NAND3X1 | 0.015 | 0.026 |   0.355 |    1.248 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.389 |    1.282 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   0.426 |    1.319 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.013 | 0.037 |   0.463 |    1.356 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.063 | 0.057 |   0.520 |    1.413 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.053 |   0.573 |    1.466 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.052 |   0.625 |    1.518 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.037 | 0.053 |   0.677 |    1.571 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   0.724 |    1.617 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.772 |    1.666 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.046 |   0.818 |    1.712 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.047 |   0.865 |    1.759 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.031 | 0.047 |   0.912 |    1.806 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.960 |    1.854 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.007 |    1.900 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.044 |   1.050 |    1.944 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.097 |    1.991 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.026 | 0.044 |   1.141 |    2.035 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.046 |   1.187 |    2.081 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.045 |   1.232 |    2.126 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.046 |   1.278 |    2.172 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.054 |   1.332 |    2.226 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.047 |   1.379 |    2.273 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.053 |   1.433 |    2.326 | 
     | U649                   | A ^ -> Y v   | OAI21X1 | 0.108 | 0.026 |   1.459 |    2.353 | 
     | U369                   | B v -> Y v   | OR2X2   | 0.022 | 0.067 |   1.526 |    2.419 | 
     | U368                   | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   1.532 |    2.425 | 
     | \burst_addr_d_reg[27]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.532 |    2.425 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.893 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.858 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.052 | 0.054 |   0.089 |   -0.804 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.052 | 0.005 |   0.094 |   -0.800 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.090
- Setup                         0.072
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.468
- Arrival Time                  1.529
= Slack Time                    0.939
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                  |        |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+--------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |        | 0.033 |       |   0.633 |    1.572 | 
     | U511                           | A ^ -> Y ^       | AND2X2 | 0.074 | 0.078 |   0.711 |    1.650 | 
     | U267                           | B ^ -> Y ^       | AND2X2 | 0.157 | 0.044 |   0.755 |    1.695 | 
     | U448                           | A ^ -> Y v       | INVX1  | 0.044 | 0.084 |   0.840 |    1.779 | 
     | U234                           | B v -> Y v       | OR2X2  | 0.009 | 0.053 |   0.892 |    1.832 | 
     | U510                           | A v -> Y ^       | INVX1  | 0.306 | 0.203 |   1.095 |    2.034 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1   | 0.058 | 0.106 |   1.201 |    2.140 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1   | 0.052 | 0.078 |   1.279 |    2.219 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1   | 0.059 | 0.082 |   1.362 |    2.301 | 
     | \intadd_0/U2                   | C ^ -> YS v      | FAX1   | 0.012 | 0.085 |   1.447 |    2.386 | 
     | U540                           | B v -> Y ^       | MUX2X1 | 0.048 | 0.051 |   1.498 |    2.437 | 
     | U541                           | A ^ -> Y v       | INVX1  | 0.015 | 0.030 |   1.528 |    2.468 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v              | DFFSR  | 0.015 | 0.000 |   1.529 |    2.468 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.939 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.904 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -0.853 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.048 | 0.004 |   0.090 |   -0.849 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.096
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.427
- Arrival Time                  1.473
= Slack Time                    0.954
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.954 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.059 | 0.035 |   0.035 |    0.990 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.054 | 0.056 |   0.092 |    1.046 | 
     | \burst_addr_d_reg[4]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.128 |   0.220 |    1.174 | 
     | FE_OFCC10_N43          | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.267 |    1.221 | 
     | U443                   | A ^ -> Y ^   | BUFX2   | 0.051 | 0.063 |   0.329 |    1.284 | 
     | U628                   | A ^ -> Y v   | NAND3X1 | 0.015 | 0.026 |   0.355 |    1.309 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.389 |    1.343 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   0.426 |    1.380 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.013 | 0.037 |   0.463 |    1.417 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.063 | 0.057 |   0.520 |    1.474 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.053 |   0.573 |    1.527 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.052 |   0.625 |    1.579 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.037 | 0.053 |   0.677 |    1.632 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   0.724 |    1.678 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.772 |    1.727 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.046 |   0.819 |    1.773 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.047 |   0.865 |    1.820 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.031 | 0.047 |   0.912 |    1.866 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.960 |    1.915 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.007 |    1.961 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.044 |   1.051 |    2.005 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.097 |    2.051 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.026 | 0.044 |   1.142 |    2.096 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.046 |   1.187 |    2.141 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.045 |   1.232 |    2.186 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.046 |   1.279 |    2.233 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.054 |   1.332 |    2.287 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.047 |   1.379 |    2.333 | 
     | U648                   | A ^ -> Y v   | OAI21X1 | 0.108 | 0.023 |   1.403 |    2.357 | 
     | U367                   | B v -> Y v   | OR2X2   | 0.018 | 0.064 |   1.466 |    2.421 | 
     | U366                   | A v -> Y ^   | INVX1   | 0.478 | 0.007 |   1.473 |    2.427 | 
     | \burst_addr_d_reg[26]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.473 |    2.427 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.954 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.919 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -0.861 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.057 | 0.003 |   0.096 |   -0.858 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.089
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.448
- Arrival Time                  1.482
= Slack Time                    0.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.599 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.677 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    1.721 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    1.806 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.009 | 0.053 |   0.892 |    1.858 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.306 | 0.203 |   1.095 |    2.061 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.252 | 0.099 |   1.194 |    2.160 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.087 | 0.081 |   1.275 |    2.241 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.060 | 0.088 |   1.363 |    2.329 | 
     | U451                           | A v -> Y ^       | INVX1   | 0.013 | 0.042 |   1.404 |    2.370 | 
     | U379                           | A ^ -> Y ^       | AND2X2  | 0.010 | 0.034 |   1.438 |    2.404 | 
     | U378                           | A ^ -> Y v       | INVX1   | 0.013 | 0.017 |   1.455 |    2.421 | 
     | U546                           | C v -> Y ^       | OAI21X1 | 0.053 | 0.027 |   1.482 |    2.448 | 
     | \wchrsp_fifo/depth_left_reg[1] | D ^              | DFFSR   | 0.053 | 0.000 |   1.482 |    2.448 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.966 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.931 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -0.880 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.048 | 0.003 |   0.089 |   -0.877 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.095
- Setup                         0.109
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.437
- Arrival Time                  1.456
= Slack Time                    0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.614 | 
     | U511                            | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.692 | 
     | U266                            | B ^ -> Y ^       | AND2X2  | 0.019 | 0.041 |   0.752 |    1.733 | 
     | U430                            | A ^ -> Y v       | INVX1   | 0.031 | 0.032 |   0.784 |    1.765 | 
     | U513                            | A v -> Y v       | AND2X2  | 0.142 | 0.092 |   0.876 |    1.856 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1    | 0.035 | 0.125 |   1.000 |    1.981 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1    | 0.041 | 0.092 |   1.092 |    2.073 | 
     | \intadd_1/U3                    | C v -> YC v      | FAX1    | 0.049 | 0.099 |   1.191 |    2.171 | 
     | \intadd_1/U2                    | C v -> YS v      | FAX1    | 0.013 | 0.086 |   1.276 |    2.257 | 
     | U377                            | B v -> Y v       | AND2X2  | 0.029 | 0.038 |   1.314 |    2.295 | 
     | U376                            | A v -> Y ^       | INVX1   | 0.478 | 0.014 |   1.328 |    2.309 | 
     | U531                            | C ^ -> Y v       | OAI21X1 | 0.144 | 0.128 |   1.456 |    2.437 | 
     | \wchaddr_fifo/depth_left_reg[4] | D v              | DFFSR   | 0.144 | 0.000 |   1.456 |    2.437 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.981 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.945 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -0.889 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.054 | 0.004 |   0.095 |   -0.885 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.090
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.422
- Arrival Time                  1.420
= Slack Time                    1.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.634 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.712 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    1.756 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    1.841 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.009 | 0.053 |   0.892 |    1.893 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.306 | 0.203 |   1.095 |    2.096 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.252 | 0.099 |   1.194 |    2.195 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.087 | 0.081 |   1.275 |    2.276 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.060 | 0.088 |   1.363 |    2.364 | 
     | U542                           | S v -> Y v       | MUX2X1  | 0.022 | 0.050 |   1.413 |    2.414 | 
     | U543                           | A v -> Y ^       | INVX1   | 0.478 | 0.008 |   1.420 |    2.421 | 
     | \wchrsp_fifo/depth_left_reg[3] | D ^              | DFFSR   | 0.478 | 0.000 |   1.420 |    2.422 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.001 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.966 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -0.915 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.048 | 0.004 |   0.090 |   -0.911 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.096
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.428
- Arrival Time                  1.426
= Slack Time                    1.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.001 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.059 | 0.035 |   0.035 |    1.037 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.054 | 0.056 |   0.092 |    1.093 | 
     | \burst_addr_d_reg[4]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.128 |   0.220 |    1.221 | 
     | FE_OFCC10_N43          | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.267 |    1.268 | 
     | U443                   | A ^ -> Y ^   | BUFX2   | 0.051 | 0.063 |   0.329 |    1.330 | 
     | U628                   | A ^ -> Y v   | NAND3X1 | 0.015 | 0.026 |   0.355 |    1.356 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.389 |    1.390 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   0.426 |    1.427 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.013 | 0.037 |   0.463 |    1.464 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.063 | 0.057 |   0.520 |    1.521 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.053 |   0.573 |    1.574 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.052 |   0.625 |    1.626 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.037 | 0.053 |   0.677 |    1.679 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   0.724 |    1.725 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.772 |    1.773 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.046 |   0.819 |    1.820 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.047 |   0.865 |    1.867 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.031 | 0.047 |   0.912 |    1.913 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.960 |    1.962 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.007 |    2.008 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.044 |   1.051 |    2.052 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.097 |    2.098 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.026 | 0.044 |   1.142 |    2.143 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.046 |   1.187 |    2.188 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.045 |   1.232 |    2.233 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.046 |   1.279 |    2.280 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.054 |   1.332 |    2.334 | 
     | U647                   | A ^ -> Y v   | OAI21X1 | 0.106 | 0.025 |   1.358 |    2.359 | 
     | U365                   | B v -> Y v   | OR2X2   | 0.018 | 0.063 |   1.420 |    2.422 | 
     | U364                   | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   1.426 |    2.427 | 
     | \burst_addr_d_reg[25]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.426 |    2.428 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.001 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.966 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -0.908 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.057 | 0.003 |   0.096 |   -0.905 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.090
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.421
- Arrival Time                  1.414
= Slack Time                    1.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.640 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.718 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    1.762 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    1.847 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.009 | 0.053 |   0.892 |    1.899 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.306 | 0.203 |   1.095 |    2.102 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.252 | 0.099 |   1.194 |    2.201 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.087 | 0.081 |   1.275 |    2.282 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.060 | 0.088 |   1.363 |    2.370 | 
     | U544                           | S v -> Y v       | MUX2X1  | 0.017 | 0.046 |   1.409 |    2.416 | 
     | U545                           | A v -> Y ^       | INVX1   | 0.478 | 0.005 |   1.414 |    2.421 | 
     | \wchrsp_fifo/depth_left_reg[2] | D ^              | DFFSR   | 0.478 | 0.000 |   1.414 |    2.421 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.007 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.972 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -0.921 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.048 | 0.004 |   0.090 |   -0.917 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.090
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.449
- Arrival Time                  1.417
= Slack Time                    1.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.665 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.743 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    1.788 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    1.872 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.009 | 0.053 |   0.892 |    1.925 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.306 | 0.203 |   1.095 |    2.128 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.252 | 0.099 |   1.194 |    2.226 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.087 | 0.081 |   1.275 |    2.308 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.060 | 0.088 |   1.363 |    2.395 | 
     | U550                           | A v -> Y ^       | XNOR2X1 | 0.051 | 0.054 |   1.416 |    2.449 | 
     | \wchrsp_fifo/depth_left_reg[0] | D ^              | DFFSR   | 0.051 | 0.000 |   1.417 |    2.449 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.032 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.997 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -0.946 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.048 | 0.004 |   0.090 |   -0.943 | 
     +--------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.091
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.423
- Arrival Time                  1.379
= Slack Time                    1.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.044 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.059 | 0.035 |   0.035 |    1.079 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.054 | 0.056 |   0.092 |    1.136 | 
     | \burst_addr_d_reg[4]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.128 |   0.220 |    1.263 | 
     | FE_OFCC10_N43          | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.267 |    1.310 | 
     | U443                   | A ^ -> Y ^   | BUFX2   | 0.051 | 0.063 |   0.329 |    1.373 | 
     | U628                   | A ^ -> Y v   | NAND3X1 | 0.015 | 0.026 |   0.355 |    1.399 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.389 |    1.433 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   0.426 |    1.470 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.013 | 0.037 |   0.463 |    1.507 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.063 | 0.057 |   0.520 |    1.564 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.053 |   0.573 |    1.617 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.052 |   0.625 |    1.668 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.037 | 0.053 |   0.677 |    1.721 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   0.724 |    1.768 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.772 |    1.816 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.046 |   0.819 |    1.862 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.047 |   0.865 |    1.909 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.031 | 0.047 |   0.912 |    1.956 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.960 |    2.004 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.007 |    2.051 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.044 |   1.051 |    2.094 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.097 |    2.141 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.026 | 0.044 |   1.142 |    2.185 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.046 |   1.187 |    2.231 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.045 |   1.232 |    2.276 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.046 |   1.279 |    2.322 | 
     | U646                   | A ^ -> Y v   | OAI21X1 | 0.111 | 0.026 |   1.305 |    2.348 | 
     | U363                   | B v -> Y v   | OR2X2   | 0.022 | 0.067 |   1.372 |    2.416 | 
     | U362                   | A v -> Y ^   | INVX1   | 0.478 | 0.007 |   1.379 |    2.423 | 
     | \burst_addr_d_reg[24]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.379 |    2.423 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.044 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.008 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.050 | 0.052 |   0.088 |   -0.956 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.050 | 0.003 |   0.091 |   -0.953 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.095
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.452
- Arrival Time                  1.409
= Slack Time                    1.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.677 | 
     | U511                            | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.755 | 
     | U266                            | B ^ -> Y ^       | AND2X2  | 0.019 | 0.041 |   0.752 |    1.796 | 
     | U430                            | A ^ -> Y v       | INVX1   | 0.031 | 0.032 |   0.784 |    1.828 | 
     | U513                            | A v -> Y v       | AND2X2  | 0.142 | 0.092 |   0.876 |    1.920 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1    | 0.035 | 0.125 |   1.000 |    2.044 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1    | 0.041 | 0.092 |   1.092 |    2.136 | 
     | \intadd_1/U3                    | C v -> YC v      | FAX1    | 0.049 | 0.099 |   1.191 |    2.234 | 
     | \intadd_1/U2                    | C v -> YC v      | FAX1    | 0.028 | 0.085 |   1.276 |    2.320 | 
     | U532                            | A v -> Y ^       | XOR2X1  | 0.058 | 0.045 |   1.321 |    2.365 | 
     | U533                            | A ^ -> Y v       | XNOR2X1 | 0.022 | 0.037 |   1.358 |    2.402 | 
     | U534                            | A v -> Y ^       | MUX2X1  | 0.055 | 0.050 |   1.408 |    2.452 | 
     | \wchaddr_fifo/depth_left_reg[5] | D ^              | DFFSR   | 0.055 | 0.000 |   1.409 |    2.452 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.044 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.008 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -0.952 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.054 | 0.003 |   0.095 |   -0.949 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \burst_addr_d_reg[23] /CLK 
Endpoint:   \burst_addr_d_reg[23] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.091
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.423
- Arrival Time                  1.332
= Slack Time                    1.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.092 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.059 | 0.035 |   0.035 |    1.127 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.054 | 0.056 |   0.092 |    1.183 | 
     | \burst_addr_d_reg[4]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.128 |   0.220 |    1.311 | 
     | FE_OFCC10_N43          | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.267 |    1.358 | 
     | U443                   | A ^ -> Y ^   | BUFX2   | 0.051 | 0.063 |   0.329 |    1.421 | 
     | U628                   | A ^ -> Y v   | NAND3X1 | 0.015 | 0.026 |   0.355 |    1.446 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.389 |    1.480 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   0.426 |    1.517 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.013 | 0.037 |   0.463 |    1.554 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.063 | 0.057 |   0.520 |    1.611 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.053 |   0.573 |    1.664 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.036 | 0.052 |   0.625 |    1.716 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.037 | 0.053 |   0.677 |    1.769 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.046 |   0.724 |    1.815 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.772 |    1.864 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.046 |   0.819 |    1.910 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.030 | 0.047 |   0.865 |    1.957 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.031 | 0.047 |   0.912 |    2.004 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.032 | 0.048 |   0.960 |    2.052 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.007 |    2.098 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.027 | 0.044 |   1.051 |    2.142 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.029 | 0.047 |   1.097 |    2.189 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.026 | 0.044 |   1.141 |    2.233 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.046 |   1.187 |    2.279 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.028 | 0.045 |   1.232 |    2.324 | 
     | U645                   | A ^ -> Y v   | OAI21X1 | 0.106 | 0.021 |   1.253 |    2.345 | 
     | U361                   | B v -> Y v   | OR2X2   | 0.019 | 0.065 |   1.318 |    2.409 | 
     | U360                   | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   1.331 |    2.423 | 
     | \burst_addr_d_reg[23]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.332 |    2.423 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.091 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.056 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.050 | 0.052 |   0.088 |   -1.004 | 
     | \burst_addr_d_reg[23]  | CLK ^        | DFFSR | 0.050 | 0.004 |   0.091 |   -1.000 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.094
- Setup                         0.090
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.453
- Arrival Time                  1.347
= Slack Time                    1.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.106 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.059 | 0.035 |   0.035 |    1.141 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.048 | 0.051 |   0.086 |    1.192 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.016 | 0.127 |   0.213 |    1.319 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.247 |    1.353 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.028 | 0.052 |   0.299 |    1.405 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.009 | 0.052 |   0.350 |    1.456 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.001 |   0.352 |    1.458 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.075 | 0.013 |   0.365 |    1.471 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.015 | 0.039 |   0.404 |    1.510 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.144 | 0.090 |   0.494 |    1.600 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.252 | 0.065 |   0.559 |    1.665 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.127 | 0.108 |   0.667 |    1.773 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.062 |   0.729 |    1.835 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.024 | 0.059 |   0.788 |    1.894 | 
     | U557                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.797 |    1.903 | 
     | U558                           | C ^ -> Y v   | AOI21X1 | 0.122 | 0.141 |   0.938 |    2.044 | 
     | FE_OFCC76_n516                 | A v -> Y v   | BUFX2   | 0.025 | 0.056 |   0.994 |    2.100 | 
     | U426                           | A v -> Y v   | BUFX2   | 0.015 | 0.044 |   1.037 |    2.143 | 
     | U419                           | B v -> Y v   | AND2X2  | 0.011 | 0.038 |   1.075 |    2.181 | 
     | U418                           | A v -> Y ^   | INVX1   | 0.003 | 0.014 |   1.089 |    2.195 | 
     | U261                           | B ^ -> Y ^   | OR2X2   | 0.010 | 0.044 |   1.133 |    2.239 | 
     | U432                           | A ^ -> Y v   | INVX1   | 0.067 | 0.054 |   1.187 |    2.293 | 
     | U262                           | B v -> Y v   | AND2X2  | 0.025 | 0.064 |   1.251 |    2.357 | 
     | U398                           | A v -> Y v   | AND2X2  | 0.012 | 0.037 |   1.288 |    2.394 | 
     | U397                           | A v -> Y ^   | INVX1   | 0.006 | 0.015 |   1.303 |    2.409 | 
     | U676                           | S ^ -> Y ^   | MUX2X1  | 0.046 | 0.044 |   1.347 |    2.453 | 
     | \wchrsp_fifo/r_ptr_reg[4]      | D ^          | DFFSR   | 0.046 | 0.000 |   1.347 |    2.453 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.071 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.052 | 0.054 |   0.089 |   -1.017 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.052 | 0.004 |   0.094 |   -1.012 | 
     +---------------------------------------------------------------------------------------+ 

