<stg><name>test</name>


<trans_list>

<trans id="502" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="2" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="52" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="69" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="70" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="74" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="76" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="79" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(half* %input_data), !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last_V), !map !58

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(half* %output_data), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last_V), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @test_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
:5  %out = alloca [19208 x half], align 2

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
:6  %out1 = alloca [19208 x half], align 2

]]></Node>
<StgValue><ssdm name="out1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
:7  %out2 = alloca [8064 x half], align 2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
:8  %out3 = alloca [8064 x half], align 2

]]></Node>
<StgValue><ssdm name="out3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
:9  %out4 = alloca [11616 x half], align 2

]]></Node>
<StgValue><ssdm name="out4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
:10  %out5 = alloca [11616 x half], align 2

]]></Node>
<StgValue><ssdm name="out5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
:11  %out6 = alloca [2904 x half], align 2

]]></Node>
<StgValue><ssdm name="out6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
:12  %out18 = alloca [24 x half], align 16

]]></Node>
<StgValue><ssdm name="out18"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
:13  %out_assign = alloca [12 x half], align 16

]]></Node>
<StgValue><ssdm name="out_assign"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln187"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(half* %input_data, i1* %input_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln188"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(half* %output_data, i1* %output_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln189"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i8 [ 0, %0 ], [ %add_ln190, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %m_0 = phi i2 [ 0, %0 ], [ %select_ln197_1, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:2  %i_0 = phi i6 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %icmp_ln190 = icmp eq i8 %indvar_flatten, -103

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:4  %add_ln190 = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln190, label %1, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:0  %m_2 = add i2 %m_0, 1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:2  %icmp_ln191 = icmp eq i6 %i_0, -13

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_0:3  %select_ln197 = select i1 %icmp_ln191, i6 0, i6 %i_0

]]></Node>
<StgValue><ssdm name="select_ln197"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0:4  %select_ln197_1 = select i1 %icmp_ln191, i2 %m_2, i2 %m_0

]]></Node>
<StgValue><ssdm name="select_ln197_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="2">
<![CDATA[
hls_label_0:5  %zext_ln197 = zext i2 %select_ln197_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:6  %mul_ln197 = mul i8 %zext_ln197, 51

]]></Node>
<StgValue><ssdm name="mul_ln197"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="6">
<![CDATA[
hls_label_0:9  %zext_ln197_1 = zext i6 %select_ln197 to i8

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:10  %add_ln197 = add i8 %mul_ln197, %zext_ln197_1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="8">
<![CDATA[
hls_label_0:11  %zext_ln197_2 = zext i8 %add_ln197 to i14

]]></Node>
<StgValue><ssdm name="zext_ln197_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:12  %mul_ln197_1 = mul i14 %zext_ln197_2, 51

]]></Node>
<StgValue><ssdm name="mul_ln197_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:13  %sext_ln197 = sext i14 %mul_ln197_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:14  %input_num_addr = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197

]]></Node>
<StgValue><ssdm name="input_num_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_0:165  %empty_3 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:166  %input_data_val = extractvalue { half, i1 } %empty_3, 0

]]></Node>
<StgValue><ssdm name="input_data_val"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:167  store half %input_data_val, half* %input_num_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:15  %add_ln197_1 = add i14 %mul_ln197_1, 1

]]></Node>
<StgValue><ssdm name="add_ln197_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:16  %sext_ln197_1 = sext i14 %add_ln197_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:17  %input_num_addr_1 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_1

]]></Node>
<StgValue><ssdm name="input_num_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:168  %empty_4 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:169  %input_data_val5 = extractvalue { half, i1 } %empty_4, 0

]]></Node>
<StgValue><ssdm name="input_data_val5"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:170  store half %input_data_val5, half* %input_num_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:18  %add_ln197_2 = add i14 %mul_ln197_1, 2

]]></Node>
<StgValue><ssdm name="add_ln197_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:19  %sext_ln197_2 = sext i14 %add_ln197_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:20  %input_num_addr_2 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_2

]]></Node>
<StgValue><ssdm name="input_num_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:171  %empty_5 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:172  %input_data_val7 = extractvalue { half, i1 } %empty_5, 0

]]></Node>
<StgValue><ssdm name="input_data_val7"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:173  store half %input_data_val7, half* %input_num_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:21  %add_ln197_3 = add i14 %mul_ln197_1, 3

]]></Node>
<StgValue><ssdm name="add_ln197_3"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:22  %sext_ln197_3 = sext i14 %add_ln197_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_3"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:23  %input_num_addr_3 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_3

]]></Node>
<StgValue><ssdm name="input_num_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:174  %empty_6 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:175  %input_data_val9 = extractvalue { half, i1 } %empty_6, 0

]]></Node>
<StgValue><ssdm name="input_data_val9"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:176  store half %input_data_val9, half* %input_num_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:24  %add_ln197_4 = add i14 %mul_ln197_1, 4

]]></Node>
<StgValue><ssdm name="add_ln197_4"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:25  %sext_ln197_4 = sext i14 %add_ln197_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_4"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:26  %input_num_addr_4 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_4

]]></Node>
<StgValue><ssdm name="input_num_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:177  %empty_7 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:178  %input_data_val1 = extractvalue { half, i1 } %empty_7, 0

]]></Node>
<StgValue><ssdm name="input_data_val1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:179  store half %input_data_val1, half* %input_num_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="143" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:27  %add_ln197_5 = add i14 %mul_ln197_1, 5

]]></Node>
<StgValue><ssdm name="add_ln197_5"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:28  %sext_ln197_5 = sext i14 %add_ln197_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_5"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:29  %input_num_addr_5 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_5

]]></Node>
<StgValue><ssdm name="input_num_addr_5"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:180  %empty_8 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:181  %input_data_val2 = extractvalue { half, i1 } %empty_8, 0

]]></Node>
<StgValue><ssdm name="input_data_val2"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:182  store half %input_data_val2, half* %input_num_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:30  %add_ln197_6 = add i14 %mul_ln197_1, 6

]]></Node>
<StgValue><ssdm name="add_ln197_6"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:31  %sext_ln197_6 = sext i14 %add_ln197_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_6"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:32  %input_num_addr_6 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_6

]]></Node>
<StgValue><ssdm name="input_num_addr_6"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:183  %empty_9 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:184  %input_data_val3 = extractvalue { half, i1 } %empty_9, 0

]]></Node>
<StgValue><ssdm name="input_data_val3"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:185  store half %input_data_val3, half* %input_num_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:33  %add_ln197_7 = add i14 %mul_ln197_1, 7

]]></Node>
<StgValue><ssdm name="add_ln197_7"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:34  %sext_ln197_7 = sext i14 %add_ln197_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_7"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:35  %input_num_addr_7 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_7

]]></Node>
<StgValue><ssdm name="input_num_addr_7"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:186  %empty_10 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:187  %input_data_val4 = extractvalue { half, i1 } %empty_10, 0

]]></Node>
<StgValue><ssdm name="input_data_val4"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:188  store half %input_data_val4, half* %input_num_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="161" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:36  %add_ln197_8 = add i14 %mul_ln197_1, 8

]]></Node>
<StgValue><ssdm name="add_ln197_8"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:37  %sext_ln197_8 = sext i14 %add_ln197_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_8"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:38  %input_num_addr_8 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_8

]]></Node>
<StgValue><ssdm name="input_num_addr_8"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:189  %empty_11 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:190  %input_data_val6 = extractvalue { half, i1 } %empty_11, 0

]]></Node>
<StgValue><ssdm name="input_data_val6"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:191  store half %input_data_val6, half* %input_num_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="167" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:39  %add_ln197_9 = add i14 %mul_ln197_1, 9

]]></Node>
<StgValue><ssdm name="add_ln197_9"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:40  %sext_ln197_9 = sext i14 %add_ln197_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_9"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:41  %input_num_addr_9 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_9

]]></Node>
<StgValue><ssdm name="input_num_addr_9"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:192  %empty_12 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:193  %input_data_val8 = extractvalue { half, i1 } %empty_12, 0

]]></Node>
<StgValue><ssdm name="input_data_val8"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:194  store half %input_data_val8, half* %input_num_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="173" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:42  %add_ln197_10 = add i14 %mul_ln197_1, 10

]]></Node>
<StgValue><ssdm name="add_ln197_10"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:43  %sext_ln197_10 = sext i14 %add_ln197_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_10"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:44  %input_num_addr_10 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_10

]]></Node>
<StgValue><ssdm name="input_num_addr_10"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:195  %empty_13 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:196  %input_data_val10 = extractvalue { half, i1 } %empty_13, 0

]]></Node>
<StgValue><ssdm name="input_data_val10"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:197  store half %input_data_val10, half* %input_num_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="179" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:45  %add_ln197_11 = add i14 %mul_ln197_1, 11

]]></Node>
<StgValue><ssdm name="add_ln197_11"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:46  %sext_ln197_11 = sext i14 %add_ln197_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_11"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:47  %input_num_addr_11 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_11

]]></Node>
<StgValue><ssdm name="input_num_addr_11"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:198  %empty_14 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:199  %input_data_val11 = extractvalue { half, i1 } %empty_14, 0

]]></Node>
<StgValue><ssdm name="input_data_val11"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:200  store half %input_data_val11, half* %input_num_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="185" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:48  %add_ln197_12 = add i14 %mul_ln197_1, 12

]]></Node>
<StgValue><ssdm name="add_ln197_12"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:49  %sext_ln197_12 = sext i14 %add_ln197_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_12"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:50  %input_num_addr_12 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_12

]]></Node>
<StgValue><ssdm name="input_num_addr_12"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:201  %empty_15 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:202  %input_data_val12 = extractvalue { half, i1 } %empty_15, 0

]]></Node>
<StgValue><ssdm name="input_data_val12"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:203  store half %input_data_val12, half* %input_num_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="191" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:51  %add_ln197_13 = add i14 %mul_ln197_1, 13

]]></Node>
<StgValue><ssdm name="add_ln197_13"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:52  %sext_ln197_13 = sext i14 %add_ln197_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_13"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:53  %input_num_addr_13 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_13

]]></Node>
<StgValue><ssdm name="input_num_addr_13"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:204  %empty_16 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:205  %input_data_val13 = extractvalue { half, i1 } %empty_16, 0

]]></Node>
<StgValue><ssdm name="input_data_val13"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:206  store half %input_data_val13, half* %input_num_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="197" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:54  %add_ln197_14 = add i14 %mul_ln197_1, 14

]]></Node>
<StgValue><ssdm name="add_ln197_14"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:55  %sext_ln197_14 = sext i14 %add_ln197_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_14"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:56  %input_num_addr_14 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_14

]]></Node>
<StgValue><ssdm name="input_num_addr_14"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:207  %empty_17 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:208  %input_data_val14 = extractvalue { half, i1 } %empty_17, 0

]]></Node>
<StgValue><ssdm name="input_data_val14"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:209  store half %input_data_val14, half* %input_num_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="203" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:57  %add_ln197_15 = add i14 %mul_ln197_1, 15

]]></Node>
<StgValue><ssdm name="add_ln197_15"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:58  %sext_ln197_15 = sext i14 %add_ln197_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_15"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:59  %input_num_addr_15 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_15

]]></Node>
<StgValue><ssdm name="input_num_addr_15"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:210  %empty_18 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:211  %input_data_val15 = extractvalue { half, i1 } %empty_18, 0

]]></Node>
<StgValue><ssdm name="input_data_val15"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:212  store half %input_data_val15, half* %input_num_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="209" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:60  %add_ln197_16 = add i14 %mul_ln197_1, 16

]]></Node>
<StgValue><ssdm name="add_ln197_16"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:61  %sext_ln197_16 = sext i14 %add_ln197_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_16"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:62  %input_num_addr_16 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_16

]]></Node>
<StgValue><ssdm name="input_num_addr_16"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:213  %empty_19 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:214  %input_data_val16 = extractvalue { half, i1 } %empty_19, 0

]]></Node>
<StgValue><ssdm name="input_data_val16"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:215  store half %input_data_val16, half* %input_num_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="215" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:63  %add_ln197_17 = add i14 %mul_ln197_1, 17

]]></Node>
<StgValue><ssdm name="add_ln197_17"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:64  %sext_ln197_17 = sext i14 %add_ln197_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_17"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:65  %input_num_addr_17 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_17

]]></Node>
<StgValue><ssdm name="input_num_addr_17"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:216  %empty_20 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:217  %input_data_val17 = extractvalue { half, i1 } %empty_20, 0

]]></Node>
<StgValue><ssdm name="input_data_val17"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:218  store half %input_data_val17, half* %input_num_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="221" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:66  %add_ln197_18 = add i14 %mul_ln197_1, 18

]]></Node>
<StgValue><ssdm name="add_ln197_18"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:67  %sext_ln197_18 = sext i14 %add_ln197_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_18"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:68  %input_num_addr_18 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_18

]]></Node>
<StgValue><ssdm name="input_num_addr_18"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:219  %empty_21 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:220  %input_data_val18 = extractvalue { half, i1 } %empty_21, 0

]]></Node>
<StgValue><ssdm name="input_data_val18"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:221  store half %input_data_val18, half* %input_num_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="227" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:69  %add_ln197_19 = add i14 %mul_ln197_1, 19

]]></Node>
<StgValue><ssdm name="add_ln197_19"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:70  %sext_ln197_19 = sext i14 %add_ln197_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_19"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:71  %input_num_addr_19 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_19

]]></Node>
<StgValue><ssdm name="input_num_addr_19"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:222  %empty_22 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:223  %input_data_val19 = extractvalue { half, i1 } %empty_22, 0

]]></Node>
<StgValue><ssdm name="input_data_val19"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:224  store half %input_data_val19, half* %input_num_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="233" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:72  %add_ln197_20 = add i14 %mul_ln197_1, 20

]]></Node>
<StgValue><ssdm name="add_ln197_20"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:73  %sext_ln197_20 = sext i14 %add_ln197_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_20"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:74  %input_num_addr_20 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_20

]]></Node>
<StgValue><ssdm name="input_num_addr_20"/></StgValue>
</operation>

<operation id="236" st_id="22" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:225  %empty_23 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:226  %input_data_val20 = extractvalue { half, i1 } %empty_23, 0

]]></Node>
<StgValue><ssdm name="input_data_val20"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:227  store half %input_data_val20, half* %input_num_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="239" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:75  %add_ln197_21 = add i14 %mul_ln197_1, 21

]]></Node>
<StgValue><ssdm name="add_ln197_21"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:76  %sext_ln197_21 = sext i14 %add_ln197_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_21"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:77  %input_num_addr_21 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_21

]]></Node>
<StgValue><ssdm name="input_num_addr_21"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:228  %empty_24 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:229  %input_data_val21 = extractvalue { half, i1 } %empty_24, 0

]]></Node>
<StgValue><ssdm name="input_data_val21"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:230  store half %input_data_val21, half* %input_num_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="245" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:78  %add_ln197_22 = add i14 %mul_ln197_1, 22

]]></Node>
<StgValue><ssdm name="add_ln197_22"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:79  %sext_ln197_22 = sext i14 %add_ln197_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_22"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:80  %input_num_addr_22 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_22

]]></Node>
<StgValue><ssdm name="input_num_addr_22"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:231  %empty_25 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:232  %input_data_val22 = extractvalue { half, i1 } %empty_25, 0

]]></Node>
<StgValue><ssdm name="input_data_val22"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:233  store half %input_data_val22, half* %input_num_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="251" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:81  %add_ln197_23 = add i14 %mul_ln197_1, 23

]]></Node>
<StgValue><ssdm name="add_ln197_23"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:82  %sext_ln197_23 = sext i14 %add_ln197_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_23"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:83  %input_num_addr_23 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_23

]]></Node>
<StgValue><ssdm name="input_num_addr_23"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:234  %empty_26 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:235  %input_data_val23 = extractvalue { half, i1 } %empty_26, 0

]]></Node>
<StgValue><ssdm name="input_data_val23"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:236  store half %input_data_val23, half* %input_num_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="257" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:84  %add_ln197_24 = add i14 %mul_ln197_1, 24

]]></Node>
<StgValue><ssdm name="add_ln197_24"/></StgValue>
</operation>

<operation id="258" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:85  %sext_ln197_24 = sext i14 %add_ln197_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_24"/></StgValue>
</operation>

<operation id="259" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:86  %input_num_addr_24 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_24

]]></Node>
<StgValue><ssdm name="input_num_addr_24"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:237  %empty_27 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:238  %input_data_val24 = extractvalue { half, i1 } %empty_27, 0

]]></Node>
<StgValue><ssdm name="input_data_val24"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:239  store half %input_data_val24, half* %input_num_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="263" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:87  %add_ln197_25 = add i14 %mul_ln197_1, 25

]]></Node>
<StgValue><ssdm name="add_ln197_25"/></StgValue>
</operation>

<operation id="264" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:88  %sext_ln197_25 = sext i14 %add_ln197_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_25"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:89  %input_num_addr_25 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_25

]]></Node>
<StgValue><ssdm name="input_num_addr_25"/></StgValue>
</operation>

<operation id="266" st_id="27" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:240  %empty_28 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:241  %input_data_val25 = extractvalue { half, i1 } %empty_28, 0

]]></Node>
<StgValue><ssdm name="input_data_val25"/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:242  store half %input_data_val25, half* %input_num_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="269" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:90  %add_ln197_26 = add i14 %mul_ln197_1, 26

]]></Node>
<StgValue><ssdm name="add_ln197_26"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:91  %sext_ln197_26 = sext i14 %add_ln197_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_26"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:92  %input_num_addr_26 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_26

]]></Node>
<StgValue><ssdm name="input_num_addr_26"/></StgValue>
</operation>

<operation id="272" st_id="28" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:243  %empty_29 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:244  %input_data_val26 = extractvalue { half, i1 } %empty_29, 0

]]></Node>
<StgValue><ssdm name="input_data_val26"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:245  store half %input_data_val26, half* %input_num_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="275" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:93  %add_ln197_27 = add i14 %mul_ln197_1, 27

]]></Node>
<StgValue><ssdm name="add_ln197_27"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:94  %sext_ln197_27 = sext i14 %add_ln197_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_27"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:95  %input_num_addr_27 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_27

]]></Node>
<StgValue><ssdm name="input_num_addr_27"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:246  %empty_30 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="279" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:247  %input_data_val27 = extractvalue { half, i1 } %empty_30, 0

]]></Node>
<StgValue><ssdm name="input_data_val27"/></StgValue>
</operation>

<operation id="280" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:248  store half %input_data_val27, half* %input_num_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="281" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:96  %add_ln197_28 = add i14 %mul_ln197_1, 28

]]></Node>
<StgValue><ssdm name="add_ln197_28"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:97  %sext_ln197_28 = sext i14 %add_ln197_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_28"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:98  %input_num_addr_28 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_28

]]></Node>
<StgValue><ssdm name="input_num_addr_28"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:249  %empty_31 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:250  %input_data_val28 = extractvalue { half, i1 } %empty_31, 0

]]></Node>
<StgValue><ssdm name="input_data_val28"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:251  store half %input_data_val28, half* %input_num_addr_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="287" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:99  %add_ln197_29 = add i14 %mul_ln197_1, 29

]]></Node>
<StgValue><ssdm name="add_ln197_29"/></StgValue>
</operation>

<operation id="288" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:100  %sext_ln197_29 = sext i14 %add_ln197_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_29"/></StgValue>
</operation>

<operation id="289" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:101  %input_num_addr_29 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_29

]]></Node>
<StgValue><ssdm name="input_num_addr_29"/></StgValue>
</operation>

<operation id="290" st_id="31" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:252  %empty_32 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="291" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:253  %input_data_val29 = extractvalue { half, i1 } %empty_32, 0

]]></Node>
<StgValue><ssdm name="input_data_val29"/></StgValue>
</operation>

<operation id="292" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:254  store half %input_data_val29, half* %input_num_addr_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="293" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:102  %add_ln197_30 = add i14 %mul_ln197_1, 30

]]></Node>
<StgValue><ssdm name="add_ln197_30"/></StgValue>
</operation>

<operation id="294" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:103  %sext_ln197_30 = sext i14 %add_ln197_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_30"/></StgValue>
</operation>

<operation id="295" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:104  %input_num_addr_30 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_30

]]></Node>
<StgValue><ssdm name="input_num_addr_30"/></StgValue>
</operation>

<operation id="296" st_id="32" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:255  %empty_33 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="297" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:256  %input_data_val30 = extractvalue { half, i1 } %empty_33, 0

]]></Node>
<StgValue><ssdm name="input_data_val30"/></StgValue>
</operation>

<operation id="298" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:257  store half %input_data_val30, half* %input_num_addr_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="299" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:105  %add_ln197_31 = add i14 %mul_ln197_1, 31

]]></Node>
<StgValue><ssdm name="add_ln197_31"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:106  %sext_ln197_31 = sext i14 %add_ln197_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_31"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:107  %input_num_addr_31 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_31

]]></Node>
<StgValue><ssdm name="input_num_addr_31"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:258  %empty_34 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:259  %input_data_val31 = extractvalue { half, i1 } %empty_34, 0

]]></Node>
<StgValue><ssdm name="input_data_val31"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:260  store half %input_data_val31, half* %input_num_addr_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="305" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:108  %add_ln197_32 = add i14 %mul_ln197_1, 32

]]></Node>
<StgValue><ssdm name="add_ln197_32"/></StgValue>
</operation>

<operation id="306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:109  %sext_ln197_32 = sext i14 %add_ln197_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_32"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:110  %input_num_addr_32 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_32

]]></Node>
<StgValue><ssdm name="input_num_addr_32"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:261  %empty_35 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:262  %input_data_val32 = extractvalue { half, i1 } %empty_35, 0

]]></Node>
<StgValue><ssdm name="input_data_val32"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:263  store half %input_data_val32, half* %input_num_addr_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="311" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:111  %add_ln197_33 = add i14 %mul_ln197_1, 33

]]></Node>
<StgValue><ssdm name="add_ln197_33"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:112  %sext_ln197_33 = sext i14 %add_ln197_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_33"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:113  %input_num_addr_33 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_33

]]></Node>
<StgValue><ssdm name="input_num_addr_33"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:264  %empty_36 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:265  %input_data_val33 = extractvalue { half, i1 } %empty_36, 0

]]></Node>
<StgValue><ssdm name="input_data_val33"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:266  store half %input_data_val33, half* %input_num_addr_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="317" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:114  %add_ln197_34 = add i14 %mul_ln197_1, 34

]]></Node>
<StgValue><ssdm name="add_ln197_34"/></StgValue>
</operation>

<operation id="318" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:115  %sext_ln197_34 = sext i14 %add_ln197_34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_34"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:116  %input_num_addr_34 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_34

]]></Node>
<StgValue><ssdm name="input_num_addr_34"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:267  %empty_37 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:268  %input_data_val34 = extractvalue { half, i1 } %empty_37, 0

]]></Node>
<StgValue><ssdm name="input_data_val34"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:269  store half %input_data_val34, half* %input_num_addr_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="323" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:117  %add_ln197_35 = add i14 %mul_ln197_1, 35

]]></Node>
<StgValue><ssdm name="add_ln197_35"/></StgValue>
</operation>

<operation id="324" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:118  %sext_ln197_35 = sext i14 %add_ln197_35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_35"/></StgValue>
</operation>

<operation id="325" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:119  %input_num_addr_35 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_35

]]></Node>
<StgValue><ssdm name="input_num_addr_35"/></StgValue>
</operation>

<operation id="326" st_id="37" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:270  %empty_38 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="327" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:271  %input_data_val35 = extractvalue { half, i1 } %empty_38, 0

]]></Node>
<StgValue><ssdm name="input_data_val35"/></StgValue>
</operation>

<operation id="328" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:272  store half %input_data_val35, half* %input_num_addr_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="329" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:120  %add_ln197_36 = add i14 %mul_ln197_1, 36

]]></Node>
<StgValue><ssdm name="add_ln197_36"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:121  %sext_ln197_36 = sext i14 %add_ln197_36 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_36"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:122  %input_num_addr_36 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_36

]]></Node>
<StgValue><ssdm name="input_num_addr_36"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:273  %empty_39 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:274  %input_data_val36 = extractvalue { half, i1 } %empty_39, 0

]]></Node>
<StgValue><ssdm name="input_data_val36"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:275  store half %input_data_val36, half* %input_num_addr_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="335" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:123  %add_ln197_37 = add i14 %mul_ln197_1, 37

]]></Node>
<StgValue><ssdm name="add_ln197_37"/></StgValue>
</operation>

<operation id="336" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:124  %sext_ln197_37 = sext i14 %add_ln197_37 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_37"/></StgValue>
</operation>

<operation id="337" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:125  %input_num_addr_37 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_37

]]></Node>
<StgValue><ssdm name="input_num_addr_37"/></StgValue>
</operation>

<operation id="338" st_id="39" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:276  %empty_40 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="339" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:277  %input_data_val37 = extractvalue { half, i1 } %empty_40, 0

]]></Node>
<StgValue><ssdm name="input_data_val37"/></StgValue>
</operation>

<operation id="340" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:278  store half %input_data_val37, half* %input_num_addr_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="341" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:126  %add_ln197_38 = add i14 %mul_ln197_1, 38

]]></Node>
<StgValue><ssdm name="add_ln197_38"/></StgValue>
</operation>

<operation id="342" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:127  %sext_ln197_38 = sext i14 %add_ln197_38 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_38"/></StgValue>
</operation>

<operation id="343" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:128  %input_num_addr_38 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_38

]]></Node>
<StgValue><ssdm name="input_num_addr_38"/></StgValue>
</operation>

<operation id="344" st_id="40" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:279  %empty_41 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="345" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:280  %input_data_val38 = extractvalue { half, i1 } %empty_41, 0

]]></Node>
<StgValue><ssdm name="input_data_val38"/></StgValue>
</operation>

<operation id="346" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:281  store half %input_data_val38, half* %input_num_addr_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="347" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:129  %add_ln197_39 = add i14 %mul_ln197_1, 39

]]></Node>
<StgValue><ssdm name="add_ln197_39"/></StgValue>
</operation>

<operation id="348" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:130  %sext_ln197_39 = sext i14 %add_ln197_39 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_39"/></StgValue>
</operation>

<operation id="349" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:131  %input_num_addr_39 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_39

]]></Node>
<StgValue><ssdm name="input_num_addr_39"/></StgValue>
</operation>

<operation id="350" st_id="41" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:282  %empty_42 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="351" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:283  %input_data_val39 = extractvalue { half, i1 } %empty_42, 0

]]></Node>
<StgValue><ssdm name="input_data_val39"/></StgValue>
</operation>

<operation id="352" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:284  store half %input_data_val39, half* %input_num_addr_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="353" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:132  %add_ln197_40 = add i14 %mul_ln197_1, 40

]]></Node>
<StgValue><ssdm name="add_ln197_40"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:133  %sext_ln197_40 = sext i14 %add_ln197_40 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_40"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:134  %input_num_addr_40 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_40

]]></Node>
<StgValue><ssdm name="input_num_addr_40"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:285  %empty_43 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:286  %input_data_val40 = extractvalue { half, i1 } %empty_43, 0

]]></Node>
<StgValue><ssdm name="input_data_val40"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:287  store half %input_data_val40, half* %input_num_addr_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="359" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:135  %add_ln197_41 = add i14 %mul_ln197_1, 41

]]></Node>
<StgValue><ssdm name="add_ln197_41"/></StgValue>
</operation>

<operation id="360" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:136  %sext_ln197_41 = sext i14 %add_ln197_41 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_41"/></StgValue>
</operation>

<operation id="361" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:137  %input_num_addr_41 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_41

]]></Node>
<StgValue><ssdm name="input_num_addr_41"/></StgValue>
</operation>

<operation id="362" st_id="43" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:288  %empty_44 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="363" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:289  %input_data_val41 = extractvalue { half, i1 } %empty_44, 0

]]></Node>
<StgValue><ssdm name="input_data_val41"/></StgValue>
</operation>

<operation id="364" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:290  store half %input_data_val41, half* %input_num_addr_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="365" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:138  %add_ln197_42 = add i14 %mul_ln197_1, 42

]]></Node>
<StgValue><ssdm name="add_ln197_42"/></StgValue>
</operation>

<operation id="366" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:139  %sext_ln197_42 = sext i14 %add_ln197_42 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_42"/></StgValue>
</operation>

<operation id="367" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:140  %input_num_addr_42 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_42

]]></Node>
<StgValue><ssdm name="input_num_addr_42"/></StgValue>
</operation>

<operation id="368" st_id="44" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:291  %empty_45 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="369" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:292  %input_data_val42 = extractvalue { half, i1 } %empty_45, 0

]]></Node>
<StgValue><ssdm name="input_data_val42"/></StgValue>
</operation>

<operation id="370" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:293  store half %input_data_val42, half* %input_num_addr_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="371" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:141  %add_ln197_43 = add i14 %mul_ln197_1, 43

]]></Node>
<StgValue><ssdm name="add_ln197_43"/></StgValue>
</operation>

<operation id="372" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:142  %sext_ln197_43 = sext i14 %add_ln197_43 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_43"/></StgValue>
</operation>

<operation id="373" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:143  %input_num_addr_43 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_43

]]></Node>
<StgValue><ssdm name="input_num_addr_43"/></StgValue>
</operation>

<operation id="374" st_id="45" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:294  %empty_46 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="375" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:295  %input_data_val43 = extractvalue { half, i1 } %empty_46, 0

]]></Node>
<StgValue><ssdm name="input_data_val43"/></StgValue>
</operation>

<operation id="376" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:296  store half %input_data_val43, half* %input_num_addr_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="377" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:144  %add_ln197_44 = add i14 %mul_ln197_1, 44

]]></Node>
<StgValue><ssdm name="add_ln197_44"/></StgValue>
</operation>

<operation id="378" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:145  %sext_ln197_44 = sext i14 %add_ln197_44 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_44"/></StgValue>
</operation>

<operation id="379" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:146  %input_num_addr_44 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_44

]]></Node>
<StgValue><ssdm name="input_num_addr_44"/></StgValue>
</operation>

<operation id="380" st_id="46" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:297  %empty_47 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="381" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:298  %input_data_val44 = extractvalue { half, i1 } %empty_47, 0

]]></Node>
<StgValue><ssdm name="input_data_val44"/></StgValue>
</operation>

<operation id="382" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:299  store half %input_data_val44, half* %input_num_addr_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="383" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:147  %add_ln197_45 = add i14 %mul_ln197_1, 45

]]></Node>
<StgValue><ssdm name="add_ln197_45"/></StgValue>
</operation>

<operation id="384" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:148  %sext_ln197_45 = sext i14 %add_ln197_45 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_45"/></StgValue>
</operation>

<operation id="385" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:149  %input_num_addr_45 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_45

]]></Node>
<StgValue><ssdm name="input_num_addr_45"/></StgValue>
</operation>

<operation id="386" st_id="47" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:300  %empty_48 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="387" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:301  %input_data_val45 = extractvalue { half, i1 } %empty_48, 0

]]></Node>
<StgValue><ssdm name="input_data_val45"/></StgValue>
</operation>

<operation id="388" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:302  store half %input_data_val45, half* %input_num_addr_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="389" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:150  %add_ln197_46 = add i14 %mul_ln197_1, 46

]]></Node>
<StgValue><ssdm name="add_ln197_46"/></StgValue>
</operation>

<operation id="390" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:151  %sext_ln197_46 = sext i14 %add_ln197_46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_46"/></StgValue>
</operation>

<operation id="391" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:152  %input_num_addr_46 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_46

]]></Node>
<StgValue><ssdm name="input_num_addr_46"/></StgValue>
</operation>

<operation id="392" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:303  %empty_49 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="393" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:304  %input_data_val46 = extractvalue { half, i1 } %empty_49, 0

]]></Node>
<StgValue><ssdm name="input_data_val46"/></StgValue>
</operation>

<operation id="394" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:305  store half %input_data_val46, half* %input_num_addr_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="395" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:153  %add_ln197_47 = add i14 %mul_ln197_1, 47

]]></Node>
<StgValue><ssdm name="add_ln197_47"/></StgValue>
</operation>

<operation id="396" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:154  %sext_ln197_47 = sext i14 %add_ln197_47 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_47"/></StgValue>
</operation>

<operation id="397" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:155  %input_num_addr_47 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_47

]]></Node>
<StgValue><ssdm name="input_num_addr_47"/></StgValue>
</operation>

<operation id="398" st_id="49" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:306  %empty_50 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="399" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:307  %input_data_val47 = extractvalue { half, i1 } %empty_50, 0

]]></Node>
<StgValue><ssdm name="input_data_val47"/></StgValue>
</operation>

<operation id="400" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:308  store half %input_data_val47, half* %input_num_addr_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="401" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:156  %add_ln197_48 = add i14 %mul_ln197_1, 48

]]></Node>
<StgValue><ssdm name="add_ln197_48"/></StgValue>
</operation>

<operation id="402" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:157  %sext_ln197_48 = sext i14 %add_ln197_48 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_48"/></StgValue>
</operation>

<operation id="403" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:158  %input_num_addr_48 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_48

]]></Node>
<StgValue><ssdm name="input_num_addr_48"/></StgValue>
</operation>

<operation id="404" st_id="50" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:309  %empty_51 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="405" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:310  %input_data_val48 = extractvalue { half, i1 } %empty_51, 0

]]></Node>
<StgValue><ssdm name="input_data_val48"/></StgValue>
</operation>

<operation id="406" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:311  store half %input_data_val48, half* %input_num_addr_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="407" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:159  %add_ln197_49 = add i14 %mul_ln197_1, 49

]]></Node>
<StgValue><ssdm name="add_ln197_49"/></StgValue>
</operation>

<operation id="408" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:160  %sext_ln197_49 = sext i14 %add_ln197_49 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_49"/></StgValue>
</operation>

<operation id="409" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:161  %input_num_addr_49 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_49

]]></Node>
<StgValue><ssdm name="input_num_addr_49"/></StgValue>
</operation>

<operation id="410" st_id="51" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:312  %empty_52 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="411" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:313  %input_data_val49 = extractvalue { half, i1 } %empty_52, 0

]]></Node>
<StgValue><ssdm name="input_data_val49"/></StgValue>
</operation>

<operation id="412" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:314  store half %input_data_val49, half* %input_num_addr_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="413" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 153, i64 153, i64 153)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="414" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:7  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="415" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln193"/></StgValue>
</operation>

<operation id="416" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:162  %add_ln197_50 = add i14 %mul_ln197_1, 50

]]></Node>
<StgValue><ssdm name="add_ln197_50"/></StgValue>
</operation>

<operation id="417" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:163  %sext_ln197_50 = sext i14 %add_ln197_50 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_50"/></StgValue>
</operation>

<operation id="418" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:164  %input_num_addr_50 = getelementptr [7803 x half]* @input_num, i64 0, i64 %sext_ln197_50

]]></Node>
<StgValue><ssdm name="input_num_addr_50"/></StgValue>
</operation>

<operation id="419" st_id="52" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:315  %empty_53 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="420" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:316  %input_data_val50 = extractvalue { half, i1 } %empty_53, 0

]]></Node>
<StgValue><ssdm name="input_data_val50"/></StgValue>
</operation>

<operation id="421" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
hls_label_0:317  store half %input_data_val50, half* %input_num_addr_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="422" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:318  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="423" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:319  %i = add i6 %select_ln197, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="424" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:320  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="425" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
:0  call fastcc void @conv.1([7803 x half]* @input_num, [19208 x half]* %out)

]]></Node>
<StgValue><ssdm name="call_ln203"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="426" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
:0  call fastcc void @conv.1([7803 x half]* @input_num, [19208 x half]* %out)

]]></Node>
<StgValue><ssdm name="call_ln203"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="427" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1  call fastcc void @"relu<8, 49>"([19208 x half]* %out, [19208 x half]* %out1)

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="428" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1  call fastcc void @"relu<8, 49>"([19208 x half]* %out, [19208 x half]* %out1)

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="429" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
:2  call fastcc void @conv([19208 x half]* %out1, [8064 x half]* %out2)

]]></Node>
<StgValue><ssdm name="call_ln210"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="430" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
:2  call fastcc void @conv([19208 x half]* %out1, [8064 x half]* %out2)

]]></Node>
<StgValue><ssdm name="call_ln210"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="431" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3  call fastcc void @"relu<14, 24>"([8064 x half]* %out2, [8064 x half]* %out3)

]]></Node>
<StgValue><ssdm name="call_ln212"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="432" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3  call fastcc void @"relu<14, 24>"([8064 x half]* %out2, [8064 x half]* %out3)

]]></Node>
<StgValue><ssdm name="call_ln212"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="433" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
:4  call fastcc void @conv.2([8064 x half]* %out3, [11616 x half]* %out4)

]]></Node>
<StgValue><ssdm name="call_ln217"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="434" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
:4  call fastcc void @conv.2([8064 x half]* %out3, [11616 x half]* %out4)

]]></Node>
<StgValue><ssdm name="call_ln217"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="435" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:5  call fastcc void @"relu<24, 22>"([11616 x half]* %out4, [11616 x half]* %out5)

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="436" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:5  call fastcc void @"relu<24, 22>"([11616 x half]* %out4, [11616 x half]* %out5)

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="437" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:6  call fastcc void @max_pool([11616 x half]* %out5, [2904 x half]* %out6)

]]></Node>
<StgValue><ssdm name="call_ln223"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="438" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:6  call fastcc void @max_pool([11616 x half]* %out5, [2904 x half]* %out6)

]]></Node>
<StgValue><ssdm name="call_ln223"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="439" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:7  call fastcc void @"mean<24, 11>"([2904 x half]* %out6, [24 x half]* %out18)

]]></Node>
<StgValue><ssdm name="call_ln226"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="440" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:7  call fastcc void @"mean<24, 11>"([2904 x half]* %out6, [24 x half]* %out18)

]]></Node>
<StgValue><ssdm name="call_ln226"/></StgValue>
</operation>

<operation id="441" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %2

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="442" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i4 [ 0, %1 ], [ %i_1, %4 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="443" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln165 = icmp eq i4 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="444" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="445" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="446" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln165, label %"linear<24, 12>.exit.preheader", label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="447" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader.i:0  %zext_ln170 = zext i4 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="448" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader.preheader.i:1  %tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %i_0_i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="449" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.i:2  %zext_ln170_2 = zext i9 %tmp_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln170_2"/></StgValue>
</operation>

<operation id="450" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader.i:3  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="451" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="7">
<![CDATA[
.preheader.preheader.i:4  %zext_ln170_3 = zext i7 %tmp_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln170_3"/></StgValue>
</operation>

<operation id="452" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.i:5  %sub_ln170 = sub i10 %zext_ln170_2, %zext_ln170_3

]]></Node>
<StgValue><ssdm name="sub_ln170"/></StgValue>
</operation>

<operation id="453" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i:6  %out_assign_addr = getelementptr [12 x half]* %out_assign, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="out_assign_addr"/></StgValue>
</operation>

<operation id="454" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:7  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="455" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
linear<24, 12>.exit.preheader:0  br label %"linear<24, 12>.exit"

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="456" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_0_i = phi i5 [ %j, %3 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="457" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:1  %icmp_ln167 = icmp eq i5 %j_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="458" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="459" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:3  %j = add i5 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="460" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln167, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="461" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln170_1 = zext i5 %j_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="462" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="5">
<![CDATA[
:1  %zext_ln170_4 = zext i5 %j_0_i to i10

]]></Node>
<StgValue><ssdm name="zext_ln170_4"/></StgValue>
</operation>

<operation id="463" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln170 = add i10 %sub_ln170, %zext_ln170_4

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="464" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="10">
<![CDATA[
:3  %sext_ln170 = sext i10 %add_ln170 to i64

]]></Node>
<StgValue><ssdm name="sext_ln170"/></StgValue>
</operation>

<operation id="465" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %layerfc_weight_addr = getelementptr [288 x half]* @layerfc_weight, i64 0, i64 %sext_ln170

]]></Node>
<StgValue><ssdm name="layerfc_weight_addr"/></StgValue>
</operation>

<operation id="466" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %out18_addr = getelementptr [24 x half]* %out18, i64 0, i64 %zext_ln170_1

]]></Node>
<StgValue><ssdm name="out18_addr"/></StgValue>
</operation>

<operation id="467" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="5">
<![CDATA[
:6  %out18_load = load half* %out18_addr, align 2

]]></Node>
<StgValue><ssdm name="out18_load"/></StgValue>
</operation>

<operation id="468" st_id="70" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="9">
<![CDATA[
:7  %layerfc_weight_load = load half* %layerfc_weight_addr, align 2

]]></Node>
<StgValue><ssdm name="layerfc_weight_load"/></StgValue>
</operation>

<operation id="469" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %layerfc_bias_addr = getelementptr inbounds [12 x half]* @layerfc_bias, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="layerfc_bias_addr"/></StgValue>
</operation>

<operation id="470" st_id="70" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="4">
<![CDATA[
:1  %layerfc_bias_load = load half* %layerfc_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="layerfc_bias_load"/></StgValue>
</operation>

<operation id="471" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="4">
<![CDATA[
:2  %out_assign_load_1 = load half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="472" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="5">
<![CDATA[
:6  %out18_load = load half* %out18_addr, align 2

]]></Node>
<StgValue><ssdm name="out18_load"/></StgValue>
</operation>

<operation id="473" st_id="71" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="9">
<![CDATA[
:7  %layerfc_weight_load = load half* %layerfc_weight_addr, align 2

]]></Node>
<StgValue><ssdm name="layerfc_weight_load"/></StgValue>
</operation>

<operation id="474" st_id="71" stage="2" lat="2">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_2_i = fmul half %out18_load, %layerfc_weight_load

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="475" st_id="72" stage="1" lat="2">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_2_i = fmul half %out18_load, %layerfc_weight_load

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="476" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="4">
<![CDATA[
:9  %out_assign_load_2 = load half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="477" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="4">
<![CDATA[
:9  %out_assign_load_2 = load half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load_2"/></StgValue>
</operation>

<operation id="478" st_id="73" stage="2" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_3_i = fadd half %out_assign_load_2, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="479" st_id="74" stage="1" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_3_i = fadd half %out_assign_load_2, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="480" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
:11  store half %tmp_3_i, half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="481" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="482" st_id="75" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="4">
<![CDATA[
:1  %layerfc_bias_load = load half* %layerfc_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="layerfc_bias_load"/></StgValue>
</operation>

<operation id="483" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="4">
<![CDATA[
:2  %out_assign_load_1 = load half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load_1"/></StgValue>
</operation>

<operation id="484" st_id="75" stage="2" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i = fadd half %out_assign_load_1, %layerfc_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="485" st_id="76" stage="1" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i = fadd half %out_assign_load_1, %layerfc_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="486" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
:4  store half %tmp_i, half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="487" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="488" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
linear<24, 12>.exit:0  %m1_0 = phi i4 [ %m, %5 ], [ 0, %"linear<24, 12>.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="m1_0"/></StgValue>
</operation>

<operation id="489" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
linear<24, 12>.exit:1  %icmp_ln230 = icmp eq i4 %m1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln230"/></StgValue>
</operation>

<operation id="490" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
linear<24, 12>.exit:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="491" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
linear<24, 12>.exit:3  %m = add i4 %m1_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="492" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
linear<24, 12>.exit:4  br i1 %icmp_ln230, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="493" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln232 = zext i4 %m1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="494" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_assign_addr_1 = getelementptr inbounds [12 x half]* %out_assign, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="out_assign_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="4">
<![CDATA[
:2  %out_assign_load = load half* %out_assign_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load"/></StgValue>
</operation>

<operation id="496" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln233 = icmp eq i4 %m1_0, -5

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="497" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln235"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="498" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="4">
<![CDATA[
:2  %out_assign_load = load half* %out_assign_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load"/></StgValue>
</operation>

<operation id="499" st_id="78" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="16" op_4_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.halfP.i1P(half* %output_data, i1* %output_last_V, half %out_assign_load, i1 %icmp_ln233)

]]></Node>
<StgValue><ssdm name="write_ln185"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="500" st_id="79" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="16" op_4_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.halfP.i1P(half* %output_data, i1* %output_last_V, half %out_assign_load, i1 %icmp_ln233)

]]></Node>
<StgValue><ssdm name="write_ln185"/></StgValue>
</operation>

<operation id="501" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"linear<24, 12>.exit"

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
