Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jul 14 13:25:56 2021
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_control_sets -verbose -file tri_mode_ethernet_mac_0_example_design_control_sets_placed.rpt
| Design       : tri_mode_ethernet_mac_0_example_design
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   183 |
|    Minimum number of control sets                        |   183 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   568 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   183 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |    36 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    11 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             852 |          249 |
| No           | No                    | Yes                    |             123 |           27 |
| No           | Yes                   | No                     |             873 |          284 |
| Yes          | No                    | No                     |             205 |           67 |
| Yes          | No                    | Yes                    |              32 |           10 |
| Yes          | Yes                   | No                     |             907 |          242 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                                                                            Enable Signal                                                                            |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                    |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss                                |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0              |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_stats_valid                                                                   |                                                                                                                                                        |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                               |                                                                                                                                                        |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_stats_valid__0                                                                |                                                                                                                                                        |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                    |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/async_rst4                               |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                |                                                                                                                                                        |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0              |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                       |                                                                                                                                                        |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                      |                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4         |                1 |              1 |         1.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                               |                                                                                                                                                        |                1 |              2 |         2.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                      |                                                                                                                                                        |                1 |              2 |         2.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                              |                1 |              2 |         2.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6_0                                        |                1 |              2 |         2.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_match                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0 |                1 |              3 |         3.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                              |                1 |              3 |         3.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                               |                2 |              3 |         1.50 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                              |                1 |              3 |         3.00 |
|  clk_wiz_0/inst/clk_200                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_2         |                1 |              3 |         3.00 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                    |                2 |              4 |         2.00 |
|  pcs_pma/inst/core_clocking_i/rxuserclk2    |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/initialize_ram0                                                                   |                1 |              4 |         4.00 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                               |                3 |              4 |         1.33 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                              |                1 |              4 |         4.00 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_pll0lock/E[0]                                                                | pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                           |                1 |              4 |         4.00 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                              | pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                           |                3 |              4 |         1.33 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0        |                1 |              4 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg                                  |                1 |              4 |         4.00 |
|  clk_wiz_0/inst/clk_200                     | axi_lite_controller/FSM_sequential_axi_state[3]_i_2_n_0                                                                                                             | example_resets/SR[0]                                                                                                                                   |                1 |              4 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/tx_reset_reg_0                |                2 |              4 |         2.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                      |                                                                                                                                                        |                2 |              4 |         2.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_2_n_0                                                                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_1_n_0                                                                                       |                1 |              4 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | basic_pat_gen_inst/axi_pat_gen_inst/header_count04_out                                                                                                              | basic_pat_gen_inst/axi_pat_gen_inst/header_count[3]_i_1_n_0                                                                                            |                1 |              4 |         4.00 |
|  pcs_pma/inst/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_gtrxreset_gt_d1                                                                   |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/rxuserclk2    |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                    |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/PLL0_RESET_reg_0                                                     |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CRC100_EN                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CE_REG5_OUT                                         |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/rxuserclk2    |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                                 |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CRC100_EN                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CE_REG5_OUT                                         |                2 |              5 |         2.50 |
|  pcs_pma/inst/core_clocking_i/userclk2      | pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_en_12_5_rise                                                                                          | pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div2/reg5                                                                                |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG5_OUT                                            |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk       |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                    |                1 |              5 |         5.00 |
|  clk_wiz_0/inst/clk_200                     | axi_lite_controller/p_10_in                                                                                                                                         | axi_lite_controller/s_axi_awaddr[10]_i_1_n_0                                                                                                           |                1 |              5 |         5.00 |
|  clk_wiz_0/inst/clk_200                     | axi_lite_controller/p_14_in                                                                                                                                         | axi_lite_controller/s_axi_araddr[10]_i_1_n_0                                                                                                           |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                    |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                    |                1 |              5 |         5.00 |
|  clk_wiz_0/inst/clk_200                     | axi_lite_controller/p_8_in                                                                                                                                          | axi_lite_controller/s_axi_wdata[31]_i_1_n_0                                                                                                            |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG5_OUT                                            |                2 |              5 |         2.50 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                           |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg5                                                                                |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | example_resets/reset                                                                                                                                   |                1 |              5 |         5.00 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/rxuserclk2    | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/initialize_counter0                                                                            | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/initialize_ram0                                                                   |                1 |              5 |         5.00 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                    |                1 |              5 |         5.00 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/nReset_w                                                                                                            |                1 |              5 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | example_resets/reset_in00_out                                                                                                                          |                1 |              5 |         5.00 |
|  clk_wiz_0/inst/clk_200                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_reg_reg[0]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                       |                1 |              6 |         6.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr0                                                                                                              | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                           |                1 |              6 |         6.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                               |                3 |              6 |         2.00 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                  |                2 |              6 |         3.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | basic_pat_gen_inst/address_swap_inst/wr_slot1                                                                                                                       | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                1 |              6 |         6.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                          |                1 |              6 |         6.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/enb2                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/next_count_read           |                2 |              6 |         3.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | basic_pat_gen_inst/axi_pat_gen_inst/rx_axis_fifo_tvalid_reg                                                                                                         | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                2 |              6 |         3.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                      |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear        |                2 |              7 |         3.50 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/D[0]                                         |                2 |              7 |         3.50 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/E[0]                                                                                                                     |                                                                                                                                                        |                4 |              8 |         2.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                         |                                                                                                                                                        |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | basic_pat_gen_inst/axi_pat_gen_inst/tdata[7]_i_1_n_0                                                                                                                |                                                                                                                                                        |                4 |              8 |         2.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CRC_CE                                                           |                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/core_gt_common_reset_i/init_wait_count                                                                                                                 |                                                                                                                                                        |                4 |              8 |         2.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                      |                                                                                                                                                        |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                      |                                                                                                                                                        |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                      |                                                                                                                                                        |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CRC_CE                                                           |                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count                                                                   | pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                           |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                        | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                       |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                       |                3 |              8 |         2.67 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count                                                                   | pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                           |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | example_resets/SS[0]                                                                                                                                   |                3 |              8 |         2.67 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/load_source_reg            |                4 |              8 |         2.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                |                1 |              8 |         8.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PAD                                          |                1 |              8 |         8.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                              |                1 |              8 |         8.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                              |                1 |              8 |         8.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                               |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata[7]_i_1_n_0                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                              |                1 |              8 |         8.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                              |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                               |                                                                                                                                                        |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                               |                                                                                                                                                        |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                               |                                                                                                                                                        |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/p_32_in                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SS[0]                                         |                2 |              8 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                        | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                3 |              9 |         3.00 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | example_resets/reset                                                                                                                                   |                2 |              9 |         4.50 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[1]_3                                                                                                  |                                                                                                                                                        |                3 |              9 |         3.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                     | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                3 |              9 |         3.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                        |                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_wiz_0/inst/clk_200                     | axi_lite_controller/addr[9]_i_1_n_0                                                                                                                                 | example_resets/SR[0]                                                                                                                                   |                2 |             10 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[0]_2                                                                                                  |                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_wiz_0/inst/clk_200                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst          |                3 |             10 |         3.33 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/E[0]                                                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg                                  |                4 |             11 |         2.75 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst          |                3 |             11 |         3.67 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr[0]_i_1_n_0                                                                                                       | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                3 |             12 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                       | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                4 |             12 |         3.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | basic_pat_gen_inst/axi_pat_gen_inst/pkt_size0                                                                                                                       | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                2 |             12 |         6.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                       | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                           |                3 |             12 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1__1_n_0                                                                                                    | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                           |                3 |             12 |         4.00 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_roll                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                  |                3 |             12 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                              | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                           |                2 |             12 |         6.00 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                                         | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                  |                3 |             12 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg                                        |                3 |             12 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                              | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                3 |             12 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/p_0_in                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/SR[0]                                    |                4 |             12 |         3.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | basic_pat_gen_inst/axi_pat_gen_inst/byte_count[0]_i_1_n_0                                                                                                           | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                3 |             12 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                       | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                3 |             12 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | basic_pat_gen_inst/axi_pat_gen_inst/credit_count[0]_i_1_n_0                                                                                                         | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |                4 |             13 |         3.25 |
|  pcs_pma/inst/core_clocking_i/rxuserclk2    | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                   | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                      |                4 |             13 |         3.25 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                |                4 |             13 |         3.25 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                      |                5 |             14 |         2.80 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                            |                3 |             14 |         4.67 |
|  pcs_pma/inst/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_out                          |                2 |             14 |         7.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                     |                                                                                                                                                        |                4 |             14 |         3.50 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                         |                4 |             14 |         3.50 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/nReset_w                                                                                                            |                3 |             15 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SS[0]                                         |                4 |             15 |         3.75 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TX_RST_SM0                                                                      |                3 |             15 |         5.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                         |                4 |             15 |         3.75 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_RST_SM0                                                                      |                3 |             15 |         5.00 |
|  pcs_pma/inst/core_clocking_i/rxuserclk2    | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable                                                                                      | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6_0[0]                                                                         |                5 |             15 |         3.00 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sel                                                                               | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt0                                                       |                4 |             16 |         4.00 |
|  pcs_pma/inst/core_clocking_i/gtrefclk_bufg | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data                                             | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_out                          |                6 |             16 |         2.67 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr                            |                                                                                                                                                        |                4 |             16 |         4.00 |
|  clk_wiz_0/inst/clk_200                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                       |                5 |             16 |         3.20 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                       | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                             |                4 |             16 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                              |                8 |             16 |         2.00 |
|  clk_wiz_0/inst/clk_200                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_0                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                       |                5 |             16 |         3.20 |
|  pcs_pma/inst/core_clocking_i/gtrefclk_bufg | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0                                        |                                                                                                                                                        |                4 |             16 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/rd_en                                                                                                        |                                                                                                                                                        |                5 |             16 |         3.20 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/Q[0]                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                         |                3 |             16 |         5.33 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                           |                6 |             17 |         2.83 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_statistics_vector[0]                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                              |                4 |             17 |         4.25 |
|  pcs_pma/inst/core_clocking_i/userclk       | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                      | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/clear                                                                |                5 |             17 |         3.40 |
|  pcs_pma/inst/core_clocking_i/userclk2      | basic_pat_gen_inst/axi_pat_gen_inst/rx_axis_fifo_tvalid_reg                                                                                                         |                                                                                                                                                        |                5 |             18 |         3.60 |
|  pcs_pma/inst/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                     |                                                                                                                                                        |                5 |             18 |         3.60 |
|  pcs_pma/inst/core_clocking_i/userclk2      | basic_pat_gen_inst/address_swap_inst/ram_loop[0].RAM64X1D_inst_i_1__0_n_0                                                                                           |                                                                                                                                                        |                5 |             18 |         3.60 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                           |               15 |             19 |         1.27 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_PRE.PRE_reg_0                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                         |                6 |             19 |         3.17 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter                                                                  | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out                                                       |                5 |             19 |         3.80 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count                                                               |                                                                                                                                                        |                5 |             20 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                           |                6 |             20 |         3.33 |
|  pcs_pma/inst/core_clocking_i/rxuserclk2    |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out                                                                                |                5 |             20 |         4.00 |
|  clk_wiz_0/inst/clk_200                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter                                                                  | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                               |                5 |             20 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SFD_FLAG_reg                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                              |                4 |             21 |         5.25 |
|  clk_wiz_0/inst/clk_200                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                       |                5 |             22 |         4.40 |
|  pcs_pma/inst/core_clocking_i/userclk2      | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                        | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                    |                4 |             22 |         5.50 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                        | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                           |                7 |             24 |         3.43 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                    |                9 |             24 |         2.67 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1                                |               10 |             29 |         2.90 |
|  clk_wiz_0/inst/clk_200                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_1                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                       |                5 |             32 |         6.40 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                    |               10 |             32 |         3.20 |
|  pcs_pma/inst/core_clocking_i/userclk2      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg_n_0                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SFD_FLAG_reg                                  |               13 |             32 |         2.46 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_gtrxreset_gt_d1                                                                   |               12 |             33 |         2.75 |
|  pcs_pma/inst/core_clocking_i/userclk       |                                                                                                                                                                     |                                                                                                                                                        |               11 |             39 |         3.55 |
|  pcs_pma/inst/core_clocking_i/rxuserclk2    | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable                                                                                      |                                                                                                                                                        |               10 |             40 |         4.00 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                    |               10 |             41 |         4.10 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_modified                                                                    |                9 |             44 |         4.89 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                       |               13 |             45 |         3.46 |
|  pcs_pma/inst/core_clocking_i/userclk2      | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_enable                                                                                      | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_modified                                                                    |               10 |             47 |         4.70 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                         |               15 |             48 |         3.20 |
|  pcs_pma/inst/core_clocking_i/userclk2      | pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                        | pcs_pma/inst/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                      |               12 |             50 |         4.17 |
|  pcs_pma/inst/core_clocking_i/rxuserclk2    |                                                                                                                                                                     |                                                                                                                                                        |               13 |             54 |         4.15 |
|  pcs_pma/inst/core_clocking_i/rxuserclk2    |                                                                                                                                                                     | pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/SR[0]                                                                                    |               12 |             55 |         4.58 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | example_resets/gtx_resetn_reg_0[0]                                                                                                                     |               27 |             58 |         2.15 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                              |               37 |            106 |         2.86 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                              |               33 |            107 |         3.24 |
|  clk_wiz_0/inst/clk_200                     |                                                                                                                                                                     |                                                                                                                                                        |               38 |            124 |         3.26 |
|  pcs_pma/inst/core_clocking_i/userclk2      |                                                                                                                                                                     |                                                                                                                                                        |              183 |            653 |         3.57 |
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


