
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.232283                       # Number of seconds simulated
sim_ticks                                232283165000                       # Number of ticks simulated
final_tick                               350620766000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86639                       # Simulator instruction rate (inst/s)
host_op_rate                                   158253                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              201247976                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212320                       # Number of bytes of host memory used
host_seconds                                  1154.21                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     182657302                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             33920                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           4589824                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4623744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        33920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           33920                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1001728                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1001728                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                530                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              71716                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 72246                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15652                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15652                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               146029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             19759607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19905635                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          146029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             146029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4312529                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4312529                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4312529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              146029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            19759607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               24218165                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          68163                       # number of replacements
system.l2.tagsinuse                       3783.048175                       # Cycle average of tags in use
system.l2.total_refs                           689739                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72162                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.558202                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           534.605211                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              21.868975                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3226.573989                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.130519                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.005339                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.787738                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.923596                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               612005                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  612006                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            93819                       # number of Writeback hits
system.l2.Writeback_hits::total                 93819                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              77723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77723                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                689728                       # number of demand (read+write) hits
system.l2.demand_hits::total                   689729                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data               689728                       # number of overall hits
system.l2.overall_hits::total                  689729                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                530                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              55577                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 56107                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            16139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16139                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 530                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               71716                       # number of demand (read+write) misses
system.l2.demand_misses::total                  72246                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                530                       # number of overall misses
system.l2.overall_misses::cpu.data              71716                       # number of overall misses
system.l2.overall_misses::total                 72246                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     28530500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   2934595000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2963125500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    842116000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     842116000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      28530500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    3776711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3805241500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     28530500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   3776711000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3805241500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              531                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           667582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              668113                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        93819                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             93819                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          93862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             93862                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               531                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            761444                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               761975                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              531                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           761444                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              761975                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.998117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.083251                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.083978                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.171944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.171944                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998117                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.094184                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094814                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998117                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.094184                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094814                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53831.132075                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52802.328301                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52812.046625                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52178.945412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52178.945412                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53831.132075                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52662.041943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52670.618443                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53831.132075                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52662.041943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52670.618443                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15652                       # number of writebacks
system.l2.writebacks::total                     15652                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           530                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         55577                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            56107                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16139                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          71716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             72246                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         71716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            72246                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22070000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2250168500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2272238500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    645891500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    645891500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22070000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2896060000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2918130000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22070000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2896060000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2918130000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.998117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.083251                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.083978                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.171944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.171944                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.094184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094814                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.094184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094814                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41641.509434                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40487.404862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40498.306807                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40020.540306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40020.540306                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41641.509434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40382.341458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40391.578773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41641.509434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40382.341458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40391.578773                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                14989103                       # Number of BP lookups
system.cpu.branchPred.condPredicted          14989103                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            780648                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7694546                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7092776                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.179266                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   38                       # Number of system calls
system.cpu.numCycles                        464773836                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           15052544                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      107481311                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14989103                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7092776                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      56520530                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3613747                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              377531570                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           234                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  14444229                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 66814                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          451937708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.438012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.219776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                397613916     87.98%     87.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3299356      0.73%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2767246      0.61%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3908601      0.86%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 44348589      9.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            451937708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.032250                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.231255                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 33964340                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             361126315                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  42366961                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              11647291                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2832794                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              196787031                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                     1                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2832794                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 47916787                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               310408779                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            921                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  43508838                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              47269582                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              195314481                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               2186137                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               39688643                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                394565                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           214972009                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             464897914                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        284692083                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         180205831                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             200376901                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 14594999                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 46                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             45                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  63614397                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23507755                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8418167                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1875613                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            99375                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  192429186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 188558953                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            785334                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9672621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14378622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             40                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     451937708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.417223                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.779884                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           320981262     71.02%     71.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            94627965     20.94%     91.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18672596      4.13%     96.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14037744      3.11%     99.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3618141      0.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       451937708                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4397670     51.02%     51.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     51.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     51.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               4221702     48.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            415705      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              96908664     51.39%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            59519639     31.57%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23486413     12.46%     95.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8228532      4.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              188558953                       # Type of FU issued
system.cpu.iq.rate                           0.405700                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8619372                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.045712                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          682874046                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         123094766                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    112438739                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           155586271                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           79007382                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     74905809                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              117027286                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                79735334                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1810814                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1297060                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          264                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       404011                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       372994                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2832794                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               220336142                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              18640862                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           192429264                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            168544                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23507755                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8418167                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 43                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                8467852                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     3                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            264                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         612453                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       226958                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               839411                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             187990189                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23392849                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            568761                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     31599504                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13978038                       # Number of branches executed
system.cpu.iew.exec_stores                    8206655                       # Number of stores executed
system.cpu.iew.exec_rate                     0.404477                       # Inst execution rate
system.cpu.iew.wb_sent                      187445049                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     187344548                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 143078143                       # num instructions producing a value
system.cpu.iew.wb_consumers                 245206592                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.403088                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.583500                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         9780931                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            780681                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    449104914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.406714                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.081611                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    381036221     84.84%     84.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     20008434      4.46%     89.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8930775      1.99%     91.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11730618      2.61%     93.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     27398866      6.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    449104914                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              182657302                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30224836                       # Number of memory references committed
system.cpu.commit.loads                      22210682                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   13608786                       # Number of branches committed
system.cpu.commit.fp_insts                   74085206                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 125498795                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              27398866                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    614144281                       # The number of ROB reads
system.cpu.rob.rob_writes                   387709382                       # The number of ROB writes
system.cpu.timesIdled                         2857988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        12836128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     182657302                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               4.647738                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.647738                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.215158                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.215158                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                252318339                       # number of integer regfile reads
system.cpu.int_regfile_writes               136064740                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 125625972                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 69771898                       # number of floating regfile writes
system.cpu.misc_regfile_reads                66541097                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.icache.tagsinuse                506.663389                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14443598                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    531                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               27200.749529                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     506.663389                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.494788                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.494788                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14443598                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14443598                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14443598                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14443598                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14443598                       # number of overall hits
system.cpu.icache.overall_hits::total        14443598                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          631                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           631                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          631                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            631                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          631                       # number of overall misses
system.cpu.icache.overall_misses::total           631                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     34471500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34471500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     34471500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34471500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     34471500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34471500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     14444229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14444229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     14444229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14444229                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     14444229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14444229                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54629.952456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54629.952456                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54629.952456                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54629.952456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54629.952456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54629.952456                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          532                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          532                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          532                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          532                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          532                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          532                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     29077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29077000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     29077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29077000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     29077000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29077000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54656.015038                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54656.015038                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54656.015038                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54656.015038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54656.015038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54656.015038                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 760420                       # number of replacements
system.cpu.dcache.tagsinuse               1013.076493                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28436528                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 761444                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  37.345528                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           124695369000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1013.076493                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.989333                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.989333                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20516239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20516239                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7920288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7920288                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      28436527                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28436527                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28436527                       # number of overall hits
system.cpu.dcache.overall_hits::total        28436527                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       692560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        692560                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        93865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        93865                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       786425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         786425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       786425                       # number of overall misses
system.cpu.dcache.overall_misses::total        786425                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  11561508000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11561508000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1901057000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1901057000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13462565000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13462565000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13462565000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13462565000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21208799                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21208799                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29222952                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29222952                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29222952                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29222952                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.032654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032654                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011712                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026911                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026911                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16693.872011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16693.872011                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20253.097534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20253.097534                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17118.689004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17118.689004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17118.689004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17118.689004                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.900000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        93819                       # number of writebacks
system.cpu.dcache.writebacks::total             93819                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        24978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24978                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        24980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        24980                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24980                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       667582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       667582                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        93863                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        93863                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       761445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       761445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       761445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       761445                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9722246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9722246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1713224500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1713224500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11435470500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11435470500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11435470500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11435470500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.026056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026056                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.026056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026056                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14563.373488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14563.373488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 18252.394447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18252.394447                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15018.117527                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15018.117527                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15018.117527                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15018.117527                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
