
┌──────────────────────────────────────────────────────────────────────────────┐
│ logical[0x55fa0d02eaf0]                                                      │
│ Context: !ExpMi,CorrOrd,!TMany,Argmatch;Eager0,NonRefl0,!Obj0,SimpleInt0     │
│ Properties:  Eager, !Reflection, ForceOrd: 0                                 │
├────── Final PIR Version
logical[0x55fa0d02eaf0]
BB0
  (int|miss)$~-   %0.0  = LdArg                    0
  int$-           %0.1  = Force<value>             %0.0,    <int$->
  lgl-            %0.2  = CallSafeBuiltin    vwed  vector("logical", %0.1) 
  void                    Return             l     %0.2

│ logical[0x55fa0d02eaf0]                                                      │
└──────────────────────────────────────────────────────────────────────────────┘
