<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RegisterFile.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUControl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUControl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUTest.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUTest.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Alu.spl"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Alu.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu_Package.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Alu_Package.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Alu_Package.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Aludecoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Aludecoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Aludecoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DataPath.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DataPath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DataPath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DataPath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DataPath.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DataPath.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataPath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataPath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DataPath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DataPath.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DataPath_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataPath_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DataPath_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DataPath_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DataPath_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataPath_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DataPath_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DataPath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dmem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dmem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Dmem.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Imem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Imem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Imem.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainDecoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainDecoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MainDecoder.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MainModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MainModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MainModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MainModule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MainModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MainModule.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MainModule_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MainModule_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainmoduleTestbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MainmoduleTestbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MainmoduleTestbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainmoduleTestbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mainmoduletest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mainmoduletest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MipsModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MipsModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MipsModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MipsModule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MipsModule.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MipsModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MipsModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MipsModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MipsModule_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MipsModule_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MipsModule_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RegisterFile.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RegisterFile.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RegisterFile.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RegisterFile.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RegisterFile.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RegisterFile.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFile.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RegisterFile.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFile.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFileTest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFileTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_Package.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFile_Package.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFile_Package.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RegisterFile_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RegisterFile_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegisterFile_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RegisterFile_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegisterFile_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Signextender.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Signextender.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Signextender.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Signextender_Package.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Signextender_Package.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Signextender_Package.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adderpackage.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adderpackage.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adderpackage.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flopr.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="flopr.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="flopr.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2x.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux2x.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux2x.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2x1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux2x1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux2x1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shiftleft.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="shiftleft.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="shiftleft.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sign.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sign.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sign.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signex.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="signex.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="signex.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sl2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sl2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sl2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_MainModule_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1734894983" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1734894983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735066364" xil_pn:in_ck="4758508495624581316" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1735066363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="AluTest.vhd"/>
      <outfile xil_pn:name="Alu_Package.vhd"/>
      <outfile xil_pn:name="Aludecoder.vhd"/>
      <outfile xil_pn:name="Aludecoder_Package.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="Control_Package.vhd"/>
      <outfile xil_pn:name="DataPath.vhd"/>
      <outfile xil_pn:name="DataPath_Package.vhd"/>
      <outfile xil_pn:name="Dmem.vhd"/>
      <outfile xil_pn:name="Dmem_Package.vhd"/>
      <outfile xil_pn:name="Imem.vhd"/>
      <outfile xil_pn:name="Imem_Package.vhd"/>
      <outfile xil_pn:name="MainDecoder.vhd"/>
      <outfile xil_pn:name="MainDecoder_Package.vhd"/>
      <outfile xil_pn:name="MainModule.vhd"/>
      <outfile xil_pn:name="MainmoduleTestbench.vhd"/>
      <outfile xil_pn:name="MipsModule.vhd"/>
      <outfile xil_pn:name="MipsModule_Package.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterFile_Package.vhd"/>
      <outfile xil_pn:name="Signextender.vhd"/>
      <outfile xil_pn:name="Signextender_Package.vhd"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="adderpackage.vhd"/>
      <outfile xil_pn:name="decoder.vhd"/>
      <outfile xil_pn:name="decoder_package.vhd"/>
      <outfile xil_pn:name="flopr.vhd"/>
      <outfile xil_pn:name="flopr_package.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux2x.vhd"/>
      <outfile xil_pn:name="mux2x1.vhd"/>
      <outfile xil_pn:name="mux_package.vhd"/>
      <outfile xil_pn:name="shiftleft.vhd"/>
      <outfile xil_pn:name="sl2.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1734894984" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5124785699376127275" xil_pn:start_ts="1734894984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734894984" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6611316126579851209" xil_pn:start_ts="1734894984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734894984" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3414108213959438210" xil_pn:start_ts="1734894984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1735066364" xil_pn:in_ck="4758508495624581316" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1735066364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="AluTest.vhd"/>
      <outfile xil_pn:name="Alu_Package.vhd"/>
      <outfile xil_pn:name="Aludecoder.vhd"/>
      <outfile xil_pn:name="Aludecoder_Package.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="Control_Package.vhd"/>
      <outfile xil_pn:name="DataPath.vhd"/>
      <outfile xil_pn:name="DataPath_Package.vhd"/>
      <outfile xil_pn:name="Dmem.vhd"/>
      <outfile xil_pn:name="Dmem_Package.vhd"/>
      <outfile xil_pn:name="Imem.vhd"/>
      <outfile xil_pn:name="Imem_Package.vhd"/>
      <outfile xil_pn:name="MainDecoder.vhd"/>
      <outfile xil_pn:name="MainDecoder_Package.vhd"/>
      <outfile xil_pn:name="MainModule.vhd"/>
      <outfile xil_pn:name="MainmoduleTestbench.vhd"/>
      <outfile xil_pn:name="MipsModule.vhd"/>
      <outfile xil_pn:name="MipsModule_Package.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterFile_Package.vhd"/>
      <outfile xil_pn:name="Signextender.vhd"/>
      <outfile xil_pn:name="Signextender_Package.vhd"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="adderpackage.vhd"/>
      <outfile xil_pn:name="decoder.vhd"/>
      <outfile xil_pn:name="decoder_package.vhd"/>
      <outfile xil_pn:name="flopr.vhd"/>
      <outfile xil_pn:name="flopr_package.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux2x.vhd"/>
      <outfile xil_pn:name="mux2x1.vhd"/>
      <outfile xil_pn:name="mux_package.vhd"/>
      <outfile xil_pn:name="shiftleft.vhd"/>
      <outfile xil_pn:name="sl2.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1735066611" xil_pn:in_ck="4758508495624581316" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4622060953138163356" xil_pn:start_ts="1735066364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MainmoduleTestbench_beh.prj"/>
      <outfile xil_pn:name="MainmoduleTestbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1735066614" xil_pn:in_ck="-8931537506585151709" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4544925995069178911" xil_pn:start_ts="1735066611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MainmoduleTestbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1732571845" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1732571845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735067481" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7707007773704495274" xil_pn:start_ts="1735067481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735067481" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1068673858361986930" xil_pn:start_ts="1735067481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735067481" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1735067481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735067481" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3987775006942320524" xil_pn:start_ts="1735067481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735067481" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1735067481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735067481" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4375596643401686596" xil_pn:start_ts="1735067481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1735067770" xil_pn:in_ck="-7934220051168498503" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7932791578998269039" xil_pn:start_ts="1735067481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DataPath.ngr"/>
      <outfile xil_pn:name="MipsModule.lso"/>
      <outfile xil_pn:name="MipsModule.ngc"/>
      <outfile xil_pn:name="MipsModule.ngr"/>
      <outfile xil_pn:name="MipsModule.prj"/>
      <outfile xil_pn:name="MipsModule.stx"/>
      <outfile xil_pn:name="MipsModule.syr"/>
      <outfile xil_pn:name="MipsModule.xst"/>
      <outfile xil_pn:name="MipsModule_xst.xrpt"/>
      <outfile xil_pn:name="RegisterFile.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1732566126" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3437821219266902819" xil_pn:start_ts="1732566126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
