<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2022.2.2" CL="3788238" TimeStamp="Tue Mar 28 13:46:09 2023"/>
  <DSA Vendor="xilinx" BoardId="kr260_som" Name="" VersionMajor="0" VersionMinor="0" Description="Vivado generated Hardware Platform" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="true" DefaultOutputType="hw_export">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="kria_eth_top_wrapper"/>
    <Board Name="xilinx.com:kr260_som:1.1" Vendor="xilinx.com" Part="xck26-sfvc784-2LV-c" BoardPart="xilinx.com:kr260_som:part0:1.1">
      <Images>
        <Img Type="HDPI" File="kr260_board.png"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynquplus:xck26:sfvc784:-2LV:c">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60">
          <AvailableResources LUT="109526" REG="223519" BRAM="130" DSP="1248"/>
        </Core>
      </Device>
    </Devices>
    <Files>
      <File Type="FULL_BIT" Name="kria_eth_top_wrapper.bit"/>
    </Files>
  </DSA>
</Root>
