

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed May 26 18:13:47 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.73|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  647|  647|  134|  134| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: row_outbuf_i (7)  [1/1] 0.00ns
codeRepl:3  %row_outbuf_i = alloca [64 x i16], align 2

ST_1: col_outbuf_i (8)  [1/1] 0.00ns
codeRepl:4  %col_outbuf_i = alloca [64 x i16], align 2

ST_1: col_inbuf (9)  [1/1] 0.00ns  loc: dct.c:27->dct.c:87
codeRepl:5  %col_inbuf = alloca [8 x i128], align 8

ST_1: buf_2d_in (11)  [1/1] 0.00ns  loc: dct.c:81
codeRepl:7  %buf_2d_in = alloca [8 x i128], align 8

ST_1: buf_2d_out (12)  [1/1] 0.00ns  loc: dct.c:82
codeRepl:8  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_18 (13)  [2/2] 0.00ns
codeRepl:9  call fastcc void @read_data([64 x i16]* %input_r, [8 x i128]* %buf_2d_in) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_19 (13)  [1/2] 0.00ns
codeRepl:9  call fastcc void @read_data([64 x i16]* %input_r, [8 x i128]* %buf_2d_in) nounwind


 <State 3>: 0.00ns
ST_3: StgValue_20 (14)  [2/2] 0.00ns
codeRepl:10  call fastcc void @Loop_Row_DCT_Loop_pr([8 x i128]* %buf_2d_in, [64 x i16]* %row_outbuf_i)


 <State 4>: 0.00ns
ST_4: StgValue_21 (14)  [1/2] 0.00ns
codeRepl:10  call fastcc void @Loop_Row_DCT_Loop_pr([8 x i128]* %buf_2d_in, [64 x i16]* %row_outbuf_i)


 <State 5>: 0.00ns
ST_5: StgValue_22 (15)  [2/2] 0.00ns
codeRepl:11  call fastcc void @Loop_Xpose_Row_Outer([64 x i16]* %row_outbuf_i, [8 x i128]* %col_inbuf)


 <State 6>: 0.00ns
ST_6: StgValue_23 (15)  [1/2] 0.00ns
codeRepl:11  call fastcc void @Loop_Xpose_Row_Outer([64 x i16]* %row_outbuf_i, [8 x i128]* %col_inbuf)


 <State 7>: 0.00ns
ST_7: StgValue_24 (16)  [2/2] 0.00ns
codeRepl:12  call fastcc void @Loop_Col_DCT_Loop_pr([8 x i128]* %col_inbuf, [64 x i16]* %col_outbuf_i)


 <State 8>: 0.00ns
ST_8: StgValue_25 (16)  [1/2] 0.00ns
codeRepl:12  call fastcc void @Loop_Col_DCT_Loop_pr([8 x i128]* %col_inbuf, [64 x i16]* %col_outbuf_i)


 <State 9>: 0.00ns
ST_9: StgValue_26 (17)  [2/2] 0.00ns
codeRepl:13  call fastcc void @Loop_Xpose_Col_Outer([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 10>: 0.00ns
ST_10: StgValue_27 (17)  [1/2] 0.00ns
codeRepl:13  call fastcc void @Loop_Xpose_Col_Outer([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 11>: 0.00ns
ST_11: StgValue_28 (18)  [2/2] 0.00ns  loc: dct.c:90
codeRepl:14  call fastcc void @write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind


 <State 12>: 0.00ns
ST_12: StgValue_29 (4)  [1/1] 0.00ns  loc: dct.c:80
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_12: StgValue_30 (5)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_12: StgValue_31 (6)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_12: StgValue_32 (10)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_12: StgValue_33 (18)  [1/2] 0.00ns  loc: dct.c:90
codeRepl:14  call fastcc void @write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind

ST_12: StgValue_34 (19)  [1/1] 0.00ns  loc: dct.c:91
codeRepl:15  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
