<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="jtag_to_avalon_master_0_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="jtag_to_avalon_master_0_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="jtag_to_avalon_master_0_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="jtag_to_avalon_master_0_master_limiter" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC"
   library="crosser" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_clock_bridge_0_m0_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_debug_bus_bridge_0_avalon_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_clock_bridge_0_m0_translator" />
 <file
   path="simulation/submodules/debug_subsystem_jtag_to_avalon_master_0_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/debug_subsystem_jtag_to_avalon_master_0_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="simulation/submodules/debug_subsystem_jtag_to_avalon_master_0_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/debug_subsystem_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/debug_subsystem_sysid_0.v"
   type="VERILOG"
   library="sysid_0" />
 <file
   path="simulation/submodules/debug_subsystem_ppu_debug_bus_bridge_0.v"
   type="VERILOG"
   library="ppu_debug_bus_bridge_0" />
 <file
   path="simulation/submodules/debug_subsystem_pll_0.vo"
   type="VERILOG"
   library="pll_0" />
 <file
   path="simulation/submodules/debug_subsystem_jtag_to_avalon_master_0.v"
   type="VERILOG"
   library="jtag_to_avalon_master_0" />
 <file
   path="simulation/submodules/debug_subsystem_cpu_debug_bus_bridge_0.v"
   type="VERILOG"
   library="cpu_debug_bus_bridge_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="cpu_clock_bridge_0" />
 <file
   path="simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="cpu_clock_bridge_0" />
 <file
   path="simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="cpu_clock_bridge_0" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="cpu_clock_bridge_0" />
 <file path="simulation/debug_subsystem.v" type="VERILOG" />
 <topLevel name="debug_subsystem" />
 <deviceFamily name="cyclonev" />
</simPackage>
