TOOL:	xrun	23.03-s007: Started on Nov 15, 2024 at 14:32:18 CET
xrun
	-elaborate
	-l xrun_elaborate.log
	-F ../tb/tb.f
		fifomult2024_tb_pkg.svh
		../../common/fifomult2024.svp
		fifomult2024_bfm.sv
		top.sv
		+incdir+classes
		+nowarn+DSEMEL
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	+nowarnCOVUTA
	+nowarnBADPRF
	+nowarnXCLGNOPTM
	+nowarnRNDXCELON
	+nowarnSAWSTP
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		fifomult2024_tb_pkg
		top

	Extracting FSMs for coverage:
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
		worklib.fifomult2024:svp <0x574bb559>
			streams:  17, words:  8968
		worklib.top:sv <0x5c48cd59>
			streams:   6, words:  1354
		worklib.fifomult2024_bfm:sv <0x036a9740>
			streams:  53, words: 66823
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                     2       2
		Interfaces:                  1       1
		Verilog packages:            1       1
		Registers:                  64      81
		Scalar wires:               13       -
		Vectored wires:              2       -
		Always blocks:               3       3
		Initial blocks:              2       2
		Parallel blocks:             2       2
		Cont. assignments:           4       5
		Pseudo assignments:          5       -
		Covergroup Instances:        0       1
		SV Class declarations:       4       4
		SV Class specializations:    4       4
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	23.03-s007: Exiting on Nov 15, 2024 at 14:32:19 CET  (total: 00:00:01)
