#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 21 00:54:36 2019
# Process ID: 1116
# Current directory: D:/DrexelStudy/ECE302/FIFO_lab8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2716 D:\DrexelStudy\ECE302\FIFO_lab8\FIFO_lab8.xpr
# Log file: D:/DrexelStudy/ECE302/FIFO_lab8/vivado.log
# Journal file: D:/DrexelStudy/ECE302/FIFO_lab8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 688.723 ; gain = 109.750
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_generator_0]
generate_target all [get_files  D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 2 fifo_generator_0_synth_1
[Thu Nov 21 01:02:51 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.ip_user_files/sim_scripts -ip_user_files_dir D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.ip_user_files -ipstatic_source_dir D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.cache/compile_simlib/modelsim} {questa=D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.cache/compile_simlib/questa} {riviera=D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.cache/compile_simlib/riviera} {activehdl=D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 21 01:05:57 2019] Launched synth_1...
Run output will be captured here: D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/synth_1/runme.log
[Thu Nov 21 01:05:57 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 811.359 ; gain = 8.898
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA11DAA
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1935.871 ; gain = 1124.512
set_property PROGRAM.FILE {D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/impl_1/fifo4x16.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/impl_1/fifo4x16.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 21 02:04:32 2019] Launched synth_1...
Run output will be captured here: D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/synth_1/runme.log
[Thu Nov 21 02:04:32 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA11DAA
set_property PROGRAM.FILE {D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/impl_1/fifo4x16.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/impl_1/fifo4x16.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 21 02:16:42 2019] Launched synth_1...
Run output will be captured here: D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/synth_1/runme.log
[Thu Nov 21 02:16:42 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/DrexelStudy/ECE302/FIFO_lab8/FIFO_lab8.runs/impl_1/fifo4x16.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 02:24:45 2019...
