<!doctype html><html lang="en" ><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><meta name="theme-color" media="(prefers-color-scheme: light)" content="#f7f7f7"><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1b1b1e"><meta name="mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="black-translucent"><meta name="viewport" content="width=device-width, user-scalable=no initial-scale=1, shrink-to-fit=no, viewport-fit=cover" ><meta name="generator" content="Jekyll v4.4.1" /><meta property="og:title" content="intel tdx (spec)" /><meta name="author" content="fuqiang" /><meta property="og:locale" content="en" /><meta name="description" content="overflow" /><meta property="og:description" content="overflow" /><link rel="canonical" href="/posts/tdx-spec/" /><meta property="og:url" content="/posts/tdx-spec/" /><meta property="og:site_name" content="Chirpy" /><meta property="og:type" content="article" /><meta property="article:published_time" content="2025-12-30T14:00:00+08:00" /><meta name="twitter:card" content="summary" /><meta property="twitter:title" content="intel tdx (spec)" /><meta name="twitter:site" content="@twitter_username" /><meta name="twitter:creator" content="@fuqiang" /> <script type="application/ld+json"> {"@context":"https://schema.org","@type":"BlogPosting","author":{"@type":"Person","name":"fuqiang"},"dateModified":"2025-12-30T14:00:00+08:00","datePublished":"2025-12-30T14:00:00+08:00","description":"overflow","headline":"intel tdx (spec)","mainEntityOfPage":{"@type":"WebPage","@id":"/posts/tdx-spec/"},"url":"/posts/tdx-spec/"}</script><title>intel tdx (spec) | Chirpy</title><link rel="apple-touch-icon" sizes="180x180" href="/assets/img/favicons/apple-touch-icon.png"><link rel="icon" type="image/png" sizes="32x32" href="/assets/img/favicons/favicon-32x32.png"><link rel="icon" type="image/png" sizes="16x16" href="/assets/img/favicons/favicon-16x16.png"><link rel="manifest" href="/assets/img/favicons/site.webmanifest"><link rel="shortcut icon" href="/assets/img/favicons/favicon.ico"><meta name="apple-mobile-web-app-title" content="Chirpy"><meta name="application-name" content="Chirpy"><meta name="msapplication-TileColor" content="#da532c"><meta name="msapplication-config" content="/assets/img/favicons/browserconfig.xml"><meta name="theme-color" content="#ffffff"><link rel="preconnect" href="https://fonts.googleapis.com" ><link rel="dns-prefetch" href="https://fonts.googleapis.com" ><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin><link rel="dns-prefetch" href="https://fonts.gstatic.com" ><link rel="preconnect" href="https://cdn.jsdelivr.net" ><link rel="dns-prefetch" href="https://cdn.jsdelivr.net" ><link rel="stylesheet" href="/assets/css/jekyll-theme-chirpy.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400&family=Source+Sans+Pro:wght@400;600;700;900&display=swap"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.7.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/tocbot@4.32.2/dist/tocbot.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/loading-attribute-polyfill@2.1.1/dist/loading-attribute-polyfill.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/glightbox@3.3.0/dist/css/glightbox.min.css"> <script src="/assets/js/dist/theme.min.js"></script> <script defer src="https://cdn.jsdelivr.net/combine/npm/simple-jekyll-search@1.10.0/dest/simple-jekyll-search.min.js,npm/loading-attribute-polyfill@2.1.1/dist/loading-attribute-polyfill.umd.min.js,npm/glightbox@3.3.0/dist/js/glightbox.min.js,npm/clipboard@2.0.11/dist/clipboard.min.js,npm/dayjs@1.11.13/dayjs.min.js,npm/dayjs@1.11.13/locale/en.js,npm/dayjs@1.11.13/plugin/relativeTime.js,npm/dayjs@1.11.13/plugin/localizedFormat.js,npm/tocbot@4.32.2/dist/tocbot.min.js"></script> <script defer src="/assets/js/dist/post.min.js"></script> <script defer src="/app.min.js?baseurl=&register=true" ></script><body><aside aria-label="Sidebar" id="sidebar" class="d-flex flex-column align-items-end"><header class="profile-wrapper"> <a href="/" id="avatar" class="rounded-circle"><img src="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/commons/avatar.jpg" width="112" height="112" alt="avatar" onerror="this.style.display='none'"></a> <a class="site-title d-block" href="/">Chirpy</a><p class="site-subtitle fst-italic mb-0">A text-focused Jekyll theme</p></header><nav class="flex-column flex-grow-1 w-100 ps-0"><ul class="nav"><li class="nav-item"> <a href="/" class="nav-link"> <i class="fa-fw fas fa-home"></i> <span>HOME</span> </a><li class="nav-item"> <a href="/overflow/" class="nav-link"> <i class="fa-fw fas fa-star"></i> <span>OVERFLOW</span> </a><li class="nav-item"> <a href="/categories/" class="nav-link"> <i class="fa-fw fas fa-stream"></i> <span>CATEGORIES</span> </a><li class="nav-item"> <a href="/tags/" class="nav-link"> <i class="fa-fw fas fa-tags"></i> <span>TAGS</span> </a><li class="nav-item"> <a href="/archives/" class="nav-link"> <i class="fa-fw fas fa-archive"></i> <span>ARCHIVES</span> </a><li class="nav-item"> <a href="/about/" class="nav-link"> <i class="fa-fw fas fa-info-circle"></i> <span>ABOUT</span> </a></ul></nav><div class="sidebar-bottom d-flex flex-wrap align-items-center w-100"> <button type="button" class="btn btn-link nav-link" aria-label="Switch Mode" id="mode-toggle"> <i class="fas fa-adjust"></i> </button> <span class="icon-border"></span> <a href="https://github.com/github_username" aria-label="github" target="_blank" rel="noopener noreferrer" > <i class="fab fa-github"></i> </a> <a href="https://twitter.com/twitter_username" aria-label="twitter" target="_blank" rel="noopener noreferrer" > <i class="fa-brands fa-x-twitter"></i> </a> <a href="javascript:location.href = 'mailto:' + ['example','domain.com'].join('@')" aria-label="email" > <i class="fas fa-envelope"></i> </a> <a href="/feed.xml" aria-label="rss" > <i class="fas fa-rss"></i> </a></div></aside><div id="main-wrapper" class="d-flex justify-content-center"><div class="container d-flex flex-column px-xxl-5"><header id="topbar-wrapper" class="flex-shrink-0" aria-label="Top Bar"><div id="topbar" class="d-flex align-items-center justify-content-between px-lg-3 h-100" ><nav id="breadcrumb" aria-label="Breadcrumb"> <span> <a href="/">Home</a> </span> <span>intel tdx (spec)</span></nav><button type="button" id="sidebar-trigger" class="btn btn-link" aria-label="Sidebar"> <i class="fas fa-bars fa-fw"></i> </button><div id="topbar-title"> Post</div><button type="button" id="search-trigger" class="btn btn-link" aria-label="Search"> <i class="fas fa-search fa-fw"></i> </button> <search id="search" class="align-items-center ms-3 ms-lg-0"> <i class="fas fa-search fa-fw"></i> <input class="form-control" id="search-input" type="search" aria-label="search" autocomplete="off" placeholder="Search..." > </search> <button type="button" class="btn btn-link text-decoration-none" id="search-cancel">Cancel</button></div></header><div class="row flex-grow-1"><main aria-label="Main Content" class="col-12 col-lg-11 col-xl-9 px-md-4"><article class="px-1" data-toc="true"><header><h1 data-toc-skip>intel tdx (spec)</h1><div class="post-meta text-muted"> <span> Posted <time data-ts="1767074400" data-df="ll" data-bs-toggle="tooltip" data-bs-placement="bottom" > Dec 30, 2025 </time> </span><div class="d-flex justify-content-between"> <span> By <em> </em> </span><div> <span class="readtime" data-bs-toggle="tooltip" data-bs-placement="bottom" title="3775 words" > <em>20 min</em> read</span></div></div></div></header><div id="toc-bar" class="d-flex align-items-center justify-content-between invisible"> <span class="label text-truncate">intel tdx (spec)</span> <button type="button" class="toc-trigger btn me-1"> <i class="fa-solid fa-list-ul fa-fw"></i> </button></div><button id="toc-solo-trigger" type="button" class="toc-trigger btn btn-outline-secondary btn-sm"> <span class="label ps-2 pe-1">Contents</span> <i class="fa-solid fa-angle-right fa-fw"></i> </button> <dialog id="toc-popup" class="p-0"><div class="header d-flex flex-row align-items-center justify-content-between"><div class="label text-truncate py-2 ms-4">intel tdx (spec)</div><button id="toc-popup-close" type="button" class="btn mx-1 my-1 opacity-75"> <i class="fas fa-close"></i> </button></div><div id="toc-popup-content" class="px-4 py-3 pb-4"></div></dialog><div class="content"><h2 id="overflow"><span class="me-2">overflow</span><a href="#overflow" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><p><strong><em>add new operation mode</em></strong></p><p><strong>Secure Arbitration Mode (SEAM)</strong> 是对于VMX 架构的扩展。在 vmx root/non-root operation(我们只有称为 legacy vmx XXX operation)下新增了两组模式:</p><ul><li>SEAM VMX root operation<li>SEAM VMX non-root operation</ul><p><code class="language-plaintext highlighter-rouge">SEAM VMX root operation</code> 中托管了成为 <code class="language-plaintext highlighter-rouge">Intel Trust Domain Extensions(Intel TDX)</code> 模块, 用于管理 <strong>TD虚拟机(可以理解为机密虚拟机)</strong>. Intel TDX 模块实现了对TD虚拟机的:</p><ul><li>operation<ul><li>build<li>tear down<li>start execution</ul></ul><p>而VMM 提供TD 所需的内存资源，并通过intel TDX 模块提供的API 来调用TD。</p><p><a href="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/TDX_components.png" class="popup img-link shimmer"><img src="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/TDX_components.png" alt="TDX_components" loading="lazy"></a></p><p>和<code class="language-plaintext highlighter-rouge">legacy VMX operation</code> 类似, 在 <code class="language-plaintext highlighter-rouge">SEAM VMX root operation</code> 中通过 <code class="language-plaintext highlighter-rouge">launched/resumed</code> 操作， 切换到 <code class="language-plaintext highlighter-rouge">SEAM VMX non-root operation</code>. 而运行在<code class="language-plaintext highlighter-rouge">SEAM mode</code>下的虚拟机, 则受 SEAM 扩展保护，防止host VMM和<code class="language-plaintext highlighter-rouge">non-SEAM</code> 下的软件访问或修改 (<code class="language-plaintext highlighter-rouge">confidentiality and integrity</code>) TD memory/CPU state.</p><p>另外 <code class="language-plaintext highlighter-rouge">SEAM VMX root operation</code> 除了运行 <code class="language-plaintext highlighter-rouge">Intel TDX module</code>之外，也会运行<code class="language-plaintext highlighter-rouge">Intel Persistent SEAMLDR(Intel P-SEAMLDR)</code> 来load &amp; update <code class="language-plaintext highlighter-rouge">Intel TDX module</code></p><p><strong><em>seam vmx root operation run in SPEICAL memory range</em></strong></p><p>上面提到的运行在<code class="language-plaintext highlighter-rouge">SEAM VMX root operation</code> 的两个module, 均运行在 由 <code class="language-plaintext highlighter-rouge">SEAM range register (SEAMRR)</code> 所定义的地址范围中。这段预留的内存需要platform owner 通过BIOS 设置。</p><p><code class="language-plaintext highlighter-rouge">SEAMRR range</code>被划分为两个 <code class="language-plaintext highlighter-rouge">sub-ranges</code>:</p><ul><li>MODULE_RANGE<li>P_SEAMLDR_RANGE</ul><p><a href="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/seam_range_register.png" class="popup img-link shimmer"><img src="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/seam_range_register.png" alt="seam_range_register" loading="lazy"></a></p><p><code class="language-plaintext highlighter-rouge">MODULE_RANGE</code> 用于<code class="language-plaintext highlighter-rouge">P-SEAMLDR</code>安装(其实不仅是安装，还包括安装前的measure, verify) <code class="language-plaintext highlighter-rouge">Intel TDX module</code>, 该过程发生在系统启动，或者RUNTIME。 而<code class="language-plaintext highlighter-rouge">P_SEAMLDR_RANGE</code>用于 <code class="language-plaintext highlighter-rouge">NP-SEAMLDR</code>安装 <code class="language-plaintext highlighter-rouge">P-SEAMLDR</code>.</p><p><strong><em>how to switch between SEAM mode &amp; LEGACY mode</em></strong></p><p>当 VMM 想要切到 <code class="language-plaintext highlighter-rouge">SEAM mode</code>时，需要执行<code class="language-plaintext highlighter-rouge">SEAMCALL</code>指令。而<code class="language-plaintext highlighter-rouge">SEAM mode</code>要切到<code class="language-plaintext highlighter-rouge">VMM</code> 需要执行<code class="language-plaintext highlighter-rouge">SEAMRET</code>指令。</p><p>另外, 上面提到<code class="language-plaintext highlighter-rouge">SEAM vmx-root operation</code>运行两个module, <code class="language-plaintext highlighter-rouge">VMM</code>如何选择将进入 哪个module呢? 通过调用<code class="language-plaintext highlighter-rouge">SEAMCALL</code>时，指定<code class="language-plaintext highlighter-rouge">EAX</code>:</p><ul><li><strong><em>bit63(0)</em></strong>: <code class="language-plaintext highlighter-rouge">MODULE_RANGE</code><li><strong><em>bit63(1)</em></strong>: <code class="language-plaintext highlighter-rouge">P_SEAMLDR_RANGE</code></ul><p>对于VMM管理TD而言, 其控制权的转移增加了额外的转换:</p><ul><li><code class="language-plaintext highlighter-rouge">VMM-&gt;TD</code><ul><li><code class="language-plaintext highlighter-rouge">legacy VMX root -- SEAMCALL =&gt; SEAM VMX root -- vmlanched/vmresume =&gt; SEAM VMX non-root</code></ul><li><code class="language-plaintext highlighter-rouge">TD-&gt;VMM</code><ul><li><code class="language-plaintext highlighter-rouge">SEAM VMX non-root -- vm exit =&gt; SEAM VMX root -- SEAMRET =&gt; legacy VMX root</code></ul></ul><p>如下图所示:</p><p><a href="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/vmx-and-seam-transition.png" class="popup img-link shimmer"><img src="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/vmx-and-seam-transition.png" alt="vmx-and-seam-transition" loading="lazy"></a></p><h2 id="intel-tdx-module-and-intel-p-seamldr-module"><span class="me-2">INTEL TDX module and intel P-SEAMLDR module</span><a href="#intel-tdx-module-and-intel-p-seamldr-module" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><p><code class="language-plaintext highlighter-rouge">Intel TDX module</code>和<code class="language-plaintext highlighter-rouge">Intel P-SEAMLDR</code> 均运行在<code class="language-plaintext highlighter-rouge">SEAMRR</code>接口定义的内存范围。并且 对该范围内的访问仅限于<code class="language-plaintext highlighter-rouge">SEAM VMX root operation</code>。另外，在<code class="language-plaintext highlighter-rouge">SEAM VMX root operation</code>下只能运行<code class="language-plaintext highlighter-rouge">SEAMRR</code>范围内的代码，如果运行其他地址的代码，会导致 不可中断关机…</p><p><a href="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/tdx_mode_and_seamrr.svg" class="popup img-link shimmer"><img src="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/tdx_mode_and_seamrr.svg" alt="tdx_mode_and_seamrr" loading="lazy"></a></p><p><code class="language-plaintext highlighter-rouge">IA32_MTRRCAP</code>中的<code class="language-plaintext highlighter-rouge">SEAMRR</code>bit 15位表示是否支持<code class="language-plaintext highlighter-rouge">SEAMRR</code>接口, 用于划出一个受限制 的内存区域，这个内存区域被 <code class="language-plaintext highlighter-rouge">SEAM vmx-root operation</code>下的<code class="language-plaintext highlighter-rouge">TDX module</code>使用.</p><p><a href="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/IA32_SEAMRR_PHYS_BASE.png" class="popup img-link shimmer"><img src="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/IA32_SEAMRR_PHYS_BASE.png" alt="IA32_SEAMRR_PHYS_BASE" loading="lazy"></a></p><p><a href="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/IA32_SEAMRR_PHYS_MASK.png" class="popup img-link shimmer"><img src="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/IA32_SEAMRR_PHYS_MASK.png" alt="IA32_SEAMRR_PHYS_MASK" loading="lazy"></a></p><p>base 地址以32 位对齐。另外，<code class="language-plaintext highlighter-rouge">MASK</code>寄存器有<code class="language-plaintext highlighter-rouge">lock bit(10)</code> 该bit有BIOS配置完 寄存器的其他字段再设置。设置<code class="language-plaintext highlighter-rouge">lock bit</code>后，再对相关寄存器进行写操作则会触发 <code class="language-plaintext highlighter-rouge">#GP</code>。</p><p><strong><em>重头戏来了</em></strong>, 在<code class="language-plaintext highlighter-rouge">base</code>地址偏移 4K处，存放一个VMCS的数组，用作<code class="language-plaintext highlighter-rouge">legacy vmx root operation</code> 到 <code class="language-plaintext highlighter-rouge">SEAM vmx root operation</code> 切换，用于save/restore 各自模 式的上下文. 既然<code class="language-plaintext highlighter-rouge">VMCS</code>位于<code class="language-plaintext highlighter-rouge">SEAMRR</code>，那么<code class="language-plaintext highlighter-rouge">SEAM vmx root</code>就类似于<code class="language-plaintext highlighter-rouge">VMM</code>, 而<code class="language-plaintext highlighter-rouge">legacy vmx root</code> 类似于vm.</p><ul><li>SEAM -&gt; Legacy: 相当于触发了 vmentry.<li>Legacy-&gt; SEAM: 相当于触发了 vm-exit.</ul><p>每个cpu对应的 tranfer vmcs地址为:</p><div class="language-plaintext highlighter-rouge"><div class="code-header"> <span data-label-text="Plaintext"><i class="fas fa-code fa-fw small"></i></span> <button aria-label="copy" data-title-succeed="Copied!"><i class="far fa-clipboard"></i></button></div><div class="highlight"><code><table class="rouge-table"><tbody><tr><td class="rouge-gutter gl"><pre class="lineno">1
</pre><td class="rouge-code"><pre>IA32_SEAMRR_PHYS_BASE + 4096 + CPUID.B.0.EDX [31:0] * 4096
</pre></table></code></div></div><blockquote class="prompt-tip"><p>NOTE</p><p>但是我们需要思考下, <code class="language-plaintext highlighter-rouge">VMCS</code> 除了有 <code class="language-plaintext highlighter-rouge">state area</code>用于保存恢复上下文的区域 , 还有<code class="language-plaintext highlighter-rouge">VM-exit control, VM-entry control</code>等等和虚拟机强项关的区域。 这些区域会在这个过程中起作用么。</p><p>个人认为不会。这里只是借用了VMCS 的格式。有待进一步考究。 不过，从VMCS的归属来看, <code class="language-plaintext highlighter-rouge">SEAM VMX root operation</code> 对<code class="language-plaintext highlighter-rouge">legacy VMX root operation</code>有着绝对的控制权，前者不高兴了，可以随意破坏后者的上下文。 而后者没有这个权利。</p></blockquote><p><code class="language-plaintext highlighter-rouge">SEAMRR</code>是划分<code class="language-plaintext highlighter-rouge">MODULE_RANGE</code>区间，用于<code class="language-plaintext highlighter-rouge">Intel TDX module</code>, 还有一个 module – <code class="language-plaintext highlighter-rouge">P-SEAMLDR</code>, 其使用 <code class="language-plaintext highlighter-rouge">P_SEAMLDR_RANGE</code>, 切换到该模式（前面讲过 如何切换) 应该如何保存上下文呢?</p><p>答案也是通过VMCS，但和<code class="language-plaintext highlighter-rouge">Intel TDX module</code>不同，<code class="language-plaintext highlighter-rouge">P-SEAMLDR</code> 只能有一个cpu运行。 那VMCS结构需要一个就够了.</p><p><code class="language-plaintext highlighter-rouge">P-SEAMLDR</code> 模块用于在 <code class="language-plaintext highlighter-rouge">SEAMRR</code> 的<code class="language-plaintext highlighter-rouge">MODULE_RANGE</code>中加载 <code class="language-plaintext highlighter-rouge">TDX module</code>, 并初始化 和<code class="language-plaintext highlighter-rouge">TDX module</code>相关的 tranfer VMCS。</p><p>而<code class="language-plaintext highlighter-rouge">NP-SEAMLDR</code> 则会帮助初始化<code class="language-plaintext highlighter-rouge">SEAM range</code>,并初始化 <code class="language-plaintext highlighter-rouge">P-SEAMLDR transfer VMCS</code>, load <code class="language-plaintext highlighter-rouge">P-SEAMLDR</code> 到<code class="language-plaintext highlighter-rouge">P_SEAMLDR_RANGE</code>中</p><blockquote><p>The OS can launch the NP-SEAMLDR ACM using the GETSEC[ENTERACCS] instruction if the SEAMRR range enable bit (bit 11) of IA32_SEAMRR_PHYS_MASK MSR is 1.</p><blockquote><p>EMMM… 为什么os会调用这个… 难道是更新 <code class="language-plaintext highlighter-rouge">P-SEAMLDR</code>?</p></blockquote></blockquote><h2 id="seam-vmx-root-operation"><span class="me-2">SEAM VMX ROOT OPERATION</span><a href="#seam-vmx-root-operation" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><p>TDX module 帮助给TD VM 进行资源分配, 并且会切换到 <code class="language-plaintext highlighter-rouge">SEAM VMX non-root operation</code> 来运行<code class="language-plaintext highlighter-rouge">TD VM</code>。TDX module使用 <code class="language-plaintext highlighter-rouge">MK-TME</code> 技术，用于保护TD VM 私有数据的机密性和完 整性。</p><h3 id="tdx-private-keyid"><span class="me-2">TDX private KeyID</span><a href="#tdx-private-keyid" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><p>TDX 为每个TD VM 分配不同的MK-TME keyID 用来加密内存，另外, <strong>KeyID 分配给 TD 的情 况下，不可信软件不应被允许读取或写入内存!</strong> 完整性是怎么保证的呢?</p><p>Intel Trust Domain Extensions 允许预留一定数量的KeyID 给 TD VM 用。在支持 SEAM 的soc上, MK-TME也会保证该内存的完整性。</p><blockquote class="prompt-tip"><p>Intel TDX 在这里搞得相当复杂下面是自己的理解 (参考<sup>2</sup> 第16章)</p><p>以<code class="language-plaintext highlighter-rouge">Non-ACT Platforms: Cryptographic Integrity (Ci)</code>为例,</p><p>每个cacheline 对应<code class="language-plaintext highlighter-rouge">message authentication code (MAC)</code>(用于校验该cacheline完整性) 的元数据, 当在 <code class="language-plaintext highlighter-rouge">SEAM non-root operation</code> 下使用 <code class="language-plaintext highlighter-rouge">MK-TME</code> <code class="language-plaintext highlighter-rouge">private key</code>修改写内 存时，cacheline中的数据其实是解密的，但是 <code class="language-plaintext highlighter-rouge">MK-TME</code> 会去<code class="language-plaintext highlighter-rouge">private key</code>计算 cacheline data的MAC 并保存到元数据, 并标记该cacheline的 <code class="language-plaintext highlighter-rouge">TD-owner</code>元数据为1. <strong>这些元数据也会随着cacheline flush，最终会保存在内存元数据中，受ecc保护…</strong></p><p>此时假设 <code class="language-plaintext highlighter-rouge">legacy VMX-root operation</code> 去修改这块内存, 此时其不会检查<code class="language-plaintext highlighter-rouge">TD-owner</code>, 直接修改内存, 此时会使用<code class="language-plaintext highlighter-rouge">shared key</code>重新计算MAC, 并保存到cache元数据中，接下来, <code class="language-plaintext highlighter-rouge">SEAM non-root operation</code> 下如果在访问这段内存， <code class="language-plaintext highlighter-rouge">MK-TME</code>会重新计算<code class="language-plaintext highlighter-rouge">MAC</code> 并和元 数据中的<code class="language-plaintext highlighter-rouge">MAC</code>做比对。如果不相同，则触发<code class="language-plaintext highlighter-rouge">Integrity Check failed</code>, 标记cacheline被 标记为<code class="language-plaintext highlighter-rouge">poisoned</code>, 并返回值为0. 防止<code class="language-plaintext highlighter-rouge">SEAM non-root operation</code>继续使用该cache.</p></blockquote><p>MKTME 支持最多KeyIDs 数量由<code class="language-plaintext highlighter-rouge">IA32_TME_CAPABILITY</code> MSR 枚举, 但是激活的数量以及分赔给 TDX预留keyid 的数量则有下面寄存器配置:</p><ul><li><strong>IA32_TME_ACTIVATE</strong><ul><li>MK_TME_KEYID_BITS(35:32): 分配给MKTME用于KeyID的物理地址位数<li>TDX_RESERVED_KEYID_BITS(39:36): 这些位被保留用于 Intel TDX , 用来编码TDX 私有KeyID</ul></ul><p>而配置工作由BIOS去做，BIOS分配之后的各个密钥的数量（shared，tdx own) 则可以通过 读下面MSR获取:</p><ul><li><strong>IA32_MKTME_KEYID_PARTITIONING</strong><ul><li><strong>NUM_MKTME_KIDS(31:0)</strong> : 激活 <code class="language-plaintext highlighter-rouge">MKTME</code> 密钥ID总数<li><strong>NUM_TDX_PRIV_KIDS(63:32)</strong>: 激活TDX私有密钥数量</ul></ul><p>MKTME KeyID 的密钥使用 PCONFIG 指令进行编程。PCONFIG 指令设计为仅允许在 SEAM 中 对 TDX 私有 KeyID 进行密钥编程。</p><p>地址划分如下:</p><p><a href="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/encoding_keyid_in_PA.png" class="popup img-link shimmer"><img src="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/encoding_keyid_in_PA.png" alt="encoding_keyid_in_PA" loading="lazy"></a></p><p><code class="language-plaintext highlighter-rouge">MAXPHYADDR</code> 表示当前枚举的物理地址最高位:</p><p><code class="language-plaintext highlighter-rouge">[MAXPHYADDR - 1, MAXPHYADDR - n]</code>: 用于 MKTME keyid. 而在这个地址空间中对shared keyid和分配给TDX 的private KEYID做了切分</p><ul><li><code class="language-plaintext highlighter-rouge">[MAXPHYADDR-1, MAXPHYADDR-L]</code><ul><li>all zero: shared<li>if not: TDX private KEYID</ul></ul><p>MKTME 用于 TD 内存保护时，某些维护操作可能需要 Intel TDX 模块回写缓存并使缓存失 效。对于某些维护操作，Intel TDX 模块可能需要回写缓存，但不需要使缓存内容失效。 Intel TDX 模块可以使用 WBINVD/WBNOINVD 指令来辅助执行这些操作。</p><blockquote class="prompt-tip"><p>emmm, 这个没有想出来有什么场景</p></blockquote><p>具体方法是, 软件通过<code class="language-plaintext highlighter-rouge">EDX: EAX</code> 指定一块内存区域, 如果 <code class="language-plaintext highlighter-rouge">WRMSR</code></p><ul><li><strong>MSR_WBINVDP</strong> : 回写并invalid<li><strong>MSR_WBNOINVDP</strong> : 只回写</ul><blockquote><p>这两个寄存器只能在SEAM mode下操作</p></blockquote><p>软件可以使用 RDMSR 调用 <code class="language-plaintext highlighter-rouge">MSR_WBINVDP</code> 或 <code class="language-plaintext highlighter-rouge">MSR_WBNOINVDP</code> 读取最大缓存子块数 (<code class="language-plaintext highlighter-rouge">NUM_CACHE_SUB_BLOCKS</code>)。</p><p>指令解码如下:</p><div class="language-plaintext highlighter-rouge"><div class="code-header"> <span data-label-text="Plaintext"><i class="fas fa-code fa-fw small"></i></span> <button aria-label="copy" data-title-succeed="Copied!"><i class="far fa-clipboard"></i></button></div><div class="highlight"><code><table class="rouge-table"><tbody><tr><td class="rouge-gutter gl"><pre class="lineno">1
2
3
4
5
6
7
8
9
10
11
12
13
</pre><td class="rouge-code"><pre>IF RDMSR
    IF inSEAM==0 THEN #GP(0);
    IF invoked from VMX load/store list THEN #GP(0);
    EDX:EAX = MAX_CACHE_SUB_BLOCKS;
ENDIF

IF WRMSR
    IF inSEAM==0 THEN #GP(0);
    IF invoked from VMX load/store list THEN #GP(0);
    IF EDX:EAX &gt;= MAX_CACHE_SUB_BLOCKS THEN #GP(0);
    Flush cache sub-block indexed by EDX:EAX
    IF ECX == MSR_WBINVDP THEN Invalidate cache sub-block indexed by EDX:EAX;
ENDIF
</pre></table></code></div></div><h3 id="memory-type"><span class="me-2">MEMORY TYPE</span><a href="#memory-type" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><p>seam vmx root operation:</p><ul><li><strong>CR0.CD == 1</strong> : effective memory type 为 <em>UC</em><li><strong>CR0.CD == 0</strong> : 则有效内存类型取决于所访问的物理地址和用于访问的 KeyID<ul><li>如果要访问 SEAMRR，则 MTRR 不会对内存类型产生影响，访问的有效内存类型仅由 PAT 决定。<li>如果访问的是 SEAMRR 之外的物理内存，并且该访问使用了 TDX 私钥 ID， 则 MTRR 不会影响内存类型。内存类型仅由 PAT 决定。<li>如果要访问 SEAMRR 之外的物理内存，并且访问未使用 TDX 私钥 ID，则根据与物理 地址和 PAT 匹配的 MTRR 来确定访问的内存类型。</ul></ul><blockquote><p><code class="language-plaintext highlighter-rouge">CR0.CD</code> cache disable</p></blockquote><p>明确强制指定内存类型的特殊操作（例如，快速字符串、MOVDIR64 等）将继续按照这些指 令定义的特殊内存类型运行。</p><h3 id="caching-translation-informationtlb"><span class="me-2">Caching Translation Information(TLB)</span><a href="#caching-translation-informationtlb" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><p>在原有框架上增加了 SEAM 状态, 在 SEAM VMX-root operation, in-SEAM 为1.</p><p>在 SEAM VMX root operation 期间，逻辑处理器可能会缓存并使用针对线性地址的缓存映 射，这些线性地址由当前 CR3 寄存器的值（直接或间接引用的分页结构）派生，并将这些 映射关联到:</p><ul><li>Current VPID<li>Current PCID (non-global translations) or any PCID (global translations)</ul><blockquote class="prompt-warning"><p>NOTE</p><p>这里想表达的意思是, SEAM VMX root operation, 有自己独立的tlb entry (这些entry 中in-SEAM =1)</p><p>为什么要这么做..</p></blockquote><h3 id="event-handling"><span class="me-2">EVENT HANDLING</span><a href="#event-handling" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><p>SEAM VMX root operation 时, 处理器可以 inhibit NMI/SMI. 在 inhibit 状态下，他们 将被设置为挂起状态，并在inhibit状态解除后处理。在<code class="language-plaintext highlighter-rouge">SEAM VMX root operation</code>中 可以 解除对<code class="language-plaintext highlighter-rouge">NMI</code>, <code class="language-plaintext highlighter-rouge">external interrupts</code> inhibit.</p><p>在 <code class="language-plaintext highlighter-rouge">SEAM VMX root operation</code> 中，可以读取<code class="language-plaintext highlighter-rouge">MSR_INTR_PENDING</code> 来确认是否有挂起的事 件. 另外，和 <code class="language-plaintext highlighter-rouge">legacy VMX root operation</code>类似, 在<code class="language-plaintext highlighter-rouge">SEAM VMX non-root operation</code>中， 可以通过配置 <code class="language-plaintext highlighter-rouge">TD VMCS</code> 来改变对 <code class="language-plaintext highlighter-rouge">NMI</code>, <code class="language-plaintext highlighter-rouge">SMI</code>的 inhibit状态。</p><p>在 SEAM VMX non-root operation 期间发生的 SMI，或者在切换到 SEAM VMX non-root operation 之前已经处于挂起状态的 SMI，可能会导致VM-exit 并进入 SEAM VMX root operation，此时退出原因会被设置为“IO SMI” 或 “Other SMI”。如果该 SMI 是由machine check 触发的 SMI（MSMI），则退出限定的第 0 位应该被设置为 1。</p><p>在VM-exit 后，该 SMI 仍将保持挂起状态。</p><p><code class="language-plaintext highlighter-rouge">SEAMRET</code> 切换到 <code class="language-plaintext highlighter-rouge">legacy VMX root operation</code>时, NMI SMI 的<code class="language-plaintext highlighter-rouge">inhibit</code>状态可以恢复到 <code class="language-plaintext highlighter-rouge">SEAMCALL</code> 时的<code class="language-plaintext highlighter-rouge">inhibit</code>状态, 如果未<code class="language-plaintext highlighter-rouge">inhibit</code>的话，任何待处理的NMI/SMI 都将被 deliver.</p><p><code class="language-plaintext highlighter-rouge">MSR_INTR_PENDING</code>:</p><p><a href="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/MSR_INTR_PENDING.png" class="popup img-link shimmer"><img src="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/MSR_INTR_PENDING.png" alt="MSR_INTR_PENDING" loading="lazy"></a></p><p>The reporting of these pending events in MSR_INTR_PENDING is designed not to be affected by:</p><blockquote class="prompt-ref"><p>大概的意思时，<code class="language-plaintext highlighter-rouge">MSR_INTR_PENDING</code>报告事件和事件inhibit是独立的, 虽然这些事件会被inhibit, 但是不会影响 <code class="language-plaintext highlighter-rouge">MSR_INTR_PENDING</code> 报告 inhibit 事件。</p></blockquote><ul><li>EFLAGS.IF.<li>NMI blocking.<li>SEAM blocking of SMI, or NMI.<li>SMI inhibited by SENTER.<li>MOV-SS/POP-SS blocking.<li>STI blocking</ul><h2 id="seam-vmx-non-root-operation"><span class="me-2">SEAM VMX NON-ROOT OPERATION</span><a href="#seam-vmx-non-root-operation" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><p>TD VM 运行在 <code class="language-plaintext highlighter-rouge">SEAM VMX non-root operation</code>, 本节主要讨论<code class="language-plaintext highlighter-rouge">leagcy VMX non-root opearation</code> 和 <code class="language-plaintext highlighter-rouge">SEAM VMX non-root operation</code>有何不同</p><h3 id="seam-vmx-non-root-execution-controls"><span class="me-2">SEAM VMX Non-Root Execution Controls</span><a href="#seam-vmx-non-root-execution-controls" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><p>前面提到过, 每一个TD 都有一个相关联的 <code class="language-plaintext highlighter-rouge">VMCS</code>, 同<code class="language-plaintext highlighter-rouge">legacy VMX non-root operation</code> 功能相同。但是字段上有一些扩展:</p><ol><li><code class="language-plaintext highlighter-rouge">Share EPT Pointer</code>: 用于指定共享EPT页表的指针。在SEAM VMX non-root operation中, 有两套EPT:<ul><li>VMCS EPTP 指向的private EPT<li>VMCS <code class="language-plaintext highlighter-rouge">shared-EPTP</code> 指向的 shared EPT</ul><p>该字段:</p><ul><li><code class="language-plaintext highlighter-rouge">11:0</code> bit 被预留<li><code class="language-plaintext highlighter-rouge">(MAXPHYADDR - 1):12</code> bit 包含<code class="language-plaintext highlighter-rouge">(MAXPHYADDR - 1): 12</code> 位 4k-byte对齐的 EPT <code class="language-plaintext highlighter-rouge">PML4/PML5</code> table<li><code class="language-plaintext highlighter-rouge">(64, MAXPHYADDR)</code> bit 被预留</ul><li><p><code class="language-plaintext highlighter-rouge">TD-KeyID</code> 32bit字段用于指定分配给TD的MKTME的密钥ID. 处理器使用这个<code class="language-plaintext highlighter-rouge">KeyID</code>来 访问有 EPTP 指向的EPT 系列页表.</p><blockquote class="prompt-tip"><p>也就是说, EPTP 以及 EPTP指向的一系列EPT页表中的物理地址字段都带有该<code class="language-plaintext highlighter-rouge">KeyID</code></p></blockquote><li><p><code class="language-plaintext highlighter-rouge">Guest Physical Address Width(GPAW)</code> : <code class="language-plaintext highlighter-rouge">GPAW</code>和<code class="language-plaintext highlighter-rouge">EPT walk levels (4 or 5 level)</code> 共同确定<code class="language-plaintext highlighter-rouge">GPA</code>宽度, 从而确定<code class="language-plaintext highlighter-rouge">GPA</code>中的 <strong>SHARED bit</strong> 位置.</p><p>TD的GPA划分为两部分:</p><ul><li>shared GPA range<ul><li>SHARED bit 为1<li>使用 shared-EPTP 指向的Shared EPT translate GPA<li>处理器使用<code class="language-plaintext highlighter-rouge">shared-EPT</code>的 KeyID 来获取 shared GPA的访问权限</ul><li>private GPA range.<ul><li>SHARED bit 为0<li>使用 EPTP 指向的 EPT translate GPA<li>CR3, PDPTRs, and HLAT root pointe中的GPA 也使用 EPTP进行translate<li>处理器使用<code class="language-plaintext highlighter-rouge">TD-KeyID</code> 获取 private GPA的 访问权限.</ul></ul><p>(因为由一个bit确定，所以各占一半)</p></ol><p><strong>怎么确定SHARED BIT位置:</strong></p><ul><li>使用4-level EPT, SHARED bit 永远是 bit 47<li>使用5-level EPT<ul><li>GPAW == 1 : bit 51<li>GPAW == 0 : bit 47</ul></ul><p>based execution control bit 17 设置为1 可以active, tertiary, processor-based execution control primary, processor based execution control.</p><p>而 <code class="language-plaintext highlighter-rouge">IA32_VMX_PROCBASED_CTLS3</code> bit 5 则报告 <code class="language-plaintext highlighter-rouge">GPAW execution control</code> 是否能在 <code class="language-plaintext highlighter-rouge">tertiary</code>中使能。如果 <code class="language-plaintext highlighter-rouge">GPAW execution control</code> 可以被设置为1, 处理器才允许编程 VMCS中的<code class="language-plaintext highlighter-rouge">Shared-EPTP</code>和<code class="language-plaintext highlighter-rouge">TD-KeyID</code>字段。</p><h3 id="guest-physical-address-translation"><span class="me-2">Guest Physical Address Translation</span><a href="#guest-physical-address-translation" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><p>有一些额外的条件会触发<code class="language-plaintext highlighter-rouge">EPT misconfiguration</code> 或者 <code class="language-plaintext highlighter-rouge">EPT violation</code> 或者<code class="language-plaintext highlighter-rouge">page fault</code>:</p><ul><li><p>当GPA 使用 shared EPT, 并且entry is present 并且 页表中的 phyiscal address 的<code class="language-plaintext highlighter-rouge">(MAXPHYADDR - 1, MAXPHYADDR - TDX_RESERVED_KEYID_BITS)</code>被设置. 则触发<code class="language-plaintext highlighter-rouge">EPT misconfiguration</code></p><li>CPU’s maximum physical-address width (MAXPA) is 52, 而guest physical address width 为 48, 那么 GPA bit 51:48 中不全为 0 的访问可能会导致 <code class="language-plaintext highlighter-rouge">EPT-violation</code>， 并且即使“EPT-violation #VE” execution control 为 1，也不会被变异为#VE。<li>如果 CPU 的物理地址宽度（MAXPA）小于 48，并且SHARED bit 为第 47 位，GPA 位 47 将被保留，GPA 位 46:MAXPA 将被保留。在这样的 CPU 上，任何页面结构中的位 51:48 或位 46:MAXPA 设置会导致保留位页面错误。</ul><h3 id="linear-address-translation"><span class="me-2">Linear Address Translation</span><a href="#linear-address-translation" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><p>在 <code class="language-plaintext highlighter-rouge">SEAM VMX non-root operation</code> 中, 所有用于线性地址转换为GPA的 paging structures 都必须位于private GPA space. 如何CR3中的地址 或者引用另一个paging structure 的地 址的SHARED bit为1， 都会造成 page fault .</p><h3 id="memory-typeing"><span class="me-2">MEMORY TYPEING</span><a href="#memory-typeing" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><p>对于translated或者guest物理访问（未开分页）通常应该根据CR0.CD, PAT和 EPT memory type来决定。</p><p>某些操作强制使用某种memory type , (e.g., fast string, MOVDIR64,等), 旨在继续使用 其特定的memory type(强制使用的))</p><p>使用<code class="language-plaintext highlighter-rouge">TDX private KeyID</code>访问VMCS相关的数据结构(MSR bitmap, VAPIC page等)</p><ul><li>CR0.CD == 1: UC<li>otherwize: WB</ul><h3 id="caching-translations-information"><span class="me-2">Caching Translations Information</span><a href="#caching-translations-information" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><p>(略) 有点看不懂</p><h3 id="operation-outside-seam"><span class="me-2">OPERATION OUTSIDE SEAM</span><a href="#operation-outside-seam" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><p>当不在 SEAM operation 中时, 物理地址中用于编码 TDX private KeyID 的位被保留为保留 位。</p><p>当在 SEAM operation 之外tranlate地址时，任何 paging structure 条目中的物理地址字段 使用了上述位时，处理器都会报一个<code class="language-plaintext highlighter-rouge">reserved bit page fault exception</code></p><p>而 legacy EPT中如果使用上述位时，则产生<code class="language-plaintext highlighter-rouge">EPT-violation</code></p><p>还有一些指令会直接使用物理地址，如果使用了上述位时，行为如下:</p><p><a href="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/encoding_keyID_in_physical_address.png" class="popup img-link shimmer"><img src="https://cdn.jsdelivr.net/gh/cai-fuqiang/cai-fuqiang.github.io@myblob_master/_posts/tee/arch/x86/tdx/pic/encoding_keyID_in_physical_address.png" alt="encoding_keyID_in_physical_address" loading="lazy"></a></p><h2 id="参考链接"><span class="me-2">参考链接</span><a href="#参考链接" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><ol><li><a href="https://cdrdv2-public.intel.com/733582/intel-tdx-cpu-architectural-specification.pdf">Intel® Trust Domain CPU Architectural Extensions 343754-002US MAY 2021</a><li><a href="https://cdrdv2-public.intel.com/853286/intel-tdx-module-base-spec-348549006.pdf">Intel® Trust Domain Extensions (Intel® TDX) Module Base Architecture Specification</a><li><a href="https://www.usenix.org/system/files/osdi21-feng.pdf">Scalable Memory Protection in the Penglai Enclave</a></ol></div><div class="post-tail-wrapper text-muted"><div class="post-meta mb-3"> <i class="far fa-folder-open fa-fw me-1"></i> <a href="/categories/tee/">tee</a>, <a href="/categories/arch-intel/">arch_intel</a></div><div class="post-tags"> <i class="fa fa-tags fa-fw me-1"></i> <a href="/tags/tee/" class="post-tag no-text-decoration" >tee</a> <a href="/tags/tdx/" class="post-tag no-text-decoration" >tdx</a></div><div class=" post-tail-bottom d-flex justify-content-between align-items-center mt-5 pb-2 " ><div class="license-wrapper"> This post is licensed under <a href="https://creativecommons.org/licenses/by/4.0/"> CC BY 4.0 </a> by the author.</div><div class="share-wrapper d-flex align-items-center"> <span class="share-label text-muted">Share</span> <span class="share-icons"> <a href="https://twitter.com/intent/tweet?text=intel%20tdx%20(spec)%20-%20Chirpy&url=%2Fposts%2Ftdx-spec%2F" target="_blank" rel="noopener" data-bs-toggle="tooltip" data-bs-placement="top" title="Twitter" aria-label="Twitter"> <i class="fa-fw fa-brands fa-square-x-twitter"></i> </a> <a href="https://www.facebook.com/sharer/sharer.php?title=intel%20tdx%20(spec)%20-%20Chirpy&u=%2Fposts%2Ftdx-spec%2F" target="_blank" rel="noopener" data-bs-toggle="tooltip" data-bs-placement="top" title="Facebook" aria-label="Facebook"> <i class="fa-fw fab fa-facebook-square"></i> </a> <a href="https://t.me/share/url?url=%2Fposts%2Ftdx-spec%2F&text=intel%20tdx%20(spec)%20-%20Chirpy" target="_blank" rel="noopener" data-bs-toggle="tooltip" data-bs-placement="top" title="Telegram" aria-label="Telegram"> <i class="fa-fw fab fa-telegram"></i> </a> <button id="copy-link" aria-label="Copy link" class="btn small" data-bs-toggle="tooltip" data-bs-placement="top" title="Copy link" data-title-succeed="Link copied successfully!" > <i class="fa-fw fas fa-link pe-none fs-6"></i> </button> </span></div></div></div></article></main><aside aria-label="Panel" id="panel-wrapper" class="col-xl-3 ps-2 text-muted"><div class="access"><section id="access-lastmod"><h2 class="panel-heading">Recently Updated</h2><ul class="content list-unstyled ps-0 pb-1 ms-1 mt-2"><li class="text-truncate lh-lg"> <a href="/posts/seqcounter-and-seqlock/">sequence counters and sequential locks</a><li class="text-truncate lh-lg"> <a href="/posts/rcu-classic/">rcu - classic</a><li class="text-truncate lh-lg"> <a href="/posts/tdx-spec/">intel tdx (spec)</a><li class="text-truncate lh-lg"> <a href="/posts/rcu-overflow/">rcu - overflow</a><li class="text-truncate lh-lg"> <a href="/posts/intel-memory-encryption/">intel memory encryption technologies</a></ul></section><section><h2 class="panel-heading">Trending Tags</h2><div class="d-flex flex-wrap mt-3 mb-1 me-3"> <a class="post-tag btn btn-outline-primary" href="/tags/synchronization/">synchronization</a> <a class="post-tag btn btn-outline-primary" href="/tags/os/">os</a> <a class="post-tag btn btn-outline-primary" href="/tags/rcu/">rcu</a> <a class="post-tag btn btn-outline-primary" href="/tags/spinlock/">spinlock</a> <a class="post-tag btn btn-outline-primary" href="/tags/tee/">tee</a> <a class="post-tag btn btn-outline-primary" href="/tags/completed/">completed</a> <a class="post-tag btn btn-outline-primary" href="/tags/mktme/">mktme</a> <a class="post-tag btn btn-outline-primary" href="/tags/non-blocking-algorithm/">non-blocking algorithm</a> <a class="post-tag btn btn-outline-primary" href="/tags/qemu/">qemu</a> <a class="post-tag btn btn-outline-primary" href="/tags/qemu-coroutine/">qemu_coroutine</a></div></section></div><div class="toc-border-cover z-3"></div><section id="toc-wrapper" class="invisible position-sticky ps-0 pe-4 pb-4"><h2 class="panel-heading ps-3 pb-2 mb-0">Contents</h2><nav id="toc"></nav></section></aside></div><div class="row"><div id="tail-wrapper" class="col-12 col-lg-11 col-xl-9 px-md-4"><aside id="related-posts" aria-labelledby="related-label"><h3 class="mb-4" id="related-label">Further Reading</h3><nav class="row row-cols-1 row-cols-md-2 row-cols-xl-3 g-4 mb-4"><article class="col"> <a href="/posts/intel-memory-encryption/" class="post-preview card h-100"><div class="card-body"> <time data-ts="1766995800" data-df="ll" > Dec 29, 2025 </time><h4 class="pt-0 my-2">intel memory encryption technologies</h4><div class="text-muted"><p>introduction TME Total Memory Encryption (TME) – the capability to encrypt the entirety of physical memory of a system. This capability is typically enabled in the very early stages of the boot p...</p></div></div></a></article></nav></aside><nav class="post-navigation d-flex justify-content-between" aria-label="Post Navigation"> <a href="/posts/rcu-overflow/" class="btn btn-outline-primary" aria-label="Older" ><p>rcu - overflow</p></a> <a href="/posts/rcu-classic/" class="btn btn-outline-primary" aria-label="Newer" ><p>rcu - classic</p></a></nav><footer aria-label="Site Info" class=" d-flex flex-column justify-content-center text-muted flex-lg-row justify-content-lg-between align-items-lg-center pb-lg-3 " ><p>© <time>2026</time> <a href="https://twitter.com/username">your_full_name</a>. <span data-bs-toggle="tooltip" data-bs-placement="top" title="Except where otherwise noted, the blog posts on this site are licensed under the Creative Commons Attribution 4.0 International (CC BY 4.0) License by the author." >Some rights reserved.</span></p><p>Using the <a data-bs-toggle="tooltip" data-bs-placement="top" title="v7.3.1" href="https://github.com/cotes2020/jekyll-theme-chirpy" target="_blank" rel="noopener" >Chirpy</a> theme for <a href="https://jekyllrb.com" target="_blank" rel="noopener">Jekyll</a>.</p></footer></div></div><div id="search-result-wrapper" class="d-flex justify-content-center d-none"><div class="col-11 content"><div id="search-hints"><section><h2 class="panel-heading">Trending Tags</h2><div class="d-flex flex-wrap mt-3 mb-1 me-3"> <a class="post-tag btn btn-outline-primary" href="/tags/synchronization/">synchronization</a> <a class="post-tag btn btn-outline-primary" href="/tags/os/">os</a> <a class="post-tag btn btn-outline-primary" href="/tags/rcu/">rcu</a> <a class="post-tag btn btn-outline-primary" href="/tags/spinlock/">spinlock</a> <a class="post-tag btn btn-outline-primary" href="/tags/tee/">tee</a> <a class="post-tag btn btn-outline-primary" href="/tags/completed/">completed</a> <a class="post-tag btn btn-outline-primary" href="/tags/mktme/">mktme</a> <a class="post-tag btn btn-outline-primary" href="/tags/non-blocking-algorithm/">non-blocking algorithm</a> <a class="post-tag btn btn-outline-primary" href="/tags/qemu/">qemu</a> <a class="post-tag btn btn-outline-primary" href="/tags/qemu-coroutine/">qemu_coroutine</a></div></section></div><div id="search-results" class="d-flex flex-wrap justify-content-center text-muted mt-3"></div></div></div></div><aside aria-label="Scroll to Top"> <button id="back-to-top" type="button" class="btn btn-lg btn-box-shadow"> <i class="fas fa-angle-up"></i> </button></aside></div><div id="mask" class="d-none position-fixed w-100 h-100 z-1"></div><aside id="notification" class="toast" role="alert" aria-live="assertive" aria-atomic="true" data-bs-animation="true" data-bs-autohide="false" ><div class="toast-header"> <button type="button" class="btn-close ms-auto" data-bs-dismiss="toast" aria-label="Close" ></button></div><div class="toast-body text-center pt-0"><p class="px-2 mb-3">A new version of content is available.</p><button type="button" class="btn btn-primary" aria-label="Update"> Update </button></div></aside><script> (function () { const themeMapper = Theme.getThemeMapper('light', 'dark_dimmed'); const initTheme = themeMapper[Theme.visualState]; let lang = 'zh-CN';if (lang.length > 2 && !lang.startsWith('zh')) { lang = lang.slice(0, 2); } let giscusAttributes = { src: 'https://giscus.app/client.js', 'data-repo': 'cai-fuqiang/cai-fuqiang.github.io', 'data-repo-id': 'R_kgDOPsVm6A', 'data-category': 'Q&A', 'data-category-id': 'DIC_kwDOPsVm6M4C0OXB', 'data-mapping': 'pathname', 'data-strict' : '0', 'data-reactions-enabled': '1', 'data-emit-metadata': '0', 'data-theme': initTheme, 'data-input-position': 'top', 'data-lang': lang, 'data-loading': 'lazy', crossorigin: 'anonymous', async: '' }; let giscusNode = document.createElement('script'); Object.entries(giscusAttributes).forEach(([key, value]) => giscusNode.setAttribute(key, value) ); const $footer = document.querySelector('footer'); $footer.insertAdjacentElement("beforebegin", giscusNode); addEventListener('message', (event) => { if (event.source === window && event.data && event.data.id === Theme.ID) { const newTheme = themeMapper[Theme.visualState]; const message = { setConfig: { theme: newTheme } }; const giscus = document.getElementsByClassName('giscus-frame')[0].contentWindow; giscus.postMessage({ giscus: message }, 'https://giscus.app'); } }); })(); </script> <script> document.addEventListener('DOMContentLoaded', () => { SimpleJekyllSearch({ searchInput: document.getElementById('search-input'), resultsContainer: document.getElementById('search-results'), json: '/assets/js/data/search.json', searchResultTemplate: '<article class="px-1 px-sm-2 px-lg-4 px-xl-0"><header><h2><a href="{url}">{title}</a></h2><div class="post-meta d-flex flex-column flex-sm-row text-muted mt-1 mb-1"> {categories} {tags}</div></header><p>{content}</p></article>', noResultsText: '<p class="mt-5">Oops! No results found.</p>', templateMiddleware: function(prop, value, template) { if (prop === 'categories') { if (value === '') { return `${value}`; } else { return `<div class="me-sm-4"><i class="far fa-folder fa-fw"></i>${value}</div>`; } } if (prop === 'tags') { if (value === '') { return `${value}`; } else { return `<div><i class="fa fa-tag fa-fw"></i>${value}</div>`; } } } }); }); </script>
