// Seed: 2134857442
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  assign id_4 = 1;
  logic id_4;
  type_6(
      1 && id_1 == (1'b0), 1, 1
  );
endmodule
