// Seed: 2251040626
module module_0;
  tri  id_1 = 1 + 1;
  wand id_2;
  assign id_2 = 1'h0;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    output tri1  id_3,
    input  wor   id_4
);
  logic [7:0] id_6;
  wire id_7;
  module_0(); id_8(
      1'b0, id_6[1], id_2, id_2
  );
  supply0 id_9 = id_1;
  tri1 id_10 = 1;
  tri1 id_11;
  wire id_12;
  task id_13();
    id_11 = 1;
  endtask
  wire id_14;
  wire id_15;
endmodule
