digraph "CFG for '_Z12mod_CENTRISTP8PPMPixelS0_iiPii' function" {
	label="CFG for '_Z12mod_CENTRISTP8PPMPixelS0_iiPii' function";

	Node0x5d432d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = shl i32 %7, 5\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = add i32 %8, %9\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %12 = shl i32 %11, 5\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %14 = add i32 %12, %13\l  %15 = shl nuw nsw i32 %13, 5\l  %16 = add nuw nsw i32 %15, %9\l  %17 = icmp slt i32 %16, %5\l  br i1 %17, label %18, label %20\l|{<s0>T|<s1>F}}"];
	Node0x5d432d0:s0 -> Node0x5d456f0;
	Node0x5d432d0:s1 -> Node0x5d45780;
	Node0x5d456f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%18:\l18:                                               \l  %19 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %16\l  store i32 0, i32 addrspace(3)* %19, align 4, !tbaa !5\l  br label %20\l}"];
	Node0x5d456f0 -> Node0x5d45780;
	Node0x5d45780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%20:\l20:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %21 = icmp slt i32 %10, %2\l  %22 = icmp slt i32 %14, %3\l  %23 = select i1 %21, i1 %22, i1 false\l  br i1 %23, label %24, label %644\l|{<s0>T|<s1>F}}"];
	Node0x5d45780:s0 -> Node0x5d460d0;
	Node0x5d45780:s1 -> Node0x5d46160;
	Node0x5d460d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%24:\l24:                                               \l  %25 = mul nsw i32 %14, %2\l  %26 = add nsw i32 %25, %10\l  %27 = sext i32 %26 to i64\l  %28 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %27, i32 0\l  %29 = load i8, i8 addrspace(1)* %28, align 1, !tbaa !9, !amdgpu.noclobber !11\l  %30 = zext i8 %29 to i32\l  %31 = mul nuw nsw i32 %30, 299\l  %32 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %27, i32 1\l  %33 = load i8, i8 addrspace(1)* %32, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %34 = zext i8 %33 to i32\l  %35 = mul nuw nsw i32 %34, 587\l  %36 = add nuw nsw i32 %35, %31\l  %37 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %27, i32 2\l  %38 = load i8, i8 addrspace(1)* %37, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %39 = zext i8 %38 to i32\l  %40 = mul nuw nsw i32 %39, 114\l  %41 = add nuw nsw i32 %36, %40\l  %42 = udiv i32 %41, 1000\l  %43 = trunc i32 %42 to i8\l  %44 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %13, i32 %9\l  store i8 %43, i8 addrspace(3)* %44, align 1, !tbaa !14\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %45 = add nsw i32 %2, -2\l  %46 = icmp slt i32 %10, %45\l  %47 = add nsw i32 %3, -2\l  %48 = icmp slt i32 %14, %47\l  %49 = select i1 %46, i1 %48, i1 false\l  br i1 %49, label %50, label %568\l|{<s0>T|<s1>F}}"];
	Node0x5d460d0:s0 -> Node0x5d48290;
	Node0x5d460d0:s1 -> Node0x5d482e0;
	Node0x5d48290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%50:\l50:                                               \l  %51 = icmp ult i32 %13, 32\l  %52 = icmp ult i32 %9, 32\l  %53 = select i1 %51, i1 %52, i1 false\l  br i1 %53, label %54, label %57\l|{<s0>T|<s1>F}}"];
	Node0x5d48290:s0 -> Node0x5d48620;
	Node0x5d48290:s1 -> Node0x5d48670;
	Node0x5d48620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%54:\l54:                                               \l  %55 = load i8, i8 addrspace(3)* %44, align 1, !tbaa !14\l  %56 = zext i8 %55 to i32\l  br label %70\l}"];
	Node0x5d48620 -> Node0x5d47af0;
	Node0x5d48670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%57:\l57:                                               \l  %58 = load i8, i8 addrspace(1)* %28, align 1, !tbaa !9, !amdgpu.noclobber !11\l  %59 = zext i8 %58 to i32\l  %60 = mul nuw nsw i32 %59, 299\l  %61 = load i8, i8 addrspace(1)* %32, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %62 = zext i8 %61 to i32\l  %63 = mul nuw nsw i32 %62, 587\l  %64 = add nuw nsw i32 %63, %60\l  %65 = load i8, i8 addrspace(1)* %37, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %66 = zext i8 %65 to i32\l  %67 = mul nuw nsw i32 %66, 114\l  %68 = add nuw nsw i32 %64, %67\l  %69 = udiv i32 %68, 1000\l  br label %70\l}"];
	Node0x5d48670 -> Node0x5d47af0;
	Node0x5d47af0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%70:\l70:                                               \l  %71 = phi i32 [ %56, %54 ], [ %69, %57 ]\l  %72 = sitofp i32 %71 to float\l  %73 = add nuw nsw i32 %9, 1\l  %74 = add nsw i32 %10, 1\l  %75 = icmp ult i32 %9, 31\l  %76 = select i1 %51, i1 %75, i1 false\l  br i1 %76, label %95, label %77\l|{<s0>T|<s1>F}}"];
	Node0x5d47af0:s0 -> Node0x5d4adf0;
	Node0x5d47af0:s1 -> Node0x5d4ae40;
	Node0x5d4ae40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%77:\l77:                                               \l  %78 = add nsw i32 %74, %25\l  %79 = sext i32 %78 to i64\l  %80 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %79, i32 0\l  %81 = load i8, i8 addrspace(1)* %80, align 1, !tbaa !9, !amdgpu.noclobber !11\l  %82 = zext i8 %81 to i32\l  %83 = mul nuw nsw i32 %82, 299\l  %84 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %79, i32 1\l  %85 = load i8, i8 addrspace(1)* %84, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %86 = zext i8 %85 to i32\l  %87 = mul nuw nsw i32 %86, 587\l  %88 = add nuw nsw i32 %87, %83\l  %89 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %79, i32 2\l  %90 = load i8, i8 addrspace(1)* %89, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %91 = zext i8 %90 to i32\l  %92 = mul nuw nsw i32 %91, 114\l  %93 = add nuw nsw i32 %88, %92\l  %94 = udiv i32 %93, 1000\l  br label %99\l}"];
	Node0x5d4ae40 -> Node0x5d4b970;
	Node0x5d4adf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%95:\l95:                                               \l  %96 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %13, i32 %73\l  %97 = load i8, i8 addrspace(3)* %96, align 1, !tbaa !14\l  %98 = zext i8 %97 to i32\l  br label %99\l}"];
	Node0x5d4adf0 -> Node0x5d4b970;
	Node0x5d4b970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%99:\l99:                                               \l  %100 = phi i32 [ %98, %95 ], [ %94, %77 ]\l  %101 = sitofp i32 %100 to float\l  %102 = fadd contract float %72, %101\l  %103 = add nuw nsw i32 %9, 2\l  %104 = add nsw i32 %10, 2\l  %105 = icmp ult i32 %9, 30\l  %106 = select i1 %51, i1 %105, i1 false\l  br i1 %106, label %125, label %107\l|{<s0>T|<s1>F}}"];
	Node0x5d4b970:s0 -> Node0x5d4c0b0;
	Node0x5d4b970:s1 -> Node0x5d4c100;
	Node0x5d4c100 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%107:\l107:                                              \l  %108 = add nsw i32 %104, %25\l  %109 = sext i32 %108 to i64\l  %110 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %109, i32 0\l  %111 = load i8, i8 addrspace(1)* %110, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %112 = zext i8 %111 to i32\l  %113 = mul nuw nsw i32 %112, 299\l  %114 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %109, i32 1\l  %115 = load i8, i8 addrspace(1)* %114, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %116 = zext i8 %115 to i32\l  %117 = mul nuw nsw i32 %116, 587\l  %118 = add nuw nsw i32 %117, %113\l  %119 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %109, i32 2\l  %120 = load i8, i8 addrspace(1)* %119, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %121 = zext i8 %120 to i32\l  %122 = mul nuw nsw i32 %121, 114\l  %123 = add nuw nsw i32 %118, %122\l  %124 = udiv i32 %123, 1000\l  br label %129\l}"];
	Node0x5d4c100 -> Node0x5d4cbf0;
	Node0x5d4c0b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%125:\l125:                                              \l  %126 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %13, i32 %103\l  %127 = load i8, i8 addrspace(3)* %126, align 1, !tbaa !14\l  %128 = zext i8 %127 to i32\l  br label %129\l}"];
	Node0x5d4c0b0 -> Node0x5d4cbf0;
	Node0x5d4cbf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%129:\l129:                                              \l  %130 = phi i32 [ %128, %125 ], [ %124, %107 ]\l  %131 = sitofp i32 %130 to float\l  %132 = fadd contract float %102, %131\l  %133 = add nuw nsw i32 %13, 1\l  %134 = add nsw i32 %14, 1\l  %135 = icmp ult i32 %13, 31\l  %136 = mul nsw i32 %134, %2\l  %137 = select i1 %135, i1 %52, i1 false\l  br i1 %137, label %156, label %138\l|{<s0>T|<s1>F}}"];
	Node0x5d4cbf0:s0 -> Node0x5d4d7d0;
	Node0x5d4cbf0:s1 -> Node0x5d4d820;
	Node0x5d4d820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%138:\l138:                                              \l  %139 = add nsw i32 %10, %136\l  %140 = sext i32 %139 to i64\l  %141 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %140, i32 0\l  %142 = load i8, i8 addrspace(1)* %141, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %143 = zext i8 %142 to i32\l  %144 = mul nuw nsw i32 %143, 299\l  %145 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %140, i32 1\l  %146 = load i8, i8 addrspace(1)* %145, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %147 = zext i8 %146 to i32\l  %148 = mul nuw nsw i32 %147, 587\l  %149 = add nuw nsw i32 %148, %144\l  %150 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %140, i32 2\l  %151 = load i8, i8 addrspace(1)* %150, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %152 = zext i8 %151 to i32\l  %153 = mul nuw nsw i32 %152, 114\l  %154 = add nuw nsw i32 %149, %153\l  %155 = udiv i32 %154, 1000\l  br label %160\l}"];
	Node0x5d4d820 -> Node0x5d4e2e0;
	Node0x5d4d7d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%156:\l156:                                              \l  %157 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %133, i32 %9\l  %158 = load i8, i8 addrspace(3)* %157, align 1, !tbaa !14\l  %159 = zext i8 %158 to i32\l  br label %160\l}"];
	Node0x5d4d7d0 -> Node0x5d4e2e0;
	Node0x5d4e2e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%160:\l160:                                              \l  %161 = phi i32 [ %159, %156 ], [ %155, %138 ]\l  %162 = sitofp i32 %161 to float\l  %163 = fadd contract float %132, %162\l  %164 = select i1 %135, i1 %75, i1 false\l  br i1 %164, label %183, label %165\l|{<s0>T|<s1>F}}"];
	Node0x5d4e2e0:s0 -> Node0x5d4e870;
	Node0x5d4e2e0:s1 -> Node0x5d4e8c0;
	Node0x5d4e8c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%165:\l165:                                              \l  %166 = add nsw i32 %74, %136\l  %167 = sext i32 %166 to i64\l  %168 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %167, i32 0\l  %169 = load i8, i8 addrspace(1)* %168, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %170 = zext i8 %169 to i32\l  %171 = mul nuw nsw i32 %170, 299\l  %172 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %167, i32 1\l  %173 = load i8, i8 addrspace(1)* %172, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %174 = zext i8 %173 to i32\l  %175 = mul nuw nsw i32 %174, 587\l  %176 = add nuw nsw i32 %175, %171\l  %177 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %167, i32 2\l  %178 = load i8, i8 addrspace(1)* %177, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %179 = zext i8 %178 to i32\l  %180 = mul nuw nsw i32 %179, 114\l  %181 = add nuw nsw i32 %176, %180\l  %182 = udiv i32 %181, 1000\l  br label %187\l}"];
	Node0x5d4e8c0 -> Node0x5d4f380;
	Node0x5d4e870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%183:\l183:                                              \l  %184 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %133, i32 %73\l  %185 = load i8, i8 addrspace(3)* %184, align 1, !tbaa !14\l  %186 = zext i8 %185 to i32\l  br label %187\l}"];
	Node0x5d4e870 -> Node0x5d4f380;
	Node0x5d4f380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%187:\l187:                                              \l  %188 = phi i32 [ %186, %183 ], [ %182, %165 ]\l  %189 = sitofp i32 %188 to float\l  %190 = fadd contract float %163, %189\l  %191 = select i1 %135, i1 %105, i1 false\l  br i1 %191, label %210, label %192\l|{<s0>T|<s1>F}}"];
	Node0x5d4f380:s0 -> Node0x5d4f910;
	Node0x5d4f380:s1 -> Node0x5d4f960;
	Node0x5d4f960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%192:\l192:                                              \l  %193 = add nsw i32 %104, %136\l  %194 = sext i32 %193 to i64\l  %195 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %194, i32 0\l  %196 = load i8, i8 addrspace(1)* %195, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %197 = zext i8 %196 to i32\l  %198 = mul nuw nsw i32 %197, 299\l  %199 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %194, i32 1\l  %200 = load i8, i8 addrspace(1)* %199, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %201 = zext i8 %200 to i32\l  %202 = mul nuw nsw i32 %201, 587\l  %203 = add nuw nsw i32 %202, %198\l  %204 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %194, i32 2\l  %205 = load i8, i8 addrspace(1)* %204, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %206 = zext i8 %205 to i32\l  %207 = mul nuw nsw i32 %206, 114\l  %208 = add nuw nsw i32 %203, %207\l  %209 = udiv i32 %208, 1000\l  br label %214\l}"];
	Node0x5d4f960 -> Node0x5d50420;
	Node0x5d4f910 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%210:\l210:                                              \l  %211 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %133, i32 %103\l  %212 = load i8, i8 addrspace(3)* %211, align 1, !tbaa !14\l  %213 = zext i8 %212 to i32\l  br label %214\l}"];
	Node0x5d4f910 -> Node0x5d50420;
	Node0x5d50420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%214:\l214:                                              \l  %215 = phi i32 [ %213, %210 ], [ %209, %192 ]\l  %216 = sitofp i32 %215 to float\l  %217 = fadd contract float %190, %216\l  %218 = add nuw nsw i32 %13, 2\l  %219 = add nsw i32 %14, 2\l  %220 = icmp ult i32 %13, 30\l  %221 = mul nsw i32 %219, %2\l  %222 = select i1 %220, i1 %52, i1 false\l  br i1 %222, label %241, label %223\l|{<s0>T|<s1>F}}"];
	Node0x5d50420:s0 -> Node0x5d50bf0;
	Node0x5d50420:s1 -> Node0x5d50c40;
	Node0x5d50c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%223:\l223:                                              \l  %224 = add nsw i32 %10, %221\l  %225 = sext i32 %224 to i64\l  %226 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %225, i32 0\l  %227 = load i8, i8 addrspace(1)* %226, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %228 = zext i8 %227 to i32\l  %229 = mul nuw nsw i32 %228, 299\l  %230 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %225, i32 1\l  %231 = load i8, i8 addrspace(1)* %230, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %232 = zext i8 %231 to i32\l  %233 = mul nuw nsw i32 %232, 587\l  %234 = add nuw nsw i32 %233, %229\l  %235 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %225, i32 2\l  %236 = load i8, i8 addrspace(1)* %235, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %237 = zext i8 %236 to i32\l  %238 = mul nuw nsw i32 %237, 114\l  %239 = add nuw nsw i32 %234, %238\l  %240 = udiv i32 %239, 1000\l  br label %245\l}"];
	Node0x5d50c40 -> Node0x5d51700;
	Node0x5d50bf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%241:\l241:                                              \l  %242 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %218, i32 %9\l  %243 = load i8, i8 addrspace(3)* %242, align 1, !tbaa !14\l  %244 = zext i8 %243 to i32\l  br label %245\l}"];
	Node0x5d50bf0 -> Node0x5d51700;
	Node0x5d51700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%245:\l245:                                              \l  %246 = phi i32 [ %244, %241 ], [ %240, %223 ]\l  %247 = sitofp i32 %246 to float\l  %248 = fadd contract float %217, %247\l  %249 = select i1 %220, i1 %75, i1 false\l  br i1 %249, label %268, label %250\l|{<s0>T|<s1>F}}"];
	Node0x5d51700:s0 -> Node0x5d51c90;
	Node0x5d51700:s1 -> Node0x5d51ce0;
	Node0x5d51ce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%250:\l250:                                              \l  %251 = add nsw i32 %74, %221\l  %252 = sext i32 %251 to i64\l  %253 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %252, i32 0\l  %254 = load i8, i8 addrspace(1)* %253, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %255 = zext i8 %254 to i32\l  %256 = mul nuw nsw i32 %255, 299\l  %257 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %252, i32 1\l  %258 = load i8, i8 addrspace(1)* %257, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %259 = zext i8 %258 to i32\l  %260 = mul nuw nsw i32 %259, 587\l  %261 = add nuw nsw i32 %260, %256\l  %262 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %252, i32 2\l  %263 = load i8, i8 addrspace(1)* %262, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %264 = zext i8 %263 to i32\l  %265 = mul nuw nsw i32 %264, 114\l  %266 = add nuw nsw i32 %261, %265\l  %267 = udiv i32 %266, 1000\l  br label %272\l}"];
	Node0x5d51ce0 -> Node0x5d4d5a0;
	Node0x5d51c90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%268:\l268:                                              \l  %269 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %218, i32 %73\l  %270 = load i8, i8 addrspace(3)* %269, align 1, !tbaa !14\l  %271 = zext i8 %270 to i32\l  br label %272\l}"];
	Node0x5d51c90 -> Node0x5d4d5a0;
	Node0x5d4d5a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%272:\l272:                                              \l  %273 = phi i32 [ %271, %268 ], [ %267, %250 ]\l  %274 = sitofp i32 %273 to float\l  %275 = fadd contract float %248, %274\l  %276 = select i1 %220, i1 %105, i1 false\l  br i1 %276, label %295, label %277\l|{<s0>T|<s1>F}}"];
	Node0x5d4d5a0:s0 -> Node0x5d53550;
	Node0x5d4d5a0:s1 -> Node0x5d535a0;
	Node0x5d535a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%277:\l277:                                              \l  %278 = add nsw i32 %104, %221\l  %279 = sext i32 %278 to i64\l  %280 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %279, i32 0\l  %281 = load i8, i8 addrspace(1)* %280, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %282 = zext i8 %281 to i32\l  %283 = mul nuw nsw i32 %282, 299\l  %284 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %279, i32 1\l  %285 = load i8, i8 addrspace(1)* %284, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %286 = zext i8 %285 to i32\l  %287 = mul nuw nsw i32 %286, 587\l  %288 = add nuw nsw i32 %287, %283\l  %289 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %279, i32 2\l  %290 = load i8, i8 addrspace(1)* %289, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %291 = zext i8 %290 to i32\l  %292 = mul nuw nsw i32 %291, 114\l  %293 = add nuw nsw i32 %288, %292\l  %294 = udiv i32 %293, 1000\l  br label %299\l}"];
	Node0x5d535a0 -> Node0x5d54060;
	Node0x5d53550 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%295:\l295:                                              \l  %296 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %218, i32 %103\l  %297 = load i8, i8 addrspace(3)* %296, align 1, !tbaa !14\l  %298 = zext i8 %297 to i32\l  br label %299\l}"];
	Node0x5d53550 -> Node0x5d54060;
	Node0x5d54060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%299:\l299:                                              \l  %300 = phi i32 [ %298, %295 ], [ %294, %277 ]\l  %301 = sitofp i32 %300 to float\l  %302 = fadd contract float %275, %301\l  %303 = fdiv contract float %302, 9.000000e+00\l  %304 = fpext float %303 to double\l  br i1 %53, label %305, label %309\l|{<s0>T|<s1>F}}"];
	Node0x5d54060:s0 -> Node0x5d55050;
	Node0x5d54060:s1 -> Node0x5d550a0;
	Node0x5d55050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%305:\l305:                                              \l  %306 = load i8, i8 addrspace(3)* %44, align 1, !tbaa !14\l  %307 = uitofp i8 %306 to double\l  %308 = fcmp contract ult double %307, %304\l  br label %324\l}"];
	Node0x5d55050 -> Node0x5d55350;
	Node0x5d550a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%309:\l309:                                              \l  %310 = load i8, i8 addrspace(1)* %28, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %311 = zext i8 %310 to i32\l  %312 = mul nuw nsw i32 %311, 299\l  %313 = load i8, i8 addrspace(1)* %32, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %314 = zext i8 %313 to i32\l  %315 = mul nuw nsw i32 %314, 587\l  %316 = add nuw nsw i32 %315, %312\l  %317 = load i8, i8 addrspace(1)* %37, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %318 = zext i8 %317 to i32\l  %319 = mul nuw nsw i32 %318, 114\l  %320 = add nuw nsw i32 %316, %319\l  %321 = udiv i32 %320, 1000\l  %322 = sitofp i32 %321 to float\l  %323 = fcmp contract ugt float %303, %322\l  br label %324\l}"];
	Node0x5d550a0 -> Node0x5d55350;
	Node0x5d55350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%324:\l324:                                              \l  %325 = phi i1 [ %308, %305 ], [ %323, %309 ]\l  %326 = select i1 %325, i32 0, i32 256\l  br i1 %76, label %347, label %327\l|{<s0>T|<s1>F}}"];
	Node0x5d55350:s0 -> Node0x5d55d60;
	Node0x5d55350:s1 -> Node0x5d55db0;
	Node0x5d55db0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%327:\l327:                                              \l  %328 = add nsw i32 %74, %25\l  %329 = sext i32 %328 to i64\l  %330 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %329, i32 0\l  %331 = load i8, i8 addrspace(1)* %330, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %332 = zext i8 %331 to i32\l  %333 = mul nuw nsw i32 %332, 299\l  %334 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %329, i32 1\l  %335 = load i8, i8 addrspace(1)* %334, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %336 = zext i8 %335 to i32\l  %337 = mul nuw nsw i32 %336, 587\l  %338 = add nuw nsw i32 %337, %333\l  %339 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %329, i32 2\l  %340 = load i8, i8 addrspace(1)* %339, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %341 = zext i8 %340 to i32\l  %342 = mul nuw nsw i32 %341, 114\l  %343 = add nuw nsw i32 %338, %342\l  %344 = udiv i32 %343, 1000\l  %345 = sitofp i32 %344 to float\l  %346 = fcmp contract ugt float %303, %345\l  br label %352\l}"];
	Node0x5d55db0 -> Node0x5d447c0;
	Node0x5d55d60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%347:\l347:                                              \l  %348 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %13, i32 %73\l  %349 = load i8, i8 addrspace(3)* %348, align 1, !tbaa !14\l  %350 = uitofp i8 %349 to double\l  %351 = fcmp contract ult double %350, %304\l  br label %352\l}"];
	Node0x5d55d60 -> Node0x5d447c0;
	Node0x5d447c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%352:\l352:                                              \l  %353 = phi i1 [ %351, %347 ], [ %346, %327 ]\l  %354 = select i1 %353, i32 0, i32 128\l  %355 = or i32 %354, %326\l  br i1 %106, label %376, label %356\l|{<s0>T|<s1>F}}"];
	Node0x5d447c0:s0 -> Node0x5d57990;
	Node0x5d447c0:s1 -> Node0x5d579e0;
	Node0x5d579e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%356:\l356:                                              \l  %357 = add nsw i32 %104, %25\l  %358 = sext i32 %357 to i64\l  %359 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %358, i32 0\l  %360 = load i8, i8 addrspace(1)* %359, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %361 = zext i8 %360 to i32\l  %362 = mul nuw nsw i32 %361, 299\l  %363 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %358, i32 1\l  %364 = load i8, i8 addrspace(1)* %363, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %365 = zext i8 %364 to i32\l  %366 = mul nuw nsw i32 %365, 587\l  %367 = add nuw nsw i32 %366, %362\l  %368 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %358, i32 2\l  %369 = load i8, i8 addrspace(1)* %368, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %370 = zext i8 %369 to i32\l  %371 = mul nuw nsw i32 %370, 114\l  %372 = add nuw nsw i32 %367, %371\l  %373 = udiv i32 %372, 1000\l  %374 = sitofp i32 %373 to float\l  %375 = fcmp contract ugt float %303, %374\l  br label %381\l}"];
	Node0x5d579e0 -> Node0x5d585d0;
	Node0x5d57990 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%376:\l376:                                              \l  %377 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %13, i32 %103\l  %378 = load i8, i8 addrspace(3)* %377, align 1, !tbaa !14\l  %379 = uitofp i8 %378 to double\l  %380 = fcmp contract ult double %379, %304\l  br label %381\l}"];
	Node0x5d57990 -> Node0x5d585d0;
	Node0x5d585d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%381:\l381:                                              \l  %382 = phi i1 [ %380, %376 ], [ %375, %356 ]\l  %383 = select i1 %382, i32 0, i32 64\l  %384 = or i32 %383, %355\l  br i1 %137, label %405, label %385\l|{<s0>T|<s1>F}}"];
	Node0x5d585d0:s0 -> Node0x5d58b80;
	Node0x5d585d0:s1 -> Node0x5d58bd0;
	Node0x5d58bd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%385:\l385:                                              \l  %386 = add nsw i32 %10, %136\l  %387 = sext i32 %386 to i64\l  %388 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %387, i32 0\l  %389 = load i8, i8 addrspace(1)* %388, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %390 = zext i8 %389 to i32\l  %391 = mul nuw nsw i32 %390, 299\l  %392 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %387, i32 1\l  %393 = load i8, i8 addrspace(1)* %392, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %394 = zext i8 %393 to i32\l  %395 = mul nuw nsw i32 %394, 587\l  %396 = add nuw nsw i32 %395, %391\l  %397 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %387, i32 2\l  %398 = load i8, i8 addrspace(1)* %397, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %399 = zext i8 %398 to i32\l  %400 = mul nuw nsw i32 %399, 114\l  %401 = add nuw nsw i32 %396, %400\l  %402 = udiv i32 %401, 1000\l  %403 = sitofp i32 %402 to float\l  %404 = fcmp contract ugt float %303, %403\l  br label %410\l}"];
	Node0x5d58bd0 -> Node0x5d597c0;
	Node0x5d58b80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%405:\l405:                                              \l  %406 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %133, i32 %9\l  %407 = load i8, i8 addrspace(3)* %406, align 1, !tbaa !14\l  %408 = uitofp i8 %407 to double\l  %409 = fcmp contract ult double %408, %304\l  br label %410\l}"];
	Node0x5d58b80 -> Node0x5d597c0;
	Node0x5d597c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%410:\l410:                                              \l  %411 = phi i1 [ %409, %405 ], [ %404, %385 ]\l  %412 = select i1 %411, i32 0, i32 32\l  %413 = or i32 %412, %384\l  br i1 %164, label %434, label %414\l|{<s0>T|<s1>F}}"];
	Node0x5d597c0:s0 -> Node0x5d59d70;
	Node0x5d597c0:s1 -> Node0x5d59dc0;
	Node0x5d59dc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%414:\l414:                                              \l  %415 = add nsw i32 %74, %136\l  %416 = sext i32 %415 to i64\l  %417 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %416, i32 0\l  %418 = load i8, i8 addrspace(1)* %417, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %419 = zext i8 %418 to i32\l  %420 = mul nuw nsw i32 %419, 299\l  %421 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %416, i32 1\l  %422 = load i8, i8 addrspace(1)* %421, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %423 = zext i8 %422 to i32\l  %424 = mul nuw nsw i32 %423, 587\l  %425 = add nuw nsw i32 %424, %420\l  %426 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %416, i32 2\l  %427 = load i8, i8 addrspace(1)* %426, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %428 = zext i8 %427 to i32\l  %429 = mul nuw nsw i32 %428, 114\l  %430 = add nuw nsw i32 %425, %429\l  %431 = udiv i32 %430, 1000\l  %432 = sitofp i32 %431 to float\l  %433 = fcmp contract ugt float %303, %432\l  br label %439\l}"];
	Node0x5d59dc0 -> Node0x5d5a980;
	Node0x5d59d70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%434:\l434:                                              \l  %435 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %133, i32 %73\l  %436 = load i8, i8 addrspace(3)* %435, align 1, !tbaa !14\l  %437 = uitofp i8 %436 to double\l  %438 = fcmp contract ult double %437, %304\l  br label %439\l}"];
	Node0x5d59d70 -> Node0x5d5a980;
	Node0x5d5a980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%439:\l439:                                              \l  %440 = phi i1 [ %438, %434 ], [ %433, %414 ]\l  %441 = select i1 %440, i32 0, i32 16\l  %442 = or i32 %441, %413\l  br i1 %191, label %463, label %443\l|{<s0>T|<s1>F}}"];
	Node0x5d5a980:s0 -> Node0x5d5af30;
	Node0x5d5a980:s1 -> Node0x5d5af80;
	Node0x5d5af80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%443:\l443:                                              \l  %444 = add nsw i32 %104, %136\l  %445 = sext i32 %444 to i64\l  %446 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %445, i32 0\l  %447 = load i8, i8 addrspace(1)* %446, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %448 = zext i8 %447 to i32\l  %449 = mul nuw nsw i32 %448, 299\l  %450 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %445, i32 1\l  %451 = load i8, i8 addrspace(1)* %450, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %452 = zext i8 %451 to i32\l  %453 = mul nuw nsw i32 %452, 587\l  %454 = add nuw nsw i32 %453, %449\l  %455 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %445, i32 2\l  %456 = load i8, i8 addrspace(1)* %455, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %457 = zext i8 %456 to i32\l  %458 = mul nuw nsw i32 %457, 114\l  %459 = add nuw nsw i32 %454, %458\l  %460 = udiv i32 %459, 1000\l  %461 = sitofp i32 %460 to float\l  %462 = fcmp contract ugt float %303, %461\l  br label %468\l}"];
	Node0x5d5af80 -> Node0x5d5c1b0;
	Node0x5d5af30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%463:\l463:                                              \l  %464 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %133, i32 %103\l  %465 = load i8, i8 addrspace(3)* %464, align 1, !tbaa !14\l  %466 = uitofp i8 %465 to double\l  %467 = fcmp contract ult double %466, %304\l  br label %468\l}"];
	Node0x5d5af30 -> Node0x5d5c1b0;
	Node0x5d5c1b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%468:\l468:                                              \l  %469 = phi i1 [ %467, %463 ], [ %462, %443 ]\l  %470 = select i1 %469, i32 0, i32 8\l  %471 = or i32 %470, %442\l  br i1 %222, label %492, label %472\l|{<s0>T|<s1>F}}"];
	Node0x5d5c1b0:s0 -> Node0x5d5cb40;
	Node0x5d5c1b0:s1 -> Node0x5d5cb90;
	Node0x5d5cb90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%472:\l472:                                              \l  %473 = add nsw i32 %10, %221\l  %474 = sext i32 %473 to i64\l  %475 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %474, i32 0\l  %476 = load i8, i8 addrspace(1)* %475, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %477 = zext i8 %476 to i32\l  %478 = mul nuw nsw i32 %477, 299\l  %479 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %474, i32 1\l  %480 = load i8, i8 addrspace(1)* %479, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %481 = zext i8 %480 to i32\l  %482 = mul nuw nsw i32 %481, 587\l  %483 = add nuw nsw i32 %482, %478\l  %484 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %474, i32 2\l  %485 = load i8, i8 addrspace(1)* %484, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %486 = zext i8 %485 to i32\l  %487 = mul nuw nsw i32 %486, 114\l  %488 = add nuw nsw i32 %483, %487\l  %489 = udiv i32 %488, 1000\l  %490 = sitofp i32 %489 to float\l  %491 = fcmp contract ugt float %303, %490\l  br label %497\l}"];
	Node0x5d5cb90 -> Node0x5d5d780;
	Node0x5d5cb40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%492:\l492:                                              \l  %493 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %218, i32 %9\l  %494 = load i8, i8 addrspace(3)* %493, align 1, !tbaa !14\l  %495 = uitofp i8 %494 to double\l  %496 = fcmp contract ult double %495, %304\l  br label %497\l}"];
	Node0x5d5cb40 -> Node0x5d5d780;
	Node0x5d5d780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%497:\l497:                                              \l  %498 = phi i1 [ %496, %492 ], [ %491, %472 ]\l  %499 = select i1 %498, i32 0, i32 4\l  %500 = or i32 %499, %471\l  br i1 %249, label %521, label %501\l|{<s0>T|<s1>F}}"];
	Node0x5d5d780:s0 -> Node0x5d5dd30;
	Node0x5d5d780:s1 -> Node0x5d5dd80;
	Node0x5d5dd80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%501:\l501:                                              \l  %502 = add nsw i32 %74, %221\l  %503 = sext i32 %502 to i64\l  %504 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %503, i32 0\l  %505 = load i8, i8 addrspace(1)* %504, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %506 = zext i8 %505 to i32\l  %507 = mul nuw nsw i32 %506, 299\l  %508 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %503, i32 1\l  %509 = load i8, i8 addrspace(1)* %508, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %510 = zext i8 %509 to i32\l  %511 = mul nuw nsw i32 %510, 587\l  %512 = add nuw nsw i32 %511, %507\l  %513 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %503, i32 2\l  %514 = load i8, i8 addrspace(1)* %513, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %515 = zext i8 %514 to i32\l  %516 = mul nuw nsw i32 %515, 114\l  %517 = add nuw nsw i32 %512, %516\l  %518 = udiv i32 %517, 1000\l  %519 = sitofp i32 %518 to float\l  %520 = fcmp contract ugt float %303, %519\l  br label %526\l}"];
	Node0x5d5dd80 -> Node0x5d525a0;
	Node0x5d5dd30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%521:\l521:                                              \l  %522 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %218, i32 %73\l  %523 = load i8, i8 addrspace(3)* %522, align 1, !tbaa !14\l  %524 = uitofp i8 %523 to double\l  %525 = fcmp contract ult double %524, %304\l  br label %526\l}"];
	Node0x5d5dd30 -> Node0x5d525a0;
	Node0x5d525a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%526:\l526:                                              \l  %527 = phi i1 [ %525, %521 ], [ %520, %501 ]\l  %528 = select i1 %527, i32 0, i32 2\l  %529 = or i32 %528, %500\l  br i1 %276, label %550, label %530\l|{<s0>T|<s1>F}}"];
	Node0x5d525a0:s0 -> Node0x5d52b50;
	Node0x5d525a0:s1 -> Node0x5d52ba0;
	Node0x5d52ba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%530:\l530:                                              \l  %531 = add nsw i32 %104, %221\l  %532 = sext i32 %531 to i64\l  %533 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %532, i32 0\l  %534 = load i8, i8 addrspace(1)* %533, align 1, !tbaa !9, !amdgpu.noclobber\l... !11\l  %535 = zext i8 %534 to i32\l  %536 = mul nuw nsw i32 %535, 299\l  %537 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %532, i32 1\l  %538 = load i8, i8 addrspace(1)* %537, align 1, !tbaa !12, !amdgpu.noclobber\l... !11\l  %539 = zext i8 %538 to i32\l  %540 = mul nuw nsw i32 %539, 587\l  %541 = add nuw nsw i32 %540, %536\l  %542 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %1, i64 %532, i32 2\l  %543 = load i8, i8 addrspace(1)* %542, align 1, !tbaa !13, !amdgpu.noclobber\l... !11\l  %544 = zext i8 %543 to i32\l  %545 = mul nuw nsw i32 %544, 114\l  %546 = add nuw nsw i32 %541, %545\l  %547 = udiv i32 %546, 1000\l  %548 = sitofp i32 %547 to float\l  %549 = fcmp contract ole float %303, %548\l  br label %555\l}"];
	Node0x5d52ba0 -> Node0x5d60b50;
	Node0x5d52b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%550:\l550:                                              \l  %551 = getelementptr inbounds [32 x [32 x i8]], [32 x [32 x i8]]\l... addrspace(3)* @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE16image_cp_private, i32 0,\l... i32 %218, i32 %103\l  %552 = load i8, i8 addrspace(3)* %551, align 1, !tbaa !14\l  %553 = uitofp i8 %552 to double\l  %554 = fcmp contract oge double %553, %304\l  br label %555\l}"];
	Node0x5d52b50 -> Node0x5d60b50;
	Node0x5d60b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%555:\l555:                                              \l  %556 = phi i1 [ %549, %530 ], [ %554, %550 ]\l  %557 = zext i1 %556 to i32\l  %558 = or i32 %529, %557\l  %559 = mul nsw i32 %45, %14\l  %560 = add nsw i32 %559, %10\l  %561 = trunc i32 %558 to i8\l  %562 = sext i32 %560 to i64\l  %563 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %0, i64 %562, i32 1\l  store i8 %561, i8 addrspace(1)* %563, align 1, !tbaa !12\l  %564 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %0, i64 %562, i32 2\l  store i8 %561, i8 addrspace(1)* %564, align 1, !tbaa !13\l  %565 = getelementptr inbounds %struct.PPMPixel, %struct.PPMPixel\l... addrspace(1)* %0, i64 %562, i32 0\l  store i8 %561, i8 addrspace(1)* %565, align 1, !tbaa !9\l  %566 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %558\l  %567 = atomicrmw add i32 addrspace(3)* %566, i32 1 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  br label %568\l}"];
	Node0x5d60b50 -> Node0x5d482e0;
	Node0x5d482e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%568:\l568:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %569 = icmp eq i32 %16, 0\l  %570 = icmp sgt i32 %5, 0\l  %571 = select i1 %569, i1 %570, i1 false\l  br i1 %571, label %572, label %644\l|{<s0>T|<s1>F}}"];
	Node0x5d482e0:s0 -> Node0x5d61c40;
	Node0x5d482e0:s1 -> Node0x5d46160;
	Node0x5d61c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%572:\l572:                                              \l  %573 = and i32 %5, 7\l  %574 = icmp ult i32 %5, 8\l  br i1 %574, label %630, label %575\l|{<s0>T|<s1>F}}"];
	Node0x5d61c40:s0 -> Node0x5d61e60;
	Node0x5d61c40:s1 -> Node0x5d61eb0;
	Node0x5d61eb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%575:\l575:                                              \l  %576 = and i32 %5, -8\l  br label %577\l}"];
	Node0x5d61eb0 -> Node0x5d62070;
	Node0x5d62070 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%577:\l577:                                              \l  %578 = phi i32 [ 0, %575 ], [ %627, %577 ]\l  %579 = phi i32 [ 0, %575 ], [ %628, %577 ]\l  %580 = zext i32 %578 to i64\l  %581 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %580\l  %582 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %578\l  %583 = load i32, i32 addrspace(3)* %582, align 16, !tbaa !5\l  %584 = atomicrmw add i32 addrspace(1)* %581, i32 %583\l... syncscope(\"agent-one-as\") monotonic, align 4\l  %585 = or i32 %578, 1\l  %586 = zext i32 %585 to i64\l  %587 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %586\l  %588 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %585\l  %589 = load i32, i32 addrspace(3)* %588, align 4, !tbaa !5\l  %590 = atomicrmw add i32 addrspace(1)* %587, i32 %589\l... syncscope(\"agent-one-as\") monotonic, align 4\l  %591 = or i32 %578, 2\l  %592 = zext i32 %591 to i64\l  %593 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %592\l  %594 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %591\l  %595 = load i32, i32 addrspace(3)* %594, align 8, !tbaa !5\l  %596 = atomicrmw add i32 addrspace(1)* %593, i32 %595\l... syncscope(\"agent-one-as\") monotonic, align 4\l  %597 = or i32 %578, 3\l  %598 = zext i32 %597 to i64\l  %599 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %598\l  %600 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %597\l  %601 = load i32, i32 addrspace(3)* %600, align 4, !tbaa !5\l  %602 = atomicrmw add i32 addrspace(1)* %599, i32 %601\l... syncscope(\"agent-one-as\") monotonic, align 4\l  %603 = or i32 %578, 4\l  %604 = zext i32 %603 to i64\l  %605 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %604\l  %606 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %603\l  %607 = load i32, i32 addrspace(3)* %606, align 16, !tbaa !5\l  %608 = atomicrmw add i32 addrspace(1)* %605, i32 %607\l... syncscope(\"agent-one-as\") monotonic, align 4\l  %609 = or i32 %578, 5\l  %610 = zext i32 %609 to i64\l  %611 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %610\l  %612 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %609\l  %613 = load i32, i32 addrspace(3)* %612, align 4, !tbaa !5\l  %614 = atomicrmw add i32 addrspace(1)* %611, i32 %613\l... syncscope(\"agent-one-as\") monotonic, align 4\l  %615 = or i32 %578, 6\l  %616 = zext i32 %615 to i64\l  %617 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %616\l  %618 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %615\l  %619 = load i32, i32 addrspace(3)* %618, align 8, !tbaa !5\l  %620 = atomicrmw add i32 addrspace(1)* %617, i32 %619\l... syncscope(\"agent-one-as\") monotonic, align 4\l  %621 = or i32 %578, 7\l  %622 = zext i32 %621 to i64\l  %623 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %622\l  %624 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %621\l  %625 = load i32, i32 addrspace(3)* %624, align 4, !tbaa !5\l  %626 = atomicrmw add i32 addrspace(1)* %623, i32 %625\l... syncscope(\"agent-one-as\") monotonic, align 4\l  %627 = add nuw nsw i32 %578, 8\l  %628 = add i32 %579, 8\l  %629 = icmp eq i32 %628, %576\l  br i1 %629, label %630, label %577, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x5d62070:s0 -> Node0x5d61e60;
	Node0x5d62070:s1 -> Node0x5d62070;
	Node0x5d61e60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%630:\l630:                                              \l  %631 = phi i32 [ 0, %572 ], [ %627, %577 ]\l  %632 = icmp eq i32 %573, 0\l  br i1 %632, label %644, label %633\l|{<s0>T|<s1>F}}"];
	Node0x5d61e60:s0 -> Node0x5d46160;
	Node0x5d61e60:s1 -> Node0x5d64800;
	Node0x5d64800 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%633:\l633:                                              \l  %634 = phi i32 [ %641, %633 ], [ %631, %630 ]\l  %635 = phi i32 [ %642, %633 ], [ 0, %630 ]\l  %636 = zext i32 %634 to i64\l  %637 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %636\l  %638 = getelementptr inbounds [512 x i32], [512 x i32] addrspace(3)*\l... @_ZZ12mod_CENTRISTP8PPMPixelS0_iiPiiE12hist_private, i32 0, i32 %634\l  %639 = load i32, i32 addrspace(3)* %638, align 4, !tbaa !5\l  %640 = atomicrmw add i32 addrspace(1)* %637, i32 %639\l... syncscope(\"agent-one-as\") monotonic, align 4\l  %641 = add nuw nsw i32 %634, 1\l  %642 = add i32 %635, 1\l  %643 = icmp eq i32 %642, %573\l  br i1 %643, label %644, label %633, !llvm.loop !17\l|{<s0>T|<s1>F}}"];
	Node0x5d64800:s0 -> Node0x5d46160;
	Node0x5d64800:s1 -> Node0x5d64800;
	Node0x5d46160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%644:\l644:                                              \l  ret void\l}"];
}
