|random8
clock => clock.IN8
seeds[0] => seeds[0].IN1
seeds[1] => seeds[1].IN1
seeds[2] => seeds[2].IN1
seeds[3] => seeds[3].IN1
seeds[4] => seeds[4].IN1
seeds[5] => seeds[5].IN1
seeds[6] => seeds[6].IN1
seeds[7] => seeds[7].IN1
seeds[8] => seeds[8].IN1
seeds[9] => seeds[9].IN1
seeds[10] => seeds[10].IN1
seeds[11] => seeds[11].IN1
seeds[12] => seeds[12].IN1
seeds[13] => seeds[13].IN1
seeds[14] => seeds[14].IN1
seeds[15] => seeds[15].IN1
seeds[16] => seeds[16].IN1
seeds[17] => seeds[17].IN1
seeds[18] => seeds[18].IN1
seeds[19] => seeds[19].IN1
seeds[20] => seeds[20].IN1
seeds[21] => seeds[21].IN1
seeds[22] => seeds[22].IN1
seeds[23] => seeds[23].IN1
seeds[24] => seeds[24].IN1
seeds[25] => seeds[25].IN1
seeds[26] => seeds[26].IN1
seeds[27] => seeds[27].IN1
seeds[28] => seeds[28].IN1
seeds[29] => seeds[29].IN1
seeds[30] => seeds[30].IN1
seeds[31] => seeds[31].IN1
seeds[32] => seeds[32].IN1
seeds[33] => seeds[33].IN1
seeds[34] => seeds[34].IN1
seeds[35] => seeds[35].IN1
seeds[36] => seeds[36].IN1
seeds[37] => seeds[37].IN1
seeds[38] => seeds[38].IN1
seeds[39] => seeds[39].IN1
seeds[40] => seeds[40].IN1
seeds[41] => seeds[41].IN1
seeds[42] => seeds[42].IN1
seeds[43] => seeds[43].IN1
seeds[44] => seeds[44].IN1
seeds[45] => seeds[45].IN1
seeds[46] => seeds[46].IN1
seeds[47] => seeds[47].IN1
seeds[48] => seeds[48].IN1
seeds[49] => seeds[49].IN1
seeds[50] => seeds[50].IN1
seeds[51] => seeds[51].IN1
seeds[52] => seeds[52].IN1
seeds[53] => seeds[53].IN1
seeds[54] => seeds[54].IN1
seeds[55] => seeds[55].IN1
seeds[56] => seeds[56].IN1
seeds[57] => seeds[57].IN1
seeds[58] => seeds[58].IN1
seeds[59] => seeds[59].IN1
seeds[60] => seeds[60].IN1
seeds[61] => seeds[61].IN1
seeds[62] => seeds[62].IN1
seeds[63] => seeds[63].IN1
data[0] << random8_cell:rc1.port2
data[1] << random8_cell:rc2.port2
data[2] << random8_cell:rc3.port2
data[3] << random8_cell:rc4.port2
data[4] << random8_cell:rc5.port2
data[5] << random8_cell:rc6.port2
data[6] << random8_cell:rc7.port2
data[7] << random8_cell:rc8.port2


|random8|random8_cell:rc1
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
seed[0] => Add0.IN8
seed[1] => Add0.IN7
seed[2] => Add0.IN6
seed[3] => Add0.IN5
seed[4] => Add0.IN4
seed[5] => Add0.IN3
seed[6] => Add0.IN2
seed[7] => Add0.IN1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|random8|random8_cell:rc2
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
seed[0] => Add0.IN8
seed[1] => Add0.IN7
seed[2] => Add0.IN6
seed[3] => Add0.IN5
seed[4] => Add0.IN4
seed[5] => Add0.IN3
seed[6] => Add0.IN2
seed[7] => Add0.IN1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|random8|random8_cell:rc3
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
seed[0] => Add0.IN8
seed[1] => Add0.IN7
seed[2] => Add0.IN6
seed[3] => Add0.IN5
seed[4] => Add0.IN4
seed[5] => Add0.IN3
seed[6] => Add0.IN2
seed[7] => Add0.IN1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|random8|random8_cell:rc4
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
seed[0] => Add0.IN8
seed[1] => Add0.IN7
seed[2] => Add0.IN6
seed[3] => Add0.IN5
seed[4] => Add0.IN4
seed[5] => Add0.IN3
seed[6] => Add0.IN2
seed[7] => Add0.IN1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|random8|random8_cell:rc5
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
seed[0] => Add0.IN8
seed[1] => Add0.IN7
seed[2] => Add0.IN6
seed[3] => Add0.IN5
seed[4] => Add0.IN4
seed[5] => Add0.IN3
seed[6] => Add0.IN2
seed[7] => Add0.IN1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|random8|random8_cell:rc6
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
seed[0] => Add0.IN8
seed[1] => Add0.IN7
seed[2] => Add0.IN6
seed[3] => Add0.IN5
seed[4] => Add0.IN4
seed[5] => Add0.IN3
seed[6] => Add0.IN2
seed[7] => Add0.IN1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|random8|random8_cell:rc7
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
seed[0] => Add0.IN8
seed[1] => Add0.IN7
seed[2] => Add0.IN6
seed[3] => Add0.IN5
seed[4] => Add0.IN4
seed[5] => Add0.IN3
seed[6] => Add0.IN2
seed[7] => Add0.IN1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|random8|random8_cell:rc8
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
seed[0] => Add0.IN8
seed[1] => Add0.IN7
seed[2] => Add0.IN6
seed[3] => Add0.IN5
seed[4] => Add0.IN4
seed[5] => Add0.IN3
seed[6] => Add0.IN2
seed[7] => Add0.IN1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


