[14:02:29.477] <TB2>     INFO: *** Welcome to pxar ***
[14:02:29.477] <TB2>     INFO: *** Today: 2016/08/23
[14:02:29.485] <TB2>     INFO: *** Version: b2a7-dirty
[14:02:29.485] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C15.dat
[14:02:29.486] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:02:29.486] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//defaultMaskFile.dat
[14:02:29.486] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters_C15.dat
[14:02:29.563] <TB2>     INFO:         clk: 4
[14:02:29.563] <TB2>     INFO:         ctr: 4
[14:02:29.563] <TB2>     INFO:         sda: 19
[14:02:29.563] <TB2>     INFO:         tin: 9
[14:02:29.563] <TB2>     INFO:         level: 15
[14:02:29.563] <TB2>     INFO:         triggerdelay: 0
[14:02:29.563] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:02:29.563] <TB2>     INFO: Log level: DEBUG
[14:02:29.574] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:02:29.582] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:02:29.585] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:02:29.588] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:02:31.149] <TB2>     INFO: DUT info: 
[14:02:31.149] <TB2>     INFO: The DUT currently contains the following objects:
[14:02:31.149] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:02:31.149] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:02:31.149] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:02:31.149] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:02:31.149] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.149] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.149] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.149] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.149] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.149] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.149] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.149] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.150] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.150] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.150] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.150] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.150] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.150] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.150] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.150] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:02:31.150] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:02:31.151] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:02:31.152] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:31.153] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:31.162] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32968704
[14:02:31.162] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x19de3e0
[14:02:31.162] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1950770
[14:02:31.162] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd209d94010
[14:02:31.162] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd20ffff510
[14:02:31.162] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33034240 fPxarMemory = 0x7fd209d94010
[14:02:31.163] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 374.6mA
[14:02:31.164] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[14:02:31.164] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[14:02:31.164] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:02:31.565] <TB2>     INFO: enter 'restricted' command line mode
[14:02:31.565] <TB2>     INFO: enter test to run
[14:02:31.565] <TB2>     INFO:   test: FPIXTest no parameter change
[14:02:31.565] <TB2>     INFO:   running: fpixtest
[14:02:31.565] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:02:31.568] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:02:31.568] <TB2>     INFO: ######################################################################
[14:02:31.568] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:02:31.568] <TB2>     INFO: ######################################################################
[14:02:31.572] <TB2>     INFO: ######################################################################
[14:02:31.572] <TB2>     INFO: PixTestPretest::doTest()
[14:02:31.572] <TB2>     INFO: ######################################################################
[14:02:31.575] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:31.575] <TB2>     INFO:    PixTestPretest::programROC() 
[14:02:31.575] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:49.592] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:02:49.592] <TB2>     INFO: IA differences per ROC:  19.3 18.5 18.5 17.7 18.5 16.9 17.7 20.1 17.7 19.3 16.9 19.3 20.1 18.5 18.5 20.1
[14:02:49.661] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:49.661] <TB2>     INFO:    PixTestPretest::checkIdig() 
[14:02:49.661] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:50.914] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:02:51.416] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:02:51.918] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:02:52.419] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[14:02:52.921] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:02:53.423] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[14:02:53.924] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:02:54.426] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:02:54.927] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:02:55.429] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:02:55.931] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[14:02:56.433] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:02:56.935] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[14:02:57.436] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[14:02:57.938] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:02:58.440] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[14:02:58.693] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 1.6 2.4 1.6 2.4 2.4 2.4 2.4 1.6 2.4 1.6 1.6 2.4 1.6 
[14:02:58.693] <TB2>     INFO: Test took 9035 ms.
[14:02:58.693] <TB2>     INFO: PixTestPretest::checkIdig() done.
[14:02:58.723] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:58.723] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:02:58.723] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:58.827] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.0312 mA
[14:02:58.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.7687 mA
[14:02:59.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  74 Ia 23.9688 mA
[14:02:59.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.1688 mA
[14:02:59.232] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  83 Ia 24.7687 mA
[14:02:59.333] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  79 Ia 23.1688 mA
[14:02:59.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  84 Ia 25.5688 mA
[14:02:59.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  76 Ia 23.1688 mA
[14:02:59.636] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  81 Ia 24.7687 mA
[14:02:59.736] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  77 Ia 23.1688 mA
[14:02:59.836] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  82 Ia 24.7687 mA
[14:02:59.937] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 23.1688 mA
[14:03:00.038] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  83 Ia 24.7687 mA
[14:03:00.139] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  79 Ia 23.9688 mA
[14:03:00.240] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.1688 mA
[14:03:00.342] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  83 Ia 24.7687 mA
[14:03:00.443] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  79 Ia 23.9688 mA
[14:03:00.544] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.3687 mA
[14:03:00.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 24.7687 mA
[14:03:00.745] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  84 Ia 23.9688 mA
[14:03:00.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.3687 mA
[14:03:00.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 24.7687 mA
[14:03:01.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  84 Ia 23.9688 mA
[14:03:01.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.3687 mA
[14:03:01.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 23.9688 mA
[14:03:01.353] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.3687 mA
[14:03:01.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 23.9688 mA
[14:03:01.555] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[14:03:01.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.3687 mA
[14:03:01.757] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  88 Ia 24.7687 mA
[14:03:01.858] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  84 Ia 23.9688 mA
[14:03:01.962] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.9688 mA
[14:03:02.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.5687 mA
[14:03:02.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  93 Ia 24.7687 mA
[14:03:02.265] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  89 Ia 23.9688 mA
[14:03:02.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.9688 mA
[14:03:02.468] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.7687 mA
[14:03:02.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  74 Ia 23.9688 mA
[14:03:02.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.9688 mA
[14:03:02.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.1688 mA
[14:03:02.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 23.9688 mA
[14:03:02.975] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 25.5688 mA
[14:03:03.076] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  70 Ia 23.9688 mA
[14:03:03.106] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  74
[14:03:03.106] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  79
[14:03:03.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  79
[14:03:03.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[14:03:03.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  84
[14:03:03.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  88
[14:03:03.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  88
[14:03:03.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[14:03:03.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  84
[14:03:03.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[14:03:03.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  89
[14:03:03.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[14:03:03.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  74
[14:03:03.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[14:03:03.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  83
[14:03:03.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  70
[14:03:04.937] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[14:03:04.937] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  20.1  19.3  20.1  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  18.5
[14:03:04.974] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:04.974] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:03:04.974] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:05.110] <TB2>     INFO: Expecting 231680 events.
[14:03:13.265] <TB2>     INFO: 231680 events read in total (7438ms).
[14:03:13.415] <TB2>     INFO: Test took 8438ms.
[14:03:13.618] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 63
[14:03:13.623] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 75 and Delta(CalDel) = 71
[14:03:13.627] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 68
[14:03:13.630] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 59
[14:03:13.634] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 105 and Delta(CalDel) = 59
[14:03:13.638] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 111 and Delta(CalDel) = 60
[14:03:13.642] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 108 and Delta(CalDel) = 62
[14:03:13.645] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 90 and Delta(CalDel) = 63
[14:03:13.649] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 65
[14:03:13.654] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 64
[14:03:13.657] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 102 and Delta(CalDel) = 63
[14:03:13.661] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 78 and Delta(CalDel) = 61
[14:03:13.665] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 110 and Delta(CalDel) = 61
[14:03:13.668] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 101 and Delta(CalDel) = 60
[14:03:13.673] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 104 and Delta(CalDel) = 61
[14:03:13.677] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 74 and Delta(CalDel) = 68
[14:03:13.721] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:03:13.755] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:13.756] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:03:13.756] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:13.893] <TB2>     INFO: Expecting 231680 events.
[14:03:22.144] <TB2>     INFO: 231680 events read in total (7536ms).
[14:03:22.151] <TB2>     INFO: Test took 8391ms.
[14:03:22.175] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[14:03:22.485] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 178 +/- 34.5
[14:03:22.489] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 33.5
[14:03:22.493] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[14:03:22.496] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 30.5
[14:03:22.502] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[14:03:22.506] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30
[14:03:22.510] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[14:03:22.513] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32.5
[14:03:22.517] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[14:03:22.521] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[14:03:22.524] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[14:03:22.528] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29.5
[14:03:22.536] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[14:03:22.540] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 31
[14:03:22.543] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 181 +/- 33.5
[14:03:22.582] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:03:22.582] <TB2>     INFO: CalDel:      137   178   161   115   112   132   115   143   155   148   127   128   136   119   122   181
[14:03:22.582] <TB2>     INFO: VthrComp:     51    51    51    51    51    63    51    51    51    51    51    51    51    51    51    51
[14:03:22.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C0.dat
[14:03:22.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C1.dat
[14:03:22.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C2.dat
[14:03:22.588] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C3.dat
[14:03:22.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C4.dat
[14:03:22.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C5.dat
[14:03:22.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C6.dat
[14:03:22.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C7.dat
[14:03:22.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C8.dat
[14:03:22.589] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C9.dat
[14:03:22.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C10.dat
[14:03:22.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C11.dat
[14:03:22.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C12.dat
[14:03:22.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C13.dat
[14:03:22.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C14.dat
[14:03:22.590] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C15.dat
[14:03:22.590] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:22.591] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:22.591] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[14:03:22.591] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:03:22.682] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:03:22.682] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:03:22.682] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:03:22.682] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:03:22.686] <TB2>     INFO: ######################################################################
[14:03:22.686] <TB2>     INFO: PixTestTiming::doTest()
[14:03:22.686] <TB2>     INFO: ######################################################################
[14:03:22.686] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:22.686] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:03:22.686] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:22.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:03:24.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:03:26.855] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:03:29.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:03:31.402] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:03:33.675] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:03:35.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:03:38.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:03:40.495] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:03:42.768] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:03:45.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:03:47.315] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:03:49.592] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:03:51.866] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:03:54.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:03:56.415] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:03:58.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:04:00.209] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:04:01.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:04:03.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:04:04.769] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:04:06.288] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:04:07.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:04:09.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:04:10.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:04:12.371] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:04:13.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:04:15.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:04:16.935] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:04:18.457] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:04:19.979] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:04:21.500] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:04:23.020] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:04:24.728] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:04:26.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:04:27.768] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:04:29.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:04:30.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:04:32.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:04:33.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:04:35.372] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:04:37.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:04:39.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:04:42.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:04:43.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:04:45.798] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:04:48.070] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:04:50.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:04:52.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:04:54.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:04:56.598] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:04:58.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:05:01.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:05:03.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:05:05.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:05:07.967] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:05:10.240] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:05:12.513] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:05:14.787] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:05:17.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:05:19.333] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:05:21.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:05:23.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:05:26.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:05:28.428] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:05:30.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:05:32.974] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:05:35.248] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:05:37.521] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:05:39.794] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:05:42.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:05:44.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:05:46.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:05:48.887] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:05:51.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:05:53.434] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:05:55.708] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:05:57.981] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:06:00.254] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:06:02.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:06:04.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:06:10.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:06:12.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:06:13.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:06:15.206] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:06:16.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:06:18.245] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:06:19.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:06:21.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:06:22.805] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:06:24.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:06:25.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:06:27.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:06:29.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:06:30.595] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:06:32.113] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:06:33.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:06:35.153] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:06:36.673] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:06:38.194] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:06:39.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:06:41.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:06:42.757] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:06:44.277] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:06:45.798] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:06:48.072] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:06:50.345] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:06:52.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:06:54.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:06:57.167] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:07:00.946] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:07:03.219] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:07:05.493] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:07:07.766] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:07:10.039] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:07:12.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:07:14.585] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:07:16.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:07:19.132] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:07:21.405] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:07:23.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:07:25.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:07:28.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:07:29.746] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:07:32.019] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:07:34.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:07:36.565] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:07:38.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:07:41.497] <TB2>     INFO: TBM Phase Settings: 244
[14:07:41.497] <TB2>     INFO: 400MHz Phase: 5
[14:07:41.497] <TB2>     INFO: 160MHz Phase: 7
[14:07:41.497] <TB2>     INFO: Functional Phase Area: 4
[14:07:41.501] <TB2>     INFO: Test took 258815 ms.
[14:07:41.501] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:07:41.501] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:41.501] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:07:41.501] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:41.501] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:07:42.642] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:07:44.537] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:07:46.057] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:07:47.576] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:07:49.097] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:07:50.617] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:07:52.137] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:07:54.972] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:07:59.124] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:08:04.785] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:08:08.936] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:08:13.089] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:08:17.240] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:08:21.393] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:08:25.547] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:08:29.698] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:08:31.217] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:08:34.054] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:08:36.327] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:08:38.601] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:08:40.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:08:43.151] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:08:45.425] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:08:46.946] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:08:48.466] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:08:50.549] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:08:52.826] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:08:55.102] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:08:57.375] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:08:59.648] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:09:01.922] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:09:04.195] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:09:05.715] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:09:07.986] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:09:10.260] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:09:12.534] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:09:14.807] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:09:17.081] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:09:19.354] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:09:20.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:09:22.394] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:09:25.417] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:09:27.690] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:09:29.964] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:09:32.237] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:09:34.512] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:09:36.784] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:09:38.303] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:09:39.823] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:09:42.471] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:09:44.745] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:09:47.017] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:09:49.291] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:09:51.564] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:09:53.837] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:09:55.357] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:09:56.877] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:09:59.336] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:10:00.859] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:10:02.378] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:10:03.899] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:10:05.419] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:10:06.939] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:10:08.841] <TB2>     INFO: ROC Delay Settings: 228
[14:10:08.841] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:10:08.841] <TB2>     INFO: ROC Port 0 Delay: 4
[14:10:08.841] <TB2>     INFO: ROC Port 1 Delay: 4
[14:10:08.841] <TB2>     INFO: Functional ROC Area: 5
[14:10:08.845] <TB2>     INFO: Test took 147344 ms.
[14:10:08.845] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:10:08.845] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:08.845] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:10:08.845] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:09.984] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4028 4028 4028 4028 4028 4028 4028 4029 e062 c000 a101 80c0 4028 4028 4029 4029 4029 4028 4029 4029 e062 c000 
[14:10:09.984] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4028 4028 4028 4028 4028 4029 4029 4028 e022 c000 a102 8000 4028 4028 4028 4029 4028 4029 4028 4029 e022 c000 
[14:10:09.984] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4028 4028 4028 4028 4028 4029 4029 4028 e022 c000 a103 8040 4028 4029 4028 4028 4028 4028 4028 4028 e022 c000 
[14:10:09.984] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:10:24.265] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:24.265] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:10:38.487] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:38.487] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:10:52.675] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:52.675] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:11:06.814] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:06.814] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:11:20.886] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:20.886] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:11:34.891] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:34.891] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:11:48.890] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:48.890] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:12:02.911] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:02.911] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:12:16.951] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:16.951] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:12:30.932] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:31.314] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:31.326] <TB2>     INFO: Decoding statistics:
[14:12:31.327] <TB2>     INFO:   General information:
[14:12:31.327] <TB2>     INFO: 	 16bit words read:         240000000
[14:12:31.327] <TB2>     INFO: 	 valid events total:       20000000
[14:12:31.327] <TB2>     INFO: 	 empty events:             20000000
[14:12:31.327] <TB2>     INFO: 	 valid events with pixels: 0
[14:12:31.327] <TB2>     INFO: 	 valid pixel hits:         0
[14:12:31.327] <TB2>     INFO:   Event errors: 	           0
[14:12:31.327] <TB2>     INFO: 	 start marker:             0
[14:12:31.327] <TB2>     INFO: 	 stop marker:              0
[14:12:31.327] <TB2>     INFO: 	 overflow:                 0
[14:12:31.327] <TB2>     INFO: 	 invalid 5bit words:       0
[14:12:31.327] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:12:31.327] <TB2>     INFO:   TBM errors: 		           0
[14:12:31.327] <TB2>     INFO: 	 flawed TBM headers:       0
[14:12:31.327] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:12:31.327] <TB2>     INFO: 	 event ID mismatches:      0
[14:12:31.327] <TB2>     INFO:   ROC errors: 		           0
[14:12:31.327] <TB2>     INFO: 	 missing ROC header(s):    0
[14:12:31.327] <TB2>     INFO: 	 misplaced readback start: 0
[14:12:31.327] <TB2>     INFO:   Pixel decoding errors:	   0
[14:12:31.327] <TB2>     INFO: 	 pixel data incomplete:    0
[14:12:31.327] <TB2>     INFO: 	 pixel address:            0
[14:12:31.327] <TB2>     INFO: 	 pulse height fill bit:    0
[14:12:31.327] <TB2>     INFO: 	 buffer corruption:        0
[14:12:31.327] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:31.327] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:12:31.327] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:31.327] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:31.327] <TB2>     INFO:    Read back bit status: 1
[14:12:31.327] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:31.327] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:31.327] <TB2>     INFO:    Timings are good!
[14:12:31.327] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:31.327] <TB2>     INFO: Test took 142482 ms.
[14:12:31.327] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:12:31.328] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:12:31.328] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:12:31.328] <TB2>     INFO: PixTestTiming::doTest took 548646 ms.
[14:12:31.328] <TB2>     INFO: PixTestTiming::doTest() done
[14:12:31.328] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:12:31.328] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:12:31.328] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:12:31.328] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:12:31.328] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:12:31.329] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:12:31.329] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:12:31.680] <TB2>     INFO: ######################################################################
[14:12:31.680] <TB2>     INFO: PixTestAlive::doTest()
[14:12:31.680] <TB2>     INFO: ######################################################################
[14:12:31.685] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:31.685] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:12:31.685] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:31.686] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:12:32.029] <TB2>     INFO: Expecting 41600 events.
[14:12:36.143] <TB2>     INFO: 41600 events read in total (3399ms).
[14:12:36.143] <TB2>     INFO: Test took 4457ms.
[14:12:36.151] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:36.151] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66374
[14:12:36.152] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:12:36.527] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:12:36.527] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0  151   23    9    1    0    0    0    0    0    1    1
[14:12:36.527] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0  151   50   20    1    0    0    0    0    0    1    1
[14:12:36.532] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:36.532] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:12:36.532] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:36.533] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:12:36.878] <TB2>     INFO: Expecting 41600 events.
[14:12:39.844] <TB2>     INFO: 41600 events read in total (2251ms).
[14:12:39.844] <TB2>     INFO: Test took 3310ms.
[14:12:39.844] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:39.844] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:12:39.844] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:12:39.844] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:12:40.250] <TB2>     INFO: PixTestAlive::maskTest() done
[14:12:40.250] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:12:40.254] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:40.254] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:12:40.254] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:40.256] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:12:40.599] <TB2>     INFO: Expecting 41600 events.
[14:12:44.720] <TB2>     INFO: 41600 events read in total (3406ms).
[14:12:44.720] <TB2>     INFO: Test took 4464ms.
[14:12:44.728] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:44.728] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66371
[14:12:44.728] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:12:45.104] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:12:45.104] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:12:45.105] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:12:45.105] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:12:45.113] <TB2>     INFO: ######################################################################
[14:12:45.113] <TB2>     INFO: PixTestTrim::doTest()
[14:12:45.113] <TB2>     INFO: ######################################################################
[14:12:45.116] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:45.116] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:12:45.116] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:45.200] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:12:45.200] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:12:45.213] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:45.213] <TB2>     INFO:     run 1 of 1
[14:12:45.213] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:45.562] <TB2>     INFO: Expecting 5025280 events.
[14:13:31.044] <TB2>     INFO: 1424712 events read in total (44767ms).
[14:14:15.950] <TB2>     INFO: 2831216 events read in total (89673ms).
[14:15:00.834] <TB2>     INFO: 4244576 events read in total (134557ms).
[14:15:25.537] <TB2>     INFO: 5025280 events read in total (159260ms).
[14:15:25.577] <TB2>     INFO: Test took 160364ms.
[14:15:25.636] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:25.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:27.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:28.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:29.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:31.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:32.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:33.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:35.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:36.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:38.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:39.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:40.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:42.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:43.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:44.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:46.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:47.673] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280162304
[14:15:47.676] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.604 minThrLimit = 102.602 minThrNLimit = 124.59 -> result = 102.604 -> 102
[14:15:47.677] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.048 minThrLimit = 82.0279 minThrNLimit = 103 -> result = 82.048 -> 82
[14:15:47.678] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5347 minThrLimit = 89.48 minThrNLimit = 108.341 -> result = 89.5347 -> 89
[14:15:47.678] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2995 minThrLimit = 99.2943 minThrNLimit = 125.587 -> result = 99.2995 -> 99
[14:15:47.679] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9206 minThrLimit = 95.9136 minThrNLimit = 124.414 -> result = 95.9206 -> 95
[14:15:47.680] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.664 minThrLimit = 101.604 minThrNLimit = 118.077 -> result = 101.664 -> 101
[14:15:47.680] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.06 minThrLimit = 104.999 minThrNLimit = 130.198 -> result = 105.06 -> 105
[14:15:47.681] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.615 minThrLimit = 95.4574 minThrNLimit = 122.332 -> result = 95.615 -> 95
[14:15:47.681] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3409 minThrLimit = 95.3368 minThrNLimit = 114.854 -> result = 95.3409 -> 95
[14:15:47.682] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5682 minThrLimit = 92.5605 minThrNLimit = 115.685 -> result = 92.5682 -> 92
[14:15:47.682] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.925 minThrLimit = 101.906 minThrNLimit = 125.136 -> result = 101.925 -> 101
[14:15:47.683] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9887 minThrLimit = 88.9195 minThrNLimit = 110.618 -> result = 88.9887 -> 88
[14:15:47.683] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.016 minThrLimit = 101.007 minThrNLimit = 128.653 -> result = 101.016 -> 101
[14:15:47.683] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3924 minThrLimit = 91.3878 minThrNLimit = 111.358 -> result = 91.3924 -> 91
[14:15:47.684] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.731 minThrLimit = 104.687 minThrNLimit = 126.44 -> result = 104.731 -> 104
[14:15:47.684] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.895 minThrLimit = 78.8782 minThrNLimit = 100.79 -> result = 78.895 -> 78
[14:15:47.684] <TB2>     INFO: ROC 0 VthrComp = 102
[14:15:47.684] <TB2>     INFO: ROC 1 VthrComp = 82
[14:15:47.684] <TB2>     INFO: ROC 2 VthrComp = 89
[14:15:47.685] <TB2>     INFO: ROC 3 VthrComp = 99
[14:15:47.685] <TB2>     INFO: ROC 4 VthrComp = 95
[14:15:47.685] <TB2>     INFO: ROC 5 VthrComp = 101
[14:15:47.685] <TB2>     INFO: ROC 6 VthrComp = 105
[14:15:47.685] <TB2>     INFO: ROC 7 VthrComp = 95
[14:15:47.685] <TB2>     INFO: ROC 8 VthrComp = 95
[14:15:47.685] <TB2>     INFO: ROC 9 VthrComp = 92
[14:15:47.685] <TB2>     INFO: ROC 10 VthrComp = 101
[14:15:47.685] <TB2>     INFO: ROC 11 VthrComp = 88
[14:15:47.685] <TB2>     INFO: ROC 12 VthrComp = 101
[14:15:47.685] <TB2>     INFO: ROC 13 VthrComp = 91
[14:15:47.685] <TB2>     INFO: ROC 14 VthrComp = 104
[14:15:47.686] <TB2>     INFO: ROC 15 VthrComp = 78
[14:15:47.686] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:15:47.686] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:15:47.701] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:47.701] <TB2>     INFO:     run 1 of 1
[14:15:47.701] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:48.045] <TB2>     INFO: Expecting 5025280 events.
[14:16:24.127] <TB2>     INFO: 891952 events read in total (35367ms).
[14:16:58.894] <TB2>     INFO: 1781360 events read in total (70134ms).
[14:17:34.133] <TB2>     INFO: 2669824 events read in total (105374ms).
[14:18:09.290] <TB2>     INFO: 3548544 events read in total (140530ms).
[14:18:44.649] <TB2>     INFO: 4422344 events read in total (175889ms).
[14:19:09.085] <TB2>     INFO: 5025280 events read in total (200325ms).
[14:19:09.159] <TB2>     INFO: Test took 201458ms.
[14:19:09.335] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:09.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:11.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:12.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:14.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:16.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:17.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:19.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:21.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:22.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:24.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:26.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:28.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:29.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:31.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:33.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:34.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:36.558] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241508352
[14:19:36.561] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.6663 for pixel 22/4 mean/min/max = 45.4876/32.1858/58.7895
[14:19:36.561] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.8648 for pixel 21/7 mean/min/max = 44.947/31.8146/58.0793
[14:19:36.562] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.6651 for pixel 16/4 mean/min/max = 47.2126/33.7317/60.6935
[14:19:36.562] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.9378 for pixel 0/17 mean/min/max = 43.7874/31.5276/56.0473
[14:19:36.562] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.4895 for pixel 0/0 mean/min/max = 44.8263/33.0956/56.5571
[14:19:36.563] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 74.4529 for pixel 41/0 mean/min/max = 52.9858/30.894/75.0776
[14:19:36.563] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 70.2105 for pixel 5/1 mean/min/max = 49.4524/28.0162/70.8885
[14:19:36.563] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 70.0435 for pixel 51/48 mean/min/max = 47.2113/24.3227/70.0999
[14:19:36.563] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.3429 for pixel 10/6 mean/min/max = 46.0592/31.5706/60.5477
[14:19:36.564] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.8777 for pixel 12/0 mean/min/max = 44.79/33.604/55.9759
[14:19:36.564] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 63.673 for pixel 4/0 mean/min/max = 47.9761/31.9952/63.9569
[14:19:36.564] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.1736 for pixel 6/76 mean/min/max = 45.1958/34.8188/55.5729
[14:19:36.565] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.6482 for pixel 3/10 mean/min/max = 44.4504/31.2451/57.6557
[14:19:36.565] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.7203 for pixel 16/15 mean/min/max = 46.3376/32.91/59.7652
[14:19:36.565] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.0022 for pixel 23/79 mean/min/max = 47.8845/34.7336/61.0354
[14:19:36.566] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.3658 for pixel 17/61 mean/min/max = 46.7915/35.2122/58.3707
[14:19:36.566] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:19:36.700] <TB2>     INFO: Expecting 411648 events.
[14:19:44.348] <TB2>     INFO: 411648 events read in total (6932ms).
[14:19:44.354] <TB2>     INFO: Expecting 411648 events.
[14:19:51.940] <TB2>     INFO: 411648 events read in total (6918ms).
[14:19:51.949] <TB2>     INFO: Expecting 411648 events.
[14:19:59.506] <TB2>     INFO: 411648 events read in total (6897ms).
[14:19:59.517] <TB2>     INFO: Expecting 411648 events.
[14:20:07.075] <TB2>     INFO: 411648 events read in total (6896ms).
[14:20:07.088] <TB2>     INFO: Expecting 411648 events.
[14:20:14.582] <TB2>     INFO: 411648 events read in total (6835ms).
[14:20:14.598] <TB2>     INFO: Expecting 411648 events.
[14:20:22.060] <TB2>     INFO: 411648 events read in total (6800ms).
[14:20:22.076] <TB2>     INFO: Expecting 411648 events.
[14:20:29.621] <TB2>     INFO: 411648 events read in total (6875ms).
[14:20:29.641] <TB2>     INFO: Expecting 411648 events.
[14:20:37.115] <TB2>     INFO: 411648 events read in total (6819ms).
[14:20:37.137] <TB2>     INFO: Expecting 411648 events.
[14:20:44.739] <TB2>     INFO: 411648 events read in total (6950ms).
[14:20:44.763] <TB2>     INFO: Expecting 411648 events.
[14:20:52.378] <TB2>     INFO: 411648 events read in total (6967ms).
[14:20:52.404] <TB2>     INFO: Expecting 411648 events.
[14:20:59.999] <TB2>     INFO: 411648 events read in total (6951ms).
[14:21:00.030] <TB2>     INFO: Expecting 411648 events.
[14:21:07.650] <TB2>     INFO: 411648 events read in total (6982ms).
[14:21:07.681] <TB2>     INFO: Expecting 411648 events.
[14:21:15.312] <TB2>     INFO: 411648 events read in total (6991ms).
[14:21:15.346] <TB2>     INFO: Expecting 411648 events.
[14:21:22.932] <TB2>     INFO: 411648 events read in total (6949ms).
[14:21:22.969] <TB2>     INFO: Expecting 411648 events.
[14:21:30.493] <TB2>     INFO: 411648 events read in total (6894ms).
[14:21:30.532] <TB2>     INFO: Expecting 411648 events.
[14:21:38.153] <TB2>     INFO: 411648 events read in total (6984ms).
[14:21:38.196] <TB2>     INFO: Test took 121630ms.
[14:21:38.686] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8256 < 35 for itrim = 96; old thr = 33.9455 ... break
[14:21:38.726] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0521 < 35 for itrim = 106; old thr = 34.5433 ... break
[14:21:38.759] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3071 < 35 for itrim+1 = 105; old thr = 34.8832 ... break
[14:21:38.791] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0257 < 35 for itrim = 96; old thr = 34.6285 ... break
[14:21:38.818] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2523 < 35 for itrim = 86; old thr = 34.5884 ... break
[14:21:38.822] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9713 < 35 for itrim = 100; old thr = 33.2719 ... break
[14:21:38.851] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1486 < 35 for itrim = 133; old thr = 34.7189 ... break
[14:21:38.871] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.8058 < 35 for itrim+1 = 113; old thr = 34.8759 ... break
[14:21:38.903] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5659 < 35 for itrim+1 = 103; old thr = 34.6846 ... break
[14:21:38.943] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2882 < 35 for itrim = 96; old thr = 34.1369 ... break
[14:21:38.975] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6315 < 35 for itrim+1 = 126; old thr = 34.9763 ... break
[14:21:39.007] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6876 < 35 for itrim+1 = 96; old thr = 34.7493 ... break
[14:21:39.041] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0614 < 35 for itrim = 102; old thr = 34.1763 ... break
[14:21:39.075] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0259 < 35 for itrim = 113; old thr = 31.616 ... break
[14:21:39.100] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4514 < 35 for itrim = 100; old thr = 34.0342 ... break
[14:21:39.135] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6166 < 35 for itrim = 99; old thr = 34.3296 ... break
[14:21:39.211] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:21:39.221] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:39.221] <TB2>     INFO:     run 1 of 1
[14:21:39.221] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:39.564] <TB2>     INFO: Expecting 5025280 events.
[14:22:16.001] <TB2>     INFO: 873368 events read in total (35722ms).
[14:22:50.919] <TB2>     INFO: 1745032 events read in total (70641ms).
[14:23:26.197] <TB2>     INFO: 2616416 events read in total (105918ms).
[14:24:01.151] <TB2>     INFO: 3476936 events read in total (140872ms).
[14:24:36.076] <TB2>     INFO: 4332920 events read in total (175797ms).
[14:25:04.195] <TB2>     INFO: 5025280 events read in total (203916ms).
[14:25:04.271] <TB2>     INFO: Test took 205050ms.
[14:25:04.450] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:04.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:06.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:07.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:09.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:11.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:12.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:14.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:16.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:17.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:19.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:20.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:22.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:24.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:25.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:27.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:28.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:30.498] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259710976
[14:25:30.500] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.500000 .. 122.326152
[14:25:30.575] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 132 (-1/-1) hits flags = 528 (plus default)
[14:25:30.585] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:30.585] <TB2>     INFO:     run 1 of 1
[14:25:30.585] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:30.928] <TB2>     INFO: Expecting 4359680 events.
[14:26:06.960] <TB2>     INFO: 896608 events read in total (35317ms).
[14:26:41.992] <TB2>     INFO: 1793560 events read in total (70349ms).
[14:27:17.751] <TB2>     INFO: 2689424 events read in total (106108ms).
[14:27:53.418] <TB2>     INFO: 3581888 events read in total (141776ms).
[14:28:24.598] <TB2>     INFO: 4359680 events read in total (172956ms).
[14:28:24.662] <TB2>     INFO: Test took 174078ms.
[14:28:24.809] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:25.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:26.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:28.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:29.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:31.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:32.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:34.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:35.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:37.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:38.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:40.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:41.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:43.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:44.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:45.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:47.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:48.975] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306229248
[14:28:49.058] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.548376 .. 96.825540
[14:28:49.133] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 106 (-1/-1) hits flags = 528 (plus default)
[14:28:49.143] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:49.143] <TB2>     INFO:     run 1 of 1
[14:28:49.143] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:49.485] <TB2>     INFO: Expecting 3328000 events.
[14:29:29.255] <TB2>     INFO: 911528 events read in total (39050ms).
[14:30:08.374] <TB2>     INFO: 1822808 events read in total (78169ms).
[14:30:44.762] <TB2>     INFO: 2733192 events read in total (114557ms).
[14:31:08.504] <TB2>     INFO: 3328000 events read in total (138299ms).
[14:31:08.562] <TB2>     INFO: Test took 139420ms.
[14:31:08.679] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:08.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:10.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:11.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:13.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:14.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:15.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:17.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:18.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:19.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:21.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:22.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:23.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:25.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:26.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:27.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:29.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:30.550] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244994048
[14:31:30.636] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.830712 .. 82.486986
[14:31:30.711] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 92 (-1/-1) hits flags = 528 (plus default)
[14:31:30.725] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:30.725] <TB2>     INFO:     run 1 of 1
[14:31:30.725] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:31.070] <TB2>     INFO: Expecting 2762240 events.
[14:32:06.587] <TB2>     INFO: 926080 events read in total (34802ms).
[14:32:41.847] <TB2>     INFO: 1851984 events read in total (70062ms).
[14:33:17.420] <TB2>     INFO: 2762240 events read in total (105636ms).
[14:33:17.464] <TB2>     INFO: Test took 106739ms.
[14:33:17.555] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:17.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:19.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:20.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:21.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:22.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:24.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:25.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:26.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:27.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:29.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:30.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:31.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:32.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:34.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:35.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:36.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:37.847] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400859136
[14:33:37.927] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 20.830712 .. 62.345831
[14:33:38.004] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 10 .. 72 (-1/-1) hits flags = 528 (plus default)
[14:33:38.015] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:38.015] <TB2>     INFO:     run 1 of 1
[14:33:38.015] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:38.366] <TB2>     INFO: Expecting 2096640 events.
[14:34:15.723] <TB2>     INFO: 996800 events read in total (36642ms).
[14:34:53.032] <TB2>     INFO: 1992808 events read in total (73951ms).
[14:34:57.106] <TB2>     INFO: 2096640 events read in total (78026ms).
[14:34:57.135] <TB2>     INFO: Test took 79120ms.
[14:34:57.198] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:57.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:58.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:59.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:00.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:01.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:02.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:04.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:05.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:06.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:07.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:09.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:10.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:11.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:12.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:13.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:14.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:16.013] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 419590144
[14:35:16.095] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:35:16.095] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:35:16.105] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:16.106] <TB2>     INFO:     run 1 of 1
[14:35:16.106] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:16.448] <TB2>     INFO: Expecting 1364480 events.
[14:35:56.456] <TB2>     INFO: 1076024 events read in total (39294ms).
[14:36:07.399] <TB2>     INFO: 1364480 events read in total (50238ms).
[14:36:07.422] <TB2>     INFO: Test took 51317ms.
[14:36:07.460] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:07.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:08.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:09.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:10.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:11.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:12.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:13.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:14.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:15.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:16.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:17.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:18.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:19.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:20.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:20.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:21.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:22.912] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 419737600
[14:36:22.951] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C0.dat
[14:36:22.952] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C1.dat
[14:36:22.952] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C2.dat
[14:36:22.952] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C3.dat
[14:36:22.952] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C4.dat
[14:36:22.952] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C5.dat
[14:36:22.952] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C6.dat
[14:36:22.952] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C7.dat
[14:36:22.952] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C8.dat
[14:36:22.952] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C9.dat
[14:36:22.953] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C10.dat
[14:36:22.953] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C11.dat
[14:36:22.953] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C12.dat
[14:36:22.953] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C13.dat
[14:36:22.953] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C14.dat
[14:36:22.953] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C15.dat
[14:36:22.953] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C0.dat
[14:36:22.961] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C1.dat
[14:36:22.968] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C2.dat
[14:36:22.975] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C3.dat
[14:36:22.982] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C4.dat
[14:36:22.989] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C5.dat
[14:36:22.995] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C6.dat
[14:36:23.002] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C7.dat
[14:36:23.009] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C8.dat
[14:36:23.016] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C9.dat
[14:36:23.022] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C10.dat
[14:36:23.029] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C11.dat
[14:36:23.036] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C12.dat
[14:36:23.043] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C13.dat
[14:36:23.049] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C14.dat
[14:36:23.056] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C15.dat
[14:36:23.063] <TB2>     INFO: PixTestTrim::trimTest() done
[14:36:23.063] <TB2>     INFO: vtrim:      96 106 105  96  86 100 133 113 103  96 126  96 102 113 100  99 
[14:36:23.063] <TB2>     INFO: vthrcomp:  102  82  89  99  95 101 105  95  95  92 101  88 101  91 104  78 
[14:36:23.063] <TB2>     INFO: vcal mean:  34.95  34.95  34.96  34.90  34.96  33.86  35.02  35.11  34.98  34.99  34.99  35.01  34.95  34.94  34.95  34.98 
[14:36:23.063] <TB2>     INFO: vcal RMS:    0.85   0.84   0.84   0.84   0.82   6.71   1.26   1.44   0.91   0.78   0.93   0.78   0.85   0.85   1.02   0.96 
[14:36:23.063] <TB2>     INFO: bits mean:   9.38   9.50   8.95  10.07   9.10   7.08   8.98   9.21   9.72   9.04   9.05   9.22  10.04   9.48   8.25   8.89 
[14:36:23.063] <TB2>     INFO: bits RMS:    2.75   2.78   2.65   2.62   2.66   3.51   2.47   2.71   2.53   2.72   2.72   2.42   2.64   2.57   2.69   2.45 
[14:36:23.078] <TB2>     INFO:    ----------------------------------------------------------------------
[14:36:23.078] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:36:23.078] <TB2>     INFO:    ----------------------------------------------------------------------
[14:36:23.081] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:36:23.081] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:36:23.097] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:23.097] <TB2>     INFO:     run 1 of 1
[14:36:23.097] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:23.440] <TB2>     INFO: Expecting 4160000 events.
[14:37:10.699] <TB2>     INFO: 1167130 events read in total (46544ms).
[14:37:54.763] <TB2>     INFO: 2318595 events read in total (90608ms).
[14:38:40.724] <TB2>     INFO: 3453180 events read in total (136569ms).
[14:39:10.014] <TB2>     INFO: 4160000 events read in total (165859ms).
[14:39:10.070] <TB2>     INFO: Test took 166973ms.
[14:39:10.188] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:10.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:12.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:14.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:16.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:18.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:19.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:21.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:23.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:25.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:27.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:29.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:31.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:32.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:34.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:36.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:38.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:40.395] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381296640
[14:39:40.396] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:39:40.472] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:39:40.472] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 207 (-1/-1) hits flags = 528 (plus default)
[14:39:40.484] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:40.484] <TB2>     INFO:     run 1 of 1
[14:39:40.484] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:40.832] <TB2>     INFO: Expecting 4326400 events.
[14:40:26.765] <TB2>     INFO: 1100265 events read in total (45218ms).
[14:41:11.595] <TB2>     INFO: 2190200 events read in total (90048ms).
[14:41:56.311] <TB2>     INFO: 3265310 events read in total (134764ms).
[14:42:40.398] <TB2>     INFO: 4326400 events read in total (178851ms).
[14:42:40.457] <TB2>     INFO: Test took 179973ms.
[14:42:40.598] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:40.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:42.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:44.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:46.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:48.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:50.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:52.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:54.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:56.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:58.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:00.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:02.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:04.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:06.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:08.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:10.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:11.966] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 443871232
[14:43:11.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:43:12.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:43:12.040] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 215 (-1/-1) hits flags = 528 (plus default)
[14:43:12.050] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:12.050] <TB2>     INFO:     run 1 of 1
[14:43:12.050] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:12.396] <TB2>     INFO: Expecting 4492800 events.
[14:43:57.610] <TB2>     INFO: 1083085 events read in total (44499ms).
[14:44:40.298] <TB2>     INFO: 2156555 events read in total (87187ms).
[14:45:24.294] <TB2>     INFO: 3216855 events read in total (131183ms).
[14:46:07.129] <TB2>     INFO: 4273090 events read in total (174018ms).
[14:46:16.374] <TB2>     INFO: 4492800 events read in total (183263ms).
[14:46:16.442] <TB2>     INFO: Test took 184391ms.
[14:46:16.597] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:16.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:18.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:20.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:22.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:24.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:26.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:28.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:30.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:32.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:34.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:36.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:38.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:40.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:42.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:44.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:46.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:48.711] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 445022208
[14:46:48.712] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:46:48.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:46:48.786] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 223 (-1/-1) hits flags = 528 (plus default)
[14:46:48.797] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:48.797] <TB2>     INFO:     run 1 of 1
[14:46:48.797] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:49.139] <TB2>     INFO: Expecting 4659200 events.
[14:47:34.353] <TB2>     INFO: 1066815 events read in total (44499ms).
[14:48:18.659] <TB2>     INFO: 2125180 events read in total (88805ms).
[14:49:02.427] <TB2>     INFO: 3171680 events read in total (132573ms).
[14:49:46.060] <TB2>     INFO: 4213040 events read in total (176206ms).
[14:50:05.270] <TB2>     INFO: 4659200 events read in total (195416ms).
[14:50:05.333] <TB2>     INFO: Test took 196536ms.
[14:50:05.489] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:05.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:07.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:09.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:11.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:13.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:15.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:17.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:20.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:22.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:24.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:26.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:28.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:30.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:32.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:34.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:36.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:38.779] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381296640
[14:50:38.780] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:50:38.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:50:38.853] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 247 (-1/-1) hits flags = 528 (plus default)
[14:50:38.863] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:38.863] <TB2>     INFO:     run 1 of 1
[14:50:38.863] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:39.207] <TB2>     INFO: Expecting 5158400 events.
[14:51:22.495] <TB2>     INFO: 1027210 events read in total (42573ms).
[14:52:05.665] <TB2>     INFO: 2047075 events read in total (85743ms).
[14:52:48.618] <TB2>     INFO: 3060125 events read in total (128697ms).
[14:53:30.559] <TB2>     INFO: 4065940 events read in total (170637ms).
[14:54:13.270] <TB2>     INFO: 5071455 events read in total (213348ms).
[14:54:17.288] <TB2>     INFO: 5158400 events read in total (217366ms).
[14:54:17.353] <TB2>     INFO: Test took 218490ms.
[14:54:17.567] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:17.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:20.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:22.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:24.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:26.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:28.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:30.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:32.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:34.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:37.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:39.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:41.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:43.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:45.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:47.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:49.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:51.816] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405839872
[14:54:51.817] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.6566, thr difference RMS: 1.26488
[14:54:51.817] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.49041, thr difference RMS: 1.31494
[14:54:51.817] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.00138, thr difference RMS: 1.64415
[14:54:51.817] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.80612, thr difference RMS: 1.81447
[14:54:51.817] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.52506, thr difference RMS: 1.81561
[14:54:51.818] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.6421, thr difference RMS: 3.036
[14:54:51.818] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.4178, thr difference RMS: 1.97114
[14:54:51.818] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.18492, thr difference RMS: 2.14335
[14:54:51.818] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.8855, thr difference RMS: 1.75339
[14:54:51.819] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.27397, thr difference RMS: 1.46175
[14:54:51.819] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.0185, thr difference RMS: 1.37689
[14:54:51.819] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.78897, thr difference RMS: 1.4354
[14:54:51.819] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.04595, thr difference RMS: 1.57139
[14:54:51.819] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.35435, thr difference RMS: 1.58123
[14:54:51.820] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.7596, thr difference RMS: 1.29443
[14:54:51.820] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.96877, thr difference RMS: 1.26041
[14:54:51.820] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.6808, thr difference RMS: 1.2336
[14:54:51.820] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.22767, thr difference RMS: 1.30086
[14:54:51.820] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.9201, thr difference RMS: 1.64979
[14:54:51.821] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.80943, thr difference RMS: 1.79665
[14:54:51.821] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.57682, thr difference RMS: 1.81683
[14:54:51.821] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.5786, thr difference RMS: 2.92486
[14:54:51.821] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.3739, thr difference RMS: 1.93673
[14:54:51.821] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.21077, thr difference RMS: 2.10764
[14:54:51.822] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.8064, thr difference RMS: 1.69715
[14:54:51.822] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.12224, thr difference RMS: 1.46367
[14:54:51.822] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.80609, thr difference RMS: 1.35333
[14:54:51.822] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.71071, thr difference RMS: 1.4382
[14:54:51.822] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.08405, thr difference RMS: 1.59242
[14:54:51.823] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.30462, thr difference RMS: 1.60945
[14:54:51.823] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.8342, thr difference RMS: 1.27363
[14:54:51.823] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.85792, thr difference RMS: 1.25393
[14:54:51.823] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.828, thr difference RMS: 1.23603
[14:54:51.823] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.03609, thr difference RMS: 1.31473
[14:54:51.824] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.95371, thr difference RMS: 1.67301
[14:54:51.824] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.87172, thr difference RMS: 1.79666
[14:54:51.824] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.77706, thr difference RMS: 1.83206
[14:54:51.824] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.5241, thr difference RMS: 2.89792
[14:54:51.824] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.2813, thr difference RMS: 1.94558
[14:54:51.825] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.31737, thr difference RMS: 2.10735
[14:54:51.825] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.8063, thr difference RMS: 1.68431
[14:54:51.825] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.16033, thr difference RMS: 1.44509
[14:54:51.825] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.82887, thr difference RMS: 1.34559
[14:54:51.825] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.69025, thr difference RMS: 1.45052
[14:54:51.826] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.31655, thr difference RMS: 1.56482
[14:54:51.826] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.34057, thr difference RMS: 1.57597
[14:54:51.826] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.0264, thr difference RMS: 1.24378
[14:54:51.826] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.82362, thr difference RMS: 1.26419
[14:54:51.826] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.9506, thr difference RMS: 1.25584
[14:54:51.827] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.92108, thr difference RMS: 1.31794
[14:54:51.827] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.02073, thr difference RMS: 1.64132
[14:54:51.827] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.91136, thr difference RMS: 1.80072
[14:54:51.827] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.00588, thr difference RMS: 1.82894
[14:54:51.827] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.5634, thr difference RMS: 2.90307
[14:54:51.828] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.3477, thr difference RMS: 1.77879
[14:54:51.828] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.4555, thr difference RMS: 2.02392
[14:54:51.828] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.8435, thr difference RMS: 1.67112
[14:54:51.828] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.11923, thr difference RMS: 1.44853
[14:54:51.828] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.85166, thr difference RMS: 1.34535
[14:54:51.829] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.6818, thr difference RMS: 1.43346
[14:54:51.829] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.47921, thr difference RMS: 1.56999
[14:54:51.829] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.44425, thr difference RMS: 1.59881
[14:54:51.829] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.307, thr difference RMS: 1.24922
[14:54:51.829] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.83666, thr difference RMS: 1.24359
[14:54:51.944] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:54:51.947] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2526 seconds
[14:54:51.947] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:54:52.656] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:54:52.657] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:54:52.660] <TB2>     INFO: ######################################################################
[14:54:52.660] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:54:52.660] <TB2>     INFO: ######################################################################
[14:54:52.660] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:52.660] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:54:52.660] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:52.660] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:54:52.672] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:54:52.672] <TB2>     INFO:     run 1 of 1
[14:54:52.672] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:53.015] <TB2>     INFO: Expecting 59072000 events.
[14:55:21.978] <TB2>     INFO: 1073200 events read in total (28248ms).
[14:55:50.160] <TB2>     INFO: 2142000 events read in total (56430ms).
[14:56:18.390] <TB2>     INFO: 3212400 events read in total (84660ms).
[14:56:46.563] <TB2>     INFO: 4283800 events read in total (112833ms).
[14:57:14.487] <TB2>     INFO: 5352200 events read in total (140757ms).
[14:57:41.770] <TB2>     INFO: 6425400 events read in total (168040ms).
[14:58:10.025] <TB2>     INFO: 7495000 events read in total (196295ms).
[14:58:38.318] <TB2>     INFO: 8566400 events read in total (224588ms).
[14:59:06.792] <TB2>     INFO: 9637400 events read in total (253062ms).
[14:59:35.073] <TB2>     INFO: 10706200 events read in total (281343ms).
[15:00:03.424] <TB2>     INFO: 11779600 events read in total (309694ms).
[15:00:31.788] <TB2>     INFO: 12848800 events read in total (338058ms).
[15:01:00.037] <TB2>     INFO: 13920200 events read in total (366307ms).
[15:01:28.355] <TB2>     INFO: 14990400 events read in total (394625ms).
[15:01:55.722] <TB2>     INFO: 16059400 events read in total (421992ms).
[15:02:24.016] <TB2>     INFO: 17132400 events read in total (450286ms).
[15:02:52.337] <TB2>     INFO: 18201800 events read in total (478607ms).
[15:03:20.775] <TB2>     INFO: 19271800 events read in total (507045ms).
[15:03:49.217] <TB2>     INFO: 20343600 events read in total (535487ms).
[15:04:17.603] <TB2>     INFO: 21412400 events read in total (563873ms).
[15:04:45.919] <TB2>     INFO: 22484400 events read in total (592189ms).
[15:05:14.266] <TB2>     INFO: 23553600 events read in total (620536ms).
[15:05:42.630] <TB2>     INFO: 24622000 events read in total (648900ms).
[15:06:10.995] <TB2>     INFO: 25694800 events read in total (677265ms).
[15:06:39.278] <TB2>     INFO: 26764000 events read in total (705548ms).
[15:07:07.638] <TB2>     INFO: 27833800 events read in total (733908ms).
[15:07:36.092] <TB2>     INFO: 28905800 events read in total (762362ms).
[15:08:04.444] <TB2>     INFO: 29974200 events read in total (790714ms).
[15:08:32.785] <TB2>     INFO: 31044000 events read in total (819055ms).
[15:09:01.128] <TB2>     INFO: 32114600 events read in total (847398ms).
[15:09:29.478] <TB2>     INFO: 33183400 events read in total (875748ms).
[15:09:57.827] <TB2>     INFO: 34254000 events read in total (904097ms).
[15:10:26.235] <TB2>     INFO: 35324000 events read in total (932505ms).
[15:10:54.660] <TB2>     INFO: 36392000 events read in total (960930ms).
[15:11:23.082] <TB2>     INFO: 37460400 events read in total (989352ms).
[15:11:51.625] <TB2>     INFO: 38532400 events read in total (1017895ms).
[15:12:19.962] <TB2>     INFO: 39601000 events read in total (1046232ms).
[15:12:48.286] <TB2>     INFO: 40669000 events read in total (1074556ms).
[15:13:16.640] <TB2>     INFO: 41741000 events read in total (1102910ms).
[15:13:45.058] <TB2>     INFO: 42809600 events read in total (1131328ms).
[15:14:13.475] <TB2>     INFO: 43878000 events read in total (1159745ms).
[15:14:41.949] <TB2>     INFO: 44950400 events read in total (1188219ms).
[15:15:10.361] <TB2>     INFO: 46018600 events read in total (1216631ms).
[15:15:38.644] <TB2>     INFO: 47086600 events read in total (1244914ms).
[15:16:07.085] <TB2>     INFO: 48157800 events read in total (1273355ms).
[15:16:35.471] <TB2>     INFO: 49227400 events read in total (1301741ms).
[15:17:03.803] <TB2>     INFO: 50295400 events read in total (1330073ms).
[15:17:32.154] <TB2>     INFO: 51366600 events read in total (1358424ms).
[15:17:59.199] <TB2>     INFO: 52435400 events read in total (1385469ms).
[15:18:27.809] <TB2>     INFO: 53503800 events read in total (1414079ms).
[15:18:56.281] <TB2>     INFO: 54572200 events read in total (1442551ms).
[15:19:24.594] <TB2>     INFO: 55643000 events read in total (1470864ms).
[15:19:53.037] <TB2>     INFO: 56710800 events read in total (1499307ms).
[15:20:21.431] <TB2>     INFO: 57779000 events read in total (1527701ms).
[15:20:49.931] <TB2>     INFO: 58851400 events read in total (1556201ms).
[15:20:56.114] <TB2>     INFO: 59072000 events read in total (1562384ms).
[15:20:56.136] <TB2>     INFO: Test took 1563464ms.
[15:20:56.194] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:56.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:56.334] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:57.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:57.497] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:58.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:58.656] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:59.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:59.800] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:00.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:00.948] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:02.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:02.106] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:03.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:03.264] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:04.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:04.454] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:05.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:05.653] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:06.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:06.820] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:07.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:07.974] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:09.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:09.144] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:10.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:10.303] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:11.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:11.450] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:12.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:12.604] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:13.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:13.809] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:15.006] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 502046720
[15:21:15.036] <TB2>     INFO: PixTestScurves::scurves() done 
[15:21:15.036] <TB2>     INFO: Vcal mean:  35.00  35.05  35.11  35.03  34.83  34.14  35.33  35.32  35.17  35.10  35.15  35.10  35.04  35.10  35.12  35.11 
[15:21:15.036] <TB2>     INFO: Vcal RMS:    0.71   0.73   0.71   0.72   0.73   6.75   1.19   1.61   0.77   0.63   0.93   0.64   0.71   0.70   0.92   0.86 
[15:21:15.036] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:21:15.109] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:21:15.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:21:15.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:21:15.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:21:15.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:21:15.110] <TB2>     INFO: ######################################################################
[15:21:15.110] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:21:15.110] <TB2>     INFO: ######################################################################
[15:21:15.113] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:21:15.457] <TB2>     INFO: Expecting 41600 events.
[15:21:19.559] <TB2>     INFO: 41600 events read in total (3387ms).
[15:21:19.560] <TB2>     INFO: Test took 4447ms.
[15:21:19.568] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:19.568] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66405
[15:21:19.568] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 49, 40] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 49, 40]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 61] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 61]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 61] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 61]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 61] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 61]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 62] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 62]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 63] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 63]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 63] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 63]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 64] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 64]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 64] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 64]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 64] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 64]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 64] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 64]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 64] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 64]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 65] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 65]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 65] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 65]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 65] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 65]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 65] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 65]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 65] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 65]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 65] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 65]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 66] has eff 0/10
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 66]
[15:21:19.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 66] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 66]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 66] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 66]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 66] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 66]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 66] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 66]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 66] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 66]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 67] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 67]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 67] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 67]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 67] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 67]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 67] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 67]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 67] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 67]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 67] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 67]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 67] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 67]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 68] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 68]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 68] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 68]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 68] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 68]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 68] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 68]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 68] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 68]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 68] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 68]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 68] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 68]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 68] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 68]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 69] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 69]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 69] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 69]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 69] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 69]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 69] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 69]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 69] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 69]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 69] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 69]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 69] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 69]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 69] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 69]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 69] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 69]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 70] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 70]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 70] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 70]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 70] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 70]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 70] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 70]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 70] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 70]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 70] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 70]
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 70] has eff 0/10
[15:21:19.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 70]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 70] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 70]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 70] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 70]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 9, 70] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 9, 70]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 71] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 71]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 71] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 71]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 71] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 71]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 71] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 71]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 71] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 71]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 71] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 71]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 71] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 71]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 71] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 71]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 71] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 71]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 72] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 72]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 72] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 72]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 72] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 72]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 72] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 72]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 72] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 72]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 72] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 72]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 72] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 72]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 72] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 72]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 72] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 72]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 10, 72] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 10, 72]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 73] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 73]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 73] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 73]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 73] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 73]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 73] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 73]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 73] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 73]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 73] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 73]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 73] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 73]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 73] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 73]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 73] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 73]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 9, 73] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 9, 73]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 74] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 74]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 74] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 74]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 74] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 74]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 74] has eff 0/10
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 74]
[15:21:19.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 74] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 74]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 74] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 74]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 74] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 74]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 74] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 74]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 74] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 74]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 9, 74] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 9, 74]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 9, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 9, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 10, 75] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 10, 75]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 9, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 9, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 10, 76] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 10, 76]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 77] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 77]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 77] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 77]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 77] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 77]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 77] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 77]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 77] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 77]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 77] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 77]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 77] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 77]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 77] has eff 0/10
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 77]
[15:21:19.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 77] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 77]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 9, 77] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 9, 77]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 10, 77] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 10, 77]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 9, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 9, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 10, 78] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 10, 78]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 2, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 2, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 4, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 4, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 5, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 5, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 6, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 6, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 7, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 7, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 9, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 9, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 10, 79] has eff 0/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 10, 79]
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 49, 0] has eff 9/10
[15:21:19.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 49, 0]
[15:21:19.578] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 47, 76] has eff 0/10
[15:21:19.578] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 47, 76]
[15:21:19.578] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 4, 77] has eff 0/10
[15:21:19.579] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 4, 77]
[15:21:19.579] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 21, 79] has eff 0/10
[15:21:19.579] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 21, 79]
[15:21:19.581] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 156
[15:21:19.581] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:21:19.581] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:21:19.581] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:21:19.917] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:21:20.264] <TB2>     INFO: Expecting 41600 events.
[15:21:24.417] <TB2>     INFO: 41600 events read in total (3438ms).
[15:21:24.417] <TB2>     INFO: Test took 4500ms.
[15:21:24.425] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:24.425] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66409
[15:21:24.425] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:21:24.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.135
[15:21:24.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,6] phvalue 173
[15:21:24.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.04
[15:21:24.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:21:24.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.086
[15:21:24.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,8] phvalue 180
[15:21:24.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.955
[15:21:24.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 187
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.733
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 196
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.28
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,35] phvalue 178
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.783
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 166
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.049
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 189
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.3
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.838
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.684
[15:21:24.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 179
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.789
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.309
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.163
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 181
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.489
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.462
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:21:24.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:21:24.518] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:21:24.863] <TB2>     INFO: Expecting 41600 events.
[15:21:29.011] <TB2>     INFO: 41600 events read in total (3433ms).
[15:21:29.012] <TB2>     INFO: Test took 4494ms.
[15:21:29.020] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:29.020] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66404
[15:21:29.020] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:21:29.024] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:21:29.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 0
[15:21:29.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.2681
[15:21:29.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 58
[15:21:29.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4628
[15:21:29.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 76
[15:21:29.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6695
[15:21:29.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8555
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 79
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.3793
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,42] phvalue 91
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.486
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 74
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3862
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,48] phvalue 63
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0927
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 87
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1894
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,32] phvalue 81
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.843
[15:21:29.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 79
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9184
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,32] phvalue 71
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.111
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 75
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.478
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 60
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0028
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 78
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.859
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 68
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4752
[15:21:29.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,32] phvalue 84
[15:21:29.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[15:21:29.430] <TB2>     INFO: Expecting 2560 events.
[15:21:30.388] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:30.388] <TB2>     INFO: Test took 1355ms.
[15:21:30.388] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:30.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 1 1
[15:21:30.896] <TB2>     INFO: Expecting 2560 events.
[15:21:31.852] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:31.853] <TB2>     INFO: Test took 1464ms.
[15:21:31.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:31.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[15:21:32.360] <TB2>     INFO: Expecting 2560 events.
[15:21:33.318] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:33.319] <TB2>     INFO: Test took 1466ms.
[15:21:33.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:33.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 3 3
[15:21:33.826] <TB2>     INFO: Expecting 2560 events.
[15:21:34.783] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:34.784] <TB2>     INFO: Test took 1464ms.
[15:21:34.785] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:34.785] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 42, 4 4
[15:21:35.291] <TB2>     INFO: Expecting 2560 events.
[15:21:36.249] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:36.249] <TB2>     INFO: Test took 1464ms.
[15:21:36.249] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:36.249] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 5 5
[15:21:36.759] <TB2>     INFO: Expecting 2560 events.
[15:21:37.716] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:37.716] <TB2>     INFO: Test took 1467ms.
[15:21:37.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:37.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 48, 6 6
[15:21:38.224] <TB2>     INFO: Expecting 2560 events.
[15:21:39.184] <TB2>     INFO: 2560 events read in total (245ms).
[15:21:39.184] <TB2>     INFO: Test took 1468ms.
[15:21:39.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:39.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 7 7
[15:21:39.690] <TB2>     INFO: Expecting 2560 events.
[15:21:40.649] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:40.649] <TB2>     INFO: Test took 1464ms.
[15:21:40.650] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:40.650] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 32, 8 8
[15:21:41.157] <TB2>     INFO: Expecting 2560 events.
[15:21:42.116] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:42.116] <TB2>     INFO: Test took 1466ms.
[15:21:42.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:42.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[15:21:42.628] <TB2>     INFO: Expecting 2560 events.
[15:21:43.592] <TB2>     INFO: 2560 events read in total (249ms).
[15:21:43.592] <TB2>     INFO: Test took 1475ms.
[15:21:43.593] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:43.593] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 32, 10 10
[15:21:44.100] <TB2>     INFO: Expecting 2560 events.
[15:21:45.058] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:45.058] <TB2>     INFO: Test took 1465ms.
[15:21:45.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:45.059] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 11 11
[15:21:45.566] <TB2>     INFO: Expecting 2560 events.
[15:21:46.524] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:46.525] <TB2>     INFO: Test took 1466ms.
[15:21:46.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:46.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 12 12
[15:21:47.037] <TB2>     INFO: Expecting 2560 events.
[15:21:47.993] <TB2>     INFO: 2560 events read in total (241ms).
[15:21:47.994] <TB2>     INFO: Test took 1469ms.
[15:21:47.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:47.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 13 13
[15:21:48.501] <TB2>     INFO: Expecting 2560 events.
[15:21:49.458] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:49.459] <TB2>     INFO: Test took 1465ms.
[15:21:49.459] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:49.459] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 14 14
[15:21:49.966] <TB2>     INFO: Expecting 2560 events.
[15:21:50.923] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:50.924] <TB2>     INFO: Test took 1465ms.
[15:21:50.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:50.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 32, 15 15
[15:21:51.432] <TB2>     INFO: Expecting 2560 events.
[15:21:52.388] <TB2>     INFO: 2560 events read in total (241ms).
[15:21:52.389] <TB2>     INFO: Test took 1465ms.
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC7
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:21:52.389] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:21:52.393] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:52.898] <TB2>     INFO: Expecting 655360 events.
[15:22:04.706] <TB2>     INFO: 655360 events read in total (11093ms).
[15:22:04.717] <TB2>     INFO: Expecting 655360 events.
[15:22:16.406] <TB2>     INFO: 655360 events read in total (11133ms).
[15:22:16.421] <TB2>     INFO: Expecting 655360 events.
[15:22:28.045] <TB2>     INFO: 655360 events read in total (11077ms).
[15:22:28.065] <TB2>     INFO: Expecting 655360 events.
[15:22:39.734] <TB2>     INFO: 655360 events read in total (11123ms).
[15:22:39.758] <TB2>     INFO: Expecting 655360 events.
[15:22:51.361] <TB2>     INFO: 655360 events read in total (11065ms).
[15:22:51.389] <TB2>     INFO: Expecting 655360 events.
[15:23:03.003] <TB2>     INFO: 655360 events read in total (11081ms).
[15:23:03.039] <TB2>     INFO: Expecting 655360 events.
[15:23:14.685] <TB2>     INFO: 655360 events read in total (11115ms).
[15:23:14.723] <TB2>     INFO: Expecting 655360 events.
[15:23:26.346] <TB2>     INFO: 655360 events read in total (11095ms).
[15:23:26.386] <TB2>     INFO: Expecting 655360 events.
[15:23:38.116] <TB2>     INFO: 655360 events read in total (11203ms).
[15:23:38.165] <TB2>     INFO: Expecting 655360 events.
[15:23:49.910] <TB2>     INFO: 655360 events read in total (11218ms).
[15:23:49.967] <TB2>     INFO: Expecting 655360 events.
[15:24:01.629] <TB2>     INFO: 655360 events read in total (11136ms).
[15:24:01.684] <TB2>     INFO: Expecting 655360 events.
[15:24:13.416] <TB2>     INFO: 655360 events read in total (11206ms).
[15:24:13.479] <TB2>     INFO: Expecting 655360 events.
[15:24:25.128] <TB2>     INFO: 655360 events read in total (11122ms).
[15:24:25.200] <TB2>     INFO: Expecting 655360 events.
[15:24:36.937] <TB2>     INFO: 655360 events read in total (11211ms).
[15:24:37.002] <TB2>     INFO: Expecting 655360 events.
[15:24:48.685] <TB2>     INFO: 655360 events read in total (11156ms).
[15:24:48.763] <TB2>     INFO: Expecting 655360 events.
[15:25:00.489] <TB2>     INFO: 655360 events read in total (11199ms).
[15:25:00.573] <TB2>     INFO: Test took 188180ms.
[15:25:00.668] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:00.977] <TB2>     INFO: Expecting 655360 events.
[15:25:12.806] <TB2>     INFO: 655360 events read in total (11116ms).
[15:25:12.817] <TB2>     INFO: Expecting 655360 events.
[15:25:24.476] <TB2>     INFO: 655360 events read in total (11107ms).
[15:25:24.491] <TB2>     INFO: Expecting 655360 events.
[15:25:36.238] <TB2>     INFO: 655360 events read in total (11195ms).
[15:25:36.258] <TB2>     INFO: Expecting 655360 events.
[15:25:47.863] <TB2>     INFO: 655360 events read in total (11061ms).
[15:25:47.887] <TB2>     INFO: Expecting 655360 events.
[15:25:59.581] <TB2>     INFO: 655360 events read in total (11151ms).
[15:25:59.609] <TB2>     INFO: Expecting 655360 events.
[15:26:11.198] <TB2>     INFO: 655360 events read in total (11051ms).
[15:26:11.231] <TB2>     INFO: Expecting 655360 events.
[15:26:22.828] <TB2>     INFO: 655360 events read in total (11061ms).
[15:26:22.864] <TB2>     INFO: Expecting 655360 events.
[15:26:34.423] <TB2>     INFO: 655360 events read in total (11030ms).
[15:26:34.464] <TB2>     INFO: Expecting 655360 events.
[15:26:46.125] <TB2>     INFO: 655360 events read in total (11126ms).
[15:26:46.174] <TB2>     INFO: Expecting 655360 events.
[15:26:57.983] <TB2>     INFO: 655360 events read in total (11282ms).
[15:26:58.038] <TB2>     INFO: Expecting 655360 events.
[15:27:09.679] <TB2>     INFO: 655360 events read in total (11114ms).
[15:27:09.734] <TB2>     INFO: Expecting 655360 events.
[15:27:21.401] <TB2>     INFO: 655360 events read in total (11140ms).
[15:27:21.464] <TB2>     INFO: Expecting 655360 events.
[15:27:33.123] <TB2>     INFO: 655360 events read in total (11132ms).
[15:27:33.192] <TB2>     INFO: Expecting 655360 events.
[15:27:44.837] <TB2>     INFO: 655360 events read in total (11118ms).
[15:27:44.904] <TB2>     INFO: Expecting 655360 events.
[15:27:56.662] <TB2>     INFO: 655360 events read in total (11231ms).
[15:27:56.740] <TB2>     INFO: Expecting 655360 events.
[15:28:08.405] <TB2>     INFO: 655360 events read in total (11138ms).
[15:28:08.489] <TB2>     INFO: Test took 187821ms.
[15:28:08.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:28:08.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:28:08.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:28:08.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:28:08.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:28:08.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:28:08.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:28:08.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:28:08.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:28:08.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:28:08.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:28:08.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:28:08.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:28:08.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:28:08.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:28:08.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:28:08.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:28:08.672] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.680] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.688] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.695] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:28:08.703] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.710] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.717] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.724] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.732] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.739] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:28:08.746] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:28:08.753] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:28:08.760] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:28:08.768] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:28:08.775] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.782] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.789] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.797] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.804] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:28:08.811] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:28:08.818] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:28:08.826] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:28:08.833] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:28:08.840] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:28:08.847] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.855] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.862] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.870] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:28:08.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:28:08.908] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C0.dat
[15:28:08.908] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C1.dat
[15:28:08.908] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C2.dat
[15:28:08.908] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C3.dat
[15:28:08.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C4.dat
[15:28:08.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C5.dat
[15:28:08.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C6.dat
[15:28:08.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C7.dat
[15:28:08.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C8.dat
[15:28:08.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C9.dat
[15:28:08.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C10.dat
[15:28:08.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C11.dat
[15:28:08.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C12.dat
[15:28:08.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C13.dat
[15:28:08.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C14.dat
[15:28:08.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C15.dat
[15:28:09.255] <TB2>     INFO: Expecting 41600 events.
[15:28:13.062] <TB2>     INFO: 41600 events read in total (3092ms).
[15:28:13.063] <TB2>     INFO: Test took 4150ms.
[15:28:13.710] <TB2>     INFO: Expecting 41600 events.
[15:28:17.535] <TB2>     INFO: 41600 events read in total (3110ms).
[15:28:17.536] <TB2>     INFO: Test took 4170ms.
[15:28:18.183] <TB2>     INFO: Expecting 41600 events.
[15:28:22.028] <TB2>     INFO: 41600 events read in total (3131ms).
[15:28:22.028] <TB2>     INFO: Test took 4193ms.
[15:28:22.331] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:22.463] <TB2>     INFO: Expecting 2560 events.
[15:28:23.423] <TB2>     INFO: 2560 events read in total (245ms).
[15:28:23.423] <TB2>     INFO: Test took 1092ms.
[15:28:23.428] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:23.934] <TB2>     INFO: Expecting 2560 events.
[15:28:24.893] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:24.893] <TB2>     INFO: Test took 1465ms.
[15:28:24.895] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:25.402] <TB2>     INFO: Expecting 2560 events.
[15:28:26.361] <TB2>     INFO: 2560 events read in total (244ms).
[15:28:26.362] <TB2>     INFO: Test took 1467ms.
[15:28:26.368] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:26.874] <TB2>     INFO: Expecting 2560 events.
[15:28:27.831] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:27.832] <TB2>     INFO: Test took 1464ms.
[15:28:27.836] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:28.345] <TB2>     INFO: Expecting 2560 events.
[15:28:29.302] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:29.302] <TB2>     INFO: Test took 1467ms.
[15:28:29.306] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:29.815] <TB2>     INFO: Expecting 2560 events.
[15:28:30.771] <TB2>     INFO: 2560 events read in total (241ms).
[15:28:30.772] <TB2>     INFO: Test took 1466ms.
[15:28:30.775] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:31.282] <TB2>     INFO: Expecting 2560 events.
[15:28:32.246] <TB2>     INFO: 2560 events read in total (249ms).
[15:28:32.247] <TB2>     INFO: Test took 1472ms.
[15:28:32.251] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:32.755] <TB2>     INFO: Expecting 2560 events.
[15:28:33.713] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:33.714] <TB2>     INFO: Test took 1463ms.
[15:28:33.717] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:34.226] <TB2>     INFO: Expecting 2560 events.
[15:28:35.184] <TB2>     INFO: 2560 events read in total (243ms).
[15:28:35.185] <TB2>     INFO: Test took 1468ms.
[15:28:35.187] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:35.696] <TB2>     INFO: Expecting 2560 events.
[15:28:36.655] <TB2>     INFO: 2560 events read in total (244ms).
[15:28:36.655] <TB2>     INFO: Test took 1468ms.
[15:28:36.660] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:37.167] <TB2>     INFO: Expecting 2560 events.
[15:28:38.127] <TB2>     INFO: 2560 events read in total (245ms).
[15:28:38.127] <TB2>     INFO: Test took 1467ms.
[15:28:38.129] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:38.636] <TB2>     INFO: Expecting 2560 events.
[15:28:39.592] <TB2>     INFO: 2560 events read in total (241ms).
[15:28:39.592] <TB2>     INFO: Test took 1463ms.
[15:28:39.595] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:40.100] <TB2>     INFO: Expecting 2560 events.
[15:28:41.057] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:41.057] <TB2>     INFO: Test took 1462ms.
[15:28:41.059] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:41.582] <TB2>     INFO: Expecting 2560 events.
[15:28:42.538] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:42.539] <TB2>     INFO: Test took 1481ms.
[15:28:42.541] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:43.048] <TB2>     INFO: Expecting 2560 events.
[15:28:44.005] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:44.006] <TB2>     INFO: Test took 1465ms.
[15:28:44.008] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:44.515] <TB2>     INFO: Expecting 2560 events.
[15:28:45.471] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:45.471] <TB2>     INFO: Test took 1463ms.
[15:28:45.473] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:45.979] <TB2>     INFO: Expecting 2560 events.
[15:28:46.939] <TB2>     INFO: 2560 events read in total (245ms).
[15:28:46.940] <TB2>     INFO: Test took 1467ms.
[15:28:46.941] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:47.449] <TB2>     INFO: Expecting 2560 events.
[15:28:48.406] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:48.406] <TB2>     INFO: Test took 1465ms.
[15:28:48.408] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:48.915] <TB2>     INFO: Expecting 2560 events.
[15:28:49.874] <TB2>     INFO: 2560 events read in total (244ms).
[15:28:49.874] <TB2>     INFO: Test took 1466ms.
[15:28:49.876] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:50.383] <TB2>     INFO: Expecting 2560 events.
[15:28:51.344] <TB2>     INFO: 2560 events read in total (246ms).
[15:28:51.344] <TB2>     INFO: Test took 1468ms.
[15:28:51.346] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:51.853] <TB2>     INFO: Expecting 2560 events.
[15:28:52.813] <TB2>     INFO: 2560 events read in total (246ms).
[15:28:52.813] <TB2>     INFO: Test took 1467ms.
[15:28:52.816] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:53.322] <TB2>     INFO: Expecting 2560 events.
[15:28:54.279] <TB2>     INFO: 2560 events read in total (242ms).
[15:28:54.279] <TB2>     INFO: Test took 1463ms.
[15:28:54.284] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:54.788] <TB2>     INFO: Expecting 2560 events.
[15:28:55.749] <TB2>     INFO: 2560 events read in total (246ms).
[15:28:55.750] <TB2>     INFO: Test took 1466ms.
[15:28:55.752] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:56.258] <TB2>     INFO: Expecting 2560 events.
[15:28:57.219] <TB2>     INFO: 2560 events read in total (246ms).
[15:28:57.219] <TB2>     INFO: Test took 1467ms.
[15:28:57.222] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:57.728] <TB2>     INFO: Expecting 2560 events.
[15:28:58.688] <TB2>     INFO: 2560 events read in total (245ms).
[15:28:58.688] <TB2>     INFO: Test took 1466ms.
[15:28:58.691] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:59.197] <TB2>     INFO: Expecting 2560 events.
[15:29:00.157] <TB2>     INFO: 2560 events read in total (245ms).
[15:29:00.157] <TB2>     INFO: Test took 1467ms.
[15:29:00.162] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:00.666] <TB2>     INFO: Expecting 2560 events.
[15:29:01.626] <TB2>     INFO: 2560 events read in total (245ms).
[15:29:01.627] <TB2>     INFO: Test took 1466ms.
[15:29:01.631] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:02.135] <TB2>     INFO: Expecting 2560 events.
[15:29:03.095] <TB2>     INFO: 2560 events read in total (245ms).
[15:29:03.096] <TB2>     INFO: Test took 1465ms.
[15:29:03.098] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:03.604] <TB2>     INFO: Expecting 2560 events.
[15:29:04.564] <TB2>     INFO: 2560 events read in total (245ms).
[15:29:04.565] <TB2>     INFO: Test took 1467ms.
[15:29:04.568] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:05.073] <TB2>     INFO: Expecting 2560 events.
[15:29:06.033] <TB2>     INFO: 2560 events read in total (245ms).
[15:29:06.034] <TB2>     INFO: Test took 1466ms.
[15:29:06.038] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:06.544] <TB2>     INFO: Expecting 2560 events.
[15:29:07.503] <TB2>     INFO: 2560 events read in total (244ms).
[15:29:07.504] <TB2>     INFO: Test took 1466ms.
[15:29:07.506] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:08.013] <TB2>     INFO: Expecting 2560 events.
[15:29:08.971] <TB2>     INFO: 2560 events read in total (243ms).
[15:29:08.971] <TB2>     INFO: Test took 1465ms.
[15:29:10.001] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:29:10.001] <TB2>     INFO: PH scale (per ROC):    77  69  72  84  86  61  67  80  72  78  72  78  80  74  72  78
[15:29:10.001] <TB2>     INFO: PH offset (per ROC):  189 176 176 167 156 181 190 165 173 173 179 176 182 173 181 167
[15:29:10.177] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:29:10.180] <TB2>     INFO: ######################################################################
[15:29:10.180] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:29:10.180] <TB2>     INFO: ######################################################################
[15:29:10.180] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:29:10.192] <TB2>     INFO: scanning low vcal = 10
[15:29:10.535] <TB2>     INFO: Expecting 41600 events.
[15:29:14.261] <TB2>     INFO: 41600 events read in total (3011ms).
[15:29:14.261] <TB2>     INFO: Test took 4069ms.
[15:29:14.263] <TB2>     INFO: scanning low vcal = 20
[15:29:14.770] <TB2>     INFO: Expecting 41600 events.
[15:29:18.493] <TB2>     INFO: 41600 events read in total (3008ms).
[15:29:18.493] <TB2>     INFO: Test took 4230ms.
[15:29:18.495] <TB2>     INFO: scanning low vcal = 30
[15:29:19.001] <TB2>     INFO: Expecting 41600 events.
[15:29:22.746] <TB2>     INFO: 41600 events read in total (3030ms).
[15:29:22.746] <TB2>     INFO: Test took 4251ms.
[15:29:22.748] <TB2>     INFO: scanning low vcal = 40
[15:29:23.245] <TB2>     INFO: Expecting 41600 events.
[15:29:27.473] <TB2>     INFO: 41600 events read in total (3512ms).
[15:29:27.474] <TB2>     INFO: Test took 4726ms.
[15:29:27.478] <TB2>     INFO: scanning low vcal = 50
[15:29:27.897] <TB2>     INFO: Expecting 41600 events.
[15:29:32.164] <TB2>     INFO: 41600 events read in total (3552ms).
[15:29:32.165] <TB2>     INFO: Test took 4687ms.
[15:29:32.167] <TB2>     INFO: scanning low vcal = 60
[15:29:32.586] <TB2>     INFO: Expecting 41600 events.
[15:29:36.843] <TB2>     INFO: 41600 events read in total (3542ms).
[15:29:36.843] <TB2>     INFO: Test took 4675ms.
[15:29:36.847] <TB2>     INFO: scanning low vcal = 70
[15:29:37.261] <TB2>     INFO: Expecting 41600 events.
[15:29:41.535] <TB2>     INFO: 41600 events read in total (3559ms).
[15:29:41.536] <TB2>     INFO: Test took 4689ms.
[15:29:41.539] <TB2>     INFO: scanning low vcal = 80
[15:29:41.955] <TB2>     INFO: Expecting 41600 events.
[15:29:46.213] <TB2>     INFO: 41600 events read in total (3543ms).
[15:29:46.213] <TB2>     INFO: Test took 4674ms.
[15:29:46.216] <TB2>     INFO: scanning low vcal = 90
[15:29:46.635] <TB2>     INFO: Expecting 41600 events.
[15:29:50.929] <TB2>     INFO: 41600 events read in total (3579ms).
[15:29:50.930] <TB2>     INFO: Test took 4714ms.
[15:29:50.933] <TB2>     INFO: scanning low vcal = 100
[15:29:51.347] <TB2>     INFO: Expecting 41600 events.
[15:29:55.775] <TB2>     INFO: 41600 events read in total (3713ms).
[15:29:55.776] <TB2>     INFO: Test took 4843ms.
[15:29:55.780] <TB2>     INFO: scanning low vcal = 110
[15:29:56.196] <TB2>     INFO: Expecting 41600 events.
[15:30:00.458] <TB2>     INFO: 41600 events read in total (3547ms).
[15:30:00.460] <TB2>     INFO: Test took 4680ms.
[15:30:00.463] <TB2>     INFO: scanning low vcal = 120
[15:30:00.880] <TB2>     INFO: Expecting 41600 events.
[15:30:05.183] <TB2>     INFO: 41600 events read in total (3588ms).
[15:30:05.183] <TB2>     INFO: Test took 4720ms.
[15:30:05.186] <TB2>     INFO: scanning low vcal = 130
[15:30:05.600] <TB2>     INFO: Expecting 41600 events.
[15:30:09.867] <TB2>     INFO: 41600 events read in total (3552ms).
[15:30:09.868] <TB2>     INFO: Test took 4682ms.
[15:30:09.871] <TB2>     INFO: scanning low vcal = 140
[15:30:10.290] <TB2>     INFO: Expecting 41600 events.
[15:30:14.563] <TB2>     INFO: 41600 events read in total (3558ms).
[15:30:14.564] <TB2>     INFO: Test took 4693ms.
[15:30:14.567] <TB2>     INFO: scanning low vcal = 150
[15:30:14.984] <TB2>     INFO: Expecting 41600 events.
[15:30:19.259] <TB2>     INFO: 41600 events read in total (3560ms).
[15:30:19.259] <TB2>     INFO: Test took 4692ms.
[15:30:19.263] <TB2>     INFO: scanning low vcal = 160
[15:30:19.681] <TB2>     INFO: Expecting 41600 events.
[15:30:23.943] <TB2>     INFO: 41600 events read in total (3548ms).
[15:30:23.943] <TB2>     INFO: Test took 4680ms.
[15:30:23.948] <TB2>     INFO: scanning low vcal = 170
[15:30:24.364] <TB2>     INFO: Expecting 41600 events.
[15:30:28.624] <TB2>     INFO: 41600 events read in total (3545ms).
[15:30:28.625] <TB2>     INFO: Test took 4677ms.
[15:30:28.629] <TB2>     INFO: scanning low vcal = 180
[15:30:29.048] <TB2>     INFO: Expecting 41600 events.
[15:30:33.322] <TB2>     INFO: 41600 events read in total (3559ms).
[15:30:33.322] <TB2>     INFO: Test took 4693ms.
[15:30:33.325] <TB2>     INFO: scanning low vcal = 190
[15:30:33.742] <TB2>     INFO: Expecting 41600 events.
[15:30:38.047] <TB2>     INFO: 41600 events read in total (3590ms).
[15:30:38.048] <TB2>     INFO: Test took 4723ms.
[15:30:38.050] <TB2>     INFO: scanning low vcal = 200
[15:30:38.475] <TB2>     INFO: Expecting 41600 events.
[15:30:42.767] <TB2>     INFO: 41600 events read in total (3578ms).
[15:30:42.768] <TB2>     INFO: Test took 4718ms.
[15:30:42.771] <TB2>     INFO: scanning low vcal = 210
[15:30:43.187] <TB2>     INFO: Expecting 41600 events.
[15:30:47.463] <TB2>     INFO: 41600 events read in total (3561ms).
[15:30:47.464] <TB2>     INFO: Test took 4693ms.
[15:30:47.467] <TB2>     INFO: scanning low vcal = 220
[15:30:47.883] <TB2>     INFO: Expecting 41600 events.
[15:30:52.154] <TB2>     INFO: 41600 events read in total (3556ms).
[15:30:52.154] <TB2>     INFO: Test took 4687ms.
[15:30:52.157] <TB2>     INFO: scanning low vcal = 230
[15:30:52.573] <TB2>     INFO: Expecting 41600 events.
[15:30:56.815] <TB2>     INFO: 41600 events read in total (3527ms).
[15:30:56.815] <TB2>     INFO: Test took 4658ms.
[15:30:56.819] <TB2>     INFO: scanning low vcal = 240
[15:30:57.239] <TB2>     INFO: Expecting 41600 events.
[15:31:01.468] <TB2>     INFO: 41600 events read in total (3514ms).
[15:31:01.469] <TB2>     INFO: Test took 4650ms.
[15:31:01.473] <TB2>     INFO: scanning low vcal = 250
[15:31:01.891] <TB2>     INFO: Expecting 41600 events.
[15:31:06.145] <TB2>     INFO: 41600 events read in total (3539ms).
[15:31:06.146] <TB2>     INFO: Test took 4673ms.
[15:31:06.151] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:31:06.570] <TB2>     INFO: Expecting 41600 events.
[15:31:10.834] <TB2>     INFO: 41600 events read in total (3549ms).
[15:31:10.835] <TB2>     INFO: Test took 4684ms.
[15:31:10.840] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:31:11.258] <TB2>     INFO: Expecting 41600 events.
[15:31:15.498] <TB2>     INFO: 41600 events read in total (3525ms).
[15:31:15.498] <TB2>     INFO: Test took 4658ms.
[15:31:15.501] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:31:15.920] <TB2>     INFO: Expecting 41600 events.
[15:31:20.187] <TB2>     INFO: 41600 events read in total (3552ms).
[15:31:20.187] <TB2>     INFO: Test took 4686ms.
[15:31:20.191] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:31:20.608] <TB2>     INFO: Expecting 41600 events.
[15:31:24.882] <TB2>     INFO: 41600 events read in total (3560ms).
[15:31:24.883] <TB2>     INFO: Test took 4692ms.
[15:31:24.886] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:31:25.304] <TB2>     INFO: Expecting 41600 events.
[15:31:29.579] <TB2>     INFO: 41600 events read in total (3560ms).
[15:31:29.579] <TB2>     INFO: Test took 4693ms.
[15:31:30.135] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:31:30.138] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:31:30.138] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:31:30.138] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:31:30.138] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:31:30.138] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:31:30.139] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:31:30.139] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:31:30.139] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:31:30.139] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:31:30.139] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:31:30.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:31:30.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:31:30.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:31:30.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:31:30.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:31:30.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:32:07.189] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:32:07.189] <TB2>     INFO: non-linearity mean:  0.955 0.947 0.958 0.955 0.957 0.953 0.962 0.959 0.956 0.962 0.956 0.961 0.959 0.955 0.959 0.952
[15:32:07.189] <TB2>     INFO: non-linearity RMS:   0.007 0.007 0.006 0.005 0.006 0.008 0.006 0.007 0.006 0.004 0.007 0.004 0.006 0.006 0.007 0.007
[15:32:07.189] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:32:07.212] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:32:07.235] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:32:07.257] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:32:07.280] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:32:07.302] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:32:07.325] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:32:07.347] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:32:07.370] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:32:07.392] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:32:07.415] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:32:07.437] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:32:07.460] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:32:07.482] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:32:07.505] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:32:07.527] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-48_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:32:07.550] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:32:07.550] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:32:07.557] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:32:07.557] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:32:07.560] <TB2>     INFO: ######################################################################
[15:32:07.560] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:32:07.560] <TB2>     INFO: ######################################################################
[15:32:07.563] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:32:07.573] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:32:07.573] <TB2>     INFO:     run 1 of 1
[15:32:07.573] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:32:07.919] <TB2>     INFO: Expecting 3120000 events.
[15:32:58.735] <TB2>     INFO: 1285915 events read in total (50101ms).
[15:33:48.913] <TB2>     INFO: 2567435 events read in total (100279ms).
[15:34:10.682] <TB2>     INFO: 3120000 events read in total (122049ms).
[15:34:10.730] <TB2>     INFO: Test took 123158ms.
[15:34:10.805] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:10.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:12.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:13.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:15.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:16.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:18.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:19.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:20.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:22.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:23.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:25.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:26.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:28.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:29.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:30.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:32.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:33.720] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381616128
[15:34:33.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:34:33.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.855, RMS = 1.45419
[15:34:33.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:34:33.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:34:33.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.7073, RMS = 1.47193
[15:34:33.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:34:33.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:34:33.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7988, RMS = 1.63916
[15:34:33.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:34:33.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:34:33.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2054, RMS = 1.62541
[15:34:33.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:34:33.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:34:33.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.468, RMS = 1.09441
[15:34:33.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:34:33.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:34:33.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2689, RMS = 1.27211
[15:34:33.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:34:33.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:34:33.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7783, RMS = 1.52183
[15:34:33.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:34:33.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:34:33.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2385, RMS = 1.46792
[15:34:33.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:34:33.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:34:33.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4308, RMS = 1.16044
[15:34:33.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:34:33.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:34:33.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3468, RMS = 1.19366
[15:34:33.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:34:33.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:34:33.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2011, RMS = 1.96667
[15:34:33.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:34:33.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:34:33.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0292, RMS = 1.88988
[15:34:33.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:34:33.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:34:33.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5528, RMS = 1.95824
[15:34:33.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:34:33.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:34:33.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.328, RMS = 2.32396
[15:34:33.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:34:33.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:34:33.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3896, RMS = 1.21553
[15:34:33.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:34:33.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:34:33.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2011, RMS = 1.49267
[15:34:33.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:34:33.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:34:33.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9304, RMS = 1.11727
[15:34:33.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:34:33.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:34:33.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9254, RMS = 1.56464
[15:34:33.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:34:33.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:34:33.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5455, RMS = 1.74514
[15:34:33.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:34:33.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:34:33.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9456, RMS = 2.48834
[15:34:33.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:34:33.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:34:33.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7314, RMS = 1.28244
[15:34:33.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:34:33.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:34:33.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5976, RMS = 1.40233
[15:34:33.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:34:33.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:34:33.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.177, RMS = 2.01042
[15:34:33.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:34:33.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:34:33.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5258, RMS = 2.22459
[15:34:33.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:34:33.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:34:33.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2624, RMS = 2.07926
[15:34:33.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:34:33.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:34:33.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1249, RMS = 1.66133
[15:34:33.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:34:33.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:34:33.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9005, RMS = 1.56697
[15:34:33.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:34:33.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:34:33.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3658, RMS = 2.08522
[15:34:33.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:34:33.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:34:33.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4082, RMS = 1.63314
[15:34:33.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:34:33.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:34:33.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3061, RMS = 1.75253
[15:34:33.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:34:33.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:34:33.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.9616, RMS = 1.6823
[15:34:33.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:34:33.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:34:33.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.5451, RMS = 1.41833
[15:34:33.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[15:34:33.774] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:34:33.774] <TB2>     INFO: number of dead bumps (per ROC):     1   75    0    0    9   12   22   51    3    1    1    0    0    2    2   38
[15:34:33.774] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:34:33.868] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:34:33.868] <TB2>     INFO: enter test to run
[15:34:33.868] <TB2>     INFO:   test:  no parameter change
[15:34:33.869] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[15:34:33.870] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[15:34:33.870] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[15:34:33.870] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:34:34.372] <TB2>    QUIET: Connection to board 141 closed.
[15:34:34.372] <TB2>     INFO: pXar: this is the end, my friend
[15:34:34.372] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
