library ieee;
use ieee.std_logic_1164.all;

entity reg32 is--begin entity
port(D : in std_logic_vector(31 downto 0);
	  Q : out std_logic_vector(31 downto 0);
	  LD, RST, CLK : in std_logic);
end entity reg32;--end entity

architecture Behavioral of reg32 is--begin dataflow architecture

--signal QBetween : std_logic_vector(31 downto 0);--signal that ultimately becomes output

begin 

process(CLK, RST)--begin process
begin 

	if(RST = '1') then--Reset is active high
		Q <= X"00000000";
	elsif(falling_edge(CLK) and LD = '1') then--Events happen on the falling clock edge
			Q <= D;
	end if;

end process;--end process

--Q <= QBetween;

end Behavioral;--end dataflow architecture