
erche.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bf4  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08006e8c  08006e8c  00016e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ec4  08006ec4  00020020  2**0
                  CONTENTS
  4 .ARM          00000008  08006ec4  08006ec4  00016ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ecc  08006ecc  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ecc  08006ecc  00016ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ed0  08006ed0  00016ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  24000000  08006ed4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  24000020  08006ef4  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000294  08006ef4  00020294  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a26c  00000000  00000000  0002004e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002982  00000000  00000000  0003a2ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa0  00000000  00000000  0003cc40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000eb8  00000000  00000000  0003dbe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035fb7  00000000  00000000  0003ea98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a3c  00000000  00000000  00074a4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015f030  00000000  00000000  0008648b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001e54bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004254  00000000  00000000  001e5510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000020 	.word	0x24000020
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08006e74 	.word	0x08006e74

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000024 	.word	0x24000024
 80002d4:	08006e74 	.word	0x08006e74

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96e 	b.w	80005cc <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468c      	mov	ip, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	f040 8083 	bne.w	800041e <__udivmoddi4+0x116>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d947      	bls.n	80003ae <__udivmoddi4+0xa6>
 800031e:	fab2 f282 	clz	r2, r2
 8000322:	b142      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000324:	f1c2 0020 	rsb	r0, r2, #32
 8000328:	fa24 f000 	lsr.w	r0, r4, r0
 800032c:	4091      	lsls	r1, r2
 800032e:	4097      	lsls	r7, r2
 8000330:	ea40 0c01 	orr.w	ip, r0, r1
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbbc f6f8 	udiv	r6, ip, r8
 8000340:	fa1f fe87 	uxth.w	lr, r7
 8000344:	fb08 c116 	mls	r1, r8, r6, ip
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb06 f10e 	mul.w	r1, r6, lr
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 8119 	bcs.w	8000590 <__udivmoddi4+0x288>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8116 	bls.w	8000590 <__udivmoddi4+0x288>
 8000364:	3e02      	subs	r6, #2
 8000366:	443b      	add	r3, r7
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	45a6      	cmp	lr, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	193c      	adds	r4, r7, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	f080 8105 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800038a:	45a6      	cmp	lr, r4
 800038c:	f240 8102 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000390:	3802      	subs	r0, #2
 8000392:	443c      	add	r4, r7
 8000394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	b902      	cbnz	r2, 80003b2 <__udivmoddi4+0xaa>
 80003b0:	deff      	udf	#255	; 0xff
 80003b2:	fab2 f282 	clz	r2, r2
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d150      	bne.n	800045c <__udivmoddi4+0x154>
 80003ba:	1bcb      	subs	r3, r1, r7
 80003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c0:	fa1f f887 	uxth.w	r8, r7
 80003c4:	2601      	movs	r6, #1
 80003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80003ca:	0c21      	lsrs	r1, r4, #16
 80003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003d4:	fb08 f30c 	mul.w	r3, r8, ip
 80003d8:	428b      	cmp	r3, r1
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0xe4>
 80003dc:	1879      	adds	r1, r7, r1
 80003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0xe2>
 80003e4:	428b      	cmp	r3, r1
 80003e6:	f200 80e9 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 80003ea:	4684      	mov	ip, r0
 80003ec:	1ac9      	subs	r1, r1, r3
 80003ee:	b2a3      	uxth	r3, r4
 80003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003fc:	fb08 f800 	mul.w	r8, r8, r0
 8000400:	45a0      	cmp	r8, r4
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x10c>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 33ff 	add.w	r3, r0, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x10a>
 800040c:	45a0      	cmp	r8, r4
 800040e:	f200 80d9 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 8000412:	4618      	mov	r0, r3
 8000414:	eba4 0408 	sub.w	r4, r4, r8
 8000418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800041c:	e7bf      	b.n	800039e <__udivmoddi4+0x96>
 800041e:	428b      	cmp	r3, r1
 8000420:	d909      	bls.n	8000436 <__udivmoddi4+0x12e>
 8000422:	2d00      	cmp	r5, #0
 8000424:	f000 80b1 	beq.w	800058a <__udivmoddi4+0x282>
 8000428:	2600      	movs	r6, #0
 800042a:	e9c5 0100 	strd	r0, r1, [r5]
 800042e:	4630      	mov	r0, r6
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	fab3 f683 	clz	r6, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d14a      	bne.n	80004d4 <__udivmoddi4+0x1cc>
 800043e:	428b      	cmp	r3, r1
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0x140>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 80b8 	bhi.w	80005b8 <__udivmoddi4+0x2b0>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb61 0103 	sbc.w	r1, r1, r3
 800044e:	2001      	movs	r0, #1
 8000450:	468c      	mov	ip, r1
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0a8      	beq.n	80003a8 <__udivmoddi4+0xa0>
 8000456:	e9c5 4c00 	strd	r4, ip, [r5]
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0xa0>
 800045c:	f1c2 0320 	rsb	r3, r2, #32
 8000460:	fa20 f603 	lsr.w	r6, r0, r3
 8000464:	4097      	lsls	r7, r2
 8000466:	fa01 f002 	lsl.w	r0, r1, r2
 800046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046e:	40d9      	lsrs	r1, r3
 8000470:	4330      	orrs	r0, r6
 8000472:	0c03      	lsrs	r3, r0, #16
 8000474:	fbb1 f6fe 	udiv	r6, r1, lr
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000484:	fb06 f108 	mul.w	r1, r6, r8
 8000488:	4299      	cmp	r1, r3
 800048a:	fa04 f402 	lsl.w	r4, r4, r2
 800048e:	d909      	bls.n	80004a4 <__udivmoddi4+0x19c>
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	f106 3cff 	add.w	ip, r6, #4294967295
 8000496:	f080 808d 	bcs.w	80005b4 <__udivmoddi4+0x2ac>
 800049a:	4299      	cmp	r1, r3
 800049c:	f240 808a 	bls.w	80005b4 <__udivmoddi4+0x2ac>
 80004a0:	3e02      	subs	r6, #2
 80004a2:	443b      	add	r3, r7
 80004a4:	1a5b      	subs	r3, r3, r1
 80004a6:	b281      	uxth	r1, r0
 80004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb00 f308 	mul.w	r3, r0, r8
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x1c4>
 80004bc:	1879      	adds	r1, r7, r1
 80004be:	f100 3cff 	add.w	ip, r0, #4294967295
 80004c2:	d273      	bcs.n	80005ac <__udivmoddi4+0x2a4>
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d971      	bls.n	80005ac <__udivmoddi4+0x2a4>
 80004c8:	3802      	subs	r0, #2
 80004ca:	4439      	add	r1, r7
 80004cc:	1acb      	subs	r3, r1, r3
 80004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004d2:	e778      	b.n	80003c6 <__udivmoddi4+0xbe>
 80004d4:	f1c6 0c20 	rsb	ip, r6, #32
 80004d8:	fa03 f406 	lsl.w	r4, r3, r6
 80004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e0:	431c      	orrs	r4, r3
 80004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80004e6:	fa01 f306 	lsl.w	r3, r1, r6
 80004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80004f2:	431f      	orrs	r7, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fa1f f884 	uxth.w	r8, r4
 80004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000506:	fb09 fa08 	mul.w	sl, r9, r8
 800050a:	458a      	cmp	sl, r1
 800050c:	fa02 f206 	lsl.w	r2, r2, r6
 8000510:	fa00 f306 	lsl.w	r3, r0, r6
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x220>
 8000516:	1861      	adds	r1, r4, r1
 8000518:	f109 30ff 	add.w	r0, r9, #4294967295
 800051c:	d248      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 800051e:	458a      	cmp	sl, r1
 8000520:	d946      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000522:	f1a9 0902 	sub.w	r9, r9, #2
 8000526:	4421      	add	r1, r4
 8000528:	eba1 010a 	sub.w	r1, r1, sl
 800052c:	b2bf      	uxth	r7, r7
 800052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000532:	fb0e 1110 	mls	r1, lr, r0, r1
 8000536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800053a:	fb00 f808 	mul.w	r8, r0, r8
 800053e:	45b8      	cmp	r8, r7
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x24a>
 8000542:	19e7      	adds	r7, r4, r7
 8000544:	f100 31ff 	add.w	r1, r0, #4294967295
 8000548:	d22e      	bcs.n	80005a8 <__udivmoddi4+0x2a0>
 800054a:	45b8      	cmp	r8, r7
 800054c:	d92c      	bls.n	80005a8 <__udivmoddi4+0x2a0>
 800054e:	3802      	subs	r0, #2
 8000550:	4427      	add	r7, r4
 8000552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000556:	eba7 0708 	sub.w	r7, r7, r8
 800055a:	fba0 8902 	umull	r8, r9, r0, r2
 800055e:	454f      	cmp	r7, r9
 8000560:	46c6      	mov	lr, r8
 8000562:	4649      	mov	r1, r9
 8000564:	d31a      	bcc.n	800059c <__udivmoddi4+0x294>
 8000566:	d017      	beq.n	8000598 <__udivmoddi4+0x290>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x27a>
 800056a:	ebb3 020e 	subs.w	r2, r3, lr
 800056e:	eb67 0701 	sbc.w	r7, r7, r1
 8000572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000576:	40f2      	lsrs	r2, r6
 8000578:	ea4c 0202 	orr.w	r2, ip, r2
 800057c:	40f7      	lsrs	r7, r6
 800057e:	e9c5 2700 	strd	r2, r7, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	462e      	mov	r6, r5
 800058c:	4628      	mov	r0, r5
 800058e:	e70b      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000590:	4606      	mov	r6, r0
 8000592:	e6e9      	b.n	8000368 <__udivmoddi4+0x60>
 8000594:	4618      	mov	r0, r3
 8000596:	e6fd      	b.n	8000394 <__udivmoddi4+0x8c>
 8000598:	4543      	cmp	r3, r8
 800059a:	d2e5      	bcs.n	8000568 <__udivmoddi4+0x260>
 800059c:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a0:	eb69 0104 	sbc.w	r1, r9, r4
 80005a4:	3801      	subs	r0, #1
 80005a6:	e7df      	b.n	8000568 <__udivmoddi4+0x260>
 80005a8:	4608      	mov	r0, r1
 80005aa:	e7d2      	b.n	8000552 <__udivmoddi4+0x24a>
 80005ac:	4660      	mov	r0, ip
 80005ae:	e78d      	b.n	80004cc <__udivmoddi4+0x1c4>
 80005b0:	4681      	mov	r9, r0
 80005b2:	e7b9      	b.n	8000528 <__udivmoddi4+0x220>
 80005b4:	4666      	mov	r6, ip
 80005b6:	e775      	b.n	80004a4 <__udivmoddi4+0x19c>
 80005b8:	4630      	mov	r0, r6
 80005ba:	e74a      	b.n	8000452 <__udivmoddi4+0x14a>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	4439      	add	r1, r7
 80005c2:	e713      	b.n	80003ec <__udivmoddi4+0xe4>
 80005c4:	3802      	subs	r0, #2
 80005c6:	443c      	add	r4, r7
 80005c8:	e724      	b.n	8000414 <__udivmoddi4+0x10c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <move>:
		__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_4,25);
		HAL_Delay(500);
	}
}
void move(int n)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
	if(n==1)//直行
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	2b01      	cmp	r3, #1
 80005dc:	f040 80c0 	bne.w	8000760 <move+0x190>
	{
		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_11)==1&&HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_10)==0)
 80005e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005e4:	48a0      	ldr	r0, [pc, #640]	; (8000868 <move+0x298>)
 80005e6:	f001 fd47 	bl	8002078 <HAL_GPIO_ReadPin>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b01      	cmp	r3, #1
 80005ee:	d127      	bne.n	8000640 <move+0x70>
 80005f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005f4:	489c      	ldr	r0, [pc, #624]	; (8000868 <move+0x298>)
 80005f6:	f001 fd3f 	bl	8002078 <HAL_GPIO_ReadPin>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d11f      	bne.n	8000640 <move+0x70>
		{
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,25);
 8000600:	4b9a      	ldr	r3, [pc, #616]	; (800086c <move+0x29c>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	2219      	movs	r2, #25
 8000606:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000608:	4b98      	ldr	r3, [pc, #608]	; (800086c <move+0x29c>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	2200      	movs	r2, #0
 800060e:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,22);
 8000610:	4b96      	ldr	r3, [pc, #600]	; (800086c <move+0x29c>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2216      	movs	r2, #22
 8000616:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);
 8000618:	4b94      	ldr	r3, [pc, #592]	; (800086c <move+0x29c>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2200      	movs	r2, #0
 800061e:	641a      	str	r2, [r3, #64]	; 0x40

			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_1,10);
 8000620:	4b93      	ldr	r3, [pc, #588]	; (8000870 <move+0x2a0>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	220a      	movs	r2, #10
 8000626:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_2,0);
 8000628:	4b91      	ldr	r3, [pc, #580]	; (8000870 <move+0x2a0>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2200      	movs	r2, #0
 800062e:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_3,30);
 8000630:	4b8f      	ldr	r3, [pc, #572]	; (8000870 <move+0x2a0>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	221e      	movs	r2, #30
 8000636:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_4,0);
 8000638:	4b8d      	ldr	r3, [pc, #564]	; (8000870 <move+0x2a0>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2200      	movs	r2, #0
 800063e:	641a      	str	r2, [r3, #64]	; 0x40
		}

		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_11)==0&&HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_10)==1)
 8000640:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000644:	4888      	ldr	r0, [pc, #544]	; (8000868 <move+0x298>)
 8000646:	f001 fd17 	bl	8002078 <HAL_GPIO_ReadPin>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d127      	bne.n	80006a0 <move+0xd0>
 8000650:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000654:	4884      	ldr	r0, [pc, #528]	; (8000868 <move+0x298>)
 8000656:	f001 fd0f 	bl	8002078 <HAL_GPIO_ReadPin>
 800065a:	4603      	mov	r3, r0
 800065c:	2b01      	cmp	r3, #1
 800065e:	d11f      	bne.n	80006a0 <move+0xd0>
		{
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,25);
 8000660:	4b82      	ldr	r3, [pc, #520]	; (800086c <move+0x29c>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2219      	movs	r2, #25
 8000666:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000668:	4b80      	ldr	r3, [pc, #512]	; (800086c <move+0x29c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	2200      	movs	r2, #0
 800066e:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,22);
 8000670:	4b7e      	ldr	r3, [pc, #504]	; (800086c <move+0x29c>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2216      	movs	r2, #22
 8000676:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);
 8000678:	4b7c      	ldr	r3, [pc, #496]	; (800086c <move+0x29c>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	2200      	movs	r2, #0
 800067e:	641a      	str	r2, [r3, #64]	; 0x40

			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_1,30);
 8000680:	4b7b      	ldr	r3, [pc, #492]	; (8000870 <move+0x2a0>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	221e      	movs	r2, #30
 8000686:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_2,0);
 8000688:	4b79      	ldr	r3, [pc, #484]	; (8000870 <move+0x2a0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_3,10);
 8000690:	4b77      	ldr	r3, [pc, #476]	; (8000870 <move+0x2a0>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	220a      	movs	r2, #10
 8000696:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_4,0);
 8000698:	4b75      	ldr	r3, [pc, #468]	; (8000870 <move+0x2a0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	2200      	movs	r2, #0
 800069e:	641a      	str	r2, [r3, #64]	; 0x40
		}

		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_11)==1&&HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_10)==1)
 80006a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006a4:	4870      	ldr	r0, [pc, #448]	; (8000868 <move+0x298>)
 80006a6:	f001 fce7 	bl	8002078 <HAL_GPIO_ReadPin>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d127      	bne.n	8000700 <move+0x130>
 80006b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006b4:	486c      	ldr	r0, [pc, #432]	; (8000868 <move+0x298>)
 80006b6:	f001 fcdf 	bl	8002078 <HAL_GPIO_ReadPin>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d11f      	bne.n	8000700 <move+0x130>
		{
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,25);
 80006c0:	4b6a      	ldr	r3, [pc, #424]	; (800086c <move+0x29c>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2219      	movs	r2, #25
 80006c6:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 80006c8:	4b68      	ldr	r3, [pc, #416]	; (800086c <move+0x29c>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2200      	movs	r2, #0
 80006ce:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,22);
 80006d0:	4b66      	ldr	r3, [pc, #408]	; (800086c <move+0x29c>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2216      	movs	r2, #22
 80006d6:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);
 80006d8:	4b64      	ldr	r3, [pc, #400]	; (800086c <move+0x29c>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	2200      	movs	r2, #0
 80006de:	641a      	str	r2, [r3, #64]	; 0x40

			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_1,10);
 80006e0:	4b63      	ldr	r3, [pc, #396]	; (8000870 <move+0x2a0>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	220a      	movs	r2, #10
 80006e6:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_2,0);
 80006e8:	4b61      	ldr	r3, [pc, #388]	; (8000870 <move+0x2a0>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2200      	movs	r2, #0
 80006ee:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_3,10);
 80006f0:	4b5f      	ldr	r3, [pc, #380]	; (8000870 <move+0x2a0>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	220a      	movs	r2, #10
 80006f6:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_4,0);
 80006f8:	4b5d      	ldr	r3, [pc, #372]	; (8000870 <move+0x2a0>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	2200      	movs	r2, #0
 80006fe:	641a      	str	r2, [r3, #64]	; 0x40
		}

		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_11)==0&&HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_10)==0)
 8000700:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000704:	4858      	ldr	r0, [pc, #352]	; (8000868 <move+0x298>)
 8000706:	f001 fcb7 	bl	8002078 <HAL_GPIO_ReadPin>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d127      	bne.n	8000760 <move+0x190>
 8000710:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000714:	4854      	ldr	r0, [pc, #336]	; (8000868 <move+0x298>)
 8000716:	f001 fcaf 	bl	8002078 <HAL_GPIO_ReadPin>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d11f      	bne.n	8000760 <move+0x190>
		{
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,100);
 8000720:	4b52      	ldr	r3, [pc, #328]	; (800086c <move+0x29c>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	2264      	movs	r2, #100	; 0x64
 8000726:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,100);
 8000728:	4b50      	ldr	r3, [pc, #320]	; (800086c <move+0x29c>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	2264      	movs	r2, #100	; 0x64
 800072e:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,100);
 8000730:	4b4e      	ldr	r3, [pc, #312]	; (800086c <move+0x29c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2264      	movs	r2, #100	; 0x64
 8000736:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4,100);
 8000738:	4b4c      	ldr	r3, [pc, #304]	; (800086c <move+0x29c>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2264      	movs	r2, #100	; 0x64
 800073e:	641a      	str	r2, [r3, #64]	; 0x40

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,100);
 8000740:	4b4b      	ldr	r3, [pc, #300]	; (8000870 <move+0x2a0>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	2264      	movs	r2, #100	; 0x64
 8000746:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2,100);
 8000748:	4b49      	ldr	r3, [pc, #292]	; (8000870 <move+0x2a0>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2264      	movs	r2, #100	; 0x64
 800074e:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,100);
 8000750:	4b47      	ldr	r3, [pc, #284]	; (8000870 <move+0x2a0>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	2264      	movs	r2, #100	; 0x64
 8000756:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,100);
 8000758:	4b45      	ldr	r3, [pc, #276]	; (8000870 <move+0x2a0>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2264      	movs	r2, #100	; 0x64
 800075e:	641a      	str	r2, [r3, #64]	; 0x40
		}
	}
	if(n==2)//右行
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2b02      	cmp	r3, #2
 8000764:	f040 80c7 	bne.w	80008f6 <move+0x326>
	{
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0&&HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5)==1)
 8000768:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800076c:	4841      	ldr	r0, [pc, #260]	; (8000874 <move+0x2a4>)
 800076e:	f001 fc83 	bl	8002078 <HAL_GPIO_ReadPin>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d126      	bne.n	80007c6 <move+0x1f6>
 8000778:	2120      	movs	r1, #32
 800077a:	483f      	ldr	r0, [pc, #252]	; (8000878 <move+0x2a8>)
 800077c:	f001 fc7c 	bl	8002078 <HAL_GPIO_ReadPin>
 8000780:	4603      	mov	r3, r0
 8000782:	2b01      	cmp	r3, #1
 8000784:	d11f      	bne.n	80007c6 <move+0x1f6>
		{
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,19);
 8000786:	4b39      	ldr	r3, [pc, #228]	; (800086c <move+0x29c>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2213      	movs	r2, #19
 800078c:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 800078e:	4b37      	ldr	r3, [pc, #220]	; (800086c <move+0x29c>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2200      	movs	r2, #0
 8000794:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 8000796:	4b35      	ldr	r3, [pc, #212]	; (800086c <move+0x29c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	2200      	movs	r2, #0
 800079c:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4,22);
 800079e:	4b33      	ldr	r3, [pc, #204]	; (800086c <move+0x29c>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	2216      	movs	r2, #22
 80007a4:	641a      	str	r2, [r3, #64]	; 0x40

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,16);
 80007a6:	4b32      	ldr	r3, [pc, #200]	; (8000870 <move+0x2a0>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	2210      	movs	r2, #16
 80007ac:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2,0);
 80007ae:	4b30      	ldr	r3, [pc, #192]	; (8000870 <move+0x2a0>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2200      	movs	r2, #0
 80007b4:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,0);
 80007b6:	4b2e      	ldr	r3, [pc, #184]	; (8000870 <move+0x2a0>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	2200      	movs	r2, #0
 80007bc:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,24);
 80007be:	4b2c      	ldr	r3, [pc, #176]	; (8000870 <move+0x2a0>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	2218      	movs	r2, #24
 80007c4:	641a      	str	r2, [r3, #64]	; 0x40
		}

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==1&&HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5)==0)
 80007c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007ca:	482a      	ldr	r0, [pc, #168]	; (8000874 <move+0x2a4>)
 80007cc:	f001 fc54 	bl	8002078 <HAL_GPIO_ReadPin>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d126      	bne.n	8000824 <move+0x254>
 80007d6:	2120      	movs	r1, #32
 80007d8:	4827      	ldr	r0, [pc, #156]	; (8000878 <move+0x2a8>)
 80007da:	f001 fc4d 	bl	8002078 <HAL_GPIO_ReadPin>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d11f      	bne.n	8000824 <move+0x254>
		{
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,24);
 80007e4:	4b21      	ldr	r3, [pc, #132]	; (800086c <move+0x29c>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2218      	movs	r2, #24
 80007ea:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 80007ec:	4b1f      	ldr	r3, [pc, #124]	; (800086c <move+0x29c>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	2200      	movs	r2, #0
 80007f2:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 80007f4:	4b1d      	ldr	r3, [pc, #116]	; (800086c <move+0x29c>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2200      	movs	r2, #0
 80007fa:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4,21);
 80007fc:	4b1b      	ldr	r3, [pc, #108]	; (800086c <move+0x29c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2215      	movs	r2, #21
 8000802:	641a      	str	r2, [r3, #64]	; 0x40

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,18);
 8000804:	4b1a      	ldr	r3, [pc, #104]	; (8000870 <move+0x2a0>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2212      	movs	r2, #18
 800080a:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2,0);
 800080c:	4b18      	ldr	r3, [pc, #96]	; (8000870 <move+0x2a0>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2200      	movs	r2, #0
 8000812:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,0);
 8000814:	4b16      	ldr	r3, [pc, #88]	; (8000870 <move+0x2a0>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	2200      	movs	r2, #0
 800081a:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,19);
 800081c:	4b14      	ldr	r3, [pc, #80]	; (8000870 <move+0x2a0>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2213      	movs	r2, #19
 8000822:	641a      	str	r2, [r3, #64]	; 0x40
		}

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==1&&HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5)==1)
 8000824:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000828:	4812      	ldr	r0, [pc, #72]	; (8000874 <move+0x2a4>)
 800082a:	f001 fc25 	bl	8002078 <HAL_GPIO_ReadPin>
 800082e:	4603      	mov	r3, r0
 8000830:	2b01      	cmp	r3, #1
 8000832:	d131      	bne.n	8000898 <move+0x2c8>
 8000834:	2120      	movs	r1, #32
 8000836:	4810      	ldr	r0, [pc, #64]	; (8000878 <move+0x2a8>)
 8000838:	f001 fc1e 	bl	8002078 <HAL_GPIO_ReadPin>
 800083c:	4603      	mov	r3, r0
 800083e:	2b01      	cmp	r3, #1
 8000840:	d12a      	bne.n	8000898 <move+0x2c8>
		{
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,19);
 8000842:	4b0a      	ldr	r3, [pc, #40]	; (800086c <move+0x29c>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2213      	movs	r2, #19
 8000848:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 800084a:	4b08      	ldr	r3, [pc, #32]	; (800086c <move+0x29c>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	2200      	movs	r2, #0
 8000850:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 8000852:	4b06      	ldr	r3, [pc, #24]	; (800086c <move+0x29c>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	2200      	movs	r2, #0
 8000858:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4,20);
 800085a:	4b04      	ldr	r3, [pc, #16]	; (800086c <move+0x29c>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	2214      	movs	r2, #20
 8000860:	641a      	str	r2, [r3, #64]	; 0x40

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,16);
 8000862:	4b03      	ldr	r3, [pc, #12]	; (8000870 <move+0x2a0>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	e009      	b.n	800087c <move+0x2ac>
 8000868:	58020400 	.word	0x58020400
 800086c:	240001b8 	.word	0x240001b8
 8000870:	24000048 	.word	0x24000048
 8000874:	58020800 	.word	0x58020800
 8000878:	58021000 	.word	0x58021000
 800087c:	2210      	movs	r2, #16
 800087e:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2,0);
 8000880:	4b53      	ldr	r3, [pc, #332]	; (80009d0 <move+0x400>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2200      	movs	r2, #0
 8000886:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,0);
 8000888:	4b51      	ldr	r3, [pc, #324]	; (80009d0 <move+0x400>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2200      	movs	r2, #0
 800088e:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,19);
 8000890:	4b4f      	ldr	r3, [pc, #316]	; (80009d0 <move+0x400>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	2213      	movs	r2, #19
 8000896:	641a      	str	r2, [r3, #64]	; 0x40
		}

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0&&HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5)==0)
 8000898:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800089c:	484d      	ldr	r0, [pc, #308]	; (80009d4 <move+0x404>)
 800089e:	f001 fbeb 	bl	8002078 <HAL_GPIO_ReadPin>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d126      	bne.n	80008f6 <move+0x326>
 80008a8:	2120      	movs	r1, #32
 80008aa:	484b      	ldr	r0, [pc, #300]	; (80009d8 <move+0x408>)
 80008ac:	f001 fbe4 	bl	8002078 <HAL_GPIO_ReadPin>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d11f      	bne.n	80008f6 <move+0x326>
		{
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,100);
 80008b6:	4b49      	ldr	r3, [pc, #292]	; (80009dc <move+0x40c>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	2264      	movs	r2, #100	; 0x64
 80008bc:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,100);
 80008be:	4b47      	ldr	r3, [pc, #284]	; (80009dc <move+0x40c>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	2264      	movs	r2, #100	; 0x64
 80008c4:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,100);
 80008c6:	4b45      	ldr	r3, [pc, #276]	; (80009dc <move+0x40c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	2264      	movs	r2, #100	; 0x64
 80008cc:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4,100);
 80008ce:	4b43      	ldr	r3, [pc, #268]	; (80009dc <move+0x40c>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2264      	movs	r2, #100	; 0x64
 80008d4:	641a      	str	r2, [r3, #64]	; 0x40

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,100);
 80008d6:	4b3e      	ldr	r3, [pc, #248]	; (80009d0 <move+0x400>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2264      	movs	r2, #100	; 0x64
 80008dc:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2,100);
 80008de:	4b3c      	ldr	r3, [pc, #240]	; (80009d0 <move+0x400>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2264      	movs	r2, #100	; 0x64
 80008e4:	639a      	str	r2, [r3, #56]	; 0x38

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,100);
 80008e6:	4b3a      	ldr	r3, [pc, #232]	; (80009d0 <move+0x400>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	2264      	movs	r2, #100	; 0x64
 80008ec:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,100);
 80008ee:	4b38      	ldr	r3, [pc, #224]	; (80009d0 <move+0x400>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	2264      	movs	r2, #100	; 0x64
 80008f4:	641a      	str	r2, [r3, #64]	; 0x40
		}
	}
	if(n==3)//旋转
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2b03      	cmp	r3, #3
 80008fa:	d11f      	bne.n	800093c <move+0x36c>
	{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,0);
 80008fc:	4b37      	ldr	r3, [pc, #220]	; (80009dc <move+0x40c>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2200      	movs	r2, #0
 8000902:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,16);
 8000904:	4b35      	ldr	r3, [pc, #212]	; (80009dc <move+0x40c>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2210      	movs	r2, #16
 800090a:	639a      	str	r2, [r3, #56]	; 0x38

		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,25);
 800090c:	4b33      	ldr	r3, [pc, #204]	; (80009dc <move+0x40c>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2219      	movs	r2, #25
 8000912:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4,0);
 8000914:	4b31      	ldr	r3, [pc, #196]	; (80009dc <move+0x40c>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	2200      	movs	r2, #0
 800091a:	641a      	str	r2, [r3, #64]	; 0x40

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,11);
 800091c:	4b2c      	ldr	r3, [pc, #176]	; (80009d0 <move+0x400>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	220b      	movs	r2, #11
 8000922:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2,0);
 8000924:	4b2a      	ldr	r3, [pc, #168]	; (80009d0 <move+0x400>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2200      	movs	r2, #0
 800092a:	639a      	str	r2, [r3, #56]	; 0x38

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,0);
 800092c:	4b28      	ldr	r3, [pc, #160]	; (80009d0 <move+0x400>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2200      	movs	r2, #0
 8000932:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4,29);
 8000934:	4b26      	ldr	r3, [pc, #152]	; (80009d0 <move+0x400>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	221d      	movs	r2, #29
 800093a:	641a      	str	r2, [r3, #64]	; 0x40
	}
	if(n==4)//刹车
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	2b04      	cmp	r3, #4
 8000940:	d11f      	bne.n	8000982 <move+0x3b2>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,100);
 8000942:	4b26      	ldr	r3, [pc, #152]	; (80009dc <move+0x40c>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	2264      	movs	r2, #100	; 0x64
 8000948:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,100);
 800094a:	4b24      	ldr	r3, [pc, #144]	; (80009dc <move+0x40c>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	2264      	movs	r2, #100	; 0x64
 8000950:	639a      	str	r2, [r3, #56]	; 0x38

		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,100);
 8000952:	4b22      	ldr	r3, [pc, #136]	; (80009dc <move+0x40c>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	2264      	movs	r2, #100	; 0x64
 8000958:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,100);
 800095a:	4b20      	ldr	r3, [pc, #128]	; (80009dc <move+0x40c>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	2264      	movs	r2, #100	; 0x64
 8000960:	641a      	str	r2, [r3, #64]	; 0x40

		__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_1,100);
 8000962:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <move+0x400>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	2264      	movs	r2, #100	; 0x64
 8000968:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_2,100);
 800096a:	4b19      	ldr	r3, [pc, #100]	; (80009d0 <move+0x400>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	2264      	movs	r2, #100	; 0x64
 8000970:	639a      	str	r2, [r3, #56]	; 0x38

		__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_3,100);
 8000972:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <move+0x400>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	2264      	movs	r2, #100	; 0x64
 8000978:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_4,100);
 800097a:	4b15      	ldr	r3, [pc, #84]	; (80009d0 <move+0x400>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	2264      	movs	r2, #100	; 0x64
 8000980:	641a      	str	r2, [r3, #64]	; 0x40
	}
	if(n==5)//倒车入库
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2b05      	cmp	r3, #5
 8000986:	d11f      	bne.n	80009c8 <move+0x3f8>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,100);
 8000988:	4b14      	ldr	r3, [pc, #80]	; (80009dc <move+0x40c>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2264      	movs	r2, #100	; 0x64
 800098e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,100);
 8000990:	4b12      	ldr	r3, [pc, #72]	; (80009dc <move+0x40c>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2264      	movs	r2, #100	; 0x64
 8000996:	639a      	str	r2, [r3, #56]	; 0x38

		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,20);
 8000998:	4b10      	ldr	r3, [pc, #64]	; (80009dc <move+0x40c>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2214      	movs	r2, #20
 800099e:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);
 80009a0:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <move+0x40c>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2200      	movs	r2, #0
 80009a6:	641a      	str	r2, [r3, #64]	; 0x40

		__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_1,100);
 80009a8:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <move+0x400>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2264      	movs	r2, #100	; 0x64
 80009ae:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_2,100);
 80009b0:	4b07      	ldr	r3, [pc, #28]	; (80009d0 <move+0x400>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2264      	movs	r2, #100	; 0x64
 80009b6:	639a      	str	r2, [r3, #56]	; 0x38

		__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_3,20);
 80009b8:	4b05      	ldr	r3, [pc, #20]	; (80009d0 <move+0x400>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2214      	movs	r2, #20
 80009be:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_4,0);
 80009c0:	4b03      	ldr	r3, [pc, #12]	; (80009d0 <move+0x400>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	2200      	movs	r2, #0
 80009c6:	641a      	str	r2, [r3, #64]	; 0x40
	}
}
 80009c8:	bf00      	nop
 80009ca:	3708      	adds	r7, #8
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	24000048 	.word	0x24000048
 80009d4:	58020800 	.word	0x58020800
 80009d8:	58021000 	.word	0x58021000
 80009dc:	240001b8 	.word	0x240001b8

080009e0 <shuxian>:

void shuxian()
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	if(step==1)//直走
 80009e4:	4b6d      	ldr	r3, [pc, #436]	; (8000b9c <shuxian+0x1bc>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d11e      	bne.n	8000a2a <shuxian+0x4a>
	{
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0)
 80009ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009f0:	486b      	ldr	r0, [pc, #428]	; (8000ba0 <shuxian+0x1c0>)
 80009f2:	f001 fb41 	bl	8002078 <HAL_GPIO_ReadPin>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d102      	bne.n	8000a02 <shuxian+0x22>
		{
			Xflag=1;
 80009fc:	4b69      	ldr	r3, [pc, #420]	; (8000ba4 <shuxian+0x1c4>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	601a      	str	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==1&&Xflag==1)
 8000a02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a06:	4866      	ldr	r0, [pc, #408]	; (8000ba0 <shuxian+0x1c0>)
 8000a08:	f001 fb36 	bl	8002078 <HAL_GPIO_ReadPin>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d10b      	bne.n	8000a2a <shuxian+0x4a>
 8000a12:	4b64      	ldr	r3, [pc, #400]	; (8000ba4 <shuxian+0x1c4>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d107      	bne.n	8000a2a <shuxian+0x4a>
		{
			X+=1;
 8000a1a:	4b63      	ldr	r3, [pc, #396]	; (8000ba8 <shuxian+0x1c8>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	3301      	adds	r3, #1
 8000a20:	4a61      	ldr	r2, [pc, #388]	; (8000ba8 <shuxian+0x1c8>)
 8000a22:	6013      	str	r3, [r2, #0]
			Xflag=0;
 8000a24:	4b5f      	ldr	r3, [pc, #380]	; (8000ba4 <shuxian+0x1c4>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==2||step==4||step==6)//旋转
 8000a2a:	4b5c      	ldr	r3, [pc, #368]	; (8000b9c <shuxian+0x1bc>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	2b02      	cmp	r3, #2
 8000a30:	d007      	beq.n	8000a42 <shuxian+0x62>
 8000a32:	4b5a      	ldr	r3, [pc, #360]	; (8000b9c <shuxian+0x1bc>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	2b04      	cmp	r3, #4
 8000a38:	d003      	beq.n	8000a42 <shuxian+0x62>
 8000a3a:	4b58      	ldr	r3, [pc, #352]	; (8000b9c <shuxian+0x1bc>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	2b06      	cmp	r3, #6
 8000a40:	d12e      	bne.n	8000aa0 <shuxian+0xc0>
	{
		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_11)==1&&HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_10)==1&&turnflag==1)
 8000a42:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a46:	4859      	ldr	r0, [pc, #356]	; (8000bac <shuxian+0x1cc>)
 8000a48:	f001 fb16 	bl	8002078 <HAL_GPIO_ReadPin>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d113      	bne.n	8000a7a <shuxian+0x9a>
 8000a52:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a56:	4855      	ldr	r0, [pc, #340]	; (8000bac <shuxian+0x1cc>)
 8000a58:	f001 fb0e 	bl	8002078 <HAL_GPIO_ReadPin>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d10b      	bne.n	8000a7a <shuxian+0x9a>
 8000a62:	4b53      	ldr	r3, [pc, #332]	; (8000bb0 <shuxian+0x1d0>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d107      	bne.n	8000a7a <shuxian+0x9a>
		{
			turn+=1;
 8000a6a:	4b52      	ldr	r3, [pc, #328]	; (8000bb4 <shuxian+0x1d4>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	4a50      	ldr	r2, [pc, #320]	; (8000bb4 <shuxian+0x1d4>)
 8000a72:	6013      	str	r3, [r2, #0]
			turnflag=0;
 8000a74:	4b4e      	ldr	r3, [pc, #312]	; (8000bb0 <shuxian+0x1d0>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_11)==0||HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_10)==0)
 8000a7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a7e:	484b      	ldr	r0, [pc, #300]	; (8000bac <shuxian+0x1cc>)
 8000a80:	f001 fafa 	bl	8002078 <HAL_GPIO_ReadPin>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d007      	beq.n	8000a9a <shuxian+0xba>
 8000a8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a8e:	4847      	ldr	r0, [pc, #284]	; (8000bac <shuxian+0x1cc>)
 8000a90:	f001 faf2 	bl	8002078 <HAL_GPIO_ReadPin>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d102      	bne.n	8000aa0 <shuxian+0xc0>
		{
			turnflag=1;
 8000a9a:	4b45      	ldr	r3, [pc, #276]	; (8000bb0 <shuxian+0x1d0>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==3)//直走
 8000aa0:	4b3e      	ldr	r3, [pc, #248]	; (8000b9c <shuxian+0x1bc>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	2b03      	cmp	r3, #3
 8000aa6:	d124      	bne.n	8000af2 <shuxian+0x112>
	{
		turn=0;
 8000aa8:	4b42      	ldr	r3, [pc, #264]	; (8000bb4 <shuxian+0x1d4>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
		turnflag=1;
 8000aae:	4b40      	ldr	r3, [pc, #256]	; (8000bb0 <shuxian+0x1d0>)
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	601a      	str	r2, [r3, #0]
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==1&&Yflag==1)
 8000ab4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ab8:	4839      	ldr	r0, [pc, #228]	; (8000ba0 <shuxian+0x1c0>)
 8000aba:	f001 fadd 	bl	8002078 <HAL_GPIO_ReadPin>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d10b      	bne.n	8000adc <shuxian+0xfc>
 8000ac4:	4b3c      	ldr	r3, [pc, #240]	; (8000bb8 <shuxian+0x1d8>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d107      	bne.n	8000adc <shuxian+0xfc>
		{
			Y+=1;
 8000acc:	4b3b      	ldr	r3, [pc, #236]	; (8000bbc <shuxian+0x1dc>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	4a3a      	ldr	r2, [pc, #232]	; (8000bbc <shuxian+0x1dc>)
 8000ad4:	6013      	str	r3, [r2, #0]
			Yflag=0;
 8000ad6:	4b38      	ldr	r3, [pc, #224]	; (8000bb8 <shuxian+0x1d8>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0)
 8000adc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ae0:	482f      	ldr	r0, [pc, #188]	; (8000ba0 <shuxian+0x1c0>)
 8000ae2:	f001 fac9 	bl	8002078 <HAL_GPIO_ReadPin>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d102      	bne.n	8000af2 <shuxian+0x112>
		{
			Yflag=1;
 8000aec:	4b32      	ldr	r3, [pc, #200]	; (8000bb8 <shuxian+0x1d8>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==5)//退回一格
 8000af2:	4b2a      	ldr	r3, [pc, #168]	; (8000b9c <shuxian+0x1bc>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	2b05      	cmp	r3, #5
 8000af8:	d124      	bne.n	8000b44 <shuxian+0x164>
	{
		turn=0;
 8000afa:	4b2e      	ldr	r3, [pc, #184]	; (8000bb4 <shuxian+0x1d4>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
		turnflag=1;
 8000b00:	4b2b      	ldr	r3, [pc, #172]	; (8000bb0 <shuxian+0x1d0>)
 8000b02:	2201      	movs	r2, #1
 8000b04:	601a      	str	r2, [r3, #0]
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==1&&Xflag==1)
 8000b06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b0a:	4825      	ldr	r0, [pc, #148]	; (8000ba0 <shuxian+0x1c0>)
 8000b0c:	f001 fab4 	bl	8002078 <HAL_GPIO_ReadPin>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d10b      	bne.n	8000b2e <shuxian+0x14e>
 8000b16:	4b23      	ldr	r3, [pc, #140]	; (8000ba4 <shuxian+0x1c4>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d107      	bne.n	8000b2e <shuxian+0x14e>
		{
			X-=1;
 8000b1e:	4b22      	ldr	r3, [pc, #136]	; (8000ba8 <shuxian+0x1c8>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	3b01      	subs	r3, #1
 8000b24:	4a20      	ldr	r2, [pc, #128]	; (8000ba8 <shuxian+0x1c8>)
 8000b26:	6013      	str	r3, [r2, #0]
			Xflag=0;
 8000b28:	4b1e      	ldr	r3, [pc, #120]	; (8000ba4 <shuxian+0x1c4>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0)
 8000b2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b32:	481b      	ldr	r0, [pc, #108]	; (8000ba0 <shuxian+0x1c0>)
 8000b34:	f001 faa0 	bl	8002078 <HAL_GPIO_ReadPin>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d102      	bne.n	8000b44 <shuxian+0x164>
		{
			Xflag=1;
 8000b3e:	4b19      	ldr	r3, [pc, #100]	; (8000ba4 <shuxian+0x1c4>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==7)//退回一格
 8000b44:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <shuxian+0x1bc>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2b07      	cmp	r3, #7
 8000b4a:	d124      	bne.n	8000b96 <shuxian+0x1b6>
	{
		turn=0;
 8000b4c:	4b19      	ldr	r3, [pc, #100]	; (8000bb4 <shuxian+0x1d4>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
		turnflag=1;
 8000b52:	4b17      	ldr	r3, [pc, #92]	; (8000bb0 <shuxian+0x1d0>)
 8000b54:	2201      	movs	r2, #1
 8000b56:	601a      	str	r2, [r3, #0]
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==1&&Yflag==1)
 8000b58:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b5c:	4810      	ldr	r0, [pc, #64]	; (8000ba0 <shuxian+0x1c0>)
 8000b5e:	f001 fa8b 	bl	8002078 <HAL_GPIO_ReadPin>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d10b      	bne.n	8000b80 <shuxian+0x1a0>
 8000b68:	4b13      	ldr	r3, [pc, #76]	; (8000bb8 <shuxian+0x1d8>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d107      	bne.n	8000b80 <shuxian+0x1a0>
		{
			Y-=1;
 8000b70:	4b12      	ldr	r3, [pc, #72]	; (8000bbc <shuxian+0x1dc>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	3b01      	subs	r3, #1
 8000b76:	4a11      	ldr	r2, [pc, #68]	; (8000bbc <shuxian+0x1dc>)
 8000b78:	6013      	str	r3, [r2, #0]
			Yflag=0;
 8000b7a:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <shuxian+0x1d8>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0)
 8000b80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b84:	4806      	ldr	r0, [pc, #24]	; (8000ba0 <shuxian+0x1c0>)
 8000b86:	f001 fa77 	bl	8002078 <HAL_GPIO_ReadPin>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d102      	bne.n	8000b96 <shuxian+0x1b6>
		{
			Yflag=1;
 8000b90:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <shuxian+0x1d8>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	24000000 	.word	0x24000000
 8000ba0:	58020800 	.word	0x58020800
 8000ba4:	24000004 	.word	0x24000004
 8000ba8:	2400003c 	.word	0x2400003c
 8000bac:	58020400 	.word	0x58020400
 8000bb0:	2400000c 	.word	0x2400000c
 8000bb4:	24000044 	.word	0x24000044
 8000bb8:	24000008 	.word	0x24000008
 8000bbc:	24000040 	.word	0x24000040

08000bc0 <buzhou>:

void buzhou()
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
	if(step==1)//直走
 8000bc4:	4b59      	ldr	r3, [pc, #356]	; (8000d2c <buzhou+0x16c>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d112      	bne.n	8000bf2 <buzhou+0x32>
	{
		move(1);
 8000bcc:	2001      	movs	r0, #1
 8000bce:	f7ff fcff 	bl	80005d0 <move>
		shuxian();
 8000bd2:	f7ff ff05 	bl	80009e0 <shuxian>
		if(X==3)
 8000bd6:	4b56      	ldr	r3, [pc, #344]	; (8000d30 <buzhou+0x170>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2b03      	cmp	r3, #3
 8000bdc:	d109      	bne.n	8000bf2 <buzhou+0x32>
		{
			move(4);
 8000bde:	2004      	movs	r0, #4
 8000be0:	f7ff fcf6 	bl	80005d0 <move>
			HAL_Delay(1000);
 8000be4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000be8:	f000 ff82 	bl	8001af0 <HAL_Delay>
			step=2;
 8000bec:	4b4f      	ldr	r3, [pc, #316]	; (8000d2c <buzhou+0x16c>)
 8000bee:	2202      	movs	r2, #2
 8000bf0:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==2)//旋转
 8000bf2:	4b4e      	ldr	r3, [pc, #312]	; (8000d2c <buzhou+0x16c>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d112      	bne.n	8000c20 <buzhou+0x60>
	{
		move(3);
 8000bfa:	2003      	movs	r0, #3
 8000bfc:	f7ff fce8 	bl	80005d0 <move>
		shuxian();
 8000c00:	f7ff feee 	bl	80009e0 <shuxian>
		if(turn==2)
 8000c04:	4b4b      	ldr	r3, [pc, #300]	; (8000d34 <buzhou+0x174>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b02      	cmp	r3, #2
 8000c0a:	d109      	bne.n	8000c20 <buzhou+0x60>
		{
			/*while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0)
			{
				adjust(1);
			}*/
			move(4);
 8000c0c:	2004      	movs	r0, #4
 8000c0e:	f7ff fcdf 	bl	80005d0 <move>
			HAL_Delay(1000);
 8000c12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c16:	f000 ff6b 	bl	8001af0 <HAL_Delay>
			step=3;
 8000c1a:	4b44      	ldr	r3, [pc, #272]	; (8000d2c <buzhou+0x16c>)
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==3)//直走
 8000c20:	4b42      	ldr	r3, [pc, #264]	; (8000d2c <buzhou+0x16c>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b03      	cmp	r3, #3
 8000c26:	d112      	bne.n	8000c4e <buzhou+0x8e>
	{
		move(1);
 8000c28:	2001      	movs	r0, #1
 8000c2a:	f7ff fcd1 	bl	80005d0 <move>
		shuxian();
 8000c2e:	f7ff fed7 	bl	80009e0 <shuxian>
		if(Y==2)
 8000c32:	4b41      	ldr	r3, [pc, #260]	; (8000d38 <buzhou+0x178>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2b02      	cmp	r3, #2
 8000c38:	d109      	bne.n	8000c4e <buzhou+0x8e>
		{
			move(4);
 8000c3a:	2004      	movs	r0, #4
 8000c3c:	f7ff fcc8 	bl	80005d0 <move>
			HAL_Delay(1000);
 8000c40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c44:	f000 ff54 	bl	8001af0 <HAL_Delay>
			step=4;
 8000c48:	4b38      	ldr	r3, [pc, #224]	; (8000d2c <buzhou+0x16c>)
 8000c4a:	2204      	movs	r2, #4
 8000c4c:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==4)//旋转
 8000c4e:	4b37      	ldr	r3, [pc, #220]	; (8000d2c <buzhou+0x16c>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2b04      	cmp	r3, #4
 8000c54:	d112      	bne.n	8000c7c <buzhou+0xbc>
	{
		move(3);
 8000c56:	2003      	movs	r0, #3
 8000c58:	f7ff fcba 	bl	80005d0 <move>
		shuxian();
 8000c5c:	f7ff fec0 	bl	80009e0 <shuxian>
		if(turn==2)
 8000c60:	4b34      	ldr	r3, [pc, #208]	; (8000d34 <buzhou+0x174>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d109      	bne.n	8000c7c <buzhou+0xbc>
		{
			/*while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0)
			{
				adjust(1);
			}*/
			move(4);
 8000c68:	2004      	movs	r0, #4
 8000c6a:	f7ff fcb1 	bl	80005d0 <move>
			HAL_Delay(1000);
 8000c6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c72:	f000 ff3d 	bl	8001af0 <HAL_Delay>
			step=5;
 8000c76:	4b2d      	ldr	r3, [pc, #180]	; (8000d2c <buzhou+0x16c>)
 8000c78:	2205      	movs	r2, #5
 8000c7a:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==5)//退回一格
 8000c7c:	4b2b      	ldr	r3, [pc, #172]	; (8000d2c <buzhou+0x16c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2b05      	cmp	r3, #5
 8000c82:	d112      	bne.n	8000caa <buzhou+0xea>
	{
		move(1);
 8000c84:	2001      	movs	r0, #1
 8000c86:	f7ff fca3 	bl	80005d0 <move>
		shuxian();
 8000c8a:	f7ff fea9 	bl	80009e0 <shuxian>
		if(X==2)
 8000c8e:	4b28      	ldr	r3, [pc, #160]	; (8000d30 <buzhou+0x170>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	2b02      	cmp	r3, #2
 8000c94:	d109      	bne.n	8000caa <buzhou+0xea>
		{
			move(4);
 8000c96:	2004      	movs	r0, #4
 8000c98:	f7ff fc9a 	bl	80005d0 <move>
			HAL_Delay(1000);
 8000c9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ca0:	f000 ff26 	bl	8001af0 <HAL_Delay>
			step=6;
 8000ca4:	4b21      	ldr	r3, [pc, #132]	; (8000d2c <buzhou+0x16c>)
 8000ca6:	2206      	movs	r2, #6
 8000ca8:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==6)//旋转
 8000caa:	4b20      	ldr	r3, [pc, #128]	; (8000d2c <buzhou+0x16c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2b06      	cmp	r3, #6
 8000cb0:	d112      	bne.n	8000cd8 <buzhou+0x118>
	{
		move(3);
 8000cb2:	2003      	movs	r0, #3
 8000cb4:	f7ff fc8c 	bl	80005d0 <move>
		shuxian();
 8000cb8:	f7ff fe92 	bl	80009e0 <shuxian>
		if(turn==2)
 8000cbc:	4b1d      	ldr	r3, [pc, #116]	; (8000d34 <buzhou+0x174>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d109      	bne.n	8000cd8 <buzhou+0x118>
		{
			/*while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0)
			{
				adjust(1);
			}*/
			move(4);
 8000cc4:	2004      	movs	r0, #4
 8000cc6:	f7ff fc83 	bl	80005d0 <move>
			HAL_Delay(1000);
 8000cca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cce:	f000 ff0f 	bl	8001af0 <HAL_Delay>
			step=7;
 8000cd2:	4b16      	ldr	r3, [pc, #88]	; (8000d2c <buzhou+0x16c>)
 8000cd4:	2207      	movs	r2, #7
 8000cd6:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==7)
 8000cd8:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <buzhou+0x16c>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2b07      	cmp	r3, #7
 8000cde:	d112      	bne.n	8000d06 <buzhou+0x146>
	{
		move(1);
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	f7ff fc75 	bl	80005d0 <move>
		shuxian();
 8000ce6:	f7ff fe7b 	bl	80009e0 <shuxian>
		if(Y==1)
 8000cea:	4b13      	ldr	r3, [pc, #76]	; (8000d38 <buzhou+0x178>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d109      	bne.n	8000d06 <buzhou+0x146>
		{
			move(4);
 8000cf2:	2004      	movs	r0, #4
 8000cf4:	f7ff fc6c 	bl	80005d0 <move>
			HAL_Delay(1000);
 8000cf8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cfc:	f000 fef8 	bl	8001af0 <HAL_Delay>
			step=8;
 8000d00:	4b0a      	ldr	r3, [pc, #40]	; (8000d2c <buzhou+0x16c>)
 8000d02:	2208      	movs	r2, #8
 8000d04:	601a      	str	r2, [r3, #0]
		}
	}
	if(step==8)
 8000d06:	4b09      	ldr	r3, [pc, #36]	; (8000d2c <buzhou+0x16c>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	2b08      	cmp	r3, #8
 8000d0c:	d10c      	bne.n	8000d28 <buzhou+0x168>
	{
		move(5);
 8000d0e:	2005      	movs	r0, #5
 8000d10:	f7ff fc5e 	bl	80005d0 <move>
		HAL_Delay(3500);
 8000d14:	f640 50ac 	movw	r0, #3500	; 0xdac
 8000d18:	f000 feea 	bl	8001af0 <HAL_Delay>
		move(4);
 8000d1c:	2004      	movs	r0, #4
 8000d1e:	f7ff fc57 	bl	80005d0 <move>
		step=9;
 8000d22:	4b02      	ldr	r3, [pc, #8]	; (8000d2c <buzhou+0x16c>)
 8000d24:	2209      	movs	r2, #9
 8000d26:	601a      	str	r2, [r3, #0]
	}

}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	24000000 	.word	0x24000000
 8000d30:	2400003c 	.word	0x2400003c
 8000d34:	24000044 	.word	0x24000044
 8000d38:	24000040 	.word	0x24000040

08000d3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d40:	f000 fe44 	bl	80019cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d44:	f000 f83e 	bl	8000dc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d48:	f000 fb5c 	bl	8001404 <MX_GPIO_Init>
  MX_TIM8_Init();
 8000d4c:	f000 f9a6 	bl	800109c <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000d50:	f000 fa74 	bl	800123c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000d54:	f000 fabe 	bl	80012d4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000d58:	f000 f8d0 	bl	8000efc <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8000d5c:	f000 fb06 	bl	800136c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000d60:	2100      	movs	r1, #0
 8000d62:	4814      	ldr	r0, [pc, #80]	; (8000db4 <main+0x78>)
 8000d64:	f003 fd80 	bl	8004868 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8000d68:	2104      	movs	r1, #4
 8000d6a:	4812      	ldr	r0, [pc, #72]	; (8000db4 <main+0x78>)
 8000d6c:	f003 fd7c 	bl	8004868 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 8000d70:	2108      	movs	r1, #8
 8000d72:	4810      	ldr	r0, [pc, #64]	; (8000db4 <main+0x78>)
 8000d74:	f003 fd78 	bl	8004868 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_4);
 8000d78:	210c      	movs	r1, #12
 8000d7a:	480e      	ldr	r0, [pc, #56]	; (8000db4 <main+0x78>)
 8000d7c:	f003 fd74 	bl	8004868 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_1);
 8000d80:	2100      	movs	r1, #0
 8000d82:	480d      	ldr	r0, [pc, #52]	; (8000db8 <main+0x7c>)
 8000d84:	f003 fd70 	bl	8004868 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_2);
 8000d88:	2104      	movs	r1, #4
 8000d8a:	480b      	ldr	r0, [pc, #44]	; (8000db8 <main+0x7c>)
 8000d8c:	f003 fd6c 	bl	8004868 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_3);
 8000d90:	2108      	movs	r1, #8
 8000d92:	4809      	ldr	r0, [pc, #36]	; (8000db8 <main+0x7c>)
 8000d94:	f003 fd68 	bl	8004868 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_4);
 8000d98:	210c      	movs	r1, #12
 8000d9a:	4807      	ldr	r0, [pc, #28]	; (8000db8 <main+0x7c>)
 8000d9c:	f003 fd64 	bl	8004868 <HAL_TIM_PWM_Start>
    HAL_UART_Receive_IT(&huart1,YY,1000);
 8000da0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000da4:	4905      	ldr	r1, [pc, #20]	; (8000dbc <main+0x80>)
 8000da6:	4806      	ldr	r0, [pc, #24]	; (8000dc0 <main+0x84>)
 8000da8:	f004 fdb6 	bl	8005918 <HAL_UART_Receive_IT>


//11左


	  buzhou();
 8000dac:	f7ff ff08 	bl	8000bc0 <buzhou>
 8000db0:	e7fc      	b.n	8000dac <main+0x70>
 8000db2:	bf00      	nop
 8000db4:	240001b8 	.word	0x240001b8
 8000db8:	24000048 	.word	0x24000048
 8000dbc:	24000120 	.word	0x24000120
 8000dc0:	2400012c 	.word	0x2400012c

08000dc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b0cc      	sub	sp, #304	; 0x130
 8000dc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dca:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000dce:	224c      	movs	r2, #76	; 0x4c
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f006 f846 	bl	8006e64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000ddc:	2220      	movs	r2, #32
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f006 f83f 	bl	8006e64 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000de6:	f107 0308 	add.w	r3, r7, #8
 8000dea:	4618      	mov	r0, r3
 8000dec:	23bc      	movs	r3, #188	; 0xbc
 8000dee:	461a      	mov	r2, r3
 8000df0:	2100      	movs	r1, #0
 8000df2:	f006 f837 	bl	8006e64 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000df6:	2002      	movs	r0, #2
 8000df8:	f001 f956 	bl	80020a8 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	4b3c      	ldr	r3, [pc, #240]	; (8000ef4 <SystemClock_Config+0x130>)
 8000e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e06:	4a3b      	ldr	r2, [pc, #236]	; (8000ef4 <SystemClock_Config+0x130>)
 8000e08:	f023 0301 	bic.w	r3, r3, #1
 8000e0c:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000e0e:	4b39      	ldr	r3, [pc, #228]	; (8000ef4 <SystemClock_Config+0x130>)
 8000e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e12:	f003 0201 	and.w	r2, r3, #1
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	4b37      	ldr	r3, [pc, #220]	; (8000ef8 <SystemClock_Config+0x134>)
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000e22:	4a35      	ldr	r2, [pc, #212]	; (8000ef8 <SystemClock_Config+0x134>)
 8000e24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e28:	6193      	str	r3, [r2, #24]
 8000e2a:	4b33      	ldr	r3, [pc, #204]	; (8000ef8 <SystemClock_Config+0x134>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e3a:	bf00      	nop
 8000e3c:	4b2e      	ldr	r3, [pc, #184]	; (8000ef8 <SystemClock_Config+0x134>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000e48:	d1f8      	bne.n	8000e3c <SystemClock_Config+0x78>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000e50:	2301      	movs	r3, #1
 8000e52:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e56:	2340      	movs	r3, #64	; 0x40
 8000e58:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e62:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000e66:	4618      	mov	r0, r3
 8000e68:	f001 f958 	bl	800211c <HAL_RCC_OscConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000e72:	f000 fb4f 	bl	8001514 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e76:	233f      	movs	r3, #63	; 0x3f
 8000e78:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000e82:	2300      	movs	r3, #0
 8000e84:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000e94:	2300      	movs	r3, #0
 8000e96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ea6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000eaa:	2100      	movs	r1, #0
 8000eac:	4618      	mov	r0, r3
 8000eae:	f001 fd45 	bl	800293c <HAL_RCC_ClockConfig>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8000eb8:	f000 fb2c 	bl	8001514 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART2
 8000ebc:	f107 0308 	add.w	r3, r7, #8
 8000ec0:	2203      	movs	r2, #3
 8000ec2:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USART1;
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ec4:	f107 0308 	add.w	r3, r7, #8
 8000ec8:	2200      	movs	r2, #0
 8000eca:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000ecc:	f107 0308 	add.w	r3, r7, #8
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	679a      	str	r2, [r3, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ed4:	f107 0308 	add.w	r3, r7, #8
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f002 f8bb 	bl	8003054 <HAL_RCCEx_PeriphCLKConfig>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <SystemClock_Config+0x124>
  {
    Error_Handler();
 8000ee4:	f000 fb16 	bl	8001514 <Error_Handler>
  }
}
 8000ee8:	bf00      	nop
 8000eea:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	58000400 	.word	0x58000400
 8000ef8:	58024800 	.word	0x58024800

08000efc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b09a      	sub	sp, #104	; 0x68
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f02:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f10:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f1c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	605a      	str	r2, [r3, #4]
 8000f26:	609a      	str	r2, [r3, #8]
 8000f28:	60da      	str	r2, [r3, #12]
 8000f2a:	611a      	str	r2, [r3, #16]
 8000f2c:	615a      	str	r2, [r3, #20]
 8000f2e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	222c      	movs	r2, #44	; 0x2c
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f005 ff94 	bl	8006e64 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f3c:	4b55      	ldr	r3, [pc, #340]	; (8001094 <MX_TIM1_Init+0x198>)
 8000f3e:	4a56      	ldr	r2, [pc, #344]	; (8001098 <MX_TIM1_Init+0x19c>)
 8000f40:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 31;
 8000f42:	4b54      	ldr	r3, [pc, #336]	; (8001094 <MX_TIM1_Init+0x198>)
 8000f44:	221f      	movs	r2, #31
 8000f46:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f48:	4b52      	ldr	r3, [pc, #328]	; (8001094 <MX_TIM1_Init+0x198>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8000f4e:	4b51      	ldr	r3, [pc, #324]	; (8001094 <MX_TIM1_Init+0x198>)
 8000f50:	2263      	movs	r2, #99	; 0x63
 8000f52:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f54:	4b4f      	ldr	r3, [pc, #316]	; (8001094 <MX_TIM1_Init+0x198>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f5a:	4b4e      	ldr	r3, [pc, #312]	; (8001094 <MX_TIM1_Init+0x198>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f60:	4b4c      	ldr	r3, [pc, #304]	; (8001094 <MX_TIM1_Init+0x198>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f66:	484b      	ldr	r0, [pc, #300]	; (8001094 <MX_TIM1_Init+0x198>)
 8000f68:	f003 fbc6 	bl	80046f8 <HAL_TIM_Base_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000f72:	f000 facf 	bl	8001514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f7a:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000f7c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000f80:	4619      	mov	r1, r3
 8000f82:	4844      	ldr	r0, [pc, #272]	; (8001094 <MX_TIM1_Init+0x198>)
 8000f84:	f003 fe52 	bl	8004c2c <HAL_TIM_ConfigClockSource>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000f8e:	f000 fac1 	bl	8001514 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f92:	4840      	ldr	r0, [pc, #256]	; (8001094 <MX_TIM1_Init+0x198>)
 8000f94:	f003 fc07 	bl	80047a6 <HAL_TIM_PWM_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000f9e:	f000 fab9 	bl	8001514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000faa:	2300      	movs	r3, #0
 8000fac:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fae:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4837      	ldr	r0, [pc, #220]	; (8001094 <MX_TIM1_Init+0x198>)
 8000fb6:	f004 fb59 	bl	800566c <HAL_TIMEx_MasterConfigSynchronization>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8000fc0:	f000 faa8 	bl	8001514 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fc4:	2360      	movs	r3, #96	; 0x60
 8000fc6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fe0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	482a      	ldr	r0, [pc, #168]	; (8001094 <MX_TIM1_Init+0x198>)
 8000fea:	f003 fd0f 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8000ff4:	f000 fa8e 	bl	8001514 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ff8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ffc:	2204      	movs	r2, #4
 8000ffe:	4619      	mov	r1, r3
 8001000:	4824      	ldr	r0, [pc, #144]	; (8001094 <MX_TIM1_Init+0x198>)
 8001002:	f003 fd03 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 800100c:	f000 fa82 	bl	8001514 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001010:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001014:	2208      	movs	r2, #8
 8001016:	4619      	mov	r1, r3
 8001018:	481e      	ldr	r0, [pc, #120]	; (8001094 <MX_TIM1_Init+0x198>)
 800101a:	f003 fcf7 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001024:	f000 fa76 	bl	8001514 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001028:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800102c:	220c      	movs	r2, #12
 800102e:	4619      	mov	r1, r3
 8001030:	4818      	ldr	r0, [pc, #96]	; (8001094 <MX_TIM1_Init+0x198>)
 8001032:	f003 fceb 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 800103c:	f000 fa6a 	bl	8001514 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001040:	2300      	movs	r3, #0
 8001042:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001044:	2300      	movs	r3, #0
 8001046:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001048:	2300      	movs	r3, #0
 800104a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001054:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001058:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800105e:	2300      	movs	r3, #0
 8001060:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001062:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001066:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001068:	2300      	movs	r3, #0
 800106a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800106c:	2300      	movs	r3, #0
 800106e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	4619      	mov	r1, r3
 8001074:	4807      	ldr	r0, [pc, #28]	; (8001094 <MX_TIM1_Init+0x198>)
 8001076:	f004 fb81 	bl	800577c <HAL_TIMEx_ConfigBreakDeadTime>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM1_Init+0x188>
  {
    Error_Handler();
 8001080:	f000 fa48 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001084:	4803      	ldr	r0, [pc, #12]	; (8001094 <MX_TIM1_Init+0x198>)
 8001086:	f000 fa9f 	bl	80015c8 <HAL_TIM_MspPostInit>

}
 800108a:	bf00      	nop
 800108c:	3768      	adds	r7, #104	; 0x68
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	240001b8 	.word	0x240001b8
 8001098:	40010000 	.word	0x40010000

0800109c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b09a      	sub	sp, #104	; 0x68
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010a2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	609a      	str	r2, [r3, #8]
 80010ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010b0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]
 80010ca:	611a      	str	r2, [r3, #16]
 80010cc:	615a      	str	r2, [r3, #20]
 80010ce:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	222c      	movs	r2, #44	; 0x2c
 80010d4:	2100      	movs	r1, #0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f005 fec4 	bl	8006e64 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80010dc:	4b55      	ldr	r3, [pc, #340]	; (8001234 <MX_TIM8_Init+0x198>)
 80010de:	4a56      	ldr	r2, [pc, #344]	; (8001238 <MX_TIM8_Init+0x19c>)
 80010e0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 63;
 80010e2:	4b54      	ldr	r3, [pc, #336]	; (8001234 <MX_TIM8_Init+0x198>)
 80010e4:	223f      	movs	r2, #63	; 0x3f
 80010e6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e8:	4b52      	ldr	r3, [pc, #328]	; (8001234 <MX_TIM8_Init+0x198>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 80010ee:	4b51      	ldr	r3, [pc, #324]	; (8001234 <MX_TIM8_Init+0x198>)
 80010f0:	2263      	movs	r2, #99	; 0x63
 80010f2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f4:	4b4f      	ldr	r3, [pc, #316]	; (8001234 <MX_TIM8_Init+0x198>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80010fa:	4b4e      	ldr	r3, [pc, #312]	; (8001234 <MX_TIM8_Init+0x198>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001100:	4b4c      	ldr	r3, [pc, #304]	; (8001234 <MX_TIM8_Init+0x198>)
 8001102:	2200      	movs	r2, #0
 8001104:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001106:	484b      	ldr	r0, [pc, #300]	; (8001234 <MX_TIM8_Init+0x198>)
 8001108:	f003 faf6 	bl	80046f8 <HAL_TIM_Base_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001112:	f000 f9ff 	bl	8001514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001116:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800111a:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800111c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001120:	4619      	mov	r1, r3
 8001122:	4844      	ldr	r0, [pc, #272]	; (8001234 <MX_TIM8_Init+0x198>)
 8001124:	f003 fd82 	bl	8004c2c <HAL_TIM_ConfigClockSource>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800112e:	f000 f9f1 	bl	8001514 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001132:	4840      	ldr	r0, [pc, #256]	; (8001234 <MX_TIM8_Init+0x198>)
 8001134:	f003 fb37 	bl	80047a6 <HAL_TIM_PWM_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800113e:	f000 f9e9 	bl	8001514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001142:	2300      	movs	r3, #0
 8001144:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001146:	2300      	movs	r3, #0
 8001148:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800114e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001152:	4619      	mov	r1, r3
 8001154:	4837      	ldr	r0, [pc, #220]	; (8001234 <MX_TIM8_Init+0x198>)
 8001156:	f004 fa89 	bl	800566c <HAL_TIMEx_MasterConfigSynchronization>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8001160:	f000 f9d8 	bl	8001514 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001164:	2360      	movs	r3, #96	; 0x60
 8001166:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800116c:	2300      	movs	r3, #0
 800116e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001170:	2300      	movs	r3, #0
 8001172:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001174:	2300      	movs	r3, #0
 8001176:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001178:	2300      	movs	r3, #0
 800117a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800117c:	2300      	movs	r3, #0
 800117e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001180:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001184:	2200      	movs	r2, #0
 8001186:	4619      	mov	r1, r3
 8001188:	482a      	ldr	r0, [pc, #168]	; (8001234 <MX_TIM8_Init+0x198>)
 800118a:	f003 fc3f 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 8001194:	f000 f9be 	bl	8001514 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001198:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800119c:	2204      	movs	r2, #4
 800119e:	4619      	mov	r1, r3
 80011a0:	4824      	ldr	r0, [pc, #144]	; (8001234 <MX_TIM8_Init+0x198>)
 80011a2:	f003 fc33 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <MX_TIM8_Init+0x114>
  {
    Error_Handler();
 80011ac:	f000 f9b2 	bl	8001514 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80011b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011b4:	2208      	movs	r2, #8
 80011b6:	4619      	mov	r1, r3
 80011b8:	481e      	ldr	r0, [pc, #120]	; (8001234 <MX_TIM8_Init+0x198>)
 80011ba:	f003 fc27 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 80011c4:	f000 f9a6 	bl	8001514 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80011c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011cc:	220c      	movs	r2, #12
 80011ce:	4619      	mov	r1, r3
 80011d0:	4818      	ldr	r0, [pc, #96]	; (8001234 <MX_TIM8_Init+0x198>)
 80011d2:	f003 fc1b 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_TIM8_Init+0x144>
  {
    Error_Handler();
 80011dc:	f000 f99a 	bl	8001514 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011e0:	2300      	movs	r3, #0
 80011e2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011ec:	2300      	movs	r3, #0
 80011ee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011f8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011fe:	2300      	movs	r3, #0
 8001200:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001202:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800120c:	2300      	movs	r3, #0
 800120e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	4619      	mov	r1, r3
 8001214:	4807      	ldr	r0, [pc, #28]	; (8001234 <MX_TIM8_Init+0x198>)
 8001216:	f004 fab1 	bl	800577c <HAL_TIMEx_ConfigBreakDeadTime>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_TIM8_Init+0x188>
  {
    Error_Handler();
 8001220:	f000 f978 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001224:	4803      	ldr	r0, [pc, #12]	; (8001234 <MX_TIM8_Init+0x198>)
 8001226:	f000 f9cf 	bl	80015c8 <HAL_TIM_MspPostInit>

}
 800122a:	bf00      	nop
 800122c:	3768      	adds	r7, #104	; 0x68
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	24000048 	.word	0x24000048
 8001238:	40010400 	.word	0x40010400

0800123c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001240:	4b22      	ldr	r3, [pc, #136]	; (80012cc <MX_USART1_UART_Init+0x90>)
 8001242:	4a23      	ldr	r2, [pc, #140]	; (80012d0 <MX_USART1_UART_Init+0x94>)
 8001244:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001246:	4b21      	ldr	r3, [pc, #132]	; (80012cc <MX_USART1_UART_Init+0x90>)
 8001248:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800124c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800124e:	4b1f      	ldr	r3, [pc, #124]	; (80012cc <MX_USART1_UART_Init+0x90>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001254:	4b1d      	ldr	r3, [pc, #116]	; (80012cc <MX_USART1_UART_Init+0x90>)
 8001256:	2200      	movs	r2, #0
 8001258:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800125a:	4b1c      	ldr	r3, [pc, #112]	; (80012cc <MX_USART1_UART_Init+0x90>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001260:	4b1a      	ldr	r3, [pc, #104]	; (80012cc <MX_USART1_UART_Init+0x90>)
 8001262:	220c      	movs	r2, #12
 8001264:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001266:	4b19      	ldr	r3, [pc, #100]	; (80012cc <MX_USART1_UART_Init+0x90>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800126c:	4b17      	ldr	r3, [pc, #92]	; (80012cc <MX_USART1_UART_Init+0x90>)
 800126e:	2200      	movs	r2, #0
 8001270:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001272:	4b16      	ldr	r3, [pc, #88]	; (80012cc <MX_USART1_UART_Init+0x90>)
 8001274:	2200      	movs	r2, #0
 8001276:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001278:	4b14      	ldr	r3, [pc, #80]	; (80012cc <MX_USART1_UART_Init+0x90>)
 800127a:	2200      	movs	r2, #0
 800127c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800127e:	4b13      	ldr	r3, [pc, #76]	; (80012cc <MX_USART1_UART_Init+0x90>)
 8001280:	2200      	movs	r2, #0
 8001282:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001284:	4811      	ldr	r0, [pc, #68]	; (80012cc <MX_USART1_UART_Init+0x90>)
 8001286:	f004 faf7 	bl	8005878 <HAL_UART_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001290:	f000 f940 	bl	8001514 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001294:	2100      	movs	r1, #0
 8001296:	480d      	ldr	r0, [pc, #52]	; (80012cc <MX_USART1_UART_Init+0x90>)
 8001298:	f005 fcdb 	bl	8006c52 <HAL_UARTEx_SetTxFifoThreshold>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80012a2:	f000 f937 	bl	8001514 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012a6:	2100      	movs	r1, #0
 80012a8:	4808      	ldr	r0, [pc, #32]	; (80012cc <MX_USART1_UART_Init+0x90>)
 80012aa:	f005 fd10 	bl	8006cce <HAL_UARTEx_SetRxFifoThreshold>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80012b4:	f000 f92e 	bl	8001514 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80012b8:	4804      	ldr	r0, [pc, #16]	; (80012cc <MX_USART1_UART_Init+0x90>)
 80012ba:	f005 fc91 	bl	8006be0 <HAL_UARTEx_DisableFifoMode>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80012c4:	f000 f926 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	2400012c 	.word	0x2400012c
 80012d0:	40011000 	.word	0x40011000

080012d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012d8:	4b22      	ldr	r3, [pc, #136]	; (8001364 <MX_USART2_UART_Init+0x90>)
 80012da:	4a23      	ldr	r2, [pc, #140]	; (8001368 <MX_USART2_UART_Init+0x94>)
 80012dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80012de:	4b21      	ldr	r3, [pc, #132]	; (8001364 <MX_USART2_UART_Init+0x90>)
 80012e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80012e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012e6:	4b1f      	ldr	r3, [pc, #124]	; (8001364 <MX_USART2_UART_Init+0x90>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012ec:	4b1d      	ldr	r3, [pc, #116]	; (8001364 <MX_USART2_UART_Init+0x90>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012f2:	4b1c      	ldr	r3, [pc, #112]	; (8001364 <MX_USART2_UART_Init+0x90>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012f8:	4b1a      	ldr	r3, [pc, #104]	; (8001364 <MX_USART2_UART_Init+0x90>)
 80012fa:	220c      	movs	r2, #12
 80012fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012fe:	4b19      	ldr	r3, [pc, #100]	; (8001364 <MX_USART2_UART_Init+0x90>)
 8001300:	2200      	movs	r2, #0
 8001302:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001304:	4b17      	ldr	r3, [pc, #92]	; (8001364 <MX_USART2_UART_Init+0x90>)
 8001306:	2200      	movs	r2, #0
 8001308:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800130a:	4b16      	ldr	r3, [pc, #88]	; (8001364 <MX_USART2_UART_Init+0x90>)
 800130c:	2200      	movs	r2, #0
 800130e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001310:	4b14      	ldr	r3, [pc, #80]	; (8001364 <MX_USART2_UART_Init+0x90>)
 8001312:	2200      	movs	r2, #0
 8001314:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001316:	4b13      	ldr	r3, [pc, #76]	; (8001364 <MX_USART2_UART_Init+0x90>)
 8001318:	2200      	movs	r2, #0
 800131a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800131c:	4811      	ldr	r0, [pc, #68]	; (8001364 <MX_USART2_UART_Init+0x90>)
 800131e:	f004 faab 	bl	8005878 <HAL_UART_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001328:	f000 f8f4 	bl	8001514 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800132c:	2100      	movs	r1, #0
 800132e:	480d      	ldr	r0, [pc, #52]	; (8001364 <MX_USART2_UART_Init+0x90>)
 8001330:	f005 fc8f 	bl	8006c52 <HAL_UARTEx_SetTxFifoThreshold>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800133a:	f000 f8eb 	bl	8001514 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800133e:	2100      	movs	r1, #0
 8001340:	4808      	ldr	r0, [pc, #32]	; (8001364 <MX_USART2_UART_Init+0x90>)
 8001342:	f005 fcc4 	bl	8006cce <HAL_UARTEx_SetRxFifoThreshold>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800134c:	f000 f8e2 	bl	8001514 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001350:	4804      	ldr	r0, [pc, #16]	; (8001364 <MX_USART2_UART_Init+0x90>)
 8001352:	f005 fc45 	bl	8006be0 <HAL_UARTEx_DisableFifoMode>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800135c:	f000 f8da 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}
 8001364:	24000204 	.word	0x24000204
 8001368:	40004400 	.word	0x40004400

0800136c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001370:	4b22      	ldr	r3, [pc, #136]	; (80013fc <MX_USART3_UART_Init+0x90>)
 8001372:	4a23      	ldr	r2, [pc, #140]	; (8001400 <MX_USART3_UART_Init+0x94>)
 8001374:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001376:	4b21      	ldr	r3, [pc, #132]	; (80013fc <MX_USART3_UART_Init+0x90>)
 8001378:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800137c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800137e:	4b1f      	ldr	r3, [pc, #124]	; (80013fc <MX_USART3_UART_Init+0x90>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001384:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <MX_USART3_UART_Init+0x90>)
 8001386:	2200      	movs	r2, #0
 8001388:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800138a:	4b1c      	ldr	r3, [pc, #112]	; (80013fc <MX_USART3_UART_Init+0x90>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001390:	4b1a      	ldr	r3, [pc, #104]	; (80013fc <MX_USART3_UART_Init+0x90>)
 8001392:	220c      	movs	r2, #12
 8001394:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001396:	4b19      	ldr	r3, [pc, #100]	; (80013fc <MX_USART3_UART_Init+0x90>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800139c:	4b17      	ldr	r3, [pc, #92]	; (80013fc <MX_USART3_UART_Init+0x90>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013a2:	4b16      	ldr	r3, [pc, #88]	; (80013fc <MX_USART3_UART_Init+0x90>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013a8:	4b14      	ldr	r3, [pc, #80]	; (80013fc <MX_USART3_UART_Init+0x90>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ae:	4b13      	ldr	r3, [pc, #76]	; (80013fc <MX_USART3_UART_Init+0x90>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013b4:	4811      	ldr	r0, [pc, #68]	; (80013fc <MX_USART3_UART_Init+0x90>)
 80013b6:	f004 fa5f 	bl	8005878 <HAL_UART_Init>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80013c0:	f000 f8a8 	bl	8001514 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013c4:	2100      	movs	r1, #0
 80013c6:	480d      	ldr	r0, [pc, #52]	; (80013fc <MX_USART3_UART_Init+0x90>)
 80013c8:	f005 fc43 	bl	8006c52 <HAL_UARTEx_SetTxFifoThreshold>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80013d2:	f000 f89f 	bl	8001514 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013d6:	2100      	movs	r1, #0
 80013d8:	4808      	ldr	r0, [pc, #32]	; (80013fc <MX_USART3_UART_Init+0x90>)
 80013da:	f005 fc78 	bl	8006cce <HAL_UARTEx_SetRxFifoThreshold>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80013e4:	f000 f896 	bl	8001514 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80013e8:	4804      	ldr	r0, [pc, #16]	; (80013fc <MX_USART3_UART_Init+0x90>)
 80013ea:	f005 fbf9 	bl	8006be0 <HAL_UARTEx_DisableFifoMode>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80013f4:	f000 f88e 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013f8:	bf00      	nop
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	24000094 	.word	0x24000094
 8001400:	40004800 	.word	0x40004800

08001404 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	; 0x28
 8001408:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800141a:	4b3a      	ldr	r3, [pc, #232]	; (8001504 <MX_GPIO_Init+0x100>)
 800141c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001420:	4a38      	ldr	r2, [pc, #224]	; (8001504 <MX_GPIO_Init+0x100>)
 8001422:	f043 0310 	orr.w	r3, r3, #16
 8001426:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800142a:	4b36      	ldr	r3, [pc, #216]	; (8001504 <MX_GPIO_Init+0x100>)
 800142c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001430:	f003 0310 	and.w	r3, r3, #16
 8001434:	613b      	str	r3, [r7, #16]
 8001436:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001438:	4b32      	ldr	r3, [pc, #200]	; (8001504 <MX_GPIO_Init+0x100>)
 800143a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800143e:	4a31      	ldr	r2, [pc, #196]	; (8001504 <MX_GPIO_Init+0x100>)
 8001440:	f043 0304 	orr.w	r3, r3, #4
 8001444:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001448:	4b2e      	ldr	r3, [pc, #184]	; (8001504 <MX_GPIO_Init+0x100>)
 800144a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800144e:	f003 0304 	and.w	r3, r3, #4
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001456:	4b2b      	ldr	r3, [pc, #172]	; (8001504 <MX_GPIO_Init+0x100>)
 8001458:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800145c:	4a29      	ldr	r2, [pc, #164]	; (8001504 <MX_GPIO_Init+0x100>)
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001466:	4b27      	ldr	r3, [pc, #156]	; (8001504 <MX_GPIO_Init+0x100>)
 8001468:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	60bb      	str	r3, [r7, #8]
 8001472:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001474:	4b23      	ldr	r3, [pc, #140]	; (8001504 <MX_GPIO_Init+0x100>)
 8001476:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800147a:	4a22      	ldr	r2, [pc, #136]	; (8001504 <MX_GPIO_Init+0x100>)
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001484:	4b1f      	ldr	r3, [pc, #124]	; (8001504 <MX_GPIO_Init+0x100>)
 8001486:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001492:	4b1c      	ldr	r3, [pc, #112]	; (8001504 <MX_GPIO_Init+0x100>)
 8001494:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001498:	4a1a      	ldr	r2, [pc, #104]	; (8001504 <MX_GPIO_Init+0x100>)
 800149a:	f043 0308 	orr.w	r3, r3, #8
 800149e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014a2:	4b18      	ldr	r3, [pc, #96]	; (8001504 <MX_GPIO_Init+0x100>)
 80014a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014a8:	f003 0308 	and.w	r3, r3, #8
 80014ac:	603b      	str	r3, [r7, #0]
 80014ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80014b0:	2320      	movs	r3, #32
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	4811      	ldr	r0, [pc, #68]	; (8001508 <MX_GPIO_Init+0x104>)
 80014c4:	f000 fc28 	bl	8001d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80014c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	4619      	mov	r1, r3
 80014dc:	480b      	ldr	r0, [pc, #44]	; (800150c <MX_GPIO_Init+0x108>)
 80014de:	f000 fc1b 	bl	8001d18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80014e2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80014e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	4619      	mov	r1, r3
 80014f6:	4806      	ldr	r0, [pc, #24]	; (8001510 <MX_GPIO_Init+0x10c>)
 80014f8:	f000 fc0e 	bl	8001d18 <HAL_GPIO_Init>

}
 80014fc:	bf00      	nop
 80014fe:	3728      	adds	r7, #40	; 0x28
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	58024400 	.word	0x58024400
 8001508:	58021000 	.word	0x58021000
 800150c:	58020800 	.word	0x58020800
 8001510:	58020400 	.word	0x58020400

08001514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001518:	b672      	cpsid	i
}
 800151a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800151c:	e7fe      	b.n	800151c <Error_Handler+0x8>
	...

08001520 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001526:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <HAL_MspInit+0x30>)
 8001528:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800152c:	4a08      	ldr	r2, [pc, #32]	; (8001550 <HAL_MspInit+0x30>)
 800152e:	f043 0302 	orr.w	r3, r3, #2
 8001532:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001536:	4b06      	ldr	r3, [pc, #24]	; (8001550 <HAL_MspInit+0x30>)
 8001538:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800153c:	f003 0302 	and.w	r3, r3, #2
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	58024400 	.word	0x58024400

08001554 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a16      	ldr	r2, [pc, #88]	; (80015bc <HAL_TIM_Base_MspInit+0x68>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d10f      	bne.n	8001586 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001566:	4b16      	ldr	r3, [pc, #88]	; (80015c0 <HAL_TIM_Base_MspInit+0x6c>)
 8001568:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800156c:	4a14      	ldr	r2, [pc, #80]	; (80015c0 <HAL_TIM_Base_MspInit+0x6c>)
 800156e:	f043 0301 	orr.w	r3, r3, #1
 8001572:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001576:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <HAL_TIM_Base_MspInit+0x6c>)
 8001578:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800157c:	f003 0301 	and.w	r3, r3, #1
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001584:	e013      	b.n	80015ae <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM8)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a0e      	ldr	r2, [pc, #56]	; (80015c4 <HAL_TIM_Base_MspInit+0x70>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d10e      	bne.n	80015ae <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001590:	4b0b      	ldr	r3, [pc, #44]	; (80015c0 <HAL_TIM_Base_MspInit+0x6c>)
 8001592:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001596:	4a0a      	ldr	r2, [pc, #40]	; (80015c0 <HAL_TIM_Base_MspInit+0x6c>)
 8001598:	f043 0302 	orr.w	r3, r3, #2
 800159c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80015a0:	4b07      	ldr	r3, [pc, #28]	; (80015c0 <HAL_TIM_Base_MspInit+0x6c>)
 80015a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	68bb      	ldr	r3, [r7, #8]
}
 80015ae:	bf00      	nop
 80015b0:	3714      	adds	r7, #20
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	40010000 	.word	0x40010000
 80015c0:	58024400 	.word	0x58024400
 80015c4:	40010400 	.word	0x40010400

080015c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08a      	sub	sp, #40	; 0x28
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]
 80015de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a26      	ldr	r2, [pc, #152]	; (8001680 <HAL_TIM_MspPostInit+0xb8>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d120      	bne.n	800162c <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80015ea:	4b26      	ldr	r3, [pc, #152]	; (8001684 <HAL_TIM_MspPostInit+0xbc>)
 80015ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015f0:	4a24      	ldr	r2, [pc, #144]	; (8001684 <HAL_TIM_MspPostInit+0xbc>)
 80015f2:	f043 0310 	orr.w	r3, r3, #16
 80015f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015fa:	4b22      	ldr	r3, [pc, #136]	; (8001684 <HAL_TIM_MspPostInit+0xbc>)
 80015fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001600:	f003 0310 	and.w	r3, r3, #16
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8001608:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 800160c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160e:	2302      	movs	r3, #2
 8001610:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800161a:	2301      	movs	r3, #1
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800161e:	f107 0314 	add.w	r3, r7, #20
 8001622:	4619      	mov	r1, r3
 8001624:	4818      	ldr	r0, [pc, #96]	; (8001688 <HAL_TIM_MspPostInit+0xc0>)
 8001626:	f000 fb77 	bl	8001d18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800162a:	e024      	b.n	8001676 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM8)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a16      	ldr	r2, [pc, #88]	; (800168c <HAL_TIM_MspPostInit+0xc4>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d11f      	bne.n	8001676 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001636:	4b13      	ldr	r3, [pc, #76]	; (8001684 <HAL_TIM_MspPostInit+0xbc>)
 8001638:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800163c:	4a11      	ldr	r2, [pc, #68]	; (8001684 <HAL_TIM_MspPostInit+0xbc>)
 800163e:	f043 0304 	orr.w	r3, r3, #4
 8001642:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001646:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <HAL_TIM_MspPostInit+0xbc>)
 8001648:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001654:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165a:	2302      	movs	r3, #2
 800165c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2300      	movs	r3, #0
 8001664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001666:	2303      	movs	r3, #3
 8001668:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166a:	f107 0314 	add.w	r3, r7, #20
 800166e:	4619      	mov	r1, r3
 8001670:	4807      	ldr	r0, [pc, #28]	; (8001690 <HAL_TIM_MspPostInit+0xc8>)
 8001672:	f000 fb51 	bl	8001d18 <HAL_GPIO_Init>
}
 8001676:	bf00      	nop
 8001678:	3728      	adds	r7, #40	; 0x28
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40010000 	.word	0x40010000
 8001684:	58024400 	.word	0x58024400
 8001688:	58021000 	.word	0x58021000
 800168c:	40010400 	.word	0x40010400
 8001690:	58020800 	.word	0x58020800

08001694 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b08e      	sub	sp, #56	; 0x38
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a4f      	ldr	r2, [pc, #316]	; (80017f0 <HAL_UART_MspInit+0x15c>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d12f      	bne.n	8001716 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016b6:	4b4f      	ldr	r3, [pc, #316]	; (80017f4 <HAL_UART_MspInit+0x160>)
 80016b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016bc:	4a4d      	ldr	r2, [pc, #308]	; (80017f4 <HAL_UART_MspInit+0x160>)
 80016be:	f043 0310 	orr.w	r3, r3, #16
 80016c2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80016c6:	4b4b      	ldr	r3, [pc, #300]	; (80017f4 <HAL_UART_MspInit+0x160>)
 80016c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016cc:	f003 0310 	and.w	r3, r3, #16
 80016d0:	623b      	str	r3, [r7, #32]
 80016d2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d4:	4b47      	ldr	r3, [pc, #284]	; (80017f4 <HAL_UART_MspInit+0x160>)
 80016d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016da:	4a46      	ldr	r2, [pc, #280]	; (80017f4 <HAL_UART_MspInit+0x160>)
 80016dc:	f043 0302 	orr.w	r3, r3, #2
 80016e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016e4:	4b43      	ldr	r3, [pc, #268]	; (80017f4 <HAL_UART_MspInit+0x160>)
 80016e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	61fb      	str	r3, [r7, #28]
 80016f0:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80016f2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80016f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f8:	2302      	movs	r3, #2
 80016fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2300      	movs	r3, #0
 8001702:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001704:	2304      	movs	r3, #4
 8001706:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800170c:	4619      	mov	r1, r3
 800170e:	483a      	ldr	r0, [pc, #232]	; (80017f8 <HAL_UART_MspInit+0x164>)
 8001710:	f000 fb02 	bl	8001d18 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001714:	e067      	b.n	80017e6 <HAL_UART_MspInit+0x152>
  else if(huart->Instance==USART2)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a38      	ldr	r2, [pc, #224]	; (80017fc <HAL_UART_MspInit+0x168>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d12e      	bne.n	800177e <HAL_UART_MspInit+0xea>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001720:	4b34      	ldr	r3, [pc, #208]	; (80017f4 <HAL_UART_MspInit+0x160>)
 8001722:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001726:	4a33      	ldr	r2, [pc, #204]	; (80017f4 <HAL_UART_MspInit+0x160>)
 8001728:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800172c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001730:	4b30      	ldr	r3, [pc, #192]	; (80017f4 <HAL_UART_MspInit+0x160>)
 8001732:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800173a:	61bb      	str	r3, [r7, #24]
 800173c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173e:	4b2d      	ldr	r3, [pc, #180]	; (80017f4 <HAL_UART_MspInit+0x160>)
 8001740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001744:	4a2b      	ldr	r2, [pc, #172]	; (80017f4 <HAL_UART_MspInit+0x160>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800174e:	4b29      	ldr	r3, [pc, #164]	; (80017f4 <HAL_UART_MspInit+0x160>)
 8001750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001754:	f003 0301 	and.w	r3, r3, #1
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800175c:	230c      	movs	r3, #12
 800175e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	2302      	movs	r3, #2
 8001762:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001768:	2300      	movs	r3, #0
 800176a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800176c:	2307      	movs	r3, #7
 800176e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001774:	4619      	mov	r1, r3
 8001776:	4822      	ldr	r0, [pc, #136]	; (8001800 <HAL_UART_MspInit+0x16c>)
 8001778:	f000 face 	bl	8001d18 <HAL_GPIO_Init>
}
 800177c:	e033      	b.n	80017e6 <HAL_UART_MspInit+0x152>
  else if(huart->Instance==USART3)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a20      	ldr	r2, [pc, #128]	; (8001804 <HAL_UART_MspInit+0x170>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d12e      	bne.n	80017e6 <HAL_UART_MspInit+0x152>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001788:	4b1a      	ldr	r3, [pc, #104]	; (80017f4 <HAL_UART_MspInit+0x160>)
 800178a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800178e:	4a19      	ldr	r2, [pc, #100]	; (80017f4 <HAL_UART_MspInit+0x160>)
 8001790:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001794:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001798:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <HAL_UART_MspInit+0x160>)
 800179a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800179e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017a6:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <HAL_UART_MspInit+0x160>)
 80017a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017ac:	4a11      	ldr	r2, [pc, #68]	; (80017f4 <HAL_UART_MspInit+0x160>)
 80017ae:	f043 0308 	orr.w	r3, r3, #8
 80017b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <HAL_UART_MspInit+0x160>)
 80017b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017bc:	f003 0308 	and.w	r3, r3, #8
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ca:	2302      	movs	r3, #2
 80017cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d2:	2300      	movs	r3, #0
 80017d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80017d6:	2307      	movs	r3, #7
 80017d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017de:	4619      	mov	r1, r3
 80017e0:	4809      	ldr	r0, [pc, #36]	; (8001808 <HAL_UART_MspInit+0x174>)
 80017e2:	f000 fa99 	bl	8001d18 <HAL_GPIO_Init>
}
 80017e6:	bf00      	nop
 80017e8:	3738      	adds	r7, #56	; 0x38
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40011000 	.word	0x40011000
 80017f4:	58024400 	.word	0x58024400
 80017f8:	58020400 	.word	0x58020400
 80017fc:	40004400 	.word	0x40004400
 8001800:	58020000 	.word	0x58020000
 8001804:	40004800 	.word	0x40004800
 8001808:	58020c00 	.word	0x58020c00

0800180c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001810:	e7fe      	b.n	8001810 <NMI_Handler+0x4>

08001812 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001812:	b480      	push	{r7}
 8001814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001816:	e7fe      	b.n	8001816 <HardFault_Handler+0x4>

08001818 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800181c:	e7fe      	b.n	800181c <MemManage_Handler+0x4>

0800181e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800181e:	b480      	push	{r7}
 8001820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001822:	e7fe      	b.n	8001822 <BusFault_Handler+0x4>

08001824 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001828:	e7fe      	b.n	8001828 <UsageFault_Handler+0x4>

0800182a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800182a:	b480      	push	{r7}
 800182c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001858:	f000 f92a 	bl	8001ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}

08001860 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001864:	4b39      	ldr	r3, [pc, #228]	; (800194c <SystemInit+0xec>)
 8001866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800186a:	4a38      	ldr	r2, [pc, #224]	; (800194c <SystemInit+0xec>)
 800186c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001870:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001874:	4b36      	ldr	r3, [pc, #216]	; (8001950 <SystemInit+0xf0>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 030f 	and.w	r3, r3, #15
 800187c:	2b06      	cmp	r3, #6
 800187e:	d807      	bhi.n	8001890 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001880:	4b33      	ldr	r3, [pc, #204]	; (8001950 <SystemInit+0xf0>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f023 030f 	bic.w	r3, r3, #15
 8001888:	4a31      	ldr	r2, [pc, #196]	; (8001950 <SystemInit+0xf0>)
 800188a:	f043 0307 	orr.w	r3, r3, #7
 800188e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001890:	4b30      	ldr	r3, [pc, #192]	; (8001954 <SystemInit+0xf4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a2f      	ldr	r2, [pc, #188]	; (8001954 <SystemInit+0xf4>)
 8001896:	f043 0301 	orr.w	r3, r3, #1
 800189a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800189c:	4b2d      	ldr	r3, [pc, #180]	; (8001954 <SystemInit+0xf4>)
 800189e:	2200      	movs	r2, #0
 80018a0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80018a2:	4b2c      	ldr	r3, [pc, #176]	; (8001954 <SystemInit+0xf4>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	492b      	ldr	r1, [pc, #172]	; (8001954 <SystemInit+0xf4>)
 80018a8:	4b2b      	ldr	r3, [pc, #172]	; (8001958 <SystemInit+0xf8>)
 80018aa:	4013      	ands	r3, r2
 80018ac:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80018ae:	4b28      	ldr	r3, [pc, #160]	; (8001950 <SystemInit+0xf0>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0308 	and.w	r3, r3, #8
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d007      	beq.n	80018ca <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80018ba:	4b25      	ldr	r3, [pc, #148]	; (8001950 <SystemInit+0xf0>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f023 030f 	bic.w	r3, r3, #15
 80018c2:	4a23      	ldr	r2, [pc, #140]	; (8001950 <SystemInit+0xf0>)
 80018c4:	f043 0307 	orr.w	r3, r3, #7
 80018c8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80018ca:	4b22      	ldr	r3, [pc, #136]	; (8001954 <SystemInit+0xf4>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80018d0:	4b20      	ldr	r3, [pc, #128]	; (8001954 <SystemInit+0xf4>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80018d6:	4b1f      	ldr	r3, [pc, #124]	; (8001954 <SystemInit+0xf4>)
 80018d8:	2200      	movs	r2, #0
 80018da:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80018dc:	4b1d      	ldr	r3, [pc, #116]	; (8001954 <SystemInit+0xf4>)
 80018de:	4a1f      	ldr	r2, [pc, #124]	; (800195c <SystemInit+0xfc>)
 80018e0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80018e2:	4b1c      	ldr	r3, [pc, #112]	; (8001954 <SystemInit+0xf4>)
 80018e4:	4a1e      	ldr	r2, [pc, #120]	; (8001960 <SystemInit+0x100>)
 80018e6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80018e8:	4b1a      	ldr	r3, [pc, #104]	; (8001954 <SystemInit+0xf4>)
 80018ea:	4a1e      	ldr	r2, [pc, #120]	; (8001964 <SystemInit+0x104>)
 80018ec:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80018ee:	4b19      	ldr	r3, [pc, #100]	; (8001954 <SystemInit+0xf4>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80018f4:	4b17      	ldr	r3, [pc, #92]	; (8001954 <SystemInit+0xf4>)
 80018f6:	4a1b      	ldr	r2, [pc, #108]	; (8001964 <SystemInit+0x104>)
 80018f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80018fa:	4b16      	ldr	r3, [pc, #88]	; (8001954 <SystemInit+0xf4>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001900:	4b14      	ldr	r3, [pc, #80]	; (8001954 <SystemInit+0xf4>)
 8001902:	4a18      	ldr	r2, [pc, #96]	; (8001964 <SystemInit+0x104>)
 8001904:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001906:	4b13      	ldr	r3, [pc, #76]	; (8001954 <SystemInit+0xf4>)
 8001908:	2200      	movs	r2, #0
 800190a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800190c:	4b11      	ldr	r3, [pc, #68]	; (8001954 <SystemInit+0xf4>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a10      	ldr	r2, [pc, #64]	; (8001954 <SystemInit+0xf4>)
 8001912:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001916:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001918:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <SystemInit+0xf4>)
 800191a:	2200      	movs	r2, #0
 800191c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800191e:	4b12      	ldr	r3, [pc, #72]	; (8001968 <SystemInit+0x108>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	4b12      	ldr	r3, [pc, #72]	; (800196c <SystemInit+0x10c>)
 8001924:	4013      	ands	r3, r2
 8001926:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800192a:	d202      	bcs.n	8001932 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800192c:	4b10      	ldr	r3, [pc, #64]	; (8001970 <SystemInit+0x110>)
 800192e:	2201      	movs	r2, #1
 8001930:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <SystemInit+0x114>)
 8001934:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001938:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800193a:	4b04      	ldr	r3, [pc, #16]	; (800194c <SystemInit+0xec>)
 800193c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001940:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	e000ed00 	.word	0xe000ed00
 8001950:	52002000 	.word	0x52002000
 8001954:	58024400 	.word	0x58024400
 8001958:	eaf6ed7f 	.word	0xeaf6ed7f
 800195c:	02020200 	.word	0x02020200
 8001960:	01ff0000 	.word	0x01ff0000
 8001964:	01010280 	.word	0x01010280
 8001968:	5c001000 	.word	0x5c001000
 800196c:	ffff0000 	.word	0xffff0000
 8001970:	51008108 	.word	0x51008108
 8001974:	52004000 	.word	0x52004000

08001978 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001978:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019b0 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800197c:	f7ff ff70 	bl	8001860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001980:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001982:	e003      	b.n	800198c <LoopCopyDataInit>

08001984 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001984:	4b0b      	ldr	r3, [pc, #44]	; (80019b4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8001986:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001988:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800198a:	3104      	adds	r1, #4

0800198c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800198c:	480a      	ldr	r0, [pc, #40]	; (80019b8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800198e:	4b0b      	ldr	r3, [pc, #44]	; (80019bc <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8001990:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001992:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001994:	d3f6      	bcc.n	8001984 <CopyDataInit>
  ldr  r2, =_sbss
 8001996:	4a0a      	ldr	r2, [pc, #40]	; (80019c0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8001998:	e002      	b.n	80019a0 <LoopFillZerobss>

0800199a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800199a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800199c:	f842 3b04 	str.w	r3, [r2], #4

080019a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80019a0:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80019a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80019a4:	d3f9      	bcc.n	800199a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019a6:	f005 fa39 	bl	8006e1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019aa:	f7ff f9c7 	bl	8000d3c <main>
  bx  lr    
 80019ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019b0:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80019b4:	08006ed4 	.word	0x08006ed4
  ldr  r0, =_sdata
 80019b8:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80019bc:	24000020 	.word	0x24000020
  ldr  r2, =_sbss
 80019c0:	24000020 	.word	0x24000020
  ldr  r3, = _ebss
 80019c4:	24000294 	.word	0x24000294

080019c8 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019c8:	e7fe      	b.n	80019c8 <ADC3_IRQHandler>
	...

080019cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019d2:	2003      	movs	r0, #3
 80019d4:	f000 f96e 	bl	8001cb4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80019d8:	f001 f966 	bl	8002ca8 <HAL_RCC_GetSysClockFreq>
 80019dc:	4602      	mov	r2, r0
 80019de:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <HAL_Init+0x68>)
 80019e0:	699b      	ldr	r3, [r3, #24]
 80019e2:	0a1b      	lsrs	r3, r3, #8
 80019e4:	f003 030f 	and.w	r3, r3, #15
 80019e8:	4913      	ldr	r1, [pc, #76]	; (8001a38 <HAL_Init+0x6c>)
 80019ea:	5ccb      	ldrb	r3, [r1, r3]
 80019ec:	f003 031f 	and.w	r3, r3, #31
 80019f0:	fa22 f303 	lsr.w	r3, r2, r3
 80019f4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80019f6:	4b0f      	ldr	r3, [pc, #60]	; (8001a34 <HAL_Init+0x68>)
 80019f8:	699b      	ldr	r3, [r3, #24]
 80019fa:	f003 030f 	and.w	r3, r3, #15
 80019fe:	4a0e      	ldr	r2, [pc, #56]	; (8001a38 <HAL_Init+0x6c>)
 8001a00:	5cd3      	ldrb	r3, [r2, r3]
 8001a02:	f003 031f 	and.w	r3, r3, #31
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	fa22 f303 	lsr.w	r3, r2, r3
 8001a0c:	4a0b      	ldr	r2, [pc, #44]	; (8001a3c <HAL_Init+0x70>)
 8001a0e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001a10:	4a0b      	ldr	r2, [pc, #44]	; (8001a40 <HAL_Init+0x74>)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a16:	2000      	movs	r0, #0
 8001a18:	f000 f814 	bl	8001a44 <HAL_InitTick>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e002      	b.n	8001a2c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001a26:	f7ff fd7b 	bl	8001520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	58024400 	.word	0x58024400
 8001a38:	08006e9c 	.word	0x08006e9c
 8001a3c:	24000014 	.word	0x24000014
 8001a40:	24000010 	.word	0x24000010

08001a44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001a4c:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_InitTick+0x60>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e021      	b.n	8001a9c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001a58:	4b13      	ldr	r3, [pc, #76]	; (8001aa8 <HAL_InitTick+0x64>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <HAL_InitTick+0x60>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	4619      	mov	r1, r3
 8001a62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f000 f945 	bl	8001cfe <HAL_SYSTICK_Config>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e00e      	b.n	8001a9c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b0f      	cmp	r3, #15
 8001a82:	d80a      	bhi.n	8001a9a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a84:	2200      	movs	r2, #0
 8001a86:	6879      	ldr	r1, [r7, #4]
 8001a88:	f04f 30ff 	mov.w	r0, #4294967295
 8001a8c:	f000 f91d 	bl	8001cca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a90:	4a06      	ldr	r2, [pc, #24]	; (8001aac <HAL_InitTick+0x68>)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
 8001a98:	e000      	b.n	8001a9c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	2400001c 	.word	0x2400001c
 8001aa8:	24000010 	.word	0x24000010
 8001aac:	24000018 	.word	0x24000018

08001ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ab4:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_IncTick+0x20>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <HAL_IncTick+0x24>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4413      	add	r3, r2
 8001ac0:	4a04      	ldr	r2, [pc, #16]	; (8001ad4 <HAL_IncTick+0x24>)
 8001ac2:	6013      	str	r3, [r2, #0]
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	2400001c 	.word	0x2400001c
 8001ad4:	24000290 	.word	0x24000290

08001ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return uwTick;
 8001adc:	4b03      	ldr	r3, [pc, #12]	; (8001aec <HAL_GetTick+0x14>)
 8001ade:	681b      	ldr	r3, [r3, #0]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	24000290 	.word	0x24000290

08001af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001af8:	f7ff ffee 	bl	8001ad8 <HAL_GetTick>
 8001afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b08:	d005      	beq.n	8001b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <HAL_Delay+0x44>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	4413      	add	r3, r2
 8001b14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b16:	bf00      	nop
 8001b18:	f7ff ffde 	bl	8001ad8 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	68fa      	ldr	r2, [r7, #12]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d8f7      	bhi.n	8001b18 <HAL_Delay+0x28>
  {
  }
}
 8001b28:	bf00      	nop
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	2400001c 	.word	0x2400001c

08001b38 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001b3c:	4b03      	ldr	r3, [pc, #12]	; (8001b4c <HAL_GetREVID+0x14>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	0c1b      	lsrs	r3, r3, #16
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	5c001000 	.word	0x5c001000

08001b50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b60:	4b0b      	ldr	r3, [pc, #44]	; (8001b90 <__NVIC_SetPriorityGrouping+0x40>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b66:	68ba      	ldr	r2, [r7, #8]
 8001b68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b78:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <__NVIC_SetPriorityGrouping+0x44>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b7e:	4a04      	ldr	r2, [pc, #16]	; (8001b90 <__NVIC_SetPriorityGrouping+0x40>)
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	60d3      	str	r3, [r2, #12]
}
 8001b84:	bf00      	nop
 8001b86:	3714      	adds	r7, #20
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	e000ed00 	.word	0xe000ed00
 8001b94:	05fa0000 	.word	0x05fa0000

08001b98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b9c:	4b04      	ldr	r3, [pc, #16]	; (8001bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	f003 0307 	and.w	r3, r3, #7
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	6039      	str	r1, [r7, #0]
 8001bbe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001bc0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	db0a      	blt.n	8001bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	490c      	ldr	r1, [pc, #48]	; (8001c00 <__NVIC_SetPriority+0x4c>)
 8001bce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bd2:	0112      	lsls	r2, r2, #4
 8001bd4:	b2d2      	uxtb	r2, r2
 8001bd6:	440b      	add	r3, r1
 8001bd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bdc:	e00a      	b.n	8001bf4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4908      	ldr	r1, [pc, #32]	; (8001c04 <__NVIC_SetPriority+0x50>)
 8001be4:	88fb      	ldrh	r3, [r7, #6]
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	3b04      	subs	r3, #4
 8001bec:	0112      	lsls	r2, r2, #4
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	761a      	strb	r2, [r3, #24]
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	e000e100 	.word	0xe000e100
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b089      	sub	sp, #36	; 0x24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f1c3 0307 	rsb	r3, r3, #7
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	bf28      	it	cs
 8001c26:	2304      	movcs	r3, #4
 8001c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	2b06      	cmp	r3, #6
 8001c30:	d902      	bls.n	8001c38 <NVIC_EncodePriority+0x30>
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	3b03      	subs	r3, #3
 8001c36:	e000      	b.n	8001c3a <NVIC_EncodePriority+0x32>
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43da      	mvns	r2, r3
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	401a      	ands	r2, r3
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c50:	f04f 31ff 	mov.w	r1, #4294967295
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5a:	43d9      	mvns	r1, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c60:	4313      	orrs	r3, r2
         );
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3724      	adds	r7, #36	; 0x24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
	...

08001c70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c80:	d301      	bcc.n	8001c86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c82:	2301      	movs	r3, #1
 8001c84:	e00f      	b.n	8001ca6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c86:	4a0a      	ldr	r2, [pc, #40]	; (8001cb0 <SysTick_Config+0x40>)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c8e:	210f      	movs	r1, #15
 8001c90:	f04f 30ff 	mov.w	r0, #4294967295
 8001c94:	f7ff ff8e 	bl	8001bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c98:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <SysTick_Config+0x40>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c9e:	4b04      	ldr	r3, [pc, #16]	; (8001cb0 <SysTick_Config+0x40>)
 8001ca0:	2207      	movs	r2, #7
 8001ca2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	e000e010 	.word	0xe000e010

08001cb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f7ff ff47 	bl	8001b50 <__NVIC_SetPriorityGrouping>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b086      	sub	sp, #24
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	60b9      	str	r1, [r7, #8]
 8001cd4:	607a      	str	r2, [r7, #4]
 8001cd6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd8:	f7ff ff5e 	bl	8001b98 <__NVIC_GetPriorityGrouping>
 8001cdc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	68b9      	ldr	r1, [r7, #8]
 8001ce2:	6978      	ldr	r0, [r7, #20]
 8001ce4:	f7ff ff90 	bl	8001c08 <NVIC_EncodePriority>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff5f 	bl	8001bb4 <__NVIC_SetPriority>
}
 8001cf6:	bf00      	nop
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff ffb2 	bl	8001c70 <SysTick_Config>
 8001d0c:	4603      	mov	r3, r0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b089      	sub	sp, #36	; 0x24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001d26:	4b89      	ldr	r3, [pc, #548]	; (8001f4c <HAL_GPIO_Init+0x234>)
 8001d28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001d2a:	e194      	b.n	8002056 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	2101      	movs	r1, #1
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	fa01 f303 	lsl.w	r3, r1, r3
 8001d38:	4013      	ands	r3, r2
 8001d3a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 8186 	beq.w	8002050 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d00b      	beq.n	8001d64 <HAL_GPIO_Init+0x4c>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d007      	beq.n	8001d64 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d58:	2b11      	cmp	r3, #17
 8001d5a:	d003      	beq.n	8001d64 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	2b12      	cmp	r3, #18
 8001d62:	d130      	bne.n	8001dc6 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	2203      	movs	r2, #3
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	43db      	mvns	r3, r3
 8001d76:	69ba      	ldr	r2, [r7, #24]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	68da      	ldr	r2, [r3, #12]
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43db      	mvns	r3, r3
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	4013      	ands	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	091b      	lsrs	r3, r3, #4
 8001db0:	f003 0201 	and.w	r2, r3, #1
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	2203      	movs	r2, #3
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	689a      	ldr	r2, [r3, #8]
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d003      	beq.n	8001e06 <HAL_GPIO_Init+0xee>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2b12      	cmp	r3, #18
 8001e04:	d123      	bne.n	8001e4e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	08da      	lsrs	r2, r3, #3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	3208      	adds	r2, #8
 8001e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	220f      	movs	r2, #15
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43db      	mvns	r3, r3
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	4013      	ands	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	691a      	ldr	r2, [r3, #16]
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	08da      	lsrs	r2, r3, #3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3208      	adds	r2, #8
 8001e48:	69b9      	ldr	r1, [r7, #24]
 8001e4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	2203      	movs	r2, #3
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	4013      	ands	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f003 0203 	and.w	r2, r3, #3
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	fa02 f303 	lsl.w	r3, r2, r3
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f000 80e0 	beq.w	8002050 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e90:	4b2f      	ldr	r3, [pc, #188]	; (8001f50 <HAL_GPIO_Init+0x238>)
 8001e92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001e96:	4a2e      	ldr	r2, [pc, #184]	; (8001f50 <HAL_GPIO_Init+0x238>)
 8001e98:	f043 0302 	orr.w	r3, r3, #2
 8001e9c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001ea0:	4b2b      	ldr	r3, [pc, #172]	; (8001f50 <HAL_GPIO_Init+0x238>)
 8001ea2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eae:	4a29      	ldr	r2, [pc, #164]	; (8001f54 <HAL_GPIO_Init+0x23c>)
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	089b      	lsrs	r3, r3, #2
 8001eb4:	3302      	adds	r3, #2
 8001eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	220f      	movs	r2, #15
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a20      	ldr	r2, [pc, #128]	; (8001f58 <HAL_GPIO_Init+0x240>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d052      	beq.n	8001f80 <HAL_GPIO_Init+0x268>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a1f      	ldr	r2, [pc, #124]	; (8001f5c <HAL_GPIO_Init+0x244>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d031      	beq.n	8001f46 <HAL_GPIO_Init+0x22e>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a1e      	ldr	r2, [pc, #120]	; (8001f60 <HAL_GPIO_Init+0x248>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d02b      	beq.n	8001f42 <HAL_GPIO_Init+0x22a>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a1d      	ldr	r2, [pc, #116]	; (8001f64 <HAL_GPIO_Init+0x24c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d025      	beq.n	8001f3e <HAL_GPIO_Init+0x226>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a1c      	ldr	r2, [pc, #112]	; (8001f68 <HAL_GPIO_Init+0x250>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d01f      	beq.n	8001f3a <HAL_GPIO_Init+0x222>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a1b      	ldr	r2, [pc, #108]	; (8001f6c <HAL_GPIO_Init+0x254>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d019      	beq.n	8001f36 <HAL_GPIO_Init+0x21e>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a1a      	ldr	r2, [pc, #104]	; (8001f70 <HAL_GPIO_Init+0x258>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d013      	beq.n	8001f32 <HAL_GPIO_Init+0x21a>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a19      	ldr	r2, [pc, #100]	; (8001f74 <HAL_GPIO_Init+0x25c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00d      	beq.n	8001f2e <HAL_GPIO_Init+0x216>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a18      	ldr	r2, [pc, #96]	; (8001f78 <HAL_GPIO_Init+0x260>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d007      	beq.n	8001f2a <HAL_GPIO_Init+0x212>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a17      	ldr	r2, [pc, #92]	; (8001f7c <HAL_GPIO_Init+0x264>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d101      	bne.n	8001f26 <HAL_GPIO_Init+0x20e>
 8001f22:	2309      	movs	r3, #9
 8001f24:	e02d      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f26:	230a      	movs	r3, #10
 8001f28:	e02b      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f2a:	2308      	movs	r3, #8
 8001f2c:	e029      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f2e:	2307      	movs	r3, #7
 8001f30:	e027      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f32:	2306      	movs	r3, #6
 8001f34:	e025      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f36:	2305      	movs	r3, #5
 8001f38:	e023      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f3a:	2304      	movs	r3, #4
 8001f3c:	e021      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e01f      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f42:	2302      	movs	r3, #2
 8001f44:	e01d      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f46:	2301      	movs	r3, #1
 8001f48:	e01b      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f4a:	bf00      	nop
 8001f4c:	58000080 	.word	0x58000080
 8001f50:	58024400 	.word	0x58024400
 8001f54:	58000400 	.word	0x58000400
 8001f58:	58020000 	.word	0x58020000
 8001f5c:	58020400 	.word	0x58020400
 8001f60:	58020800 	.word	0x58020800
 8001f64:	58020c00 	.word	0x58020c00
 8001f68:	58021000 	.word	0x58021000
 8001f6c:	58021400 	.word	0x58021400
 8001f70:	58021800 	.word	0x58021800
 8001f74:	58021c00 	.word	0x58021c00
 8001f78:	58022000 	.word	0x58022000
 8001f7c:	58022400 	.word	0x58022400
 8001f80:	2300      	movs	r3, #0
 8001f82:	69fa      	ldr	r2, [r7, #28]
 8001f84:	f002 0203 	and.w	r2, r2, #3
 8001f88:	0092      	lsls	r2, r2, #2
 8001f8a:	4093      	lsls	r3, r2
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f92:	4938      	ldr	r1, [pc, #224]	; (8002074 <HAL_GPIO_Init+0x35c>)
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	089b      	lsrs	r3, r3, #2
 8001f98:	3302      	adds	r3, #2
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4013      	ands	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d003      	beq.n	8001fc4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001fe6:	69ba      	ldr	r2, [r7, #24]
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ff4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	43db      	mvns	r3, r3
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	4013      	ands	r3, r2
 8002004:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d003      	beq.n	800201a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	4313      	orrs	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800201a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002022:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	43db      	mvns	r3, r3
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	4013      	ands	r3, r2
 8002032:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d003      	beq.n	8002048 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8002040:	69ba      	ldr	r2, [r7, #24]
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	4313      	orrs	r3, r2
 8002046:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002048:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	3301      	adds	r3, #1
 8002054:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	fa22 f303 	lsr.w	r3, r2, r3
 8002060:	2b00      	cmp	r3, #0
 8002062:	f47f ae63 	bne.w	8001d2c <HAL_GPIO_Init+0x14>
  }
}
 8002066:	bf00      	nop
 8002068:	bf00      	nop
 800206a:	3724      	adds	r7, #36	; 0x24
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	58000400 	.word	0x58000400

08002078 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691a      	ldr	r2, [r3, #16]
 8002088:	887b      	ldrh	r3, [r7, #2]
 800208a:	4013      	ands	r3, r2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d002      	beq.n	8002096 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002090:	2301      	movs	r3, #1
 8002092:	73fb      	strb	r3, [r7, #15]
 8002094:	e001      	b.n	800209a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002096:	2300      	movs	r3, #0
 8002098:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800209a:	7bfb      	ldrb	r3, [r7, #15]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80020b0:	4b19      	ldr	r3, [pc, #100]	; (8002118 <HAL_PWREx_ConfigSupply+0x70>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	f003 0304 	and.w	r3, r3, #4
 80020b8:	2b04      	cmp	r3, #4
 80020ba:	d00a      	beq.n	80020d2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80020bc:	4b16      	ldr	r3, [pc, #88]	; (8002118 <HAL_PWREx_ConfigSupply+0x70>)
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	f003 0307 	and.w	r3, r3, #7
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d001      	beq.n	80020ce <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e01f      	b.n	800210e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80020ce:	2300      	movs	r3, #0
 80020d0:	e01d      	b.n	800210e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80020d2:	4b11      	ldr	r3, [pc, #68]	; (8002118 <HAL_PWREx_ConfigSupply+0x70>)
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	f023 0207 	bic.w	r2, r3, #7
 80020da:	490f      	ldr	r1, [pc, #60]	; (8002118 <HAL_PWREx_ConfigSupply+0x70>)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4313      	orrs	r3, r2
 80020e0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80020e2:	f7ff fcf9 	bl	8001ad8 <HAL_GetTick>
 80020e6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80020e8:	e009      	b.n	80020fe <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80020ea:	f7ff fcf5 	bl	8001ad8 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020f8:	d901      	bls.n	80020fe <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e007      	b.n	800210e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80020fe:	4b06      	ldr	r3, [pc, #24]	; (8002118 <HAL_PWREx_ConfigSupply+0x70>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002106:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800210a:	d1ee      	bne.n	80020ea <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	58024800 	.word	0x58024800

0800211c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08c      	sub	sp, #48	; 0x30
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d101      	bne.n	800212e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e3ff      	b.n	800292e <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	2b00      	cmp	r3, #0
 8002138:	f000 8087 	beq.w	800224a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800213c:	4b99      	ldr	r3, [pc, #612]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 800213e:	691b      	ldr	r3, [r3, #16]
 8002140:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002144:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002146:	4b97      	ldr	r3, [pc, #604]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800214a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800214c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800214e:	2b10      	cmp	r3, #16
 8002150:	d007      	beq.n	8002162 <HAL_RCC_OscConfig+0x46>
 8002152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002154:	2b18      	cmp	r3, #24
 8002156:	d110      	bne.n	800217a <HAL_RCC_OscConfig+0x5e>
 8002158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800215a:	f003 0303 	and.w	r3, r3, #3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d10b      	bne.n	800217a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002162:	4b90      	ldr	r3, [pc, #576]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d06c      	beq.n	8002248 <HAL_RCC_OscConfig+0x12c>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d168      	bne.n	8002248 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e3d9      	b.n	800292e <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002182:	d106      	bne.n	8002192 <HAL_RCC_OscConfig+0x76>
 8002184:	4b87      	ldr	r3, [pc, #540]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a86      	ldr	r2, [pc, #536]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 800218a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800218e:	6013      	str	r3, [r2, #0]
 8002190:	e02e      	b.n	80021f0 <HAL_RCC_OscConfig+0xd4>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d10c      	bne.n	80021b4 <HAL_RCC_OscConfig+0x98>
 800219a:	4b82      	ldr	r3, [pc, #520]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a81      	ldr	r2, [pc, #516]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021a4:	6013      	str	r3, [r2, #0]
 80021a6:	4b7f      	ldr	r3, [pc, #508]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a7e      	ldr	r2, [pc, #504]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021b0:	6013      	str	r3, [r2, #0]
 80021b2:	e01d      	b.n	80021f0 <HAL_RCC_OscConfig+0xd4>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021bc:	d10c      	bne.n	80021d8 <HAL_RCC_OscConfig+0xbc>
 80021be:	4b79      	ldr	r3, [pc, #484]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a78      	ldr	r2, [pc, #480]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021c8:	6013      	str	r3, [r2, #0]
 80021ca:	4b76      	ldr	r3, [pc, #472]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a75      	ldr	r2, [pc, #468]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	e00b      	b.n	80021f0 <HAL_RCC_OscConfig+0xd4>
 80021d8:	4b72      	ldr	r3, [pc, #456]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a71      	ldr	r2, [pc, #452]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021e2:	6013      	str	r3, [r2, #0]
 80021e4:	4b6f      	ldr	r3, [pc, #444]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a6e      	ldr	r2, [pc, #440]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80021ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d013      	beq.n	8002220 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f8:	f7ff fc6e 	bl	8001ad8 <HAL_GetTick>
 80021fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002200:	f7ff fc6a 	bl	8001ad8 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b64      	cmp	r3, #100	; 0x64
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e38d      	b.n	800292e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002212:	4b64      	ldr	r3, [pc, #400]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f0      	beq.n	8002200 <HAL_RCC_OscConfig+0xe4>
 800221e:	e014      	b.n	800224a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002220:	f7ff fc5a 	bl	8001ad8 <HAL_GetTick>
 8002224:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002228:	f7ff fc56 	bl	8001ad8 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b64      	cmp	r3, #100	; 0x64
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e379      	b.n	800292e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800223a:	4b5a      	ldr	r3, [pc, #360]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1f0      	bne.n	8002228 <HAL_RCC_OscConfig+0x10c>
 8002246:	e000      	b.n	800224a <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	f000 80ae 	beq.w	80023b4 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002258:	4b52      	ldr	r3, [pc, #328]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002260:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002262:	4b50      	ldr	r3, [pc, #320]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002266:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002268:	6a3b      	ldr	r3, [r7, #32]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d007      	beq.n	800227e <HAL_RCC_OscConfig+0x162>
 800226e:	6a3b      	ldr	r3, [r7, #32]
 8002270:	2b18      	cmp	r3, #24
 8002272:	d13a      	bne.n	80022ea <HAL_RCC_OscConfig+0x1ce>
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d135      	bne.n	80022ea <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800227e:	4b49      	ldr	r3, [pc, #292]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0304 	and.w	r3, r3, #4
 8002286:	2b00      	cmp	r3, #0
 8002288:	d005      	beq.n	8002296 <HAL_RCC_OscConfig+0x17a>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e34b      	b.n	800292e <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002296:	f7ff fc4f 	bl	8001b38 <HAL_GetREVID>
 800229a:	4603      	mov	r3, r0
 800229c:	f241 0203 	movw	r2, #4099	; 0x1003
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d817      	bhi.n	80022d4 <HAL_RCC_OscConfig+0x1b8>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	691b      	ldr	r3, [r3, #16]
 80022a8:	2b40      	cmp	r3, #64	; 0x40
 80022aa:	d108      	bne.n	80022be <HAL_RCC_OscConfig+0x1a2>
 80022ac:	4b3d      	ldr	r3, [pc, #244]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80022b4:	4a3b      	ldr	r2, [pc, #236]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80022b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022ba:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022bc:	e07a      	b.n	80023b4 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022be:	4b39      	ldr	r3, [pc, #228]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	691b      	ldr	r3, [r3, #16]
 80022ca:	031b      	lsls	r3, r3, #12
 80022cc:	4935      	ldr	r1, [pc, #212]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80022ce:	4313      	orrs	r3, r2
 80022d0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022d2:	e06f      	b.n	80023b4 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d4:	4b33      	ldr	r3, [pc, #204]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	691b      	ldr	r3, [r3, #16]
 80022e0:	061b      	lsls	r3, r3, #24
 80022e2:	4930      	ldr	r1, [pc, #192]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80022e4:	4313      	orrs	r3, r2
 80022e6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022e8:	e064      	b.n	80023b4 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d045      	beq.n	800237e <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80022f2:	4b2c      	ldr	r3, [pc, #176]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f023 0219 	bic.w	r2, r3, #25
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	4929      	ldr	r1, [pc, #164]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002300:	4313      	orrs	r3, r2
 8002302:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002304:	f7ff fbe8 	bl	8001ad8 <HAL_GetTick>
 8002308:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800230c:	f7ff fbe4 	bl	8001ad8 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b02      	cmp	r3, #2
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e307      	b.n	800292e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800231e:	4b21      	ldr	r3, [pc, #132]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0304 	and.w	r3, r3, #4
 8002326:	2b00      	cmp	r3, #0
 8002328:	d0f0      	beq.n	800230c <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800232a:	f7ff fc05 	bl	8001b38 <HAL_GetREVID>
 800232e:	4603      	mov	r3, r0
 8002330:	f241 0203 	movw	r2, #4099	; 0x1003
 8002334:	4293      	cmp	r3, r2
 8002336:	d817      	bhi.n	8002368 <HAL_RCC_OscConfig+0x24c>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	2b40      	cmp	r3, #64	; 0x40
 800233e:	d108      	bne.n	8002352 <HAL_RCC_OscConfig+0x236>
 8002340:	4b18      	ldr	r3, [pc, #96]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002348:	4a16      	ldr	r2, [pc, #88]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 800234a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800234e:	6053      	str	r3, [r2, #4]
 8002350:	e030      	b.n	80023b4 <HAL_RCC_OscConfig+0x298>
 8002352:	4b14      	ldr	r3, [pc, #80]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	031b      	lsls	r3, r3, #12
 8002360:	4910      	ldr	r1, [pc, #64]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002362:	4313      	orrs	r3, r2
 8002364:	604b      	str	r3, [r1, #4]
 8002366:	e025      	b.n	80023b4 <HAL_RCC_OscConfig+0x298>
 8002368:	4b0e      	ldr	r3, [pc, #56]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	061b      	lsls	r3, r3, #24
 8002376:	490b      	ldr	r1, [pc, #44]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002378:	4313      	orrs	r3, r2
 800237a:	604b      	str	r3, [r1, #4]
 800237c:	e01a      	b.n	80023b4 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800237e:	4b09      	ldr	r3, [pc, #36]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a08      	ldr	r2, [pc, #32]	; (80023a4 <HAL_RCC_OscConfig+0x288>)
 8002384:	f023 0301 	bic.w	r3, r3, #1
 8002388:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800238a:	f7ff fba5 	bl	8001ad8 <HAL_GetTick>
 800238e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002390:	e00a      	b.n	80023a8 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002392:	f7ff fba1 	bl	8001ad8 <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d903      	bls.n	80023a8 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e2c4      	b.n	800292e <HAL_RCC_OscConfig+0x812>
 80023a4:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80023a8:	4ba4      	ldr	r3, [pc, #656]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0304 	and.w	r3, r3, #4
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d1ee      	bne.n	8002392 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0310 	and.w	r3, r3, #16
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f000 80a9 	beq.w	8002514 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023c2:	4b9e      	ldr	r3, [pc, #632]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80023ca:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023cc:	4b9b      	ldr	r3, [pc, #620]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80023ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d007      	beq.n	80023e8 <HAL_RCC_OscConfig+0x2cc>
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	2b18      	cmp	r3, #24
 80023dc:	d13a      	bne.n	8002454 <HAL_RCC_OscConfig+0x338>
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d135      	bne.n	8002454 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023e8:	4b94      	ldr	r3, [pc, #592]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d005      	beq.n	8002400 <HAL_RCC_OscConfig+0x2e4>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	69db      	ldr	r3, [r3, #28]
 80023f8:	2b80      	cmp	r3, #128	; 0x80
 80023fa:	d001      	beq.n	8002400 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e296      	b.n	800292e <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002400:	f7ff fb9a 	bl	8001b38 <HAL_GetREVID>
 8002404:	4603      	mov	r3, r0
 8002406:	f241 0203 	movw	r2, #4099	; 0x1003
 800240a:	4293      	cmp	r3, r2
 800240c:	d817      	bhi.n	800243e <HAL_RCC_OscConfig+0x322>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a1b      	ldr	r3, [r3, #32]
 8002412:	2b20      	cmp	r3, #32
 8002414:	d108      	bne.n	8002428 <HAL_RCC_OscConfig+0x30c>
 8002416:	4b89      	ldr	r3, [pc, #548]	; (800263c <HAL_RCC_OscConfig+0x520>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800241e:	4a87      	ldr	r2, [pc, #540]	; (800263c <HAL_RCC_OscConfig+0x520>)
 8002420:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002424:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002426:	e075      	b.n	8002514 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002428:	4b84      	ldr	r3, [pc, #528]	; (800263c <HAL_RCC_OscConfig+0x520>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a1b      	ldr	r3, [r3, #32]
 8002434:	069b      	lsls	r3, r3, #26
 8002436:	4981      	ldr	r1, [pc, #516]	; (800263c <HAL_RCC_OscConfig+0x520>)
 8002438:	4313      	orrs	r3, r2
 800243a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800243c:	e06a      	b.n	8002514 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800243e:	4b7f      	ldr	r3, [pc, #508]	; (800263c <HAL_RCC_OscConfig+0x520>)
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a1b      	ldr	r3, [r3, #32]
 800244a:	061b      	lsls	r3, r3, #24
 800244c:	497b      	ldr	r1, [pc, #492]	; (800263c <HAL_RCC_OscConfig+0x520>)
 800244e:	4313      	orrs	r3, r2
 8002450:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002452:	e05f      	b.n	8002514 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	69db      	ldr	r3, [r3, #28]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d042      	beq.n	80024e2 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800245c:	4b77      	ldr	r3, [pc, #476]	; (800263c <HAL_RCC_OscConfig+0x520>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a76      	ldr	r2, [pc, #472]	; (800263c <HAL_RCC_OscConfig+0x520>)
 8002462:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002466:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002468:	f7ff fb36 	bl	8001ad8 <HAL_GetTick>
 800246c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002470:	f7ff fb32 	bl	8001ad8 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e255      	b.n	800292e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002482:	4b6e      	ldr	r3, [pc, #440]	; (800263c <HAL_RCC_OscConfig+0x520>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248a:	2b00      	cmp	r3, #0
 800248c:	d0f0      	beq.n	8002470 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800248e:	f7ff fb53 	bl	8001b38 <HAL_GetREVID>
 8002492:	4603      	mov	r3, r0
 8002494:	f241 0203 	movw	r2, #4099	; 0x1003
 8002498:	4293      	cmp	r3, r2
 800249a:	d817      	bhi.n	80024cc <HAL_RCC_OscConfig+0x3b0>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	2b20      	cmp	r3, #32
 80024a2:	d108      	bne.n	80024b6 <HAL_RCC_OscConfig+0x39a>
 80024a4:	4b65      	ldr	r3, [pc, #404]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80024ac:	4a63      	ldr	r2, [pc, #396]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80024ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80024b2:	6053      	str	r3, [r2, #4]
 80024b4:	e02e      	b.n	8002514 <HAL_RCC_OscConfig+0x3f8>
 80024b6:	4b61      	ldr	r3, [pc, #388]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	069b      	lsls	r3, r3, #26
 80024c4:	495d      	ldr	r1, [pc, #372]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	604b      	str	r3, [r1, #4]
 80024ca:	e023      	b.n	8002514 <HAL_RCC_OscConfig+0x3f8>
 80024cc:	4b5b      	ldr	r3, [pc, #364]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	061b      	lsls	r3, r3, #24
 80024da:	4958      	ldr	r1, [pc, #352]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	60cb      	str	r3, [r1, #12]
 80024e0:	e018      	b.n	8002514 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80024e2:	4b56      	ldr	r3, [pc, #344]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a55      	ldr	r2, [pc, #340]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80024e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ee:	f7ff faf3 	bl	8001ad8 <HAL_GetTick>
 80024f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80024f6:	f7ff faef 	bl	8001ad8 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e212      	b.n	800292e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002508:	4b4c      	ldr	r3, [pc, #304]	; (800263c <HAL_RCC_OscConfig+0x520>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002510:	2b00      	cmp	r3, #0
 8002512:	d1f0      	bne.n	80024f6 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0308 	and.w	r3, r3, #8
 800251c:	2b00      	cmp	r3, #0
 800251e:	d036      	beq.n	800258e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d019      	beq.n	800255c <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002528:	4b44      	ldr	r3, [pc, #272]	; (800263c <HAL_RCC_OscConfig+0x520>)
 800252a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800252c:	4a43      	ldr	r2, [pc, #268]	; (800263c <HAL_RCC_OscConfig+0x520>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002534:	f7ff fad0 	bl	8001ad8 <HAL_GetTick>
 8002538:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800253a:	e008      	b.n	800254e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800253c:	f7ff facc 	bl	8001ad8 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b02      	cmp	r3, #2
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e1ef      	b.n	800292e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800254e:	4b3b      	ldr	r3, [pc, #236]	; (800263c <HAL_RCC_OscConfig+0x520>)
 8002550:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d0f0      	beq.n	800253c <HAL_RCC_OscConfig+0x420>
 800255a:	e018      	b.n	800258e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800255c:	4b37      	ldr	r3, [pc, #220]	; (800263c <HAL_RCC_OscConfig+0x520>)
 800255e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002560:	4a36      	ldr	r2, [pc, #216]	; (800263c <HAL_RCC_OscConfig+0x520>)
 8002562:	f023 0301 	bic.w	r3, r3, #1
 8002566:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002568:	f7ff fab6 	bl	8001ad8 <HAL_GetTick>
 800256c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002570:	f7ff fab2 	bl	8001ad8 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e1d5      	b.n	800292e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002582:	4b2e      	ldr	r3, [pc, #184]	; (800263c <HAL_RCC_OscConfig+0x520>)
 8002584:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0320 	and.w	r3, r3, #32
 8002596:	2b00      	cmp	r3, #0
 8002598:	d036      	beq.n	8002608 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d019      	beq.n	80025d6 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80025a2:	4b26      	ldr	r3, [pc, #152]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a25      	ldr	r2, [pc, #148]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80025a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80025ac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80025ae:	f7ff fa93 	bl	8001ad8 <HAL_GetTick>
 80025b2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80025b4:	e008      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80025b6:	f7ff fa8f 	bl	8001ad8 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e1b2      	b.n	800292e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80025c8:	4b1c      	ldr	r3, [pc, #112]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0f0      	beq.n	80025b6 <HAL_RCC_OscConfig+0x49a>
 80025d4:	e018      	b.n	8002608 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80025d6:	4b19      	ldr	r3, [pc, #100]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a18      	ldr	r2, [pc, #96]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80025dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80025e0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80025e2:	f7ff fa79 	bl	8001ad8 <HAL_GetTick>
 80025e6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80025e8:	e008      	b.n	80025fc <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80025ea:	f7ff fa75 	bl	8001ad8 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d901      	bls.n	80025fc <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e198      	b.n	800292e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80025fc:	4b0f      	ldr	r3, [pc, #60]	; (800263c <HAL_RCC_OscConfig+0x520>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d1f0      	bne.n	80025ea <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	f000 8085 	beq.w	8002720 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002616:	4b0a      	ldr	r3, [pc, #40]	; (8002640 <HAL_RCC_OscConfig+0x524>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a09      	ldr	r2, [pc, #36]	; (8002640 <HAL_RCC_OscConfig+0x524>)
 800261c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002620:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002622:	f7ff fa59 	bl	8001ad8 <HAL_GetTick>
 8002626:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002628:	e00c      	b.n	8002644 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800262a:	f7ff fa55 	bl	8001ad8 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b64      	cmp	r3, #100	; 0x64
 8002636:	d905      	bls.n	8002644 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e178      	b.n	800292e <HAL_RCC_OscConfig+0x812>
 800263c:	58024400 	.word	0x58024400
 8002640:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002644:	4b96      	ldr	r3, [pc, #600]	; (80028a0 <HAL_RCC_OscConfig+0x784>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800264c:	2b00      	cmp	r3, #0
 800264e:	d0ec      	beq.n	800262a <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d106      	bne.n	8002666 <HAL_RCC_OscConfig+0x54a>
 8002658:	4b92      	ldr	r3, [pc, #584]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800265a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800265c:	4a91      	ldr	r2, [pc, #580]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800265e:	f043 0301 	orr.w	r3, r3, #1
 8002662:	6713      	str	r3, [r2, #112]	; 0x70
 8002664:	e02d      	b.n	80026c2 <HAL_RCC_OscConfig+0x5a6>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10c      	bne.n	8002688 <HAL_RCC_OscConfig+0x56c>
 800266e:	4b8d      	ldr	r3, [pc, #564]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002672:	4a8c      	ldr	r2, [pc, #560]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002674:	f023 0301 	bic.w	r3, r3, #1
 8002678:	6713      	str	r3, [r2, #112]	; 0x70
 800267a:	4b8a      	ldr	r3, [pc, #552]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800267c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800267e:	4a89      	ldr	r2, [pc, #548]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002680:	f023 0304 	bic.w	r3, r3, #4
 8002684:	6713      	str	r3, [r2, #112]	; 0x70
 8002686:	e01c      	b.n	80026c2 <HAL_RCC_OscConfig+0x5a6>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	2b05      	cmp	r3, #5
 800268e:	d10c      	bne.n	80026aa <HAL_RCC_OscConfig+0x58e>
 8002690:	4b84      	ldr	r3, [pc, #528]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002694:	4a83      	ldr	r2, [pc, #524]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002696:	f043 0304 	orr.w	r3, r3, #4
 800269a:	6713      	str	r3, [r2, #112]	; 0x70
 800269c:	4b81      	ldr	r3, [pc, #516]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800269e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a0:	4a80      	ldr	r2, [pc, #512]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	6713      	str	r3, [r2, #112]	; 0x70
 80026a8:	e00b      	b.n	80026c2 <HAL_RCC_OscConfig+0x5a6>
 80026aa:	4b7e      	ldr	r3, [pc, #504]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80026ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ae:	4a7d      	ldr	r2, [pc, #500]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80026b0:	f023 0301 	bic.w	r3, r3, #1
 80026b4:	6713      	str	r3, [r2, #112]	; 0x70
 80026b6:	4b7b      	ldr	r3, [pc, #492]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80026b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ba:	4a7a      	ldr	r2, [pc, #488]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80026bc:	f023 0304 	bic.w	r3, r3, #4
 80026c0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d015      	beq.n	80026f6 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ca:	f7ff fa05 	bl	8001ad8 <HAL_GetTick>
 80026ce:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026d0:	e00a      	b.n	80026e8 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026d2:	f7ff fa01 	bl	8001ad8 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e122      	b.n	800292e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026e8:	4b6e      	ldr	r3, [pc, #440]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80026ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0ee      	beq.n	80026d2 <HAL_RCC_OscConfig+0x5b6>
 80026f4:	e014      	b.n	8002720 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f6:	f7ff f9ef 	bl	8001ad8 <HAL_GetTick>
 80026fa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80026fc:	e00a      	b.n	8002714 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026fe:	f7ff f9eb 	bl	8001ad8 <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	f241 3288 	movw	r2, #5000	; 0x1388
 800270c:	4293      	cmp	r3, r2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e10c      	b.n	800292e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002714:	4b63      	ldr	r3, [pc, #396]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1ee      	bne.n	80026fe <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 8101 	beq.w	800292c <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800272a:	4b5e      	ldr	r3, [pc, #376]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002732:	2b18      	cmp	r3, #24
 8002734:	f000 80bc 	beq.w	80028b0 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273c:	2b02      	cmp	r3, #2
 800273e:	f040 8095 	bne.w	800286c <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002742:	4b58      	ldr	r3, [pc, #352]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a57      	ldr	r2, [pc, #348]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002748:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800274c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274e:	f7ff f9c3 	bl	8001ad8 <HAL_GetTick>
 8002752:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002754:	e008      	b.n	8002768 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002756:	f7ff f9bf 	bl	8001ad8 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e0e2      	b.n	800292e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002768:	4b4e      	ldr	r3, [pc, #312]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1f0      	bne.n	8002756 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002774:	4b4b      	ldr	r3, [pc, #300]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002776:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002778:	4b4b      	ldr	r3, [pc, #300]	; (80028a8 <HAL_RCC_OscConfig+0x78c>)
 800277a:	4013      	ands	r3, r2
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002784:	0112      	lsls	r2, r2, #4
 8002786:	430a      	orrs	r2, r1
 8002788:	4946      	ldr	r1, [pc, #280]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800278a:	4313      	orrs	r3, r2
 800278c:	628b      	str	r3, [r1, #40]	; 0x28
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	3b01      	subs	r3, #1
 8002794:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800279c:	3b01      	subs	r3, #1
 800279e:	025b      	lsls	r3, r3, #9
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	431a      	orrs	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027a8:	3b01      	subs	r3, #1
 80027aa:	041b      	lsls	r3, r3, #16
 80027ac:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80027b0:	431a      	orrs	r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b6:	3b01      	subs	r3, #1
 80027b8:	061b      	lsls	r3, r3, #24
 80027ba:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80027be:	4939      	ldr	r1, [pc, #228]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80027c4:	4b37      	ldr	r3, [pc, #220]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80027c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c8:	4a36      	ldr	r2, [pc, #216]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80027ca:	f023 0301 	bic.w	r3, r3, #1
 80027ce:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80027d0:	4b34      	ldr	r3, [pc, #208]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80027d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027d4:	4b35      	ldr	r3, [pc, #212]	; (80028ac <HAL_RCC_OscConfig+0x790>)
 80027d6:	4013      	ands	r3, r2
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80027dc:	00d2      	lsls	r2, r2, #3
 80027de:	4931      	ldr	r1, [pc, #196]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80027e4:	4b2f      	ldr	r3, [pc, #188]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80027e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e8:	f023 020c 	bic.w	r2, r3, #12
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f0:	492c      	ldr	r1, [pc, #176]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80027f6:	4b2b      	ldr	r3, [pc, #172]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 80027f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fa:	f023 0202 	bic.w	r2, r3, #2
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002802:	4928      	ldr	r1, [pc, #160]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002804:	4313      	orrs	r3, r2
 8002806:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002808:	4b26      	ldr	r3, [pc, #152]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800280a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280c:	4a25      	ldr	r2, [pc, #148]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800280e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002812:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002814:	4b23      	ldr	r3, [pc, #140]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002818:	4a22      	ldr	r2, [pc, #136]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800281a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800281e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002820:	4b20      	ldr	r3, [pc, #128]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002824:	4a1f      	ldr	r2, [pc, #124]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002826:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800282a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800282c:	4b1d      	ldr	r3, [pc, #116]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800282e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002830:	4a1c      	ldr	r2, [pc, #112]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002832:	f043 0301 	orr.w	r3, r3, #1
 8002836:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002838:	4b1a      	ldr	r3, [pc, #104]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a19      	ldr	r2, [pc, #100]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800283e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002842:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002844:	f7ff f948 	bl	8001ad8 <HAL_GetTick>
 8002848:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800284c:	f7ff f944 	bl	8001ad8 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e067      	b.n	800292e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800285e:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f0      	beq.n	800284c <HAL_RCC_OscConfig+0x730>
 800286a:	e05f      	b.n	800292c <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800286c:	4b0d      	ldr	r3, [pc, #52]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a0c      	ldr	r2, [pc, #48]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002872:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002878:	f7ff f92e 	bl	8001ad8 <HAL_GetTick>
 800287c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002880:	f7ff f92a 	bl	8001ad8 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e04d      	b.n	800292e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002892:	4b04      	ldr	r3, [pc, #16]	; (80028a4 <HAL_RCC_OscConfig+0x788>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x764>
 800289e:	e045      	b.n	800292c <HAL_RCC_OscConfig+0x810>
 80028a0:	58024800 	.word	0x58024800
 80028a4:	58024400 	.word	0x58024400
 80028a8:	fffffc0c 	.word	0xfffffc0c
 80028ac:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80028b0:	4b21      	ldr	r3, [pc, #132]	; (8002938 <HAL_RCC_OscConfig+0x81c>)
 80028b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80028b6:	4b20      	ldr	r3, [pc, #128]	; (8002938 <HAL_RCC_OscConfig+0x81c>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d031      	beq.n	8002928 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	f003 0203 	and.w	r2, r3, #3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d12a      	bne.n	8002928 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	091b      	lsrs	r3, r3, #4
 80028d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028de:	429a      	cmp	r2, r3
 80028e0:	d122      	bne.n	8002928 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ec:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d11a      	bne.n	8002928 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	0a5b      	lsrs	r3, r3, #9
 80028f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028fe:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002900:	429a      	cmp	r2, r3
 8002902:	d111      	bne.n	8002928 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	0c1b      	lsrs	r3, r3, #16
 8002908:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002910:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002912:	429a      	cmp	r2, r3
 8002914:	d108      	bne.n	8002928 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	0e1b      	lsrs	r3, r3, #24
 800291a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002922:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002924:	429a      	cmp	r2, r3
 8002926:	d001      	beq.n	800292c <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e000      	b.n	800292e <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3730      	adds	r7, #48	; 0x30
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	58024400 	.word	0x58024400

0800293c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d101      	bne.n	8002950 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e19c      	b.n	8002c8a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002950:	4b8a      	ldr	r3, [pc, #552]	; (8002b7c <HAL_RCC_ClockConfig+0x240>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 030f 	and.w	r3, r3, #15
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	429a      	cmp	r2, r3
 800295c:	d910      	bls.n	8002980 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800295e:	4b87      	ldr	r3, [pc, #540]	; (8002b7c <HAL_RCC_ClockConfig+0x240>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f023 020f 	bic.w	r2, r3, #15
 8002966:	4985      	ldr	r1, [pc, #532]	; (8002b7c <HAL_RCC_ClockConfig+0x240>)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	4313      	orrs	r3, r2
 800296c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800296e:	4b83      	ldr	r3, [pc, #524]	; (8002b7c <HAL_RCC_ClockConfig+0x240>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 030f 	and.w	r3, r3, #15
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	429a      	cmp	r2, r3
 800297a:	d001      	beq.n	8002980 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e184      	b.n	8002c8a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0304 	and.w	r3, r3, #4
 8002988:	2b00      	cmp	r3, #0
 800298a:	d010      	beq.n	80029ae <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691a      	ldr	r2, [r3, #16]
 8002990:	4b7b      	ldr	r3, [pc, #492]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002998:	429a      	cmp	r2, r3
 800299a:	d908      	bls.n	80029ae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800299c:	4b78      	ldr	r3, [pc, #480]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	4975      	ldr	r1, [pc, #468]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d010      	beq.n	80029dc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	695a      	ldr	r2, [r3, #20]
 80029be:	4b70      	ldr	r3, [pc, #448]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d908      	bls.n	80029dc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80029ca:	4b6d      	ldr	r3, [pc, #436]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	496a      	ldr	r1, [pc, #424]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0310 	and.w	r3, r3, #16
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d010      	beq.n	8002a0a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	699a      	ldr	r2, [r3, #24]
 80029ec:	4b64      	ldr	r3, [pc, #400]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 80029ee:	69db      	ldr	r3, [r3, #28]
 80029f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d908      	bls.n	8002a0a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80029f8:	4b61      	ldr	r3, [pc, #388]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	495e      	ldr	r1, [pc, #376]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0320 	and.w	r3, r3, #32
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d010      	beq.n	8002a38 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69da      	ldr	r2, [r3, #28]
 8002a1a:	4b59      	ldr	r3, [pc, #356]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d908      	bls.n	8002a38 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002a26:	4b56      	ldr	r3, [pc, #344]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002a28:	6a1b      	ldr	r3, [r3, #32]
 8002a2a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	69db      	ldr	r3, [r3, #28]
 8002a32:	4953      	ldr	r1, [pc, #332]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002a34:	4313      	orrs	r3, r2
 8002a36:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d010      	beq.n	8002a66 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	4b4d      	ldr	r3, [pc, #308]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	f003 030f 	and.w	r3, r3, #15
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d908      	bls.n	8002a66 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a54:	4b4a      	ldr	r3, [pc, #296]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	f023 020f 	bic.w	r2, r3, #15
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	4947      	ldr	r1, [pc, #284]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0301 	and.w	r3, r3, #1
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d055      	beq.n	8002b1e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002a72:	4b43      	ldr	r3, [pc, #268]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	4940      	ldr	r1, [pc, #256]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d107      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a8c:	4b3c      	ldr	r3, [pc, #240]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d121      	bne.n	8002adc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e0f6      	b.n	8002c8a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2b03      	cmp	r3, #3
 8002aa2:	d107      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002aa4:	4b36      	ldr	r3, [pc, #216]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d115      	bne.n	8002adc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e0ea      	b.n	8002c8a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d107      	bne.n	8002acc <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002abc:	4b30      	ldr	r3, [pc, #192]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d109      	bne.n	8002adc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e0de      	b.n	8002c8a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002acc:	4b2c      	ldr	r3, [pc, #176]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0304 	and.w	r3, r3, #4
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d101      	bne.n	8002adc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0d6      	b.n	8002c8a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002adc:	4b28      	ldr	r3, [pc, #160]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002ade:	691b      	ldr	r3, [r3, #16]
 8002ae0:	f023 0207 	bic.w	r2, r3, #7
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	4925      	ldr	r1, [pc, #148]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aee:	f7fe fff3 	bl	8001ad8 <HAL_GetTick>
 8002af2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af4:	e00a      	b.n	8002b0c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002af6:	f7fe ffef 	bl	8001ad8 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d901      	bls.n	8002b0c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e0be      	b.n	8002c8a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b0c:	4b1c      	ldr	r3, [pc, #112]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	00db      	lsls	r3, r3, #3
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d1eb      	bne.n	8002af6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d010      	beq.n	8002b4c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68da      	ldr	r2, [r3, #12]
 8002b2e:	4b14      	ldr	r3, [pc, #80]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	f003 030f 	and.w	r3, r3, #15
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d208      	bcs.n	8002b4c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b3a:	4b11      	ldr	r3, [pc, #68]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	f023 020f 	bic.w	r2, r3, #15
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	490e      	ldr	r1, [pc, #56]	; (8002b80 <HAL_RCC_ClockConfig+0x244>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b4c:	4b0b      	ldr	r3, [pc, #44]	; (8002b7c <HAL_RCC_ClockConfig+0x240>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 030f 	and.w	r3, r3, #15
 8002b54:	683a      	ldr	r2, [r7, #0]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d214      	bcs.n	8002b84 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b5a:	4b08      	ldr	r3, [pc, #32]	; (8002b7c <HAL_RCC_ClockConfig+0x240>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 020f 	bic.w	r2, r3, #15
 8002b62:	4906      	ldr	r1, [pc, #24]	; (8002b7c <HAL_RCC_ClockConfig+0x240>)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b6a:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <HAL_RCC_ClockConfig+0x240>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 030f 	and.w	r3, r3, #15
 8002b72:	683a      	ldr	r2, [r7, #0]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d005      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e086      	b.n	8002c8a <HAL_RCC_ClockConfig+0x34e>
 8002b7c:	52002000 	.word	0x52002000
 8002b80:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0304 	and.w	r3, r3, #4
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d010      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	691a      	ldr	r2, [r3, #16]
 8002b94:	4b3f      	ldr	r3, [pc, #252]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d208      	bcs.n	8002bb2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002ba0:	4b3c      	ldr	r3, [pc, #240]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	4939      	ldr	r1, [pc, #228]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d010      	beq.n	8002be0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	695a      	ldr	r2, [r3, #20]
 8002bc2:	4b34      	ldr	r3, [pc, #208]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d208      	bcs.n	8002be0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002bce:	4b31      	ldr	r3, [pc, #196]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	492e      	ldr	r1, [pc, #184]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0310 	and.w	r3, r3, #16
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d010      	beq.n	8002c0e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	699a      	ldr	r2, [r3, #24]
 8002bf0:	4b28      	ldr	r3, [pc, #160]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002bf2:	69db      	ldr	r3, [r3, #28]
 8002bf4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d208      	bcs.n	8002c0e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002bfc:	4b25      	ldr	r3, [pc, #148]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002bfe:	69db      	ldr	r3, [r3, #28]
 8002c00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	4922      	ldr	r1, [pc, #136]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0320 	and.w	r3, r3, #32
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d010      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	69da      	ldr	r2, [r3, #28]
 8002c1e:	4b1d      	ldr	r3, [pc, #116]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d208      	bcs.n	8002c3c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002c2a:	4b1a      	ldr	r3, [pc, #104]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	4917      	ldr	r1, [pc, #92]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c3c:	f000 f834 	bl	8002ca8 <HAL_RCC_GetSysClockFreq>
 8002c40:	4602      	mov	r2, r0
 8002c42:	4b14      	ldr	r3, [pc, #80]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	0a1b      	lsrs	r3, r3, #8
 8002c48:	f003 030f 	and.w	r3, r3, #15
 8002c4c:	4912      	ldr	r1, [pc, #72]	; (8002c98 <HAL_RCC_ClockConfig+0x35c>)
 8002c4e:	5ccb      	ldrb	r3, [r1, r3]
 8002c50:	f003 031f 	and.w	r3, r3, #31
 8002c54:	fa22 f303 	lsr.w	r3, r2, r3
 8002c58:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c5a:	4b0e      	ldr	r3, [pc, #56]	; (8002c94 <HAL_RCC_ClockConfig+0x358>)
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	f003 030f 	and.w	r3, r3, #15
 8002c62:	4a0d      	ldr	r2, [pc, #52]	; (8002c98 <HAL_RCC_ClockConfig+0x35c>)
 8002c64:	5cd3      	ldrb	r3, [r2, r3]
 8002c66:	f003 031f 	and.w	r3, r3, #31
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c70:	4a0a      	ldr	r2, [pc, #40]	; (8002c9c <HAL_RCC_ClockConfig+0x360>)
 8002c72:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002c74:	4a0a      	ldr	r2, [pc, #40]	; (8002ca0 <HAL_RCC_ClockConfig+0x364>)
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <HAL_RCC_ClockConfig+0x368>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fe fee0 	bl	8001a44 <HAL_InitTick>
 8002c84:	4603      	mov	r3, r0
 8002c86:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3718      	adds	r7, #24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	58024400 	.word	0x58024400
 8002c98:	08006e9c 	.word	0x08006e9c
 8002c9c:	24000014 	.word	0x24000014
 8002ca0:	24000010 	.word	0x24000010
 8002ca4:	24000018 	.word	0x24000018

08002ca8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b089      	sub	sp, #36	; 0x24
 8002cac:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cae:	4bb3      	ldr	r3, [pc, #716]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002cb6:	2b18      	cmp	r3, #24
 8002cb8:	f200 8155 	bhi.w	8002f66 <HAL_RCC_GetSysClockFreq+0x2be>
 8002cbc:	a201      	add	r2, pc, #4	; (adr r2, 8002cc4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc2:	bf00      	nop
 8002cc4:	08002d29 	.word	0x08002d29
 8002cc8:	08002f67 	.word	0x08002f67
 8002ccc:	08002f67 	.word	0x08002f67
 8002cd0:	08002f67 	.word	0x08002f67
 8002cd4:	08002f67 	.word	0x08002f67
 8002cd8:	08002f67 	.word	0x08002f67
 8002cdc:	08002f67 	.word	0x08002f67
 8002ce0:	08002f67 	.word	0x08002f67
 8002ce4:	08002d4f 	.word	0x08002d4f
 8002ce8:	08002f67 	.word	0x08002f67
 8002cec:	08002f67 	.word	0x08002f67
 8002cf0:	08002f67 	.word	0x08002f67
 8002cf4:	08002f67 	.word	0x08002f67
 8002cf8:	08002f67 	.word	0x08002f67
 8002cfc:	08002f67 	.word	0x08002f67
 8002d00:	08002f67 	.word	0x08002f67
 8002d04:	08002d55 	.word	0x08002d55
 8002d08:	08002f67 	.word	0x08002f67
 8002d0c:	08002f67 	.word	0x08002f67
 8002d10:	08002f67 	.word	0x08002f67
 8002d14:	08002f67 	.word	0x08002f67
 8002d18:	08002f67 	.word	0x08002f67
 8002d1c:	08002f67 	.word	0x08002f67
 8002d20:	08002f67 	.word	0x08002f67
 8002d24:	08002d5b 	.word	0x08002d5b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d28:	4b94      	ldr	r3, [pc, #592]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0320 	and.w	r3, r3, #32
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d009      	beq.n	8002d48 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002d34:	4b91      	ldr	r3, [pc, #580]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	08db      	lsrs	r3, r3, #3
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	4a90      	ldr	r2, [pc, #576]	; (8002f80 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002d40:	fa22 f303 	lsr.w	r3, r2, r3
 8002d44:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002d46:	e111      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002d48:	4b8d      	ldr	r3, [pc, #564]	; (8002f80 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002d4a:	61bb      	str	r3, [r7, #24]
    break;
 8002d4c:	e10e      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002d4e:	4b8d      	ldr	r3, [pc, #564]	; (8002f84 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002d50:	61bb      	str	r3, [r7, #24]
    break;
 8002d52:	e10b      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002d54:	4b8c      	ldr	r3, [pc, #560]	; (8002f88 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002d56:	61bb      	str	r3, [r7, #24]
    break;
 8002d58:	e108      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002d5a:	4b88      	ldr	r3, [pc, #544]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002d64:	4b85      	ldr	r3, [pc, #532]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d68:	091b      	lsrs	r3, r3, #4
 8002d6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d6e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002d70:	4b82      	ldr	r3, [pc, #520]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002d7a:	4b80      	ldr	r3, [pc, #512]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d7e:	08db      	lsrs	r3, r3, #3
 8002d80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	fb02 f303 	mul.w	r3, r2, r3
 8002d8a:	ee07 3a90 	vmov	s15, r3
 8002d8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d92:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f000 80e1 	beq.w	8002f60 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	f000 8083 	beq.w	8002eac <HAL_RCC_GetSysClockFreq+0x204>
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	f200 80a1 	bhi.w	8002ef0 <HAL_RCC_GetSysClockFreq+0x248>
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d003      	beq.n	8002dbc <HAL_RCC_GetSysClockFreq+0x114>
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d056      	beq.n	8002e68 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002dba:	e099      	b.n	8002ef0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002dbc:	4b6f      	ldr	r3, [pc, #444]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0320 	and.w	r3, r3, #32
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d02d      	beq.n	8002e24 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002dc8:	4b6c      	ldr	r3, [pc, #432]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	08db      	lsrs	r3, r3, #3
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	4a6b      	ldr	r2, [pc, #428]	; (8002f80 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	ee07 3a90 	vmov	s15, r3
 8002de0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	ee07 3a90 	vmov	s15, r3
 8002dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002df2:	4b62      	ldr	r3, [pc, #392]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dfa:	ee07 3a90 	vmov	s15, r3
 8002dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e02:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e06:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002f8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e1e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8002e22:	e087      	b.n	8002f34 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	ee07 3a90 	vmov	s15, r3
 8002e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e2e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002f90 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e36:	4b51      	ldr	r3, [pc, #324]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e3e:	ee07 3a90 	vmov	s15, r3
 8002e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e46:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e4a:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002f8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002e66:	e065      	b.n	8002f34 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	ee07 3a90 	vmov	s15, r3
 8002e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e72:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002f94 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002e76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e7a:	4b40      	ldr	r3, [pc, #256]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e82:	ee07 3a90 	vmov	s15, r3
 8002e86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e8e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002f8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002e9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ea6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002eaa:	e043      	b.n	8002f34 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	ee07 3a90 	vmov	s15, r3
 8002eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eb6:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002f98 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002eba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ebe:	4b2f      	ldr	r3, [pc, #188]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ec6:	ee07 3a90 	vmov	s15, r3
 8002eca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ece:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ed2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002f8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ed6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002eda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ede:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002ee2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002eee:	e021      	b.n	8002f34 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	ee07 3a90 	vmov	s15, r3
 8002ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002efa:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002f94 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002efe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f02:	4b1e      	ldr	r3, [pc, #120]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f0a:	ee07 3a90 	vmov	s15, r3
 8002f0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f12:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f16:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002f8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002f26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002f32:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8002f34:	4b11      	ldr	r3, [pc, #68]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f38:	0a5b      	lsrs	r3, r3, #9
 8002f3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f3e:	3301      	adds	r3, #1
 8002f40:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	ee07 3a90 	vmov	s15, r3
 8002f48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002f4c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f58:	ee17 3a90 	vmov	r3, s15
 8002f5c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8002f5e:	e005      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	61bb      	str	r3, [r7, #24]
    break;
 8002f64:	e002      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8002f66:	4b07      	ldr	r3, [pc, #28]	; (8002f84 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f68:	61bb      	str	r3, [r7, #24]
    break;
 8002f6a:	bf00      	nop
  }

  return sysclockfreq;
 8002f6c:	69bb      	ldr	r3, [r7, #24]
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3724      	adds	r7, #36	; 0x24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	58024400 	.word	0x58024400
 8002f80:	03d09000 	.word	0x03d09000
 8002f84:	003d0900 	.word	0x003d0900
 8002f88:	017d7840 	.word	0x017d7840
 8002f8c:	46000000 	.word	0x46000000
 8002f90:	4c742400 	.word	0x4c742400
 8002f94:	4a742400 	.word	0x4a742400
 8002f98:	4bbebc20 	.word	0x4bbebc20

08002f9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002fa2:	f7ff fe81 	bl	8002ca8 <HAL_RCC_GetSysClockFreq>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	4b10      	ldr	r3, [pc, #64]	; (8002fec <HAL_RCC_GetHCLKFreq+0x50>)
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	0a1b      	lsrs	r3, r3, #8
 8002fae:	f003 030f 	and.w	r3, r3, #15
 8002fb2:	490f      	ldr	r1, [pc, #60]	; (8002ff0 <HAL_RCC_GetHCLKFreq+0x54>)
 8002fb4:	5ccb      	ldrb	r3, [r1, r3]
 8002fb6:	f003 031f 	and.w	r3, r3, #31
 8002fba:	fa22 f303 	lsr.w	r3, r2, r3
 8002fbe:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <HAL_RCC_GetHCLKFreq+0x50>)
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	f003 030f 	and.w	r3, r3, #15
 8002fc8:	4a09      	ldr	r2, [pc, #36]	; (8002ff0 <HAL_RCC_GetHCLKFreq+0x54>)
 8002fca:	5cd3      	ldrb	r3, [r2, r3]
 8002fcc:	f003 031f 	and.w	r3, r3, #31
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002fd6:	4a07      	ldr	r2, [pc, #28]	; (8002ff4 <HAL_RCC_GetHCLKFreq+0x58>)
 8002fd8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002fda:	4a07      	ldr	r2, [pc, #28]	; (8002ff8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002fe0:	4b04      	ldr	r3, [pc, #16]	; (8002ff4 <HAL_RCC_GetHCLKFreq+0x58>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	58024400 	.word	0x58024400
 8002ff0:	08006e9c 	.word	0x08006e9c
 8002ff4:	24000014 	.word	0x24000014
 8002ff8:	24000010 	.word	0x24000010

08002ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003000:	f7ff ffcc 	bl	8002f9c <HAL_RCC_GetHCLKFreq>
 8003004:	4602      	mov	r2, r0
 8003006:	4b06      	ldr	r3, [pc, #24]	; (8003020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003008:	69db      	ldr	r3, [r3, #28]
 800300a:	091b      	lsrs	r3, r3, #4
 800300c:	f003 0307 	and.w	r3, r3, #7
 8003010:	4904      	ldr	r1, [pc, #16]	; (8003024 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003012:	5ccb      	ldrb	r3, [r1, r3]
 8003014:	f003 031f 	and.w	r3, r3, #31
 8003018:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800301c:	4618      	mov	r0, r3
 800301e:	bd80      	pop	{r7, pc}
 8003020:	58024400 	.word	0x58024400
 8003024:	08006e9c 	.word	0x08006e9c

08003028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800302c:	f7ff ffb6 	bl	8002f9c <HAL_RCC_GetHCLKFreq>
 8003030:	4602      	mov	r2, r0
 8003032:	4b06      	ldr	r3, [pc, #24]	; (800304c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	0a1b      	lsrs	r3, r3, #8
 8003038:	f003 0307 	and.w	r3, r3, #7
 800303c:	4904      	ldr	r1, [pc, #16]	; (8003050 <HAL_RCC_GetPCLK2Freq+0x28>)
 800303e:	5ccb      	ldrb	r3, [r1, r3]
 8003040:	f003 031f 	and.w	r3, r3, #31
 8003044:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003048:	4618      	mov	r0, r3
 800304a:	bd80      	pop	{r7, pc}
 800304c:	58024400 	.word	0x58024400
 8003050:	08006e9c 	.word	0x08006e9c

08003054 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800305c:	2300      	movs	r3, #0
 800305e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003060:	2300      	movs	r3, #0
 8003062:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d03f      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003074:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003078:	d02a      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800307a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800307e:	d824      	bhi.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003080:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003084:	d018      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003086:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800308a:	d81e      	bhi.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x76>
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003090:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003094:	d007      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003096:	e018      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003098:	4bab      	ldr	r3, [pc, #684]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800309a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800309c:	4aaa      	ldr	r2, [pc, #680]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800309e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80030a4:	e015      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	3304      	adds	r3, #4
 80030aa:	2102      	movs	r1, #2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f001 f9bf 	bl	8004430 <RCCEx_PLL2_Config>
 80030b2:	4603      	mov	r3, r0
 80030b4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80030b6:	e00c      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3324      	adds	r3, #36	; 0x24
 80030bc:	2102      	movs	r1, #2
 80030be:	4618      	mov	r0, r3
 80030c0:	f001 fa68 	bl	8004594 <RCCEx_PLL3_Config>
 80030c4:	4603      	mov	r3, r0
 80030c6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80030c8:	e003      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	75fb      	strb	r3, [r7, #23]
      break;
 80030ce:	e000      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80030d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030d2:	7dfb      	ldrb	r3, [r7, #23]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d109      	bne.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80030d8:	4b9b      	ldr	r3, [pc, #620]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80030da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80030e4:	4998      	ldr	r1, [pc, #608]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	650b      	str	r3, [r1, #80]	; 0x50
 80030ea:	e001      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ec:	7dfb      	ldrb	r3, [r7, #23]
 80030ee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d03d      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003100:	2b04      	cmp	r3, #4
 8003102:	d826      	bhi.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003104:	a201      	add	r2, pc, #4	; (adr r2, 800310c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8003106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800310a:	bf00      	nop
 800310c:	08003121 	.word	0x08003121
 8003110:	0800312f 	.word	0x0800312f
 8003114:	08003141 	.word	0x08003141
 8003118:	08003159 	.word	0x08003159
 800311c:	08003159 	.word	0x08003159
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003120:	4b89      	ldr	r3, [pc, #548]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003124:	4a88      	ldr	r2, [pc, #544]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003126:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800312a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800312c:	e015      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	3304      	adds	r3, #4
 8003132:	2100      	movs	r1, #0
 8003134:	4618      	mov	r0, r3
 8003136:	f001 f97b 	bl	8004430 <RCCEx_PLL2_Config>
 800313a:	4603      	mov	r3, r0
 800313c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800313e:	e00c      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3324      	adds	r3, #36	; 0x24
 8003144:	2100      	movs	r1, #0
 8003146:	4618      	mov	r0, r3
 8003148:	f001 fa24 	bl	8004594 <RCCEx_PLL3_Config>
 800314c:	4603      	mov	r3, r0
 800314e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003150:	e003      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	75fb      	strb	r3, [r7, #23]
      break;
 8003156:	e000      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003158:	bf00      	nop
    }

    if(ret == HAL_OK)
 800315a:	7dfb      	ldrb	r3, [r7, #23]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d109      	bne.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003160:	4b79      	ldr	r3, [pc, #484]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003162:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003164:	f023 0207 	bic.w	r2, r3, #7
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800316c:	4976      	ldr	r1, [pc, #472]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800316e:	4313      	orrs	r3, r2
 8003170:	650b      	str	r3, [r1, #80]	; 0x50
 8003172:	e001      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003174:	7dfb      	ldrb	r3, [r7, #23]
 8003176:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003180:	2b00      	cmp	r3, #0
 8003182:	d042      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003188:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800318c:	d02b      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800318e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003192:	d825      	bhi.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003194:	2bc0      	cmp	r3, #192	; 0xc0
 8003196:	d028      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003198:	2bc0      	cmp	r3, #192	; 0xc0
 800319a:	d821      	bhi.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800319c:	2b80      	cmp	r3, #128	; 0x80
 800319e:	d016      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80031a0:	2b80      	cmp	r3, #128	; 0x80
 80031a2:	d81d      	bhi.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80031a8:	2b40      	cmp	r3, #64	; 0x40
 80031aa:	d007      	beq.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80031ac:	e018      	b.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031ae:	4b66      	ldr	r3, [pc, #408]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80031b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b2:	4a65      	ldr	r2, [pc, #404]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80031b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031b8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80031ba:	e017      	b.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3304      	adds	r3, #4
 80031c0:	2100      	movs	r1, #0
 80031c2:	4618      	mov	r0, r3
 80031c4:	f001 f934 	bl	8004430 <RCCEx_PLL2_Config>
 80031c8:	4603      	mov	r3, r0
 80031ca:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80031cc:	e00e      	b.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3324      	adds	r3, #36	; 0x24
 80031d2:	2100      	movs	r1, #0
 80031d4:	4618      	mov	r0, r3
 80031d6:	f001 f9dd 	bl	8004594 <RCCEx_PLL3_Config>
 80031da:	4603      	mov	r3, r0
 80031dc:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80031de:	e005      	b.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	75fb      	strb	r3, [r7, #23]
      break;
 80031e4:	e002      	b.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80031e6:	bf00      	nop
 80031e8:	e000      	b.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80031ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031ec:	7dfb      	ldrb	r3, [r7, #23]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d109      	bne.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80031f2:	4b55      	ldr	r3, [pc, #340]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80031f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031f6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031fe:	4952      	ldr	r1, [pc, #328]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003200:	4313      	orrs	r3, r2
 8003202:	650b      	str	r3, [r1, #80]	; 0x50
 8003204:	e001      	b.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003206:	7dfb      	ldrb	r3, [r7, #23]
 8003208:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003212:	2b00      	cmp	r3, #0
 8003214:	d049      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800321c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003220:	d030      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003222:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003226:	d82a      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003228:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800322c:	d02c      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800322e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003232:	d824      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003234:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003238:	d018      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800323a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800323e:	d81e      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003240:	2b00      	cmp	r3, #0
 8003242:	d003      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003244:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003248:	d007      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800324a:	e018      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800324c:	4b3e      	ldr	r3, [pc, #248]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800324e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003250:	4a3d      	ldr	r2, [pc, #244]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003252:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003256:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003258:	e017      	b.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	3304      	adds	r3, #4
 800325e:	2100      	movs	r1, #0
 8003260:	4618      	mov	r0, r3
 8003262:	f001 f8e5 	bl	8004430 <RCCEx_PLL2_Config>
 8003266:	4603      	mov	r3, r0
 8003268:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800326a:	e00e      	b.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3324      	adds	r3, #36	; 0x24
 8003270:	2100      	movs	r1, #0
 8003272:	4618      	mov	r0, r3
 8003274:	f001 f98e 	bl	8004594 <RCCEx_PLL3_Config>
 8003278:	4603      	mov	r3, r0
 800327a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800327c:	e005      	b.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	75fb      	strb	r3, [r7, #23]
      break;
 8003282:	e002      	b.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003284:	bf00      	nop
 8003286:	e000      	b.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003288:	bf00      	nop
    }

    if(ret == HAL_OK)
 800328a:	7dfb      	ldrb	r3, [r7, #23]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10a      	bne.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003290:	4b2d      	ldr	r3, [pc, #180]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003294:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800329e:	492a      	ldr	r1, [pc, #168]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	658b      	str	r3, [r1, #88]	; 0x58
 80032a4:	e001      	b.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032a6:	7dfb      	ldrb	r3, [r7, #23]
 80032a8:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d04c      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80032bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032c0:	d030      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80032c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032c6:	d82a      	bhi.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80032c8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80032cc:	d02c      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80032ce:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80032d2:	d824      	bhi.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80032d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032d8:	d018      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80032da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032de:	d81e      	bhi.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d003      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x298>
 80032e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032e8:	d007      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80032ea:	e018      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032ec:	4b16      	ldr	r3, [pc, #88]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f0:	4a15      	ldr	r2, [pc, #84]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80032f8:	e017      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	3304      	adds	r3, #4
 80032fe:	2100      	movs	r1, #0
 8003300:	4618      	mov	r0, r3
 8003302:	f001 f895 	bl	8004430 <RCCEx_PLL2_Config>
 8003306:	4603      	mov	r3, r0
 8003308:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800330a:	e00e      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3324      	adds	r3, #36	; 0x24
 8003310:	2100      	movs	r1, #0
 8003312:	4618      	mov	r0, r3
 8003314:	f001 f93e 	bl	8004594 <RCCEx_PLL3_Config>
 8003318:	4603      	mov	r3, r0
 800331a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800331c:	e005      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	75fb      	strb	r3, [r7, #23]
      break;
 8003322:	e002      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003324:	bf00      	nop
 8003326:	e000      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003328:	bf00      	nop
    }

    if(ret == HAL_OK)
 800332a:	7dfb      	ldrb	r3, [r7, #23]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d10d      	bne.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003330:	4b05      	ldr	r3, [pc, #20]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003334:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800333e:	4902      	ldr	r1, [pc, #8]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003340:	4313      	orrs	r3, r2
 8003342:	658b      	str	r3, [r1, #88]	; 0x58
 8003344:	e004      	b.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8003346:	bf00      	nop
 8003348:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800334c:	7dfb      	ldrb	r3, [r7, #23]
 800334e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d032      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003360:	2b30      	cmp	r3, #48	; 0x30
 8003362:	d01c      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003364:	2b30      	cmp	r3, #48	; 0x30
 8003366:	d817      	bhi.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8003368:	2b20      	cmp	r3, #32
 800336a:	d00c      	beq.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800336c:	2b20      	cmp	r3, #32
 800336e:	d813      	bhi.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8003370:	2b00      	cmp	r3, #0
 8003372:	d016      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003374:	2b10      	cmp	r3, #16
 8003376:	d10f      	bne.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003378:	4baf      	ldr	r3, [pc, #700]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800337a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337c:	4aae      	ldr	r2, [pc, #696]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800337e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003382:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003384:	e00e      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	3304      	adds	r3, #4
 800338a:	2102      	movs	r1, #2
 800338c:	4618      	mov	r0, r3
 800338e:	f001 f84f 	bl	8004430 <RCCEx_PLL2_Config>
 8003392:	4603      	mov	r3, r0
 8003394:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003396:	e005      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	75fb      	strb	r3, [r7, #23]
      break;
 800339c:	e002      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800339e:	bf00      	nop
 80033a0:	e000      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80033a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033a4:	7dfb      	ldrb	r3, [r7, #23]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d109      	bne.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80033aa:	4ba3      	ldr	r3, [pc, #652]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80033ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ae:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033b6:	49a0      	ldr	r1, [pc, #640]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	64cb      	str	r3, [r1, #76]	; 0x4c
 80033bc:	e001      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033be:	7dfb      	ldrb	r3, [r7, #23]
 80033c0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d047      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033d6:	d030      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 80033d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033dc:	d82a      	bhi.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80033de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80033e2:	d02c      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80033e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80033e8:	d824      	bhi.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80033ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033ee:	d018      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 80033f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033f4:	d81e      	bhi.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80033fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033fe:	d007      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8003400:	e018      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003402:	4b8d      	ldr	r3, [pc, #564]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003406:	4a8c      	ldr	r2, [pc, #560]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800340c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800340e:	e017      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	3304      	adds	r3, #4
 8003414:	2100      	movs	r1, #0
 8003416:	4618      	mov	r0, r3
 8003418:	f001 f80a 	bl	8004430 <RCCEx_PLL2_Config>
 800341c:	4603      	mov	r3, r0
 800341e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003420:	e00e      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	3324      	adds	r3, #36	; 0x24
 8003426:	2100      	movs	r1, #0
 8003428:	4618      	mov	r0, r3
 800342a:	f001 f8b3 	bl	8004594 <RCCEx_PLL3_Config>
 800342e:	4603      	mov	r3, r0
 8003430:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003432:	e005      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	75fb      	strb	r3, [r7, #23]
      break;
 8003438:	e002      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800343a:	bf00      	nop
 800343c:	e000      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800343e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003440:	7dfb      	ldrb	r3, [r7, #23]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d109      	bne.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003446:	4b7c      	ldr	r3, [pc, #496]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800344a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003452:	4979      	ldr	r1, [pc, #484]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003454:	4313      	orrs	r3, r2
 8003456:	650b      	str	r3, [r1, #80]	; 0x50
 8003458:	e001      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800345a:	7dfb      	ldrb	r3, [r7, #23]
 800345c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d049      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800346e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003472:	d02e      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8003474:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003478:	d828      	bhi.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x478>
 800347a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800347e:	d02a      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8003480:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003484:	d822      	bhi.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003486:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800348a:	d026      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x486>
 800348c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003490:	d81c      	bhi.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003492:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003496:	d010      	beq.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x466>
 8003498:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800349c:	d816      	bhi.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x478>
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d01d      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x48a>
 80034a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034a6:	d111      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3304      	adds	r3, #4
 80034ac:	2101      	movs	r1, #1
 80034ae:	4618      	mov	r0, r3
 80034b0:	f000 ffbe 	bl	8004430 <RCCEx_PLL2_Config>
 80034b4:	4603      	mov	r3, r0
 80034b6:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80034b8:	e012      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	3324      	adds	r3, #36	; 0x24
 80034be:	2101      	movs	r1, #1
 80034c0:	4618      	mov	r0, r3
 80034c2:	f001 f867 	bl	8004594 <RCCEx_PLL3_Config>
 80034c6:	4603      	mov	r3, r0
 80034c8:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80034ca:	e009      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	75fb      	strb	r3, [r7, #23]
      break;
 80034d0:	e006      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80034d2:	bf00      	nop
 80034d4:	e004      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80034d6:	bf00      	nop
 80034d8:	e002      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80034da:	bf00      	nop
 80034dc:	e000      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80034de:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034e0:	7dfb      	ldrb	r3, [r7, #23]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d109      	bne.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80034e6:	4b54      	ldr	r3, [pc, #336]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80034e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034ea:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034f2:	4951      	ldr	r1, [pc, #324]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	650b      	str	r3, [r1, #80]	; 0x50
 80034f8:	e001      	b.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034fa:	7dfb      	ldrb	r3, [r7, #23]
 80034fc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d04b      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003510:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003514:	d02e      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8003516:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800351a:	d828      	bhi.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800351c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003520:	d02a      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003522:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003526:	d822      	bhi.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003528:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800352c:	d026      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x528>
 800352e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003532:	d81c      	bhi.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003534:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003538:	d010      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x508>
 800353a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800353e:	d816      	bhi.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003540:	2b00      	cmp	r3, #0
 8003542:	d01d      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8003544:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003548:	d111      	bne.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	3304      	adds	r3, #4
 800354e:	2101      	movs	r1, #1
 8003550:	4618      	mov	r0, r3
 8003552:	f000 ff6d 	bl	8004430 <RCCEx_PLL2_Config>
 8003556:	4603      	mov	r3, r0
 8003558:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800355a:	e012      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	3324      	adds	r3, #36	; 0x24
 8003560:	2101      	movs	r1, #1
 8003562:	4618      	mov	r0, r3
 8003564:	f001 f816 	bl	8004594 <RCCEx_PLL3_Config>
 8003568:	4603      	mov	r3, r0
 800356a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800356c:	e009      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	75fb      	strb	r3, [r7, #23]
      break;
 8003572:	e006      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003574:	bf00      	nop
 8003576:	e004      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003578:	bf00      	nop
 800357a:	e002      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800357c:	bf00      	nop
 800357e:	e000      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003580:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003582:	7dfb      	ldrb	r3, [r7, #23]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10a      	bne.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003588:	4b2b      	ldr	r3, [pc, #172]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800358a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800358c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003596:	4928      	ldr	r1, [pc, #160]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003598:	4313      	orrs	r3, r2
 800359a:	658b      	str	r3, [r1, #88]	; 0x58
 800359c:	e001      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800359e:	7dfb      	ldrb	r3, [r7, #23]
 80035a0:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d02f      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035b6:	d00e      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 80035b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035bc:	d814      	bhi.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d015      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80035c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80035c6:	d10f      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035c8:	4b1b      	ldr	r3, [pc, #108]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80035ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035cc:	4a1a      	ldr	r2, [pc, #104]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80035ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035d2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80035d4:	e00c      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	3304      	adds	r3, #4
 80035da:	2101      	movs	r1, #1
 80035dc:	4618      	mov	r0, r3
 80035de:	f000 ff27 	bl	8004430 <RCCEx_PLL2_Config>
 80035e2:	4603      	mov	r3, r0
 80035e4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80035e6:	e003      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	75fb      	strb	r3, [r7, #23]
      break;
 80035ec:	e000      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80035ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035f0:	7dfb      	ldrb	r3, [r7, #23]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d109      	bne.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80035f6:	4b10      	ldr	r3, [pc, #64]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80035f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035fa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003602:	490d      	ldr	r1, [pc, #52]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003604:	4313      	orrs	r3, r2
 8003606:	650b      	str	r3, [r1, #80]	; 0x50
 8003608:	e001      	b.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800360a:	7dfb      	ldrb	r3, [r7, #23]
 800360c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d033      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361e:	2b03      	cmp	r3, #3
 8003620:	d81c      	bhi.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003622:	a201      	add	r2, pc, #4	; (adr r2, 8003628 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8003624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003628:	08003663 	.word	0x08003663
 800362c:	0800363d 	.word	0x0800363d
 8003630:	0800364b 	.word	0x0800364b
 8003634:	08003663 	.word	0x08003663
 8003638:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800363c:	4bb8      	ldr	r3, [pc, #736]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800363e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003640:	4ab7      	ldr	r2, [pc, #732]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003642:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003646:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003648:	e00c      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3304      	adds	r3, #4
 800364e:	2102      	movs	r1, #2
 8003650:	4618      	mov	r0, r3
 8003652:	f000 feed 	bl	8004430 <RCCEx_PLL2_Config>
 8003656:	4603      	mov	r3, r0
 8003658:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800365a:	e003      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	75fb      	strb	r3, [r7, #23]
      break;
 8003660:	e000      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003662:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003664:	7dfb      	ldrb	r3, [r7, #23]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d109      	bne.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800366a:	4bad      	ldr	r3, [pc, #692]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800366c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800366e:	f023 0203 	bic.w	r2, r3, #3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003676:	49aa      	ldr	r1, [pc, #680]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003678:	4313      	orrs	r3, r2
 800367a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800367c:	e001      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800367e:	7dfb      	ldrb	r3, [r7, #23]
 8003680:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800368a:	2b00      	cmp	r3, #0
 800368c:	f000 8086 	beq.w	800379c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003690:	4ba4      	ldr	r3, [pc, #656]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4aa3      	ldr	r2, [pc, #652]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003696:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800369a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800369c:	f7fe fa1c 	bl	8001ad8 <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036a2:	e009      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a4:	f7fe fa18 	bl	8001ad8 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b64      	cmp	r3, #100	; 0x64
 80036b0:	d902      	bls.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	75fb      	strb	r3, [r7, #23]
        break;
 80036b6:	e005      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036b8:	4b9a      	ldr	r3, [pc, #616]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d0ef      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80036c4:	7dfb      	ldrb	r3, [r7, #23]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d166      	bne.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80036ca:	4b95      	ldr	r3, [pc, #596]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80036cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80036d4:	4053      	eors	r3, r2
 80036d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d013      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036de:	4b90      	ldr	r3, [pc, #576]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80036e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036e6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036e8:	4b8d      	ldr	r3, [pc, #564]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80036ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ec:	4a8c      	ldr	r2, [pc, #560]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80036ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036f2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036f4:	4b8a      	ldr	r3, [pc, #552]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80036f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f8:	4a89      	ldr	r2, [pc, #548]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80036fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036fe:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003700:	4a87      	ldr	r2, [pc, #540]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800370c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003710:	d115      	bne.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003712:	f7fe f9e1 	bl	8001ad8 <HAL_GetTick>
 8003716:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003718:	e00b      	b.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800371a:	f7fe f9dd 	bl	8001ad8 <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	f241 3288 	movw	r2, #5000	; 0x1388
 8003728:	4293      	cmp	r3, r2
 800372a:	d902      	bls.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	75fb      	strb	r3, [r7, #23]
            break;
 8003730:	e005      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003732:	4b7b      	ldr	r3, [pc, #492]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d0ed      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800373e:	7dfb      	ldrb	r3, [r7, #23]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d126      	bne.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800374a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800374e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003752:	d10d      	bne.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003754:	4b72      	ldr	r3, [pc, #456]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003762:	0919      	lsrs	r1, r3, #4
 8003764:	4b70      	ldr	r3, [pc, #448]	; (8003928 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8003766:	400b      	ands	r3, r1
 8003768:	496d      	ldr	r1, [pc, #436]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800376a:	4313      	orrs	r3, r2
 800376c:	610b      	str	r3, [r1, #16]
 800376e:	e005      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8003770:	4b6b      	ldr	r3, [pc, #428]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	4a6a      	ldr	r2, [pc, #424]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003776:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800377a:	6113      	str	r3, [r2, #16]
 800377c:	4b68      	ldr	r3, [pc, #416]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800377e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003786:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800378a:	4965      	ldr	r1, [pc, #404]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800378c:	4313      	orrs	r3, r2
 800378e:	670b      	str	r3, [r1, #112]	; 0x70
 8003790:	e004      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003792:	7dfb      	ldrb	r3, [r7, #23]
 8003794:	75bb      	strb	r3, [r7, #22]
 8003796:	e001      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003798:	7dfb      	ldrb	r3, [r7, #23]
 800379a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d07e      	beq.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037ac:	2b28      	cmp	r3, #40	; 0x28
 80037ae:	d867      	bhi.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80037b0:	a201      	add	r2, pc, #4	; (adr r2, 80037b8 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80037b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b6:	bf00      	nop
 80037b8:	08003887 	.word	0x08003887
 80037bc:	08003881 	.word	0x08003881
 80037c0:	08003881 	.word	0x08003881
 80037c4:	08003881 	.word	0x08003881
 80037c8:	08003881 	.word	0x08003881
 80037cc:	08003881 	.word	0x08003881
 80037d0:	08003881 	.word	0x08003881
 80037d4:	08003881 	.word	0x08003881
 80037d8:	0800385d 	.word	0x0800385d
 80037dc:	08003881 	.word	0x08003881
 80037e0:	08003881 	.word	0x08003881
 80037e4:	08003881 	.word	0x08003881
 80037e8:	08003881 	.word	0x08003881
 80037ec:	08003881 	.word	0x08003881
 80037f0:	08003881 	.word	0x08003881
 80037f4:	08003881 	.word	0x08003881
 80037f8:	0800386f 	.word	0x0800386f
 80037fc:	08003881 	.word	0x08003881
 8003800:	08003881 	.word	0x08003881
 8003804:	08003881 	.word	0x08003881
 8003808:	08003881 	.word	0x08003881
 800380c:	08003881 	.word	0x08003881
 8003810:	08003881 	.word	0x08003881
 8003814:	08003881 	.word	0x08003881
 8003818:	08003887 	.word	0x08003887
 800381c:	08003881 	.word	0x08003881
 8003820:	08003881 	.word	0x08003881
 8003824:	08003881 	.word	0x08003881
 8003828:	08003881 	.word	0x08003881
 800382c:	08003881 	.word	0x08003881
 8003830:	08003881 	.word	0x08003881
 8003834:	08003881 	.word	0x08003881
 8003838:	08003887 	.word	0x08003887
 800383c:	08003881 	.word	0x08003881
 8003840:	08003881 	.word	0x08003881
 8003844:	08003881 	.word	0x08003881
 8003848:	08003881 	.word	0x08003881
 800384c:	08003881 	.word	0x08003881
 8003850:	08003881 	.word	0x08003881
 8003854:	08003881 	.word	0x08003881
 8003858:	08003887 	.word	0x08003887
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	3304      	adds	r3, #4
 8003860:	2101      	movs	r1, #1
 8003862:	4618      	mov	r0, r3
 8003864:	f000 fde4 	bl	8004430 <RCCEx_PLL2_Config>
 8003868:	4603      	mov	r3, r0
 800386a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800386c:	e00c      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	3324      	adds	r3, #36	; 0x24
 8003872:	2101      	movs	r1, #1
 8003874:	4618      	mov	r0, r3
 8003876:	f000 fe8d 	bl	8004594 <RCCEx_PLL3_Config>
 800387a:	4603      	mov	r3, r0
 800387c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800387e:	e003      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	75fb      	strb	r3, [r7, #23]
      break;
 8003884:	e000      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8003886:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003888:	7dfb      	ldrb	r3, [r7, #23]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d109      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800388e:	4b24      	ldr	r3, [pc, #144]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003892:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800389a:	4921      	ldr	r1, [pc, #132]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800389c:	4313      	orrs	r3, r2
 800389e:	654b      	str	r3, [r1, #84]	; 0x54
 80038a0:	e001      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038a2:	7dfb      	ldrb	r3, [r7, #23]
 80038a4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d03e      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038b6:	2b05      	cmp	r3, #5
 80038b8:	d820      	bhi.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 80038ba:	a201      	add	r2, pc, #4	; (adr r2, 80038c0 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 80038bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c0:	08003903 	.word	0x08003903
 80038c4:	080038d9 	.word	0x080038d9
 80038c8:	080038eb 	.word	0x080038eb
 80038cc:	08003903 	.word	0x08003903
 80038d0:	08003903 	.word	0x08003903
 80038d4:	08003903 	.word	0x08003903
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	3304      	adds	r3, #4
 80038dc:	2101      	movs	r1, #1
 80038de:	4618      	mov	r0, r3
 80038e0:	f000 fda6 	bl	8004430 <RCCEx_PLL2_Config>
 80038e4:	4603      	mov	r3, r0
 80038e6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80038e8:	e00c      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	3324      	adds	r3, #36	; 0x24
 80038ee:	2101      	movs	r1, #1
 80038f0:	4618      	mov	r0, r3
 80038f2:	f000 fe4f 	bl	8004594 <RCCEx_PLL3_Config>
 80038f6:	4603      	mov	r3, r0
 80038f8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80038fa:	e003      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	75fb      	strb	r3, [r7, #23]
      break;
 8003900:	e000      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8003902:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003904:	7dfb      	ldrb	r3, [r7, #23]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d110      	bne.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800390a:	4b05      	ldr	r3, [pc, #20]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800390c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800390e:	f023 0207 	bic.w	r2, r3, #7
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003916:	4902      	ldr	r1, [pc, #8]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003918:	4313      	orrs	r3, r2
 800391a:	654b      	str	r3, [r1, #84]	; 0x54
 800391c:	e008      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800391e:	bf00      	nop
 8003920:	58024400 	.word	0x58024400
 8003924:	58024800 	.word	0x58024800
 8003928:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800392c:	7dfb      	ldrb	r3, [r7, #23]
 800392e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	2b00      	cmp	r3, #0
 800393a:	d039      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003942:	2b05      	cmp	r3, #5
 8003944:	d820      	bhi.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8003946:	a201      	add	r2, pc, #4	; (adr r2, 800394c <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8003948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394c:	0800398f 	.word	0x0800398f
 8003950:	08003965 	.word	0x08003965
 8003954:	08003977 	.word	0x08003977
 8003958:	0800398f 	.word	0x0800398f
 800395c:	0800398f 	.word	0x0800398f
 8003960:	0800398f 	.word	0x0800398f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3304      	adds	r3, #4
 8003968:	2101      	movs	r1, #1
 800396a:	4618      	mov	r0, r3
 800396c:	f000 fd60 	bl	8004430 <RCCEx_PLL2_Config>
 8003970:	4603      	mov	r3, r0
 8003972:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003974:	e00c      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	3324      	adds	r3, #36	; 0x24
 800397a:	2101      	movs	r1, #1
 800397c:	4618      	mov	r0, r3
 800397e:	f000 fe09 	bl	8004594 <RCCEx_PLL3_Config>
 8003982:	4603      	mov	r3, r0
 8003984:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003986:	e003      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	75fb      	strb	r3, [r7, #23]
      break;
 800398c:	e000      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800398e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003990:	7dfb      	ldrb	r3, [r7, #23]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10a      	bne.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003996:	4bb7      	ldr	r3, [pc, #732]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800399a:	f023 0207 	bic.w	r2, r3, #7
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039a4:	49b3      	ldr	r1, [pc, #716]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	658b      	str	r3, [r1, #88]	; 0x58
 80039aa:	e001      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039ac:	7dfb      	ldrb	r3, [r7, #23]
 80039ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0320 	and.w	r3, r3, #32
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d04b      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039c6:	d02e      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 80039c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039cc:	d828      	bhi.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80039ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d2:	d02a      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80039d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d8:	d822      	bhi.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80039da:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80039de:	d026      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80039e0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80039e4:	d81c      	bhi.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80039e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039ea:	d010      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80039ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039f0:	d816      	bhi.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d01d      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80039f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039fa:	d111      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	3304      	adds	r3, #4
 8003a00:	2100      	movs	r1, #0
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 fd14 	bl	8004430 <RCCEx_PLL2_Config>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003a0c:	e012      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3324      	adds	r3, #36	; 0x24
 8003a12:	2102      	movs	r1, #2
 8003a14:	4618      	mov	r0, r3
 8003a16:	f000 fdbd 	bl	8004594 <RCCEx_PLL3_Config>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003a1e:	e009      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	75fb      	strb	r3, [r7, #23]
      break;
 8003a24:	e006      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8003a26:	bf00      	nop
 8003a28:	e004      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8003a2a:	bf00      	nop
 8003a2c:	e002      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8003a2e:	bf00      	nop
 8003a30:	e000      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8003a32:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a34:	7dfb      	ldrb	r3, [r7, #23]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10a      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a3a:	4b8e      	ldr	r3, [pc, #568]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a3e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a48:	498a      	ldr	r1, [pc, #552]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	654b      	str	r3, [r1, #84]	; 0x54
 8003a4e:	e001      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a50:	7dfb      	ldrb	r3, [r7, #23]
 8003a52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d04b      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003a66:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003a6a:	d02e      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8003a6c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003a70:	d828      	bhi.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a76:	d02a      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8003a78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a7c:	d822      	bhi.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003a7e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a82:	d026      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003a84:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a88:	d81c      	bhi.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003a8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a8e:	d010      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8003a90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a94:	d816      	bhi.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d01d      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8003a9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a9e:	d111      	bne.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	3304      	adds	r3, #4
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 fcc2 	bl	8004430 <RCCEx_PLL2_Config>
 8003aac:	4603      	mov	r3, r0
 8003aae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003ab0:	e012      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	3324      	adds	r3, #36	; 0x24
 8003ab6:	2102      	movs	r1, #2
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f000 fd6b 	bl	8004594 <RCCEx_PLL3_Config>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003ac2:	e009      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	75fb      	strb	r3, [r7, #23]
      break;
 8003ac8:	e006      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8003aca:	bf00      	nop
 8003acc:	e004      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8003ace:	bf00      	nop
 8003ad0:	e002      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8003ad2:	bf00      	nop
 8003ad4:	e000      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8003ad6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ad8:	7dfb      	ldrb	r3, [r7, #23]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10a      	bne.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ade:	4b65      	ldr	r3, [pc, #404]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ae2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003aec:	4961      	ldr	r1, [pc, #388]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	658b      	str	r3, [r1, #88]	; 0x58
 8003af2:	e001      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af4:	7dfb      	ldrb	r3, [r7, #23]
 8003af6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d04b      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b0a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003b0e:	d02e      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8003b10:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003b14:	d828      	bhi.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8003b16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b1a:	d02a      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8003b1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b20:	d822      	bhi.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8003b22:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003b26:	d026      	beq.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8003b28:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003b2c:	d81c      	bhi.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8003b2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b32:	d010      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8003b34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b38:	d816      	bhi.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d01d      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8003b3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b42:	d111      	bne.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	3304      	adds	r3, #4
 8003b48:	2100      	movs	r1, #0
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f000 fc70 	bl	8004430 <RCCEx_PLL2_Config>
 8003b50:	4603      	mov	r3, r0
 8003b52:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003b54:	e012      	b.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	3324      	adds	r3, #36	; 0x24
 8003b5a:	2102      	movs	r1, #2
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f000 fd19 	bl	8004594 <RCCEx_PLL3_Config>
 8003b62:	4603      	mov	r3, r0
 8003b64:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003b66:	e009      	b.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	75fb      	strb	r3, [r7, #23]
      break;
 8003b6c:	e006      	b.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8003b6e:	bf00      	nop
 8003b70:	e004      	b.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8003b72:	bf00      	nop
 8003b74:	e002      	b.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8003b76:	bf00      	nop
 8003b78:	e000      	b.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8003b7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b7c:	7dfb      	ldrb	r3, [r7, #23]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d10a      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003b82:	4b3c      	ldr	r3, [pc, #240]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b90:	4938      	ldr	r1, [pc, #224]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	658b      	str	r3, [r1, #88]	; 0x58
 8003b96:	e001      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b98:	7dfb      	ldrb	r3, [r7, #23]
 8003b9a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0308 	and.w	r3, r3, #8
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d01a      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bb2:	d10a      	bne.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3324      	adds	r3, #36	; 0x24
 8003bb8:	2102      	movs	r1, #2
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f000 fcea 	bl	8004594 <RCCEx_PLL3_Config>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003bca:	4b2a      	ldr	r3, [pc, #168]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bd8:	4926      	ldr	r1, [pc, #152]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0310 	and.w	r3, r3, #16
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d01a      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bf4:	d10a      	bne.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	3324      	adds	r3, #36	; 0x24
 8003bfa:	2102      	movs	r1, #2
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 fcc9 	bl	8004594 <RCCEx_PLL3_Config>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d001      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c0c:	4b19      	ldr	r3, [pc, #100]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c1a:	4916      	ldr	r1, [pc, #88]	; (8003c74 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d036      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003c32:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c36:	d01f      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8003c38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c3c:	d817      	bhi.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8003c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c46:	d009      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8003c48:	e011      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	3304      	adds	r3, #4
 8003c4e:	2100      	movs	r1, #0
 8003c50:	4618      	mov	r0, r3
 8003c52:	f000 fbed 	bl	8004430 <RCCEx_PLL2_Config>
 8003c56:	4603      	mov	r3, r0
 8003c58:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003c5a:	e00e      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	3324      	adds	r3, #36	; 0x24
 8003c60:	2102      	movs	r1, #2
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 fc96 	bl	8004594 <RCCEx_PLL3_Config>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003c6c:	e005      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	75fb      	strb	r3, [r7, #23]
      break;
 8003c72:	e002      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8003c74:	58024400 	.word	0x58024400
      break;
 8003c78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c7a:	7dfb      	ldrb	r3, [r7, #23]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10a      	bne.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c80:	4b8b      	ldr	r3, [pc, #556]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003c8e:	4988      	ldr	r1, [pc, #544]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	658b      	str	r3, [r1, #88]	; 0x58
 8003c94:	e001      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c96:	7dfb      	ldrb	r3, [r7, #23]
 8003c98:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d033      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003cb0:	d01c      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8003cb2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003cb6:	d816      	bhi.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8003cb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cbc:	d003      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8003cbe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003cc2:	d007      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8003cc4:	e00f      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cc6:	4b7a      	ldr	r3, [pc, #488]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cca:	4a79      	ldr	r2, [pc, #484]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003ccc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cd0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003cd2:	e00c      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	3324      	adds	r3, #36	; 0x24
 8003cd8:	2101      	movs	r1, #1
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 fc5a 	bl	8004594 <RCCEx_PLL3_Config>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003ce4:	e003      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	75fb      	strb	r3, [r7, #23]
      break;
 8003cea:	e000      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8003cec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cee:	7dfb      	ldrb	r3, [r7, #23]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d10a      	bne.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cf4:	4b6e      	ldr	r3, [pc, #440]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d02:	496b      	ldr	r1, [pc, #428]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	654b      	str	r3, [r1, #84]	; 0x54
 8003d08:	e001      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d0a:	7dfb      	ldrb	r3, [r7, #23]
 8003d0c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d029      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8003d22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d26:	d007      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8003d28:	e00f      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d2a:	4b61      	ldr	r3, [pc, #388]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2e:	4a60      	ldr	r2, [pc, #384]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003d30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d34:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003d36:	e00b      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	3304      	adds	r3, #4
 8003d3c:	2102      	movs	r1, #2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f000 fb76 	bl	8004430 <RCCEx_PLL2_Config>
 8003d44:	4603      	mov	r3, r0
 8003d46:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003d48:	e002      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	75fb      	strb	r3, [r7, #23]
      break;
 8003d4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d50:	7dfb      	ldrb	r3, [r7, #23]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d109      	bne.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003d56:	4b56      	ldr	r3, [pc, #344]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d62:	4953      	ldr	r1, [pc, #332]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003d68:	e001      	b.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d6a:	7dfb      	ldrb	r3, [r7, #23]
 8003d6c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00a      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	3324      	adds	r3, #36	; 0x24
 8003d7e:	2102      	movs	r1, #2
 8003d80:	4618      	mov	r0, r3
 8003d82:	f000 fc07 	bl	8004594 <RCCEx_PLL3_Config>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d030      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003da0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003da4:	d017      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8003da6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003daa:	d811      	bhi.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8003dac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003db0:	d013      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8003db2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003db6:	d80b      	bhi.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d010      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8003dbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dc0:	d106      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dc2:	4b3b      	ldr	r3, [pc, #236]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc6:	4a3a      	ldr	r2, [pc, #232]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dcc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003dce:	e007      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	75fb      	strb	r3, [r7, #23]
      break;
 8003dd4:	e004      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8003dd6:	bf00      	nop
 8003dd8:	e002      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8003dda:	bf00      	nop
 8003ddc:	e000      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8003dde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003de0:	7dfb      	ldrb	r3, [r7, #23]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d109      	bne.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003de6:	4b32      	ldr	r3, [pc, #200]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003df2:	492f      	ldr	r1, [pc, #188]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	654b      	str	r3, [r1, #84]	; 0x54
 8003df8:	e001      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dfa:	7dfb      	ldrb	r3, [r7, #23]
 8003dfc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d008      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003e0a:	4b29      	ldr	r3, [pc, #164]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e0e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e16:	4926      	ldr	r1, [pc, #152]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d009      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003e28:	4b21      	ldr	r3, [pc, #132]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003e36:	491e      	ldr	r1, [pc, #120]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d008      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e48:	4b19      	ldr	r3, [pc, #100]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e4c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e54:	4916      	ldr	r1, [pc, #88]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00d      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003e66:	4b12      	ldr	r3, [pc, #72]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	4a11      	ldr	r2, [pc, #68]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e6c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003e70:	6113      	str	r3, [r2, #16]
 8003e72:	4b0f      	ldr	r3, [pc, #60]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e74:	691a      	ldr	r2, [r3, #16]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003e7c:	490c      	ldr	r1, [pc, #48]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	da08      	bge.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003e8a:	4b09      	ldr	r3, [pc, #36]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e8e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e96:	4906      	ldr	r1, [pc, #24]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8003e9c:	7dbb      	ldrb	r3, [r7, #22]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    return HAL_OK;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	e000      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xe54>
  }
  return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3718      	adds	r7, #24
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	58024400 	.word	0x58024400

08003eb4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003eb8:	f7ff f870 	bl	8002f9c <HAL_RCC_GetHCLKFreq>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	4b06      	ldr	r3, [pc, #24]	; (8003ed8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	091b      	lsrs	r3, r3, #4
 8003ec4:	f003 0307 	and.w	r3, r3, #7
 8003ec8:	4904      	ldr	r1, [pc, #16]	; (8003edc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003eca:	5ccb      	ldrb	r3, [r1, r3]
 8003ecc:	f003 031f 	and.w	r3, r3, #31
 8003ed0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	58024400 	.word	0x58024400
 8003edc:	08006e9c 	.word	0x08006e9c

08003ee0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b089      	sub	sp, #36	; 0x24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ee8:	4ba1      	ldr	r3, [pc, #644]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eec:	f003 0303 	and.w	r3, r3, #3
 8003ef0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8003ef2:	4b9f      	ldr	r3, [pc, #636]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef6:	0b1b      	lsrs	r3, r3, #12
 8003ef8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003efc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003efe:	4b9c      	ldr	r3, [pc, #624]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f02:	091b      	lsrs	r3, r3, #4
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003f0a:	4b99      	ldr	r3, [pc, #612]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f0e:	08db      	lsrs	r3, r3, #3
 8003f10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f14:	693a      	ldr	r2, [r7, #16]
 8003f16:	fb02 f303 	mul.w	r3, r2, r3
 8003f1a:	ee07 3a90 	vmov	s15, r3
 8003f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f22:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 8111 	beq.w	8004150 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	f000 8083 	beq.w	800403c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	f200 80a1 	bhi.w	8004080 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d056      	beq.n	8003ff8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003f4a:	e099      	b.n	8004080 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f4c:	4b88      	ldr	r3, [pc, #544]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0320 	and.w	r3, r3, #32
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d02d      	beq.n	8003fb4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003f58:	4b85      	ldr	r3, [pc, #532]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	08db      	lsrs	r3, r3, #3
 8003f5e:	f003 0303 	and.w	r3, r3, #3
 8003f62:	4a84      	ldr	r2, [pc, #528]	; (8004174 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003f64:	fa22 f303 	lsr.w	r3, r2, r3
 8003f68:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	ee07 3a90 	vmov	s15, r3
 8003f70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	ee07 3a90 	vmov	s15, r3
 8003f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f82:	4b7b      	ldr	r3, [pc, #492]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f8a:	ee07 3a90 	vmov	s15, r3
 8003f8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f92:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f96:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004178 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003f9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fa2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003fa6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003faa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fae:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003fb2:	e087      	b.n	80040c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	ee07 3a90 	vmov	s15, r3
 8003fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fbe:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800417c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003fc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fc6:	4b6a      	ldr	r3, [pc, #424]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fce:	ee07 3a90 	vmov	s15, r3
 8003fd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fda:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004178 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003fde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fe2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fe6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003fea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ff2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003ff6:	e065      	b.n	80040c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	ee07 3a90 	vmov	s15, r3
 8003ffe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004002:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004180 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004006:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800400a:	4b59      	ldr	r3, [pc, #356]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800400c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800400e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004012:	ee07 3a90 	vmov	s15, r3
 8004016:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800401a:	ed97 6a03 	vldr	s12, [r7, #12]
 800401e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004178 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004022:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004026:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800402a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800402e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004032:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004036:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800403a:	e043      	b.n	80040c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	ee07 3a90 	vmov	s15, r3
 8004042:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004046:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004184 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800404a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800404e:	4b48      	ldr	r3, [pc, #288]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004052:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004056:	ee07 3a90 	vmov	s15, r3
 800405a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800405e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004062:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004178 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004066:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800406a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800406e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004072:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800407a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800407e:	e021      	b.n	80040c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	ee07 3a90 	vmov	s15, r3
 8004086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800408a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004180 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800408e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004092:	4b37      	ldr	r3, [pc, #220]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004096:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800409a:	ee07 3a90 	vmov	s15, r3
 800409e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80040a6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004178 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80040aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80040b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80040c2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80040c4:	4b2a      	ldr	r3, [pc, #168]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c8:	0a5b      	lsrs	r3, r3, #9
 80040ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040ce:	ee07 3a90 	vmov	s15, r3
 80040d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80040da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80040de:	edd7 6a07 	vldr	s13, [r7, #28]
 80040e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040ea:	ee17 2a90 	vmov	r2, s15
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80040f2:	4b1f      	ldr	r3, [pc, #124]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f6:	0c1b      	lsrs	r3, r3, #16
 80040f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040fc:	ee07 3a90 	vmov	s15, r3
 8004100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004104:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004108:	ee37 7a87 	vadd.f32	s14, s15, s14
 800410c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004110:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004114:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004118:	ee17 2a90 	vmov	r2, s15
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004120:	4b13      	ldr	r3, [pc, #76]	; (8004170 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004124:	0e1b      	lsrs	r3, r3, #24
 8004126:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800412a:	ee07 3a90 	vmov	s15, r3
 800412e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004132:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004136:	ee37 7a87 	vadd.f32	s14, s15, s14
 800413a:	edd7 6a07 	vldr	s13, [r7, #28]
 800413e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004142:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004146:	ee17 2a90 	vmov	r2, s15
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800414e:	e008      	b.n	8004162 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	609a      	str	r2, [r3, #8]
}
 8004162:	bf00      	nop
 8004164:	3724      	adds	r7, #36	; 0x24
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	58024400 	.word	0x58024400
 8004174:	03d09000 	.word	0x03d09000
 8004178:	46000000 	.word	0x46000000
 800417c:	4c742400 	.word	0x4c742400
 8004180:	4a742400 	.word	0x4a742400
 8004184:	4bbebc20 	.word	0x4bbebc20

08004188 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8004188:	b480      	push	{r7}
 800418a:	b089      	sub	sp, #36	; 0x24
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004190:	4ba1      	ldr	r3, [pc, #644]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004194:	f003 0303 	and.w	r3, r3, #3
 8004198:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800419a:	4b9f      	ldr	r3, [pc, #636]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800419c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800419e:	0d1b      	lsrs	r3, r3, #20
 80041a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041a4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80041a6:	4b9c      	ldr	r3, [pc, #624]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041aa:	0a1b      	lsrs	r3, r3, #8
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80041b2:	4b99      	ldr	r3, [pc, #612]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b6:	08db      	lsrs	r3, r3, #3
 80041b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	fb02 f303 	mul.w	r3, r2, r3
 80041c2:	ee07 3a90 	vmov	s15, r3
 80041c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f000 8111 	beq.w	80043f8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	2b02      	cmp	r3, #2
 80041da:	f000 8083 	beq.w	80042e4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	f200 80a1 	bhi.w	8004328 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d056      	beq.n	80042a0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80041f2:	e099      	b.n	8004328 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041f4:	4b88      	ldr	r3, [pc, #544]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0320 	and.w	r3, r3, #32
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d02d      	beq.n	800425c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004200:	4b85      	ldr	r3, [pc, #532]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	08db      	lsrs	r3, r3, #3
 8004206:	f003 0303 	and.w	r3, r3, #3
 800420a:	4a84      	ldr	r2, [pc, #528]	; (800441c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800420c:	fa22 f303 	lsr.w	r3, r2, r3
 8004210:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	ee07 3a90 	vmov	s15, r3
 8004218:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	ee07 3a90 	vmov	s15, r3
 8004222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004226:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800422a:	4b7b      	ldr	r3, [pc, #492]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004232:	ee07 3a90 	vmov	s15, r3
 8004236:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800423a:	ed97 6a03 	vldr	s12, [r7, #12]
 800423e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004420 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004242:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004246:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800424a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800424e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004256:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800425a:	e087      	b.n	800436c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	ee07 3a90 	vmov	s15, r3
 8004262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004266:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004424 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800426a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800426e:	4b6a      	ldr	r3, [pc, #424]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004272:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004276:	ee07 3a90 	vmov	s15, r3
 800427a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800427e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004282:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004420 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004286:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800428a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800428e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004292:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004296:	ee67 7a27 	vmul.f32	s15, s14, s15
 800429a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800429e:	e065      	b.n	800436c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	ee07 3a90 	vmov	s15, r3
 80042a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042aa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004428 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80042ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042b2:	4b59      	ldr	r3, [pc, #356]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ba:	ee07 3a90 	vmov	s15, r3
 80042be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80042c6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004420 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80042ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80042d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042de:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80042e2:	e043      	b.n	800436c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	ee07 3a90 	vmov	s15, r3
 80042ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ee:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800442c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80042f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042f6:	4b48      	ldr	r3, [pc, #288]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042fe:	ee07 3a90 	vmov	s15, r3
 8004302:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004306:	ed97 6a03 	vldr	s12, [r7, #12]
 800430a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004420 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800430e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004312:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004316:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800431a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800431e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004322:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004326:	e021      	b.n	800436c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	ee07 3a90 	vmov	s15, r3
 800432e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004332:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004428 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004336:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800433a:	4b37      	ldr	r3, [pc, #220]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800433c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004342:	ee07 3a90 	vmov	s15, r3
 8004346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800434a:	ed97 6a03 	vldr	s12, [r7, #12]
 800434e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004420 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004352:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004356:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800435a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800435e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004366:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800436a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800436c:	4b2a      	ldr	r3, [pc, #168]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800436e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004370:	0a5b      	lsrs	r3, r3, #9
 8004372:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004376:	ee07 3a90 	vmov	s15, r3
 800437a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800437e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004382:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004386:	edd7 6a07 	vldr	s13, [r7, #28]
 800438a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800438e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004392:	ee17 2a90 	vmov	r2, s15
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800439a:	4b1f      	ldr	r3, [pc, #124]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	0c1b      	lsrs	r3, r3, #16
 80043a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043a4:	ee07 3a90 	vmov	s15, r3
 80043a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80043b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80043b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80043b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043c0:	ee17 2a90 	vmov	r2, s15
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80043c8:	4b13      	ldr	r3, [pc, #76]	; (8004418 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043cc:	0e1b      	lsrs	r3, r3, #24
 80043ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043d2:	ee07 3a90 	vmov	s15, r3
 80043d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80043de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80043e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80043e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043ee:	ee17 2a90 	vmov	r2, s15
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80043f6:	e008      	b.n	800440a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	609a      	str	r2, [r3, #8]
}
 800440a:	bf00      	nop
 800440c:	3724      	adds	r7, #36	; 0x24
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	58024400 	.word	0x58024400
 800441c:	03d09000 	.word	0x03d09000
 8004420:	46000000 	.word	0x46000000
 8004424:	4c742400 	.word	0x4c742400
 8004428:	4a742400 	.word	0x4a742400
 800442c:	4bbebc20 	.word	0x4bbebc20

08004430 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800443a:	2300      	movs	r3, #0
 800443c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800443e:	4b53      	ldr	r3, [pc, #332]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004442:	f003 0303 	and.w	r3, r3, #3
 8004446:	2b03      	cmp	r3, #3
 8004448:	d101      	bne.n	800444e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e099      	b.n	8004582 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800444e:	4b4f      	ldr	r3, [pc, #316]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a4e      	ldr	r2, [pc, #312]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004454:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004458:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800445a:	f7fd fb3d 	bl	8001ad8 <HAL_GetTick>
 800445e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004460:	e008      	b.n	8004474 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004462:	f7fd fb39 	bl	8001ad8 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	2b02      	cmp	r3, #2
 800446e:	d901      	bls.n	8004474 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e086      	b.n	8004582 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004474:	4b45      	ldr	r3, [pc, #276]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1f0      	bne.n	8004462 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004480:	4b42      	ldr	r3, [pc, #264]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004484:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	031b      	lsls	r3, r3, #12
 800448e:	493f      	ldr	r1, [pc, #252]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004490:	4313      	orrs	r3, r2
 8004492:	628b      	str	r3, [r1, #40]	; 0x28
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	3b01      	subs	r3, #1
 800449a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	3b01      	subs	r3, #1
 80044a4:	025b      	lsls	r3, r3, #9
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	431a      	orrs	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	041b      	lsls	r3, r3, #16
 80044b2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	3b01      	subs	r3, #1
 80044be:	061b      	lsls	r3, r3, #24
 80044c0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80044c4:	4931      	ldr	r1, [pc, #196]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 80044c6:	4313      	orrs	r3, r2
 80044c8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80044ca:	4b30      	ldr	r3, [pc, #192]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 80044cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ce:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	492d      	ldr	r1, [pc, #180]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80044dc:	4b2b      	ldr	r3, [pc, #172]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 80044de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e0:	f023 0220 	bic.w	r2, r3, #32
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	4928      	ldr	r1, [pc, #160]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 80044ea:	4313      	orrs	r3, r2
 80044ec:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80044ee:	4b27      	ldr	r3, [pc, #156]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 80044f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f2:	4a26      	ldr	r2, [pc, #152]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 80044f4:	f023 0310 	bic.w	r3, r3, #16
 80044f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80044fa:	4b24      	ldr	r3, [pc, #144]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 80044fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044fe:	4b24      	ldr	r3, [pc, #144]	; (8004590 <RCCEx_PLL2_Config+0x160>)
 8004500:	4013      	ands	r3, r2
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	69d2      	ldr	r2, [r2, #28]
 8004506:	00d2      	lsls	r2, r2, #3
 8004508:	4920      	ldr	r1, [pc, #128]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 800450a:	4313      	orrs	r3, r2
 800450c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800450e:	4b1f      	ldr	r3, [pc, #124]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004512:	4a1e      	ldr	r2, [pc, #120]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004514:	f043 0310 	orr.w	r3, r3, #16
 8004518:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d106      	bne.n	800452e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004520:	4b1a      	ldr	r3, [pc, #104]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004524:	4a19      	ldr	r2, [pc, #100]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004526:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800452a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800452c:	e00f      	b.n	800454e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	2b01      	cmp	r3, #1
 8004532:	d106      	bne.n	8004542 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004534:	4b15      	ldr	r3, [pc, #84]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004538:	4a14      	ldr	r2, [pc, #80]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 800453a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800453e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004540:	e005      	b.n	800454e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004542:	4b12      	ldr	r3, [pc, #72]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004546:	4a11      	ldr	r2, [pc, #68]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004548:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800454c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800454e:	4b0f      	ldr	r3, [pc, #60]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a0e      	ldr	r2, [pc, #56]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004554:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004558:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800455a:	f7fd fabd 	bl	8001ad8 <HAL_GetTick>
 800455e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004560:	e008      	b.n	8004574 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004562:	f7fd fab9 	bl	8001ad8 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d901      	bls.n	8004574 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e006      	b.n	8004582 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004574:	4b05      	ldr	r3, [pc, #20]	; (800458c <RCCEx_PLL2_Config+0x15c>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d0f0      	beq.n	8004562 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004580:	7bfb      	ldrb	r3, [r7, #15]
}
 8004582:	4618      	mov	r0, r3
 8004584:	3710      	adds	r7, #16
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	58024400 	.word	0x58024400
 8004590:	ffff0007 	.word	0xffff0007

08004594 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800459e:	2300      	movs	r3, #0
 80045a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80045a2:	4b53      	ldr	r3, [pc, #332]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80045a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d101      	bne.n	80045b2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e099      	b.n	80046e6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80045b2:	4b4f      	ldr	r3, [pc, #316]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a4e      	ldr	r2, [pc, #312]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80045b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045be:	f7fd fa8b 	bl	8001ad8 <HAL_GetTick>
 80045c2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80045c4:	e008      	b.n	80045d8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80045c6:	f7fd fa87 	bl	8001ad8 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d901      	bls.n	80045d8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e086      	b.n	80046e6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80045d8:	4b45      	ldr	r3, [pc, #276]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1f0      	bne.n	80045c6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80045e4:	4b42      	ldr	r3, [pc, #264]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80045e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	051b      	lsls	r3, r3, #20
 80045f2:	493f      	ldr	r1, [pc, #252]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	628b      	str	r3, [r1, #40]	; 0x28
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	3b01      	subs	r3, #1
 80045fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	3b01      	subs	r3, #1
 8004608:	025b      	lsls	r3, r3, #9
 800460a:	b29b      	uxth	r3, r3
 800460c:	431a      	orrs	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	3b01      	subs	r3, #1
 8004614:	041b      	lsls	r3, r3, #16
 8004616:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	3b01      	subs	r3, #1
 8004622:	061b      	lsls	r3, r3, #24
 8004624:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004628:	4931      	ldr	r1, [pc, #196]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 800462a:	4313      	orrs	r3, r2
 800462c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800462e:	4b30      	ldr	r3, [pc, #192]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 8004630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004632:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	492d      	ldr	r1, [pc, #180]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 800463c:	4313      	orrs	r3, r2
 800463e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004640:	4b2b      	ldr	r3, [pc, #172]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 8004642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004644:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	4928      	ldr	r1, [pc, #160]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 800464e:	4313      	orrs	r3, r2
 8004650:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004652:	4b27      	ldr	r3, [pc, #156]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 8004654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004656:	4a26      	ldr	r2, [pc, #152]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 8004658:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800465c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800465e:	4b24      	ldr	r3, [pc, #144]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 8004660:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004662:	4b24      	ldr	r3, [pc, #144]	; (80046f4 <RCCEx_PLL3_Config+0x160>)
 8004664:	4013      	ands	r3, r2
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	69d2      	ldr	r2, [r2, #28]
 800466a:	00d2      	lsls	r2, r2, #3
 800466c:	4920      	ldr	r1, [pc, #128]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 800466e:	4313      	orrs	r3, r2
 8004670:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004672:	4b1f      	ldr	r3, [pc, #124]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 8004674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004676:	4a1e      	ldr	r2, [pc, #120]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 8004678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800467c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d106      	bne.n	8004692 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004684:	4b1a      	ldr	r3, [pc, #104]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 8004686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004688:	4a19      	ldr	r2, [pc, #100]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 800468a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800468e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004690:	e00f      	b.n	80046b2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d106      	bne.n	80046a6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004698:	4b15      	ldr	r3, [pc, #84]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 800469a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469c:	4a14      	ldr	r2, [pc, #80]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 800469e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80046a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80046a4:	e005      	b.n	80046b2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80046a6:	4b12      	ldr	r3, [pc, #72]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80046a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046aa:	4a11      	ldr	r2, [pc, #68]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80046ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046b0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80046b2:	4b0f      	ldr	r3, [pc, #60]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a0e      	ldr	r2, [pc, #56]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80046b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046be:	f7fd fa0b 	bl	8001ad8 <HAL_GetTick>
 80046c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80046c4:	e008      	b.n	80046d8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80046c6:	f7fd fa07 	bl	8001ad8 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d901      	bls.n	80046d8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e006      	b.n	80046e6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80046d8:	4b05      	ldr	r3, [pc, #20]	; (80046f0 <RCCEx_PLL3_Config+0x15c>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d0f0      	beq.n	80046c6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80046e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	58024400 	.word	0x58024400
 80046f4:	ffff0007 	.word	0xffff0007

080046f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d101      	bne.n	800470a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e049      	b.n	800479e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d106      	bne.n	8004724 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f7fc ff18 	bl	8001554 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2202      	movs	r2, #2
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	3304      	adds	r3, #4
 8004734:	4619      	mov	r1, r3
 8004736:	4610      	mov	r0, r2
 8004738:	f000 fb6c 	bl	8004e14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3708      	adds	r7, #8
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b082      	sub	sp, #8
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d101      	bne.n	80047b8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e049      	b.n	800484c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d106      	bne.n	80047d2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f841 	bl	8004854 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2202      	movs	r2, #2
 80047d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3304      	adds	r3, #4
 80047e2:	4619      	mov	r1, r3
 80047e4:	4610      	mov	r0, r2
 80047e6:	f000 fb15 	bl	8004e14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2201      	movs	r2, #1
 80047f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2201      	movs	r2, #1
 8004836:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2201      	movs	r2, #1
 800483e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d109      	bne.n	800488c <HAL_TIM_PWM_Start+0x24>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800487e:	b2db      	uxtb	r3, r3
 8004880:	2b01      	cmp	r3, #1
 8004882:	bf14      	ite	ne
 8004884:	2301      	movne	r3, #1
 8004886:	2300      	moveq	r3, #0
 8004888:	b2db      	uxtb	r3, r3
 800488a:	e03c      	b.n	8004906 <HAL_TIM_PWM_Start+0x9e>
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	2b04      	cmp	r3, #4
 8004890:	d109      	bne.n	80048a6 <HAL_TIM_PWM_Start+0x3e>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b01      	cmp	r3, #1
 800489c:	bf14      	ite	ne
 800489e:	2301      	movne	r3, #1
 80048a0:	2300      	moveq	r3, #0
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	e02f      	b.n	8004906 <HAL_TIM_PWM_Start+0x9e>
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	2b08      	cmp	r3, #8
 80048aa:	d109      	bne.n	80048c0 <HAL_TIM_PWM_Start+0x58>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	bf14      	ite	ne
 80048b8:	2301      	movne	r3, #1
 80048ba:	2300      	moveq	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	e022      	b.n	8004906 <HAL_TIM_PWM_Start+0x9e>
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	2b0c      	cmp	r3, #12
 80048c4:	d109      	bne.n	80048da <HAL_TIM_PWM_Start+0x72>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	bf14      	ite	ne
 80048d2:	2301      	movne	r3, #1
 80048d4:	2300      	moveq	r3, #0
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	e015      	b.n	8004906 <HAL_TIM_PWM_Start+0x9e>
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	2b10      	cmp	r3, #16
 80048de:	d109      	bne.n	80048f4 <HAL_TIM_PWM_Start+0x8c>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	bf14      	ite	ne
 80048ec:	2301      	movne	r3, #1
 80048ee:	2300      	moveq	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	e008      	b.n	8004906 <HAL_TIM_PWM_Start+0x9e>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	bf14      	ite	ne
 8004900:	2301      	movne	r3, #1
 8004902:	2300      	moveq	r3, #0
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e06e      	b.n	80049ec <HAL_TIM_PWM_Start+0x184>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d104      	bne.n	800491e <HAL_TIM_PWM_Start+0xb6>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2202      	movs	r2, #2
 8004918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800491c:	e023      	b.n	8004966 <HAL_TIM_PWM_Start+0xfe>
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	2b04      	cmp	r3, #4
 8004922:	d104      	bne.n	800492e <HAL_TIM_PWM_Start+0xc6>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800492c:	e01b      	b.n	8004966 <HAL_TIM_PWM_Start+0xfe>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b08      	cmp	r3, #8
 8004932:	d104      	bne.n	800493e <HAL_TIM_PWM_Start+0xd6>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2202      	movs	r2, #2
 8004938:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800493c:	e013      	b.n	8004966 <HAL_TIM_PWM_Start+0xfe>
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	2b0c      	cmp	r3, #12
 8004942:	d104      	bne.n	800494e <HAL_TIM_PWM_Start+0xe6>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2202      	movs	r2, #2
 8004948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800494c:	e00b      	b.n	8004966 <HAL_TIM_PWM_Start+0xfe>
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	2b10      	cmp	r3, #16
 8004952:	d104      	bne.n	800495e <HAL_TIM_PWM_Start+0xf6>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800495c:	e003      	b.n	8004966 <HAL_TIM_PWM_Start+0xfe>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2202      	movs	r2, #2
 8004962:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2201      	movs	r2, #1
 800496c:	6839      	ldr	r1, [r7, #0]
 800496e:	4618      	mov	r0, r3
 8004970:	f000 fe56 	bl	8005620 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a1e      	ldr	r2, [pc, #120]	; (80049f4 <HAL_TIM_PWM_Start+0x18c>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d013      	beq.n	80049a6 <HAL_TIM_PWM_Start+0x13e>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a1d      	ldr	r2, [pc, #116]	; (80049f8 <HAL_TIM_PWM_Start+0x190>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d00e      	beq.n	80049a6 <HAL_TIM_PWM_Start+0x13e>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a1b      	ldr	r2, [pc, #108]	; (80049fc <HAL_TIM_PWM_Start+0x194>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d009      	beq.n	80049a6 <HAL_TIM_PWM_Start+0x13e>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a1a      	ldr	r2, [pc, #104]	; (8004a00 <HAL_TIM_PWM_Start+0x198>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d004      	beq.n	80049a6 <HAL_TIM_PWM_Start+0x13e>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a18      	ldr	r2, [pc, #96]	; (8004a04 <HAL_TIM_PWM_Start+0x19c>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d101      	bne.n	80049aa <HAL_TIM_PWM_Start+0x142>
 80049a6:	2301      	movs	r3, #1
 80049a8:	e000      	b.n	80049ac <HAL_TIM_PWM_Start+0x144>
 80049aa:	2300      	movs	r3, #0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d007      	beq.n	80049c0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049be:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	689a      	ldr	r2, [r3, #8]
 80049c6:	4b10      	ldr	r3, [pc, #64]	; (8004a08 <HAL_TIM_PWM_Start+0x1a0>)
 80049c8:	4013      	ands	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2b06      	cmp	r3, #6
 80049d0:	d00b      	beq.n	80049ea <HAL_TIM_PWM_Start+0x182>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049d8:	d007      	beq.n	80049ea <HAL_TIM_PWM_Start+0x182>
  {
    __HAL_TIM_ENABLE(htim);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f042 0201 	orr.w	r2, r2, #1
 80049e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40010000 	.word	0x40010000
 80049f8:	40010400 	.word	0x40010400
 80049fc:	40014000 	.word	0x40014000
 8004a00:	40014400 	.word	0x40014400
 8004a04:	40014800 	.word	0x40014800
 8004a08:	00010007 	.word	0x00010007

08004a0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d101      	bne.n	8004a26 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004a22:	2302      	movs	r3, #2
 8004a24:	e0fd      	b.n	8004c22 <HAL_TIM_PWM_ConfigChannel+0x216>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2b14      	cmp	r3, #20
 8004a32:	f200 80f0 	bhi.w	8004c16 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8004a36:	a201      	add	r2, pc, #4	; (adr r2, 8004a3c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a3c:	08004a91 	.word	0x08004a91
 8004a40:	08004c17 	.word	0x08004c17
 8004a44:	08004c17 	.word	0x08004c17
 8004a48:	08004c17 	.word	0x08004c17
 8004a4c:	08004ad1 	.word	0x08004ad1
 8004a50:	08004c17 	.word	0x08004c17
 8004a54:	08004c17 	.word	0x08004c17
 8004a58:	08004c17 	.word	0x08004c17
 8004a5c:	08004b13 	.word	0x08004b13
 8004a60:	08004c17 	.word	0x08004c17
 8004a64:	08004c17 	.word	0x08004c17
 8004a68:	08004c17 	.word	0x08004c17
 8004a6c:	08004b53 	.word	0x08004b53
 8004a70:	08004c17 	.word	0x08004c17
 8004a74:	08004c17 	.word	0x08004c17
 8004a78:	08004c17 	.word	0x08004c17
 8004a7c:	08004b95 	.word	0x08004b95
 8004a80:	08004c17 	.word	0x08004c17
 8004a84:	08004c17 	.word	0x08004c17
 8004a88:	08004c17 	.word	0x08004c17
 8004a8c:	08004bd5 	.word	0x08004bd5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68b9      	ldr	r1, [r7, #8]
 8004a96:	4618      	mov	r0, r3
 8004a98:	f000 fa56 	bl	8004f48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	699a      	ldr	r2, [r3, #24]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f042 0208 	orr.w	r2, r2, #8
 8004aaa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	699a      	ldr	r2, [r3, #24]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f022 0204 	bic.w	r2, r2, #4
 8004aba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	6999      	ldr	r1, [r3, #24]
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	691a      	ldr	r2, [r3, #16]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	430a      	orrs	r2, r1
 8004acc:	619a      	str	r2, [r3, #24]
      break;
 8004ace:	e0a3      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68b9      	ldr	r1, [r7, #8]
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f000 fac6 	bl	8005068 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	699a      	ldr	r2, [r3, #24]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004aea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	699a      	ldr	r2, [r3, #24]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004afa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	6999      	ldr	r1, [r3, #24]
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	021a      	lsls	r2, r3, #8
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	619a      	str	r2, [r3, #24]
      break;
 8004b10:	e082      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68b9      	ldr	r1, [r7, #8]
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f000 fb2f 	bl	800517c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	69da      	ldr	r2, [r3, #28]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f042 0208 	orr.w	r2, r2, #8
 8004b2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	69da      	ldr	r2, [r3, #28]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f022 0204 	bic.w	r2, r2, #4
 8004b3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	69d9      	ldr	r1, [r3, #28]
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	691a      	ldr	r2, [r3, #16]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	61da      	str	r2, [r3, #28]
      break;
 8004b50:	e062      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68b9      	ldr	r1, [r7, #8]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f000 fb95 	bl	8005288 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	69da      	ldr	r2, [r3, #28]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	69da      	ldr	r2, [r3, #28]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	69d9      	ldr	r1, [r3, #28]
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	021a      	lsls	r2, r3, #8
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	61da      	str	r2, [r3, #28]
      break;
 8004b92:	e041      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68b9      	ldr	r1, [r7, #8]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 fbdc 	bl	8005358 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f042 0208 	orr.w	r2, r2, #8
 8004bae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 0204 	bic.w	r2, r2, #4
 8004bbe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	691a      	ldr	r2, [r3, #16]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004bd2:	e021      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68b9      	ldr	r1, [r7, #8]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 fc1e 	bl	800541c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bfe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	021a      	lsls	r2, r3, #8
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	430a      	orrs	r2, r1
 8004c12:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004c14:	e000      	b.n	8004c18 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8004c16:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop

08004c2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d101      	bne.n	8004c44 <HAL_TIM_ConfigClockSource+0x18>
 8004c40:	2302      	movs	r3, #2
 8004c42:	e0db      	b.n	8004dfc <HAL_TIM_ConfigClockSource+0x1d0>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2202      	movs	r2, #2
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	4b69      	ldr	r3, [pc, #420]	; (8004e04 <HAL_TIM_ConfigClockSource+0x1d8>)
 8004c60:	4013      	ands	r3, r2
 8004c62:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c6a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a63      	ldr	r2, [pc, #396]	; (8004e08 <HAL_TIM_ConfigClockSource+0x1dc>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	f000 80a9 	beq.w	8004dd2 <HAL_TIM_ConfigClockSource+0x1a6>
 8004c80:	4a61      	ldr	r2, [pc, #388]	; (8004e08 <HAL_TIM_ConfigClockSource+0x1dc>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	f200 80ae 	bhi.w	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004c88:	4a60      	ldr	r2, [pc, #384]	; (8004e0c <HAL_TIM_ConfigClockSource+0x1e0>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	f000 80a1 	beq.w	8004dd2 <HAL_TIM_ConfigClockSource+0x1a6>
 8004c90:	4a5e      	ldr	r2, [pc, #376]	; (8004e0c <HAL_TIM_ConfigClockSource+0x1e0>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	f200 80a6 	bhi.w	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004c98:	4a5d      	ldr	r2, [pc, #372]	; (8004e10 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	f000 8099 	beq.w	8004dd2 <HAL_TIM_ConfigClockSource+0x1a6>
 8004ca0:	4a5b      	ldr	r2, [pc, #364]	; (8004e10 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	f200 809e 	bhi.w	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004ca8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004cac:	f000 8091 	beq.w	8004dd2 <HAL_TIM_ConfigClockSource+0x1a6>
 8004cb0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004cb4:	f200 8096 	bhi.w	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004cb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cbc:	f000 8089 	beq.w	8004dd2 <HAL_TIM_ConfigClockSource+0x1a6>
 8004cc0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cc4:	f200 808e 	bhi.w	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004cc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ccc:	d03e      	beq.n	8004d4c <HAL_TIM_ConfigClockSource+0x120>
 8004cce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cd2:	f200 8087 	bhi.w	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004cd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cda:	f000 8085 	beq.w	8004de8 <HAL_TIM_ConfigClockSource+0x1bc>
 8004cde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ce2:	d87f      	bhi.n	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004ce4:	2b70      	cmp	r3, #112	; 0x70
 8004ce6:	d01a      	beq.n	8004d1e <HAL_TIM_ConfigClockSource+0xf2>
 8004ce8:	2b70      	cmp	r3, #112	; 0x70
 8004cea:	d87b      	bhi.n	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004cec:	2b60      	cmp	r3, #96	; 0x60
 8004cee:	d050      	beq.n	8004d92 <HAL_TIM_ConfigClockSource+0x166>
 8004cf0:	2b60      	cmp	r3, #96	; 0x60
 8004cf2:	d877      	bhi.n	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004cf4:	2b50      	cmp	r3, #80	; 0x50
 8004cf6:	d03c      	beq.n	8004d72 <HAL_TIM_ConfigClockSource+0x146>
 8004cf8:	2b50      	cmp	r3, #80	; 0x50
 8004cfa:	d873      	bhi.n	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004cfc:	2b40      	cmp	r3, #64	; 0x40
 8004cfe:	d058      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x186>
 8004d00:	2b40      	cmp	r3, #64	; 0x40
 8004d02:	d86f      	bhi.n	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004d04:	2b30      	cmp	r3, #48	; 0x30
 8004d06:	d064      	beq.n	8004dd2 <HAL_TIM_ConfigClockSource+0x1a6>
 8004d08:	2b30      	cmp	r3, #48	; 0x30
 8004d0a:	d86b      	bhi.n	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004d0c:	2b20      	cmp	r3, #32
 8004d0e:	d060      	beq.n	8004dd2 <HAL_TIM_ConfigClockSource+0x1a6>
 8004d10:	2b20      	cmp	r3, #32
 8004d12:	d867      	bhi.n	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d05c      	beq.n	8004dd2 <HAL_TIM_ConfigClockSource+0x1a6>
 8004d18:	2b10      	cmp	r3, #16
 8004d1a:	d05a      	beq.n	8004dd2 <HAL_TIM_ConfigClockSource+0x1a6>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004d1c:	e062      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6818      	ldr	r0, [r3, #0]
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	6899      	ldr	r1, [r3, #8]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	f000 fc57 	bl	80055e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d40:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	609a      	str	r2, [r3, #8]
      break;
 8004d4a:	e04e      	b.n	8004dea <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6818      	ldr	r0, [r3, #0]
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	6899      	ldr	r1, [r3, #8]
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	685a      	ldr	r2, [r3, #4]
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	f000 fc40 	bl	80055e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689a      	ldr	r2, [r3, #8]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d6e:	609a      	str	r2, [r3, #8]
      break;
 8004d70:	e03b      	b.n	8004dea <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6818      	ldr	r0, [r3, #0]
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	6859      	ldr	r1, [r3, #4]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	461a      	mov	r2, r3
 8004d80:	f000 fbb0 	bl	80054e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2150      	movs	r1, #80	; 0x50
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 fc0a 	bl	80055a4 <TIM_ITRx_SetConfig>
      break;
 8004d90:	e02b      	b.n	8004dea <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6818      	ldr	r0, [r3, #0]
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6859      	ldr	r1, [r3, #4]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	f000 fbcf 	bl	8005542 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2160      	movs	r1, #96	; 0x60
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 fbfa 	bl	80055a4 <TIM_ITRx_SetConfig>
      break;
 8004db0:	e01b      	b.n	8004dea <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6818      	ldr	r0, [r3, #0]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	6859      	ldr	r1, [r3, #4]
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	f000 fb90 	bl	80054e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2140      	movs	r1, #64	; 0x40
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 fbea 	bl	80055a4 <TIM_ITRx_SetConfig>
      break;
 8004dd0:	e00b      	b.n	8004dea <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4619      	mov	r1, r3
 8004ddc:	4610      	mov	r0, r2
 8004dde:	f000 fbe1 	bl	80055a4 <TIM_ITRx_SetConfig>
      break;
 8004de2:	e002      	b.n	8004dea <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8004de4:	bf00      	nop
 8004de6:	e000      	b.n	8004dea <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8004de8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3710      	adds	r7, #16
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	ffceff88 	.word	0xffceff88
 8004e08:	00100040 	.word	0x00100040
 8004e0c:	00100030 	.word	0x00100030
 8004e10:	00100020 	.word	0x00100020

08004e14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b085      	sub	sp, #20
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a40      	ldr	r2, [pc, #256]	; (8004f28 <TIM_Base_SetConfig+0x114>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d013      	beq.n	8004e54 <TIM_Base_SetConfig+0x40>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e32:	d00f      	beq.n	8004e54 <TIM_Base_SetConfig+0x40>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a3d      	ldr	r2, [pc, #244]	; (8004f2c <TIM_Base_SetConfig+0x118>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d00b      	beq.n	8004e54 <TIM_Base_SetConfig+0x40>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a3c      	ldr	r2, [pc, #240]	; (8004f30 <TIM_Base_SetConfig+0x11c>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d007      	beq.n	8004e54 <TIM_Base_SetConfig+0x40>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a3b      	ldr	r2, [pc, #236]	; (8004f34 <TIM_Base_SetConfig+0x120>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d003      	beq.n	8004e54 <TIM_Base_SetConfig+0x40>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a3a      	ldr	r2, [pc, #232]	; (8004f38 <TIM_Base_SetConfig+0x124>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d108      	bne.n	8004e66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a2f      	ldr	r2, [pc, #188]	; (8004f28 <TIM_Base_SetConfig+0x114>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d01f      	beq.n	8004eae <TIM_Base_SetConfig+0x9a>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e74:	d01b      	beq.n	8004eae <TIM_Base_SetConfig+0x9a>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a2c      	ldr	r2, [pc, #176]	; (8004f2c <TIM_Base_SetConfig+0x118>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d017      	beq.n	8004eae <TIM_Base_SetConfig+0x9a>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a2b      	ldr	r2, [pc, #172]	; (8004f30 <TIM_Base_SetConfig+0x11c>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d013      	beq.n	8004eae <TIM_Base_SetConfig+0x9a>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a2a      	ldr	r2, [pc, #168]	; (8004f34 <TIM_Base_SetConfig+0x120>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d00f      	beq.n	8004eae <TIM_Base_SetConfig+0x9a>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a29      	ldr	r2, [pc, #164]	; (8004f38 <TIM_Base_SetConfig+0x124>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d00b      	beq.n	8004eae <TIM_Base_SetConfig+0x9a>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a28      	ldr	r2, [pc, #160]	; (8004f3c <TIM_Base_SetConfig+0x128>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d007      	beq.n	8004eae <TIM_Base_SetConfig+0x9a>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a27      	ldr	r2, [pc, #156]	; (8004f40 <TIM_Base_SetConfig+0x12c>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d003      	beq.n	8004eae <TIM_Base_SetConfig+0x9a>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a26      	ldr	r2, [pc, #152]	; (8004f44 <TIM_Base_SetConfig+0x130>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d108      	bne.n	8004ec0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	689a      	ldr	r2, [r3, #8]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a10      	ldr	r2, [pc, #64]	; (8004f28 <TIM_Base_SetConfig+0x114>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d00f      	beq.n	8004f0c <TIM_Base_SetConfig+0xf8>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a12      	ldr	r2, [pc, #72]	; (8004f38 <TIM_Base_SetConfig+0x124>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d00b      	beq.n	8004f0c <TIM_Base_SetConfig+0xf8>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a11      	ldr	r2, [pc, #68]	; (8004f3c <TIM_Base_SetConfig+0x128>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d007      	beq.n	8004f0c <TIM_Base_SetConfig+0xf8>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a10      	ldr	r2, [pc, #64]	; (8004f40 <TIM_Base_SetConfig+0x12c>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d003      	beq.n	8004f0c <TIM_Base_SetConfig+0xf8>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a0f      	ldr	r2, [pc, #60]	; (8004f44 <TIM_Base_SetConfig+0x130>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d103      	bne.n	8004f14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	691a      	ldr	r2, [r3, #16]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	615a      	str	r2, [r3, #20]
}
 8004f1a:	bf00      	nop
 8004f1c:	3714      	adds	r7, #20
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	40010000 	.word	0x40010000
 8004f2c:	40000400 	.word	0x40000400
 8004f30:	40000800 	.word	0x40000800
 8004f34:	40000c00 	.word	0x40000c00
 8004f38:	40010400 	.word	0x40010400
 8004f3c:	40014000 	.word	0x40014000
 8004f40:	40014400 	.word	0x40014400
 8004f44:	40014800 	.word	0x40014800

08004f48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b087      	sub	sp, #28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	f023 0201 	bic.w	r2, r3, #1
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a1b      	ldr	r3, [r3, #32]
 8004f62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	4b37      	ldr	r3, [pc, #220]	; (8005050 <TIM_OC1_SetConfig+0x108>)
 8004f74:	4013      	ands	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f023 0303 	bic.w	r3, r3, #3
 8004f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	f023 0302 	bic.w	r3, r3, #2
 8004f90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	697a      	ldr	r2, [r7, #20]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a2d      	ldr	r2, [pc, #180]	; (8005054 <TIM_OC1_SetConfig+0x10c>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d00f      	beq.n	8004fc4 <TIM_OC1_SetConfig+0x7c>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a2c      	ldr	r2, [pc, #176]	; (8005058 <TIM_OC1_SetConfig+0x110>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d00b      	beq.n	8004fc4 <TIM_OC1_SetConfig+0x7c>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a2b      	ldr	r2, [pc, #172]	; (800505c <TIM_OC1_SetConfig+0x114>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d007      	beq.n	8004fc4 <TIM_OC1_SetConfig+0x7c>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a2a      	ldr	r2, [pc, #168]	; (8005060 <TIM_OC1_SetConfig+0x118>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d003      	beq.n	8004fc4 <TIM_OC1_SetConfig+0x7c>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a29      	ldr	r2, [pc, #164]	; (8005064 <TIM_OC1_SetConfig+0x11c>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d10c      	bne.n	8004fde <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f023 0308 	bic.w	r3, r3, #8
 8004fca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	f023 0304 	bic.w	r3, r3, #4
 8004fdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a1c      	ldr	r2, [pc, #112]	; (8005054 <TIM_OC1_SetConfig+0x10c>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d00f      	beq.n	8005006 <TIM_OC1_SetConfig+0xbe>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a1b      	ldr	r2, [pc, #108]	; (8005058 <TIM_OC1_SetConfig+0x110>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d00b      	beq.n	8005006 <TIM_OC1_SetConfig+0xbe>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a1a      	ldr	r2, [pc, #104]	; (800505c <TIM_OC1_SetConfig+0x114>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d007      	beq.n	8005006 <TIM_OC1_SetConfig+0xbe>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a19      	ldr	r2, [pc, #100]	; (8005060 <TIM_OC1_SetConfig+0x118>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d003      	beq.n	8005006 <TIM_OC1_SetConfig+0xbe>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a18      	ldr	r2, [pc, #96]	; (8005064 <TIM_OC1_SetConfig+0x11c>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d111      	bne.n	800502a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800500c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005014:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	4313      	orrs	r3, r2
 800501e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	4313      	orrs	r3, r2
 8005028:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	697a      	ldr	r2, [r7, #20]
 8005042:	621a      	str	r2, [r3, #32]
}
 8005044:	bf00      	nop
 8005046:	371c      	adds	r7, #28
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr
 8005050:	fffeff8f 	.word	0xfffeff8f
 8005054:	40010000 	.word	0x40010000
 8005058:	40010400 	.word	0x40010400
 800505c:	40014000 	.word	0x40014000
 8005060:	40014400 	.word	0x40014400
 8005064:	40014800 	.word	0x40014800

08005068 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005068:	b480      	push	{r7}
 800506a:	b087      	sub	sp, #28
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	f023 0210 	bic.w	r2, r3, #16
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	699b      	ldr	r3, [r3, #24]
 800508e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	4b34      	ldr	r3, [pc, #208]	; (8005164 <TIM_OC2_SetConfig+0xfc>)
 8005094:	4013      	ands	r3, r2
 8005096:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800509e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	021b      	lsls	r3, r3, #8
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	f023 0320 	bic.w	r3, r3, #32
 80050b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	4313      	orrs	r3, r2
 80050be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a29      	ldr	r2, [pc, #164]	; (8005168 <TIM_OC2_SetConfig+0x100>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d003      	beq.n	80050d0 <TIM_OC2_SetConfig+0x68>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a28      	ldr	r2, [pc, #160]	; (800516c <TIM_OC2_SetConfig+0x104>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d10d      	bne.n	80050ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	011b      	lsls	r3, r3, #4
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a1e      	ldr	r2, [pc, #120]	; (8005168 <TIM_OC2_SetConfig+0x100>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d00f      	beq.n	8005114 <TIM_OC2_SetConfig+0xac>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a1d      	ldr	r2, [pc, #116]	; (800516c <TIM_OC2_SetConfig+0x104>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d00b      	beq.n	8005114 <TIM_OC2_SetConfig+0xac>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a1c      	ldr	r2, [pc, #112]	; (8005170 <TIM_OC2_SetConfig+0x108>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d007      	beq.n	8005114 <TIM_OC2_SetConfig+0xac>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a1b      	ldr	r2, [pc, #108]	; (8005174 <TIM_OC2_SetConfig+0x10c>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d003      	beq.n	8005114 <TIM_OC2_SetConfig+0xac>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	4a1a      	ldr	r2, [pc, #104]	; (8005178 <TIM_OC2_SetConfig+0x110>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d113      	bne.n	800513c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800511a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005122:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	4313      	orrs	r3, r2
 800512e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	699b      	ldr	r3, [r3, #24]
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	693a      	ldr	r2, [r7, #16]
 8005138:	4313      	orrs	r3, r2
 800513a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	693a      	ldr	r2, [r7, #16]
 8005140:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	685a      	ldr	r2, [r3, #4]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	621a      	str	r2, [r3, #32]
}
 8005156:	bf00      	nop
 8005158:	371c      	adds	r7, #28
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	feff8fff 	.word	0xfeff8fff
 8005168:	40010000 	.word	0x40010000
 800516c:	40010400 	.word	0x40010400
 8005170:	40014000 	.word	0x40014000
 8005174:	40014400 	.word	0x40014400
 8005178:	40014800 	.word	0x40014800

0800517c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800517c:	b480      	push	{r7}
 800517e:	b087      	sub	sp, #28
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a1b      	ldr	r3, [r3, #32]
 800518a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	69db      	ldr	r3, [r3, #28]
 80051a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f023 0303 	bic.w	r3, r3, #3
 80051b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	021b      	lsls	r3, r3, #8
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4a27      	ldr	r2, [pc, #156]	; (8005274 <TIM_OC3_SetConfig+0xf8>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d003      	beq.n	80051e2 <TIM_OC3_SetConfig+0x66>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a26      	ldr	r2, [pc, #152]	; (8005278 <TIM_OC3_SetConfig+0xfc>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d10d      	bne.n	80051fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	021b      	lsls	r3, r3, #8
 80051f0:	697a      	ldr	r2, [r7, #20]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a1c      	ldr	r2, [pc, #112]	; (8005274 <TIM_OC3_SetConfig+0xf8>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d00f      	beq.n	8005226 <TIM_OC3_SetConfig+0xaa>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a1b      	ldr	r2, [pc, #108]	; (8005278 <TIM_OC3_SetConfig+0xfc>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d00b      	beq.n	8005226 <TIM_OC3_SetConfig+0xaa>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a1a      	ldr	r2, [pc, #104]	; (800527c <TIM_OC3_SetConfig+0x100>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d007      	beq.n	8005226 <TIM_OC3_SetConfig+0xaa>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a19      	ldr	r2, [pc, #100]	; (8005280 <TIM_OC3_SetConfig+0x104>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d003      	beq.n	8005226 <TIM_OC3_SetConfig+0xaa>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a18      	ldr	r2, [pc, #96]	; (8005284 <TIM_OC3_SetConfig+0x108>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d113      	bne.n	800524e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800522c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005234:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	4313      	orrs	r3, r2
 8005240:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	011b      	lsls	r3, r3, #4
 8005248:	693a      	ldr	r2, [r7, #16]
 800524a:	4313      	orrs	r3, r2
 800524c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	693a      	ldr	r2, [r7, #16]
 8005252:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	68fa      	ldr	r2, [r7, #12]
 8005258:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	697a      	ldr	r2, [r7, #20]
 8005266:	621a      	str	r2, [r3, #32]
}
 8005268:	bf00      	nop
 800526a:	371c      	adds	r7, #28
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr
 8005274:	40010000 	.word	0x40010000
 8005278:	40010400 	.word	0x40010400
 800527c:	40014000 	.word	0x40014000
 8005280:	40014400 	.word	0x40014400
 8005284:	40014800 	.word	0x40014800

08005288 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005288:	b480      	push	{r7}
 800528a:	b087      	sub	sp, #28
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a1b      	ldr	r3, [r3, #32]
 80052a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	69db      	ldr	r3, [r3, #28]
 80052ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	021b      	lsls	r3, r3, #8
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	031b      	lsls	r3, r3, #12
 80052da:	693a      	ldr	r2, [r7, #16]
 80052dc:	4313      	orrs	r3, r2
 80052de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a18      	ldr	r2, [pc, #96]	; (8005344 <TIM_OC4_SetConfig+0xbc>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d00f      	beq.n	8005308 <TIM_OC4_SetConfig+0x80>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a17      	ldr	r2, [pc, #92]	; (8005348 <TIM_OC4_SetConfig+0xc0>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d00b      	beq.n	8005308 <TIM_OC4_SetConfig+0x80>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a16      	ldr	r2, [pc, #88]	; (800534c <TIM_OC4_SetConfig+0xc4>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d007      	beq.n	8005308 <TIM_OC4_SetConfig+0x80>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a15      	ldr	r2, [pc, #84]	; (8005350 <TIM_OC4_SetConfig+0xc8>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d003      	beq.n	8005308 <TIM_OC4_SetConfig+0x80>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a14      	ldr	r2, [pc, #80]	; (8005354 <TIM_OC4_SetConfig+0xcc>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d109      	bne.n	800531c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800530e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	695b      	ldr	r3, [r3, #20]
 8005314:	019b      	lsls	r3, r3, #6
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	4313      	orrs	r3, r2
 800531a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	697a      	ldr	r2, [r7, #20]
 8005320:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	68fa      	ldr	r2, [r7, #12]
 8005326:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	685a      	ldr	r2, [r3, #4]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	621a      	str	r2, [r3, #32]
}
 8005336:	bf00      	nop
 8005338:	371c      	adds	r7, #28
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	40010000 	.word	0x40010000
 8005348:	40010400 	.word	0x40010400
 800534c:	40014000 	.word	0x40014000
 8005350:	40014400 	.word	0x40014400
 8005354:	40014800 	.word	0x40014800

08005358 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005358:	b480      	push	{r7}
 800535a:	b087      	sub	sp, #28
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a1b      	ldr	r3, [r3, #32]
 8005366:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a1b      	ldr	r3, [r3, #32]
 8005372:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800537e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005386:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	4313      	orrs	r3, r2
 8005390:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005398:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	041b      	lsls	r3, r3, #16
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a17      	ldr	r2, [pc, #92]	; (8005408 <TIM_OC5_SetConfig+0xb0>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d00f      	beq.n	80053ce <TIM_OC5_SetConfig+0x76>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a16      	ldr	r2, [pc, #88]	; (800540c <TIM_OC5_SetConfig+0xb4>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d00b      	beq.n	80053ce <TIM_OC5_SetConfig+0x76>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a15      	ldr	r2, [pc, #84]	; (8005410 <TIM_OC5_SetConfig+0xb8>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d007      	beq.n	80053ce <TIM_OC5_SetConfig+0x76>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a14      	ldr	r2, [pc, #80]	; (8005414 <TIM_OC5_SetConfig+0xbc>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d003      	beq.n	80053ce <TIM_OC5_SetConfig+0x76>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a13      	ldr	r2, [pc, #76]	; (8005418 <TIM_OC5_SetConfig+0xc0>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d109      	bne.n	80053e2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	695b      	ldr	r3, [r3, #20]
 80053da:	021b      	lsls	r3, r3, #8
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	4313      	orrs	r3, r2
 80053e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	685a      	ldr	r2, [r3, #4]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	621a      	str	r2, [r3, #32]
}
 80053fc:	bf00      	nop
 80053fe:	371c      	adds	r7, #28
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr
 8005408:	40010000 	.word	0x40010000
 800540c:	40010400 	.word	0x40010400
 8005410:	40014000 	.word	0x40014000
 8005414:	40014400 	.word	0x40014400
 8005418:	40014800 	.word	0x40014800

0800541c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800541c:	b480      	push	{r7}
 800541e:	b087      	sub	sp, #28
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800544a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	021b      	lsls	r3, r3, #8
 8005452:	68fa      	ldr	r2, [r7, #12]
 8005454:	4313      	orrs	r3, r2
 8005456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800545e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	051b      	lsls	r3, r3, #20
 8005466:	693a      	ldr	r2, [r7, #16]
 8005468:	4313      	orrs	r3, r2
 800546a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a18      	ldr	r2, [pc, #96]	; (80054d0 <TIM_OC6_SetConfig+0xb4>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d00f      	beq.n	8005494 <TIM_OC6_SetConfig+0x78>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a17      	ldr	r2, [pc, #92]	; (80054d4 <TIM_OC6_SetConfig+0xb8>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d00b      	beq.n	8005494 <TIM_OC6_SetConfig+0x78>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a16      	ldr	r2, [pc, #88]	; (80054d8 <TIM_OC6_SetConfig+0xbc>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d007      	beq.n	8005494 <TIM_OC6_SetConfig+0x78>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a15      	ldr	r2, [pc, #84]	; (80054dc <TIM_OC6_SetConfig+0xc0>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d003      	beq.n	8005494 <TIM_OC6_SetConfig+0x78>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a14      	ldr	r2, [pc, #80]	; (80054e0 <TIM_OC6_SetConfig+0xc4>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d109      	bne.n	80054a8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800549a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	695b      	ldr	r3, [r3, #20]
 80054a0:	029b      	lsls	r3, r3, #10
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	697a      	ldr	r2, [r7, #20]
 80054ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	621a      	str	r2, [r3, #32]
}
 80054c2:	bf00      	nop
 80054c4:	371c      	adds	r7, #28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40010000 	.word	0x40010000
 80054d4:	40010400 	.word	0x40010400
 80054d8:	40014000 	.word	0x40014000
 80054dc:	40014400 	.word	0x40014400
 80054e0:	40014800 	.word	0x40014800

080054e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b087      	sub	sp, #28
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6a1b      	ldr	r3, [r3, #32]
 80054f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	f023 0201 	bic.w	r2, r3, #1
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	699b      	ldr	r3, [r3, #24]
 8005506:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800550e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	011b      	lsls	r3, r3, #4
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	4313      	orrs	r3, r2
 8005518:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	f023 030a 	bic.w	r3, r3, #10
 8005520:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	4313      	orrs	r3, r2
 8005528:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	621a      	str	r2, [r3, #32]
}
 8005536:	bf00      	nop
 8005538:	371c      	adds	r7, #28
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr

08005542 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005542:	b480      	push	{r7}
 8005544:	b087      	sub	sp, #28
 8005546:	af00      	add	r7, sp, #0
 8005548:	60f8      	str	r0, [r7, #12]
 800554a:	60b9      	str	r1, [r7, #8]
 800554c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	f023 0210 	bic.w	r2, r3, #16
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	699b      	ldr	r3, [r3, #24]
 800555e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800556c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	031b      	lsls	r3, r3, #12
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	4313      	orrs	r3, r2
 8005576:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800557e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	011b      	lsls	r3, r3, #4
 8005584:	693a      	ldr	r2, [r7, #16]
 8005586:	4313      	orrs	r3, r2
 8005588:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	693a      	ldr	r2, [r7, #16]
 8005594:	621a      	str	r2, [r3, #32]
}
 8005596:	bf00      	nop
 8005598:	371c      	adds	r7, #28
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
	...

080055a4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b085      	sub	sp, #20
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	4b09      	ldr	r3, [pc, #36]	; (80055dc <TIM_ITRx_SetConfig+0x38>)
 80055b8:	4013      	ands	r3, r2
 80055ba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055bc:	683a      	ldr	r2, [r7, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	f043 0307 	orr.w	r3, r3, #7
 80055c6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	609a      	str	r2, [r3, #8]
}
 80055ce:	bf00      	nop
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	ffcfff8f 	.word	0xffcfff8f

080055e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b087      	sub	sp, #28
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
 80055ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	021a      	lsls	r2, r3, #8
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	431a      	orrs	r2, r3
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	4313      	orrs	r3, r2
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	4313      	orrs	r3, r2
 800560c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	609a      	str	r2, [r3, #8]
}
 8005614:	bf00      	nop
 8005616:	371c      	adds	r7, #28
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr

08005620 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f003 031f 	and.w	r3, r3, #31
 8005632:	2201      	movs	r2, #1
 8005634:	fa02 f303 	lsl.w	r3, r2, r3
 8005638:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6a1a      	ldr	r2, [r3, #32]
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	43db      	mvns	r3, r3
 8005642:	401a      	ands	r2, r3
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a1a      	ldr	r2, [r3, #32]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	f003 031f 	and.w	r3, r3, #31
 8005652:	6879      	ldr	r1, [r7, #4]
 8005654:	fa01 f303 	lsl.w	r3, r1, r3
 8005658:	431a      	orrs	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	621a      	str	r2, [r3, #32]
}
 800565e:	bf00      	nop
 8005660:	371c      	adds	r7, #28
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
	...

0800566c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005680:	2302      	movs	r3, #2
 8005682:	e068      	b.n	8005756 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2202      	movs	r2, #2
 8005690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a2e      	ldr	r2, [pc, #184]	; (8005764 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d004      	beq.n	80056b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a2d      	ldr	r2, [pc, #180]	; (8005768 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d108      	bne.n	80056ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80056be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	4313      	orrs	r3, r2
 80056da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a1e      	ldr	r2, [pc, #120]	; (8005764 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d01d      	beq.n	800572a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056f6:	d018      	beq.n	800572a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a1b      	ldr	r2, [pc, #108]	; (800576c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d013      	beq.n	800572a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a1a      	ldr	r2, [pc, #104]	; (8005770 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d00e      	beq.n	800572a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a18      	ldr	r2, [pc, #96]	; (8005774 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d009      	beq.n	800572a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a13      	ldr	r2, [pc, #76]	; (8005768 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d004      	beq.n	800572a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a14      	ldr	r2, [pc, #80]	; (8005778 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d10c      	bne.n	8005744 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005730:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	4313      	orrs	r3, r2
 800573a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	68ba      	ldr	r2, [r7, #8]
 8005742:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3714      	adds	r7, #20
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	40010000 	.word	0x40010000
 8005768:	40010400 	.word	0x40010400
 800576c:	40000400 	.word	0x40000400
 8005770:	40000800 	.word	0x40000800
 8005774:	40000c00 	.word	0x40000c00
 8005778:	40001800 	.word	0x40001800

0800577c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800577c:	b480      	push	{r7}
 800577e:	b085      	sub	sp, #20
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005786:	2300      	movs	r3, #0
 8005788:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005790:	2b01      	cmp	r3, #1
 8005792:	d101      	bne.n	8005798 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005794:	2302      	movs	r3, #2
 8005796:	e065      	b.n	8005864 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057fe:	4313      	orrs	r3, r2
 8005800:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	041b      	lsls	r3, r3, #16
 800580e:	4313      	orrs	r3, r2
 8005810:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a16      	ldr	r2, [pc, #88]	; (8005870 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d004      	beq.n	8005826 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a14      	ldr	r2, [pc, #80]	; (8005874 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d115      	bne.n	8005852 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005830:	051b      	lsls	r3, r3, #20
 8005832:	4313      	orrs	r3, r2
 8005834:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	69db      	ldr	r3, [r3, #28]
 8005840:	4313      	orrs	r3, r2
 8005842:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	4313      	orrs	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr
 8005870:	40010000 	.word	0x40010000
 8005874:	40010400 	.word	0x40010400

08005878 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b082      	sub	sp, #8
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d101      	bne.n	800588a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e042      	b.n	8005910 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005890:	2b00      	cmp	r3, #0
 8005892:	d106      	bne.n	80058a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f7fb fef9 	bl	8001694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2224      	movs	r2, #36	; 0x24
 80058a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f022 0201 	bic.w	r2, r2, #1
 80058b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f90e 	bl	8005adc <UART_SetConfig>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d101      	bne.n	80058ca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e022      	b.n	8005910 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d002      	beq.n	80058d8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 fe68 	bl	80065a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	685a      	ldr	r2, [r3, #4]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689a      	ldr	r2, [r3, #8]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0201 	orr.w	r2, r2, #1
 8005906:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 feef 	bl	80066ec <UART_CheckIdleState>
 800590e:	4603      	mov	r3, r0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3708      	adds	r7, #8
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005918:	b480      	push	{r7}
 800591a:	b085      	sub	sp, #20
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	4613      	mov	r3, r2
 8005924:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800592c:	2b20      	cmp	r3, #32
 800592e:	f040 80bc 	bne.w	8005aaa <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d002      	beq.n	800593e <HAL_UART_Receive_IT+0x26>
 8005938:	88fb      	ldrh	r3, [r7, #6]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d101      	bne.n	8005942 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e0b4      	b.n	8005aac <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005948:	2b01      	cmp	r3, #1
 800594a:	d101      	bne.n	8005950 <HAL_UART_Receive_IT+0x38>
 800594c:	2302      	movs	r3, #2
 800594e:	e0ad      	b.n	8005aac <HAL_UART_Receive_IT+0x194>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	88fa      	ldrh	r2, [r7, #6]
 8005962:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	88fa      	ldrh	r2, [r7, #6]
 800596a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800597c:	d10e      	bne.n	800599c <HAL_UART_Receive_IT+0x84>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d105      	bne.n	8005992 <HAL_UART_Receive_IT+0x7a>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f240 12ff 	movw	r2, #511	; 0x1ff
 800598c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005990:	e02d      	b.n	80059ee <HAL_UART_Receive_IT+0xd6>
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	22ff      	movs	r2, #255	; 0xff
 8005996:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800599a:	e028      	b.n	80059ee <HAL_UART_Receive_IT+0xd6>
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10d      	bne.n	80059c0 <HAL_UART_Receive_IT+0xa8>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	691b      	ldr	r3, [r3, #16]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d104      	bne.n	80059b6 <HAL_UART_Receive_IT+0x9e>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	22ff      	movs	r2, #255	; 0xff
 80059b0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80059b4:	e01b      	b.n	80059ee <HAL_UART_Receive_IT+0xd6>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	227f      	movs	r2, #127	; 0x7f
 80059ba:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80059be:	e016      	b.n	80059ee <HAL_UART_Receive_IT+0xd6>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80059c8:	d10d      	bne.n	80059e6 <HAL_UART_Receive_IT+0xce>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d104      	bne.n	80059dc <HAL_UART_Receive_IT+0xc4>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	227f      	movs	r2, #127	; 0x7f
 80059d6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80059da:	e008      	b.n	80059ee <HAL_UART_Receive_IT+0xd6>
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	223f      	movs	r2, #63	; 0x3f
 80059e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80059e4:	e003      	b.n	80059ee <HAL_UART_Receive_IT+0xd6>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2222      	movs	r2, #34	; 0x22
 80059fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f042 0201 	orr.w	r2, r2, #1
 8005a0c:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a16:	d12a      	bne.n	8005a6e <HAL_UART_Receive_IT+0x156>
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005a1e:	88fa      	ldrh	r2, [r7, #6]
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d324      	bcc.n	8005a6e <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a2c:	d107      	bne.n	8005a3e <HAL_UART_Receive_IT+0x126>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d103      	bne.n	8005a3e <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	4a1f      	ldr	r2, [pc, #124]	; (8005ab8 <HAL_UART_Receive_IT+0x1a0>)
 8005a3a:	66da      	str	r2, [r3, #108]	; 0x6c
 8005a3c:	e002      	b.n	8005a44 <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	4a1e      	ldr	r2, [pc, #120]	; (8005abc <HAL_UART_Receive_IT+0x1a4>)
 8005a42:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a5a:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689a      	ldr	r2, [r3, #8]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005a6a:	609a      	str	r2, [r3, #8]
 8005a6c:	e01b      	b.n	8005aa6 <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a76:	d107      	bne.n	8005a88 <HAL_UART_Receive_IT+0x170>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d103      	bne.n	8005a88 <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	4a0f      	ldr	r2, [pc, #60]	; (8005ac0 <HAL_UART_Receive_IT+0x1a8>)
 8005a84:	66da      	str	r2, [r3, #108]	; 0x6c
 8005a86:	e002      	b.n	8005a8e <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	4a0e      	ldr	r2, [pc, #56]	; (8005ac4 <HAL_UART_Receive_IT+0x1ac>)
 8005a8c:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8005aa4:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	e000      	b.n	8005aac <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 8005aaa:	2302      	movs	r3, #2
  }
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3714      	adds	r7, #20
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr
 8005ab8:	08006ad9 	.word	0x08006ad9
 8005abc:	080069d1 	.word	0x080069d1
 8005ac0:	08006927 	.word	0x08006927
 8005ac4:	0800687d 	.word	0x0800687d

08005ac8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005adc:	b5b0      	push	{r4, r5, r7, lr}
 8005ade:	b08e      	sub	sp, #56	; 0x38
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	689a      	ldr	r2, [r3, #8]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	431a      	orrs	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	695b      	ldr	r3, [r3, #20]
 8005af8:	431a      	orrs	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	4bc0      	ldr	r3, [pc, #768]	; (8005e14 <UART_SetConfig+0x338>)
 8005b14:	4013      	ands	r3, r2
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	6812      	ldr	r2, [r2, #0]
 8005b1a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005b1c:	430b      	orrs	r3, r1
 8005b1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	68da      	ldr	r2, [r3, #12]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	699b      	ldr	r3, [r3, #24]
 8005b3a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4ab5      	ldr	r2, [pc, #724]	; (8005e18 <UART_SetConfig+0x33c>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d004      	beq.n	8005b50 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689a      	ldr	r2, [r3, #8]
 8005b56:	4bb1      	ldr	r3, [pc, #708]	; (8005e1c <UART_SetConfig+0x340>)
 8005b58:	4013      	ands	r3, r2
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	6812      	ldr	r2, [r2, #0]
 8005b5e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005b60:	430b      	orrs	r3, r1
 8005b62:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6a:	f023 010f 	bic.w	r1, r3, #15
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4aa8      	ldr	r2, [pc, #672]	; (8005e20 <UART_SetConfig+0x344>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d177      	bne.n	8005c74 <UART_SetConfig+0x198>
 8005b84:	4ba7      	ldr	r3, [pc, #668]	; (8005e24 <UART_SetConfig+0x348>)
 8005b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b88:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b8c:	2b28      	cmp	r3, #40	; 0x28
 8005b8e:	d86d      	bhi.n	8005c6c <UART_SetConfig+0x190>
 8005b90:	a201      	add	r2, pc, #4	; (adr r2, 8005b98 <UART_SetConfig+0xbc>)
 8005b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b96:	bf00      	nop
 8005b98:	08005c3d 	.word	0x08005c3d
 8005b9c:	08005c6d 	.word	0x08005c6d
 8005ba0:	08005c6d 	.word	0x08005c6d
 8005ba4:	08005c6d 	.word	0x08005c6d
 8005ba8:	08005c6d 	.word	0x08005c6d
 8005bac:	08005c6d 	.word	0x08005c6d
 8005bb0:	08005c6d 	.word	0x08005c6d
 8005bb4:	08005c6d 	.word	0x08005c6d
 8005bb8:	08005c45 	.word	0x08005c45
 8005bbc:	08005c6d 	.word	0x08005c6d
 8005bc0:	08005c6d 	.word	0x08005c6d
 8005bc4:	08005c6d 	.word	0x08005c6d
 8005bc8:	08005c6d 	.word	0x08005c6d
 8005bcc:	08005c6d 	.word	0x08005c6d
 8005bd0:	08005c6d 	.word	0x08005c6d
 8005bd4:	08005c6d 	.word	0x08005c6d
 8005bd8:	08005c4d 	.word	0x08005c4d
 8005bdc:	08005c6d 	.word	0x08005c6d
 8005be0:	08005c6d 	.word	0x08005c6d
 8005be4:	08005c6d 	.word	0x08005c6d
 8005be8:	08005c6d 	.word	0x08005c6d
 8005bec:	08005c6d 	.word	0x08005c6d
 8005bf0:	08005c6d 	.word	0x08005c6d
 8005bf4:	08005c6d 	.word	0x08005c6d
 8005bf8:	08005c55 	.word	0x08005c55
 8005bfc:	08005c6d 	.word	0x08005c6d
 8005c00:	08005c6d 	.word	0x08005c6d
 8005c04:	08005c6d 	.word	0x08005c6d
 8005c08:	08005c6d 	.word	0x08005c6d
 8005c0c:	08005c6d 	.word	0x08005c6d
 8005c10:	08005c6d 	.word	0x08005c6d
 8005c14:	08005c6d 	.word	0x08005c6d
 8005c18:	08005c5d 	.word	0x08005c5d
 8005c1c:	08005c6d 	.word	0x08005c6d
 8005c20:	08005c6d 	.word	0x08005c6d
 8005c24:	08005c6d 	.word	0x08005c6d
 8005c28:	08005c6d 	.word	0x08005c6d
 8005c2c:	08005c6d 	.word	0x08005c6d
 8005c30:	08005c6d 	.word	0x08005c6d
 8005c34:	08005c6d 	.word	0x08005c6d
 8005c38:	08005c65 	.word	0x08005c65
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005c42:	e222      	b.n	800608a <UART_SetConfig+0x5ae>
 8005c44:	2304      	movs	r3, #4
 8005c46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005c4a:	e21e      	b.n	800608a <UART_SetConfig+0x5ae>
 8005c4c:	2308      	movs	r3, #8
 8005c4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005c52:	e21a      	b.n	800608a <UART_SetConfig+0x5ae>
 8005c54:	2310      	movs	r3, #16
 8005c56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005c5a:	e216      	b.n	800608a <UART_SetConfig+0x5ae>
 8005c5c:	2320      	movs	r3, #32
 8005c5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005c62:	e212      	b.n	800608a <UART_SetConfig+0x5ae>
 8005c64:	2340      	movs	r3, #64	; 0x40
 8005c66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005c6a:	e20e      	b.n	800608a <UART_SetConfig+0x5ae>
 8005c6c:	2380      	movs	r3, #128	; 0x80
 8005c6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005c72:	e20a      	b.n	800608a <UART_SetConfig+0x5ae>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a6b      	ldr	r2, [pc, #428]	; (8005e28 <UART_SetConfig+0x34c>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d130      	bne.n	8005ce0 <UART_SetConfig+0x204>
 8005c7e:	4b69      	ldr	r3, [pc, #420]	; (8005e24 <UART_SetConfig+0x348>)
 8005c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c82:	f003 0307 	and.w	r3, r3, #7
 8005c86:	2b05      	cmp	r3, #5
 8005c88:	d826      	bhi.n	8005cd8 <UART_SetConfig+0x1fc>
 8005c8a:	a201      	add	r2, pc, #4	; (adr r2, 8005c90 <UART_SetConfig+0x1b4>)
 8005c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c90:	08005ca9 	.word	0x08005ca9
 8005c94:	08005cb1 	.word	0x08005cb1
 8005c98:	08005cb9 	.word	0x08005cb9
 8005c9c:	08005cc1 	.word	0x08005cc1
 8005ca0:	08005cc9 	.word	0x08005cc9
 8005ca4:	08005cd1 	.word	0x08005cd1
 8005ca8:	2300      	movs	r3, #0
 8005caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005cae:	e1ec      	b.n	800608a <UART_SetConfig+0x5ae>
 8005cb0:	2304      	movs	r3, #4
 8005cb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005cb6:	e1e8      	b.n	800608a <UART_SetConfig+0x5ae>
 8005cb8:	2308      	movs	r3, #8
 8005cba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005cbe:	e1e4      	b.n	800608a <UART_SetConfig+0x5ae>
 8005cc0:	2310      	movs	r3, #16
 8005cc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005cc6:	e1e0      	b.n	800608a <UART_SetConfig+0x5ae>
 8005cc8:	2320      	movs	r3, #32
 8005cca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005cce:	e1dc      	b.n	800608a <UART_SetConfig+0x5ae>
 8005cd0:	2340      	movs	r3, #64	; 0x40
 8005cd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005cd6:	e1d8      	b.n	800608a <UART_SetConfig+0x5ae>
 8005cd8:	2380      	movs	r3, #128	; 0x80
 8005cda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005cde:	e1d4      	b.n	800608a <UART_SetConfig+0x5ae>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a51      	ldr	r2, [pc, #324]	; (8005e2c <UART_SetConfig+0x350>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d130      	bne.n	8005d4c <UART_SetConfig+0x270>
 8005cea:	4b4e      	ldr	r3, [pc, #312]	; (8005e24 <UART_SetConfig+0x348>)
 8005cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cee:	f003 0307 	and.w	r3, r3, #7
 8005cf2:	2b05      	cmp	r3, #5
 8005cf4:	d826      	bhi.n	8005d44 <UART_SetConfig+0x268>
 8005cf6:	a201      	add	r2, pc, #4	; (adr r2, 8005cfc <UART_SetConfig+0x220>)
 8005cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cfc:	08005d15 	.word	0x08005d15
 8005d00:	08005d1d 	.word	0x08005d1d
 8005d04:	08005d25 	.word	0x08005d25
 8005d08:	08005d2d 	.word	0x08005d2d
 8005d0c:	08005d35 	.word	0x08005d35
 8005d10:	08005d3d 	.word	0x08005d3d
 8005d14:	2300      	movs	r3, #0
 8005d16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d1a:	e1b6      	b.n	800608a <UART_SetConfig+0x5ae>
 8005d1c:	2304      	movs	r3, #4
 8005d1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d22:	e1b2      	b.n	800608a <UART_SetConfig+0x5ae>
 8005d24:	2308      	movs	r3, #8
 8005d26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d2a:	e1ae      	b.n	800608a <UART_SetConfig+0x5ae>
 8005d2c:	2310      	movs	r3, #16
 8005d2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d32:	e1aa      	b.n	800608a <UART_SetConfig+0x5ae>
 8005d34:	2320      	movs	r3, #32
 8005d36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d3a:	e1a6      	b.n	800608a <UART_SetConfig+0x5ae>
 8005d3c:	2340      	movs	r3, #64	; 0x40
 8005d3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d42:	e1a2      	b.n	800608a <UART_SetConfig+0x5ae>
 8005d44:	2380      	movs	r3, #128	; 0x80
 8005d46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d4a:	e19e      	b.n	800608a <UART_SetConfig+0x5ae>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a37      	ldr	r2, [pc, #220]	; (8005e30 <UART_SetConfig+0x354>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d130      	bne.n	8005db8 <UART_SetConfig+0x2dc>
 8005d56:	4b33      	ldr	r3, [pc, #204]	; (8005e24 <UART_SetConfig+0x348>)
 8005d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d5a:	f003 0307 	and.w	r3, r3, #7
 8005d5e:	2b05      	cmp	r3, #5
 8005d60:	d826      	bhi.n	8005db0 <UART_SetConfig+0x2d4>
 8005d62:	a201      	add	r2, pc, #4	; (adr r2, 8005d68 <UART_SetConfig+0x28c>)
 8005d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d68:	08005d81 	.word	0x08005d81
 8005d6c:	08005d89 	.word	0x08005d89
 8005d70:	08005d91 	.word	0x08005d91
 8005d74:	08005d99 	.word	0x08005d99
 8005d78:	08005da1 	.word	0x08005da1
 8005d7c:	08005da9 	.word	0x08005da9
 8005d80:	2300      	movs	r3, #0
 8005d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d86:	e180      	b.n	800608a <UART_SetConfig+0x5ae>
 8005d88:	2304      	movs	r3, #4
 8005d8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d8e:	e17c      	b.n	800608a <UART_SetConfig+0x5ae>
 8005d90:	2308      	movs	r3, #8
 8005d92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d96:	e178      	b.n	800608a <UART_SetConfig+0x5ae>
 8005d98:	2310      	movs	r3, #16
 8005d9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005d9e:	e174      	b.n	800608a <UART_SetConfig+0x5ae>
 8005da0:	2320      	movs	r3, #32
 8005da2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005da6:	e170      	b.n	800608a <UART_SetConfig+0x5ae>
 8005da8:	2340      	movs	r3, #64	; 0x40
 8005daa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005dae:	e16c      	b.n	800608a <UART_SetConfig+0x5ae>
 8005db0:	2380      	movs	r3, #128	; 0x80
 8005db2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005db6:	e168      	b.n	800608a <UART_SetConfig+0x5ae>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a1d      	ldr	r2, [pc, #116]	; (8005e34 <UART_SetConfig+0x358>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d142      	bne.n	8005e48 <UART_SetConfig+0x36c>
 8005dc2:	4b18      	ldr	r3, [pc, #96]	; (8005e24 <UART_SetConfig+0x348>)
 8005dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dc6:	f003 0307 	and.w	r3, r3, #7
 8005dca:	2b05      	cmp	r3, #5
 8005dcc:	d838      	bhi.n	8005e40 <UART_SetConfig+0x364>
 8005dce:	a201      	add	r2, pc, #4	; (adr r2, 8005dd4 <UART_SetConfig+0x2f8>)
 8005dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd4:	08005ded 	.word	0x08005ded
 8005dd8:	08005df5 	.word	0x08005df5
 8005ddc:	08005dfd 	.word	0x08005dfd
 8005de0:	08005e05 	.word	0x08005e05
 8005de4:	08005e0d 	.word	0x08005e0d
 8005de8:	08005e39 	.word	0x08005e39
 8005dec:	2300      	movs	r3, #0
 8005dee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005df2:	e14a      	b.n	800608a <UART_SetConfig+0x5ae>
 8005df4:	2304      	movs	r3, #4
 8005df6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005dfa:	e146      	b.n	800608a <UART_SetConfig+0x5ae>
 8005dfc:	2308      	movs	r3, #8
 8005dfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005e02:	e142      	b.n	800608a <UART_SetConfig+0x5ae>
 8005e04:	2310      	movs	r3, #16
 8005e06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005e0a:	e13e      	b.n	800608a <UART_SetConfig+0x5ae>
 8005e0c:	2320      	movs	r3, #32
 8005e0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005e12:	e13a      	b.n	800608a <UART_SetConfig+0x5ae>
 8005e14:	cfff69f3 	.word	0xcfff69f3
 8005e18:	58000c00 	.word	0x58000c00
 8005e1c:	11fff4ff 	.word	0x11fff4ff
 8005e20:	40011000 	.word	0x40011000
 8005e24:	58024400 	.word	0x58024400
 8005e28:	40004400 	.word	0x40004400
 8005e2c:	40004800 	.word	0x40004800
 8005e30:	40004c00 	.word	0x40004c00
 8005e34:	40005000 	.word	0x40005000
 8005e38:	2340      	movs	r3, #64	; 0x40
 8005e3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005e3e:	e124      	b.n	800608a <UART_SetConfig+0x5ae>
 8005e40:	2380      	movs	r3, #128	; 0x80
 8005e42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005e46:	e120      	b.n	800608a <UART_SetConfig+0x5ae>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4acc      	ldr	r2, [pc, #816]	; (8006180 <UART_SetConfig+0x6a4>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d176      	bne.n	8005f40 <UART_SetConfig+0x464>
 8005e52:	4bcc      	ldr	r3, [pc, #816]	; (8006184 <UART_SetConfig+0x6a8>)
 8005e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e56:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e5a:	2b28      	cmp	r3, #40	; 0x28
 8005e5c:	d86c      	bhi.n	8005f38 <UART_SetConfig+0x45c>
 8005e5e:	a201      	add	r2, pc, #4	; (adr r2, 8005e64 <UART_SetConfig+0x388>)
 8005e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e64:	08005f09 	.word	0x08005f09
 8005e68:	08005f39 	.word	0x08005f39
 8005e6c:	08005f39 	.word	0x08005f39
 8005e70:	08005f39 	.word	0x08005f39
 8005e74:	08005f39 	.word	0x08005f39
 8005e78:	08005f39 	.word	0x08005f39
 8005e7c:	08005f39 	.word	0x08005f39
 8005e80:	08005f39 	.word	0x08005f39
 8005e84:	08005f11 	.word	0x08005f11
 8005e88:	08005f39 	.word	0x08005f39
 8005e8c:	08005f39 	.word	0x08005f39
 8005e90:	08005f39 	.word	0x08005f39
 8005e94:	08005f39 	.word	0x08005f39
 8005e98:	08005f39 	.word	0x08005f39
 8005e9c:	08005f39 	.word	0x08005f39
 8005ea0:	08005f39 	.word	0x08005f39
 8005ea4:	08005f19 	.word	0x08005f19
 8005ea8:	08005f39 	.word	0x08005f39
 8005eac:	08005f39 	.word	0x08005f39
 8005eb0:	08005f39 	.word	0x08005f39
 8005eb4:	08005f39 	.word	0x08005f39
 8005eb8:	08005f39 	.word	0x08005f39
 8005ebc:	08005f39 	.word	0x08005f39
 8005ec0:	08005f39 	.word	0x08005f39
 8005ec4:	08005f21 	.word	0x08005f21
 8005ec8:	08005f39 	.word	0x08005f39
 8005ecc:	08005f39 	.word	0x08005f39
 8005ed0:	08005f39 	.word	0x08005f39
 8005ed4:	08005f39 	.word	0x08005f39
 8005ed8:	08005f39 	.word	0x08005f39
 8005edc:	08005f39 	.word	0x08005f39
 8005ee0:	08005f39 	.word	0x08005f39
 8005ee4:	08005f29 	.word	0x08005f29
 8005ee8:	08005f39 	.word	0x08005f39
 8005eec:	08005f39 	.word	0x08005f39
 8005ef0:	08005f39 	.word	0x08005f39
 8005ef4:	08005f39 	.word	0x08005f39
 8005ef8:	08005f39 	.word	0x08005f39
 8005efc:	08005f39 	.word	0x08005f39
 8005f00:	08005f39 	.word	0x08005f39
 8005f04:	08005f31 	.word	0x08005f31
 8005f08:	2301      	movs	r3, #1
 8005f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f0e:	e0bc      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f10:	2304      	movs	r3, #4
 8005f12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f16:	e0b8      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f18:	2308      	movs	r3, #8
 8005f1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f1e:	e0b4      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f20:	2310      	movs	r3, #16
 8005f22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f26:	e0b0      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f28:	2320      	movs	r3, #32
 8005f2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f2e:	e0ac      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f30:	2340      	movs	r3, #64	; 0x40
 8005f32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f36:	e0a8      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f38:	2380      	movs	r3, #128	; 0x80
 8005f3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f3e:	e0a4      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a90      	ldr	r2, [pc, #576]	; (8006188 <UART_SetConfig+0x6ac>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d130      	bne.n	8005fac <UART_SetConfig+0x4d0>
 8005f4a:	4b8e      	ldr	r3, [pc, #568]	; (8006184 <UART_SetConfig+0x6a8>)
 8005f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f4e:	f003 0307 	and.w	r3, r3, #7
 8005f52:	2b05      	cmp	r3, #5
 8005f54:	d826      	bhi.n	8005fa4 <UART_SetConfig+0x4c8>
 8005f56:	a201      	add	r2, pc, #4	; (adr r2, 8005f5c <UART_SetConfig+0x480>)
 8005f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f5c:	08005f75 	.word	0x08005f75
 8005f60:	08005f7d 	.word	0x08005f7d
 8005f64:	08005f85 	.word	0x08005f85
 8005f68:	08005f8d 	.word	0x08005f8d
 8005f6c:	08005f95 	.word	0x08005f95
 8005f70:	08005f9d 	.word	0x08005f9d
 8005f74:	2300      	movs	r3, #0
 8005f76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f7a:	e086      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f7c:	2304      	movs	r3, #4
 8005f7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f82:	e082      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f84:	2308      	movs	r3, #8
 8005f86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f8a:	e07e      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f8c:	2310      	movs	r3, #16
 8005f8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f92:	e07a      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f94:	2320      	movs	r3, #32
 8005f96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f9a:	e076      	b.n	800608a <UART_SetConfig+0x5ae>
 8005f9c:	2340      	movs	r3, #64	; 0x40
 8005f9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005fa2:	e072      	b.n	800608a <UART_SetConfig+0x5ae>
 8005fa4:	2380      	movs	r3, #128	; 0x80
 8005fa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005faa:	e06e      	b.n	800608a <UART_SetConfig+0x5ae>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a76      	ldr	r2, [pc, #472]	; (800618c <UART_SetConfig+0x6b0>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d130      	bne.n	8006018 <UART_SetConfig+0x53c>
 8005fb6:	4b73      	ldr	r3, [pc, #460]	; (8006184 <UART_SetConfig+0x6a8>)
 8005fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fba:	f003 0307 	and.w	r3, r3, #7
 8005fbe:	2b05      	cmp	r3, #5
 8005fc0:	d826      	bhi.n	8006010 <UART_SetConfig+0x534>
 8005fc2:	a201      	add	r2, pc, #4	; (adr r2, 8005fc8 <UART_SetConfig+0x4ec>)
 8005fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc8:	08005fe1 	.word	0x08005fe1
 8005fcc:	08005fe9 	.word	0x08005fe9
 8005fd0:	08005ff1 	.word	0x08005ff1
 8005fd4:	08005ff9 	.word	0x08005ff9
 8005fd8:	08006001 	.word	0x08006001
 8005fdc:	08006009 	.word	0x08006009
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005fe6:	e050      	b.n	800608a <UART_SetConfig+0x5ae>
 8005fe8:	2304      	movs	r3, #4
 8005fea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005fee:	e04c      	b.n	800608a <UART_SetConfig+0x5ae>
 8005ff0:	2308      	movs	r3, #8
 8005ff2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ff6:	e048      	b.n	800608a <UART_SetConfig+0x5ae>
 8005ff8:	2310      	movs	r3, #16
 8005ffa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ffe:	e044      	b.n	800608a <UART_SetConfig+0x5ae>
 8006000:	2320      	movs	r3, #32
 8006002:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006006:	e040      	b.n	800608a <UART_SetConfig+0x5ae>
 8006008:	2340      	movs	r3, #64	; 0x40
 800600a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800600e:	e03c      	b.n	800608a <UART_SetConfig+0x5ae>
 8006010:	2380      	movs	r3, #128	; 0x80
 8006012:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006016:	e038      	b.n	800608a <UART_SetConfig+0x5ae>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a5c      	ldr	r2, [pc, #368]	; (8006190 <UART_SetConfig+0x6b4>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d130      	bne.n	8006084 <UART_SetConfig+0x5a8>
 8006022:	4b58      	ldr	r3, [pc, #352]	; (8006184 <UART_SetConfig+0x6a8>)
 8006024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006026:	f003 0307 	and.w	r3, r3, #7
 800602a:	2b05      	cmp	r3, #5
 800602c:	d826      	bhi.n	800607c <UART_SetConfig+0x5a0>
 800602e:	a201      	add	r2, pc, #4	; (adr r2, 8006034 <UART_SetConfig+0x558>)
 8006030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006034:	0800604d 	.word	0x0800604d
 8006038:	08006055 	.word	0x08006055
 800603c:	0800605d 	.word	0x0800605d
 8006040:	08006065 	.word	0x08006065
 8006044:	0800606d 	.word	0x0800606d
 8006048:	08006075 	.word	0x08006075
 800604c:	2302      	movs	r3, #2
 800604e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006052:	e01a      	b.n	800608a <UART_SetConfig+0x5ae>
 8006054:	2304      	movs	r3, #4
 8006056:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800605a:	e016      	b.n	800608a <UART_SetConfig+0x5ae>
 800605c:	2308      	movs	r3, #8
 800605e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006062:	e012      	b.n	800608a <UART_SetConfig+0x5ae>
 8006064:	2310      	movs	r3, #16
 8006066:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800606a:	e00e      	b.n	800608a <UART_SetConfig+0x5ae>
 800606c:	2320      	movs	r3, #32
 800606e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006072:	e00a      	b.n	800608a <UART_SetConfig+0x5ae>
 8006074:	2340      	movs	r3, #64	; 0x40
 8006076:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800607a:	e006      	b.n	800608a <UART_SetConfig+0x5ae>
 800607c:	2380      	movs	r3, #128	; 0x80
 800607e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006082:	e002      	b.n	800608a <UART_SetConfig+0x5ae>
 8006084:	2380      	movs	r3, #128	; 0x80
 8006086:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a40      	ldr	r2, [pc, #256]	; (8006190 <UART_SetConfig+0x6b4>)
 8006090:	4293      	cmp	r3, r2
 8006092:	f040 80ef 	bne.w	8006274 <UART_SetConfig+0x798>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006096:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800609a:	2b20      	cmp	r3, #32
 800609c:	dc46      	bgt.n	800612c <UART_SetConfig+0x650>
 800609e:	2b02      	cmp	r3, #2
 80060a0:	f2c0 8081 	blt.w	80061a6 <UART_SetConfig+0x6ca>
 80060a4:	3b02      	subs	r3, #2
 80060a6:	2b1e      	cmp	r3, #30
 80060a8:	d87d      	bhi.n	80061a6 <UART_SetConfig+0x6ca>
 80060aa:	a201      	add	r2, pc, #4	; (adr r2, 80060b0 <UART_SetConfig+0x5d4>)
 80060ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b0:	08006133 	.word	0x08006133
 80060b4:	080061a7 	.word	0x080061a7
 80060b8:	0800613b 	.word	0x0800613b
 80060bc:	080061a7 	.word	0x080061a7
 80060c0:	080061a7 	.word	0x080061a7
 80060c4:	080061a7 	.word	0x080061a7
 80060c8:	0800614b 	.word	0x0800614b
 80060cc:	080061a7 	.word	0x080061a7
 80060d0:	080061a7 	.word	0x080061a7
 80060d4:	080061a7 	.word	0x080061a7
 80060d8:	080061a7 	.word	0x080061a7
 80060dc:	080061a7 	.word	0x080061a7
 80060e0:	080061a7 	.word	0x080061a7
 80060e4:	080061a7 	.word	0x080061a7
 80060e8:	0800615b 	.word	0x0800615b
 80060ec:	080061a7 	.word	0x080061a7
 80060f0:	080061a7 	.word	0x080061a7
 80060f4:	080061a7 	.word	0x080061a7
 80060f8:	080061a7 	.word	0x080061a7
 80060fc:	080061a7 	.word	0x080061a7
 8006100:	080061a7 	.word	0x080061a7
 8006104:	080061a7 	.word	0x080061a7
 8006108:	080061a7 	.word	0x080061a7
 800610c:	080061a7 	.word	0x080061a7
 8006110:	080061a7 	.word	0x080061a7
 8006114:	080061a7 	.word	0x080061a7
 8006118:	080061a7 	.word	0x080061a7
 800611c:	080061a7 	.word	0x080061a7
 8006120:	080061a7 	.word	0x080061a7
 8006124:	080061a7 	.word	0x080061a7
 8006128:	08006199 	.word	0x08006199
 800612c:	2b40      	cmp	r3, #64	; 0x40
 800612e:	d036      	beq.n	800619e <UART_SetConfig+0x6c2>
 8006130:	e039      	b.n	80061a6 <UART_SetConfig+0x6ca>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006132:	f7fd febf 	bl	8003eb4 <HAL_RCCEx_GetD3PCLK1Freq>
 8006136:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006138:	e03b      	b.n	80061b2 <UART_SetConfig+0x6d6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800613a:	f107 0314 	add.w	r3, r7, #20
 800613e:	4618      	mov	r0, r3
 8006140:	f7fd fece 	bl	8003ee0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006148:	e033      	b.n	80061b2 <UART_SetConfig+0x6d6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800614a:	f107 0308 	add.w	r3, r7, #8
 800614e:	4618      	mov	r0, r3
 8006150:	f7fe f81a 	bl	8004188 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006158:	e02b      	b.n	80061b2 <UART_SetConfig+0x6d6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800615a:	4b0a      	ldr	r3, [pc, #40]	; (8006184 <UART_SetConfig+0x6a8>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f003 0320 	and.w	r3, r3, #32
 8006162:	2b00      	cmp	r3, #0
 8006164:	d009      	beq.n	800617a <UART_SetConfig+0x69e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006166:	4b07      	ldr	r3, [pc, #28]	; (8006184 <UART_SetConfig+0x6a8>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	08db      	lsrs	r3, r3, #3
 800616c:	f003 0303 	and.w	r3, r3, #3
 8006170:	4a08      	ldr	r2, [pc, #32]	; (8006194 <UART_SetConfig+0x6b8>)
 8006172:	fa22 f303 	lsr.w	r3, r2, r3
 8006176:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006178:	e01b      	b.n	80061b2 <UART_SetConfig+0x6d6>
          pclk = (uint32_t) HSI_VALUE;
 800617a:	4b06      	ldr	r3, [pc, #24]	; (8006194 <UART_SetConfig+0x6b8>)
 800617c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800617e:	e018      	b.n	80061b2 <UART_SetConfig+0x6d6>
 8006180:	40011400 	.word	0x40011400
 8006184:	58024400 	.word	0x58024400
 8006188:	40007800 	.word	0x40007800
 800618c:	40007c00 	.word	0x40007c00
 8006190:	58000c00 	.word	0x58000c00
 8006194:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006198:	4bc4      	ldr	r3, [pc, #784]	; (80064ac <UART_SetConfig+0x9d0>)
 800619a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800619c:	e009      	b.n	80061b2 <UART_SetConfig+0x6d6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800619e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80061a4:	e005      	b.n	80061b2 <UART_SetConfig+0x6d6>
      default:
        pclk = 0U;
 80061a6:	2300      	movs	r3, #0
 80061a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80061b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 81da 	beq.w	800656e <UART_SetConfig+0xa92>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061be:	4abc      	ldr	r2, [pc, #752]	; (80064b0 <UART_SetConfig+0x9d4>)
 80061c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061c4:	461a      	mov	r2, r3
 80061c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80061cc:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685a      	ldr	r2, [r3, #4]
 80061d2:	4613      	mov	r3, r2
 80061d4:	005b      	lsls	r3, r3, #1
 80061d6:	4413      	add	r3, r2
 80061d8:	6a3a      	ldr	r2, [r7, #32]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d305      	bcc.n	80061ea <UART_SetConfig+0x70e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061e4:	6a3a      	ldr	r2, [r7, #32]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d903      	bls.n	80061f2 <UART_SetConfig+0x716>
      {
        ret = HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80061f0:	e1bd      	b.n	800656e <UART_SetConfig+0xa92>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f4:	4618      	mov	r0, r3
 80061f6:	f04f 0100 	mov.w	r1, #0
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061fe:	4aac      	ldr	r2, [pc, #688]	; (80064b0 <UART_SetConfig+0x9d4>)
 8006200:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006204:	b29a      	uxth	r2, r3
 8006206:	f04f 0300 	mov.w	r3, #0
 800620a:	f7fa f865 	bl	80002d8 <__aeabi_uldivmod>
 800620e:	4602      	mov	r2, r0
 8006210:	460b      	mov	r3, r1
 8006212:	4610      	mov	r0, r2
 8006214:	4619      	mov	r1, r3
 8006216:	f04f 0200 	mov.w	r2, #0
 800621a:	f04f 0300 	mov.w	r3, #0
 800621e:	020b      	lsls	r3, r1, #8
 8006220:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006224:	0202      	lsls	r2, r0, #8
 8006226:	6879      	ldr	r1, [r7, #4]
 8006228:	6849      	ldr	r1, [r1, #4]
 800622a:	0849      	lsrs	r1, r1, #1
 800622c:	4608      	mov	r0, r1
 800622e:	f04f 0100 	mov.w	r1, #0
 8006232:	1814      	adds	r4, r2, r0
 8006234:	eb43 0501 	adc.w	r5, r3, r1
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	461a      	mov	r2, r3
 800623e:	f04f 0300 	mov.w	r3, #0
 8006242:	4620      	mov	r0, r4
 8006244:	4629      	mov	r1, r5
 8006246:	f7fa f847 	bl	80002d8 <__aeabi_uldivmod>
 800624a:	4602      	mov	r2, r0
 800624c:	460b      	mov	r3, r1
 800624e:	4613      	mov	r3, r2
 8006250:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006254:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006258:	d308      	bcc.n	800626c <UART_SetConfig+0x790>
 800625a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006260:	d204      	bcs.n	800626c <UART_SetConfig+0x790>
        {
          huart->Instance->BRR = usartdiv;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006268:	60da      	str	r2, [r3, #12]
 800626a:	e180      	b.n	800656e <UART_SetConfig+0xa92>
        }
        else
        {
          ret = HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006272:	e17c      	b.n	800656e <UART_SetConfig+0xa92>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	69db      	ldr	r3, [r3, #28]
 8006278:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800627c:	f040 80bf 	bne.w	80063fe <UART_SetConfig+0x922>
  {
    switch (clocksource)
 8006280:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006284:	2b20      	cmp	r3, #32
 8006286:	dc49      	bgt.n	800631c <UART_SetConfig+0x840>
 8006288:	2b00      	cmp	r3, #0
 800628a:	db7c      	blt.n	8006386 <UART_SetConfig+0x8aa>
 800628c:	2b20      	cmp	r3, #32
 800628e:	d87a      	bhi.n	8006386 <UART_SetConfig+0x8aa>
 8006290:	a201      	add	r2, pc, #4	; (adr r2, 8006298 <UART_SetConfig+0x7bc>)
 8006292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006296:	bf00      	nop
 8006298:	08006323 	.word	0x08006323
 800629c:	0800632b 	.word	0x0800632b
 80062a0:	08006387 	.word	0x08006387
 80062a4:	08006387 	.word	0x08006387
 80062a8:	08006333 	.word	0x08006333
 80062ac:	08006387 	.word	0x08006387
 80062b0:	08006387 	.word	0x08006387
 80062b4:	08006387 	.word	0x08006387
 80062b8:	08006343 	.word	0x08006343
 80062bc:	08006387 	.word	0x08006387
 80062c0:	08006387 	.word	0x08006387
 80062c4:	08006387 	.word	0x08006387
 80062c8:	08006387 	.word	0x08006387
 80062cc:	08006387 	.word	0x08006387
 80062d0:	08006387 	.word	0x08006387
 80062d4:	08006387 	.word	0x08006387
 80062d8:	08006353 	.word	0x08006353
 80062dc:	08006387 	.word	0x08006387
 80062e0:	08006387 	.word	0x08006387
 80062e4:	08006387 	.word	0x08006387
 80062e8:	08006387 	.word	0x08006387
 80062ec:	08006387 	.word	0x08006387
 80062f0:	08006387 	.word	0x08006387
 80062f4:	08006387 	.word	0x08006387
 80062f8:	08006387 	.word	0x08006387
 80062fc:	08006387 	.word	0x08006387
 8006300:	08006387 	.word	0x08006387
 8006304:	08006387 	.word	0x08006387
 8006308:	08006387 	.word	0x08006387
 800630c:	08006387 	.word	0x08006387
 8006310:	08006387 	.word	0x08006387
 8006314:	08006387 	.word	0x08006387
 8006318:	08006379 	.word	0x08006379
 800631c:	2b40      	cmp	r3, #64	; 0x40
 800631e:	d02e      	beq.n	800637e <UART_SetConfig+0x8a2>
 8006320:	e031      	b.n	8006386 <UART_SetConfig+0x8aa>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006322:	f7fc fe6b 	bl	8002ffc <HAL_RCC_GetPCLK1Freq>
 8006326:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006328:	e033      	b.n	8006392 <UART_SetConfig+0x8b6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800632a:	f7fc fe7d 	bl	8003028 <HAL_RCC_GetPCLK2Freq>
 800632e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006330:	e02f      	b.n	8006392 <UART_SetConfig+0x8b6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006332:	f107 0314 	add.w	r3, r7, #20
 8006336:	4618      	mov	r0, r3
 8006338:	f7fd fdd2 	bl	8003ee0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006340:	e027      	b.n	8006392 <UART_SetConfig+0x8b6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006342:	f107 0308 	add.w	r3, r7, #8
 8006346:	4618      	mov	r0, r3
 8006348:	f7fd ff1e 	bl	8004188 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006350:	e01f      	b.n	8006392 <UART_SetConfig+0x8b6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006352:	4b58      	ldr	r3, [pc, #352]	; (80064b4 <UART_SetConfig+0x9d8>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0320 	and.w	r3, r3, #32
 800635a:	2b00      	cmp	r3, #0
 800635c:	d009      	beq.n	8006372 <UART_SetConfig+0x896>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800635e:	4b55      	ldr	r3, [pc, #340]	; (80064b4 <UART_SetConfig+0x9d8>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	08db      	lsrs	r3, r3, #3
 8006364:	f003 0303 	and.w	r3, r3, #3
 8006368:	4a53      	ldr	r2, [pc, #332]	; (80064b8 <UART_SetConfig+0x9dc>)
 800636a:	fa22 f303 	lsr.w	r3, r2, r3
 800636e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006370:	e00f      	b.n	8006392 <UART_SetConfig+0x8b6>
          pclk = (uint32_t) HSI_VALUE;
 8006372:	4b51      	ldr	r3, [pc, #324]	; (80064b8 <UART_SetConfig+0x9dc>)
 8006374:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006376:	e00c      	b.n	8006392 <UART_SetConfig+0x8b6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006378:	4b4c      	ldr	r3, [pc, #304]	; (80064ac <UART_SetConfig+0x9d0>)
 800637a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800637c:	e009      	b.n	8006392 <UART_SetConfig+0x8b6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800637e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006382:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006384:	e005      	b.n	8006392 <UART_SetConfig+0x8b6>
      default:
        pclk = 0U;
 8006386:	2300      	movs	r3, #0
 8006388:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006390:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006394:	2b00      	cmp	r3, #0
 8006396:	f000 80ea 	beq.w	800656e <UART_SetConfig+0xa92>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800639e:	4a44      	ldr	r2, [pc, #272]	; (80064b0 <UART_SetConfig+0x9d4>)
 80063a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063a4:	461a      	mov	r2, r3
 80063a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80063ac:	005a      	lsls	r2, r3, #1
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	085b      	lsrs	r3, r3, #1
 80063b4:	441a      	add	r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80063be:	b29b      	uxth	r3, r3
 80063c0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063c4:	2b0f      	cmp	r3, #15
 80063c6:	d916      	bls.n	80063f6 <UART_SetConfig+0x91a>
 80063c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063ce:	d212      	bcs.n	80063f6 <UART_SetConfig+0x91a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	f023 030f 	bic.w	r3, r3, #15
 80063d8:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063dc:	085b      	lsrs	r3, r3, #1
 80063de:	b29b      	uxth	r3, r3
 80063e0:	f003 0307 	and.w	r3, r3, #7
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80063e8:	4313      	orrs	r3, r2
 80063ea:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80063f2:	60da      	str	r2, [r3, #12]
 80063f4:	e0bb      	b.n	800656e <UART_SetConfig+0xa92>
      }
      else
      {
        ret = HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80063fc:	e0b7      	b.n	800656e <UART_SetConfig+0xa92>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006402:	2b20      	cmp	r3, #32
 8006404:	dc4a      	bgt.n	800649c <UART_SetConfig+0x9c0>
 8006406:	2b00      	cmp	r3, #0
 8006408:	f2c0 8086 	blt.w	8006518 <UART_SetConfig+0xa3c>
 800640c:	2b20      	cmp	r3, #32
 800640e:	f200 8083 	bhi.w	8006518 <UART_SetConfig+0xa3c>
 8006412:	a201      	add	r2, pc, #4	; (adr r2, 8006418 <UART_SetConfig+0x93c>)
 8006414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006418:	080064a3 	.word	0x080064a3
 800641c:	080064bd 	.word	0x080064bd
 8006420:	08006519 	.word	0x08006519
 8006424:	08006519 	.word	0x08006519
 8006428:	080064c5 	.word	0x080064c5
 800642c:	08006519 	.word	0x08006519
 8006430:	08006519 	.word	0x08006519
 8006434:	08006519 	.word	0x08006519
 8006438:	080064d5 	.word	0x080064d5
 800643c:	08006519 	.word	0x08006519
 8006440:	08006519 	.word	0x08006519
 8006444:	08006519 	.word	0x08006519
 8006448:	08006519 	.word	0x08006519
 800644c:	08006519 	.word	0x08006519
 8006450:	08006519 	.word	0x08006519
 8006454:	08006519 	.word	0x08006519
 8006458:	080064e5 	.word	0x080064e5
 800645c:	08006519 	.word	0x08006519
 8006460:	08006519 	.word	0x08006519
 8006464:	08006519 	.word	0x08006519
 8006468:	08006519 	.word	0x08006519
 800646c:	08006519 	.word	0x08006519
 8006470:	08006519 	.word	0x08006519
 8006474:	08006519 	.word	0x08006519
 8006478:	08006519 	.word	0x08006519
 800647c:	08006519 	.word	0x08006519
 8006480:	08006519 	.word	0x08006519
 8006484:	08006519 	.word	0x08006519
 8006488:	08006519 	.word	0x08006519
 800648c:	08006519 	.word	0x08006519
 8006490:	08006519 	.word	0x08006519
 8006494:	08006519 	.word	0x08006519
 8006498:	0800650b 	.word	0x0800650b
 800649c:	2b40      	cmp	r3, #64	; 0x40
 800649e:	d037      	beq.n	8006510 <UART_SetConfig+0xa34>
 80064a0:	e03a      	b.n	8006518 <UART_SetConfig+0xa3c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064a2:	f7fc fdab 	bl	8002ffc <HAL_RCC_GetPCLK1Freq>
 80064a6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80064a8:	e03c      	b.n	8006524 <UART_SetConfig+0xa48>
 80064aa:	bf00      	nop
 80064ac:	003d0900 	.word	0x003d0900
 80064b0:	08006eac 	.word	0x08006eac
 80064b4:	58024400 	.word	0x58024400
 80064b8:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064bc:	f7fc fdb4 	bl	8003028 <HAL_RCC_GetPCLK2Freq>
 80064c0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80064c2:	e02f      	b.n	8006524 <UART_SetConfig+0xa48>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064c4:	f107 0314 	add.w	r3, r7, #20
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7fd fd09 	bl	8003ee0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80064d2:	e027      	b.n	8006524 <UART_SetConfig+0xa48>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064d4:	f107 0308 	add.w	r3, r7, #8
 80064d8:	4618      	mov	r0, r3
 80064da:	f7fd fe55 	bl	8004188 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80064e2:	e01f      	b.n	8006524 <UART_SetConfig+0xa48>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064e4:	4b2c      	ldr	r3, [pc, #176]	; (8006598 <UART_SetConfig+0xabc>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 0320 	and.w	r3, r3, #32
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d009      	beq.n	8006504 <UART_SetConfig+0xa28>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80064f0:	4b29      	ldr	r3, [pc, #164]	; (8006598 <UART_SetConfig+0xabc>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	08db      	lsrs	r3, r3, #3
 80064f6:	f003 0303 	and.w	r3, r3, #3
 80064fa:	4a28      	ldr	r2, [pc, #160]	; (800659c <UART_SetConfig+0xac0>)
 80064fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006500:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006502:	e00f      	b.n	8006524 <UART_SetConfig+0xa48>
          pclk = (uint32_t) HSI_VALUE;
 8006504:	4b25      	ldr	r3, [pc, #148]	; (800659c <UART_SetConfig+0xac0>)
 8006506:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006508:	e00c      	b.n	8006524 <UART_SetConfig+0xa48>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800650a:	4b25      	ldr	r3, [pc, #148]	; (80065a0 <UART_SetConfig+0xac4>)
 800650c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800650e:	e009      	b.n	8006524 <UART_SetConfig+0xa48>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006510:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006514:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006516:	e005      	b.n	8006524 <UART_SetConfig+0xa48>
      default:
        pclk = 0U;
 8006518:	2300      	movs	r3, #0
 800651a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006522:	bf00      	nop
    }

    if (pclk != 0U)
 8006524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006526:	2b00      	cmp	r3, #0
 8006528:	d021      	beq.n	800656e <UART_SetConfig+0xa92>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800652e:	4a1d      	ldr	r2, [pc, #116]	; (80065a4 <UART_SetConfig+0xac8>)
 8006530:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006534:	461a      	mov	r2, r3
 8006536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006538:	fbb3 f2f2 	udiv	r2, r3, r2
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	085b      	lsrs	r3, r3, #1
 8006542:	441a      	add	r2, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	fbb2 f3f3 	udiv	r3, r2, r3
 800654c:	b29b      	uxth	r3, r3
 800654e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006552:	2b0f      	cmp	r3, #15
 8006554:	d908      	bls.n	8006568 <UART_SetConfig+0xa8c>
 8006556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800655c:	d204      	bcs.n	8006568 <UART_SetConfig+0xa8c>
      {
        huart->Instance->BRR = usartdiv;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006564:	60da      	str	r2, [r3, #12]
 8006566:	e002      	b.n	800656e <UART_SetConfig+0xa92>
      }
      else
      {
        ret = HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2201      	movs	r2, #1
 8006572:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2201      	movs	r2, #1
 800657a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800658a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800658e:	4618      	mov	r0, r3
 8006590:	3738      	adds	r7, #56	; 0x38
 8006592:	46bd      	mov	sp, r7
 8006594:	bdb0      	pop	{r4, r5, r7, pc}
 8006596:	bf00      	nop
 8006598:	58024400 	.word	0x58024400
 800659c:	03d09000 	.word	0x03d09000
 80065a0:	003d0900 	.word	0x003d0900
 80065a4:	08006eac 	.word	0x08006eac

080065a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b4:	f003 0301 	and.w	r3, r3, #1
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d00a      	beq.n	80065d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	430a      	orrs	r2, r1
 80065d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00a      	beq.n	80065f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f8:	f003 0304 	and.w	r3, r3, #4
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d00a      	beq.n	8006616 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	430a      	orrs	r2, r1
 8006614:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800661a:	f003 0308 	and.w	r3, r3, #8
 800661e:	2b00      	cmp	r3, #0
 8006620:	d00a      	beq.n	8006638 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	430a      	orrs	r2, r1
 8006636:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663c:	f003 0310 	and.w	r3, r3, #16
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00a      	beq.n	800665a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800665e:	f003 0320 	and.w	r3, r3, #32
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00a      	beq.n	800667c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	430a      	orrs	r2, r1
 800667a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006684:	2b00      	cmp	r3, #0
 8006686:	d01a      	beq.n	80066be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	430a      	orrs	r2, r1
 800669c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066a6:	d10a      	bne.n	80066be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	430a      	orrs	r2, r1
 80066bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00a      	beq.n	80066e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	430a      	orrs	r2, r1
 80066de:	605a      	str	r2, [r3, #4]
  }
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b086      	sub	sp, #24
 80066f0:	af02      	add	r7, sp, #8
 80066f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80066fc:	f7fb f9ec 	bl	8001ad8 <HAL_GetTick>
 8006700:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0308 	and.w	r3, r3, #8
 800670c:	2b08      	cmp	r3, #8
 800670e:	d10e      	bne.n	800672e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006710:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2200      	movs	r2, #0
 800671a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 f82c 	bl	800677c <UART_WaitOnFlagUntilTimeout>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e022      	b.n	8006774 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 0304 	and.w	r3, r3, #4
 8006738:	2b04      	cmp	r3, #4
 800673a:	d10e      	bne.n	800675a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800673c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006740:	9300      	str	r3, [sp, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2200      	movs	r2, #0
 8006746:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f000 f816 	bl	800677c <UART_WaitOnFlagUntilTimeout>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d001      	beq.n	800675a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006756:	2303      	movs	r3, #3
 8006758:	e00c      	b.n	8006774 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2220      	movs	r2, #32
 800675e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2220      	movs	r2, #32
 8006766:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006772:	2300      	movs	r3, #0
}
 8006774:	4618      	mov	r0, r3
 8006776:	3710      	adds	r7, #16
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}

0800677c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	603b      	str	r3, [r7, #0]
 8006788:	4613      	mov	r3, r2
 800678a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800678c:	e062      	b.n	8006854 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006794:	d05e      	beq.n	8006854 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006796:	f7fb f99f 	bl	8001ad8 <HAL_GetTick>
 800679a:	4602      	mov	r2, r0
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	1ad3      	subs	r3, r2, r3
 80067a0:	69ba      	ldr	r2, [r7, #24]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d302      	bcc.n	80067ac <UART_WaitOnFlagUntilTimeout+0x30>
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d11d      	bne.n	80067e8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80067ba:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	689a      	ldr	r2, [r3, #8]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f022 0201 	bic.w	r2, r2, #1
 80067ca:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2220      	movs	r2, #32
 80067d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2220      	movs	r2, #32
 80067d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e045      	b.n	8006874 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0304 	and.w	r3, r3, #4
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d02e      	beq.n	8006854 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	69db      	ldr	r3, [r3, #28]
 80067fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006800:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006804:	d126      	bne.n	8006854 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800680e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800681e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	689a      	ldr	r2, [r3, #8]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f022 0201 	bic.w	r2, r2, #1
 800682e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2220      	movs	r2, #32
 8006834:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2220      	movs	r2, #32
 800683c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2220      	movs	r2, #32
 8006844:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8006850:	2303      	movs	r3, #3
 8006852:	e00f      	b.n	8006874 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	69da      	ldr	r2, [r3, #28]
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	4013      	ands	r3, r2
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	429a      	cmp	r2, r3
 8006862:	bf0c      	ite	eq
 8006864:	2301      	moveq	r3, #1
 8006866:	2300      	movne	r3, #0
 8006868:	b2db      	uxtb	r3, r3
 800686a:	461a      	mov	r2, r3
 800686c:	79fb      	ldrb	r3, [r7, #7]
 800686e:	429a      	cmp	r2, r3
 8006870:	d08d      	beq.n	800678e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800688a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006892:	2b22      	cmp	r3, #34	; 0x22
 8006894:	d13b      	bne.n	800690e <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800689e:	89bb      	ldrh	r3, [r7, #12]
 80068a0:	b2d9      	uxtb	r1, r3
 80068a2:	89fb      	ldrh	r3, [r7, #14]
 80068a4:	b2da      	uxtb	r2, r3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068aa:	400a      	ands	r2, r1
 80068ac:	b2d2      	uxtb	r2, r2
 80068ae:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068b4:	1c5a      	adds	r2, r3, #1
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	3b01      	subs	r3, #1
 80068c4:	b29a      	uxth	r2, r3
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d122      	bne.n	800691e <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80068e6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689a      	ldr	r2, [r3, #8]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f022 0201 	bic.w	r2, r2, #1
 80068f6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2220      	movs	r2, #32
 80068fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f7ff f8de 	bl	8005ac8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800690c:	e007      	b.n	800691e <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	699a      	ldr	r2, [r3, #24]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f042 0208 	orr.w	r2, r2, #8
 800691c:	619a      	str	r2, [r3, #24]
}
 800691e:	bf00      	nop
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006926:	b580      	push	{r7, lr}
 8006928:	b084      	sub	sp, #16
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006934:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800693c:	2b22      	cmp	r3, #34	; 0x22
 800693e:	d13b      	bne.n	80069b8 <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006946:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800694c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800694e:	89ba      	ldrh	r2, [r7, #12]
 8006950:	89fb      	ldrh	r3, [r7, #14]
 8006952:	4013      	ands	r3, r2
 8006954:	b29a      	uxth	r2, r3
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800695e:	1c9a      	adds	r2, r3, #2
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800696a:	b29b      	uxth	r3, r3
 800696c:	3b01      	subs	r3, #1
 800696e:	b29a      	uxth	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800697c:	b29b      	uxth	r3, r3
 800697e:	2b00      	cmp	r3, #0
 8006980:	d122      	bne.n	80069c8 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006990:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	689a      	ldr	r2, [r3, #8]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f022 0201 	bic.w	r2, r2, #1
 80069a0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2220      	movs	r2, #32
 80069a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f7ff f889 	bl	8005ac8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80069b6:	e007      	b.n	80069c8 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	699a      	ldr	r2, [r3, #24]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f042 0208 	orr.w	r2, r2, #8
 80069c6:	619a      	str	r2, [r3, #24]
}
 80069c8:	bf00      	nop
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80069de:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80069e6:	2b22      	cmp	r3, #34	; 0x22
 80069e8:	d166      	bne.n	8006ab8 <UART_RxISR_8BIT_FIFOEN+0xe8>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80069f0:	81fb      	strh	r3, [r7, #14]
 80069f2:	e03d      	b.n	8006a70 <UART_RxISR_8BIT_FIFOEN+0xa0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fa:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80069fc:	893b      	ldrh	r3, [r7, #8]
 80069fe:	b2d9      	uxtb	r1, r3
 8006a00:	89bb      	ldrh	r3, [r7, #12]
 8006a02:	b2da      	uxtb	r2, r3
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a08:	400a      	ands	r2, r1
 8006a0a:	b2d2      	uxtb	r2, r2
 8006a0c:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a12:	1c5a      	adds	r2, r3, #1
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	3b01      	subs	r3, #1
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d119      	bne.n	8006a6a <UART_RxISR_8BIT_FIFOEN+0x9a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a44:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	6899      	ldr	r1, [r3, #8]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	4b1f      	ldr	r3, [pc, #124]	; (8006ad0 <UART_RxISR_8BIT_FIFOEN+0x100>)
 8006a52:	400b      	ands	r3, r1
 8006a54:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2220      	movs	r2, #32
 8006a5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f7ff f82f 	bl	8005ac8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006a6a:	89fb      	ldrh	r3, [r7, #14]
 8006a6c:	3b01      	subs	r3, #1
 8006a6e:	81fb      	strh	r3, [r7, #14]
 8006a70:	89fb      	ldrh	r3, [r7, #14]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1be      	bne.n	80069f4 <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a7c:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006a7e:	897b      	ldrh	r3, [r7, #10]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d021      	beq.n	8006ac8 <UART_RxISR_8BIT_FIFOEN+0xf8>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006a8a:	897a      	ldrh	r2, [r7, #10]
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d21b      	bcs.n	8006ac8 <UART_RxISR_8BIT_FIFOEN+0xf8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689a      	ldr	r2, [r3, #8]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006a9e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4a0c      	ldr	r2, [pc, #48]	; (8006ad4 <UART_RxISR_8BIT_FIFOEN+0x104>)
 8006aa4:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f042 0220 	orr.w	r2, r2, #32
 8006ab4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ab6:	e007      	b.n	8006ac8 <UART_RxISR_8BIT_FIFOEN+0xf8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	699a      	ldr	r2, [r3, #24]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f042 0208 	orr.w	r2, r2, #8
 8006ac6:	619a      	str	r2, [r3, #24]
}
 8006ac8:	bf00      	nop
 8006aca:	3710      	adds	r7, #16
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	effffffe 	.word	0xeffffffe
 8006ad4:	0800687d 	.word	0x0800687d

08006ad8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006ae6:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006aee:	2b22      	cmp	r3, #34	; 0x22
 8006af0:	d166      	bne.n	8006bc0 <UART_RxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006af8:	82fb      	strh	r3, [r7, #22]
 8006afa:	e03d      	b.n	8006b78 <UART_RxISR_16BIT_FIFOEN+0xa0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b02:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b08:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 8006b0a:	8a3a      	ldrh	r2, [r7, #16]
 8006b0c:	8abb      	ldrh	r3, [r7, #20]
 8006b0e:	4013      	ands	r3, r2
 8006b10:	b29a      	uxth	r2, r3
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b1a:	1c9a      	adds	r2, r3, #2
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	3b01      	subs	r3, #1
 8006b2a:	b29a      	uxth	r2, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d119      	bne.n	8006b72 <UART_RxISR_16BIT_FIFOEN+0x9a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b4c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	6899      	ldr	r1, [r3, #8]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	4b1f      	ldr	r3, [pc, #124]	; (8006bd8 <UART_RxISR_16BIT_FIFOEN+0x100>)
 8006b5a:	400b      	ands	r3, r1
 8006b5c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2220      	movs	r2, #32
 8006b62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f7fe ffab 	bl	8005ac8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006b72:	8afb      	ldrh	r3, [r7, #22]
 8006b74:	3b01      	subs	r3, #1
 8006b76:	82fb      	strh	r3, [r7, #22]
 8006b78:	8afb      	ldrh	r3, [r7, #22]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1be      	bne.n	8006afc <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006b84:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006b86:	8a7b      	ldrh	r3, [r7, #18]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d021      	beq.n	8006bd0 <UART_RxISR_16BIT_FIFOEN+0xf8>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006b92:	8a7a      	ldrh	r2, [r7, #18]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d21b      	bcs.n	8006bd0 <UART_RxISR_16BIT_FIFOEN+0xf8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	689a      	ldr	r2, [r3, #8]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006ba6:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4a0c      	ldr	r2, [pc, #48]	; (8006bdc <UART_RxISR_16BIT_FIFOEN+0x104>)
 8006bac:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f042 0220 	orr.w	r2, r2, #32
 8006bbc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006bbe:	e007      	b.n	8006bd0 <UART_RxISR_16BIT_FIFOEN+0xf8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	699a      	ldr	r2, [r3, #24]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f042 0208 	orr.w	r2, r2, #8
 8006bce:	619a      	str	r2, [r3, #24]
}
 8006bd0:	bf00      	nop
 8006bd2:	3718      	adds	r7, #24
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}
 8006bd8:	effffffe 	.word	0xeffffffe
 8006bdc:	08006927 	.word	0x08006927

08006be0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b085      	sub	sp, #20
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d101      	bne.n	8006bf6 <HAL_UARTEx_DisableFifoMode+0x16>
 8006bf2:	2302      	movs	r3, #2
 8006bf4:	e027      	b.n	8006c46 <HAL_UARTEx_DisableFifoMode+0x66>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2224      	movs	r2, #36	; 0x24
 8006c02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f022 0201 	bic.w	r2, r2, #1
 8006c1c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006c24:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2220      	movs	r2, #32
 8006c38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006c44:	2300      	movs	r3, #0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3714      	adds	r7, #20
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr

08006c52 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c52:	b580      	push	{r7, lr}
 8006c54:	b084      	sub	sp, #16
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
 8006c5a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d101      	bne.n	8006c6a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006c66:	2302      	movs	r3, #2
 8006c68:	e02d      	b.n	8006cc6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2224      	movs	r2, #36	; 0x24
 8006c76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f022 0201 	bic.w	r2, r2, #1
 8006c90:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	683a      	ldr	r2, [r7, #0]
 8006ca2:	430a      	orrs	r2, r1
 8006ca4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 f850 	bl	8006d4c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2220      	movs	r2, #32
 8006cb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b084      	sub	sp, #16
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
 8006cd6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d101      	bne.n	8006ce6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006ce2:	2302      	movs	r3, #2
 8006ce4:	e02d      	b.n	8006d42 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2224      	movs	r2, #36	; 0x24
 8006cf2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f022 0201 	bic.w	r2, r2, #1
 8006d0c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	683a      	ldr	r2, [r7, #0]
 8006d1e:	430a      	orrs	r2, r1
 8006d20:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 f812 	bl	8006d4c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2220      	movs	r2, #32
 8006d34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006d40:	2300      	movs	r3, #0
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3710      	adds	r7, #16
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
	...

08006d4c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b089      	sub	sp, #36	; 0x24
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8006d54:	4a2f      	ldr	r2, [pc, #188]	; (8006e14 <UARTEx_SetNbDataToProcess+0xc8>)
 8006d56:	f107 0314 	add.w	r3, r7, #20
 8006d5a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006d5e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8006d62:	4a2d      	ldr	r2, [pc, #180]	; (8006e18 <UARTEx_SetNbDataToProcess+0xcc>)
 8006d64:	f107 030c 	add.w	r3, r7, #12
 8006d68:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006d6c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d108      	bne.n	8006d8a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d88:	e03d      	b.n	8006e06 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d8a:	2310      	movs	r3, #16
 8006d8c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d8e:	2310      	movs	r3, #16
 8006d90:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	0e5b      	lsrs	r3, r3, #25
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	f003 0307 	and.w	r3, r3, #7
 8006da0:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	0f5b      	lsrs	r3, r3, #29
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	f003 0307 	and.w	r3, r3, #7
 8006db0:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8006db2:	7fbb      	ldrb	r3, [r7, #30]
 8006db4:	7f3a      	ldrb	r2, [r7, #28]
 8006db6:	f107 0120 	add.w	r1, r7, #32
 8006dba:	440a      	add	r2, r1
 8006dbc:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006dc0:	fb02 f303 	mul.w	r3, r2, r3
 8006dc4:	7f3a      	ldrb	r2, [r7, #28]
 8006dc6:	f107 0120 	add.w	r1, r7, #32
 8006dca:	440a      	add	r2, r1
 8006dcc:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8006dd0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006dd4:	b29a      	uxth	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8006ddc:	7ffb      	ldrb	r3, [r7, #31]
 8006dde:	7f7a      	ldrb	r2, [r7, #29]
 8006de0:	f107 0120 	add.w	r1, r7, #32
 8006de4:	440a      	add	r2, r1
 8006de6:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006dea:	fb02 f303 	mul.w	r3, r2, r3
 8006dee:	7f7a      	ldrb	r2, [r7, #29]
 8006df0:	f107 0120 	add.w	r1, r7, #32
 8006df4:	440a      	add	r2, r1
 8006df6:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8006dfa:	fb93 f3f2 	sdiv	r3, r3, r2
 8006dfe:	b29a      	uxth	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006e06:	bf00      	nop
 8006e08:	3724      	adds	r7, #36	; 0x24
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	08006e8c 	.word	0x08006e8c
 8006e18:	08006e94 	.word	0x08006e94

08006e1c <__libc_init_array>:
 8006e1c:	b570      	push	{r4, r5, r6, lr}
 8006e1e:	4d0d      	ldr	r5, [pc, #52]	; (8006e54 <__libc_init_array+0x38>)
 8006e20:	4c0d      	ldr	r4, [pc, #52]	; (8006e58 <__libc_init_array+0x3c>)
 8006e22:	1b64      	subs	r4, r4, r5
 8006e24:	10a4      	asrs	r4, r4, #2
 8006e26:	2600      	movs	r6, #0
 8006e28:	42a6      	cmp	r6, r4
 8006e2a:	d109      	bne.n	8006e40 <__libc_init_array+0x24>
 8006e2c:	4d0b      	ldr	r5, [pc, #44]	; (8006e5c <__libc_init_array+0x40>)
 8006e2e:	4c0c      	ldr	r4, [pc, #48]	; (8006e60 <__libc_init_array+0x44>)
 8006e30:	f000 f820 	bl	8006e74 <_init>
 8006e34:	1b64      	subs	r4, r4, r5
 8006e36:	10a4      	asrs	r4, r4, #2
 8006e38:	2600      	movs	r6, #0
 8006e3a:	42a6      	cmp	r6, r4
 8006e3c:	d105      	bne.n	8006e4a <__libc_init_array+0x2e>
 8006e3e:	bd70      	pop	{r4, r5, r6, pc}
 8006e40:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e44:	4798      	blx	r3
 8006e46:	3601      	adds	r6, #1
 8006e48:	e7ee      	b.n	8006e28 <__libc_init_array+0xc>
 8006e4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e4e:	4798      	blx	r3
 8006e50:	3601      	adds	r6, #1
 8006e52:	e7f2      	b.n	8006e3a <__libc_init_array+0x1e>
 8006e54:	08006ecc 	.word	0x08006ecc
 8006e58:	08006ecc 	.word	0x08006ecc
 8006e5c:	08006ecc 	.word	0x08006ecc
 8006e60:	08006ed0 	.word	0x08006ed0

08006e64 <memset>:
 8006e64:	4402      	add	r2, r0
 8006e66:	4603      	mov	r3, r0
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d100      	bne.n	8006e6e <memset+0xa>
 8006e6c:	4770      	bx	lr
 8006e6e:	f803 1b01 	strb.w	r1, [r3], #1
 8006e72:	e7f9      	b.n	8006e68 <memset+0x4>

08006e74 <_init>:
 8006e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e76:	bf00      	nop
 8006e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e7a:	bc08      	pop	{r3}
 8006e7c:	469e      	mov	lr, r3
 8006e7e:	4770      	bx	lr

08006e80 <_fini>:
 8006e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e82:	bf00      	nop
 8006e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e86:	bc08      	pop	{r3}
 8006e88:	469e      	mov	lr, r3
 8006e8a:	4770      	bx	lr
