

================================================================
== Vivado HLS Report for 'wrapped_mmult_hw'
================================================================
* Date:           Sun Feb  7 17:35:32 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        matriz_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  364|  364|  272|  272| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+----------------------+-----+-----+-----+-----+---------+
        |                       |                      |  Latency  |  Interval | Pipeline|
        |        Instance       |        Module        | min | max | min | max |   Type  |
        +-----------------------+----------------------+-----+-----+-----+-----+---------+
        |Block_preheader117_U0  |Block_preheader117_s  |   74|   74|   74|   74|   none  |
        |Loop_L1_proc_U0        |Loop_L1_proc          |  271|  271|  271|  271|   none  |
        |Loop_3_proc_U0         |Loop_3_proc           |   10|   10|   10|   10|   none  |
        |read_data_U0           |read_data             |    6|    6|    6|    6|   none  |
        +-----------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      7|    1740|   3008|
|Memory           |        4|      -|     256|      8|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      7|    1996|   3016|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      3|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+----------------------+---------+-------+------+------+
    |        Instance       |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------+----------------------+---------+-------+------+------+
    |Block_preheader117_U0  |Block_preheader117_s  |        0|      2|  1043|  1792|
    |Loop_3_proc_U0         |Loop_3_proc           |        0|      0|   104|   215|
    |Loop_L1_proc_U0        |Loop_L1_proc          |        0|      5|   510|   861|
    |read_data_U0           |read_data             |        0|      0|    83|   140|
    +-----------------------+----------------------+---------+-------+------+------+
    |Total                  |                      |        0|      7|  1740|  3008|
    +-----------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+-----+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+-----+----+------+-----+------+-------------+
    |dato_V_U   |wrapped_mmult_hw_g8j  |        0|  128|   4|     4|   32|     2|          256|
    |X_MAT_0_U  |wrapped_mmult_hw_hbi  |        4|    0|   0|     8|   32|     2|          512|
    |X_OUT_0_U  |wrapped_mmult_hw_ibs  |        0|  128|   4|     3|   32|     2|          192|
    +-----------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total      |                      |        4|  256|   8|    15|   96|     6|          960|
    +-----------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-------------------+-----+-----+--------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |  wrapped_mmult_hw | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |  wrapped_mmult_hw | return value |
|in_stream_TDATA    |  in |   32|     axis     |  in_stream_data_V |    pointer   |
|in_stream_TKEEP    |  in |    4|     axis     |  in_stream_keep_V |    pointer   |
|in_stream_TSTRB    |  in |    4|     axis     |  in_stream_strb_V |    pointer   |
|in_stream_TUSER    |  in |    4|     axis     |  in_stream_user_V |    pointer   |
|in_stream_TLAST    |  in |    1|     axis     |  in_stream_last_V |    pointer   |
|in_stream_TID      |  in |    5|     axis     |   in_stream_id_V  |    pointer   |
|in_stream_TDEST    |  in |    5|     axis     |  in_stream_dest_V |    pointer   |
|in_stream_TVALID   |  in |    1|     axis     |  in_stream_dest_V |    pointer   |
|in_stream_TREADY   | out |    1|     axis     |  in_stream_dest_V |    pointer   |
|out_stream_TDATA   | out |   32|     axis     | out_stream_data_V |    pointer   |
|out_stream_TKEEP   | out |    4|     axis     | out_stream_keep_V |    pointer   |
|out_stream_TSTRB   | out |    4|     axis     | out_stream_strb_V |    pointer   |
|out_stream_TUSER   | out |    4|     axis     | out_stream_user_V |    pointer   |
|out_stream_TLAST   | out |    1|     axis     | out_stream_last_V |    pointer   |
|out_stream_TID     | out |    5|     axis     |  out_stream_id_V  |    pointer   |
|out_stream_TDEST   | out |    5|     axis     | out_stream_dest_V |    pointer   |
|out_stream_TVALID  | out |    1|     axis     | out_stream_dest_V |    pointer   |
|out_stream_TREADY  |  in |    1|     axis     | out_stream_dest_V |    pointer   |
+-------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: dato_V (33)  [1/1] 2.32ns
.preheader117.preheader:16  %dato_V = alloca [4 x i32], align 4

ST_1: X_MAT_0 (34)  [1/1] 2.32ns  loc: mmult_accel.cpp:70
.preheader117.preheader:17  %X_MAT_0 = alloca [8 x float], align 4

ST_1: X_OUT_0 (35)  [1/1] 2.32ns  loc: mmult_accel.cpp:71
.preheader117.preheader:18  %X_OUT_0 = alloca [3 x float], align 4


 <State 2>: 0.00ns
ST_2: StgValue_14 (39)  [2/2] 0.00ns  loc: mmult_accel.cpp:76
.preheader117.preheader:22  call fastcc void @read_data(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [4 x i32]* %dato_V)


 <State 3>: 0.00ns
ST_3: StgValue_15 (39)  [1/2] 0.00ns  loc: mmult_accel.cpp:76
.preheader117.preheader:22  call fastcc void @read_data(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [4 x i32]* %dato_V)


 <State 4>: 0.00ns
ST_4: StgValue_16 (40)  [2/2] 0.00ns
.preheader117.preheader:23  call fastcc void @Block_.preheader117.([4 x i32]* %dato_V, [8 x float]* %X_MAT_0)


 <State 5>: 0.00ns
ST_5: StgValue_17 (40)  [1/2] 0.00ns
.preheader117.preheader:23  call fastcc void @Block_.preheader117.([4 x i32]* %dato_V, [8 x float]* %X_MAT_0)


 <State 6>: 0.00ns
ST_6: StgValue_18 (41)  [2/2] 0.00ns
.preheader117.preheader:24  call fastcc void @Loop_L1_proc([3 x float]* %X_OUT_0, [8 x float]* %X_MAT_0)


 <State 7>: 0.00ns
ST_7: StgValue_19 (41)  [1/2] 0.00ns
.preheader117.preheader:24  call fastcc void @Loop_L1_proc([3 x float]* %X_OUT_0, [8 x float]* %X_MAT_0)


 <State 8>: 0.00ns
ST_8: StgValue_20 (42)  [2/2] 0.00ns
.preheader117.preheader:25  call fastcc void @Loop_3_proc([3 x float]* %X_OUT_0, i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V)


 <State 9>: 0.00ns
ST_9: StgValue_21 (42)  [1/2] 0.00ns
.preheader117.preheader:25  call fastcc void @Loop_3_proc([3 x float]* %X_OUT_0, i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V)


 <State 10>: 0.00ns
ST_10: StgValue_22 (17)  [1/1] 0.00ns  loc: mmult_accel.cpp:54
.preheader117.preheader:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_10: StgValue_23 (18)  [1/1] 0.00ns
.preheader117.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_data_V), !map !94

ST_10: StgValue_24 (19)  [1/1] 0.00ns
.preheader117.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_keep_V), !map !100

ST_10: StgValue_25 (20)  [1/1] 0.00ns
.preheader117.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_strb_V), !map !104

ST_10: StgValue_26 (21)  [1/1] 0.00ns
.preheader117.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_user_V), !map !108

ST_10: StgValue_27 (22)  [1/1] 0.00ns
.preheader117.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last_V), !map !112

ST_10: StgValue_28 (23)  [1/1] 0.00ns
.preheader117.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_id_V), !map !116

ST_10: StgValue_29 (24)  [1/1] 0.00ns
.preheader117.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_dest_V), !map !120

ST_10: StgValue_30 (25)  [1/1] 0.00ns
.preheader117.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_data_V), !map !124

ST_10: StgValue_31 (26)  [1/1] 0.00ns
.preheader117.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_keep_V), !map !130

ST_10: StgValue_32 (27)  [1/1] 0.00ns
.preheader117.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_strb_V), !map !134

ST_10: StgValue_33 (28)  [1/1] 0.00ns
.preheader117.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_user_V), !map !138

ST_10: StgValue_34 (29)  [1/1] 0.00ns
.preheader117.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last_V), !map !142

ST_10: StgValue_35 (30)  [1/1] 0.00ns
.preheader117.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_id_V), !map !146

ST_10: StgValue_36 (31)  [1/1] 0.00ns
.preheader117.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_dest_V), !map !150

ST_10: StgValue_37 (32)  [1/1] 0.00ns
.preheader117.preheader:15  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @wrapped_mmult_hw_str) nounwind

ST_10: StgValue_38 (36)  [1/1] 0.00ns  loc: mmult_accel.cpp:55
.preheader117.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_10: StgValue_39 (37)  [1/1] 0.00ns
.preheader117.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_10: StgValue_40 (38)  [1/1] 0.00ns
.preheader117.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_10: StgValue_41 (43)  [1/1] 0.00ns  loc: mmult_accel.cpp:151
.preheader117.preheader:26  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vectorMedia1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coeff]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dato_V      (alloca              ) [ 00111100000]
X_MAT_0     (alloca              ) [ 00111111000]
X_OUT_0     (alloca              ) [ 00111111110]
StgValue_15 (call                ) [ 00000000000]
StgValue_17 (call                ) [ 00000000000]
StgValue_19 (call                ) [ 00000000000]
StgValue_21 (call                ) [ 00000000000]
StgValue_22 (specdataflowpipeline) [ 00000000000]
StgValue_23 (specbitsmap         ) [ 00000000000]
StgValue_24 (specbitsmap         ) [ 00000000000]
StgValue_25 (specbitsmap         ) [ 00000000000]
StgValue_26 (specbitsmap         ) [ 00000000000]
StgValue_27 (specbitsmap         ) [ 00000000000]
StgValue_28 (specbitsmap         ) [ 00000000000]
StgValue_29 (specbitsmap         ) [ 00000000000]
StgValue_30 (specbitsmap         ) [ 00000000000]
StgValue_31 (specbitsmap         ) [ 00000000000]
StgValue_32 (specbitsmap         ) [ 00000000000]
StgValue_33 (specbitsmap         ) [ 00000000000]
StgValue_34 (specbitsmap         ) [ 00000000000]
StgValue_35 (specbitsmap         ) [ 00000000000]
StgValue_36 (specbitsmap         ) [ 00000000000]
StgValue_37 (spectopmodule       ) [ 00000000000]
StgValue_38 (specinterface       ) [ 00000000000]
StgValue_39 (specinterface       ) [ 00000000000]
StgValue_40 (specinterface       ) [ 00000000000]
StgValue_41 (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="vectorMedia1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vectorMedia1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="coeff">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.preheader117."/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_L1_proc"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_3_proc"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wrapped_mmult_hw_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="dato_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dato_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="X_MAT_0_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_MAT_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="X_OUT_0_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_OUT_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_Block_preheader117_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_Loop_L1_proc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="3" bw="32" slack="0"/>
<pin id="91" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_Loop_3_proc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="4" slack="0"/>
<pin id="99" dir="0" index="4" bw="4" slack="0"/>
<pin id="100" dir="0" index="5" bw="4" slack="0"/>
<pin id="101" dir="0" index="6" bw="1" slack="0"/>
<pin id="102" dir="0" index="7" bw="5" slack="0"/>
<pin id="103" dir="0" index="8" bw="5" slack="0"/>
<pin id="104" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/8 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_read_data_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="0" index="3" bw="4" slack="0"/>
<pin id="118" dir="0" index="4" bw="4" slack="0"/>
<pin id="119" dir="0" index="5" bw="1" slack="0"/>
<pin id="120" dir="0" index="6" bw="5" slack="0"/>
<pin id="121" dir="0" index="7" bw="5" slack="0"/>
<pin id="122" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="113" pin=5"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="113" pin=6"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="113" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_data_V | {8 9 }
	Port: out_stream_keep_V | {8 9 }
	Port: out_stream_strb_V | {8 9 }
	Port: out_stream_user_V | {8 9 }
	Port: out_stream_last_V | {8 9 }
	Port: out_stream_id_V | {8 9 }
	Port: out_stream_dest_V | {8 9 }
 - Input state : 
	Port: wrapped_mmult_hw : in_stream_data_V | {2 3 }
	Port: wrapped_mmult_hw : in_stream_keep_V | {2 3 }
	Port: wrapped_mmult_hw : in_stream_strb_V | {2 3 }
	Port: wrapped_mmult_hw : in_stream_user_V | {2 3 }
	Port: wrapped_mmult_hw : in_stream_last_V | {2 3 }
	Port: wrapped_mmult_hw : in_stream_id_V | {2 3 }
	Port: wrapped_mmult_hw : in_stream_dest_V | {2 3 }
	Port: wrapped_mmult_hw : vectorMedia1 | {4 5 }
	Port: wrapped_mmult_hw : coeff | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_Block_preheader117_s_fu_78 |    2    | 13.4005 |   1259  |   1714  |
|   call   |     grp_Loop_L1_proc_fu_86     |    5    |  7.076  |   598   |   788   |
|          |      grp_Loop_3_proc_fu_94     |    0    |  5.307  |    44   |    41   |
|          |      grp_read_data_fu_113      |    0    |  1.769  |    7    |    22   |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    7    | 27.5524 |   1908  |   2565  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|   X_MAT_0  |    4   |    0   |    0   |
|   X_OUT_0  |    0   |   128  |    4   |
|    coeff   |    0   |   32   |   12   |
|   dato_V   |    0   |   128  |    4   |
|vectorMedia1|    0   |   32   |    4   |
+------------+--------+--------+--------+
|    Total   |    4   |   320  |   24   |
+------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |   27   |  1908  |  2565  |
|   Memory  |    4   |    -   |    -   |   320  |   24   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    7   |   27   |  2228  |  2589  |
+-----------+--------+--------+--------+--------+--------+
