`timescale 1ns/1ps



module slave(
         input PCLK,PRESET,
         input PSEL,PENABLE,PWRITE,
         input [31:0]PADDR,
			input [7:0]PWDATA,
        output [7:0]PRDATA,
        output reg PREADY );
    
     reg [31:0]reg_addr;
     reg [7:0] mem [63:0];

    assign PRDATA =  mem[reg_addr];

    always @(*)
       begin
         if(!PRESET)
              PREADY = 0;
          else
	  if(PSEL && !PENABLE && !PWRITE)
	     begin PREADY = 0; end
	         
	  else if(PSEL && PENABLE && !PWRITE)
	     begin  PREADY = 1;
                    reg_addr =  PADDR; 
	       end
          else if(PSEL && !PENABLE && PWRITE)
	     begin  PREADY = 0; end

	  else if(PSEL && PENABLE && PWRITE)
	     begin  PREADY = 1;
	            mem[PADDR] = PWDATA; end

           else PREADY = 0;
        end
    endmodule
