
../midi-usb-sender/Makefile,264
PROJECT = mainPROJECT1,0
BUILD_DIR = binBUILD_DIR2,15
CFILES = midiusb-sender.cCFILES5,64
DEVICE=stm32f411ceDEVICE7,91
OOCD_FILE = board/stm32f4discovery.cfgOOCD_FILE8,110
OPENCM3_DIR=../../../../libopencm3OPENCM3_DIR13,270
.flashbin:.flashbin18,422

../midi-usb-sender/README.md,34
# MIDI usb sendMIDI usb send1,0

../midi-usb-sender/midiusb-sender.c,1786
static usbd_device *usbd_dev;usbd_dev10,255
#define USB_OTG_FS_BASE	USB_OTG_FS_BASE13,386
#define OTG_GCCFG	OTG_GCCFG14,441
#define OTG_FS_GCCFG	OTG_FS_GCCFG16,468
#define OTG_GCCFG_NOVBUSSENS	OTG_GCCFG_NOVBUSSENS17,526
static const struct usb_device_descriptor dev_descr = {dev_descr19,566
static void usb_setup(usbd_device *dev, uint16_t wValue)usb_setup100,2828
void otg_fs_isr(void) {otg_fs_isr114,3106
static const struct usb_midi_endpoint_descriptor midi_usb_endp[] = {midi_usb_endp120,3199
static const struct usb_endpoint_descriptor usb_endp[] = {usb_endp152,4050
static const struct {__anonf32e384f0108182,4649
  struct usb_audio_header_descriptor_head header_head;header_head183,4671
  struct usb_audio_header_descriptor_body header_body;header_body184,4726
} __attribute__((packed)) audio_control_functional_descriptors = {audio_control_functional_descriptors185,4781
static const struct usb_interface_descriptor audio_control_iface[] = {{audio_control_iface204,5378
static const struct {__anonf32e384f0208221,5932
  struct usb_midi_header_descriptor header;header222,5954
  struct usb_midi_in_jack_descriptor in_embedded;in_embedded223,5998
} __attribute__((packed)) midi_streaming_functional_descriptors = {midi_streaming_functional_descriptors224,6048
static const struct usb_interface_descriptor midi_streaming_iface[] = {{midi_streaming_iface246,6868
static const struct usb_interface ifaces[] = {ifaces264,7444
static const struct usb_config_descriptor config = {config279,7762
static const char * usb_strings[] = {usb_strings302,8287
uint8_t usbd_control_buffer[128];usbd_control_buffer316,8506
static void usb_send(usbd_device *dev){usb_send318,8541
static void loop(void){loop330,8952
int main(void)main337,9093

../uart-hc-05/Makefile,258
PROJECT = mainPROJECT1,0
BUILD_DIR = binBUILD_DIR2,15
CFILES = uart-hc-05.cCFILES5,64
DEVICE=stm32f411ceDEVICE7,87
OOCD_FILE = board/stm32f4discovery.cfgOOCD_FILE8,106
OPENCM3_DIR=../../../../libopencm3OPENCM3_DIR13,266
flashbin:flashbin18,418

../uart-hc-05/main.bin,0

../uart-hc-05/README.md,28
# UART HC-05UART HC-051,0

../uart-hc-05/TAGS,0

../uart-hc-05/bin/uart-hc-05.d,0

../uart-hc-05/generated.stm32f411ce.ld,699
 ram (rwx) : ORIGIN = 0x20000000, LENGTH = 128KORIGIN5,51
  __preinit_array_start = .;__preinit_array_start19,286
  __preinit_array_end = .;__preinit_array_end21,342
  __init_array_start = .;__init_array_start25,410
  __init_array_end = .;__init_array_end28,492
  __fini_array_start = .;__fini_array_start32,557
  __fini_array_end = .;__fini_array_end35,639
  __exidx_start = .;__exidx_start41,728
  __exidx_end = .;__exidx_end43,766
 _etext = .;_etext46,808
  _data = .;_data52,891
  _edata = .;_edata56,947
 _data_loadaddr = LOADADDR(.data);_data_loadaddr58,977
  _ebss = .;_ebss63,1061
 end = .;end67,1127
PROVIDE(_stack = ORIGIN(ram) + LENGTH(ram));_stack69,1139

../uart-hc-05/uart-hc-05.c,288
void usart_setup(void) {usart_setup5,106
void usart_send_string(const char *str) {usart_send_string25,855
char usart_receive_char(void) {usart_receive_char32,964
void send_midi(uint8_t midiNota, uint8_t midiForca, uint8_t midiCanal){send_midi36,1039
int main(void) {main42,1251

../uart-hc-05/main.elf,0

../README.md,26
# STM32F411STM32F4111,0

../teste-rele/Makefile,264
PROJECT = mainPROJECT1,0
BUILD_DIR = binBUILD_DIR2,15
CFILES = midiusb-sender.cCFILES5,64
DEVICE=stm32f411ceDEVICE7,91
OOCD_FILE = board/stm32f4discovery.cfgOOCD_FILE8,110
OPENCM3_DIR=../../../../libopencm3OPENCM3_DIR13,270
.flashbin:.flashbin18,422

../teste-rele/main.bin,0

../teste-rele/README.md,34
# MIDI usb sendMIDI usb send1,0

../teste-rele/TAGS,0

../teste-rele/midiusb-sender.c,27
int main(void) {main4,70

../teste-rele/bin/midiusb-sender.d,0

../teste-rele/generated.stm32f411ce.ld,699
 ram (rwx) : ORIGIN = 0x20000000, LENGTH = 128KORIGIN5,51
  __preinit_array_start = .;__preinit_array_start19,286
  __preinit_array_end = .;__preinit_array_end21,342
  __init_array_start = .;__init_array_start25,410
  __init_array_end = .;__init_array_end28,492
  __fini_array_start = .;__fini_array_start32,557
  __fini_array_end = .;__fini_array_end35,639
  __exidx_start = .;__exidx_start41,728
  __exidx_end = .;__exidx_end43,766
 _etext = .;_etext46,808
  _data = .;_data52,891
  _edata = .;_edata56,947
 _data_loadaddr = LOADADDR(.data);_data_loadaddr58,977
  _ebss = .;_ebss63,1061
 end = .;end67,1127
PROVIDE(_stack = ORIGIN(ram) + LENGTH(ram));_stack69,1139

../teste-rele/main.elf,0

../usbcdc/Makefile,256
PROJECT = mainPROJECT1,0
BUILD_DIR = binBUILD_DIR2,15
CFILES = usbcdc.cCFILES5,64
DEVICE=stm32f411ceDEVICE7,83
OOCD_FILE = board/stm32f4discovery.cfgOOCD_FILE8,102
OPENCM3_DIR=../../../../libopencm3OPENCM3_DIR13,262
.flashbin:.flashbin18,414

../usbcdc/README.md,22
# Usb CDCUsb CDC1,0

../usbcdc/usbcdc.c,1548
#define USB_OTG_FS_BASE	USB_OTG_FS_BASE27,981
#define OTG_GCCFG	OTG_GCCFG28,1036
#define OTG_FS_GCCFG	OTG_FS_GCCFG30,1063
#define OTG_GCCFG_NOVBUSSENS	OTG_GCCFG_NOVBUSSENS31,1121
static const struct usb_device_descriptor dev = {dev33,1161
static const struct usb_endpoint_descriptor comm_endp[] = {{comm_endp55,1730
static const struct usb_endpoint_descriptor data_endp[] = {{data_endp64,1983
static const struct {__anon3719ac34010880,2413
	struct usb_cdc_header_descriptor header;header81,2435
	struct usb_cdc_call_management_descriptor call_mgmt;call_mgmt82,2477
	struct usb_cdc_acm_descriptor acm;acm83,2531
	struct usb_cdc_union_descriptor cdc_union;cdc_union84,2567
} __attribute__((packed)) cdcacm_functional_descriptors = {cdcacm_functional_descriptors85,2611
static const struct usb_interface_descriptor comm_iface[] = {{comm_iface115,3477
static const struct usb_interface_descriptor data_iface[] = {{data_iface132,3950
static const struct usb_interface ifaces[] = {{ifaces146,4293
static const struct usb_config_descriptor config = {config154,4450
static const char * usb_strings[] = {usb_strings167,4745
uint8_t usbd_control_buffer[128];usbd_control_buffer174,4889
static enum usbd_request_return_codes cdcacm_control_request(usbd_device *usbd_dev,cdcacm_control_request176,4924
static void cdcacm_data_rx_cb(usbd_device *usbd_dev, uint8_t ep)cdcacm_data_rx_cb203,5653
static void cdcacm_set_config(usbd_device *usbd_dev, uint16_t wValue)cdcacm_set_config215,5886
int main(void)main231,6370

Makefile,257
PROJECT = mainPROJECT1,0
BUILD_DIR = binBUILD_DIR2,15
CFILES = 74hc595.cCFILES5,64
DEVICE=stm32f411ceDEVICE7,84
OOCD_FILE = board/stm32f4discovery.cfgOOCD_FILE8,103
OPENCM3_DIR=../../../../libopencm3OPENCM3_DIR13,263
.flashbin:.flashbin18,415

README.md,22
# Usb CDCUsb CDC1,0

TAGS,0

bin/74hc595.d,0

generated.stm32f411ce.ld,699
 ram (rwx) : ORIGIN = 0x20000000, LENGTH = 128KORIGIN5,51
  __preinit_array_start = .;__preinit_array_start19,286
  __preinit_array_end = .;__preinit_array_end21,342
  __init_array_start = .;__init_array_start25,410
  __init_array_end = .;__init_array_end28,492
  __fini_array_start = .;__fini_array_start32,557
  __fini_array_end = .;__fini_array_end35,639
  __exidx_start = .;__exidx_start41,728
  __exidx_end = .;__exidx_end43,766
 _etext = .;_etext46,808
  _data = .;_data52,891
  _edata = .;_edata56,947
 _data_loadaddr = LOADADDR(.data);_data_loadaddr58,977
  _ebss = .;_ebss63,1061
 end = .;end67,1127
PROVIDE(_stack = ORIGIN(ram) + LENGTH(ram));_stack69,1139

74hc595.c,178
#define SER_PIN SER_PIN5,72
#define RCLK_PIN RCLK_PIN6,95
#define RCLR_PIN RCLR_PIN7,119
void shift_reg_write(uint8_t data) {shift_reg_write9,144
int main(){main25,539

../../../f1/stm32f103/README.md,26
# STM32f103STM32f1031,0

../../../f1/stm32f103/midi-usb-send/Makefile,263
PROJECT = mainPROJECT1,0
BUILD_DIR = binBUILD_DIR2,15
CFILES = midiusb-sender.cCFILES5,64
DEVICE=stm32f103DEVICE7,91
OOCD_FILE = boaryd/stm32f4discovery.cfgOOCD_FILE8,108
OPENCM3_DIR=../../../../libopencm3OPENCM3_DIR13,269
.flashbin:.flashbin18,421

../../../f1/stm32f103/midi-usb-send/README.md,34
# MIDI usb sendMIDI usb send1,0

../../../f1/stm32f103/midi-usb-send/midiusb-sender.c,1616
static usbd_device *usbd_dev;usbd_dev9,254
static const struct usb_device_descriptor dev_descr = {dev_descr15,334
static void usb_setup(usbd_device *dev, uint16_t wValue)usb_setup96,2956
void usb_lp_can_rx0_isr(void) {usb_lp_can_rx0_isr110,3233
static const struct usb_midi_endpoint_descriptor midi_usb_endp[] = {midi_usb_endp116,3337
static const struct usb_endpoint_descriptor usb_endp[] = {usb_endp148,4221
static const struct {__anon43d7f2b30108178,4921
	struct usb_audio_header_descriptor_head header_head;header_head179,4943
	struct usb_audio_header_descriptor_body header_body;header_body180,4997
} __attribute__((packed)) audio_control_functional_descriptors = {audio_control_functional_descriptors181,5051
static const struct usb_interface_descriptor audio_control_iface[] = {{audio_control_iface200,5643
static const struct {__anon43d7f2b30208217,6162
	struct usb_midi_header_descriptor header;header218,6184
	struct usb_midi_in_jack_descriptor in_embedded;in_embedded219,6227
} __attribute__((packed)) midi_streaming_functional_descriptors = {midi_streaming_functional_descriptors220,6276
static const struct usb_interface_descriptor midi_streaming_iface[] = {{midi_streaming_iface242,7068
static const struct usb_interface ifaces[] = {ifaces260,7606
static const struct usb_config_descriptor config = {config275,8020
static const char * usb_strings[] = {usb_strings298,8566
uint8_t usbd_control_buffer[128];usbd_control_buffer312,8793
    static void usb_send(usbd_device *dev){usb_send314,8828
static void loop(void){loop326,9267
int main(void)main333,9420

../../../../libopencm3/.travis.yml,0

../../../../libopencm3/COPYING.GPL3,0

../../../../libopencm3/locm3.sublime-project,0

../../../../libopencm3/include/libopencm3/dispatch/nvic.h,47
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT97,2613

../../../../libopencm3/include/libopencm3/lm4f/systemcontrol.h,30554
#define LM4F_SYSTEMCONTROL_HLM4F_SYSTEMCONTROL_H36,1132
#define SYSCTL_DID0_OFFSET	SYSCTL_DID0_OFFSET43,1246
#define SYSCTL_DID0	SYSCTL_DID044,1279
#define SYSCTL_DID1_OFFSET	SYSCTL_DID1_OFFSET45,1342
#define SYSCTL_DID1	SYSCTL_DID146,1375
#define SYSCTL_PBORCTL_OFFSET	SYSCTL_PBORCTL_OFFSET47,1438
#define SYSCTL_PBORCTL	SYSCTL_PBORCTL48,1474
#define SYSCTL_LDORCTL_OFFSET	SYSCTL_LDORCTL_OFFSET49,1543
#define SYSCTL_LDORCTL	SYSCTL_LDORCTL50,1579
#define SYSCTL_RIS_OFFSET	SYSCTL_RIS_OFFSET51,1648
#define SYSCTL_RIS	SYSCTL_RIS52,1680
#define SYSCTL_IMC_OFFSET	SYSCTL_IMC_OFFSET53,1741
#define SYSCTL_IMC	SYSCTL_IMC54,1773
#define SYSCTL_MISC_OFFSET	SYSCTL_MISC_OFFSET55,1834
#define SYSCTL_MISC	SYSCTL_MISC56,1867
#define SYSCTL_RESC_OFFSET	SYSCTL_RESC_OFFSET57,1930
#define SYSCTL_RESC	SYSCTL_RESC58,1963
#define SYSCTL_RCC_OFFSET	SYSCTL_RCC_OFFSET59,2026
#define SYSCTL_RCC	SYSCTL_RCC60,2058
#define SYSCTL_PLLCFG_OFFSET	SYSCTL_PLLCFG_OFFSET61,2119
#define SYSCTL_PLLCFG	SYSCTL_PLLCFG62,2154
#define SYSCTL_GPIOHBCTL_OFFSET	SYSCTL_GPIOHBCTL_OFFSET63,2221
#define SYSCTL_GPIOHBCTL	SYSCTL_GPIOHBCTL64,2259
#define SYSCTL_RCC2_OFFSET	SYSCTL_RCC2_OFFSET65,2331
#define SYSCTL_RCC2	SYSCTL_RCC266,2364
#define SYSCTL_MOSCCTL_OFFSET	SYSCTL_MOSCCTL_OFFSET67,2427
#define SYSCTL_MOSCCTL	SYSCTL_MOSCCTL68,2463
#define SYSCTL_DSLPCLKCFG_OFFSET	SYSCTL_DSLPCLKCFG_OFFSET69,2532
#define SYSCTL_DSLPCLKCFG	SYSCTL_DSLPCLKCFG70,2571
#define SYSCTL_SYSPROP_OFFSET	SYSCTL_SYSPROP_OFFSET71,2645
#define SYSCTL_SYSPROP	SYSCTL_SYSPROP72,2681
#define SYSCTL_PIOSCCAL_OFFSET	SYSCTL_PIOSCCAL_OFFSET73,2750
#define SYSCTL_PIOSCCAL	SYSCTL_PIOSCCAL74,2787
#define SYSCTL_PIOSCSTAT_OFFSET	SYSCTL_PIOSCSTAT_OFFSET75,2858
#define SYSCTL_PIOSCSTAT	SYSCTL_PIOSCSTAT76,2896
#define SYSCTL_PLLFREQ0_OFFSET	SYSCTL_PLLFREQ0_OFFSET77,2968
#define SYSCTL_PLLFREQ0	SYSCTL_PLLFREQ078,3005
#define SYSCTL_PLLFREQ1_OFFSET	SYSCTL_PLLFREQ1_OFFSET79,3076
#define SYSCTL_PLLFREQ1	SYSCTL_PLLFREQ180,3113
#define SYSCTL_PLLSTAT_OFFSET	SYSCTL_PLLSTAT_OFFSET81,3184
#define SYSCTL_PLLSTAT	SYSCTL_PLLSTAT82,3220
#define SYSCTL_PPWD_OFFSET	SYSCTL_PPWD_OFFSET84,3314
#define SYSCTL_PPWD	SYSCTL_PPWD85,3347
#define SYSCTL_PPTIMER_OFFSET	SYSCTL_PPTIMER_OFFSET86,3410
#define SYSCTL_PPTIMER	SYSCTL_PPTIMER87,3446
#define SYSCTL_PPGPIO_OFFSET	SYSCTL_PPGPIO_OFFSET88,3515
#define SYSCTL_PPGPIO	SYSCTL_PPGPIO89,3550
#define SYSCTL_PPDMA_OFFSET	SYSCTL_PPDMA_OFFSET90,3617
#define SYSCTL_PPDMA	SYSCTL_PPDMA91,3652
#define SYSCTL_PPHIB_OFFSET	SYSCTL_PPHIB_OFFSET92,3717
#define SYSCTL_PPHIB	SYSCTL_PPHIB93,3752
#define SYSCTL_PPUART_OFFSET	SYSCTL_PPUART_OFFSET94,3817
#define SYSCTL_PPUART	SYSCTL_PPUART95,3852
#define SYSCTL_PPSSI_OFFSET	SYSCTL_PPSSI_OFFSET96,3919
#define SYSCTL_PPSSI	SYSCTL_PPSSI97,3954
#define SYSCTL_PPI2C_OFFSET	SYSCTL_PPI2C_OFFSET98,4019
#define SYSCTL_PPI2C	SYSCTL_PPI2C99,4054
#define SYSCTL_PPUSB_OFFSET	SYSCTL_PPUSB_OFFSET100,4119
#define SYSCTL_PPUSB	SYSCTL_PPUSB101,4154
#define SYSCTL_PPCAN_OFFSET	SYSCTL_PPCAN_OFFSET102,4219
#define SYSCTL_PPCAN	SYSCTL_PPCAN103,4254
#define SYSCTL_PPADC_OFFSET	SYSCTL_PPADC_OFFSET104,4319
#define SYSCTL_PPADC	SYSCTL_PPADC105,4354
#define SYSCTL_PPACMP_OFFSET	SYSCTL_PPACMP_OFFSET106,4419
#define SYSCTL_PPACMP	SYSCTL_PPACMP107,4454
#define SYSCTL_PPPWM_OFFSET	SYSCTL_PPPWM_OFFSET108,4521
#define SYSCTL_PPPWM	SYSCTL_PPPWM109,4556
#define SYSCTL_PPQEI_OFFSET	SYSCTL_PPQEI_OFFSET110,4621
#define SYSCTL_PPQEI	SYSCTL_PPQEI111,4656
#define SYSCTL_PPEEPROM_OFFSET	SYSCTL_PPEEPROM_OFFSET112,4721
#define SYSCTL_PPEEPROM	SYSCTL_PPEEPROM113,4758
#define SYSCTL_PPWTIMER_OFFSET	SYSCTL_PPWTIMER_OFFSET114,4829
#define SYSCTL_PPWTIMER	SYSCTL_PPWTIMER115,4866
#define SYSCTL_SRWD_OFFSET	SYSCTL_SRWD_OFFSET117,4969
#define SYSCTL_SRWD	SYSCTL_SRWD118,5002
#define SYSCTL_SRTIMER_OFFSET	SYSCTL_SRTIMER_OFFSET119,5065
#define SYSCTL_SRTIMER	SYSCTL_SRTIMER120,5101
#define SYSCTL_SRGPIO_OFFSET	SYSCTL_SRGPIO_OFFSET121,5170
#define SYSCTL_SRGPIO	SYSCTL_SRGPIO122,5205
#define SYSCTL_SRDMA_OFFSET	SYSCTL_SRDMA_OFFSET123,5272
#define SYSCTL_SRDMA	SYSCTL_SRDMA124,5307
#define SYSCTL_SRHIB_OFFSET	SYSCTL_SRHIB_OFFSET125,5372
#define SYSCTL_SRHIB	SYSCTL_SRHIB126,5407
#define SYSCTL_SRUART_OFFSET	SYSCTL_SRUART_OFFSET127,5472
#define SYSCTL_SRUART	SYSCTL_SRUART128,5507
#define SYSCTL_SRSSI_OFFSET	SYSCTL_SRSSI_OFFSET129,5574
#define SYSCTL_SRSSI	SYSCTL_SRSSI130,5609
#define SYSCTL_SRI2C_OFFSET	SYSCTL_SRI2C_OFFSET131,5674
#define SYSCTL_SRI2C	SYSCTL_SRI2C132,5709
#define SYSCTL_SRUSB_OFFSET	SYSCTL_SRUSB_OFFSET133,5774
#define SYSCTL_SRUSB	SYSCTL_SRUSB134,5809
#define SYSCTL_SRCAN_OFFSET	SYSCTL_SRCAN_OFFSET135,5874
#define SYSCTL_SRCAN	SYSCTL_SRCAN136,5909
#define SYSCTL_SRADC_OFFSET	SYSCTL_SRADC_OFFSET137,5974
#define SYSCTL_SRADC	SYSCTL_SRADC138,6009
#define SYSCTL_SRACMP_OFFSET	SYSCTL_SRACMP_OFFSET139,6074
#define SYSCTL_SRACMP	SYSCTL_SRACMP140,6109
#define SYSCTL_SRPWM_OFFSET	SYSCTL_SRPWM_OFFSET141,6176
#define SYSCTL_SRPWM	SYSCTL_SRPWM142,6211
#define SYSCTL_SRQEI_OFFSET	SYSCTL_SRQEI_OFFSET143,6276
#define SYSCTL_SRQEI	SYSCTL_SRQEI144,6311
#define SYSCTL_SREEPROM_OFFSET	SYSCTL_SREEPROM_OFFSET145,6376
#define SYSCTL_SREEPROM	SYSCTL_SREEPROM146,6413
#define SYSCTL_SRWTIMER_OFFSET	SYSCTL_SRWTIMER_OFFSET147,6484
#define SYSCTL_SRWTIMER	SYSCTL_SRWTIMER148,6521
#define SYSCTL_RCGCWD_OFFSET	SYSCTL_RCGCWD_OFFSET150,6639
#define SYSCTL_RCGCWD	SYSCTL_RCGCWD151,6674
#define SYSCTL_RCGCTIMER_OFFSET	SYSCTL_RCGCTIMER_OFFSET152,6741
#define SYSCTL_RCGCTIMER	SYSCTL_RCGCTIMER153,6779
#define SYSCTL_RCGCGPIO_OFFSET	SYSCTL_RCGCGPIO_OFFSET154,6851
#define SYSCTL_RCGCGPIO	SYSCTL_RCGCGPIO155,6888
#define SYSCTL_RCGCDMA_OFFSET	SYSCTL_RCGCDMA_OFFSET156,6959
#define SYSCTL_RCGCDMA	SYSCTL_RCGCDMA157,6995
#define SYSCTL_RCGCHIB_OFFSET	SYSCTL_RCGCHIB_OFFSET158,7064
#define SYSCTL_RCGCHIB	SYSCTL_RCGCHIB159,7100
#define SYSCTL_RCGCUART_OFFSET	SYSCTL_RCGCUART_OFFSET160,7169
#define SYSCTL_RCGCUART	SYSCTL_RCGCUART161,7206
#define SYSCTL_RCGCSSI_OFFSET	SYSCTL_RCGCSSI_OFFSET162,7277
#define SYSCTL_RCGCSSI	SYSCTL_RCGCSSI163,7313
#define SYSCTL_RCGCI2C_OFFSET	SYSCTL_RCGCI2C_OFFSET164,7382
#define SYSCTL_RCGCI2C	SYSCTL_RCGCI2C165,7418
#define SYSCTL_RCGCUSB_OFFSET	SYSCTL_RCGCUSB_OFFSET166,7487
#define SYSCTL_RCGCUSB	SYSCTL_RCGCUSB167,7523
#define SYSCTL_RCGCCAN_OFFSET	SYSCTL_RCGCCAN_OFFSET168,7592
#define SYSCTL_RCGCCAN	SYSCTL_RCGCCAN169,7628
#define SYSCTL_RCGCADC_OFFSET	SYSCTL_RCGCADC_OFFSET170,7697
#define SYSCTL_RCGCADC	SYSCTL_RCGCADC171,7733
#define SYSCTL_RCGCACMP_OFFSET	SYSCTL_RCGCACMP_OFFSET172,7802
#define SYSCTL_RCGCACMP	SYSCTL_RCGCACMP173,7839
#define SYSCTL_RCGCPWM_OFFSET	SYSCTL_RCGCPWM_OFFSET174,7910
#define SYSCTL_RCGCPWM	SYSCTL_RCGCPWM175,7946
#define SYSCTL_RCGCQEI_OFFSET	SYSCTL_RCGCQEI_OFFSET176,8015
#define SYSCTL_RCGCQEI	SYSCTL_RCGCQEI177,8051
#define SYSCTL_RCGCEEPROM_OFFSET	SYSCTL_RCGCEEPROM_OFFSET178,8120
#define SYSCTL_RCGCEEPROM	SYSCTL_RCGCEEPROM179,8159
#define SYSCTL_RCGCWTIMER_OFFSET	SYSCTL_RCGCWTIMER_OFFSET180,8233
#define SYSCTL_RCGCWTIMER	SYSCTL_RCGCWTIMER181,8272
#define SYSCTL_SCGCWD_OFFSET	SYSCTL_SCGCWD_OFFSET183,8395
#define SYSCTL_SCGCWD	SYSCTL_SCGCWD184,8430
#define SYSCTL_SCGCTIMER_OFFSET	SYSCTL_SCGCTIMER_OFFSET185,8497
#define SYSCTL_SCGCTIMER	SYSCTL_SCGCTIMER186,8535
#define SYSCTL_SCGCGPIO_OFFSET	SYSCTL_SCGCGPIO_OFFSET187,8607
#define SYSCTL_SCGCGPIO	SYSCTL_SCGCGPIO188,8644
#define SYSCTL_SCGCDMA_OFFSET	SYSCTL_SCGCDMA_OFFSET189,8715
#define SYSCTL_SCGCDMA	SYSCTL_SCGCDMA190,8751
#define SYSCTL_SCGCHIB_OFFSET	SYSCTL_SCGCHIB_OFFSET191,8820
#define SYSCTL_SCGCHIB	SYSCTL_SCGCHIB192,8856
#define SYSCTL_SCGCUART_OFFSET	SYSCTL_SCGCUART_OFFSET193,8925
#define SYSCTL_SCGCUART	SYSCTL_SCGCUART194,8962
#define SYSCTL_SCGCSSI_OFFSET	SYSCTL_SCGCSSI_OFFSET195,9033
#define SYSCTL_SCGCSSI	SYSCTL_SCGCSSI196,9069
#define SYSCTL_SCGCI2C_OFFSET	SYSCTL_SCGCI2C_OFFSET197,9138
#define SYSCTL_SCGCI2C	SYSCTL_SCGCI2C198,9174
#define SYSCTL_SCGCUSB_OFFSET	SYSCTL_SCGCUSB_OFFSET199,9243
#define SYSCTL_SCGCUSB	SYSCTL_SCGCUSB200,9279
#define SYSCTL_SCGCCAN_OFFSET	SYSCTL_SCGCCAN_OFFSET201,9348
#define SYSCTL_SCGCCAN	SYSCTL_SCGCCAN202,9384
#define SYSCTL_SCGCADC_OFFSET	SYSCTL_SCGCADC_OFFSET203,9453
#define SYSCTL_SCGCADC	SYSCTL_SCGCADC204,9489
#define SYSCTL_SCGCACMP_OFFSET	SYSCTL_SCGCACMP_OFFSET205,9558
#define SYSCTL_SCGCACMP	SYSCTL_SCGCACMP206,9595
#define SYSCTL_SCGCPWM_OFFSET	SYSCTL_SCGCPWM_OFFSET207,9666
#define SYSCTL_SCGCPWM	SYSCTL_SCGCPWM208,9702
#define SYSCTL_SCGCQEI_OFFSET	SYSCTL_SCGCQEI_OFFSET209,9771
#define SYSCTL_SCGCQEI	SYSCTL_SCGCQEI210,9807
#define SYSCTL_SCGCEEPROM_OFFSET	SYSCTL_SCGCEEPROM_OFFSET211,9876
#define SYSCTL_SCGCEEPROM	SYSCTL_SCGCEEPROM212,9915
#define SYSCTL_SCGCWTIMER_OFFSET	SYSCTL_SCGCWTIMER_OFFSET213,9989
#define SYSCTL_SCGCWTIMER	SYSCTL_SCGCWTIMER214,10028
#define SYSCTL_DCGCWD_OFFSET	SYSCTL_DCGCWD_OFFSET216,10156
#define SYSCTL_DCGCWD	SYSCTL_DCGCWD217,10191
#define SYSCTL_DCGCTIMER_OFFSET	SYSCTL_DCGCTIMER_OFFSET218,10258
#define SYSCTL_DCGCTIMER	SYSCTL_DCGCTIMER219,10296
#define SYSCTL_DCGCGPIO_OFFSET	SYSCTL_DCGCGPIO_OFFSET220,10368
#define SYSCTL_DCGCGPIO	SYSCTL_DCGCGPIO221,10405
#define SYSCTL_DCGCDMA_OFFSET	SYSCTL_DCGCDMA_OFFSET222,10476
#define SYSCTL_DCGCDMA	SYSCTL_DCGCDMA223,10512
#define SYSCTL_DCGCHIB_OFFSET	SYSCTL_DCGCHIB_OFFSET224,10581
#define SYSCTL_DCGCHIB	SYSCTL_DCGCHIB225,10617
#define SYSCTL_DCGCUART_OFFSET	SYSCTL_DCGCUART_OFFSET226,10686
#define SYSCTL_DCGCUART	SYSCTL_DCGCUART227,10723
#define SYSCTL_DCGCSSI_OFFSET	SYSCTL_DCGCSSI_OFFSET228,10794
#define SYSCTL_DCGCSSI	SYSCTL_DCGCSSI229,10830
#define SYSCTL_DCGCI2C_OFFSET	SYSCTL_DCGCI2C_OFFSET230,10899
#define SYSCTL_DCGCI2C	SYSCTL_DCGCI2C231,10935
#define SYSCTL_DCGCUSB_OFFSET	SYSCTL_DCGCUSB_OFFSET232,11004
#define SYSCTL_DCGCUSB	SYSCTL_DCGCUSB233,11040
#define SYSCTL_DCGCCAN_OFFSET	SYSCTL_DCGCCAN_OFFSET234,11109
#define SYSCTL_DCGCCAN	SYSCTL_DCGCCAN235,11145
#define SYSCTL_DCGCADC_OFFSET	SYSCTL_DCGCADC_OFFSET236,11214
#define SYSCTL_DCGCADC	SYSCTL_DCGCADC237,11250
#define SYSCTL_DCGCACMP_OFFSET	SYSCTL_DCGCACMP_OFFSET238,11319
#define SYSCTL_DCGCACMP	SYSCTL_DCGCACMP239,11356
#define SYSCTL_DCGCPWM_OFFSET	SYSCTL_DCGCPWM_OFFSET240,11427
#define SYSCTL_DCGCPWM	SYSCTL_DCGCPWM241,11463
#define SYSCTL_DCGCQEI_OFFSET	SYSCTL_DCGCQEI_OFFSET242,11532
#define SYSCTL_DCGCQEI	SYSCTL_DCGCQEI243,11568
#define SYSCTL_DCGCEEPROM_OFFSET	SYSCTL_DCGCEEPROM_OFFSET244,11637
#define SYSCTL_DCGCEEPROM	SYSCTL_DCGCEEPROM245,11676
#define SYSCTL_DCGCWTIMER_OFFSET	SYSCTL_DCGCWTIMER_OFFSET246,11750
#define SYSCTL_DCGCWTIMER	SYSCTL_DCGCWTIMER247,11789
#define SYSCTL_PRWD_OFFSET	SYSCTL_PRWD_OFFSET249,11886
#define SYSCTL_PRWD	SYSCTL_PRWD250,11919
#define SYSCTL_PRTIMER_OFFSET	SYSCTL_PRTIMER_OFFSET251,11982
#define SYSCTL_PRTIMER	SYSCTL_PRTIMER252,12018
#define SYSCTL_PRGPIO_OFFSET	SYSCTL_PRGPIO_OFFSET253,12087
#define SYSCTL_PRGPIO	SYSCTL_PRGPIO254,12122
#define SYSCTL_PRDMA_OFFSET	SYSCTL_PRDMA_OFFSET255,12189
#define SYSCTL_PRDMA	SYSCTL_PRDMA256,12224
#define SYSCTL_PRHIB_OFFSET	SYSCTL_PRHIB_OFFSET257,12289
#define SYSCTL_PRHIB	SYSCTL_PRHIB258,12324
#define SYSCTL_PRUART_OFFSET	SYSCTL_PRUART_OFFSET259,12389
#define SYSCTL_PRUART	SYSCTL_PRUART260,12424
#define SYSCTL_PRSSI_OFFSET	SYSCTL_PRSSI_OFFSET261,12491
#define SYSCTL_PRSSI	SYSCTL_PRSSI262,12526
#define SYSCTL_PRI2C_OFFSET	SYSCTL_PRI2C_OFFSET263,12591
#define SYSCTL_PRI2C	SYSCTL_PRI2C264,12626
#define SYSCTL_PRUSB_OFFSET	SYSCTL_PRUSB_OFFSET265,12691
#define SYSCTL_PRUSB	SYSCTL_PRUSB266,12726
#define SYSCTL_PRCAN_OFFSET	SYSCTL_PRCAN_OFFSET267,12791
#define SYSCTL_PRCAN	SYSCTL_PRCAN268,12826
#define SYSCTL_PRADC_OFFSET	SYSCTL_PRADC_OFFSET269,12891
#define SYSCTL_PRADC	SYSCTL_PRADC270,12926
#define SYSCTL_PRACMP_OFFSET	SYSCTL_PRACMP_OFFSET271,12991
#define SYSCTL_PRACMP	SYSCTL_PRACMP272,13026
#define SYSCTL_PRPWM_OFFSET	SYSCTL_PRPWM_OFFSET273,13093
#define SYSCTL_PRPWM	SYSCTL_PRPWM274,13128
#define SYSCTL_PRQEI_OFFSET	SYSCTL_PRQEI_OFFSET275,13193
#define SYSCTL_PRQEI	SYSCTL_PRQEI276,13228
#define SYSCTL_PREEPROM_OFFSET	SYSCTL_PREEPROM_OFFSET277,13293
#define SYSCTL_PREEPROM	SYSCTL_PREEPROM278,13330
#define SYSCTL_PRWTIMER_OFFSET	SYSCTL_PRWTIMER_OFFSET279,13401
#define SYSCTL_PRWTIMER	SYSCTL_PRWTIMER280,13438
#define SYSCTL_DC0_OFFSET	SYSCTL_DC0_OFFSET285,13732
#define SYSCTL_DC0	SYSCTL_DC0286,13764
#define SYSCTL_DC1_OFFSET	SYSCTL_DC1_OFFSET287,13825
#define SYSCTL_DC1	SYSCTL_DC1288,13857
#define SYSCTL_DC2_OFFSET	SYSCTL_DC2_OFFSET289,13918
#define SYSCTL_DC2	SYSCTL_DC2290,13950
#define SYSCTL_DC3_OFFSET	SYSCTL_DC3_OFFSET291,14011
#define SYSCTL_DC3	SYSCTL_DC3292,14043
#define SYSCTL_DC4_OFFSET	SYSCTL_DC4_OFFSET293,14104
#define SYSCTL_DC4	SYSCTL_DC4294,14136
#define SYSCTL_DC5_OFFSET	SYSCTL_DC5_OFFSET295,14197
#define SYSCTL_DC5	SYSCTL_DC5296,14229
#define SYSCTL_DC6_OFFSET	SYSCTL_DC6_OFFSET297,14290
#define SYSCTL_DC6	SYSCTL_DC6298,14322
#define SYSCTL_DC7_OFFSET	SYSCTL_DC7_OFFSET299,14383
#define SYSCTL_DC7	SYSCTL_DC7300,14415
#define SYSCTL_DC8_OFFSET	SYSCTL_DC8_OFFSET301,14476
#define SYSCTL_DC8	SYSCTL_DC8302,14508
#define SYSCTL_SRCR0_OFFSET	SYSCTL_SRCR0_OFFSET303,14569
#define SYSCTL_SRCR0	SYSCTL_SRCR0304,14604
#define SYSCTL_SRCR1_OFFSET	SYSCTL_SRCR1_OFFSET305,14669
#define SYSCTL_SRCR1	SYSCTL_SRCR1306,14704
#define SYSCTL_SRCR2_OFFSET	SYSCTL_SRCR2_OFFSET307,14769
#define SYSCTL_SRCR2	SYSCTL_SRCR2308,14804
#define SYSCTL_RCGC0_OFFSET	SYSCTL_RCGC0_OFFSET309,14869
#define SYSCTL_RCGC0	SYSCTL_RCGC0310,14904
#define SYSCTL_RCGC1_OFFSET	SYSCTL_RCGC1_OFFSET311,14969
#define SYSCTL_RCGC1	SYSCTL_RCGC1312,15004
#define SYSCTL_RCGC2_OFFSET	SYSCTL_RCGC2_OFFSET313,15069
#define SYSCTL_RCGC2	SYSCTL_RCGC2314,15104
#define SYSCTL_SCGC0_OFFSET	SYSCTL_SCGC0_OFFSET315,15169
#define SYSCTL_SCGC0	SYSCTL_SCGC0316,15204
#define SYSCTL_SCGC1_OFFSET	SYSCTL_SCGC1_OFFSET317,15269
#define SYSCTL_SCGC1	SYSCTL_SCGC1318,15304
#define SYSCTL_SCGC2_OFFSET	SYSCTL_SCGC2_OFFSET319,15369
#define SYSCTL_SCGC2	SYSCTL_SCGC2320,15404
#define SYSCTL_DCGC0_OFFSET	SYSCTL_DCGC0_OFFSET321,15469
#define SYSCTL_DCGC0	SYSCTL_DCGC0322,15504
#define SYSCTL_DCGC1_OFFSET	SYSCTL_DCGC1_OFFSET323,15569
#define SYSCTL_DCGC1	SYSCTL_DCGC1324,15604
#define SYSCTL_DCGC2_OFFSET	SYSCTL_DCGC2_OFFSET325,15669
#define SYSCTL_DCGC2	SYSCTL_DCGC2326,15704
#define SYSCTL_DC9_OFFSET	SYSCTL_DC9_OFFSET327,15769
#define SYSCTL_DC9	SYSCTL_DC9328,15802
#define SYSCTL_NVMSTAT_OFFSET	SYSCTL_NVMSTAT_OFFSET329,15863
#define SYSCTL_NVMSTAT	SYSCTL_NVMSTAT330,15899
#define SYSCTL_DID0_VER_MASK	SYSCTL_DID0_VER_MASK337,16205
#define SYSCTL_DID0_CLASS_MASK	SYSCTL_DID0_CLASS_MASK339,16265
#define SYSCTL_DID0_MAJOR_MASK	SYSCTL_DID0_MAJOR_MASK341,16332
#define SYSCTL_DID0_MAJOR_MASK	SYSCTL_DID0_MAJOR_MASK343,16398
#define SYSCTL_DID1_VER_MASK	SYSCTL_DID1_VER_MASK349,16647
#define SYSCTL_DID1_FAM_MASK	SYSCTL_DID1_FAM_MASK351,16703
#define SYSCTL_DID1_PARTNO_MASK	SYSCTL_DID1_PARTNO_MASK353,16764
#define SYSCTL_DID1_PINCOUNT_MASK	SYSCTL_DID1_PINCOUNT_MASK355,16827
#define SYSCTL_DID1_PINCOUNT_28P	SYSCTL_DID1_PINCOUNT_28P356,16873
#define SYSCTL_DID1_PINCOUNT_48P	SYSCTL_DID1_PINCOUNT_48P357,16918
#define SYSCTL_DID1_PINCOUNT_100P	SYSCTL_DID1_PINCOUNT_100P358,16963
#define SYSCTL_DID1_PINCOUNT_64P	SYSCTL_DID1_PINCOUNT_64P359,17009
#define SYSCTL_DID1_PINCOUNT_144P	SYSCTL_DID1_PINCOUNT_144P360,17054
#define SYSCTL_DID1_PINCOUNT_157P	SYSCTL_DID1_PINCOUNT_157P361,17100
#define SYSCTL_DID1_TEMP_MASK	SYSCTL_DID1_TEMP_MASK363,17171
#define SYSCTL_DID1_TEMP_0_70	SYSCTL_DID1_TEMP_0_70364,17213
#define SYSCTL_DID1_TEMP_M40_85	SYSCTL_DID1_TEMP_M40_85365,17255
#define SYSCTL_DID1_TEMP_M40_105	SYSCTL_DID1_TEMP_M40_105366,17299
#define SYSCTL_DID1_PKG_MASK	SYSCTL_DID1_PKG_MASK368,17358
#define SYSCTL_DID1_PKG_SOIC	SYSCTL_DID1_PKG_SOIC369,17399
#define SYSCTL_DID1_PKG_LQFP	SYSCTL_DID1_PKG_LQFP370,17440
#define SYSCTL_DID1_PKG_BGA	SYSCTL_DID1_PKG_BGA371,17481
#define SYSCTL_DID1_ROHS	SYSCTL_DID1_ROHS373,17544
#define SYSCTL_DID1_QUAL_MASK	SYSCTL_DID1_QUAL_MASK375,17607
#define SYSCTL_PBORCTL_BORIOR	SYSCTL_PBORCTL_BORIOR381,17865
#define SYSCTL_RIS_MOSCPUPRIS	SYSCTL_RIS_MOSCPUPRIS387,18131
#define SYSCTL_RIS_USBPLLLRIS	SYSCTL_RIS_USBPLLLRIS389,18212
#define SYSCTL_RIS_PLLLRIS	SYSCTL_RIS_PLLLRIS391,18289
#define SYSCTL_RIS_MOFRIS	SYSCTL_RIS_MOFRIS393,18378
#define SYSCTL_RIS_BORRIS	SYSCTL_RIS_BORRIS395,18458
#define SYSCTL_IMC_MOSCPUPIM	SYSCTL_IMC_MOSCPUPIM401,18720
#define SYSCTL_IMC_USBPLLLIM	SYSCTL_IMC_USBPLLLIM403,18800
#define SYSCTL_IMC_PLLLIM	SYSCTL_IMC_PLLLIM405,18876
#define SYSCTL_IMC_MOFIM	SYSCTL_IMC_MOFIM407,18964
#define SYSCTL_IMC_BORIM	SYSCTL_IMC_BORIM409,19043
#define SYSCTL_MISC_MOSCPUPMIS	SYSCTL_MISC_MOSCPUPMIS415,19305
#define SYSCTL_MISC_USBPLLLMIS	SYSCTL_MISC_USBPLLLMIS417,19387
#define SYSCTL_MISC_PLLLMIS	SYSCTL_MISC_PLLLMIS419,19465
#define SYSCTL_MISC_MOFMIS	SYSCTL_MISC_MOFMIS421,19555
#define SYSCTL_MISC_BORMIS	SYSCTL_MISC_BORMIS423,19636
#define SYSCTL_RESC_MOSCFAIL	SYSCTL_RESC_MOSCFAIL429,19884
#define SYSCTL_RESC_WDT1	SYSCTL_RESC_WDT1431,19954
#define SYSCTL_RESC_SW	SYSCTL_RESC_SW433,20011
#define SYSCTL_RESC_WDT0	SYSCTL_RESC_WDT0435,20075
#define SYSCTL_RESC_BOR	SYSCTL_RESC_BOR437,20133
#define SYSCTL_RESC_POR	SYSCTL_RESC_POR439,20190
#define SYSCTL_RESC_EXT	SYSCTL_RESC_EXT441,20247
#define SYSCTL_RCC_ACG	SYSCTL_RCC_ACG447,20491
#define SYSCTL_RCC_SYSDIV_MASK	SYSCTL_RCC_SYSDIV_MASK449,20554
#define SYSCTL_RCC_USESYSDIV	SYSCTL_RCC_USESYSDIV451,20633
#define SYSCTL_RCC_USEPWMDIV	SYSCTL_RCC_USEPWMDIV453,20705
#define SYSCTL_RCC_PWMDIV_MASK	SYSCTL_RCC_PWMDIV_MASK455,20775
#define SYSCTL_RCC_PWMDIV_2	SYSCTL_RCC_PWMDIV_2456,20819
#define SYSCTL_RCC_PWMDIV_4	SYSCTL_RCC_PWMDIV_4457,20860
#define SYSCTL_RCC_PWMDIV_8	SYSCTL_RCC_PWMDIV_8458,20901
#define SYSCTL_RCC_PWMDIV_16	SYSCTL_RCC_PWMDIV_16459,20942
#define SYSCTL_RCC_PWMDIV_32	SYSCTL_RCC_PWMDIV_32460,20984
#define SYSCTL_RCC_PWMDIV_64	SYSCTL_RCC_PWMDIV_64461,21026
#define SYSCTL_RCC_PWRDN	SYSCTL_RCC_PWRDN463,21090
#define SYSCTL_RCC_BYPASS	SYSCTL_RCC_BYPASS465,21144
#define SYSCTL_RCC_XTAL_MASK	SYSCTL_RCC_XTAL_MASK467,21202
#define SYSCTL_RCC_XTAL_4M	SYSCTL_RCC_XTAL_4M468,21244
#define SYSCTL_RCC_XTAL_4M_096	SYSCTL_RCC_XTAL_4M_096469,21284
#define SYSCTL_RCC_XTAL_4M_9152	SYSCTL_RCC_XTAL_4M_9152470,21328
#define SYSCTL_RCC_XTAL_5M	SYSCTL_RCC_XTAL_5M471,21373
#define SYSCTL_RCC_XTAL_5M_12	SYSCTL_RCC_XTAL_5M_12472,21413
#define SYSCTL_RCC_XTAL_6M	SYSCTL_RCC_XTAL_6M473,21456
#define SYSCTL_RCC_XTAL_6M_144	SYSCTL_RCC_XTAL_6M_144474,21496
#define SYSCTL_RCC_XTAL_7M_3728	SYSCTL_RCC_XTAL_7M_3728475,21540
#define SYSCTL_RCC_XTAL_8M	SYSCTL_RCC_XTAL_8M476,21585
#define SYSCTL_RCC_XTAL_8M_192	SYSCTL_RCC_XTAL_8M_192477,21625
#define SYSCTL_RCC_XTAL_10M	SYSCTL_RCC_XTAL_10M478,21669
#define SYSCTL_RCC_XTAL_12M	SYSCTL_RCC_XTAL_12M479,21710
#define SYSCTL_RCC_XTAL_12M_288	SYSCTL_RCC_XTAL_12M_288480,21751
#define SYSCTL_RCC_XTAL_13M_56	SYSCTL_RCC_XTAL_13M_56481,21796
#define SYSCTL_RCC_XTAL_14M_31818	SYSCTL_RCC_XTAL_14M_31818482,21840
#define SYSCTL_RCC_XTAL_16M	SYSCTL_RCC_XTAL_16M483,21886
#define SYSCTL_RCC_XTAL_16M_384	SYSCTL_RCC_XTAL_16M_384484,21927
#define SYSCTL_RCC_XTAL_18M	SYSCTL_RCC_XTAL_18M485,21972
#define SYSCTL_RCC_XTAL_20M	SYSCTL_RCC_XTAL_20M486,22013
#define SYSCTL_RCC_XTAL_24M	SYSCTL_RCC_XTAL_24M487,22054
#define SYSCTL_RCC_XTAL_25M	SYSCTL_RCC_XTAL_25M488,22095
#define SYSCTL_RCC_OSCSRC_MASK	SYSCTL_RCC_OSCSRC_MASK490,22161
#define SYSCTL_RCC_OSCSRC_MOSC	SYSCTL_RCC_OSCSRC_MOSC491,22204
#define SYSCTL_RCC_OSCSRC_PIOSC	SYSCTL_RCC_OSCSRC_PIOSC492,22247
#define SYSCTL_RCC_OSCSRC_PIOSC_D4	SYSCTL_RCC_OSCSRC_PIOSC_D4493,22291
#define SYSCTL_RCC_OSCSRC_30K	SYSCTL_RCC_OSCSRC_30K494,22337
#define SYSCTL_RCC_IOSCDIS	SYSCTL_RCC_IOSCDIS496,22424
#define SYSCTL_RCC_MOSCDIS	SYSCTL_RCC_MOSCDIS498,22492
#define SYSCTL_GPIOHBCTL_PORTQ	SYSCTL_GPIOHBCTL_PORTQ503,22719
#define SYSCTL_GPIOHBCTL_PORTP	SYSCTL_GPIOHBCTL_PORTP504,22761
#define SYSCTL_GPIOHBCTL_PORTN	SYSCTL_GPIOHBCTL_PORTN505,22803
#define SYSCTL_GPIOHBCTL_PORTM	SYSCTL_GPIOHBCTL_PORTM506,22845
#define SYSCTL_GPIOHBCTL_PORTL	SYSCTL_GPIOHBCTL_PORTL507,22887
#define SYSCTL_GPIOHBCTL_PORTK	SYSCTL_GPIOHBCTL_PORTK508,22929
#define SYSCTL_GPIOHBCTL_PORTJ	SYSCTL_GPIOHBCTL_PORTJ509,22970
#define SYSCTL_GPIOHBCTL_PORTH	SYSCTL_GPIOHBCTL_PORTH510,23011
#define SYSCTL_GPIOHBCTL_PORTG	SYSCTL_GPIOHBCTL_PORTG511,23052
#define SYSCTL_GPIOHBCTL_PORTF	SYSCTL_GPIOHBCTL_PORTF512,23093
#define SYSCTL_GPIOHBCTL_PORTE	SYSCTL_GPIOHBCTL_PORTE513,23134
#define SYSCTL_GPIOHBCTL_PORTD	SYSCTL_GPIOHBCTL_PORTD514,23175
#define SYSCTL_GPIOHBCTL_PORTC	SYSCTL_GPIOHBCTL_PORTC515,23216
#define SYSCTL_GPIOHBCTL_PORTB	SYSCTL_GPIOHBCTL_PORTB516,23257
#define SYSCTL_GPIOHBCTL_PORTA	SYSCTL_GPIOHBCTL_PORTA517,23298
#define SYSCTL_RCC2_USERCC2	SYSCTL_RCC2_USERCC2523,23549
#define SYSCTL_RCC2_DIV400	SYSCTL_RCC2_DIV400525,23629
#define SYSCTL_RCC2_ACG	SYSCTL_RCC2_ACG527,23692
#define SYSCTL_RCC2_SYSDIV2_MASK	SYSCTL_RCC2_SYSDIV2_MASK529,23758
#define SYSCTL_RCC2_SYSDIV2LSB	SYSCTL_RCC2_SYSDIV2LSB531,23838
#define SYSCTL_RCC2_SYSDIV400_MASK	SYSCTL_RCC2_SYSDIV400_MASK533,23937
#define SYSCTL_RCC2_USBPWRDN	SYSCTL_RCC2_USBPWRDN535,24011
#define SYSCTL_RCC2_PWRDN2	SYSCTL_RCC2_PWRDN2537,24075
#define SYSCTL_RCC2_BYPASS2	SYSCTL_RCC2_BYPASS2539,24133
#define SYSCTL_RCC2_OSCSRC2_MASK	SYSCTL_RCC2_OSCSRC2_MASK541,24199
#define SYSCTL_RCC2_OSCSRC2_MOSC	SYSCTL_RCC2_OSCSRC2_MOSC542,24243
#define SYSCTL_RCC2_OSCSRC2_PIOSC	SYSCTL_RCC2_OSCSRC2_PIOSC543,24287
#define SYSCTL_RCC2_OSCSRC2_PIOSC_D4	SYSCTL_RCC2_OSCSRC2_PIOSC_D4544,24332
#define SYSCTL_RCC2_OSCSRC2_30K	SYSCTL_RCC2_OSCSRC2_30K545,24380
#define SYSCTL_RCC2_OSCSRC2_32K768	SYSCTL_RCC2_OSCSRC2_32K768546,24424
#define SYSCTL_MOSCCTL_NOXTAL	SYSCTL_MOSCCTL_NOXTAL552,24686
#define SYSCTL_MOSCCTL_MOSCIM	SYSCTL_MOSCCTL_MOSCIM554,24753
#define SYSCTL_MOSCCTL_CVAL	SYSCTL_MOSCCTL_CVAL556,24826
#define SYSCTL_SYSPROP_FPU	SYSCTL_SYSPROP_FPU567,25271
#define SYSCTL_PIOSCCAL_UTEN	SYSCTL_PIOSCCAL_UTEN573,25524
#define SYSCTL_PIOSCCAL_CAL	SYSCTL_PIOSCCAL_CAL575,25589
#define SYSCTL_PIOSCCAL_UPDATE	SYSCTL_PIOSCCAL_UPDATE577,25646
#define SYSCTL_PIOSCCAL_UT_MASK	SYSCTL_PIOSCCAL_UT_MASK579,25710
#define SYSCTL_PIOSCSTAT_DT_MASK	SYSCTL_PIOSCSTAT_DT_MASK585,25971
#define SYSCTL_PIOSCSTAT_RESULT_MASK	SYSCTL_PIOSCSTAT_RESULT_MASK587,26043
#define SYSCTL_PIOSCSTAT_CT_MASK	SYSCTL_PIOSCSTAT_CT_MASK589,26121
#define SYSCTL_PLLFREQ0_MFRAC_MASK	SYSCTL_PLLFREQ0_MFRAC_MASK594,26384
#define SYSCTL_PLLFREQ0_MINT_MASK	SYSCTL_PLLFREQ0_MINT_MASK596,26460
#define SYSCTL_PLLFREQ1_Q_MASK	SYSCTL_PLLFREQ1_Q_MASK602,26715
#define SYSCTL_PLLFREQ1_N_MASK	SYSCTL_PLLFREQ1_N_MASK604,26778
#define SYSCTL_PLLSTAT_LOCK	SYSCTL_PLLSTAT_LOCK610,27026
enum lm4f_clken {lm4f_clken628,27652
	RCC_WD0 = SYSCTL_RCGCWD_OFFSET << 5,RCC_WD0632,27701
	RCC_WD1,RCC_WD1633,27739
	RCC_TIMER0 = SYSCTL_RCGCTIMER_OFFSET << 5,RCC_TIMER0635,27750
	RCC_TIMER1,RCC_TIMER1636,27794
	RCC_TIMER2,RCC_TIMER2637,27807
	RCC_TIMER3,RCC_TIMER3638,27820
	RCC_TIMER4,RCC_TIMER4639,27833
	RCC_TIMER5,RCC_TIMER5640,27846
	RCC_GPIOA = SYSCTL_RCGCGPIO_OFFSET << 5,RCC_GPIOA642,27860
	RCC_GPIOB,RCC_GPIOB643,27902
	RCC_GPIOC,RCC_GPIOC644,27914
	RCC_GPIOD,RCC_GPIOD645,27926
	RCC_GPIOE,RCC_GPIOE646,27938
	RCC_GPIOF,RCC_GPIOF647,27950
	RCC_GPIOG,RCC_GPIOG648,27962
	RCC_GPIOH,RCC_GPIOH649,27974
	RCC_GPIOJ,RCC_GPIOJ650,27986
	RCC_GPIOK,RCC_GPIOK651,27998
	RCC_GPIOL,RCC_GPIOL652,28010
	RCC_GPIOM,RCC_GPIOM653,28022
	RCC_GPION,RCC_GPION654,28034
	RCC_GPIOP,RCC_GPIOP655,28046
	RCC_GPIOQ,RCC_GPIOQ656,28058
	RCC_DMA = SYSCTL_RCGCDMA_OFFSET << 5,RCC_DMA658,28071
	RCC_HIB = SYSCTL_RCGCGPIO_OFFSET << 5,RCC_HIB660,28111
	RCC_UART0 = SYSCTL_RCGCUART_OFFSET << 5,RCC_UART0662,28152
	RCC_UART1,RCC_UART1663,28194
	RCC_UART2,RCC_UART2664,28206
	RCC_UART3,RCC_UART3665,28218
	RCC_UART4,RCC_UART4666,28230
	RCC_UART5,RCC_UART5667,28242
	RCC_UART6,RCC_UART6668,28254
	RCC_UART7,RCC_UART7669,28266
	RCC_SSI0 = SYSCTL_RCGCSSI_OFFSET << 5,RCC_SSI0671,28279
	RCC_SSI1,RCC_SSI1672,28319
	RCC_SSI2,RCC_SSI2673,28330
	RCC_SSI3,RCC_SSI3674,28341
	RCC_I2C0 = SYSCTL_RCGCI2C_OFFSET << 5,RCC_I2C0676,28353
	RCC_I2C1,RCC_I2C1677,28393
	RCC_I2C2,RCC_I2C2678,28404
	RCC_I2C3,RCC_I2C3679,28415
	RCC_I2C4,RCC_I2C4680,28426
	RCC_I2C5,RCC_I2C5681,28437
	RCC_USB0 = SYSCTL_RCGCUSB_OFFSET << 5,RCC_USB0683,28449
	RCC_CAN0 = SYSCTL_RCGCCAN_OFFSET << 5,RCC_CAN0685,28490
	RCC_CAN1,RCC_CAN1686,28530
	RCC_ADC0 = SYSCTL_RCGCADC_OFFSET << 5,RCC_ADC0688,28542
	RCC_ADC1,RCC_ADC1689,28582
	RCC_ACMP0 = SYSCTL_RCGCACMP_OFFSET << 5,RCC_ACMP0691,28594
	RCC_PWM0 = SYSCTL_RCGCPWM_OFFSET << 5,RCC_PWM0693,28637
	RCC_PWM1,RCC_PWM1694,28677
	RCC_QEI0 = SYSCTL_RCGCQEI_OFFSET << 5,RCC_QEI0696,28689
	RCC_QEI1,RCC_QEI1697,28729
	RCC_EEPROM0 = SYSCTL_RCGCEEPROM_OFFSET << 5,RCC_EEPROM0699,28741
	RCC_WTIMER0 = SYSCTL_RCGCWTIMER_OFFSET << 5,RCC_WTIMER0701,28788
	RCC_WTIMER1,RCC_WTIMER1702,28834
	RCC_WTIMER2,RCC_WTIMER2703,28848
	RCC_WTIMER3,RCC_WTIMER3704,28862
	RCC_WTIMER4,RCC_WTIMER4705,28876
	RCC_WTIMER5,RCC_WTIMER5706,28890
	SCC_WD0 = SYSCTL_SCGCWD_OFFSET << 5,SCC_WD0712,28939
	SCC_WD1,SCC_WD1713,28977
	SCC_TIMER0 = SYSCTL_SCGCTIMER_OFFSET << 5,SCC_TIMER0715,28988
	SCC_TIMER1,SCC_TIMER1716,29032
	SCC_TIMER2,SCC_TIMER2717,29045
	SCC_TIMER3,SCC_TIMER3718,29058
	SCC_TIMER4,SCC_TIMER4719,29071
	SCC_TIMER5,SCC_TIMER5720,29084
	SCC_GPIOA = SYSCTL_SCGCGPIO_OFFSET << 5,SCC_GPIOA722,29098
	SCC_GPIOB,SCC_GPIOB723,29140
	SCC_GPIOC,SCC_GPIOC724,29152
	SCC_GPIOD,SCC_GPIOD725,29164
	SCC_GPIOE,SCC_GPIOE726,29176
	SCC_GPIOF,SCC_GPIOF727,29188
	SCC_GPIOG,SCC_GPIOG728,29200
	SCC_GPIOH,SCC_GPIOH729,29212
	SCC_GPIOJ,SCC_GPIOJ730,29224
	SCC_GPIOK,SCC_GPIOK731,29236
	SCC_GPIOL,SCC_GPIOL732,29248
	SCC_GPIOM,SCC_GPIOM733,29260
	SCC_GPION,SCC_GPION734,29272
	SCC_GPIOP,SCC_GPIOP735,29284
	SCC_GPIOQ,SCC_GPIOQ736,29296
	SCC_DMA = SYSCTL_SCGCDMA_OFFSET << 5,SCC_DMA738,29309
	SCC_HIB = SYSCTL_SCGCGPIO_OFFSET << 5,SCC_HIB740,29349
	SCC_UART0 = SYSCTL_SCGCUART_OFFSET << 5,SCC_UART0742,29390
	SCC_UART1,SCC_UART1743,29432
	SCC_UART2,SCC_UART2744,29444
	SCC_UART3,SCC_UART3745,29456
	SCC_UART4,SCC_UART4746,29468
	SCC_UART5,SCC_UART5747,29480
	SCC_UART6,SCC_UART6748,29492
	SCC_UART7,SCC_UART7749,29504
	SCC_SSI0 = SYSCTL_SCGCSSI_OFFSET << 5,SCC_SSI0751,29517
	SCC_SSI1,SCC_SSI1752,29557
	SCC_SSI2,SCC_SSI2753,29568
	SCC_SSI3,SCC_SSI3754,29579
	SCC_I2C0 = SYSCTL_SCGCI2C_OFFSET << 5,SCC_I2C0756,29591
	SCC_I2C1,SCC_I2C1757,29631
	SCC_I2C2,SCC_I2C2758,29642
	SCC_I2C3,SCC_I2C3759,29653
	SCC_I2C4,SCC_I2C4760,29664
	SCC_I2C5,SCC_I2C5761,29675
	SCC_USB0 = SYSCTL_SCGCUSB_OFFSET << 5,SCC_USB0763,29687
	SCC_CAN0 = SYSCTL_SCGCCAN_OFFSET << 5,SCC_CAN0765,29728
	SCC_CAN1,SCC_CAN1766,29768
	SCC_ADC0 = SYSCTL_SCGCADC_OFFSET << 5,SCC_ADC0768,29780
	SCC_ADC1,SCC_ADC1769,29820
	SCC_ACMP0 = SYSCTL_SCGCACMP_OFFSET << 5,SCC_ACMP0771,29832
	SCC_PWM0 = SYSCTL_SCGCPWM_OFFSET << 5,SCC_PWM0773,29875
	SCC_PWM1,SCC_PWM1774,29915
	SCC_QEI0 = SYSCTL_SCGCQEI_OFFSET << 5,SCC_QEI0776,29927
	SCC_QEI1,SCC_QEI1777,29967
	SCC_EEPROM0 = SYSCTL_SCGCEEPROM_OFFSET << 5,SCC_EEPROM0779,29979
	SCC_WTIMER0 = SYSCTL_SCGCWTIMER_OFFSET << 5,SCC_WTIMER0781,30026
	SCC_WTIMER1,SCC_WTIMER1782,30072
	SCC_WTIMER2,SCC_WTIMER2783,30086
	SCC_WTIMER3,SCC_WTIMER3784,30100
	SCC_WTIMER4,SCC_WTIMER4785,30114
	SCC_WTIMER5,SCC_WTIMER5786,30128
	DCC_WD0 = SYSCTL_DCGCWD_OFFSET << 5,DCC_WD0791,30181
	DCC_WD1,DCC_WD1792,30219
	DCC_TIMER0 = SYSCTL_DCGCTIMER_OFFSET << 5,DCC_TIMER0794,30230
	DCC_TIMER1,DCC_TIMER1795,30274
	DCC_TIMER2,DCC_TIMER2796,30287
	DCC_TIMER3,DCC_TIMER3797,30300
	DCC_TIMER4,DCC_TIMER4798,30313
	DCC_TIMER5,DCC_TIMER5799,30326
	DCC_GPIOA = SYSCTL_DCGCGPIO_OFFSET << 5,DCC_GPIOA801,30340
	DCC_GPIOB,DCC_GPIOB802,30382
	DCC_GPIOC,DCC_GPIOC803,30394
	DCC_GPIOD,DCC_GPIOD804,30406
	DCC_GPIOE,DCC_GPIOE805,30418
	DCC_GPIOF,DCC_GPIOF806,30430
	DCC_GPIOG,DCC_GPIOG807,30442
	DCC_GPIOH,DCC_GPIOH808,30454
	DCC_GPIOJ,DCC_GPIOJ809,30466
	DCC_GPIOK,DCC_GPIOK810,30478
	DCC_GPIOL,DCC_GPIOL811,30490
	DCC_GPIOM,DCC_GPIOM812,30502
	DCC_GPION,DCC_GPION813,30514
	DCC_GPIOP,DCC_GPIOP814,30526
	DCC_GPIOQ,DCC_GPIOQ815,30538
	DCC_DMA = SYSCTL_DCGCDMA_OFFSET << 5,DCC_DMA817,30551
	DCC_HIB = SYSCTL_DCGCGPIO_OFFSET << 5,DCC_HIB819,30591
	DCC_UART0 = SYSCTL_DCGCUART_OFFSET << 5,DCC_UART0821,30632
	DCC_UART1,DCC_UART1822,30674
	DCC_UART2,DCC_UART2823,30686
	DCC_UART3,DCC_UART3824,30698
	DCC_UART4,DCC_UART4825,30710
	DCC_UART5,DCC_UART5826,30722
	DCC_UART6,DCC_UART6827,30734
	DCC_UART7,DCC_UART7828,30746
	DCC_SSI0 = SYSCTL_DCGCSSI_OFFSET << 5,DCC_SSI0830,30759
	DCC_SSI1,DCC_SSI1831,30799
	DCC_SSI2,DCC_SSI2832,30810
	DCC_SSI3,DCC_SSI3833,30821
	DCC_I2C0 = SYSCTL_DCGCI2C_OFFSET << 5,DCC_I2C0835,30833
	DCC_I2C1,DCC_I2C1836,30873
	DCC_I2C2,DCC_I2C2837,30884
	DCC_I2C3,DCC_I2C3838,30895
	DCC_I2C4,DCC_I2C4839,30906
	DCC_I2C5,DCC_I2C5840,30917
	DCC_USB0 = SYSCTL_DCGCUSB_OFFSET << 5,DCC_USB0842,30929
	DCC_CAN0 = SYSCTL_DCGCCAN_OFFSET << 5,DCC_CAN0844,30970
	DCC_CAN1,DCC_CAN1845,31010
	DCC_ADC0 = SYSCTL_DCGCADC_OFFSET << 5,DCC_ADC0847,31022
	DCC_ADC1,DCC_ADC1848,31062
	DCC_ACMP0 = SYSCTL_DCGCACMP_OFFSET << 5,DCC_ACMP0850,31074
	DCC_PWM0 = SYSCTL_DCGCPWM_OFFSET << 5,DCC_PWM0852,31117
	DCC_PWM1,DCC_PWM1853,31157
	DCC_QEI0 = SYSCTL_DCGCQEI_OFFSET << 5,DCC_QEI0855,31169
	DCC_QEI1,DCC_QEI1856,31209
	DCC_EEPROM0 = SYSCTL_DCGCEEPROM_OFFSET << 5,DCC_EEPROM0858,31221
	DCC_WTIMER0 = SYSCTL_DCGCWTIMER_OFFSET << 5,DCC_WTIMER0860,31268
	DCC_WTIMER1,DCC_WTIMER1861,31314
	DCC_WTIMER2,DCC_WTIMER2862,31328
	DCC_WTIMER3,DCC_WTIMER3863,31342
	DCC_WTIMER4,DCC_WTIMER4864,31356
	DCC_WTIMER5,DCC_WTIMER5865,31370

../../../../libopencm3/include/libopencm3/lm4f/memorymap.h,2035
#define LM4F_MEMORYMAP_HLM4F_MEMORYMAP_H21,819
#define GPIOA_APB_BASE	GPIOA_APB_BASE27,959
#define GPIOB_APB_BASE	GPIOB_APB_BASE28,998
#define GPIOC_APB_BASE	GPIOC_APB_BASE29,1037
#define GPIOD_APB_BASE	GPIOD_APB_BASE30,1076
#define GPIOE_APB_BASE	GPIOE_APB_BASE31,1115
#define GPIOF_APB_BASE	GPIOF_APB_BASE32,1154
#define GPIOG_APB_BASE	GPIOG_APB_BASE33,1193
#define GPIOH_APB_BASE	GPIOH_APB_BASE34,1232
#define GPIOJ_APB_BASE	GPIOJ_APB_BASE35,1271
#define GPIOA_BASE	GPIOA_BASE37,1311
#define GPIOB_BASE	GPIOB_BASE38,1346
#define GPIOC_BASE	GPIOC_BASE39,1381
#define GPIOD_BASE	GPIOD_BASE40,1416
#define GPIOE_BASE	GPIOE_BASE41,1451
#define GPIOF_BASE	GPIOF_BASE42,1486
#define GPIOG_BASE	GPIOG_BASE43,1521
#define GPIOH_BASE	GPIOH_BASE44,1556
#define GPIOJ_BASE	GPIOJ_BASE45,1591
#define GPIOK_BASE	GPIOK_BASE46,1626
#define GPIOL_BASE	GPIOL_BASE47,1661
#define GPIOM_BASE	GPIOM_BASE48,1696
#define GPION_BASE	GPION_BASE49,1731
#define GPIOP_BASE	GPIOP_BASE50,1766
#define GPIOQ_BASE	GPIOQ_BASE51,1801
#define TIMER0_BASE	TIMER0_BASE53,1837
#define TIMER1_BASE	TIMER1_BASE54,1873
#define TIMER2_BASE	TIMER2_BASE55,1909
#define TIMER3_BASE	TIMER3_BASE56,1945
#define TIMER4_BASE	TIMER4_BASE57,1981
#define TIMER5_BASE	TIMER5_BASE58,2017
#define WTIMER0	WTIMER060,2054
#define WTIMER1	WTIMER161,2087
#define WTIMER2	WTIMER262,2120
#define WTIMER3	WTIMER363,2153
#define WTIMER4	WTIMER464,2186
#define WTIMER5	WTIMER565,2219
#define UART0_BASE	UART0_BASE67,2253
#define UART1_BASE	UART1_BASE68,2288
#define UART2_BASE	UART2_BASE69,2323
#define UART3_BASE	UART3_BASE70,2358
#define UART4_BASE	UART4_BASE71,2393
#define UART5_BASE	UART5_BASE72,2428
#define UART6_BASE	UART6_BASE73,2463
#define UART7_BASE	UART7_BASE74,2498
#define SSI0_BASE	SSI0_BASE76,2534
#define SSI1_BASE	SSI1_BASE77,2568
#define SSI2_BASE	SSI2_BASE78,2602
#define SSI3_BASE	SSI3_BASE79,2636
#define USB_BASE	USB_BASE81,2671
#define SYSCTL_BASE	SYSCTL_BASE83,2705

../../../../libopencm3/include/libopencm3/lm4f/nvic.h,62
#define LIBOPENCM3_LM4F_NVIC_HLIBOPENCM3_LM4F_NVIC_H38,1169

../../../../libopencm3/include/libopencm3/lm4f/ssi.h,1070
#define LM4F_SSI_HLM4F_SSI_H37,1175
#define SSI0	SSI049,1522
#define SSI1	SSI150,1548
#define SSI2	SSI251,1574
#define SSI3	SSI352,1600
#define SSI_CR0(SSI_CR060,1837
#define SSI_CR1(SSI_CR163,1904
#define SSI_DR(SSI_DR66,1966
#define SSI_SR(SSI_SR69,2028
#define SSI_CPSR(SSI_CPSR72,2099
#define SSI_IM(SSI_IM75,2172
#define SSI_RIS(SSI_RIS78,2249
#define SSI_MIS(SSI_MIS81,2330
#define SSI_ICR(SSI_ICR84,2403
#define SSI_DMACTL(SSI_DMACTL87,2472
#define SSI_CC(SSI_CC90,2551
#define SSI_PERIPH_ID4(SSI_PERIPH_ID493,2633
#define SSI_PERIPH_ID5(SSI_PERIPH_ID594,2685
#define SSI_PERIPH_ID6(SSI_PERIPH_ID695,2737
#define SSI_PERIPH_ID7(SSI_PERIPH_ID796,2789
#define SSI_PERIPH_ID0(SSI_PERIPH_ID097,2841
#define SSI_PERIPH_ID1(SSI_PERIPH_ID198,2893
#define SSI_PERIPH_ID2(SSI_PERIPH_ID299,2945
#define SSI_PERIPH_ID3(SSI_PERIPH_ID3100,2997
#define SSI_PCELL_ID0(SSI_PCELL_ID0103,3085
#define SSI_PCELL_ID1(SSI_PCELL_ID1104,3136
#define SSI_PCELL_ID2(SSI_PCELL_ID2105,3187
#define SSI_PCELL_ID3(SSI_PCELL_ID3106,3238

../../../../libopencm3/include/libopencm3/lm4f/rcc.h,1960
#define LM4F_RCC_HLM4F_RCC_H37,1130
enum osc_src {osc_src48,1294
	OSCSRC_MOSC		= SYSCTL_RCC2_OSCSRC2_MOSC,OSCSRC_MOSC49,1309
	OSCSRC_PIOSC		= SYSCTL_RCC2_OSCSRC2_PIOSC,OSCSRC_PIOSC50,1351
	OSCSRC_PIOSC_D4		= SYSCTL_RCC2_OSCSRC2_PIOSC_D4,OSCSRC_PIOSC_D451,1395
	OSCSRC_30K_INT		= SYSCTL_RCC2_OSCSRC2_30K,OSCSRC_30K_INT52,1445
	OSCSRC_32K_EXT		= SYSCTL_RCC2_OSCSRC2_32K768,OSCSRC_32K_EXT53,1489
enum pwm_clkdiv {pwm_clkdiv62,1722
	PWMDIV_2		= SYSCTL_RCC_PWMDIV_2,PWMDIV_263,1740
	PWMDIV_4		= SYSCTL_RCC_PWMDIV_4,PWMDIV_464,1774
	PWMDIV_8		= SYSCTL_RCC_PWMDIV_8,PWMDIV_865,1808
	PWMDIV_16		= SYSCTL_RCC_PWMDIV_16,PWMDIV_1666,1842
	PWMDIV_32		= SYSCTL_RCC_PWMDIV_32,PWMDIV_3267,1878
	PWMDIV_64		= SYSCTL_RCC_PWMDIV_64,PWMDIV_6468,1914
enum xtal_t {xtal_t79,2235
	XTAL_4M			= SYSCTL_RCC_XTAL_4M,XTAL_4M80,2249
	XTAL_4M_096		= SYSCTL_RCC_XTAL_4M_096,XTAL_4M_09681,2282
	XTAL_4M_9152		= SYSCTL_RCC_XTAL_4M_9152,XTAL_4M_915282,2322
	XTAL_5M			= SYSCTL_RCC_XTAL_5M,XTAL_5M83,2364
	XTAL_5M_12		= SYSCTL_RCC_XTAL_5M_12,XTAL_5M_1284,2397
	XTAL_6M			= SYSCTL_RCC_XTAL_6M,XTAL_6M85,2435
	XTAL_6M_144		= SYSCTL_RCC_XTAL_6M_144,XTAL_6M_14486,2468
	XTAL_7M_3728		= SYSCTL_RCC_XTAL_7M_3728,XTAL_7M_372887,2508
	XTAL_8M			= SYSCTL_RCC_XTAL_8M,XTAL_8M88,2550
	XTAL_8M_192		= SYSCTL_RCC_XTAL_8M_192,XTAL_8M_19289,2583
	XTAL_10M		= SYSCTL_RCC_XTAL_10M,XTAL_10M90,2623
	XTAL_12M		= SYSCTL_RCC_XTAL_12M,XTAL_12M91,2657
	XTAL_12M_288		= SYSCTL_RCC_XTAL_12M_288,XTAL_12M_28892,2691
	XTAL_13M_56		= SYSCTL_RCC_XTAL_13M_56,XTAL_13M_5693,2733
	XTAL_14M_31818		= SYSCTL_RCC_XTAL_14M_31818,XTAL_14M_3181894,2773
	XTAL_16M		= SYSCTL_RCC_XTAL_16M,XTAL_16M95,2819
	XTAL_16M_384		= SYSCTL_RCC_XTAL_16M_384,XTAL_16M_38496,2853
	XTAL_18M		= SYSCTL_RCC_XTAL_18M,XTAL_18M97,2895
	XTAL_20M		= SYSCTL_RCC_XTAL_20M,XTAL_20M98,2929
	XTAL_24M		= SYSCTL_RCC_XTAL_24M,XTAL_24M99,2963
	XTAL_25M		= SYSCTL_RCC_XTAL_25M,XTAL_25M100,2997

../../../../libopencm3/include/libopencm3/lm4f/doc-lm4f.h,0

../../../../libopencm3/include/libopencm3/lm4f/timer.h,947
#define GPTMCFG(GPTMCFG43,1245
#define GPTMTAMR(GPTMTAMR45,1314
#define GPTMTBMR(GPTMTBMR47,1386
#define GPTMCTL(GPTMCTL49,1453
#define GPTMSYNC(GPTMSYNC51,1523
#define GPTMIMR(GPTMIMR53,1598
#define GPTMRIS(GPTMRIS55,1683
#define GPTMMIS(GPTMMIS57,1771
#define GPTMICR(GPTMICR59,1852
#define GPTMTAILR(GPTMTAILR61,1933
#define GPTMTBILR(GPTMTBILR63,2016
#define GPTMTAMATCHR(GPTMTAMATCHR65,2091
#define GPTMTBMATCHR(GPTMTBMATCHR67,2169
#define GPTMTAPR(GPTMTAPR69,2250
#define GPTMTBPR(GPTMTBPR71,2327
#define GPTMTAPMR(GPTMTAPMR73,2410
#define GPTMTBPMR(GPTMTBPMR75,2494
#define GPTMTAR(GPTMTAR77,2567
#define GPTMTBR(GPTMTBR79,2638
#define GPTMTAV(GPTMTAV81,2710
#define GPTMTBV(GPTMTBV83,2782
#define GPTMRTCPD(GPTMRTCPD85,2860
#define GPTMTAPS(GPTMTAPS87,2952
#define GPTMTBPS(GPTMTBPS89,3043
#define GPTMTAPV(GPTMTAPV91,3131
#define GPTMTBPV(GPTMTBPV93,3219
#define GPTMPP(GPTMPP95,3306

../../../../libopencm3/include/libopencm3/lm4f/gpio.h,4499
#define LM4F_GPIO_HLM4F_GPIO_H40,1323
#define GPIOA	GPIOA52,1677
#define GPIOB	GPIOB53,1705
#define GPIOC	GPIOC54,1733
#define GPIOD	GPIOD55,1761
#define GPIOE	GPIOE56,1789
#define GPIOF	GPIOF57,1817
#define GPIOG	GPIOG58,1845
#define GPIOH	GPIOH59,1873
#define GPIOJ	GPIOJ60,1901
#define GPIOK	GPIOK61,1929
#define GPIOL	GPIOL62,1957
#define GPIOM	GPIOM63,1985
#define GPION	GPION64,2013
#define GPIOP	GPIOP65,2041
#define GPIOQ	GPIOQ66,2069
#define GPIO0	GPIO077,2454
#define GPIO1	GPIO178,2480
#define GPIO2	GPIO279,2506
#define GPIO3	GPIO380,2532
#define GPIO4	GPIO481,2558
#define GPIO5	GPIO582,2584
#define GPIO6	GPIO683,2610
#define GPIO7	GPIO784,2636
#define GPIO_ALL	GPIO_ALL85,2662
#define GPIO_DATA(GPIO_DATA93,2894
#define GPIO_DIR(GPIO_DIR96,2968
#define GPIO_IS(GPIO_IS99,3044
#define GPIO_IBE(GPIO_IBE102,3124
#define GPIO_IEV(GPIO_IEV105,3200
#define GPIO_IM(GPIO_IM108,3275
#define GPIO_RIS(GPIO_RIS111,3355
#define GPIO_MIS(GPIO_MIS114,3439
#define GPIO_ICR(GPIO_ICR117,3515
#define GPIO_AFSEL(GPIO_AFSEL120,3601
#define GPIO_DR2R(GPIO_DR2R123,3680
#define GPIO_DR4R(GPIO_DR4R126,3759
#define GPIO_DR8R(GPIO_DR8R129,3838
#define GPIO_ODR(GPIO_ODR132,3917
#define GPIO_PUR(GPIO_PUR135,3992
#define GPIO_PDR(GPIO_PDR138,4069
#define GPIO_SLR(GPIO_SLR141,4154
#define GPIO_DEN(GPIO_DEN144,4229
#define GPIO_LOCK(GPIO_LOCK147,4294
#define GPIO_CR(GPIO_CR150,4362
#define GPIO_AMSEL(GPIO_AMSEL153,4440
#define GPIO_PCTL(GPIO_PCTL156,4514
#define GPIO_ADCCTL(GPIO_ADCCTL159,4587
#define GPIO_DMACTL(GPIO_DMACTL162,4661
#define GPIO_PERIPH_ID4(GPIO_PERIPH_ID4165,4749
#define GPIO_PERIPH_ID5(GPIO_PERIPH_ID5166,4803
#define GPIO_PERIPH_ID6(GPIO_PERIPH_ID6167,4857
#define GPIO_PERIPH_ID7(GPIO_PERIPH_ID7168,4911
#define GPIO_PERIPH_ID0(GPIO_PERIPH_ID0169,4965
#define GPIO_PERIPH_ID1(GPIO_PERIPH_ID1170,5019
#define GPIO_PERIPH_ID2(GPIO_PERIPH_ID2171,5073
#define GPIO_PERIPH_ID3(GPIO_PERIPH_ID3172,5127
#define GPIO_PCELL_ID0(GPIO_PCELL_ID0175,5218
#define GPIO_PCELL_ID1(GPIO_PCELL_ID1176,5271
#define GPIO_PCELL_ID2(GPIO_PCELL_ID2177,5324
#define GPIO_PCELL_ID3(GPIO_PCELL_ID3178,5377
enum gpio_mode {gpio_mode183,5614
	GPIO_MODE_OUTPUT,	/**< Configure pin as output */GPIO_MODE_OUTPUT184,5631
	GPIO_MODE_INPUT,	/**< Configure pin as input */GPIO_MODE_INPUT185,5682
	GPIO_MODE_ANALOG,	/**< Configure pin as analog function */GPIO_MODE_ANALOG186,5731
enum gpio_pullup {gpio_pullup189,5795
	GPIO_PUPD_NONE,		/**< Do not pull the pin high or low */GPIO_PUPD_NONE190,5814
	GPIO_PUPD_PULLUP,	/**< Pull the pin high */GPIO_PUPD_PULLUP191,5872
	GPIO_PUPD_PULLDOWN,	/**< Pull the pin low */GPIO_PUPD_PULLDOWN192,5917
enum gpio_output_type {gpio_output_type195,5967
	GPIO_OTYPE_PP,		/**< Push-pull configuration */GPIO_OTYPE_PP196,5991
	GPIO_OTYPE_OD,		/**< Open drain configuration */GPIO_OTYPE_OD197,6040
enum gpio_drive_strength {gpio_drive_strength200,6094
	GPIO_DRIVE_2MA,		/**< 2mA drive */GPIO_DRIVE_2MA201,6121
	GPIO_DRIVE_4MA,		/**< 4mA drive */GPIO_DRIVE_4MA202,6157
	GPIO_DRIVE_8MA,		/**< 8mA drive */GPIO_DRIVE_8MA203,6193
	GPIO_DRIVE_8MA_SLEW_CTL,/**< 8mA drive with slew rate control */GPIO_DRIVE_8MA_SLEW_CTL204,6229
enum gpio_trigger {gpio_trigger207,6299
	GPIO_TRIG_LVL_LOW,	/**< Level trigger, signal low */GPIO_TRIG_LVL_LOW208,6319
	GPIO_TRIG_LVL_HIGH,	/**< Level trigger, signal high */GPIO_TRIG_LVL_HIGH209,6373
	GPIO_TRIG_EDGE_FALL,	/**< Falling edge trigger */GPIO_TRIG_EDGE_FALL210,6429
	GPIO_TRIG_EDGE_RISE,	/**< Rising edge trigger*/GPIO_TRIG_EDGE_RISE211,6480
	GPIO_TRIG_EDGE_BOTH,	/**< Falling and Rising edges trigger*/GPIO_TRIG_EDGE_BOTH212,6529
static inline uint8_t gpio_read(uint32_t gpioport, uint8_t gpios)gpio_read249,7978
static inline void gpio_write(uint32_t gpioport, uint8_t gpios, uint8_t data)gpio_write269,8688
static inline void gpio_set(uint32_t gpioport, uint8_t gpios)gpio_set284,9190
static inline void gpio_clear(uint32_t gpioport, uint8_t gpios)gpio_clear298,9614
static inline uint8_t gpio_port_read(uint32_t gpioport)gpio_port_read314,10073
static inline void gpio_port_write(uint32_t gpioport, uint8_t data)gpio_port_write333,10709
static inline bool gpio_is_interrupt_source(uint32_t gpioport, uint8_t srcpins)gpio_is_interrupt_source353,11374
static inline void gpio_clear_interrupt_flag(uint32_t gpioport, uint8_t gpios)gpio_clear_interrupt_flag369,11907

../../../../libopencm3/include/libopencm3/lm4f/uart.h,8634
#define LIBOPENCM3_LM4F_UART_HLIBOPENCM3_LM4F_UART_H37,1153
#define UART0	UART049,1518
#define UART1	UART150,1546
#define UART2	UART251,1574
#define UART3	UART352,1602
#define UART4	UART453,1630
#define UART5	UART554,1658
#define UART6	UART655,1686
#define UART7	UART756,1714
#define UART_DR(UART_DR64,1959
#define UART_RSR(UART_RSR67,2062
#define UART_ECR(UART_ECR68,2118
#define UART_FR(UART_FR71,2200
#define UART_ILPR(UART_ILPR74,2291
#define UART_IBRD(UART_IBRD77,2385
#define UART_FBRD(UART_FBRD80,2482
#define UART_LCRH(UART_LCRH83,2564
#define UART_CTL(UART_CTL86,2641
#define UART_IFLS(UART_IFLS89,2737
#define UART_IM(UART_IM92,2821
#define UART_RIS(UART_RIS95,2909
#define UART_MIS(UART_MIS98,3001
#define UART_ICR(UART_ICR101,3085
#define UART_DMACTL(UART_DMACTL104,3165
#define UART_LCTL(UART_LCTL107,3248
#define UART_LSS(UART_LSS110,3331
#define UART_LTIM(UART_LTIM113,3409
#define UART_9BITADDR(UART_9BITADDR116,3497
#define UART_9BITAMASK(UART_9BITAMASK119,3593
#define UART_PP(UART_PP122,3688
#define UART_CC(UART_CC125,3776
#define UART_PERIPH_ID4(UART_PERIPH_ID4128,3872
#define UART_PERIPH_ID5(UART_PERIPH_ID5131,3975
#define UART_PERIPH_ID6(UART_PERIPH_ID6134,4078
#define UART_PERIPH_ID7(UART_PERIPH_ID7137,4181
#define UART_PERIPH_ID0(UART_PERIPH_ID0140,4284
#define UART_PERIPH_ID1(UART_PERIPH_ID1143,4387
#define UART_PERIPH_ID2(UART_PERIPH_ID2146,4490
#define UART_PERIPH_ID3(UART_PERIPH_ID3149,4593
#define UART_PCELL_ID0(UART_PCELL_ID0152,4695
#define UART_PCELL_ID1(UART_PCELL_ID1155,4796
#define UART_PCELL_ID2(UART_PCELL_ID2158,4897
#define UART_PCELL_ID3(UART_PCELL_ID3161,4998
#define UART_DR_OE	UART_DR_OE168,5263
#define UART_DR_BE	UART_DR_BE170,5313
#define UART_DR_PE	UART_DR_PE172,5364
#define UART_DR_FE	UART_DR_FE174,5415
#define UART_DR_DATA_MASK	UART_DR_DATA_MASK176,5481
#define UART_RSR_OE	UART_RSR_OE182,5732
#define UART_RSR_BE	UART_RSR_BE184,5782
#define UART_RSR_PE	UART_RSR_PE186,5833
#define UART_RSR_FE	UART_RSR_FE188,5885
#define UART_FR_TXFE	UART_FR_TXFE194,6118
#define UART_FR_RXFF	UART_FR_RXFF196,6170
#define UART_FR_TXFF	UART_FR_TXFF198,6222
#define UART_FR_RXFE	UART_FR_RXFE200,6275
#define UART_FR_BUSY	UART_FR_BUSY202,6324
#define UART_FR_CTS	UART_FR_CTS204,6377
#define UART_LCRH_SPS	UART_LCRH_SPS210,6618
#define UART_LCRH_WLEN_MASK	UART_LCRH_WLEN_MASK212,6670
#define UART_LCRH_WLEN_5	UART_LCRH_WLEN_5213,6708
#define UART_LCRH_WLEN_6	UART_LCRH_WLEN_6214,6743
#define UART_LCRH_WLEN_7	UART_LCRH_WLEN_7215,6778
#define UART_LCRH_WLEN_8	UART_LCRH_WLEN_8216,6813
#define UART_LCRH_FEN	UART_LCRH_FEN218,6868
#define UART_LCRH_STP2	UART_LCRH_STP2220,6929
#define UART_LCRH_EPS	UART_LCRH_EPS222,6989
#define UART_LCRH_PEN	UART_LCRH_PEN224,7043
#define UART_LCRH_BRK	UART_LCRH_BRK226,7094
#define UART_CTL_CTSEN	UART_CTL_CTSEN232,7337
#define UART_CTL_RTSEN	UART_CTL_RTSEN234,7402
#define UART_CTL_RTS	UART_CTL_RTS236,7460
#define UART_CTL_DTR	UART_CTL_DTR238,7520
#define UART_CTL_RXE	UART_CTL_RXE240,7570
#define UART_CTL_TXE	UART_CTL_TXE242,7619
#define UART_CTL_LBE	UART_CTL_LBE244,7675
#define UART_CTL_LIN	UART_CTL_LIN246,7730
#define UART_CTL_HSE	UART_CTL_HSE248,7787
#define UART_CTL_EOT	UART_CTL_EOT250,7846
#define UART_CTL_SMART	UART_CTL_SMART252,7913
#define UART_CTL_SIRLIP	UART_CTL_SIRLIP254,7973
#define UART_CTL_SIREN	UART_CTL_SIREN256,8026
#define UART_CTL_UARTEN	UART_CTL_UARTEN258,8079
#define UART_IFLS_RXIFLSEL_MASK	UART_IFLS_RXIFLSEL_MASK264,8340
#define UART_IFLS_RXIFLSEL_1_8	UART_IFLS_RXIFLSEL_1_8265,8382
#define UART_IFLS_RXIFLSEL_1_4	UART_IFLS_RXIFLSEL_1_4266,8423
#define UART_IFLS_RXIFLSEL_1_2	UART_IFLS_RXIFLSEL_1_2267,8464
#define UART_IFLS_RXIFLSEL_3_4	UART_IFLS_RXIFLSEL_3_4268,8505
#define UART_IFLS_RXIFLSEL_7_8	UART_IFLS_RXIFLSEL_7_8269,8546
#define UART_IFLS_TXIFLSEL_MASK	UART_IFLS_TXIFLSEL_MASK271,8630
#define UART_IFLS_TXIFLSEL_7_8	UART_IFLS_TXIFLSEL_7_8272,8672
#define UART_IFLS_TXIFLSEL_3_4	UART_IFLS_TXIFLSEL_3_4273,8713
#define UART_IFLS_TXIFLSEL_1_2	UART_IFLS_TXIFLSEL_1_2274,8754
#define UART_IFLS_TXIFLSEL_1_4	UART_IFLS_TXIFLSEL_1_4275,8795
#define UART_IFLS_TXIFLSEL_1_8	UART_IFLS_TXIFLSEL_1_8276,8836
#define UART_IM_LME5IM	UART_IM_LME5IM285,9203
#define UART_IM_LME1IM	UART_IM_LME1IM287,9276
#define UART_IM_LMSBIM	UART_IM_LMSBIM289,9353
#define UART_IM_9BITIM	UART_IM_9BITIM291,9421
#define UART_IM_OEIM	UART_IM_OEIM293,9492
#define UART_IM_BEIM	UART_IM_BEIM295,9559
#define UART_IM_PEIM	UART_IM_PEIM297,9626
#define UART_IM_FEIM	UART_IM_FEIM299,9694
#define UART_IM_RTIM	UART_IM_RTIM301,9765
#define UART_IM_TXIM	UART_IM_TXIM303,9828
#define UART_IM_RXIM	UART_IM_RXIM305,9890
#define UART_IM_DSRIM	UART_IM_DSRIM307,9965
#define UART_IM_DCDIM	UART_IM_DCDIM309,10046
#define UART_IM_CTSIM	UART_IM_CTSIM311,10121
#define UART_IM_RIIM	UART_IM_RIIM313,10197
#define UART_DMACTL_DMAERR	UART_DMACTL_DMAERR319,10434
#define UART_DMACTL_TXDMAE	UART_DMACTL_TXDMAE321,10498
#define UART_DMACTL_RXDMAE	UART_DMACTL_RXDMAE323,10561
#define UART_LCTL_BLEN_MASK	UART_LCTL_BLEN_MASK329,10806
#define UART_LCTL_BLEN_16T	UART_LCTL_BLEN_16T330,10844
#define UART_LCTL_BLEN_15T	UART_LCTL_BLEN_15T331,10881
#define UART_LCTL_BLEN_14T	UART_LCTL_BLEN_14T332,10918
#define UART_LCTL_BLEN_13T	UART_LCTL_BLEN_13T333,10955
#define UART_LCTL_MASTER	UART_LCTL_MASTER335,11017
#define UART_UART_9BITADDR_9BITEN	UART_UART_9BITADDR_9BITEN341,11264
#define UART_UART_9BITADDR_ADDR_MASK	UART_UART_9BITADDR_ADDR_MASK343,11343
#define UART_UART_PP_NB	UART_UART_PP_NB349,11594
#define UART_UART_PP_SC	UART_UART_PP_SC351,11655
#define UART_CC_CS_MASK	UART_CC_CS_MASK357,11901
#define UART_CC_CS_SYSCLK	UART_CC_CS_SYSCLK358,11938
#define UART_CC_CS_PIOSC	UART_CC_CS_PIOSC359,11976
enum uart_parity {uart_parity364,12197
	UART_PARITY_NONE,UART_PARITY_NONE365,12216
	UART_PARITY_ODD,UART_PARITY_ODD366,12235
	UART_PARITY_EVEN,UART_PARITY_EVEN367,12253
	UART_PARITY_STICK_0,UART_PARITY_STICK_0368,12272
	UART_PARITY_STICK_1,UART_PARITY_STICK_1369,12294
enum uart_flowctl {uart_flowctl372,12320
	UART_FLOWCTL_NONE,UART_FLOWCTL_NONE373,12340
	UART_FLOWCTL_RTS,UART_FLOWCTL_RTS374,12360
	UART_FLOWCTL_CTS,UART_FLOWCTL_CTS375,12379
	UART_FLOWCTL_RTS_CTS,UART_FLOWCTL_RTS_CTS376,12398
enum uart_interrupt_flag {uart_interrupt_flag385,12624
	UART_INT_LME5	= UART_IM_LME5IM,UART_INT_LME5387,12652
	UART_INT_LME1	= UART_IM_LME1IM,UART_INT_LME1388,12685
	UART_INT_LMSB	= UART_IM_LMSBIM,UART_INT_LMSB389,12718
	UART_INT_9BIT	= UART_IM_9BITIM,UART_INT_9BIT390,12751
	UART_INT_OE	= UART_IM_OEIM,UART_INT_OE391,12784
	UART_INT_BE	= UART_IM_BEIM,UART_INT_BE392,12813
	UART_INT_PE	= UART_IM_PEIM,UART_INT_PE393,12842
	UART_INT_FE	= UART_IM_FEIM,UART_INT_FE394,12871
	UART_INT_RT	= UART_IM_RTIM,UART_INT_RT395,12900
	UART_INT_TX	= UART_IM_TXIM,UART_INT_TX396,12929
	UART_INT_RX	= UART_IM_RXIM,UART_INT_RX397,12958
	UART_INT_DSR	= UART_IM_DSRIM,UART_INT_DSR398,12987
	UART_INT_DCD	= UART_IM_DCDIM,UART_INT_DCD399,13018
	UART_INT_CTS	= UART_IM_CTSIM,UART_INT_CTS400,13049
	UART_INT_RI	= UART_IM_RIIM,UART_INT_RI401,13080
enum uart_fifo_rx_trigger_level {uart_fifo_rx_trigger_level412,13440
	UART_FIFO_RX_TRIG_1_8	= UART_IFLS_RXIFLSEL_1_8,UART_FIFO_RX_TRIG_1_8413,13474
	UART_FIFO_RX_TRIG_1_4	= UART_IFLS_RXIFLSEL_1_4,UART_FIFO_RX_TRIG_1_4414,13523
	UART_FIFO_RX_TRIG_1_2	= UART_IFLS_RXIFLSEL_1_2,UART_FIFO_RX_TRIG_1_2415,13572
	UART_FIFO_RX_TRIG_3_4	= UART_IFLS_RXIFLSEL_3_4,UART_FIFO_RX_TRIG_3_4416,13621
	UART_FIFO_RX_TRIG_7_8	= UART_IFLS_RXIFLSEL_7_8UART_FIFO_RX_TRIG_7_8417,13670
enum uart_fifo_tx_trigger_level {uart_fifo_tx_trigger_level432,14221
	UART_FIFO_TX_TRIG_7_8	= UART_IFLS_TXIFLSEL_7_8,UART_FIFO_TX_TRIG_7_8433,14255
	UART_FIFO_TX_TRIG_3_4	= UART_IFLS_TXIFLSEL_3_4,UART_FIFO_TX_TRIG_3_4434,14304
	UART_FIFO_TX_TRIG_1_2	= UART_IFLS_TXIFLSEL_1_2,UART_FIFO_TX_TRIG_1_2435,14353
	UART_FIFO_TX_TRIG_1_4	= UART_IFLS_TXIFLSEL_1_4,UART_FIFO_TX_TRIG_1_4436,14402
	UART_FIFO_TX_TRIG_1_8	= UART_IFLS_TXIFLSEL_1_8UART_FIFO_TX_TRIG_1_8437,14451
bool uart_is_tx_fifo_full(uint32_t uart)uart_is_tx_fifo_full486,16238
bool uart_is_tx_fifo_empty(uint32_t uart)uart_is_tx_fifo_empty498,16463
bool uart_is_rx_fifo_full(uint32_t uart)uart_is_rx_fifo_full509,16687
bool uart_is_rx_fifo_empty(uint32_t uart)uart_is_rx_fifo_empty520,16911
bool uart_is_interrupt_source(uint32_t uart, enum uart_interrupt_flag source)uart_is_interrupt_source543,17712

../../../../libopencm3/include/libopencm3/lm4f/usb.h,6536
#define LIBOPENCM3_LM4F_USB_HLIBOPENCM3_LM4F_USB_H37,1153
#define USB_FADDR	USB_FADDR49,1482
#define USB_POWER	USB_POWER52,1542
#define USB_TXIS	USB_TXIS55,1622
#define USB_RXIS	USB_RXIS58,1701
#define USB_TXIE	USB_TXIE61,1781
#define USB_RXIE	USB_RXIE64,1860
#define USB_IS	USB_IS67,1939
#define USB_IE	USB_IE70,2008
#define USB_FRAME	USB_FRAME73,2072
#define USB_EPIDX	USB_EPIDX76,2142
#define USB_TEST	USB_TEST79,2206
#define USB_FIFO8(USB_FIFO882,2279
#define USB_FIFO16(USB_FIFO1683,2336
#define USB_FIFO32(USB_FIFO3284,2395
#define USB_TXFIFOSZ	USB_TXFIFOSZ87,2494
#define USB_RXFIFOSZ	USB_RXFIFOSZ90,2579
#define USB_TXFIFOADD	USB_TXFIFOADD93,2664
#define USB_RXFIFOADD	USB_RXFIFOADD96,2750
#define USB_CONTIM	USB_CONTIM99,2824
#define USB_FSEOF	USB_FSEOF102,2930
#define USB_LSEOF	USB_LSEOF105,3034
#define USB_CSRL0	USB_CSRL0108,3122
#define USB_CSRH0	USB_CSRH0111,3212
#define USB_COUNT0	USB_COUNT0114,3297
#define USB_TXMAXP(USB_TXMAXP117,3390
#define USB_TXCSRL(USB_TXCSRL120,3508
#define USB_TXCSRH(USB_TXCSRH123,3626
#define USB_RXMAXP(USB_RXMAXP126,3732
#define USB_RXCSRL(USB_RXCSRL129,3849
#define USB_RXCSRH(USB_RXCSRH132,3966
#define USB_RXCOUNT(USB_RXCOUNT135,4070
#define USB_RXDPKTBUFDIS	USB_RXDPKTBUFDIS138,4179
#define USB_TXDPKTBUFDIS	USB_TXDPKTBUFDIS141,4279
#define USB_DRRIS	USB_DRRIS144,4376
#define USB_DRIM	USB_DRIM147,4461
#define USB_DRISC	USB_DRISC150,4557
#define USB_DMASEL	USB_DMASEL153,4624
#define USB_PP	USB_PP156,4703
#define USB_FADDR_FUNCADDR_MASK	USB_FADDR_FUNCADDR_MASK163,4954
#define USB_POWER_ISOUP	USB_POWER_ISOUP169,5208
#define USB_POWER_SOFTCONN	USB_POWER_SOFTCONN171,5274
#define USB_POWER_RESET	USB_POWER_RESET173,5334
#define USB_POWER_RESUME	USB_POWER_RESUME175,5393
#define USB_POWER_SUSPEND	USB_POWER_SUSPEND177,5448
#define USB_POWER_PWRDNPHY	USB_POWER_PWRDNPHY179,5506
#define USB_EP7	USB_EP7186,5862
#define USB_EP6	USB_EP6187,5890
#define USB_EP5	USB_EP5188,5918
#define USB_EP4	USB_EP4189,5946
#define USB_EP3	USB_EP3190,5974
#define USB_EP2	USB_EP2191,6002
#define USB_EP1	USB_EP1192,6030
#define USB_EP0	USB_EP0193,6058
#define USB_IM_DISCON	USB_IM_DISCON201,6379
#define USB_IM_SOF	USB_IM_SOF203,6434
#define USB_IM_RESET	USB_IM_RESET205,6496
#define USB_IM_RESUME	USB_IM_RESUME207,6561
#define USB_IM_SUSPEND	USB_IM_SUSPEND209,6628
#define USB_FRAME_MASK	USB_FRAME_MASK215,6865
#define USB_EPIDX_MASK	USB_EPIDX_MASK221,7102
#define USB_TEST_FIFOACC	USB_TEST_FIFOACC227,7335
#define USB_TEST_FORCEFS	USB_TEST_FORCEFS229,7399
#define USB_FIFOSZ_DPB	USB_FIFOSZ_DPB235,7673
#define USB_FIFOSZ_SIZE_MASK	USB_FIFOSZ_SIZE_MASK237,7746
#define USB_FIFOSZ_SIZE_8	USB_FIFOSZ_SIZE_8238,7788
#define USB_FIFOSZ_SIZE_16	USB_FIFOSZ_SIZE_16239,7827
#define USB_FIFOSZ_SIZE_32	USB_FIFOSZ_SIZE_32240,7867
#define USB_FIFOSZ_SIZE_64	USB_FIFOSZ_SIZE_64241,7907
#define USB_FIFOSZ_SIZE_128	USB_FIFOSZ_SIZE_128242,7947
#define USB_FIFOSZ_SIZE_256	USB_FIFOSZ_SIZE_256243,7988
#define USB_FIFOSZ_SIZE_512	USB_FIFOSZ_SIZE_512244,8029
#define USB_FIFOSZ_SIZE_1024	USB_FIFOSZ_SIZE_1024245,8070
#define USB_FIFOSZ_SIZE_2048	USB_FIFOSZ_SIZE_2048246,8112
#define USB_CONTIM_WTCON_MASK	USB_CONTIM_WTCON_MASK253,8359
#define USB_CONTIM_WTID_MASK	USB_CONTIM_WTID_MASK255,8417
#define USB_CSRL0_SETENDC	USB_CSRL0_SETENDC261,8665
#define USB_CSRL0_RXRDYC	USB_CSRL0_RXRDYC263,8720
#define USB_CSRL0_STALL	USB_CSRL0_STALL265,8773
#define USB_CSRL0_SETEND	USB_CSRL0_SETEND267,8825
#define USB_CSRL0_DATAEND	USB_CSRL0_DATAEND269,8876
#define USB_CSRL0_STALLED	USB_CSRL0_STALLED271,8936
#define USB_CSRL0_TXRDY	USB_CSRL0_TXRDY273,9001
#define USB_CSRL0_RXRDY	USB_CSRL0_RXRDY275,9064
#define USB_CSRH0_FLUSH	USB_CSRH0_FLUSH281,9300
#define USB_TXCSRL_CLRDT	USB_TXCSRL_CLRDT287,9545
#define USB_TXCSRL_STALLED	USB_TXCSRL_STALLED289,9604
#define USB_TXCSRL_STALL	USB_TXCSRL_STALL291,9659
#define USB_TXCSRL_FLUSH	USB_TXCSRL_FLUSH293,9712
#define USB_TXCSRL_UNDRN	USB_TXCSRL_UNDRN295,9763
#define USB_TXCSRL_FIFONE	USB_TXCSRL_FIFONE297,9820
#define USB_TXCSRL_TXRDY	USB_TXCSRL_TXRDY299,9885
#define USB_TXCSRH_AUTOSET	USB_TXCSRH_AUTOSET305,10121
#define USB_TXCSRH_ISO	USB_TXCSRH_ISO307,10187
#define USB_TXCSRH_MODE	USB_TXCSRH_MODE309,10233
#define USB_TXCSRH_DMAEN	USB_TXCSRH_DMAEN311,10294
#define USB_TXCSRH_FDT	USB_TXCSRH_FDT313,10354
#define USB_TXCSRH_DMAMOD	USB_TXCSRH_DMAMOD315,10412
#define USB_RXCSRL_CLRDT	USB_RXCSRL_CLRDT321,10658
#define USB_RXCSRL_STALLED	USB_RXCSRL_STALLED323,10717
#define USB_RXCSRL_STALL	USB_RXCSRL_STALL325,10772
#define USB_RXCSRL_FLUSH	USB_RXCSRL_FLUSH327,10825
#define USB_RXCSRL_DATAERR	USB_RXCSRL_DATAERR329,10878
#define USB_RXCSRL_OVER	USB_RXCSRL_OVER331,10930
#define USB_RXCSRL_FULL	USB_RXCSRL_FULL333,10982
#define USB_RXCSRL_RXRDY	USB_RXCSRL_RXRDY335,11045
#define USB_RXCSRH_AUTOCL	USB_RXCSRH_AUTOCL341,11283
#define USB_RXCSRH_ISO	USB_RXCSRH_ISO343,11348
#define USB_RXCSRH_DMAEN	USB_RXCSRH_DMAEN345,11408
#define USB_RXCSRH_PIDERR	USB_RXCSRH_PIDERR347,11475
#define USB_RXCSRH_DMAMOD	USB_RXCSRH_DMAMOD349,11535
#define USB_DRRIS_RESUME	USB_DRRIS_RESUME355,11785
#define USB_DRIM_RESUME	USB_DRIM_RESUME361,12031
#define USB_DRISC_RESUME	USB_DRISC_RESUME367,12290
#define USB_PP_ECNT_MASK	USB_PP_ECNT_MASK373,12527
#define USB_PP_USB_MASK	USB_PP_USB_MASK375,12587
#define USB_PP_USB_NA	USB_PP_USB_NA376,12625
#define USB_PP_USB_DEVICE	USB_PP_USB_DEVICE377,12661
#define USB_PP_USB_HOST	USB_PP_USB_HOST378,12700
#define USB_PP_USB_OTG	USB_PP_USB_OTG379,12738
#define USB_PP_PHY	USB_PP_PHY381,12794
#define USB_PP_TYPE_MASK	USB_PP_TYPE_MASK383,12847
enum usb_interrupt {usb_interrupt388,13069
	USB_INT_DISCON			= USB_IM_DISCON,USB_INT_DISCON389,13090
	USB_INT_SOF			= USB_IM_SOF,USB_INT_SOF390,13125
	USB_INT_RESET			= USB_IM_RESET,USB_INT_RESET391,13154
	USB_INT_RESUME			= USB_IM_RESUME,USB_INT_RESUME392,13187
	USB_INT_SUSPEND			= USB_IM_SUSPEND,USB_INT_SUSPEND393,13222
enum usb_ep_interrupt {usb_ep_interrupt396,13263
	USB_EP0_INT			= USB_EP0,USB_EP0_INT397,13287
	USB_EP1_INT			= USB_EP1,USB_EP1_INT398,13313
	USB_EP2_INT			= USB_EP2,USB_EP2_INT399,13339
	USB_EP3_INT			= USB_EP3,USB_EP3_INT400,13365
	USB_EP4_INT			= USB_EP4,USB_EP4_INT401,13391
	USB_EP5_INT			= USB_EP5,USB_EP5_INT402,13417
	USB_EP6_INT			= USB_EP6,USB_EP6_INT403,13443
	USB_EP7_INT			= USB_EP7,USB_EP7_INT404,13469

../../../../libopencm3/include/libopencm3/lpc17xx/memorymap.h,1834
#define LPC17XX_MEMORYMAP_HLPC17XX_MEMORYMAP_H22,874
#define PERIPH_BASE_GPIO	PERIPH_BASE_GPIO29,1055
#define PERIPH_BASE_APB0	PERIPH_BASE_APB030,1095
#define PERIPH_BASE_APB1	PERIPH_BASE_APB131,1135
#define PERIPH_BASE_AHB	PERIPH_BASE_AHB32,1175
#define GPIO_PIO0_BASE	GPIO_PIO0_BASE37,1262
#define GPIO_PIO1_BASE	GPIO_PIO1_BASE38,1313
#define GPIO_PIO2_BASE	GPIO_PIO2_BASE39,1364
#define GPIO_PIO3_BASE	GPIO_PIO3_BASE40,1415
#define GPIO_PIO4_BASE	GPIO_PIO4_BASE41,1466
#define WDT_BASE	WDT_BASE44,1529
#define TIMER0_BASE	TIMER0_BASE45,1577
#define TIMER1_BASE	TIMER1_BASE46,1628
#define UART0_BASE	UART0_BASE47,1679
#define UART1_BASE	UART1_BASE48,1729
#define PWM1_BASE	PWM1_BASE50,1850
#define I2C0_BASE	I2C0_BASE51,1899
#define SPI_BASE	SPI_BASE52,1948
#define RTC_BASE	RTC_BASE53,1996
#define GPIOINTERRUPT_BASE	GPIOINTERRUPT_BASE54,2044
#define PINCONNECT_BASE	PINCONNECT_BASE55,2101
#define SSP1_BASE	SSP1_BASE56,2156
#define ADC_BASE	ADC_BASE57,2205
#define CANAFRAM_BASE	CANAFRAM_BASE58,2253
#define CANAFREG_BASE	CANAFREG_BASE59,2306
#define CANCOMMONREG_BASE	CANCOMMONREG_BASE60,2359
#define CAN1_BASE	CAN1_BASE61,2415
#define CAN2_BASE	CAN2_BASE62,2464
#define I2C1_BASE	I2C1_BASE64,2584
#define SSP0_BASE	SSP0_BASE69,2787
#define DAC_BASE	DAC_BASE70,2836
#define TIMER2_BASE	TIMER2_BASE71,2884
#define TIMER3_BASE	TIMER3_BASE72,2935
#define UART2_BASE	UART2_BASE73,2986
#define UART3_BASE	UART3_BASE74,3036
#define I2C2_BASE	I2C2_BASE75,3086
#define I2S_BASE	I2S_BASE77,3206
#define RIT_BASE	RIT_BASE79,3325
#define MCPWM_BASE	MCPWM_BASE81,3444
#define QEI_BASE	QEI_BASE82,3494
#define SYSCON_BASE	SYSCON_BASE84,3613
#define ETHERNET_BASE	ETHERNET_BASE87,3675
#define GPDMA_BASE	GPDMA_BASE88,3727
#define USB_BASE	USB_BASE90,3846

../../../../libopencm3/include/libopencm3/lpc17xx/nvic.h,1704
#define LIBOPENCM3_LPC17xx_NVIC_HLIBOPENCM3_LPC17xx_NVIC_H7,178
#define NVIC_WDT_IRQ NVIC_WDT_IRQ16,360
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ17,383
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ18,409
#define NVIC_TIMER2_IRQ NVIC_TIMER2_IRQ19,435
#define NVIC_TIMER3_IRQ NVIC_TIMER3_IRQ20,461
#define NVIC_UART0_IRQ NVIC_UART0_IRQ21,487
#define NVIC_UART1_IRQ NVIC_UART1_IRQ22,512
#define NVIC_UART2_IRQ NVIC_UART2_IRQ23,537
#define NVIC_UART3_IRQ NVIC_UART3_IRQ24,562
#define NVIC_PWM_IRQ NVIC_PWM_IRQ25,587
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ26,610
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ27,635
#define NVIC_I2C2_IRQ NVIC_I2C2_IRQ28,660
#define NVIC_SPI_IRQ NVIC_SPI_IRQ29,685
#define NVIC_SSP0_IRQ NVIC_SSP0_IRQ30,709
#define NVIC_SSP1_IRQ NVIC_SSP1_IRQ31,734
#define NVIC_PLL0_IRQ NVIC_PLL0_IRQ32,759
#define NVIC_RTC_IRQ NVIC_RTC_IRQ33,784
#define NVIC_EINT0_IRQ NVIC_EINT0_IRQ34,808
#define NVIC_EINT1_IRQ NVIC_EINT1_IRQ35,834
#define NVIC_EINT2_IRQ NVIC_EINT2_IRQ36,860
#define NVIC_EINT3_IRQ NVIC_EINT3_IRQ37,886
#define NVIC_ADC_IRQ NVIC_ADC_IRQ38,912
#define NVIC_BOD_IRQ NVIC_BOD_IRQ39,936
#define NVIC_USB_IRQ NVIC_USB_IRQ40,960
#define NVIC_CAN_IRQ NVIC_CAN_IRQ41,984
#define NVIC_GPDMA_IRQ NVIC_GPDMA_IRQ42,1008
#define NVIC_I2S_IRQ NVIC_I2S_IRQ43,1034
#define NVIC_ETHERNET_IRQ NVIC_ETHERNET_IRQ44,1058
#define NVIC_RIT_IRQ NVIC_RIT_IRQ45,1087
#define NVIC_MOTOR_PWM_IRQ NVIC_MOTOR_PWM_IRQ46,1111
#define NVIC_QEI_IRQ NVIC_QEI_IRQ47,1141
#define NVIC_PLL1_IRQ NVIC_PLL1_IRQ48,1165
#define NVIC_USB_ACT_IRQ NVIC_USB_ACT_IRQ49,1190
#define NVIC_CAN_ACT_IRQ NVIC_CAN_ACT_IRQ50,1218
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT52,1247

../../../../libopencm3/include/libopencm3/lpc17xx/clock.h,4731
#define LPC17XX_CLOCK_HLPC17XX_CLOCK_H35,1112
#define CLK_SCS	CLK_SCS42,1327
#define CLK_CLKSRCSEL	CLK_CLKSRCSEL44,1403
#define CLK_PLL0CON	CLK_PLL0CON46,1472
#define CLK_PLL0CFG	CLK_PLL0CFG47,1522
#define CLK_PLL0STAT	CLK_PLL0STAT48,1572
#define CLK_PLL0FEED	CLK_PLL0FEED49,1623
#define CLK_PLL1CON	CLK_PLL1CON51,1690
#define CLK_PLL1CFG	CLK_PLL1CFG52,1740
#define CLK_PLL1STAT	CLK_PLL1STAT53,1790
#define CLK_PLL1FEED	CLK_PLL1FEED54,1841
#define CLK_CCLKCFG	CLK_CCLKCFG56,1913
#define CLK_USBCLKCFG	CLK_USBCLKCFG57,1963
#define CLK_PCLKSEL0	CLK_PCLKSEL058,2015
#define CLK_PCLKSEL1	CLK_PCLKSEL159,2066
#define CLK_CLKOUTCFG	CLK_CLKOUTCFG61,2136
#define CLK_SCS_OSCRANGE_01_TO_20MHZ	CLK_SCS_OSCRANGE_01_TO_20MHZ65,2231
#define CLK_SCS_OSCRANGE_15_TO_25MHZ	CLK_SCS_OSCRANGE_15_TO_25MHZ66,2272
#define CLK_SCS_OSCEN	CLK_SCS_OSCEN67,2318
#define CLK_SCS_OSCSTAT	CLK_SCS_OSCSTAT68,2351
#define CLK_CLKSRCSEL_IRC	CLK_CLKSRCSEL_IRC72,2436
#define CLK_CLKSRCSEL_MAIN	CLK_CLKSRCSEL_MAIN73,2467
#define CLK_CLKSRCSEL_RTC	CLK_CLKSRCSEL_RTC74,2504
#define CLK_PLLCON_ENABLE	CLK_PLLCON_ENABLE79,2631
#define CLK_PLLCON_CONNECT	CLK_PLLCON_CONNECT80,2667
#define CLK_PLL0_MSEL_SHIFT	CLK_PLL0_MSEL_SHIFT84,2770
#define CLK_PLL0_MSEL_MASK	CLK_PLL0_MSEL_MASK85,2801
#define CLK_PLL0_NSEL_SHIFT	CLK_PLL0_NSEL_SHIFT87,2857
#define CLK_PLL0_NSEL_MASK	CLK_PLL0_NSEL_MASK88,2889
#define CLK_PLL0STAT_ENABLE	CLK_PLL0STAT_ENABLE90,2950
#define CLK_PLL0STAT_CONNECT	CLK_PLL0STAT_CONNECT91,2989
#define CLK_PLL0STAT_PLOCK	CLK_PLL0STAT_PLOCK92,3029
#define CLK_PLL1_MSEL_SHIFT	CLK_PLL1_MSEL_SHIFT96,3139
#define CLK_PLL1_MSEL_MASK	CLK_PLL1_MSEL_MASK97,3170
#define CLK_PLL1_PSEL_SHIFT	CLK_PLL1_PSEL_SHIFT98,3203
#define CLK_PLL1_PSEL_MASK	CLK_PLL1_PSEL_MASK99,3234
#define CLK_PLL1STAT_ENABLE	CLK_PLL1STAT_ENABLE101,3293
#define CLK_PLL1STAT_CONNECT	CLK_PLL1STAT_CONNECT102,3331
#define CLK_PLL1STAT_PLOCK	CLK_PLL1STAT_PLOCK103,3370
#define CLK_USBCLKCFG_DIV6	CLK_USBCLKCFG_DIV6107,3465
#define CLK_USBCLKCFG_DIV8	CLK_USBCLKCFG_DIV8108,3497
#define CLK_USBCLKCFG_DIV10	CLK_USBCLKCFG_DIV10109,3529
#define CLK_PCLKSEL_DIV4	CLK_PCLKSEL_DIV4112,3606
#define CLK_PCLKSEL_DIV1	CLK_PCLKSEL_DIV1113,3637
#define CLK_PCLKSEL_DIV2	CLK_PCLKSEL_DIV2114,3668
#define CLK_PCLKSEL_DIV8	CLK_PCLKSEL_DIV8115,3699
#define CLK_PCLKSEL0_WDT_SHIFT	CLK_PCLKSEL0_WDT_SHIFT116,3730
#define CLK_PCLKSEL0_TIMER0_SHIFT	CLK_PCLKSEL0_TIMER0_SHIFT117,3764
#define CLK_PCLKSEL0_TIMER1_SHIFT	CLK_PCLKSEL0_TIMER1_SHIFT118,3800
#define CLK_PCLKSEL0_UART0_SHIFT	CLK_PCLKSEL0_UART0_SHIFT119,3836
#define CLK_PCLKSEL0_UART1_SHIFT	CLK_PCLKSEL0_UART1_SHIFT120,3871
#define CLK_PCLKSEL0_PWM1_SHIFT	CLK_PCLKSEL0_PWM1_SHIFT122,3929
#define CLK_PCLKSEL0_I2C0_SHIFT	CLK_PCLKSEL0_I2C0_SHIFT123,3964
#define CLK_PCLKSEL0_SPI_SHIFT	CLK_PCLKSEL0_SPI_SHIFT124,3999
#define CLK_PCLKSEL0_SSP1_SHIFT	CLK_PCLKSEL0_SSP1_SHIFT126,4057
#define CLK_PCLKSEL0_DAC_SHIFT	CLK_PCLKSEL0_DAC_SHIFT127,4092
#define CLK_PCLKSEL0_ADC_SHIFT	CLK_PCLKSEL0_ADC_SHIFT128,4127
#define CLK_PCLKSEL0_CAN1_SHIFT	CLK_PCLKSEL0_CAN1_SHIFT129,4162
#define CLK_PCLKSEL0_CAN2_SHIFT	CLK_PCLKSEL0_CAN2_SHIFT130,4197
#define CLK_PCLKSEL0_ACF_SHIFT	CLK_PCLKSEL0_ACF_SHIFT131,4232
#define CLK_PCLKSEL1_QEI_SHIFT	CLK_PCLKSEL1_QEI_SHIFT132,4267
#define CLK_PCLKSEL1_GPIOINT_SHIFT	CLK_PCLKSEL1_GPIOINT_SHIFT133,4301
#define CLK_PCLKSEL1_PCB_SHIFT	CLK_PCLKSEL1_PCB_SHIFT134,4338
#define CLK_PCLKSEL1_I2C1_SHIFT	CLK_PCLKSEL1_I2C1_SHIFT135,4372
#define CLK_PCLKSEL1_SSP0_SHIFT	CLK_PCLKSEL1_SSP0_SHIFT137,4427
#define CLK_PCLKSEL1_TIMER2_SHIFT	CLK_PCLKSEL1_TIMER2_SHIFT138,4462
#define CLK_PCLKSEL1_TIMER3_SHIFT	CLK_PCLKSEL1_TIMER3_SHIFT139,4499
#define CLK_PCLKSEL1_UART2_SHIFT	CLK_PCLKSEL1_UART2_SHIFT140,4536
#define CLK_PCLKSEL1_UART3_SHIFT	CLK_PCLKSEL1_UART3_SHIFT141,4572
#define CLK_PCLKSEL1_I2C2_SHIFT	CLK_PCLKSEL1_I2C2_SHIFT142,4608
#define CLK_PCLKSEL1_I2S_SHIFT	CLK_PCLKSEL1_I2S_SHIFT143,4643
#define CLK_PCLKSEL1_RIT_SHIFT	CLK_PCLKSEL1_RIT_SHIFT145,4701
#define CLK_PCLKSEL1_SYSCON_SHIFT	CLK_PCLKSEL1_SYSCON_SHIFT146,4736
#define CLK_PCLKSEL1_MCPWM_SHIFT	CLK_PCLKSEL1_MCPWM_SHIFT147,4773
#define CLK_CLKOUTCFG_SEL_CPU	CLK_CLKOUTCFG_SEL_CPU150,4837
#define CLK_CLKOUTCFG_SEL_MAIN	CLK_CLKOUTCFG_SEL_MAIN151,4873
#define CLK_CLKOUTCFG_SEL_IRC	CLK_CLKOUTCFG_SEL_IRC152,4910
#define CLK_CLKOUTCFG_SEL_USB	CLK_CLKOUTCFG_SEL_USB153,4946
#define CLK_CLKOUTCFG_SEL_RTC	CLK_CLKOUTCFG_SEL_RTC154,4982
#define CLK_CLKOUTCFG_DIV_SHIFT	CLK_CLKOUTCFG_DIV_SHIFT155,5018
#define CLK_CLKOUTCFG_ENABLE	CLK_CLKOUTCFG_ENABLE156,5052
#define CLK_CLKOUTCFG_ACTIVITY	CLK_CLKOUTCFG_ACTIVITY157,5091

../../../../libopencm3/include/libopencm3/lpc17xx/gpio.h,2897
#define LPC17XX_GPIO_HLPC17XX_GPIO_H35,1108
#define GPIO0	GPIO045,1349
#define GPIO1	GPIO146,1381
#define GPIO2	GPIO247,1413
#define GPIO3	GPIO348,1445
#define GPIO4	GPIO449,1477
#define GPIOPIN0 GPIOPIN052,1558
#define GPIOPIN1 GPIOPIN153,1607
#define GPIOPIN2 GPIOPIN254,1656
#define GPIOPIN3 GPIOPIN355,1705
#define GPIOPIN4 GPIOPIN456,1754
#define GPIOPIN5 GPIOPIN557,1803
#define GPIOPIN6 GPIOPIN658,1852
#define GPIOPIN7 GPIOPIN759,1901
#define GPIOPIN8 GPIOPIN860,1950
#define GPIOPIN9 GPIOPIN961,1999
#define GPIOPIN10 GPIOPIN1062,2048
#define GPIOPIN11 GPIOPIN1163,2098
#define GPIOPIN12 GPIOPIN1264,2148
#define GPIOPIN13 GPIOPIN1365,2198
#define GPIOPIN14 GPIOPIN1466,2248
#define GPIOPIN15 GPIOPIN1567,2298
#define GPIOPIN16 GPIOPIN1668,2348
#define GPIOPIN17 GPIOPIN1769,2398
#define GPIOPIN18 GPIOPIN1870,2448
#define GPIOPIN19 GPIOPIN1971,2498
#define GPIOPIN20 GPIOPIN2072,2548
#define GPIOPIN21 GPIOPIN2173,2598
#define GPIOPIN22 GPIOPIN2274,2648
#define GPIOPIN23 GPIOPIN2375,2698
#define GPIOPIN24 GPIOPIN2476,2748
#define GPIOPIN25 GPIOPIN2577,2798
#define GPIOPIN26 GPIOPIN2678,2848
#define GPIOPIN27 GPIOPIN2779,2898
#define GPIOPIN28 GPIOPIN2880,2948
#define GPIOPIN29 GPIOPIN2981,2998
#define GPIOPIN30 GPIOPIN3082,3048
#define GPIOPIN31 GPIOPIN3183,3098
#define GPIO_DIR(GPIO_DIR88,3277
#define GPIO0_DIR	GPIO0_DIR89,3324
#define GPIO1_DIR	GPIO1_DIR90,3360
#define GPIO2_DIR	GPIO2_DIR91,3396
#define GPIO3_DIR	GPIO3_DIR92,3432
#define GPIO4_DIR	GPIO4_DIR93,3468
#define GPIO_MASK(GPIO_MASK96,3547
#define GPIO0_MASK	GPIO0_MASK97,3595
#define GPIO1_MASK	GPIO1_MASK98,3633
#define GPIO2_MASK	GPIO2_MASK99,3671
#define GPIO3_MASK	GPIO3_MASK100,3709
#define GPIO4_MASK	GPIO4_MASK101,3747
#define GPIO_PIN(GPIO_PIN104,3833
#define GPIO0_PIN	GPIO0_PIN105,3880
#define GPIO1_PIN	GPIO1_PIN106,3916
#define GPIO2_PIN	GPIO2_PIN107,3952
#define GPIO3_PIN	GPIO3_PIN108,3988
#define GPIO4_PIN	GPIO4_PIN109,4024
#define GPIO_SET(GPIO_SET112,4109
#define GPIO0_SET	GPIO0_SET113,4156
#define GPIO1_SET	GPIO1_SET114,4192
#define GPIO2_SET	GPIO2_SET115,4228
#define GPIO3_SET	GPIO3_SET116,4264
#define GPIO4_SET	GPIO4_SET117,4300
#define GPIO_CLR(GPIO_CLR120,4387
#define GPIO0_CLR	GPIO0_CLR121,4434
#define GPIO1_CLR	GPIO1_CLR122,4470
#define GPIO2_CLR	GPIO2_CLR123,4506
#define GPIO3_CLR	GPIO3_CLR124,4542
#define GPIO4_CLR	GPIO4_CLR125,4578
#define GPIO0_IER GPIO0_IER129,4684
#define GPIO2_IER GPIO2_IER130,4758
#define GPIO0_IEF GPIO0_IEF133,4869
#define GPIO2_IEF GPIO2_IEF134,4943
#define GPIO0_ISR GPIO0_ISR137,5053
#define GPIO2_ISR GPIO2_ISR138,5127
#define GPIO0_ISF GPIO0_ISF141,5238
#define GPIO2_ISF GPIO2_ISF142,5312
#define GPIO0_IC GPIO0_IC145,5409
#define GPIO1_IC GPIO1_IC146,5483
#define GPIO_IS GPIO_IS149,5589

../../../../libopencm3/include/libopencm3/lpc17xx/doc-lpc17xx.h,0

../../../../libopencm3/include/libopencm3/lpc17xx/irq.json,1374
        "0": "wdt", 03,16
        "1": "timer0", 14,37
        "2": "timer1", 25,61
        "3": "timer2", 36,85
        "4": "timer3", 47,109
        "5": "uart0", 58,133
        "6": "uart1", 69,156
        "7": "uart2", 710,179
        "8": "uart3", 811,202
        "9": "pwm", 912,225
        "10": "i2c0", 1013,246
        "11": "i2c1", 1114,269
        "12": "i2c2", 1215,292
        "13": "spi", 1316,315
        "14": "ssp0", 1417,337
        "15": "ssp1", 1518,360
        "16": "pll0", 1619,383
        "17": "rtc", 1720,406
        "18": "eint0", 1821,428
        "19": "eint1", 1922,452
        "20": "eint2", 2023,476
        "21": "eint3", 2124,500
        "22": "adc", 2225,524
        "23": "bod", 2326,546
        "24": "usb", 2427,568
        "25": "can", 2528,590
        "26": "gpdma", 2629,612
        "27": "i2s", 2730,636
        "28": "ethernet", 2831,658
        "29": "rit", 2932,685
        "30": "motor_pwm", 3033,707
        "31": "qei", 3134,735
        "32": "pll1", 3235,757
        "33": "usb_act", 3336,780
        "34": "can_act"3437,806
    "irqs": {irqs2,2
    "partname_humanreadable": "LPC 17xx series", partname_humanreadable39,838
    "partname_doxygen": "LPC17xx", partname_doxygen40,888
    "includeguard": "LIBOPENCM3_LPC17xx_NVIC_H"includeguard41,924

../../../../libopencm3/include/libopencm3/lpc17xx/pwr.h,1937
#define LPC17XX_POWER_HLPC17XX_POWER_H35,1118
#define PWR_PCON	PWR_PCON42,1321
#define PWR_PCONP	PWR_PCONP43,1368
#define PWR_PCON_MODE_SLEEP	PWR_PCON_MODE_SLEEP46,1439
#define PWR_PCON_MODE_POWER_DOWN	PWR_PCON_MODE_POWER_DOWN47,1473
#define PWR_PCON_MODE_DEEPSLEEP	PWR_PCON_MODE_DEEPSLEEP49,1545
#define PWR_PCON_BODRPM	PWR_PCON_BODRPM50,1583
#define PWR_PCON_BOGD	PWR_PCON_BOGD51,1618
#define PWR_PCON_BORD	PWR_PCON_BORD52,1651
#define PWR_PCON_SMFLAG	PWR_PCON_SMFLAG54,1706
#define PWR_PCON_DSFLAG	PWR_PCON_DSFLAG55,1741
#define PWR_PCON_PDFLAG	PWR_PCON_PDFLAG56,1776
#define PWR_PCON_DPDFLAG	PWR_PCON_DPDFLAG57,1812
#define PWR_PCONP_TIMER0	PWR_PCONP_TIMER062,1916
#define PWR_PCONP_TIMER1	PWR_PCONP_TIMER163,1951
#define PWR_PCONP_UART0	PWR_PCONP_UART064,1986
#define PWR_PCONP_UART1	PWR_PCONP_UART165,2021
#define PWR_PCONP_PWM1	PWR_PCONP_PWM167,2076
#define PWR_PCONP_I2C0	PWR_PCONP_I2C068,2110
#define PWR_PCONP_SPI	PWR_PCONP_SPI69,2144
#define PWR_PCONP_RTC	PWR_PCONP_RTC70,2177
#define PWR_PCONP_SSP1	PWR_PCONP_SSP171,2210
#define PWR_PCONP_ADC	PWR_PCONP_ADC73,2266
#define PWR_PCONP_CAN1	PWR_PCONP_CAN174,2300
#define PWR_PCONP_CAN2	PWR_PCONP_CAN275,2335
#define PWR_PCONP_GPIO	PWR_PCONP_GPIO76,2370
#define PWR_PCONP_RIT	PWR_PCONP_RIT77,2405
#define PWR_PCONP_MCPWM	PWR_PCONP_MCPWM78,2439
#define PWR_PCONP_QEI	PWR_PCONP_QEI79,2475
#define PWR_PCONP_I2C1	PWR_PCONP_I2C180,2509
#define PWR_PCONP_SSP0	PWR_PCONP_SSP082,2565
#define PWR_PCONP_TIMER2	PWR_PCONP_TIMER283,2600
#define PWR_PCONP_TIMER3	PWR_PCONP_TIMER384,2636
#define PWR_PCONP_UART2	PWR_PCONP_UART285,2672
#define PWR_PCONP_UART3	PWR_PCONP_UART386,2708
#define PWR_PCONP_I2C2	PWR_PCONP_I2C287,2744
#define PWR_PCONP_I2S	PWR_PCONP_I2S88,2779
#define PWR_PCONP_GPDMA	PWR_PCONP_GPDMA90,2834
#define PWR_PCONP_ETHERNET	PWR_PCONP_ETHERNET91,2870
#define PWR_PCONP_USB	PWR_PCONP_USB92,2908

../../../../libopencm3/include/libopencm3/vf6xx/memorymap.h,980
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H21,813
#define PERIPH_BASE	PERIPH_BASE28,995
#define PERIPH_BASE_AIPS0	PERIPH_BASE_AIPS029,1031
#define PERIPH_BASE_AIPS1	PERIPH_BASE_AIPS130,1082
#define MSCM_BASE	MSCM_BASE35,1175
#define SEMA4_BASE	SEMA4_BASE37,1226
#define UART0_BASE	UART0_BASE39,1278
#define UART1_BASE	UART1_BASE40,1329
#define UART2_BASE	UART2_BASE41,1380
#define UART3_BASE	UART3_BASE42,1431
#define SPI0_BASE	SPI0_BASE44,1483
#define SPI1_BASE	SPI1_BASE45,1533
#define IOMUXC_BASE	IOMUXC_BASE47,1584
#define PORTA_MUX_BASE	PORTA_MUX_BASE48,1636
#define PORTB_MUX_BASE	PORTB_MUX_BASE49,1691
#define PORTC_MUX_BASE	PORTC_MUX_BASE50,1746
#define PORTD_MUX_BASE	PORTD_MUX_BASE51,1801
#define PORTE_MUX_BASE	PORTE_MUX_BASE52,1856
#define ANADIG_BASE	ANADIG_BASE54,1912
#define CCM_BASE	CCM_BASE56,1965
#define UART4_BASE	UART4_BASE59,2027
#define UART5_BASE	UART5_BASE60,2078
#define GPIO_BASE	GPIO_BASE63,2148

../../../../libopencm3/include/libopencm3/vf6xx/nvic.h,5870
#define LIBOPENCM3_VF6XX_NVIC_HLIBOPENCM3_VF6XX_NVIC_H7,174
#define NVIC_CPU2CPU_INT0_IRQ NVIC_CPU2CPU_INT0_IRQ16,351
#define NVIC_CPU2CPU_INT1_IRQ NVIC_CPU2CPU_INT1_IRQ17,383
#define NVIC_CPU2CPU_INT2_IRQ NVIC_CPU2CPU_INT2_IRQ18,415
#define NVIC_CPU2CPU_INT3_IRQ NVIC_CPU2CPU_INT3_IRQ19,447
#define NVIC_DIRECTED0_SEMA4_IRQ NVIC_DIRECTED0_SEMA4_IRQ20,479
#define NVIC_DIRECTED1_MCM_IRQ NVIC_DIRECTED1_MCM_IRQ21,514
#define NVIC_DIRECTED2_IRQ NVIC_DIRECTED2_IRQ22,547
#define NVIC_DIRECTED3_IRQ NVIC_DIRECTED3_IRQ23,576
#define NVIC_DMA0_IRQ NVIC_DMA0_IRQ24,605
#define NVIC_DMA0_ERROR_IRQ NVIC_DMA0_ERROR_IRQ25,629
#define NVIC_DMA1_IRQ NVIC_DMA1_IRQ26,659
#define NVIC_DMA1_ERROR_IRQ NVIC_DMA1_ERROR_IRQ27,684
#define NVIC_RESERVED0_IRQ NVIC_RESERVED0_IRQ28,715
#define NVIC_RESERVED1_IRQ NVIC_RESERVED1_IRQ29,745
#define NVIC_MSCM_ECC0_IRQ NVIC_MSCM_ECC0_IRQ30,775
#define NVIC_MSCM_ECC1_IRQ NVIC_MSCM_ECC1_IRQ31,805
#define NVIC_CSU_ALARM_IRQ NVIC_CSU_ALARM_IRQ32,835
#define NVIC_RESERVED2_IRQ NVIC_RESERVED2_IRQ33,865
#define NVIC_MSCM_ACTZS_IRQ NVIC_MSCM_ACTZS_IRQ34,895
#define NVIC_RESERVED3_IRQ NVIC_RESERVED3_IRQ35,926
#define NVIC_WDOG_A5_IRQ NVIC_WDOG_A5_IRQ36,956
#define NVIC_WDOG_M4_IRQ NVIC_WDOG_M4_IRQ37,984
#define NVIC_WDOG_SNVS_IRQ NVIC_WDOG_SNVS_IRQ38,1012
#define NVIC_CP1_BOOT_FAIL_IRQ NVIC_CP1_BOOT_FAIL_IRQ39,1042
#define NVIC_QSPI0_IRQ NVIC_QSPI0_IRQ40,1076
#define NVIC_QSPI1_IRQ NVIC_QSPI1_IRQ41,1102
#define NVIC_DDRMC_IRQ NVIC_DDRMC_IRQ42,1128
#define NVIC_SDHC0_IRQ NVIC_SDHC0_IRQ43,1154
#define NVIC_SDHC1_IRQ NVIC_SDHC1_IRQ44,1180
#define NVIC_RESERVED4_IRQ NVIC_RESERVED4_IRQ45,1206
#define NVIC_DCU0_IRQ NVIC_DCU0_IRQ46,1236
#define NVIC_DCU1_IRQ NVIC_DCU1_IRQ47,1261
#define NVIC_VIU_IRQ NVIC_VIU_IRQ48,1286
#define NVIC_RESERVED5_IRQ NVIC_RESERVED5_IRQ49,1310
#define NVIC_RESERVED6_IRQ NVIC_RESERVED6_IRQ50,1340
#define NVIC_RLE_IRQ NVIC_RLE_IRQ51,1370
#define NVIC_SEG_LCD_IRQ NVIC_SEG_LCD_IRQ52,1394
#define NVIC_RESERVED7_IRQ NVIC_RESERVED7_IRQ53,1422
#define NVIC_RESERVED8_IRQ NVIC_RESERVED8_IRQ54,1452
#define NVIC_PIT_IRQ NVIC_PIT_IRQ55,1482
#define NVIC_LPTIMER0_IRQ NVIC_LPTIMER0_IRQ56,1506
#define NVIC_RESERVED9_IRQ NVIC_RESERVED9_IRQ57,1535
#define NVIC_FLEXTIMER0_IRQ NVIC_FLEXTIMER0_IRQ58,1565
#define NVIC_FLEXTIMER1_IRQ NVIC_FLEXTIMER1_IRQ59,1596
#define NVIC_FLEXTIMER2_IRQ NVIC_FLEXTIMER2_IRQ60,1627
#define NVIC_FLEXTIMER3_IRQ NVIC_FLEXTIMER3_IRQ61,1658
#define NVIC_RESERVED10_IRQ NVIC_RESERVED10_IRQ62,1689
#define NVIC_RESERVED11_IRQ NVIC_RESERVED11_IRQ63,1720
#define NVIC_RESERVED12_IRQ NVIC_RESERVED12_IRQ64,1751
#define NVIC_RESERVED13_IRQ NVIC_RESERVED13_IRQ65,1782
#define NVIC_USBPHY0_IRQ NVIC_USBPHY0_IRQ66,1813
#define NVIC_USBPHY1_IRQ NVIC_USBPHY1_IRQ67,1841
#define NVIC_RESERVED14_IRQ NVIC_RESERVED14_IRQ68,1869
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ69,1900
#define NVIC_ADC1_IRQ NVIC_ADC1_IRQ70,1925
#define NVIC_DAC0_IRQ NVIC_DAC0_IRQ71,1950
#define NVIC_DAC1_IRQ NVIC_DAC1_IRQ72,1975
#define NVIC_RESERVED15_IRQ NVIC_RESERVED15_IRQ73,2000
#define NVIC_FLEXCAN0_IRQ NVIC_FLEXCAN0_IRQ74,2031
#define NVIC_FLEXCAN1_IRQ NVIC_FLEXCAN1_IRQ75,2060
#define NVIC_RESERVED16_IRQ NVIC_RESERVED16_IRQ76,2089
#define NVIC_UART0_IRQ NVIC_UART0_IRQ77,2120
#define NVIC_UART1_IRQ NVIC_UART1_IRQ78,2146
#define NVIC_UART2_IRQ NVIC_UART2_IRQ79,2172
#define NVIC_UART3_IRQ NVIC_UART3_IRQ80,2198
#define NVIC_UART4_IRQ NVIC_UART4_IRQ81,2224
#define NVIC_UART5_IRQ NVIC_UART5_IRQ82,2250
#define NVIC_SPI0_IRQ NVIC_SPI0_IRQ83,2276
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ84,2301
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ85,2326
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ86,2351
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ87,2376
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ88,2401
#define NVIC_I2C2_IRQ NVIC_I2C2_IRQ89,2426
#define NVIC_I2C3_IRQ NVIC_I2C3_IRQ90,2451
#define NVIC_USBC0_IRQ NVIC_USBC0_IRQ91,2476
#define NVIC_USBC1_IRQ NVIC_USBC1_IRQ92,2502
#define NVIC_RESERVED17_IRQ NVIC_RESERVED17_IRQ93,2528
#define NVIC_ENET0_IRQ NVIC_ENET0_IRQ94,2559
#define NVIC_ENET1_IRQ NVIC_ENET1_IRQ95,2585
#define NVIC_ENET0_1588_IRQ NVIC_ENET0_1588_IRQ96,2611
#define NVIC_ENET1_1588_IRQ NVIC_ENET1_1588_IRQ97,2642
#define NVIC_ENET_SWITCH_IRQ NVIC_ENET_SWITCH_IRQ98,2673
#define NVIC_NFC_IRQ NVIC_NFC_IRQ99,2705
#define NVIC_SAI0_IRQ NVIC_SAI0_IRQ100,2729
#define NVIC_SAI1_IRQ NVIC_SAI1_IRQ101,2754
#define NVIC_SAI2_IRQ NVIC_SAI2_IRQ102,2779
#define NVIC_SAI3_IRQ NVIC_SAI3_IRQ103,2804
#define NVIC_ESAI_BIFIFO_IRQ NVIC_ESAI_BIFIFO_IRQ104,2829
#define NVIC_SPDIF_IRQ NVIC_SPDIF_IRQ105,2861
#define NVIC_ASRC_IRQ NVIC_ASRC_IRQ106,2887
#define NVIC_VREG_IRQ NVIC_VREG_IRQ107,2912
#define NVIC_WKPU0_IRQ NVIC_WKPU0_IRQ108,2937
#define NVIC_RESERVED18_IRQ NVIC_RESERVED18_IRQ109,2963
#define NVIC_CCM_FXOSC_IRQ NVIC_CCM_FXOSC_IRQ110,2994
#define NVIC_CCM_IRQ NVIC_CCM_IRQ111,3024
#define NVIC_SRC_IRQ NVIC_SRC_IRQ112,3048
#define NVIC_PDB_IRQ NVIC_PDB_IRQ113,3072
#define NVIC_EWM_IRQ NVIC_EWM_IRQ114,3096
#define NVIC_RESERVED19_IRQ NVIC_RESERVED19_IRQ115,3120
#define NVIC_RESERVED20_IRQ NVIC_RESERVED20_IRQ116,3151
#define NVIC_RESERVED21_IRQ NVIC_RESERVED21_IRQ117,3183
#define NVIC_RESERVED22_IRQ NVIC_RESERVED22_IRQ118,3215
#define NVIC_RESERVED23_IRQ NVIC_RESERVED23_IRQ119,3247
#define NVIC_RESERVED24_IRQ NVIC_RESERVED24_IRQ120,3279
#define NVIC_RESERVED25_IRQ NVIC_RESERVED25_IRQ121,3311
#define NVIC_RESERVED26_IRQ NVIC_RESERVED26_IRQ122,3343
#define NVIC_GPIO0_IRQ NVIC_GPIO0_IRQ123,3375
#define NVIC_GPIO1_IRQ NVIC_GPIO1_IRQ124,3402
#define NVIC_GPIO2_IRQ NVIC_GPIO2_IRQ125,3429
#define NVIC_GPIO3_IRQ NVIC_GPIO3_IRQ126,3456
#define NVIC_GPIO4_IRQ NVIC_GPIO4_IRQ127,3483
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT129,3511

../../../../libopencm3/include/libopencm3/vf6xx/iomuxc.h,5171
#define LIBOPENCM3_VF6XX_IOMUXC_HLIBOPENCM3_VF6XX_IOMUXC_H36,1165
#define IOMUXC(IOMUXC48,1524
#define IOMUXC_PAD(IOMUXC_PAD50,1583
#define IOMUXC_MUX_MODE_SHIFT	IOMUXC_MUX_MODE_SHIFT60,1902
#define IOMUXC_MUX_MODE_MASK	IOMUXC_MUX_MODE_MASK61,1936
#define IOMUXC_MUX_MODE_ALT0	IOMUXC_MUX_MODE_ALT062,1978
#define IOMUXC_MUX_MODE_ALT1	IOMUXC_MUX_MODE_ALT163,2012
#define IOMUXC_MUX_MODE_ALT2	IOMUXC_MUX_MODE_ALT264,2046
#define IOMUXC_MUX_MODE_ALT3	IOMUXC_MUX_MODE_ALT365,2080
#define IOMUXC_MUX_MODE_ALT4	IOMUXC_MUX_MODE_ALT466,2114
#define IOMUXC_MUX_MODE_ALT5	IOMUXC_MUX_MODE_ALT567,2148
#define IOMUXC_MUX_MODE_ALT6	IOMUXC_MUX_MODE_ALT668,2182
#define IOMUXC_MUX_MODE_ALT7	IOMUXC_MUX_MODE_ALT769,2216
#define IOMUXC_SPEED_SHIFT	IOMUXC_SPEED_SHIFT70,2250
#define IOMUXC_SPEED_MASK	IOMUXC_SPEED_MASK71,2281
#define IOMUXC_SPEED_LOW	IOMUXC_SPEED_LOW72,2320
#define IOMUXC_SPEED_MEDIUM	IOMUXC_SPEED_MEDIUM73,2350
#define IOMUXC_SPEED_HIGH	IOMUXC_SPEED_HIGH74,2383
#define IOMUXC_SRE	IOMUXC_SRE75,2414
#define IOMUXC_ODE	IOMUXC_ODE76,2447
#define IOMUXC_HYS	IOMUXC_HYS77,2480
#define IOMUXC_DSE_SHIFT	IOMUXC_DSE_SHIFT78,2512
#define IOMUXC_DSE_MASK	IOMUXC_DSE_MASK79,2540
#define IOMUXC_DSE_OFF	IOMUXC_DSE_OFF80,2577
#define IOMUXC_DSE_150OHM	IOMUXC_DSE_150OHM81,2606
#define IOMUXC_DSE_75OHM	IOMUXC_DSE_75OHM82,2637
#define IOMUXC_DSE_50OHM	IOMUXC_DSE_50OHM83,2667
#define IOMUXC_DSE_37OHM	IOMUXC_DSE_37OHM84,2697
#define IOMUXC_DSE_30OHM	IOMUXC_DSE_30OHM85,2727
#define IOMUXC_DSE_25OHM	IOMUXC_DSE_25OHM86,2757
#define IOMUXC_DSE_20OHM	IOMUXC_DSE_20OHM87,2787
#define IOMUXC_PUS_SHIFT	IOMUXC_PUS_SHIFT88,2817
#define IOMUXC_PUS_MASK	IOMUXC_PUS_MASK89,2845
#define IOMUXC_PUS_PD_100KOHM	IOMUXC_PUS_PD_100KOHM90,2882
#define IOMUXC_PUS_PU_47KOHM	IOMUXC_PUS_PU_47KOHM91,2917
#define IOMUXC_PUS_PU_100KOHM	IOMUXC_PUS_PU_100KOHM92,2951
#define IOMUXC_PUS_PU_22KOHM	IOMUXC_PUS_PU_22KOHM93,2986
#define IOMUXC_PKE	IOMUXC_PKE94,3020
#define IOMUXC_PUE	IOMUXC_PUE95,3052
#define IOMUXC_OBE	IOMUXC_OBE96,3084
#define IOMUXC_IBE	IOMUXC_IBE97,3116
enum vf6xx_pad {vf6xx_pad107,3378
	PTA6,PTA6108,3395
	PTA8,PTA8109,3402
	PTA9,PTA9110,3409
	PTA10,PTA10111,3416
	PTA11,PTA11112,3424
	PTA12,PTA12113,3432
	PTA16,PTA16114,3440
	PTA17,PTA17115,3448
	PTA18,PTA18116,3456
	PTA19,PTA19117,3464
	PTA20,PTA20118,3472
	PTA21,PTA21119,3480
	PTA22,PTA22120,3488
	PTA23,PTA23121,3496
	PTA24,PTA24122,3504
	PTA25,PTA25123,3512
	PTA26,PTA26124,3520
	PTA27,PTA27125,3528
	PTA28,PTA28126,3536
	PTA29,PTA29127,3544
	PTA30,PTA30128,3552
	PTA31,PTA31129,3560
	PTB0,PTB0130,3568
	PTB1,PTB1131,3575
	PTB2,PTB2132,3582
	PTB3,PTB3133,3589
	PTB4,PTB4134,3596
	PTB5,PTB5135,3603
	PTB6,PTB6136,3610
	PTB7,PTB7137,3617
	PTB8,PTB8138,3624
	PTB9,PTB9139,3631
	PTB10,PTB10140,3638
	PTB11,PTB11141,3646
	PTB12,PTB12142,3654
	PTB13,PTB13143,3662
	PTB14,PTB14144,3670
	PTB15,PTB15145,3678
	PTB16,PTB16146,3686
	PTB17,PTB17147,3694
	PTB18,PTB18148,3702
	PTB19,PTB19149,3710
	PTB20,PTB20150,3718
	PTB21,PTB21151,3726
	PTB22,PTB22152,3734
	PTC0,PTC0153,3742
	PTC1,PTC1154,3749
	PTC2,PTC2155,3756
	PTC3,PTC3156,3763
	PTC4,PTC4157,3770
	PTC5,PTC5158,3777
	PTC6,PTC6159,3784
	PTC7,PTC7160,3791
	PTC8,PTC8161,3798
	PTC9,PTC9162,3805
	PTC10,PTC10163,3812
	PTC11,PTC11164,3820
	PTC12,PTC12165,3828
	PTC13,PTC13166,3836
	PTC14,PTC14167,3844
	PTC15,PTC15168,3852
	PTC16,PTC16169,3860
	PTC17,PTC17170,3868
	PTD31,PTD31171,3876
	PTD30,PTD30172,3884
	PTD29,PTD29173,3892
	PTD28,PTD28174,3900
	PTD27,PTD27175,3908
	PTD26,PTD26176,3916
	PTD25,PTD25177,3924
	PTD24,PTD24178,3932
	PTD23,PTD23179,3940
	PTD22,PTD22180,3948
	PTD21,PTD21181,3956
	PTD20,PTD20182,3964
	PTD19,PTD19183,3972
	PTD18,PTD18184,3980
	PTD17,PTD17185,3988
	PTD16,PTD16186,3996
	PTD0,PTD0187,4004
	PTD1,PTD1188,4011
	PTD2,PTD2189,4018
	PTD3,PTD3190,4025
	PTD4,PTD4191,4032
	PTD5,PTD5192,4039
	PTD6,PTD6193,4046
	PTD7,PTD7194,4053
	PTD8,PTD8195,4060
	PTD9,PTD9196,4067
	PTD10,PTD10197,4074
	PTD11,PTD11198,4082
	PTD12,PTD12199,4090
	PTD13,PTD13200,4098
	PTB23,PTB23201,4106
	PTB24,PTB24202,4114
	PTB25,PTB25203,4122
	PTB26,PTB26204,4130
	PTB27,PTB27205,4138
	PTB28,PTB28206,4146
	PTC26,PTC26207,4154
	PTC27,PTC27208,4162
	PTC28,PTC28209,4170
	PTC29,PTC29210,4178
	PTC30,PTC30211,4186
	PTC31,PTC31212,4194
	PTE0,PTE0213,4202
	PTE1,PTE1214,4209
	PTE2,PTE2215,4216
	PTE3,PTE3216,4223
	PTE4,PTE4217,4230
	PTE5,PTE5218,4237
	PTE6,PTE6219,4244
	PTE7,PTE7220,4251
	PTE8,PTE8221,4258
	PTE9,PTE9222,4265
	PTE10,PTE10223,4272
	PTE11,PTE11224,4280
	PTE12,PTE12225,4288
	PTE13,PTE13226,4296
	PTE14,PTE14227,4304
	PTE15,PTE15228,4312
	PTE16,PTE16229,4320
	PTE17,PTE17230,4328
	PTE18,PTE18231,4336
	PTE19,PTE19232,4344
	PTE20,PTE20233,4352
	PTE21,PTE21234,4360
	PTE22,PTE22235,4368
	PTE23,PTE23236,4376
	PTE24,PTE24237,4384
	PTE25,PTE25238,4392
	PTE26,PTE26239,4400
	PTE27,PTE27240,4408
	PTE28,PTE28241,4416
	PTA7,PTA7242,4424

../../../../libopencm3/include/libopencm3/vf6xx/anadig.h,9002
#define LIBOPENCM3_ANADIG_HLIBOPENCM3_ANADIG_H37,1171
#define ANADIG_PLL3_CTRL	ANADIG_PLL3_CTRL44,1357
#define ANADIG_PLL7_CTRL	ANADIG_PLL7_CTRL45,1411
#define ANADIG_PLL2_CTRL	ANADIG_PLL2_CTRL46,1465
#define ANADIG_PLL2_SS	ANADIG_PLL2_SS47,1519
#define ANADIG_PLL2_NUM	ANADIG_PLL2_NUM48,1572
#define ANADIG_PLL2_DENOM	ANADIG_PLL2_DENOM49,1626
#define ANADIG_PLL4_CTRL	ANADIG_PLL4_CTRL50,1681
#define ANADIG_PLL4_NUM	ANADIG_PLL4_NUM51,1735
#define ANADIG_PLL4_DENOM	ANADIG_PLL4_DENOM52,1789
#define ANADIG_PLL6_CTRL	ANADIG_PLL6_CTRL53,1844
#define ANADIG_PLL6_NUM	ANADIG_PLL6_NUM54,1898
#define ANADIG_PLL6_DENOM	ANADIG_PLL6_DENOM55,1952
#define ANADIG_PLL5_CTRL	ANADIG_PLL5_CTRL56,2007
#define ANADIG_PLL3_PFD	ANADIG_PLL3_PFD57,2061
#define ANADIG_PLL2_PFD	ANADIG_PLL2_PFD58,2115
#define ANADIG_REG_1P1	ANADIG_REG_1P159,2169
#define ANADIG_REG_3P0	ANADIG_REG_3P060,2222
#define ANADIG_REG_2P5	ANADIG_REG_2P561,2275
#define ANADIG_ANA_MISC0	ANADIG_ANA_MISC062,2328
#define ANADIG_ANA_MISC1	ANADIG_ANA_MISC163,2382
#define ANADIG_ANADIG_DIGPROG	ANADIG_ANADIG_DIGPROG64,2436
#define ANADIG_PLL1_CTRL	ANADIG_PLL1_CTRL65,2495
#define ANADIG_PLL1_SS	ANADIG_PLL1_SS66,2549
#define ANADIG_PLL1_NUM	ANADIG_PLL1_NUM67,2602
#define ANADIG_PLL1_DENOM	ANADIG_PLL1_DENOM68,2656
#define ANADIG_PLL1_PFD	ANADIG_PLL1_PFD69,2711
#define ANADIG_PLL_LOCK	ANADIG_PLL_LOCK70,2765
#define ANADIG_PLL3_CTRL_LOCK	ANADIG_PLL3_CTRL_LOCK75,2968
#define ANADIG_PLL3_CTRL_BYPASS	ANADIG_PLL3_CTRL_BYPASS76,3010
#define ANADIG_PLL3_CTRL_BYPASS_CLK_SRC	ANADIG_PLL3_CTRL_BYPASS_CLK_SRC77,3054
#define ANADIG_PLL3_CTRL_ENABLE	ANADIG_PLL3_CTRL_ENABLE78,3105
#define ANADIG_PLL3_CTRL_POWER	ANADIG_PLL3_CTRL_POWER79,3149
#define ANADIG_PLL3_CTRL_EN_USB_CLKS	ANADIG_PLL3_CTRL_EN_USB_CLKS80,3192
#define ANADIG_PLL3_CTRL_DIV_SELECT	ANADIG_PLL3_CTRL_DIV_SELECT81,3239
#define ANADIG_PLL7_CTRL_LOCK	ANADIG_PLL7_CTRL_LOCK84,3353
#define ANADIG_PLL7_CTRL_BYPASS	ANADIG_PLL7_CTRL_BYPASS85,3395
#define ANADIG_PLL7_CTRL_BYPASS_CLK_SRC	ANADIG_PLL7_CTRL_BYPASS_CLK_SRC86,3439
#define ANADIG_PLL7_CTRL_ENABLE	ANADIG_PLL7_CTRL_ENABLE87,3490
#define ANADIG_PLL7_CTRL_POWER	ANADIG_PLL7_CTRL_POWER88,3534
#define ANADIG_PLL7_CTRL_EN_USB_CLKS	ANADIG_PLL7_CTRL_EN_USB_CLKS89,3577
#define ANADIG_PLL7_CTRL_DIV_SELECT	ANADIG_PLL7_CTRL_DIV_SELECT90,3624
#define ANADIG_PLL2_CTRL_LOCK	ANADIG_PLL2_CTRL_LOCK93,3730
#define ANADIG_PLL2_CTRL_PFD_OFFSET_EN	ANADIG_PLL2_CTRL_PFD_OFFSET_EN94,3772
#define ANADIG_PLL2_CTRL_DITHER_ENABLE	ANADIG_PLL2_CTRL_DITHER_ENABLE95,3822
#define ANADIG_PLL2_CTRL_BYPASS	ANADIG_PLL2_CTRL_BYPASS96,3872
#define ANADIG_PLL2_CTRL_BYPASS_CLK_SRC	ANADIG_PLL2_CTRL_BYPASS_CLK_SRC97,3916
#define ANADIG_PLL2_CTRL_ENABLE	ANADIG_PLL2_CTRL_ENABLE98,3967
#define ANADIG_PLL2_CTRL_POWERDOWN	ANADIG_PLL2_CTRL_POWERDOWN99,4011
#define ANADIG_PLL2_CTRL_DIV_SELECT	ANADIG_PLL2_CTRL_DIV_SELECT100,4057
#define ANADIG_PLL2_SS_STOP_MASK	ANADIG_PLL2_SS_STOP_MASK103,4167
#define ANADIG_PLL2_SS_ENABLE	ANADIG_PLL2_SS_ENABLE104,4216
#define ANADIG_PLL2_SS_STEP_MASK	ANADIG_PLL2_SS_STEP_MASK105,4258
#define ANADIG_PLL2_NUM_MFN_MASK	ANADIG_PLL2_NUM_MFN_MASK108,4358
#define ANADIG_PLL2_DENOM_MFN_MASK	ANADIG_PLL2_DENOM_MFN_MASK111,4466
#define ANADIG_PLL4_CTRL_LOCK	ANADIG_PLL4_CTRL_LOCK114,4572
#define ANADIG_PLL4_CTRL_PFD_OFFSET_EN	ANADIG_PLL4_CTRL_PFD_OFFSET_EN115,4614
#define ANADIG_PLL4_CTRL_DITHER_ENABLE	ANADIG_PLL4_CTRL_DITHER_ENABLE116,4664
#define ANADIG_PLL4_CTRL_BYPASS	ANADIG_PLL4_CTRL_BYPASS117,4714
#define ANADIG_PLL4_CTRL_BYPASS_CLK_SRC	ANADIG_PLL4_CTRL_BYPASS_CLK_SRC118,4758
#define ANADIG_PLL4_CTRL_ENABLE	ANADIG_PLL4_CTRL_ENABLE119,4809
#define ANADIG_PLL4_CTRL_POWERDOWN	ANADIG_PLL4_CTRL_POWERDOWN120,4853
#define ANADIG_PLL4_CTRL_DIV_SELECT_MASK	ANADIG_PLL4_CTRL_DIV_SELECT_MASK121,4899
#define ANADIG_PLL4_NUM_MFN_MASK	ANADIG_PLL4_NUM_MFN_MASK124,5006
#define ANADIG_PLL4_DENOM_MFN_MASK	ANADIG_PLL4_DENOM_MFN_MASK127,5114
#define ANADIG_PLL6_CTRL_LOCK	ANADIG_PLL6_CTRL_LOCK130,5220
#define ANADIG_PLL6_CTRL_PFD_OFFSET_EN	ANADIG_PLL6_CTRL_PFD_OFFSET_EN131,5262
#define ANADIG_PLL6_CTRL_DITHER_ENABLE	ANADIG_PLL6_CTRL_DITHER_ENABLE132,5312
#define ANADIG_PLL6_CTRL_BYPASS	ANADIG_PLL6_CTRL_BYPASS133,5362
#define ANADIG_PLL6_CTRL_BYPASS_CLK_SRC	ANADIG_PLL6_CTRL_BYPASS_CLK_SRC134,5406
#define ANADIG_PLL6_CTRL_ENABLE	ANADIG_PLL6_CTRL_ENABLE135,5457
#define ANADIG_PLL6_CTRL_POWERDOWN	ANADIG_PLL6_CTRL_POWERDOWN136,5501
#define ANADIG_PLL6_CTRL_DIV_SELECT_MASK	ANADIG_PLL6_CTRL_DIV_SELECT_MASK137,5547
#define ANADIG_PLL6_NUM_MFN_MASK	ANADIG_PLL6_NUM_MFN_MASK140,5654
#define ANADIG_PLL6_DENOM_MFN_MASK	ANADIG_PLL6_DENOM_MFN_MASK143,5762
#define ANADIG_PLL5_CTRL_LOCK	ANADIG_PLL5_CTRL_LOCK146,5868
#define ANADIG_PLL5_CTRL_PFD_OFFSET_EN	ANADIG_PLL5_CTRL_PFD_OFFSET_EN147,5910
#define ANADIG_PLL5_CTRL_DITHER_ENABLE	ANADIG_PLL5_CTRL_DITHER_ENABLE148,5960
#define ANADIG_PLL5_CTRL_BYPASS	ANADIG_PLL5_CTRL_BYPASS149,6010
#define ANADIG_PLL5_CTRL_BYPASS_CLK_SRC	ANADIG_PLL5_CTRL_BYPASS_CLK_SRC150,6054
#define ANADIG_PLL5_CTRL_ENABLE	ANADIG_PLL5_CTRL_ENABLE151,6105
#define ANADIG_PLL5_CTRL_POWERDOWN	ANADIG_PLL5_CTRL_POWERDOWN152,6149
#define ANADIG_PLL5_CTRL_DIV_SELECT_MASK	ANADIG_PLL5_CTRL_DIV_SELECT_MASK153,6195
#define ANADIG_PLL_PFD4_CLKGATE	ANADIG_PLL_PFD4_CLKGATE156,6291
#define ANADIG_PLL_PFD4_STABLE	ANADIG_PLL_PFD4_STABLE157,6335
#define ANADIG_PLL_PFD4_FRAC_SHIFT	ANADIG_PLL_PFD4_FRAC_SHIFT158,6378
#define ANADIG_PLL_PFD4_FRAC_MASK	ANADIG_PLL_PFD4_FRAC_MASK159,6417
#define ANADIG_PLL_PFD3_CLKGATE	ANADIG_PLL_PFD3_CLKGATE160,6465
#define ANADIG_PLL_PFD3_STABLE	ANADIG_PLL_PFD3_STABLE161,6509
#define ANADIG_PLL_PFD3_FRAC_SHIFT	ANADIG_PLL_PFD3_FRAC_SHIFT162,6552
#define ANADIG_PLL_PFD3_FRAC_MASK	ANADIG_PLL_PFD3_FRAC_MASK163,6591
#define ANADIG_PLL_PFD2_CLKGATE	ANADIG_PLL_PFD2_CLKGATE164,6639
#define ANADIG_PLL_PFD2_STABLE	ANADIG_PLL_PFD2_STABLE165,6683
#define ANADIG_PLL_PFD2_FRAC_SHIFT	ANADIG_PLL_PFD2_FRAC_SHIFT166,6726
#define ANADIG_PLL_PFD2_FRAC_MASK	ANADIG_PLL_PFD2_FRAC_MASK167,6764
#define ANADIG_PLL_PFD1_CLKGATE	ANADIG_PLL_PFD1_CLKGATE168,6811
#define ANADIG_PLL_PFD1_STABLE	ANADIG_PLL_PFD1_STABLE169,6854
#define ANADIG_PLL_PFD1_FRAC_SHIFT	ANADIG_PLL_PFD1_FRAC_SHIFT170,6896
#define ANADIG_PLL_PFD1_FRAC_MASK	ANADIG_PLL_PFD1_FRAC_MASK171,6934
#define ANADIG_ANA_MISC0_OSC_XTALOK_EN	ANADIG_ANA_MISC0_OSC_XTALOK_EN174,7035
#define ANADIG_ANA_MISC0_OSC_XTALOK	ANADIG_ANA_MISC0_OSC_XTALOK175,7085
#define ANADIG_ANA_MISC0_CLK_24M_IRC_XTAL_SEL	ANADIG_ANA_MISC0_CLK_24M_IRC_XTAL_SEL176,7132
#define ANADIG_ANA_MISC0_STOP_MODE_CONFIG	ANADIG_ANA_MISC0_STOP_MODE_CONFIG177,7188
#define ANADIG_ANA_MISC0_REFTOP_VBGUP	ANADIG_ANA_MISC0_REFTOP_VBGUP178,7240
#define ANADIG_ANA_MISC0_REFTOP_SELBIASOFF	ANADIG_ANA_MISC0_REFTOP_SELBIASOFF179,7288
#define ANADIG_ANA_MISC0_REFTOP_LOWPOWER	ANADIG_ANA_MISC0_REFTOP_LOWPOWER180,7340
#define ANADIG_ANA_MISC0_REFTOP_PWDVBGUP	ANADIG_ANA_MISC0_REFTOP_PWDVBGUP181,7390
#define ANADIG_ANA_MISC0_REFTOP_PWD	ANADIG_ANA_MISC0_REFTOP_PWD182,7440
#define ANADIG_ANA_MISC1_IRQ_ANA_BO	ANADIG_ANA_MISC1_IRQ_ANA_BO185,7540
#define ANADIG_ANA_MISC1_IRQ_TEMPSENSE	ANADIG_ANA_MISC1_IRQ_TEMPSENSE186,7587
#define ANADIG_ANA_MISC1_LVDSCLK1_IBEN	ANADIG_ANA_MISC1_LVDSCLK1_IBEN187,7637
#define ANADIG_ANA_MISC1_LVDSCLK1_OBEN	ANADIG_ANA_MISC1_LVDSCLK1_OBEN188,7687
#define ANADIG_ANADIG_DIGPROG_MAJOR_MASK	ANADIG_ANADIG_DIGPROG_MAJOR_MASK191,7790
#define ANADIG_ANADIG_DIGPROG_MINOR_MASK	ANADIG_ANADIG_DIGPROG_MINOR_MASK192,7845
#define ANADIG_PLL1_CTRL_LOCK	ANADIG_PLL1_CTRL_LOCK195,7957
#define ANADIG_PLL1_CTRL_PFD_OFFSET_EN	ANADIG_PLL1_CTRL_PFD_OFFSET_EN196,7999
#define ANADIG_PLL1_CTRL_DITHER_ENABLE	ANADIG_PLL1_CTRL_DITHER_ENABLE197,8049
#define ANADIG_PLL1_CTRL_BYPASS	ANADIG_PLL1_CTRL_BYPASS198,8099
#define ANADIG_PLL1_CTRL_BYPASS_CLK_SRC	ANADIG_PLL1_CTRL_BYPASS_CLK_SRC199,8143
#define ANADIG_PLL1_CTRL_ENABLE	ANADIG_PLL1_CTRL_ENABLE200,8194
#define ANADIG_PLL1_CTRL_POWERDOWN	ANADIG_PLL1_CTRL_POWERDOWN201,8238
#define ANADIG_PLL1_CTRL_DIV_SELECT	ANADIG_PLL1_CTRL_DIV_SELECT202,8284
#define ANADIG_PLL1_SS_STOP_MASK	ANADIG_PLL1_SS_STOP_MASK205,8394
#define ANADIG_PLL1_SS_ENABLE	ANADIG_PLL1_SS_ENABLE206,8443
#define ANADIG_PLL1_SS_STEP_MASK	ANADIG_PLL1_SS_STEP_MASK207,8485
#define ANADIG_PLL1_NUM_MFN_MASK	ANADIG_PLL1_NUM_MFN_MASK210,8585
#define ANADIG_PLL1_DENOM_MFN_MASK	ANADIG_PLL1_DENOM_MFN_MASK213,8693
#define ANADIG_PLL_LOCK_PLL1	ANADIG_PLL_LOCK_PLL1216,8782
#define ANADIG_PLL_LOCK_PLL2	ANADIG_PLL_LOCK_PLL2217,8822
#define ANADIG_PLL_LOCK_PLL4	ANADIG_PLL_LOCK_PLL4218,8862
#define ANADIG_PLL_LOCK_PLL6	ANADIG_PLL_LOCK_PLL6219,8902
#define ANADIG_PLL_LOCK_PLL5	ANADIG_PLL_LOCK_PLL5220,8942
#define ANADIG_PLL_LOCK_PLL3	ANADIG_PLL_LOCK_PLL3221,8982
#define ANADIG_PLL_LOCK_PLL7	ANADIG_PLL_LOCK_PLL7222,9022

../../../../libopencm3/include/libopencm3/vf6xx/ccm.h,11499
#define LIBOPENCM3_CCM_HLIBOPENCM3_CCM_H36,1135
#define CCM_CCR	CCM_CCR43,1318
#define CCM_CSR	CCM_CSR44,1361
#define CCM_CCSR	CCM_CCSR45,1404
#define CCM_CACRR	CCM_CACRR46,1447
#define CCM_CSCMR1	CCM_CSCMR147,1491
#define CCM_CSCDR1	CCM_CSCDR148,1536
#define CCM_CSCDR2	CCM_CSCDR249,1581
#define CCM_CSCDR3	CCM_CSCDR350,1626
#define CCM_CSCMR2	CCM_CSCMR251,1671
#define CCM_CTOR	CCM_CTOR53,1717
#define CCM_CLPCR	CCM_CLPCR54,1760
#define CCM_CISR	CCM_CISR55,1804
#define CCM_CIMR	CCM_CIMR56,1847
#define CCM_CCOSR	CCM_CCOSR57,1890
#define CCM_CGPR	CCM_CGPR58,1934
#define CCM_CCGR(CCM_CCGR59,1977
#define CCM_CMEOR(CCM_CMEOR60,2038
#define CCM_CPPDSR	CCM_CPPDSR61,2103
#define CCM_CCOWR	CCM_CCOWR63,2149
#define CCM_CCPGR(CCM_CCPGR64,2193
#define CCM_CCR_FIRC_EN	CCM_CCR_FIRC_EN69,2372
#define CCM_CCR_FXOSC_EN	CCM_CCR_FXOSC_EN70,2409
#define CCM_CCR_OSCNT_MASK	CCM_CCR_OSCNT_MASK71,2446
#define CCM_CSR_FXOSC_RDY	CCM_CSR_FXOSC_RDY74,2512
#define CCM_CCSR_PLL3_PFDN4_EN	CCM_CCSR_PLL3_PFDN4_EN77,2590
#define CCM_CCSR_PLL3_PFDN3_EN	CCM_CCSR_PLL3_PFDN3_EN78,2633
#define CCM_CCSR_PLL3_PFDN2_EN	CCM_CCSR_PLL3_PFDN2_EN79,2676
#define CCM_CCSR_PLL3_PFDN1_EN	CCM_CCSR_PLL3_PFDN1_EN80,2719
#define CCM_CCSR_DAP_EN	CCM_CCSR_DAP_EN82,2763
#define CCM_CCSR_PLL2_PFD_CLK_SEL_SHIFT	CCM_CCSR_PLL2_PFD_CLK_SEL_SHIFT85,2836
#define CCM_CCSR_PLL2_PFD_CLK_SEL_MASK	CCM_CCSR_PLL2_PFD_CLK_SEL_MASK86,2880
#define CCM_CCSR_PLL1_PFD_CLK_SEL_SHIFT	CCM_CCSR_PLL1_PFD_CLK_SEL_SHIFT87,2932
#define CCM_CCSR_PLL1_PFD_CLK_SEL_MASK	CCM_CCSR_PLL1_PFD_CLK_SEL_MASK88,2976
#define CCM_CCSR_PLL_PFD_CLK_SEL_MAIN	CCM_CCSR_PLL_PFD_CLK_SEL_MAIN90,3029
#define CCM_CCSR_PLL_PFD_CLK_SEL_PFD1	CCM_CCSR_PLL_PFD_CLK_SEL_PFD191,3072
#define CCM_CCSR_PLL_PFD_CLK_SEL_PFD2	CCM_CCSR_PLL_PFD_CLK_SEL_PFD292,3115
#define CCM_CCSR_PLL_PFD_CLK_SEL_PFD3	CCM_CCSR_PLL_PFD_CLK_SEL_PFD393,3158
#define CCM_CCSR_PLL_PFD_CLK_SEL_PFD4	CCM_CCSR_PLL_PFD_CLK_SEL_PFD494,3201
#define CCM_CCSR_PLL2_PFDN4_EN	CCM_CCSR_PLL2_PFDN4_EN96,3245
#define CCM_CCSR_PLL2_PFDN3_EN	CCM_CCSR_PLL2_PFDN3_EN97,3288
#define CCM_CCSR_PLL2_PFDN2_EN	CCM_CCSR_PLL2_PFDN2_EN98,3331
#define CCM_CCSR_PLL2_PFDN1_EN	CCM_CCSR_PLL2_PFDN1_EN99,3374
#define CCM_CCSR_PLL1_PFDN4_EN	CCM_CCSR_PLL1_PFDN4_EN101,3418
#define CCM_CCSR_PLL1_PFDN3_EN	CCM_CCSR_PLL1_PFDN3_EN102,3461
#define CCM_CCSR_PLL1_PFDN2_EN	CCM_CCSR_PLL1_PFDN2_EN103,3504
#define CCM_CCSR_PLL1_PFDN1_EN	CCM_CCSR_PLL1_PFDN1_EN104,3546
#define CCM_CCSR_DDRC_CLK_SEL	CCM_CCSR_DDRC_CLK_SEL106,3589
#define CCM_CCSR_FAST_CLK_SEL	CCM_CCSR_FAST_CLK_SEL107,3630
#define CCM_CCSR_SLOW_CLK_SEL	CCM_CCSR_SLOW_CLK_SEL108,3671
#define CCM_CCSR_SYS_CLK_SEL_SHIFT	CCM_CCSR_SYS_CLK_SEL_SHIFT110,3713
#define CCM_CCSR_SYS_CLK_SEL_MASK	CCM_CCSR_SYS_CLK_SEL_MASK111,3751
#define CCM_CCSR_SYS_CLK_SEL_FAST	CCM_CCSR_SYS_CLK_SEL_FAST112,3790
#define CCM_CCSR_SYS_CLK_SEL_SLOW	CCM_CCSR_SYS_CLK_SEL_SLOW113,3829
#define CCM_CCSR_SYS_CLK_SEL_PLL2_PFD	CCM_CCSR_SYS_CLK_SEL_PLL2_PFD114,3868
#define CCM_CCSR_SYS_CLK_SEL_PLL2	CCM_CCSR_SYS_CLK_SEL_PLL2115,3911
#define CCM_CCSR_SYS_CLK_SEL_PLL1_PFD	CCM_CCSR_SYS_CLK_SEL_PLL1_PFD116,3950
#define CCM_CCSR_SYS_CLK_SEL_PLL3	CCM_CCSR_SYS_CLK_SEL_PLL3117,3993
#define CCM_CACRR_FLEX_CLK_DIV_SHIFT	CCM_CACRR_FLEX_CLK_DIV_SHIFT120,4070
#define CCM_CACRR_FLEX_CLK_DIV_MASK	CCM_CACRR_FLEX_CLK_DIV_MASK121,4111
#define CCM_CACRR_PLL6_CLK_DIV	CCM_CACRR_PLL6_CLK_DIV122,4160
#define CCM_CACRR_PLL3_CLK_DIV	CCM_CACRR_PLL3_CLK_DIV123,4203
#define CCM_CACRR_PLL1_PFD_CLK_DIV_SHIFT	CCM_CACRR_PLL1_PFD_CLK_DIV_SHIFT124,4246
#define CCM_CACRR_PLL1_PFD_CLK_DIV_MASK	CCM_CACRR_PLL1_PFD_CLK_DIV_MASK125,4290
#define CCM_CACRR_IPG_CLK_DIV_SHIFT	CCM_CACRR_IPG_CLK_DIV_SHIFT126,4343
#define CCM_CACRR_IPG_CLK_DIV_MASK	CCM_CACRR_IPG_CLK_DIV_MASK127,4383
#define CCM_CACRR_PLL4_CLK_DIV_SHIFT	CCM_CACRR_PLL4_CLK_DIV_SHIFT128,4431
#define CCM_CACRR_PLL4_CLK_DIV_MASK	CCM_CACRR_PLL4_CLK_DIV_MASK129,4471
#define CCM_CACRR_BUS_CLK_DIV_SHIFT	CCM_CACRR_BUS_CLK_DIV_SHIFT130,4519
#define CCM_CACRR_BUS_CLK_DIV_MASK	CCM_CACRR_BUS_CLK_DIV_MASK131,4558
#define CCM_CACRR_ARM_CLK_DIV_SHIFT	CCM_CACRR_ARM_CLK_DIV_SHIFT132,4605
#define CCM_CACRR_ARM_CLK_DIV_MASK	CCM_CACRR_ARM_CLK_DIV_MASK133,4644
enum ccm_clock_gate {ccm_clock_gate141,4875
	CG0_FLEXCAN0 = 0,CG0_FLEXCAN0143,4910
	CG1_RESERVED,CG1_RESERVED144,4929
	CG2_RESERVED,CG2_RESERVED145,4944
	CG3_RESERVED,CG3_RESERVED146,4959
	CG4_DMA_MUX0,CG4_DMA_MUX0147,4974
	CG5_DMA_MUX1,CG5_DMA_MUX1148,4989
	CG6_RESERVED,CG6_RESERVED149,5004
	CG7_UART0,CG7_UART0150,5019
	CG8_UART1,CG8_UART1151,5031
	CG9_UART2,CG9_UART2152,5043
	CG10_UART3,CG10_UART3153,5055
	CG11_RESERVED,CG11_RESERVED154,5068
	CG12_SPI0,CG12_SPI0155,5084
	CG13_SPI1,CG13_SPI1156,5096
	CG14_RESERVED,CG14_RESERVED157,5108
	CG15_SAI0,CG15_SAI0158,5124
	CG16_SAI1,CG16_SAI1159,5136
	CG17_SAI2,CG17_SAI2160,5148
	CG18_SAI3,CG18_SAI3161,5160
	CG19_CRC,CG19_CRC162,5172
	CG20_USBC0,CG20_USBC0163,5183
	CG21_RESERVED,CG21_RESERVED164,5196
	CG22_PDB,CG22_PDB165,5212
	CG23_PIT,CG23_PIT166,5223
	CG24_FTM0,CG24_FTM0167,5234
	CG25_FTM1,CG25_FTM1168,5246
	CG26_RESERVED,CG26_RESERVED169,5258
	CG27_ADC0,CG27_ADC0170,5274
	CG28_RESERVED,CG28_RESERVED171,5286
	CG29_TCON0,CG29_TCON0172,5302
	CG30_WDOG_A5,CG30_WDOG_A5173,5315
	CG31_WDOG_M4,CG31_WDOG_M4174,5330
	CG32_LPTMR,CG32_LPTMR175,5345
	CG33_RESERVED,CG33_RESERVED176,5358
	CG34_RLE,CG34_RLE177,5374
	CG35_RESERVED,CG35_RESERVED178,5385
	CG36_QSPI0,CG36_QSPI0179,5401
	CG37_RESERVED,CG37_RESERVED180,5414
	CG38_RESERVED,CG38_RESERVED181,5430
	CG39_RESERVED,CG39_RESERVED182,5446
	CG40_IOMUX,CG40_IOMUX183,5462
	CG41_PORTA,CG41_PORTA184,5475
	CG42_PORTB,CG42_PORTB185,5488
	CG43_PORTC,CG43_PORTC186,5501
	CG44_PORTD,CG44_PORTD187,5514
	CG45_PORTE,CG45_PORTE188,5527
	CG46_RESERVED,CG46_RESERVED189,5540
	CG47_RESERVED,CG47_RESERVED190,5556
	CG48_ANADIG,CG48_ANADIG191,5572
	CG49_RESERVED,CG49_RESERVED192,5586
	CG50_SCSCM,CG50_SCSCM193,5602
	CG51_RESERVED,CG51_RESERVED194,5615
	CG52_RESERVED,CG52_RESERVED195,5631
	CG53_RESERVED,CG53_RESERVED196,5647
	CG54_RESERVED,CG54_RESERVED197,5663
	CG55_RESERVED,CG55_RESERVED198,5679
	CG56_DCU0,CG56_DCU0199,5695
	CG57_RESERVED,CG57_RESERVED200,5707
	CG58_RESERVED,CG58_RESERVED201,5723
	CG59_RESERVED,CG59_RESERVED202,5739
	CG60_RESERVED,CG60_RESERVED203,5755
	CG61_RESERVED,CG61_RESERVED204,5771
	CG62_RESERVED,CG62_RESERVED205,5787
	CG63_RESERVED,CG63_RESERVED206,5803
	CG64_ASRC,CG64_ASRC207,5819
	CG65_SPDIF,CG65_SPDIF208,5831
	CG66_ESAI,CG66_ESAI209,5844
	CG67_RESERVED,CG67_RESERVED210,5856
	CG68_RESERVED,CG68_RESERVED211,5872
	CG69_EWM,CG69_EWM212,5888
	CG70_I2C0,CG70_I2C0213,5899
	CG71_I2C1,CG71_I2C1214,5911
	CG72_RESERVED,CG72_RESERVED215,5923
	CG73_RESERVED,CG73_RESERVED216,5939
	CG74_WKUP,CG74_WKUP217,5955
	CG75_CCM,CG75_CCM218,5967
	CG76_GPC,CG76_GPC219,5978
	CG77_VREG_DIG,CG77_VREG_DIG220,5989
	CG78_RESERVED,CG78_RESERVED221,6005
	CG79_CMU,CG79_CMU222,6021
	CG80_NOTUSED,CG80_NOTUSED223,6032
	CG81_NOTUSED,CG81_NOTUSED224,6047
	CG82_NOTUSED,CG82_NOTUSED225,6062
	CG83_NOTUSED,CG83_NOTUSED226,6077
	CG84_NOTUSED,CG84_NOTUSED227,6092
	CG85_NOTUSED,CG85_NOTUSED228,6107
	CG86_NOTUSED,CG86_NOTUSED229,6122
	CG87_NOTUSED,CG87_NOTUSED230,6137
	CG88_NOTUSED,CG88_NOTUSED231,6152
	CG89_NOTUSED,CG89_NOTUSED232,6167
	CG90_NOTUSED,CG90_NOTUSED233,6182
	CG91_NOTUSED,CG91_NOTUSED234,6197
	CG92_NOTUSED,CG92_NOTUSED235,6212
	CG93_NOTUSED,CG93_NOTUSED236,6227
	CG94_NOTUSED,CG94_NOTUSED237,6242
	CG95_NOTUSED,CG95_NOTUSED238,6257
	CG96_RESERVED,CG96_RESERVED241,6286
	CG97_DMA_MUX2,CG97_DMA_MUX2242,6302
	CG98_DMA_MUX3,CG98_DMA_MUX3243,6318
	CG99_RESERVED,CG99_RESERVED244,6334
	CG100_RESERVED,CG100_RESERVED245,6350
	CG101_OTP_CTRL,CG101_OTP_CTRL246,6367
	CG102_RESERVED,CG102_RESERVED247,6384
	CG103_RESERVED,CG103_RESERVED248,6401
	CG104_RESERVED,CG104_RESERVED249,6418
	CG105_UART4,CG105_UART4250,6435
	CG106_UART5,CG106_UART5251,6449
	CG107_RESERVED,CG107_RESERVED252,6463
	CG108_SPI2,CG108_SPI2253,6480
	CG109_SPI3,CG109_SPI3254,6493
	CG110_DDRMC,CG110_DDRMC255,6506
	CG111_RESERVED,CG111_RESERVED256,6520
	CG112_RESERVED,CG112_RESERVED257,6537
	CG113_SDHC0,CG113_SDHC0258,6554
	CG114_SDHC1,CG114_SDHC1259,6568
	CG115_RESERVED,CG115_RESERVED260,6582
	CG116_USBC1,CG116_USBC1261,6599
	CG117_RESERVED,CG117_RESERVED262,6613
	CG118_RESERVED,CG118_RESERVED263,6630
	CG119_RESERVED,CG119_RESERVED264,6647
	CG120_FTM2,CG120_FTM2265,6664
	CG121_FTM3,CG121_FTM3266,6677
	CG122_RESERVED,CG122_RESERVED267,6690
	CG123_ADC1,CG123_ADC1268,6707
	CG124_RESERVED,CG124_RESERVED269,6720
	CG125_TCON1,CG125_TCON1270,6737
	CG126_SEG_LCD,CG126_SEG_LCD271,6751
	CG127_RESERVED,CG127_RESERVED272,6767
	CG128_RESERVED,CG128_RESERVED273,6784
	CG129_RESERVED,CG129_RESERVED274,6801
	CG130_RESERVED,CG130_RESERVED275,6818
	CG131_RESERVED,CG131_RESERVED276,6835
	CG132_QSPI1,CG132_QSPI1277,6852
	CG133_RESERVED,CG133_RESERVED278,6866
	CG134_RESERVED,CG134_RESERVED279,6883
	CG135_VADC,CG135_VADC280,6900
	CG136_VDEC,CG136_VDEC281,6913
	CG137_VIU3,CG137_VIU3282,6926
	CG138_RESERVED,CG138_RESERVED283,6939
	CG139_RESERVED,CG139_RESERVED284,6956
	CG140_DAC0,CG140_DAC0285,6973
	CG141_DAC1,CG141_DAC1286,6986
	CG142_RESERVED,CG142_RESERVED287,6999
	CG143_NOTUSED,CG143_NOTUSED288,7016
	CG144_ETH0_1588,CG144_ETH0_1588289,7032
	CG145_ETH1_1588,CG145_ETH1_1588290,7050
	CG146_RESERVED,CG146_RESERVED291,7068
	CG147_RESERVED,CG147_RESERVED292,7085
	CG148_FLEXCAN1,CG148_FLEXCAN1293,7102
	CG149_RESERVED,CG149_RESERVED294,7119
	CG150_RESERVED,CG150_RESERVED295,7136
	CG151_RESERVED,CG151_RESERVED296,7153
	CG152_DCU1,CG152_DCU1297,7170
	CG153_RESERVED,CG153_RESERVED298,7183
	CG154_RESERVED,CG154_RESERVED299,7200
	CG155_RESERVED,CG155_RESERVED300,7217
	CG156_RESERVED,CG156_RESERVED301,7234
	CG157_RESERVED,CG157_RESERVED302,7251
	CG158_RESERVED,CG158_RESERVED303,7268
	CG159_RESERVED,CG159_RESERVED304,7285
	CG160_NFC,CG160_NFC305,7302
	CG161_RESERVED,CG161_RESERVED306,7314
	CG162_RESERVED,CG162_RESERVED307,7331
	CG163_RESERVED,CG163_RESERVED308,7348
	CG164_RESERVED,CG164_RESERVED309,7365
	CG165_RESERVED,CG165_RESERVED310,7382
	CG166_I2C2,CG166_I2C2311,7399
	CG167_I2C3,CG167_I2C3312,7412
	CG168_ETH_L2,CG168_ETH_L2313,7425
	CG169_RESERVED,CG169_RESERVED314,7440
	CG170_RESERVED,CG170_RESERVED315,7457
	CG171_RESERVED,CG171_RESERVED316,7474
	CG172_RESERVED,CG172_RESERVED317,7491
	CG173_RESERVED,CG173_RESERVED318,7508
	CG174_RESERVED,CG174_RESERVED319,7525
	CG175_RESERVED,CG175_RESERVED320,7542
	CG176_RESERVED,CG176_RESERVED321,7559
	CG177_RESERVED,CG177_RESERVED322,7576
	CG178_RESERVED,CG178_RESERVED323,7593
	CG179_RESERVED,CG179_RESERVED324,7610
	CG180_RESERVED,CG180_RESERVED325,7627
	CG181_RESERVED,CG181_RESERVED326,7644
	CG182_RESERVED,CG182_RESERVED327,7661
	CG183_RESERVED,CG183_RESERVED328,7678
	CG184_RESERVED,CG184_RESERVED329,7695
	CG185_RESERVED,CG185_RESERVED330,7712
	CG186_RESERVED,CG186_RESERVED331,7729
	CG187_RESERVED,CG187_RESERVED332,7746
	CG188_RESERVED,CG188_RESERVED333,7763
	CG189_RESERVED,CG189_RESERVED334,7780
	CG190_RESERVED,CG190_RESERVED335,7797
	CG191_RESERVEDCG191_RESERVED336,7814

../../../../libopencm3/include/libopencm3/vf6xx/gpio.h,462
#define LIBOPENCM3_VF6XX_GPIO_HLIBOPENCM3_VF6XX_GPIO_H36,1142
#define GPIO(GPIO48,1502
#define GPIO0	GPIO049,1554
#define GPIO1	GPIO150,1591
#define GPIO2	GPIO251,1628
#define GPIO3	GPIO352,1665
#define GPIO4	GPIO453,1702
#define GPIO_OFFSET(GPIO_OFFSET55,1740
#define GPIO_PDOR(GPIO_PDOR59,1872
#define GPIO_PSOR(GPIO_PSOR60,1929
#define GPIO_PCOR(GPIO_PCOR61,1986
#define GPIO_PTOR(GPIO_PTOR62,2043
#define GPIO_PDIR(GPIO_PDIR63,2100

../../../../libopencm3/include/libopencm3/vf6xx/doc-vf6xx.h,0

../../../../libopencm3/include/libopencm3/vf6xx/irq.json,2749
	"cpu2cpu_int0",03,16
	"cpu2cpu_int1",14,33
	"cpu2cpu_int2",25,50
	"cpu2cpu_int3",36,67
	"directed0_sema4",47,84
	"directed1_mcm",58,104
	"directed2",69,122
	"directed3",710,136
	"dma0",811,150
	"dma0_error",912,159
	"dma1",1013,174
	"dma1_error",1114,183
	"reserved0",1215,198
	"reserved1",1316,212
	"mscm_ecc0",1417,226
	"mscm_ecc1",1518,240
	"csu_alarm",1619,254
	"reserved2",1720,268
	"mscm_actzs",1821,282
	"reserved3",1922,297
	"wdog_a5",2023,311
	"wdog_m4",2124,323
	"wdog_snvs",2225,335
	"cp1_boot_fail",2326,349
	"qspi0",2427,367
	"qspi1",2528,377
	"ddrmc",2629,387
	"sdhc0",2730,397
	"sdhc1",2831,407
	"reserved4",2932,417
	"dcu0",3033,431
	"dcu1",3134,440
	"viu",3235,449
	"reserved5",3336,457
	"reserved6",3437,471
	"rle",3538,485
	"seg_lcd",3639,493
	"reserved7",3740,505
	"reserved8",3841,519
	"pit",3942,533
	"lptimer0",4043,541
	"reserved9",4144,554
	"flextimer0",4245,568
	"flextimer1",4346,583
	"flextimer2",4447,598
	"flextimer3",4548,613
	"reserved10",4649,628
	"reserved11",4750,643
	"reserved12",4851,658
	"reserved13",4952,673
	"usbphy0",5053,688
	"usbphy1",5154,700
	"reserved14",5255,712
	"adc0",5356,727
	"adc1",5457,736
	"dac0",5558,745
	"dac1",5659,754
	"reserved15",5760,763
	"flexcan0",5861,778
	"flexcan1",5962,791
	"reserved16",6063,804
	"uart0",6164,819
	"uart1",6265,829
	"uart2",6366,839
	"uart3",6467,849
	"uart4",6568,859
	"uart5",6669,869
	"spi0",6770,879
	"spi1",6871,888
	"spi2",6972,897
	"spi3",7073,906
	"i2c0",7174,915
	"i2c1",7275,924
	"i2c2",7376,933
	"i2c3",7477,942
	"usbc0",7578,951
	"usbc1",7679,961
	"reserved17",7780,971
	"enet0",7881,986
	"enet1",7982,996
	"enet0_1588",8083,1006
	"enet1_1588",8184,1021
	"enet_switch",8285,1036
	"nfc",8386,1052
	"sai0",8487,1060
	"sai1",8588,1069
	"sai2",8689,1078
	"sai3",8790,1087
	"esai_bififo",8891,1096
	"spdif",8992,1112
	"asrc",9093,1122
	"vreg",9194,1131
	"wkpu0",9295,1140
	"reserved18",9396,1150
	"ccm_fxosc",9497,1165
	"ccm",9598,1179
	"src",9699,1187
	"pdb",97100,1195
	"ewm",98101,1203
	"reserved19",99102,1211
	"reserved20",100103,1226
	"reserved21",101104,1241
	"reserved22",102105,1256
	"reserved23",103106,1271
	"reserved24",104107,1286
	"reserved25",105108,1301
	"reserved26",106109,1316
	"gpio0",107110,1331
	"gpio1",108111,1341
	"gpio2",109112,1351
	"gpio3",110113,1361
	"gpio4"111114,1371
    "irqs": [irqs2,2
    "partname_humanreadable": "VF6xx series",partname_humanreadable116,1387
    "partname_doxygen": "VF6XX",partname_doxygen117,1433
    "includeguard": "LIBOPENCM3_VF6XX_NVIC_H"includeguard118,1466

../../../../libopencm3/include/libopencm3/vf6xx/uart.h,3320
#define LIBOPENCM3_VF6XX_UART_HLIBOPENCM3_VF6XX_UART_H36,1142
#define UART0	UART048,1502
#define UART1	UART149,1530
#define UART2	UART250,1558
#define UART3	UART351,1586
#define UART4	UART452,1614
#define UART5	UART553,1642
#define UART_BDH(UART_BDH57,1752
#define UART_BDL(UART_BDL58,1807
#define UART_C1(UART_C159,1862
#define UART_C2(UART_C260,1916
#define UART_S1(UART_S161,1970
#define UART_S2(UART_S262,2024
#define UART_C3(UART_C363,2078
#define UART_D(UART_D64,2132
#define UART_MA1(UART_MA165,2185
#define UART_MA2(UART_MA266,2240
#define UART_C4(UART_C467,2295
#define UART_C5(UART_C568,2349
#define UART_ED(UART_ED69,2403
#define UART_MODEM(UART_MODEM70,2457
#define UART_BDH_LBKDIE	UART_BDH_LBKDIE76,2648
#define UART_BDH_RXEDGIE	UART_BDH_RXEDGIE77,2684
#define UART_BDH_SBR_MASK	UART_BDH_SBR_MASK78,2720
#define UART_BDL_SBR_MASK	UART_BDL_SBR_MASK81,2788
#define UART_C1_LOOPS	UART_C1_LOOPS84,2851
#define UART_C1_RSRC	UART_C1_RSRC85,2885
#define UART_C1_M	UART_C1_M86,2918
#define UART_C1_WAKE	UART_C1_WAKE87,2948
#define UART_C1_ILT	UART_C1_ILT88,2981
#define UART_C1_PE	UART_C1_PE89,3013
#define UART_C1_PT	UART_C1_PT90,3044
#define UART_C2_TIE	UART_C2_TIE93,3105
#define UART_C2_TCIE	UART_C2_TCIE94,3137
#define UART_C2_RIE	UART_C2_RIE95,3170
#define UART_C2_ILIE	UART_C2_ILIE96,3202
#define UART_C2_TE	UART_C2_TE97,3235
#define UART_C2_RE	UART_C2_RE98,3266
#define UART_C2_RWU	UART_C2_RWU99,3297
#define UART_C2_SBK	UART_C2_SBK100,3329
#define UART_S1_TDRE	UART_S1_TDRE103,3390
#define UART_S1_TC	UART_S1_TC104,3423
#define UART_S1_RDRF	UART_S1_RDRF105,3454
#define UART_S1_IDLE	UART_S1_IDLE106,3487
#define UART_S1_OR	UART_S1_OR107,3520
#define UART_S1_NF	UART_S1_NF108,3551
#define UART_S1_FE	UART_S1_FE109,3582
#define UART_S1_PF	UART_S1_PF110,3613
#define UART_S2_LBKDIF	UART_S2_LBKDIF113,3673
#define UART_S2_RXEDGIF	UART_S2_RXEDGIF114,3708
#define UART_S2_MSBF	UART_S2_MSBF115,3744
#define UART_S2_RXINV	UART_S2_RXINV116,3777
#define UART_S2_RWUID	UART_S2_RWUID117,3811
#define UART_S2_BRK13	UART_S2_BRK13118,3845
#define UART_S2_LBKDE	UART_S2_LBKDE119,3879
#define UART_S2_RAF	UART_S2_RAF120,3913
#define UART_C3_R8	UART_C3_R8123,3975
#define UART_C3_T8	UART_C3_T8124,4006
#define UART_C3_TXDIR	UART_C3_TXDIR125,4037
#define UART_C3_TXINV	UART_C3_TXINV126,4071
#define UART_C3_ORIE	UART_C3_ORIE127,4105
#define UART_C3_NEIE	UART_C3_NEIE128,4138
#define UART_C3_FEIE	UART_C3_FEIE129,4171
#define UART_C3_PEIE	UART_C3_PEIE130,4204
#define UART_MODEM_RXRTSE	UART_MODEM_RXRTSE133,4280
#define UART_MODEM_TXRTSPOL	UART_MODEM_TXRTSPOL134,4317
#define UART_MODEM_TXRTSE	UART_MODEM_TXRTSE135,4356
#define UART_MODEM_TXCTSE	UART_MODEM_TXCTSE136,4393
#define UART_PARITY_NONE	UART_PARITY_NONE143,4592
#define UART_PARITY_EVEN	UART_PARITY_EVEN144,4623
#define UART_PARITY_ODD	UART_PARITY_ODD145,4660
#define UART_PARITY_MASK	UART_PARITY_MASK147,4720
#define UART_FLOWCONTROL_NONE	UART_FLOWCONTROL_NONE155,4980
#define UART_FLOWCONTROL_RTS	UART_FLOWCONTROL_RTS156,5016
#define UART_FLOWCONTROL_CTS	UART_FLOWCONTROL_CTS157,5064
#define UART_FLOWCONTROL_RTS_CTS	UART_FLOWCONTROL_RTS_CTS158,5112
#define UART_FLOWCONTROL_MASK	UART_FLOWCONTROL_MASK160,5193

../../../../libopencm3/include/libopencm3/swm050/syscon.h,264
#define LIBOPENCM3_SYSCON_HLIBOPENCM3_SYSCON_H30,1081
#define SYSCON_SWD_SEL	SYSCON_SWD_SEL38,1289
#define SYSCON_PORTA_SEL	SYSCON_PORTA_SEL40,1395
#define SYSCON_PORTA_PULLUP	SYSCON_PORTA_PULLUP42,1481
#define SYSCON_PORTA_INEN	SYSCON_PORTA_INEN44,1575

../../../../libopencm3/include/libopencm3/swm050/memorymap.h,359
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H29,1000
#define PERIPH_BASE	PERIPH_BASE35,1156
#define SYSTEM_CON_BASE	SYSTEM_CON_BASE37,1193
#define GPIO_BASE	GPIO_BASE38,1239
#define TIMER_SE0_BASE	TIMER_SE0_BASE39,1282
#define TIMER_SE1_BASE	TIMER_SE1_BASE40,1330
#define WDT_BASE	WDT_BASE41,1378
#define SYSCTL_BASE	SYSCTL_BASE42,1421

../../../../libopencm3/include/libopencm3/swm050/nvic.h,780
#define LIBOPENCM3_SWM050_NVIC_HLIBOPENCM3_SWM050_NVIC_H7,176
#define NVIC_TIMER_SE0_IRQ NVIC_TIMER_SE0_IRQ16,355
#define NVIC_TIMER_SE1_IRQ NVIC_TIMER_SE1_IRQ17,384
#define NVIC_WDT_IRQ NVIC_WDT_IRQ18,413
#define NVIC_CP_IRQ NVIC_CP_IRQ19,436
#define NVIC_GPIOA0_IRQ NVIC_GPIOA0_IRQ20,458
#define NVIC_GPIOA1_IRQ NVIC_GPIOA1_IRQ21,484
#define NVIC_GPIOA2_IRQ NVIC_GPIOA2_IRQ22,510
#define NVIC_GPIOA3_IRQ NVIC_GPIOA3_IRQ23,536
#define NVIC_GPIOA4_IRQ NVIC_GPIOA4_IRQ24,562
#define NVIC_GPIOA5_IRQ NVIC_GPIOA5_IRQ25,588
#define NVIC_GPIOA6_IRQ NVIC_GPIOA6_IRQ26,614
#define NVIC_GPIOA7_IRQ NVIC_GPIOA7_IRQ27,641
#define NVIC_GPIOA8_IRQ NVIC_GPIOA8_IRQ28,668
#define NVIC_GPIOA9_IRQ NVIC_GPIOA9_IRQ29,695
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT31,723

../../../../libopencm3/include/libopencm3/swm050/clk.h,181
#define LIBOPENCM3_CLK_HLIBOPENCM3_CLK_H29,1015
enum clk_speeds {clk_speeds36,1195
	CLK_18MHZ,CLK_18MHZ37,1213
	CLK_36MHZCLK_36MHZ38,1225
#define CLK_MASK CLK_MASK45,1335

../../../../libopencm3/include/libopencm3/swm050/timer.h,2534
#define LIBOPENCM3_TIMER_HLIBOPENCM3_TIMER_H29,1012
#define TIMER_SE0	TIMER_SE035,1161
#define TIMER_SE1	TIMER_SE136,1194
enum timer_level {timer_level40,1254
	TIMER_LEVEL_LOW,TIMER_LEVEL_LOW41,1273
	TIMER_LEVEL_HIGHTIMER_LEVEL_HIGH42,1291
enum timer_edge_modes {timer_edge_modes46,1337
	TIMER_EDGE_RISING,TIMER_EDGE_RISING48,1392
	TIMER_EDGE_FALLINGTIMER_EDGE_FALLING50,1444
enum timer_operation_modes {timer_operation_modes54,1497
	TIMER_MODE_COUNTER,TIMER_MODE_COUNTER55,1526
	TIMER_MODE_PWM,TIMER_MODE_PWM56,1547
	TIMER_MODE_PULSE_CAPTURE,TIMER_MODE_PULSE_CAPTURE57,1564
	TIMER_MODE_DUTY_CYCLE_CAPTURETIMER_MODE_DUTY_CYCLE_CAPTURE58,1591
enum timer_clk_src {timer_clk_src62,1652
	TIMER_CLK_INTERNAL,TIMER_CLK_INTERNAL63,1673
	TIMER_CLK_EXTERNALTIMER_CLK_EXTERNAL64,1694
enum timer_int_masked {timer_int_masked68,1746
	TIMER_UNMASKED,TIMER_UNMASKED69,1770
	TIMER_MASKEDTIMER_MASKED70,1787
enum timer_loop_modes {timer_loop_modes74,1829
	TIMER_LOOP_MODE,TIMER_LOOP_MODE75,1853
	TIMER_SINGLE_MODETIMER_SINGLE_MODE76,1871
enum timer_output_modes {timer_output_modes80,1920
	TIMER_OUTPUT_NONE,TIMER_OUTPUT_NONE81,1946
	TIMER_OUTPUT_INVERT,TIMER_OUTPUT_INVERT82,1966
	TIMER_OUTPUT_HIGH,TIMER_OUTPUT_HIGH83,1988
	TIMER_OUTPUT_LOWTIMER_OUTPUT_LOW84,2008
enum timer_pwm_period {timer_pwm_period88,2055
	TIMER_PERIOD_0,TIMER_PERIOD_089,2079
	TIMER_PERIOD_1TIMER_PERIOD_190,2096
#define TIMER_DIV_MASK	TIMER_DIV_MASK94,2148
#define TIMER_CTRL(TIMER_CTRL99,2268
#define TIMER_TARVAL(TIMER_TARVAL102,2422
#define TIMER_CURVAL(TIMER_CURVAL104,2512
#define TIMER_CAPW(TIMER_CAPW106,2583
#define TIMER_CAPLH(TIMER_CAPLH108,2659
#define TIMER_MOD2LF(TIMER_MOD2LF110,2728
#define TIMER_OUTPVAL(TIMER_OUTPVAL112,2801
#define TIMER_INTCTL(TIMER_INTCTL114,2877
#define TIMER_INTSTAT(TIMER_INTSTAT116,2959
#define TIMER_INTMSKSTAT(TIMER_INTMSKSTAT118,3040
#define TIMER_INTFLAG(TIMER_INTFLAG120,3163
#define TIMER_CTRL_EN	TIMER_CTRL_EN125,3272
#define TIMER_CTRL_OSCMOD	TIMER_CTRL_OSCMOD127,3327
#define TIMER_CTRL_TMOD	TIMER_CTRL_TMOD129,3390
#define TIMER_CTRL_LMOD	TIMER_CTRL_LMOD131,3452
#define TIMER_CTRL_OUTMOD_MASK	TIMER_CTRL_OUTMOD_MASK133,3517
#define TIMER_CTRL_OUTMOD_SHIFT	TIMER_CTRL_OUTMOD_SHIFT134,3552
#define TIMER_CTRL_WMOD_MASK	TIMER_CTRL_WMOD_MASK136,3620
#define TIMER_CTRL_WMOD_SHIFT	TIMER_CTRL_WMOD_SHIFT137,3653
#define TIMER_INTCTL_INTMSK	TIMER_INTCTL_INTMSK139,3707
#define TIMER_INTCTL_INTEN	TIMER_INTCTL_INTEN141,3768

../../../../libopencm3/include/libopencm3/swm050/gpio.h,1282
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H30,1077
#define GPIO0	GPIO037,1280
#define GPIO1	GPIO138,1306
#define GPIO2	GPIO239,1332
#define GPIO3	GPIO340,1358
#define GPIO4	GPIO441,1384
#define GPIO5	GPIO542,1410
#define GPIO6	GPIO643,1436
#define GPIO7	GPIO744,1462
#define GPIO8	GPIO845,1488
#define GPIO9	GPIO946,1514
#define GPIO_ALL	GPIO_ALL47,1540
enum gpio_dir {gpio_dir53,1654
	GPIO_INPUT,GPIO_INPUT54,1670
	GPIO_OUTPUTGPIO_OUTPUT55,1683
enum gpio_pol {gpio_pol62,1782
	GPIO_POL_LOW,GPIO_POL_LOW63,1798
	GPIO_POL_HIGHGPIO_POL_HIGH64,1813
enum gpio_trig_type {gpio_trig_type71,1942
	GPIO_TRIG_LEVEL,GPIO_TRIG_LEVEL72,1964
	GPIO_TRIG_EDGEGPIO_TRIG_EDGE73,1982
enum gpio_int_masked {gpio_int_masked80,2102
	GPIO_UNMASKED,GPIO_UNMASKED81,2125
	GPIO_MASKEDGPIO_MASKED82,2141
#define GPIO_ADATA	GPIO_ADATA90,2256
#define GPIO_ADIR	GPIO_ADIR92,2327
#define GPIO_INTEN_A	GPIO_INTEN_A94,2404
#define GPIO_INTMASK_A	GPIO_INTMASK_A96,2483
#define GPIO_INTLEVEL_A	GPIO_INTLEVEL_A98,2572
#define GPIO_INTPOLARITY_A	GPIO_INTPOLARITY_A100,2658
#define GPIO_INTSTAT_A	GPIO_INTSTAT_A102,2749
#define GPIO_RAWINTSTAT_A	GPIO_RAWINTSTAT_A104,2838
#define GPIO_INTEOI_A	GPIO_INTEOI_A106,2922
#define GPIO_AEXT	GPIO_AEXT108,3002

../../../../libopencm3/include/libopencm3/swm050/wdt.h,362
#define LIBOPENCM3_WDT_HLIBOPENCM3_WDT_H29,1014
enum wdt_modes {wdt_modes37,1192
	WDT_MODE_RESET,WDT_MODE_RESET39,1246
	WDT_MODE_INTWDT_MODE_INT42,1400
#define WDT_CR	WDT_CR48,1478
#define WDT_TORR	WDT_TORR49,1519
#define WDT_CCVR	WDT_CCVR50,1562
#define WDT_CRR	WDT_CRR51,1605
#define WDT_STAT	WDT_STAT52,1648
#define WDT_EOI	WDT_EOI53,1691

../../../../libopencm3/include/libopencm3/swm050/sysctl.h,518
#define LIBOPENCM3_SYSCTL_HLIBOPENCM3_SYSCTL_H30,1027
#define SYSCTL_SYS_CFG_2_SLEEP	SYSCTL_SYS_CFG_2_SLEEP36,1199
#define SYSCTL_SYS_CFG_1_TIMERSE1	SYSCTL_SYS_CFG_1_TIMERSE137,1241
#define SYSCTL_SYS_CFG_1_TIMERSE0	SYSCTL_SYS_CFG_1_TIMERSE038,1286
#define SYSCTL_SYS_CFG_1_WDT	SYSCTL_SYS_CFG_1_WDT39,1330
#define SYSCTL_SYS_CFG_0	SYSCTL_SYS_CFG_046,1517
#define SYSCTL_SYS_CFG_1	SYSCTL_SYS_CFG_148,1611
#define SYSCTL_SYS_DBLF	SYSCTL_SYS_DBLF50,1704
#define SYSCTL_SYS_CFG_2	SYSCTL_SYS_CFG_254,1993

../../../../libopencm3/include/libopencm3/swm050/irq.json,522
        "timer_se0",03,16
        "timer_se1",14,37
        "wdt",25,58
        "cp",36,73
	"gpioa0",47,87
	"gpioa1",58,98
	"gpioa2",69,109
	"gpioa3",710,120
	"gpioa4",811,131
	"gpioa5",912,142
	"gpioa6",1013,153
	"gpioa7",1114,164
	"gpioa8",1215,175
	"gpioa9"1316,186
    "irqs": [irqs2,2
    "partname_humanreadable": "SWM050 series",partname_humanreadable18,203
    "partname_doxygen": "SWM050",partname_doxygen19,250
    "includeguard": "LIBOPENCM3_SWM050_NVIC_H"includeguard20,284

../../../../libopencm3/include/libopencm3/swm050/flash.h,54
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H29,1016

../../../../libopencm3/include/libopencm3/swm050/pwr.h,50
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H29,1024

../../../../libopencm3/include/libopencm3/swm050/doc-swm050.h,0

../../../../libopencm3/include/libopencm3/cm3/tpiu.h,1116
#define LIBOPENCM3_CM3_TPIU_HLIBOPENCM3_CM3_TPIU_H21,824
#define TPIU_SSPSR	TPIU_SSPSR37,1257
#define TPIU_CSPSR	TPIU_CSPSR40,1354
#define TPIU_ACPR	TPIU_ACPR43,1449
#define TPIU_SPPR	TPIU_SPPR46,1536
#define TPIU_FFSR	TPIU_FFSR49,1637
#define TPIU_FFCR	TPIU_FFCR52,1739
#define TPIU_DEVID	TPIU_DEVID55,1805
#define TPIU_LSR	TPIU_LSR58,1910
#define TPIU_LAR	TPIU_LAR60,2027
#define TPIU_SPPR_SYNC	TPIU_SPPR_SYNC72,2405
#define TPIU_SPPR_ASYNC_MANCHESTER	TPIU_SPPR_ASYNC_MANCHESTER73,2436
#define TPIU_SPPR_ASYNC_NRZ	TPIU_SPPR_ASYNC_NRZ74,2477
#define TPIU_FFSR_FTNONSTOP	TPIU_FFSR_FTNONSTOP79,2621
#define TPIU_FFSR_TCPRESENT	TPIU_FFSR_TCPRESENT80,2659
#define TPIU_FFSR_FTSTOPPED	TPIU_FFSR_FTSTOPPED81,2697
#define TPIU_FFSR_FLINPROG	TPIU_FFSR_FLINPROG82,2735
#define TPIU_FFCR_TRIGIN	TPIU_FFCR_TRIGIN87,2881
#define TPIU_FFCR_ENFCONT	TPIU_FFCR_ENFCONT89,2942
#define TPUI_DEVID_NRZ_SUPPORTED	TPUI_DEVID_NRZ_SUPPORTED95,3153
#define TPUI_DEVID_MANCHESTER_SUPPORTED	TPUI_DEVID_MANCHESTER_SUPPORTED96,3196
#define TPUI_DEVID_FIFO_SIZE_MASK	TPUI_DEVID_FIFO_SIZE_MASK98,3315

../../../../libopencm3/include/libopencm3/cm3/sync.h,191
#define LIBOPENCM3_CM3_SYNC_HLIBOPENCM3_CM3_SYNC_H21,818
typedef uint32_t mutex_t;mutex_t46,1517
#define MUTEX_UNLOCKED MUTEX_UNLOCKED48,1544
#define MUTEX_LOCKED	MUTEX_LOCKED49,1569

../../../../libopencm3/include/libopencm3/cm3/memorymap.h,855
#define LIBOPENCM3_CM3_MEMORYMAP_HLIBOPENCM3_CM3_MEMORYMAP_H21,819
#define PPBI_BASE PPBI_BASE26,976
#define ITM_BASE ITM_BASE31,1176
#define DWT_BASE DWT_BASE34,1280
#define FPB_BASE FPB_BASE37,1385
#define SCS_BASE SCS_BASE42,1518
#define TPIU_BASE TPIU_BASE48,1746
#define ITR_BASE ITR_BASE56,1994
#define SYS_TICK_BASE SYS_TICK_BASE60,2091
#define NVIC_BASE NVIC_BASE63,2199
#define SCB_BASE SCB_BASE66,2292
#define MPU_BASE MPU_BASE69,2387
#define DEBUG_BASE DEBUG_BASE74,2553
#define STIR_BASE STIR_BASE80,2770
#define ID_BASE ID_BASE82,2849
#define CORESIGHT_LSR_OFFSET	CORESIGHT_LSR_OFFSET91,3106
#define CORESIGHT_LAR_OFFSET	CORESIGHT_LAR_OFFSET92,3141
#define CORESIGHT_LSR_SLK	CORESIGHT_LSR_SLK95,3231
#define CORESIGHT_LSR_SLI	CORESIGHT_LSR_SLI97,3325
#define CORESIGHT_LAR_KEY	CORESIGHT_LAR_KEY99,3408

../../../../libopencm3/include/libopencm3/cm3/itm.h,1066
#define LIBOPENCM3_CM3_ITM_HLIBOPENCM3_CM3_ITM_H21,823
#define ITM_STIM8(ITM_STIM837,1254
#define ITM_STIM16(ITM_STIM1638,1305
#define ITM_STIM32(ITM_STIM3239,1358
#define ITM_TER	ITM_TER42,1450
#define ITM_TPR	ITM_TPR45,1530
#define ITM_TCR	ITM_TCR48,1605
#define ITM_LSR	ITM_LSR51,1707
#define ITM_LAR	ITM_LAR53,1822
#define ITM_STIM_FIFOREADY	ITM_STIM_FIFOREADY61,2083
#define ITM_TCR_BUSY	ITM_TCR_BUSY77,2654
#define ITM_TCR_TRACE_BUS_ID_MASK	ITM_TCR_TRACE_BUS_ID_MASK78,2687
#define ITM_TCR_TSPRESCALE_NONE	ITM_TCR_TSPRESCALE_NONE80,2762
#define ITM_TCR_TSPRESCALE_DIV4	ITM_TCR_TSPRESCALE_DIV481,2804
#define ITM_TCR_TSPRESCALE_DIV16	ITM_TCR_TSPRESCALE_DIV1682,2846
#define ITM_TCR_TSPRESCALE_DIV64	ITM_TCR_TSPRESCALE_DIV6483,2888
#define ITM_TCR_TSPRESCALE_MASK	ITM_TCR_TSPRESCALE_MASK84,2930
#define ITM_TCR_SWOENA	ITM_TCR_SWOENA86,2998
#define ITM_TCR_TXENA	ITM_TCR_TXENA87,3032
#define ITM_TCR_SYNCENA	ITM_TCR_SYNCENA88,3065
#define ITM_TCR_TSENA	ITM_TCR_TSENA89,3100
#define ITM_TCR_ITMENA	ITM_TCR_ITMENA90,3133

../../../../libopencm3/include/libopencm3/cm3/nvic.h,834
#define LIBOPENCM3_NVIC_HLIBOPENCM3_NVIC_H38,1277
#define NVIC_ISER(NVIC_ISER51,1537
#define NVIC_ICER(NVIC_ICER60,1786
#define NVIC_ISPR(NVIC_ISPR69,2034
#define NVIC_ICPR(NVIC_ICPR78,2285
#define NVIC_IABR(NVIC_IABR87,2600
#define NVIC_IPR32(NVIC_IPR3298,2906
#define NVIC_IPR(NVIC_IPR101,2991
#define NVIC_STIR	NVIC_STIR107,3176
#define NVIC_NMI_IRQ	NVIC_NMI_IRQ120,3490
#define NVIC_HARD_FAULT_IRQ	NVIC_HARD_FAULT_IRQ121,3517
#define NVIC_MEM_MANAGE_IRQ	NVIC_MEM_MANAGE_IRQ125,3653
#define NVIC_BUS_FAULT_IRQ	NVIC_BUS_FAULT_IRQ126,3686
#define NVIC_USAGE_FAULT_IRQ	NVIC_USAGE_FAULT_IRQ127,3718
#define NVIC_SV_CALL_IRQ	NVIC_SV_CALL_IRQ131,3800
#define DEBUG_MONITOR_IRQ	DEBUG_MONITOR_IRQ135,3932
#define NVIC_PENDSV_IRQ	NVIC_PENDSV_IRQ139,3999
#define NVIC_SYSTICK_IRQ	NVIC_SYSTICK_IRQ140,4028

../../../../libopencm3/include/libopencm3/cm3/scs.h,1966
#define LIBOPENCM3_CM3_SCS_HLIBOPENCM3_CM3_SCS_H22,883
#define SCS_DHCSR	SCS_DHCSR63,2283
#define SCS_DCRSR	SCS_DCRSR75,2766
#define SCS_DCRDR	SCS_DCRDR93,3536
#define SCS_DEMCR	SCS_DEMCR105,3917
#define SCS_DHCSR_DBGKEY	SCS_DHCSR_DBGKEY110,4027
#define SCS_DHCSR_C_DEBUGEN	SCS_DHCSR_C_DEBUGEN111,4063
#define SCS_DHCSR_C_HALT	SCS_DHCSR_C_HALT112,4102
#define SCS_DHCSR_C_STEP	SCS_DHCSR_C_STEP113,4138
#define SCS_DHCSR_C_MASKINTS	SCS_DHCSR_C_MASKINTS114,4174
#define SCS_DHCSR_C_SNAPSTALL	SCS_DHCSR_C_SNAPSTALL115,4214
#define SCS_DHCSR_S_REGRDY	SCS_DHCSR_S_REGRDY116,4255
#define SCS_DHCSR_S_HALT	SCS_DHCSR_S_HALT117,4293
#define SCS_DHCSR_S_SLEEP	SCS_DHCSR_S_SLEEP118,4329
#define SCS_DHCSR_S_LOCKUP	SCS_DHCSR_S_LOCKUP119,4366
#define SCS_DHCSR_S_RETIRE_ST	SCS_DHCSR_S_RETIRE_ST120,4404
#define SCS_DHCSR_S_RESET_ST	SCS_DHCSR_S_RESET_ST121,4445
#define SCS_DCRSR_REGSEL_MASK	SCS_DCRSR_REGSEL_MASK124,4538
#define SCS_DCRSR_REGSEL_XPSR	SCS_DCRSR_REGSEL_XPSR125,4579
#define SCS_DCRSR_REGSEL_MSP	SCS_DCRSR_REGSEL_MSP126,4620
#define SCS_DCRSR_REGSEL_PSP	SCS_DCRSR_REGSEL_PSP127,4660
#define SCS_DEMCR_TRCENA	SCS_DEMCR_TRCENA131,4788
#define SCS_DEMCR_MON_REQ	SCS_DEMCR_MON_REQ133,4851
#define SCS_DEMCR_MON_STEP	SCS_DEMCR_MON_STEP134,4887
#define SCS_DEMCR_VC_MON_PEND	SCS_DEMCR_VC_MON_PEND135,4924
#define SCS_DEMCR_VC_MON_EN	SCS_DEMCR_VC_MON_EN136,4964
#define SCS_DEMCR_VC_HARDERR	SCS_DEMCR_VC_HARDERR138,5030
#define SCS_DEMCR_VC_INTERR	SCS_DEMCR_VC_INTERR139,5069
#define SCS_DEMCR_VC_BUSERR	SCS_DEMCR_VC_BUSERR140,5106
#define SCS_DEMCR_VC_STATERR	SCS_DEMCR_VC_STATERR141,5143
#define SCS_DEMCR_VC_CHKERR	SCS_DEMCR_VC_CHKERR142,5181
#define SCS_DEMCR_VC_NOCPERR	SCS_DEMCR_VC_NOCPERR143,5218
#define SCS_DEMCR_VC_MMERR	SCS_DEMCR_VC_MMERR144,5256
#define SCS_DEMCR_VC_CORERESET	SCS_DEMCR_VC_CORERESET146,5318
#define SCS_DWT_LSR	SCS_DWT_LSR149,5416
#define SCS_DWT_LAR	SCS_DWT_LAR151,5523

../../../../libopencm3/include/libopencm3/cm3/dwt.h,3578
#define LIBOPENCM3_CM3_DWT_HLIBOPENCM3_CM3_DWT_H21,816
#define DWT_CTRL	DWT_CTRL47,1780
#define DWT_CYCCNT	DWT_CYCCNT67,2533
#define DWT_CPICNT	DWT_CPICNT80,3111
#define DWT_EXCCNT	DWT_EXCCNT81,3156
#define DWT_SLEEPCNT	DWT_SLEEPCNT82,3201
#define DWT_LSUCNT	DWT_LSUCNT83,3248
#define DWT_FOLDCNT	DWT_FOLDCNT84,3293
#define DWT_PCSR	DWT_PCSR88,3408
#define DWT_COMP(DWT_COMP89,3451
#define DWT_MASK(DWT_MASK90,3508
#define DWT_FUNCTION(DWT_FUNCTION91,3565
#define DWT_LSR	DWT_LSR94,3684
#define DWT_LAR	DWT_LAR96,3799
#define DWT_CTRL_NUMCOMP_SHIFT	DWT_CTRL_NUMCOMP_SHIFT105,4180
#define DWT_CTRL_NUMCOMP	DWT_CTRL_NUMCOMP106,4215
#define DWT_CTRL_NOTRCPKT	DWT_CTRL_NOTRCPKT111,4378
#define DWT_CTRL_NOEXTTRIG	DWT_CTRL_NOEXTTRIG112,4415
#define DWT_CTRL_NOCYCCNT	DWT_CTRL_NOCYCCNT113,4453
#define DWT_CTRL_NOPRFCCNT	DWT_CTRL_NOPRFCCNT114,4490
#define DWT_CTRL_CYCEVTENA	DWT_CTRL_CYCEVTENA116,4529
#define DWT_CTRL_FOLDEVTENA	DWT_CTRL_FOLDEVTENA117,4567
#define DWT_CTRL_LSUEVTENA	DWT_CTRL_LSUEVTENA118,4606
#define DWT_CTRL_SLEEPEVTENA	DWT_CTRL_SLEEPEVTENA119,4644
#define DWT_CTRL_EXCEVTENA	DWT_CTRL_EXCEVTENA120,4684
#define DWT_CTRL_CPIEVTENA	DWT_CTRL_CPIEVTENA121,4722
#define DWT_CTRL_EXCTRCENA	DWT_CTRL_EXCTRCENA122,4760
#define DWT_CTRL_PCSAMPLENA	DWT_CTRL_PCSAMPLENA123,4798
#define DWT_CTRL_SYNCTAP_SHIFT	DWT_CTRL_SYNCTAP_SHIFT125,4838
#define DWT_CTRL_SYNCTAP	DWT_CTRL_SYNCTAP126,4873
#define DWT_CTRL_SYNCTAP_DISABLED	DWT_CTRL_SYNCTAP_DISABLED127,4929
#define DWT_CTRL_SYNCTAP_BIT24	DWT_CTRL_SYNCTAP_BIT24128,4993
#define DWT_CTRL_SYNCTAP_BIT26	DWT_CTRL_SYNCTAP_BIT26129,5055
#define DWT_CTRL_SYNCTAP_BIT28	DWT_CTRL_SYNCTAP_BIT28130,5117
#define DWT_CTRL_CYCTAP	DWT_CTRL_CYCTAP132,5180
#define DWT_CTRL_POSTCNT_SHIFT	DWT_CTRL_POSTCNT_SHIFT134,5216
#define DWT_CTRL_POSTCNT	DWT_CTRL_POSTCNT135,5250
#define DWT_CTRL_POSTPRESET_SHIFT	DWT_CTRL_POSTPRESET_SHIFT137,5310
#define DWT_CTRL_POSTPRESET	DWT_CTRL_POSTPRESET138,5346
#define DWT_CTRL_CYCCNTENA	DWT_CTRL_CYCCNTENA145,5541
#define DWT_MASKx_MASK	DWT_MASKx_MASK151,5728
#define DWT_FUNCTIONx_MATCHED	DWT_FUNCTIONx_MATCHED155,5840
#define DWT_FUNCTIONx_DATAVADDR1_SHIFT	DWT_FUNCTIONx_DATAVADDR1_SHIFT160,5985
#define DWT_FUNCTIONx_DATAVADDR1	DWT_FUNCTIONx_DATAVADDR1161,6027
#define DWT_FUNCTIONx_DATAVADDR0_SHIFT	DWT_FUNCTIONx_DATAVADDR0_SHIFT163,6100
#define DWT_FUNCTIONx_DATAVADDR0	DWT_FUNCTIONx_DATAVADDR0164,6142
#define DWT_FUNCTIONx_DATAVSIZE_SHIFT	DWT_FUNCTIONx_DATAVSIZE_SHIFT166,6215
#define DWT_FUNCTIONx_DATAVSIZE	DWT_FUNCTIONx_DATAVSIZE167,6256
#define DWT_FUNCTIONx_DATAVSIZE_BYTE	DWT_FUNCTIONx_DATAVSIZE_BYTE168,6326
#define DWT_FUNCTIONx_DATAVSIZE_HALF	DWT_FUNCTIONx_DATAVSIZE_HALF169,6400
#define DWT_FUNCTIONx_DATAVSIZE_WORD	DWT_FUNCTIONx_DATAVSIZE_WORD170,6474
#define DWT_FUNCTIONx_LNK1ENA	DWT_FUNCTIONx_LNK1ENA172,6549
#define DWT_FUNCTIONx_DATAVMATCH	DWT_FUNCTIONx_DATAVMATCH173,6589
#define DWT_FUNCTIONx_CYCMATCH	DWT_FUNCTIONx_CYCMATCH174,6631
#define DWT_FUNCTIONx_EMITRANGE	DWT_FUNCTIONx_EMITRANGE175,6672
#define DWT_FUNCTIONx_FUNCTION	DWT_FUNCTIONx_FUNCTION179,6783
#define DWT_FUNCTIONx_FUNCTION_DISABLED	DWT_FUNCTIONx_FUNCTION_DISABLED180,6820
#define DWT_FUNCTIONx_FUNCTION_PCWATCH	DWT_FUNCTIONx_FUNCTION_PCWATCH185,6929
#define DWT_FUNCTIONx_FUNCTION_DWATCH_R	DWT_FUNCTIONx_FUNCTION_DWATCH_R186,6972
#define DWT_FUNCTIONx_FUNCTION_DWATCH_W	DWT_FUNCTIONx_FUNCTION_DWATCH_W187,7016
#define DWT_FUNCTIONx_FUNCTION_DWATCH_RW	DWT_FUNCTIONx_FUNCTION_DWATCH_RW188,7060

../../../../libopencm3/include/libopencm3/cm3/cortex.h,988
#define LIBOPENCM3_CORTEX_HLIBOPENCM3_CORTEX_H32,1096
static inline void cm_enable_interrupts(void)cm_enable_interrupts44,1362
static inline void cm_disable_interrupts(void)cm_disable_interrupts54,1604
static inline void cm_enable_faults(void)cm_enable_faults64,1876
static inline void cm_disable_faults(void)cm_disable_faults74,2119
static inline bool cm_is_masked_interrupts(void)cm_is_masked_interrupts87,2466
static inline bool cm_is_masked_faults(void)cm_is_masked_faults103,2968
static inline uint32_t cm_mask_interrupts(uint32_t mask)cm_mask_interrupts122,3588
static inline uint32_t cm_mask_faults(uint32_t mask)cm_mask_faults143,4410
static inline uint32_t __cm_atomic_set(uint32_t *val)__cm_atomic_set166,4996
#define __CM_SAVER(__CM_SAVER171,5089
#define CM_ATOMIC_BLOCK(CM_ATOMIC_BLOCK222,6622
#define CM_ATOMIC_BLOCK(CM_ATOMIC_BLOCK224,6681
#define CM_ATOMIC_CONTEXT(CM_ATOMIC_CONTEXT276,8432
#define CM_ATOMIC_CONTEXT(CM_ATOMIC_CONTEXT278,8493

../../../../libopencm3/include/libopencm3/cm3/scb.h,9216
#define LIBOPENCM3_SCB_HLIBOPENCM3_SCB_H22,868
#define SCB_CPUID	SCB_CPUID43,1422
#define SCB_ICSR	SCB_ICSR46,1514
#define SCB_VTOR	SCB_VTOR49,1601
#define SCB_AIRCR	SCB_AIRCR52,1709
#define SCB_SCR	SCB_SCR55,1791
#define SCB_CCR	SCB_CCR58,1879
#define SCB_SHPR32(SCB_SHPR3266,2134
#define SCB_SHPR(SCB_SHPR68,2210
#define SCB_SHCSR	SCB_SHCSR72,2335
#define SCB_DFSR	SCB_DFSR75,2422
#define SCB_CFSR	SCB_CFSR80,2618
#define SCB_HFSR	SCB_HFSR83,2703
#define SCB_MMFAR	SCB_MMFAR86,2799
#define SCB_BFAR	SCB_BFAR89,2885
#define SCB_AFSR	SCB_AFSR92,2975
#define SCB_ID_PFR0	SCB_ID_PFR095,3065
#define SCB_ID_PFR1	SCB_ID_PFR198,3158
#define SCB_ID_DFR0	SCB_ID_DFR0101,3248
#define SCB_ID_AFR0	SCB_ID_AFR0104,3342
#define SCB_ID_MMFR0	SCB_ID_MMFR0107,3439
#define SCB_ID_MMFR1	SCB_ID_MMFR1110,3537
#define SCB_ID_MMFR2	SCB_ID_MMFR2113,3635
#define SCB_ID_MMFR3	SCB_ID_MMFR3116,3733
#define SCB_ID_ISAR0	SCB_ID_ISAR0119,3837
#define SCB_ID_ISAR1	SCB_ID_ISAR1122,3941
#define SCB_ID_ISAR2	SCB_ID_ISAR2125,4045
#define SCB_ID_ISAR3	SCB_ID_ISAR3128,4149
#define SCB_ID_ISAR4	SCB_ID_ISAR4131,4253
#define SCB_CPACR	SCB_CPACR134,4352
#define SCB_FPCCR	SCB_FPCCR137,4452
#define SCB_FPCAR	SCB_FPCAR140,4553
#define SCB_FPDSCR	SCB_FPDSCR143,4662
#define SCB_MVFR0	SCB_MVFR0146,4768
#define SCB_MVFR1	SCB_MVFR1149,4873
#define SCB_CLIDR	SCB_CLIDR155,5041
#define SCB_CTR	SCB_CTR158,5119
#define SCB_CCSIDR	SCB_CCSIDR161,5202
#define SCB_CCSELR	SCB_CCSELR164,5294
#define SCB_ICIALLU	SCB_ICIALLU167,5404
#define SCB_ICIMVAU	SCB_ICIMVAU170,5519
#define SCB_DCIMVAC	SCB_DCIMVAC173,5632
#define SCB_DCISW	SCB_DCISW176,5725
#define SCB_DCCMVAU	SCB_DCCMVAU179,5833
#define SCB_DCCMVAC	SCB_DCCMVAC182,5941
#define SCB_DCCSW	SCB_DCCSW185,6029
#define SCB_DCCIMVAC	SCB_DCCIMVAC188,6151
#define SCB_DCCISW	SCB_DCCISW191,6255
#define SCB_BPIALL	SCB_BPIALL194,6350
#define SCB_CPUID_IMPLEMENTER_LSB	SCB_CPUID_IMPLEMENTER_LSB206,6604
#define SCB_CPUID_IMPLEMENTER	SCB_CPUID_IMPLEMENTER207,6641
#define SCB_CPUID_VARIANT_LSB	SCB_CPUID_VARIANT_LSB209,6746
#define SCB_CPUID_VARIANT	SCB_CPUID_VARIANT210,6780
#define SCB_CPUID_CONSTANT_LSB	SCB_CPUID_CONSTANT_LSB215,6929
#define SCB_CPUID_CONSTANT	SCB_CPUID_CONSTANT216,6964
#define SCB_CPUID_CONSTANT_ARMV6	SCB_CPUID_CONSTANT_ARMV6217,7024
#define SCB_CPUID_CONSTANT_ARMV7	SCB_CPUID_CONSTANT_ARMV7218,7089
#define SCB_CPUID_PARTNO_LSB	SCB_CPUID_PARTNO_LSB221,7205
#define SCB_CPUID_PARTNO	SCB_CPUID_PARTNO222,7237
#define SCB_CPUID_REVISION_LSB	SCB_CPUID_REVISION_LSB224,7333
#define SCB_CPUID_REVISION	SCB_CPUID_REVISION225,7368
#define SCB_ICSR_NMIPENDSET	SCB_ICSR_NMIPENDSET233,7539
#define SCB_ICSR_PENDSVSET	SCB_ICSR_PENDSVSET236,7671
#define SCB_ICSR_PENDSVCLR	SCB_ICSR_PENDSVCLR238,7752
#define SCB_ICSR_PENDSTSET	SCB_ICSR_PENDSTSET240,7842
#define SCB_ICSR_PENDSTCLR	SCB_ICSR_PENDSTCLR242,7934
#define SCB_ICSR_ISRPREEMPT	SCB_ICSR_ISRPREEMPT245,8088
#define SCB_ICSR_ISRPENDING	SCB_ICSR_ISRPENDING247,8195
#define SCB_ICSR_VECTPENDING_LSB	SCB_ICSR_VECTPENDING_LSB249,8275
#define SCB_ICSR_VECTPENDING	SCB_ICSR_VECTPENDING250,8311
#define SCB_ICSR_RETOBASE	SCB_ICSR_RETOBASE252,8415
#define SCB_ICSR_VECTACTIVE_LSB	SCB_ICSR_VECTACTIVE_LSB255,8540
#define SCB_ICSR_VECTACTIVE	SCB_ICSR_VECTACTIVE256,8575
#define SCB_VTOR_TBLOFF_LSB	SCB_VTOR_TBLOFF_LSB268,8772
#define SCB_VTOR_TBLOFF	SCB_VTOR_TBLOFF269,8803
#define SCB_VTOR_TBLOFF_LSB	SCB_VTOR_TBLOFF_LSB280,9205
#define SCB_VTOR_TBLOFF	SCB_VTOR_TBLOFF281,9236
#define SCB_AIRCR_VECTKEYSTAT_LSB	SCB_AIRCR_VECTKEYSTAT_LSB292,9432
#define SCB_AIRCR_VECTKEYSTAT	SCB_AIRCR_VECTKEYSTAT293,9469
#define SCB_AIRCR_VECTKEY	SCB_AIRCR_VECTKEY294,9538
#define SCB_AIRCR_ENDIANESS	SCB_AIRCR_ENDIANESS297,9642
#define SCB_AIRCR_PRIGROUP_GROUP16_NOSUB	SCB_AIRCR_PRIGROUP_GROUP16_NOSUB303,9894
#define SCB_AIRCR_PRIGROUP_GROUP8_SUB2	SCB_AIRCR_PRIGROUP_GROUP8_SUB2304,9946
#define SCB_AIRCR_PRIGROUP_GROUP4_SUB4	SCB_AIRCR_PRIGROUP_GROUP4_SUB4305,9997
#define SCB_AIRCR_PRIGROUP_GROUP2_SUB8	SCB_AIRCR_PRIGROUP_GROUP2_SUB8306,10048
#define SCB_AIRCR_PRIGROUP_NOGROUP_SUB16	SCB_AIRCR_PRIGROUP_NOGROUP_SUB16307,10099
#define SCB_AIRCR_PRIGROUP_MASK	SCB_AIRCR_PRIGROUP_MASK308,10151
#define SCB_AIRCR_PRIGROUP_SHIFT	SCB_AIRCR_PRIGROUP_SHIFT309,10196
#define SCB_AIRCR_SYSRESETREQ	SCB_AIRCR_SYSRESETREQ314,10330
#define SCB_AIRCR_VECTCLRACTIVE	SCB_AIRCR_VECTCLRACTIVE316,10432
#define SCB_AIRCR_VECTRESET	SCB_AIRCR_VECTRESET321,10620
#define SCB_SCR_SEVONPEND	SCB_SCR_SEVONPEND331,10830
#define SCB_SCR_SLEEPDEEP	SCB_SCR_SLEEPDEEP334,10952
#define SCB_SCR_SLEEPONEXIT	SCB_SCR_SLEEPONEXIT336,11031
#define SCB_CCR_STKALIGN	SCB_CCR_STKALIGN346,11284
#define SCB_CCR_BFHFNMIGN	SCB_CCR_BFHFNMIGN351,11483
#define SCB_CCR_DIV_0_TRP	SCB_CCR_DIV_0_TRP354,11616
#define SCB_CCR_UNALIGN_TRP	SCB_CCR_UNALIGN_TRP358,11705
#define SCB_CCR_USERSETMPEND	SCB_CCR_USERSETMPEND364,11953
#define SCB_CCR_NONBASETHRDENA	SCB_CCR_NONBASETHRDENA366,12054
#define SCB_CCR_BP	SCB_CCR_BP372,12221
#define SCB_CCR_IC	SCB_CCR_IC374,12296
#define SCB_CCR_DC	SCB_CCR_DC376,12364
#define SCB_SHPR_PRI_4_MEMMANAGE	SCB_SHPR_PRI_4_MEMMANAGE383,12500
#define SCB_SHPR_PRI_5_BUSFAULT	SCB_SHPR_PRI_5_BUSFAULT384,12535
#define SCB_SHPR_PRI_6_USAGEFAULT	SCB_SHPR_PRI_6_USAGEFAULT385,12570
#define SCB_SHPR_PRI_7_RESERVED	SCB_SHPR_PRI_7_RESERVED386,12606
#define SCB_SHPR_PRI_8_RESERVED	SCB_SHPR_PRI_8_RESERVED388,12658
#define SCB_SHPR_PRI_9_RESERVED	SCB_SHPR_PRI_9_RESERVED389,12693
#define SCB_SHPR_PRI_10_RESERVED	SCB_SHPR_PRI_10_RESERVED390,12728
#define SCB_SHPR_PRI_11_SVCALL	SCB_SHPR_PRI_11_SVCALL391,12763
#define SCB_SHPR_PRI_12_RESERVED	SCB_SHPR_PRI_12_RESERVED393,12813
#define SCB_SHPR_PRI_13_RESERVED	SCB_SHPR_PRI_13_RESERVED394,12848
#define SCB_SHPR_PRI_14_PENDSV	SCB_SHPR_PRI_14_PENDSV395,12883
#define SCB_SHPR_PRI_15_SYSTICK	SCB_SHPR_PRI_15_SYSTICK396,12918
#define SCB_SHCSR_USGFAULTENA	SCB_SHCSR_USGFAULTENA405,13229
#define SCB_SHCSR_BUSFAULTENA	SCB_SHCSR_BUSFAULTENA407,13307
#define SCB_SHCSR_MEMFAULTENA	SCB_SHCSR_MEMFAULTENA409,13399
#define SCB_SHCSR_SVCALLPENDED	SCB_SHCSR_SVCALLPENDED413,13486
#define SCB_SHCSR_BUSFAULTPENDED	SCB_SHCSR_BUSFAULTPENDED418,13682
#define SCB_SHCSR_MEMFAULTPENDED	SCB_SHCSR_MEMFAULTPENDED420,13790
#define SCB_SHCSR_USGFAULTPENDED	SCB_SHCSR_USGFAULTPENDED422,13886
#define SCB_SHCSR_SYSTICKACT	SCB_SHCSR_SYSTICKACT424,13973
#define SCB_SHCSR_PENDSVACT	SCB_SHCSR_PENDSVACT426,14055
#define SCB_SHCSR_MONITORACT	SCB_SHCSR_MONITORACT429,14179
#define SCB_SHCSR_SVCALLACT	SCB_SHCSR_SVCALLACT431,14252
#define SCB_SHCSR_USGFAULTACT	SCB_SHCSR_USGFAULTACT434,14389
#define SCB_SHCSR_BUSFAULTACT	SCB_SHCSR_BUSFAULTACT437,14521
#define SCB_SHCSR_MEMFAULTACT	SCB_SHCSR_MEMFAULTACT439,14622
#define SCB_CFSR_DIVBYZERO	SCB_CFSR_DIVBYZERO445,14841
#define SCB_CFSR_UNALIGNED	SCB_CFSR_UNALIGNED447,14926
#define SCB_CFSR_NOCP	SCB_CFSR_NOCP450,15056
#define SCB_CFSR_INVPC	SCB_CFSR_INVPC452,15132
#define SCB_CFSR_INVSTATE	SCB_CFSR_INVSTATE454,15210
#define SCB_CFSR_UNDEFINSTR	SCB_CFSR_UNDEFINSTR456,15300
#define SCB_CFSR_BFARVALID	SCB_CFSR_BFARVALID458,15402
#define SCB_CFSR_STKERR	SCB_CFSR_STKERR461,15549
#define SCB_CFSR_UNSTKERR	SCB_CFSR_UNSTKERR463,15654
#define SCB_CFSR_IMPRECISERR	SCB_CFSR_IMPRECISERR465,15736
#define SCB_CFSR_PRECISERR	SCB_CFSR_PRECISERR467,15817
#define SCB_CFSR_IBUSERR	SCB_CFSR_IBUSERR469,15892
#define SCB_CFSR_MMARVALID	SCB_CFSR_MMARVALID471,16004
#define SCB_CFSR_MSTKERR	SCB_CFSR_MSTKERR474,16160
#define SCB_CFSR_MUNSTKERR	SCB_CFSR_MUNSTKERR476,16276
#define SCB_CFSR_DACCVIOL	SCB_CFSR_DACCVIOL479,16402
#define SCB_CFSR_IACCVIOL	SCB_CFSR_IACCVIOL481,16489
#define SCB_HFSR_DEBUG_VT	SCB_HFSR_DEBUG_VT486,16647
#define SCB_HFSR_FORCED	SCB_HFSR_FORCED488,16717
#define SCB_HFSR_VECTTBL	SCB_HFSR_VECTTBL491,16844
#define SCB_CTR_FORMAT_SHIFT	SCB_CTR_FORMAT_SHIFT505,17326
#define SCB_CTR_FORMAT_MASK	SCB_CTR_FORMAT_MASK506,17358
#define SCB_CTR_CWG_SHIFT	SCB_CTR_CWG_SHIFT508,17427
#define SCB_CTR_CWG_MASK	SCB_CTR_CWG_MASK509,17457
#define SCB_CTR_ERG_SHIFT	SCB_CTR_ERG_SHIFT511,17529
#define SCB_CTR_ERG_MASK	SCB_CTR_ERG_MASK512,17559
#define SCB_CTR_DMINLINE_SHIFT	SCB_CTR_DMINLINE_SHIFT514,17671
#define SCB_CTR_DMINLINE_MASK	SCB_CTR_DMINLINE_MASK515,17705
#define SCB_CTR_IMINLINE_SHIFT	SCB_CTR_IMINLINE_SHIFT517,17829
#define SCB_CTR_IMINLINE_MASK	SCB_CTR_IMINLINE_MASK518,17862
#define SCB_CPACR_NONE	SCB_CPACR_NONE525,18028
#define SCB_CPACR_PRIV	SCB_CPACR_PRIV526,18075
#define SCB_CPACR_FULL	SCB_CPACR_FULL527,18131
#define SCB_CPACR_CP10	SCB_CPACR_CP10530,18235
#define SCB_CPACR_CP11	SCB_CPACR_CP11532,18328
struct scb_exception_stack_frame {scb_exception_stack_frame539,18465
	uint32_t r0;r0540,18500
	uint32_t r1;r1541,18514
	uint32_t r2;r2542,18528
	uint32_t r3;r3543,18542
	uint32_t r12;r12544,18556
	uint32_t lr;lr545,18571
	uint32_t pc;pc546,18585
	uint32_t xpsr;xpsr547,18599
#define SCB_GET_EXCEPTION_STACK_FRAME(SCB_GET_EXCEPTION_STACK_FRAME550,18643

../../../../libopencm3/include/libopencm3/cm3/systick.h,966
#define LIBOPENCM3_SYSTICK_HLIBOPENCM3_SYSTICK_H56,2344
#define STK_CSR	STK_CSR66,2646
#define STK_RVR	STK_RVR76,3028
#define STK_CVR	STK_CVR83,3258
#define STK_CALIB	STK_CALIB90,3520
#define STK_CSR_COUNTFLAG	STK_CSR_COUNTFLAG101,3800
#define STK_CSR_CLKSOURCE_LSB	STK_CSR_CLKSOURCE_LSB103,3838
#define STK_CSR_CLKSOURCE	STK_CSR_CLKSOURCE109,4110
#define STK_CSR_CLKSOURCE_EXT	STK_CSR_CLKSOURCE_EXT116,4286
#define STK_CSR_CLKSOURCE_AHB	STK_CSR_CLKSOURCE_AHB117,4346
#define STK_CSR_CLKSOURCE_AHB_DIV8	STK_CSR_CLKSOURCE_AHB_DIV8119,4412
#define STK_CSR_CLKSOURCE_AHB	STK_CSR_CLKSOURCE_AHB120,4476
#define STK_CSR_TICKINT	STK_CSR_TICKINT125,4601
#define STK_CSR_ENABLE	STK_CSR_ENABLE127,4666
#define STK_RVR_RELOAD	STK_RVR_RELOAD134,4797
#define STK_CVR_CURRENT	STK_CVR_CURRENT143,4942
#define STK_CALIB_NOREF	STK_CALIB_NOREF158,5373
#define STK_CALIB_SKEW	STK_CALIB_SKEW165,5619
#define STK_CALIB_TENMS	STK_CALIB_TENMS173,5942

../../../../libopencm3/include/libopencm3/cm3/vector.h,1093
#define LIBOPENCM3_VECTOR_HLIBOPENCM3_VECTOR_H38,1424
typedef void (*vector_table_entry_t)(void);vector_table_entry_t45,1649
typedef struct {__anoned70ba95010847,1694
	unsigned int *initial_sp_value; /**< Initial stack pointer value. */initial_sp_value48,1711
	vector_table_entry_t reset;reset49,1781
	vector_table_entry_t nmi;nmi50,1810
	vector_table_entry_t hard_fault;hard_fault51,1837
	vector_table_entry_t memory_manage_fault; /* not in CM0 */memory_manage_fault52,1871
	vector_table_entry_t bus_fault;           /* not in CM0 */bus_fault53,1931
	vector_table_entry_t usage_fault;         /* not in CM0 */usage_fault54,1991
	vector_table_entry_t reserved_x001c[4];reserved_x001c55,2051
	vector_table_entry_t sv_call;sv_call56,2092
	vector_table_entry_t debug_monitor;       /* not in CM0 */debug_monitor57,2123
	vector_table_entry_t reserved_x0034;reserved_x003458,2183
	vector_table_entry_t pend_sv;pend_sv59,2221
	vector_table_entry_t systick;systick60,2252
	vector_table_entry_t irq[NVIC_IRQ_COUNT];irq61,2283
} vector_table_t;vector_table_t62,2326

../../../../libopencm3/include/libopencm3/cm3/fpb.h,909
#define LIBOPENCM3_CM3_FPB_HLIBOPENCM3_CM3_FPB_H21,823
#define FPB_CTRL	FPB_CTRL39,1326
#define FPB_REMAP	FPB_REMAP42,1403
#define FPB_COMP	FPB_COMP45,1486
#define FPB_LSR	FPB_LSR48,1587
#define FPB_LAR	FPB_LAR50,1703
#define FPB_CTRL_NUM_CODE2_MASK	FPB_CTRL_NUM_CODE2_MASK59,1927
#define FPB_CTRL_NUM_LIT_MASK	FPB_CTRL_NUM_LIT_MASK61,1973
#define FPB_CTRL_NUM_CODE1_MASK	FPB_CTRL_NUM_CODE1_MASK63,2016
#define FPB_CTRL_KEY	FPB_CTRL_KEY67,2089
#define FPB_CTRL_ENABLE	FPB_CTRL_ENABLE69,2122
#define FPB_COMP_REPLACE_REMAP	FPB_COMP_REPLACE_REMAP77,2332
#define FPB_COMP_REPLACE_BREAK_LOWER	FPB_COMP_REPLACE_BREAK_LOWER78,2376
#define FPB_COMP_REPLACE_BREAK_UPPER	FPB_COMP_REPLACE_BREAK_UPPER79,2425
#define FPB_COMP_REPLACE_BREAK_BOTH	FPB_COMP_REPLACE_BREAK_BOTH80,2474
#define FPB_COMP_REPLACE_MASK	FPB_COMP_REPLACE_MASK81,2522
#define FPB_COMP_ENABLE	FPB_COMP_ENABLE89,2625

../../../../libopencm3/include/libopencm3/cm3/mpu.h,2075
#define LIBOPENCM3_MPU_HLIBOPENCM3_MPU_H38,1245
#define MPU_TYPE	MPU_TYPE49,1581
#define MPU_CTRL	MPU_CTRL50,1659
#define MPU_RNR	MPU_RNR51,1737
#define MPU_RBAR	MPU_RBAR52,1814
#define MPU_RASR	MPU_RASR53,1892
#define MPU_TYPE_IREGION_LSB	MPU_TYPE_IREGION_LSB63,2280
#define MPU_TYPE_IREGION	MPU_TYPE_IREGION64,2313
#define MPU_TYPE_DREGION_LSB	MPU_TYPE_DREGION_LSB65,2439
#define MPU_TYPE_DREGION	MPU_TYPE_DREGION66,2471
#define MPU_TYPE_SEPARATE	MPU_TYPE_SEPARATE67,2569
#define MPU_CTRL_PRIVDEFENA	MPU_CTRL_PRIVDEFENA74,2829
#define MPU_CTRL_HFNMIENA	MPU_CTRL_HFNMIENA75,2911
#define MPU_CTRL_ENABLE	MPU_CTRL_ENABLE76,3011
#define MPU_RNR_REGION_LSB	MPU_RNR_REGION_LSB83,3200
#define MPU_RNR_REGION	MPU_RNR_REGION84,3230
#define MPU_RBAR_ADDR	MPU_RBAR_ADDR92,3565
#define MPU_RBAR_VALID	MPU_RBAR_VALID93,3600
#define MPU_RBAR_REGION_LSB	MPU_RBAR_REGION_LSB94,3705
#define MPU_RBAR_REGION	MPU_RBAR_REGION95,3736
#define MPU_RASR_ATTRS_LSB	MPU_RASR_ATTRS_LSB102,3992
#define MPU_RASR_ATTRS	MPU_RASR_ATTRS103,4023
#define MPU_RASR_SRD_LSB	MPU_RASR_SRD_LSB104,4104
#define MPU_RASR_SRD	MPU_RASR_SRD105,4132
#define MPU_RASR_SIZE_LSB	MPU_RASR_SIZE_LSB106,4213
#define MPU_RASR_SIZE	MPU_RASR_SIZE107,4242
#define MPU_RASR_ENABLE	MPU_RASR_ENABLE108,4314
#define MPU_RASR_ATTR_XN	MPU_RASR_ATTR_XN115,4509
#define MPU_RASR_ATTR_AP	MPU_RASR_ATTR_AP116,4567
#define MPU_RASR_ATTR_AP_PNO_UNO	MPU_RASR_ATTR_AP_PNO_UNO117,4635
#define MPU_RASR_ATTR_AP_PRW_UNO	MPU_RASR_ATTR_AP_PRW_UNO118,4709
#define MPU_RASR_ATTR_AP_PRW_URO	MPU_RASR_ATTR_AP_PRW_URO119,4783
#define MPU_RASR_ATTR_AP_PRW_URW	MPU_RASR_ATTR_AP_PRW_URW120,4857
#define MPU_RASR_ATTR_AP_PRO_UNO	MPU_RASR_ATTR_AP_PRO_UNO121,4931
#define MPU_RASR_ATTR_AP_PRO_URO	MPU_RASR_ATTR_AP_PRO_URO122,5005
#define MPU_RASR_ATTR_TEX	MPU_RASR_ATTR_TEX123,5079
#define MPU_RASR_ATTR_S	MPU_RASR_ATTR_S124,5163
#define MPU_RASR_ATTR_C	MPU_RASR_ATTR_C125,5217
#define MPU_RASR_ATTR_B	MPU_RASR_ATTR_B126,5271
#define MPU_RASR_ATTR_SCB	MPU_RASR_ATTR_SCB127,5326

../../../../libopencm3/include/libopencm3/cm3/doc-cm3.h,0

../../../../libopencm3/include/libopencm3/cm3/common.h,1806
#define LIBOPENCM3_CM3_COMMON_HLIBOPENCM3_CM3_COMMON_H21,816
# define BEGIN_DECLS BEGIN_DECLS25,909
# define END_DECLS END_DECLS26,943
#define BEGIN_DECLS BEGIN_DECLS29,1021
#define END_DECLS END_DECLS30,1047
# define BEGIN_DECLSBEGIN_DECLS33,1102
# define END_DECLSEND_DECLS34,1123
#		define LIBOPENCM3_DEPRECATED(LIBOPENCM3_DEPRECATED41,1303
#		define LIBOPENCM3_DEPRECATED(LIBOPENCM3_DEPRECATED43,1376
#	define LIBOPENCM3_DEPRECATED(LIBOPENCM3_DEPRECATED46,1453
#define MMIO8(MMIO851,1524
#define MMIO16(MMIO1652,1551
#define MMIO32(MMIO3253,1579
#define MMIO64(MMIO6454,1607
#define BBIO_SRAM(BBIO_SRAM56,1636
#define BBIO_PERIPH(BBIO_PERIPH59,1721
#define MMIO8(MMIO867,1907
#define MMIO16(MMIO1668,1958
#define MMIO32(MMIO3269,2011
#define MMIO64(MMIO6470,2064
#define BBIO_SRAM(BBIO_SRAM73,2164
#define BBIO_PERIPH(BBIO_PERIPH76,2265
#define BIT0 BIT081,2404
#define BIT1 BIT182,2425
#define BIT2 BIT283,2446
#define BIT3 BIT384,2467
#define BIT4 BIT485,2488
#define BIT5 BIT586,2509
#define BIT6 BIT687,2530
#define BIT7 BIT788,2551
#define BIT8 BIT889,2572
#define BIT9 BIT990,2593
#define BIT10 BIT1091,2614
#define BIT11 BIT1192,2636
#define BIT12 BIT1293,2658
#define BIT13 BIT1394,2680
#define BIT14 BIT1495,2702
#define BIT15 BIT1596,2724
#define BIT16 BIT1697,2746
#define BIT17 BIT1798,2768
#define BIT18 BIT1899,2790
#define BIT19 BIT19100,2812
#define BIT20 BIT20101,2834
#define BIT21 BIT21102,2856
#define BIT22 BIT22103,2878
#define BIT23 BIT23104,2900
#define BIT24 BIT24105,2922
#define BIT25 BIT25106,2944
#define BIT26 BIT26107,2966
#define BIT27 BIT27108,2988
#define BIT28 BIT28109,3010
#define BIT29 BIT29110,3032
#define BIT30 BIT30111,3054
#define BIT31 BIT31112,3076

../../../../libopencm3/include/libopencm3/cm3/assert.h,420
#define LIBOPENCM3_CM3_ASSERT_HLIBOPENCM3_CM3_ASSERT_H49,1656
#define CM3_LIKELY(CM3_LIKELY53,1725
# define cm3_assert(cm3_assert56,1797
# define cm3_assert_not_reached(cm3_assert_not_reached57,1831
#  define cm3_assert(cm3_assert60,1915
#  define cm3_assert_not_reached(cm3_assert_not_reached69,2124
#  define cm3_assert(cm3_assert86,2729
#  define cm3_assert_not_reached(cm3_assert_not_reached102,3306

../../../../libopencm3/include/libopencm3/docmain.dox,0

../../../../libopencm3/include/libopencm3/lpc13xx/memorymap.h,926
#define LPC13XX_MEMORYMAP_HLPC13XX_MEMORYMAP_H21,812
#define PERIPH_BASE_APB	PERIPH_BASE_APB28,990
#define PERIPH_BASE_AHB	PERIPH_BASE_AHB29,1030
#define I2C_BASE	I2C_BASE34,1116
#define WDT_BASE	WDT_BASE35,1163
#define UART_BASE	UART_BASE36,1210
#define TIMER0_16BIT_BASE	TIMER0_16BIT_BASE37,1258
#define TIMER1_16BIT_BASE	TIMER1_16BIT_BASE38,1313
#define TIMER0_32BIT_BASE	TIMER0_32BIT_BASE39,1368
#define TIMER1_32BIT_BASE	TIMER1_32BIT_BASE40,1423
#define ADC_BASE	ADC_BASE41,1478
#define USB_BASE	USB_BASE42,1525
#define PMU_BASE	PMU_BASE44,1642
#define FLASH_BASE	FLASH_BASE45,1689
#define SSP_BASE	SSP_BASE46,1738
#define IOCONFIG_BASE	IOCONFIG_BASE47,1785
#define SYSCTRL_BASE	SYSCTRL_BASE48,1837
#define GPIO_PIO0_BASE	GPIO_PIO0_BASE52,1969
#define GPIO_PIO1_BASE	GPIO_PIO1_BASE53,2022
#define GPIO_PIO2_BASE	GPIO_PIO2_BASE54,2075
#define GPIO_PIO3_BASE	GPIO_PIO3_BASE55,2128

../../../../libopencm3/include/libopencm3/lpc13xx/nvic.h,2795
#define LIBOPENCM3_LPC13xx_NVIC_HLIBOPENCM3_LPC13xx_NVIC_H7,178
#define NVIC_PIO0_0_IRQ NVIC_PIO0_0_IRQ16,360
#define NVIC_PIO0_1_IRQ NVIC_PIO0_1_IRQ17,386
#define NVIC_PIO0_2_IRQ NVIC_PIO0_2_IRQ18,412
#define NVIC_PIO0_3_IRQ NVIC_PIO0_3_IRQ19,438
#define NVIC_PIO0_4_IRQ NVIC_PIO0_4_IRQ20,464
#define NVIC_PIO0_5_IRQ NVIC_PIO0_5_IRQ21,490
#define NVIC_PIO0_6_IRQ NVIC_PIO0_6_IRQ22,516
#define NVIC_PIO0_7_IRQ NVIC_PIO0_7_IRQ23,542
#define NVIC_PIO0_8_IRQ NVIC_PIO0_8_IRQ24,568
#define NVIC_PIO0_9_IRQ NVIC_PIO0_9_IRQ25,594
#define NVIC_PIO0_10_IRQ NVIC_PIO0_10_IRQ26,620
#define NVIC_PIO0_11_IRQ NVIC_PIO0_11_IRQ27,648
#define NVIC_PIO1_0_IRQ NVIC_PIO1_0_IRQ28,676
#define NVIC_PIO1_1_IRQ NVIC_PIO1_1_IRQ29,703
#define NVIC_PIO1_2_IRQ NVIC_PIO1_2_IRQ30,730
#define NVIC_PIO1_3_IRQ NVIC_PIO1_3_IRQ31,757
#define NVIC_PIO1_4_IRQ NVIC_PIO1_4_IRQ32,784
#define NVIC_PIO1_5_IRQ NVIC_PIO1_5_IRQ33,811
#define NVIC_PIO1_6_IRQ NVIC_PIO1_6_IRQ34,838
#define NVIC_PIO1_7_IRQ NVIC_PIO1_7_IRQ35,865
#define NVIC_PIO1_8_IRQ NVIC_PIO1_8_IRQ36,892
#define NVIC_PIO1_9_IRQ NVIC_PIO1_9_IRQ37,919
#define NVIC_PIO1_10_IRQ NVIC_PIO1_10_IRQ38,946
#define NVIC_PIO1_11_IRQ NVIC_PIO1_11_IRQ39,974
#define NVIC_PIO2_0_IRQ NVIC_PIO2_0_IRQ40,1002
#define NVIC_PIO2_1_IRQ NVIC_PIO2_1_IRQ41,1029
#define NVIC_PIO2_2_IRQ NVIC_PIO2_2_IRQ42,1056
#define NVIC_PIO2_3_IRQ NVIC_PIO2_3_IRQ43,1083
#define NVIC_PIO2_4_IRQ NVIC_PIO2_4_IRQ44,1110
#define NVIC_PIO2_5_IRQ NVIC_PIO2_5_IRQ45,1137
#define NVIC_PIO2_6_IRQ NVIC_PIO2_6_IRQ46,1164
#define NVIC_PIO2_7_IRQ NVIC_PIO2_7_IRQ47,1191
#define NVIC_PIO2_8_IRQ NVIC_PIO2_8_IRQ48,1218
#define NVIC_PIO2_9_IRQ NVIC_PIO2_9_IRQ49,1245
#define NVIC_PIO2_10_IRQ NVIC_PIO2_10_IRQ50,1272
#define NVIC_PIO2_11_IRQ NVIC_PIO2_11_IRQ51,1300
#define NVIC_PIO3_0_IRQ NVIC_PIO3_0_IRQ52,1328
#define NVIC_PIO3_1_IRQ NVIC_PIO3_1_IRQ53,1355
#define NVIC_PIO3_2_IRQ NVIC_PIO3_2_IRQ54,1382
#define NVIC_PIO3_3_IRQ NVIC_PIO3_3_IRQ55,1409
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ56,1436
#define NVIC_CT16B0_IRQ NVIC_CT16B0_IRQ57,1461
#define NVIC_CT16B1_IRQ NVIC_CT16B1_IRQ58,1488
#define NVIC_CT32B0_IRQ NVIC_CT32B0_IRQ59,1515
#define NVIC_CT32B1_IRQ NVIC_CT32B1_IRQ60,1542
#define NVIC_SSP0_IRQ NVIC_SSP0_IRQ61,1569
#define NVIC_UART_IRQ NVIC_UART_IRQ62,1594
#define NVIC_USB_IRQ NVIC_USB_IRQ63,1619
#define NVIC_USB_FIQ_IRQ NVIC_USB_FIQ_IRQ64,1643
#define NVIC_ADC_IRQ NVIC_ADC_IRQ65,1671
#define NVIC_WDT_IRQ NVIC_WDT_IRQ66,1695
#define NVIC_BOD_IRQ NVIC_BOD_IRQ67,1719
#define NVIC_PIO3_IRQ NVIC_PIO3_IRQ68,1743
#define NVIC_PIO2_IRQ NVIC_PIO2_IRQ69,1768
#define NVIC_PIO1_IRQ NVIC_PIO1_IRQ70,1793
#define NVIC_SSP1_IRQ NVIC_SSP1_IRQ71,1818
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT73,1844

../../../../libopencm3/include/libopencm3/lpc13xx/doc-lpc13xx.h,0

../../../../libopencm3/include/libopencm3/lpc13xx/gpio.h,1800
#define LPC13XX_GPIO_HLPC13XX_GPIO_H37,1117
#define GPIO0	GPIO045,1349
#define GPIO1	GPIO146,1381
#define GPIO2	GPIO247,1413
#define GPIO3	GPIO348,1445
#define GPIO_DATA(GPIO_DATA53,1597
#define GPIO0_DATA	GPIO0_DATA54,1647
#define GPIO1_DATA	GPIO1_DATA55,1685
#define GPIO2_DATA	GPIO2_DATA56,1723
#define GPIO3_DATA	GPIO3_DATA57,1761
#define GPIO_DIR(GPIO_DIR60,1847
#define GPIO0_DIR	GPIO0_DIR61,1894
#define GPIO1_DIR	GPIO1_DIR62,1930
#define GPIO2_DIR	GPIO2_DIR63,1966
#define GPIO3_DIR	GPIO3_DIR64,2002
#define GPIO_IS(GPIO_IS67,2086
#define GPIO0_IS	GPIO0_IS68,2132
#define GPIO1_IS	GPIO1_IS69,2166
#define GPIO2_IS	GPIO2_IS70,2200
#define GPIO3_IS	GPIO3_IS71,2234
#define GPIO_IBE(GPIO_IBE74,2328
#define GPIO0_IBE	GPIO0_IBE75,2375
#define GPIO1_IBE	GPIO1_IBE76,2411
#define GPIO2_IBE	GPIO2_IBE77,2447
#define GPIO3_IBE	GPIO3_IBE78,2483
#define GPIO_IEV(GPIO_IEV81,2568
#define GPIO0_IEV	GPIO0_IEV82,2615
#define GPIO1_IEV	GPIO1_IEV83,2651
#define GPIO2_IEV	GPIO2_IEV84,2687
#define GPIO3_IEV	GPIO3_IEV85,2723
#define GPIO_IE(GPIO_IE88,2806
#define GPIO0_IE	GPIO0_IE89,2852
#define GPIO1_IE	GPIO1_IE90,2886
#define GPIO2_IE	GPIO2_IE91,2920
#define GPIO3_IE	GPIO3_IE92,2954
#define GPIO_IRS(GPIO_IRS96,3101
#define GPIO0_IRS	GPIO0_IRS97,3148
#define GPIO1_IRS	GPIO1_IRS98,3184
#define GPIO2_IRS	GPIO2_IRS99,3220
#define GPIO3_IRS	GPIO3_IRS100,3256
#define GPIO_MIS(GPIO_MIS103,3349
#define GPIO0_MIS	GPIO0_MIS104,3396
#define GPIO1_MIS	GPIO1_MIS105,3432
#define GPIO2_MIS	GPIO2_MIS106,3468
#define GPIO3_MIS	GPIO3_MIS107,3504
#define GPIO_IC(GPIO_IC110,3588
#define GPIO0_IC	GPIO0_IC111,3634
#define GPIO1_IC	GPIO1_IC112,3668
#define GPIO2_IC	GPIO2_IC113,3702
#define GPIO3_IC	GPIO3_IC114,3736

../../../../libopencm3/include/libopencm3/lpc13xx/irq.json,2158
        "0": "pio0_0", 03,16
        "1": "pio0_1", 14,40
        "2": "pio0_2", 25,64
        "3": "pio0_3", 36,88
        "4": "pio0_4", 47,112
        "5": "pio0_5", 58,136
        "6": "pio0_6", 69,160
        "7": "pio0_7", 710,184
        "8": "pio0_8", 811,208
        "9": "pio0_9", 912,232
        "10": "pio0_10", 1013,256
        "11": "pio0_11", 1114,282
        "12": "pio1_0", 1215,308
        "13": "pio1_1", 1316,333
        "14": "pio1_2", 1417,358
        "15": "pio1_3", 1518,383
        "16": "pio1_4", 1619,408
        "17": "pio1_5", 1720,433
        "18": "pio1_6", 1821,458
        "19": "pio1_7", 1922,483
        "20": "pio1_8", 2023,508
        "21": "pio1_9", 2124,533
        "22": "pio1_10", 2225,558
        "23": "pio1_11", 2326,584
        "24": "pio2_0", 2427,610
        "25": "pio2_1", 2528,635
        "26": "pio2_2", 2629,660
        "27": "pio2_3", 2730,685
        "28": "pio2_4", 2831,710
        "29": "pio2_5", 2932,735
        "30": "pio2_6", 3033,760
        "31": "pio2_7", 3134,785
        "32": "pio2_8", 3235,810
        "33": "pio2_9", 3336,835
        "34": "pio2_10", 3437,860
        "35": "pio2_11", 3538,886
        "36": "pio3_0", 3639,912
        "37": "pio3_1", 3740,937
        "38": "pio3_2", 3841,962
        "39": "pio3_3", 3942,987
        "40": "i2c0", 4043,1012
        "41": "ct16b0", 4144,1035
        "42": "ct16b1", 4245,1060
        "43": "ct32b0", 4346,1085
        "44": "ct32b1", 4447,1110
        "45": "ssp0", 4548,1135
        "46": "uart", 4649,1158
        "47": "usb", 4750,1181
        "48": "usb_fiq", 4851,1203
        "49": "adc", 4952,1229
        "50": "wdt", 5053,1251
        "51": "bod", 5154,1273
        "53": "pio3", 5355,1295
        "54": "pio2", 5456,1318
        "55": "pio1", 5557,1341
        "56": "ssp1"5658,1364
    "irqs": {irqs2,2
    "partname_humanreadable": "LPC 13xx series", partname_humanreadable60,1393
    "partname_doxygen": "LPC13xx", partname_doxygen61,1443
    "includeguard": "LIBOPENCM3_LPC13xx_NVIC_H"includeguard62,1479

../../../../libopencm3/include/libopencm3/lpc43xx/creg.h,9476
#define LPC43XX_CREG_HLPC43XX_CREG_H36,1135
#define CREG_CREG0 CREG_CREG049,1417
#define CREG_M4MEMMAP CREG_M4MEMMAP52,1519
#define CREG_CREG1 CREG_CREG155,1622
#define CREG_CREG2 CREG_CREG258,1725
#define CREG_CREG3 CREG_CREG361,1828
#define CREG_CREG4 CREG_CREG464,1931
#define CREG_CREG5 CREG_CREG567,2034
#define CREG_DMAMUX CREG_DMAMUX70,2126
#define CREG_FLASHCFGA CREG_FLASHCFGA73,2257
#define CREG_FLASHCFGB CREG_FLASHCFGB76,2388
#define CREG_ETBCFG CREG_ETBCFG79,2483
#define CREG_CREG6 CREG_CREG685,2681
#define CREG_M4TXEVENT CREG_M4TXEVENT88,2781
#define CREG_CHIPID CREG_CHIPID91,2897
#define CREG_M0TXEVENT CREG_M0TXEVENT94,2997
#define CREG_M0APPMEMMAP CREG_M0APPMEMMAP97,3099
#define CREG_USB0FLADJ CREG_USB0FLADJ100,3206
#define CREG_USB1FLADJ CREG_USB1FLADJ103,3313
#define CREG_CREG0_EN1KHZ_SHIFT CREG_CREG0_EN1KHZ_SHIFT108,3484
#define CREG_CREG0_EN1KHZ CREG_CREG0_EN1KHZ109,3520
#define CREG_CREG0_EN32KHZ_SHIFT CREG_CREG0_EN32KHZ_SHIFT112,3614
#define CREG_CREG0_EN32KHZ CREG_CREG0_EN32KHZ113,3651
#define CREG_CREG0_RESET32KHZ_SHIFT CREG_CREG0_RESET32KHZ_SHIFT116,3753
#define CREG_CREG0_RESET32KHZ CREG_CREG0_RESET32KHZ117,3793
#define CREG_CREG0_PD32KHZ_SHIFT CREG_CREG0_PD32KHZ_SHIFT120,3895
#define CREG_CREG0_PD32KHZ CREG_CREG0_PD32KHZ121,3932
#define CREG_CREG0_USB0PHY_SHIFT CREG_CREG0_USB0PHY_SHIFT124,4030
#define CREG_CREG0_USB0PHY CREG_CREG0_USB0PHY125,4067
#define CREG_CREG0_ALARMCTRL_SHIFT CREG_CREG0_ALARMCTRL_SHIFT128,4173
#define CREG_CREG0_ALARMCTRL_MASK CREG_CREG0_ALARMCTRL_MASK129,4212
#define CREG_CREG0_ALARMCTRL(CREG_CREG0_ALARMCTRL130,4282
#define CREG_CREG0_BODLVL1_SHIFT CREG_CREG0_BODLVL1_SHIFT133,4406
#define CREG_CREG0_BODLVL1_MASK CREG_CREG0_BODLVL1_MASK134,4443
#define CREG_CREG0_BODLVL1(CREG_CREG0_BODLVL1135,4509
#define CREG_CREG0_BODLVL2_SHIFT CREG_CREG0_BODLVL2_SHIFT138,4624
#define CREG_CREG0_BODLVL2_MASK CREG_CREG0_BODLVL2_MASK139,4662
#define CREG_CREG0_BODLVL2(CREG_CREG0_BODLVL2140,4728
#define CREG_CREG0_SAMPLECTRL_SHIFT CREG_CREG0_SAMPLECTRL_SHIFT143,4843
#define CREG_CREG0_SAMPLECTRL_MASK CREG_CREG0_SAMPLECTRL_MASK144,4884
#define CREG_CREG0_SAMPLECTRL(CREG_CREG0_SAMPLECTRL145,4956
#define CREG_CREG0_WAKEUP0CTRL_SHIFT CREG_CREG0_WAKEUP0CTRL_SHIFT148,5079
#define CREG_CREG0_WAKEUP0CTRL_MASK CREG_CREG0_WAKEUP0CTRL_MASK149,5121
#define CREG_CREG0_WAKEUP0CTRL(CREG_CREG0_WAKEUP0CTRL150,5195
#define CREG_CREG0_WAKEUP1CTRL_SHIFT CREG_CREG0_WAKEUP1CTRL_SHIFT153,5320
#define CREG_CREG0_WAKEUP1CTRL_MASK CREG_CREG0_WAKEUP1CTRL_MASK154,5362
#define CREG_CREG0_WAKEUP1CTRL(CREG_CREG0_WAKEUP1CTRL155,5436
#define CREG_M4MEMMAP_M4MAP_SHIFT CREG_M4MEMMAP_M4MAP_SHIFT160,5651
#define CREG_M4MEMMAP_M4MAP_MASK CREG_M4MEMMAP_M4MAP_MASK161,5690
#define CREG_M4MEMMAP_M4MAP(CREG_M4MEMMAP_M4MAP162,5762
#define CREG_CREG5_M4TAPSEL_SHIFT CREG_CREG5_M4TAPSEL_SHIFT167,5945
#define CREG_CREG5_M4TAPSEL CREG_CREG5_M4TAPSEL168,5983
#define CREG_CREG5_M0APPTAPSEL_SHIFT CREG_CREG5_M0APPTAPSEL_SHIFT171,6102
#define CREG_CREG5_M0APPTAPSEL CREG_CREG5_M0APPTAPSEL172,6143
#define CREG_DMAMUX_DMAMUXPER0_SHIFT CREG_DMAMUX_DMAMUXPER0_SHIFT177,6356
#define CREG_DMAMUX_DMAMUXPER0_MASK CREG_DMAMUX_DMAMUXPER0_MASK178,6397
#define CREG_DMAMUX_DMAMUXPER0(CREG_DMAMUX_DMAMUXPER0179,6471
#define CREG_DMAMUX_DMAMUXPER1_SHIFT CREG_DMAMUX_DMAMUXPER1_SHIFT182,6619
#define CREG_DMAMUX_DMAMUXPER1_MASK CREG_DMAMUX_DMAMUXPER1_MASK183,6660
#define CREG_DMAMUX_DMAMUXPER1(CREG_DMAMUX_DMAMUXPER1184,6734
#define CREG_DMAMUX_DMAMUXPER2_SHIFT CREG_DMAMUX_DMAMUXPER2_SHIFT187,6882
#define CREG_DMAMUX_DMAMUXPER2_MASK CREG_DMAMUX_DMAMUXPER2_MASK188,6923
#define CREG_DMAMUX_DMAMUXPER2(CREG_DMAMUX_DMAMUXPER2189,6997
#define CREG_DMAMUX_DMAMUXPER3_SHIFT CREG_DMAMUX_DMAMUXPER3_SHIFT192,7145
#define CREG_DMAMUX_DMAMUXPER3_MASK CREG_DMAMUX_DMAMUXPER3_MASK193,7186
#define CREG_DMAMUX_DMAMUXPER3(CREG_DMAMUX_DMAMUXPER3194,7260
#define CREG_DMAMUX_DMAMUXPER4_SHIFT CREG_DMAMUX_DMAMUXPER4_SHIFT197,7408
#define CREG_DMAMUX_DMAMUXPER4_MASK CREG_DMAMUX_DMAMUXPER4_MASK198,7449
#define CREG_DMAMUX_DMAMUXPER4(CREG_DMAMUX_DMAMUXPER4199,7523
#define CREG_DMAMUX_DMAMUXPER5_SHIFT CREG_DMAMUX_DMAMUXPER5_SHIFT202,7671
#define CREG_DMAMUX_DMAMUXPER5_MASK CREG_DMAMUX_DMAMUXPER5_MASK203,7713
#define CREG_DMAMUX_DMAMUXPER5(CREG_DMAMUX_DMAMUXPER5204,7787
#define CREG_DMAMUX_DMAMUXPER6_SHIFT CREG_DMAMUX_DMAMUXPER6_SHIFT207,7935
#define CREG_DMAMUX_DMAMUXPER6_MASK CREG_DMAMUX_DMAMUXPER6_MASK208,7977
#define CREG_DMAMUX_DMAMUXPER6(CREG_DMAMUX_DMAMUXPER6209,8051
#define CREG_DMAMUX_DMAMUXPER7_SHIFT CREG_DMAMUX_DMAMUXPER7_SHIFT212,8199
#define CREG_DMAMUX_DMAMUXPER7_MASK CREG_DMAMUX_DMAMUXPER7_MASK213,8241
#define CREG_DMAMUX_DMAMUXPER7(CREG_DMAMUX_DMAMUXPER7214,8315
#define CREG_DMAMUX_DMAMUXPER8_SHIFT CREG_DMAMUX_DMAMUXPER8_SHIFT217,8463
#define CREG_DMAMUX_DMAMUXPER8_MASK CREG_DMAMUX_DMAMUXPER8_MASK218,8505
#define CREG_DMAMUX_DMAMUXPER8(CREG_DMAMUX_DMAMUXPER8219,8579
#define CREG_DMAMUX_DMAMUXPER9_SHIFT CREG_DMAMUX_DMAMUXPER9_SHIFT222,8727
#define CREG_DMAMUX_DMAMUXPER9_MASK CREG_DMAMUX_DMAMUXPER9_MASK223,8769
#define CREG_DMAMUX_DMAMUXPER9(CREG_DMAMUX_DMAMUXPER9224,8843
#define CREG_DMAMUX_DMAMUXPER10_SHIFT CREG_DMAMUX_DMAMUXPER10_SHIFT227,8993
#define CREG_DMAMUX_DMAMUXPER10_MASK CREG_DMAMUX_DMAMUXPER10_MASK228,9036
#define CREG_DMAMUX_DMAMUXPER10(CREG_DMAMUX_DMAMUXPER10229,9112
#define CREG_DMAMUX_DMAMUXPER11_SHIFT CREG_DMAMUX_DMAMUXPER11_SHIFT232,9264
#define CREG_DMAMUX_DMAMUXPER11_MASK CREG_DMAMUX_DMAMUXPER11_MASK233,9307
#define CREG_DMAMUX_DMAMUXPER11(CREG_DMAMUX_DMAMUXPER11234,9383
#define CREG_DMAMUX_DMAMUXPER12_SHIFT CREG_DMAMUX_DMAMUXPER12_SHIFT237,9535
#define CREG_DMAMUX_DMAMUXPER12_MASK CREG_DMAMUX_DMAMUXPER12_MASK238,9578
#define CREG_DMAMUX_DMAMUXPER12(CREG_DMAMUX_DMAMUXPER12239,9654
#define CREG_DMAMUX_DMAMUXPER13_SHIFT CREG_DMAMUX_DMAMUXPER13_SHIFT242,9806
#define CREG_DMAMUX_DMAMUXPER13_MASK CREG_DMAMUX_DMAMUXPER13_MASK243,9849
#define CREG_DMAMUX_DMAMUXPER13(CREG_DMAMUX_DMAMUXPER13244,9925
#define CREG_DMAMUX_DMAMUXPER14_SHIFT CREG_DMAMUX_DMAMUXPER14_SHIFT247,10077
#define CREG_DMAMUX_DMAMUXPER14_MASK CREG_DMAMUX_DMAMUXPER14_MASK248,10120
#define CREG_DMAMUX_DMAMUXPER14(CREG_DMAMUX_DMAMUXPER14249,10196
#define CREG_DMAMUX_DMAMUXPER15_SHIFT CREG_DMAMUX_DMAMUXPER15_SHIFT252,10348
#define CREG_DMAMUX_DMAMUXPER15_MASK CREG_DMAMUX_DMAMUXPER15_MASK253,10391
#define CREG_DMAMUX_DMAMUXPER15(CREG_DMAMUX_DMAMUXPER15254,10467
#define CREG_FLASHCFGA_FLASHTIM_SHIFT CREG_FLASHCFGA_FLASHTIM_SHIFT260,10744
#define CREG_FLASHCFGA_FLASHTIM_MASK CREG_FLASHCFGA_FLASHTIM_MASK261,10787
#define CREG_FLASHCFGA_FLASHTIM(CREG_FLASHCFGA_FLASHTIM262,10863
#define CREG_FLASHCFGA_POW_SHIFT CREG_FLASHCFGA_POW_SHIFT265,10976
#define CREG_FLASHCFGA_POW CREG_FLASHCFGA_POW266,11014
#define CREG_FLASHCFGB_FLASHTIM_SHIFT CREG_FLASHCFGB_FLASHTIM_SHIFT272,11276
#define CREG_FLASHCFGB_FLASHTIM_MASK CREG_FLASHCFGB_FLASHTIM_MASK273,11319
#define CREG_FLASHCFGB_FLASHTIM(CREG_FLASHCFGB_FLASHTIM274,11395
#define CREG_FLASHCFGB_POW_SHIFT CREG_FLASHCFGB_POW_SHIFT277,11508
#define CREG_FLASHCFGB_POW CREG_FLASHCFGB_POW278,11546
#define CREG_ETBCFG_ETB_SHIFT CREG_ETBCFG_ETB_SHIFT283,11709
#define CREG_ETBCFG_ETB CREG_ETBCFG_ETB284,11743
#define CREG_CREG6_ETHMODE_SHIFT CREG_CREG6_ETHMODE_SHIFT290,11964
#define CREG_CREG6_ETHMODE_MASK CREG_CREG6_ETHMODE_MASK291,12001
#define CREG_CREG6_ETHMODE(CREG_CREG6_ETHMODE292,12067
#define CREG_CREG6_CTOUTCTRL_SHIFT CREG_CREG6_CTOUTCTRL_SHIFT295,12194
#define CREG_CREG6_CTOUTCTRL CREG_CREG6_CTOUTCTRL296,12233
#define CREG_CREG6_I2S0_TX_SCK_IN_SEL_SHIFT CREG_CREG6_I2S0_TX_SCK_IN_SEL_SHIFT299,12348
#define CREG_CREG6_I2S0_TX_SCK_IN_SEL CREG_CREG6_I2S0_TX_SCK_IN_SEL300,12397
#define CREG_CREG6_I2S0_RX_SCK_IN_SEL_SHIFT CREG_CREG6_I2S0_RX_SCK_IN_SEL_SHIFT303,12530
#define CREG_CREG6_I2S0_RX_SCK_IN_SEL CREG_CREG6_I2S0_RX_SCK_IN_SEL304,12579
#define CREG_CREG6_I2S1_TX_SCK_IN_SEL_SHIFT CREG_CREG6_I2S1_TX_SCK_IN_SEL_SHIFT307,12712
#define CREG_CREG6_I2S1_TX_SCK_IN_SEL CREG_CREG6_I2S1_TX_SCK_IN_SEL308,12761
#define CREG_CREG6_I2S1_RX_SCK_IN_SEL_SHIFT CREG_CREG6_I2S1_RX_SCK_IN_SEL_SHIFT311,12894
#define CREG_CREG6_I2S1_RX_SCK_IN_SEL CREG_CREG6_I2S1_RX_SCK_IN_SEL312,12943
#define CREG_CREG6_EMC_CLK_SEL_SHIFT CREG_CREG6_EMC_CLK_SEL_SHIFT315,13073
#define CREG_CREG6_EMC_CLK_SEL CREG_CREG6_EMC_CLK_SEL316,13115
#define CREG_M4TXEVENT_TXEVCLR_SHIFT CREG_M4TXEVENT_TXEVCLR_SHIFT321,13289
#define CREG_M4TXEVENT_TXEVCLR CREG_M4TXEVENT_TXEVCLR322,13330
#define CREG_M0TXEVENT_TXEVCLR_SHIFT CREG_M0TXEVENT_TXEVCLR_SHIFT327,13504
#define CREG_M0TXEVENT_TXEVCLR CREG_M0TXEVENT_TXEVCLR328,13545
#define CREG_M0APPMEMMAP_M0APPMAP_SHIFT CREG_M0APPMEMMAP_M0APPMAP_SHIFT333,13758
#define CREG_M0APPMEMMAP_M0APPMAP_MASK CREG_M0APPMEMMAP_M0APPMAP_MASK334,13803
#define CREG_M0APPMEMMAP_M0APPMAP(CREG_M0APPMEMMAP_M0APPMAP336,13892
#define CREG_USB0FLADJ_FLTV_SHIFT CREG_USB0FLADJ_FLTV_SHIFT341,14079
#define CREG_USB0FLADJ_FLTV_MASK CREG_USB0FLADJ_FLTV_MASK342,14117
#define CREG_USB0FLADJ_FLTV(CREG_USB0FLADJ_FLTV343,14186
#define CREG_USB1FLADJ_FLTV_SHIFT CREG_USB1FLADJ_FLTV_SHIFT348,14361
#define CREG_USB1FLADJ_FLTV_MASK CREG_USB1FLADJ_FLTV_MASK349,14399
#define CREG_USB1FLADJ_FLTV(CREG_USB1FLADJ_FLTV350,14468

../../../../libopencm3/include/libopencm3/lpc43xx/cgu.h,28070
#define CGU_LPC43XX_CGU_HCGU_LPC43XX_CGU_H37,1165
#define CGU_FREQ_MON CGU_FREQ_MON47,1393
#define CGU_XTAL_OSC_CTRL CGU_XTAL_OSC_CTRL50,1501
#define CGU_PLL0USB_STAT CGU_PLL0USB_STAT53,1597
#define CGU_PLL0USB_CTRL CGU_PLL0USB_CTRL56,1694
#define CGU_PLL0USB_MDIV CGU_PLL0USB_MDIV59,1793
#define CGU_PLL0USB_NP_DIV CGU_PLL0USB_NP_DIV62,1894
#define CGU_PLL0AUDIO_STAT CGU_PLL0AUDIO_STAT65,1992
#define CGU_PLL0AUDIO_CTRL CGU_PLL0AUDIO_CTRL68,2091
#define CGU_PLL0AUDIO_MDIV CGU_PLL0AUDIO_MDIV71,2192
#define CGU_PLL0AUDIO_NP_DIV CGU_PLL0AUDIO_NP_DIV74,2295
#define CGU_PLLAUDIO_FRAC CGU_PLLAUDIO_FRAC77,2405
#define CGU_PLL1_STAT CGU_PLL1_STAT80,2498
#define CGU_PLL1_CTRL CGU_PLL1_CTRL83,2592
#define CGU_IDIVA_CTRL CGU_IDIVA_CTRL86,2699
#define CGU_IDIVB_CTRL CGU_IDIVB_CTRL89,2806
#define CGU_IDIVC_CTRL CGU_IDIVC_CTRL92,2913
#define CGU_IDIVD_CTRL CGU_IDIVD_CTRL95,3020
#define CGU_IDIVE_CTRL CGU_IDIVE_CTRL98,3127
#define CGU_BASE_SAFE_CLK CGU_BASE_SAFE_CLK101,3231
#define CGU_BASE_USB0_CLK CGU_BASE_USB0_CLK104,3350
#define CGU_BASE_PERIPH_CLK CGU_BASE_PERIPH_CLK107,3469
#define CGU_BASE_USB1_CLK CGU_BASE_USB1_CLK110,3588
#define CGU_BASE_M4_CLK CGU_BASE_M4_CLK113,3707
#define CGU_BASE_SPIFI_CLK CGU_BASE_SPIFI_CLK116,3826
#define CGU_BASE_SPI_CLK CGU_BASE_SPI_CLK119,3945
#define CGU_BASE_PHY_RX_CLK CGU_BASE_PHY_RX_CLK122,4064
#define CGU_BASE_PHY_TX_CLK CGU_BASE_PHY_TX_CLK125,4183
#define CGU_BASE_APB1_CLK CGU_BASE_APB1_CLK128,4302
#define CGU_BASE_APB3_CLK CGU_BASE_APB3_CLK131,4422
#define CGU_BASE_LCD_CLK CGU_BASE_LCD_CLK134,4542
#define CGU_BASE_VADC_CLK CGU_BASE_VADC_CLK137,4662
#define CGU_BASE_SDIO_CLK CGU_BASE_SDIO_CLK140,4782
#define CGU_BASE_SSP0_CLK CGU_BASE_SSP0_CLK143,4902
#define CGU_BASE_SSP1_CLK CGU_BASE_SSP1_CLK146,5022
#define CGU_BASE_UART0_CLK CGU_BASE_UART0_CLK149,5142
#define CGU_BASE_UART1_CLK CGU_BASE_UART1_CLK152,5262
#define CGU_BASE_UART2_CLK CGU_BASE_UART2_CLK155,5382
#define CGU_BASE_UART3_CLK CGU_BASE_UART3_CLK158,5502
#define CGU_BASE_OUT_CLK CGU_BASE_OUT_CLK161,5622
#define CGU_OUTCLK_21_CTRL CGU_OUTCLK_21_CTRL164,5716
#define CGU_OUTCLK_22_CTRL CGU_OUTCLK_22_CTRL167,5810
#define CGU_OUTCLK_23_CTRL CGU_OUTCLK_23_CTRL170,5904
#define CGU_OUTCLK_24_CTRL CGU_OUTCLK_24_CTRL173,5998
#define CGU_BASE_APLL_CLK CGU_BASE_APLL_CLK176,6118
#define CGU_BASE_CGU_OUT0_CLK CGU_BASE_CGU_OUT0_CLK179,6242
#define CGU_BASE_CGU_OUT1_CLK CGU_BASE_CGU_OUT1_CLK182,6366
#define CGU_FREQ_MON_RCNT_SHIFT	CGU_FREQ_MON_RCNT_SHIFT187,6550
#define CGU_FREQ_MON_RCNT_MASK	CGU_FREQ_MON_RCNT_MASK188,6587
#define CGU_FREQ_MON_RCNT(CGU_FREQ_MON_RCNT189,6654
#define CGU_FREQ_MON_FCNT_SHIFT	CGU_FREQ_MON_FCNT_SHIFT192,6766
#define CGU_FREQ_MON_FCNT_MASK	CGU_FREQ_MON_FCNT_MASK193,6803
#define CGU_FREQ_MON_FCNT(CGU_FREQ_MON_FCNT194,6871
#define CGU_FREQ_MON_MEAS_SHIFT	CGU_FREQ_MON_MEAS_SHIFT197,6965
#define CGU_FREQ_MON_MEAS	CGU_FREQ_MON_MEAS198,7003
#define CGU_FREQ_MON_CLK_SEL_SHIFT	CGU_FREQ_MON_CLK_SEL_SHIFT201,7129
#define CGU_FREQ_MON_CLK_SEL_MASK	CGU_FREQ_MON_CLK_SEL_MASK202,7169
#define CGU_FREQ_MON_CLK_SEL(CGU_FREQ_MON_CLK_SEL203,7240
#define CGU_XTAL_OSC_CTRL_ENABLE_SHIFT	CGU_XTAL_OSC_CTRL_ENABLE_SHIFT208,7416
#define CGU_XTAL_OSC_CTRL_ENABLE	CGU_XTAL_OSC_CTRL_ENABLE209,7459
#define CGU_XTAL_OSC_CTRL_BYPASS_SHIFT	CGU_XTAL_OSC_CTRL_BYPASS_SHIFT212,7607
#define CGU_XTAL_OSC_CTRL_BYPASS	CGU_XTAL_OSC_CTRL_BYPASS213,7650
#define CGU_XTAL_OSC_CTRL_HF_SHIFT	CGU_XTAL_OSC_CTRL_HF_SHIFT216,7755
#define CGU_XTAL_OSC_CTRL_HF	CGU_XTAL_OSC_CTRL_HF217,7794
#define CGU_PLL0USB_STAT_LOCK_SHIFT	CGU_PLL0USB_STAT_LOCK_SHIFT222,7961
#define CGU_PLL0USB_STAT_LOCK	CGU_PLL0USB_STAT_LOCK223,8001
#define CGU_PLL0USB_STAT_FR_SHIFT	CGU_PLL0USB_STAT_FR_SHIFT226,8106
#define CGU_PLL0USB_STAT_FR	CGU_PLL0USB_STAT_FR227,8144
#define CGU_PLL0USB_CTRL_PD_SHIFT	CGU_PLL0USB_CTRL_PD_SHIFT232,8303
#define CGU_PLL0USB_CTRL_PD	CGU_PLL0USB_CTRL_PD233,8341
#define CGU_PLL0USB_CTRL_BYPASS_SHIFT	CGU_PLL0USB_CTRL_BYPASS_SHIFT236,8445
#define CGU_PLL0USB_CTRL_BYPASS	CGU_PLL0USB_CTRL_BYPASS237,8487
#define CGU_PLL0USB_CTRL_DIRECTI_SHIFT	CGU_PLL0USB_CTRL_DIRECTI_SHIFT240,8591
#define CGU_PLL0USB_CTRL_DIRECTI	CGU_PLL0USB_CTRL_DIRECTI241,8634
#define CGU_PLL0USB_CTRL_DIRECTO_SHIFT	CGU_PLL0USB_CTRL_DIRECTO_SHIFT244,8740
#define CGU_PLL0USB_CTRL_DIRECTO	CGU_PLL0USB_CTRL_DIRECTO245,8783
#define CGU_PLL0USB_CTRL_CLKEN_SHIFT	CGU_PLL0USB_CTRL_CLKEN_SHIFT248,8886
#define CGU_PLL0USB_CTRL_CLKEN	CGU_PLL0USB_CTRL_CLKEN249,8927
#define CGU_PLL0USB_CTRL_FRM_SHIFT	CGU_PLL0USB_CTRL_FRM_SHIFT252,9025
#define CGU_PLL0USB_CTRL_FRM	CGU_PLL0USB_CTRL_FRM253,9064
#define CGU_PLL0USB_CTRL_AUTOBLOCK_SHIFT CGU_PLL0USB_CTRL_AUTOBLOCK_SHIFT256,9196
#define CGU_PLL0USB_CTRL_AUTOBLOCK	CGU_PLL0USB_CTRL_AUTOBLOCK257,9242
#define CGU_PLL0USB_CTRL_CLK_SEL_SHIFT	CGU_PLL0USB_CTRL_CLK_SEL_SHIFT260,9356
#define CGU_PLL0USB_CTRL_CLK_SEL_MASK	CGU_PLL0USB_CTRL_CLK_SEL_MASK261,9400
#define CGU_PLL0USB_CTRL_CLK_SEL(CGU_PLL0USB_CTRL_CLK_SEL262,9479
#define CGU_PLL0USB_MDIV_MDEC_SHIFT	CGU_PLL0USB_MDIV_MDEC_SHIFT267,9674
#define CGU_PLL0USB_MDIV_MDEC_MASK	CGU_PLL0USB_MDIV_MDEC_MASK268,9714
#define CGU_PLL0USB_MDIV_MDEC(CGU_PLL0USB_MDIV_MDEC269,9790
#define CGU_PLL0USB_MDIV_SELP_SHIFT	CGU_PLL0USB_MDIV_SELP_SHIFT272,9898
#define CGU_PLL0USB_MDIV_SELP_MASK	CGU_PLL0USB_MDIV_SELP_MASK273,9939
#define CGU_PLL0USB_MDIV_SELP(CGU_PLL0USB_MDIV_SELP274,10012
#define CGU_PLL0USB_MDIV_SELI_SHIFT	CGU_PLL0USB_MDIV_SELI_SHIFT277,10120
#define CGU_PLL0USB_MDIV_SELI_MASK	CGU_PLL0USB_MDIV_SELI_MASK278,10161
#define CGU_PLL0USB_MDIV_SELI(CGU_PLL0USB_MDIV_SELI279,10234
#define CGU_PLL0USB_MDIV_SELR_SHIFT	CGU_PLL0USB_MDIV_SELR_SHIFT282,10342
#define CGU_PLL0USB_MDIV_SELR_MASK	CGU_PLL0USB_MDIV_SELR_MASK283,10383
#define CGU_PLL0USB_MDIV_SELR(CGU_PLL0USB_MDIV_SELR284,10455
#define CGU_PLL0USB_NP_DIV_PDEC_SHIFT	CGU_PLL0USB_NP_DIV_PDEC_SHIFT289,10644
#define CGU_PLL0USB_NP_DIV_PDEC_MASK	CGU_PLL0USB_NP_DIV_PDEC_MASK290,10686
#define CGU_PLL0USB_NP_DIV_PDEC(CGU_PLL0USB_NP_DIV_PDEC291,10763
#define CGU_PLL0USB_NP_DIV_NDEC_SHIFT	CGU_PLL0USB_NP_DIV_NDEC_SHIFT294,10886
#define CGU_PLL0USB_NP_DIV_NDEC_MASK	CGU_PLL0USB_NP_DIV_NDEC_MASK295,10929
#define CGU_PLL0USB_NP_DIV_NDEC(CGU_PLL0USB_NP_DIV_NDEC296,11007
#define CGU_PLL0AUDIO_STAT_LOCK_SHIFT	CGU_PLL0AUDIO_STAT_LOCK_SHIFT301,11184
#define CGU_PLL0AUDIO_STAT_LOCK	CGU_PLL0AUDIO_STAT_LOCK302,11226
#define CGU_PLL0AUDIO_STAT_FR_SHIFT	CGU_PLL0AUDIO_STAT_FR_SHIFT305,11335
#define CGU_PLL0AUDIO_STAT_FR	CGU_PLL0AUDIO_STAT_FR306,11375
#define CGU_PLL0AUDIO_CTRL_PD_SHIFT	CGU_PLL0AUDIO_CTRL_PD_SHIFT311,11538
#define CGU_PLL0AUDIO_CTRL_PD	CGU_PLL0AUDIO_CTRL_PD312,11578
#define CGU_PLL0AUDIO_CTRL_BYPASS_SHIFT	CGU_PLL0AUDIO_CTRL_BYPASS_SHIFT315,11686
#define CGU_PLL0AUDIO_CTRL_BYPASS	CGU_PLL0AUDIO_CTRL_BYPASS316,11730
#define CGU_PLL0AUDIO_CTRL_DIRECTI_SHIFT CGU_PLL0AUDIO_CTRL_DIRECTI_SHIFT319,11837
#define CGU_PLL0AUDIO_CTRL_DIRECTI	CGU_PLL0AUDIO_CTRL_DIRECTI320,11882
#define CGU_PLL0AUDIO_CTRL_DIRECTO_SHIFT CGU_PLL0AUDIO_CTRL_DIRECTO_SHIFT323,11992
#define CGU_PLL0AUDIO_CTRL_DIRECTO	CGU_PLL0AUDIO_CTRL_DIRECTO324,12037
#define CGU_PLL0AUDIO_CTRL_CLKEN_SHIFT	CGU_PLL0AUDIO_CTRL_CLKEN_SHIFT327,12144
#define CGU_PLL0AUDIO_CTRL_CLKEN	CGU_PLL0AUDIO_CTRL_CLKEN328,12187
#define CGU_PLL0AUDIO_CTRL_FRM_SHIFT	CGU_PLL0AUDIO_CTRL_FRM_SHIFT331,12288
#define CGU_PLL0AUDIO_CTRL_FRM	CGU_PLL0AUDIO_CTRL_FRM332,12329
#define CGU_PLL0AUDIO_CTRL_AUTOBLOCK_SHIFT CGU_PLL0AUDIO_CTRL_AUTOBLOCK_SHIFT335,12465
#define CGU_PLL0AUDIO_CTRL_AUTOBLOCK	CGU_PLL0AUDIO_CTRL_AUTOBLOCK336,12513
#define CGU_PLL0AUDIO_CTRL_PLLFRACT_REQ_SHIFT CGU_PLL0AUDIO_CTRL_PLLFRACT_REQ_SHIFT340,12653
#define CGU_PLL0AUDIO_CTRL_PLLFRACT_REQ CGU_PLL0AUDIO_CTRL_PLLFRACT_REQ341,12704
#define CGU_PLL0AUDIO_CTRL_SEL_EXT_SHIFT CGU_PLL0AUDIO_CTRL_SEL_EXT_SHIFT345,12837
#define CGU_PLL0AUDIO_CTRL_SEL_EXT	CGU_PLL0AUDIO_CTRL_SEL_EXT346,12883
#define CGU_PLL0AUDIO_CTRL_MOD_PD_SHIFT CGU_PLL0AUDIO_CTRL_MOD_PD_SHIFT349,13006
#define CGU_PLL0AUDIO_CTRL_MOD_PD	CGU_PLL0AUDIO_CTRL_MOD_PD350,13051
#define CGU_PLL0AUDIO_CTRL_CLK_SEL_SHIFT CGU_PLL0AUDIO_CTRL_CLK_SEL_SHIFT353,13163
#define CGU_PLL0AUDIO_CTRL_CLK_SEL_MASK CGU_PLL0AUDIO_CTRL_CLK_SEL_MASK354,13209
#define CGU_PLL0AUDIO_CTRL_CLK_SEL(CGU_PLL0AUDIO_CTRL_CLK_SEL356,13297
#define CGU_PLL0AUDIO_MDIV_MDEC_SHIFT	CGU_PLL0AUDIO_MDIV_MDEC_SHIFT362,13501
#define CGU_PLL0AUDIO_MDIV_MDEC_MASK	CGU_PLL0AUDIO_MDIV_MDEC_MASK363,13544
#define CGU_PLL0AUDIO_MDIV_MDEC(CGU_PLL0AUDIO_MDIV_MDEC365,13629
#define CGU_PLL0AUDIO_NP_DIV_PDEC_SHIFT	CGU_PLL0AUDIO_NP_DIV_PDEC_SHIFT371,13827
#define CGU_PLL0AUDIO_NP_DIV_PDEC_MASK CGU_PLL0AUDIO_NP_DIV_PDEC_MASK372,13872
#define CGU_PLL0AUDIO_NP_DIV_PDEC(CGU_PLL0AUDIO_NP_DIV_PDEC374,13958
#define CGU_PLL0AUDIO_NP_DIV_NDEC_SHIFT	CGU_PLL0AUDIO_NP_DIV_NDEC_SHIFT378,14090
#define CGU_PLL0AUDIO_NP_DIV_NDEC_MASK CGU_PLL0AUDIO_NP_DIV_NDEC_MASK379,14136
#define CGU_PLL0AUDIO_NP_DIV_NDEC(CGU_PLL0AUDIO_NP_DIV_NDEC381,14223
#define CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL_SHIFT	CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL_SHIFT387,14434
#define CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL_MASK CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL_MASK388,14484
#define CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL(CGU_PLLAUDIO_FRAC_PLLFRACT_CTRL390,14586
#define CGU_PLL1_STAT_LOCK_SHIFT	CGU_PLL1_STAT_LOCK_SHIFT396,14784
#define CGU_PLL1_STAT_LOCK	CGU_PLL1_STAT_LOCK397,14821
#define CGU_PLL1_CTRL_PD_SHIFT	CGU_PLL1_CTRL_PD_SHIFT402,14978
#define CGU_PLL1_CTRL_PD	CGU_PLL1_CTRL_PD403,15014
#define CGU_PLL1_CTRL_BYPASS_SHIFT	CGU_PLL1_CTRL_BYPASS_SHIFT406,15112
#define CGU_PLL1_CTRL_BYPASS	CGU_PLL1_CTRL_BYPASS407,15151
#define CGU_PLL1_CTRL_FBSEL_SHIFT	CGU_PLL1_CTRL_FBSEL_SHIFT410,15249
#define CGU_PLL1_CTRL_FBSEL	CGU_PLL1_CTRL_FBSEL411,15287
#define CGU_PLL1_CTRL_DIRECT_SHIFT	CGU_PLL1_CTRL_DIRECT_SHIFT414,15386
#define CGU_PLL1_CTRL_DIRECT	CGU_PLL1_CTRL_DIRECT415,15425
#define CGU_PLL1_CTRL_PSEL_SHIFT	CGU_PLL1_CTRL_PSEL_SHIFT418,15532
#define CGU_PLL1_CTRL_PSEL_MASK	CGU_PLL1_CTRL_PSEL_MASK419,15569
#define CGU_PLL1_CTRL_PSEL(CGU_PLL1_CTRL_PSEL420,15636
#define CGU_PLL1_CTRL_AUTOBLOCK_SHIFT	CGU_PLL1_CTRL_AUTOBLOCK_SHIFT423,15769
#define CGU_PLL1_CTRL_AUTOBLOCK	CGU_PLL1_CTRL_AUTOBLOCK424,15812
#define CGU_PLL1_CTRL_NSEL_SHIFT	CGU_PLL1_CTRL_NSEL_SHIFT427,15924
#define CGU_PLL1_CTRL_NSEL_MASK	CGU_PLL1_CTRL_NSEL_MASK428,15962
#define CGU_PLL1_CTRL_NSEL(CGU_PLL1_CTRL_NSEL429,16029
#define CGU_PLL1_CTRL_MSEL_SHIFT	CGU_PLL1_CTRL_MSEL_SHIFT432,16143
#define CGU_PLL1_CTRL_MSEL_MASK	CGU_PLL1_CTRL_MSEL_MASK433,16181
#define CGU_PLL1_CTRL_MSEL(CGU_PLL1_CTRL_MSEL434,16249
#define CGU_PLL1_CTRL_CLK_SEL_SHIFT	CGU_PLL1_CTRL_CLK_SEL_SHIFT437,16353
#define CGU_PLL1_CTRL_CLK_SEL_MASK	CGU_PLL1_CTRL_CLK_SEL_MASK438,16394
#define CGU_PLL1_CTRL_CLK_SEL(CGU_PLL1_CTRL_CLK_SEL439,16467
#define CGU_IDIVA_CTRL_PD_SHIFT	CGU_IDIVA_CTRL_PD_SHIFT444,16645
#define CGU_IDIVA_CTRL_PD	CGU_IDIVA_CTRL_PD445,16682
#define CGU_IDIVA_CTRL_IDIV_SHIFT	CGU_IDIVA_CTRL_IDIV_SHIFT448,16800
#define CGU_IDIVA_CTRL_IDIV_MASK	CGU_IDIVA_CTRL_IDIV_MASK449,16838
#define CGU_IDIVA_CTRL_IDIV(CGU_IDIVA_CTRL_IDIV450,16906
#define CGU_IDIVA_CTRL_AUTOBLOCK_SHIFT	CGU_IDIVA_CTRL_AUTOBLOCK_SHIFT453,17041
#define CGU_IDIVA_CTRL_AUTOBLOCK	CGU_IDIVA_CTRL_AUTOBLOCK454,17085
#define CGU_IDIVA_CTRL_CLK_SEL_SHIFT	CGU_IDIVA_CTRL_CLK_SEL_SHIFT457,17195
#define CGU_IDIVA_CTRL_CLK_SEL_MASK	CGU_IDIVA_CTRL_CLK_SEL_MASK458,17237
#define CGU_IDIVA_CTRL_CLK_SEL(CGU_IDIVA_CTRL_CLK_SEL459,17312
#define CGU_IDIVB_CTRL_PD_SHIFT	CGU_IDIVB_CTRL_PD_SHIFT464,17492
#define CGU_IDIVB_CTRL_PD	CGU_IDIVB_CTRL_PD465,17529
#define CGU_IDIVB_CTRL_IDIV_SHIFT	CGU_IDIVB_CTRL_IDIV_SHIFT468,17647
#define CGU_IDIVB_CTRL_IDIV_MASK	CGU_IDIVB_CTRL_IDIV_MASK469,17685
#define CGU_IDIVB_CTRL_IDIV(CGU_IDIVB_CTRL_IDIV470,17753
#define CGU_IDIVB_CTRL_AUTOBLOCK_SHIFT	CGU_IDIVB_CTRL_AUTOBLOCK_SHIFT473,17888
#define CGU_IDIVB_CTRL_AUTOBLOCK	CGU_IDIVB_CTRL_AUTOBLOCK474,17932
#define CGU_IDIVB_CTRL_CLK_SEL_SHIFT	CGU_IDIVB_CTRL_CLK_SEL_SHIFT477,18042
#define CGU_IDIVB_CTRL_CLK_SEL_MASK	CGU_IDIVB_CTRL_CLK_SEL_MASK478,18084
#define CGU_IDIVB_CTRL_CLK_SEL(CGU_IDIVB_CTRL_CLK_SEL479,18159
#define CGU_IDIVC_CTRL_PD_SHIFT	CGU_IDIVC_CTRL_PD_SHIFT484,18339
#define CGU_IDIVC_CTRL_PD	CGU_IDIVC_CTRL_PD485,18376
#define CGU_IDIVC_CTRL_IDIV_SHIFT	CGU_IDIVC_CTRL_IDIV_SHIFT488,18494
#define CGU_IDIVC_CTRL_IDIV_MASK	CGU_IDIVC_CTRL_IDIV_MASK489,18532
#define CGU_IDIVC_CTRL_IDIV(CGU_IDIVC_CTRL_IDIV490,18600
#define CGU_IDIVC_CTRL_AUTOBLOCK_SHIFT	CGU_IDIVC_CTRL_AUTOBLOCK_SHIFT493,18735
#define CGU_IDIVC_CTRL_AUTOBLOCK	CGU_IDIVC_CTRL_AUTOBLOCK494,18779
#define CGU_IDIVC_CTRL_CLK_SEL_SHIFT	CGU_IDIVC_CTRL_CLK_SEL_SHIFT497,18889
#define CGU_IDIVC_CTRL_CLK_SEL_MASK	CGU_IDIVC_CTRL_CLK_SEL_MASK498,18931
#define CGU_IDIVC_CTRL_CLK_SEL(CGU_IDIVC_CTRL_CLK_SEL499,19006
#define CGU_IDIVD_CTRL_PD_SHIFT	CGU_IDIVD_CTRL_PD_SHIFT504,19186
#define CGU_IDIVD_CTRL_PD	CGU_IDIVD_CTRL_PD505,19223
#define CGU_IDIVD_CTRL_IDIV_SHIFT	CGU_IDIVD_CTRL_IDIV_SHIFT508,19341
#define CGU_IDIVD_CTRL_IDIV_MASK	CGU_IDIVD_CTRL_IDIV_MASK509,19379
#define CGU_IDIVD_CTRL_IDIV(CGU_IDIVD_CTRL_IDIV510,19447
#define CGU_IDIVD_CTRL_AUTOBLOCK_SHIFT	CGU_IDIVD_CTRL_AUTOBLOCK_SHIFT513,19582
#define CGU_IDIVD_CTRL_AUTOBLOCK	CGU_IDIVD_CTRL_AUTOBLOCK514,19626
#define CGU_IDIVD_CTRL_CLK_SEL_SHIFT	CGU_IDIVD_CTRL_CLK_SEL_SHIFT517,19736
#define CGU_IDIVD_CTRL_CLK_SEL_MASK	CGU_IDIVD_CTRL_CLK_SEL_MASK518,19778
#define CGU_IDIVD_CTRL_CLK_SEL(CGU_IDIVD_CTRL_CLK_SEL519,19853
#define CGU_IDIVE_CTRL_PD_SHIFT	CGU_IDIVE_CTRL_PD_SHIFT524,20033
#define CGU_IDIVE_CTRL_PD	CGU_IDIVE_CTRL_PD525,20070
#define CGU_IDIVE_CTRL_IDIV_SHIFT	CGU_IDIVE_CTRL_IDIV_SHIFT528,20188
#define CGU_IDIVE_CTRL_IDIV_MASK	CGU_IDIVE_CTRL_IDIV_MASK529,20226
#define CGU_IDIVE_CTRL_IDIV(CGU_IDIVE_CTRL_IDIV530,20295
#define CGU_IDIVE_CTRL_AUTOBLOCK_SHIFT	CGU_IDIVE_CTRL_AUTOBLOCK_SHIFT533,20430
#define CGU_IDIVE_CTRL_AUTOBLOCK	CGU_IDIVE_CTRL_AUTOBLOCK534,20474
#define CGU_IDIVE_CTRL_CLK_SEL_SHIFT	CGU_IDIVE_CTRL_CLK_SEL_SHIFT537,20584
#define CGU_IDIVE_CTRL_CLK_SEL_MASK	CGU_IDIVE_CTRL_CLK_SEL_MASK538,20626
#define CGU_IDIVE_CTRL_CLK_SEL(CGU_IDIVE_CTRL_CLK_SEL539,20701
#define CGU_BASE_SAFE_CLK_PD_SHIFT	CGU_BASE_SAFE_CLK_PD_SHIFT544,20878
#define CGU_BASE_SAFE_CLK_PD	CGU_BASE_SAFE_CLK_PD545,20917
#define CGU_BASE_SAFE_CLK_AUTOBLOCK_SHIFT CGU_BASE_SAFE_CLK_AUTOBLOCK_SHIFT548,21049
#define CGU_BASE_SAFE_CLK_AUTOBLOCK	CGU_BASE_SAFE_CLK_AUTOBLOCK549,21096
#define CGU_BASE_SAFE_CLK_CLK_SEL_SHIFT CGU_BASE_SAFE_CLK_CLK_SEL_SHIFT552,21212
#define CGU_BASE_SAFE_CLK_CLK_SEL_MASK CGU_BASE_SAFE_CLK_CLK_SEL_MASK553,21257
#define CGU_BASE_SAFE_CLK_CLK_SEL(CGU_BASE_SAFE_CLK_CLK_SEL555,21343
#define CGU_BASE_USB0_CLK_PD_SHIFT	CGU_BASE_USB0_CLK_PD_SHIFT561,21531
#define CGU_BASE_USB0_CLK_PD	CGU_BASE_USB0_CLK_PD562,21570
#define CGU_BASE_USB0_CLK_AUTOBLOCK_SHIFT CGU_BASE_USB0_CLK_AUTOBLOCK_SHIFT565,21702
#define CGU_BASE_USB0_CLK_AUTOBLOCK	CGU_BASE_USB0_CLK_AUTOBLOCK566,21749
#define CGU_BASE_USB0_CLK_CLK_SEL_SHIFT CGU_BASE_USB0_CLK_CLK_SEL_SHIFT569,21865
#define CGU_BASE_USB0_CLK_CLK_SEL_MASK CGU_BASE_USB0_CLK_CLK_SEL_MASK570,21910
#define CGU_BASE_USB0_CLK_CLK_SEL(CGU_BASE_USB0_CLK_CLK_SEL572,21996
#define CGU_BASE_PERIPH_CLK_PD_SHIFT	CGU_BASE_PERIPH_CLK_PD_SHIFT578,22184
#define CGU_BASE_PERIPH_CLK_PD	CGU_BASE_PERIPH_CLK_PD579,22225
#define CGU_BASE_PERIPH_CLK_AUTOBLOCK_SHIFT CGU_BASE_PERIPH_CLK_AUTOBLOCK_SHIFT582,22361
#define CGU_BASE_PERIPH_CLK_AUTOBLOCK CGU_BASE_PERIPH_CLK_AUTOBLOCK583,22410
#define CGU_BASE_PERIPH_CLK_CLK_SEL_SHIFT CGU_BASE_PERIPH_CLK_CLK_SEL_SHIFT587,22535
#define CGU_BASE_PERIPH_CLK_CLK_SEL_MASK CGU_BASE_PERIPH_CLK_CLK_SEL_MASK588,22582
#define CGU_BASE_PERIPH_CLK_CLK_SEL(CGU_BASE_PERIPH_CLK_CLK_SEL590,22672
#define CGU_BASE_USB1_CLK_PD_SHIFT	CGU_BASE_USB1_CLK_PD_SHIFT596,22864
#define CGU_BASE_USB1_CLK_PD	CGU_BASE_USB1_CLK_PD597,22903
#define CGU_BASE_USB1_CLK_AUTOBLOCK_SHIFT CGU_BASE_USB1_CLK_AUTOBLOCK_SHIFT600,23035
#define CGU_BASE_USB1_CLK_AUTOBLOCK	CGU_BASE_USB1_CLK_AUTOBLOCK601,23082
#define CGU_BASE_USB1_CLK_CLK_SEL_SHIFT CGU_BASE_USB1_CLK_CLK_SEL_SHIFT604,23198
#define CGU_BASE_USB1_CLK_CLK_SEL_MASK CGU_BASE_USB1_CLK_CLK_SEL_MASK605,23243
#define CGU_BASE_USB1_CLK_CLK_SEL(CGU_BASE_USB1_CLK_CLK_SEL607,23329
#define CGU_BASE_M4_CLK_PD_SHIFT	CGU_BASE_M4_CLK_PD_SHIFT613,23517
#define CGU_BASE_M4_CLK_PD	CGU_BASE_M4_CLK_PD614,23554
#define CGU_BASE_M4_CLK_AUTOBLOCK_SHIFT CGU_BASE_M4_CLK_AUTOBLOCK_SHIFT617,23682
#define CGU_BASE_M4_CLK_AUTOBLOCK	CGU_BASE_M4_CLK_AUTOBLOCK618,23727
#define CGU_BASE_M4_CLK_CLK_SEL_SHIFT CGU_BASE_M4_CLK_CLK_SEL_SHIFT621,23839
#define CGU_BASE_M4_CLK_CLK_SEL_MASK	CGU_BASE_M4_CLK_CLK_SEL_MASK622,23882
#define CGU_BASE_M4_CLK_CLK_SEL(CGU_BASE_M4_CLK_CLK_SEL623,23959
#define CGU_BASE_SPIFI_CLK_PD_SHIFT	CGU_BASE_SPIFI_CLK_PD_SHIFT628,24138
#define CGU_BASE_SPIFI_CLK_PD	CGU_BASE_SPIFI_CLK_PD629,24178
#define CGU_BASE_SPIFI_CLK_AUTOBLOCK_SHIFT CGU_BASE_SPIFI_CLK_AUTOBLOCK_SHIFT632,24312
#define CGU_BASE_SPIFI_CLK_AUTOBLOCK CGU_BASE_SPIFI_CLK_AUTOBLOCK633,24360
#define CGU_BASE_SPIFI_CLK_CLK_SEL_SHIFT CGU_BASE_SPIFI_CLK_CLK_SEL_SHIFT637,24483
#define CGU_BASE_SPIFI_CLK_CLK_SEL_MASK CGU_BASE_SPIFI_CLK_CLK_SEL_MASK638,24529
#define CGU_BASE_SPIFI_CLK_CLK_SEL(CGU_BASE_SPIFI_CLK_CLK_SEL640,24617
#define CGU_BASE_SPI_CLK_PD_SHIFT	CGU_BASE_SPI_CLK_PD_SHIFT646,24807
#define CGU_BASE_SPI_CLK_PD	CGU_BASE_SPI_CLK_PD647,24845
#define CGU_BASE_SPI_CLK_AUTOBLOCK_SHIFT CGU_BASE_SPI_CLK_AUTOBLOCK_SHIFT650,24975
#define CGU_BASE_SPI_CLK_AUTOBLOCK	CGU_BASE_SPI_CLK_AUTOBLOCK651,25021
#define CGU_BASE_SPI_CLK_CLK_SEL_SHIFT	CGU_BASE_SPI_CLK_CLK_SEL_SHIFT654,25135
#define CGU_BASE_SPI_CLK_CLK_SEL_MASK	CGU_BASE_SPI_CLK_CLK_SEL_MASK655,25179
#define CGU_BASE_SPI_CLK_CLK_SEL(CGU_BASE_SPI_CLK_CLK_SEL656,25258
#define CGU_BASE_PHY_RX_CLK_PD_SHIFT	CGU_BASE_PHY_RX_CLK_PD_SHIFT661,25439
#define CGU_BASE_PHY_RX_CLK_PD	CGU_BASE_PHY_RX_CLK_PD662,25480
#define CGU_BASE_PHY_RX_CLK_AUTOBLOCK_SHIFT CGU_BASE_PHY_RX_CLK_AUTOBLOCK_SHIFT665,25616
#define CGU_BASE_PHY_RX_CLK_AUTOBLOCK CGU_BASE_PHY_RX_CLK_AUTOBLOCK666,25665
#define CGU_BASE_PHY_RX_CLK_CLK_SEL_SHIFT CGU_BASE_PHY_RX_CLK_CLK_SEL_SHIFT670,25790
#define CGU_BASE_PHY_RX_CLK_CLK_SEL_MASK CGU_BASE_PHY_RX_CLK_CLK_SEL_MASK671,25837
#define CGU_BASE_PHY_RX_CLK_CLK_SEL(CGU_BASE_PHY_RX_CLK_CLK_SEL673,25927
#define CGU_BASE_PHY_TX_CLK_PD_SHIFT	CGU_BASE_PHY_TX_CLK_PD_SHIFT679,26119
#define CGU_BASE_PHY_TX_CLK_PD	CGU_BASE_PHY_TX_CLK_PD680,26160
#define CGU_BASE_PHY_TX_CLK_AUTOBLOCK_SHIFT CGU_BASE_PHY_TX_CLK_AUTOBLOCK_SHIFT683,26296
#define CGU_BASE_PHY_TX_CLK_AUTOBLOCK CGU_BASE_PHY_TX_CLK_AUTOBLOCK684,26345
#define CGU_BASE_PHY_TX_CLK_CLK_SEL_SHIFT CGU_BASE_PHY_TX_CLK_CLK_SEL_SHIFT688,26470
#define CGU_BASE_PHY_TX_CLK_CLK_SEL_MASK CGU_BASE_PHY_TX_CLK_CLK_SEL_MASK689,26517
#define CGU_BASE_PHY_TX_CLK_CLK_SEL(CGU_BASE_PHY_TX_CLK_CLK_SEL691,26607
#define CGU_BASE_APB1_CLK_PD_SHIFT	CGU_BASE_APB1_CLK_PD_SHIFT697,26799
#define CGU_BASE_APB1_CLK_PD	CGU_BASE_APB1_CLK_PD698,26838
#define CGU_BASE_APB1_CLK_AUTOBLOCK_SHIFT CGU_BASE_APB1_CLK_AUTOBLOCK_SHIFT701,26970
#define CGU_BASE_APB1_CLK_AUTOBLOCK	CGU_BASE_APB1_CLK_AUTOBLOCK702,27017
#define CGU_BASE_APB1_CLK_CLK_SEL_SHIFT CGU_BASE_APB1_CLK_CLK_SEL_SHIFT705,27133
#define CGU_BASE_APB1_CLK_CLK_SEL_MASK CGU_BASE_APB1_CLK_CLK_SEL_MASK706,27178
#define CGU_BASE_APB1_CLK_CLK_SEL(CGU_BASE_APB1_CLK_CLK_SEL708,27265
#define CGU_BASE_APB3_CLK_PD_SHIFT	CGU_BASE_APB3_CLK_PD_SHIFT713,27448
#define CGU_BASE_APB3_CLK_PD	CGU_BASE_APB3_CLK_PD714,27487
#define CGU_BASE_APB3_CLK_AUTOBLOCK_SHIFT CGU_BASE_APB3_CLK_AUTOBLOCK_SHIFT717,27619
#define CGU_BASE_APB3_CLK_AUTOBLOCK	CGU_BASE_APB3_CLK_AUTOBLOCK718,27666
#define CGU_BASE_APB3_CLK_CLK_SEL_SHIFT CGU_BASE_APB3_CLK_CLK_SEL_SHIFT721,27782
#define CGU_BASE_APB3_CLK_CLK_SEL_MASK CGU_BASE_APB3_CLK_CLK_SEL_MASK722,27827
#define CGU_BASE_APB3_CLK_CLK_SEL(CGU_BASE_APB3_CLK_CLK_SEL724,27913
#define CGU_BASE_LCD_CLK_PD_SHIFT	CGU_BASE_LCD_CLK_PD_SHIFT729,28096
#define CGU_BASE_LCD_CLK_PD	CGU_BASE_LCD_CLK_PD730,28134
#define CGU_BASE_LCD_CLK_AUTOBLOCK_SHIFT CGU_BASE_LCD_CLK_AUTOBLOCK_SHIFT733,28264
#define CGU_BASE_LCD_CLK_AUTOBLOCK	CGU_BASE_LCD_CLK_AUTOBLOCK734,28310
#define CGU_BASE_LCD_CLK_CLK_SEL_SHIFT	CGU_BASE_LCD_CLK_CLK_SEL_SHIFT737,28424
#define CGU_BASE_LCD_CLK_CLK_SEL_MASK	CGU_BASE_LCD_CLK_CLK_SEL_MASK738,28468
#define CGU_BASE_LCD_CLK_CLK_SEL(CGU_BASE_LCD_CLK_CLK_SEL739,28547
#define CGU_BASE_VADC_CLK_PD_SHIFT	CGU_BASE_VADC_CLK_PD_SHIFT744,28728
#define CGU_BASE_VADC_CLK_PD	CGU_BASE_VADC_CLK_PD745,28767
#define CGU_BASE_VADC_CLK_AUTOBLOCK_SHIFT CGU_BASE_VADC_CLK_AUTOBLOCK_SHIFT748,28899
#define CGU_BASE_VADC_CLK_AUTOBLOCK	CGU_BASE_VADC_CLK_AUTOBLOCK749,28946
#define CGU_BASE_VADC_CLK_CLK_SEL_SHIFT CGU_BASE_VADC_CLK_CLK_SEL_SHIFT752,29062
#define CGU_BASE_VADC_CLK_CLK_SEL_MASK CGU_BASE_VADC_CLK_CLK_SEL_MASK753,29107
#define CGU_BASE_VADC_CLK_CLK_SEL(CGU_BASE_VADC_CLK_CLK_SEL755,29193
#define CGU_BASE_SDIO_CLK_PD_SHIFT	CGU_BASE_SDIO_CLK_PD_SHIFT760,29376
#define CGU_BASE_SDIO_CLK_PD	CGU_BASE_SDIO_CLK_PD761,29415
#define CGU_BASE_SDIO_CLK_AUTOBLOCK_SHIFT CGU_BASE_SDIO_CLK_AUTOBLOCK_SHIFT764,29547
#define CGU_BASE_SDIO_CLK_AUTOBLOCK	CGU_BASE_SDIO_CLK_AUTOBLOCK765,29594
#define CGU_BASE_SDIO_CLK_CLK_SEL_SHIFT CGU_BASE_SDIO_CLK_CLK_SEL_SHIFT768,29710
#define CGU_BASE_SDIO_CLK_CLK_SEL_MASK CGU_BASE_SDIO_CLK_CLK_SEL_MASK769,29755
#define CGU_BASE_SDIO_CLK_CLK_SEL(CGU_BASE_SDIO_CLK_CLK_SEL771,29841
#define CGU_BASE_SSP0_CLK_PD_SHIFT	CGU_BASE_SSP0_CLK_PD_SHIFT776,30024
#define CGU_BASE_SSP0_CLK_PD	CGU_BASE_SSP0_CLK_PD777,30063
#define CGU_BASE_SSP0_CLK_AUTOBLOCK_SHIFT CGU_BASE_SSP0_CLK_AUTOBLOCK_SHIFT780,30195
#define CGU_BASE_SSP0_CLK_AUTOBLOCK	CGU_BASE_SSP0_CLK_AUTOBLOCK781,30242
#define CGU_BASE_SSP0_CLK_CLK_SEL_SHIFT CGU_BASE_SSP0_CLK_CLK_SEL_SHIFT784,30358
#define CGU_BASE_SSP0_CLK_CLK_SEL_MASK CGU_BASE_SSP0_CLK_CLK_SEL_MASK785,30403
#define CGU_BASE_SSP0_CLK_CLK_SEL(CGU_BASE_SSP0_CLK_CLK_SEL787,30489
#define CGU_BASE_SSP1_CLK_PD_SHIFT	CGU_BASE_SSP1_CLK_PD_SHIFT792,30672
#define CGU_BASE_SSP1_CLK_PD	CGU_BASE_SSP1_CLK_PD793,30711
#define CGU_BASE_SSP1_CLK_AUTOBLOCK_SHIFT CGU_BASE_SSP1_CLK_AUTOBLOCK_SHIFT796,30843
#define CGU_BASE_SSP1_CLK_AUTOBLOCK	CGU_BASE_SSP1_CLK_AUTOBLOCK797,30890
#define CGU_BASE_SSP1_CLK_CLK_SEL_SHIFT CGU_BASE_SSP1_CLK_CLK_SEL_SHIFT800,31006
#define CGU_BASE_SSP1_CLK_CLK_SEL_MASK CGU_BASE_SSP1_CLK_CLK_SEL_MASK801,31051
#define CGU_BASE_SSP1_CLK_CLK_SEL(CGU_BASE_SSP1_CLK_CLK_SEL803,31137
#define CGU_BASE_UART0_CLK_PD_SHIFT	CGU_BASE_UART0_CLK_PD_SHIFT809,31325
#define CGU_BASE_UART0_CLK_PD	CGU_BASE_UART0_CLK_PD810,31365
#define CGU_BASE_UART0_CLK_AUTOBLOCK_SHIFT CGU_BASE_UART0_CLK_AUTOBLOCK_SHIFT813,31499
#define CGU_BASE_UART0_CLK_AUTOBLOCK CGU_BASE_UART0_CLK_AUTOBLOCK814,31547
#define CGU_BASE_UART0_CLK_CLK_SEL_SHIFT CGU_BASE_UART0_CLK_CLK_SEL_SHIFT818,31670
#define CGU_BASE_UART0_CLK_CLK_SEL_MASK CGU_BASE_UART0_CLK_CLK_SEL_MASK819,31716
#define CGU_BASE_UART0_CLK_CLK_SEL(CGU_BASE_UART0_CLK_CLK_SEL821,31804
#define CGU_BASE_UART1_CLK_PD_SHIFT	CGU_BASE_UART1_CLK_PD_SHIFT827,31994
#define CGU_BASE_UART1_CLK_PD	CGU_BASE_UART1_CLK_PD828,32034
#define CGU_BASE_UART1_CLK_AUTOBLOCK_SHIFT CGU_BASE_UART1_CLK_AUTOBLOCK_SHIFT831,32168
#define CGU_BASE_UART1_CLK_AUTOBLOCK CGU_BASE_UART1_CLK_AUTOBLOCK832,32216
#define CGU_BASE_UART1_CLK_CLK_SEL_SHIFT CGU_BASE_UART1_CLK_CLK_SEL_SHIFT836,32339
#define CGU_BASE_UART1_CLK_CLK_SEL_MASK CGU_BASE_UART1_CLK_CLK_SEL_MASK837,32385
#define CGU_BASE_UART1_CLK_CLK_SEL(CGU_BASE_UART1_CLK_CLK_SEL839,32473
#define CGU_BASE_UART2_CLK_PD_SHIFT	CGU_BASE_UART2_CLK_PD_SHIFT845,32663
#define CGU_BASE_UART2_CLK_PD	CGU_BASE_UART2_CLK_PD846,32703
#define CGU_BASE_UART2_CLK_AUTOBLOCK_SHIFT CGU_BASE_UART2_CLK_AUTOBLOCK_SHIFT849,32837
#define CGU_BASE_UART2_CLK_AUTOBLOCK CGU_BASE_UART2_CLK_AUTOBLOCK850,32885
#define CGU_BASE_UART2_CLK_CLK_SEL_SHIFT CGU_BASE_UART2_CLK_CLK_SEL_SHIFT854,33008
#define CGU_BASE_UART2_CLK_CLK_SEL_MASK CGU_BASE_UART2_CLK_CLK_SEL_MASK855,33054
#define CGU_BASE_UART2_CLK_CLK_SEL(CGU_BASE_UART2_CLK_CLK_SEL857,33142
#define CGU_BASE_UART3_CLK_PD_SHIFT	CGU_BASE_UART3_CLK_PD_SHIFT863,33332
#define CGU_BASE_UART3_CLK_PD	CGU_BASE_UART3_CLK_PD864,33372
#define CGU_BASE_UART3_CLK_AUTOBLOCK_SHIFT CGU_BASE_UART3_CLK_AUTOBLOCK_SHIFT867,33506
#define CGU_BASE_UART3_CLK_AUTOBLOCK CGU_BASE_UART3_CLK_AUTOBLOCK868,33554
#define CGU_BASE_UART3_CLK_CLK_SEL_SHIFT CGU_BASE_UART3_CLK_CLK_SEL_SHIFT872,33677
#define CGU_BASE_UART3_CLK_CLK_SEL_MASK CGU_BASE_UART3_CLK_CLK_SEL_MASK873,33723
#define CGU_BASE_UART3_CLK_CLK_SEL(CGU_BASE_UART3_CLK_CLK_SEL875,33811
#define CGU_BASE_OUT_CLK_PD_SHIFT	CGU_BASE_OUT_CLK_PD_SHIFT881,34001
#define CGU_BASE_OUT_CLK_PD	CGU_BASE_OUT_CLK_PD882,34039
#define CGU_BASE_OUT_CLK_AUTOBLOCK_SHIFT CGU_BASE_OUT_CLK_AUTOBLOCK_SHIFT885,34169
#define CGU_BASE_OUT_CLK_AUTOBLOCK	CGU_BASE_OUT_CLK_AUTOBLOCK886,34215
#define CGU_BASE_OUT_CLK_CLK_SEL_SHIFT	CGU_BASE_OUT_CLK_CLK_SEL_SHIFT889,34329
#define CGU_BASE_OUT_CLK_CLK_SEL_MASK	CGU_BASE_OUT_CLK_CLK_SEL_MASK890,34373
#define CGU_BASE_OUT_CLK_CLK_SEL(CGU_BASE_OUT_CLK_CLK_SEL891,34452
#define CGU_BASE_APLL_CLK_PD_SHIFT	CGU_BASE_APLL_CLK_PD_SHIFT896,34633
#define CGU_BASE_APLL_CLK_PD	CGU_BASE_APLL_CLK_PD897,34672
#define CGU_BASE_APLL_CLK_AUTOBLOCK_SHIFT CGU_BASE_APLL_CLK_AUTOBLOCK_SHIFT900,34804
#define CGU_BASE_APLL_CLK_AUTOBLOCK	CGU_BASE_APLL_CLK_AUTOBLOCK901,34851
#define CGU_BASE_APLL_CLK_CLK_SEL_SHIFT CGU_BASE_APLL_CLK_CLK_SEL_SHIFT904,34967
#define CGU_BASE_APLL_CLK_CLK_SEL_MASK CGU_BASE_APLL_CLK_CLK_SEL_MASK905,35012
#define CGU_BASE_APLL_CLK_CLK_SEL(CGU_BASE_APLL_CLK_CLK_SEL907,35098
#define CGU_BASE_CGU_OUT0_CLK_PD_SHIFT	CGU_BASE_CGU_OUT0_CLK_PD_SHIFT912,35281
#define CGU_BASE_CGU_OUT0_CLK_PD	CGU_BASE_CGU_OUT0_CLK_PD913,35324
#define CGU_BASE_CGU_OUT0_CLK_AUTOBLOCK_SHIFT CGU_BASE_CGU_OUT0_CLK_AUTOBLOCK_SHIFT916,35463
#define CGU_BASE_CGU_OUT0_CLK_AUTOBLOCK CGU_BASE_CGU_OUT0_CLK_AUTOBLOCK917,35514
#define CGU_BASE_CGU_OUT0_CLK_CLK_SEL_SHIFT CGU_BASE_CGU_OUT0_CLK_CLK_SEL_SHIFT921,35643
#define CGU_BASE_CGU_OUT0_CLK_CLK_SEL_MASK CGU_BASE_CGU_OUT0_CLK_CLK_SEL_MASK922,35692
#define CGU_BASE_CGU_OUT0_CLK_CLK_SEL(CGU_BASE_CGU_OUT0_CLK_CLK_SEL924,35786
#define CGU_BASE_CGU_OUT1_CLK_PD_SHIFT	CGU_BASE_CGU_OUT1_CLK_PD_SHIFT930,35982
#define CGU_BASE_CGU_OUT1_CLK_PD	CGU_BASE_CGU_OUT1_CLK_PD931,36025
#define CGU_BASE_CGU_OUT1_CLK_AUTOBLOCK_SHIFT CGU_BASE_CGU_OUT1_CLK_AUTOBLOCK_SHIFT934,36164
#define CGU_BASE_CGU_OUT1_CLK_AUTOBLOCK CGU_BASE_CGU_OUT1_CLK_AUTOBLOCK935,36215
#define CGU_BASE_CGU_OUT1_CLK_CLK_SEL_SHIFT CGU_BASE_CGU_OUT1_CLK_CLK_SEL_SHIFT939,36344
#define CGU_BASE_CGU_OUT1_CLK_CLK_SEL_MASK CGU_BASE_CGU_OUT1_CLK_CLK_SEL_MASK940,36393
#define CGU_BASE_CGU_OUT1_CLK_CLK_SEL(CGU_BASE_CGU_OUT1_CLK_CLK_SEL942,36487
#define CGU_SRC_32K CGU_SRC_32K947,36660
#define CGU_SRC_IRC CGU_SRC_IRC948,36691
#define CGU_SRC_ENET_RX CGU_SRC_ENET_RX949,36722
#define CGU_SRC_ENET_TX CGU_SRC_ENET_TX950,36753
#define CGU_SRC_GP_CLKIN CGU_SRC_GP_CLKIN951,36784
#define CGU_SRC_XTAL CGU_SRC_XTAL952,36815
#define CGU_SRC_PLL0USB CGU_SRC_PLL0USB953,36846
#define CGU_SRC_PLL0AUDIO CGU_SRC_PLL0AUDIO954,36877
#define CGU_SRC_PLL1 CGU_SRC_PLL1955,36908
#define CGU_SRC_IDIVA CGU_SRC_IDIVA956,36939
#define CGU_SRC_IDIVB CGU_SRC_IDIVB957,36970
#define CGU_SRC_IDIVC CGU_SRC_IDIVC958,37001
#define CGU_SRC_IDIVD CGU_SRC_IDIVD959,37032
#define CGU_SRC_IDIVE CGU_SRC_IDIVE960,37063

../../../../libopencm3/include/libopencm3/lpc43xx/doc-lpc43xx.h,0

../../../../libopencm3/include/libopencm3/lpc43xx/memorymap.h,2438
#define LPC43XX_MEMORYMAP_HLPC43XX_MEMORYMAP_H22,869
#define PERIPH_BASE_AHB PERIPH_BASE_AHB29,1047
#define PERIPH_BASE_APB0 PERIPH_BASE_APB030,1101
#define PERIPH_BASE_APB1 PERIPH_BASE_APB131,1155
#define PERIPH_BASE_APB2 PERIPH_BASE_APB232,1209
#define PERIPH_BASE_APB3 PERIPH_BASE_APB333,1263
#define SCT_BASE SCT_BASE38,1391
#define GPDMA_BASE GPDMA_BASE40,1529
#define SPIFI_BASE SPIFI_BASE41,1597
#define SDIO_BASE SDIO_BASE42,1665
#define EMC_BASE EMC_BASE43,1733
#define USB0_BASE USB0_BASE44,1801
#define USB1_BASE USB1_BASE45,1869
#define LCD_BASE LCD_BASE46,1937
#define ETHERNET_BASE ETHERNET_BASE48,2075
#define ATIMER_BASE ATIMER_BASE53,2215
#define BACKUP_REG_BASE BACKUP_REG_BASE54,2269
#define PMC_BASE PMC_BASE55,2323
#define CREG_BASE CREG_BASE56,2377
#define EVENTROUTER_BASE EVENTROUTER_BASE57,2431
#define OTP_BASE OTP_BASE58,2485
#define RTC_BASE RTC_BASE59,2539
#define CGU_BASE CGU_BASE63,2676
#define CCU1_BASE CCU1_BASE64,2730
#define CCU2_BASE CCU2_BASE65,2784
#define RGU_BASE RGU_BASE66,2838
#define WWDT_BASE WWDT_BASE72,3016
#define USART0_BASE USART0_BASE73,3085
#define UART1_BASE UART1_BASE74,3154
#define SSP0_BASE SSP0_BASE75,3223
#define TIMER0_BASE TIMER0_BASE76,3292
#define TIMER1_BASE TIMER1_BASE77,3361
#define SCU_BASE SCU_BASE78,3430
#define GPIO_PIN_INTERRUPT_BASE GPIO_PIN_INTERRUPT_BASE79,3499
#define GPIO_GROUP0_INTERRUPT_BASE GPIO_GROUP0_INTERRUPT_BASE80,3568
#define GPIO_GROUP1_INTERRUPT_BASE GPIO_GROUP1_INTERRUPT_BASE81,3637
#define MCPWM_BASE MCPWM_BASE87,3829
#define I2C0_BASE I2C0_BASE88,3898
#define I2S0_BASE I2S0_BASE89,3967
#define I2S1_BASE I2S1_BASE90,4036
#define C_CCAN1_BASE C_CCAN1_BASE91,4105
#define RITIMER_BASE RITIMER_BASE97,4297
#define USART2_BASE USART2_BASE98,4366
#define USART3_BASE USART3_BASE99,4435
#define TIMER2_BASE TIMER2_BASE100,4504
#define TIMER3_BASE TIMER3_BASE101,4573
#define SSP1_BASE SSP1_BASE102,4642
#define QEI_BASE QEI_BASE103,4711
#define GIMA_BASE GIMA_BASE104,4780
#define I2C1_BASE I2C1_BASE110,4972
#define DAC_BASE DAC_BASE111,5041
#define C_CAN0_BASE C_CAN0_BASE112,5110
#define ADC0_BASE ADC0_BASE113,5179
#define ADC1_BASE ADC1_BASE114,5248
#define AES_BASE AES_BASE119,5401
#define GPIO_PORT_BASE GPIO_PORT_BASE123,5498
#define SPI_PORT_BASE SPI_PORT_BASE127,5595
#define SGPIO_PORT_BASE SGPIO_PORT_BASE128,5649

../../../../libopencm3/include/libopencm3/lpc43xx/sdio.h,1477
#define LPC43XX_SDIO_HLPC43XX_SDIO_H35,1089
#define SDIO_CTRL SDIO_CTRL45,1303
#define SDIO_PWREN SDIO_PWREN48,1398
#define SDIO_CLKDIV SDIO_CLKDIV51,1494
#define SDIO_CLKSRC SDIO_CLKSRC54,1592
#define SDIO_CLKENA SDIO_CLKENA57,1687
#define SDIO_TMOUT SDIO_TMOUT60,1778
#define SDIO_CTYPE SDIO_CTYPE63,1870
#define SDIO_BLKSIZ SDIO_BLKSIZ66,1963
#define SDIO_BYTCNT SDIO_BYTCNT69,2056
#define SDIO_INTMASK SDIO_INTMASK72,2153
#define SDIO_CMDARG SDIO_CMDARG75,2252
#define SDIO_CMD SDIO_CMD78,2342
#define SDIO_RESP0 SDIO_RESP081,2435
#define SDIO_RESP1 SDIO_RESP184,2528
#define SDIO_RESP2 SDIO_RESP287,2621
#define SDIO_RESP3 SDIO_RESP390,2714
#define SDIO_MINTSTS SDIO_MINTSTS93,2820
#define SDIO_RINTSTS SDIO_RINTSTS96,2923
#define SDIO_STATUS SDIO_STATUS99,3012
#define SDIO_FIFOTH SDIO_FIFOTH102,3119
#define SDIO_CDETECT SDIO_CDETECT105,3213
#define SDIO_WRTPRT SDIO_WRTPRT108,3309
#define SDIO_TCBCNT SDIO_TCBCNT111,3423
#define SDIO_TBBCNT SDIO_TBBCNT114,3545
#define SDIO_DEBNCE SDIO_DEBNCE117,3642
#define SDIO_UHS_REG SDIO_UHS_REG120,3730
#define SDIO_RST_N SDIO_RST_N123,3818
#define SDIO_BMOD SDIO_BMOD126,3909
#define SDIO_PLDMND SDIO_PLDMND129,4003
#define SDIO_DBADDR SDIO_DBADDR132,4114
#define SDIO_IDSTS SDIO_IDSTS135,4217
#define SDIO_IDINTEN SDIO_IDINTEN138,4330
#define SDIO_DSCADDR SDIO_DSCADDR141,4444
#define SDIO_BUFADDR SDIO_BUFADDR144,4560
#define SDIO_DATA SDIO_DATA147,4654

../../../../libopencm3/include/libopencm3/lpc43xx/i2s.h,1756
#define LPC43XX_I2S_HLPC43XX_I2S_H35,1093
#define I2S0 I2S045,1332
#define I2S1 I2S146,1382
#define I2S_DAO(I2S_DAO51,1554
#define I2S0_DAO I2S0_DAO52,1617
#define I2S1_DAO I2S1_DAO53,1671
#define I2S_DAI(I2S_DAI56,1765
#define I2S0_DAI I2S0_DAI57,1828
#define I2S1_DAI I2S1_DAI58,1882
#define I2S_TXFIFO(I2S_TXFIFO61,1961
#define I2S0_TXFIFO I2S0_TXFIFO62,2024
#define I2S1_TXFIFO I2S1_TXFIFO63,2081
#define I2S_RXFIFO(I2S_RXFIFO66,2162
#define I2S0_RXFIFO I2S0_RXFIFO67,2225
#define I2S1_RXFIFO I2S1_RXFIFO68,2282
#define I2S_STATE(I2S_STATE71,2375
#define I2S0_STATE I2S0_STATE72,2438
#define I2S1_STATE I2S1_STATE73,2494
#define I2S_DMA1(I2S_DMA176,2590
#define I2S0_DMA1 I2S0_DMA177,2653
#define I2S1_DMA1 I2S1_DMA178,2708
#define I2S_DMA2(I2S_DMA281,2803
#define I2S0_DMA2 I2S0_DMA282,2866
#define I2S1_DMA2 I2S1_DMA283,2921
#define I2S_IRQ(I2S_IRQ86,3022
#define I2S0_IRQ I2S0_IRQ87,3085
#define I2S1_IRQ I2S1_IRQ88,3139
#define I2S_TXRATE(I2S_TXRATE91,3226
#define I2S0_TXRATE I2S0_TXRATE92,3289
#define I2S1_TXRATE I2S1_TXRATE93,3346
#define I2S_RXRATE(I2S_RXRATE96,3435
#define I2S0_RXRATE I2S0_RXRATE97,3498
#define I2S1_RXRATE I2S1_RXRATE98,3555
#define I2S_TXBITRATE(I2S_TXBITRATE101,3649
#define I2S0_TXBITRATE I2S0_TXBITRATE102,3712
#define I2S1_TXBITRATE I2S1_TXBITRATE103,3772
#define I2S_RXBITRATE(I2S_RXBITRATE106,3868
#define I2S0_RXBITRATE I2S0_RXBITRATE107,3931
#define I2S1_RXBITRATE I2S1_RXBITRATE108,3991
#define I2S_TXMODE(I2S_TXMODE111,4084
#define I2S0_TXMODE I2S0_TXMODE112,4147
#define I2S1_TXMODE I2S1_TXMODE113,4204
#define I2S_RXMODE(I2S_RXMODE116,4293
#define I2S0_RXMODE I2S0_RXMODE117,4356
#define I2S1_RXMODE I2S1_RXMODE118,4413

../../../../libopencm3/include/libopencm3/lpc43xx/m0/nvic.h,1579
#define LIBOPENCM3_LPC43xx_M0_NVIC_HLIBOPENCM3_LPC43xx_M0_NVIC_H7,184
#define NVIC_RTC_IRQ NVIC_RTC_IRQ16,377
#define NVIC_M4CORE_IRQ NVIC_M4CORE_IRQ17,400
#define NVIC_DMA_IRQ NVIC_DMA_IRQ18,426
#define NVIC_FLASHEEPROMAT_IRQ NVIC_FLASHEEPROMAT_IRQ19,449
#define NVIC_ETHERNET_IRQ NVIC_ETHERNET_IRQ20,482
#define NVIC_SDIO_IRQ NVIC_SDIO_IRQ21,510
#define NVIC_LCD_IRQ NVIC_LCD_IRQ22,534
#define NVIC_USB0_IRQ NVIC_USB0_IRQ23,557
#define NVIC_USB1_IRQ NVIC_USB1_IRQ24,581
#define NVIC_SCT_IRQ NVIC_SCT_IRQ25,605
#define NVIC_RITIMER_OR_WWDT_IRQ NVIC_RITIMER_OR_WWDT_IRQ26,629
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ27,665
#define NVIC_GINT1_IRQ NVIC_GINT1_IRQ28,692
#define NVIC_PIN_INT4_IRQ NVIC_PIN_INT4_IRQ29,718
#define NVIC_TIMER3_IRQ NVIC_TIMER3_IRQ30,747
#define NVIC_MCPWM_IRQ NVIC_MCPWM_IRQ31,774
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ32,800
#define NVIC_I2C0_OR_IRC1_IRQ NVIC_I2C0_OR_IRC1_IRQ33,825
#define NVIC_SGPIO_IRQ NVIC_SGPIO_IRQ34,858
#define NVIC_SPI_OR_DAC_IRQ NVIC_SPI_OR_DAC_IRQ35,884
#define NVIC_ADC1_IRQ NVIC_ADC1_IRQ36,915
#define NVIC_SSP0_OR_SSP1_IRQ NVIC_SSP0_OR_SSP1_IRQ37,940
#define NVIC_EVENTROUTER_IRQ NVIC_EVENTROUTER_IRQ38,973
#define NVIC_USART0_IRQ NVIC_USART0_IRQ39,1005
#define NVIC_UART1_IRQ NVIC_UART1_IRQ40,1032
#define NVIC_USART2_OR_C_CAN1_IRQ NVIC_USART2_OR_C_CAN1_IRQ41,1058
#define NVIC_USART3_IRQ NVIC_USART3_IRQ42,1095
#define NVIC_I2S0_OR_I2S1_IRQ NVIC_I2S0_OR_I2S1_IRQ43,1122
#define NVIC_C_CAN0_IRQ NVIC_C_CAN0_IRQ44,1155
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT46,1183

../../../../libopencm3/include/libopencm3/lpc43xx/m0/irq.json,1262
        "0": "rtc", 03,16
        "1": "m4core", 14,37
        "2": "dma", 25,61
        "4": "flasheepromat", 46,82
        "5": "ethernet", 57,113
        "6": "sdio", 68,139
        "7": "lcd", 79,161
        "8": "usb0", 810,182
        "9": "usb1", 911,204
        "10": "sct", 1012,226
        "11": "ritimer_or_wwdt", 1113,248
        "12": "timer0", 1214,282
        "13": "gint1", 1315,307
        "14": "pin_int4", 1416,331
        "15": "timer3", 1517,358
        "16": "mcpwm", 1618,383
        "17": "adc0", 1719,407
        "18": "i2c0_or_irc1", 1820,430
        "19": "sgpio", 1921,461
        "20": "spi_or_dac", 2022,485
        "21": "adc1", 2123,514
        "22": "ssp0_or_ssp1", 2224,537
        "23": "eventrouter", 2325,568
        "24": "usart0", 2426,598
        "25": "uart1", 2527,623
        "26": "usart2_or_c_can1", 2628,647
        "27": "usart3", 2729,682
        "28": "i2s0_or_i2s1", 2830,707
        "29": "c_can0"2931,738
    "irqs": {irqs2,2
    "partname_humanreadable": "LPC 43xx series M0 core", partname_humanreadable33,769
    "partname_doxygen": "LPC43xx (M0)", partname_doxygen34,827
    "includeguard": "LIBOPENCM3_LPC43xx_M0_NVIC_H"includeguard35,868

../../../../libopencm3/include/libopencm3/lpc43xx/sgpio.h,20767
#define LPC43XX_SGPIO_HLPC43XX_SGPIO_H52,1534
#define SGPIO_OUT_MUX_CFG(SGPIO_OUT_MUX_CFG62,1794
#define SGPIO_OUT_MUX_CFG0 SGPIO_OUT_MUX_CFG063,1873
#define SGPIO_OUT_MUX_CFG1 SGPIO_OUT_MUX_CFG164,1944
#define SGPIO_OUT_MUX_CFG2 SGPIO_OUT_MUX_CFG265,2015
#define SGPIO_OUT_MUX_CFG3 SGPIO_OUT_MUX_CFG366,2086
#define SGPIO_OUT_MUX_CFG4 SGPIO_OUT_MUX_CFG467,2157
#define SGPIO_OUT_MUX_CFG5 SGPIO_OUT_MUX_CFG568,2228
#define SGPIO_OUT_MUX_CFG6 SGPIO_OUT_MUX_CFG669,2299
#define SGPIO_OUT_MUX_CFG7 SGPIO_OUT_MUX_CFG770,2370
#define SGPIO_OUT_MUX_CFG8 SGPIO_OUT_MUX_CFG871,2441
#define SGPIO_OUT_MUX_CFG9 SGPIO_OUT_MUX_CFG972,2512
#define SGPIO_OUT_MUX_CFG10 SGPIO_OUT_MUX_CFG1073,2583
#define SGPIO_OUT_MUX_CFG11 SGPIO_OUT_MUX_CFG1174,2654
#define SGPIO_OUT_MUX_CFG12 SGPIO_OUT_MUX_CFG1275,2725
#define SGPIO_OUT_MUX_CFG13 SGPIO_OUT_MUX_CFG1376,2796
#define SGPIO_OUT_MUX_CFG14 SGPIO_OUT_MUX_CFG1477,2867
#define SGPIO_OUT_MUX_CFG15 SGPIO_OUT_MUX_CFG1578,2938
#define SGPIO_MUX_CFG(SGPIO_MUX_CFG81,3081
#define SGPIO_MUX_CFG0 SGPIO_MUX_CFG083,3177
#define SGPIO_MUX_CFG1 SGPIO_MUX_CFG184,3248
#define SGPIO_MUX_CFG2 SGPIO_MUX_CFG285,3319
#define SGPIO_MUX_CFG3 SGPIO_MUX_CFG386,3390
#define SGPIO_MUX_CFG4 SGPIO_MUX_CFG487,3461
#define SGPIO_MUX_CFG5 SGPIO_MUX_CFG588,3532
#define SGPIO_MUX_CFG6 SGPIO_MUX_CFG689,3603
#define SGPIO_MUX_CFG7 SGPIO_MUX_CFG790,3674
#define SGPIO_MUX_CFG8 SGPIO_MUX_CFG891,3745
#define SGPIO_MUX_CFG9 SGPIO_MUX_CFG992,3816
#define SGPIO_MUX_CFG10 SGPIO_MUX_CFG1093,3887
#define SGPIO_MUX_CFG11 SGPIO_MUX_CFG1194,3958
#define SGPIO_MUX_CFG12 SGPIO_MUX_CFG1295,4029
#define SGPIO_MUX_CFG13 SGPIO_MUX_CFG1396,4100
#define SGPIO_MUX_CFG14 SGPIO_MUX_CFG1497,4171
#define SGPIO_MUX_CFG15 SGPIO_MUX_CFG1598,4242
#define SGPIO_SLICE_MUX_CFG(SGPIO_SLICE_MUX_CFG101,4385
#define SGPIO_SLICE_MUX_CFG0 SGPIO_SLICE_MUX_CFG0103,4481
#define SGPIO_SLICE_MUX_CFG1 SGPIO_SLICE_MUX_CFG1104,4552
#define SGPIO_SLICE_MUX_CFG2 SGPIO_SLICE_MUX_CFG2105,4623
#define SGPIO_SLICE_MUX_CFG3 SGPIO_SLICE_MUX_CFG3106,4694
#define SGPIO_SLICE_MUX_CFG4 SGPIO_SLICE_MUX_CFG4107,4765
#define SGPIO_SLICE_MUX_CFG5 SGPIO_SLICE_MUX_CFG5108,4836
#define SGPIO_SLICE_MUX_CFG6 SGPIO_SLICE_MUX_CFG6109,4907
#define SGPIO_SLICE_MUX_CFG7 SGPIO_SLICE_MUX_CFG7110,4978
#define SGPIO_SLICE_MUX_CFG8 SGPIO_SLICE_MUX_CFG8111,5049
#define SGPIO_SLICE_MUX_CFG9 SGPIO_SLICE_MUX_CFG9112,5120
#define SGPIO_SLICE_MUX_CFG10 SGPIO_SLICE_MUX_CFG10113,5191
#define SGPIO_SLICE_MUX_CFG11 SGPIO_SLICE_MUX_CFG11114,5262
#define SGPIO_SLICE_MUX_CFG12 SGPIO_SLICE_MUX_CFG12115,5333
#define SGPIO_SLICE_MUX_CFG13 SGPIO_SLICE_MUX_CFG13116,5404
#define SGPIO_SLICE_MUX_CFG14 SGPIO_SLICE_MUX_CFG14117,5475
#define SGPIO_SLICE_MUX_CFG15 SGPIO_SLICE_MUX_CFG15118,5546
#define SGPIO_REG(SGPIO_REG121,5658
#define SGPIO_REG0 SGPIO_REG0123,5754
#define SGPIO_REG1 SGPIO_REG1124,5825
#define SGPIO_REG2 SGPIO_REG2125,5896
#define SGPIO_REG3 SGPIO_REG3126,5967
#define SGPIO_REG4 SGPIO_REG4127,6038
#define SGPIO_REG5 SGPIO_REG5128,6109
#define SGPIO_REG6 SGPIO_REG6129,6180
#define SGPIO_REG7 SGPIO_REG7130,6251
#define SGPIO_REG8 SGPIO_REG8131,6322
#define SGPIO_REG9 SGPIO_REG9132,6393
#define SGPIO_REG10 SGPIO_REG10133,6464
#define SGPIO_REG11 SGPIO_REG11134,6535
#define SGPIO_REG12 SGPIO_REG12135,6606
#define SGPIO_REG13 SGPIO_REG13136,6677
#define SGPIO_REG14 SGPIO_REG14137,6748
#define SGPIO_REG15 SGPIO_REG15138,6819
#define SGPIO_REG_SS(SGPIO_REG_SS141,6941
#define SGPIO_REG_SS0 SGPIO_REG_SS0143,7038
#define SGPIO_REG_SS1 SGPIO_REG_SS1144,7110
#define SGPIO_REG_SS2 SGPIO_REG_SS2145,7182
#define SGPIO_REG_SS3 SGPIO_REG_SS3146,7254
#define SGPIO_REG_SS4 SGPIO_REG_SS4147,7326
#define SGPIO_REG_SS5 SGPIO_REG_SS5148,7398
#define SGPIO_REG_SS6 SGPIO_REG_SS6149,7470
#define SGPIO_REG_SS7 SGPIO_REG_SS7150,7542
#define SGPIO_REG_SS8 SGPIO_REG_SS8151,7614
#define SGPIO_REG_SS9 SGPIO_REG_SS9152,7686
#define SGPIO_REG_SS10 SGPIO_REG_SS10153,7758
#define SGPIO_REG_SS11 SGPIO_REG_SS11154,7830
#define SGPIO_REG_SS12 SGPIO_REG_SS12155,7902
#define SGPIO_REG_SS13 SGPIO_REG_SS13156,7974
#define SGPIO_REG_SS14 SGPIO_REG_SS14157,8046
#define SGPIO_REG_SS15 SGPIO_REG_SS15158,8118
#define SGPIO_PRESET(SGPIO_PRESET161,8230
#define SGPIO_PRESET0 SGPIO_PRESET0163,8327
#define SGPIO_PRESET1 SGPIO_PRESET1164,8399
#define SGPIO_PRESET2 SGPIO_PRESET2165,8471
#define SGPIO_PRESET3 SGPIO_PRESET3166,8543
#define SGPIO_PRESET4 SGPIO_PRESET4167,8615
#define SGPIO_PRESET5 SGPIO_PRESET5168,8687
#define SGPIO_PRESET6 SGPIO_PRESET6169,8759
#define SGPIO_PRESET7 SGPIO_PRESET7170,8831
#define SGPIO_PRESET8 SGPIO_PRESET8171,8903
#define SGPIO_PRESET9 SGPIO_PRESET9172,8975
#define SGPIO_PRESET10 SGPIO_PRESET10173,9047
#define SGPIO_PRESET11 SGPIO_PRESET11174,9119
#define SGPIO_PRESET12 SGPIO_PRESET12175,9191
#define SGPIO_PRESET13 SGPIO_PRESET13176,9263
#define SGPIO_PRESET14 SGPIO_PRESET14177,9335
#define SGPIO_PRESET15 SGPIO_PRESET15178,9407
#define SGPIO_COUNT(SGPIO_COUNT181,9524
#define SGPIO_COUNT0 SGPIO_COUNT0183,9621
#define SGPIO_COUNT1 SGPIO_COUNT1184,9693
#define SGPIO_COUNT2 SGPIO_COUNT2185,9765
#define SGPIO_COUNT3 SGPIO_COUNT3186,9837
#define SGPIO_COUNT4 SGPIO_COUNT4187,9909
#define SGPIO_COUNT5 SGPIO_COUNT5188,9981
#define SGPIO_COUNT6 SGPIO_COUNT6189,10053
#define SGPIO_COUNT7 SGPIO_COUNT7190,10125
#define SGPIO_COUNT8 SGPIO_COUNT8191,10197
#define SGPIO_COUNT9 SGPIO_COUNT9192,10269
#define SGPIO_COUNT10 SGPIO_COUNT10193,10341
#define SGPIO_COUNT11 SGPIO_COUNT11194,10413
#define SGPIO_COUNT12 SGPIO_COUNT12195,10485
#define SGPIO_COUNT13 SGPIO_COUNT13196,10557
#define SGPIO_COUNT14 SGPIO_COUNT14197,10629
#define SGPIO_COUNT15 SGPIO_COUNT15198,10701
#define SGPIO_POS(SGPIO_POS201,10812
#define SGPIO_POS0 SGPIO_POS0203,10909
#define SGPIO_POS1 SGPIO_POS1204,10981
#define SGPIO_POS2 SGPIO_POS2205,11053
#define SGPIO_POS3 SGPIO_POS3206,11125
#define SGPIO_POS4 SGPIO_POS4207,11197
#define SGPIO_POS5 SGPIO_POS5208,11269
#define SGPIO_POS6 SGPIO_POS6209,11341
#define SGPIO_POS7 SGPIO_POS7210,11413
#define SGPIO_POS8 SGPIO_POS8211,11485
#define SGPIO_POS9 SGPIO_POS9212,11557
#define SGPIO_POS10 SGPIO_POS10213,11629
#define SGPIO_POS11 SGPIO_POS11214,11701
#define SGPIO_POS12 SGPIO_POS12215,11773
#define SGPIO_POS13 SGPIO_POS13216,11845
#define SGPIO_POS14 SGPIO_POS14217,11917
#define SGPIO_POS15 SGPIO_POS15218,11989
#define SGPIO_SLICE_A SGPIO_SLICE_A221,12102
#define SGPIO_SLICE_B SGPIO_SLICE_B222,12144
#define SGPIO_SLICE_C SGPIO_SLICE_C223,12186
#define SGPIO_SLICE_D SGPIO_SLICE_D224,12228
#define SGPIO_SLICE_E SGPIO_SLICE_E225,12270
#define SGPIO_SLICE_F SGPIO_SLICE_F226,12312
#define SGPIO_SLICE_G SGPIO_SLICE_G227,12354
#define SGPIO_SLICE_H SGPIO_SLICE_H228,12396
#define SGPIO_SLICE_I SGPIO_SLICE_I229,12438
#define SGPIO_SLICE_J SGPIO_SLICE_J230,12480
#define SGPIO_SLICE_K SGPIO_SLICE_K231,12522
#define SGPIO_SLICE_L SGPIO_SLICE_L232,12565
#define SGPIO_SLICE_M SGPIO_SLICE_M233,12608
#define SGPIO_SLICE_N SGPIO_SLICE_N234,12651
#define SGPIO_SLICE_O SGPIO_SLICE_O235,12694
#define SGPIO_SLICE_P SGPIO_SLICE_P236,12737
#define SGPIO_MASK_A SGPIO_MASK_A239,12830
#define SGPIO_MASK_H SGPIO_MASK_H242,12952
#define SGPIO_MASK_I SGPIO_MASK_I245,13074
#define SGPIO_MASK_P SGPIO_MASK_P248,13196
#define SGPIO_GPIO_INREG SGPIO_GPIO_INREG251,13302
#define SGPIO_GPIO_OUTREG SGPIO_GPIO_OUTREG254,13410
#define SGPIO_GPIO_OENREG SGPIO_GPIO_OENREG257,13514
#define SGPIO_CTRL_ENABLE SGPIO_CTRL_ENABLE260,13625
#define SGPIO_CTRL_DISABLE SGPIO_CTRL_DISABLE263,13737
#define SGPIO_CLR_EN_0 SGPIO_CLR_EN_0266,13849
#define SGPIO_SET_EN_0 SGPIO_SET_EN_0269,13959
#define SGPIO_ENABLE_0 SGPIO_ENABLE_0272,14067
#define SGPIO_STATUS_0 SGPIO_STATUS_0275,14175
#define SGPIO_CLR_STATUS_0 SGPIO_CLR_STATUS_0278,14289
#define SGPIO_SET_STATUS_0 SGPIO_SET_STATUS_0281,14401
#define SGPIO_CLR_EN_1 SGPIO_CLR_EN_1284,14516
#define SGPIO_SET_EN_1 SGPIO_SET_EN_1287,14629
#define SGPIO_ENABLE_1 SGPIO_ENABLE_1290,14740
#define SGPIO_STATUS_1 SGPIO_STATUS_1293,14851
#define SGPIO_CLR_STATUS_1 SGPIO_CLR_STATUS_1296,14968
#define SGPIO_SET_STATUS_1 SGPIO_SET_STATUS_1299,15083
#define SGPIO_CLR_EN_2 SGPIO_CLR_EN_2302,15197
#define SGPIO_SET_EN_2 SGPIO_SET_EN_2305,15309
#define SGPIO_ENABLE_2 SGPIO_ENABLE_2308,15419
#define SGPIO_STATUS_2 SGPIO_STATUS_2311,15529
#define SGPIO_CLR_STATUS_2 SGPIO_CLR_STATUS_2314,15645
#define SGPIO_SET_STATUS_2 SGPIO_SET_STATUS_2317,15759
#define SGPIO_CLR_EN_3 SGPIO_CLR_EN_3320,15865
#define SGPIO_SET_EN_3 SGPIO_SET_EN_3323,15979
#define SGPIO_ENABLE_3 SGPIO_ENABLE_3326,16091
#define SGPIO_STATUS_3 SGPIO_STATUS_3329,16203
#define SGPIO_CLR_STATUS_3 SGPIO_CLR_STATUS_3332,16321
#define SGPIO_SET_STATUS_3 SGPIO_SET_STATUS_3335,16437
#define SGPIO_OUT_MUX_CFG_P_OUT_CFG_SHIFT	SGPIO_OUT_MUX_CFG_P_OUT_CFG_SHIFT340,16644
#define SGPIO_OUT_MUX_CFG_P_OUT_CFG_MASK SGPIO_OUT_MUX_CFG_P_OUT_CFG_MASK341,16691
#define SGPIO_OUT_MUX_CFG_P_OUT_CFG(SGPIO_OUT_MUX_CFG_P_OUT_CFG343,16780
#define SGPIO_OUT_MUX_CFG_P_OE_CFG_SHIFT	SGPIO_OUT_MUX_CFG_P_OE_CFG_SHIFT346,16868
#define SGPIO_OUT_MUX_CFG_P_OE_CFG_MASK SGPIO_OUT_MUX_CFG_P_OE_CFG_MASK347,16914
#define SGPIO_OUT_MUX_CFG_P_OE_CFG(SGPIO_OUT_MUX_CFG_P_OE_CFG349,17001
#define SGPIO_MUX_CFG_EXT_CLK_ENABLE_SHIFT	SGPIO_MUX_CFG_EXT_CLK_ENABLE_SHIFT352,17087
#define SGPIO_MUX_CFG_EXT_CLK_ENABLE_MASK SGPIO_MUX_CFG_EXT_CLK_ENABLE_MASK353,17135
#define SGPIO_MUX_CFG_EXT_CLK_ENABLE(SGPIO_MUX_CFG_EXT_CLK_ENABLE355,17224
#define SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_SHIFT	SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_SHIFT358,17314
#define SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_MASK SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE_MASK359,17367
#define SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE(SGPIO_MUX_CFG_CLK_SOURCE_PIN_MODE361,17468
#define SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_SHIFT	SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_SHIFT364,17568
#define SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_MASK SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE_MASK365,17622
#define SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE(SGPIO_MUX_CFG_CLK_SOURCE_SLICE_MODE367,17727
#define SGPIO_MUX_CFG_QUALIFIER_MODE_SHIFT	SGPIO_MUX_CFG_QUALIFIER_MODE_SHIFT370,17831
#define SGPIO_MUX_CFG_QUALIFIER_MODE_MASK SGPIO_MUX_CFG_QUALIFIER_MODE_MASK371,17879
#define SGPIO_MUX_CFG_QUALIFIER_MODE(SGPIO_MUX_CFG_QUALIFIER_MODE373,17970
#define SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_SHIFT	SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_SHIFT376,18060
#define SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_MASK SGPIO_MUX_CFG_QUALIFIER_PIN_MODE_MASK377,18112
#define SGPIO_MUX_CFG_QUALIFIER_PIN_MODE(SGPIO_MUX_CFG_QUALIFIER_PIN_MODE379,18211
#define SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_SHIFT	SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_SHIFT382,18309
#define SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_MASK SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE_MASK383,18362
#define SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE(SGPIO_MUX_CFG_QUALIFIER_SLICE_MODE385,18465
#define SGPIO_MUX_CFG_CONCAT_ENABLE_SHIFT	SGPIO_MUX_CFG_CONCAT_ENABLE_SHIFT388,18567
#define SGPIO_MUX_CFG_CONCAT_ENABLE_MASK SGPIO_MUX_CFG_CONCAT_ENABLE_MASK389,18615
#define SGPIO_MUX_CFG_CONCAT_ENABLE(SGPIO_MUX_CFG_CONCAT_ENABLE391,18702
#define SGPIO_MUX_CFG_CONCAT_ORDER_SHIFT	SGPIO_MUX_CFG_CONCAT_ORDER_SHIFT394,18790
#define SGPIO_MUX_CFG_CONCAT_ORDER_MASK SGPIO_MUX_CFG_CONCAT_ORDER_MASK395,18837
#define SGPIO_MUX_CFG_CONCAT_ORDER(SGPIO_MUX_CFG_CONCAT_ORDER397,18924
#define SGPIO_SLICE_MUX_CFG_MATCH_MODE_SHIFT	SGPIO_SLICE_MUX_CFG_MATCH_MODE_SHIFT400,19010
#define SGPIO_SLICE_MUX_CFG_MATCH_MODE_MASK SGPIO_SLICE_MUX_CFG_MATCH_MODE_MASK401,19060
#define SGPIO_SLICE_MUX_CFG_MATCH_MODE(SGPIO_SLICE_MUX_CFG_MATCH_MODE403,19153
#define SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_SHIFT	SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_SHIFT406,19247
#define SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_MASK SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE_MASK407,19302
#define SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE(SGPIO_SLICE_MUX_CFG_CLK_CAPTURE_MODE409,19407
#define SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_SHIFT	SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_SHIFT412,19513
#define SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_MASK SGPIO_SLICE_MUX_CFG_CLKGEN_MODE_MASK413,19564
#define SGPIO_SLICE_MUX_CFG_CLKGEN_MODE(SGPIO_SLICE_MUX_CFG_CLKGEN_MODE415,19659
#define SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_SHIFT	SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_SHIFT418,19755
#define SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_MASK SGPIO_SLICE_MUX_CFG_INV_OUT_CLK_MASK419,19806
#define SGPIO_SLICE_MUX_CFG_INV_OUT_CLK(SGPIO_SLICE_MUX_CFG_INV_OUT_CLK421,19901
#define SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_SHIFT	SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_SHIFT424,19997
#define SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_MASK SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE_MASK425,20053
#define SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE(SGPIO_SLICE_MUX_CFG_DATA_CAPTURE_MODE427,20162
#define SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_SHIFT	SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_SHIFT430,20270
#define SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_MASK SGPIO_SLICE_MUX_CFG_PARALLEL_MODE_MASK431,20323
#define SGPIO_SLICE_MUX_CFG_PARALLEL_MODE(SGPIO_SLICE_MUX_CFG_PARALLEL_MODE433,20424
#define SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_SHIFT	SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_SHIFT436,20524
#define SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_MASK SGPIO_SLICE_MUX_CFG_INV_QUALIFIER_MASK437,20577
#define SGPIO_SLICE_MUX_CFG_INV_QUALIFIER(SGPIO_SLICE_MUX_CFG_INV_QUALIFIER439,20676
#define SGPIO_POS_POS_SHIFT	SGPIO_POS_POS_SHIFT442,20776
#define SGPIO_POS_POS_MASK	SGPIO_POS_POS_MASK443,20809
#define SGPIO_POS_POS(SGPIO_POS_POS444,20867
#define SGPIO_POS_POS_RESET_SHIFT	SGPIO_POS_POS_RESET_SHIFT446,20923
#define SGPIO_POS_POS_RESET_MASK	SGPIO_POS_POS_RESET_MASK447,20961
#define SGPIO_POS_POS_RESET(SGPIO_POS_POS_RESET448,21030
#define SGPIO_OUT_MUX_CFGx_P_OUT_CFG_SHIFT	SGPIO_OUT_MUX_CFGx_P_OUT_CFG_SHIFT455,21297
#define SGPIO_OUT_MUX_CFGx_P_OUT_CFG_MASK SGPIO_OUT_MUX_CFGx_P_OUT_CFG_MASK456,21345
#define SGPIO_OUT_MUX_CFGx_P_OUT_CFG(SGPIO_OUT_MUX_CFGx_P_OUT_CFG458,21436
#define SGPIO_OUT_MUX_CFGx_P_OE_CFG_SHIFT	SGPIO_OUT_MUX_CFGx_P_OE_CFG_SHIFT462,21563
#define SGPIO_OUT_MUX_CFGx_P_OE_CFG_MASK SGPIO_OUT_MUX_CFGx_P_OE_CFG_MASK463,21610
#define SGPIO_OUT_MUX_CFGx_P_OE_CFG(SGPIO_OUT_MUX_CFGx_P_OE_CFG465,21699
#define SGPIO_MUX_CFGx_EXT_CLK_ENABLE_SHIFT	SGPIO_MUX_CFGx_EXT_CLK_ENABLE_SHIFT471,21909
#define SGPIO_MUX_CFGx_EXT_CLK_ENABLE SGPIO_MUX_CFGx_EXT_CLK_ENABLE472,21958
#define SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_SHIFT	SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_SHIFT476,22096
#define SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_MASK SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE_MASK477,22149
#define SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE(SGPIO_MUX_CFGx_CLK_SOURCE_PIN_MODE479,22252
#define SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_SHIFT	SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_SHIFT483,22409
#define SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_MASK SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE_MASK484,22464
#define SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE(SGPIO_MUX_CFGx_CLK_SOURCE_SLICE_MODE486,22571
#define SGPIO_MUX_CFGx_QUALIFIER_MODE_SHIFT	SGPIO_MUX_CFGx_QUALIFIER_MODE_SHIFT490,22721
#define SGPIO_MUX_CFGx_QUALIFIER_MODE_MASK SGPIO_MUX_CFGx_QUALIFIER_MODE_MASK491,22770
#define SGPIO_MUX_CFGx_QUALIFIER_MODE(SGPIO_MUX_CFGx_QUALIFIER_MODE493,22863
#define SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_SHIFT	SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_SHIFT497,23002
#define SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_MASK SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE_MASK498,23055
#define SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE(SGPIO_MUX_CFGx_QUALIFIER_PIN_MODE500,23156
#define SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE_SHIFT	SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE_SHIFT504,23307
#define SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE_MASK SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE_MASK505,23361
#define SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE(SGPIO_MUX_CFGx_QUALIFIER_SLICE_MODE507,23466
#define SGPIO_MUX_CFGx_CONCAT_ENABLE_SHIFT	SGPIO_MUX_CFGx_CONCAT_ENABLE_SHIFT511,23612
#define SGPIO_MUX_CFGx_CONCAT_ENABLE SGPIO_MUX_CFGx_CONCAT_ENABLE512,23661
#define SGPIO_MUX_CFGx_CONCAT_ORDER_SHIFT	SGPIO_MUX_CFGx_CONCAT_ORDER_SHIFT516,23793
#define SGPIO_MUX_CFGx_CONCAT_ORDER_MASK SGPIO_MUX_CFGx_CONCAT_ORDER_MASK517,23841
#define SGPIO_MUX_CFGx_CONCAT_ORDER(SGPIO_MUX_CFGx_CONCAT_ORDER519,23930
#define SGPIO_SLICE_MUX_CFGx_MATCH_MODE_SHIFT	SGPIO_SLICE_MUX_CFGx_MATCH_MODE_SHIFT525,24127
#define SGPIO_SLICE_MUX_CFGx_MATCH_MODE SGPIO_SLICE_MUX_CFGx_MATCH_MODE526,24178
#define SGPIO_SLICE_MUX_CFGx_CLK_CAPTURE_MODE_SHIFT	SGPIO_SLICE_MUX_CFGx_CLK_CAPTURE_MODE_SHIFT530,24312
#define SGPIO_SLICE_MUX_CFGx_CLK_CAPTURE_MODE SGPIO_SLICE_MUX_CFGx_CLK_CAPTURE_MODE531,24368
#define SGPIO_SLICE_MUX_CFGx_CLKGEN_MODE_SHIFT SGPIO_SLICE_MUX_CFGx_CLKGEN_MODE_SHIFT535,24512
#define SGPIO_SLICE_MUX_CFGx_CLKGEN_MODE SGPIO_SLICE_MUX_CFGx_CLKGEN_MODE536,24563
#define SGPIO_SLICE_MUX_CFGx_INV_OUT_CLK_SHIFT SGPIO_SLICE_MUX_CFGx_INV_OUT_CLK_SHIFT540,24695
#define SGPIO_SLICE_MUX_CFGx_INV_OUT_CLK SGPIO_SLICE_MUX_CFGx_INV_OUT_CLK541,24746
#define SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_SHIFT SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_SHIFT545,24904
#define SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_MASK SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE_MASK546,24961
#define SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE(SGPIO_SLICE_MUX_CFGx_DATA_CAPTURE_MODE548,25072
#define SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_SHIFT SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_SHIFT552,25217
#define SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_MASK SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE_MASK553,25270
#define SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE(SGPIO_SLICE_MUX_CFGx_PARALLEL_MODE555,25373
#define SGPIO_SLICE_MUX_CFGx_INV_QUALIFIER_SHIFT SGPIO_SLICE_MUX_CFGx_INV_QUALIFIER_SHIFT559,25516
#define SGPIO_SLICE_MUX_CFGx_INV_QUALIFIER SGPIO_SLICE_MUX_CFGx_INV_QUALIFIER560,25569
#define SGPIO_POSx_POS_SHIFT	SGPIO_POSx_POS_SHIFT567,25802
#define SGPIO_POSx_POS_MASK	SGPIO_POSx_POS_MASK568,25836
#define SGPIO_POSx_POS(SGPIO_POSx_POS569,25896
#define SGPIO_POSx_POS_RESET_SHIFT	SGPIO_POSx_POS_RESET_SHIFT572,26014
#define SGPIO_POSx_POS_RESET_MASK	SGPIO_POSx_POS_RESET_MASK573,26053
#define SGPIO_POSx_POS_RESET(SGPIO_POSx_POS_RESET574,26124
typedef struct {__anon487f7c570108583,26394
	volatile uint32_t OUT_MUX_CFG[16];OUT_MUX_CFG585,26462
	volatile uint32_t SGPIO_MUX_CFG[16];SGPIO_MUX_CFG587,26551
	volatile uint32_t SLICE_MUX_CFG[16];SLICE_MUX_CFG589,26642
	volatile uint32_t REG[16];REG591,26712
	volatile uint32_t REG_SS[16];REG_SS595,26872
	volatile uint32_t PRESET[16];PRESET599,26989
	volatile uint32_t COUNT[16];COUNT601,27090
	volatile uint32_t POS[16];POS605,27259
	volatile uint32_t MASK_A;MASK_A609,27370
	volatile uint32_t MASK_H;MASK_H613,27480
	volatile uint32_t MASK_I;MASK_I617,27590
	volatile uint32_t MASK_P;MASK_P621,27700
	volatile uint32_t GPIO_INREG;GPIO_INREG623,27764
	volatile uint32_t GPIO_OUTREG;GPIO_OUTREG625,27835
	volatile uint32_t GPIO_OENREG;GPIO_OENREG627,27906
	volatile uint32_t CTRL_ENABLE;CTRL_ENABLE629,27977
	volatile uint32_t CTRL_DISABLE;CTRL_DISABLE631,28049
	volatile uint32_t RES0[823];RES0632,28082
	volatile uint32_t CLR_EN_0;CLR_EN_0634,28164
	volatile uint32_t SET_EN_0;SET_EN_0636,28243
	volatile uint32_t ENABLE_0;ENABLE_0638,28320
	volatile uint32_t STATUS_0;STATUS_0640,28397
	volatile uint32_t CLR_STATUS_0;CLR_STATUS_0642,28480
	volatile uint32_t SET_STATUS_0;SET_STATUS_0644,28565
	volatile uint32_t RES1[2];RES1645,28598
	volatile uint32_t CLR_EN_1;CLR_EN_1647,28681
	volatile uint32_t SET_EN_1;SET_EN_1649,28763
	volatile uint32_t ENABLE_1;ENABLE_1651,28834
	volatile uint32_t STATUS_1;STATUS_1653,28914
	volatile uint32_t CLR_STATUS_1;CLR_STATUS_1655,29000
	volatile uint32_t SET_STATUS_1;SET_STATUS_1657,29088
	volatile uint32_t RES2[2];RES2658,29121
	volatile uint32_t CLR_EN_2;CLR_EN_2660,29203
	volatile uint32_t SET_EN_2;SET_EN_2662,29284
	volatile uint32_t ENABLE_2;ENABLE_2664,29363
	volatile uint32_t STATUS_2;STATUS_2666,29442
	volatile uint32_t CLR_STATUS_2;CLR_STATUS_2668,29527
	volatile uint32_t SET_STATUS_2;SET_STATUS_2670,29614
	volatile uint32_t RES3[2];RES3671,29647
	volatile uint32_t CLR_EN_3;CLR_EN_3673,29721
	volatile uint32_t SET_EN_3;SET_EN_3675,29804
	volatile uint32_t ENABLE_3;ENABLE_3677,29885
	volatile uint32_t STATUS_3;STATUS_3679,29966
	volatile uint32_t CLR_STATUS_3;CLR_STATUS_3681,30053
	volatile uint32_t SET_STATUS_3;SET_STATUS_3683,30142
} sgpio_t;sgpio_t684,30175
#define SGPIO SGPIO687,30226

../../../../libopencm3/include/libopencm3/lpc43xx/m4/nvic.h,2343
#define LIBOPENCM3_LPC43xx_M4_NVIC_HLIBOPENCM3_LPC43xx_M4_NVIC_H7,184
#define NVIC_DAC_IRQ NVIC_DAC_IRQ16,377
#define NVIC_M0CORE_IRQ NVIC_M0CORE_IRQ17,400
#define NVIC_DMA_IRQ NVIC_DMA_IRQ18,426
#define NVIC_ETHERNET_IRQ NVIC_ETHERNET_IRQ19,449
#define NVIC_SDIO_IRQ NVIC_SDIO_IRQ20,477
#define NVIC_LCD_IRQ NVIC_LCD_IRQ21,501
#define NVIC_USB0_IRQ NVIC_USB0_IRQ22,524
#define NVIC_USB1_IRQ NVIC_USB1_IRQ23,548
#define NVIC_SCT_IRQ NVIC_SCT_IRQ24,572
#define NVIC_RITIMER_IRQ NVIC_RITIMER_IRQ25,596
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ26,624
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ27,651
#define NVIC_TIMER2_IRQ NVIC_TIMER2_IRQ28,678
#define NVIC_TIMER3_IRQ NVIC_TIMER3_IRQ29,705
#define NVIC_MCPWM_IRQ NVIC_MCPWM_IRQ30,732
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ31,758
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ32,783
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ33,808
#define NVIC_SPI_IRQ NVIC_SPI_IRQ34,833
#define NVIC_ADC1_IRQ NVIC_ADC1_IRQ35,857
#define NVIC_SSP0_IRQ NVIC_SSP0_IRQ36,882
#define NVIC_SSP1_IRQ NVIC_SSP1_IRQ37,907
#define NVIC_USART0_IRQ NVIC_USART0_IRQ38,932
#define NVIC_UART1_IRQ NVIC_UART1_IRQ39,959
#define NVIC_USART2_IRQ NVIC_USART2_IRQ40,985
#define NVIC_USART3_IRQ NVIC_USART3_IRQ41,1012
#define NVIC_I2S0_IRQ NVIC_I2S0_IRQ42,1039
#define NVIC_I2S1_IRQ NVIC_I2S1_IRQ43,1064
#define NVIC_SPIFI_IRQ NVIC_SPIFI_IRQ44,1089
#define NVIC_SGPIO_IRQ NVIC_SGPIO_IRQ45,1115
#define NVIC_PIN_INT0_IRQ NVIC_PIN_INT0_IRQ46,1141
#define NVIC_PIN_INT1_IRQ NVIC_PIN_INT1_IRQ47,1170
#define NVIC_PIN_INT2_IRQ NVIC_PIN_INT2_IRQ48,1199
#define NVIC_PIN_INT3_IRQ NVIC_PIN_INT3_IRQ49,1228
#define NVIC_PIN_INT4_IRQ NVIC_PIN_INT4_IRQ50,1257
#define NVIC_PIN_INT5_IRQ NVIC_PIN_INT5_IRQ51,1286
#define NVIC_PIN_INT6_IRQ NVIC_PIN_INT6_IRQ52,1315
#define NVIC_PIN_INT7_IRQ NVIC_PIN_INT7_IRQ53,1344
#define NVIC_GINT0_IRQ NVIC_GINT0_IRQ54,1373
#define NVIC_GINT1_IRQ NVIC_GINT1_IRQ55,1399
#define NVIC_EVENTROUTER_IRQ NVIC_EVENTROUTER_IRQ56,1425
#define NVIC_C_CAN1_IRQ NVIC_C_CAN1_IRQ57,1457
#define NVIC_ATIMER_IRQ NVIC_ATIMER_IRQ58,1484
#define NVIC_RTC_IRQ NVIC_RTC_IRQ59,1511
#define NVIC_WWDT_IRQ NVIC_WWDT_IRQ60,1535
#define NVIC_C_CAN0_IRQ NVIC_C_CAN0_IRQ61,1560
#define NVIC_QEI_IRQ NVIC_QEI_IRQ62,1587
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT64,1612

../../../../libopencm3/include/libopencm3/lpc43xx/m4/irq.json,1845
        "0": "dac", 03,16
        "1": "m0core", 14,37
        "2": "dma", 25,61
        "5": "ethernet", 56,82
        "6": "sdio", 67,108
        "7": "lcd", 78,130
        "8": "usb0", 89,151
        "9": "usb1", 910,173
        "10": "sct", 1011,195
        "11": "ritimer", 1112,217
        "12": "timer0", 1213,243
        "13": "timer1", 1314,268
        "14": "timer2", 1415,293
        "15": "timer3", 1516,318
        "16": "mcpwm", 1617,343
        "17": "adc0", 1718,367
        "18": "i2c0", 1819,390
        "19": "i2c1", 1920,413
        "20": "spi", 2021,436
        "21": "adc1", 2122,458
        "22": "ssp0", 2223,481
        "23": "ssp1", 2324,504
        "24": "usart0", 2425,527
        "25": "uart1", 2526,552
        "26": "usart2", 2627,576
        "27": "usart3", 2728,601
        "28": "i2s0", 2829,626
        "29": "i2s1", 2930,649
        "30": "spifi", 3031,672
        "31": "sgpio", 3132,696
        "32": "pin_int0", 3233,720
        "33": "pin_int1", 3334,747
        "34": "pin_int2", 3435,774
        "35": "pin_int3", 3536,801
        "36": "pin_int4", 3637,828
        "37": "pin_int5", 3738,855
        "38": "pin_int6", 3839,882
        "39": "pin_int7", 3940,909
        "40": "gint0", 4041,936
        "41": "gint1", 4142,960
        "42": "eventrouter", 4243,984
        "43": "c_can1", 4344,1014
        "46": "atimer", 4645,1039
        "47": "rtc", 4746,1064
        "49": "wwdt", 4947,1086
        "51": "c_can0", 5148,1109
        "52": "qei"5249,1134
    "irqs": {irqs2,2
    "partname_humanreadable": "LPC 43xx series M4 core", partname_humanreadable51,1162
    "partname_doxygen": "LPC43xx (M4)", partname_doxygen52,1220
    "includeguard": "LIBOPENCM3_LPC43xx_M4_NVIC_H"includeguard53,1261

../../../../libopencm3/include/libopencm3/lpc43xx/eventrouter.h,500
#define LPC43XX_EVENTROUTER_HLPC43XX_EVENTROUTER_H35,1127
#define EVENTROUTER_HILO EVENTROUTER_HILO45,1361
#define EVENTROUTER_EDGE EVENTROUTER_EDGE48,1460
#define EVENTROUTER_CLR_EN EVENTROUTER_CLR_EN51,1568
#define EVENTROUTER_SET_EN EVENTROUTER_SET_EN54,1674
#define EVENTROUTER_STATUS EVENTROUTER_STATUS57,1776
#define EVENTROUTER_ENABLE EVENTROUTER_ENABLE60,1878
#define EVENTROUTER_CLR_STAT EVENTROUTER_CLR_STAT63,1986
#define EVENTROUTER_SET_STAT EVENTROUTER_SET_STAT66,2092

../../../../libopencm3/include/libopencm3/lpc43xx/ccu.h,7399
#define LPC43XX_CCU_HLPC43XX_CCU_H35,1123
#define CCU1_PM CCU1_PM45,1345
#define CCU1_BASE_STAT CCU1_BASE_STAT48,1450
#define CCU1_CLK_APB3_BUS_CFG CCU1_CLK_APB3_BUS_CFG51,1565
#define CCU1_CLK_APB3_BUS_STAT CCU1_CLK_APB3_BUS_STAT54,1673
#define CCU1_CLK_APB3_I2C1_CFG CCU1_CLK_APB3_I2C1_CFG57,1783
#define CCU1_CLK_APB3_I2C1_STAT CCU1_CLK_APB3_I2C1_STAT60,1886
#define CCU1_CLK_APB3_DAC_CFG CCU1_CLK_APB3_DAC_CFG63,1995
#define CCU1_CLK_APB3_DAC_STAT CCU1_CLK_APB3_DAC_STAT66,2097
#define CCU1_CLK_APB3_ADC0_CFG CCU1_CLK_APB3_ADC0_CFG69,2207
#define CCU1_CLK_APB3_ADC0_STAT CCU1_CLK_APB3_ADC0_STAT72,2310
#define CCU1_CLK_APB3_ADC1_CFG CCU1_CLK_APB3_ADC1_CFG75,2420
#define CCU1_CLK_APB3_ADC1_STAT CCU1_CLK_APB3_ADC1_STAT78,2523
#define CCU1_CLK_APB3_CAN0_CFG CCU1_CLK_APB3_CAN0_CFG81,2633
#define CCU1_CLK_APB3_CAN0_STAT CCU1_CLK_APB3_CAN0_STAT84,2736
#define CCU1_CLK_APB1_BUS_CFG CCU1_CLK_APB1_BUS_CFG87,2845
#define CCU1_CLK_APB1_BUS_STAT CCU1_CLK_APB1_BUS_STAT90,2947
#define CCU1_CLK_APB1_MOTOCONPWM_CFG CCU1_CLK_APB1_MOTOCONPWM_CFG93,3060
#define CCU1_CLK_APB1_MOTOCONPWM_STAT CCU1_CLK_APB1_MOTOCONPWM_STAT96,3166
#define CCU1_CLK_APB1_I2C0_CFG CCU1_CLK_APB1_I2C0_CFG99,3276
#define CCU1_CLK_APB1_I2C0_STAT CCU1_CLK_APB1_I2C0_STAT102,3379
#define CCU1_CLK_APB1_I2S_CFG CCU1_CLK_APB1_I2S_CFG105,3488
#define CCU1_CLK_APB1_I2S_STAT CCU1_CLK_APB1_I2S_STAT108,3590
#define CCU1_CLK_APB1_CAN1_CFG CCU1_CLK_APB1_CAN1_CFG111,3700
#define CCU1_CLK_APB1_CAN1_STAT CCU1_CLK_APB1_CAN1_STAT114,3803
#define CCU1_CLK_SPIFI_CFG CCU1_CLK_SPIFI_CFG117,3909
#define CCU1_CLK_SPIFI_STAT CCU1_CLK_SPIFI_STAT120,4008
#define CCU1_CLK_M4_BUS_CFG CCU1_CLK_M4_BUS_CFG123,4115
#define CCU1_CLK_M4_BUS_STAT CCU1_CLK_M4_BUS_STAT126,4215
#define CCU1_CLK_M4_SPIFI_CFG CCU1_CLK_M4_SPIFI_CFG129,4324
#define CCU1_CLK_M4_SPIFI_STAT CCU1_CLK_M4_SPIFI_STAT132,4426
#define CCU1_CLK_M4_GPIO_CFG CCU1_CLK_M4_GPIO_CFG135,4534
#define CCU1_CLK_M4_GPIO_STAT CCU1_CLK_M4_GPIO_STAT138,4635
#define CCU1_CLK_M4_LCD_CFG CCU1_CLK_M4_LCD_CFG141,4742
#define CCU1_CLK_M4_LCD_STAT CCU1_CLK_M4_LCD_STAT144,4842
#define CCU1_CLK_M4_ETHERNET_CFG CCU1_CLK_M4_ETHERNET_CFG147,4954
#define CCU1_CLK_M4_ETHERNET_STAT CCU1_CLK_M4_ETHERNET_STAT150,5059
#define CCU1_CLK_M4_USB0_CFG CCU1_CLK_M4_USB0_CFG153,5167
#define CCU1_CLK_M4_USB0_STAT CCU1_CLK_M4_USB0_STAT156,5268
#define CCU1_CLK_M4_EMC_CFG CCU1_CLK_M4_EMC_CFG159,5375
#define CCU1_CLK_M4_EMC_STAT CCU1_CLK_M4_EMC_STAT162,5475
#define CCU1_CLK_M4_SDIO_CFG CCU1_CLK_M4_SDIO_CFG165,5583
#define CCU1_CLK_M4_SDIO_STAT CCU1_CLK_M4_SDIO_STAT168,5684
#define CCU1_CLK_M4_DMA_CFG CCU1_CLK_M4_DMA_CFG171,5791
#define CCU1_CLK_M4_DMA_STAT CCU1_CLK_M4_DMA_STAT174,5891
#define CCU1_CLK_M4_M4CORE_CFG CCU1_CLK_M4_M4CORE_CFG177,6001
#define CCU1_CLK_M4_M4CORE_STAT CCU1_CLK_M4_M4CORE_STAT180,6104
#define CCU1_CLK_M4_SCT_CFG CCU1_CLK_M4_SCT_CFG183,6211
#define CCU1_CLK_M4_SCT_STAT CCU1_CLK_M4_SCT_STAT186,6311
#define CCU1_CLK_M4_USB1_CFG CCU1_CLK_M4_USB1_CFG189,6419
#define CCU1_CLK_M4_USB1_STAT CCU1_CLK_M4_USB1_STAT192,6520
#define CCU1_CLK_M4_EMCDIV_CFG CCU1_CLK_M4_EMCDIV_CFG195,6630
#define CCU1_CLK_M4_EMCDIV_STAT CCU1_CLK_M4_EMCDIV_STAT198,6733
#define CCU1_CLK_M4_M0APP_CFG CCU1_CLK_M4_M0APP_CFG201,6843
#define CCU1_CLK_M4_M0APP_STAT CCU1_CLK_M4_M0APP_STAT204,6947
#define CCU1_CLK_M4_VADC_CFG CCU1_CLK_M4_VADC_CFG207,7059
#define CCU1_CLK_M4_VADC_STAT CCU1_CLK_M4_VADC_STAT210,7172
#define CCU1_CLK_M4_WWDT_CFG CCU1_CLK_M4_WWDT_CFG213,7280
#define CCU1_CLK_M4_WWDT_STAT CCU1_CLK_M4_WWDT_STAT216,7381
#define CCU1_CLK_M4_USART0_CFG CCU1_CLK_M4_USART0_CFG219,7490
#define CCU1_CLK_M4_USART0_STAT CCU1_CLK_M4_USART0_STAT222,7592
#define CCU1_CLK_M4_UART1_CFG CCU1_CLK_M4_UART1_CFG225,7701
#define CCU1_CLK_M4_UART1_STAT CCU1_CLK_M4_UART1_STAT228,7803
#define CCU1_CLK_M4_SSP0_CFG CCU1_CLK_M4_SSP0_CFG231,7911
#define CCU1_CLK_M4_SSP0_STAT CCU1_CLK_M4_SSP0_STAT234,8012
#define CCU1_CLK_M4_TIMER0_CFG CCU1_CLK_M4_TIMER0_CFG237,8122
#define CCU1_CLK_M4_TIMER0_STAT CCU1_CLK_M4_TIMER0_STAT240,8225
#define CCU1_CLK_M4_TIMER1_CFG CCU1_CLK_M4_TIMER1_CFG243,8335
#define CCU1_CLK_M4_TIMER1_STAT CCU1_CLK_M4_TIMER1_STAT246,8438
#define CCU1_CLK_M4_SCU_CFG CCU1_CLK_M4_SCU_CFG249,8545
#define CCU1_CLK_M4_SCU_STAT CCU1_CLK_M4_SCU_STAT252,8645
#define CCU1_CLK_M4_CREG_CFG CCU1_CLK_M4_CREG_CFG255,8753
#define CCU1_CLK_M4_CREG_STAT CCU1_CLK_M4_CREG_STAT258,8854
#define CCU1_CLK_M4_RITIMER_CFG CCU1_CLK_M4_RITIMER_CFG261,8965
#define CCU1_CLK_M4_RITIMER_STAT CCU1_CLK_M4_RITIMER_STAT264,9069
#define CCU1_CLK_M4_USART2_CFG CCU1_CLK_M4_USART2_CFG267,9178
#define CCU1_CLK_M4_USART2_STAT CCU1_CLK_M4_USART2_STAT270,9280
#define CCU1_CLK_M4_USART3_CFG CCU1_CLK_M4_USART3_CFG273,9389
#define CCU1_CLK_M4_USART3_STAT CCU1_CLK_M4_USART3_STAT276,9491
#define CCU1_CLK_M4_TIMER2_CFG CCU1_CLK_M4_TIMER2_CFG279,9601
#define CCU1_CLK_M4_TIMER2_STAT CCU1_CLK_M4_TIMER2_STAT282,9704
#define CCU1_CLK_M4_TIMER3_CFG CCU1_CLK_M4_TIMER3_CFG285,9814
#define CCU1_CLK_M4_TIMER3_STAT CCU1_CLK_M4_TIMER3_STAT288,9917
#define CCU1_CLK_M4_SSP1_CFG CCU1_CLK_M4_SSP1_CFG291,10025
#define CCU1_CLK_M4_SSP1_STAT CCU1_CLK_M4_SSP1_STAT294,10126
#define CCU1_CLK_M4_QEI_CFG CCU1_CLK_M4_QEI_CFG297,10233
#define CCU1_CLK_M4_QEI_STAT CCU1_CLK_M4_QEI_STAT300,10333
#define CCU1_CLK_PERIPH_BUS_CFG CCU1_CLK_PERIPH_BUS_CFG303,10444
#define CCU1_CLK_PERIPH_BUS_STAT CCU1_CLK_PERIPH_BUS_STAT306,10548
#define CCU1_CLK_PERIPH_CORE_CFG CCU1_CLK_PERIPH_CORE_CFG309,10660
#define CCU1_CLK_PERIPH_CORE_STAT CCU1_CLK_PERIPH_CORE_STAT312,10765
#define CCU1_CLK_PERIPH_SGPIO_CFG CCU1_CLK_PERIPH_SGPIO_CFG315,10878
#define CCU1_CLK_PERIPH_SGPIO_STAT CCU1_CLK_PERIPH_SGPIO_STAT318,10984
#define CCU1_CLK_USB0_CFG CCU1_CLK_USB0_CFG321,11089
#define CCU1_CLK_USB0_STAT CCU1_CLK_USB0_STAT324,11187
#define CCU1_CLK_USB1_CFG CCU1_CLK_USB1_CFG327,11292
#define CCU1_CLK_USB1_STAT CCU1_CLK_USB1_STAT330,11390
#define CCU1_CLK_SPI_CFG CCU1_CLK_SPI_CFG333,11494
#define CCU1_CLK_SPI_STAT CCU1_CLK_SPI_STAT336,11591
#define CCU1_CLK_VADC_CFG CCU1_CLK_VADC_CFG339,11696
#define CCU1_CLK_VADC_STAT CCU1_CLK_VADC_STAT342,11794
#define CCU2_PM CCU2_PM347,11973
#define CCU2_BASE_STAT CCU2_BASE_STAT350,12079
#define CCU2_CLK_APLL_CFG CCU2_CLK_APLL_CFG353,12184
#define CCU2_CLK_APLL_STAT CCU2_CLK_APLL_STAT356,12282
#define CCU2_CLK_APB2_USART3_CFG CCU2_CLK_APB2_USART3_CFG359,12393
#define CCU2_CLK_APB2_USART3_STAT CCU2_CLK_APB2_USART3_STAT362,12497
#define CCU2_CLK_APB2_USART2_CFG CCU2_CLK_APB2_USART2_CFG365,12608
#define CCU2_CLK_APB2_USART2_STAT CCU2_CLK_APB2_USART2_STAT368,12712
#define CCU2_CLK_APB0_UART1_CFG CCU2_CLK_APB0_UART1_CFG371,12823
#define CCU2_CLK_APB0_UART1_STAT CCU2_CLK_APB0_UART1_STAT374,12927
#define CCU2_CLK_APB0_USART0_CFG CCU2_CLK_APB0_USART0_CFG377,13038
#define CCU2_CLK_APB0_USART0_STAT CCU2_CLK_APB0_USART0_STAT380,13142
#define CCU2_CLK_APB2_SSP1_CFG CCU2_CLK_APB2_SSP1_CFG383,13252
#define CCU2_CLK_APB2_SSP1_STAT CCU2_CLK_APB2_SSP1_STAT386,13355
#define CCU2_CLK_APB0_SSP0_CFG CCU2_CLK_APB0_SSP0_CFG389,13465
#define CCU2_CLK_APB0_SSP0_STAT CCU2_CLK_APB0_SSP0_STAT392,13568
#define CCU2_CLK_SDIO_CFG CCU2_CLK_SDIO_CFG395,13686
#define CCU2_CLK_SDIO_STAT CCU2_CLK_SDIO_STAT398,13797

../../../../libopencm3/include/libopencm3/lpc43xx/atimer.h,428
#define LPC43XX_ATIMER_HLPC43XX_ATIMER_H35,1115
#define ATIMER_DOWNCOUNTER ATIMER_DOWNCOUNTER45,1336
#define ATIMER_PRESET ATIMER_PRESET48,1433
#define ATIMER_CLR_EN ATIMER_CLR_EN51,1540
#define ATIMER_SET_EN ATIMER_SET_EN54,1645
#define ATIMER_STATUS ATIMER_STATUS57,1736
#define ATIMER_ENABLE ATIMER_ENABLE60,1827
#define ATIMER_CLR_STAT ATIMER_CLR_STAT63,1917
#define ATIMER_SET_STAT ATIMER_SET_STAT66,2005

../../../../libopencm3/include/libopencm3/lpc43xx/i2c.h,2466
#define LPC43XX_I2C_HLPC43XX_I2C_H35,1093
#define I2C0 I2C045,1332
#define I2C1 I2C146,1382
#define I2C_CONSET(I2C_CONSET51,1545
#define I2C0_CONSET I2C0_CONSET52,1608
#define I2C1_CONSET I2C1_CONSET53,1665
#define I2C_STAT(I2C_STAT56,1749
#define I2C0_STAT I2C0_STAT57,1812
#define I2C1_STAT I2C1_STAT58,1867
#define I2C_DAT(I2C_DAT61,1947
#define I2C0_DAT I2C0_DAT62,2010
#define I2C1_DAT I2C1_DAT63,2064
#define I2C_ADR0(I2C_ADR066,2154
#define I2C0_ADR0 I2C0_ADR067,2217
#define I2C1_ADR0 I2C1_ADR068,2272
#define I2C_SCLH(I2C_SCLH71,2373
#define I2C0_SCLH I2C0_SCLH72,2436
#define I2C1_SCLH I2C1_SCLH73,2491
#define I2C_SCLL(I2C_SCLL76,2591
#define I2C0_SCLL I2C0_SCLL77,2654
#define I2C1_SCLL I2C1_SCLL78,2709
#define I2C_CONCLR(I2C_CONCLR81,2798
#define I2C0_CONCLR I2C0_CONCLR82,2861
#define I2C1_CONCLR I2C1_CONCLR83,2918
#define I2C_MMCTRL(I2C_MMCTRL86,3012
#define I2C0_MMCTRL I2C0_MMCTRL87,3075
#define I2C1_MMCTRL I2C1_MMCTRL88,3132
#define I2C_ADR1(I2C_ADR191,3225
#define I2C0_ADR1 I2C0_ADR192,3288
#define I2C1_ADR1 I2C1_ADR193,3343
#define I2C_ADR2(I2C_ADR296,3434
#define I2C0_ADR2 I2C0_ADR297,3497
#define I2C1_ADR2 I2C1_ADR298,3552
#define I2C_ADR3(I2C_ADR3101,3643
#define I2C0_ADR3 I2C0_ADR3102,3706
#define I2C1_ADR3 I2C1_ADR3103,3761
#define I2C_DATA_BUFFER(I2C_DATA_BUFFER106,3844
#define I2C0_DATA_BUFFER I2C0_DATA_BUFFER107,3907
#define I2C1_DATA_BUFFER I2C1_DATA_BUFFER108,3969
#define I2C_MASK0(I2C_MASK0111,4072
#define I2C0_MASK0 I2C0_MASK0112,4135
#define I2C1_MASK0 I2C1_MASK0113,4191
#define I2C_MASK1(I2C_MASK1116,4288
#define I2C0_MASK1 I2C0_MASK1117,4351
#define I2C1_MASK1 I2C1_MASK1118,4407
#define I2C_MASK2(I2C_MASK2121,4504
#define I2C0_MASK2 I2C0_MASK2122,4567
#define I2C1_MASK2 I2C1_MASK2123,4623
#define I2C_MASK3(I2C_MASK3126,4720
#define I2C0_MASK3 I2C0_MASK3127,4783
#define I2C1_MASK3 I2C1_MASK3128,4839
#define I2C_CONCLR_AAC I2C_CONCLR_AAC132,4977
#define I2C_CONCLR_SIC I2C_CONCLR_SIC133,5042
#define I2C_CONCLR_STAC I2C_CONCLR_STAC134,5102
#define I2C_CONCLR_I2ENC I2C_CONCLR_I2ENC135,5159
#define I2C_CONSET_AA I2C_CONSET_AA139,5307
#define I2C_CONSET_SI I2C_CONSET_SI140,5370
#define I2C_CONSET_STO I2C_CONSET_STO141,5428
#define I2C_CONSET_STA I2C_CONSET_STA142,5477
#define I2C_CONSET_I2EN I2C_CONSET_I2EN143,5527
#define I2C_WRITE I2C_WRITE147,5669
#define I2C_READ I2C_READ148,5699

../../../../libopencm3/include/libopencm3/lpc43xx/timer.h,6756
#define LPC43XX_TIMER_HLPC43XX_TIMER_H35,1093
#define TIMER0 TIMER045,1313
#define TIMER1 TIMER146,1365
#define TIMER2 TIMER247,1417
#define TIMER3 TIMER348,1469
#define TIMER_IR(TIMER_IR54,1629
#define TIMER0_IR TIMER0_IR55,1693
#define TIMER1_IR TIMER1_IR56,1750
#define TIMER2_IR TIMER2_IR57,1807
#define TIMER3_IR TIMER3_IR58,1864
#define TIMER_TCR(TIMER_TCR61,1951
#define TIMER0_TCR TIMER0_TCR62,2015
#define TIMER1_TCR TIMER1_TCR63,2073
#define TIMER2_TCR TIMER2_TCR64,2131
#define TIMER3_TCR TIMER3_TCR65,2189
#define TIMER_TC(TIMER_TC68,2268
#define TIMER0_TC TIMER0_TC69,2332
#define TIMER1_TC TIMER1_TC70,2389
#define TIMER2_TC TIMER2_TC71,2446
#define TIMER3_TC TIMER3_TC72,2503
#define TIMER_PR(TIMER_PR75,2585
#define TIMER0_PR TIMER0_PR76,2649
#define TIMER1_PR TIMER1_PR77,2706
#define TIMER2_PR TIMER2_PR78,2763
#define TIMER3_PR TIMER3_PR79,2820
#define TIMER_PC(TIMER_PC82,2901
#define TIMER0_PC TIMER0_PC83,2965
#define TIMER1_PC TIMER1_PC84,3022
#define TIMER2_PC TIMER2_PC85,3079
#define TIMER3_PC TIMER3_PC86,3136
#define TIMER_MCR(TIMER_MCR89,3223
#define TIMER0_MCR TIMER0_MCR90,3287
#define TIMER1_MCR TIMER1_MCR91,3345
#define TIMER2_MCR TIMER2_MCR92,3403
#define TIMER3_MCR TIMER3_MCR93,3461
#define TIMER_MR0(TIMER_MR096,3543
#define TIMER0_MR0 TIMER0_MR097,3607
#define TIMER1_MR0 TIMER1_MR098,3665
#define TIMER2_MR0 TIMER2_MR099,3723
#define TIMER3_MR0 TIMER3_MR0100,3781
#define TIMER_MR1(TIMER_MR1103,3863
#define TIMER0_MR1 TIMER0_MR1104,3927
#define TIMER1_MR1 TIMER1_MR1105,3985
#define TIMER2_MR1 TIMER2_MR1106,4043
#define TIMER3_MR1 TIMER3_MR1107,4101
#define TIMER_MR2(TIMER_MR2110,4183
#define TIMER0_MR2 TIMER0_MR2111,4247
#define TIMER1_MR2 TIMER1_MR2112,4305
#define TIMER2_MR2 TIMER2_MR2113,4363
#define TIMER3_MR2 TIMER3_MR2114,4421
#define TIMER_MR3(TIMER_MR3117,4503
#define TIMER0_MR3 TIMER0_MR3118,4567
#define TIMER1_MR3 TIMER1_MR3119,4625
#define TIMER2_MR3 TIMER2_MR3120,4683
#define TIMER3_MR3 TIMER3_MR3121,4741
#define TIMER_CCR(TIMER_CCR124,4831
#define TIMER0_CCR TIMER0_CCR125,4895
#define TIMER1_CCR TIMER1_CCR126,4953
#define TIMER2_CCR TIMER2_CCR127,5011
#define TIMER3_CCR TIMER3_CCR128,5069
#define TIMER_CR0(TIMER_CR0131,5153
#define TIMER0_CR0 TIMER0_CR0132,5217
#define TIMER1_CR0 TIMER1_CR0133,5275
#define TIMER2_CR0 TIMER2_CR0134,5333
#define TIMER3_CR0 TIMER3_CR0135,5391
#define TIMER_CR1(TIMER_CR1138,5475
#define TIMER0_CR1 TIMER0_CR1139,5539
#define TIMER1_CR1 TIMER1_CR1140,5597
#define TIMER2_CR1 TIMER2_CR1141,5655
#define TIMER3_CR1 TIMER3_CR1142,5713
#define TIMER_CR2(TIMER_CR2145,5797
#define TIMER0_CR2 TIMER0_CR2146,5861
#define TIMER1_CR2 TIMER1_CR2147,5919
#define TIMER2_CR2 TIMER2_CR2148,5977
#define TIMER3_CR2 TIMER3_CR2149,6035
#define TIMER_CR3(TIMER_CR3152,6119
#define TIMER0_CR3 TIMER0_CR3153,6183
#define TIMER1_CR3 TIMER1_CR3154,6241
#define TIMER2_CR3 TIMER2_CR3155,6299
#define TIMER3_CR3 TIMER3_CR3156,6357
#define TIMER_EMR(TIMER_EMR159,6446
#define TIMER0_EMR TIMER0_EMR160,6510
#define TIMER1_EMR TIMER1_EMR161,6568
#define TIMER2_EMR TIMER2_EMR162,6626
#define TIMER3_EMR TIMER3_EMR163,6684
#define TIMER_CTCR(TIMER_CTCR166,6772
#define TIMER0_CTCR TIMER0_CTCR167,6836
#define TIMER1_CTCR TIMER1_CTCR168,6895
#define TIMER2_CTCR TIMER2_CTCR169,6954
#define TIMER3_CTCR TIMER3_CTCR170,7013
#define TIMER_IR_MR0INT TIMER_IR_MR0INT174,7155
#define TIMER_IR_MR1INT TIMER_IR_MR1INT175,7204
#define TIMER_IR_MR2INT TIMER_IR_MR2INT176,7253
#define TIMER_IR_MR3INT TIMER_IR_MR3INT177,7302
#define TIMER_IR_CR0INT TIMER_IR_CR0INT178,7351
#define TIMER_IR_CR1INT TIMER_IR_CR1INT179,7400
#define TIMER_IR_CR2INT TIMER_IR_CR2INT180,7449
#define TIMER_IR_CR3INT TIMER_IR_CR3INT181,7498
#define TIMER_TCR_CEN TIMER_TCR_CEN185,7629
#define TIMER_TCR_CRST TIMER_TCR_CRST186,7678
#define TIMER_MCR_MR0I TIMER_MCR_MR0I190,7809
#define TIMER_MCR_MR0R TIMER_MCR_MR0R191,7858
#define TIMER_MCR_MR0S TIMER_MCR_MR0S192,7907
#define TIMER_MCR_MR1I TIMER_MCR_MR1I193,7956
#define TIMER_MCR_MR1R TIMER_MCR_MR1R194,8005
#define TIMER_MCR_MR1S TIMER_MCR_MR1S195,8054
#define TIMER_MCR_MR2I TIMER_MCR_MR2I196,8103
#define TIMER_MCR_MR2R TIMER_MCR_MR2R197,8152
#define TIMER_MCR_MR2S TIMER_MCR_MR2S198,8201
#define TIMER_MCR_MR3I TIMER_MCR_MR3I199,8250
#define TIMER_MCR_MR3R TIMER_MCR_MR3R200,8299
#define TIMER_MCR_MR3S TIMER_MCR_MR3S201,8349
#define TIMER_CCR_CAP0RE TIMER_CCR_CAP0RE205,8481
#define TIMER_CCR_CAP0FE TIMER_CCR_CAP0FE206,8530
#define TIMER_CCR_CAP0I TIMER_CCR_CAP0I207,8579
#define TIMER_CCR_CAP1RE TIMER_CCR_CAP1RE208,8628
#define TIMER_CCR_CAP1FE TIMER_CCR_CAP1FE209,8677
#define TIMER_CCR_CAP1I TIMER_CCR_CAP1I210,8726
#define TIMER_CCR_CAP2RE TIMER_CCR_CAP2RE211,8775
#define TIMER_CCR_CAP2FE TIMER_CCR_CAP2FE212,8824
#define TIMER_CCR_CAP2I TIMER_CCR_CAP2I213,8873
#define TIMER_CCR_CAP3RE TIMER_CCR_CAP3RE214,8922
#define TIMER_CCR_CAP3FE TIMER_CCR_CAP3FE215,8971
#define TIMER_CCR_CAP3I TIMER_CCR_CAP3I216,9021
#define TIMER_EMR_EM0 TIMER_EMR_EM0220,9153
#define TIMER_EMR_EM1 TIMER_EMR_EM1221,9202
#define TIMER_EMR_EM2 TIMER_EMR_EM2222,9251
#define TIMER_EMR_EM3 TIMER_EMR_EM3223,9300
#define TIMER_EMR_EMC0_SHIFT TIMER_EMR_EMC0_SHIFT224,9349
#define TIMER_EMR_EMC0_MASK TIMER_EMR_EMC0_MASK225,9391
#define TIMER_EMR_EMC1_SHIFT TIMER_EMR_EMC1_SHIFT226,9461
#define TIMER_EMR_EMC1_MASK TIMER_EMR_EMC1_MASK227,9503
#define TIMER_EMR_EMC2_SHIFT TIMER_EMR_EMC2_SHIFT228,9573
#define TIMER_EMR_EMC2_MASK TIMER_EMR_EMC2_MASK229,9615
#define TIMER_EMR_EMC3_SHIFT TIMER_EMR_EMC3_SHIFT230,9685
#define TIMER_EMR_EMC3_MASK TIMER_EMR_EMC3_MASK231,9728
#define TIMER_EMR_EMC_NOTHING TIMER_EMR_EMC_NOTHING233,9799
#define TIMER_EMR_EMC_CLEAR TIMER_EMR_EMC_CLEAR234,9843
#define TIMER_EMR_EMC_SET TIMER_EMR_EMC_SET235,9887
#define TIMER_EMR_EMC_TOGGLE TIMER_EMR_EMC_TOGGLE236,9931
#define TIMER_CTCR_MODE_TIMER TIMER_CTCR_MODE_TIMER240,10057
#define TIMER_CTCR_MODE_COUNTER_RISING TIMER_CTCR_MODE_COUNTER_RISING241,10108
#define TIMER_CTCR_MODE_COUNTER_FALLING TIMER_CTCR_MODE_COUNTER_FALLING242,10159
#define TIMER_CTCR_MODE_COUNTER_BOTH TIMER_CTCR_MODE_COUNTER_BOTH243,10210
#define TIMER_CTCR_MODE_MASK TIMER_CTCR_MODE_MASK244,10261
#define TIMER_CTCR_CINSEL_CAPN_0 TIMER_CTCR_CINSEL_CAPN_0246,10313
#define TIMER_CTCR_CINSEL_CAPN_1 TIMER_CTCR_CINSEL_CAPN_1247,10364
#define TIMER_CTCR_CINSEL_CAPN_2 TIMER_CTCR_CINSEL_CAPN_2248,10415
#define TIMER_CTCR_CINSEL_CAPN_3 TIMER_CTCR_CINSEL_CAPN_3249,10466
#define TIMER_CTCR_CINSEL_MASK TIMER_CTCR_CINSEL_MASK250,10517

../../../../libopencm3/include/libopencm3/lpc43xx/ritimer.h,236
#define LPC43XX_RITIMER_HLPC43XX_RITIMER_H36,1147
#define RITIMER_COMPVAL RITIMER_COMPVAL46,1365
#define RITIMER_MASK RITIMER_MASK49,1455
#define RITIMER_CTRL RITIMER_CTRL52,1548
#define RITIMER_COUNTER RITIMER_COUNTER55,1639

../../../../libopencm3/include/libopencm3/lpc43xx/gpio.h,24518
#define LPC43XX_GPIO_HLPC43XX_GPIO_H36,1182
#define GPIO0 GPIO046,1423
#define GPIO1 GPIO147,1489
#define GPIO2 GPIO248,1555
#define GPIO3 GPIO349,1621
#define GPIO4 GPIO450,1687
#define GPIO5 GPIO551,1753
#define GPIO6 GPIO652,1819
#define GPIO7 GPIO753,1885
#define GPIOPIN0 GPIOPIN056,2000
#define GPIOPIN1 GPIOPIN157,2049
#define GPIOPIN2 GPIOPIN258,2098
#define GPIOPIN3 GPIOPIN359,2147
#define GPIOPIN4 GPIOPIN460,2196
#define GPIOPIN5 GPIOPIN561,2245
#define GPIOPIN6 GPIOPIN662,2294
#define GPIOPIN7 GPIOPIN763,2343
#define GPIOPIN8 GPIOPIN864,2392
#define GPIOPIN9 GPIOPIN965,2441
#define GPIOPIN10 GPIOPIN1066,2490
#define GPIOPIN11 GPIOPIN1167,2540
#define GPIOPIN12 GPIOPIN1268,2590
#define GPIOPIN13 GPIOPIN1369,2640
#define GPIOPIN14 GPIOPIN1470,2690
#define GPIOPIN15 GPIOPIN1571,2740
#define GPIOPIN16 GPIOPIN1672,2790
#define GPIOPIN17 GPIOPIN1773,2840
#define GPIOPIN18 GPIOPIN1874,2890
#define GPIOPIN19 GPIOPIN1975,2940
#define GPIOPIN20 GPIOPIN2076,2990
#define GPIOPIN21 GPIOPIN2177,3040
#define GPIOPIN22 GPIOPIN2278,3090
#define GPIOPIN23 GPIOPIN2379,3140
#define GPIOPIN24 GPIOPIN2480,3190
#define GPIOPIN25 GPIOPIN2581,3240
#define GPIOPIN26 GPIOPIN2682,3290
#define GPIOPIN27 GPIOPIN2783,3340
#define GPIOPIN28 GPIOPIN2884,3390
#define GPIOPIN29 GPIOPIN2985,3440
#define GPIOPIN30 GPIOPIN3086,3490
#define GPIOPIN31 GPIOPIN3187,3540
#define GPIO_PIN_INTERRUPT_ISEL GPIO_PIN_INTERRUPT_ISEL94,3733
#define GPIO_PIN_INTERRUPT_IENR GPIO_PIN_INTERRUPT_IENR97,3880
#define GPIO_PIN_INTERRUPT_SIENR GPIO_PIN_INTERRUPT_SIENR100,4024
#define GPIO_PIN_INTERRUPT_CIENR GPIO_PIN_INTERRUPT_CIENR103,4170
#define GPIO_PIN_INTERRUPT_IENF GPIO_PIN_INTERRUPT_IENF106,4325
#define GPIO_PIN_INTERRUPT_SIENF GPIO_PIN_INTERRUPT_SIENF109,4477
#define GPIO_PIN_INTERRUPT_CIENF GPIO_PIN_INTERRUPT_CIENF112,4631
#define GPIO_PIN_INTERRUPT_RISE GPIO_PIN_INTERRUPT_RISE115,4753
#define GPIO_PIN_INTERRUPT_FALL GPIO_PIN_INTERRUPT_FALL118,4876
#define GPIO_PIN_INTERRUPT_IST GPIO_PIN_INTERRUPT_IST121,4993
#define GPIO_GROUP0_INTERRUPT_CTRL GPIO_GROUP0_INTERRUPT_CTRL126,5149
#define GPIO_GROUP0_INTERRUPT_PORT_POL(GPIO_GROUP0_INTERRUPT_PORT_POL130,5292
#define GPIO_GROUP0_INTERRUPT_PORT_ENA(GPIO_GROUP0_INTERRUPT_PORT_ENA134,5450
#define GPIO_GROUP1_INTERRUPT_CTRL GPIO_GROUP1_INTERRUPT_CTRL140,5626
#define GPIO_GROUP1_INTERRUPT_PORT_POL(GPIO_GROUP1_INTERRUPT_PORT_POL144,5769
#define GPIO_GROUP1_INTERRUPT_PORT_ENA(GPIO_GROUP1_INTERRUPT_PORT_ENA148,5927
#define GPIO_B0 GPIO_B0152,6090
#define GPIO_B1 GPIO_B1153,6156
#define GPIO_B2 GPIO_B2154,6222
#define GPIO_B3 GPIO_B3155,6288
#define GPIO_B4 GPIO_B4156,6354
#define GPIO_B5 GPIO_B5157,6420
#define GPIO_B6 GPIO_B6158,6486
#define GPIO_B7 GPIO_B7159,6552
#define GPIO_B8 GPIO_B8160,6618
#define GPIO_B9 GPIO_B9161,6684
#define GPIO_B10 GPIO_B10162,6750
#define GPIO_B11 GPIO_B11163,6816
#define GPIO_B12 GPIO_B12164,6882
#define GPIO_B13 GPIO_B13165,6948
#define GPIO_B14 GPIO_B14166,7014
#define GPIO_B15 GPIO_B15167,7080
#define GPIO_B16 GPIO_B16168,7146
#define GPIO_B17 GPIO_B17169,7212
#define GPIO_B18 GPIO_B18170,7278
#define GPIO_B19 GPIO_B19171,7344
#define GPIO_B20 GPIO_B20172,7410
#define GPIO_B21 GPIO_B21173,7476
#define GPIO_B22 GPIO_B22174,7542
#define GPIO_B23 GPIO_B23175,7608
#define GPIO_B24 GPIO_B24176,7674
#define GPIO_B25 GPIO_B25177,7740
#define GPIO_B26 GPIO_B26178,7806
#define GPIO_B27 GPIO_B27179,7872
#define GPIO_B28 GPIO_B28180,7938
#define GPIO_B29 GPIO_B29181,8004
#define GPIO_B30 GPIO_B30182,8070
#define GPIO_B31 GPIO_B31183,8136
#define GPIO_B32 GPIO_B32186,8241
#define GPIO_B33 GPIO_B33187,8307
#define GPIO_B34 GPIO_B34188,8373
#define GPIO_B35 GPIO_B35189,8439
#define GPIO_B36 GPIO_B36190,8505
#define GPIO_B37 GPIO_B37191,8571
#define GPIO_B38 GPIO_B38192,8637
#define GPIO_B39 GPIO_B39193,8703
#define GPIO_B40 GPIO_B40194,8769
#define GPIO_B41 GPIO_B41195,8835
#define GPIO_B42 GPIO_B42196,8901
#define GPIO_B43 GPIO_B43197,8967
#define GPIO_B44 GPIO_B44198,9033
#define GPIO_B45 GPIO_B45199,9099
#define GPIO_B46 GPIO_B46200,9165
#define GPIO_B47 GPIO_B47201,9231
#define GPIO_B48 GPIO_B48202,9297
#define GPIO_B49 GPIO_B49203,9363
#define GPIO_B50 GPIO_B50204,9429
#define GPIO_B51 GPIO_B51205,9495
#define GPIO_B52 GPIO_B52206,9561
#define GPIO_B53 GPIO_B53207,9627
#define GPIO_B54 GPIO_B54208,9693
#define GPIO_B55 GPIO_B55209,9759
#define GPIO_B56 GPIO_B56210,9825
#define GPIO_B57 GPIO_B57211,9891
#define GPIO_B58 GPIO_B58212,9957
#define GPIO_B59 GPIO_B59213,10023
#define GPIO_B60 GPIO_B60214,10089
#define GPIO_B61 GPIO_B61215,10155
#define GPIO_B62 GPIO_B62216,10221
#define GPIO_B63 GPIO_B63217,10287
#define GPIO_B64 GPIO_B64220,10392
#define GPIO_B65 GPIO_B65221,10458
#define GPIO_B66 GPIO_B66222,10524
#define GPIO_B67 GPIO_B67223,10590
#define GPIO_B68 GPIO_B68224,10656
#define GPIO_B69 GPIO_B69225,10722
#define GPIO_B70 GPIO_B70226,10788
#define GPIO_B71 GPIO_B71227,10854
#define GPIO_B72 GPIO_B72228,10920
#define GPIO_B73 GPIO_B73229,10986
#define GPIO_B74 GPIO_B74230,11052
#define GPIO_B75 GPIO_B75231,11118
#define GPIO_B76 GPIO_B76232,11184
#define GPIO_B77 GPIO_B77233,11250
#define GPIO_B78 GPIO_B78234,11316
#define GPIO_B79 GPIO_B79235,11382
#define GPIO_B80 GPIO_B80236,11448
#define GPIO_B81 GPIO_B81237,11514
#define GPIO_B82 GPIO_B82238,11580
#define GPIO_B83 GPIO_B83239,11646
#define GPIO_B84 GPIO_B84240,11712
#define GPIO_B85 GPIO_B85241,11778
#define GPIO_B86 GPIO_B86242,11844
#define GPIO_B87 GPIO_B87243,11910
#define GPIO_B88 GPIO_B88244,11976
#define GPIO_B89 GPIO_B89245,12042
#define GPIO_B90 GPIO_B90246,12108
#define GPIO_B91 GPIO_B91247,12174
#define GPIO_B92 GPIO_B92248,12240
#define GPIO_B93 GPIO_B93249,12306
#define GPIO_B94 GPIO_B94250,12372
#define GPIO_B95 GPIO_B95251,12438
#define GPIO_B96 GPIO_B96254,12543
#define GPIO_B97 GPIO_B97255,12609
#define GPIO_B98 GPIO_B98256,12675
#define GPIO_B99 GPIO_B99257,12741
#define GPIO_B100 GPIO_B100258,12807
#define GPIO_B101 GPIO_B101259,12873
#define GPIO_B102 GPIO_B102260,12939
#define GPIO_B103 GPIO_B103261,13005
#define GPIO_B104 GPIO_B104262,13071
#define GPIO_B105 GPIO_B105263,13137
#define GPIO_B106 GPIO_B106264,13203
#define GPIO_B107 GPIO_B107265,13269
#define GPIO_B108 GPIO_B108266,13335
#define GPIO_B109 GPIO_B109267,13401
#define GPIO_B110 GPIO_B110268,13467
#define GPIO_B111 GPIO_B111269,13533
#define GPIO_B112 GPIO_B112270,13599
#define GPIO_B113 GPIO_B113271,13665
#define GPIO_B114 GPIO_B114272,13731
#define GPIO_B115 GPIO_B115273,13797
#define GPIO_B116 GPIO_B116274,13863
#define GPIO_B117 GPIO_B117275,13929
#define GPIO_B118 GPIO_B118276,13995
#define GPIO_B119 GPIO_B119277,14061
#define GPIO_B120 GPIO_B120278,14127
#define GPIO_B121 GPIO_B121279,14193
#define GPIO_B122 GPIO_B122280,14259
#define GPIO_B123 GPIO_B123281,14325
#define GPIO_B124 GPIO_B124282,14391
#define GPIO_B125 GPIO_B125283,14457
#define GPIO_B126 GPIO_B126284,14523
#define GPIO_B127 GPIO_B127285,14589
#define GPIO_B128 GPIO_B128288,14694
#define GPIO_B129 GPIO_B129289,14760
#define GPIO_B130 GPIO_B130290,14826
#define GPIO_B131 GPIO_B131291,14892
#define GPIO_B132 GPIO_B132292,14958
#define GPIO_B133 GPIO_B133293,15024
#define GPIO_B134 GPIO_B134294,15090
#define GPIO_B135 GPIO_B135295,15156
#define GPIO_B136 GPIO_B136296,15222
#define GPIO_B137 GPIO_B137297,15288
#define GPIO_B138 GPIO_B138298,15354
#define GPIO_B139 GPIO_B139299,15420
#define GPIO_B140 GPIO_B140300,15486
#define GPIO_B141 GPIO_B141301,15552
#define GPIO_B142 GPIO_B142302,15618
#define GPIO_B143 GPIO_B143303,15684
#define GPIO_B144 GPIO_B144304,15750
#define GPIO_B145 GPIO_B145305,15816
#define GPIO_B146 GPIO_B146306,15882
#define GPIO_B147 GPIO_B147307,15948
#define GPIO_B148 GPIO_B148308,16014
#define GPIO_B149 GPIO_B149309,16080
#define GPIO_B150 GPIO_B150310,16146
#define GPIO_B151 GPIO_B151311,16212
#define GPIO_B152 GPIO_B152312,16278
#define GPIO_B153 GPIO_B153313,16344
#define GPIO_B154 GPIO_B154314,16410
#define GPIO_B155 GPIO_B155315,16476
#define GPIO_B156 GPIO_B156316,16542
#define GPIO_B157 GPIO_B157317,16608
#define GPIO_B158 GPIO_B158318,16674
#define GPIO_B159 GPIO_B159319,16740
#define GPIO_B160 GPIO_B160322,16845
#define GPIO_B161 GPIO_B161323,16911
#define GPIO_B162 GPIO_B162324,16977
#define GPIO_B163 GPIO_B163325,17043
#define GPIO_B164 GPIO_B164326,17109
#define GPIO_B165 GPIO_B165327,17175
#define GPIO_B166 GPIO_B166328,17241
#define GPIO_B167 GPIO_B167329,17307
#define GPIO_B168 GPIO_B168330,17373
#define GPIO_B169 GPIO_B169331,17439
#define GPIO_B170 GPIO_B170332,17505
#define GPIO_B171 GPIO_B171333,17571
#define GPIO_B172 GPIO_B172334,17637
#define GPIO_B173 GPIO_B173335,17703
#define GPIO_B174 GPIO_B174336,17769
#define GPIO_B175 GPIO_B175337,17835
#define GPIO_B176 GPIO_B176338,17901
#define GPIO_B177 GPIO_B177339,17967
#define GPIO_B178 GPIO_B178340,18033
#define GPIO_B179 GPIO_B179341,18099
#define GPIO_B180 GPIO_B180342,18165
#define GPIO_B181 GPIO_B181343,18231
#define GPIO_B182 GPIO_B182344,18297
#define GPIO_B183 GPIO_B183345,18363
#define GPIO_B184 GPIO_B184346,18429
#define GPIO_B185 GPIO_B185347,18495
#define GPIO_B186 GPIO_B186348,18561
#define GPIO_B187 GPIO_B187349,18627
#define GPIO_B188 GPIO_B188350,18693
#define GPIO_B189 GPIO_B189351,18759
#define GPIO_B190 GPIO_B190352,18825
#define GPIO_B191 GPIO_B191353,18891
#define GPIO_B192 GPIO_B192356,18996
#define GPIO_B193 GPIO_B193357,19062
#define GPIO_B194 GPIO_B194358,19128
#define GPIO_B195 GPIO_B195359,19194
#define GPIO_B196 GPIO_B196360,19260
#define GPIO_B197 GPIO_B197361,19326
#define GPIO_B198 GPIO_B198362,19392
#define GPIO_B199 GPIO_B199363,19458
#define GPIO_B200 GPIO_B200364,19524
#define GPIO_B201 GPIO_B201365,19590
#define GPIO_B202 GPIO_B202366,19656
#define GPIO_B203 GPIO_B203367,19722
#define GPIO_B204 GPIO_B204368,19788
#define GPIO_B205 GPIO_B205369,19854
#define GPIO_B206 GPIO_B206370,19920
#define GPIO_B207 GPIO_B207371,19986
#define GPIO_B208 GPIO_B208372,20052
#define GPIO_B209 GPIO_B209373,20118
#define GPIO_B210 GPIO_B210374,20184
#define GPIO_B211 GPIO_B211375,20250
#define GPIO_B212 GPIO_B212376,20316
#define GPIO_B213 GPIO_B213377,20382
#define GPIO_B214 GPIO_B214378,20448
#define GPIO_B215 GPIO_B215379,20514
#define GPIO_B216 GPIO_B216380,20580
#define GPIO_B217 GPIO_B217381,20646
#define GPIO_B218 GPIO_B218382,20712
#define GPIO_B219 GPIO_B219383,20778
#define GPIO_B220 GPIO_B220384,20844
#define GPIO_B221 GPIO_B221385,20910
#define GPIO_B222 GPIO_B222386,20976
#define GPIO_B223 GPIO_B223387,21042
#define GPIO_B224 GPIO_B224390,21147
#define GPIO_B225 GPIO_B225391,21213
#define GPIO_B226 GPIO_B226392,21279
#define GPIO_B227 GPIO_B227393,21345
#define GPIO_B228 GPIO_B228394,21411
#define GPIO_B229 GPIO_B229395,21477
#define GPIO_B230 GPIO_B230396,21543
#define GPIO_B231 GPIO_B231397,21609
#define GPIO_B232 GPIO_B232398,21675
#define GPIO_B233 GPIO_B233399,21741
#define GPIO_B234 GPIO_B234400,21807
#define GPIO_B235 GPIO_B235401,21873
#define GPIO_B236 GPIO_B236402,21939
#define GPIO_B237 GPIO_B237403,22005
#define GPIO_B238 GPIO_B238404,22071
#define GPIO_B239 GPIO_B239405,22137
#define GPIO_B240 GPIO_B240406,22203
#define GPIO_B241 GPIO_B241407,22269
#define GPIO_B242 GPIO_B242408,22335
#define GPIO_B243 GPIO_B243409,22401
#define GPIO_B244 GPIO_B244410,22467
#define GPIO_B245 GPIO_B245411,22533
#define GPIO_B246 GPIO_B246412,22599
#define GPIO_B247 GPIO_B247413,22665
#define GPIO_B248 GPIO_B248414,22731
#define GPIO_B249 GPIO_B249415,22797
#define GPIO_B250 GPIO_B250416,22863
#define GPIO_B251 GPIO_B251417,22929
#define GPIO_B252 GPIO_B252418,22995
#define GPIO_B253 GPIO_B253419,23061
#define GPIO_B254 GPIO_B254420,23127
#define GPIO_B255 GPIO_B255421,23193
#define GPIO_W0 GPIO_W0424,23298
#define GPIO_W1 GPIO_W1425,23364
#define GPIO_W2 GPIO_W2426,23430
#define GPIO_W3 GPIO_W3427,23496
#define GPIO_W4 GPIO_W4428,23562
#define GPIO_W5 GPIO_W5429,23628
#define GPIO_W6 GPIO_W6430,23694
#define GPIO_W7 GPIO_W7431,23760
#define GPIO_W8 GPIO_W8432,23826
#define GPIO_W9 GPIO_W9433,23892
#define GPIO_W10 GPIO_W10434,23958
#define GPIO_W11 GPIO_W11435,24024
#define GPIO_W12 GPIO_W12436,24090
#define GPIO_W13 GPIO_W13437,24156
#define GPIO_W14 GPIO_W14438,24222
#define GPIO_W15 GPIO_W15439,24288
#define GPIO_W16 GPIO_W16440,24354
#define GPIO_W17 GPIO_W17441,24420
#define GPIO_W18 GPIO_W18442,24486
#define GPIO_W19 GPIO_W19443,24552
#define GPIO_W20 GPIO_W20444,24618
#define GPIO_W21 GPIO_W21445,24684
#define GPIO_W22 GPIO_W22446,24750
#define GPIO_W23 GPIO_W23447,24816
#define GPIO_W24 GPIO_W24448,24882
#define GPIO_W25 GPIO_W25449,24948
#define GPIO_W26 GPIO_W26450,25014
#define GPIO_W27 GPIO_W27451,25080
#define GPIO_W28 GPIO_W28452,25146
#define GPIO_W29 GPIO_W29453,25212
#define GPIO_W30 GPIO_W30454,25278
#define GPIO_W31 GPIO_W31455,25344
#define GPIO_W32 GPIO_W32458,25449
#define GPIO_W33 GPIO_W33459,25515
#define GPIO_W34 GPIO_W34460,25581
#define GPIO_W35 GPIO_W35461,25647
#define GPIO_W36 GPIO_W36462,25713
#define GPIO_W37 GPIO_W37463,25779
#define GPIO_W38 GPIO_W38464,25845
#define GPIO_W39 GPIO_W39465,25911
#define GPIO_W40 GPIO_W40466,25977
#define GPIO_W41 GPIO_W41467,26043
#define GPIO_W42 GPIO_W42468,26109
#define GPIO_W43 GPIO_W43469,26175
#define GPIO_W44 GPIO_W44470,26241
#define GPIO_W45 GPIO_W45471,26307
#define GPIO_W46 GPIO_W46472,26373
#define GPIO_W47 GPIO_W47473,26439
#define GPIO_W48 GPIO_W48474,26505
#define GPIO_W49 GPIO_W49475,26571
#define GPIO_W50 GPIO_W50476,26637
#define GPIO_W51 GPIO_W51477,26703
#define GPIO_W52 GPIO_W52478,26769
#define GPIO_W53 GPIO_W53479,26835
#define GPIO_W54 GPIO_W54480,26901
#define GPIO_W55 GPIO_W55481,26967
#define GPIO_W56 GPIO_W56482,27033
#define GPIO_W57 GPIO_W57483,27099
#define GPIO_W58 GPIO_W58484,27165
#define GPIO_W59 GPIO_W59485,27231
#define GPIO_W60 GPIO_W60486,27297
#define GPIO_W61 GPIO_W61487,27363
#define GPIO_W62 GPIO_W62488,27429
#define GPIO_W63 GPIO_W63489,27495
#define GPIO_W64 GPIO_W64492,27600
#define GPIO_W65 GPIO_W65493,27666
#define GPIO_W66 GPIO_W66494,27732
#define GPIO_W67 GPIO_W67495,27798
#define GPIO_W68 GPIO_W68496,27864
#define GPIO_W69 GPIO_W69497,27930
#define GPIO_W70 GPIO_W70498,27996
#define GPIO_W71 GPIO_W71499,28062
#define GPIO_W72 GPIO_W72500,28128
#define GPIO_W73 GPIO_W73501,28194
#define GPIO_W74 GPIO_W74502,28260
#define GPIO_W75 GPIO_W75503,28326
#define GPIO_W76 GPIO_W76504,28392
#define GPIO_W77 GPIO_W77505,28458
#define GPIO_W78 GPIO_W78506,28524
#define GPIO_W79 GPIO_W79507,28590
#define GPIO_W80 GPIO_W80508,28656
#define GPIO_W81 GPIO_W81509,28722
#define GPIO_W82 GPIO_W82510,28788
#define GPIO_W83 GPIO_W83511,28854
#define GPIO_W84 GPIO_W84512,28920
#define GPIO_W85 GPIO_W85513,28986
#define GPIO_W86 GPIO_W86514,29052
#define GPIO_W87 GPIO_W87515,29118
#define GPIO_W88 GPIO_W88516,29184
#define GPIO_W89 GPIO_W89517,29250
#define GPIO_W90 GPIO_W90518,29316
#define GPIO_W91 GPIO_W91519,29382
#define GPIO_W92 GPIO_W92520,29448
#define GPIO_W93 GPIO_W93521,29514
#define GPIO_W94 GPIO_W94522,29580
#define GPIO_W95 GPIO_W95523,29646
#define GPIO_W96 GPIO_W96526,29751
#define GPIO_W97 GPIO_W97527,29817
#define GPIO_W98 GPIO_W98528,29883
#define GPIO_W99 GPIO_W99529,29949
#define GPIO_W100 GPIO_W100530,30015
#define GPIO_W101 GPIO_W101531,30081
#define GPIO_W102 GPIO_W102532,30147
#define GPIO_W103 GPIO_W103533,30213
#define GPIO_W104 GPIO_W104534,30279
#define GPIO_W105 GPIO_W105535,30345
#define GPIO_W106 GPIO_W106536,30411
#define GPIO_W107 GPIO_W107537,30477
#define GPIO_W108 GPIO_W108538,30543
#define GPIO_W109 GPIO_W109539,30609
#define GPIO_W110 GPIO_W110540,30675
#define GPIO_W111 GPIO_W111541,30741
#define GPIO_W112 GPIO_W112542,30807
#define GPIO_W113 GPIO_W113543,30873
#define GPIO_W114 GPIO_W114544,30939
#define GPIO_W115 GPIO_W115545,31005
#define GPIO_W116 GPIO_W116546,31071
#define GPIO_W117 GPIO_W117547,31137
#define GPIO_W118 GPIO_W118548,31203
#define GPIO_W119 GPIO_W119549,31269
#define GPIO_W120 GPIO_W120550,31335
#define GPIO_W121 GPIO_W121551,31401
#define GPIO_W122 GPIO_W122552,31467
#define GPIO_W123 GPIO_W123553,31533
#define GPIO_W124 GPIO_W124554,31599
#define GPIO_W125 GPIO_W125555,31665
#define GPIO_W126 GPIO_W126556,31731
#define GPIO_W127 GPIO_W127557,31797
#define GPIO_W128 GPIO_W128560,31902
#define GPIO_W129 GPIO_W129561,31968
#define GPIO_W130 GPIO_W130562,32034
#define GPIO_W131 GPIO_W131563,32100
#define GPIO_W132 GPIO_W132564,32166
#define GPIO_W133 GPIO_W133565,32232
#define GPIO_W134 GPIO_W134566,32298
#define GPIO_W135 GPIO_W135567,32364
#define GPIO_W136 GPIO_W136568,32430
#define GPIO_W137 GPIO_W137569,32496
#define GPIO_W138 GPIO_W138570,32562
#define GPIO_W139 GPIO_W139571,32628
#define GPIO_W140 GPIO_W140572,32694
#define GPIO_W141 GPIO_W141573,32760
#define GPIO_W142 GPIO_W142574,32826
#define GPIO_W143 GPIO_W143575,32892
#define GPIO_W144 GPIO_W144576,32958
#define GPIO_W145 GPIO_W145577,33024
#define GPIO_W146 GPIO_W146578,33090
#define GPIO_W147 GPIO_W147579,33156
#define GPIO_W148 GPIO_W148580,33222
#define GPIO_W149 GPIO_W149581,33288
#define GPIO_W150 GPIO_W150582,33354
#define GPIO_W151 GPIO_W151583,33420
#define GPIO_W152 GPIO_W152584,33486
#define GPIO_W153 GPIO_W153585,33552
#define GPIO_W154 GPIO_W154586,33618
#define GPIO_W155 GPIO_W155587,33684
#define GPIO_W156 GPIO_W156588,33750
#define GPIO_W157 GPIO_W157589,33816
#define GPIO_W158 GPIO_W158590,33882
#define GPIO_W159 GPIO_W159591,33948
#define GPIO_W160 GPIO_W160594,34053
#define GPIO_W161 GPIO_W161595,34119
#define GPIO_W162 GPIO_W162596,34185
#define GPIO_W163 GPIO_W163597,34251
#define GPIO_W164 GPIO_W164598,34317
#define GPIO_W165 GPIO_W165599,34383
#define GPIO_W166 GPIO_W166600,34449
#define GPIO_W167 GPIO_W167601,34515
#define GPIO_W168 GPIO_W168602,34581
#define GPIO_W169 GPIO_W169603,34647
#define GPIO_W170 GPIO_W170604,34713
#define GPIO_W171 GPIO_W171605,34779
#define GPIO_W172 GPIO_W172606,34845
#define GPIO_W173 GPIO_W173607,34911
#define GPIO_W174 GPIO_W174608,34977
#define GPIO_W175 GPIO_W175609,35043
#define GPIO_W176 GPIO_W176610,35109
#define GPIO_W177 GPIO_W177611,35175
#define GPIO_W178 GPIO_W178612,35241
#define GPIO_W179 GPIO_W179613,35307
#define GPIO_W180 GPIO_W180614,35373
#define GPIO_W181 GPIO_W181615,35439
#define GPIO_W182 GPIO_W182616,35505
#define GPIO_W183 GPIO_W183617,35571
#define GPIO_W184 GPIO_W184618,35637
#define GPIO_W185 GPIO_W185619,35703
#define GPIO_W186 GPIO_W186620,35769
#define GPIO_W187 GPIO_W187621,35835
#define GPIO_W188 GPIO_W188622,35901
#define GPIO_W189 GPIO_W189623,35967
#define GPIO_W190 GPIO_W190624,36033
#define GPIO_W191 GPIO_W191625,36099
#define GPIO_W192 GPIO_W192628,36204
#define GPIO_W193 GPIO_W193629,36270
#define GPIO_W194 GPIO_W194630,36336
#define GPIO_W195 GPIO_W195631,36402
#define GPIO_W196 GPIO_W196632,36468
#define GPIO_W197 GPIO_W197633,36534
#define GPIO_W198 GPIO_W198634,36600
#define GPIO_W199 GPIO_W199635,36666
#define GPIO_W200 GPIO_W200636,36732
#define GPIO_W201 GPIO_W201637,36798
#define GPIO_W202 GPIO_W202638,36864
#define GPIO_W203 GPIO_W203639,36930
#define GPIO_W204 GPIO_W204640,36996
#define GPIO_W205 GPIO_W205641,37062
#define GPIO_W206 GPIO_W206642,37128
#define GPIO_W207 GPIO_W207643,37194
#define GPIO_W208 GPIO_W208644,37260
#define GPIO_W209 GPIO_W209645,37326
#define GPIO_W210 GPIO_W210646,37392
#define GPIO_W211 GPIO_W211647,37458
#define GPIO_W212 GPIO_W212648,37524
#define GPIO_W213 GPIO_W213649,37590
#define GPIO_W214 GPIO_W214650,37656
#define GPIO_W215 GPIO_W215651,37722
#define GPIO_W216 GPIO_W216652,37788
#define GPIO_W217 GPIO_W217653,37854
#define GPIO_W218 GPIO_W218654,37920
#define GPIO_W219 GPIO_W219655,37986
#define GPIO_W220 GPIO_W220656,38052
#define GPIO_W221 GPIO_W221657,38118
#define GPIO_W222 GPIO_W222658,38184
#define GPIO_W223 GPIO_W223659,38250
#define GPIO_W224 GPIO_W224662,38355
#define GPIO_W225 GPIO_W225663,38421
#define GPIO_W226 GPIO_W226664,38487
#define GPIO_W227 GPIO_W227665,38553
#define GPIO_W228 GPIO_W228666,38619
#define GPIO_W229 GPIO_W229667,38685
#define GPIO_W230 GPIO_W230668,38751
#define GPIO_W231 GPIO_W231669,38817
#define GPIO_W232 GPIO_W232670,38883
#define GPIO_W233 GPIO_W233671,38949
#define GPIO_W234 GPIO_W234672,39015
#define GPIO_W235 GPIO_W235673,39081
#define GPIO_W236 GPIO_W236674,39147
#define GPIO_W237 GPIO_W237675,39213
#define GPIO_W238 GPIO_W238676,39279
#define GPIO_W239 GPIO_W239677,39345
#define GPIO_W240 GPIO_W240678,39411
#define GPIO_W241 GPIO_W241679,39477
#define GPIO_W242 GPIO_W242680,39543
#define GPIO_W243 GPIO_W243681,39609
#define GPIO_W244 GPIO_W244682,39675
#define GPIO_W245 GPIO_W245683,39741
#define GPIO_W246 GPIO_W246684,39807
#define GPIO_W247 GPIO_W247685,39873
#define GPIO_W248 GPIO_W248686,39939
#define GPIO_W249 GPIO_W249687,40005
#define GPIO_W250 GPIO_W250688,40071
#define GPIO_W251 GPIO_W251689,40137
#define GPIO_W252 GPIO_W252690,40203
#define GPIO_W253 GPIO_W253691,40269
#define GPIO_W254 GPIO_W254692,40335
#define GPIO_W255 GPIO_W255693,40401
#define GPIO_DIR(GPIO_DIR696,40515
#define GPIO0_DIR GPIO0_DIR697,40577
#define GPIO1_DIR GPIO1_DIR698,40633
#define GPIO2_DIR GPIO2_DIR699,40689
#define GPIO3_DIR GPIO3_DIR700,40745
#define GPIO4_DIR GPIO4_DIR701,40801
#define GPIO5_DIR GPIO5_DIR702,40857
#define GPIO6_DIR GPIO6_DIR703,40913
#define GPIO7_DIR GPIO7_DIR704,40969
#define GPIO_MASK(GPIO_MASK707,41069
#define GPIO0_MASK GPIO0_MASK708,41131
#define GPIO1_MASK GPIO1_MASK709,41188
#define GPIO2_MASK GPIO2_MASK710,41245
#define GPIO3_MASK GPIO3_MASK711,41302
#define GPIO4_MASK GPIO4_MASK712,41359
#define GPIO5_MASK GPIO5_MASK713,41416
#define GPIO6_MASK GPIO6_MASK714,41473
#define GPIO7_MASK GPIO7_MASK715,41530
#define GPIO_PIN(GPIO_PIN718,41635
#define GPIO0_PIN GPIO0_PIN719,41698
#define GPIO1_PIN GPIO1_PIN720,41754
#define GPIO2_PIN GPIO2_PIN721,41810
#define GPIO3_PIN GPIO3_PIN722,41866
#define GPIO4_PIN GPIO4_PIN723,41922
#define GPIO5_PIN GPIO5_PIN724,41978
#define GPIO6_PIN GPIO6_PIN725,42034
#define GPIO7_PIN GPIO7_PIN726,42090
#define GPIO_MPIN(GPIO_MPIN729,42202
#define GPIO0_MPIN GPIO0_MPIN730,42265
#define GPIO1_MPIN GPIO1_MPIN731,42322
#define GPIO2_MPIN GPIO2_MPIN732,42379
#define GPIO3_MPIN GPIO3_MPIN733,42436
#define GPIO4_MPIN GPIO4_MPIN734,42493
#define GPIO5_MPIN GPIO5_MPIN735,42550
#define GPIO6_MPIN GPIO6_MPIN736,42607
#define GPIO7_MPIN GPIO7_MPIN737,42664
#define GPIO_SET(GPIO_SET740,42770
#define GPIO0_SET GPIO0_SET741,42833
#define GPIO1_SET GPIO1_SET742,42889
#define GPIO2_SET GPIO2_SET743,42945
#define GPIO3_SET GPIO3_SET744,43001
#define GPIO4_SET GPIO4_SET745,43057
#define GPIO5_SET GPIO5_SET746,43113
#define GPIO6_SET GPIO6_SET747,43169
#define GPIO7_SET GPIO7_SET748,43225
#define GPIO_CLR(GPIO_CLR751,43332
#define GPIO0_CLR GPIO0_CLR752,43395
#define GPIO1_CLR GPIO1_CLR753,43451
#define GPIO2_CLR GPIO2_CLR754,43507
#define GPIO3_CLR GPIO3_CLR755,43563
#define GPIO4_CLR GPIO4_CLR756,43619
#define GPIO5_CLR GPIO5_CLR757,43675
#define GPIO6_CLR GPIO6_CLR758,43731
#define GPIO7_CLR GPIO7_CLR759,43787
#define GPIO_NOT(GPIO_NOT762,43888
#define GPIO0_NOT GPIO0_NOT763,43951
#define GPIO1_NOT GPIO1_NOT764,44007
#define GPIO2_NOT GPIO2_NOT765,44063
#define GPIO3_NOT GPIO3_NOT766,44119
#define GPIO4_NOT GPIO4_NOT767,44175
#define GPIO5_NOT GPIO5_NOT768,44231
#define GPIO6_NOT GPIO6_NOT769,44287
#define GPIO7_NOT GPIO7_NOT770,44343

../../../../libopencm3/include/libopencm3/lpc43xx/gima.h,1540
#define LPC43XX_GIMA_HLPC43XX_GIMA_H36,1149
#define GIMA_CAP0_0_IN GIMA_CAP0_0_IN46,1403
#define GIMA_CAP0_1_IN GIMA_CAP0_1_IN49,1533
#define GIMA_CAP0_2_IN GIMA_CAP0_2_IN52,1663
#define GIMA_CAP0_3_IN GIMA_CAP0_3_IN55,1793
#define GIMA_CAP1_0_IN GIMA_CAP1_0_IN58,1923
#define GIMA_CAP1_1_IN GIMA_CAP1_1_IN61,2053
#define GIMA_CAP1_2_IN GIMA_CAP1_2_IN64,2183
#define GIMA_CAP1_3_IN GIMA_CAP1_3_IN67,2313
#define GIMA_CAP2_0_IN GIMA_CAP2_0_IN70,2443
#define GIMA_CAP2_1_IN GIMA_CAP2_1_IN73,2573
#define GIMA_CAP2_2_IN GIMA_CAP2_2_IN76,2704
#define GIMA_CAP2_3_IN GIMA_CAP2_3_IN79,2835
#define GIMA_CAP3_0_IN GIMA_CAP3_0_IN82,2966
#define GIMA_CAP3_1_IN GIMA_CAP3_1_IN85,3097
#define GIMA_CAP3_2_IN GIMA_CAP3_2_IN88,3228
#define GIMA_CAP3_3_IN GIMA_CAP3_3_IN91,3359
#define GIMA_CTIN_0_IN GIMA_CTIN_0_IN94,3486
#define GIMA_CTIN_1_IN GIMA_CTIN_1_IN97,3613
#define GIMA_CTIN_2_IN GIMA_CTIN_2_IN100,3740
#define GIMA_CTIN_3_IN GIMA_CTIN_3_IN103,3867
#define GIMA_CTIN_4_IN GIMA_CTIN_4_IN106,3994
#define GIMA_CTIN_5_IN GIMA_CTIN_5_IN109,4121
#define GIMA_CTIN_6_IN GIMA_CTIN_6_IN112,4248
#define GIMA_CTIN_7_IN GIMA_CTIN_7_IN115,4375
#define GIMA_VADC_TRIGGER_IN GIMA_VADC_TRIGGER_IN118,4496
#define GIMA_EVENTROUTER_13_IN GIMA_EVENTROUTER_13_IN121,4620
#define GIMA_EVENTROUTER_14_IN GIMA_EVENTROUTER_14_IN124,4744
#define GIMA_EVENTROUTER_16_IN GIMA_EVENTROUTER_16_IN127,4868
#define GIMA_ADCSTART0_IN GIMA_ADCSTART0_IN130,4987
#define GIMA_ADCSTART1_IN GIMA_ADCSTART1_IN133,5106

../../../../libopencm3/include/libopencm3/lpc43xx/ssp.h,3514
#define LPC43XX_SSP_HLPC43XX_SSP_H36,1108
#define SSP0 SSP046,1347
#define SSP1 SSP147,1397
#define SSP_CR0(SSP_CR053,1555
#define SSP0_CR0 SSP0_CR054,1618
#define SSP1_CR0 SSP1_CR055,1672
#define SSP_CR1(SSP_CR158,1752
#define SSP0_CR1 SSP0_CR159,1815
#define SSP1_CR1 SSP1_CR160,1869
#define SSP_DR(SSP_DR63,1944
#define SSP0_DR SSP0_DR64,2007
#define SSP1_DR SSP1_DR65,2060
#define SSP_SR(SSP_SR68,2136
#define SSP0_SR SSP0_SR69,2199
#define SSP1_SR SSP1_SR70,2252
#define SSP_SR_TFE SSP_SR_TFE72,2306
#define SSP_SR_TNF SSP_SR_TNF73,2351
#define SSP_SR_RNE SSP_SR_RNE74,2396
#define SSP_SR_RFF SSP_SR_RFF75,2441
#define SSP_SR_BSY SSP_SR_BSY76,2486
#define SSP_CPSR(SSP_CPSR79,2562
#define SSP0_CPSR SSP0_CPSR80,2625
#define SSP1_CPSR SSP1_CPSR81,2680
#define SSP_IMSC(SSP_IMSC84,2780
#define SSP0_IMSC SSP0_IMSC85,2843
#define SSP1_IMSC SSP1_IMSC86,2898
#define SSP_RIS(SSP_RIS89,2990
#define SSP0_RIS SSP0_RIS90,3053
#define SSP1_RIS SSP1_RIS91,3107
#define SSP_MIS(SSP_MIS94,3201
#define SSP0_MIS SSP0_MIS95,3264
#define SSP1_MIS SSP1_MIS96,3318
#define SSP_ICR(SSP_ICR99,3411
#define SSP0_ICR SSP0_ICR100,3474
#define SSP1_ICR SSP1_ICR101,3528
#define SSP_DMACR(SSP_DMACR104,3615
#define SSP0_DMACR SSP0_DMACR105,3678
#define SSP1_DMACR SSP1_DMACR106,3734
#define SSP_DMACR_RXDMAE SSP_DMACR_RXDMAE109,3824
#define SSP_DMACR_TXDMAE SSP_DMACR_TXDMAE112,3903
typedef enum {__anonca7e8eab0103114,3948
	SSP0_NUM = 0x0,SSP0_NUM115,3963
	SSP1_NUM = 0x1SSP1_NUM116,3980
} ssp_num_t;ssp_num_t117,3996
typedef enum {__anonca7e8eab0203123,4075
	SSP_DATA_4BITS  = 0x3,SSP_DATA_4BITS124,4090
	SSP_DATA_5BITS  = 0x4,SSP_DATA_5BITS125,4114
	SSP_DATA_6BITS  = 0x5,SSP_DATA_6BITS126,4138
	SSP_DATA_7BITS  = 0x6,SSP_DATA_7BITS127,4162
	SSP_DATA_8BITS  = 0x7,SSP_DATA_8BITS128,4186
	SSP_DATA_9BITS  = 0x8,SSP_DATA_9BITS129,4210
	SSP_DATA_10BITS = 0x9,SSP_DATA_10BITS130,4234
	SSP_DATA_11BITS = 0xA,SSP_DATA_11BITS131,4258
	SSP_DATA_12BITS = 0xB,SSP_DATA_12BITS132,4282
	SSP_DATA_13BITS = 0xC,SSP_DATA_13BITS133,4306
	SSP_DATA_14BITS = 0xD,SSP_DATA_14BITS134,4330
	SSP_DATA_15BITS = 0xE,SSP_DATA_15BITS135,4354
	SSP_DATA_16BITS = 0xFSSP_DATA_16BITS136,4378
} ssp_datasize_t;ssp_datasize_t137,4401
typedef enum {__anonca7e8eab0303140,4459
	SSP_FRAME_SPI      = 0x00,SSP_FRAME_SPI141,4474
	SSP_FRAME_TI       = BIT4,SSP_FRAME_TI142,4502
	SSP_FRAM_MICROWIRE = BIT5SSP_FRAM_MICROWIRE143,4530
} ssp_frame_format_t;ssp_frame_format_t144,4557
typedef enum {__anonca7e8eab0403147,4639
	SSP_CPOL_0_CPHA_0 = 0x0,SSP_CPOL_0_CPHA_0148,4654
	SSP_CPOL_1_CPHA_0 = BIT6,SSP_CPOL_1_CPHA_0149,4680
	SSP_CPOL_0_CPHA_1 = BIT7,SSP_CPOL_0_CPHA_1150,4707
	SSP_CPOL_1_CPHA_1 = (BIT6|BIT7)SSP_CPOL_1_CPHA_1151,4734
} ssp_cpol_cpha_t;ssp_cpol_cpha_t152,4767
typedef enum {__anonca7e8eab0503158,4841
	SSP_MODE_NORMAL   = 0x0,SSP_MODE_NORMAL159,4856
	SSP_MODE_LOOPBACK = BIT0SSP_MODE_LOOPBACK160,4882
} ssp_mode_t;ssp_mode_t161,4908
#define SSP_ENABLE SSP_ENABLE164,4946
typedef enum {__anonca7e8eab0603167,5005
	SSP_MASTER = 0x0,SSP_MASTER168,5020
	SSP_SLAVE  = BIT2SSP_SLAVE169,5039
} ssp_master_slave_t;ssp_master_slave_t170,5058
typedef enum {__anonca7e8eab0703178,5285
	SSP_SLAVE_OUT_ENABLE  = 0x0,SSP_SLAVE_OUT_ENABLE179,5300
	SSP_SLAVE_OUT_DISABLE = BIT3SSP_SLAVE_OUT_DISABLE180,5330
} ssp_slave_option_t; /* This option is relevant only in slave mode */ssp_slave_option_t181,5360

../../../../libopencm3/include/libopencm3/lpc43xx/rgu.h,35996
#define LPC43XX_RGU_HLPC43XX_RGU_H35,1129
#define RESET_CTRL0 RESET_CTRL045,1351
#define RESET_CTRL1 RESET_CTRL148,1448
#define RESET_STATUS0 RESET_STATUS051,1544
#define RESET_STATUS1 RESET_STATUS154,1640
#define RESET_STATUS2 RESET_STATUS257,1736
#define RESET_STATUS3 RESET_STATUS360,1832
#define RESET_ACTIVE_STATUS0 RESET_ACTIVE_STATUS063,1935
#define RESET_ACTIVE_STATUS1 RESET_ACTIVE_STATUS166,2038
#define RESET_EXT_STAT0 RESET_EXT_STAT069,2156
#define RESET_EXT_STAT1 RESET_EXT_STAT172,2276
#define RESET_EXT_STAT2 RESET_EXT_STAT275,2396
#define RESET_EXT_STAT3 RESET_EXT_STAT378,2477
#define RESET_EXT_STAT4 RESET_EXT_STAT481,2595
#define RESET_EXT_STAT5 RESET_EXT_STAT584,2713
#define RESET_EXT_STAT6 RESET_EXT_STAT687,2794
#define RESET_EXT_STAT7 RESET_EXT_STAT790,2875
#define RESET_EXT_STAT8 RESET_EXT_STAT893,2992
#define RESET_EXT_STAT9 RESET_EXT_STAT996,3109
#define RESET_EXT_STAT10 RESET_EXT_STAT1099,3190
#define RESET_EXT_STAT11 RESET_EXT_STAT11102,3271
#define RESET_EXT_STAT12 RESET_EXT_STAT12105,3352
#define RESET_EXT_STAT13 RESET_EXT_STAT13108,3469
#define RESET_EXT_STAT14 RESET_EXT_STAT14111,3550
#define RESET_EXT_STAT15 RESET_EXT_STAT15114,3631
#define RESET_EXT_STAT16 RESET_EXT_STAT16117,3749
#define RESET_EXT_STAT17 RESET_EXT_STAT17120,3868
#define RESET_EXT_STAT18 RESET_EXT_STAT18123,3987
#define RESET_EXT_STAT19 RESET_EXT_STAT19126,4105
#define RESET_EXT_STAT20 RESET_EXT_STAT20129,4224
#define RESET_EXT_STAT21 RESET_EXT_STAT21132,4342
#define RESET_EXT_STAT22 RESET_EXT_STAT22135,4465
#define RESET_EXT_STAT23 RESET_EXT_STAT23138,4546
#define RESET_EXT_STAT24 RESET_EXT_STAT24141,4627
#define RESET_EXT_STAT25 RESET_EXT_STAT25144,4708
#define RESET_EXT_STAT26 RESET_EXT_STAT26147,4789
#define RESET_EXT_STAT27 RESET_EXT_STAT27150,4870
#define RESET_EXT_STAT28 RESET_EXT_STAT28153,4989
#define RESET_EXT_STAT29 RESET_EXT_STAT29156,5070
#define RESET_EXT_STAT30 RESET_EXT_STAT30159,5151
#define RESET_EXT_STAT31 RESET_EXT_STAT31162,5232
#define RESET_EXT_STAT32 RESET_EXT_STAT32165,5353
#define RESET_EXT_STAT33 RESET_EXT_STAT33168,5474
#define RESET_EXT_STAT34 RESET_EXT_STAT34171,5595
#define RESET_EXT_STAT35 RESET_EXT_STAT35174,5716
#define RESET_EXT_STAT36 RESET_EXT_STAT36177,5838
#define RESET_EXT_STAT37 RESET_EXT_STAT37180,5956
#define RESET_EXT_STAT38 RESET_EXT_STAT38183,6081
#define RESET_EXT_STAT39 RESET_EXT_STAT39186,6199
#define RESET_EXT_STAT40 RESET_EXT_STAT40189,6318
#define RESET_EXT_STAT41 RESET_EXT_STAT41192,6437
#define RESET_EXT_STAT42 RESET_EXT_STAT42195,6555
#define RESET_EXT_STAT43 RESET_EXT_STAT43198,6636
#define RESET_EXT_STAT44 RESET_EXT_STAT44201,6756
#define RESET_EXT_STAT45 RESET_EXT_STAT45204,6876
#define RESET_EXT_STAT46 RESET_EXT_STAT46207,6996
#define RESET_EXT_STAT47 RESET_EXT_STAT47210,7116
#define RESET_EXT_STAT48 RESET_EXT_STAT48213,7235
#define RESET_EXT_STAT49 RESET_EXT_STAT49216,7354
#define RESET_EXT_STAT50 RESET_EXT_STAT50219,7473
#define RESET_EXT_STAT51 RESET_EXT_STAT51222,7592
#define RESET_EXT_STAT52 RESET_EXT_STAT52225,7710
#define RESET_EXT_STAT53 RESET_EXT_STAT53228,7830
#define RESET_EXT_STAT54 RESET_EXT_STAT54231,7949
#define RESET_EXT_STAT55 RESET_EXT_STAT55234,8068
#define RESET_EXT_STAT56 RESET_EXT_STAT56237,8188
#define RESET_EXT_STAT57 RESET_EXT_STAT57240,8308
#define RESET_EXT_STAT58 RESET_EXT_STAT58243,8426
#define RESET_EXT_STAT59 RESET_EXT_STAT59246,8507
#define RESET_EXT_STAT60 RESET_EXT_STAT60249,8588
#define RESET_EXT_STAT61 RESET_EXT_STAT61252,8669
#define RESET_EXT_STAT62 RESET_EXT_STAT62255,8750
#define RESET_EXT_STAT63 RESET_EXT_STAT63258,8831
#define RESET_CTRL0_CORE_RST_SHIFT RESET_CTRL0_CORE_RST_SHIFT263,9017
#define RESET_CTRL0_CORE_RST RESET_CTRL0_CORE_RST264,9056
#define RESET_CTRL0_PERIPH_RST_SHIFT RESET_CTRL0_PERIPH_RST_SHIFT267,9172
#define RESET_CTRL0_PERIPH_RST RESET_CTRL0_PERIPH_RST268,9213
#define RESET_CTRL0_MASTER_RST_SHIFT RESET_CTRL0_MASTER_RST_SHIFT271,9333
#define RESET_CTRL0_MASTER_RST RESET_CTRL0_MASTER_RST272,9374
#define RESET_CTRL0_WWDT_RST_SHIFT RESET_CTRL0_WWDT_RST_SHIFT275,9498
#define RESET_CTRL0_WWDT_RST RESET_CTRL0_WWDT_RST276,9537
#define RESET_CTRL0_CREG_RST_SHIFT RESET_CTRL0_CREG_RST_SHIFT279,9657
#define RESET_CTRL0_CREG_RST RESET_CTRL0_CREG_RST280,9696
#define RESET_CTRL0_BUS_RST_SHIFT RESET_CTRL0_BUS_RST_SHIFT283,9809
#define RESET_CTRL0_BUS_RST RESET_CTRL0_BUS_RST284,9847
#define RESET_CTRL0_SCU_RST_SHIFT RESET_CTRL0_SCU_RST_SHIFT287,9958
#define RESET_CTRL0_SCU_RST RESET_CTRL0_SCU_RST288,9996
#define RESET_CTRL0_M4_RST_SHIFT RESET_CTRL0_M4_RST_SHIFT291,10106
#define RESET_CTRL0_M4_RST RESET_CTRL0_M4_RST292,10144
#define RESET_CTRL0_LCD_RST_SHIFT RESET_CTRL0_LCD_RST_SHIFT295,10253
#define RESET_CTRL0_LCD_RST RESET_CTRL0_LCD_RST296,10292
#define RESET_CTRL0_USB0_RST_SHIFT RESET_CTRL0_USB0_RST_SHIFT299,10404
#define RESET_CTRL0_USB0_RST RESET_CTRL0_USB0_RST300,10444
#define RESET_CTRL0_USB1_RST_SHIFT RESET_CTRL0_USB1_RST_SHIFT303,10558
#define RESET_CTRL0_USB1_RST RESET_CTRL0_USB1_RST304,10598
#define RESET_CTRL0_DMA_RST_SHIFT RESET_CTRL0_DMA_RST_SHIFT307,10711
#define RESET_CTRL0_DMA_RST RESET_CTRL0_DMA_RST308,10750
#define RESET_CTRL0_SDIO_RST_SHIFT RESET_CTRL0_SDIO_RST_SHIFT311,10862
#define RESET_CTRL0_SDIO_RST RESET_CTRL0_SDIO_RST312,10902
#define RESET_CTRL0_EMC_RST_SHIFT RESET_CTRL0_EMC_RST_SHIFT315,11015
#define RESET_CTRL0_EMC_RST RESET_CTRL0_EMC_RST316,11054
#define RESET_CTRL0_ETHERNET_RST_SHIFT RESET_CTRL0_ETHERNET_RST_SHIFT319,11170
#define RESET_CTRL0_ETHERNET_RST RESET_CTRL0_ETHERNET_RST320,11214
#define RESET_CTRL0_FLASHA_RST_SHIFT RESET_CTRL0_FLASHA_RST_SHIFT323,11338
#define RESET_CTRL0_FLASHA_RST RESET_CTRL0_FLASHA_RST324,11380
#define RESET_CTRL0_EEPROM_RST_SHIFT RESET_CTRL0_EEPROM_RST_SHIFT327,11500
#define RESET_CTRL0_EEPROM_RST RESET_CTRL0_EEPROM_RST328,11542
#define RESET_CTRL0_GPIO_RST_SHIFT RESET_CTRL0_GPIO_RST_SHIFT331,11660
#define RESET_CTRL0_GPIO_RST RESET_CTRL0_GPIO_RST332,11700
#define RESET_CTRL0_FLASHB_RST_SHIFT RESET_CTRL0_FLASHB_RST_SHIFT335,11816
#define RESET_CTRL0_FLASHB_RST RESET_CTRL0_FLASHB_RST336,11858
#define RESET_CTRL1_TIMER0_RST_SHIFT RESET_CTRL1_TIMER0_RST_SHIFT341,12048
#define RESET_CTRL1_TIMER0_RST RESET_CTRL1_TIMER0_RST342,12089
#define RESET_CTRL1_TIMER1_RST_SHIFT RESET_CTRL1_TIMER1_RST_SHIFT345,12209
#define RESET_CTRL1_TIMER1_RST RESET_CTRL1_TIMER1_RST346,12250
#define RESET_CTRL1_TIMER2_RST_SHIFT RESET_CTRL1_TIMER2_RST_SHIFT349,12370
#define RESET_CTRL1_TIMER2_RST RESET_CTRL1_TIMER2_RST350,12411
#define RESET_CTRL1_TIMER3_RST_SHIFT RESET_CTRL1_TIMER3_RST_SHIFT353,12531
#define RESET_CTRL1_TIMER3_RST RESET_CTRL1_TIMER3_RST354,12572
#define RESET_CTRL1_RTIMER_RST_SHIFT RESET_CTRL1_RTIMER_RST_SHIFT357,12692
#define RESET_CTRL1_RTIMER_RST RESET_CTRL1_RTIMER_RST358,12733
#define RESET_CTRL1_SCT_RST_SHIFT RESET_CTRL1_SCT_RST_SHIFT361,12850
#define RESET_CTRL1_SCT_RST RESET_CTRL1_SCT_RST362,12888
#define RESET_CTRL1_MOTOCONPWM_RST_SHIFT RESET_CTRL1_MOTOCONPWM_RST_SHIFT365,13006
#define RESET_CTRL1_MOTOCONPWM_RST RESET_CTRL1_MOTOCONPWM_RST366,13051
#define RESET_CTRL1_QEI_RST_SHIFT RESET_CTRL1_QEI_RST_SHIFT369,13176
#define RESET_CTRL1_QEI_RST RESET_CTRL1_QEI_RST370,13214
#define RESET_CTRL1_ADC0_RST_SHIFT RESET_CTRL1_ADC0_RST_SHIFT373,13326
#define RESET_CTRL1_ADC0_RST RESET_CTRL1_ADC0_RST374,13365
#define RESET_CTRL1_ADC1_RST_SHIFT RESET_CTRL1_ADC1_RST_SHIFT377,13479
#define RESET_CTRL1_ADC1_RST RESET_CTRL1_ADC1_RST378,13518
#define RESET_CTRL1_DAC_RST_SHIFT RESET_CTRL1_DAC_RST_SHIFT381,13631
#define RESET_CTRL1_DAC_RST RESET_CTRL1_DAC_RST382,13670
#define RESET_CTRL1_UART0_RST_SHIFT RESET_CTRL1_UART0_RST_SHIFT385,13783
#define RESET_CTRL1_UART0_RST RESET_CTRL1_UART0_RST386,13824
#define RESET_CTRL1_UART1_RST_SHIFT RESET_CTRL1_UART1_RST_SHIFT389,13941
#define RESET_CTRL1_UART1_RST RESET_CTRL1_UART1_RST390,13982
#define RESET_CTRL1_UART2_RST_SHIFT RESET_CTRL1_UART2_RST_SHIFT393,14099
#define RESET_CTRL1_UART2_RST RESET_CTRL1_UART2_RST394,14140
#define RESET_CTRL1_UART3_RST_SHIFT RESET_CTRL1_UART3_RST_SHIFT397,14257
#define RESET_CTRL1_UART3_RST RESET_CTRL1_UART3_RST398,14298
#define RESET_CTRL1_I2C0_RST_SHIFT RESET_CTRL1_I2C0_RST_SHIFT401,14414
#define RESET_CTRL1_I2C0_RST RESET_CTRL1_I2C0_RST402,14454
#define RESET_CTRL1_I2C1_RST_SHIFT RESET_CTRL1_I2C1_RST_SHIFT405,14568
#define RESET_CTRL1_I2C1_RST RESET_CTRL1_I2C1_RST406,14608
#define RESET_CTRL1_SSP0_RST_SHIFT RESET_CTRL1_SSP0_RST_SHIFT409,14722
#define RESET_CTRL1_SSP0_RST RESET_CTRL1_SSP0_RST410,14762
#define RESET_CTRL1_SSP1_RST_SHIFT RESET_CTRL1_SSP1_RST_SHIFT413,14876
#define RESET_CTRL1_SSP1_RST RESET_CTRL1_SSP1_RST414,14916
#define RESET_CTRL1_I2S_RST_SHIFT RESET_CTRL1_I2S_RST_SHIFT417,15029
#define RESET_CTRL1_I2S_RST RESET_CTRL1_I2S_RST418,15068
#define RESET_CTRL1_SPIFI_RST_SHIFT RESET_CTRL1_SPIFI_RST_SHIFT421,15181
#define RESET_CTRL1_SPIFI_RST RESET_CTRL1_SPIFI_RST422,15222
#define RESET_CTRL1_CAN1_RST_SHIFT RESET_CTRL1_CAN1_RST_SHIFT425,15338
#define RESET_CTRL1_CAN1_RST RESET_CTRL1_CAN1_RST426,15378
#define RESET_CTRL1_CAN0_RST_SHIFT RESET_CTRL1_CAN0_RST_SHIFT429,15492
#define RESET_CTRL1_CAN0_RST RESET_CTRL1_CAN0_RST430,15532
#define RESET_CTRL1_M0APP_RST_SHIFT RESET_CTRL1_M0APP_RST_SHIFT433,15647
#define RESET_CTRL1_M0APP_RST RESET_CTRL1_M0APP_RST434,15688
#define RESET_CTRL1_SGPIO_RST_SHIFT RESET_CTRL1_SGPIO_RST_SHIFT437,15805
#define RESET_CTRL1_SGPIO_RST RESET_CTRL1_SGPIO_RST438,15846
#define RESET_CTRL1_SPI_RST_SHIFT RESET_CTRL1_SPI_RST_SHIFT441,15961
#define RESET_CTRL1_SPI_RST RESET_CTRL1_SPI_RST442,16000
#define RESET_STATUS0_CORE_RST_SHIFT RESET_STATUS0_CORE_RST_SHIFT447,16194
#define RESET_STATUS0_CORE_RST_MASK RESET_STATUS0_CORE_RST_MASK448,16235
#define RESET_STATUS0_CORE_RST(RESET_STATUS0_CORE_RST449,16309
#define RESET_STATUS0_PERIPH_RST_SHIFT RESET_STATUS0_PERIPH_RST_SHIFT452,16448
#define RESET_STATUS0_PERIPH_RST_MASK RESET_STATUS0_PERIPH_RST_MASK453,16491
#define RESET_STATUS0_PERIPH_RST(RESET_STATUS0_PERIPH_RST454,16569
#define RESET_STATUS0_MASTER_RST_SHIFT RESET_STATUS0_MASTER_RST_SHIFT457,16712
#define RESET_STATUS0_MASTER_RST_MASK RESET_STATUS0_MASTER_RST_MASK458,16755
#define RESET_STATUS0_MASTER_RST(RESET_STATUS0_MASTER_RST459,16833
#define RESET_STATUS0_WWDT_RST_SHIFT RESET_STATUS0_WWDT_RST_SHIFT462,16972
#define RESET_STATUS0_WWDT_RST_MASK RESET_STATUS0_WWDT_RST_MASK463,17013
#define RESET_STATUS0_WWDT_RST(RESET_STATUS0_WWDT_RST464,17087
#define RESET_STATUS0_CREG_RST_SHIFT RESET_STATUS0_CREG_RST_SHIFT467,17222
#define RESET_STATUS0_CREG_RST_MASK RESET_STATUS0_CREG_RST_MASK468,17264
#define RESET_STATUS0_CREG_RST(RESET_STATUS0_CREG_RST469,17338
#define RESET_STATUS0_BUS_RST_SHIFT RESET_STATUS0_BUS_RST_SHIFT472,17471
#define RESET_STATUS0_BUS_RST_MASK RESET_STATUS0_BUS_RST_MASK473,17512
#define RESET_STATUS0_BUS_RST(RESET_STATUS0_BUS_RST474,17584
#define RESET_STATUS0_SCU_RST_SHIFT RESET_STATUS0_SCU_RST_SHIFT477,17715
#define RESET_STATUS0_SCU_RST_MASK RESET_STATUS0_SCU_RST_MASK478,17756
#define RESET_STATUS0_SCU_RST(RESET_STATUS0_SCU_RST479,17828
#define RESET_STATUS0_M4_RST_SHIFT RESET_STATUS0_M4_RST_SHIFT482,17957
#define RESET_STATUS0_M4_RST_MASK RESET_STATUS0_M4_RST_MASK483,17997
#define RESET_STATUS0_M4_RST(RESET_STATUS0_M4_RST484,18067
#define RESET_STATUS1_LCD_RST_SHIFT RESET_STATUS1_LCD_RST_SHIFT489,18266
#define RESET_STATUS1_LCD_RST_MASK RESET_STATUS1_LCD_RST_MASK490,18306
#define RESET_STATUS1_LCD_RST(RESET_STATUS1_LCD_RST491,18378
#define RESET_STATUS1_USB0_RST_SHIFT RESET_STATUS1_USB0_RST_SHIFT494,18511
#define RESET_STATUS1_USB0_RST_MASK RESET_STATUS1_USB0_RST_MASK495,18552
#define RESET_STATUS1_USB0_RST(RESET_STATUS1_USB0_RST496,18626
#define RESET_STATUS1_USB1_RST_SHIFT RESET_STATUS1_USB1_RST_SHIFT499,18761
#define RESET_STATUS1_USB1_RST_MASK RESET_STATUS1_USB1_RST_MASK500,18802
#define RESET_STATUS1_USB1_RST(RESET_STATUS1_USB1_RST501,18876
#define RESET_STATUS1_DMA_RST_SHIFT RESET_STATUS1_DMA_RST_SHIFT504,19009
#define RESET_STATUS1_DMA_RST_MASK RESET_STATUS1_DMA_RST_MASK505,19049
#define RESET_STATUS1_DMA_RST(RESET_STATUS1_DMA_RST506,19121
#define RESET_STATUS1_SDIO_RST_SHIFT RESET_STATUS1_SDIO_RST_SHIFT509,19254
#define RESET_STATUS1_SDIO_RST_MASK RESET_STATUS1_SDIO_RST_MASK510,19295
#define RESET_STATUS1_SDIO_RST(RESET_STATUS1_SDIO_RST511,19369
#define RESET_STATUS1_EMC_RST_SHIFT RESET_STATUS1_EMC_RST_SHIFT514,19502
#define RESET_STATUS1_EMC_RST_MASK RESET_STATUS1_EMC_RST_MASK515,19543
#define RESET_STATUS1_EMC_RST(RESET_STATUS1_EMC_RST516,19615
#define RESET_STATUS1_ETHERNET_RST_SHIFT RESET_STATUS1_ETHERNET_RST_SHIFT519,19756
#define RESET_STATUS1_ETHERNET_RST_MASK RESET_STATUS1_ETHERNET_RST_MASK520,19802
#define RESET_STATUS1_ETHERNET_RST(RESET_STATUS1_ETHERNET_RST522,19889
#define RESET_STATUS1_FLASHA_RST_SHIFT RESET_STATUS1_FLASHA_RST_SHIFT525,20036
#define RESET_STATUS1_FLASHA_RST_MASK RESET_STATUS1_FLASHA_RST_MASK526,20080
#define RESET_STATUS1_FLASHA_RST(RESET_STATUS1_FLASHA_RST527,20158
#define RESET_STATUS1_EEPROM_RST_SHIFT RESET_STATUS1_EEPROM_RST_SHIFT530,20301
#define RESET_STATUS1_EEPROM_RST_MASK RESET_STATUS1_EEPROM_RST_MASK531,20345
#define RESET_STATUS1_EEPROM_RST(RESET_STATUS1_EEPROM_RST532,20423
#define RESET_STATUS1_GPIO_RST_SHIFT RESET_STATUS1_GPIO_RST_SHIFT535,20562
#define RESET_STATUS1_GPIO_RST_MASK RESET_STATUS1_GPIO_RST_MASK536,20604
#define RESET_STATUS1_GPIO_RST(RESET_STATUS1_GPIO_RST537,20678
#define RESET_STATUS1_FLASHB_RST_SHIFT RESET_STATUS1_FLASHB_RST_SHIFT540,20817
#define RESET_STATUS1_FLASHB_RST_MASK RESET_STATUS1_FLASHB_RST_MASK541,20861
#define RESET_STATUS1_FLASHB_RST(RESET_STATUS1_FLASHB_RST542,20939
#define RESET_STATUS2_TIMER0_RST_SHIFT RESET_STATUS2_TIMER0_RST_SHIFT547,21152
#define RESET_STATUS2_TIMER0_RST_MASK RESET_STATUS2_TIMER0_RST_MASK548,21195
#define RESET_STATUS2_TIMER0_RST(RESET_STATUS2_TIMER0_RST549,21273
#define RESET_STATUS2_TIMER1_RST_SHIFT RESET_STATUS2_TIMER1_RST_SHIFT552,21416
#define RESET_STATUS2_TIMER1_RST_MASK RESET_STATUS2_TIMER1_RST_MASK553,21459
#define RESET_STATUS2_TIMER1_RST(RESET_STATUS2_TIMER1_RST554,21537
#define RESET_STATUS2_TIMER2_RST_SHIFT RESET_STATUS2_TIMER2_RST_SHIFT557,21680
#define RESET_STATUS2_TIMER2_RST_MASK RESET_STATUS2_TIMER2_RST_MASK558,21723
#define RESET_STATUS2_TIMER2_RST(RESET_STATUS2_TIMER2_RST559,21801
#define RESET_STATUS2_TIMER3_RST_SHIFT RESET_STATUS2_TIMER3_RST_SHIFT562,21944
#define RESET_STATUS2_TIMER3_RST_MASK RESET_STATUS2_TIMER3_RST_MASK563,21987
#define RESET_STATUS2_TIMER3_RST(RESET_STATUS2_TIMER3_RST564,22065
#define RESET_STATUS2_RITIMER_RST_SHIFT RESET_STATUS2_RITIMER_RST_SHIFT567,22210
#define RESET_STATUS2_RITIMER_RST_MASK RESET_STATUS2_RITIMER_RST_MASK568,22254
#define RESET_STATUS2_RITIMER_RST(RESET_STATUS2_RITIMER_RST569,22334
#define RESET_STATUS2_SCT_RST_SHIFT RESET_STATUS2_SCT_RST_SHIFT572,22473
#define RESET_STATUS2_SCT_RST_MASK RESET_STATUS2_SCT_RST_MASK573,22514
#define RESET_STATUS2_SCT_RST(RESET_STATUS2_SCT_RST574,22586
#define RESET_STATUS2_MOTOCONPWM_RST_SHIFT RESET_STATUS2_MOTOCONPWM_RST_SHIFT577,22731
#define RESET_STATUS2_MOTOCONPWM_RST_MASK RESET_STATUS2_MOTOCONPWM_RST_MASK578,22779
#define RESET_STATUS2_MOTOCONPWM_RST(RESET_STATUS2_MOTOCONPWM_RST580,22870
#define RESET_STATUS2_QEI_RST_SHIFT RESET_STATUS2_QEI_RST_SHIFT584,23020
#define RESET_STATUS2_QEI_RST_MASK RESET_STATUS2_QEI_RST_MASK585,23061
#define RESET_STATUS2_QEI_RST(RESET_STATUS2_QEI_RST586,23133
#define RESET_STATUS2_ADC0_RST_SHIFT RESET_STATUS2_ADC0_RST_SHIFT589,23266
#define RESET_STATUS2_ADC0_RST_MASK RESET_STATUS2_ADC0_RST_MASK590,23308
#define RESET_STATUS2_ADC0_RST(RESET_STATUS2_ADC0_RST591,23382
#define RESET_STATUS2_ADC1_RST_SHIFT RESET_STATUS2_ADC1_RST_SHIFT594,23517
#define RESET_STATUS2_ADC1_RST_MASK RESET_STATUS2_ADC1_RST_MASK595,23559
#define RESET_STATUS2_ADC1_RST(RESET_STATUS2_ADC1_RST596,23633
#define RESET_STATUS2_DAC_RST_SHIFT RESET_STATUS2_DAC_RST_SHIFT599,23766
#define RESET_STATUS2_DAC_RST_MASK RESET_STATUS2_DAC_RST_MASK600,23807
#define RESET_STATUS2_DAC_RST(RESET_STATUS2_DAC_RST601,23879
#define RESET_STATUS2_UART0_RST_SHIFT RESET_STATUS2_UART0_RST_SHIFT604,24014
#define RESET_STATUS2_UART0_RST_MASK RESET_STATUS2_UART0_RST_MASK605,24057
#define RESET_STATUS2_UART0_RST(RESET_STATUS2_UART0_RST606,24133
#define RESET_STATUS2_UART1_RST_SHIFT RESET_STATUS2_UART1_RST_SHIFT609,24272
#define RESET_STATUS2_UART1_RST_MASK RESET_STATUS2_UART1_RST_MASK610,24315
#define RESET_STATUS2_UART1_RST(RESET_STATUS2_UART1_RST611,24391
#define RESET_STATUS2_UART2_RST_SHIFT RESET_STATUS2_UART2_RST_SHIFT614,24530
#define RESET_STATUS2_UART2_RST_MASK RESET_STATUS2_UART2_RST_MASK615,24573
#define RESET_STATUS2_UART2_RST(RESET_STATUS2_UART2_RST616,24649
#define RESET_STATUS2_UART3_RST_SHIFT RESET_STATUS2_UART3_RST_SHIFT619,24788
#define RESET_STATUS2_UART3_RST_MASK RESET_STATUS2_UART3_RST_MASK620,24831
#define RESET_STATUS2_UART3_RST(RESET_STATUS2_UART3_RST621,24907
#define RESET_STATUS3_I2C0_RST_SHIFT RESET_STATUS3_I2C0_RST_SHIFT626,25114
#define RESET_STATUS3_I2C0_RST_MASK RESET_STATUS3_I2C0_RST_MASK627,25155
#define RESET_STATUS3_I2C0_RST(RESET_STATUS3_I2C0_RST628,25229
#define RESET_STATUS3_I2C1_RST_SHIFT RESET_STATUS3_I2C1_RST_SHIFT631,25364
#define RESET_STATUS3_I2C1_RST_MASK RESET_STATUS3_I2C1_RST_MASK632,25405
#define RESET_STATUS3_I2C1_RST(RESET_STATUS3_I2C1_RST633,25479
#define RESET_STATUS3_SSP0_RST_SHIFT RESET_STATUS3_SSP0_RST_SHIFT636,25614
#define RESET_STATUS3_SSP0_RST_MASK RESET_STATUS3_SSP0_RST_MASK637,25655
#define RESET_STATUS3_SSP0_RST(RESET_STATUS3_SSP0_RST638,25729
#define RESET_STATUS3_SSP1_RST_SHIFT RESET_STATUS3_SSP1_RST_SHIFT641,25864
#define RESET_STATUS3_SSP1_RST_MASK RESET_STATUS3_SSP1_RST_MASK642,25905
#define RESET_STATUS3_SSP1_RST(RESET_STATUS3_SSP1_RST643,25979
#define RESET_STATUS3_I2S_RST_SHIFT RESET_STATUS3_I2S_RST_SHIFT646,26112
#define RESET_STATUS3_I2S_RST_MASK RESET_STATUS3_I2S_RST_MASK647,26152
#define RESET_STATUS3_I2S_RST(RESET_STATUS3_I2S_RST648,26224
#define RESET_STATUS3_SPIFI_RST_SHIFT RESET_STATUS3_SPIFI_RST_SHIFT651,26359
#define RESET_STATUS3_SPIFI_RST_MASK RESET_STATUS3_SPIFI_RST_MASK652,26402
#define RESET_STATUS3_SPIFI_RST(RESET_STATUS3_SPIFI_RST653,26478
#define RESET_STATUS3_CAN1_RST_SHIFT RESET_STATUS3_CAN1_RST_SHIFT656,26615
#define RESET_STATUS3_CAN1_RST_MASK RESET_STATUS3_CAN1_RST_MASK657,26657
#define RESET_STATUS3_CAN1_RST(RESET_STATUS3_CAN1_RST658,26731
#define RESET_STATUS3_CAN0_RST_SHIFT RESET_STATUS3_CAN0_RST_SHIFT661,26866
#define RESET_STATUS3_CAN0_RST_MASK RESET_STATUS3_CAN0_RST_MASK662,26908
#define RESET_STATUS3_CAN0_RST(RESET_STATUS3_CAN0_RST663,26982
#define RESET_STATUS3_M0APP_RST_SHIFT RESET_STATUS3_M0APP_RST_SHIFT666,27119
#define RESET_STATUS3_M0APP_RST_MASK RESET_STATUS3_M0APP_RST_MASK667,27162
#define RESET_STATUS3_M0APP_RST(RESET_STATUS3_M0APP_RST668,27238
#define RESET_STATUS3_SGPIO_RST_SHIFT RESET_STATUS3_SGPIO_RST_SHIFT671,27377
#define RESET_STATUS3_SGPIO_RST_MASK RESET_STATUS3_SGPIO_RST_MASK672,27420
#define RESET_STATUS3_SGPIO_RST(RESET_STATUS3_SGPIO_RST673,27496
#define RESET_STATUS3_SPI_RST_SHIFT RESET_STATUS3_SPI_RST_SHIFT676,27631
#define RESET_STATUS3_SPI_RST_MASK RESET_STATUS3_SPI_RST_MASK677,27672
#define RESET_STATUS3_SPI_RST(RESET_STATUS3_SPI_RST678,27744
#define RESET_ACTIVE_STATUS0_CORE_RST_SHIFT RESET_ACTIVE_STATUS0_CORE_RST_SHIFT683,27932
#define RESET_ACTIVE_STATUS0_CORE_RST RESET_ACTIVE_STATUS0_CORE_RST684,27980
#define RESET_ACTIVE_STATUS0_PERIPH_RST_SHIFT RESET_ACTIVE_STATUS0_PERIPH_RST_SHIFT687,28113
#define RESET_ACTIVE_STATUS0_PERIPH_RST RESET_ACTIVE_STATUS0_PERIPH_RST688,28163
#define RESET_ACTIVE_STATUS0_MASTER_RST_SHIFT RESET_ACTIVE_STATUS0_MASTER_RST_SHIFT692,28305
#define RESET_ACTIVE_STATUS0_MASTER_RST RESET_ACTIVE_STATUS0_MASTER_RST693,28355
#define RESET_ACTIVE_STATUS0_WWDT_RST_SHIFT RESET_ACTIVE_STATUS0_WWDT_RST_SHIFT697,28493
#define RESET_ACTIVE_STATUS0_WWDT_RST RESET_ACTIVE_STATUS0_WWDT_RST698,28541
#define RESET_ACTIVE_STATUS0_CREG_RST_SHIFT RESET_ACTIVE_STATUS0_CREG_RST_SHIFT701,28670
#define RESET_ACTIVE_STATUS0_CREG_RST RESET_ACTIVE_STATUS0_CREG_RST702,28718
#define RESET_ACTIVE_STATUS0_BUS_RST_SHIFT RESET_ACTIVE_STATUS0_BUS_RST_SHIFT705,28845
#define RESET_ACTIVE_STATUS0_BUS_RST RESET_ACTIVE_STATUS0_BUS_RST706,28892
#define RESET_ACTIVE_STATUS0_SCU_RST_SHIFT RESET_ACTIVE_STATUS0_SCU_RST_SHIFT709,29017
#define RESET_ACTIVE_STATUS0_SCU_RST RESET_ACTIVE_STATUS0_SCU_RST710,29064
#define RESET_ACTIVE_STATUS0_M4_RST_SHIFT RESET_ACTIVE_STATUS0_M4_RST_SHIFT713,29187
#define RESET_ACTIVE_STATUS0_M4_RST RESET_ACTIVE_STATUS0_M4_RST714,29234
#define RESET_ACTIVE_STATUS0_LCD_RST_SHIFT RESET_ACTIVE_STATUS0_LCD_RST_SHIFT717,29357
#define RESET_ACTIVE_STATUS0_LCD_RST RESET_ACTIVE_STATUS0_LCD_RST718,29405
#define RESET_ACTIVE_STATUS0_USB0_RST_SHIFT RESET_ACTIVE_STATUS0_USB0_RST_SHIFT721,29532
#define RESET_ACTIVE_STATUS0_USB0_RST RESET_ACTIVE_STATUS0_USB0_RST722,29581
#define RESET_ACTIVE_STATUS0_USB1_RST_SHIFT RESET_ACTIVE_STATUS0_USB1_RST_SHIFT725,29710
#define RESET_ACTIVE_STATUS0_USB1_RST RESET_ACTIVE_STATUS0_USB1_RST726,29759
#define RESET_ACTIVE_STATUS0_DMA_RST_SHIFT RESET_ACTIVE_STATUS0_DMA_RST_SHIFT729,29886
#define RESET_ACTIVE_STATUS0_DMA_RST RESET_ACTIVE_STATUS0_DMA_RST730,29934
#define RESET_ACTIVE_STATUS0_SDIO_RST_SHIFT RESET_ACTIVE_STATUS0_SDIO_RST_SHIFT733,30061
#define RESET_ACTIVE_STATUS0_SDIO_RST RESET_ACTIVE_STATUS0_SDIO_RST734,30110
#define RESET_ACTIVE_STATUS0_EMC_RST_SHIFT RESET_ACTIVE_STATUS0_EMC_RST_SHIFT737,30237
#define RESET_ACTIVE_STATUS0_EMC_RST RESET_ACTIVE_STATUS0_EMC_RST738,30285
#define RESET_ACTIVE_STATUS0_ETHERNET_RST_SHIFT RESET_ACTIVE_STATUS0_ETHERNET_RST_SHIFT741,30420
#define RESET_ACTIVE_STATUS0_ETHERNET_RST RESET_ACTIVE_STATUS0_ETHERNET_RST742,30473
#define RESET_ACTIVE_STATUS0_FLASHA_RST_SHIFT RESET_ACTIVE_STATUS0_FLASHA_RST_SHIFT746,30619
#define RESET_ACTIVE_STATUS0_FLASHA_RST RESET_ACTIVE_STATUS0_FLASHA_RST747,30670
#define RESET_ACTIVE_STATUS0_EEPROM_RST_SHIFT RESET_ACTIVE_STATUS0_EEPROM_RST_SHIFT751,30812
#define RESET_ACTIVE_STATUS0_EEPROM_RST RESET_ACTIVE_STATUS0_EEPROM_RST752,30863
#define RESET_ACTIVE_STATUS0_GPIO_RST_SHIFT RESET_ACTIVE_STATUS0_GPIO_RST_SHIFT756,31001
#define RESET_ACTIVE_STATUS0_GPIO_RST RESET_ACTIVE_STATUS0_GPIO_RST757,31050
#define RESET_ACTIVE_STATUS0_FLASHB_RST_SHIFT RESET_ACTIVE_STATUS0_FLASHB_RST_SHIFT760,31183
#define RESET_ACTIVE_STATUS0_FLASHB_RST RESET_ACTIVE_STATUS0_FLASHB_RST761,31234
#define RESET_ACTIVE_STATUS1_TIMER0_RST_SHIFT RESET_ACTIVE_STATUS1_TIMER0_RST_SHIFT767,31446
#define RESET_ACTIVE_STATUS1_TIMER0_RST RESET_ACTIVE_STATUS1_TIMER0_RST768,31496
#define RESET_ACTIVE_STATUS1_TIMER1_RST_SHIFT RESET_ACTIVE_STATUS1_TIMER1_RST_SHIFT772,31638
#define RESET_ACTIVE_STATUS1_TIMER1_RST RESET_ACTIVE_STATUS1_TIMER1_RST773,31688
#define RESET_ACTIVE_STATUS1_TIMER2_RST_SHIFT RESET_ACTIVE_STATUS1_TIMER2_RST_SHIFT777,31830
#define RESET_ACTIVE_STATUS1_TIMER2_RST RESET_ACTIVE_STATUS1_TIMER2_RST778,31880
#define RESET_ACTIVE_STATUS1_TIMER3_RST_SHIFT RESET_ACTIVE_STATUS1_TIMER3_RST_SHIFT782,32022
#define RESET_ACTIVE_STATUS1_TIMER3_RST RESET_ACTIVE_STATUS1_TIMER3_RST783,32072
#define RESET_ACTIVE_STATUS1_RITIMER_RST_SHIFT RESET_ACTIVE_STATUS1_RITIMER_RST_SHIFT787,32216
#define RESET_ACTIVE_STATUS1_RITIMER_RST RESET_ACTIVE_STATUS1_RITIMER_RST788,32267
#define RESET_ACTIVE_STATUS1_SCT_RST_SHIFT RESET_ACTIVE_STATUS1_SCT_RST_SHIFT792,32405
#define RESET_ACTIVE_STATUS1_SCT_RST RESET_ACTIVE_STATUS1_SCT_RST793,32452
#define RESET_ACTIVE_STATUS1_MOTOCONPWM_RST_SHIFT RESET_ACTIVE_STATUS1_MOTOCONPWM_RST_SHIFT797,32596
#define RESET_ACTIVE_STATUS1_MOTOCONPWM_RST RESET_ACTIVE_STATUS1_MOTOCONPWM_RST798,32650
#define RESET_ACTIVE_STATUS1_QEI_RST_SHIFT RESET_ACTIVE_STATUS1_QEI_RST_SHIFT802,32794
#define RESET_ACTIVE_STATUS1_QEI_RST RESET_ACTIVE_STATUS1_QEI_RST803,32841
#define RESET_ACTIVE_STATUS1_ADC0_RST_SHIFT RESET_ACTIVE_STATUS1_ADC0_RST_SHIFT807,32973
#define RESET_ACTIVE_STATUS1_ADC0_RST RESET_ACTIVE_STATUS1_ADC0_RST808,33021
#define RESET_ACTIVE_STATUS1_ADC1_RST_SHIFT RESET_ACTIVE_STATUS1_ADC1_RST_SHIFT812,33155
#define RESET_ACTIVE_STATUS1_ADC1_RST RESET_ACTIVE_STATUS1_ADC1_RST813,33203
#define RESET_ACTIVE_STATUS1_DAC_RST_SHIFT RESET_ACTIVE_STATUS1_DAC_RST_SHIFT817,33335
#define RESET_ACTIVE_STATUS1_DAC_RST RESET_ACTIVE_STATUS1_DAC_RST818,33383
#define RESET_ACTIVE_STATUS1_UART0_RST_SHIFT RESET_ACTIVE_STATUS1_UART0_RST_SHIFT821,33512
#define RESET_ACTIVE_STATUS1_UART0_RST RESET_ACTIVE_STATUS1_UART0_RST822,33562
#define RESET_ACTIVE_STATUS1_UART1_RST_SHIFT RESET_ACTIVE_STATUS1_UART1_RST_SHIFT826,33700
#define RESET_ACTIVE_STATUS1_UART1_RST RESET_ACTIVE_STATUS1_UART1_RST827,33750
#define RESET_ACTIVE_STATUS1_UART2_RST_SHIFT RESET_ACTIVE_STATUS1_UART2_RST_SHIFT831,33888
#define RESET_ACTIVE_STATUS1_UART2_RST RESET_ACTIVE_STATUS1_UART2_RST832,33938
#define RESET_ACTIVE_STATUS1_UART3_RST_SHIFT RESET_ACTIVE_STATUS1_UART3_RST_SHIFT836,34076
#define RESET_ACTIVE_STATUS1_UART3_RST RESET_ACTIVE_STATUS1_UART3_RST837,34126
#define RESET_ACTIVE_STATUS1_I2C0_RST_SHIFT RESET_ACTIVE_STATUS1_I2C0_RST_SHIFT841,34262
#define RESET_ACTIVE_STATUS1_I2C0_RST RESET_ACTIVE_STATUS1_I2C0_RST842,34311
#define RESET_ACTIVE_STATUS1_I2C1_RST_SHIFT RESET_ACTIVE_STATUS1_I2C1_RST_SHIFT846,34445
#define RESET_ACTIVE_STATUS1_I2C1_RST RESET_ACTIVE_STATUS1_I2C1_RST847,34494
#define RESET_ACTIVE_STATUS1_SSP0_RST_SHIFT RESET_ACTIVE_STATUS1_SSP0_RST_SHIFT851,34628
#define RESET_ACTIVE_STATUS1_SSP0_RST RESET_ACTIVE_STATUS1_SSP0_RST852,34677
#define RESET_ACTIVE_STATUS1_SSP1_RST_SHIFT RESET_ACTIVE_STATUS1_SSP1_RST_SHIFT856,34811
#define RESET_ACTIVE_STATUS1_SSP1_RST RESET_ACTIVE_STATUS1_SSP1_RST857,34860
#define RESET_ACTIVE_STATUS1_I2S_RST_SHIFT RESET_ACTIVE_STATUS1_I2S_RST_SHIFT861,34992
#define RESET_ACTIVE_STATUS1_I2S_RST RESET_ACTIVE_STATUS1_I2S_RST862,35040
#define RESET_ACTIVE_STATUS1_SPIFI_RST_SHIFT RESET_ACTIVE_STATUS1_SPIFI_RST_SHIFT865,35169
#define RESET_ACTIVE_STATUS1_SPIFI_RST RESET_ACTIVE_STATUS1_SPIFI_RST866,35219
#define RESET_ACTIVE_STATUS1_CAN1_RST_SHIFT RESET_ACTIVE_STATUS1_CAN1_RST_SHIFT870,35355
#define RESET_ACTIVE_STATUS1_CAN1_RST RESET_ACTIVE_STATUS1_CAN1_RST871,35404
#define RESET_ACTIVE_STATUS1_CAN0_RST_SHIFT RESET_ACTIVE_STATUS1_CAN0_RST_SHIFT875,35538
#define RESET_ACTIVE_STATUS1_CAN0_RST RESET_ACTIVE_STATUS1_CAN0_RST876,35587
#define RESET_ACTIVE_STATUS1_M0APP_RST_SHIFT RESET_ACTIVE_STATUS1_M0APP_RST_SHIFT880,35723
#define RESET_ACTIVE_STATUS1_M0APP_RST RESET_ACTIVE_STATUS1_M0APP_RST881,35773
#define RESET_ACTIVE_STATUS1_SGPIO_RST_SHIFT RESET_ACTIVE_STATUS1_SGPIO_RST_SHIFT885,35911
#define RESET_ACTIVE_STATUS1_SGPIO_RST RESET_ACTIVE_STATUS1_SGPIO_RST886,35961
#define RESET_ACTIVE_STATUS1_SPI_RST_SHIFT RESET_ACTIVE_STATUS1_SPI_RST_SHIFT890,36095
#define RESET_ACTIVE_STATUS1_SPI_RST RESET_ACTIVE_STATUS1_SPI_RST891,36143
#define RESET_EXT_STAT0_EXT_RESET_SHIFT RESET_EXT_STAT0_EXT_RESET_SHIFT896,36359
#define RESET_EXT_STAT0_EXT_RESET RESET_EXT_STAT0_EXT_RESET897,36403
#define RESET_EXT_STAT0_BOD_RESET_SHIFT RESET_EXT_STAT0_BOD_RESET_SHIFT900,36523
#define RESET_EXT_STAT0_BOD_RESET RESET_EXT_STAT0_BOD_RESET901,36567
#define RESET_EXT_STAT0_WWDT_RESET_SHIFT RESET_EXT_STAT0_WWDT_RESET_SHIFT904,36692
#define RESET_EXT_STAT0_WWDT_RESET RESET_EXT_STAT0_WWDT_RESET905,36737
#define RESET_EXT_STAT1_CORE_RESET_SHIFT RESET_EXT_STAT1_CORE_RESET_SHIFT910,36936
#define RESET_EXT_STAT1_CORE_RESET RESET_EXT_STAT1_CORE_RESET911,36981
#define RESET_EXT_STAT2_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT2_PERIPHERAL_RESET_SHIFT916,37192
#define RESET_EXT_STAT2_PERIPHERAL_RESET RESET_EXT_STAT2_PERIPHERAL_RESET917,37243
#define RESET_EXT_STAT4_CORE_RESET_SHIFT RESET_EXT_STAT4_CORE_RESET_SHIFT923,37459
#define RESET_EXT_STAT4_CORE_RESET RESET_EXT_STAT4_CORE_RESET924,37504
#define RESET_EXT_STAT5_CORE_RESET_SHIFT RESET_EXT_STAT5_CORE_RESET_SHIFT929,37703
#define RESET_EXT_STAT5_CORE_RESET RESET_EXT_STAT5_CORE_RESET930,37748
#define RESET_EXT_STAT8_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT8_PERIPHERAL_RESET_SHIFT935,37959
#define RESET_EXT_STAT8_PERIPHERAL_RESET RESET_EXT_STAT8_PERIPHERAL_RESET936,38010
#define RESET_EXT_STAT9_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT9_PERIPHERAL_RESET_SHIFT942,38238
#define RESET_EXT_STAT9_PERIPHERAL_RESET RESET_EXT_STAT9_PERIPHERAL_RESET943,38289
#define RESET_EXT_STAT13_MASTER_RESET_SHIFT RESET_EXT_STAT13_MASTER_RESET_SHIFT949,38509
#define RESET_EXT_STAT13_MASTER_RESET RESET_EXT_STAT13_MASTER_RESET950,38557
#define RESET_EXT_STAT16_MASTER_RESET_SHIFT RESET_EXT_STAT16_MASTER_RESET_SHIFT955,38766
#define RESET_EXT_STAT16_MASTER_RESET RESET_EXT_STAT16_MASTER_RESET956,38814
#define RESET_EXT_STAT17_MASTER_RESET_SHIFT RESET_EXT_STAT17_MASTER_RESET_SHIFT961,39023
#define RESET_EXT_STAT17_MASTER_RESET RESET_EXT_STAT17_MASTER_RESET962,39071
#define RESET_EXT_STAT18_MASTER_RESET_SHIFT RESET_EXT_STAT18_MASTER_RESET_SHIFT967,39280
#define RESET_EXT_STAT18_MASTER_RESET RESET_EXT_STAT18_MASTER_RESET968,39328
#define RESET_EXT_STAT19_MASTER_RESET_SHIFT RESET_EXT_STAT19_MASTER_RESET_SHIFT973,39537
#define RESET_EXT_STAT19_MASTER_RESET RESET_EXT_STAT19_MASTER_RESET974,39585
#define RESET_EXT_STAT20_MASTER_RESET_SHIFT RESET_EXT_STAT20_MASTER_RESET_SHIFT979,39794
#define RESET_EXT_STAT20_MASTER_RESET RESET_EXT_STAT20_MASTER_RESET980,39842
#define RESET_EXT_STAT21_MASTER_RESET_SHIFT RESET_EXT_STAT21_MASTER_RESET_SHIFT985,40051
#define RESET_EXT_STAT21_MASTER_RESET RESET_EXT_STAT21_MASTER_RESET986,40099
#define RESET_EXT_STAT22_MASTER_RESET_SHIFT RESET_EXT_STAT22_MASTER_RESET_SHIFT991,40308
#define RESET_EXT_STAT22_MASTER_RESET RESET_EXT_STAT22_MASTER_RESET992,40356
#define RESET_EXT_STAT25_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT25_PERIPHERAL_RESET_SHIFT997,40573
#define RESET_EXT_STAT25_PERIPHERAL_RESET RESET_EXT_STAT25_PERIPHERAL_RESET998,40625
#define RESET_EXT_STAT27_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT27_PERIPHERAL_RESET_SHIFT1004,40855
#define RESET_EXT_STAT27_PERIPHERAL_RESET RESET_EXT_STAT27_PERIPHERAL_RESET1005,40907
#define RESET_EXT_STAT28_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT28_PERIPHERAL_RESET_SHIFT1011,41137
#define RESET_EXT_STAT28_PERIPHERAL_RESET RESET_EXT_STAT28_PERIPHERAL_RESET1012,41189
#define RESET_EXT_STAT29_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT29_PERIPHERAL_RESET_SHIFT1018,41419
#define RESET_EXT_STAT29_PERIPHERAL_RESET RESET_EXT_STAT29_PERIPHERAL_RESET1019,41471
#define RESET_EXT_STAT32_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT32_PERIPHERAL_RESET_SHIFT1025,41701
#define RESET_EXT_STAT32_PERIPHERAL_RESET RESET_EXT_STAT32_PERIPHERAL_RESET1026,41753
#define RESET_EXT_STAT33_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT33_PERIPHERAL_RESET_SHIFT1032,41983
#define RESET_EXT_STAT33_PERIPHERAL_RESET RESET_EXT_STAT33_PERIPHERAL_RESET1033,42035
#define RESET_EXT_STAT34_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT34_PERIPHERAL_RESET_SHIFT1039,42265
#define RESET_EXT_STAT34_PERIPHERAL_RESET RESET_EXT_STAT34_PERIPHERAL_RESET1040,42317
#define RESET_EXT_STAT35_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT35_PERIPHERAL_RESET_SHIFT1046,42547
#define RESET_EXT_STAT35_PERIPHERAL_RESET RESET_EXT_STAT35_PERIPHERAL_RESET1047,42599
#define RESET_EXT_STAT36_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT36_PERIPHERAL_RESET_SHIFT1053,42829
#define RESET_EXT_STAT36_PERIPHERAL_RESET RESET_EXT_STAT36_PERIPHERAL_RESET1054,42881
#define RESET_EXT_STAT37_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT37_PERIPHERAL_RESET_SHIFT1060,43111
#define RESET_EXT_STAT37_PERIPHERAL_RESET RESET_EXT_STAT37_PERIPHERAL_RESET1061,43163
#define RESET_EXT_STAT38_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT38_PERIPHERAL_RESET_SHIFT1067,43393
#define RESET_EXT_STAT38_PERIPHERAL_RESET RESET_EXT_STAT38_PERIPHERAL_RESET1068,43445
#define RESET_EXT_STAT39_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT39_PERIPHERAL_RESET_SHIFT1074,43675
#define RESET_EXT_STAT39_PERIPHERAL_RESET RESET_EXT_STAT39_PERIPHERAL_RESET1075,43727
#define RESET_EXT_STAT40_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT40_PERIPHERAL_RESET_SHIFT1081,43957
#define RESET_EXT_STAT40_PERIPHERAL_RESET RESET_EXT_STAT40_PERIPHERAL_RESET1082,44009
#define RESET_EXT_STAT41_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT41_PERIPHERAL_RESET_SHIFT1088,44239
#define RESET_EXT_STAT41_PERIPHERAL_RESET RESET_EXT_STAT41_PERIPHERAL_RESET1089,44291
#define RESET_EXT_STAT42_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT42_PERIPHERAL_RESET_SHIFT1095,44521
#define RESET_EXT_STAT42_PERIPHERAL_RESET RESET_EXT_STAT42_PERIPHERAL_RESET1096,44573
#define RESET_EXT_STAT44_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT44_PERIPHERAL_RESET_SHIFT1102,44803
#define RESET_EXT_STAT44_PERIPHERAL_RESET RESET_EXT_STAT44_PERIPHERAL_RESET1103,44855
#define RESET_EXT_STAT45_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT45_PERIPHERAL_RESET_SHIFT1109,45085
#define RESET_EXT_STAT45_PERIPHERAL_RESET RESET_EXT_STAT45_PERIPHERAL_RESET1110,45137
#define RESET_EXT_STAT46_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT46_PERIPHERAL_RESET_SHIFT1116,45367
#define RESET_EXT_STAT46_PERIPHERAL_RESET RESET_EXT_STAT46_PERIPHERAL_RESET1117,45419
#define RESET_EXT_STAT47_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT47_PERIPHERAL_RESET_SHIFT1123,45649
#define RESET_EXT_STAT47_PERIPHERAL_RESET RESET_EXT_STAT47_PERIPHERAL_RESET1124,45701
#define RESET_EXT_STAT48_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT48_PERIPHERAL_RESET_SHIFT1130,45931
#define RESET_EXT_STAT48_PERIPHERAL_RESET RESET_EXT_STAT48_PERIPHERAL_RESET1131,45983
#define RESET_EXT_STAT49_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT49_PERIPHERAL_RESET_SHIFT1137,46213
#define RESET_EXT_STAT49_PERIPHERAL_RESET RESET_EXT_STAT49_PERIPHERAL_RESET1138,46265
#define RESET_EXT_STAT50_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT50_PERIPHERAL_RESET_SHIFT1144,46495
#define RESET_EXT_STAT50_PERIPHERAL_RESET RESET_EXT_STAT50_PERIPHERAL_RESET1145,46547
#define RESET_EXT_STAT51_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT51_PERIPHERAL_RESET_SHIFT1151,46777
#define RESET_EXT_STAT51_PERIPHERAL_RESET RESET_EXT_STAT51_PERIPHERAL_RESET1152,46829
#define RESET_EXT_STAT52_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT52_PERIPHERAL_RESET_SHIFT1158,47059
#define RESET_EXT_STAT52_PERIPHERAL_RESET RESET_EXT_STAT52_PERIPHERAL_RESET1159,47111
#define RESET_EXT_STAT53_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT53_PERIPHERAL_RESET_SHIFT1165,47341
#define RESET_EXT_STAT53_PERIPHERAL_RESET RESET_EXT_STAT53_PERIPHERAL_RESET1166,47393
#define RESET_EXT_STAT54_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT54_PERIPHERAL_RESET_SHIFT1172,47623
#define RESET_EXT_STAT54_PERIPHERAL_RESET RESET_EXT_STAT54_PERIPHERAL_RESET1173,47675
#define RESET_EXT_STAT55_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT55_PERIPHERAL_RESET_SHIFT1179,47905
#define RESET_EXT_STAT55_PERIPHERAL_RESET RESET_EXT_STAT55_PERIPHERAL_RESET1180,47957
#define RESET_EXT_STAT56_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT56_PERIPHERAL_RESET_SHIFT1186,48187
#define RESET_EXT_STAT56_PERIPHERAL_RESET RESET_EXT_STAT56_PERIPHERAL_RESET1187,48239
#define RESET_EXT_STAT57_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT57_PERIPHERAL_RESET_SHIFT1193,48469
#define RESET_EXT_STAT57_PERIPHERAL_RESET RESET_EXT_STAT57_PERIPHERAL_RESET1194,48521
#define RESET_EXT_STAT58_PERIPHERAL_RESET_SHIFT RESET_EXT_STAT58_PERIPHERAL_RESET_SHIFT1200,48751
#define RESET_EXT_STAT58_PERIPHERAL_RESET RESET_EXT_STAT58_PERIPHERAL_RESET1201,48803

../../../../libopencm3/include/libopencm3/lpc43xx/ipc.h,43
#define LPC43XX_IPC_HLPC43XX_IPC_H21,794

../../../../libopencm3/include/libopencm3/lpc43xx/uart.h,7826
#define LPC43XX_UART_HLPC43XX_UART_H21,795
#define UART0 UART029,1027
#define UART1 UART130,1090
#define UART2 UART231,1153
#define UART3 UART332,1216
#define UART_RBR(UART_RBR37,1412
#define UART_THR(UART_THR40,1543
#define UART_DLL(UART_DLL43,1661
#define UART_DLM(UART_DLM46,1779
#define UART_IER(UART_IER49,1896
#define UART_IIR(UART_IIR52,1998
#define UART_FCR(UART_FCR55,2101
#define UART_LCR(UART_LCR58,2193
#define UART_LSR(UART_LSR63,2310
#define UART_ACR(UART_ACR66,2407
#define UART_ICR(UART_ICR69,2518
#define UART_FDR(UART_FDR72,2616
#define UART_OSR(UART_OSR75,2727
#define UART_HDEN(UART_HDEN78,2844
#define UART_SCICTRL(UART_SCICTRL81,2963
#define UART_RS485CTRL(UART_RS485CTRL84,3065
#define UART_RS485ADRMATCH(UART_RS485ADRMATCH87,3173
#define UART_RS485DLY(UART_RS485DLY90,3291
#define UART_SYNCCTRL(UART_SYNCCTRL93,3414
#define UART_TER(UART_TER96,3509
#define UART_RBR_MASKBIT UART_RBR_MASKBIT103,3912
#define UART_THR_MASKBIT UART_THR_MASKBIT109,4230
#define UART_LOAD_DLL(UART_LOAD_DLL115,4563
#define UART_DLL_MASKBIT UART_DLL_MASKBIT118,4652
#define UART_DLM_MASKBIT UART_DLM_MASKBIT124,4958
#define UART_LOAD_DLM(UART_LOAD_DLM127,5074
#define UART_IER_RBRINT_EN UART_IER_RBRINT_EN133,5377
#define UART_IER_THREINT_EN UART_IER_THREINT_EN135,5452
#define UART_IER_RLSINT_EN UART_IER_RLSINT_EN137,5538
#define UART1_IER_MSINT_EN UART1_IER_MSINT_EN139,5623
#define UART1_IER_CTSINT_EN UART1_IER_CTSINT_EN141,5718
#define UART_IER_ABEOINT_EN UART_IER_ABEOINT_EN143,5812
#define UART_IER_ABTOINT_EN UART_IER_ABTOINT_EN145,5908
#define UART_IER_BITMASK UART_IER_BITMASK147,6003
#define UART1_IER_BITMASK UART1_IER_BITMASK149,6110
#define UART_IIR_INTSTAT_PEND UART_IIR_INTSTAT_PEND156,6429
#define UART1_IIR_INTID_MODEM UART1_IIR_INTID_MODEM158,6525
#define UART_IIR_INTID_THRE UART_IIR_INTID_THRE160,6620
#define UART_IIR_INTID_RDA UART_IIR_INTID_RDA162,6723
#define UART_IIR_INTID_RLS UART_IIR_INTID_RLS164,6823
#define UART_IIR_INTID_CTI UART_IIR_INTID_CTI166,6932
#define UART_IIR_INTID_MASK UART_IIR_INTID_MASK168,7031
#define UART_IIR_FIFO_EN UART_IIR_FIFO_EN170,7124
#define UART_IIR_ABEO_INT UART_IIR_ABEO_INT172,7206
#define UART_IIR_ABTO_INT UART_IIR_ABTO_INT174,7290
#define UART_IIR_BITMASK UART_IIR_BITMASK176,7393
#define UART_FCR_FIFO_EN UART_FCR_FIFO_EN182,7686
#define UART_FCR_RX_RS UART_FCR_RX_RS184,7760
#define UART_FCR_TX_RS UART_FCR_TX_RS186,7834
#define UART_FCR_DMAMODE_SEL UART_FCR_DMAMODE_SEL188,7913
#define UART_FCR_TRG_LEV0 UART_FCR_TRG_LEV0190,8007
#define UART_FCR_TRG_LEV1 UART_FCR_TRG_LEV1192,8101
#define UART_FCR_TRG_LEV2 UART_FCR_TRG_LEV2194,8195
#define UART_FCR_TRG_LEV3 UART_FCR_TRG_LEV3196,8290
#define UART_FCR_BITMASK UART_FCR_BITMASK198,8372
#define UART_TX_FIFO_SIZE UART_TX_FIFO_SIZE199,8430
#define UART_LCR_WLEN5 UART_LCR_WLEN5205,8712
#define UART_LCR_WLEN6 UART_LCR_WLEN6207,8788
#define UART_LCR_WLEN7 UART_LCR_WLEN7209,8864
#define UART_LCR_WLEN8 UART_LCR_WLEN8211,8940
#define UART_LCR_ONE_STOPBIT UART_LCR_ONE_STOPBIT213,9014
#define UART_LCR_TWO_STOPBIT UART_LCR_TWO_STOPBIT215,9088
#define UART_LCR_NO_PARITY UART_LCR_NO_PARITY218,9177
#define UART_LCR_PARITY_EN UART_LCR_PARITY_EN220,9251
#define UART_LCR_PARITY_ODD UART_LCR_PARITY_ODD222,9329
#define UART_LCR_PARITY_EVEN UART_LCR_PARITY_EVEN224,9408
#define UART_LCR_PARITY_SP_1 UART_LCR_PARITY_SP_1226,9489
#define UART_LCR_PARITY_SP_0 UART_LCR_PARITY_SP_0228,9570
#define UART_LCR_BREAK_EN UART_LCR_BREAK_EN230,9669
#define UART_LCR_DLAB_EN UART_LCR_DLAB_EN232,9763
#define UART_LCR_BITMASK UART_LCR_BITMASK234,9845
#define UART_LSR_RDR UART_LSR_RDR240,10159
#define UART_LSR_OE UART_LSR_OE242,10250
#define UART_LSR_PE UART_LSR_PE244,10340
#define UART_LSR_FE UART_LSR_FE246,10431
#define UART_LSR_BI UART_LSR_BI248,10524
#define UART_LSR_THRE UART_LSR_THRE250,10633
#define UART_LSR_TEMT UART_LSR_TEMT252,10728
#define UART_LSR_RXFE UART_LSR_RXFE254,10800
#define UART_LSR_BITMASK UART_LSR_BITMASK256,10881
#define UART_LSR_ERROR_MASK UART_LSR_ERROR_MASK257,10939
#define UART_SCR_BIMASK UART_SCR_BIMASK265,11284
#define UART_ACR_START UART_ACR_START272,11584
#define UART_ACR_MODE UART_ACR_MODE274,11665
#define UART_ACR_AUTO_RESTART UART_ACR_AUTO_RESTART276,11747
#define UART_ACR_ABEOINT_CLR UART_ACR_ABEOINT_CLR278,11840
#define UART_ACR_ABTOINT_CLR UART_ACR_ABTOINT_CLR280,11935
#define UART_ACR_BITMASK UART_ACR_BITMASK282,12027
#define UART_ICR_IRDAEN UART_ICR_IRDAEN288,12319
#define UART_ICR_IRDAINV UART_ICR_IRDAINV290,12401
#define UART_ICR_FIXPULSE_EN UART_ICR_FIXPULSE_EN292,12484
#define UART_ICR_PULSEDIV(UART_ICR_PULSEDIV294,12591
#define UART_ICR_BITMASK UART_ICR_BITMASK296,12684
#define UART_HDEN_HDEN UART_HDEN_HDEN302,12981
#define UART_SCICTRL_SCIEN UART_SCICTRL_SCIEN308,13314
#define UART_SCICTRL_NACKDIS UART_SCICTRL_NACKDIS310,13395
#define UART_SCICTRL_PROTSEL_T1 UART_SCICTRL_PROTSEL_T1312,13483
#define UART_SCICTRL_TXRETRY(UART_SCICTRL_TXRETRY314,13562
#define UART_SCICTRL_GUARDTIME(UART_SCICTRL_GUARDTIME316,13652
#define UART_SYNCCTRL_SYNC UART_SYNCCTRL_SYNC322,13965
#define UART_SYNCCTRL_CSRC_MASTER UART_SYNCCTRL_CSRC_MASTER324,14043
#define UART_SYNCCTRL_FES UART_SYNCCTRL_FES326,14120
#define UART_SYNCCTRL_TSBYPASS UART_SYNCCTRL_TSBYPASS328,14188
#define UART_SYNCCTRL_CSCEN UART_SYNCCTRL_CSCEN330,14294
#define UART_SYNCCTRL_NOSTARTSTOP UART_SYNCCTRL_NOSTARTSTOP332,14376
#define UART_SYNCCTRL_CCCLR UART_SYNCCTRL_CCCLR334,14453
#define UART_FDR_DIVADDVAL(UART_FDR_DIVADDVAL341,14764
#define UART_FDR_MULVAL(UART_FDR_MULVAL343,14871
#define UART_FDR_BITMASK UART_FDR_BITMASK345,14987
#define UART_TER_TXEN UART_TER_TXEN351,15253
#define UART_FIFOLVL_RX(UART_FIFOLVL_RX357,15598
#define UART_FIFOLVL_TX(UART_FIFOLVL_TX359,15723
#define UART_FIFOLVL_BITMASK UART_FIFOLVL_BITMASK361,15831
typedef enum {__anon1db737b10103370,16087
	UART_DATABIT_5 = UART_LCR_WLEN5,/* UART 5 bit data mode */UART_DATABIT_5371,16102
	UART_DATABIT_6 = UART_LCR_WLEN6,/* UART 6 bit data mode */UART_DATABIT_6372,16162
	UART_DATABIT_7 = UART_LCR_WLEN7,/* UART 7 bit data mode */UART_DATABIT_7373,16222
	UART_DATABIT_8 = UART_LCR_WLEN8/* UART 8 bit data mode */UART_DATABIT_8374,16282
} uart_databit_t;uart_databit_t375,16341
typedef enum {__anon1db737b10203380,16399
	UART_STOPBIT_1 = UART_LCR_ONE_STOPBIT,UART_STOPBIT_1382,16445
	UART_STOPBIT_2 = UART_LCR_TWO_STOPBITUART_STOPBIT_2384,16516
} uart_stopbit_t;uart_stopbit_t385,16555
typedef enum {__anon1db737b10303390,16611
	UART_PARITY_NONE = UART_LCR_NO_PARITY,UART_PARITY_NONE392,16643
	UART_PARITY_ODD = (UART_LCR_PARITY_ODD | UART_LCR_PARITY_EN),UART_PARITY_ODD394,16701
	UART_PARITY_EVEN = (UART_LCR_PARITY_EVEN | UART_LCR_PARITY_EN),UART_PARITY_EVEN396,16783
	UART_PARITY_SP_1 = (UART_LCR_PARITY_SP_1 | UART_LCR_PARITY_EN),UART_PARITY_SP_1398,16877
	UART_PARITY_SP_0  = (UART_LCR_PARITY_SP_0 | UART_LCR_PARITY_EN)UART_PARITY_SP_0400,16971
} uart_parity_t;uart_parity_t401,17036
typedef enum {__anon1db737b10403403,17054
	UART0_NUM = UART0,UART0_NUM404,17069
	UART1_NUM = UART1,UART1_NUM405,17089
	UART2_NUM = UART2,UART2_NUM406,17109
	UART3_NUM = UART3UART3_NUM407,17129
} uart_num_t;uart_num_t408,17148
typedef enum {__anon1db737b10503410,17163
	UART_NO_ERROR = 0,UART_NO_ERROR411,17178
	UART_TIMEOUT_ERROR = 1UART_TIMEOUT_ERROR412,17198
} uart_error_t;uart_error_t413,17222
typedef enum {__anon1db737b10603415,17239
	UART_RX_NO_DATA = 0,UART_RX_NO_DATA416,17254
	UART_RX_DATA_READY = 1,UART_RX_DATA_READY417,17276
	UART_RX_DATA_ERROR = 2UART_RX_DATA_ERROR418,17301
} uart_rx_data_ready_t;uart_rx_data_ready_t419,17325

../../../../libopencm3/include/libopencm3/lpc43xx/usb.h,40286
#define LPC43XX_USB_HLPC43XX_USB_H21,808
#define BIT_MASK(BIT_MASK26,909
#define BIT_ARG(BIT_ARG28,994
typedef struct usb_transfer_descriptor_t usb_transfer_descriptor_t;usb_transfer_descriptor_t38,1303
struct usb_transfer_descriptor_t {usb_transfer_descriptor_t39,1371
	volatile usb_transfer_descriptor_t *next_dtd_pointer;next_dtd_pointer40,1406
	volatile uint32_t total_bytes;total_bytes41,1461
	volatile uint32_t buffer_pointer_page[5];buffer_pointer_page42,1493
	volatile uint32_t _reserved;_reserved43,1536
#define USB_TD_NEXT_DTD_POINTER_TERMINATE_SHIFT USB_TD_NEXT_DTD_POINTER_TERMINATE_SHIFT46,1570
#define USB_TD_NEXT_DTD_POINTER_TERMINATE USB_TD_NEXT_DTD_POINTER_TERMINATE47,1622
#define USB_TD_DTD_TOKEN_TOTAL_BYTES_SHIFT USB_TD_DTD_TOKEN_TOTAL_BYTES_SHIFT51,1759
#define USB_TD_DTD_TOKEN_TOTAL_BYTES_WIDTH USB_TD_DTD_TOKEN_TOTAL_BYTES_WIDTH52,1807
#define USB_TD_DTD_TOKEN_TOTAL_BYTES_MASK USB_TD_DTD_TOKEN_TOTAL_BYTES_MASK53,1855
#define USB_TD_DTD_TOKEN_TOTAL_BYTES(USB_TD_DTD_TOKEN_TOTAL_BYTES54,1936
#define USB_TD_DTD_TOKEN_IOC_SHIFT USB_TD_DTD_TOKEN_IOC_SHIFT56,2020
#define USB_TD_DTD_TOKEN_IOC USB_TD_DTD_TOKEN_IOC57,2060
#define USB_TD_DTD_TOKEN_MULTO_SHIFT USB_TD_DTD_TOKEN_MULTO_SHIFT59,2124
#define USB_TD_DTD_TOKEN_MULTO_WIDTH USB_TD_DTD_TOKEN_MULTO_WIDTH60,2166
#define USB_TD_DTD_TOKEN_MULTO_MASK USB_TD_DTD_TOKEN_MULTO_MASK61,2207
#define USB_TD_DTD_TOKEN_MULTO(USB_TD_DTD_TOKEN_MULTO62,2276
#define USB_TD_DTD_TOKEN_STATUS_ACTIVE_SHIFT USB_TD_DTD_TOKEN_STATUS_ACTIVE_SHIFT64,2348
#define USB_TD_DTD_TOKEN_STATUS_ACTIVE USB_TD_DTD_TOKEN_STATUS_ACTIVE65,2397
#define USB_TD_DTD_TOKEN_STATUS_HALTED_SHIFT USB_TD_DTD_TOKEN_STATUS_HALTED_SHIFT68,2486
#define USB_TD_DTD_TOKEN_STATUS_HALTED USB_TD_DTD_TOKEN_STATUS_HALTED69,2535
#define USB_TD_DTD_TOKEN_STATUS_BUFFER_ERROR_SHIFT USB_TD_DTD_TOKEN_STATUS_BUFFER_ERROR_SHIFT72,2624
#define USB_TD_DTD_TOKEN_STATUS_BUFFER_ERROR USB_TD_DTD_TOKEN_STATUS_BUFFER_ERROR73,2679
#define USB_TD_DTD_TOKEN_STATUS_TRANSACTION_ERROR_SHIFT USB_TD_DTD_TOKEN_STATUS_TRANSACTION_ERROR_SHIFT76,2780
#define USB_TD_DTD_TOKEN_STATUS_TRANSACTION_ERROR USB_TD_DTD_TOKEN_STATUS_TRANSACTION_ERROR77,2840
typedef struct {__anoncaa2841f010883,3079
	volatile uint32_t capabilities;capabilities84,3096
	volatile usb_transfer_descriptor_t *current_dtd_pointer;current_dtd_pointer85,3129
	volatile usb_transfer_descriptor_t *next_dtd_pointer;next_dtd_pointer86,3187
	volatile uint32_t total_bytes;total_bytes87,3242
	volatile uint32_t buffer_pointer_page[5];buffer_pointer_page88,3274
	volatile uint32_t _reserved_0;_reserved_089,3317
	volatile uint8_t setup[8];setup90,3349
	volatile uint32_t _reserved_1[4];_reserved_191,3377
} usb_queue_head_t;usb_queue_head_t92,3412
#define USB_QH_CAPABILITIES_IOS_SHIFT USB_QH_CAPABILITIES_IOS_SHIFT94,3433
#define USB_QH_CAPABILITIES_IOS USB_QH_CAPABILITIES_IOS95,3476
#define USB_QH_CAPABILITIES_MPL_SHIFT USB_QH_CAPABILITIES_MPL_SHIFT97,3546
#define USB_QH_CAPABILITIES_MPL_WIDTH USB_QH_CAPABILITIES_MPL_WIDTH98,3589
#define USB_QH_CAPABILITIES_MPL_MASK USB_QH_CAPABILITIES_MPL_MASK99,3632
#define USB_QH_CAPABILITIES_MPL(USB_QH_CAPABILITIES_MPL100,3703
#define USB_QH_CAPABILITIES_ZLT_SHIFT USB_QH_CAPABILITIES_ZLT_SHIFT102,3777
#define USB_QH_CAPABILITIES_ZLT USB_QH_CAPABILITIES_ZLT103,3820
#define USB_QH_CAPABILITIES_MULT_SHIFT USB_QH_CAPABILITIES_MULT_SHIFT105,3890
#define USB_QH_CAPABILITIES_MULT_WIDTH USB_QH_CAPABILITIES_MULT_WIDTH106,3934
#define USB_QH_CAPABILITIES_MULT_MASK USB_QH_CAPABILITIES_MULT_MASK107,3977
#define USB_QH_CAPABILITIES_MULT(USB_QH_CAPABILITIES_MULT108,4050
#define USB0_CAPLENGTH USB0_CAPLENGTH115,4280
#define USB0_HCSPARAMS USB0_HCSPARAMS118,4391
#define USB0_HCCPARAMS USB0_HCCPARAMS121,4502
#define USB0_DCIVERSION USB0_DCIVERSION124,4607
#define USB0_DCCPARAMS USB0_DCCPARAMS127,4720
#define USB0_USBCMD_D USB0_USBCMD_D133,4861
#define USB0_USBCMD_H USB0_USBCMD_H136,4958
#define USB0_USBSTS_D USB0_USBSTS_D139,5056
#define USB0_USBSTS_H USB0_USBSTS_H142,5152
#define USB0_USBINTR_D USB0_USBINTR_D145,5260
#define USB0_USBINTR_H USB0_USBINTR_H148,5366
#define USB0_FRINDEX_D USB0_FRINDEX_D151,5469
#define USB0_FRINDEX_H USB0_FRINDEX_H154,5570
#define USB0_DEVICEADDR USB0_DEVICEADDR157,5676
#define USB0_PERIODICLISTBASE USB0_PERIODICLISTBASE160,5785
#define USB0_ENDPOINTLISTADDR USB0_ENDPOINTLISTADDR163,5893
#define USB0_ASYNCLISTADDR USB0_ASYNCLISTADDR166,5992
#define USB0_TTCTRL USB0_TTCTRL169,6120
#define USB0_BURSTSIZE USB0_BURSTSIZE172,6217
#define USB0_TXFILLTUNING USB0_TXFILLTUNING175,6341
#define USB0_BINTERVAL USB0_BINTERVAL178,6438
#define USB0_ENDPTNAK USB0_ENDPTNAK181,6538
#define USB0_ENDPTNAKEN USB0_ENDPTNAKEN184,6645
#define USB0_PORTSC1_D USB0_PORTSC1_D187,6754
#define USB0_PORTSC1_H USB0_PORTSC1_H190,6861
#define USB0_OTGSC USB0_OTGSC193,6957
#define USB0_USBMODE_D USB0_USBMODE_D196,7060
#define USB0_USBMODE_H USB0_USBMODE_H199,7161
#define USB0_ENDPTSETUPSTAT USB0_ENDPTSETUPSTAT205,7290
#define USB0_ENDPTPRIME USB0_ENDPTPRIME208,7387
#define USB0_ENDPTFLUSH USB0_ENDPTFLUSH211,7487
#define USB0_ENDPTSTAT USB0_ENDPTSTAT214,7576
#define USB0_ENDPTCOMPLETE USB0_ENDPTCOMPLETE217,7667
#define USB0_ENDPTCTRL(USB0_ENDPTCTRL220,7757
#define USB0_ENDPTCTRL0 USB0_ENDPTCTRL0224,7879
#define USB0_ENDPTCTRL1 USB0_ENDPTCTRL1227,7963
#define USB0_ENDPTCTRL2 USB0_ENDPTCTRL2230,8047
#define USB0_ENDPTCTRL3 USB0_ENDPTCTRL3233,8131
#define USB0_ENDPTCTRL4 USB0_ENDPTCTRL4236,8215
#define USB0_ENDPTCTRL5 USB0_ENDPTCTRL5239,8299
#define USB0_CAPLENGTH_CAPLENGTH_SHIFT USB0_CAPLENGTH_CAPLENGTH_SHIFT245,8544
#define USB0_CAPLENGTH_CAPLENGTH_MASK USB0_CAPLENGTH_CAPLENGTH_MASK246,8587
#define USB0_CAPLENGTH_CAPLENGTH(USB0_CAPLENGTH_CAPLENGTH247,8666
#define USB0_CAPLENGTH_HCIVERSION_SHIFT USB0_CAPLENGTH_HCIVERSION_SHIFT251,8837
#define USB0_CAPLENGTH_HCIVERSION_MASK USB0_CAPLENGTH_HCIVERSION_MASK252,8881
#define USB0_CAPLENGTH_HCIVERSION(USB0_CAPLENGTH_HCIVERSION254,8969
#define USB0_HCSPARAMS_N_PORTS_SHIFT USB0_HCSPARAMS_N_PORTS_SHIFT259,9160
#define USB0_HCSPARAMS_N_PORTS_MASK USB0_HCSPARAMS_N_PORTS_MASK260,9201
#define USB0_HCSPARAMS_N_PORTS(USB0_HCSPARAMS_N_PORTS261,9275
#define USB0_HCSPARAMS_PPC_SHIFT USB0_HCSPARAMS_PPC_SHIFT264,9378
#define USB0_HCSPARAMS_PPC USB0_HCSPARAMS_PPC265,9415
#define USB0_HCSPARAMS_N_PCC_SHIFT USB0_HCSPARAMS_N_PCC_SHIFT268,9529
#define USB0_HCSPARAMS_N_PCC_MASK USB0_HCSPARAMS_N_PCC_MASK269,9568
#define USB0_HCSPARAMS_N_PCC(USB0_HCSPARAMS_N_PCC270,9638
#define USB0_HCSPARAMS_N_CC_SHIFT USB0_HCSPARAMS_N_CC_SHIFT273,9750
#define USB0_HCSPARAMS_N_CC_MASK USB0_HCSPARAMS_N_CC_MASK274,9789
#define USB0_HCSPARAMS_N_CC(USB0_HCSPARAMS_N_CC275,9857
#define USB0_HCSPARAMS_PI_SHIFT USB0_HCSPARAMS_PI_SHIFT278,9950
#define USB0_HCSPARAMS_PI USB0_HCSPARAMS_PI279,9987
#define USB0_HCSPARAMS_N_PTT_SHIFT USB0_HCSPARAMS_N_PTT_SHIFT282,10101
#define USB0_HCSPARAMS_N_PTT_MASK USB0_HCSPARAMS_N_PTT_MASK283,10141
#define USB0_HCSPARAMS_N_PTT(USB0_HCSPARAMS_N_PTT284,10211
#define USB0_HCSPARAMS_N_TT_SHIFT USB0_HCSPARAMS_N_TT_SHIFT287,10326
#define USB0_HCSPARAMS_N_TT_MASK USB0_HCSPARAMS_N_TT_MASK288,10365
#define USB0_HCSPARAMS_N_TT(USB0_HCSPARAMS_N_TT289,10433
#define USB0_HCCPARAMS_ADC_SHIFT USB0_HCCPARAMS_ADC_SHIFT294,10610
#define USB0_HCCPARAMS_ADC USB0_HCCPARAMS_ADC295,10647
#define USB0_HCCPARAMS_PFL_SHIFT USB0_HCCPARAMS_PFL_SHIFT298,10747
#define USB0_HCCPARAMS_PFL USB0_HCCPARAMS_PFL299,10784
#define USB0_HCCPARAMS_ASP_SHIFT USB0_HCCPARAMS_ASP_SHIFT302,10893
#define USB0_HCCPARAMS_ASP USB0_HCCPARAMS_ASP303,10930
#define USB0_HCCPARAMS_IST_SHIFT USB0_HCCPARAMS_IST_SHIFT306,11034
#define USB0_HCCPARAMS_IST_MASK USB0_HCCPARAMS_IST_MASK307,11071
#define USB0_HCCPARAMS_IST(USB0_HCCPARAMS_IST308,11137
#define USB0_HCCPARAMS_EECP_SHIFT USB0_HCCPARAMS_EECP_SHIFT311,11249
#define USB0_HCCPARAMS_EECP_MASK USB0_HCCPARAMS_EECP_MASK312,11287
#define USB0_HCCPARAMS_EECP(USB0_HCCPARAMS_EECP313,11355
#define USB0_DCCPARAMS_DEN_SHIFT USB0_DCCPARAMS_DEN_SHIFT318,11526
#define USB0_DCCPARAMS_DEN_MASK USB0_DCCPARAMS_DEN_MASK319,11563
#define USB0_DCCPARAMS_DEN(USB0_DCCPARAMS_DEN320,11630
#define USB0_DCCPARAMS_DC_SHIFT USB0_DCCPARAMS_DC_SHIFT323,11720
#define USB0_DCCPARAMS_DC USB0_DCCPARAMS_DC324,11756
#define USB0_DCCPARAMS_HC_SHIFT USB0_DCCPARAMS_HC_SHIFT327,11837
#define USB0_DCCPARAMS_HC USB0_DCCPARAMS_HC328,11873
#define USB0_USBCMD_D_RS_SHIFT USB0_USBCMD_D_RS_SHIFT333,12020
#define USB0_USBCMD_D_RS USB0_USBCMD_D_RS334,12055
#define USB0_USBCMD_D_RST_SHIFT USB0_USBCMD_D_RST_SHIFT337,12139
#define USB0_USBCMD_D_RST USB0_USBCMD_D_RST338,12175
#define USB0_USBCMD_D_SUTW_SHIFT USB0_USBCMD_D_SUTW_SHIFT341,12261
#define USB0_USBCMD_D_SUTW USB0_USBCMD_D_SUTW342,12299
#define USB0_USBCMD_D_ATDTW_SHIFT USB0_USBCMD_D_ATDTW_SHIFT345,12390
#define USB0_USBCMD_D_ATDTW USB0_USBCMD_D_ATDTW346,12429
#define USB0_USBCMD_D_ITC_SHIFT USB0_USBCMD_D_ITC_SHIFT349,12530
#define USB0_USBCMD_D_ITC_MASK USB0_USBCMD_D_ITC_MASK350,12567
#define USB0_USBCMD_D_ITC(USB0_USBCMD_D_ITC351,12632
#define USB0_USBCMD_H_RS_SHIFT USB0_USBCMD_H_RS_SHIFT356,12784
#define USB0_USBCMD_H_RS USB0_USBCMD_H_RS357,12819
#define USB0_USBCMD_H_RST_SHIFT USB0_USBCMD_H_RST_SHIFT360,12903
#define USB0_USBCMD_H_RST USB0_USBCMD_H_RST361,12939
#define USB0_USBCMD_H_FS0_SHIFT USB0_USBCMD_H_FS0_SHIFT364,13042
#define USB0_USBCMD_H_FS0 USB0_USBCMD_H_FS0365,13078
#define USB0_USBCMD_H_FS1_SHIFT USB0_USBCMD_H_FS1_SHIFT368,13181
#define USB0_USBCMD_H_FS1 USB0_USBCMD_H_FS1369,13217
#define USB0_USBCMD_H_PSE_SHIFT USB0_USBCMD_H_PSE_SHIFT373,13371
#define USB0_USBCMD_H_PSE USB0_USBCMD_H_PSE374,13407
#define USB0_USBCMD_H_ASE_SHIFT USB0_USBCMD_H_ASE_SHIFT378,13565
#define USB0_USBCMD_H_ASE USB0_USBCMD_H_ASE379,13601
#define USB0_USBCMD_H_IAA_SHIFT USB0_USBCMD_H_IAA_SHIFT383,13811
#define USB0_USBCMD_H_IAA USB0_USBCMD_H_IAA384,13847
#define USB0_USBCMD_H_ASP1_0_SHIFT USB0_USBCMD_H_ASP1_0_SHIFT387,13951
#define USB0_USBCMD_H_ASP1_0_MASK USB0_USBCMD_H_ASP1_0_MASK388,13990
#define USB0_USBCMD_H_ASP1_0(USB0_USBCMD_H_ASP1_0389,14060
#define USB0_USBCMD_H_ASPE_SHIFT USB0_USBCMD_H_ASPE_SHIFT392,14180
#define USB0_USBCMD_H_ASPE USB0_USBCMD_H_ASPE393,14218
#define USB0_USBCMD_H_FS2_SHIFT USB0_USBCMD_H_FS2_SHIFT396,14323
#define USB0_USBCMD_H_FS2 USB0_USBCMD_H_FS2397,14360
#define USB0_USBCMD_H_ITC_SHIFT USB0_USBCMD_H_ITC_SHIFT400,14457
#define USB0_USBCMD_H_ITC_MASK USB0_USBCMD_H_ITC_MASK401,14494
#define USB0_USBCMD_H_ITC(USB0_USBCMD_H_ITC402,14559
#define USB0_USBSTS_D_UI_SHIFT USB0_USBSTS_D_UI_SHIFT407,14716
#define USB0_USBSTS_D_UI USB0_USBSTS_D_UI408,14751
#define USB0_USBSTS_D_UEI_SHIFT USB0_USBSTS_D_UEI_SHIFT411,14838
#define USB0_USBSTS_D_UEI USB0_USBSTS_D_UEI412,14874
#define USB0_USBSTS_D_PCI_SHIFT USB0_USBSTS_D_PCI_SHIFT415,14962
#define USB0_USBSTS_D_PCI USB0_USBSTS_D_PCI416,14998
#define USB0_USBSTS_D_URI_SHIFT USB0_USBSTS_D_URI_SHIFT419,15086
#define USB0_USBSTS_D_URI USB0_USBSTS_D_URI420,15122
#define USB0_USBSTS_D_SRI_SHIFT USB0_USBSTS_D_SRI_SHIFT423,15204
#define USB0_USBSTS_D_SRI USB0_USBSTS_D_SRI424,15240
#define USB0_USBSTS_D_SLI_SHIFT USB0_USBSTS_D_SLI_SHIFT427,15319
#define USB0_USBSTS_D_SLI USB0_USBSTS_D_SLI428,15355
#define USB0_USBSTS_D_NAKI_SHIFT USB0_USBSTS_D_NAKI_SHIFT431,15443
#define USB0_USBSTS_D_NAKI USB0_USBSTS_D_NAKI432,15481
#define USB0_USBSTS_H_UI_SHIFT USB0_USBSTS_H_UI_SHIFT437,15635
#define USB0_USBSTS_H_UI USB0_USBSTS_H_UI438,15670
#define USB0_USBSTS_H_UEI_SHIFT USB0_USBSTS_H_UEI_SHIFT441,15757
#define USB0_USBSTS_H_UEI USB0_USBSTS_H_UEI442,15793
#define USB0_USBSTS_H_PCI_SHIFT USB0_USBSTS_H_PCI_SHIFT445,15881
#define USB0_USBSTS_H_PCI USB0_USBSTS_H_PCI446,15917
#define USB0_USBSTS_H_FRI_SHIFT USB0_USBSTS_H_FRI_SHIFT449,16007
#define USB0_USBSTS_H_FRI USB0_USBSTS_H_FRI450,16043
#define USB0_USBSTS_H_AAI_SHIFT USB0_USBSTS_H_AAI_SHIFT453,16139
#define USB0_USBSTS_H_AAI USB0_USBSTS_H_AAI454,16175
#define USB0_USBSTS_H_SRI_SHIFT USB0_USBSTS_H_SRI_SHIFT457,16257
#define USB0_USBSTS_H_SRI USB0_USBSTS_H_SRI458,16293
#define USB0_USBSTS_H_HCH_SHIFT USB0_USBSTS_H_HCH_SHIFT461,16371
#define USB0_USBSTS_H_HCH USB0_USBSTS_H_HCH462,16408
#define USB0_USBSTS_H_RCL_SHIFT USB0_USBSTS_H_RCL_SHIFT465,16489
#define USB0_USBSTS_H_RCL USB0_USBSTS_H_RCL466,16526
#define USB0_USBSTS_H_PS_SHIFT USB0_USBSTS_H_PS_SHIFT469,16619
#define USB0_USBSTS_H_PS USB0_USBSTS_H_PS470,16655
#define USB0_USBSTS_H_AS_SHIFT USB0_USBSTS_H_AS_SHIFT473,16750
#define USB0_USBSTS_H_AS USB0_USBSTS_H_AS474,16786
#define USB0_USBSTS_H_UAI_SHIFT USB0_USBSTS_H_UAI_SHIFT477,16902
#define USB0_USBSTS_H_UAI USB0_USBSTS_H_UAI478,16939
#define USB0_USBSTS_H_UPI_SHIFT USB0_USBSTS_H_UPI_SHIFT481,17051
#define USB0_USBSTS_H_UPI USB0_USBSTS_H_UPI482,17088
#define USB0_USBINTR_D_UE_SHIFT USB0_USBINTR_D_UE_SHIFT487,17247
#define USB0_USBINTR_D_UE USB0_USBINTR_D_UE488,17283
#define USB0_USBINTR_D_UEE_SHIFT USB0_USBINTR_D_UEE_SHIFT491,17379
#define USB0_USBINTR_D_UEE USB0_USBINTR_D_UEE492,17416
#define USB0_USBINTR_D_PCE_SHIFT USB0_USBINTR_D_PCE_SHIFT495,17513
#define USB0_USBINTR_D_PCE USB0_USBINTR_D_PCE496,17550
#define USB0_USBINTR_D_URE_SHIFT USB0_USBINTR_D_URE_SHIFT499,17638
#define USB0_USBINTR_D_URE USB0_USBINTR_D_URE500,17675
#define USB0_USBINTR_D_SRE_SHIFT USB0_USBINTR_D_SRE_SHIFT503,17766
#define USB0_USBINTR_D_SRE USB0_USBINTR_D_SRE504,17803
#define USB0_USBINTR_D_SLE_SHIFT USB0_USBINTR_D_SLE_SHIFT507,17887
#define USB0_USBINTR_D_SLE USB0_USBINTR_D_SLE508,17924
#define USB0_USBINTR_D_NAKE_SHIFT USB0_USBINTR_D_NAKE_SHIFT511,18017
#define USB0_USBINTR_D_NAKE USB0_USBINTR_D_NAKE512,18056
#define USB0_USBINTR_H_UE_SHIFT USB0_USBINTR_H_UE_SHIFT517,18219
#define USB0_USBINTR_H_UE USB0_USBINTR_H_UE518,18255
#define USB0_USBINTR_H_UEE_SHIFT USB0_USBINTR_H_UEE_SHIFT521,18351
#define USB0_USBINTR_H_UEE USB0_USBINTR_H_UEE522,18388
#define USB0_USBINTR_H_PCE_SHIFT USB0_USBINTR_H_PCE_SHIFT525,18485
#define USB0_USBINTR_H_PCE USB0_USBINTR_H_PCE526,18522
#define USB0_USBINTR_H_FRE_SHIFT USB0_USBINTR_H_FRE_SHIFT529,18620
#define USB0_USBINTR_H_FRE USB0_USBINTR_H_FRE530,18657
#define USB0_USBINTR_H_AAE_SHIFT USB0_USBINTR_H_AAE_SHIFT533,18769
#define USB0_USBINTR_H_AAE USB0_USBINTR_H_AAE534,18806
#define USB0_USBINTR_H_SRE_SHIFT USB0_USBINTR_H_SRE_SHIFT537,18897
#define USB0_USBINTR_H_SRE USB0_USBINTR_H_SRE538,18934
#define USB0_USBINTR_H_UAIE_SHIFT USB0_USBINTR_H_UAIE_SHIFT541,19045
#define USB0_USBINTR_H_UAIE USB0_USBINTR_H_UAIE542,19084
#define USB0_USBINTR_H_UPIA_SHIFT USB0_USBINTR_H_UPIA_SHIFT545,19193
#define USB0_USBINTR_H_UPIA USB0_USBINTR_H_UPIA546,19232
#define USB0_FRINDEX_D_FRINDEX2_0_SHIFT USB0_FRINDEX_D_FRINDEX2_0_SHIFT551,19409
#define USB0_FRINDEX_D_FRINDEX2_0_MASK USB0_FRINDEX_D_FRINDEX2_0_MASK552,19453
#define USB0_FRINDEX_D_FRINDEX2_0(USB0_FRINDEX_D_FRINDEX2_0553,19533
#define USB0_FRINDEX_D_FRINDEX13_3_SHIFT USB0_FRINDEX_D_FRINDEX13_3_SHIFT556,19682
#define USB0_FRINDEX_D_FRINDEX13_3_MASK USB0_FRINDEX_D_FRINDEX13_3_MASK557,19727
#define USB0_FRINDEX_D_FRINDEX13_3(USB0_FRINDEX_D_FRINDEX13_3559,19816
#define USB0_FRINDEX_H_FRINDEX2_0_SHIFT USB0_FRINDEX_H_FRINDEX2_0_SHIFT564,20012
#define USB0_FRINDEX_H_FRINDEX2_0_MASK USB0_FRINDEX_H_FRINDEX2_0_MASK565,20056
#define USB0_FRINDEX_H_FRINDEX2_0(USB0_FRINDEX_H_FRINDEX2_0566,20136
#define USB0_FRINDEX_H_FRINDEX12_3_SHIFT USB0_FRINDEX_H_FRINDEX12_3_SHIFT569,20259
#define USB0_FRINDEX_H_FRINDEX12_3_MASK USB0_FRINDEX_H_FRINDEX12_3_MASK570,20304
#define USB0_FRINDEX_H_FRINDEX12_3(USB0_FRINDEX_H_FRINDEX12_3572,20393
#define USB0_DEVICEADDR_USBADRA_SHIFT USB0_DEVICEADDR_USBADRA_SHIFT577,20582
#define USB0_DEVICEADDR_USBADRA USB0_DEVICEADDR_USBADRA578,20625
#define USB0_DEVICEADDR_USBADR_SHIFT USB0_DEVICEADDR_USBADR_SHIFT581,20728
#define USB0_DEVICEADDR_USBADR_MASK USB0_DEVICEADDR_USBADR_MASK582,20770
#define USB0_DEVICEADDR_USBADR(USB0_DEVICEADDR_USBADR583,20845
#define USB0_PERIODICLISTBASE_PERBASE31_12_SHIFT USB0_PERIODICLISTBASE_PERBASE31_12_SHIFT588,21027
#define USB0_PERIODICLISTBASE_PERBASE31_12_MASK USB0_PERIODICLISTBASE_PERBASE31_12_MASK589,21081
#define USB0_PERIODICLISTBASE_PERBASE31_12(USB0_PERIODICLISTBASE_PERBASE31_12591,21188
#define USB0_ENDPOINTLISTADDR_EPBASE31_11_SHIFT USB0_ENDPOINTLISTADDR_EPBASE31_11_SHIFT597,21407
#define USB0_ENDPOINTLISTADDR_EPBASE31_11_MASK USB0_ENDPOINTLISTADDR_EPBASE31_11_MASK598,21460
#define USB0_ENDPOINTLISTADDR_EPBASE31_11(USB0_ENDPOINTLISTADDR_EPBASE31_11600,21566
#define USB0_ASYNCLISTADDR_ASYBASE31_5_SHIFT USB0_ASYNCLISTADDR_ASYBASE31_5_SHIFT606,21778
#define USB0_ASYNCLISTADDR_ASYBASE31_5_MASK USB0_ASYNCLISTADDR_ASYBASE31_5_MASK607,21827
#define USB0_ASYNCLISTADDR_ASYBASE31_5(USB0_ASYNCLISTADDR_ASYBASE31_5609,21928
#define USB0_TTCTRL_TTHA_SHIFT USB0_TTCTRL_TTHA_SHIFT615,22160
#define USB0_TTCTRL_TTHA_MASK USB0_TTCTRL_TTHA_MASK616,22196
#define USB0_TTCTRL_TTHA(USB0_TTCTRL_TTHA617,22259
#define USB0_BURSTSIZE_RXPBURST_SHIFT USB0_BURSTSIZE_RXPBURST_SHIFT622,22435
#define USB0_BURSTSIZE_RXPBURST_MASK USB0_BURSTSIZE_RXPBURST_MASK623,22477
#define USB0_BURSTSIZE_RXPBURST(USB0_BURSTSIZE_RXPBURST624,22554
#define USB0_BURSTSIZE_TXPBURST_SHIFT USB0_BURSTSIZE_TXPBURST_SHIFT627,22674
#define USB0_BURSTSIZE_TXPBURST_MASK USB0_BURSTSIZE_TXPBURST_MASK628,22716
#define USB0_BURSTSIZE_TXPBURST(USB0_BURSTSIZE_TXPBURST629,22793
#define USB0_TXFILLTUNING_TXSCHOH_SHIFT USB0_TXFILLTUNING_TXSCHOH_SHIFT634,22974
#define USB0_TXFILLTUNING_TXSCHOH_MASK USB0_TXFILLTUNING_TXSCHOH_MASK635,23018
#define USB0_TXFILLTUNING_TXSCHOH(USB0_TXFILLTUNING_TXSCHOH636,23099
#define USB0_TXFILLTUNING_TXSCHEATLTH_SHIFT USB0_TXFILLTUNING_TXSCHEATLTH_SHIFT639,23222
#define USB0_TXFILLTUNING_TXSCHEATLTH_MASK USB0_TXFILLTUNING_TXSCHEATLTH_MASK640,23270
#define USB0_TXFILLTUNING_TXSCHEATLTH(USB0_TXFILLTUNING_TXSCHEATLTH642,23364
#define USB0_TXFILLTUNING_TXFIFOTHRES_SHIFT USB0_TXFILLTUNING_TXFIFOTHRES_SHIFT646,23494
#define USB0_TXFILLTUNING_TXFIFOTHRES_MASK USB0_TXFILLTUNING_TXFIFOTHRES_MASK647,23543
#define USB0_TXFILLTUNING_TXFIFOTHRES(USB0_TXFILLTUNING_TXFIFOTHRES649,23637
#define USB0_BINTERVAL_BINT_SHIFT USB0_BINTERVAL_BINT_SHIFT655,23827
#define USB0_BINTERVAL_BINT_MASK USB0_BINTERVAL_BINT_MASK656,23865
#define USB0_BINTERVAL_BINT(USB0_BINTERVAL_BINT657,23933
#define USB0_ENDPTNAK_EPRN_SHIFT USB0_ENDPTNAK_EPRN_SHIFT662,24098
#define USB0_ENDPTNAK_EPRN_MASK USB0_ENDPTNAK_EPRN_MASK663,24135
#define USB0_ENDPTNAK_EPRN(USB0_ENDPTNAK_EPRN664,24202
#define USB0_ENDPTNAK_EPTN_SHIFT USB0_ENDPTNAK_EPTN_SHIFT667,24295
#define USB0_ENDPTNAK_EPTN_MASK USB0_ENDPTNAK_EPTN_MASK668,24333
#define USB0_ENDPTNAK_EPTN(USB0_ENDPTNAK_EPTN669,24400
#define USB0_ENDPTNAKEN_EPRNE_SHIFT USB0_ENDPTNAKEN_EPRNE_SHIFT674,24571
#define USB0_ENDPTNAKEN_EPRNE_MASK USB0_ENDPTNAKEN_EPRNE_MASK675,24611
#define USB0_ENDPTNAKEN_EPRNE(USB0_ENDPTNAKEN_EPRNE676,24684
#define USB0_ENDPTNAKEN_EPTNE_SHIFT USB0_ENDPTNAKEN_EPTNE_SHIFT679,24784
#define USB0_ENDPTNAKEN_EPTNE_MASK USB0_ENDPTNAKEN_EPTNE_MASK680,24825
#define USB0_ENDPTNAKEN_EPTNE(USB0_ENDPTNAKEN_EPTNE681,24898
#define USB0_PORTSC1_D_CCS_SHIFT USB0_PORTSC1_D_CCS_SHIFT686,25073
#define USB0_PORTSC1_D_CCS USB0_PORTSC1_D_CCS687,25110
#define USB0_PORTSC1_D_PE_SHIFT USB0_PORTSC1_D_PE_SHIFT690,25192
#define USB0_PORTSC1_D_PE USB0_PORTSC1_D_PE691,25228
#define USB0_PORTSC1_D_PEC_SHIFT USB0_PORTSC1_D_PEC_SHIFT694,25324
#define USB0_PORTSC1_D_PEC USB0_PORTSC1_D_PEC695,25361
#define USB0_PORTSC1_D_FPR_SHIFT USB0_PORTSC1_D_FPR_SHIFT698,25450
#define USB0_PORTSC1_D_FPR USB0_PORTSC1_D_FPR699,25487
#define USB0_PORTSC1_D_SUSP_SHIFT USB0_PORTSC1_D_SUSP_SHIFT702,25567
#define USB0_PORTSC1_D_SUSP USB0_PORTSC1_D_SUSP703,25605
#define USB0_PORTSC1_D_PR_SHIFT USB0_PORTSC1_D_PR_SHIFT706,25688
#define USB0_PORTSC1_D_PR USB0_PORTSC1_D_PR707,25724
#define USB0_PORTSC1_D_HSP_SHIFT USB0_PORTSC1_D_HSP_SHIFT710,25811
#define USB0_PORTSC1_D_HSP USB0_PORTSC1_D_HSP711,25848
#define USB0_PORTSC1_D_PIC1_0_SHIFT USB0_PORTSC1_D_PIC1_0_SHIFT714,25945
#define USB0_PORTSC1_D_PIC1_0_MASK USB0_PORTSC1_D_PIC1_0_MASK715,25986
#define USB0_PORTSC1_D_PIC1_0(USB0_PORTSC1_D_PIC1_0716,26058
#define USB0_PORTSC1_D_PTC3_0_SHIFT USB0_PORTSC1_D_PTC3_0_SHIFT719,26161
#define USB0_PORTSC1_D_PTC3_0_MASK USB0_PORTSC1_D_PTC3_0_MASK720,26202
#define USB0_PORTSC1_D_PTC3_0(USB0_PORTSC1_D_PTC3_0721,26274
#define USB0_PORTSC1_D_PHCD_SHIFT USB0_PORTSC1_D_PHCD_SHIFT724,26404
#define USB0_PORTSC1_D_PHCD USB0_PORTSC1_D_PHCD725,26443
#define USB0_PORTSC1_D_PFSC_SHIFT USB0_PORTSC1_D_PFSC_SHIFT728,26547
#define USB0_PORTSC1_D_PFSC USB0_PORTSC1_D_PFSC729,26586
#define USB0_PORTSC1_D_PSPD_SHIFT USB0_PORTSC1_D_PSPD_SHIFT732,26671
#define USB0_PORTSC1_D_PSPD_MASK USB0_PORTSC1_D_PSPD_MASK733,26710
#define USB0_PORTSC1_D_PSPD(USB0_PORTSC1_D_PSPD734,26778
#define USB0_PORTSC1_H_CCS_SHIFT USB0_PORTSC1_H_CCS_SHIFT739,26949
#define USB0_PORTSC1_H_CCS USB0_PORTSC1_H_CCS740,26986
#define USB0_PORTSC1_H_CSC_SHIFT USB0_PORTSC1_H_CSC_SHIFT743,27079
#define USB0_PORTSC1_H_CSC USB0_PORTSC1_H_CSC744,27116
#define USB0_PORTSC1_H_PE_SHIFT USB0_PORTSC1_H_PE_SHIFT747,27198
#define USB0_PORTSC1_H_PE USB0_PORTSC1_H_PE748,27234
#define USB0_PORTSC1_H_PEC_SHIFT USB0_PORTSC1_H_PEC_SHIFT751,27330
#define USB0_PORTSC1_H_PEC USB0_PORTSC1_H_PEC752,27367
#define USB0_PORTSC1_H_OCA_SHIFT USB0_PORTSC1_H_OCA_SHIFT755,27458
#define USB0_PORTSC1_H_OCA USB0_PORTSC1_H_OCA756,27495
#define USB0_PORTSC1_H_OCC_SHIFT USB0_PORTSC1_H_OCC_SHIFT759,27586
#define USB0_PORTSC1_H_OCC USB0_PORTSC1_H_OCC760,27623
#define USB0_PORTSC1_H_FPR_SHIFT USB0_PORTSC1_H_FPR_SHIFT763,27712
#define USB0_PORTSC1_H_FPR USB0_PORTSC1_H_FPR764,27749
#define USB0_PORTSC1_H_SUSP_SHIFT USB0_PORTSC1_H_SUSP_SHIFT767,27829
#define USB0_PORTSC1_H_SUSP USB0_PORTSC1_H_SUSP768,27867
#define USB0_PORTSC1_H_PR_SHIFT USB0_PORTSC1_H_PR_SHIFT771,27950
#define USB0_PORTSC1_H_PR USB0_PORTSC1_H_PR772,27986
#define USB0_PORTSC1_H_HSP_SHIFT USB0_PORTSC1_H_HSP_SHIFT775,28073
#define USB0_PORTSC1_H_HSP USB0_PORTSC1_H_HSP776,28110
#define USB0_PORTSC1_H_LS_SHIFT USB0_PORTSC1_H_LS_SHIFT779,28192
#define USB0_PORTSC1_H_LS_MASK USB0_PORTSC1_H_LS_MASK780,28229
#define USB0_PORTSC1_H_LS(USB0_PORTSC1_H_LS781,28293
#define USB0_PORTSC1_H_PP_SHIFT USB0_PORTSC1_H_PP_SHIFT784,28385
#define USB0_PORTSC1_H_PP USB0_PORTSC1_H_PP785,28422
#define USB0_PORTSC1_H_PIC1_0_SHIFT USB0_PORTSC1_H_PIC1_0_SHIFT788,28517
#define USB0_PORTSC1_H_PIC1_0_MASK USB0_PORTSC1_H_PIC1_0_MASK789,28558
#define USB0_PORTSC1_H_PIC1_0(USB0_PORTSC1_H_PIC1_0790,28630
#define USB0_PORTSC1_H_PTC3_0_SHIFT USB0_PORTSC1_H_PTC3_0_SHIFT793,28733
#define USB0_PORTSC1_H_PTC3_0_MASK USB0_PORTSC1_H_PTC3_0_MASK794,28774
#define USB0_PORTSC1_H_PTC3_0(USB0_PORTSC1_H_PTC3_0795,28846
#define USB0_PORTSC1_H_WKCN_SHIFT USB0_PORTSC1_H_WKCN_SHIFT798,28963
#define USB0_PORTSC1_H_WKCN USB0_PORTSC1_H_WKCN799,29002
#define USB0_PORTSC1_H_WKDC_SHIFT USB0_PORTSC1_H_WKDC_SHIFT802,29115
#define USB0_PORTSC1_H_WKDC USB0_PORTSC1_H_WKDC803,29154
#define USB0_PORTSC1_H_WKOC_SHIFT USB0_PORTSC1_H_WKOC_SHIFT806,29265
#define USB0_PORTSC1_H_WKOC USB0_PORTSC1_H_WKOC807,29304
#define USB0_PORTSC1_H_PHCD_SHIFT USB0_PORTSC1_H_PHCD_SHIFT810,29425
#define USB0_PORTSC1_H_PHCD USB0_PORTSC1_H_PHCD811,29464
#define USB0_PORTSC1_H_PFSC_SHIFT USB0_PORTSC1_H_PFSC_SHIFT814,29568
#define USB0_PORTSC1_H_PFSC USB0_PORTSC1_H_PFSC815,29607
#define USB0_PORTSC1_H_PSPD_SHIFT USB0_PORTSC1_H_PSPD_SHIFT818,29692
#define USB0_PORTSC1_H_PSPD_MASK USB0_PORTSC1_H_PSPD_MASK819,29731
#define USB0_PORTSC1_H_PSPD(USB0_PORTSC1_H_PSPD820,29799
#define USB0_OTGSC_VD_SHIFT USB0_OTGSC_VD_SHIFT825,29961
#define USB0_OTGSC_VD USB0_OTGSC_VD826,29993
#define USB0_OTGSC_VC_SHIFT USB0_OTGSC_VC_SHIFT829,30065
#define USB0_OTGSC_VC USB0_OTGSC_VC830,30097
#define USB0_OTGSC_HAAR_SHIFT USB0_OTGSC_HAAR_SHIFT833,30186
#define USB0_OTGSC_HAAR USB0_OTGSC_HAAR834,30220
#define USB0_OTGSC_OT_SHIFT USB0_OTGSC_OT_SHIFT837,30300
#define USB0_OTGSC_OT USB0_OTGSC_OT838,30332
#define USB0_OTGSC_DP_SHIFT USB0_OTGSC_DP_SHIFT841,30405
#define USB0_OTGSC_DP USB0_OTGSC_DP842,30437
#define USB0_OTGSC_IDPU_SHIFT USB0_OTGSC_IDPU_SHIFT845,30510
#define USB0_OTGSC_IDPU USB0_OTGSC_IDPU846,30544
#define USB0_OTGSC_HADP_SHIFT USB0_OTGSC_HADP_SHIFT849,30637
#define USB0_OTGSC_HADP USB0_OTGSC_HADP850,30671
#define USB0_OTGSC_HABA_SHIFT USB0_OTGSC_HABA_SHIFT853,30779
#define USB0_OTGSC_HABA USB0_OTGSC_HABA854,30813
#define USB0_OTGSC_ID_SHIFT USB0_OTGSC_ID_SHIFT857,30884
#define USB0_OTGSC_ID USB0_OTGSC_ID858,30916
#define USB0_OTGSC_AVV_SHIFT USB0_OTGSC_AVV_SHIFT861,30990
#define USB0_OTGSC_AVV USB0_OTGSC_AVV862,31023
#define USB0_OTGSC_ASV_SHIFT USB0_OTGSC_ASV_SHIFT865,31102
#define USB0_OTGSC_ASV USB0_OTGSC_ASV866,31136
#define USB0_OTGSC_BSV_SHIFT USB0_OTGSC_BSV_SHIFT869,31215
#define USB0_OTGSC_BSV USB0_OTGSC_BSV870,31249
#define USB0_OTGSC_BSE_SHIFT USB0_OTGSC_BSE_SHIFT873,31326
#define USB0_OTGSC_BSE USB0_OTGSC_BSE874,31360
#define USB0_OTGSC_MS1T_SHIFT USB0_OTGSC_MS1T_SHIFT877,31451
#define USB0_OTGSC_MS1T USB0_OTGSC_MS1T878,31486
#define USB0_OTGSC_DPS_SHIFT USB0_OTGSC_DPS_SHIFT881,31575
#define USB0_OTGSC_DPS USB0_OTGSC_DPS882,31609
#define USB0_OTGSC_IDIS_SHIFT USB0_OTGSC_IDIS_SHIFT885,31697
#define USB0_OTGSC_IDIS USB0_OTGSC_IDIS886,31732
#define USB0_OTGSC_AVVIS_SHIFT USB0_OTGSC_AVVIS_SHIFT889,31829
#define USB0_OTGSC_AVVIS USB0_OTGSC_AVVIS890,31865
#define USB0_OTGSC_ASVIS_SHIFT USB0_OTGSC_ASVIS_SHIFT893,31967
#define USB0_OTGSC_ASVIS USB0_OTGSC_ASVIS894,32003
#define USB0_OTGSC_BSVIS_SHIFT USB0_OTGSC_BSVIS_SHIFT897,32105
#define USB0_OTGSC_BSVIS USB0_OTGSC_BSVIS898,32141
#define USB0_OTGSC_BSEIS_SHIFT USB0_OTGSC_BSEIS_SHIFT901,32241
#define USB0_OTGSC_BSEIS USB0_OTGSC_BSEIS902,32277
#define USB0_OTGSC_MS1S_SHIFT USB0_OTGSC_MS1S_SHIFT905,32382
#define USB0_OTGSC_MS1S USB0_OTGSC_MS1S906,32417
#define USB0_OTGSC_DPIS_SHIFT USB0_OTGSC_DPIS_SHIFT909,32511
#define USB0_OTGSC_DPIS USB0_OTGSC_DPIS910,32546
#define USB0_OTGSC_IDIE_SHIFT USB0_OTGSC_IDIE_SHIFT913,32636
#define USB0_OTGSC_IDIE USB0_OTGSC_IDIE914,32671
#define USB0_OTGSC_AVVIE_SHIFT USB0_OTGSC_AVVIE_SHIFT917,32768
#define USB0_OTGSC_AVVIE USB0_OTGSC_AVVIE918,32804
#define USB0_OTGSC_ASVIE_SHIFT USB0_OTGSC_ASVIE_SHIFT921,32906
#define USB0_OTGSC_ASVIE USB0_OTGSC_ASVIE922,32942
#define USB0_OTGSC_BSVIE_SHIFT USB0_OTGSC_BSVIE_SHIFT925,33044
#define USB0_OTGSC_BSVIE USB0_OTGSC_BSVIE926,33080
#define USB0_OTGSC_BSEIE_SHIFT USB0_OTGSC_BSEIE_SHIFT929,33180
#define USB0_OTGSC_BSEIE USB0_OTGSC_BSEIE930,33216
#define USB0_OTGSC_MS1E_SHIFT USB0_OTGSC_MS1E_SHIFT933,33321
#define USB0_OTGSC_MS1E USB0_OTGSC_MS1E934,33356
#define USB0_OTGSC_DPIE_SHIFT USB0_OTGSC_DPIE_SHIFT937,33450
#define USB0_OTGSC_DPIE USB0_OTGSC_DPIE938,33485
#define USB0_USBMODE_D_CM1_0_SHIFT USB0_USBMODE_D_CM1_0_SHIFT943,33638
#define USB0_USBMODE_D_CM1_0_MASK USB0_USBMODE_D_CM1_0_MASK944,33677
#define USB0_USBMODE_D_CM1_0(USB0_USBMODE_D_CM1_0945,33747
#define USB0_USBMODE_D_ES_SHIFT USB0_USBMODE_D_ES_SHIFT948,33840
#define USB0_USBMODE_D_ES USB0_USBMODE_D_ES949,33876
#define USB0_USBMODE_D_SLOM_SHIFT USB0_USBMODE_D_SLOM_SHIFT952,33965
#define USB0_USBMODE_D_SLOM USB0_USBMODE_D_SLOM953,34003
#define USB0_USBMODE_D_SDIS_SHIFT USB0_USBMODE_D_SDIS_SHIFT956,34096
#define USB0_USBMODE_D_SDIS USB0_USBMODE_D_SDIS957,34134
#define USB0_USBMODE_H_CM_SHIFT USB0_USBMODE_H_CM_SHIFT962,34292
#define USB0_USBMODE_H_CM_MASK USB0_USBMODE_H_CM_MASK963,34328
#define USB0_USBMODE_H_CM(USB0_USBMODE_H_CM964,34392
#define USB0_USBMODE_H_ES_SHIFT USB0_USBMODE_H_ES_SHIFT967,34479
#define USB0_USBMODE_H_ES USB0_USBMODE_H_ES968,34515
#define USB0_USBMODE_H_SDIS_SHIFT USB0_USBMODE_H_SDIS_SHIFT971,34605
#define USB0_USBMODE_H_SDIS USB0_USBMODE_H_SDIS972,34643
#define USB0_USBMODE_H_VBPS_SHIFT USB0_USBMODE_H_VBPS_SHIFT975,34735
#define USB0_USBMODE_H_VBPS USB0_USBMODE_H_VBPS976,34773
#define USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT981,34977
#define USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK982,35030
#define USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT(USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT984,35134
#define USB0_ENDPTPRIME_PERB_SHIFT USB0_ENDPTPRIME_PERB_SHIFT990,35382
#define USB0_ENDPTPRIME_PERB_MASK USB0_ENDPTPRIME_PERB_MASK991,35421
#define USB0_ENDPTPRIME_PERB(USB0_ENDPTPRIME_PERB992,35492
#define USB0_ENDPTPRIME_PETB_SHIFT USB0_ENDPTPRIME_PETB_SHIFT995,35637
#define USB0_ENDPTPRIME_PETB_MASK USB0_ENDPTPRIME_PETB_MASK996,35677
#define USB0_ENDPTPRIME_PETB(USB0_ENDPTPRIME_PETB997,35748
#define USB0_ENDPTFLUSH_FERB_SHIFT USB0_ENDPTFLUSH_FERB_SHIFT1002,35963
#define USB0_ENDPTFLUSH_FERB_MASK USB0_ENDPTFLUSH_FERB_MASK1003,36002
#define USB0_ENDPTFLUSH_FERB(USB0_ENDPTFLUSH_FERB1004,36073
#define USB0_ENDPTFLUSH_FETB_SHIFT USB0_ENDPTFLUSH_FETB_SHIFT1007,36218
#define USB0_ENDPTFLUSH_FETB_MASK USB0_ENDPTFLUSH_FETB_MASK1008,36258
#define USB0_ENDPTFLUSH_FETB(USB0_ENDPTFLUSH_FETB1009,36329
#define USB0_ENDPTSTAT_ERBR_SHIFT USB0_ENDPTSTAT_ERBR_SHIFT1014,36544
#define USB0_ENDPTSTAT_ERBR_MASK USB0_ENDPTSTAT_ERBR_MASK1015,36582
#define USB0_ENDPTSTAT_ERBR(USB0_ENDPTSTAT_ERBR1016,36651
#define USB0_ENDPTSTAT_ETBR_SHIFT USB0_ENDPTSTAT_ETBR_SHIFT1019,36794
#define USB0_ENDPTSTAT_ETBR_MASK USB0_ENDPTSTAT_ETBR_MASK1020,36833
#define USB0_ENDPTSTAT_ETBR(USB0_ENDPTSTAT_ETBR1021,36902
#define USB0_ENDPTCOMPLETE_ERCE_SHIFT USB0_ENDPTCOMPLETE_ERCE_SHIFT1026,37117
#define USB0_ENDPTCOMPLETE_ERCE_MASK USB0_ENDPTCOMPLETE_ERCE_MASK1027,37159
#define USB0_ENDPTCOMPLETE_ERCE(USB0_ENDPTCOMPLETE_ERCE1028,37236
#define USB0_ENDPTCOMPLETE_ETCE_SHIFT USB0_ENDPTCOMPLETE_ETCE_SHIFT1031,37389
#define USB0_ENDPTCOMPLETE_ETCE_MASK USB0_ENDPTCOMPLETE_ETCE_MASK1032,37432
#define USB0_ENDPTCOMPLETE_ETCE(USB0_ENDPTCOMPLETE_ETCE1033,37509
#define USB0_ENDPTCTRL0_RXS_SHIFT USB0_ENDPTCTRL0_RXS_SHIFT1038,37683
#define USB0_ENDPTCTRL0_RXS USB0_ENDPTCTRL0_RXS1039,37721
#define USB0_ENDPTCTRL0_RXT1_0_SHIFT USB0_ENDPTCTRL0_RXT1_0_SHIFT1042,37811
#define USB0_ENDPTCTRL0_RXT1_0_MASK USB0_ENDPTCTRL0_RXT1_0_MASK1043,37852
#define USB0_ENDPTCTRL0_RXT1_0(USB0_ENDPTCTRL0_RXT1_01044,37926
#define USB0_ENDPTCTRL0_RXE_SHIFT USB0_ENDPTCTRL0_RXE_SHIFT1047,38029
#define USB0_ENDPTCTRL0_RXE USB0_ENDPTCTRL0_RXE1048,38067
#define USB0_ENDPTCTRL0_TXS_SHIFT USB0_ENDPTCTRL0_TXS_SHIFT1051,38158
#define USB0_ENDPTCTRL0_TXS USB0_ENDPTCTRL0_TXS1052,38197
#define USB0_ENDPTCTRL0_TXT1_0_SHIFT USB0_ENDPTCTRL0_TXT1_0_SHIFT1055,38287
#define USB0_ENDPTCTRL0_TXT1_0_MASK USB0_ENDPTCTRL0_TXT1_0_MASK1056,38329
#define USB0_ENDPTCTRL0_TXT1_0(USB0_ENDPTCTRL0_TXT1_01057,38403
#define USB0_ENDPTCTRL0_TXE_SHIFT USB0_ENDPTCTRL0_TXE_SHIFT1060,38506
#define USB0_ENDPTCTRL0_TXE USB0_ENDPTCTRL0_TXE1061,38545
#define USB0_ENDPTCTRL1_RXS_SHIFT USB0_ENDPTCTRL1_RXS_SHIFT1066,38706
#define USB0_ENDPTCTRL1_RXS USB0_ENDPTCTRL1_RXS1067,38744
#define USB0_ENDPTCTRL1_RXT_SHIFT USB0_ENDPTCTRL1_RXT_SHIFT1070,38831
#define USB0_ENDPTCTRL1_RXT_MASK USB0_ENDPTCTRL1_RXT_MASK1071,38869
#define USB0_ENDPTCTRL1_RXT(USB0_ENDPTCTRL1_RXT1072,38937
#define USB0_ENDPTCTRL1_RXI_SHIFT USB0_ENDPTCTRL1_RXI_SHIFT1075,39038
#define USB0_ENDPTCTRL1_RXI USB0_ENDPTCTRL1_RXI1076,39076
#define USB0_ENDPTCTRL1_RXR_SHIFT USB0_ENDPTCTRL1_RXR_SHIFT1079,39170
#define USB0_ENDPTCTRL1_RXR USB0_ENDPTCTRL1_RXR1080,39208
#define USB0_ENDPTCTRL1_RXE_SHIFT USB0_ENDPTCTRL1_RXE_SHIFT1083,39300
#define USB0_ENDPTCTRL1_RXE USB0_ENDPTCTRL1_RXE1084,39338
#define USB0_ENDPTCTRL1_TXS_SHIFT USB0_ENDPTCTRL1_TXS_SHIFT1087,39429
#define USB0_ENDPTCTRL1_TXS USB0_ENDPTCTRL1_TXS1088,39468
#define USB0_ENDPTCTRL1_TXT1_0_SHIFT USB0_ENDPTCTRL1_TXT1_0_SHIFT1091,39561
#define USB0_ENDPTCTRL1_TXT1_0_MASK USB0_ENDPTCTRL1_TXT1_0_MASK1092,39603
#define USB0_ENDPTCTRL1_TXT1_0(USB0_ENDPTCTRL1_TXT1_01093,39677
#define USB0_ENDPTCTRL1_TXI_SHIFT USB0_ENDPTCTRL1_TXI_SHIFT1096,39784
#define USB0_ENDPTCTRL1_TXI USB0_ENDPTCTRL1_TXI1097,39823
#define USB0_ENDPTCTRL1_TXR_SHIFT USB0_ENDPTCTRL1_TXR_SHIFT1100,39917
#define USB0_ENDPTCTRL1_TXR USB0_ENDPTCTRL1_TXR1101,39956
#define USB0_ENDPTCTRL1_TXE_SHIFT USB0_ENDPTCTRL1_TXE_SHIFT1104,40048
#define USB0_ENDPTCTRL1_TXE USB0_ENDPTCTRL1_TXE1105,40087
#define USB0_ENDPTCTRL2_RXS_SHIFT USB0_ENDPTCTRL2_RXS_SHIFT1110,40248
#define USB0_ENDPTCTRL2_RXS USB0_ENDPTCTRL2_RXS1111,40286
#define USB0_ENDPTCTRL2_RXT_SHIFT USB0_ENDPTCTRL2_RXT_SHIFT1114,40373
#define USB0_ENDPTCTRL2_RXT_MASK USB0_ENDPTCTRL2_RXT_MASK1115,40411
#define USB0_ENDPTCTRL2_RXT(USB0_ENDPTCTRL2_RXT1116,40479
#define USB0_ENDPTCTRL2_RXI_SHIFT USB0_ENDPTCTRL2_RXI_SHIFT1119,40580
#define USB0_ENDPTCTRL2_RXI USB0_ENDPTCTRL2_RXI1120,40618
#define USB0_ENDPTCTRL2_RXR_SHIFT USB0_ENDPTCTRL2_RXR_SHIFT1123,40712
#define USB0_ENDPTCTRL2_RXR USB0_ENDPTCTRL2_RXR1124,40750
#define USB0_ENDPTCTRL2_RXE_SHIFT USB0_ENDPTCTRL2_RXE_SHIFT1127,40842
#define USB0_ENDPTCTRL2_RXE USB0_ENDPTCTRL2_RXE1128,40880
#define USB0_ENDPTCTRL2_TXS_SHIFT USB0_ENDPTCTRL2_TXS_SHIFT1131,40971
#define USB0_ENDPTCTRL2_TXS USB0_ENDPTCTRL2_TXS1132,41010
#define USB0_ENDPTCTRL2_TXT1_0_SHIFT USB0_ENDPTCTRL2_TXT1_0_SHIFT1135,41103
#define USB0_ENDPTCTRL2_TXT1_0_MASK USB0_ENDPTCTRL2_TXT1_0_MASK1136,41145
#define USB0_ENDPTCTRL2_TXT1_0(USB0_ENDPTCTRL2_TXT1_01137,41219
#define USB0_ENDPTCTRL2_TXI_SHIFT USB0_ENDPTCTRL2_TXI_SHIFT1140,41326
#define USB0_ENDPTCTRL2_TXI USB0_ENDPTCTRL2_TXI1141,41365
#define USB0_ENDPTCTRL2_TXR_SHIFT USB0_ENDPTCTRL2_TXR_SHIFT1144,41459
#define USB0_ENDPTCTRL2_TXR USB0_ENDPTCTRL2_TXR1145,41498
#define USB0_ENDPTCTRL2_TXE_SHIFT USB0_ENDPTCTRL2_TXE_SHIFT1148,41590
#define USB0_ENDPTCTRL2_TXE USB0_ENDPTCTRL2_TXE1149,41629
#define USB0_ENDPTCTRL3_RXS_SHIFT USB0_ENDPTCTRL3_RXS_SHIFT1154,41790
#define USB0_ENDPTCTRL3_RXS USB0_ENDPTCTRL3_RXS1155,41828
#define USB0_ENDPTCTRL3_RXT_SHIFT USB0_ENDPTCTRL3_RXT_SHIFT1158,41915
#define USB0_ENDPTCTRL3_RXT_MASK USB0_ENDPTCTRL3_RXT_MASK1159,41953
#define USB0_ENDPTCTRL3_RXT(USB0_ENDPTCTRL3_RXT1160,42021
#define USB0_ENDPTCTRL3_RXI_SHIFT USB0_ENDPTCTRL3_RXI_SHIFT1163,42122
#define USB0_ENDPTCTRL3_RXI USB0_ENDPTCTRL3_RXI1164,42160
#define USB0_ENDPTCTRL3_RXR_SHIFT USB0_ENDPTCTRL3_RXR_SHIFT1167,42254
#define USB0_ENDPTCTRL3_RXR USB0_ENDPTCTRL3_RXR1168,42292
#define USB0_ENDPTCTRL3_RXE_SHIFT USB0_ENDPTCTRL3_RXE_SHIFT1171,42384
#define USB0_ENDPTCTRL3_RXE USB0_ENDPTCTRL3_RXE1172,42422
#define USB0_ENDPTCTRL3_TXS_SHIFT USB0_ENDPTCTRL3_TXS_SHIFT1175,42513
#define USB0_ENDPTCTRL3_TXS USB0_ENDPTCTRL3_TXS1176,42552
#define USB0_ENDPTCTRL3_TXT1_0_SHIFT USB0_ENDPTCTRL3_TXT1_0_SHIFT1179,42645
#define USB0_ENDPTCTRL3_TXT1_0_MASK USB0_ENDPTCTRL3_TXT1_0_MASK1180,42687
#define USB0_ENDPTCTRL3_TXT1_0(USB0_ENDPTCTRL3_TXT1_01181,42761
#define USB0_ENDPTCTRL3_TXI_SHIFT USB0_ENDPTCTRL3_TXI_SHIFT1184,42868
#define USB0_ENDPTCTRL3_TXI USB0_ENDPTCTRL3_TXI1185,42907
#define USB0_ENDPTCTRL3_TXR_SHIFT USB0_ENDPTCTRL3_TXR_SHIFT1188,43001
#define USB0_ENDPTCTRL3_TXR USB0_ENDPTCTRL3_TXR1189,43040
#define USB0_ENDPTCTRL3_TXE_SHIFT USB0_ENDPTCTRL3_TXE_SHIFT1192,43132
#define USB0_ENDPTCTRL3_TXE USB0_ENDPTCTRL3_TXE1193,43171
#define USB0_ENDPTCTRL4_RXS_SHIFT USB0_ENDPTCTRL4_RXS_SHIFT1198,43332
#define USB0_ENDPTCTRL4_RXS USB0_ENDPTCTRL4_RXS1199,43370
#define USB0_ENDPTCTRL4_RXT_SHIFT USB0_ENDPTCTRL4_RXT_SHIFT1202,43457
#define USB0_ENDPTCTRL4_RXT_MASK USB0_ENDPTCTRL4_RXT_MASK1203,43495
#define USB0_ENDPTCTRL4_RXT(USB0_ENDPTCTRL4_RXT1204,43563
#define USB0_ENDPTCTRL4_RXI_SHIFT USB0_ENDPTCTRL4_RXI_SHIFT1207,43664
#define USB0_ENDPTCTRL4_RXI USB0_ENDPTCTRL4_RXI1208,43702
#define USB0_ENDPTCTRL4_RXR_SHIFT USB0_ENDPTCTRL4_RXR_SHIFT1211,43796
#define USB0_ENDPTCTRL4_RXR USB0_ENDPTCTRL4_RXR1212,43834
#define USB0_ENDPTCTRL4_RXE_SHIFT USB0_ENDPTCTRL4_RXE_SHIFT1215,43926
#define USB0_ENDPTCTRL4_RXE USB0_ENDPTCTRL4_RXE1216,43964
#define USB0_ENDPTCTRL4_TXS_SHIFT USB0_ENDPTCTRL4_TXS_SHIFT1219,44055
#define USB0_ENDPTCTRL4_TXS USB0_ENDPTCTRL4_TXS1220,44094
#define USB0_ENDPTCTRL4_TXT1_0_SHIFT USB0_ENDPTCTRL4_TXT1_0_SHIFT1223,44187
#define USB0_ENDPTCTRL4_TXT1_0_MASK USB0_ENDPTCTRL4_TXT1_0_MASK1224,44229
#define USB0_ENDPTCTRL4_TXT1_0(USB0_ENDPTCTRL4_TXT1_01225,44303
#define USB0_ENDPTCTRL4_TXI_SHIFT USB0_ENDPTCTRL4_TXI_SHIFT1228,44410
#define USB0_ENDPTCTRL4_TXI USB0_ENDPTCTRL4_TXI1229,44449
#define USB0_ENDPTCTRL4_TXR_SHIFT USB0_ENDPTCTRL4_TXR_SHIFT1232,44543
#define USB0_ENDPTCTRL4_TXR USB0_ENDPTCTRL4_TXR1233,44582
#define USB0_ENDPTCTRL4_TXE_SHIFT USB0_ENDPTCTRL4_TXE_SHIFT1236,44674
#define USB0_ENDPTCTRL4_TXE USB0_ENDPTCTRL4_TXE1237,44713
#define USB0_ENDPTCTRL5_RXS_SHIFT USB0_ENDPTCTRL5_RXS_SHIFT1242,44874
#define USB0_ENDPTCTRL5_RXS USB0_ENDPTCTRL5_RXS1243,44912
#define USB0_ENDPTCTRL5_RXT_SHIFT USB0_ENDPTCTRL5_RXT_SHIFT1246,44999
#define USB0_ENDPTCTRL5_RXT_MASK USB0_ENDPTCTRL5_RXT_MASK1247,45037
#define USB0_ENDPTCTRL5_RXT(USB0_ENDPTCTRL5_RXT1248,45105
#define USB0_ENDPTCTRL5_RXI_SHIFT USB0_ENDPTCTRL5_RXI_SHIFT1251,45206
#define USB0_ENDPTCTRL5_RXI USB0_ENDPTCTRL5_RXI1252,45244
#define USB0_ENDPTCTRL5_RXR_SHIFT USB0_ENDPTCTRL5_RXR_SHIFT1255,45338
#define USB0_ENDPTCTRL5_RXR USB0_ENDPTCTRL5_RXR1256,45376
#define USB0_ENDPTCTRL5_RXE_SHIFT USB0_ENDPTCTRL5_RXE_SHIFT1259,45468
#define USB0_ENDPTCTRL5_RXE USB0_ENDPTCTRL5_RXE1260,45506
#define USB0_ENDPTCTRL5_TXS_SHIFT USB0_ENDPTCTRL5_TXS_SHIFT1263,45597
#define USB0_ENDPTCTRL5_TXS USB0_ENDPTCTRL5_TXS1264,45636
#define USB0_ENDPTCTRL5_TXT1_0_SHIFT USB0_ENDPTCTRL5_TXT1_0_SHIFT1267,45729
#define USB0_ENDPTCTRL5_TXT1_0_MASK USB0_ENDPTCTRL5_TXT1_0_MASK1268,45771
#define USB0_ENDPTCTRL5_TXT1_0(USB0_ENDPTCTRL5_TXT1_01269,45845
#define USB0_ENDPTCTRL5_TXI_SHIFT USB0_ENDPTCTRL5_TXI_SHIFT1272,45952
#define USB0_ENDPTCTRL5_TXI USB0_ENDPTCTRL5_TXI1273,45991
#define USB0_ENDPTCTRL5_TXR_SHIFT USB0_ENDPTCTRL5_TXR_SHIFT1276,46085
#define USB0_ENDPTCTRL5_TXR USB0_ENDPTCTRL5_TXR1277,46124
#define USB0_ENDPTCTRL5_TXE_SHIFT USB0_ENDPTCTRL5_TXE_SHIFT1280,46216
#define USB0_ENDPTCTRL5_TXE USB0_ENDPTCTRL5_TXE1281,46255
#define USB0_ENDPTCTRL_RXS_SHIFT USB0_ENDPTCTRL_RXS_SHIFT1289,46487
#define USB0_ENDPTCTRL_RXS USB0_ENDPTCTRL_RXS1290,46524
#define USB0_ENDPTCTRL_RXT_SHIFT USB0_ENDPTCTRL_RXT_SHIFT1293,46609
#define USB0_ENDPTCTRL_RXT_MASK USB0_ENDPTCTRL_RXT_MASK1294,46646
#define USB0_ENDPTCTRL_RXT(USB0_ENDPTCTRL_RXT1295,46712
#define USB0_ENDPTCTRL_RXI_SHIFT USB0_ENDPTCTRL_RXI_SHIFT1298,46811
#define USB0_ENDPTCTRL_RXI USB0_ENDPTCTRL_RXI1299,46848
#define USB0_ENDPTCTRL_RXR_SHIFT USB0_ENDPTCTRL_RXR_SHIFT1302,46940
#define USB0_ENDPTCTRL_RXR USB0_ENDPTCTRL_RXR1303,46977
#define USB0_ENDPTCTRL_RXE_SHIFT USB0_ENDPTCTRL_RXE_SHIFT1306,47067
#define USB0_ENDPTCTRL_RXE USB0_ENDPTCTRL_RXE1307,47104
#define USB0_ENDPTCTRL_TXS_SHIFT USB0_ENDPTCTRL_TXS_SHIFT1310,47193
#define USB0_ENDPTCTRL_TXS USB0_ENDPTCTRL_TXS1311,47231
#define USB0_ENDPTCTRL_TXT1_0_SHIFT USB0_ENDPTCTRL_TXT1_0_SHIFT1314,47322
#define USB0_ENDPTCTRL_TXT1_0_MASK USB0_ENDPTCTRL_TXT1_0_MASK1315,47363
#define USB0_ENDPTCTRL_TXT1_0(USB0_ENDPTCTRL_TXT1_01316,47435
#define USB0_ENDPTCTRL_TXI_SHIFT USB0_ENDPTCTRL_TXI_SHIFT1319,47540
#define USB0_ENDPTCTRL_TXI USB0_ENDPTCTRL_TXI1320,47578
#define USB0_ENDPTCTRL_TXR_SHIFT USB0_ENDPTCTRL_TXR_SHIFT1323,47670
#define USB0_ENDPTCTRL_TXR USB0_ENDPTCTRL_TXR1324,47708
#define USB0_ENDPTCTRL_TXE_SHIFT USB0_ENDPTCTRL_TXE_SHIFT1327,47798
#define USB0_ENDPTCTRL_TXE USB0_ENDPTCTRL_TXE1328,47836

../../../../libopencm3/include/libopencm3/lpc43xx/gpdma.h,16991
#define LPC43XX_GPDMA_HLPC43XX_GPDMA_H35,1159
#define GPDMA_INTSTAT GPDMA_INTSTAT47,1413
#define GPDMA_INTTCSTAT GPDMA_INTTCSTAT50,1540
#define GPDMA_INTTCCLEAR GPDMA_INTTCCLEAR53,1666
#define GPDMA_INTERRSTAT GPDMA_INTERRSTAT56,1776
#define GPDMA_INTERRCLR GPDMA_INTERRCLR59,1885
#define GPDMA_RAWINTTCSTAT GPDMA_RAWINTTCSTAT62,2008
#define GPDMA_RAWINTERRSTAT GPDMA_RAWINTERRSTAT65,2122
#define GPDMA_ENBLDCHNS GPDMA_ENBLDCHNS68,2225
#define GPDMA_SOFTBREQ GPDMA_SOFTBREQ71,2335
#define GPDMA_SOFTSREQ GPDMA_SOFTSREQ74,2446
#define GPDMA_SOFTLBREQ GPDMA_SOFTLBREQ77,2561
#define GPDMA_SOFTLSREQ GPDMA_SOFTLSREQ80,2677
#define GPDMA_CONFIG GPDMA_CONFIG83,2778
#define GPDMA_SYNC GPDMA_SYNC86,2881
#define GPDMA_CSRCADDR(GPDMA_CSRCADDR92,3005
#define GPDMA_C0SRCADDR GPDMA_C0SRCADDR94,3100
#define GPDMA_C1SRCADDR GPDMA_C1SRCADDR95,3158
#define GPDMA_C2SRCADDR GPDMA_C2SRCADDR96,3216
#define GPDMA_C3SRCADDR GPDMA_C3SRCADDR97,3274
#define GPDMA_C4SRCADDR GPDMA_C4SRCADDR98,3332
#define GPDMA_C5SRCADDR GPDMA_C5SRCADDR99,3390
#define GPDMA_C6SRCADDR GPDMA_C6SRCADDR100,3448
#define GPDMA_C7SRCADDR GPDMA_C7SRCADDR101,3506
#define GPDMA_CDESTADDR(GPDMA_CDESTADDR104,3600
#define GPDMA_C0DESTADDR GPDMA_C0DESTADDR106,3695
#define GPDMA_C1DESTADDR GPDMA_C1DESTADDR107,3754
#define GPDMA_C2DESTADDR GPDMA_C2DESTADDR108,3813
#define GPDMA_C3DESTADDR GPDMA_C3DESTADDR109,3872
#define GPDMA_C4DESTADDR GPDMA_C4DESTADDR110,3931
#define GPDMA_C5DESTADDR GPDMA_C5DESTADDR111,3990
#define GPDMA_C6DESTADDR GPDMA_C6DESTADDR112,4049
#define GPDMA_C7DESTADDR GPDMA_C7DESTADDR113,4108
#define GPDMA_CLLI(GPDMA_CLLI116,4200
#define GPDMA_C0LLI GPDMA_C0LLI118,4295
#define GPDMA_C1LLI GPDMA_C1LLI119,4349
#define GPDMA_C2LLI GPDMA_C2LLI120,4403
#define GPDMA_C3LLI GPDMA_C3LLI121,4457
#define GPDMA_C4LLI GPDMA_C4LLI122,4511
#define GPDMA_C5LLI GPDMA_C5LLI123,4565
#define GPDMA_C6LLI GPDMA_C6LLI124,4619
#define GPDMA_C7LLI GPDMA_C7LLI125,4673
#define GPDMA_CCONTROL(GPDMA_CCONTROL128,4751
#define GPDMA_C0CONTROL GPDMA_C0CONTROL130,4846
#define GPDMA_C1CONTROL GPDMA_C1CONTROL131,4904
#define GPDMA_C2CONTROL GPDMA_C2CONTROL132,4962
#define GPDMA_C3CONTROL GPDMA_C3CONTROL133,5020
#define GPDMA_C4CONTROL GPDMA_C4CONTROL134,5078
#define GPDMA_C5CONTROL GPDMA_C5CONTROL135,5136
#define GPDMA_C6CONTROL GPDMA_C6CONTROL136,5194
#define GPDMA_C7CONTROL GPDMA_C7CONTROL137,5252
#define GPDMA_CCONFIG(GPDMA_CCONFIG140,5340
#define GPDMA_C0CONFIG GPDMA_C0CONFIG142,5435
#define GPDMA_C1CONFIG GPDMA_C1CONFIG143,5492
#define GPDMA_C2CONFIG GPDMA_C2CONFIG144,5549
#define GPDMA_C3CONFIG GPDMA_C3CONFIG145,5606
#define GPDMA_C4CONFIG GPDMA_C4CONFIG146,5663
#define GPDMA_C5CONFIG GPDMA_C5CONFIG147,5720
#define GPDMA_C6CONFIG GPDMA_C6CONFIG148,5777
#define GPDMA_C7CONFIG GPDMA_C7CONFIG149,5834
#define GPDMA_CSRCADDR_SRCADDR_SHIFT GPDMA_CSRCADDR_SRCADDR_SHIFT153,5962
#define GPDMA_CSRCADDR_SRCADDR_MASK GPDMA_CSRCADDR_SRCADDR_MASK154,6003
#define GPDMA_CSRCADDR_SRCADDR(GPDMA_CSRCADDR_SRCADDR155,6084
#define GPDMA_CDESTADDR_DESTADDR_SHIFT GPDMA_CDESTADDR_DESTADDR_SHIFT157,6157
#define GPDMA_CDESTADDR_DESTADDR_MASK GPDMA_CDESTADDR_DESTADDR_MASK158,6200
#define GPDMA_CDESTADDR_DESTADDR(GPDMA_CDESTADDR_DESTADDR160,6290
#define GPDMA_CLLI_LM_SHIFT GPDMA_CLLI_LM_SHIFT162,6367
#define GPDMA_CLLI_LM_MASK GPDMA_CLLI_LM_MASK163,6399
#define GPDMA_CLLI_LM(GPDMA_CLLI_LM164,6455
#define GPDMA_CLLI_LLI_SHIFT GPDMA_CLLI_LLI_SHIFT166,6510
#define GPDMA_CLLI_LLI_MASK GPDMA_CLLI_LLI_MASK167,6543
#define GPDMA_CLLI_LLI(GPDMA_CLLI_LLI168,6608
#define GPDMA_CCONTROL_TRANSFERSIZE_SHIFT GPDMA_CCONTROL_TRANSFERSIZE_SHIFT170,6665
#define GPDMA_CCONTROL_TRANSFERSIZE_MASK GPDMA_CCONTROL_TRANSFERSIZE_MASK171,6711
#define GPDMA_CCONTROL_TRANSFERSIZE(GPDMA_CCONTROL_TRANSFERSIZE173,6802
#define GPDMA_CCONTROL_SBSIZE_SHIFT GPDMA_CCONTROL_SBSIZE_SHIFT176,6890
#define GPDMA_CCONTROL_SBSIZE_MASK GPDMA_CCONTROL_SBSIZE_MASK177,6931
#define GPDMA_CCONTROL_SBSIZE(GPDMA_CCONTROL_SBSIZE178,7003
#define GPDMA_CCONTROL_DBSIZE_SHIFT GPDMA_CCONTROL_DBSIZE_SHIFT180,7074
#define GPDMA_CCONTROL_DBSIZE_MASK GPDMA_CCONTROL_DBSIZE_MASK181,7115
#define GPDMA_CCONTROL_DBSIZE(GPDMA_CCONTROL_DBSIZE182,7187
#define GPDMA_CCONTROL_SWIDTH_SHIFT GPDMA_CCONTROL_SWIDTH_SHIFT184,7258
#define GPDMA_CCONTROL_SWIDTH_MASK GPDMA_CCONTROL_SWIDTH_MASK185,7299
#define GPDMA_CCONTROL_SWIDTH(GPDMA_CCONTROL_SWIDTH186,7371
#define GPDMA_CCONTROL_DWIDTH_SHIFT GPDMA_CCONTROL_DWIDTH_SHIFT188,7442
#define GPDMA_CCONTROL_DWIDTH_MASK GPDMA_CCONTROL_DWIDTH_MASK189,7483
#define GPDMA_CCONTROL_DWIDTH(GPDMA_CCONTROL_DWIDTH190,7555
#define GPDMA_CCONTROL_S_SHIFT GPDMA_CCONTROL_S_SHIFT192,7626
#define GPDMA_CCONTROL_S_MASK GPDMA_CCONTROL_S_MASK193,7662
#define GPDMA_CCONTROL_S(GPDMA_CCONTROL_S194,7724
#define GPDMA_CCONTROL_D_SHIFT GPDMA_CCONTROL_D_SHIFT196,7785
#define GPDMA_CCONTROL_D_MASK GPDMA_CCONTROL_D_MASK197,7821
#define GPDMA_CCONTROL_D(GPDMA_CCONTROL_D198,7883
#define GPDMA_CCONTROL_SI_SHIFT GPDMA_CCONTROL_SI_SHIFT200,7944
#define GPDMA_CCONTROL_SI_MASK GPDMA_CCONTROL_SI_MASK201,7981
#define GPDMA_CCONTROL_SI(GPDMA_CCONTROL_SI202,8045
#define GPDMA_CCONTROL_DI_SHIFT GPDMA_CCONTROL_DI_SHIFT204,8108
#define GPDMA_CCONTROL_DI_MASK GPDMA_CCONTROL_DI_MASK205,8145
#define GPDMA_CCONTROL_DI(GPDMA_CCONTROL_DI206,8209
#define GPDMA_CCONTROL_PROT1_SHIFT GPDMA_CCONTROL_PROT1_SHIFT208,8272
#define GPDMA_CCONTROL_PROT1_MASK GPDMA_CCONTROL_PROT1_MASK209,8312
#define GPDMA_CCONTROL_PROT1(GPDMA_CCONTROL_PROT1210,8382
#define GPDMA_CCONTROL_PROT2_SHIFT GPDMA_CCONTROL_PROT2_SHIFT212,8451
#define GPDMA_CCONTROL_PROT2_MASK GPDMA_CCONTROL_PROT2_MASK213,8491
#define GPDMA_CCONTROL_PROT2(GPDMA_CCONTROL_PROT2214,8561
#define GPDMA_CCONTROL_PROT3_SHIFT GPDMA_CCONTROL_PROT3_SHIFT216,8630
#define GPDMA_CCONTROL_PROT3_MASK GPDMA_CCONTROL_PROT3_MASK217,8670
#define GPDMA_CCONTROL_PROT3(GPDMA_CCONTROL_PROT3218,8740
#define GPDMA_CCONTROL_I_SHIFT GPDMA_CCONTROL_I_SHIFT220,8809
#define GPDMA_CCONTROL_I_MASK GPDMA_CCONTROL_I_MASK221,8845
#define GPDMA_CCONTROL_I(GPDMA_CCONTROL_I222,8907
#define GPDMA_CCONFIG_E_SHIFT GPDMA_CCONFIG_E_SHIFT224,8968
#define GPDMA_CCONFIG_E_MASK GPDMA_CCONFIG_E_MASK225,9002
#define GPDMA_CCONFIG_E(GPDMA_CCONFIG_E226,9062
#define GPDMA_CCONFIG_SRCPERIPHERAL_SHIFT GPDMA_CCONFIG_SRCPERIPHERAL_SHIFT228,9121
#define GPDMA_CCONFIG_SRCPERIPHERAL_MASK GPDMA_CCONFIG_SRCPERIPHERAL_MASK229,9167
#define GPDMA_CCONFIG_SRCPERIPHERAL(GPDMA_CCONFIG_SRCPERIPHERAL231,9257
#define GPDMA_CCONFIG_DESTPERIPHERAL_SHIFT GPDMA_CCONFIG_DESTPERIPHERAL_SHIFT234,9345
#define GPDMA_CCONFIG_DESTPERIPHERAL_MASK GPDMA_CCONFIG_DESTPERIPHERAL_MASK235,9392
#define GPDMA_CCONFIG_DESTPERIPHERAL(GPDMA_CCONFIG_DESTPERIPHERAL237,9484
#define GPDMA_CCONFIG_FLOWCNTRL_SHIFT GPDMA_CCONFIG_FLOWCNTRL_SHIFT240,9574
#define GPDMA_CCONFIG_FLOWCNTRL_MASK GPDMA_CCONFIG_FLOWCNTRL_MASK241,9617
#define GPDMA_CCONFIG_FLOWCNTRL(GPDMA_CCONFIG_FLOWCNTRL242,9693
#define GPDMA_CCONFIG_IE_SHIFT GPDMA_CCONFIG_IE_SHIFT244,9768
#define GPDMA_CCONFIG_IE_MASK GPDMA_CCONFIG_IE_MASK245,9804
#define GPDMA_CCONFIG_IE(GPDMA_CCONFIG_IE246,9866
#define GPDMA_CCONFIG_ITC_SHIFT GPDMA_CCONFIG_ITC_SHIFT248,9927
#define GPDMA_CCONFIG_ITC_MASK GPDMA_CCONFIG_ITC_MASK249,9964
#define GPDMA_CCONFIG_ITC(GPDMA_CCONFIG_ITC250,10028
#define GPDMA_CCONFIG_L_SHIFT GPDMA_CCONFIG_L_SHIFT252,10091
#define GPDMA_CCONFIG_L_MASK GPDMA_CCONFIG_L_MASK253,10126
#define GPDMA_CCONFIG_L(GPDMA_CCONFIG_L254,10186
#define GPDMA_CCONFIG_A_SHIFT GPDMA_CCONFIG_A_SHIFT256,10245
#define GPDMA_CCONFIG_A_MASK GPDMA_CCONFIG_A_MASK257,10280
#define GPDMA_CCONFIG_A(GPDMA_CCONFIG_A258,10340
#define GPDMA_CCONFIG_H_SHIFT GPDMA_CCONFIG_H_SHIFT260,10399
#define GPDMA_CCONFIG_H_MASK GPDMA_CCONFIG_H_MASK261,10434
#define GPDMA_CCONFIG_H(GPDMA_CCONFIG_H262,10494
#define GPDMA_NTSTAT_INTSTAT_SHIFT GPDMA_NTSTAT_INTSTAT_SHIFT269,10755
#define GPDMA_NTSTAT_INTSTAT_MASK GPDMA_NTSTAT_INTSTAT_MASK270,10794
#define GPDMA_NTSTAT_INTSTAT(GPDMA_NTSTAT_INTSTAT271,10865
#define GPDMA_INTTCSTAT_INTTCSTAT_SHIFT GPDMA_INTTCSTAT_INTTCSTAT_SHIFT276,11078
#define GPDMA_INTTCSTAT_INTTCSTAT_MASK GPDMA_INTTCSTAT_INTTCSTAT_MASK277,11122
#define GPDMA_INTTCSTAT_INTTCSTAT(GPDMA_INTTCSTAT_INTTCSTAT278,11203
#define GPDMA_INTTCCLEAR_INTTCCLEAR_SHIFT GPDMA_INTTCCLEAR_INTTCCLEAR_SHIFT284,11455
#define GPDMA_INTTCCLEAR_INTTCCLEAR_MASK GPDMA_INTTCCLEAR_INTTCCLEAR_MASK285,11501
#define GPDMA_INTTCCLEAR_INTTCCLEAR(GPDMA_INTTCCLEAR_INTTCCLEAR287,11591
#define GPDMA_INTERRSTAT_INTERRSTAT_SHIFT GPDMA_INTERRSTAT_INTERRSTAT_SHIFT293,11807
#define GPDMA_INTERRSTAT_INTERRSTAT_MASK GPDMA_INTERRSTAT_INTERRSTAT_MASK294,11853
#define GPDMA_INTERRSTAT_INTERRSTAT(GPDMA_INTERRSTAT_INTERRSTAT296,11943
#define GPDMA_INTERRCLR_INTERRCLR_SHIFT GPDMA_INTERRCLR_INTERRCLR_SHIFT303,12198
#define GPDMA_INTERRCLR_INTERRCLR_MASK GPDMA_INTERRCLR_INTERRCLR_MASK304,12242
#define GPDMA_INTERRCLR_INTERRCLR(GPDMA_INTERRCLR_INTERRCLR306,12328
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_SHIFT GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_SHIFT313,12578
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_MASK GPDMA_RAWINTTCSTAT_RAWINTTCSTAT_MASK314,12628
#define GPDMA_RAWINTTCSTAT_RAWINTTCSTAT(GPDMA_RAWINTTCSTAT_RAWINTTCSTAT316,12726
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_SHIFT GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_SHIFT323,12980
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_MASK GPDMA_RAWINTERRSTAT_RAWINTERRSTAT_MASK324,13032
#define GPDMA_RAWINTERRSTAT_RAWINTERRSTAT(GPDMA_RAWINTERRSTAT_RAWINTERRSTAT326,13134
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS_SHIFT GPDMA_ENBLDCHNS_ENABLEDCHANNELS_SHIFT332,13358
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS_MASK GPDMA_ENBLDCHNS_ENABLEDCHANNELS_MASK333,13408
#define GPDMA_ENBLDCHNS_ENABLEDCHANNELS(GPDMA_ENBLDCHNS_ENABLEDCHANNELS335,13506
#define GPDMA_SOFTBREQ_SOFTBREQ_SHIFT GPDMA_SOFTBREQ_SOFTBREQ_SHIFT341,13749
#define GPDMA_SOFTBREQ_SOFTBREQ_MASK GPDMA_SOFTBREQ_SOFTBREQ_MASK342,13791
#define GPDMA_SOFTBREQ_SOFTBREQ(GPDMA_SOFTBREQ_SOFTBREQ343,13870
#define GPDMA_SOFTSREQ_SOFTSREQ_SHIFT GPDMA_SOFTSREQ_SOFTSREQ_SHIFT349,14104
#define GPDMA_SOFTSREQ_SOFTSREQ_MASK GPDMA_SOFTSREQ_SOFTSREQ_MASK350,14146
#define GPDMA_SOFTSREQ_SOFTSREQ(GPDMA_SOFTSREQ_SOFTSREQ351,14225
#define GPDMA_SOFTLBREQ_SOFTLBREQ_SHIFT GPDMA_SOFTLBREQ_SOFTLBREQ_SHIFT357,14454
#define GPDMA_SOFTLBREQ_SOFTLBREQ_MASK GPDMA_SOFTLBREQ_SOFTLBREQ_MASK358,14498
#define GPDMA_SOFTLBREQ_SOFTLBREQ(GPDMA_SOFTLBREQ_SOFTLBREQ360,14586
#define GPDMA_SOFTLSREQ_SOFTLSREQ_SHIFT GPDMA_SOFTLSREQ_SOFTLSREQ_SHIFT367,14834
#define GPDMA_SOFTLSREQ_SOFTLSREQ_MASK GPDMA_SOFTLSREQ_SOFTLSREQ_MASK368,14878
#define GPDMA_SOFTLSREQ_SOFTLSREQ(GPDMA_SOFTLSREQ_SOFTLSREQ370,14966
#define GPDMA_CONFIG_E_SHIFT GPDMA_CONFIG_E_SHIFT376,15151
#define GPDMA_CONFIG_E_MASK GPDMA_CONFIG_E_MASK377,15184
#define GPDMA_CONFIG_E(GPDMA_CONFIG_E378,15242
#define GPDMA_CONFIG_M0_SHIFT GPDMA_CONFIG_M0_SHIFT381,15347
#define GPDMA_CONFIG_M0_MASK GPDMA_CONFIG_M0_MASK382,15381
#define GPDMA_CONFIG_M0(GPDMA_CONFIG_M0383,15441
#define GPDMA_CONFIG_M1_SHIFT GPDMA_CONFIG_M1_SHIFT386,15548
#define GPDMA_CONFIG_M1_MASK GPDMA_CONFIG_M1_MASK387,15582
#define GPDMA_CONFIG_M1(GPDMA_CONFIG_M1388,15642
#define GPDMA_SYNC_DMACSYNC_SHIFT GPDMA_SYNC_DMACSYNC_SHIFT393,15846
#define GPDMA_SYNC_DMACSYNC_MASK GPDMA_SYNC_DMACSYNC_MASK394,15884
#define GPDMA_SYNC_DMACSYNC(GPDMA_SYNC_DMACSYNC395,15955
#define GPDMA_CxSRCADDR_SRCADDR_SHIFT GPDMA_CxSRCADDR_SRCADDR_SHIFT400,16131
#define GPDMA_CxSRCADDR_SRCADDR_MASK GPDMA_CxSRCADDR_SRCADDR_MASK401,16173
#define GPDMA_CxSRCADDR_SRCADDR(GPDMA_CxSRCADDR_SRCADDR403,16261
#define GPDMA_CxDESTADDR_DESTADDR_SHIFT GPDMA_CxDESTADDR_DESTADDR_SHIFT408,16446
#define GPDMA_CxDESTADDR_DESTADDR_MASK GPDMA_CxDESTADDR_DESTADDR_MASK409,16490
#define GPDMA_CxDESTADDR_DESTADDR(GPDMA_CxDESTADDR_DESTADDR411,16582
#define GPDMA_CxLLI_LM_SHIFT GPDMA_CxLLI_LM_SHIFT416,16789
#define GPDMA_CxLLI_LM_MASK GPDMA_CxLLI_LM_MASK417,16822
#define GPDMA_CxLLI_LM(GPDMA_CxLLI_LM418,16880
#define GPDMA_CxLLI_LLI_SHIFT GPDMA_CxLLI_LLI_SHIFT421,16965
#define GPDMA_CxLLI_LLI_MASK GPDMA_CxLLI_LLI_MASK422,16999
#define GPDMA_CxLLI_LLI(GPDMA_CxLLI_LLI423,17066
#define GPDMA_CxCONTROL_TRANSFERSIZE_SHIFT GPDMA_CxCONTROL_TRANSFERSIZE_SHIFT428,17257
#define GPDMA_CxCONTROL_TRANSFERSIZE_MASK GPDMA_CxCONTROL_TRANSFERSIZE_MASK429,17304
#define GPDMA_CxCONTROL_TRANSFERSIZE(GPDMA_CxCONTROL_TRANSFERSIZE431,17397
#define GPDMA_CxCONTROL_SBSIZE_SHIFT	GPDMA_CxCONTROL_SBSIZE_SHIFT435,17519
#define GPDMA_CxCONTROL_SBSIZE_MASK	GPDMA_CxCONTROL_SBSIZE_MASK436,17561
#define GPDMA_CxCONTROL_SBSIZE(GPDMA_CxCONTROL_SBSIZE437,17635
#define GPDMA_CxCONTROL_DBSIZE_SHIFT	GPDMA_CxCONTROL_DBSIZE_SHIFT440,17745
#define GPDMA_CxCONTROL_DBSIZE_MASK	GPDMA_CxCONTROL_DBSIZE_MASK441,17787
#define GPDMA_CxCONTROL_DBSIZE(GPDMA_CxCONTROL_DBSIZE442,17861
#define GPDMA_CxCONTROL_SWIDTH_SHIFT	GPDMA_CxCONTROL_SWIDTH_SHIFT445,17970
#define GPDMA_CxCONTROL_SWIDTH_MASK	GPDMA_CxCONTROL_SWIDTH_MASK446,18012
#define GPDMA_CxCONTROL_SWIDTH(GPDMA_CxCONTROL_SWIDTH447,18086
#define GPDMA_CxCONTROL_DWIDTH_SHIFT	GPDMA_CxCONTROL_DWIDTH_SHIFT450,18200
#define GPDMA_CxCONTROL_DWIDTH_MASK	GPDMA_CxCONTROL_DWIDTH_MASK451,18242
#define GPDMA_CxCONTROL_DWIDTH(GPDMA_CxCONTROL_DWIDTH452,18316
#define GPDMA_CxCONTROL_S_SHIFT	GPDMA_CxCONTROL_S_SHIFT455,18423
#define GPDMA_CxCONTROL_S_MASK	GPDMA_CxCONTROL_S_MASK456,18461
#define GPDMA_CxCONTROL_S(GPDMA_CxCONTROL_S457,18526
#define GPDMA_CxCONTROL_D_SHIFT	GPDMA_CxCONTROL_D_SHIFT460,18629
#define GPDMA_CxCONTROL_D_MASK	GPDMA_CxCONTROL_D_MASK461,18667
#define GPDMA_CxCONTROL_D(GPDMA_CxCONTROL_D462,18732
#define GPDMA_CxCONTROL_SI_SHIFT	GPDMA_CxCONTROL_SI_SHIFT465,18823
#define GPDMA_CxCONTROL_SI_MASK	GPDMA_CxCONTROL_SI_MASK466,18861
#define GPDMA_Cx0CONTROL_SI(GPDMA_Cx0CONTROL_SI467,18928
#define GPDMA_CxCONTROL_DI_SHIFT	GPDMA_CxCONTROL_DI_SHIFT470,19027
#define GPDMA_CxCONTROL_DI_MASK	GPDMA_CxCONTROL_DI_MASK471,19065
#define GPDMA_CxCONTROL_DI(GPDMA_CxCONTROL_DI472,19132
#define GPDMA_CxCONTROL_PROT1_SHIFT	GPDMA_CxCONTROL_PROT1_SHIFT476,19349
#define GPDMA_CxCONTROL_PROT1_MASK	GPDMA_CxCONTROL_PROT1_MASK477,19390
#define GPDMA_CxCONTROL_PROT1(GPDMA_CxCONTROL_PROT1478,19462
#define GPDMA_CxCONTROL_PROT2_SHIFT	GPDMA_CxCONTROL_PROT2_SHIFT483,19701
#define GPDMA_CxCONTROL_PROT2_MASK	GPDMA_CxCONTROL_PROT2_MASK484,19742
#define GPDMA_CxCONTROL_PROT2(GPDMA_CxCONTROL_PROT2485,19814
#define GPDMA_CxCONTROL_PROT3_SHIFT	GPDMA_CxCONTROL_PROT3_SHIFT490,20049
#define GPDMA_CxCONTROL_PROT3_MASK	GPDMA_CxCONTROL_PROT3_MASK491,20090
#define GPDMA_CxCONTROL_PROT3(GPDMA_CxCONTROL_PROT3492,20162
#define GPDMA_CxCONTROL_I_SHIFT	GPDMA_CxCONTROL_I_SHIFT495,20278
#define GPDMA_CxCONTROL_I_MASK	GPDMA_CxCONTROL_I_MASK496,20316
#define GPDMA_CxCONTROL_I(GPDMA_CxCONTROL_I497,20381
#define GPDMA_CxCONFIG_E_SHIFT	GPDMA_CxCONFIG_E_SHIFT502,20544
#define GPDMA_CxCONFIG_E_MASK	GPDMA_CxCONFIG_E_MASK503,20580
#define GPDMA_CxCONFIG_E(GPDMA_CxCONFIG_E504,20643
#define GPDMA_CxCONFIG_SRCPERIPHERAL_SHIFT GPDMA_CxCONFIG_SRCPERIPHERAL_SHIFT507,20744
#define GPDMA_CxCONFIG_SRCPERIPHERAL_MASK GPDMA_CxCONFIG_SRCPERIPHERAL_MASK508,20791
#define GPDMA_CxCONFIG_SRCPERIPHERAL(GPDMA_CxCONFIG_SRCPERIPHERAL510,20883
#define GPDMA_CxCONFIG_DESTPERIPHERAL_SHIFT GPDMA_CxCONFIG_DESTPERIPHERAL_SHIFT514,21018
#define GPDMA_CxCONFIG_DESTPERIPHERAL_MASK GPDMA_CxCONFIG_DESTPERIPHERAL_MASK515,21066
#define GPDMA_CxCONFIG_DESTPERIPHERAL(GPDMA_CxCONFIG_DESTPERIPHERAL517,21160
#define GPDMA_CxCONFIG_FLOWCNTRL_SHIFT	GPDMA_CxCONFIG_FLOWCNTRL_SHIFT521,21300
#define GPDMA_CxCONFIG_FLOWCNTRL_MASK	GPDMA_CxCONFIG_FLOWCNTRL_MASK522,21344
#define GPDMA_CxCONFIG_FLOWCNTRL(GPDMA_CxCONFIG_FLOWCNTRL523,21422
#define GPDMA_CxCONFIG_IE_SHIFT	GPDMA_CxCONFIG_IE_SHIFT526,21530
#define GPDMA_CxCONFIG_IE_MASK	GPDMA_CxCONFIG_IE_MASK527,21568
#define GPDMA_CxCONFIG_IE(GPDMA_CxCONFIG_IE528,21633
#define GPDMA_CxCONFIG_ITC_SHIFT	GPDMA_CxCONFIG_ITC_SHIFT531,21738
#define GPDMA_CxCONFIG_ITC_MASK	GPDMA_CxCONFIG_ITC_MASK532,21776
#define GPDMA_CxCONFIG_ITC(GPDMA_CxCONFIG_ITC533,21843
#define GPDMA_CxCONFIG_L_SHIFT	GPDMA_CxCONFIG_L_SHIFT536,21923
#define GPDMA_CxCONFIG_L_MASK	GPDMA_CxCONFIG_L_MASK537,21960
#define GPDMA_CxCONFIG_L(GPDMA_CxCONFIG_L538,22023
#define GPDMA_CxCONFIG_A_SHIFT	GPDMA_CxCONFIG_A_SHIFT541,22101
#define GPDMA_CxCONFIG_A_MASK	GPDMA_CxCONFIG_A_MASK542,22138
#define GPDMA_CxCONFIG_A(GPDMA_CxCONFIG_A543,22201
#define GPDMA_CxCONFIG_H_SHIFT	GPDMA_CxCONFIG_H_SHIFT546,22277
#define GPDMA_CxCONFIG_H_MASK	GPDMA_CxCONFIG_H_MASK547,22314
#define GPDMA_CxCONFIG_H(GPDMA_CxCONFIG_H548,22377

../../../../libopencm3/include/libopencm3/lpc43xx/scu.h,19128
#define LPC43XX_SCU_HLPC43XX_SCU_H36,1167
#define PIN_GROUP0 PIN_GROUP046,1389
#define PIN_GROUP1 PIN_GROUP147,1448
#define PIN_GROUP2 PIN_GROUP248,1507
#define PIN_GROUP3 PIN_GROUP349,1566
#define PIN_GROUP4 PIN_GROUP450,1625
#define PIN_GROUP5 PIN_GROUP551,1684
#define PIN_GROUP6 PIN_GROUP652,1743
#define PIN_GROUP7 PIN_GROUP753,1802
#define PIN_GROUP8 PIN_GROUP854,1861
#define PIN_GROUP9 PIN_GROUP955,1920
#define PIN_GROUPA PIN_GROUPA56,1979
#define PIN_GROUPB PIN_GROUPB57,2038
#define PIN_GROUPC PIN_GROUPC58,2097
#define PIN_GROUPD PIN_GROUPD59,2156
#define PIN_GROUPE PIN_GROUPE60,2215
#define PIN_GROUPF PIN_GROUPF61,2274
#define PIN0 PIN063,2334
#define PIN1 PIN164,2380
#define PIN2 PIN265,2426
#define PIN3 PIN366,2472
#define PIN4 PIN467,2518
#define PIN5 PIN568,2564
#define PIN6 PIN669,2610
#define PIN7 PIN770,2656
#define PIN8 PIN871,2702
#define PIN9 PIN972,2748
#define PIN10 PIN1073,2794
#define PIN11 PIN1174,2840
#define PIN12 PIN1275,2886
#define PIN13 PIN1376,2932
#define PIN14 PIN1477,2978
#define PIN15 PIN1578,3024
#define PIN16 PIN1679,3070
#define PIN17 PIN1780,3116
#define PIN18 PIN1881,3162
#define PIN19 PIN1982,3208
#define PIN20 PIN2083,3254
#define SCU_SFS(SCU_SFS90,3418
#define SCU_SFSP0_0 SCU_SFSP0_093,3499
#define SCU_SFSP0_1 SCU_SFSP0_194,3565
#define SCU_SFSP1_0 SCU_SFSP1_097,3648
#define SCU_SFSP1_1 SCU_SFSP1_198,3714
#define SCU_SFSP1_2 SCU_SFSP1_299,3780
#define SCU_SFSP1_3 SCU_SFSP1_3100,3846
#define SCU_SFSP1_4 SCU_SFSP1_4101,3912
#define SCU_SFSP1_5 SCU_SFSP1_5102,3978
#define SCU_SFSP1_6 SCU_SFSP1_6103,4044
#define SCU_SFSP1_7 SCU_SFSP1_7104,4110
#define SCU_SFSP1_8 SCU_SFSP1_8105,4176
#define SCU_SFSP1_9 SCU_SFSP1_9106,4242
#define SCU_SFSP1_10 SCU_SFSP1_10107,4308
#define SCU_SFSP1_11 SCU_SFSP1_11108,4375
#define SCU_SFSP1_12 SCU_SFSP1_12109,4442
#define SCU_SFSP1_13 SCU_SFSP1_13110,4509
#define SCU_SFSP1_14 SCU_SFSP1_14111,4576
#define SCU_SFSP1_15 SCU_SFSP1_15112,4643
#define SCU_SFSP1_16 SCU_SFSP1_16113,4710
#define SCU_SFSP1_17 SCU_SFSP1_17114,4777
#define SCU_SFSP1_18 SCU_SFSP1_18115,4844
#define SCU_SFSP1_19 SCU_SFSP1_19116,4911
#define SCU_SFSP1_20 SCU_SFSP1_20117,4978
#define SCU_SFSP2_0 SCU_SFSP2_0120,5062
#define SCU_SFSP2_1 SCU_SFSP2_1121,5128
#define SCU_SFSP2_2 SCU_SFSP2_2122,5194
#define SCU_SFSP2_3 SCU_SFSP2_3123,5260
#define SCU_SFSP2_4 SCU_SFSP2_4124,5326
#define SCU_SFSP2_5 SCU_SFSP2_5125,5392
#define SCU_SFSP2_6 SCU_SFSP2_6126,5458
#define SCU_SFSP2_7 SCU_SFSP2_7127,5524
#define SCU_SFSP2_8 SCU_SFSP2_8128,5590
#define SCU_SFSP2_9 SCU_SFSP2_9129,5656
#define SCU_SFSP2_10 SCU_SFSP2_10130,5722
#define SCU_SFSP2_11 SCU_SFSP2_11131,5789
#define SCU_SFSP2_12 SCU_SFSP2_12132,5856
#define SCU_SFSP2_13 SCU_SFSP2_13133,5923
#define SCU_SFSP3_0 SCU_SFSP3_0136,6007
#define SCU_SFSP3_1 SCU_SFSP3_1137,6073
#define SCU_SFSP3_2 SCU_SFSP3_2138,6139
#define SCU_SFSP3_3 SCU_SFSP3_3139,6205
#define SCU_SFSP3_4 SCU_SFSP3_4140,6271
#define SCU_SFSP3_5 SCU_SFSP3_5141,6337
#define SCU_SFSP3_6 SCU_SFSP3_6142,6403
#define SCU_SFSP3_7 SCU_SFSP3_7143,6469
#define SCU_SFSP3_8 SCU_SFSP3_8144,6535
#define SCU_SFSP4_0 SCU_SFSP4_0147,6618
#define SCU_SFSP4_1 SCU_SFSP4_1148,6684
#define SCU_SFSP4_2 SCU_SFSP4_2149,6750
#define SCU_SFSP4_3 SCU_SFSP4_3150,6816
#define SCU_SFSP4_4 SCU_SFSP4_4151,6882
#define SCU_SFSP4_5 SCU_SFSP4_5152,6948
#define SCU_SFSP4_6 SCU_SFSP4_6153,7014
#define SCU_SFSP4_7 SCU_SFSP4_7154,7080
#define SCU_SFSP4_8 SCU_SFSP4_8155,7146
#define SCU_SFSP4_9 SCU_SFSP4_9156,7212
#define SCU_SFSP4_10 SCU_SFSP4_10157,7278
#define SCU_SFSP5_0 SCU_SFSP5_0160,7362
#define SCU_SFSP5_1 SCU_SFSP5_1161,7428
#define SCU_SFSP5_2 SCU_SFSP5_2162,7494
#define SCU_SFSP5_3 SCU_SFSP5_3163,7560
#define SCU_SFSP5_4 SCU_SFSP5_4164,7626
#define SCU_SFSP5_5 SCU_SFSP5_5165,7692
#define SCU_SFSP5_6 SCU_SFSP5_6166,7758
#define SCU_SFSP5_7 SCU_SFSP5_7167,7824
#define SCU_SFSP6_0 SCU_SFSP6_0170,7907
#define SCU_SFSP6_1 SCU_SFSP6_1171,7973
#define SCU_SFSP6_2 SCU_SFSP6_2172,8039
#define SCU_SFSP6_3 SCU_SFSP6_3173,8105
#define SCU_SFSP6_4 SCU_SFSP6_4174,8171
#define SCU_SFSP6_5 SCU_SFSP6_5175,8237
#define SCU_SFSP6_6 SCU_SFSP6_6176,8303
#define SCU_SFSP6_7 SCU_SFSP6_7177,8369
#define SCU_SFSP6_8 SCU_SFSP6_8178,8435
#define SCU_SFSP6_9 SCU_SFSP6_9179,8501
#define SCU_SFSP6_10 SCU_SFSP6_10180,8567
#define SCU_SFSP6_11 SCU_SFSP6_11181,8634
#define SCU_SFSP6_12 SCU_SFSP6_12182,8701
#define SCU_SFSP7_0 SCU_SFSP7_0185,8785
#define SCU_SFSP7_1 SCU_SFSP7_1186,8851
#define SCU_SFSP7_2 SCU_SFSP7_2187,8917
#define SCU_SFSP7_3 SCU_SFSP7_3188,8983
#define SCU_SFSP7_4 SCU_SFSP7_4189,9049
#define SCU_SFSP7_5 SCU_SFSP7_5190,9115
#define SCU_SFSP7_6 SCU_SFSP7_6191,9181
#define SCU_SFSP7_7 SCU_SFSP7_7192,9247
#define SCU_SFSP8_0 SCU_SFSP8_0195,9330
#define SCU_SFSP8_1 SCU_SFSP8_1196,9396
#define SCU_SFSP8_2 SCU_SFSP8_2197,9462
#define SCU_SFSP8_3 SCU_SFSP8_3198,9528
#define SCU_SFSP8_4 SCU_SFSP8_4199,9594
#define SCU_SFSP8_5 SCU_SFSP8_5200,9660
#define SCU_SFSP8_6 SCU_SFSP8_6201,9726
#define SCU_SFSP8_7 SCU_SFSP8_7202,9792
#define SCU_SFSP8_8 SCU_SFSP8_8203,9858
#define SCU_SFSP9_0 SCU_SFSP9_0206,9941
#define SCU_SFSP9_1 SCU_SFSP9_1207,10007
#define SCU_SFSP9_2 SCU_SFSP9_2208,10073
#define SCU_SFSP9_3 SCU_SFSP9_3209,10139
#define SCU_SFSP9_4 SCU_SFSP9_4210,10205
#define SCU_SFSP9_5 SCU_SFSP9_5211,10271
#define SCU_SFSP9_6 SCU_SFSP9_6212,10337
#define SCU_SFSPA_0 SCU_SFSPA_0215,10420
#define SCU_SFSPA_1 SCU_SFSPA_1216,10486
#define SCU_SFSPA_2 SCU_SFSPA_2217,10552
#define SCU_SFSPA_3 SCU_SFSPA_3218,10618
#define SCU_SFSPA_4 SCU_SFSPA_4219,10684
#define SCU_SFSPB_0 SCU_SFSPB_0222,10767
#define SCU_SFSPB_1 SCU_SFSPB_1223,10833
#define SCU_SFSPB_2 SCU_SFSPB_2224,10899
#define SCU_SFSPB_3 SCU_SFSPB_3225,10965
#define SCU_SFSPB_4 SCU_SFSPB_4226,11031
#define SCU_SFSPB_5 SCU_SFSPB_5227,11097
#define SCU_SFSPB_6 SCU_SFSPB_6228,11163
#define SCU_SFSPC_0 SCU_SFSPC_0231,11246
#define SCU_SFSPC_1 SCU_SFSPC_1232,11312
#define SCU_SFSPC_2 SCU_SFSPC_2233,11378
#define SCU_SFSPC_3 SCU_SFSPC_3234,11444
#define SCU_SFSPC_4 SCU_SFSPC_4235,11510
#define SCU_SFSPC_5 SCU_SFSPC_5236,11576
#define SCU_SFSPC_6 SCU_SFSPC_6237,11642
#define SCU_SFSPC_7 SCU_SFSPC_7238,11708
#define SCU_SFSPC_8 SCU_SFSPC_8239,11774
#define SCU_SFSPC_9 SCU_SFSPC_9240,11840
#define SCU_SFSPC_10 SCU_SFSPC_10241,11906
#define SCU_SFSPC_11 SCU_SFSPC_11242,11973
#define SCU_SFSPC_12 SCU_SFSPC_12243,12040
#define SCU_SFSPC_13 SCU_SFSPC_13244,12107
#define SCU_SFSPC_14 SCU_SFSPC_14245,12174
#define SCU_SFSPD_0 SCU_SFSPD_0248,12258
#define SCU_SFSPD_1 SCU_SFSPD_1249,12324
#define SCU_SFSPD_2 SCU_SFSPD_2250,12390
#define SCU_SFSPD_3 SCU_SFSPD_3251,12456
#define SCU_SFSPD_4 SCU_SFSPD_4252,12522
#define SCU_SFSPD_5 SCU_SFSPD_5253,12588
#define SCU_SFSPD_6 SCU_SFSPD_6254,12654
#define SCU_SFSPD_7 SCU_SFSPD_7255,12720
#define SCU_SFSPD_8 SCU_SFSPD_8256,12786
#define SCU_SFSPD_9 SCU_SFSPD_9257,12852
#define SCU_SFSPD_10 SCU_SFSPD_10258,12918
#define SCU_SFSPD_11 SCU_SFSPD_11259,12985
#define SCU_SFSPD_12 SCU_SFSPD_12260,13052
#define SCU_SFSPD_13 SCU_SFSPD_13261,13119
#define SCU_SFSPD_14 SCU_SFSPD_14262,13186
#define SCU_SFSPD_15 SCU_SFSPD_15263,13253
#define SCU_SFSPD_16 SCU_SFSPD_16264,13320
#define SCU_SFSPE_0 SCU_SFSPE_0267,13404
#define SCU_SFSPE_1 SCU_SFSPE_1268,13470
#define SCU_SFSPE_2 SCU_SFSPE_2269,13536
#define SCU_SFSPE_3 SCU_SFSPE_3270,13602
#define SCU_SFSPE_4 SCU_SFSPE_4271,13668
#define SCU_SFSPE_5 SCU_SFSPE_5272,13734
#define SCU_SFSPE_6 SCU_SFSPE_6273,13800
#define SCU_SFSPE_7 SCU_SFSPE_7274,13866
#define SCU_SFSPE_8 SCU_SFSPE_8275,13932
#define SCU_SFSPE_9 SCU_SFSPE_9276,13998
#define SCU_SFSPE_10 SCU_SFSPE_10277,14064
#define SCU_SFSPE_11 SCU_SFSPE_11278,14131
#define SCU_SFSPE_12 SCU_SFSPE_12279,14198
#define SCU_SFSPE_13 SCU_SFSPE_13280,14265
#define SCU_SFSPE_14 SCU_SFSPE_14281,14332
#define SCU_SFSPE_15 SCU_SFSPE_15282,14399
#define SCU_SFSPF_0 SCU_SFSPF_0285,14483
#define SCU_SFSPF_1 SCU_SFSPF_1286,14549
#define SCU_SFSPF_2 SCU_SFSPF_2287,14615
#define SCU_SFSPF_3 SCU_SFSPF_3288,14681
#define SCU_SFSPF_4 SCU_SFSPF_4289,14747
#define SCU_SFSPF_5 SCU_SFSPF_5290,14813
#define SCU_SFSPF_6 SCU_SFSPF_6291,14879
#define SCU_SFSPF_7 SCU_SFSPF_7292,14945
#define SCU_SFSPF_8 SCU_SFSPF_8293,15011
#define SCU_SFSPF_9 SCU_SFSPF_9294,15077
#define SCU_SFSPF_10 SCU_SFSPF_10295,15143
#define SCU_SFSPF_11 SCU_SFSPF_11296,15210
#define SCU_SFSCLK0 SCU_SFSCLK0299,15294
#define SCU_SFSCLK1 SCU_SFSCLK1300,15359
#define SCU_SFSCLK2 SCU_SFSCLK2301,15424
#define SCU_SFSCLK3 SCU_SFSCLK3302,15489
#define SCU_SFSUSB SCU_SFSUSB305,15615
#define SCU_SFSI2C0 SCU_SFSI2C0306,15680
#define SCU_ENAIO0 SCU_ENAIO0311,15814
#define SCU_ENAIO1 SCU_ENAIO1314,15916
#define SCU_ENAIO2 SCU_ENAIO2317,16020
#define SCU_EMCDELAYCLK SCU_EMCDELAYCLK320,16117
#define SCU_PINTSEL0 SCU_PINTSEL0325,16283
#define SCU_PINTSEL1 SCU_PINTSEL1328,16411
#define SCU_SCL_EFP SCU_SCL_EFP338,16684
#define SCU_SCL_EHD SCU_SCL_EHD347,16876
#define SCU_SCL_EZI_EN SCU_SCL_EZI_EN356,17045
#define SCU_SCL_ZIF_DIS SCU_SCL_ZIF_DIS367,17278
#define SCU_SDA_EFP SCU_SDA_EFP374,17433
#define SCU_SDA_EHD SCU_SDA_EHD383,17625
#define SCU_SDA_EZI_EN SCU_SDA_EZI_EN392,17795
#define SCU_SDA_ZIF_DIS SCU_SDA_ZIF_DIS403,18038
#define SCU_I2C0_NOMINAL SCU_I2C0_NOMINAL406,18129
#define SCU_I2C0_FAST SCU_I2C0_FAST409,18252
typedef enum {__anonca75dde00103443,19169
	P0_0 = (PIN_GROUP0+PIN0),P0_0445,19204
	P0_1 = (PIN_GROUP0+PIN1),P0_1446,19231
	P1_0  = (PIN_GROUP1+PIN0),P1_0449,19279
	P1_1  = (PIN_GROUP1+PIN1),P1_1450,19307
	P1_2  = (PIN_GROUP1+PIN2),P1_2451,19335
	P1_3  = (PIN_GROUP1+PIN3),P1_3452,19363
	P1_4  = (PIN_GROUP1+PIN4),P1_4453,19391
	P1_5  = (PIN_GROUP1+PIN5),P1_5454,19419
	P1_6  = (PIN_GROUP1+PIN6),P1_6455,19447
	P1_7  = (PIN_GROUP1+PIN7),P1_7456,19475
	P1_8  = (PIN_GROUP1+PIN8),P1_8457,19503
	P1_9  = (PIN_GROUP1+PIN9),P1_9458,19531
	P1_10 = (PIN_GROUP1+PIN10),P1_10459,19559
	P1_11 = (PIN_GROUP1+PIN11),P1_11460,19588
	P1_12 = (PIN_GROUP1+PIN12),P1_12461,19617
	P1_13 = (PIN_GROUP1+PIN13),P1_13462,19646
	P1_14 = (PIN_GROUP1+PIN14),P1_14463,19675
	P1_15 = (PIN_GROUP1+PIN15),P1_15464,19704
	P1_16 = (PIN_GROUP1+PIN16),P1_16465,19733
	P1_17 = (PIN_GROUP1+PIN17),P1_17468,19794
	P1_18 = (PIN_GROUP1+PIN18),P1_18470,19824
	P1_19 = (PIN_GROUP1+PIN19),P1_19471,19853
	P1_20 = (PIN_GROUP1+PIN20),P1_20472,19882
	P2_0  = (PIN_GROUP2+PIN0),P2_0475,19932
	P2_1  = (PIN_GROUP2+PIN1),P2_1476,19960
	P2_2  = (PIN_GROUP2+PIN2),P2_2477,19988
	P2_3  = (PIN_GROUP2+PIN3),P2_3480,20057
	P2_4  = (PIN_GROUP2+PIN4),P2_4481,20085
	P2_5  = (PIN_GROUP2+PIN5),P2_5482,20113
	P2_6  = (PIN_GROUP2+PIN6),P2_6484,20142
	P2_7  = (PIN_GROUP2+PIN7),P2_7485,20170
	P2_8  = (PIN_GROUP2+PIN8),P2_8486,20198
	P2_9  = (PIN_GROUP2+PIN9),P2_9487,20226
	P2_10 = (PIN_GROUP2+PIN10),P2_10488,20254
	P2_11 = (PIN_GROUP2+PIN11),P2_11489,20283
	P2_12 = (PIN_GROUP2+PIN12),P2_12490,20312
	P2_13 = (PIN_GROUP2+PIN13),P2_13491,20341
	P3_0  = (PIN_GROUP3+PIN0),P3_0494,20391
	P3_1  = (PIN_GROUP3+PIN1),P3_1495,20419
	P3_2  = (PIN_GROUP3+PIN2),P3_2496,20447
	P3_3  = (PIN_GROUP3+PIN3),P3_3499,20506
	P3_4  = (PIN_GROUP3+PIN4),P3_4501,20535
	P3_5  = (PIN_GROUP3+PIN5),P3_5502,20563
	P3_6  = (PIN_GROUP3+PIN6),P3_6503,20591
	P3_7  = (PIN_GROUP3+PIN7),P3_7504,20619
	P3_8  = (PIN_GROUP3+PIN8),P3_8505,20647
	P4_0  = (PIN_GROUP4+PIN0),P4_0508,20696
	P4_1  = (PIN_GROUP4+PIN1),P4_1509,20724
	P4_2  = (PIN_GROUP4+PIN2),P4_2510,20752
	P4_3  = (PIN_GROUP4+PIN3),P4_3511,20780
	P4_4  = (PIN_GROUP4+PIN4),P4_4512,20808
	P4_5  = (PIN_GROUP4+PIN5),P4_5513,20836
	P4_6  = (PIN_GROUP4+PIN6),P4_6514,20864
	P4_7  = (PIN_GROUP4+PIN7),P4_7515,20892
	P4_8  = (PIN_GROUP4+PIN8),P4_8516,20920
	P4_9  = (PIN_GROUP4+PIN9),P4_9517,20948
	P4_10 = (PIN_GROUP4+PIN10),P4_10518,20976
	P5_0  = (PIN_GROUP5+PIN0),P5_0521,21026
	P5_1  = (PIN_GROUP5+PIN1),P5_1522,21054
	P5_2  = (PIN_GROUP5+PIN2),P5_2523,21082
	P5_3  = (PIN_GROUP5+PIN3),P5_3524,21110
	P5_4  = (PIN_GROUP5+PIN4),P5_4525,21138
	P5_5  = (PIN_GROUP5+PIN5),P5_5526,21166
	P5_6  = (PIN_GROUP5+PIN6),P5_6527,21194
	P5_7  = (PIN_GROUP5+PIN7),P5_7528,21222
	P6_0  = (PIN_GROUP6+PIN0),P6_0531,21271
	P6_1  = (PIN_GROUP6+PIN1),P6_1532,21299
	P6_2  = (PIN_GROUP6+PIN2),P6_2533,21327
	P6_3  = (PIN_GROUP6+PIN3),P6_3534,21355
	P6_4  = (PIN_GROUP6+PIN4),P6_4535,21383
	P6_5  = (PIN_GROUP6+PIN5),P6_5536,21411
	P6_6  = (PIN_GROUP6+PIN6),P6_6537,21439
	P6_7  = (PIN_GROUP6+PIN7),P6_7538,21467
	P6_8  = (PIN_GROUP6+PIN8),P6_8539,21495
	P6_9  = (PIN_GROUP6+PIN9),P6_9540,21523
	P6_10 = (PIN_GROUP6+PIN10),P6_10541,21551
	P6_11 = (PIN_GROUP6+PIN11),P6_11542,21580
	P6_12 = (PIN_GROUP6+PIN12),P6_12543,21609
	P7_0  = (PIN_GROUP7+PIN0),P7_0546,21659
	P7_1  = (PIN_GROUP7+PIN1),P7_1547,21687
	P7_2  = (PIN_GROUP7+PIN2),P7_2548,21715
	P7_3  = (PIN_GROUP7+PIN3),P7_3549,21743
	P7_4  = (PIN_GROUP7+PIN4),P7_4550,21771
	P7_5  = (PIN_GROUP7+PIN5),P7_5551,21799
	P7_6  = (PIN_GROUP7+PIN6),P7_6552,21827
	P7_7  = (PIN_GROUP7+PIN7),P7_7553,21855
	P8_0  = (PIN_GROUP8+PIN0),P8_0557,21944
	P8_1  = (PIN_GROUP8+PIN1),P8_1558,21972
	P8_2  = (PIN_GROUP8+PIN2),P8_2559,22000
	P8_3  = (PIN_GROUP8+PIN3),P8_3561,22029
	P8_4  = (PIN_GROUP8+PIN4),P8_4562,22057
	P8_5  = (PIN_GROUP8+PIN5),P8_5563,22085
	P8_6  = (PIN_GROUP8+PIN6),P8_6564,22113
	P8_7  = (PIN_GROUP8+PIN7),P8_7565,22141
	P8_8  = (PIN_GROUP8+PIN8),P8_8566,22169
	P9_0  = (PIN_GROUP9+PIN0),P9_0569,22218
	P9_1  = (PIN_GROUP9+PIN1),P9_1570,22246
	P9_2  = (PIN_GROUP9+PIN2),P9_2571,22274
	P9_3  = (PIN_GROUP9+PIN3),P9_3572,22302
	P9_4  = (PIN_GROUP9+PIN4),P9_4573,22330
	P9_5  = (PIN_GROUP9+PIN5),P9_5574,22358
	P9_6  = (PIN_GROUP9+PIN6),P9_6575,22386
	PA_0  = (PIN_GROUPA+PIN0),PA_0578,22435
	PA_1  = (PIN_GROUPA+PIN1),PA_1580,22512
	PA_2  = (PIN_GROUPA+PIN2),PA_2581,22540
	PA_3  = (PIN_GROUPA+PIN3),PA_3582,22568
	PA_4  = (PIN_GROUPA+PIN4),PA_4583,22596
	PB_0   = (PIN_GROUPB+PIN0),PB_0586,22645
	PB_1   = (PIN_GROUPB+PIN1),PB_1587,22674
	PB_2   = (PIN_GROUPB+PIN2),PB_2588,22703
	PB_3   = (PIN_GROUPB+PIN3),PB_3589,22732
	PB_4   = (PIN_GROUPB+PIN4),PB_4590,22761
	PB_5   = (PIN_GROUPB+PIN5),PB_5591,22790
	PB_6   = (PIN_GROUPB+PIN6),PB_6592,22819
	PC_0   = (PIN_GROUPC+PIN0),PC_0595,22869
	PC_1   = (PIN_GROUPC+PIN1),PC_1596,22898
	PC_2   = (PIN_GROUPC+PIN2),PC_2597,22927
	PC_3   = (PIN_GROUPC+PIN3),PC_3598,22956
	PC_4   = (PIN_GROUPC+PIN4),PC_4599,22985
	PC_5   = (PIN_GROUPC+PIN5),PC_5600,23014
	PC_6   = (PIN_GROUPC+PIN6),PC_6601,23043
	PC_7   = (PIN_GROUPC+PIN7),PC_7602,23072
	PC_8   = (PIN_GROUPC+PIN8),PC_8603,23101
	PC_9   = (PIN_GROUPC+PIN9),PC_9604,23130
	PC_10  = (PIN_GROUPC+PIN10),PC_10605,23159
	PC_11  = (PIN_GROUPC+PIN11),PC_11606,23189
	PC_12  = (PIN_GROUPC+PIN12),PC_12607,23219
	PC_13  = (PIN_GROUPC+PIN13),PC_13608,23249
	PC_14  = (PIN_GROUPC+PIN14),PC_14609,23279
	PD_0   = (PIN_GROUPD+PIN0),PD_0614,23421
	PD_1   = (PIN_GROUPD+PIN1),PD_1615,23450
	PD_2   = (PIN_GROUPD+PIN2),PD_2616,23479
	PD_3   = (PIN_GROUPD+PIN3),PD_3617,23508
	PD_4   = (PIN_GROUPD+PIN4),PD_4618,23537
	PD_5   = (PIN_GROUPD+PIN5),PD_5619,23566
	PD_6   = (PIN_GROUPD+PIN6),PD_6620,23595
	PD_7   = (PIN_GROUPD+PIN7),PD_7621,23624
	PD_8   = (PIN_GROUPD+PIN8),PD_8622,23653
	PD_9   = (PIN_GROUPD+PIN9),PD_9623,23682
	PD_10  = (PIN_GROUPD+PIN10),PD_10624,23711
	PD_11  = (PIN_GROUPD+PIN11),PD_11625,23741
	PD_12  = (PIN_GROUPD+PIN12),PD_12626,23771
	PD_13  = (PIN_GROUPD+PIN13),PD_13627,23801
	PD_14  = (PIN_GROUPD+PIN14),PD_14628,23831
	PD_15  = (PIN_GROUPD+PIN15),PD_15629,23861
	PD_16  = (PIN_GROUPD+PIN16),PD_16630,23891
	PE_0   = (PIN_GROUPE+PIN0),PE_0633,23942
	PE_1   = (PIN_GROUPE+PIN1),PE_1634,23971
	PE_2   = (PIN_GROUPE+PIN2),PE_2635,24000
	PE_3   = (PIN_GROUPE+PIN3),PE_3636,24029
	PE_4   = (PIN_GROUPE+PIN4),PE_4637,24058
	PE_5   = (PIN_GROUPE+PIN5),PE_5638,24087
	PE_6   = (PIN_GROUPE+PIN6),PE_6639,24116
	PE_7   = (PIN_GROUPE+PIN7),PE_7640,24145
	PE_8   = (PIN_GROUPE+PIN8),PE_8641,24174
	PE_9   = (PIN_GROUPE+PIN9),PE_9642,24203
	PE_10  = (PIN_GROUPE+PIN10),PE_10643,24232
	PE_11  = (PIN_GROUPE+PIN11),PE_11644,24262
	PE_12  = (PIN_GROUPE+PIN12),PE_12645,24292
	PE_13  = (PIN_GROUPE+PIN13),PE_13646,24322
	PE_14  = (PIN_GROUPE+PIN14),PE_14647,24352
	PE_15  = (PIN_GROUPE+PIN15),PE_15648,24382
	PF_0   = (PIN_GROUPF+PIN0),PF_0651,24433
	PF_1   = (PIN_GROUPF+PIN1),PF_1652,24462
	PF_2   = (PIN_GROUPF+PIN2),PF_2653,24491
	PF_3   = (PIN_GROUPF+PIN3),PF_3654,24520
	PF_4   = (PIN_GROUPF+PIN4),PF_4655,24549
	PF_5   = (PIN_GROUPF+PIN5),PF_5656,24578
	PF_6   = (PIN_GROUPF+PIN6),PF_6657,24607
	PF_7   = (PIN_GROUPF+PIN7),PF_7658,24636
	PF_8   = (PIN_GROUPF+PIN8),PF_8659,24665
	PF_9   = (PIN_GROUPF+PIN9),PF_9660,24694
	PF_10  = (PIN_GROUPF+PIN10),PF_10661,24723
	PF_11  = (PIN_GROUPF+PIN11),PF_11662,24753
	CLK0 = (SCU_BASE + 0xC00),CLK0665,24826
	CLK1 = (SCU_BASE + 0xC04),CLK1666,24854
	CLK2 = (SCU_BASE + 0xC08),CLK2667,24882
	CLK3 = (SCU_BASE + 0xC0C)CLK3668,24910
} scu_grp_pin_t;scu_grp_pin_t670,24938
#define SCU_CONF_FUNCTION0 SCU_CONF_FUNCTION0680,25180
#define SCU_CONF_FUNCTION1 SCU_CONF_FUNCTION1681,25216
#define SCU_CONF_FUNCTION2 SCU_CONF_FUNCTION2682,25252
#define SCU_CONF_FUNCTION3 SCU_CONF_FUNCTION3683,25288
#define SCU_CONF_FUNCTION4 SCU_CONF_FUNCTION4684,25324
#define SCU_CONF_FUNCTION5 SCU_CONF_FUNCTION5685,25360
#define SCU_CONF_FUNCTION6 SCU_CONF_FUNCTION6686,25396
#define SCU_CONF_FUNCTION7 SCU_CONF_FUNCTION7687,25432
#define SCU_CONF_EPD_EN_PULLDOWN SCU_CONF_EPD_EN_PULLDOWN694,25611
#define SCU_CONF_EPUN_DIS_PULLUP SCU_CONF_EPUN_DIS_PULLUP701,25824
#define SCU_CONF_EHS_FAST SCU_CONF_EHS_FAST708,25998
#define SCU_CONF_EZI_EN_IN_BUFFER SCU_CONF_EZI_EN_IN_BUFFER718,26369
#define SCU_CONF_ZIF_DIS_IN_GLITCH_FILT SCU_CONF_ZIF_DIS_IN_GLITCH_FILT725,26590
#define SCU_CONF_EHD_NORMAL_DRIVE_8MILLIA SCU_CONF_EHD_NORMAL_DRIVE_8MILLIA731,26781
#define SCU_CONF_EHD_NORMAL_DRIVE_14MILLIA SCU_CONF_EHD_NORMAL_DRIVE_14MILLIA732,26834
#define SCU_CONF_EHD_NORMAL_DRIVE_20MILLIA SCU_CONF_EHD_NORMAL_DRIVE_20MILLIA733,26888
#define SCU_EMC_IO SCU_EMC_IO738,27024
#define SCU_LCD SCU_LCD742,27175
#define SCU_CLK_IN SCU_CLK_IN746,27326
#define SCU_CLK_OUT SCU_CLK_OUT750,27477
#define SCU_GPIO_PUP SCU_GPIO_PUP754,27628
#define SCU_GPIO_PDN SCU_GPIO_PDN755,27680
#define SCU_GPIO_NOPULL SCU_GPIO_NOPULL758,27798
#define SCU_GPIO_FAST SCU_GPIO_FAST760,27883
#define SCU_UART_RX_TX SCU_UART_RX_TX764,28034
#define SCU_SSP_IO SCU_SSP_IO767,28152

../../../../libopencm3/include/libopencm3/lpc43xx/adc.h,1352
#define LPC43XX_ADC_HLPC43XX_ADC_H35,1103
#define ADC0 ADC045,1342
#define ADC1 ADC146,1392
#define ADC_CR(ADC_CR52,1552
#define ADC0_CR ADC0_CR53,1615
#define ADC1_CR ADC1_CR54,1668
#define ADC_GDR(ADC_GDR57,1753
#define ADC0_GDR ADC0_GDR58,1816
#define ADC1_GDR ADC1_GDR59,1870
#define ADC_INTEN(ADC_INTEN62,1961
#define ADC0_INTEN ADC0_INTEN63,2024
#define ADC1_INTEN ADC1_INTEN64,2080
#define ADC_DR0(ADC_DR067,2171
#define ADC0_DR0 ADC0_DR068,2234
#define ADC1_DR0 ADC1_DR069,2288
#define ADC_DR1(ADC_DR172,2377
#define ADC0_DR1 ADC0_DR173,2440
#define ADC1_DR1 ADC1_DR174,2494
#define ADC_DR2(ADC_DR277,2583
#define ADC0_DR2 ADC0_DR278,2646
#define ADC1_DR2 ADC1_DR279,2700
#define ADC_DR3(ADC_DR382,2789
#define ADC0_DR3 ADC0_DR383,2852
#define ADC1_DR3 ADC1_DR384,2906
#define ADC_DR4(ADC_DR487,2995
#define ADC0_DR4 ADC0_DR488,3058
#define ADC1_DR4 ADC1_DR489,3112
#define ADC_DR5(ADC_DR592,3201
#define ADC0_DR5 ADC0_DR593,3264
#define ADC1_DR5 ADC1_DR594,3318
#define ADC_DR6(ADC_DR697,3407
#define ADC0_DR6 ADC0_DR698,3470
#define ADC1_DR6 ADC1_DR699,3524
#define ADC_DR7(ADC_DR7102,3613
#define ADC0_DR7 ADC0_DR7103,3676
#define ADC1_DR7 ADC1_DR7104,3730
#define ADC_STAT(ADC_STAT107,3811
#define ADC0_STAT ADC0_STAT108,3874
#define ADC1_STAT ADC1_STAT109,3929

../../../../libopencm3/include/libopencm3/lpc43xx/wwdt.h,268
#define LPC43XX_WWDT_HLPC43XX_WWDT_H36,1127
#define WWDT_MOD WWDT_MOD46,1348
#define WWDT_TC WWDT_TC49,1454
#define WWDT_FEED WWDT_FEED52,1559
#define WWDT_TV WWDT_TV55,1662
#define WWDT_WARNINT WWDT_WARNINT58,1771
#define WWDT_WINDOW WWDT_WINDOW61,1875

../../../../libopencm3/include/libopencm3/stm32/wwdg.h,992
#define LIBOPENCM3_WWDG_HLIBOPENCM3_WWDG_H21,809
#define WWDG_CR	WWDG_CR29,1026
#define WWDG_CFR	WWDG_CFR32,1111
#define WWDG_SR	WWDG_SR35,1188
#define WWDG_CR_WDGA	WWDG_CR_WDGA42,1370
#define WWDG_CR_T_LSB	WWDG_CR_T_LSB45,1444
#define WWDG_CR_T0	WWDG_CR_T046,1470
#define WWDG_CR_T1	WWDG_CR_T147,1500
#define WWDG_CR_T2	WWDG_CR_T248,1530
#define WWDG_CR_T3	WWDG_CR_T349,1560
#define WWDG_CR_T4	WWDG_CR_T450,1590
#define WWDG_CR_T5	WWDG_CR_T551,1620
#define WWDG_CR_T6	WWDG_CR_T652,1650
#define WWDG_CFR_EWI	WWDG_CFR_EWI59,1826
#define WWDG_CFR_WDGTB_LSB	WWDG_CFR_WDGTB_LSB62,1888
#define WWDG_CFR_WDGTB_CK_DIV1	WWDG_CFR_WDGTB_CK_DIV163,1918
#define WWDG_CFR_WDGTB_CK_DIV2	WWDG_CFR_WDGTB_CK_DIV264,1954
#define WWDG_CFR_WDGTB_CK_DIV4	WWDG_CFR_WDGTB_CK_DIV465,1990
#define WWDG_CFR_WDGTB_CK_DIV8	WWDG_CFR_WDGTB_CK_DIV866,2026
#define WWDG_CFG_W_LSB	WWDG_CFG_W_LSB69,2096
#define WWDG_CFG_W	WWDG_CFG_W70,2123
#define WWDG_SR_EWIF	WWDG_SR_EWIF77,2304

../../../../libopencm3/include/libopencm3/stm32/f4/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H32,964

../../../../libopencm3/include/libopencm3/stm32/f4/memorymap.h,4423
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H21,819
#define FLASH_BASE	FLASH_BASE28,1003
#define PERIPH_BASE	PERIPH_BASE29,1038
#define PERIPH_BASE_APB1	PERIPH_BASE_APB130,1074
#define PERIPH_BASE_APB2	PERIPH_BASE_APB231,1124
#define PERIPH_BASE_AHB1	PERIPH_BASE_AHB132,1174
#define PERIPH_BASE_AHB2	PERIPH_BASE_AHB233,1224
#define PERIPH_BASE_AHB3	PERIPH_BASE_AHB334,1262
#define TIM2_BASE	TIM2_BASE39,1347
#define TIM3_BASE	TIM3_BASE40,1395
#define TIM4_BASE	TIM4_BASE41,1443
#define TIM5_BASE	TIM5_BASE42,1491
#define TIM6_BASE	TIM6_BASE43,1539
#define TIM7_BASE	TIM7_BASE44,1587
#define TIM12_BASE	TIM12_BASE45,1635
#define TIM13_BASE	TIM13_BASE46,1684
#define TIM14_BASE	TIM14_BASE47,1733
#define LPTIM1_BASE	LPTIM1_BASE48,1782
#define RTC_BASE	RTC_BASE49,1832
#define WWDG_BASE	WWDG_BASE50,1879
#define IWDG_BASE	IWDG_BASE51,1927
#define I2S2_EXT_BASE	I2S2_EXT_BASE52,1975
#define SPI2_BASE	SPI2_BASE53,2027
#define SPI3_BASE	SPI3_BASE54,2075
#define I2S3_EXT_BASE	I2S3_EXT_BASE55,2123
#define USART2_BASE	USART2_BASE56,2175
#define USART3_BASE	USART3_BASE57,2225
#define UART4_BASE	UART4_BASE58,2275
#define UART5_BASE	UART5_BASE59,2324
#define I2C1_BASE	I2C1_BASE60,2373
#define I2C2_BASE	I2C2_BASE61,2421
#define I2C3_BASE	I2C3_BASE62,2469
#define FMPI2C1_BASE	FMPI2C1_BASE63,2517
#define BX_CAN1_BASE	BX_CAN1_BASE64,2568
#define BX_CAN2_BASE	BX_CAN2_BASE65,2619
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE67,2740
#define DAC_BASE	DAC_BASE68,2796
#define UART7_BASE	UART7_BASE69,2843
#define UART8_BASE	UART8_BASE70,2892
#define TIM1_BASE	TIM1_BASE74,3023
#define TIM8_BASE	TIM8_BASE75,3071
#define USART1_BASE	USART1_BASE77,3189
#define USART6_BASE	USART6_BASE78,3239
#define ADC1_BASE	ADC1_BASE80,3359
#define ADC2_BASE	ADC2_BASE81,3407
#define ADC3_BASE	ADC3_BASE82,3455
#define ADC_COMMON_BASE	ADC_COMMON_BASE83,3503
#define SDIO_BASE	SDIO_BASE85,3627
#define SPI1_BASE	SPI1_BASE87,3745
#define SPI4_BASE	SPI4_BASE88,3793
#define SYSCFG_BASE	SYSCFG_BASE90,3911
#define EXTI_BASE	EXTI_BASE91,3961
#define TIM9_BASE	TIM9_BASE92,4009
#define TIM10_BASE	TIM10_BASE93,4057
#define TIM11_BASE	TIM11_BASE94,4106
#define SPI5_BASE	SPI5_BASE96,4225
#define SPI6_BASE	SPI6_BASE97,4273
#define SAI1_BASE	SAI1_BASE98,4321
#define LTDC_BASE	LTDC_BASE99,4369
#define DSI_BASE	DSI_BASE100,4417
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE104,4546
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE105,4600
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE106,4654
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE107,4708
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE108,4762
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE109,4816
#define GPIO_PORT_G_BASE	GPIO_PORT_G_BASE110,4870
#define GPIO_PORT_H_BASE	GPIO_PORT_H_BASE111,4924
#define GPIO_PORT_I_BASE	GPIO_PORT_I_BASE112,4978
#define GPIO_PORT_J_BASE	GPIO_PORT_J_BASE113,5032
#define GPIO_PORT_K_BASE	GPIO_PORT_K_BASE114,5086
#define CRC_BASE	CRC_BASE116,5210
#define RCC_BASE	RCC_BASE118,5327
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE119,5374
#define BKPSRAM_BASE	BKPSRAM_BASE120,5435
#define DMA1_BASE	DMA1_BASE122,5556
#define DMA2_BASE	DMA2_BASE123,5604
#define ETHERNET_BASE	ETHERNET_BASE125,5722
#define DMA2D_BASE	DMA2D_BASE126,5774
#define USB_OTG_HS_BASE	USB_OTG_HS_BASE128,5894
#define USB_OTG_FS_BASE	USB_OTG_FS_BASE132,6032
#define DCMI_BASE	DCMI_BASE134,6158
#define CRYP_BASE	CRYP_BASE136,6278
#define HASH_BASE	HASH_BASE137,6327
#define RNG_BASE	RNG_BASE139,6447
#define FMC_BANK1	FMC_BANK1144,6604
#define FMC_BANK2	FMC_BANK2146,6669
#define FMC_BANK3	FMC_BANK3148,6748
#define QUADSPI_BANK	QUADSPI_BANK150,6827
#define FSMC_BASE	FSMC_BASE151,6883
#define FMC_BASE	FMC_BASE152,6936
#define QUADSPI_BASE	QUADSPI_BASE153,6988
#define FMC_BANK5	FMC_BANK5155,7070
#define FMC_BANK6	FMC_BANK6157,7149
#define DBGMCU_BASE	DBGMCU_BASE160,7214
#define DESIG_FLASH_SIZE_BASE	DESIG_FLASH_SIZE_BASE163,7296
#define DESIG_UNIQUE_ID_BASE	DESIG_UNIQUE_ID_BASE164,7341
#define DESIG_UNIQUE_ID0	DESIG_UNIQUE_ID0165,7385
#define DESIG_UNIQUE_ID1	DESIG_UNIQUE_ID1166,7440
#define DESIG_UNIQUE_ID2	DESIG_UNIQUE_ID2167,7499
#define ST_VREFINT_CAL	ST_VREFINT_CAL170,7611
#define ST_TSENSE_CAL1_30C	ST_TSENSE_CAL1_30C171,7654
#define ST_TSENSE_CAL2_110C	ST_TSENSE_CAL2_110C172,7700

../../../../libopencm3/include/libopencm3/stm32/f4/dac.h,76
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H32,964
#define DAC1	DAC140,1111

../../../../libopencm3/include/libopencm3/stm32/f4/ltdc.h,71
#define LIBOPENCM3_STM32_F4_LTDC_H_LIBOPENCM3_STM32_F4_LTDC_H_25,947

../../../../libopencm3/include/libopencm3/stm32/f4/nvic.h,4891
#define LIBOPENCM3_STM32_F4_NVIC_HLIBOPENCM3_STM32_F4_NVIC_H7,180
#define NVIC_NVIC_WWDG_IRQ NVIC_NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,392
#define NVIC_TAMP_STAMP_IRQ NVIC_TAMP_STAMP_IRQ18,415
#define NVIC_RTC_WKUP_IRQ NVIC_RTC_WKUP_IRQ19,445
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ20,473
#define NVIC_RCC_IRQ NVIC_RCC_IRQ21,498
#define NVIC_EXTI0_IRQ NVIC_EXTI0_IRQ22,521
#define NVIC_EXTI1_IRQ NVIC_EXTI1_IRQ23,546
#define NVIC_EXTI2_IRQ NVIC_EXTI2_IRQ24,571
#define NVIC_EXTI3_IRQ NVIC_EXTI3_IRQ25,596
#define NVIC_EXTI4_IRQ NVIC_EXTI4_IRQ26,621
#define NVIC_DMA1_STREAM0_IRQ NVIC_DMA1_STREAM0_IRQ27,647
#define NVIC_DMA1_STREAM1_IRQ NVIC_DMA1_STREAM1_IRQ28,680
#define NVIC_DMA1_STREAM2_IRQ NVIC_DMA1_STREAM2_IRQ29,713
#define NVIC_DMA1_STREAM3_IRQ NVIC_DMA1_STREAM3_IRQ30,746
#define NVIC_DMA1_STREAM4_IRQ NVIC_DMA1_STREAM4_IRQ31,779
#define NVIC_DMA1_STREAM5_IRQ NVIC_DMA1_STREAM5_IRQ32,812
#define NVIC_DMA1_STREAM6_IRQ NVIC_DMA1_STREAM6_IRQ33,845
#define NVIC_ADC_IRQ NVIC_ADC_IRQ34,878
#define NVIC_CAN1_TX_IRQ NVIC_CAN1_TX_IRQ35,902
#define NVIC_CAN1_RX0_IRQ NVIC_CAN1_RX0_IRQ36,930
#define NVIC_CAN1_RX1_IRQ NVIC_CAN1_RX1_IRQ37,959
#define NVIC_CAN1_SCE_IRQ NVIC_CAN1_SCE_IRQ38,988
#define NVIC_EXTI9_5_IRQ NVIC_EXTI9_5_IRQ39,1017
#define NVIC_TIM1_BRK_TIM9_IRQ NVIC_TIM1_BRK_TIM9_IRQ40,1045
#define NVIC_TIM1_UP_TIM10_IRQ NVIC_TIM1_UP_TIM10_IRQ41,1079
#define NVIC_TIM1_TRG_COM_TIM11_IRQ NVIC_TIM1_TRG_COM_TIM11_IRQ42,1113
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ43,1152
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ44,1180
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ45,1205
#define NVIC_TIM4_IRQ NVIC_TIM4_IRQ46,1230
#define NVIC_I2C1_EV_IRQ NVIC_I2C1_EV_IRQ47,1255
#define NVIC_I2C1_ER_IRQ NVIC_I2C1_ER_IRQ48,1283
#define NVIC_I2C2_EV_IRQ NVIC_I2C2_EV_IRQ49,1311
#define NVIC_I2C2_ER_IRQ NVIC_I2C2_ER_IRQ50,1339
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ51,1367
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ52,1392
#define NVIC_USART1_IRQ NVIC_USART1_IRQ53,1417
#define NVIC_USART2_IRQ NVIC_USART2_IRQ54,1444
#define NVIC_USART3_IRQ NVIC_USART3_IRQ55,1471
#define NVIC_EXTI15_10_IRQ NVIC_EXTI15_10_IRQ56,1498
#define NVIC_RTC_ALARM_IRQ NVIC_RTC_ALARM_IRQ57,1528
#define NVIC_USB_FS_WKUP_IRQ NVIC_USB_FS_WKUP_IRQ58,1558
#define NVIC_TIM8_BRK_TIM12_IRQ NVIC_TIM8_BRK_TIM12_IRQ59,1590
#define NVIC_TIM8_UP_TIM13_IRQ NVIC_TIM8_UP_TIM13_IRQ60,1625
#define NVIC_TIM8_TRG_COM_TIM14_IRQ NVIC_TIM8_TRG_COM_TIM14_IRQ61,1659
#define NVIC_TIM8_CC_IRQ NVIC_TIM8_CC_IRQ62,1698
#define NVIC_DMA1_STREAM7_IRQ NVIC_DMA1_STREAM7_IRQ63,1726
#define NVIC_FSMC_IRQ NVIC_FSMC_IRQ64,1759
#define NVIC_SDIO_IRQ NVIC_SDIO_IRQ65,1784
#define NVIC_TIM5_IRQ NVIC_TIM5_IRQ66,1809
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ67,1834
#define NVIC_UART4_IRQ NVIC_UART4_IRQ68,1859
#define NVIC_UART5_IRQ NVIC_UART5_IRQ69,1885
#define NVIC_TIM6_DAC_IRQ NVIC_TIM6_DAC_IRQ70,1911
#define NVIC_TIM7_IRQ NVIC_TIM7_IRQ71,1940
#define NVIC_DMA2_STREAM0_IRQ NVIC_DMA2_STREAM0_IRQ72,1965
#define NVIC_DMA2_STREAM1_IRQ NVIC_DMA2_STREAM1_IRQ73,1998
#define NVIC_DMA2_STREAM2_IRQ NVIC_DMA2_STREAM2_IRQ74,2031
#define NVIC_DMA2_STREAM3_IRQ NVIC_DMA2_STREAM3_IRQ75,2064
#define NVIC_DMA2_STREAM4_IRQ NVIC_DMA2_STREAM4_IRQ76,2097
#define NVIC_ETH_IRQ NVIC_ETH_IRQ77,2130
#define NVIC_ETH_WKUP_IRQ NVIC_ETH_WKUP_IRQ78,2154
#define NVIC_CAN2_TX_IRQ NVIC_CAN2_TX_IRQ79,2183
#define NVIC_CAN2_RX0_IRQ NVIC_CAN2_RX0_IRQ80,2211
#define NVIC_CAN2_RX1_IRQ NVIC_CAN2_RX1_IRQ81,2240
#define NVIC_CAN2_SCE_IRQ NVIC_CAN2_SCE_IRQ82,2269
#define NVIC_OTG_FS_IRQ NVIC_OTG_FS_IRQ83,2298
#define NVIC_DMA2_STREAM5_IRQ NVIC_DMA2_STREAM5_IRQ84,2325
#define NVIC_DMA2_STREAM6_IRQ NVIC_DMA2_STREAM6_IRQ85,2358
#define NVIC_DMA2_STREAM7_IRQ NVIC_DMA2_STREAM7_IRQ86,2391
#define NVIC_USART6_IRQ NVIC_USART6_IRQ87,2424
#define NVIC_I2C3_EV_IRQ NVIC_I2C3_EV_IRQ88,2451
#define NVIC_I2C3_ER_IRQ NVIC_I2C3_ER_IRQ89,2479
#define NVIC_OTG_HS_EP1_OUT_IRQ NVIC_OTG_HS_EP1_OUT_IRQ90,2507
#define NVIC_OTG_HS_EP1_IN_IRQ NVIC_OTG_HS_EP1_IN_IRQ91,2542
#define NVIC_OTG_HS_WKUP_IRQ NVIC_OTG_HS_WKUP_IRQ92,2576
#define NVIC_OTG_HS_IRQ NVIC_OTG_HS_IRQ93,2608
#define NVIC_DCMI_IRQ NVIC_DCMI_IRQ94,2635
#define NVIC_CRYP_IRQ NVIC_CRYP_IRQ95,2660
#define NVIC_HASH_RNG_IRQ NVIC_HASH_RNG_IRQ96,2685
#define NVIC_FPU_IRQ NVIC_FPU_IRQ97,2714
#define NVIC_UART7_IRQ NVIC_UART7_IRQ98,2738
#define NVIC_UART8_IRQ NVIC_UART8_IRQ99,2764
#define NVIC_SPI4_IRQ NVIC_SPI4_IRQ100,2790
#define NVIC_SPI5_IRQ NVIC_SPI5_IRQ101,2815
#define NVIC_SPI6_IRQ NVIC_SPI6_IRQ102,2840
#define NVIC_SAI1_IRQ NVIC_SAI1_IRQ103,2865
#define NVIC_LCD_TFT_IRQ NVIC_LCD_TFT_IRQ104,2890
#define NVIC_LCD_TFT_ERR_IRQ NVIC_LCD_TFT_ERR_IRQ105,2918
#define NVIC_DMA2D_IRQ NVIC_DMA2D_IRQ106,2950
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT108,2977

../../../../libopencm3/include/libopencm3/stm32/f4/syscfg.h,56
#define LIBOPENCM3_SYSCFG_HLIBOPENCM3_SYSCFG_H37,1149

../../../../libopencm3/include/libopencm3/stm32/f4/rcc.h,41840
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H47,1620
#define RCC_CR	RCC_CR55,1800
#define RCC_PLLCFGR	RCC_PLLCFGR57,1877
#define RCC_CFGR	RCC_CFGR59,1960
#define RCC_CIR	RCC_CIR61,2036
#define RCC_AHB1RSTR	RCC_AHB1RSTR63,2118
#define RCC_AHB2RSTR	RCC_AHB2RSTR65,2204
#define RCC_AHB3RSTR	RCC_AHB3RSTR67,2290
#define RCC_APB1RSTR	RCC_APB1RSTR70,2407
#define RCC_APB2RSTR	RCC_APB2RSTR72,2493
#define RCC_AHB1ENR	RCC_AHB1ENR76,2642
#define RCC_AHB2ENR	RCC_AHB2ENR78,2728
#define RCC_AHB3ENR	RCC_AHB3ENR80,2814
#define RCC_APB1ENR	RCC_APB1ENR83,2931
#define RCC_APB2ENR	RCC_APB2ENR85,3017
#define RCC_AHB1LPENR	RCC_AHB1LPENR89,3178
#define RCC_AHB2LPENR	RCC_AHB2LPENR91,3279
#define RCC_AHB3LPENR	RCC_AHB3LPENR93,3380
#define RCC_APB1LPENR	RCC_APB1LPENR96,3512
#define RCC_APB2LPENR	RCC_APB2LPENR98,3613
#define RCC_BDCR	RCC_BDCR102,3762
#define RCC_CSR	RCC_CSR104,3847
#define RCC_SSCGR	RCC_SSCGR108,4002
#define RCC_PLLI2SCFGR	RCC_PLLI2SCFGR110,4084
#define RCC_PLLSAICFGR	RCC_PLLSAICFGR112,4171
#define RCC_DCKCFGR	RCC_DCKCFGR114,4268
#define RCC_CKGATENR	RCC_CKGATENR116,4355
#define RCC_DCKCFGR2	RCC_DCKCFGR2118,4456
#define RCC_CR_PLLSAIRDY	RCC_CR_PLLSAIRDY125,4626
#define RCC_CR_PLLSAION	RCC_CR_PLLSAION126,4663
#define RCC_CR_PLLI2SRDY	RCC_CR_PLLI2SRDY127,4700
#define RCC_CR_PLLI2SON	RCC_CR_PLLI2SON128,4737
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY129,4774
#define RCC_CR_PLLON	RCC_CR_PLLON130,4809
#define RCC_CR_CSSON	RCC_CR_CSSON131,4843
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP132,4877
#define RCC_CR_HSERDY	RCC_CR_HSERDY133,4912
#define RCC_CR_HSEON	RCC_CR_HSEON134,4947
#define RCC_CR_HSITRIM_SHIFT	RCC_CR_HSITRIM_SHIFT137,5023
#define RCC_CR_HSITRIM_MASK	RCC_CR_HSITRIM_MASK138,5056
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY139,5091
#define RCC_CR_HSION	RCC_CR_HSION140,5125
#define RCC_PLLCFGR_PLLR_SHIFT	RCC_PLLCFGR_PLLR_SHIFT148,5314
#define RCC_PLLCFGR_PLLR_MASK	RCC_PLLCFGR_PLLR_MASK149,5350
#define RCC_PLLCFGR_PLLQ_SHIFT	RCC_PLLCFGR_PLLQ_SHIFT151,5406
#define RCC_PLLCFGR_PLLQ_MASK	RCC_PLLCFGR_PLLQ_MASK152,5442
#define RCC_PLLCFGR_PLLSRC	RCC_PLLCFGR_PLLSRC153,5478
#define RCC_PLLCFGR_PLLP_SHIFT	RCC_PLLCFGR_PLLP_SHIFT155,5537
#define RCC_PLLCFGR_PLLP_MASK	RCC_PLLCFGR_PLLP_MASK156,5573
#define RCC_PLLCFGR_PLLN_SHIFT	RCC_PLLCFGR_PLLN_SHIFT158,5628
#define RCC_PLLCFGR_PLLN_MASK	RCC_PLLCFGR_PLLN_MASK159,5663
#define RCC_PLLCFGR_PLLM_SHIFT	RCC_PLLCFGR_PLLM_SHIFT161,5719
#define RCC_PLLCFGR_PLLM_MASK	RCC_PLLCFGR_PLLM_MASK162,5754
#define RCC_CFGR_MCO2_SHIFT	RCC_CFGR_MCO2_SHIFT170,5966
#define RCC_CFGR_MCO2_MASK	RCC_CFGR_MCO2_MASK171,5999
#define RCC_CFGR_MCO2_SYSCLK	RCC_CFGR_MCO2_SYSCLK172,6032
#define RCC_CFGR_MCO2_PLLI2S	RCC_CFGR_MCO2_PLLI2S173,6067
#define RCC_CFGR_MCO2_HSE	RCC_CFGR_MCO2_HSE174,6102
#define RCC_CFGR_MCO2_PLL	RCC_CFGR_MCO2_PLL175,6134
#define RCC_CFGR_MCO2PRE_SHIFT	RCC_CFGR_MCO2PRE_SHIFT178,6199
#define RCC_CFGR_MCO2PRE_MASK	RCC_CFGR_MCO2PRE_MASK179,6235
#define RCC_CFGR_MCO1PRE_SHIFT	RCC_CFGR_MCO1PRE_SHIFT180,6271
#define RCC_CFGR_MCO1PRE_MASK	RCC_CFGR_MCO1PRE_MASK181,6307
#define RCC_CFGR_MCOPRE_DIV_NONE	RCC_CFGR_MCOPRE_DIV_NONE182,6343
#define RCC_CFGR_MCOPRE_DIV_2	RCC_CFGR_MCOPRE_DIV_2183,6381
#define RCC_CFGR_MCOPRE_DIV_3	RCC_CFGR_MCOPRE_DIV_3184,6417
#define RCC_CFGR_MCOPRE_DIV_4	RCC_CFGR_MCOPRE_DIV_4185,6453
#define RCC_CFGR_MCOPRE_DIV_5	RCC_CFGR_MCOPRE_DIV_5186,6489
#define RCC_CFGR_PLLSRC_HSI_CLK	RCC_CFGR_PLLSRC_HSI_CLK189,6563
#define RCC_CFGR_PLLSRC_HSE_CLK	RCC_CFGR_PLLSRC_HSE_CLK190,6601
#define RCC_CFGR_I2SSRC	RCC_CFGR_I2SSRC193,6674
#define RCC_CFGR_MCO1_SHIFT	RCC_CFGR_MCO1_SHIFT196,6755
#define RCC_CFGR_MCO1_MASK	RCC_CFGR_MCO1_MASK197,6788
#define RCC_CFGR_MCO1_HSI	RCC_CFGR_MCO1_HSI198,6821
#define RCC_CFGR_MCO1_LSE	RCC_CFGR_MCO1_LSE199,6853
#define RCC_CFGR_MCO1_HSE	RCC_CFGR_MCO1_HSE200,6885
#define RCC_CFGR_MCO1_PLL	RCC_CFGR_MCO1_PLL201,6917
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT202,6949
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK203,6998
#define RCC_CFGR_RTCPRE_SHIFT	RCC_CFGR_RTCPRE_SHIFT206,7094
#define RCC_CFGR_RTCPRE_MASK	RCC_CFGR_RTCPRE_MASK207,7129
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT209,7166
#define RCC_CFGR_PPRE2_MASK	RCC_CFGR_PPRE2_MASK210,7200
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT211,7234
#define RCC_CFGR_PPRE1_MASK	RCC_CFGR_PPRE1_MASK212,7268
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV217,7429
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2218,7463
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4219,7496
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8220,7529
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16221,7562
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT224,7605
#define RCC_CFGR_HPRE_MASK	RCC_CFGR_HPRE_MASK225,7637
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV228,7735
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2229,7769
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4230,7808
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8231,7847
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16232,7886
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64233,7926
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128234,7966
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256235,8007
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512236,8048
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT240,8136
#define RCC_CFGR_SWS_MASK	RCC_CFGR_SWS_MASK241,8167
#define RCC_CFGR_SWS_HSI	RCC_CFGR_SWS_HSI242,8199
#define RCC_CFGR_SWS_HSE	RCC_CFGR_SWS_HSE243,8230
#define RCC_CFGR_SWS_PLL	RCC_CFGR_SWS_PLL244,8261
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT247,8323
#define RCC_CFGR_SW_HSI	RCC_CFGR_SW_HSI248,8353
#define RCC_CFGR_SW_HSE	RCC_CFGR_SW_HSE249,8384
#define RCC_CFGR_SW_PLL	RCC_CFGR_SW_PLL250,8415
#define RCC_CFGR_PPRE_DIV_NONE	RCC_CFGR_PPRE_DIV_NONE258,8647
#define RCC_CFGR_PPRE_DIV_2	RCC_CFGR_PPRE_DIV_2259,8684
#define RCC_CFGR_PPRE_DIV_4	RCC_CFGR_PPRE_DIV_4260,8718
#define RCC_CFGR_PPRE_DIV_8	RCC_CFGR_PPRE_DIV_8261,8752
#define RCC_CFGR_PPRE_DIV_16	RCC_CFGR_PPRE_DIV_16262,8786
#define RCC_CFGR_HPRE_DIV_NONE	RCC_CFGR_HPRE_DIV_NONE264,8822
#define RCC_CFGR_HPRE_DIV_2	RCC_CFGR_HPRE_DIV_2265,8859
#define RCC_CFGR_HPRE_DIV_4	RCC_CFGR_HPRE_DIV_4266,8899
#define RCC_CFGR_HPRE_DIV_8	RCC_CFGR_HPRE_DIV_8267,8939
#define RCC_CFGR_HPRE_DIV_16	RCC_CFGR_HPRE_DIV_16268,8979
#define RCC_CFGR_HPRE_DIV_64	RCC_CFGR_HPRE_DIV_64269,9020
#define RCC_CFGR_HPRE_DIV_128	RCC_CFGR_HPRE_DIV_128270,9061
#define RCC_CFGR_HPRE_DIV_256	RCC_CFGR_HPRE_DIV_256271,9103
#define RCC_CFGR_HPRE_DIV_512	RCC_CFGR_HPRE_DIV_512272,9145
#define RCC_CIR_CSSC	RCC_CIR_CSSC280,9361
#define RCC_CIR_PLLSAIRDYC	RCC_CIR_PLLSAIRDYC283,9433
#define RCC_CIR_PLLI2SRDYC	RCC_CIR_PLLI2SRDYC284,9472
#define RCC_CIR_PLLRDYC	RCC_CIR_PLLRDYC285,9511
#define RCC_CIR_HSERDYC	RCC_CIR_HSERDYC286,9548
#define RCC_CIR_HSIRDYC	RCC_CIR_HSIRDYC287,9585
#define RCC_CIR_LSERDYC	RCC_CIR_LSERDYC288,9622
#define RCC_CIR_LSIRDYC	RCC_CIR_LSIRDYC289,9659
#define RCC_CIR_PLLSAIRDYIE	RCC_CIR_PLLSAIRDYIE292,9735
#define RCC_CIR_PLLI2SRDYIE	RCC_CIR_PLLI2SRDYIE293,9775
#define RCC_CIR_PLLRDYIE	RCC_CIR_PLLRDYIE294,9815
#define RCC_CIR_HSERDYIE	RCC_CIR_HSERDYIE295,9852
#define RCC_CIR_HSIRDYIE	RCC_CIR_HSIRDYIE296,9889
#define RCC_CIR_LSERDYIE	RCC_CIR_LSERDYIE297,9926
#define RCC_CIR_LSIRDYIE	RCC_CIR_LSIRDYIE298,9962
#define RCC_CIR_CSSF	RCC_CIR_CSSF301,10046
#define RCC_CIR_PLLSAIRDYF	RCC_CIR_PLLSAIRDYF304,10116
#define RCC_CIR_PLLI2SRDYF	RCC_CIR_PLLI2SRDYF305,10154
#define RCC_CIR_PLLRDYF	RCC_CIR_PLLRDYF306,10192
#define RCC_CIR_HSERDYF	RCC_CIR_HSERDYF307,10228
#define RCC_CIR_HSIRDYF	RCC_CIR_HSIRDYF308,10264
#define RCC_CIR_LSERDYF	RCC_CIR_LSERDYF309,10300
#define RCC_CIR_LSIRDYF	RCC_CIR_LSIRDYF310,10336
#define RCC_AHB1RSTR_OTGHSRST	RCC_AHB1RSTR_OTGHSRST317,10515
#define RCC_AHB1RSTR_ETHMACRST	RCC_AHB1RSTR_ETHMACRST318,10557
#define RCC_AHB1RSTR_DMA2DRST	RCC_AHB1RSTR_DMA2DRST319,10600
#define RCC_AHB1RSTR_DMA2RST	RCC_AHB1RSTR_DMA2RST320,10642
#define RCC_AHB1RSTR_DMA1RST	RCC_AHB1RSTR_DMA1RST321,10683
#define RCC_AHB1RSTR_CRCRST	RCC_AHB1RSTR_CRCRST322,10724
#define RCC_AHB1RSTR_GPIOKRST	RCC_AHB1RSTR_GPIOKRST323,10764
#define RCC_AHB1RSTR_GPIOJRST	RCC_AHB1RSTR_GPIOJRST324,10806
#define RCC_AHB1RSTR_GPIOIRST	RCC_AHB1RSTR_GPIOIRST325,10847
#define RCC_AHB1RSTR_GPIOHRST	RCC_AHB1RSTR_GPIOHRST326,10888
#define RCC_AHB1RSTR_GPIOGRST	RCC_AHB1RSTR_GPIOGRST327,10929
#define RCC_AHB1RSTR_GPIOFRST	RCC_AHB1RSTR_GPIOFRST328,10970
#define RCC_AHB1RSTR_GPIOERST	RCC_AHB1RSTR_GPIOERST329,11011
#define RCC_AHB1RSTR_GPIODRST	RCC_AHB1RSTR_GPIODRST330,11052
#define RCC_AHB1RSTR_GPIOCRST	RCC_AHB1RSTR_GPIOCRST331,11093
#define RCC_AHB1RSTR_GPIOBRST	RCC_AHB1RSTR_GPIOBRST332,11134
#define RCC_AHB1RSTR_GPIOARST	RCC_AHB1RSTR_GPIOARST333,11175
#define RCC_AHB1RSTR_IOPKRST	RCC_AHB1RSTR_IOPKRST340,11342
#define RCC_AHB1RSTR_IOPJRST	RCC_AHB1RSTR_IOPJRST341,11393
#define RCC_AHB1RSTR_IOPIRST	RCC_AHB1RSTR_IOPIRST342,11444
#define RCC_AHB1RSTR_IOPHRST	RCC_AHB1RSTR_IOPHRST343,11495
#define RCC_AHB1RSTR_IOPGRST	RCC_AHB1RSTR_IOPGRST344,11546
#define RCC_AHB1RSTR_IOPFRST	RCC_AHB1RSTR_IOPFRST345,11597
#define RCC_AHB1RSTR_IOPERST	RCC_AHB1RSTR_IOPERST346,11648
#define RCC_AHB1RSTR_IOPDRST	RCC_AHB1RSTR_IOPDRST347,11699
#define RCC_AHB1RSTR_IOPCRST	RCC_AHB1RSTR_IOPCRST348,11750
#define RCC_AHB1RSTR_IOPBRST	RCC_AHB1RSTR_IOPBRST349,11801
#define RCC_AHB1RSTR_IOPARST	RCC_AHB1RSTR_IOPARST350,11852
#define RCC_AHB2RSTR_OTGFSRST	RCC_AHB2RSTR_OTGFSRST355,11974
#define RCC_AHB2RSTR_RNGRST	RCC_AHB2RSTR_RNGRST356,12015
#define RCC_AHB2RSTR_HASHRST	RCC_AHB2RSTR_HASHRST357,12054
#define RCC_AHB2RSTR_CRYPRST	RCC_AHB2RSTR_CRYPRST358,12094
#define RCC_AHB2RSTR_DCMIRST	RCC_AHB2RSTR_DCMIRST359,12134
#define RCC_AHB3RSTR_QSPIRST	RCC_AHB3RSTR_QSPIRST364,12245
#define RCC_AHB3RSTR_FSMCRST	RCC_AHB3RSTR_FSMCRST365,12285
#define RCC_APB1RSTR_UART8RST	RCC_APB1RSTR_UART8RST371,12404
#define RCC_APB1RSTR_UART7RST	RCC_APB1RSTR_UART7RST372,12446
#define RCC_APB1RSTR_DACRST	RCC_APB1RSTR_DACRST373,12488
#define RCC_APB1RSTR_PWRRST	RCC_APB1RSTR_PWRRST374,12528
#define RCC_APB1RSTR_CAN2RST	RCC_APB1RSTR_CAN2RST375,12568
#define RCC_APB1RSTR_CAN1RST	RCC_APB1RSTR_CAN1RST376,12609
#define RCC_APB1RSTR_I2C3RST	RCC_APB1RSTR_I2C3RST377,12650
#define RCC_APB1RSTR_I2C2RST	RCC_APB1RSTR_I2C2RST378,12691
#define RCC_APB1RSTR_I2C1RST	RCC_APB1RSTR_I2C1RST379,12732
#define RCC_APB1RSTR_UART5RST	RCC_APB1RSTR_UART5RST380,12773
#define RCC_APB1RSTR_UART4RST	RCC_APB1RSTR_UART4RST381,12815
#define RCC_APB1RSTR_USART3RST	RCC_APB1RSTR_USART3RST382,12857
#define RCC_APB1RSTR_USART2RST	RCC_APB1RSTR_USART2RST383,12900
#define RCC_APB1RSTR_SPI3RST	RCC_APB1RSTR_SPI3RST384,12943
#define RCC_APB1RSTR_SPI2RST	RCC_APB1RSTR_SPI2RST385,12984
#define RCC_APB1RSTR_WWDGRST	RCC_APB1RSTR_WWDGRST386,13025
#define RCC_APB1RSTR_TIM14RST	RCC_APB1RSTR_TIM14RST387,13066
#define RCC_APB1RSTR_TIM13RST	RCC_APB1RSTR_TIM13RST388,13107
#define RCC_APB1RSTR_TIM12RST	RCC_APB1RSTR_TIM12RST389,13148
#define RCC_APB1RSTR_TIM7RST	RCC_APB1RSTR_TIM7RST390,13189
#define RCC_APB1RSTR_TIM6RST	RCC_APB1RSTR_TIM6RST391,13229
#define RCC_APB1RSTR_TIM5RST	RCC_APB1RSTR_TIM5RST392,13269
#define RCC_APB1RSTR_TIM4RST	RCC_APB1RSTR_TIM4RST393,13309
#define RCC_APB1RSTR_TIM3RST	RCC_APB1RSTR_TIM3RST394,13349
#define RCC_APB1RSTR_TIM2RST	RCC_APB1RSTR_TIM2RST395,13389
#define RCC_APB2RSTR_DSIRST	RCC_APB2RSTR_DSIRST400,13500
#define RCC_APB2RSTR_LTDCRST	RCC_APB2RSTR_LTDCRST401,13540
#define RCC_APB2RSTR_SAI1RST	RCC_APB2RSTR_SAI1RST402,13581
#define RCC_APB2RSTR_SPI6RST	RCC_APB2RSTR_SPI6RST403,13622
#define RCC_APB2RSTR_SPI5RST	RCC_APB2RSTR_SPI5RST404,13663
#define RCC_APB2RSTR_TIM11RST	RCC_APB2RSTR_TIM11RST405,13704
#define RCC_APB2RSTR_TIM10RST	RCC_APB2RSTR_TIM10RST406,13746
#define RCC_APB2RSTR_TIM9RST	RCC_APB2RSTR_TIM9RST407,13788
#define RCC_APB2RSTR_SYSCFGRST	RCC_APB2RSTR_SYSCFGRST408,13829
#define RCC_APB2RSTR_SPI4RST	RCC_APB2RSTR_SPI4RST409,13872
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST410,13913
#define RCC_APB2RSTR_SDIORST	RCC_APB2RSTR_SDIORST411,13954
#define RCC_APB2RSTR_ADCRST	RCC_APB2RSTR_ADCRST412,13995
#define RCC_APB2RSTR_USART6RST	RCC_APB2RSTR_USART6RST413,14034
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST414,14076
#define RCC_APB2RSTR_TIM8RST	RCC_APB2RSTR_TIM8RST415,14118
#define RCC_APB2RSTR_TIM1RST	RCC_APB2RSTR_TIM1RST416,14158
#define RCC_AHB1ENR_OTGHSULPIEN	RCC_AHB1ENR_OTGHSULPIEN423,14337
#define RCC_AHB1ENR_OTGHSEN	RCC_AHB1ENR_OTGHSEN424,14381
#define RCC_AHB1ENR_ETHMACPTPEN	RCC_AHB1ENR_ETHMACPTPEN425,14421
#define RCC_AHB1ENR_ETHMACRXEN	RCC_AHB1ENR_ETHMACRXEN426,14465
#define RCC_AHB1ENR_ETHMACTXEN	RCC_AHB1ENR_ETHMACTXEN427,14508
#define RCC_AHB1ENR_ETHMACEN	RCC_AHB1ENR_ETHMACEN428,14551
#define RCC_AHB1ENR_DMA2DEN	RCC_AHB1ENR_DMA2DEN429,14592
#define RCC_AHB1ENR_DMA2EN	RCC_AHB1ENR_DMA2EN430,14632
#define RCC_AHB1ENR_DMA1EN	RCC_AHB1ENR_DMA1EN431,14671
#define RCC_AHB1ENR_CCMDATARAMEN	RCC_AHB1ENR_CCMDATARAMEN432,14710
#define RCC_AHB1ENR_BKPSRAMEN	RCC_AHB1ENR_BKPSRAMEN433,14754
#define RCC_AHB1ENR_CRCEN	RCC_AHB1ENR_CRCEN434,14796
#define RCC_AHB1ENR_GPIOKEN	RCC_AHB1ENR_GPIOKEN435,14834
#define RCC_AHB1ENR_GPIOJEN	RCC_AHB1ENR_GPIOJEN436,14874
#define RCC_AHB1ENR_GPIOIEN	RCC_AHB1ENR_GPIOIEN437,14913
#define RCC_AHB1ENR_GPIOHEN	RCC_AHB1ENR_GPIOHEN438,14952
#define RCC_AHB1ENR_GPIOGEN	RCC_AHB1ENR_GPIOGEN439,14991
#define RCC_AHB1ENR_GPIOFEN	RCC_AHB1ENR_GPIOFEN440,15030
#define RCC_AHB1ENR_GPIOEEN	RCC_AHB1ENR_GPIOEEN441,15069
#define RCC_AHB1ENR_GPIODEN	RCC_AHB1ENR_GPIODEN442,15108
#define RCC_AHB1ENR_GPIOCEN	RCC_AHB1ENR_GPIOCEN443,15147
#define RCC_AHB1ENR_GPIOBEN	RCC_AHB1ENR_GPIOBEN444,15186
#define RCC_AHB1ENR_GPIOAEN	RCC_AHB1ENR_GPIOAEN445,15225
#define RCC_AHB1ENR_IOPKEN	RCC_AHB1ENR_IOPKEN452,15388
#define RCC_AHB1ENR_IOPJEN	RCC_AHB1ENR_IOPJEN453,15435
#define RCC_AHB1ENR_IOPIEN	RCC_AHB1ENR_IOPIEN454,15482
#define RCC_AHB1ENR_IOPHEN	RCC_AHB1ENR_IOPHEN455,15529
#define RCC_AHB1ENR_IOPGEN	RCC_AHB1ENR_IOPGEN456,15576
#define RCC_AHB1ENR_IOPFEN	RCC_AHB1ENR_IOPFEN457,15623
#define RCC_AHB1ENR_IOPEEN	RCC_AHB1ENR_IOPEEN458,15670
#define RCC_AHB1ENR_IOPDEN	RCC_AHB1ENR_IOPDEN459,15717
#define RCC_AHB1ENR_IOPCEN	RCC_AHB1ENR_IOPCEN460,15764
#define RCC_AHB1ENR_IOPBEN	RCC_AHB1ENR_IOPBEN461,15811
#define RCC_AHB1ENR_IOPAEN	RCC_AHB1ENR_IOPAEN462,15858
#define RCC_AHB2ENR_OTGFSEN	RCC_AHB2ENR_OTGFSEN467,15974
#define RCC_AHB2ENR_RNGEN	RCC_AHB2ENR_RNGEN468,16013
#define RCC_AHB2ENR_HASHEN	RCC_AHB2ENR_HASHEN469,16050
#define RCC_AHB2ENR_CRYPEN	RCC_AHB2ENR_CRYPEN470,16088
#define RCC_AHB2ENR_DCMIEN	RCC_AHB2ENR_DCMIEN471,16126
#define RCC_AHB3ENR_QSPIEN	RCC_AHB3ENR_QSPIEN476,16233
#define RCC_AHB3ENR_FSMCEN	RCC_AHB3ENR_FSMCEN477,16271
#define RCC_AHB3ENR_FMCEN	RCC_AHB3ENR_FMCEN479,16367
#define RCC_APB1ENR_UART8EN	RCC_APB1ENR_UART8EN485,16481
#define RCC_APB1ENR_UART7EN	RCC_APB1ENR_UART7EN486,16521
#define RCC_APB1ENR_DACEN	RCC_APB1ENR_DACEN487,16561
#define RCC_APB1ENR_PWREN	RCC_APB1ENR_PWREN488,16599
#define RCC_APB1ENR_CAN2EN	RCC_APB1ENR_CAN2EN489,16637
#define RCC_APB1ENR_CAN1EN	RCC_APB1ENR_CAN1EN490,16676
#define RCC_APB1ENR_I2C3EN	RCC_APB1ENR_I2C3EN491,16715
#define RCC_APB1ENR_I2C2EN	RCC_APB1ENR_I2C2EN492,16754
#define RCC_APB1ENR_I2C1EN	RCC_APB1ENR_I2C1EN493,16793
#define RCC_APB1ENR_UART5EN	RCC_APB1ENR_UART5EN494,16832
#define RCC_APB1ENR_UART4EN	RCC_APB1ENR_UART4EN495,16872
#define RCC_APB1ENR_USART3EN	RCC_APB1ENR_USART3EN496,16912
#define RCC_APB1ENR_USART2EN	RCC_APB1ENR_USART2EN497,16953
#define RCC_APB1ENR_SPI3EN	RCC_APB1ENR_SPI3EN498,16994
#define RCC_APB1ENR_SPI2EN	RCC_APB1ENR_SPI2EN499,17033
#define RCC_APB1ENR_WWDGEN	RCC_APB1ENR_WWDGEN500,17072
#define RCC_APB1ENR_TIM14EN	RCC_APB1ENR_TIM14EN501,17111
#define RCC_APB1ENR_TIM13EN	RCC_APB1ENR_TIM13EN502,17150
#define RCC_APB1ENR_TIM12EN	RCC_APB1ENR_TIM12EN503,17189
#define RCC_APB1ENR_TIM7EN	RCC_APB1ENR_TIM7EN504,17228
#define RCC_APB1ENR_TIM6EN	RCC_APB1ENR_TIM6EN505,17266
#define RCC_APB1ENR_TIM5EN	RCC_APB1ENR_TIM5EN506,17304
#define RCC_APB1ENR_TIM4EN	RCC_APB1ENR_TIM4EN507,17342
#define RCC_APB1ENR_TIM3EN	RCC_APB1ENR_TIM3EN508,17380
#define RCC_APB1ENR_TIM2EN	RCC_APB1ENR_TIM2EN509,17418
#define RCC_APB2ENR_DSIEN	RCC_APB2ENR_DSIEN514,17525
#define RCC_APB2ENR_LTDCEN	RCC_APB2ENR_LTDCEN515,17563
#define RCC_APB2ENR_SAI1EN	RCC_APB2ENR_SAI1EN516,17602
#define RCC_APB2ENR_SPI6EN	RCC_APB2ENR_SPI6EN517,17641
#define RCC_APB2ENR_SPI5EN	RCC_APB2ENR_SPI5EN518,17680
#define RCC_APB2ENR_TIM11EN	RCC_APB2ENR_TIM11EN519,17719
#define RCC_APB2ENR_TIM10EN	RCC_APB2ENR_TIM10EN520,17759
#define RCC_APB2ENR_TIM9EN	RCC_APB2ENR_TIM9EN521,17799
#define RCC_APB2ENR_SYSCFGEN	RCC_APB2ENR_SYSCFGEN522,17838
#define RCC_APB2ENR_SPI4EN	RCC_APB2ENR_SPI4EN523,17879
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN524,17918
#define RCC_APB2ENR_SDIOEN	RCC_APB2ENR_SDIOEN525,17957
#define RCC_APB2ENR_ADC3EN	RCC_APB2ENR_ADC3EN526,17996
#define RCC_APB2ENR_ADC2EN	RCC_APB2ENR_ADC2EN527,18035
#define RCC_APB2ENR_ADC1EN	RCC_APB2ENR_ADC1EN528,18073
#define RCC_APB2ENR_USART6EN	RCC_APB2ENR_USART6EN529,18111
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN530,18151
#define RCC_APB2ENR_TIM8EN	RCC_APB2ENR_TIM8EN531,18191
#define RCC_APB2ENR_TIM1EN	RCC_APB2ENR_TIM1EN532,18229
#define RCC_AHB1LPENR_OTGHSULPILPEN	RCC_AHB1LPENR_OTGHSULPILPEN537,18358
#define RCC_AHB1LPENR_OTGHSLPEN	RCC_AHB1LPENR_OTGHSLPEN538,18405
#define RCC_AHB1LPENR_ETHMACPTPLPEN	RCC_AHB1LPENR_ETHMACPTPLPEN539,18449
#define RCC_AHB1LPENR_ETHMACRXLPEN	RCC_AHB1LPENR_ETHMACRXLPEN540,18496
#define RCC_AHB1LPENR_ETHMACTXLPEN	RCC_AHB1LPENR_ETHMACTXLPEN541,18542
#define RCC_AHB1LPENR_ETHMACLPEN	RCC_AHB1LPENR_ETHMACLPEN542,18588
#define RCC_AHB1LPENR_DMA2DLPEN	RCC_AHB1LPENR_DMA2DLPEN543,18632
#define RCC_AHB1LPENR_DMA2LPEN	RCC_AHB1LPENR_DMA2LPEN544,18676
#define RCC_AHB1LPENR_DMA1LPEN	RCC_AHB1LPENR_DMA1LPEN545,18719
#define RCC_AHB1LPENR_SRAM3LPEN	RCC_AHB1LPENR_SRAM3LPEN546,18762
#define RCC_AHB1LPENR_BKPSRAMLPEN	RCC_AHB1LPENR_BKPSRAMLPEN547,18806
#define RCC_AHB1LPENR_SRAM2LPEN	RCC_AHB1LPENR_SRAM2LPEN548,18851
#define RCC_AHB1LPENR_SRAM1LPEN	RCC_AHB1LPENR_SRAM1LPEN549,18895
#define RCC_AHB1LPENR_FLITFLPEN	RCC_AHB1LPENR_FLITFLPEN550,18939
#define RCC_AHB1LPENR_CRCLPEN	RCC_AHB1LPENR_CRCLPEN551,18983
#define RCC_AHB1LPENR_GPIOKLPEN	RCC_AHB1LPENR_GPIOKLPEN552,19025
#define RCC_AHB1LPENR_GPIOJLPEN	RCC_AHB1LPENR_GPIOJLPEN553,19069
#define RCC_AHB1LPENR_GPIOILPEN	RCC_AHB1LPENR_GPIOILPEN554,19112
#define RCC_AHB1LPENR_GPIOHLPEN	RCC_AHB1LPENR_GPIOHLPEN555,19155
#define RCC_AHB1LPENR_GPIOGLPEN	RCC_AHB1LPENR_GPIOGLPEN556,19198
#define RCC_AHB1LPENR_GPIOFLPEN	RCC_AHB1LPENR_GPIOFLPEN557,19241
#define RCC_AHB1LPENR_GPIOELPEN	RCC_AHB1LPENR_GPIOELPEN558,19284
#define RCC_AHB1LPENR_GPIODLPEN	RCC_AHB1LPENR_GPIODLPEN559,19327
#define RCC_AHB1LPENR_GPIOCLPEN	RCC_AHB1LPENR_GPIOCLPEN560,19370
#define RCC_AHB1LPENR_GPIOBLPEN	RCC_AHB1LPENR_GPIOBLPEN561,19413
#define RCC_AHB1LPENR_GPIOALPEN	RCC_AHB1LPENR_GPIOALPEN562,19456
#define RCC_AHB1LPENR_IOPKLPEN	RCC_AHB1LPENR_IOPKLPEN568,19619
#define RCC_AHB1LPENR_IOPJLPEN	RCC_AHB1LPENR_IOPJLPEN569,19674
#define RCC_AHB1LPENR_IOPILPEN	RCC_AHB1LPENR_IOPILPEN570,19729
#define RCC_AHB1LPENR_IOPHLPEN	RCC_AHB1LPENR_IOPHLPEN571,19784
#define RCC_AHB1LPENR_IOPGLPEN	RCC_AHB1LPENR_IOPGLPEN572,19839
#define RCC_AHB1LPENR_IOPFLPEN	RCC_AHB1LPENR_IOPFLPEN573,19894
#define RCC_AHB1LPENR_IOPELPEN	RCC_AHB1LPENR_IOPELPEN574,19949
#define RCC_AHB1LPENR_IOPDLPEN	RCC_AHB1LPENR_IOPDLPEN575,20004
#define RCC_AHB1LPENR_IOPCLPEN	RCC_AHB1LPENR_IOPCLPEN576,20059
#define RCC_AHB1LPENR_IOPBLPEN	RCC_AHB1LPENR_IOPBLPEN577,20114
#define RCC_AHB1LPENR_IOPALPEN	RCC_AHB1LPENR_IOPALPEN578,20169
#define RCC_AHB2LPENR_OTGFSLPEN	RCC_AHB2LPENR_OTGFSLPEN583,20315
#define RCC_AHB2LPENR_RNGLPEN	RCC_AHB2LPENR_RNGLPEN584,20358
#define RCC_AHB2LPENR_HASHLPEN	RCC_AHB2LPENR_HASHLPEN585,20399
#define RCC_AHB2LPENR_CRYPLPEN	RCC_AHB2LPENR_CRYPLPEN586,20441
#define RCC_AHB2LPENR_DCMILPEN	RCC_AHB2LPENR_DCMILPEN587,20483
#define RCC_AHB3LPENR_QSPIEN	RCC_AHB3LPENR_QSPIEN591,20608
#define RCC_AHB3LPENR_FSMCLPEN	RCC_AHB3LPENR_FSMCLPEN592,20648
#define RCC_AHB3LPENR_FMCLPEN	RCC_AHB3LPENR_FMCLPEN593,20690
#define RCC_APB1LPENR_UART8EN	RCC_APB1LPENR_UART8EN599,20888
#define RCC_APB1LPENR_UART7EN	RCC_APB1LPENR_UART7EN600,20930
#define RCC_APB1LPENR_DACLPEN	RCC_APB1LPENR_DACLPEN601,20972
#define RCC_APB1LPENR_PWRLPEN	RCC_APB1LPENR_PWRLPEN602,21014
#define RCC_APB1LPENR_CAN2LPEN	RCC_APB1LPENR_CAN2LPEN603,21056
#define RCC_APB1LPENR_CAN1LPEN	RCC_APB1LPENR_CAN1LPEN604,21099
#define RCC_APB1LPENR_I2C3LPEN	RCC_APB1LPENR_I2C3LPEN605,21142
#define RCC_APB1LPENR_I2C2LPEN	RCC_APB1LPENR_I2C2LPEN606,21185
#define RCC_APB1LPENR_I2C1LPEN	RCC_APB1LPENR_I2C1LPEN607,21228
#define RCC_APB1LPENR_UART5LPEN	RCC_APB1LPENR_UART5LPEN608,21271
#define RCC_APB1LPENR_UART4LPEN	RCC_APB1LPENR_UART4LPEN609,21315
#define RCC_APB1LPENR_USART3LPEN	RCC_APB1LPENR_USART3LPEN610,21359
#define RCC_APB1LPENR_USART2LPEN	RCC_APB1LPENR_USART2LPEN611,21403
#define RCC_APB1LPENR_SPI3LPEN	RCC_APB1LPENR_SPI3LPEN612,21447
#define RCC_APB1LPENR_SPI2LPEN	RCC_APB1LPENR_SPI2LPEN613,21490
#define RCC_APB1LPENR_WWDGLPEN	RCC_APB1LPENR_WWDGLPEN614,21533
#define RCC_APB1LPENR_TIM14LPEN	RCC_APB1LPENR_TIM14LPEN615,21576
#define RCC_APB1LPENR_TIM13LPEN	RCC_APB1LPENR_TIM13LPEN616,21619
#define RCC_APB1LPENR_TIM12LPEN	RCC_APB1LPENR_TIM12LPEN617,21662
#define RCC_APB1LPENR_TIM7LPEN	RCC_APB1LPENR_TIM7LPEN618,21705
#define RCC_APB1LPENR_TIM6LPEN	RCC_APB1LPENR_TIM6LPEN619,21747
#define RCC_APB1LPENR_TIM5LPEN	RCC_APB1LPENR_TIM5LPEN620,21789
#define RCC_APB1LPENR_TIM4LPEN	RCC_APB1LPENR_TIM4LPEN621,21831
#define RCC_APB1LPENR_TIM3LPEN	RCC_APB1LPENR_TIM3LPEN622,21873
#define RCC_APB1LPENR_TIM2LPEN	RCC_APB1LPENR_TIM2LPEN623,21915
#define RCC_APB2LPENR_DSILPEN	RCC_APB2LPENR_DSILPEN627,22040
#define RCC_APB2LPENR_LTDCLPEN	RCC_APB2LPENR_LTDCLPEN628,22082
#define RCC_APB2LPENR_SAI1LPEN	RCC_APB2LPENR_SAI1LPEN629,22125
#define RCC_APB2LPENR_SPI6LPEN	RCC_APB2LPENR_SPI6LPEN630,22168
#define RCC_APB2LPENR_SPI5LPEN	RCC_APB2LPENR_SPI5LPEN631,22211
#define RCC_APB2LPENR_TIM11LPEN	RCC_APB2LPENR_TIM11LPEN632,22254
#define RCC_APB2LPENR_TIM10LPEN	RCC_APB2LPENR_TIM10LPEN633,22298
#define RCC_APB2LPENR_TIM9LPEN	RCC_APB2LPENR_TIM9LPEN634,22342
#define RCC_APB2LPENR_SYSCFGLPEN	RCC_APB2LPENR_SYSCFGLPEN635,22385
#define RCC_APB2LPENR_SPI1LPEN	RCC_APB2LPENR_SPI1LPEN636,22429
#define RCC_APB2LPENR_SDIOLPEN	RCC_APB2LPENR_SDIOLPEN637,22472
#define RCC_APB2LPENR_ADC3LPEN	RCC_APB2LPENR_ADC3LPEN638,22515
#define RCC_APB2LPENR_ADC2LPEN	RCC_APB2LPENR_ADC2LPEN639,22558
#define RCC_APB2LPENR_ADC1LPEN	RCC_APB2LPENR_ADC1LPEN640,22600
#define RCC_APB2LPENR_USART6LPEN	RCC_APB2LPENR_USART6LPEN641,22642
#define RCC_APB2LPENR_USART1LPEN	RCC_APB2LPENR_USART1LPEN642,22685
#define RCC_APB2LPENR_TIM8LPEN	RCC_APB2LPENR_TIM8LPEN643,22728
#define RCC_APB2LPENR_TIM1LPEN	RCC_APB2LPENR_TIM1LPEN644,22770
#define RCC_BDCR_BDRST	RCC_BDCR_BDRST651,22946
#define RCC_BDCR_RTCEN	RCC_BDCR_RTCEN652,22982
#define RCC_BDCR_RTCSEL_SHIFT	RCC_BDCR_RTCSEL_SHIFT654,23046
#define RCC_BDCR_RTCSEL_MASK	RCC_BDCR_RTCSEL_MASK655,23080
#define RCC_BDCR_RTCSEL_NONE	RCC_BDCR_RTCSEL_NONE656,23115
#define RCC_BDCR_RTCSEL_LSE	RCC_BDCR_RTCSEL_LSE657,23148
#define RCC_BDCR_RTCSEL_LSI	RCC_BDCR_RTCSEL_LSI658,23180
#define RCC_BDCR_RTCSEL_HSE	RCC_BDCR_RTCSEL_HSE659,23212
#define RCC_BDCR_LSEMOD	RCC_BDCR_LSEMOD660,23244
#define RCC_BDCR_LSEBYP	RCC_BDCR_LSEBYP661,23280
#define RCC_BDCR_LSERDY	RCC_BDCR_LSERDY662,23316
#define RCC_BDCR_LSEON	RCC_BDCR_LSEON663,23352
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF670,23522
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF671,23559
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF672,23596
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF673,23633
#define RCC_CSR_PORRSTF	RCC_CSR_PORRSTF674,23670
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF675,23707
#define RCC_CSR_BORRSTF	RCC_CSR_BORRSTF676,23744
#define RCC_CSR_RMVF	RCC_CSR_RMVF677,23781
#define RCC_CSR_RESET_FLAGS	RCC_CSR_RESET_FLAGS678,23815
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY681,23978
#define RCC_CSR_LSION	RCC_CSR_LSION682,24013
#define RCC_SSCGR_SSCGEN	RCC_SSCGR_SSCGEN691,24263
#define RCC_SSCGR_SPREADSEL	RCC_SSCGR_SPREADSEL692,24300
#define RCC_SSCGR_INCSTEP_SHIFT	RCC_SSCGR_INCSTEP_SHIFT694,24372
#define RCC_SSCGR_INCSTEP_MASK	RCC_SSCGR_INCSTEP_MASK695,24409
#define RCC_SSCGR_MODPER_SHIFT	RCC_SSCGR_MODPER_SHIFT697,24479
#define RCC_SSCGR_MODPER_MASK	RCC_SSCGR_MODPER_MASK698,24514
#define RCC_PLLI2SCFGR_PLLI2SR_SHIFT	RCC_PLLI2SCFGR_PLLI2SR_SHIFT708,24822
#define RCC_PLLI2SCFGR_PLLI2SR_MASK	RCC_PLLI2SCFGR_PLLI2SR_MASK709,24863
#define RCC_PLLI2SCFGR_PLLI2SQ_SHIFT	RCC_PLLI2SCFGR_PLLI2SQ_SHIFT711,24940
#define RCC_PLLI2SCFGR_PLLI2SQ_MASK	RCC_PLLI2SCFGR_PLLI2SQ_MASK712,24981
#define RCC_PLLI2SCFGR_PLLI2SN_SHIFT	RCC_PLLI2SCFGR_PLLI2SN_SHIFT714,25058
#define RCC_PLLI2SCFGR_PLLI2SN_MASK	RCC_PLLI2SCFGR_PLLI2SN_MASK715,25098
#define RCC_PLLSAICFGR_PLLSAIR_SHIFT	RCC_PLLSAICFGR_PLLSAIR_SHIFT720,25260
#define RCC_PLLSAICFGR_PLLSAIR_MASK	RCC_PLLSAICFGR_PLLSAIR_MASK721,25301
#define RCC_PLLSAICFGR_PLLSAIQ_SHIFT	RCC_PLLSAICFGR_PLLSAIQ_SHIFT724,25380
#define RCC_PLLSAICFGR_PLLSAIQ_MASK	RCC_PLLSAICFGR_PLLSAIQ_MASK725,25421
#define RCC_PLLSAICFGR_PLLSAIP_SHIFT	RCC_PLLSAICFGR_PLLSAIP_SHIFT728,25500
#define RCC_PLLSAICFGR_PLLSAIP_MASK	RCC_PLLSAICFGR_PLLSAIP_MASK729,25541
#define RCC_PLLSAICFGR_PLLSAIP_DIV2	RCC_PLLSAICFGR_PLLSAIP_DIV2733,25671
#define RCC_PLLSAICFGR_PLLSAIP_DIV4	RCC_PLLSAICFGR_PLLSAIP_DIV4734,25712
#define RCC_PLLSAICFGR_PLLSAIP_DIV6	RCC_PLLSAICFGR_PLLSAIP_DIV6735,25753
#define RCC_PLLSAICFGR_PLLSAIP_DIV8	RCC_PLLSAICFGR_PLLSAIP_DIV8736,25794
#define RCC_PLLSAICFGR_PLLSAIN_SHIFT	RCC_PLLSAICFGR_PLLSAIN_SHIFT740,25880
#define RCC_PLLSAICFGR_PLLSAIN_MASK	RCC_PLLSAICFGR_PLLSAIN_MASK741,25920
#define RCC_DCKCFGR_DSISEL	RCC_DCKCFGR_DSISEL745,26045
#define RCC_DCKCFGR_SDMMCSEL	RCC_DCKCFGR_SDMMCSEL746,26084
#define RCC_DCKCFGR_48MSEL	RCC_DCKCFGR_48MSEL747,26125
#define RCC_DCKCFGR_TIMPRE	RCC_DCKCFGR_TIMPRE748,26164
#define RCC_DCKCFGR_SAI1BSRC_SHIFT	RCC_DCKCFGR_SAI1BSRC_SHIFT750,26204
#define RCC_DCKCFGR_SAI1BSRC_MASK	RCC_DCKCFGR_SAI1BSRC_MASK751,26243
#define RCC_DCKCFGR_SAI1ASRC_SHIFT	RCC_DCKCFGR_SAI1ASRC_SHIFT753,26283
#define RCC_DCKCFGR_SAI1ASRC_MASK	RCC_DCKCFGR_SAI1ASRC_MASK754,26322
#define RCC_DCKCFGR_SAI1SRC_SAIQ	RCC_DCKCFGR_SAI1SRC_SAIQ757,26404
#define RCC_DCKCFGR_SAI1SRC_I2SQ	RCC_DCKCFGR_SAI1SRC_I2SQ758,26442
#define RCC_DCKCFGR_SAI1SRC_ALT	RCC_DCKCFGR_SAI1SRC_ALT759,26480
#define RCC_DCKCFGR_SAI1SRC_ERROR	RCC_DCKCFGR_SAI1SRC_ERROR760,26518
#define RCC_DCKCFGR_PLLSAIDIVR_SHIFT	RCC_DCKCFGR_PLLSAIDIVR_SHIFT762,26558
#define RCC_DCKCFGR_PLLSAIDIVR_MASK	RCC_DCKCFGR_PLLSAIDIVR_MASK763,26599
#define RCC_DCKCFGR_PLLSAIDIVR_DIVR_2	RCC_DCKCFGR_PLLSAIDIVR_DIVR_2764,26640
#define RCC_DCKCFGR_PLLSAIDIVR_DIVR_4	RCC_DCKCFGR_PLLSAIDIVR_DIVR_4765,26683
#define RCC_DCKCFGR_PLLSAIDIVR_DIVR_8	RCC_DCKCFGR_PLLSAIDIVR_DIVR_8766,26726
#define RCC_DCKCFGR_PLLSAIDIVR_DIVR_16	RCC_DCKCFGR_PLLSAIDIVR_DIVR_16767,26769
#define RCC_DCKCFGR_PLLSAIDIVQ_SHIFT	RCC_DCKCFGR_PLLSAIDIVQ_SHIFT769,26814
#define RCC_DCKCFGR_PLLSAIDIVQ_MASK	RCC_DCKCFGR_PLLSAIDIVQ_MASK770,26854
#define RCC_DCKCFGR_PLLI2SDIVQ_SHIFT	RCC_DCKCFGR_PLLI2SDIVQ_SHIFT772,26897
#define RCC_DCKCFGR_PLLI2SDIVQ_MASK	RCC_DCKCFGR_PLLI2SDIVQ_MASK773,26937
#define RCC_CKGATENR_EVTCL_CKEN	RCC_CKGATENR_EVTCL_CKEN780,27149
#define RCC_CKGATENR_RCC_CKEN	RCC_CKGATENR_RCC_CKEN781,27190
#define RCC_CKGATENR_FLITF_CKEN	RCC_CKGATENR_FLITF_CKEN782,27229
#define RCC_CKGATENR_SRAM_CKEN	RCC_CKGATENR_SRAM_CKEN783,27270
#define RCC_CKGATENR_SPARE_CKEN	RCC_CKGATENR_SPARE_CKEN784,27310
#define RCC_CKGATENR_CM4DBG_CKEN	RCC_CKGATENR_CM4DBG_CKEN785,27351
#define RCC_CKGATENR_AHB2APB2_CKEN	RCC_CKGATENR_AHB2APB2_CKEN786,27392
#define RCC_CKGATENR_AHB2APB1_CKEN	RCC_CKGATENR_AHB2APB1_CKEN787,27435
enum rcc_clock_3v3 {rcc_clock_3v3797,27756
	RCC_CLOCK_3V3_84MHZ,RCC_CLOCK_3V3_84MHZ798,27777
	RCC_CLOCK_3V3_96MHZ,RCC_CLOCK_3V3_96MHZ799,27799
	RCC_CLOCK_3V3_168MHZ,RCC_CLOCK_3V3_168MHZ800,27821
	RCC_CLOCK_3V3_180MHZ,RCC_CLOCK_3V3_180MHZ801,27844
	RCC_CLOCK_3V3_ENDRCC_CLOCK_3V3_END802,27867
struct rcc_clock_scale {rcc_clock_scale805,27890
	uint8_t pllm;pllm806,27915
	uint16_t plln;plln807,27930
	uint8_t pllp;pllp808,27946
	uint8_t pllq;pllq809,27961
	uint8_t pllr;pllr810,27976
	uint8_t pll_source;pll_source811,27991
	uint32_t flash_config;flash_config812,28012
	uint8_t hpre;hpre813,28036
	uint8_t ppre1;ppre1814,28051
	uint8_t ppre2;ppre2815,28067
	enum pwr_vos_scale voltage_scale;voltage_scale816,28083
	uint32_t ahb_frequency;ahb_frequency817,28118
	uint32_t apb1_frequency;apb1_frequency818,28143
	uint32_t apb2_frequency;apb2_frequency819,28169
enum rcc_osc {rcc_osc828,28567
	RCC_PLL,RCC_PLL829,28582
	RCC_PLLSAI,RCC_PLLSAI830,28592
	RCC_PLLI2S,RCC_PLLI2S831,28605
	RCC_HSE,RCC_HSE832,28618
	RCC_HSI,RCC_HSI833,28628
	RCC_LSE,RCC_LSE834,28638
	RCC_LSIRCC_LSI835,28648
#define _REG_BIT(_REG_BIT838,28661
enum rcc_periph_clken {rcc_periph_clken840,28715
	RCC_GPIOA	= _REG_BIT(0x30, 0),RCC_GPIOA842,28762
	RCC_GPIOB	= _REG_BIT(0x30, 1),RCC_GPIOB843,28794
	RCC_GPIOC	= _REG_BIT(0x30, 2),RCC_GPIOC844,28826
	RCC_GPIOD	= _REG_BIT(0x30, 3),RCC_GPIOD845,28858
	RCC_GPIOE	= _REG_BIT(0x30, 4),RCC_GPIOE846,28890
	RCC_GPIOF	= _REG_BIT(0x30, 5),RCC_GPIOF847,28922
	RCC_GPIOG	= _REG_BIT(0x30, 6),RCC_GPIOG848,28954
	RCC_GPIOH	= _REG_BIT(0x30, 7),RCC_GPIOH849,28986
	RCC_GPIOI	= _REG_BIT(0x30, 8),RCC_GPIOI850,29018
	RCC_GPIOJ	= _REG_BIT(0x30, 9),RCC_GPIOJ851,29050
	RCC_GPIOK	= _REG_BIT(0x30, 10),RCC_GPIOK852,29082
	RCC_CRC		= _REG_BIT(0x30, 12),RCC_CRC853,29115
	RCC_BKPSRAM	= _REG_BIT(0x30, 18),RCC_BKPSRAM854,29147
	RCC_CCMDATARAM	= _REG_BIT(0x30, 20),RCC_CCMDATARAM855,29182
	RCC_DMA1	= _REG_BIT(0x30, 21),RCC_DMA1856,29220
	RCC_DMA2	= _REG_BIT(0x30, 22),RCC_DMA2857,29252
	RCC_DMA2D	= _REG_BIT(0x30, 23),RCC_DMA2D858,29284
	RCC_ETHMAC	= _REG_BIT(0x30, 25),RCC_ETHMAC859,29317
	RCC_ETHMACTX	= _REG_BIT(0x30, 26),RCC_ETHMACTX860,29351
	RCC_ETHMACRX	= _REG_BIT(0x30, 27),RCC_ETHMACRX861,29387
	RCC_ETHMACPTP	= _REG_BIT(0x30, 28),RCC_ETHMACPTP862,29423
	RCC_OTGHS	= _REG_BIT(0x30, 29),RCC_OTGHS863,29460
	RCC_OTGHSULPI	= _REG_BIT(0x30, 30),RCC_OTGHSULPI864,29493
	RCC_DCMI	= _REG_BIT(0x34, 0),RCC_DCMI867,29555
	RCC_CRYP	= _REG_BIT(0x34, 4),RCC_CRYP868,29586
	RCC_HASH	= _REG_BIT(0x34, 5),RCC_HASH869,29617
	RCC_RNG		= _REG_BIT(0x34, 6),RCC_RNG870,29648
	RCC_OTGFS	= _REG_BIT(0x34, 7),RCC_OTGFS871,29679
	RCC_FSMC	= _REG_BIT(0x38, 0),RCC_FSMC874,29736
	RCC_FMC		= _REG_BIT(0x38, 0),RCC_FMC875,29767
	RCC_QUADSPI	= _REG_BIT(0x38, 1),RCC_QUADSPI876,29798
	RCC_TIM2	= _REG_BIT(0x40, 0),RCC_TIM2879,29856
	RCC_TIM3	= _REG_BIT(0x40, 1),RCC_TIM3880,29887
	RCC_TIM4	= _REG_BIT(0x40, 2),RCC_TIM4881,29918
	RCC_TIM5	= _REG_BIT(0x40, 3),RCC_TIM5882,29949
	RCC_TIM6	= _REG_BIT(0x40, 4),RCC_TIM6883,29980
	RCC_TIM7	= _REG_BIT(0x40, 5),RCC_TIM7884,30011
	RCC_TIM12	= _REG_BIT(0x40, 6),RCC_TIM12885,30042
	RCC_TIM13	= _REG_BIT(0x40, 7),RCC_TIM13886,30074
	RCC_TIM14	= _REG_BIT(0x40, 8),RCC_TIM14887,30106
	RCC_WWDG	= _REG_BIT(0x40, 11),RCC_WWDG888,30138
	RCC_SPI2	= _REG_BIT(0x40, 14),RCC_SPI2889,30170
	RCC_SPI3	= _REG_BIT(0x40, 15),RCC_SPI3890,30202
	RCC_USART2	= _REG_BIT(0x40, 17),RCC_USART2891,30234
	RCC_USART3	= _REG_BIT(0x40, 18),RCC_USART3892,30268
	RCC_UART4	= _REG_BIT(0x40, 19),RCC_UART4893,30302
	RCC_UART5	= _REG_BIT(0x40, 20),RCC_UART5894,30335
	RCC_I2C1	= _REG_BIT(0x40, 21),RCC_I2C1895,30368
	RCC_I2C2	= _REG_BIT(0x40, 22),RCC_I2C2896,30400
	RCC_I2C3	= _REG_BIT(0x40, 23),RCC_I2C3897,30432
	RCC_CAN1	= _REG_BIT(0x40, 25),RCC_CAN1898,30464
	RCC_CAN2	= _REG_BIT(0x40, 26),RCC_CAN2899,30496
	RCC_PWR		= _REG_BIT(0x40, 28),RCC_PWR900,30528
	RCC_DAC		= _REG_BIT(0x40, 29),RCC_DAC901,30560
	RCC_UART7	= _REG_BIT(0x40, 30),/* F2xx, F3xx */RCC_UART7902,30592
	RCC_UART8	= _REG_BIT(0x40, 31),/* F2xx, F3xx */RCC_UART8903,30641
	RCC_TIM1	= _REG_BIT(0x44, 0),RCC_TIM1906,30715
	RCC_TIM8	= _REG_BIT(0x44, 1),RCC_TIM8907,30746
	RCC_USART1	= _REG_BIT(0x44, 4),RCC_USART1908,30777
	RCC_USART6	= _REG_BIT(0x44, 5),RCC_USART6909,30810
	RCC_ADC1	= _REG_BIT(0x44, 8),RCC_ADC1910,30843
	RCC_ADC2	= _REG_BIT(0x44, 9),RCC_ADC2911,30874
	RCC_ADC3	= _REG_BIT(0x44, 10),RCC_ADC3912,30905
	RCC_SDIO	= _REG_BIT(0x44, 11),RCC_SDIO913,30937
	RCC_SPI1	= _REG_BIT(0x44, 12),RCC_SPI1914,30969
	RCC_SPI4	= _REG_BIT(0x44, 13),/* F2xx, F3xx */RCC_SPI4915,31001
	RCC_SYSCFG	= _REG_BIT(0x44, 14),RCC_SYSCFG916,31049
	RCC_TIM9	= _REG_BIT(0x44, 16),RCC_TIM9917,31083
	RCC_TIM10	= _REG_BIT(0x44, 17),RCC_TIM10918,31115
	RCC_TIM11	= _REG_BIT(0x44, 18),RCC_TIM11919,31148
	RCC_SPI5	= _REG_BIT(0x44, 20),/* F2xx, F3xx */RCC_SPI5920,31181
	RCC_SPI6	= _REG_BIT(0x44, 21),/* F2xx, F3xx */RCC_SPI6921,31229
	RCC_SAI1EN	= _REG_BIT(0x44, 22),/* F42x, F43x */RCC_SAI1EN922,31277
	RCC_LTDC	= _REG_BIT(0x44, 26),/* F42x, F43x */RCC_LTDC923,31327
	RCC_DSI		= _REG_BIT(0x44, 27),/* F4x9, F4x9 */RCC_DSI924,31375
	RCC_RTC		= _REG_BIT(0x70, 15),RCC_RTC928,31437
	SCC_GPIOA	= _REG_BIT(0x50, 0),SCC_GPIOA931,31493
	SCC_GPIOB	= _REG_BIT(0x50, 1),SCC_GPIOB932,31525
	SCC_GPIOC	= _REG_BIT(0x50, 2),SCC_GPIOC933,31557
	SCC_GPIOD	= _REG_BIT(0x50, 3),SCC_GPIOD934,31589
	SCC_GPIOE	= _REG_BIT(0x50, 4),SCC_GPIOE935,31621
	SCC_GPIOF	= _REG_BIT(0x50, 5),SCC_GPIOF936,31653
	SCC_GPIOG	= _REG_BIT(0x50, 6),SCC_GPIOG937,31685
	SCC_GPIOH	= _REG_BIT(0x50, 7),SCC_GPIOH938,31717
	SCC_GPIOI	= _REG_BIT(0x50, 8),SCC_GPIOI939,31749
	SCC_GPIOJ	= _REG_BIT(0x50, 9),SCC_GPIOJ940,31781
	SCC_GPIOK	= _REG_BIT(0x50, 10),SCC_GPIOK941,31813
	SCC_CRC		= _REG_BIT(0x50, 12),SCC_CRC942,31846
	SCC_FLTIF	= _REG_BIT(0x50, 15),SCC_FLTIF943,31878
	SCC_SRAM1	= _REG_BIT(0x50, 16),SCC_SRAM1944,31911
	SCC_SRAM2	= _REG_BIT(0x50, 17),SCC_SRAM2945,31944
	SCC_BKPSRAM	= _REG_BIT(0x50, 18),SCC_BKPSRAM946,31977
	SCC_SRAM3	= _REG_BIT(0x50, 19),/* F2xx, F3xx */SCC_SRAM3947,32012
	SCC_DMA1	= _REG_BIT(0x50, 21),SCC_DMA1948,32061
	SCC_DMA2	= _REG_BIT(0x50, 22),SCC_DMA2949,32093
	SCC_DMA2D	= _REG_BIT(0x50, 23), /* F4x9 */SCC_DMA2D950,32125
	SCC_ETHMAC	= _REG_BIT(0x50, 25),SCC_ETHMAC951,32169
	SCC_ETHMACTX	= _REG_BIT(0x50, 26),SCC_ETHMACTX952,32203
	SCC_ETHMACRX	= _REG_BIT(0x50, 27),SCC_ETHMACRX953,32239
	SCC_ETHMACPTP	= _REG_BIT(0x50, 28),SCC_ETHMACPTP954,32275
	SCC_OTGHS	= _REG_BIT(0x50, 29),SCC_OTGHS955,32312
	SCC_OTGHSULPI	= _REG_BIT(0x50, 30),SCC_OTGHSULPI956,32345
	SCC_DCMI	= _REG_BIT(0x54, 0),SCC_DCMI959,32407
	SCC_CRYP	= _REG_BIT(0x54, 4),SCC_CRYP960,32438
	SCC_HASH	= _REG_BIT(0x54, 5),SCC_HASH961,32469
	SCC_RNG		= _REG_BIT(0x54, 6),SCC_RNG962,32500
	SCC_OTGFS	= _REG_BIT(0x54, 7),SCC_OTGFS963,32531
	SCC_QSPIC	= _REG_BIT(0x58, 1),SCC_QSPIC966,32588
	SCC_FMC		= _REG_BIT(0x58, 0),SCC_FMC967,32620
	SCC_FSMC	= _REG_BIT(0x58, 0),SCC_FSMC968,32651
	SCC_TIM2	= _REG_BIT(0x60, 0),SCC_TIM2971,32706
	SCC_TIM3	= _REG_BIT(0x60, 1),SCC_TIM3972,32737
	SCC_TIM4	= _REG_BIT(0x60, 2),SCC_TIM4973,32768
	SCC_TIM5	= _REG_BIT(0x60, 3),SCC_TIM5974,32799
	SCC_TIM6	= _REG_BIT(0x60, 4),SCC_TIM6975,32830
	SCC_TIM7	= _REG_BIT(0x60, 5),SCC_TIM7976,32861
	SCC_TIM12	= _REG_BIT(0x60, 6),SCC_TIM12977,32892
	SCC_TIM13	= _REG_BIT(0x60, 7),SCC_TIM13978,32924
	SCC_TIM14	= _REG_BIT(0x60, 8),SCC_TIM14979,32956
	SCC_WWDG	= _REG_BIT(0x60, 11),SCC_WWDG980,32988
	SCC_SPI2	= _REG_BIT(0x60, 14),SCC_SPI2981,33020
	SCC_SPI3	= _REG_BIT(0x60, 15),SCC_SPI3982,33052
	SCC_USART2	= _REG_BIT(0x60, 17),SCC_USART2983,33084
	SCC_USART3	= _REG_BIT(0x60, 18),SCC_USART3984,33118
	SCC_UART4	= _REG_BIT(0x60, 19),SCC_UART4985,33152
	SCC_UART5	= _REG_BIT(0x60, 20),SCC_UART5986,33185
	SCC_I2C1	= _REG_BIT(0x60, 21),SCC_I2C1987,33218
	SCC_I2C2	= _REG_BIT(0x60, 22),SCC_I2C2988,33250
	SCC_I2C3	= _REG_BIT(0x60, 23),SCC_I2C3989,33282
	SCC_CAN1	= _REG_BIT(0x60, 25),SCC_CAN1990,33314
	SCC_CAN2	= _REG_BIT(0x60, 26),SCC_CAN2991,33346
	SCC_PWR		= _REG_BIT(0x60, 28),SCC_PWR992,33378
	SCC_DAC		= _REG_BIT(0x60, 29),SCC_DAC993,33410
	SCC_UART7	= _REG_BIT(0x60, 30),/* F2xx, F3xx */SCC_UART7994,33442
	SCC_UART8	= _REG_BIT(0x60, 31),/* F2xx, F3xx */SCC_UART8995,33491
	SCC_TIM1	= _REG_BIT(0x64, 0),SCC_TIM1998,33565
	SCC_TIM8	= _REG_BIT(0x64, 1),SCC_TIM8999,33596
	SCC_USART1	= _REG_BIT(0x64, 4),SCC_USART11000,33627
	SCC_USART6	= _REG_BIT(0x64, 5),SCC_USART61001,33660
	SCC_ADC1	= _REG_BIT(0x64, 8),SCC_ADC11002,33693
	SCC_ADC2	= _REG_BIT(0x64, 9),SCC_ADC21003,33724
	SCC_ADC3	= _REG_BIT(0x64, 10),SCC_ADC31004,33755
	SCC_SDIO	= _REG_BIT(0x64, 11),SCC_SDIO1005,33787
	SCC_SPI1	= _REG_BIT(0x64, 12),SCC_SPI11006,33819
	SCC_SPI4	= _REG_BIT(0x64, 13),/* F2xx, F3xx */SCC_SPI41007,33851
	SCC_SYSCFG	= _REG_BIT(0x64, 14),SCC_SYSCFG1008,33899
	SCC_TIM9	= _REG_BIT(0x64, 16),SCC_TIM91009,33933
	SCC_TIM10	= _REG_BIT(0x64, 17),SCC_TIM101010,33965
	SCC_TIM11	= _REG_BIT(0x64, 18),SCC_TIM111011,33998
	SCC_SPI5	= _REG_BIT(0x64, 20),/* F2xx, F3xx */SCC_SPI51012,34031
	SCC_SPI6	= _REG_BIT(0x64, 21),/* F2xx, F3xx */SCC_SPI61013,34079
	SCC_SAI1	= _REG_BIT(0x64, 22),/* F4x9 */SCC_SAI11014,34127
	SCC_LTDC	= _REG_BIT(0x64, 26),/* F4x9 */SCC_LTDC1015,34169
	SCC_DSI		= _REG_BIT(0x64, 27),/* F4x9 */SCC_DSI1016,34211
enum rcc_periph_rst {rcc_periph_rst1019,34257
	RST_GPIOA	= _REG_BIT(0x10, 0),RST_GPIOA1021,34302
	RST_GPIOB	= _REG_BIT(0x10, 1),RST_GPIOB1022,34334
	RST_GPIOC	= _REG_BIT(0x10, 2),RST_GPIOC1023,34366
	RST_GPIOD	= _REG_BIT(0x10, 3),RST_GPIOD1024,34398
	RST_GPIOE	= _REG_BIT(0x10, 4),RST_GPIOE1025,34430
	RST_GPIOF	= _REG_BIT(0x10, 5),RST_GPIOF1026,34462
	RST_GPIOG	= _REG_BIT(0x10, 6),RST_GPIOG1027,34494
	RST_GPIOH	= _REG_BIT(0x10, 7),RST_GPIOH1028,34526
	RST_GPIOI	= _REG_BIT(0x10, 8),RST_GPIOI1029,34558
	RST_GPIOJ	= _REG_BIT(0x10, 9),RST_GPIOJ1030,34590
	RST_GPIOK	= _REG_BIT(0x10, 10),RST_GPIOK1031,34622
	RST_CRC		= _REG_BIT(0x10, 12),RST_CRC1032,34655
	RST_DMA1	= _REG_BIT(0x10, 21),RST_DMA11033,34687
	RST_DMA2	= _REG_BIT(0x10, 22),RST_DMA21034,34719
	RST_DMA2D	= _REG_BIT(0x10, 23),RST_DMA2D1035,34751
	RST_ETHMAC	= _REG_BIT(0x10, 25),RST_ETHMAC1036,34784
	RST_OTGHS	= _REG_BIT(0x10, 29),RST_OTGHS1037,34818
	RST_DCMI	= _REG_BIT(0x14, 0),RST_DCMI1040,34876
	RST_CRYP	= _REG_BIT(0x14, 4),RST_CRYP1041,34907
	RST_HASH	= _REG_BIT(0x14, 5),RST_HASH1042,34938
	RST_RNG		= _REG_BIT(0x14, 6),RST_RNG1043,34969
	RST_OTGFS	= _REG_BIT(0x14, 7),RST_OTGFS1044,35000
	RST_QSPI	= _REG_BIT(0x18, 1), /* F4x9 */RST_QSPI1047,35057
	RST_FSMC	= _REG_BIT(0x18, 0),RST_FSMC1048,35099
	RST_FMC		= _REG_BIT(0x18, 0), /* F4x9 */RST_FMC1049,35130
	RST_TIM2	= _REG_BIT(0x20, 0),RST_TIM21052,35196
	RST_TIM3	= _REG_BIT(0x20, 1),RST_TIM31053,35227
	RST_TIM4	= _REG_BIT(0x20, 2),RST_TIM41054,35258
	RST_TIM5	= _REG_BIT(0x20, 3),RST_TIM51055,35289
	RST_TIM6	= _REG_BIT(0x20, 4),RST_TIM61056,35320
	RST_TIM7	= _REG_BIT(0x20, 5),RST_TIM71057,35351
	RST_TIM12	= _REG_BIT(0x20, 6),RST_TIM121058,35382
	RST_TIM13	= _REG_BIT(0x20, 7),RST_TIM131059,35414
	RST_TIM14	= _REG_BIT(0x20, 8),RST_TIM141060,35446
	RST_WWDG	= _REG_BIT(0x20, 11),RST_WWDG1061,35478
	RST_SPI2	= _REG_BIT(0x20, 14),RST_SPI21062,35510
	RST_SPI3	= _REG_BIT(0x20, 15),RST_SPI31063,35542
	RST_USART2	= _REG_BIT(0x20, 17),RST_USART21064,35574
	RST_USART3	= _REG_BIT(0x20, 18),RST_USART31065,35608
	RST_UART4	= _REG_BIT(0x20, 19),RST_UART41066,35642
	RST_UART5	= _REG_BIT(0x20, 20),RST_UART51067,35675
	RST_I2C1	= _REG_BIT(0x20, 21),RST_I2C11068,35708
	RST_I2C2	= _REG_BIT(0x20, 22),RST_I2C21069,35740
	RST_I2C3	= _REG_BIT(0x20, 23),RST_I2C31070,35772
	RST_CAN1	= _REG_BIT(0x20, 25),RST_CAN11071,35804
	RST_CAN2	= _REG_BIT(0x20, 26),RST_CAN21072,35836
	RST_PWR		= _REG_BIT(0x20, 28),RST_PWR1073,35868
	RST_DAC		= _REG_BIT(0x20, 29),RST_DAC1074,35900
	RST_UART7	= _REG_BIT(0x20, 30),/* F2xx, F3xx */RST_UART71075,35932
	RST_UART8	= _REG_BIT(0x20, 31),/* F2xx, F3xx */RST_UART81076,35981
	RST_TIM1	= _REG_BIT(0x24, 0),RST_TIM11079,36055
	RST_TIM8	= _REG_BIT(0x24, 1),RST_TIM81080,36086
	RST_USART1	= _REG_BIT(0x24, 4),RST_USART11081,36117
	RST_USART6	= _REG_BIT(0x24, 5),RST_USART61082,36150
	RST_ADC		= _REG_BIT(0x24, 8),RST_ADC1083,36183
	RST_SDIO	= _REG_BIT(0x24, 11),RST_SDIO1084,36214
	RST_SPI1	= _REG_BIT(0x24, 12),RST_SPI11085,36246
	RST_SPI4	= _REG_BIT(0x24, 13),/* F2xx, F3xx */RST_SPI41086,36278
	RST_SYSCFG	= _REG_BIT(0x24, 14),RST_SYSCFG1087,36326
	RST_TIM9	= _REG_BIT(0x24, 16),RST_TIM91088,36360
	RST_TIM10	= _REG_BIT(0x24, 17),RST_TIM101089,36392
	RST_TIM11	= _REG_BIT(0x24, 18),RST_TIM111090,36425
	RST_SPI5	= _REG_BIT(0x24, 20),/* F2xx, F3xx */RST_SPI51091,36458
	RST_SPI6	= _REG_BIT(0x24, 21),/* F2xx, F3xx */RST_SPI61092,36506
	RST_SAI1RST	= _REG_BIT(0x24, 22),/* F42x, F43x */RST_SAI1RST1093,36554
	RST_LTDC	= _REG_BIT(0x24, 26),/* F42x, F43x */RST_LTDC1094,36605
	RST_DSI		= _REG_BIT(0x24, 27),/* F42x, F43x */RST_DSI1095,36653
	RST_BDCR	= _REG_BIT(0x70, 16),/* BDCR[16] */RST_BDCR1098,36731

../../../../libopencm3/include/libopencm3/stm32/f4/dcmi.h,52
#define LIBOPENCM3_DCMI_HLIBOPENCM3_DCMI_H36,1064

../../../../libopencm3/include/libopencm3/stm32/f4/iwdg.h,52
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H34,1045

../../../../libopencm3/include/libopencm3/stm32/f4/rtc.h,49
#define LIBOPENCM3_RTC_HLIBOPENCM3_RTC_H32,964

../../../../libopencm3/include/libopencm3/stm32/f4/dsi.h,69
#define LIBOPENCM3_STM32_F4_DSI_H_LIBOPENCM3_STM32_F4_DSI_H_25,960

../../../../libopencm3/include/libopencm3/stm32/f4/exti.h,52
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H37,1164

../../../../libopencm3/include/libopencm3/stm32/f4/i2c.h,350
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H32,965
#define I2C_FLTR(I2C_FLTR42,1165
#define I2C1_FLTR	I2C1_FLTR43,1219
#define I2C2_FLTR	I2C2_FLTR44,1254
#define I2C3_FLTR	I2C3_FLTR45,1289
#define I2C_FLTR_DNF_MASK	I2C_FLTR_DNF_MASK53,1566
#define I2C_FLTR_DNF_SHIFT	I2C_FLTR_DNF_SHIFT54,1596
#define I2C_FLTR_ANOFF	I2C_FLTR_ANOFF60,1720

../../../../libopencm3/include/libopencm3/stm32/f4/doc-stm32f4.h,0

../../../../libopencm3/include/libopencm3/stm32/f4/timer.h,0

../../../../libopencm3/include/libopencm3/stm32/f4/gpio.h,51
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H32,979

../../../../libopencm3/include/libopencm3/stm32/f4/crc.h,50
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H34,1041

../../../../libopencm3/include/libopencm3/stm32/f4/crypto.h,944
#define LIBOPENCM3_CRYPTO_HLIBOPENCM3_CRYPTO_H32,1009
#define CRYP_CSGCMCCMR(CRYP_CSGCMCCMR48,1446
#define CRYP_CSGCMR(CRYP_CSGCMR51,1569
#define CRYP_CR_GCM_CMPH_SHIFT	CRYP_CR_GCM_CMPH_SHIFT58,1797
#define CRYP_CR_GCM_CMPH	CRYP_CR_GCM_CMPH59,1832
#define CRYP_CR_GCM_CMPH_INIT	CRYP_CR_GCM_CMPH_INIT60,1888
#define CRYP_CR_GCM_CMPH_HEADER	CRYP_CR_GCM_CMPH_HEADER61,1949
#define CRYP_CR_GCM_CMPH_PAYLOAD	CRYP_CR_GCM_CMPH_PAYLOAD62,2012
#define CRYP_CR_GCM_CMPH_FINAL	CRYP_CR_GCM_CMPH_FINAL63,2075
#define CRYP_CR_ALGOMODE3	CRYP_CR_ALGOMODE366,2182
enum crypto_mode_mac {crypto_mode_mac80,2407
	ENCRYPT_GCM = CRYP_CR_ALGOMODE_TDES_ECB | CRYP_CR_ALGOMODE3,ENCRYPT_GCM81,2430
	ENCRYPT_CCM = CRYP_CR_ALGOMODE_TDES_CBC | CRYP_CR_ALGOMODE3,ENCRYPT_CCM82,2492
	DECRYPT_GCM = CRYP_CR_ALGOMODE_TDES_ECB | CRYP_CR_ALGOMODE3 |DECRYPT_GCM83,2554
	DECRYPT_CCM = CRYP_CR_ALGOMODE_TDES_CBC | CRYP_CR_ALGOMODE3 |DECRYPT_CCM85,2642

../../../../libopencm3/include/libopencm3/stm32/f4/dma.h,49
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H32,969

../../../../libopencm3/include/libopencm3/stm32/f4/irq.json,3050
        "nvic_wwdg", 03,16
        "pvd", 14,38
        "tamp_stamp", 25,54
        "rtc_wkup", 36,77
        "flash", 47,98
        "rcc", 58,116
        "exti0", 69,132
        "exti1", 710,150
        "exti2", 811,168
        "exti3", 912,186
        "exti4", 1013,204
        "dma1_stream0", 1114,222
        "dma1_stream1", 1215,247
        "dma1_stream2", 1316,272
        "dma1_stream3", 1417,297
        "dma1_stream4", 1518,322
        "dma1_stream5", 1619,347
        "dma1_stream6", 1720,372
        "adc", 1821,397
        "can1_tx", 1922,413
        "can1_rx0", 2023,433
        "can1_rx1", 2124,454
        "can1_sce", 2225,475
        "exti9_5", 2326,496
        "tim1_brk_tim9", 2427,516
        "tim1_up_tim10", 2528,542
        "tim1_trg_com_tim11", 2629,568
        "tim1_cc", 2730,599
        "tim2", 2831,619
        "tim3", 2932,636
        "tim4", 3033,653
        "i2c1_ev", 3134,670
        "i2c1_er", 3235,690
        "i2c2_ev", 3336,710
        "i2c2_er", 3437,730
        "spi1", 3538,750
        "spi2", 3639,767
        "usart1", 3740,784
        "usart2", 3841,803
        "usart3", 3942,822
        "exti15_10", 4043,841
        "rtc_alarm", 4144,863
        "usb_fs_wkup", 4245,885
        "tim8_brk_tim12", 4346,909
        "tim8_up_tim13", 4447,936
        "tim8_trg_com_tim14", 4548,962
        "tim8_cc", 4649,993
        "dma1_stream7", 4750,1013
        "fsmc", 4851,1038
        "sdio", 4952,1055
        "tim5", 5053,1072
        "spi3", 5154,1089
        "uart4", 5255,1106
        "uart5", 5356,1124
        "tim6_dac", 5457,1142
        "tim7", 5558,1163
        "dma2_stream0", 5659,1180
        "dma2_stream1", 5760,1205
        "dma2_stream2", 5861,1230
        "dma2_stream3", 5962,1255
        "dma2_stream4", 6063,1280
        "eth", 6164,1305
        "eth_wkup", 6265,1321
        "can2_tx", 6366,1342
        "can2_rx0", 6467,1362
        "can2_rx1", 6568,1383
        "can2_sce", 6669,1404
        "otg_fs", 6770,1425
        "dma2_stream5", 6871,1444
        "dma2_stream6", 6972,1469
        "dma2_stream7", 7073,1494
        "usart6", 7174,1519
        "i2c3_ev", 7275,1538
        "i2c3_er", 7376,1558
        "otg_hs_ep1_out", 7477,1578
        "otg_hs_ep1_in", 7578,1605
        "otg_hs_wkup", 7679,1631
        "otg_hs", 7780,1655
        "dcmi", 7881,1674
        "cryp", 7982,1691
        "hash_rng",8083,1708
        "fpu",8184,1728
        "uart7",8285,1743
        "uart8",8386,1760
        "spi4",8487,1777
        "spi5",8588,1793
        "spi6",8689,1809
        "sai1",8790,1825
        "lcd_tft",8891,1841
        "lcd_tft_err",8992,1860
        "dma2d"9093,1883
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 F4 series", partname_humanreadable95,1907
    "partname_doxygen": "STM32F4", partname_doxygen96,1957
    "includeguard": "LIBOPENCM3_STM32_F4_NVIC_H"includeguard97,1993

../../../../libopencm3/include/libopencm3/stm32/f4/hash.h,51
#define LIBOPENCM3_HASH_HLIBOPENCM3_HASH_H32,968

../../../../libopencm3/include/libopencm3/stm32/f4/rng.h,49
#define LIBOPENCM3_RNG_HLIBOPENCM3_RNG_H19,751

../../../../libopencm3/include/libopencm3/stm32/f4/quadspi.h,50
#define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN13,308

../../../../libopencm3/include/libopencm3/stm32/f4/dma2d.h,73
#define LIBOPENCM3_STM32_F4_DMA2D_H_LIBOPENCM3_STM32_F4_DMA2D_H_24,927

../../../../libopencm3/include/libopencm3/stm32/f4/fmc.h,55
#define LIBOPENCM3_F4_FMC_HLIBOPENCM3_F4_FMC_H25,927

../../../../libopencm3/include/libopencm3/stm32/f4/lptimer.h,89
#define LIBOPENCM3_LPTIMER_HLIBOPENCM3_LPTIMER_H31,1066
#define LPTIM1	LPTIM138,1235

../../../../libopencm3/include/libopencm3/stm32/f4/flash.h,157
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H32,997
#define FLASH_SR_PGSERR	FLASH_SR_PGSERR38,1186
#define FLASH_OPTCR_WDG_SW	FLASH_OPTCR_WDG_SW39,1221

../../../../libopencm3/include/libopencm3/stm32/f4/pwr.h,698
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H35,1111
#define PWR_CR_VOS_SHIFT	PWR_CR_VOS_SHIFT49,1485
#define PWR_CR_VOS_MASK	PWR_CR_VOS_MASK50,1515
#define PWR_CR_ADCDC1	PWR_CR_ADCDC153,1613
#define PWR_CR_MRLVDS	PWR_CR_MRLVDS56,1724
#define PWR_CR_MRUDS	PWR_CR_MRUDS57,1758
#define PWR_CR_LPLVDS	PWR_CR_LPLVDS60,1877
#define PWR_CR_LPUDS	PWR_CR_LPUDS61,1911
#define PWR_CR_FPDS	PWR_CR_FPDS64,1992
#define PWR_CSR_VOSRDY	PWR_CSR_VOSRDY69,2173
#define PWR_CSR_BRE	PWR_CSR_BRE72,2245
#define PWR_CSR_BRR	PWR_CSR_BRR75,2312
enum pwr_vos_scale {pwr_vos_scale79,2425
	PWR_SCALE1 = 0x3,PWR_SCALE180,2446
	PWR_SCALE2 = 0x2,PWR_SCALE281,2465
	PWR_SCALE3 = 0x1,PWR_SCALE382,2484

../../../../libopencm3/include/libopencm3/stm32/f4/usart.h,53
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H32,972

../../../../libopencm3/include/libopencm3/stm32/f4/adc.h,3940
#define LIBOPENCM3_ADC_HLIBOPENCM3_ADC_H40,1283
#define ADC_JOFR1(ADC_JOFR145,1438
#define ADC_JOFR2(ADC_JOFR246,1487
#define ADC_JOFR3(ADC_JOFR347,1536
#define ADC_JOFR4(ADC_JOFR448,1585
#define ADC_HTR(ADC_HTR51,1688
#define ADC_LTR(ADC_LTR54,1789
#define ADC_SQR1(ADC_SQR157,1887
#define ADC_SQR2(ADC_SQR260,1986
#define ADC_SQR3(ADC_SQR363,2085
#define ADC_JSQR(ADC_JSQR66,2183
#define ADC_JDR1(ADC_JDR169,2288
#define ADC_JDR2(ADC_JDR270,2337
#define ADC_JDR3(ADC_JDR371,2386
#define ADC_JDR4(ADC_JDR472,2435
#define ADC_DR(ADC_DR75,2526
#define ADC_CHANNEL_TEMP_F40	ADC_CHANNEL_TEMP_F4081,2715
#define ADC_CHANNEL_TEMP_F42	ADC_CHANNEL_TEMP_F4282,2747
#define ADC_CHANNEL_VREF	ADC_CHANNEL_VREF83,2779
#define ADC_CHANNEL_VBAT	ADC_CHANNEL_VBAT84,2807
#define ADC_CR1_AWDCH_MAX	ADC_CR1_AWDCH_MAX89,2925
#define ADC_CR2_EXTSEL_TIM1_CC1	ADC_CR2_EXTSEL_TIM1_CC1100,3313
#define ADC_CR2_EXTSEL_TIM1_CC2	ADC_CR2_EXTSEL_TIM1_CC2102,3390
#define ADC_CR2_EXTSEL_TIM1_CC3	ADC_CR2_EXTSEL_TIM1_CC3104,3467
#define ADC_CR2_EXTSEL_TIM2_CC2	ADC_CR2_EXTSEL_TIM2_CC2106,3544
#define ADC_CR2_EXTSEL_TIM2_CC3	ADC_CR2_EXTSEL_TIM2_CC3108,3621
#define ADC_CR2_EXTSEL_TIM2_CC4	ADC_CR2_EXTSEL_TIM2_CC4110,3698
#define ADC_CR2_EXTSEL_TIM2_TRGO	ADC_CR2_EXTSEL_TIM2_TRGO112,3769
#define ADC_CR2_EXTSEL_TIM3_CC1	ADC_CR2_EXTSEL_TIM3_CC1114,3846
#define ADC_CR2_EXTSEL_TIM3_TRGO	ADC_CR2_EXTSEL_TIM3_TRGO116,3917
#define ADC_CR2_EXTSEL_TIM4_CC4	ADC_CR2_EXTSEL_TIM4_CC4118,3994
#define ADC_CR2_EXTSEL_TIM5_CC1	ADC_CR2_EXTSEL_TIM5_CC1120,4071
#define ADC_CR2_EXTSEL_TIM5_CC2	ADC_CR2_EXTSEL_TIM5_CC2122,4148
#define ADC_CR2_EXTSEL_TIM5_CC3	ADC_CR2_EXTSEL_TIM5_CC3124,4225
#define ADC_CR2_EXTSEL_TIM8_CC1	ADC_CR2_EXTSEL_TIM8_CC1126,4302
#define ADC_CR2_EXTSEL_TIM8_TRGO	ADC_CR2_EXTSEL_TIM8_TRGO128,4373
#define ADC_CR2_EXTSEL_EXTI_LINE_11	ADC_CR2_EXTSEL_EXTI_LINE_11130,4444
#define ADC_CR2_JEXTSEL_TIM1_CC4	ADC_CR2_JEXTSEL_TIM1_CC4139,4749
#define ADC_CR2_JEXTSEL_TIM1_TRGO	ADC_CR2_JEXTSEL_TIM1_TRGO140,4794
#define ADC_CR2_JEXTSEL_TIM2_CC1	ADC_CR2_JEXTSEL_TIM2_CC1141,4840
#define ADC_CR2_JEXTSEL_TIM2_TRGO	ADC_CR2_JEXTSEL_TIM2_TRGO142,4885
#define ADC_CR2_JEXTSEL_TIM3_CC2	ADC_CR2_JEXTSEL_TIM3_CC2143,4931
#define ADC_CR2_JEXTSEL_TIM3_CC4	ADC_CR2_JEXTSEL_TIM3_CC4144,4976
#define ADC_CR2_JEXTSEL_TIM4_CC1	ADC_CR2_JEXTSEL_TIM4_CC1145,5021
#define ADC_CR2_JEXTSEL_TIM4_CC2	ADC_CR2_JEXTSEL_TIM4_CC2146,5066
#define ADC_CR2_JEXTSEL_TIM4_CC3	ADC_CR2_JEXTSEL_TIM4_CC3147,5111
#define ADC_CR2_JEXTSEL_TIM4_TRGO	ADC_CR2_JEXTSEL_TIM4_TRGO148,5156
#define ADC_CR2_JEXTSEL_TIM5_CC4	ADC_CR2_JEXTSEL_TIM5_CC4149,5202
#define ADC_CR2_JEXTSEL_TIM5_TRGO	ADC_CR2_JEXTSEL_TIM5_TRGO150,5247
#define ADC_CR2_JEXTSEL_TIM8_CC2	ADC_CR2_JEXTSEL_TIM8_CC2151,5293
#define ADC_CR2_JEXTSEL_TIM8_CC3	ADC_CR2_JEXTSEL_TIM8_CC3152,5338
#define ADC_CR2_JEXTSEL_TIM8_CC4	ADC_CR2_JEXTSEL_TIM8_CC4153,5383
#define ADC_CR2_JEXTSEL_EXTI_LINE_15	ADC_CR2_JEXTSEL_EXTI_LINE_15154,5428
#define ADC_SMPR_SMP_3CYC	ADC_SMPR_SMP_3CYC162,5639
#define ADC_SMPR_SMP_15CYC	ADC_SMPR_SMP_15CYC163,5670
#define ADC_SMPR_SMP_28CYC	ADC_SMPR_SMP_28CYC164,5702
#define ADC_SMPR_SMP_56CYC	ADC_SMPR_SMP_56CYC165,5734
#define ADC_SMPR_SMP_84CYC	ADC_SMPR_SMP_84CYC166,5766
#define ADC_SMPR_SMP_112CYC	ADC_SMPR_SMP_112CYC167,5798
#define ADC_SMPR_SMP_144CYC	ADC_SMPR_SMP_144CYC168,5831
#define ADC_SMPR_SMP_480CYC	ADC_SMPR_SMP_480CYC169,5864
#define ADC_SQR1_L_MSK	ADC_SQR1_L_MSK173,5986
#define ADC_SQR_MAX_CHANNELS_REGULAR	ADC_SQR_MAX_CHANNELS_REGULAR175,6036
#define ADC_CCR_ADCPRE_BY2	ADC_CCR_ADCPRE_BY2183,6254
#define ADC_CCR_ADCPRE_BY4	ADC_CCR_ADCPRE_BY4184,6294
#define ADC_CCR_ADCPRE_BY6	ADC_CCR_ADCPRE_BY6185,6334
#define ADC_CCR_ADCPRE_BY8	ADC_CCR_ADCPRE_BY8186,6374
#define ADC_CCR_ADCPRE_MASK	ADC_CCR_ADCPRE_MASK188,6422
#define ADC_CCR_ADCPRE_SHIFT	ADC_CCR_ADCPRE_SHIFT189,6463

../../../../libopencm3/include/libopencm3/stm32/l1/ri.h,5447
#define RI_BASE RI_BASE40,1393
#define RI_ICR RI_ICR42,1446
#define RI_ASCR1 RI_ASCR143,1501
#define RI_ASCR2 RI_ASCR244,1556
#define RI_HYSCR1 RI_HYSCR145,1611
#define RI_HYSCR2 RI_HYSCR246,1666
#define RI_HYSCR3 RI_HYSCR347,1721
#define RI_HYSCR4 RI_HYSCR448,1776
#define RI_ASMR1 RI_ASMR149,1831
#define RI_CMR1 RI_CMR150,1886
#define RI_CICR1 RI_CICR151,1941
#define RI_ASMR2 RI_ASMR252,1996
#define RI_CMR2 RI_CMR253,2051
#define RI_CICR2 RI_CICR254,2106
#define RI_ASMR3 RI_ASMR355,2161
#define RI_CMR3 RI_CMR356,2216
#define RI_CICR3 RI_CICR357,2271
#define RI_ASMR4 RI_ASMR458,2326
#define RI_CMR4 RI_CMR459,2381
#define RI_CICR4 RI_CICR460,2436
#define RI_ASMR5 RI_ASMR561,2491
#define RI_CMR5 RI_CMR562,2546
#define RI_CICR5 RI_CICR563,2601
#define RI_ICR_IC1IOS_SHIFT RI_ICR_IC1IOS_SHIFT71,2815
#define RI_ICR_IC1IOS_MASK RI_ICR_IC1IOS_MASK72,2849
#define RI_ICR_IC2IOS_SHIFT RI_ICR_IC2IOS_SHIFT73,2885
#define RI_ICR_IC2IOS_MASK RI_ICR_IC2IOS_MASK74,2919
#define RI_ICR_IC3IOS_SHIFT RI_ICR_IC3IOS_SHIFT75,2955
#define RI_ICR_IC3IOS_MASK RI_ICR_IC3IOS_MASK76,2989
#define RI_ICR_IC4IOS_SHIFT RI_ICR_IC4IOS_SHIFT77,3025
#define RI_ICR_IC4IOS_MASK RI_ICR_IC4IOS_MASK78,3060
#define RI_ICR_TIM_SHIFT RI_ICR_TIM_SHIFT79,3096
#define RI_ICR_TIM_MASK RI_ICR_TIM_MASK80,3131
#define RI_ICR_IC1 RI_ICR_IC181,3167
#define RI_ICR_IC2 RI_ICR_IC282,3209
#define RI_ICR_IC3 RI_ICR_IC383,3251
#define RI_ICR_IC4 RI_ICR_IC484,3293
#define RI_ASCR1_CH0_GR1_1 RI_ASCR1_CH0_GR1_193,3567
#define RI_ASCR1_CH1_GR1_2 RI_ASCR1_CH1_GR1_294,3608
#define RI_ASCR1_CH2_GR1_3 RI_ASCR1_CH2_GR1_395,3649
#define RI_ASCR1_CH3_GR1_4 RI_ASCR1_CH3_GR1_496,3690
#define RI_ASCR1_CH4 RI_ASCR1_CH497,3731
#define RI_ASCR1_CH5 RI_ASCR1_CH598,3772
#define RI_ASCR1_CH6_GR2_1 RI_ASCR1_CH6_GR2_199,3813
#define RI_ASCR1_CH7_GR2_2 RI_ASCR1_CH7_GR2_2100,3854
#define RI_ASCR1_CH8_GR3_1 RI_ASCR1_CH8_GR3_1101,3895
#define RI_ASCR1_CH9_GR3_2 RI_ASCR1_CH9_GR3_2102,3936
#define RI_ASCR1_CH10_GR8_1 RI_ASCR1_CH10_GR8_1103,3977
#define RI_ASCR1_CH11_GR8_2 RI_ASCR1_CH11_GR8_2104,4019
#define RI_ASCR1_CH12_GR8_3 RI_ASCR1_CH12_GR8_3105,4061
#define RI_ASCR1_CH13_GR8_4 RI_ASCR1_CH13_GR8_4106,4103
#define RI_ASCR1_CH14_GR9_1 RI_ASCR1_CH14_GR9_1107,4145
#define RI_ASCR1_CH15_GR9_2 RI_ASCR1_CH15_GR9_2108,4187
#define RI_ASCR1_CH31_GR11_5 RI_ASCR1_CH31_GR11_5109,4229
#define RI_ASCR1_CH18_GR7_1 RI_ASCR1_CH18_GR7_1111,4293
#define RI_ASCR1_CH19_GR7_2 RI_ASCR1_CH19_GR7_2112,4335
#define RI_ASCR1_CH20_GR7_3 RI_ASCR1_CH20_GR7_3113,4377
#define RI_ASCR1_CH21_GR7_4 RI_ASCR1_CH21_GR7_4114,4419
#define RI_ASCR1_CH22 RI_ASCR1_CH22115,4461
#define RI_ASCR1_CH23 RI_ASCR1_CH23116,4503
#define RI_ASCR1_CH24 RI_ASCR1_CH24117,4545
#define RI_ASCR1_CH25 RI_ASCR1_CH25118,4587
#define RI_ASCR1_VCOMP RI_ASCR1_VCOMP119,4629
#define RI_ASCR1_CH27_GR11_1 RI_ASCR1_CH27_GR11_1120,4671
#define RI_ASCR1_CH28_GR11_2 RI_ASCR1_CH28_GR11_2121,4713
#define RI_ASCR1_CH29_GR11_3 RI_ASCR1_CH29_GR11_3122,4755
#define RI_ASCR1_CH30_GR11_4 RI_ASCR1_CH30_GR11_4123,4797
#define RI_ASCR1_SCM RI_ASCR1_SCM124,4839
#define RI_ASCR2_GR10_1 RI_ASCR2_GR10_1133,5113
#define RI_ASCR2_GR10_2 RI_ASCR2_GR10_2134,5154
#define RI_ASCR2_GR10_3 RI_ASCR2_GR10_3135,5195
#define RI_ASCR2_GR10_4 RI_ASCR2_GR10_4136,5236
#define RI_ASCR2_GR6_1 RI_ASCR2_GR6_1137,5277
#define RI_ASCR2_GR6_2 RI_ASCR2_GR6_2138,5318
#define RI_ASCR2_GR5_1 RI_ASCR2_GR5_1139,5359
#define RI_ASCR2_GR5_2 RI_ASCR2_GR5_2140,5400
#define RI_ASCR2_GR5_3 RI_ASCR2_GR5_3141,5441
#define RI_ASCR2_GR4_1 RI_ASCR2_GR4_1142,5482
#define RI_ASCR2_GR4_2 RI_ASCR2_GR4_2143,5523
#define RI_ASCR2_GR4_3 RI_ASCR2_GR4_3144,5565
#define RI_ASCR2_CH0B_GR3_3 RI_ASCR2_CH0B_GR3_3146,5633
#define RI_ASCR2_CH1B_GR3_4 RI_ASCR2_CH1B_GR3_4147,5675
#define RI_ASCR2_CH2B_GR3_5 RI_ASCR2_CH2B_GR3_5148,5717
#define RI_ASCR2_CH3B_GR9_3 RI_ASCR2_CH3B_GR9_3149,5759
#define RI_ASCR2_CH6B_GR9_4 RI_ASCR2_CH6B_GR9_4150,5801
#define RI_ASCR2_CH7B_GR2_3 RI_ASCR2_CH7B_GR2_3151,5843
#define RI_ASCR2_CH8B_GR2_4 RI_ASCR2_CH8B_GR2_4152,5885
#define RI_ASCR2_CH9B_GR2_5 RI_ASCR2_CH9B_GR2_5153,5927
#define RI_ASCR2_CH10B_GR7_5 RI_ASCR2_CH10B_GR7_5154,5969
#define RI_ASCR2_CH11B_GR7_6 RI_ASCR2_CH11B_GR7_6155,6011
#define RI_ASCR2_CH12B_GR7_7 RI_ASCR2_CH12B_GR7_7156,6053
#define RI_ASCR2_GR6_3 RI_ASCR2_GR6_3157,6095
#define RI_ASCR2_GR6_4 RI_ASCR2_GR6_4158,6137
#define RI_HYSCR1_PA(RI_HYSCR1_PA169,6427
#define RI_HYSCR1_PB(RI_HYSCR1_PB170,6463
#define RI_HYSCR2_PC(RI_HYSCR2_PC180,6714
#define RI_HYSCR2_PD(RI_HYSCR2_PD181,6750
#define RI_HYSCR3_PE(RI_HYSCR3_PE191,7024
#define RI_HYSCR3_PF(RI_HYSCR3_PF192,7060
#define RI_HYSCR2_PG(RI_HYSCR2_PG202,7328
#define RI_ASMR1_PA(RI_ASMR1_PA214,7731
#define RI_CMR1_PA(RI_CMR1_PA226,8118
#define RI_CICR1_PA(RI_CICR1_PA238,8528
#define RI_ASMR2_PB(RI_ASMR2_PB250,8931
#define RI_CMR2_PB(RI_CMR2_PB262,9318
#define RI_CICR2_PB(RI_CICR2_PB274,9728
#define RI_ASMR3_PC(RI_ASMR3_PC286,10131
#define RI_CMR3_PC(RI_CMR3_PC298,10518
#define RI_CICR3_PC(RI_CICR3_PC310,10928
#define RI_ASMR4_PF(RI_ASMR4_PF322,11331
#define RI_CMR4_PF(RI_CMR4_PF334,11718
#define RI_CICR4_PF(RI_CICR4_PF346,12128
#define RI_ASMR5_PG(RI_ASMR5_PG358,12531
#define RI_CMR5_PG(RI_CMR5_PG370,12918
#define RI_CICR5_PG(RI_CICR5_PG382,13328

../../../../libopencm3/include/libopencm3/stm32/l1/doc-stm32l1.h,0

../../../../libopencm3/include/libopencm3/stm32/l1/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H32,964

../../../../libopencm3/include/libopencm3/stm32/l1/memorymap.h,2886
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H22,871
#define FLASH_BASE	FLASH_BASE29,1055
#define PERIPH_BASE	PERIPH_BASE30,1090
#define INFO_BASE	INFO_BASE31,1126
#define PERIPH_BASE_APB1	PERIPH_BASE_APB132,1160
#define PERIPH_BASE_APB2	PERIPH_BASE_APB233,1210
#define PERIPH_BASE_AHB	PERIPH_BASE_AHB34,1260
#define TIM2_BASE	TIM2_BASE39,1357
#define TIM3_BASE	TIM3_BASE40,1405
#define TIM4_BASE	TIM4_BASE41,1453
#define TIM5_BASE	TIM5_BASE42,1501
#define TIM6_BASE	TIM6_BASE43,1549
#define TIM7_BASE	TIM7_BASE44,1597
#define LCD_BASE	LCD_BASE45,1645
#define RTC_BASE	RTC_BASE46,1692
#define WWDG_BASE	WWDG_BASE47,1739
#define IWDG_BASE	IWDG_BASE48,1787
#define SPI2_BASE	SPI2_BASE50,1905
#define SPI3_BASE	SPI3_BASE51,1953
#define USART2_BASE	USART2_BASE53,2071
#define USART3_BASE	USART3_BASE54,2121
#define USART4_BASE	USART4_BASE55,2171
#define USART5_BASE	USART5_BASE56,2221
#define I2C1_BASE	I2C1_BASE57,2271
#define I2C2_BASE	I2C2_BASE58,2319
#define USB_DEV_FS_BASE	USB_DEV_FS_BASE59,2367
#define USB_PMA_BASE	USB_PMA_BASE60,2421
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE62,2482
#define DAC_BASE	DAC_BASE63,2538
#define OPAMP_BASE	OPAMP_BASE64,2585
#define COMP_BASE	COMP_BASE65,2634
#define ROUTING_BASE	ROUTING_BASE66,2682
#define SYSCFG_BASE	SYSCFG_BASE69,2759
#define EXTI_BASE	EXTI_BASE70,2809
#define TIM9_BASE	TIM9_BASE71,2857
#define TIM10_BASE	TIM10_BASE72,2905
#define TIM11_BASE	TIM11_BASE73,2954
#define ADC_BASE	ADC_BASE75,3013
#define ADC1_BASE	ADC1_BASE77,3131
#define SDIO_BASE	SDIO_BASE79,3170
#define SPI1_BASE	SPI1_BASE80,3218
#define USART1_BASE	USART1_BASE82,3276
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE85,3337
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE86,3391
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE87,3445
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE88,3499
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE89,3553
#define GPIO_PORT_H_BASE	GPIO_PORT_H_BASE90,3607
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE91,3661
#define GPIO_PORT_G_BASE	GPIO_PORT_G_BASE92,3715
#define CRC_BASE	CRC_BASE94,3779
#define RCC_BASE	RCC_BASE96,3836
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE97,3883
#define DMA1_BASE	DMA1_BASE99,3954
#define DMA2_BASE	DMA2_BASE100,4002
#define DBGMCU_BASE	DBGMCU_BASE103,4062
#define FSMC_BASE	FSMC_BASE106,4121
#define AES_BASE	AES_BASE108,4179
#define DESIG_FLASH_SIZE_BASE_CAT12	DESIG_FLASH_SIZE_BASE_CAT12111,4261
#define DESIG_FLASH_SIZE_BASE_CAT3456	DESIG_FLASH_SIZE_BASE_CAT3456112,4320
#define DESIG_UNIQUE_ID_BASE_CAT12	DESIG_UNIQUE_ID_BASE_CAT12113,4381
#define DESIG_UNIQUE_ID_BASE_CAT3456	DESIG_UNIQUE_ID_BASE_CAT3456114,4439
#define ST_VREFINT_CAL	ST_VREFINT_CAL117,4552
#define ST_TSENSE_CAL1_30C	ST_TSENSE_CAL1_30C118,4596
#define ST_TSENSE_CAL2_110C	ST_TSENSE_CAL2_110C119,4643

../../../../libopencm3/include/libopencm3/stm32/l1/dac.h,76
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H32,964
#define DAC1	DAC140,1111

../../../../libopencm3/include/libopencm3/stm32/l1/nvic.h,2953
#define LIBOPENCM3_STM32_L1_NVIC_HLIBOPENCM3_STM32_L1_NVIC_H7,180
#define NVIC_WWDG_IRQ NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,387
#define NVIC_TAMPER_STAMP_IRQ NVIC_TAMPER_STAMP_IRQ18,410
#define NVIC_RTC_WKUP_IRQ NVIC_RTC_WKUP_IRQ19,442
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ20,470
#define NVIC_RCC_IRQ NVIC_RCC_IRQ21,495
#define NVIC_EXTI0_IRQ NVIC_EXTI0_IRQ22,518
#define NVIC_EXTI1_IRQ NVIC_EXTI1_IRQ23,543
#define NVIC_EXTI2_IRQ NVIC_EXTI2_IRQ24,568
#define NVIC_EXTI3_IRQ NVIC_EXTI3_IRQ25,593
#define NVIC_EXTI4_IRQ NVIC_EXTI4_IRQ26,618
#define NVIC_DMA1_CHANNEL1_IRQ NVIC_DMA1_CHANNEL1_IRQ27,644
#define NVIC_DMA1_CHANNEL2_IRQ NVIC_DMA1_CHANNEL2_IRQ28,678
#define NVIC_DMA1_CHANNEL3_IRQ NVIC_DMA1_CHANNEL3_IRQ29,712
#define NVIC_DMA1_CHANNEL4_IRQ NVIC_DMA1_CHANNEL4_IRQ30,746
#define NVIC_DMA1_CHANNEL5_IRQ NVIC_DMA1_CHANNEL5_IRQ31,780
#define NVIC_DMA1_CHANNEL6_IRQ NVIC_DMA1_CHANNEL6_IRQ32,814
#define NVIC_DMA1_CHANNEL7_IRQ NVIC_DMA1_CHANNEL7_IRQ33,848
#define NVIC_ADC1_IRQ NVIC_ADC1_IRQ34,882
#define NVIC_USB_HP_IRQ NVIC_USB_HP_IRQ35,907
#define NVIC_USB_LP_IRQ NVIC_USB_LP_IRQ36,934
#define NVIC_DAC_IRQ NVIC_DAC_IRQ37,961
#define NVIC_COMP_IRQ NVIC_COMP_IRQ38,985
#define NVIC_EXTI9_5_IRQ NVIC_EXTI9_5_IRQ39,1010
#define NVIC_LCD_IRQ NVIC_LCD_IRQ40,1038
#define NVIC_TIM9_IRQ NVIC_TIM9_IRQ41,1062
#define NVIC_TIM10_IRQ NVIC_TIM10_IRQ42,1087
#define NVIC_TIM11_IRQ NVIC_TIM11_IRQ43,1113
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ44,1139
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ45,1164
#define NVIC_TIM4_IRQ NVIC_TIM4_IRQ46,1189
#define NVIC_I2C1_EV_IRQ NVIC_I2C1_EV_IRQ47,1214
#define NVIC_I2C1_ER_IRQ NVIC_I2C1_ER_IRQ48,1242
#define NVIC_I2C2_EV_IRQ NVIC_I2C2_EV_IRQ49,1270
#define NVIC_I2C2_ER_IRQ NVIC_I2C2_ER_IRQ50,1298
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ51,1326
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ52,1351
#define NVIC_USART1_IRQ NVIC_USART1_IRQ53,1376
#define NVIC_USART2_IRQ NVIC_USART2_IRQ54,1403
#define NVIC_USART3_IRQ NVIC_USART3_IRQ55,1430
#define NVIC_EXTI15_10_IRQ NVIC_EXTI15_10_IRQ56,1457
#define NVIC_RTC_ALARM_IRQ NVIC_RTC_ALARM_IRQ57,1487
#define NVIC_USB_FS_WAKEUP_IRQ NVIC_USB_FS_WAKEUP_IRQ58,1517
#define NVIC_TIM6_IRQ NVIC_TIM6_IRQ59,1551
#define NVIC_TIM7_IRQ NVIC_TIM7_IRQ60,1576
#define NVIC_SDIO_IRQ NVIC_SDIO_IRQ61,1601
#define NVIC_TIM5_IRQ NVIC_TIM5_IRQ62,1626
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ63,1651
#define NVIC_UART4_IRQ NVIC_UART4_IRQ64,1676
#define NVIC_UART5_IRQ NVIC_UART5_IRQ65,1702
#define NVIC_DMA2_CH1_IRQ NVIC_DMA2_CH1_IRQ66,1728
#define NVIC_DMA2_CH2_IRQ NVIC_DMA2_CH2_IRQ67,1757
#define NVIC_DMA2_CH3_IRQ NVIC_DMA2_CH3_IRQ68,1786
#define NVIC_DMA2_CH4_IRQ NVIC_DMA2_CH4_IRQ69,1815
#define NVIC_DMA2_CH5_IRQ NVIC_DMA2_CH5_IRQ70,1844
#define NVIC_AES_IRQ NVIC_AES_IRQ71,1873
#define NVIC_COMP_ACQ_IRQ NVIC_COMP_ACQ_IRQ72,1897
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT74,1927

../../../../libopencm3/include/libopencm3/stm32/l1/syscfg.h,109
#define LIBOPENCM3_SYSCFG_HLIBOPENCM3_SYSCFG_H37,1149
#define SYSCFG_PMC_USB_PU	SYSCFG_PMC_USB_PU42,1306

../../../../libopencm3/include/libopencm3/stm32/l1/rcc.h,24478
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H49,1585
#define RCC_CR	RCC_CR55,1727
#define RCC_ICSCR	RCC_ICSCR56,1770
#define RCC_CFGR	RCC_CFGR57,1815
#define RCC_CIR	RCC_CIR58,1859
#define RCC_AHBRSTR	RCC_AHBRSTR59,1903
#define RCC_APB2RSTR	RCC_APB2RSTR60,1950
#define RCC_APB1RSTR	RCC_APB1RSTR61,1998
#define RCC_AHBENR	RCC_AHBENR62,2046
#define RCC_APB2ENR	RCC_APB2ENR63,2092
#define RCC_APB1ENR	RCC_APB1ENR64,2139
#define RCC_AHBLPENR	RCC_AHBLPENR65,2186
#define RCC_APB2LPENR	RCC_APB2LPENR66,2234
#define RCC_APB1LPENR	RCC_APB1LPENR67,2283
#define RCC_CSR	RCC_CSR68,2332
#define RCC_CR_RTCPRE_SHIFT	RCC_CR_RTCPRE_SHIFT72,2458
#define RCC_CR_RTCPRE_MASK	RCC_CR_RTCPRE_MASK73,2491
#define RCC_CR_CSSON	RCC_CR_CSSON74,2524
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY75,2558
#define RCC_CR_PLLON	RCC_CR_PLLON76,2593
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP77,2627
#define RCC_CR_HSERDY	RCC_CR_HSERDY78,2662
#define RCC_CR_HSEON	RCC_CR_HSEON79,2697
#define RCC_CR_MSIRDY	RCC_CR_MSIRDY80,2731
#define RCC_CR_MSION	RCC_CR_MSION81,2765
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY82,2798
#define RCC_CR_HSION	RCC_CR_HSION83,2832
#define RCC_CR_RTCPRE_DIV2	RCC_CR_RTCPRE_DIV285,2866
#define RCC_CR_RTCPRE_DIV4	RCC_CR_RTCPRE_DIV486,2895
#define RCC_CR_RTCPRE_DIV8	RCC_CR_RTCPRE_DIV887,2924
#define RCC_CR_RTCPRE_DIV16	RCC_CR_RTCPRE_DIV1688,2953
#define RCC_CR_RTCPRE_SHIFT	RCC_CR_RTCPRE_SHIFT89,2983
#define RCC_CR_RTCPRE_MASK	RCC_CR_RTCPRE_MASK90,3014
#define RCC_ICSCR_MSITRIM_SHIFT	RCC_ICSCR_MSITRIM_SHIFT96,3185
#define RCC_ICSCR_MSITRIM_MASK	RCC_ICSCR_MSITRIM_MASK97,3221
#define RCC_ICSCR_MSICAL_SHIFT	RCC_ICSCR_MSICAL_SHIFT98,3258
#define RCC_ICSCR_MSICAL_MASK	RCC_ICSCR_MSICAL_MASK99,3293
#define RCC_ICSCR_MSIRANGE_SHIFT	RCC_ICSCR_MSIRANGE_SHIFT101,3330
#define RCC_ICSCR_MSIRANGE_MASK	RCC_ICSCR_MSIRANGE_MASK102,3366
#define RCC_ICSCR_MSIRANGE_65KHZ	RCC_ICSCR_MSIRANGE_65KHZ106,3484
#define RCC_ICSCR_MSIRANGE_131KHZ	RCC_ICSCR_MSIRANGE_131KHZ107,3521
#define RCC_ICSCR_MSIRANGE_262KHZ	RCC_ICSCR_MSIRANGE_262KHZ108,3559
#define RCC_ICSCR_MSIRANGE_524KHZ	RCC_ICSCR_MSIRANGE_524KHZ109,3597
#define RCC_ICSCR_MSIRANGE_1MHZ	RCC_ICSCR_MSIRANGE_1MHZ110,3635
#define RCC_ICSCR_MSIRANGE_2MHZ	RCC_ICSCR_MSIRANGE_2MHZ111,3672
#define RCC_ICSCR_MSIRANGE_4MHZ	RCC_ICSCR_MSIRANGE_4MHZ112,3709
#define RCC_ICSCR_HSITRIM_SHIFT	RCC_ICSCR_HSITRIM_SHIFT114,3754
#define RCC_ICSCR_HSITRIM_MASK	RCC_ICSCR_HSITRIM_MASK115,3789
#define RCC_ICSCR_HSICAL_SHIFT	RCC_ICSCR_HSICAL_SHIFT116,3826
#define RCC_ICSCR_HSICAL_MASK	RCC_ICSCR_HSICAL_MASK117,3860
#define RCC_CFGR_MCOPRE_DIV1	RCC_CFGR_MCOPRE_DIV1123,3999
#define RCC_CFGR_MCOPRE_DIV2	RCC_CFGR_MCOPRE_DIV2124,4030
#define RCC_CFGR_MCOPRE_DIV4	RCC_CFGR_MCOPRE_DIV4125,4061
#define RCC_CFGR_MCOPRE_DIV8	RCC_CFGR_MCOPRE_DIV8126,4092
#define RCC_CFGR_MCOPRE_DIV16	RCC_CFGR_MCOPRE_DIV16127,4123
#define RCC_CFGR_MCOPRE_SHIFT	RCC_CFGR_MCOPRE_SHIFT128,4155
#define RCC_CFGR_MCOPRE_MASK	RCC_CFGR_MCOPRE_MASK129,4188
#define RCC_CFGR_MCO_NOCLK	RCC_CFGR_MCO_NOCLK132,4262
#define RCC_CFGR_MCO_SYSCLK	RCC_CFGR_MCO_SYSCLK133,4295
#define RCC_CFGR_MCO_HSI	RCC_CFGR_MCO_HSI134,4329
#define RCC_CFGR_MCO_MSI	RCC_CFGR_MCO_MSI135,4360
#define RCC_CFGR_MCO_HSE	RCC_CFGR_MCO_HSE136,4391
#define RCC_CFGR_MCO_PLL	RCC_CFGR_MCO_PLL137,4422
#define RCC_CFGR_MCO_LSI	RCC_CFGR_MCO_LSI138,4453
#define RCC_CFGR_MCO_LSE	RCC_CFGR_MCO_LSE139,4484
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT140,4515
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK141,4547
#define RCC_CFGR_PLLDIV_DIV2	RCC_CFGR_PLLDIV_DIV2144,4616
#define RCC_CFGR_PLLDIV_DIV3	RCC_CFGR_PLLDIV_DIV3145,4649
#define RCC_CFGR_PLLDIV_DIV4	RCC_CFGR_PLLDIV_DIV4146,4682
#define RCC_CFGR_PLLDIV_SHIFT	RCC_CFGR_PLLDIV_SHIFT147,4715
#define RCC_CFGR_PLLDIV_MASK	RCC_CFGR_PLLDIV_MASK148,4748
#define RCC_CFGR_PLLMUL_MUL3	RCC_CFGR_PLLMUL_MUL3151,4822
#define RCC_CFGR_PLLMUL_MUL4	RCC_CFGR_PLLMUL_MUL4152,4856
#define RCC_CFGR_PLLMUL_MUL6	RCC_CFGR_PLLMUL_MUL6153,4890
#define RCC_CFGR_PLLMUL_MUL8	RCC_CFGR_PLLMUL_MUL8154,4924
#define RCC_CFGR_PLLMUL_MUL12	RCC_CFGR_PLLMUL_MUL12155,4958
#define RCC_CFGR_PLLMUL_MUL16	RCC_CFGR_PLLMUL_MUL16156,4993
#define RCC_CFGR_PLLMUL_MUL24	RCC_CFGR_PLLMUL_MUL24157,5028
#define RCC_CFGR_PLLMUL_MUL32	RCC_CFGR_PLLMUL_MUL32158,5063
#define RCC_CFGR_PLLMUL_MUL48	RCC_CFGR_PLLMUL_MUL48159,5098
#define RCC_CFGR_PLLMUL_SHIFT	RCC_CFGR_PLLMUL_SHIFT160,5133
#define RCC_CFGR_PLLMUL_MASK	RCC_CFGR_PLLMUL_MASK161,5167
#define RCC_CFGR_PLLSRC_HSI_CLK	RCC_CFGR_PLLSRC_HSI_CLK164,5239
#define RCC_CFGR_PLLSRC_HSE_CLK	RCC_CFGR_PLLSRC_HSE_CLK165,5276
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT167,5314
#define RCC_CFGR_PPRE2_MASK	RCC_CFGR_PPRE2_MASK168,5348
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT169,5382
#define RCC_CFGR_PPRE1_MASK	RCC_CFGR_PPRE1_MASK170,5415
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV175,5576
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2176,5610
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4177,5643
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8178,5676
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16179,5709
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV184,5817
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2185,5850
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4186,5882
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8187,5914
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16188,5946
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64189,5979
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128190,6012
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256191,6046
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512192,6080
#define RCC_CFGR_HPRE_MASK	RCC_CFGR_HPRE_MASK194,6122
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT195,6155
#define RCC_CFGR_SWS_SYSCLKSEL_MSICLK	RCC_CFGR_SWS_SYSCLKSEL_MSICLK198,6226
#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK	RCC_CFGR_SWS_SYSCLKSEL_HSICLK199,6269
#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK	RCC_CFGR_SWS_SYSCLKSEL_HSECLK200,6312
#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK	RCC_CFGR_SWS_SYSCLKSEL_PLLCLK201,6355
#define RCC_CFGR_SWS_MASK	RCC_CFGR_SWS_MASK202,6398
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT203,6430
#define RCC_CFGR_SW_SYSCLKSEL_MSICLK	RCC_CFGR_SW_SYSCLKSEL_MSICLK206,6492
#define RCC_CFGR_SW_SYSCLKSEL_HSICLK	RCC_CFGR_SW_SYSCLKSEL_HSICLK207,6534
#define RCC_CFGR_SW_SYSCLKSEL_HSECLK	RCC_CFGR_SW_SYSCLKSEL_HSECLK208,6576
#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK	RCC_CFGR_SW_SYSCLKSEL_PLLCLK209,6618
#define RCC_CFGR_SW_MASK	RCC_CFGR_SW_MASK210,6660
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT211,6691
#define RCC_CFGR_PPRE2_HCLK_NODIV	RCC_CFGR_PPRE2_HCLK_NODIV218,6914
#define RCC_CFGR_PPRE2_HCLK_DIV2	RCC_CFGR_PPRE2_HCLK_DIV2219,6953
#define RCC_CFGR_PPRE2_HCLK_DIV4	RCC_CFGR_PPRE2_HCLK_DIV4220,6991
#define RCC_CFGR_PPRE2_HCLK_DIV8	RCC_CFGR_PPRE2_HCLK_DIV8221,7029
#define RCC_CFGR_PPRE2_HCLK_DIV16	RCC_CFGR_PPRE2_HCLK_DIV16222,7067
#define RCC_CFGR_PPRE1_HCLK_NODIV	RCC_CFGR_PPRE1_HCLK_NODIV224,7107
#define RCC_CFGR_PPRE1_HCLK_DIV2	RCC_CFGR_PPRE1_HCLK_DIV2225,7146
#define RCC_CFGR_PPRE1_HCLK_DIV4	RCC_CFGR_PPRE1_HCLK_DIV4226,7184
#define RCC_CFGR_PPRE1_HCLK_DIV8	RCC_CFGR_PPRE1_HCLK_DIV8227,7222
#define RCC_CFGR_PPRE1_HCLK_DIV16	RCC_CFGR_PPRE1_HCLK_DIV16228,7260
#define RCC_CFGR_HPRE_SYSCLK_NODIV	RCC_CFGR_HPRE_SYSCLK_NODIV230,7300
#define RCC_CFGR_HPRE_SYSCLK_DIV2	RCC_CFGR_HPRE_SYSCLK_DIV2231,7340
#define RCC_CFGR_HPRE_SYSCLK_DIV4	RCC_CFGR_HPRE_SYSCLK_DIV4232,7379
#define RCC_CFGR_HPRE_SYSCLK_DIV8	RCC_CFGR_HPRE_SYSCLK_DIV8233,7418
#define RCC_CFGR_HPRE_SYSCLK_DIV16	RCC_CFGR_HPRE_SYSCLK_DIV16234,7457
#define RCC_CFGR_HPRE_SYSCLK_DIV64	RCC_CFGR_HPRE_SYSCLK_DIV64235,7497
#define RCC_CFGR_HPRE_SYSCLK_DIV128	RCC_CFGR_HPRE_SYSCLK_DIV128236,7537
#define RCC_CFGR_HPRE_SYSCLK_DIV256	RCC_CFGR_HPRE_SYSCLK_DIV256237,7578
#define RCC_CFGR_HPRE_SYSCLK_DIV512	RCC_CFGR_HPRE_SYSCLK_DIV512238,7619
#define RCC_CIR_CSSC	RCC_CIR_CSSC245,7799
#define RCC_CIR_MSIRDYC	RCC_CIR_MSIRDYC248,7871
#define RCC_CIR_PLLRDYC	RCC_CIR_PLLRDYC249,7908
#define RCC_CIR_HSERDYC	RCC_CIR_HSERDYC250,7945
#define RCC_CIR_HSIRDYC	RCC_CIR_HSIRDYC251,7982
#define RCC_CIR_LSERDYC	RCC_CIR_LSERDYC252,8019
#define RCC_CIR_LSIRDYC	RCC_CIR_LSIRDYC253,8056
#define RCC_CIR_MSIRDYIE	RCC_CIR_MSIRDYIE256,8132
#define RCC_CIR_PLLRDYIE	RCC_CIR_PLLRDYIE257,8169
#define RCC_CIR_HSERDYIE	RCC_CIR_HSERDYIE258,8206
#define RCC_CIR_HSIRDYIE	RCC_CIR_HSIRDYIE259,8243
#define RCC_CIR_LSERDYIE	RCC_CIR_LSERDYIE260,8280
#define RCC_CIR_LSIRDYIE	RCC_CIR_LSIRDYIE261,8316
#define RCC_CIR_CSSF	RCC_CIR_CSSF264,8400
#define RCC_CIR_MSIRDYF	RCC_CIR_MSIRDYF267,8470
#define RCC_CIR_PLLRDYF	RCC_CIR_PLLRDYF268,8517
#define RCC_CIR_HSERDYF	RCC_CIR_HSERDYF269,8553
#define RCC_CIR_HSIRDYF	RCC_CIR_HSIRDYF270,8589
#define RCC_CIR_LSERDYF	RCC_CIR_LSERDYF271,8625
#define RCC_CIR_LSIRDYF	RCC_CIR_LSIRDYF272,8661
#define RCC_AHBRSTR_DMA1RST	RCC_AHBRSTR_DMA1RST276,8765
#define RCC_AHBRSTR_FLITFRST	RCC_AHBRSTR_FLITFRST277,8805
#define RCC_AHBRSTR_CRCRST	RCC_AHBRSTR_CRCRST278,8846
#define RCC_AHBRSTR_GPIOHRST	RCC_AHBRSTR_GPIOHRST279,8885
#define RCC_AHBRSTR_GPIOERST	RCC_AHBRSTR_GPIOERST280,8925
#define RCC_AHBRSTR_GPIODRST	RCC_AHBRSTR_GPIODRST281,8965
#define RCC_AHBRSTR_GPIOCRST	RCC_AHBRSTR_GPIOCRST282,9005
#define RCC_AHBRSTR_GPIOBRST	RCC_AHBRSTR_GPIOBRST283,9045
#define RCC_AHBRSTR_GPIOARST	RCC_AHBRSTR_GPIOARST284,9085
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST289,9203
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST290,9246
#define RCC_APB2RSTR_ADC1RST	RCC_APB2RSTR_ADC1RST291,9287
#define RCC_APB2RSTR_TIM11RST	RCC_APB2RSTR_TIM11RST292,9327
#define RCC_APB2RSTR_TIM10RST	RCC_APB2RSTR_TIM10RST293,9368
#define RCC_APB2RSTR_TIM9RST	RCC_APB2RSTR_TIM9RST294,9409
#define RCC_APB2RSTR_SYSCFGRST	RCC_APB2RSTR_SYSCFGRST295,9449
#define RCC_APB1RSTR_COMPRST	RCC_APB1RSTR_COMPRST300,9569
#define RCC_APB1RSTR_DACRST	RCC_APB1RSTR_DACRST301,9610
#define RCC_APB1RSTR_PWRRST	RCC_APB1RSTR_PWRRST302,9650
#define RCC_APB1RSTR_USBRST	RCC_APB1RSTR_USBRST303,9690
#define RCC_APB1RSTR_I2C2RST	RCC_APB1RSTR_I2C2RST304,9730
#define RCC_APB1RSTR_I2C1RST	RCC_APB1RSTR_I2C1RST305,9771
#define RCC_APB1RSTR_USART3RST	RCC_APB1RSTR_USART3RST306,9812
#define RCC_APB1RSTR_USART2RST	RCC_APB1RSTR_USART2RST307,9855
#define RCC_APB1RSTR_SPI2RST	RCC_APB1RSTR_SPI2RST308,9898
#define RCC_APB1RSTR_WWDGRST	RCC_APB1RSTR_WWDGRST309,9939
#define RCC_APB1RSTR_LCDRST	RCC_APB1RSTR_LCDRST310,9980
#define RCC_APB1RSTR_TIM7RST	RCC_APB1RSTR_TIM7RST311,10019
#define RCC_APB1RSTR_TIM6RST	RCC_APB1RSTR_TIM6RST312,10059
#define RCC_APB1RSTR_TIM5RST	RCC_APB1RSTR_TIM5RST313,10099
#define RCC_APB1RSTR_TIM4RST	RCC_APB1RSTR_TIM4RST314,10139
#define RCC_APB1RSTR_TIM3RST	RCC_APB1RSTR_TIM3RST315,10179
#define RCC_APB1RSTR_TIM2RST	RCC_APB1RSTR_TIM2RST316,10219
#define RCC_AHBENR_DMA1EN	RCC_AHBENR_DMA1EN325,10439
#define RCC_AHBENR_FLITFEN	RCC_AHBENR_FLITFEN326,10477
#define RCC_AHBENR_CRCEN	RCC_AHBENR_CRCEN327,10516
#define RCC_AHBENR_GPIOHEN	RCC_AHBENR_GPIOHEN328,10553
#define RCC_AHBENR_GPIOEEN	RCC_AHBENR_GPIOEEN329,10591
#define RCC_AHBENR_GPIODEN	RCC_AHBENR_GPIODEN330,10629
#define RCC_AHBENR_GPIOCEN	RCC_AHBENR_GPIOCEN331,10667
#define RCC_AHBENR_GPIOBEN	RCC_AHBENR_GPIOBEN332,10705
#define RCC_AHBENR_GPIOAEN	RCC_AHBENR_GPIOAEN333,10743
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN342,10963
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN343,11004
#define RCC_APB2ENR_ADC1EN	RCC_APB2ENR_ADC1EN344,11043
#define RCC_APB2ENR_TIM11EN	RCC_APB2ENR_TIM11EN345,11081
#define RCC_APB2ENR_TIM10EN	RCC_APB2ENR_TIM10EN346,11120
#define RCC_APB2ENR_TIM9EN	RCC_APB2ENR_TIM9EN347,11159
#define RCC_APB2ENR_SYSCFGEN	RCC_APB2ENR_SYSCFGEN348,11197
#define RCC_APB1ENR_COMPEN	RCC_APB1ENR_COMPEN357,11419
#define RCC_APB1ENR_DACEN	RCC_APB1ENR_DACEN358,11458
#define RCC_APB1ENR_PWREN	RCC_APB1ENR_PWREN359,11496
#define RCC_APB1ENR_USBEN	RCC_APB1ENR_USBEN360,11534
#define RCC_APB1ENR_I2C2EN	RCC_APB1ENR_I2C2EN361,11572
#define RCC_APB1ENR_I2C1EN	RCC_APB1ENR_I2C1EN362,11611
#define RCC_APB1ENR_USART3EN	RCC_APB1ENR_USART3EN363,11650
#define RCC_APB1ENR_USART2EN	RCC_APB1ENR_USART2EN364,11691
#define RCC_APB1ENR_SPI2EN	RCC_APB1ENR_SPI2EN365,11732
#define RCC_APB1ENR_WWDGEN	RCC_APB1ENR_WWDGEN366,11771
#define RCC_APB1ENR_LCDEN	RCC_APB1ENR_LCDEN367,11810
#define RCC_APB1ENR_TIM7EN	RCC_APB1ENR_TIM7EN368,11847
#define RCC_APB1ENR_TIM6EN	RCC_APB1ENR_TIM6EN369,11885
#define RCC_APB1ENR_TIM4EN	RCC_APB1ENR_TIM4EN370,11923
#define RCC_APB1ENR_TIM3EN	RCC_APB1ENR_TIM3EN371,11961
#define RCC_APB1ENR_TIM2EN	RCC_APB1ENR_TIM2EN372,11999
#define RCC_AHBLPENR_DMA1LPEN	RCC_AHBLPENR_DMA1LPEN376,12126
#define RCC_AHBLPENR_SRAMLPEN	RCC_AHBLPENR_SRAMLPEN377,12168
#define RCC_AHBLPENR_FLITFLPEN	RCC_AHBLPENR_FLITFLPEN378,12210
#define RCC_AHBLPENR_CRCLPEN	RCC_AHBLPENR_CRCLPEN379,12253
#define RCC_AHBLPENR_GPIOHLPEN	RCC_AHBLPENR_GPIOHLPEN380,12294
#define RCC_AHBLPENR_GPIOELPEN	RCC_AHBLPENR_GPIOELPEN381,12336
#define RCC_AHBLPENR_GPIODLPEN	RCC_AHBLPENR_GPIODLPEN382,12378
#define RCC_AHBLPENR_GPIOCLPEN	RCC_AHBLPENR_GPIOCLPEN383,12420
#define RCC_AHBLPENR_GPIOBLPEN	RCC_AHBLPENR_GPIOBLPEN384,12462
#define RCC_AHBLPENR_GPIOALPEN	RCC_AHBLPENR_GPIOALPEN385,12504
#define RCC_APB2LPENR_USART1LPEN	RCC_APB2LPENR_USART1LPEN387,12547
#define RCC_APB2LPENR_SPI1LPEN	RCC_APB2LPENR_SPI1LPEN388,12591
#define RCC_APB2LPENR_ADC1LPEN	RCC_APB2LPENR_ADC1LPEN389,12634
#define RCC_APB2LPENR_TIM11LPEN	RCC_APB2LPENR_TIM11LPEN390,12676
#define RCC_APB2LPENR_TIM10LPEN	RCC_APB2LPENR_TIM10LPEN391,12719
#define RCC_APB2LPENR_TIM9LPEN	RCC_APB2LPENR_TIM9LPEN392,12762
#define RCC_APB2LPENR_SYSCFGLPEN	RCC_APB2LPENR_SYSCFGLPEN393,12804
#define RCC_APB1LPENR_COMPLPEN	RCC_APB1LPENR_COMPLPEN395,12848
#define RCC_APB1LPENR_DACLPEN	RCC_APB1LPENR_DACLPEN396,12891
#define RCC_APB1LPENR_PWRLPEN	RCC_APB1LPENR_PWRLPEN397,12933
#define RCC_APB1LPENR_USBLPEN	RCC_APB1LPENR_USBLPEN398,12975
#define RCC_APB1LPENR_I2C2LPEN	RCC_APB1LPENR_I2C2LPEN399,13017
#define RCC_APB1LPENR_I2C1LPEN	RCC_APB1LPENR_I2C1LPEN400,13060
#define RCC_APB1LPENR_USART3LPEN	RCC_APB1LPENR_USART3LPEN401,13103
#define RCC_APB1LPENR_USART2LPEN	RCC_APB1LPENR_USART2LPEN402,13147
#define RCC_APB1LPENR_SPI2LPEN	RCC_APB1LPENR_SPI2LPEN403,13191
#define RCC_APB1LPENR_WWDGLPEN	RCC_APB1LPENR_WWDGLPEN404,13234
#define RCC_APB1LPENR_LCDLPEN	RCC_APB1LPENR_LCDLPEN405,13277
#define RCC_APB1LPENR_TIM7LPEN	RCC_APB1LPENR_TIM7LPEN406,13318
#define RCC_APB1LPENR_TIM6LPEN	RCC_APB1LPENR_TIM6LPEN407,13360
#define RCC_APB1LPENR_TIM4LPEN	RCC_APB1LPENR_TIM4LPEN408,13402
#define RCC_APB1LPENR_TIM3LPEN	RCC_APB1LPENR_TIM3LPEN409,13444
#define RCC_APB1LPENR_TIM2LPEN	RCC_APB1LPENR_TIM2LPEN410,13486
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF415,13611
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF416,13648
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF417,13685
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF418,13722
#define RCC_CSR_PORRSTF	RCC_CSR_PORRSTF419,13759
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF420,13796
#define RCC_CSR_OBLRSTF	RCC_CSR_OBLRSTF421,13833
#define RCC_CSR_RMVF	RCC_CSR_RMVF422,13870
#define RCC_CSR_RESET_FLAGS	RCC_CSR_RESET_FLAGS423,13904
#define RCC_CSR_RTCRST	RCC_CSR_RTCRST426,14067
#define RCC_CSR_RTCEN	RCC_CSR_RTCEN427,14103
#define RCC_CSR_RTCSEL_SHIFT	RCC_CSR_RTCSEL_SHIFT428,14138
#define RCC_CSR_RTCSEL_MASK	RCC_CSR_RTCSEL_MASK429,14174
#define RCC_CSR_RTCSEL_NONE	RCC_CSR_RTCSEL_NONE430,14210
#define RCC_CSR_RTCSEL_LSE	RCC_CSR_RTCSEL_LSE431,14246
#define RCC_CSR_RTCSEL_LSI	RCC_CSR_RTCSEL_LSI432,14281
#define RCC_CSR_RTCSEL_HSE	RCC_CSR_RTCSEL_HSE433,14316
#define RCC_CSR_LSECSSD	RCC_CSR_LSECSSD434,14351
#define RCC_CSR_LSECSSON	RCC_CSR_LSECSSON435,14388
#define RCC_CSR_LSEBYP	RCC_CSR_LSEBYP436,14425
#define RCC_CSR_LSERDY	RCC_CSR_LSERDY437,14461
#define RCC_CSR_LSEON	RCC_CSR_LSEON438,14496
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY439,14530
#define RCC_CSR_LSION	RCC_CSR_LSION440,14565
struct rcc_clock_scale {rcc_clock_scale442,14600
	uint8_t pll_mul;pll_mul443,14625
	uint16_t pll_div;pll_div444,14643
	uint8_t pll_source;pll_source445,14662
	uint8_t flash_waitstates;flash_waitstates446,14683
	uint8_t hpre;hpre447,14710
	uint8_t ppre1;ppre1448,14725
	uint8_t ppre2;ppre2449,14741
	enum pwr_vos_scale voltage_scale;voltage_scale450,14757
	uint32_t ahb_frequency;ahb_frequency451,14792
	uint32_t apb1_frequency;apb1_frequency452,14817
	uint32_t apb2_frequency;apb2_frequency453,14843
	uint8_t msi_range;msi_range454,14869
enum rcc_clock_config_entry {rcc_clock_config_entry457,14893
	RCC_CLOCK_VRANGE1_HSI_PLL_24MHZ,RCC_CLOCK_VRANGE1_HSI_PLL_24MHZ458,14923
	RCC_CLOCK_VRANGE1_HSI_PLL_32MHZ,RCC_CLOCK_VRANGE1_HSI_PLL_32MHZ459,14957
	RCC_CLOCK_VRANGE1_HSI_RAW_16MHZ,RCC_CLOCK_VRANGE1_HSI_RAW_16MHZ460,14991
	RCC_CLOCK_VRANGE1_HSI_RAW_4MHZ,RCC_CLOCK_VRANGE1_HSI_RAW_4MHZ461,15025
	RCC_CLOCK_VRANGE1_MSI_RAW_4MHZ,RCC_CLOCK_VRANGE1_MSI_RAW_4MHZ462,15058
	RCC_CLOCK_VRANGE1_MSI_RAW_2MHZ,RCC_CLOCK_VRANGE1_MSI_RAW_2MHZ463,15091
	RCC_CLOCK_CONFIG_ENDRCC_CLOCK_CONFIG_END464,15124
enum rcc_osc {rcc_osc477,15497
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_MSI, RCC_LSE, RCC_LSIRCC_PLL478,15512
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_MSI, RCC_LSE, RCC_LSIRCC_HSE478,15512
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_MSI, RCC_LSE, RCC_LSIRCC_HSI478,15512
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_MSI, RCC_LSE, RCC_LSIRCC_MSI478,15512
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_MSI, RCC_LSE, RCC_LSIRCC_LSE478,15512
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_MSI, RCC_LSE, RCC_LSIRCC_LSI478,15512
#define _REG_BIT(_REG_BIT481,15570
enum rcc_periph_clken {rcc_periph_clken483,15624
	RCC_GPIOA	= _REG_BIT(0x1c, 0),RCC_GPIOA485,15672
	RCC_GPIOB	= _REG_BIT(0x1c, 1),RCC_GPIOB486,15704
	RCC_GPIOC	= _REG_BIT(0x1c, 2),RCC_GPIOC487,15736
	RCC_GPIOD	= _REG_BIT(0x1c, 3),RCC_GPIOD488,15768
	RCC_GPIOE	= _REG_BIT(0x1c, 4),RCC_GPIOE489,15800
	RCC_GPIOH	= _REG_BIT(0x1c, 5),RCC_GPIOH490,15832
	RCC_GPIOF	= _REG_BIT(0x1c, 6),RCC_GPIOF491,15864
	RCC_GPIOG	= _REG_BIT(0x1c, 7),RCC_GPIOG492,15896
	RCC_CRC		= _REG_BIT(0x1c, 12),RCC_CRC493,15928
	RCC_FLITF	= _REG_BIT(0x1c, 15),RCC_FLITF494,15960
	RCC_DMA1	= _REG_BIT(0x1c, 24),RCC_DMA1495,15993
	RCC_DMA2	= _REG_BIT(0x1c, 25),RCC_DMA2496,16025
	RCC_AES		= _REG_BIT(0x1c, 27),RCC_AES497,16057
	RCC_FSMC	= _REG_BIT(0x1c, 30),RCC_FSMC498,16089
	RCC_SYSCFG	= _REG_BIT(0x20, 0),RCC_SYSCFG501,16146
	RCC_TIM9	= _REG_BIT(0x20, 2),RCC_TIM9502,16179
	RCC_TIM10	= _REG_BIT(0x20, 3),RCC_TIM10503,16210
	RCC_TIM11	= _REG_BIT(0x20, 4),RCC_TIM11504,16242
	RCC_ADC1	= _REG_BIT(0x20, 9),RCC_ADC1505,16274
	RCC_SDIO	= _REG_BIT(0x20, 11),RCC_SDIO506,16305
	RCC_SPI1	= _REG_BIT(0x20, 12),RCC_SPI1507,16337
	RCC_USART1	= _REG_BIT(0x20, 14),RCC_USART1508,16369
	RCC_TIM2	= _REG_BIT(0x24, 0),RCC_TIM2511,16427
	RCC_TIM3	= _REG_BIT(0x24, 1),RCC_TIM3512,16458
	RCC_TIM4	= _REG_BIT(0x24, 2),RCC_TIM4513,16489
	RCC_TIM5	= _REG_BIT(0x24, 3),RCC_TIM5514,16520
	RCC_TIM6	= _REG_BIT(0x24, 4),RCC_TIM6515,16551
	RCC_TIM7	= _REG_BIT(0x24, 5),RCC_TIM7516,16582
	RCC_LCD		= _REG_BIT(0x24, 9),RCC_LCD517,16613
	RCC_WWDG	= _REG_BIT(0x24, 11),RCC_WWDG518,16644
	RCC_SPI2	= _REG_BIT(0x24, 14),RCC_SPI2519,16676
	RCC_SPI3	= _REG_BIT(0x24, 15),RCC_SPI3520,16708
	RCC_USART2	= _REG_BIT(0x24, 17),RCC_USART2521,16740
	RCC_USART3	= _REG_BIT(0x24, 18),RCC_USART3522,16774
	RCC_UART4	= _REG_BIT(0x24, 19),RCC_UART4523,16808
	RCC_UART5	= _REG_BIT(0x24, 20),RCC_UART5524,16841
	RCC_I2C1	= _REG_BIT(0x24, 21),RCC_I2C1525,16874
	RCC_I2C2	= _REG_BIT(0x24, 22),RCC_I2C2526,16906
	RCC_USB		= _REG_BIT(0x24, 23),RCC_USB527,16938
	RCC_PWR		= _REG_BIT(0x24, 28),RCC_PWR528,16970
	RCC_DAC		= _REG_BIT(0x24, 29),RCC_DAC529,17002
	RCC_COMP	= _REG_BIT(0x24, 31),RCC_COMP530,17034
	SCC_GPIOA	= _REG_BIT(0x28, 0),SCC_GPIOA533,17091
	SCC_GPIOB	= _REG_BIT(0x28, 1),SCC_GPIOB534,17123
	SCC_GPIOC	= _REG_BIT(0x28, 2),SCC_GPIOC535,17155
	SCC_GPIOD	= _REG_BIT(0x28, 3),SCC_GPIOD536,17187
	SCC_GPIOE	= _REG_BIT(0x28, 4),SCC_GPIOE537,17219
	SCC_GPIOH	= _REG_BIT(0x28, 5),SCC_GPIOH538,17251
	SCC_GPIOF	= _REG_BIT(0x28, 6),SCC_GPIOF539,17283
	SCC_GPIOG	= _REG_BIT(0x28, 7),SCC_GPIOG540,17315
	SCC_CRC		= _REG_BIT(0x28, 12),SCC_CRC541,17347
	SCC_FLITF	= _REG_BIT(0x28, 15),SCC_FLITF542,17379
	SCC_SRAM	= _REG_BIT(0x28, 16),SCC_SRAM543,17412
	SCC_DMA1	= _REG_BIT(0x28, 24),SCC_DMA1544,17444
	SCC_DMA2	= _REG_BIT(0x28, 25),SCC_DMA2545,17476
	SCC_AES		= _REG_BIT(0x28, 27),SCC_AES546,17508
	SCC_FSMC	= _REG_BIT(0x28, 30),SCC_FSMC547,17540
	SCC_SYSCFG	= _REG_BIT(0x2c, 0),SCC_SYSCFG550,17597
	SCC_TIM9	= _REG_BIT(0x2c, 2),SCC_TIM9551,17630
	SCC_TIM10	= _REG_BIT(0x2c, 3),SCC_TIM10552,17661
	SCC_TIM11	= _REG_BIT(0x2c, 4),SCC_TIM11553,17693
	SCC_ADC1	= _REG_BIT(0x2c, 9),SCC_ADC1554,17725
	SCC_SDIO	= _REG_BIT(0x2c, 11),SCC_SDIO555,17756
	SCC_SPI1	= _REG_BIT(0x2c, 12),SCC_SPI1556,17788
	SCC_USART1	= _REG_BIT(0x2c, 14),SCC_USART1557,17820
	SCC_TIM2	= _REG_BIT(0x24, 0),SCC_TIM2560,17878
	SCC_TIM3	= _REG_BIT(0x24, 1),SCC_TIM3561,17909
	SCC_TIM4	= _REG_BIT(0x24, 2),SCC_TIM4562,17940
	SCC_TIM5	= _REG_BIT(0x24, 3),SCC_TIM5563,17971
	SCC_TIM6	= _REG_BIT(0x24, 4),SCC_TIM6564,18002
	SCC_TIM7	= _REG_BIT(0x24, 5),SCC_TIM7565,18033
	SCC_LCD		= _REG_BIT(0x24, 9),SCC_LCD566,18064
	SCC_WWDG	= _REG_BIT(0x24, 11),SCC_WWDG567,18095
	SCC_SPI2	= _REG_BIT(0x24, 14),SCC_SPI2568,18127
	SCC_SPI3	= _REG_BIT(0x24, 15),SCC_SPI3569,18159
	SCC_USART2	= _REG_BIT(0x24, 17),SCC_USART2570,18191
	SCC_USART3	= _REG_BIT(0x24, 18),SCC_USART3571,18225
	SCC_UART4	= _REG_BIT(0x24, 19),SCC_UART4572,18259
	SCC_UART5	= _REG_BIT(0x24, 20),SCC_UART5573,18292
	SCC_I2C1	= _REG_BIT(0x24, 21),SCC_I2C1574,18325
	SCC_I2C2	= _REG_BIT(0x24, 22),SCC_I2C2575,18357
	SCC_USB		= _REG_BIT(0x24, 23),SCC_USB576,18389
	SCC_PWR		= _REG_BIT(0x24, 28),SCC_PWR577,18421
	SCC_DAC		= _REG_BIT(0x24, 29),SCC_DAC578,18453
	SCC_COMP	= _REG_BIT(0x24, 31),SCC_COMP579,18485
enum rcc_periph_rst {rcc_periph_rst582,18521
	RST_GPIOA	= _REG_BIT(0x10, 0),RST_GPIOA584,18567
	RST_GPIOB	= _REG_BIT(0x10, 1),RST_GPIOB585,18599
	RST_GPIOC	= _REG_BIT(0x10, 2),RST_GPIOC586,18631
	RST_GPIOD	= _REG_BIT(0x10, 3),RST_GPIOD587,18663
	RST_GPIOE	= _REG_BIT(0x10, 4),RST_GPIOE588,18695
	RST_GPIOH	= _REG_BIT(0x10, 5),RST_GPIOH589,18727
	RST_GPIOF	= _REG_BIT(0x10, 6),RST_GPIOF590,18759
	RST_GPIOG	= _REG_BIT(0x10, 7),RST_GPIOG591,18791
	RST_CRC		= _REG_BIT(0x10, 12),RST_CRC592,18823
	RST_FLITF	= _REG_BIT(0x10, 15),RST_FLITF593,18855
	RST_DMA1	= _REG_BIT(0x10, 24),RST_DMA1594,18888
	RST_DMA2	= _REG_BIT(0x10, 25),RST_DMA2595,18920
	RST_AES		= _REG_BIT(0x10, 27),RST_AES596,18952
	RST_FSMC	= _REG_BIT(0x10, 30),RST_FSMC597,18984
	RST_SYSCFG	= _REG_BIT(0x14, 0),RST_SYSCFG600,19041
	RST_TIM9	= _REG_BIT(0x14, 2),RST_TIM9601,19074
	RST_TIM10	= _REG_BIT(0x14, 3),RST_TIM10602,19105
	RST_TIM11	= _REG_BIT(0x14, 4),RST_TIM11603,19137
	RST_ADC1	= _REG_BIT(0x14, 9),RST_ADC1604,19169
	RST_SDIO	= _REG_BIT(0x14, 11),RST_SDIO605,19200
	RST_SPI1	= _REG_BIT(0x14, 12),RST_SPI1606,19232
	RST_USART1	= _REG_BIT(0x14, 14),RST_USART1607,19264
	RST_TIM2	= _REG_BIT(0x18, 0),RST_TIM2610,19322
	RST_TIM3	= _REG_BIT(0x18, 1),RST_TIM3611,19353
	RST_TIM4	= _REG_BIT(0x18, 2),RST_TIM4612,19384
	RST_TIM5	= _REG_BIT(0x18, 3),RST_TIM5613,19415
	RST_TIM6	= _REG_BIT(0x18, 4),RST_TIM6614,19446
	RST_TIM7	= _REG_BIT(0x18, 5),RST_TIM7615,19477
	RST_LCD		= _REG_BIT(0x18, 9),RST_LCD616,19508
	RST_WWDG	= _REG_BIT(0x18, 11),RST_WWDG617,19539
	RST_SPI2	= _REG_BIT(0x18, 14),RST_SPI2618,19571
	RST_SPI3	= _REG_BIT(0x18, 15),RST_SPI3619,19603
	RST_USART2	= _REG_BIT(0x18, 17),RST_USART2620,19635
	RST_USART3	= _REG_BIT(0x18, 18),RST_USART3621,19669
	RST_UART4	= _REG_BIT(0x18, 19),RST_UART4622,19703
	RST_UART5	= _REG_BIT(0x18, 20),RST_UART5623,19736
	RST_I2C1	= _REG_BIT(0x18, 21),RST_I2C1624,19769
	RST_I2C2	= _REG_BIT(0x18, 22),RST_I2C2625,19801
	RST_USB		= _REG_BIT(0x18, 23),RST_USB626,19833
	RST_PWR		= _REG_BIT(0x18, 28),RST_PWR627,19865
	RST_DAC		= _REG_BIT(0x18, 29),RST_DAC628,19897
	RST_COMP	= _REG_BIT(0x18, 31),RST_COMP629,19929

../../../../libopencm3/include/libopencm3/stm32/l1/iwdg.h,52
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H34,1045

../../../../libopencm3/include/libopencm3/stm32/l1/rtc.h,49
#define LIBOPENCM3_RTC_HLIBOPENCM3_RTC_H32,964

../../../../libopencm3/include/libopencm3/stm32/l1/exti.h,52
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H37,1164

../../../../libopencm3/include/libopencm3/stm32/l1/i2c.h,49
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H32,965

../../../../libopencm3/include/libopencm3/stm32/l1/timer.h,489
#define TIM_OR(TIM_OR46,1339
#define TIM2_OR	TIM2_OR47,1391
#define TIM3_OR	TIM3_OR48,1423
#define TIM2_OR_ITR1_RMP_TIM10_OC	TIM2_OR_ITR1_RMP_TIM10_OC57,1774
#define TIM2_OR_ITR1_RMP_TIM5_TGO	TIM2_OR_ITR1_RMP_TIM5_TGO59,1869
#define TIM2_OR_ITR1_RMP_MASK	TIM2_OR_ITR1_RMP_MASK61,1922
#define TIM3_OR_ITR2_RMP_TIM8_TRGOU	TIM3_OR_ITR2_RMP_TIM8_TRGOU70,2283
#define TIM3_OR_ITR2_RMP_PTP	TIM3_OR_ITR2_RMP_PTP72,2380
#define TIM3_OR_ITR2_RMP_MASK	TIM3_OR_ITR2_RMP_MASK74,2429

../../../../libopencm3/include/libopencm3/stm32/l1/gpio.h,4680
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H37,1161
#define GPIOA	GPIOA49,1490
#define GPIOB	GPIOB50,1524
#define GPIOC	GPIOC51,1558
#define GPIOD	GPIOD52,1592
#define GPIOE	GPIOE53,1626
#define GPIOH	GPIOH54,1660
#define GPIO_MODER(GPIO_MODER60,1823
#define GPIOA_MODER	GPIOA_MODER61,1871
#define GPIOB_MODER	GPIOB_MODER62,1911
#define GPIOC_MODER	GPIOC_MODER63,1951
#define GPIOD_MODER	GPIOD_MODER64,1991
#define GPIOE_MODER	GPIOE_MODER65,2031
#define GPIOH_MODER	GPIOH_MODER66,2071
#define GPIO_OTYPER(GPIO_OTYPER69,2159
#define GPIOA_OTYPER	GPIOA_OTYPER70,2208
#define GPIOB_OTYPER	GPIOB_OTYPER71,2250
#define GPIOC_OTYPER	GPIOC_OTYPER72,2292
#define GPIOD_OTYPER	GPIOD_OTYPER73,2334
#define GPIOE_OTYPER	GPIOE_OTYPER74,2376
#define GPIOH_OTYPER	GPIOH_OTYPER75,2418
#define GPIO_OSPEEDR(GPIO_OSPEEDR78,2510
#define GPIOA_OSPEEDR	GPIOA_OSPEEDR79,2560
#define GPIOB_OSPEEDR	GPIOB_OSPEEDR80,2604
#define GPIOC_OSPEEDR	GPIOC_OSPEEDR81,2648
#define GPIOD_OSPEEDR	GPIOD_OSPEEDR82,2692
#define GPIOE_OSPEEDR	GPIOE_OSPEEDR83,2736
#define GPIOH_OSPEEDR	GPIOH_OSPEEDR84,2780
#define GPIO_PUPDR(GPIO_PUPDR87,2877
#define GPIOA_PUPDR GPIOA_PUPDR88,2939
#define GPIOB_PUPDR GPIOB_PUPDR89,2997
#define GPIOC_PUPDR GPIOC_PUPDR90,3055
#define GPIOD_PUPDR GPIOD_PUPDR91,3113
#define GPIOE_PUPDR GPIOE_PUPDR92,3171
#define GPIOH_PUPDR GPIOH_PUPDR93,3229
#define GPIO_IDR(GPIO_IDR96,3331
#define GPIOA_IDR	GPIOA_IDR97,3378
#define GPIOB_IDR	GPIOB_IDR98,3414
#define GPIOC_IDR	GPIOC_IDR99,3450
#define GPIOD_IDR	GPIOD_IDR100,3486
#define GPIOE_IDR	GPIOE_IDR101,3522
#define GPIOH_IDR	GPIOH_IDR102,3558
#define GPIO_ODR(GPIO_ODR105,3639
#define GPIOA_ODR	GPIOA_ODR106,3686
#define GPIOB_ODR	GPIOB_ODR107,3722
#define GPIOC_ODR	GPIOC_ODR108,3758
#define GPIOD_ODR	GPIOD_ODR109,3794
#define GPIOE_ODR	GPIOE_ODR110,3830
#define GPIOH_ODR	GPIOH_ODR111,3866
#define GPIO_BSRR(GPIO_BSRR114,3950
#define GPIOA_BSRR	GPIOA_BSRR115,3998
#define GPIOB_BSRR	GPIOB_BSRR116,4036
#define GPIOC_BSRR	GPIOC_BSRR117,4074
#define GPIOD_BSRR	GPIOD_BSRR118,4112
#define GPIOE_BSRR	GPIOE_BSRR119,4150
#define GPIOH_BSRR	GPIOH_BSRR120,4188
#define GPIO_LCKR(GPIO_LCKR123,4279
#define GPIOA_LCKR	GPIOA_LCKR124,4327
#define GPIOB_LCKR	GPIOB_LCKR125,4365
#define GPIOC_LCKR	GPIOC_LCKR126,4403
#define GPIOD_LCKR	GPIOD_LCKR127,4441
#define GPIOE_LCKR	GPIOE_LCKR128,4479
#define GPIOH_LCKR	GPIOH_LCKR129,4517
#define GPIO_AFRL(GPIO_AFRL132,4607
#define GPIOA_AFRL GPIOA_AFRL133,4669
#define GPIOB_AFRL GPIOB_AFRL134,4726
#define GPIOC_AFRL GPIOC_AFRL135,4783
#define GPIOD_AFRL GPIOD_AFRL136,4840
#define GPIOE_AFRL GPIOE_AFRL137,4897
#define GPIOH_AFRL GPIOH_AFRL138,4954
#define GPIO_AFRH(GPIO_AFRH141,5064
#define GPIOA_AFRH GPIOA_AFRH142,5126
#define GPIOB_AFRH GPIOB_AFRH143,5183
#define GPIOC_AFRH GPIOC_AFRH144,5240
#define GPIOD_AFRH GPIOD_AFRH145,5297
#define GPIOE_AFRH GPIOE_AFRH146,5354
#define GPIOH_AFRH GPIOH_AFRH147,5411
#define GPIO_MODE(GPIO_MODE151,5543
#define GPIO_MODE_MASK(GPIO_MODE_MASK152,5605
#define GPIO_MODE_INPUT	GPIO_MODE_INPUT156,5758
#define GPIO_MODE_OUTPUT	GPIO_MODE_OUTPUT157,5803
#define GPIO_MODE_AF	GPIO_MODE_AF158,5834
#define GPIO_MODE_ANALOG	GPIO_MODE_ANALOG159,5862
#define GPIO_OTYPE_PP	GPIO_OTYPE_PP168,6111
#define GPIO_OTYPE_OD	GPIO_OTYPE_OD170,6157
#define GPIO_OSPEED(GPIO_OSPEED174,6220
#define GPIO_OSPEED_MASK(GPIO_OSPEED_MASK175,6283
#define GPIO_OSPEED_400KHZ	GPIO_OSPEED_400KHZ179,6416
#define GPIO_OSPEED_2MHZ	GPIO_OSPEED_2MHZ180,6448
#define GPIO_OSPEED_10MHZ	GPIO_OSPEED_10MHZ181,6478
#define GPIO_OSPEED_40MHZ	GPIO_OSPEED_40MHZ182,6509
#define GPIO_PUPD(GPIO_PUPD187,6623
#define GPIO_PUPD_MASK(GPIO_PUPD_MASK188,6685
#define GPIO_PUPD_NONE GPIO_PUPD_NONE192,6817
#define GPIO_PUPD_PULLUP GPIO_PUPD_PULLUP193,6861
#define GPIO_PUPD_PULLDOWN GPIO_PUPD_PULLDOWN194,6905
#define GPIO_LCKK	GPIO_LCKK212,7527
#define GPIO_AFR(GPIO_AFR220,7819
#define GPIO_AFR_MASK(GPIO_AFR_MASK221,7879
#define GPIO_AF0 GPIO_AF0225,8024
#define GPIO_AF1 GPIO_AF1226,8068
#define GPIO_AF2 GPIO_AF2227,8112
#define GPIO_AF3 GPIO_AF3228,8156
#define GPIO_AF4 GPIO_AF4229,8200
#define GPIO_AF5 GPIO_AF5230,8244
#define GPIO_AF6 GPIO_AF6231,8288
#define GPIO_AF7 GPIO_AF7232,8332
#define GPIO_AF8 GPIO_AF8233,8376
#define GPIO_AF9 GPIO_AF9234,8420
#define GPIO_AF10 GPIO_AF10235,8464
#define GPIO_AF11 GPIO_AF11236,8508
#define GPIO_AF12 GPIO_AF12237,8552
#define GPIO_AF13 GPIO_AF13238,8596
#define GPIO_AF14 GPIO_AF14239,8640
#define GPIO_AF15 GPIO_AF15240,8684

../../../../libopencm3/include/libopencm3/stm32/l1/crc.h,50
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H34,1041

../../../../libopencm3/include/libopencm3/stm32/l1/lcd.h,5964
#define LIBOPENCM3_LCD_HLIBOPENCM3_LCD_H36,1099
#define LCD_CR	LCD_CR44,1276
#define LCD_FCR	LCD_FCR46,1347
#define LCD_SR	LCD_SR48,1412
#define LCD_CLR	LCD_CLR50,1475
#define LCD_RAM_BASE	LCD_RAM_BASE55,1642
#define LCD_RAM_COM0	LCD_RAM_COM058,1701
#define LCD_RAM_COM1	LCD_RAM_COM160,1769
#define LCD_RAM_COM2	LCD_RAM_COM262,1837
#define LCD_RAM_COM3	LCD_RAM_COM364,1905
#define LCD_RAM_COM4	LCD_RAM_COM466,1973
#define LCD_RAM_COM5	LCD_RAM_COM568,2041
#define LCD_RAM_COM6	LCD_RAM_COM670,2109
#define LCD_RAM_COM7	LCD_RAM_COM772,2177
#define LCD_CR_LCDEN	LCD_CR_LCDEN75,2307
#define LCD_CR_VSEL	LCD_CR_VSEL76,2338
#define LCD_CR_DUTY_SHIFT	LCD_CR_DUTY_SHIFT78,2369
#define LCD_CR_DUTY_MASK	LCD_CR_DUTY_MASK79,2397
#define LCD_CR_DUTY_STATIC	LCD_CR_DUTY_STATIC80,2426
#define LCD_CR_DUTY_1_2	LCD_CR_DUTY_1_281,2457
#define LCD_CR_DUTY_1_3	LCD_CR_DUTY_1_382,2486
#define LCD_CR_DUTY_1_4	LCD_CR_DUTY_1_483,2515
#define LCD_CR_DUTY_1_8	LCD_CR_DUTY_1_884,2544
#define LCD_CR_BIAS_SHIFT	LCD_CR_BIAS_SHIFT86,2574
#define LCD_CR_BIAS_MASK	LCD_CR_BIAS_MASK87,2602
#define LCD_CR_BIAS_1_4	LCD_CR_BIAS_1_488,2631
#define LCD_CR_BIAS_1_2	LCD_CR_BIAS_1_289,2660
#define LCD_CR_BIAS_1_3	LCD_CR_BIAS_1_390,2689
#define LCD_CR_MUX_SEG	LCD_CR_MUX_SEG92,2719
#define LCD_FCR_HD	LCD_FCR_HD95,2833
#define LCD_FCR_SOFIE	LCD_FCR_SOFIE96,2862
#define LCD_FCR_UDDIE	LCD_FCR_UDDIE97,2894
#define LCD_FCR_PON_SHIFT	LCD_FCR_PON_SHIFT99,2927
#define LCD_FCR_PON_MASK	LCD_FCR_PON_MASK100,2955
#define LCD_FCR_PON_0	LCD_FCR_PON_0101,2984
#define LCD_FCR_PON_1	LCD_FCR_PON_1102,3011
#define LCD_FCR_PON_2	LCD_FCR_PON_2103,3038
#define LCD_FCR_PON_3	LCD_FCR_PON_3104,3065
#define LCD_FCR_PON_4	LCD_FCR_PON_4105,3092
#define LCD_FCR_PON_5	LCD_FCR_PON_5106,3119
#define LCD_FCR_PON_6	LCD_FCR_PON_6107,3146
#define LCD_FCR_PON_7	LCD_FCR_PON_7108,3173
#define LCD_FCR_DEAD_SHIFT	LCD_FCR_DEAD_SHIFT110,3201
#define LCD_FCR_DEAD_MASK	LCD_FCR_DEAD_MASK111,3230
#define LCD_FCR_DEAD_NONE	LCD_FCR_DEAD_NONE112,3260
#define LCD_FCR_DEAD_1_PHASE	LCD_FCR_DEAD_1_PHASE113,3290
#define LCD_FCR_DEAD_2_PHASE	LCD_FCR_DEAD_2_PHASE114,3323
#define LCD_FCR_DEAD_3_PHASE	LCD_FCR_DEAD_3_PHASE115,3356
#define LCD_FCR_DEAD_4_PHASE	LCD_FCR_DEAD_4_PHASE116,3389
#define LCD_FCR_DEAD_5_PHASE	LCD_FCR_DEAD_5_PHASE117,3422
#define LCD_FCR_DEAD_6_PHASE	LCD_FCR_DEAD_6_PHASE118,3455
#define LCD_FCR_DEAD_7_PHASE	LCD_FCR_DEAD_7_PHASE119,3488
#define LCD_FCR_CC_SHIFT	LCD_FCR_CC_SHIFT121,3522
#define LCD_FCR_CC_MASK	LCD_FCR_CC_MASK122,3550
#define LCD_FCR_CC_0	LCD_FCR_CC_0123,3579
#define LCD_FCR_CC_1	LCD_FCR_CC_1124,3605
#define LCD_FCR_CC_2	LCD_FCR_CC_2125,3631
#define LCD_FCR_CC_3	LCD_FCR_CC_3126,3657
#define LCD_FCR_CC_4	LCD_FCR_CC_4127,3683
#define LCD_FCR_CC_5	LCD_FCR_CC_5128,3709
#define LCD_FCR_CC_6	LCD_FCR_CC_6129,3735
#define LCD_FCR_CC_7	LCD_FCR_CC_7130,3761
#define LCD_FCR_BLINKF_SHIFT	LCD_FCR_BLINKF_SHIFT132,3788
#define LCD_FCR_BLINKF_MASK	LCD_FCR_BLINKF_MASK133,3820
#define LCD_FCR_BLINKF_8	LCD_FCR_BLINKF_8134,3852
#define LCD_FCR_BLINKF_16	LCD_FCR_BLINKF_16135,3881
#define LCD_FCR_BLINKF_32	LCD_FCR_BLINKF_32136,3911
#define LCD_FCR_BLINKF_64	LCD_FCR_BLINKF_64137,3941
#define LCD_FCR_BLINKF_128	LCD_FCR_BLINKF_128138,3971
#define LCD_FCR_BLINKF_256	LCD_FCR_BLINKF_256139,4002
#define LCD_FCR_BLINKF_512	LCD_FCR_BLINKF_512140,4033
#define LCD_FCR_BLINKF_1024	LCD_FCR_BLINKF_1024141,4064
#define LCD_FCR_BLINK_SHIFT	LCD_FCR_BLINK_SHIFT143,4097
#define LCD_FCR_BLINK_MASK	LCD_FCR_BLINK_MASK144,4129
#define LCD_FCR_BLINK_DISABLE	LCD_FCR_BLINK_DISABLE145,4161
#define LCD_FCR_BLINK_SEG0_COM0_ENABLE	LCD_FCR_BLINK_SEG0_COM0_ENABLE146,4196
#define LCD_FCR_BLINK_SEG0_ENABLE	LCD_FCR_BLINK_SEG0_ENABLE147,4239
#define LCD_FCR_BLINK_ALL_ENABLE	LCD_FCR_BLINK_ALL_ENABLE148,4277
#define LCD_FCR_DIV_SHIFT	LCD_FCR_DIV_SHIFT150,4315
#define LCD_FCR_DIV_MASK	LCD_FCR_DIV_MASK151,4344
#define LCD_FCR_DIV_16	LCD_FCR_DIV_16152,4373
#define LCD_FCR_DIV_17	LCD_FCR_DIV_17153,4401
#define LCD_FCR_DIV_18	LCD_FCR_DIV_18154,4429
#define LCD_FCR_DIV_19	LCD_FCR_DIV_19155,4457
#define LCD_FCR_DIV_20	LCD_FCR_DIV_20156,4485
#define LCD_FCR_DIV_21	LCD_FCR_DIV_21157,4513
#define LCD_FCR_DIV_22	LCD_FCR_DIV_22158,4541
#define LCD_FCR_DIV_23	LCD_FCR_DIV_23159,4569
#define LCD_FCR_DIV_24	LCD_FCR_DIV_24160,4597
#define LCD_FCR_DIV_25	LCD_FCR_DIV_25161,4625
#define LCD_FCR_DIV_26	LCD_FCR_DIV_26162,4653
#define LCD_FCR_DIV_27	LCD_FCR_DIV_27163,4681
#define LCD_FCR_DIV_28	LCD_FCR_DIV_28164,4709
#define LCD_FCR_DIV_29	LCD_FCR_DIV_29165,4737
#define LCD_FCR_DIV_30	LCD_FCR_DIV_30166,4765
#define LCD_FCR_DIV_31	LCD_FCR_DIV_31167,4793
#define LCD_FCR_PS_SHIFT	LCD_FCR_PS_SHIFT169,4822
#define LCD_FCR_PS_MASK	LCD_FCR_PS_MASK170,4850
#define LCD_FCR_PS_1	LCD_FCR_PS_1171,4879
#define LCD_FCR_PS_2	LCD_FCR_PS_2172,4905
#define LCD_FCR_PS_4	LCD_FCR_PS_4173,4931
#define LCD_FCR_PS_8	LCD_FCR_PS_8174,4957
#define LCD_FCR_PS_16	LCD_FCR_PS_16175,4983
#define LCD_FCR_PS_32	LCD_FCR_PS_32176,5010
#define LCD_FCR_PS_64	LCD_FCR_PS_64177,5037
#define LCD_FCR_PS_128	LCD_FCR_PS_128178,5064
#define LCD_FCR_PS_256	LCD_FCR_PS_256179,5092
#define LCD_FCR_PS_512	LCD_FCR_PS_512180,5120
#define LCD_FCR_PS_1024	LCD_FCR_PS_1024181,5148
#define LCD_FCR_PS_2048	LCD_FCR_PS_2048182,5177
#define LCD_FCR_PS_4096	LCD_FCR_PS_4096183,5206
#define LCD_FCR_PS_8192	LCD_FCR_PS_8192184,5235
#define LCD_FCR_PS_16384	LCD_FCR_PS_16384185,5264
#define LCD_FCR_PS_32768	LCD_FCR_PS_32768186,5293
#define LCD_SR_ENS	LCD_SR_ENS189,5402
#define LCD_SR_SOF	LCD_SR_SOF190,5431
#define LCD_SR_UDR	LCD_SR_UDR191,5460
#define LCD_SR_UDD	LCD_SR_UDD192,5489
#define LCD_SR_RDY	LCD_SR_RDY193,5518
#define LCD_SR_FCRSF	LCD_SR_FCRSF194,5547
#define LCD_CLR_SOFC	LCD_CLR_SOFC197,5658
#define LCD_CLR_UDDC	LCD_CLR_UDDC198,5689

../../../../libopencm3/include/libopencm3/stm32/l1/dma.h,50
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H37,1174

../../../../libopencm3/include/libopencm3/stm32/l1/irq.json,1904
        "wwdg", 03,16
        "pvd", 14,33
        "tamper_stamp", 25,49
        "rtc_wkup", 36,74
        "flash", 47,95
        "rcc", 58,113
        "exti0", 69,129
        "exti1", 710,147
        "exti2", 811,165
        "exti3", 912,183
        "exti4", 1013,201
        "dma1_channel1", 1114,219
        "dma1_channel2", 1215,245
        "dma1_channel3", 1316,271
        "dma1_channel4", 1417,297
        "dma1_channel5", 1518,323
        "dma1_channel6", 1619,349
        "dma1_channel7", 1720,375
        "adc1", 1821,401
        "usb_hp", 1922,418
        "usb_lp", 2023,437
        "dac", 2124,456
        "comp", 2225,472
        "exti9_5", 2326,489
        "lcd", 2427,509
        "tim9", 2528,525
        "tim10", 2629,542
        "tim11", 2730,560
        "tim2", 2831,578
        "tim3", 2932,595
        "tim4", 3033,612
        "i2c1_ev", 3134,629
        "i2c1_er", 3235,649
        "i2c2_ev", 3336,669
        "i2c2_er", 3437,689
        "spi1", 3538,709
        "spi2", 3639,726
        "usart1", 3740,743
        "usart2", 3841,762
        "usart3", 3942,781
        "exti15_10", 4043,800
        "rtc_alarm", 4144,822
        "usb_fs_wakeup", 4245,844
        "tim6", 4346,870
        "tim7", 4447,887
        "sdio", 4548,904
        "tim5", 4649,921
        "spi3", 4750,938
        "uart4", 4851,955
        "uart5", 4952,973
        "dma2_ch1", 5053,991
        "dma2_ch2", 5154,1012
        "dma2_ch3", 5255,1033
        "dma2_ch4", 5356,1054
        "dma2_ch5", 5457,1075
        "aes", 5558,1096
        "comp_acq"5659,1112
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 L1 series", partname_humanreadable61,1139
    "partname_doxygen": "STM32L1", partname_doxygen62,1189
    "includeguard": "LIBOPENCM3_STM32_L1_NVIC_H"includeguard63,1225

../../../../libopencm3/include/libopencm3/stm32/l1/st_usbfs.h,0

../../../../libopencm3/include/libopencm3/stm32/l1/flash.h,260
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H44,1355
#define FLASH_WRPR3	FLASH_WRPR351,1580
#define FLASH_ACR_ACC64	FLASH_ACR_ACC6454,1723
#define FLASH_SR_OPTVERRUSR	FLASH_SR_OPTVERRUSR57,1839
#define FLASH_HALF_PAGE_SIZE	FLASH_HALF_PAGE_SIZE59,1879

../../../../libopencm3/include/libopencm3/stm32/l1/pwr.h,95
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H37,1243
#define PWR_CSR_EWUP3	PWR_CSR_EWUP350,1586

../../../../libopencm3/include/libopencm3/stm32/l1/usart.h,53
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H32,972

../../../../libopencm3/include/libopencm3/stm32/l1/adc.h,3169
#define LIBOPENCM3_ADC_HLIBOPENCM3_ADC_H34,1096
#define ADC_MAX_REGULAR_SEQUENCE	ADC_MAX_REGULAR_SEQUENCE38,1180
#define ADC_MAX_CHANNELS	ADC_MAX_CHANNELS40,1270
#define ADC_SMPR3(ADC_SMPR343,1345
#define ADC1_SMPR3	ADC1_SMPR344,1394
#define ADC_JOFR1(ADC_JOFR147,1503
#define ADC_JOFR2(ADC_JOFR248,1552
#define ADC_JOFR3(ADC_JOFR349,1601
#define ADC_JOFR4(ADC_JOFR450,1650
#define ADC_HTR(ADC_HTR53,1753
#define ADC_LTR(ADC_LTR56,1854
#define ADC_SQR1(ADC_SQR159,1952
#define ADC_SQR2(ADC_SQR262,2051
#define ADC_SQR3(ADC_SQR365,2150
#define ADC_SQR4(ADC_SQR468,2249
#define ADC1_SQR4	ADC1_SQR469,2298
#define ADC_SQR5(ADC_SQR572,2383
#define ADC1_SQR5	ADC1_SQR573,2432
#define ADC_JSQR(ADC_JSQR76,2516
#define ADC_JDR1(ADC_JDR179,2621
#define ADC_JDR2(ADC_JDR280,2670
#define ADC_JDR3(ADC_JDR381,2719
#define ADC_JDR4(ADC_JDR482,2768
#define ADC_DR(ADC_DR85,2859
#define ADC_SMPR0(ADC_SMPR088,2969
#define ADC1_SMPR0	ADC1_SMPR089,3018
#define ADC_CHANNEL_TEMP	ADC_CHANNEL_TEMP95,3136
#define ADC_CHANNEL_VREF	ADC_CHANNEL_VREF96,3175
#define ADC_SR_JCNR	ADC_SR_JCNR107,3515
#define ADC_SR_RCNR	ADC_SR_RCNR110,3590
#define ADC_SR_ADONS	ADC_SR_ADONS113,3654
#define ADC_CR1_PDI	ADC_CR1_PDI118,3777
#define ADC_CR1_PDD	ADC_CR1_PDD119,3809
#define ADC_CR1_AWDCH_MAX	ADC_CR1_AWDCH_MAX121,3842
#define ADC_CR2_EXTSEL_TIM9_CC2	ADC_CR2_EXTSEL_TIM9_CC2129,4117
#define ADC_CR2_EXTSEL_TIM9_TRGO	ADC_CR2_EXTSEL_TIM9_TRGO130,4178
#define ADC_CR2_EXTSEL_TIM2_CC3	ADC_CR2_EXTSEL_TIM2_CC3131,4239
#define ADC_CR2_EXTSEL_TIM2_CC2	ADC_CR2_EXTSEL_TIM2_CC2132,4300
#define ADC_CR2_EXTSEL_TIM3_TRGO	ADC_CR2_EXTSEL_TIM3_TRGO133,4361
#define ADC_CR2_EXTSEL_TIM4_CC4	ADC_CR2_EXTSEL_TIM4_CC4134,4422
#define ADC_CR2_EXTSEL_TIM2_TRGO	ADC_CR2_EXTSEL_TIM2_TRGO135,4483
#define ADC_CR2_EXTSEL_TIM3_CC1	ADC_CR2_EXTSEL_TIM3_CC1136,4544
#define ADC_CR2_EXTSEL_TIM3_CC3	ADC_CR2_EXTSEL_TIM3_CC3137,4605
#define ADC_CR2_EXTSEL_TIM4_TRGO	ADC_CR2_EXTSEL_TIM4_TRGO138,4666
#define ADC_CR2_EXTSEL_TIM6_TRGO	ADC_CR2_EXTSEL_TIM6_TRGO139,4727
#define ADC_CR2_EXTSEL_EXTI11	ADC_CR2_EXTSEL_EXTI11141,4808
#define ADC_CR2_DELS_SHIFT	ADC_CR2_DELS_SHIFT148,4946
#define ADC_CR2_DELS_MASK	ADC_CR2_DELS_MASK149,4976
#define ADC_CR2_ADC_CFG	ADC_CR2_ADC_CFG151,5008
#define ADC_SMPR_SMP_4CYC	ADC_SMPR_SMP_4CYC163,5359
#define ADC_SMPR_SMP_9CYC	ADC_SMPR_SMP_9CYC164,5390
#define ADC_SMPR_SMP_16CYC	ADC_SMPR_SMP_16CYC165,5421
#define ADC_SMPR_SMP_24CYC	ADC_SMPR_SMP_24CYC166,5453
#define ADC_SMPR_SMP_48CYC	ADC_SMPR_SMP_48CYC167,5485
#define ADC_SMPR_SMP_96CYC	ADC_SMPR_SMP_96CYC168,5517
#define ADC_SMPR_SMP_192CYC	ADC_SMPR_SMP_192CYC169,5549
#define ADC_SMPR_SMP_384CYC	ADC_SMPR_SMP_384CYC170,5582
#define ADC_SQR_MASK	ADC_SQR_MASK173,5624
#define ADC_SQR_MAX_CHANNELS_REGULAR	ADC_SQR_MAX_CHANNELS_REGULAR174,5652
#define ADC_CCR_ADCPRE_BY1	ADC_CCR_ADCPRE_BY1179,5791
#define ADC_CCR_ADCPRE_BY2	ADC_CCR_ADCPRE_BY2180,5831
#define ADC_CCR_ADCPRE_BY4	ADC_CCR_ADCPRE_BY4181,5871
#define ADC_CCR_ADCPRE_MASK	ADC_CCR_ADCPRE_MASK183,5919
#define ADC_CCR_ADCPRE_SHIFT	ADC_CCR_ADCPRE_SHIFT184,5960

../../../../libopencm3/include/libopencm3/stm32/hrtim.h,0

../../../../libopencm3/include/libopencm3/stm32/spi.h,0

../../../../libopencm3/include/libopencm3/stm32/memorymap.h,75
#define LIBOPENCM3_MEMORYMAP_COMMON_HLIBOPENCM3_MEMORYMAP_COMMON_H21,826

../../../../libopencm3/include/libopencm3/stm32/comparator.h,0

../../../../libopencm3/include/libopencm3/stm32/can.h,8968
#define LIBOPENCM3_CAN_HLIBOPENCM3_CAN_H35,1109
#define CAN1	CAN150,1513
#define CAN2	CAN251,1542
#define CAN_MCR(CAN_MCR57,1705
#define CAN_MSR(CAN_MSR59,1802
#define CAN_TSR(CAN_TSR61,1901
#define CAN_RF0R(CAN_RF0R64,2001
#define CAN_RF1R(CAN_RF1R66,2101
#define CAN_IER(CAN_IER69,2203
#define CAN_ESR(CAN_ESR71,2299
#define CAN_BTR(CAN_BTR73,2393
#define CAN_MBOX0	CAN_MBOX080,2637
#define CAN_MBOX1	CAN_MBOX181,2663
#define CAN_MBOX2	CAN_MBOX282,2689
#define CAN_FIFO0	CAN_FIFO083,2715
#define CAN_FIFO1	CAN_FIFO184,2741
#define CAN_TIxR(CAN_TIxR87,2820
#define CAN_TI0R(CAN_TI0R88,2887
#define CAN_TI1R(CAN_TI1R89,2945
#define CAN_TI2R(CAN_TI2R90,3003
#define CAN_TDTxR(CAN_TDTxR93,3136
#define CAN_TDT0R(CAN_TDT0R94,3204
#define CAN_TDT1R(CAN_TDT1R95,3266
#define CAN_TDT2R(CAN_TDT2R96,3328
#define CAN_TDLxR(CAN_TDLxR99,3439
#define CAN_TDL0R(CAN_TDL0R100,3507
#define CAN_TDL1R(CAN_TDL1R101,3569
#define CAN_TDL2R(CAN_TDL2R102,3631
#define CAN_TDHxR(CAN_TDHxR105,3743
#define CAN_TDH0R(CAN_TDH0R106,3811
#define CAN_TDH1R(CAN_TDH1R107,3873
#define CAN_TDH2R(CAN_TDH2R108,3935
#define CAN_RIxR(CAN_RIxR111,4047
#define CAN_RI0R(CAN_RI0R112,4114
#define CAN_RI1R(CAN_RI1R113,4174
#define CAN_RDTxR(CAN_RDTxR116,4315
#define CAN_RDT0R(CAN_RDT0R117,4383
#define CAN_RDT1R(CAN_RDT1R118,4445
#define CAN_RDLxR(CAN_RDLxR121,4564
#define CAN_RDL0R(CAN_RDL0R122,4632
#define CAN_RDL1R(CAN_RDL1R123,4694
#define CAN_RDHxR(CAN_RDHxR126,4814
#define CAN_RDH0R(CAN_RDH0R127,4882
#define CAN_RDH1R(CAN_RDH1R128,4944
#define CAN_FMR(CAN_FMR133,5131
#define CAN_FM1R(CAN_FM1R136,5228
#define CAN_FS1R(CAN_FS1R141,5369
#define CAN_FFA1R(CAN_FFA1R146,5522
#define CAN_FA1R(CAN_FA1R151,5669
#define CAN_FiR1(CAN_FiR1162,6008
#define CAN_FiR2(CAN_FiR2164,6099
#define CAN_MCR_DBF	CAN_MCR_DBF172,6343
#define CAN_MCR_RESET	CAN_MCR_RESET175,6417
#define CAN_MCR_TTCM	CAN_MCR_TTCM180,6544
#define CAN_MCR_ABOM	CAN_MCR_ABOM183,6618
#define CAN_MCR_AWUM	CAN_MCR_AWUM186,6685
#define CAN_MCR_NART	CAN_MCR_NART189,6758
#define CAN_MCR_RFLM	CAN_MCR_RFLM192,6828
#define CAN_MCR_TXFP	CAN_MCR_TXFP195,6896
#define CAN_MCR_SLEEP	CAN_MCR_SLEEP198,6961
#define CAN_MCR_INRQ	CAN_MCR_INRQ201,7030
#define CAN_MSR_RX	CAN_MSR_RX208,7215
#define CAN_MSR_SAMP	CAN_MSR_SAMP211,7277
#define CAN_MSR_RXM	CAN_MSR_RXM214,7335
#define CAN_MSR_TXM	CAN_MSR_TXM217,7392
#define CAN_MSR_SLAKI	CAN_MSR_SLAKI222,7510
#define CAN_MSR_WKUI	CAN_MSR_WKUI225,7573
#define CAN_MSR_ERRI	CAN_MSR_ERRI228,7634
#define CAN_MSR_SLAK	CAN_MSR_SLAK231,7697
#define CAN_MSR_INAK	CAN_MSR_INAK234,7769
#define CAN_TSR_LOW2	CAN_TSR_LOW2239,7930
#define CAN_TSR_LOW1	CAN_TSR_LOW1242,8011
#define CAN_TSR_LOW0	CAN_TSR_LOW0245,8092
#define CAN_TSR_TME2	CAN_TSR_TME2248,8163
#define CAN_TSR_TME1	CAN_TSR_TME1251,8234
#define CAN_TSR_TME0	CAN_TSR_TME0254,8305
#define CAN_TSR_CODE_MASK	CAN_TSR_CODE_MASK257,8369
#define CAN_TSR_ABRQ2	CAN_TSR_ABRQ2260,8450
#define CAN_TSR_TERR2	CAN_TSR_TERR2265,8578
#define CAN_TSR_ALST2	CAN_TSR_ALST2268,8657
#define CAN_TSR_TXOK2	CAN_TSR_TXOK2271,8735
#define CAN_TSR_RQCP2	CAN_TSR_RQCP2274,8811
#define CAN_TSR_ABRQ1	CAN_TSR_ABRQ1277,8887
#define CAN_TSR_TERR1	CAN_TSR_TERR1282,9015
#define CAN_TSR_ALST1	CAN_TSR_ALST1285,9094
#define CAN_TSR_TXOK1	CAN_TSR_TXOK1288,9172
#define CAN_TSR_RQCP1	CAN_TSR_RQCP1291,9247
#define CAN_TSR_ABRQ0	CAN_TSR_ABRQ0294,9322
#define CAN_TSR_TERR0	CAN_TSR_TERR0299,9447
#define CAN_TSR_ALST0	CAN_TSR_ALST0302,9525
#define CAN_TSR_TXOK0	CAN_TSR_TXOK0305,9602
#define CAN_TSR_RQCP0	CAN_TSR_RQCP0308,9677
#define CAN_RF0R_RFOM0	CAN_RF0R_RFOM0315,9881
#define CAN_RF0R_FOVR0	CAN_RF0R_FOVR0318,9944
#define CAN_RF0R_FULL0	CAN_RF0R_FULL0321,10004
#define CAN_RF0R_FMP0_MASK	CAN_RF0R_FMP0_MASK326,10122
#define CAN_RF1R_RFOM1	CAN_RF1R_RFOM1333,10332
#define CAN_RF1R_FOVR1	CAN_RF1R_FOVR1336,10395
#define CAN_RF1R_FULL1	CAN_RF1R_FULL1339,10455
#define CAN_RF1R_FMP1_MASK	CAN_RF1R_FMP1_MASK344,10573
#define CAN_IER_SLKIE	CAN_IER_SLKIE351,10777
#define CAN_IER_WKUIE	CAN_IER_WKUIE354,10849
#define CAN_IER_ERRIE	CAN_IER_ERRIE357,10920
#define CAN_IER_LECIE	CAN_IER_LECIE362,11048
#define CAN_IER_BOFIE	CAN_IER_BOFIE365,11121
#define CAN_IER_EPVIE	CAN_IER_EPVIE368,11200
#define CAN_IER_EWGIE	CAN_IER_EWGIE371,11278
#define CAN_IER_FOVIE1	CAN_IER_FOVIE1376,11399
#define CAN_IER_FFIE1	CAN_IER_FFIE1379,11474
#define CAN_IER_FMPIE1	CAN_IER_FMPIE1382,11560
#define CAN_IER_FOVIE0	CAN_IER_FOVIE0385,11639
#define CAN_IER_FFIE0	CAN_IER_FFIE0388,11714
#define CAN_IER_FMPIE0	CAN_IER_FMPIE0391,11800
#define CAN_IER_TMEIE	CAN_IER_TMEIE394,11888
#define CAN_ESR_REC_MASK	CAN_ESR_REC_MASK399,12041
#define CAN_ESR_TEC_MASK	CAN_ESR_TEC_MASK402,12155
#define CAN_ESR_LEC_NO_ERROR	CAN_ESR_LEC_NO_ERROR407,12272
#define CAN_ESR_LEC_STUFF_ERROR	CAN_ESR_LEC_STUFF_ERROR408,12313
#define CAN_ESR_LEC_FORM_ERROR	CAN_ESR_LEC_FORM_ERROR409,12357
#define CAN_ESR_LEC_ACK_ERROR	CAN_ESR_LEC_ACK_ERROR410,12400
#define CAN_ESR_LEC_REC_ERROR	CAN_ESR_LEC_REC_ERROR411,12442
#define CAN_ESR_LEC_DOM_ERROR	CAN_ESR_LEC_DOM_ERROR412,12484
#define CAN_ESR_LEC_CRC_ERROR	CAN_ESR_LEC_CRC_ERROR413,12526
#define CAN_ESR_LEC_SOFT_ERROR	CAN_ESR_LEC_SOFT_ERROR414,12568
#define CAN_ESR_LEC_MASK	CAN_ESR_LEC_MASK415,12611
#define CAN_ESR_BOFF	CAN_ESR_BOFF420,12717
#define CAN_ESR_EPVF	CAN_ESR_EPVF423,12781
#define CAN_ESR_EWGF	CAN_ESR_EWGF426,12845
#define CAN_BTR_SILM	CAN_BTR_SILM431,12991
#define CAN_BTR_LBKM	CAN_BTR_LBKM434,13060
#define CAN_BTR_SJW_1TQ	CAN_BTR_SJW_1TQ439,13186
#define CAN_BTR_SJW_2TQ	CAN_BTR_SJW_2TQ440,13224
#define CAN_BTR_SJW_3TQ	CAN_BTR_SJW_3TQ441,13262
#define CAN_BTR_SJW_4TQ	CAN_BTR_SJW_4TQ442,13300
#define CAN_BTR_SJW_MASK	CAN_BTR_SJW_MASK443,13338
#define CAN_BTR_SJW_SHIFT	CAN_BTR_SJW_SHIFT444,13376
#define CAN_BTR_TS2_1TQ	CAN_BTR_TS2_1TQ449,13482
#define CAN_BTR_TS2_2TQ	CAN_BTR_TS2_2TQ450,13520
#define CAN_BTR_TS2_3TQ	CAN_BTR_TS2_3TQ451,13558
#define CAN_BTR_TS2_4TQ	CAN_BTR_TS2_4TQ452,13596
#define CAN_BTR_TS2_5TQ	CAN_BTR_TS2_5TQ453,13634
#define CAN_BTR_TS2_6TQ	CAN_BTR_TS2_6TQ454,13672
#define CAN_BTR_TS2_7TQ	CAN_BTR_TS2_7TQ455,13710
#define CAN_BTR_TS2_8TQ	CAN_BTR_TS2_8TQ456,13748
#define CAN_BTR_TS2_MASK	CAN_BTR_TS2_MASK457,13786
#define CAN_BTR_TS2_SHIFT	CAN_BTR_TS2_SHIFT458,13824
#define CAN_BTR_TS1_1TQ	CAN_BTR_TS1_1TQ461,13886
#define CAN_BTR_TS1_2TQ	CAN_BTR_TS1_2TQ462,13924
#define CAN_BTR_TS1_3TQ	CAN_BTR_TS1_3TQ463,13962
#define CAN_BTR_TS1_4TQ	CAN_BTR_TS1_4TQ464,14000
#define CAN_BTR_TS1_5TQ	CAN_BTR_TS1_5TQ465,14038
#define CAN_BTR_TS1_6TQ	CAN_BTR_TS1_6TQ466,14076
#define CAN_BTR_TS1_7TQ	CAN_BTR_TS1_7TQ467,14114
#define CAN_BTR_TS1_8TQ	CAN_BTR_TS1_8TQ468,14152
#define CAN_BTR_TS1_9TQ	CAN_BTR_TS1_9TQ469,14190
#define CAN_BTR_TS1_10TQ	CAN_BTR_TS1_10TQ470,14228
#define CAN_BTR_TS1_11TQ	CAN_BTR_TS1_11TQ471,14266
#define CAN_BTR_TS1_12TQ	CAN_BTR_TS1_12TQ472,14304
#define CAN_BTR_TS1_13TQ	CAN_BTR_TS1_13TQ473,14342
#define CAN_BTR_TS1_14TQ	CAN_BTR_TS1_14TQ474,14380
#define CAN_BTR_TS1_15TQ	CAN_BTR_TS1_15TQ475,14418
#define CAN_BTR_TS1_16TQ	CAN_BTR_TS1_16TQ476,14456
#define CAN_BTR_TS1_MASK	CAN_BTR_TS1_MASK477,14494
#define CAN_BTR_TS1_SHIFT	CAN_BTR_TS1_SHIFT478,14532
#define CAN_BTR_BRP_MASK	CAN_BTR_BRP_MASK483,14646
#define CAN_TIxR_STID_MASK	CAN_TIxR_STID_MASK488,14808
#define CAN_TIxR_STID_SHIFT	CAN_TIxR_STID_SHIFT489,14850
#define CAN_TIxR_EXID_MASK	CAN_TIxR_EXID_MASK492,14921
#define CAN_TIxR_EXID_SHIFT	CAN_TIxR_EXID_SHIFT493,14966
#define CAN_TIxR_IDE	CAN_TIxR_IDE496,15030
#define CAN_TIxR_RTR	CAN_TIxR_RTR499,15102
#define CAN_TIxR_TXRQ	CAN_TIxR_TXRQ502,15172
#define CAN_TDTxR_TIME_MASK	CAN_TDTxR_TIME_MASK507,15325
#define CAN_TDTxR_TIME_SHIFT	CAN_TDTxR_TIME_SHIFT508,15369
#define CAN_TDTxR_TGT	CAN_TDTxR_TGT513,15481
#define CAN_TDTxR_DLC_MASK	CAN_TDTxR_DLC_MASK518,15593
#define CAN_TDTxR_DLC_SHIFT	CAN_TDTxR_DLC_SHIFT519,15632
#define CAN_RIxR_STID_MASK	CAN_RIxR_STID_MASK538,16190
#define CAN_RIxR_STID_SHIFT	CAN_RIxR_STID_SHIFT539,16226
#define CAN_RIxR_EXID_MASK	CAN_RIxR_EXID_MASK542,16297
#define CAN_RIxR_EXID_SHIFT	CAN_RIxR_EXID_SHIFT543,16338
#define CAN_RIxR_IDE	CAN_RIxR_IDE546,16402
#define CAN_RIxR_RTR	CAN_RIxR_RTR549,16474
#define CAN_RDTxR_TIME_MASK	CAN_RDTxR_TIME_MASK556,16644
#define CAN_RDTxR_TIME_SHIFT	CAN_RDTxR_TIME_SHIFT557,16688
#define CAN_RDTxR_FMI_MASK	CAN_RDTxR_FMI_MASK560,16757
#define CAN_RDTxR_FMI_SHIFT	CAN_RDTxR_FMI_SHIFT561,16797
#define CAN_RDTxR_DLC_MASK	CAN_RDTxR_DLC_MASK566,16907
#define CAN_RDTxR_DLC_SHIFT	CAN_RDTxR_DLC_SHIFT567,16946
#define CAN_FMR_CAN2SB_SHIFT	CAN_FMR_CAN2SB_SHIFT591,17608
#define CAN_FMR_CAN2SB_MASK	CAN_FMR_CAN2SB_MASK592,17640
#define CAN_FMR_FINIT	CAN_FMR_FINIT597,17774

../../../../libopencm3/include/libopencm3/stm32/dac.h,0

../../../../libopencm3/include/libopencm3/stm32/sdio.h,8046
#define LIBOPENCM3_SDIO_HLIBOPENCM3_SDIO_H21,820
#define SDIO_POWER	SDIO_POWER29,1051
#define SDIO_CLKCR	SDIO_CLKCR32,1144
#define SDIO_ARG	SDIO_ARG35,1231
#define SDIO_CMD	SDIO_CMD38,1315
#define SDIO_RESPCMD	SDIO_RESPCMD41,1412
#define SDIO_RESP1	SDIO_RESP144,1508
#define SDIO_RESP2	SDIO_RESP245,1554
#define SDIO_RESP3	SDIO_RESP346,1600
#define SDIO_RESP4	SDIO_RESP447,1646
#define SDIO_DTIMER	SDIO_DTIMER50,1738
#define SDIO_DLEN	SDIO_DLEN53,1830
#define SDIO_DCTRL	SDIO_DCTRL56,1922
#define SDIO_DCOUNT	SDIO_DCOUNT60,2053
#define SDIO_STA	SDIO_STA63,2139
#define SDIO_ICR	SDIO_ICR66,2231
#define SDIO_MASK	SDIO_MASK69,2313
#define SDIO_FIFOCNT	SDIO_FIFOCNT72,2407
#define SDIO_FIFO	SDIO_FIFO76,2573
#define SDIO_POWER_PWRCTRL_SHIFT	SDIO_POWER_PWRCTRL_SHIFT81,2701
#define SDIO_POWER_PWRCTRL_MASK	SDIO_POWER_PWRCTRL_MASK82,2736
#define SDIO_POWER_PWRCTRL_PWROFF	SDIO_POWER_PWRCTRL_PWROFF83,2773
#define SDIO_POWER_PWRCTRL_RSVPWRUP	SDIO_POWER_PWRCTRL_RSVPWRUP85,2887
#define SDIO_POWER_PWRCTRL_PWRON	SDIO_POWER_PWRCTRL_PWRON86,2957
#define SDIO_CLKCR_HWFC_EN	SDIO_CLKCR_HWFC_EN92,3145
#define SDIO_CLKCR_NEGEDGE	SDIO_CLKCR_NEGEDGE95,3231
#define SDIO_CLKCR_WIDBUS_SHIFT	SDIO_CLKCR_WIDBUS_SHIFT99,3345
#define SDIO_CLKCR_WIDBUS_MASK	SDIO_CLKCR_WIDBUS_MASK100,3381
#define SDIO_CLKCR_WIDBUS_1	SDIO_CLKCR_WIDBUS_1101,3416
#define SDIO_CLKCR_WIDBUS_4	SDIO_CLKCR_WIDBUS_4102,3478
#define SDIO_CLKCR_WIDBUS_8	SDIO_CLKCR_WIDBUS_8103,3540
#define SDIO_CLKCR_BYPASS	SDIO_CLKCR_BYPASS106,3649
#define SDIO_CLKCR_PWRSAV	SDIO_CLKCR_PWRSAV109,3732
#define SDIO_CLKCR_CLKEN	SDIO_CLKCR_CLKEN112,3799
#define SDIO_CLKCR_CLKDIV_SHIFT	SDIO_CLKCR_CLKDIV_SHIFT115,3869
#define SDIO_CLKCR_CLKDIV_MASK	SDIO_CLKCR_CLKDIV_MASK116,3904
#define SDIO_CMD_ATACMD	SDIO_CMD_ATACMD122,4052
#define SDIO_CMD_NIEN	SDIO_CMD_NIEN125,4122
#define SDIO_CMD_ENCMDCOMPL	SDIO_CMD_ENCMDCOMPL128,4197
#define SDIO_CMD_SDIOSUSPEND	SDIO_CMD_SDIOSUSPEND131,4279
#define SDIO_CMD_CPSMEN	SDIO_CMD_CPSMEN134,4379
#define SDIO_CMD_WAITPEND	SDIO_CMD_WAITPEND137,4495
#define SDIO_CMD_WAITINT	SDIO_CMD_WAITINT140,4580
#define SDIO_CMD_WAITRESP_SHIFT	SDIO_CMD_WAITRESP_SHIFT143,4655
#define SDIO_CMD_WAITRESP_MASK	SDIO_CMD_WAITRESP_MASK144,4690
#define SDIO_CMD_WAITRESP_NO_0	SDIO_CMD_WAITRESP_NO_0146,4769
#define SDIO_CMD_WAITRESP_SHORT	SDIO_CMD_WAITRESP_SHORT148,4892
#define SDIO_CMD_WAITRESP_NO_2	SDIO_CMD_WAITRESP_NO_2150,5001
#define SDIO_CMD_WAITRESP_LONG	SDIO_CMD_WAITRESP_LONG152,5123
#define SDIO_CMD_CMDINDEX_SHIFT	SDIO_CMD_CMDINDEX_SHIFT155,5219
#define SDIO_CMD_CMDINDEX_MASK	SDIO_CMD_CMDINDEX_MASK156,5254
#define SDIO_RESPCMD_SHIFT	SDIO_RESPCMD_SHIFT161,5373
#define SDIO_RESPCMD_MASK	SDIO_RESPCMD_MASK162,5403
#define SDIO_DLEN_DATALENGTH_SHIFT	SDIO_DLEN_DATALENGTH_SHIFT168,5553
#define SDIO_DLEN_DATALENGTH_MASK	SDIO_DLEN_DATALENGTH_MASK169,5590
#define SDIO_DCTRL_SDIOEN	SDIO_DCTRL_SDIOEN175,5754
#define SDIO_DCTRL_RWMOD	SDIO_DCTRL_RWMOD181,5903
#define SDIO_DCTRL_RWSTOP	SDIO_DCTRL_RWSTOP187,6077
#define SDIO_DCTRL_RWSTART	SDIO_DCTRL_RWSTART190,6145
#define SDIO_DCTRL_DBLOCKSIZE_SHIFT	SDIO_DCTRL_DBLOCKSIZE_SHIFT196,6290
#define SDIO_DCTRL_DBLOCKSIZE_MASK	SDIO_DCTRL_DBLOCKSIZE_MASK197,6328
#define SDIO_DCTRL_DBLOCKSIZE_0	SDIO_DCTRL_DBLOCKSIZE_0198,6367
#define SDIO_DCTRL_DBLOCKSIZE_1	SDIO_DCTRL_DBLOCKSIZE_1199,6437
#define SDIO_DCTRL_DBLOCKSIZE_2	SDIO_DCTRL_DBLOCKSIZE_2200,6507
#define SDIO_DCTRL_DBLOCKSIZE_3	SDIO_DCTRL_DBLOCKSIZE_3201,6577
#define SDIO_DCTRL_DBLOCKSIZE_4	SDIO_DCTRL_DBLOCKSIZE_4202,6647
#define SDIO_DCTRL_DBLOCKSIZE_5	SDIO_DCTRL_DBLOCKSIZE_5203,6717
#define SDIO_DCTRL_DBLOCKSIZE_6	SDIO_DCTRL_DBLOCKSIZE_6204,6787
#define SDIO_DCTRL_DBLOCKSIZE_7	SDIO_DCTRL_DBLOCKSIZE_7205,6857
#define SDIO_DCTRL_DBLOCKSIZE_8	SDIO_DCTRL_DBLOCKSIZE_8206,6927
#define SDIO_DCTRL_DBLOCKSIZE_9	SDIO_DCTRL_DBLOCKSIZE_9207,6997
#define SDIO_DCTRL_DBLOCKSIZE_10	SDIO_DCTRL_DBLOCKSIZE_10208,7067
#define SDIO_DCTRL_DBLOCKSIZE_11	SDIO_DCTRL_DBLOCKSIZE_11209,7137
#define SDIO_DCTRL_DBLOCKSIZE_12	SDIO_DCTRL_DBLOCKSIZE_12210,7207
#define SDIO_DCTRL_DBLOCKSIZE_13	SDIO_DCTRL_DBLOCKSIZE_13211,7277
#define SDIO_DCTRL_DBLOCKSIZE_14	SDIO_DCTRL_DBLOCKSIZE_14212,7347
#define SDIO_DCTRL_DMAEN	SDIO_DCTRL_DMAEN215,7446
#define SDIO_DCTRL_DTMODE	SDIO_DCTRL_DTMODE218,7563
#define SDIO_DCTRL_DTDIR	SDIO_DCTRL_DTDIR224,7713
#define SDIO_DCTRL_DTEN	SDIO_DCTRL_DTEN227,7787
#define SDIO_STA_CEATAEND	SDIO_STA_CEATAEND233,7972
#define SDIO_STA_SDIOIT	SDIO_STA_SDIOIT236,8048
#define SDIO_STA_RXDAVL	SDIO_STA_RXDAVL239,8130
#define SDIO_STA_TXDAVL	SDIO_STA_TXDAVL242,8213
#define SDIO_STA_RXFIFOE	SDIO_STA_RXFIFOE245,8284
#define SDIO_STA_TXFIFOE	SDIO_STA_TXFIFOE251,8459
#define SDIO_STA_RXFIFOF	SDIO_STA_RXFIFOF257,8634
#define SDIO_STA_TXFIFOF	SDIO_STA_TXFIFOF260,8705
#define SDIO_STA_RXFIFOHF	SDIO_STA_RXFIFOHF263,8821
#define SDIO_STA_TXFIFOHE	SDIO_STA_TXFIFOHE268,8951
#define SDIO_STA_RXACT	SDIO_STA_RXACT271,9027
#define SDIO_STA_TXACT	SDIO_STA_TXACT274,9102
#define SDIO_STA_CMDACT	SDIO_STA_CMDACT277,9181
#define SDIO_STA_DBCKEND	SDIO_STA_DBCKEND280,9277
#define SDIO_STA_STBITERR	SDIO_STA_STBITERR283,9390
#define SDIO_STA_DATAEND	SDIO_STA_DATAEND286,9486
#define SDIO_STA_CMDSENT	SDIO_STA_CMDSENT289,9573
#define SDIO_STA_CMDREND	SDIO_STA_CMDREND292,9669
#define SDIO_STA_RXOVERR	SDIO_STA_RXOVERR295,9748
#define SDIO_STA_TXUNDERR	SDIO_STA_TXUNDERR298,9829
#define SDIO_STA_DTIMEOUT	SDIO_STA_DTIMEOUT301,9895
#define SDIO_STA_CTIMEOUT	SDIO_STA_CTIMEOUT304,9973
#define SDIO_STA_DCRCFAIL	SDIO_STA_DCRCFAIL307,10070
#define SDIO_STA_CCRCFAIL	SDIO_STA_CCRCFAIL310,10168
#define SDIO_ICR_CEATAENDC	SDIO_ICR_CEATAENDC316,10327
#define SDIO_ICR_SDIOITC	SDIO_ICR_SDIOITC319,10403
#define SDIO_ICR_DBCKENDC	SDIO_ICR_DBCKENDC322,10479
#define SDIO_ICR_STBITERRC	SDIO_ICR_STBITERRC325,10558
#define SDIO_ICR_DATAENDC	SDIO_ICR_DATAENDC328,10635
#define SDIO_ICR_CMDSENTC	SDIO_ICR_CMDSENTC331,10711
#define SDIO_ICR_CMDRENDC	SDIO_ICR_CMDRENDC334,10787
#define SDIO_ICR_RXOVERRC	SDIO_ICR_RXOVERRC337,10863
#define SDIO_ICR_TXUNDERRC	SDIO_ICR_TXUNDERRC340,10941
#define SDIO_ICR_DTIMEOUTC	SDIO_ICR_DTIMEOUTC343,11020
#define SDIO_ICR_CTIMEOUTC	SDIO_ICR_CTIMEOUTC346,11099
#define SDIO_ICR_DCRCFAILC	SDIO_ICR_DCRCFAILC349,11178
#define SDIO_ICR_CCRCFAILC	SDIO_ICR_CCRCFAILC352,11257
#define SDIO_MASK_CEATAENDIE	SDIO_MASK_CEATAENDIE358,11453
#define SDIO_MASK_SDIOITIE	SDIO_MASK_SDIOITIE361,11556
#define SDIO_MASK_RXDAVLIE	SDIO_MASK_RXDAVLIE364,11654
#define SDIO_MASK_TXDAVLIE	SDIO_MASK_TXDAVLIE367,11752
#define SDIO_MASK_RXFIFOEIE	SDIO_MASK_RXFIFOEIE370,11839
#define SDIO_MASK_TXFIFOEIE	SDIO_MASK_TXFIFOEIE373,11927
#define SDIO_MASK_RXFIFOFIE	SDIO_MASK_RXFIFOFIE376,12014
#define SDIO_MASK_TXFIFOFIE	SDIO_MASK_TXFIFOFIE379,12101
#define SDIO_MASK_RXFIFOHFIE	SDIO_MASK_RXFIFOHFIE382,12194
#define SDIO_MASK_TXFIFOHEIE	SDIO_MASK_TXFIFOHEIE385,12289
#define SDIO_MASK_RXACTIE	SDIO_MASK_RXACTIE388,12382
#define SDIO_MASK_TXACTIE	SDIO_MASK_TXACTIE391,12473
#define SDIO_MASK_CMDACTIE	SDIO_MASK_CMDACTIE394,12559
#define SDIO_MASK_DBCKENDIE	SDIO_MASK_DBCKENDIE397,12647
#define SDIO_MASK_STBITERRIE	SDIO_MASK_STBITERRIE400,12738
#define SDIO_MASK_DATAENDIE	SDIO_MASK_DATAENDIE403,12821
#define SDIO_MASK_CMDSENTIE	SDIO_MASK_CMDSENTIE406,12907
#define SDIO_MASK_CMDRENDIE	SDIO_MASK_CMDRENDIE409,13006
#define SDIO_MASK_RXOVERRIE	SDIO_MASK_RXOVERRIE412,13101
#define SDIO_MASK_TXUNDERRIE	SDIO_MASK_TXUNDERRIE415,13198
#define SDIO_MASK_DTIMEOUTIE	SDIO_MASK_DTIMEOUTIE418,13286
#define SDIO_MASK_CTIMEOUTIE	SDIO_MASK_CTIMEOUTIE421,13377
#define SDIO_MASK_DCRCFAILIE	SDIO_MASK_DCRCFAILIE424,13466
#define SDIO_MASK_CCRCFAILIE	SDIO_MASK_CCRCFAILIE427,13558
#define SDIO_FIFOCNT_FIFOCOUNT_SHIFT	SDIO_FIFOCNT_FIFOCOUNT_SHIFT435,13766
#define SDIO_FIFOCNT_FIFOCOUNT_MASK	SDIO_FIFOCNT_FIFOCOUNT_MASK436,13805

../../../../libopencm3/include/libopencm3/stm32/ltdc.h,0

../../../../libopencm3/include/libopencm3/stm32/tools.h,443
#define LIBOPENCM3_TOOLS_HLIBOPENCM3_TOOLS_H21,816
#define GET_REG(GET_REG28,917
#define SET_REG(SET_REG31,988
#define CLR_REG_BIT(CLR_REG_BIT34,1068
#define CLR_REG_BIT_MSK_AND_SET(CLR_REG_BIT_MSK_AND_SET37,1197
#define CLR_REG_BIT_MSK(CLR_REG_BIT_MSK40,1327
#define GET_REG_BIT(GET_REG_BIT44,1451
#define TOG_SET_REG_BIT_MSK_AND_SET(TOG_SET_REG_BIT_MSK_AND_SET56,1889
#define TOG_SET_REG_BIT_MSK(TOG_SET_REG_BIT_MSK63,2118

../../../../libopencm3/include/libopencm3/stm32/syscfg.h,0

../../../../libopencm3/include/libopencm3/stm32/h7/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H25,936

../../../../libopencm3/include/libopencm3/stm32/h7/memorymap.h,4881
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H19,757
#define FLASH_BASE FLASH_BASE26,941
#define PERIPH_BASE PERIPH_BASE27,981
#define PERIPH_BASE_APB1 PERIPH_BASE_APB128,1021
#define PERIPH_BASE_APB2 PERIPH_BASE_APB229,1061
#define PERIPH_BASE_APB3 PERIPH_BASE_APB330,1101
#define PERIPH_BASE_AHB1 PERIPH_BASE_AHB131,1141
#define PERIPH_BASE_AHB2 PERIPH_BASE_AHB232,1181
#define PERIPH_BASE_AHB3 PERIPH_BASE_AHB333,1221
#define PERIPH_BASE_AHB4 PERIPH_BASE_AHB434,1261
#define GPIO_PORT_A_BASE GPIO_PORT_A_BASE39,1369
#define GPIO_PORT_B_BASE GPIO_PORT_B_BASE40,1409
#define GPIO_PORT_C_BASE GPIO_PORT_C_BASE41,1449
#define GPIO_PORT_D_BASE GPIO_PORT_D_BASE42,1489
#define GPIO_PORT_E_BASE GPIO_PORT_E_BASE43,1529
#define GPIO_PORT_F_BASE GPIO_PORT_F_BASE44,1569
#define GPIO_PORT_G_BASE GPIO_PORT_G_BASE45,1609
#define GPIO_PORT_H_BASE GPIO_PORT_H_BASE46,1649
#define GPIO_PORT_I_BASE GPIO_PORT_I_BASE47,1689
#define GPIO_PORT_J_BASE GPIO_PORT_J_BASE48,1729
#define GPIO_PORT_K_BASE GPIO_PORT_K_BASE49,1769
#define RCC_BASE RCC_BASE50,1809
#define POWER_CONTROL_BASE POWER_CONTROL_BASE51,1849
#define CRC_BASE CRC_BASE52,1889
#define BDMA_BASE BDMA_BASE53,1929
#define DMAMUX2_BASE DMAMUX2_BASE54,1969
#define ADC3_BASE ADC3_BASE55,2009
#define HSEM_BASE HSEM_BASE56,2049
#define SAI4_BASE SAI4_BASE59,2113
#define IWDG1_BASE IWDG1_BASE60,2153
#define RTC_BASE RTC_BASE61,2193
#define VREF_BASE VREF_BASE62,2233
#define COMP1_BASE COMP1_BASE63,2273
#define LPTIM5_BASE LPTIM5_BASE64,2313
#define LPTIM4_BASE LPTIM4_BASE65,2353
#define LPTIM3_BASE LPTIM3_BASE66,2393
#define LPTIM2_BASE LPTIM2_BASE67,2433
#define I2C4_BASE I2C4_BASE68,2473
#define SPI6_BASE SPI6_BASE69,2513
#define LPUART1_BASE LPUART1_BASE70,2553
#define SYSCFG_BASE SYSCFG_BASE71,2593
#define EXTI_BASE EXTI_BASE72,2633
#define DELAY_SDMMC1_BASE DELAY_SDMMC1_BASE75,2697
#define SDMMC1_BASE SDMMC1_BASE76,2737
#define DELAY_QSPI_BASE DELAY_QSPI_BASE77,2777
#define QUADSPI_BASE QUADSPI_BASE78,2817
#define FMC_BASE FMC_BASE79,2857
#define JPEG_BASE JPEG_BASE80,2897
#define FLASH_MEM_INTERFACE_BASE FLASH_MEM_INTERFACE_BASE81,2937
#define CHROMART_BASE CHROMART_BASE82,2983
#define MDMA_BASE MDMA_BASE83,3023
#define GPV_BASE GPV_BASE84,3063
#define WWDG1_BASE WWDG1_BASE87,3127
#define LTDC_BASE LTDC_BASE88,3167
#define DELAY_SDMMC2_BASE DELAY_SDMMC2_BASE91,3231
#define SDMMC2_BASE SDMMC2_BASE92,3271
#define RNG_BASE RNG_BASE93,3311
#define HASH_BASE HASH_BASE94,3351
#define CRYPTO_BASE CRYPTO_BASE95,3391
#define DCMI_BASE DCMI_BASE96,3431
#define USB2_OTG_FS_BASE USB2_OTG_FS_BASE99,3495
#define USB1_OTG_HS_BASE USB1_OTG_HS_BASE100,3535
#define ETHERNET_MAC_BASE ETHERNET_MAC_BASE101,3575
#define ADC1_ADC2_BASE ADC1_ADC2_BASE102,3615
#define DMAMUX1_BASE DMAMUX1_BASE103,3655
#define DMA2_BASE DMA2_BASE104,3695
#define DMA1_BASE DMA1_BASE105,3735
#define HRTIM_BASE HRTIM_BASE108,3799
#define DFSDM1_BASE DFSDM1_BASE109,3839
#define SAI3_BASE SAI3_BASE110,3879
#define SAI2_BASE SAI2_BASE111,3919
#define SAI1_BASE SAI1_BASE112,3959
#define SPI5_BASE SPI5_BASE113,3999
#define TIM17_BASE TIM17_BASE114,4039
#define TIM16_BASE TIM16_BASE115,4079
#define TIM15_BASE TIM15_BASE116,4119
#define SPI4_BASE SPI4_BASE117,4159
#define SPI1_BASE SPI1_BASE118,4199
#define USART6_BASE USART6_BASE119,4239
#define USART1_BASE USART1_BASE120,4279
#define TIM8_BASE TIM8_BASE121,4319
#define TIM1_BASE TIM1_BASE122,4359
#define CAN_MSG_BASE CAN_MSG_BASE125,4423
#define CAN_CCU_BASE CAN_CCU_BASE126,4463
#define FDCAN2_BASE FDCAN2_BASE127,4503
#define FDCAN1_BASE FDCAN1_BASE128,4543
#define MDIOS_BASE MDIOS_BASE129,4583
#define OPAMP_BASE OPAMP_BASE130,4623
#define SWPMI_BASE SWPMI_BASE131,4663
#define CRS_BASE CRS_BASE132,4703
#define UART8_BASE UART8_BASE133,4743
#define UART7_BASE UART7_BASE134,4783
#define DAC_BASE DAC_BASE135,4823
#define HDMI_CEC_BASE HDMI_CEC_BASE136,4863
#define I2C3_BASE I2C3_BASE137,4903
#define I2C2_BASE I2C2_BASE138,4943
#define I2C1_BASE I2C1_BASE139,4983
#define UART5_BASE UART5_BASE140,5023
#define UART4_BASE UART4_BASE141,5063
#define USART3_BASE USART3_BASE142,5103
#define USART2_BASE USART2_BASE143,5143
#define SPDIFRX1_BASE SPDIFRX1_BASE144,5183
#define SPI3_BASE SPI3_BASE145,5223
#define SPI2_BASE SPI2_BASE146,5263
#define LPTIM1_BASE LPTIM1_BASE147,5303
#define TIM14_BASE TIM14_BASE148,5343
#define TIM13_BASE TIM13_BASE149,5383
#define TIM12_BASE TIM12_BASE150,5423
#define TIM7_BASE TIM7_BASE151,5463
#define TIM6_BASE TIM6_BASE152,5503
#define TIM5_BASE TIM5_BASE153,5543
#define TIM4_BASE TIM4_BASE154,5583
#define TIM3_BASE TIM3_BASE155,5623
#define TIM2_BASE TIM2_BASE156,5663
#define DBGMCU_BASE DBGMCU_BASE159,5734

../../../../libopencm3/include/libopencm3/stm32/h7/dac.h,76
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H32,964
#define DAC1	DAC140,1111

../../../../libopencm3/include/libopencm3/stm32/h7/nvic.h,7941
#define LIBOPENCM3_STM32_H7_NVIC_HLIBOPENCM3_STM32_H7_NVIC_H7,180
#define NVIC_WWDG_IRQ NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,387
#define NVIC_TAMP_STAMP_IRQ NVIC_TAMP_STAMP_IRQ18,410
#define NVIC_RTC_WKUP_IRQ NVIC_RTC_WKUP_IRQ19,440
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ20,468
#define NVIC_RCC_IRQ NVIC_RCC_IRQ21,493
#define NVIC_EXTI0_IRQ NVIC_EXTI0_IRQ22,516
#define NVIC_EXTI1_IRQ NVIC_EXTI1_IRQ23,541
#define NVIC_EXTI2_IRQ NVIC_EXTI2_IRQ24,566
#define NVIC_EXTI3_IRQ NVIC_EXTI3_IRQ25,591
#define NVIC_EXTI4_IRQ NVIC_EXTI4_IRQ26,616
#define NVIC_DMA1_STR0_IRQ NVIC_DMA1_STR0_IRQ27,642
#define NVIC_DMA1_STR1_IRQ NVIC_DMA1_STR1_IRQ28,672
#define NVIC_DMA1_STR2_IRQ NVIC_DMA1_STR2_IRQ29,702
#define NVIC_DMA1_STR3_IRQ NVIC_DMA1_STR3_IRQ30,732
#define NVIC_DMA1_STR4_IRQ NVIC_DMA1_STR4_IRQ31,762
#define NVIC_DMA1_STR5_IRQ NVIC_DMA1_STR5_IRQ32,792
#define NVIC_DMA1_STR6_IRQ NVIC_DMA1_STR6_IRQ33,822
#define NVIC_ADC1_2_IRQ NVIC_ADC1_2_IRQ34,852
#define NVIC_FDCAN1_IT0_IRQ NVIC_FDCAN1_IT0_IRQ35,879
#define NVIC_FDCAN2_IT0_IRQ NVIC_FDCAN2_IT0_IRQ36,910
#define NVIC_FDCAN1_IT1_IRQ NVIC_FDCAN1_IT1_IRQ37,941
#define NVIC_FDCAN2_IT1_IRQ NVIC_FDCAN2_IT1_IRQ38,972
#define NVIC_EXTI9_5_IRQ NVIC_EXTI9_5_IRQ39,1003
#define NVIC_TIM1_BRK_TIM9_IRQ NVIC_TIM1_BRK_TIM9_IRQ40,1031
#define NVIC_TIM1_UP_TIM10_IRQ NVIC_TIM1_UP_TIM10_IRQ41,1065
#define NVIC_TIM1_TRG_COM_TIM11_IRQ NVIC_TIM1_TRG_COM_TIM11_IRQ42,1099
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ43,1138
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ44,1166
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ45,1191
#define NVIC_TIM4_IRQ NVIC_TIM4_IRQ46,1216
#define NVIC_I2C1_EV_IRQ NVIC_I2C1_EV_IRQ47,1241
#define NVIC_I2C1_ER_IRQ NVIC_I2C1_ER_IRQ48,1269
#define NVIC_I2C2_EV_IRQ NVIC_I2C2_EV_IRQ49,1297
#define NVIC_I2C2_ER_IRQ NVIC_I2C2_ER_IRQ50,1325
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ51,1353
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ52,1378
#define NVIC_USART1_IRQ NVIC_USART1_IRQ53,1403
#define NVIC_USART2_IRQ NVIC_USART2_IRQ54,1430
#define NVIC_USART3_IRQ NVIC_USART3_IRQ55,1457
#define NVIC_EXTI15_10_IRQ NVIC_EXTI15_10_IRQ56,1484
#define NVIC_RTC_ALARM_IRQ NVIC_RTC_ALARM_IRQ57,1514
#define NVIC_RESERVED1_IRQ NVIC_RESERVED1_IRQ58,1544
#define NVIC_TIM8_BRK_TIM12_IRQ NVIC_TIM8_BRK_TIM12_IRQ59,1574
#define NVIC_TIM8_UP_TIM13_IRQ NVIC_TIM8_UP_TIM13_IRQ60,1609
#define NVIC_TIM8_TRG_COM_TIM14_IRQ NVIC_TIM8_TRG_COM_TIM14_IRQ61,1643
#define NVIC_TIM8_CC_IRQ NVIC_TIM8_CC_IRQ62,1682
#define NVIC_DMA1_STR7_IRQ NVIC_DMA1_STR7_IRQ63,1710
#define NVIC_FSMC_IRQ NVIC_FSMC_IRQ64,1740
#define NVIC_SDMMC1_IRQ NVIC_SDMMC1_IRQ65,1765
#define NVIC_TIM5_IRQ NVIC_TIM5_IRQ66,1792
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ67,1817
#define NVIC_UART4_IRQ NVIC_UART4_IRQ68,1842
#define NVIC_UART5_IRQ NVIC_UART5_IRQ69,1868
#define NVIC_TIM6_DAC_IRQ NVIC_TIM6_DAC_IRQ70,1894
#define NVIC_TIM7_IRQ NVIC_TIM7_IRQ71,1923
#define NVIC_DMA2_STR0_IRQ NVIC_DMA2_STR0_IRQ72,1948
#define NVIC_DMA2_STR1_IRQ NVIC_DMA2_STR1_IRQ73,1978
#define NVIC_DMA2_STR2_IRQ NVIC_DMA2_STR2_IRQ74,2008
#define NVIC_DMA2_STR3_IRQ NVIC_DMA2_STR3_IRQ75,2038
#define NVIC_DMA2_STR4_IRQ NVIC_DMA2_STR4_IRQ76,2068
#define NVIC_ETH_IRQ NVIC_ETH_IRQ77,2098
#define NVIC_ETH_WKUP_IRQ NVIC_ETH_WKUP_IRQ78,2122
#define NVIC_FDCAN_CAL_IRQ NVIC_FDCAN_CAL_IRQ79,2151
#define NVIC_CM7_SEV_IRQ NVIC_CM7_SEV_IRQ80,2181
#define NVIC_RESERVED2_IRQ NVIC_RESERVED2_IRQ81,2209
#define NVIC_RESERVED3_IRQ NVIC_RESERVED3_IRQ82,2239
#define NVIC_RESERVED4_IRQ NVIC_RESERVED4_IRQ83,2269
#define NVIC_DMA2_STR5_IRQ NVIC_DMA2_STR5_IRQ84,2299
#define NVIC_DMA2_STR6_IRQ NVIC_DMA2_STR6_IRQ85,2329
#define NVIC_DMA2_STR7_IRQ NVIC_DMA2_STR7_IRQ86,2359
#define NVIC_USART6_IRQ NVIC_USART6_IRQ87,2389
#define NVIC_I2C3_EV_IRQ NVIC_I2C3_EV_IRQ88,2416
#define NVIC_I2C3_ER_IRQ NVIC_I2C3_ER_IRQ89,2444
#define NVIC_OTG_HS_EP1_OUT_IRQ NVIC_OTG_HS_EP1_OUT_IRQ90,2472
#define NVIC_OTG_HS_EP1_IN_IRQ NVIC_OTG_HS_EP1_IN_IRQ91,2507
#define NVIC_OTG_HS_WKUP_IRQ NVIC_OTG_HS_WKUP_IRQ92,2541
#define NVIC_OTG_HS_IRQ NVIC_OTG_HS_IRQ93,2573
#define NVIC_DCMI_IRQ NVIC_DCMI_IRQ94,2600
#define NVIC_CRYP_IRQ NVIC_CRYP_IRQ95,2625
#define NVIC_HASH_RNG_IRQ NVIC_HASH_RNG_IRQ96,2650
#define NVIC_FPU_IRQ NVIC_FPU_IRQ97,2679
#define NVIC_UART7_IRQ NVIC_UART7_IRQ98,2703
#define NVIC_UART8_IRQ NVIC_UART8_IRQ99,2729
#define NVIC_SPI4_IRQ NVIC_SPI4_IRQ100,2755
#define NVIC_SPI5_IRQ NVIC_SPI5_IRQ101,2780
#define NVIC_SPI6_IRQ NVIC_SPI6_IRQ102,2805
#define NVIC_SAI1_IRQ NVIC_SAI1_IRQ103,2830
#define NVIC_LTDC_IRQ NVIC_LTDC_IRQ104,2855
#define NVIC_LTDC_ER_IRQ NVIC_LTDC_ER_IRQ105,2880
#define NVIC_DMA2D_IRQ NVIC_DMA2D_IRQ106,2908
#define NVIC_SAI2_IRQ NVIC_SAI2_IRQ107,2934
#define NVIC_QUADSPI_IRQ NVIC_QUADSPI_IRQ108,2959
#define NVIC_LP_TIM1_IRQ NVIC_LP_TIM1_IRQ109,2987
#define NVIC_CEC_IRQ NVIC_CEC_IRQ110,3015
#define NVIC_I2C4_EV_IRQ NVIC_I2C4_EV_IRQ111,3039
#define NVIC_I2C4_ER_IRQ NVIC_I2C4_ER_IRQ112,3067
#define NVIC_SPDIFRX_IRQ NVIC_SPDIFRX_IRQ113,3095
#define NVIC_OTG_FS_EP1_OUT_IRQ NVIC_OTG_FS_EP1_OUT_IRQ114,3123
#define NVIC_OTG_FS_EP1_IN_IRQ NVIC_OTG_FS_EP1_IN_IRQ115,3158
#define NVIC_OTG_FS_WKUP_IRQ NVIC_OTG_FS_WKUP_IRQ116,3192
#define NVIC_OTG_FS_IRQ NVIC_OTG_FS_IRQ117,3225
#define NVIC_DMAMUX1_OV_IRQ NVIC_DMAMUX1_OV_IRQ118,3253
#define NVIC_HRTIM1_MST_IRQ NVIC_HRTIM1_MST_IRQ119,3285
#define NVIC_HRTIM1_TIMA_IRQ NVIC_HRTIM1_TIMA_IRQ120,3317
#define NVIC_HRTIM1_TIMB_IRQ NVIC_HRTIM1_TIMB_IRQ121,3350
#define NVIC_HRTIM1_TIMC_IRQ NVIC_HRTIM1_TIMC_IRQ122,3383
#define NVIC_HRTIM1_TIMD_IRQ NVIC_HRTIM1_TIMD_IRQ123,3416
#define NVIC_HRTIM1_TIME_IRQ NVIC_HRTIM1_TIME_IRQ124,3449
#define NVIC_HRTIM1_FLT_IRQ NVIC_HRTIM1_FLT_IRQ125,3482
#define NVIC_DFSDM1_IT0_IRQ NVIC_DFSDM1_IT0_IRQ126,3514
#define NVIC_DFSDM1_IT1_IRQ NVIC_DFSDM1_IT1_IRQ127,3546
#define NVIC_DFSDM1_IT2_IRQ NVIC_DFSDM1_IT2_IRQ128,3578
#define NVIC_DFSDM1_IT3_IRQ NVIC_DFSDM1_IT3_IRQ129,3610
#define NVIC_SAI3_IRQ NVIC_SAI3_IRQ130,3642
#define NVIC_SWPMI1_IRQ NVIC_SWPMI1_IRQ131,3668
#define NVIC_TIM15_IRQ NVIC_TIM15_IRQ132,3696
#define NVIC_TIM16_IRQ NVIC_TIM16_IRQ133,3723
#define NVIC_TIM17_IRQ NVIC_TIM17_IRQ134,3750
#define NVIC_MDIOS_WKUP_IRQ NVIC_MDIOS_WKUP_IRQ135,3777
#define NVIC_MDIOS_IRQ NVIC_MDIOS_IRQ136,3809
#define NVIC_JPEG_IRQ NVIC_JPEG_IRQ137,3836
#define NVIC_MDMA_IRQ NVIC_MDMA_IRQ138,3862
#define NVIC_RESERVED5_IRQ NVIC_RESERVED5_IRQ139,3888
#define NVIC_SDMMC2_IRQ NVIC_SDMMC2_IRQ140,3919
#define NVIC_HSEM0_IRQ NVIC_HSEM0_IRQ141,3947
#define NVIC_RESERVED6_IRQ NVIC_RESERVED6_IRQ142,3974
#define NVIC_ADC3_IRQ NVIC_ADC3_IRQ143,4005
#define NVIC_DMAMUX2_OVR_IRQ NVIC_DMAMUX2_OVR_IRQ144,4031
#define NVIC_BDMA_CH0_IRQ NVIC_BDMA_CH0_IRQ145,4064
#define NVIC_BDMA_CH1_IRQ NVIC_BDMA_CH1_IRQ146,4094
#define NVIC_BDMA_CH2_IRQ NVIC_BDMA_CH2_IRQ147,4124
#define NVIC_BDMA_CH3_IRQ NVIC_BDMA_CH3_IRQ148,4154
#define NVIC_BDMA_CH4_IRQ NVIC_BDMA_CH4_IRQ149,4184
#define NVIC_BDMA_CH5_IRQ NVIC_BDMA_CH5_IRQ150,4214
#define NVIC_BDMA_CH6_IRQ NVIC_BDMA_CH6_IRQ151,4244
#define NVIC_BDMA_CH7_IRQ NVIC_BDMA_CH7_IRQ152,4274
#define NVIC_COMP_IRQ NVIC_COMP_IRQ153,4304
#define NVIC_LPTIM2_IRQ NVIC_LPTIM2_IRQ154,4330
#define NVIC_LPTIM3_IRQ NVIC_LPTIM3_IRQ155,4358
#define NVIC_LPTIM4_IRQ NVIC_LPTIM4_IRQ156,4386
#define NVIC_LPTIM5_IRQ NVIC_LPTIM5_IRQ157,4414
#define NVIC_LPUART_IRQ NVIC_LPUART_IRQ158,4442
#define NVIC_WWDG1_RST_IRQ NVIC_WWDG1_RST_IRQ159,4470
#define NVIC_CRS_IRQ NVIC_CRS_IRQ160,4501
#define NVIC_RAMECC1_IRQ NVIC_RAMECC1_IRQ161,4526
#define NVIC_SAI4_IRQ NVIC_SAI4_IRQ162,4555
#define NVIC_RESERVED7_IRQ NVIC_RESERVED7_IRQ163,4581
#define NVIC_RESERVED8_IRQ NVIC_RESERVED8_IRQ164,4612
#define NVIC_WKUP_IRQ NVIC_WKUP_IRQ165,4643
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT167,4670

../../../../libopencm3/include/libopencm3/stm32/h7/syscfg.h,733
#define LIBOPENCM3_SYSCFG_HLIBOPENCM3_SYSCFG_H32,1086
#define SYSCFG_PMCR	SYSCFG_PMCR39,1216
#define SYSCFG_EXTICR(SYSCFG_EXTICR40,1266
#define SYSCFG_EXTICR1	SYSCFG_EXTICR141,1328
#define SYSCFG_EXTICR2	SYSCFG_EXTICR242,1380
#define SYSCFG_EXTICR3	SYSCFG_EXTICR343,1432
#define SYSCFG_EXTICR4	SYSCFG_EXTICR444,1484
#define SYSCFG_CFGR	SYSCFG_CFGR45,1536
#define SYSCFG_CCSR	SYSCFG_CCSR46,1586
#define SYSCFG_CCVR	SYSCFG_CCVR47,1636
#define SYSCFG_CCCR	SYSCFG_CCCR48,1686
#define SYSCFG_PWRCR	SYSCFG_PWRCR49,1736
#define SYSCFG_PKGR	SYSCFG_PKGR50,1787
#define SYSCFG_UR(SYSCFG_UR51,1838
#define SYSCFG_EXTICR_FIELDSIZE	SYSCFG_EXTICR_FIELDSIZE53,1905
#define SYSCFG_PWRCR_ODEN	SYSCFG_PWRCR_ODEN61,2051

../../../../libopencm3/include/libopencm3/stm32/h7/rcc.h,31395
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H28,1017
#define RCC_CR RCC_CR37,1172
#define RCC_ICSCR RCC_ICSCR38,1231
#define RCC_HSICFGR RCC_HSICFGR39,1312
#define RCC_CRRCR RCC_CRRCR40,1393
#define RCC_CSICFGR RCC_CSICFGR41,1452
#define RCC_CFGR RCC_CFGR42,1533
#define RCC_D1CFGR RCC_D1CFGR43,1592
#define RCC_D2CFGR RCC_D2CFGR44,1651
#define RCC_D3CFGR RCC_D3CFGR45,1710
#define RCC_PLLCKSELR RCC_PLLCKSELR46,1769
#define RCC_PLLCFGR RCC_PLLCFGR47,1828
#define RCC_PLLDIVR(RCC_PLLDIVR49,1984
#define RCC_PLLFRACR(RCC_PLLFRACR50,2064
#define RCC_PLL1DIVR RCC_PLL1DIVR51,2144
#define RCC_PLL1FRACR RCC_PLL1FRACR52,2193
#define RCC_PLL2DIVR RCC_PLL2DIVR53,2243
#define RCC_PLL2FRACR RCC_PLL2FRACR54,2292
#define RCC_PLL3DIVR RCC_PLL3DIVR55,2342
#define RCC_PLL3FRACR RCC_PLL3FRACR56,2391
#define RCC_D1CCIPR RCC_D1CCIPR57,2441
#define RCC_D2CCIP1R RCC_D2CCIP1R58,2500
#define RCC_D2CCIP2R RCC_D2CCIP2R59,2559
#define RCC_D3CCIPR RCC_D3CCIPR60,2618
#define RCC_AHB1RSTR RCC_AHB1RSTR61,2677
#define RCC_AHB2RSTR RCC_AHB2RSTR62,2736
#define RCC_AHB3RSTR RCC_AHB3RSTR63,2795
#define RCC_AHB4RSTR RCC_AHB4RSTR64,2854
#define RCC_APB1LRSTR RCC_APB1LRSTR65,2913
#define RCC_APB1HRSTR RCC_APB1HRSTR66,2972
#define RCC_APB2RSTR RCC_APB2RSTR67,3031
#define RCC_APB3RSTR RCC_APB3RSTR68,3090
#define RCC_APB4RSTR RCC_APB4RSTR69,3149
#define RCC_AHB1ENR RCC_AHB1ENR70,3208
#define RCC_AHB2ENR RCC_AHB2ENR71,3267
#define RCC_AHB3ENR RCC_AHB3ENR72,3326
#define RCC_AHB4ENR RCC_AHB4ENR73,3385
#define RCC_APB1LENR RCC_APB1LENR74,3444
#define RCC_APB1HENR RCC_APB1HENR75,3503
#define RCC_APB2ENR RCC_APB2ENR76,3562
#define RCC_APB3ENR RCC_APB3ENR77,3621
#define RCC_APB4ENR RCC_APB4ENR78,3680
#define RCC_AHB1LPENR RCC_AHB1LPENR79,3739
#define RCC_AHB2LPENR RCC_AHB2LPENR80,3798
#define RCC_AHB4LPENR RCC_AHB4LPENR81,3857
#define RCC_APB1LLPENR RCC_APB1LLPENR82,3916
#define RCC_APB1HLPENR RCC_APB1HLPENR83,3975
#define RCC_APB2LPENR RCC_APB2LPENR84,4034
#define RCC_APB3LPENR RCC_APB3LPENR85,4093
#define RCC_APB4LPENR RCC_APB4LPENR86,4152
#define RCC_BDCR RCC_BDCR87,4211
#define RCC_CSR RCC_CSR88,4269
#define RCC_SSCGR RCC_SSCGR89,4327
#define RCC_PLLI2SCFGR RCC_PLLI2SCFGR90,4385
#define RCC_PLLSAICFGR RCC_PLLSAICFGR91,4443
#define RCC_DCKCFGR1 RCC_DCKCFGR192,4501
#define RCC_DCKCFGR2 RCC_DCKCFGR293,4559
#define RCC_CR_PLL3RDY RCC_CR_PLL3RDY99,4699
#define RCC_CR_PLL3ON RCC_CR_PLL3ON100,4739
#define RCC_CR_PLL2RDY RCC_CR_PLL2RDY101,4779
#define RCC_CR_PLL2ON RCC_CR_PLL2ON102,4819
#define RCC_CR_PLL1RDY RCC_CR_PLL1RDY103,4859
#define RCC_CR_PLL1ON RCC_CR_PLL1ON104,4899
#define RCC_CR_HSECSSON RCC_CR_HSECSSON105,4939
#define RCC_CR_HSEBYP RCC_CR_HSEBYP106,4979
#define RCC_CR_HSERDY RCC_CR_HSERDY107,5019
#define RCC_CR_HSEON RCC_CR_HSEON108,5059
#define RCC_CR_D2CKRDY RCC_CR_D2CKRDY109,5099
#define RCC_CR_D1CKRDY RCC_CR_D1CKRDY110,5139
#define RCC_CR_HSI48RDY RCC_CR_HSI48RDY111,5179
#define RCC_CR_HSI48ON RCC_CR_HSI48ON112,5219
#define RCC_CR_CSIKERON RCC_CR_CSIKERON113,5259
#define RCC_CR_CSIRDY RCC_CR_CSIRDY114,5298
#define RCC_CR_CSION RCC_CR_CSION115,5337
#define RCC_CR_HSIDIVF RCC_CR_HSIDIVF116,5376
#define RCC_CR_HSIDIV_MASK RCC_CR_HSIDIV_MASK117,5415
#define RCC_CR_HSIDIV_SHIFT RCC_CR_HSIDIV_SHIFT118,5456
#define RCC_CR_HSIDIV(RCC_CR_HSIDIV119,5492
#define RCC_CR_HSIRDY RCC_CR_HSIRDY120,5577
#define RCC_CR_HSIKERON RCC_CR_HSIKERON121,5616
#define RCC_CR_HSION RCC_CR_HSION122,5655
#define RCC_CFGR_MCO2_MASK RCC_CFGR_MCO2_MASK130,5824
#define RCC_CFGR_MCO2_SHIFT RCC_CFGR_MCO2_SHIFT131,5862
#define RCC_CFGR_MCO2_SYSCLK RCC_CFGR_MCO2_SYSCLK132,5899
#define RCC_CFGR_MCO2_PLL2 RCC_CFGR_MCO2_PLL2133,5937
#define RCC_CFGR_MCO2_HSE RCC_CFGR_MCO2_HSE134,5975
#define RCC_CFGR_MCO2_PLL1 RCC_CFGR_MCO2_PLL1135,6013
#define RCC_CFGR_MCO2_CSI RCC_CFGR_MCO2_CSI136,6051
#define RCC_CFGR_MCO2_LSI RCC_CFGR_MCO2_LSI137,6089
#define RCC_CFGR_MCOPRE_MASK RCC_CFGR_MCOPRE_MASK140,6160
#define RCC_CFGR_MCO2PRE_SHIFT RCC_CFGR_MCO2PRE_SHIFT141,6198
#define RCC_CFGR_MCO1PRE_SHIFT RCC_CFGR_MCO1PRE_SHIFT142,6235
#define RCC_CFGR_MCOPRE_DIV_NONE RCC_CFGR_MCOPRE_DIV_NONE143,6272
#define RCC_CFGR_MCOPRE_DIV_BYP RCC_CFGR_MCOPRE_DIV_BYP144,6310
#define RCC_CFGR_MCOPRE_DIV_2 RCC_CFGR_MCOPRE_DIV_2145,6348
#define RCC_CFGR_MCOPRE_DIV_3 RCC_CFGR_MCOPRE_DIV_3146,6386
#define RCC_CFGR_MCOPRE_DIV_4 RCC_CFGR_MCOPRE_DIV_4147,6424
#define RCC_CFGR_MCO1_MASK RCC_CFGR_MCO1_MASK151,6549
#define RCC_CFGR_MCO1_SHIFT RCC_CFGR_MCO1_SHIFT152,6587
#define RCC_CFGR_MCO1_HSI RCC_CFGR_MCO1_HSI153,6624
#define RCC_CFGR_MCO1_LSE RCC_CFGR_MCO1_LSE154,6662
#define RCC_CFGR_MCO1_HSE RCC_CFGR_MCO1_HSE155,6700
#define RCC_CFGR_MCO1_PLL1 RCC_CFGR_MCO1_PLL1156,6738
#define RCC_CFGR_MCO1_HSI48 RCC_CFGR_MCO1_HSI48157,6776
#define RCC_CFGR_MCO_SHIFT RCC_CFGR_MCO_SHIFT158,6814
#define RCC_CFGR_MCO_MASK RCC_CFGR_MCO_MASK159,6868
#define RCC_CFGR_RTCPRE_SHIFT RCC_CFGR_RTCPRE_SHIFT162,6970
#define RCC_CFGR_RTCPRE_MASK RCC_CFGR_RTCPRE_MASK163,7006
#define RCC_CFGR_SWS_SHIFT RCC_CFGR_SWS_SHIFT166,7084
#define RCC_CFGR_SWS_MASK RCC_CFGR_SWS_MASK167,7120
#define RCC_CFGR_SWS_HSI RCC_CFGR_SWS_HSI168,7158
#define RCC_CFGR_SWS_CSI RCC_CFGR_SWS_CSI169,7196
#define RCC_CFGR_SWS_HSE RCC_CFGR_SWS_HSE170,7234
#define RCC_CFGR_SWS_PLL1 RCC_CFGR_SWS_PLL1171,7272
#define RCC_CFGR_SW_SHIFT RCC_CFGR_SW_SHIFT174,7341
#define RCC_CFGR_SW_MASK RCC_CFGR_SW_MASK175,7377
#define RCC_CFGR_SW_HSI RCC_CFGR_SW_HSI176,7415
#define RCC_CFGR_SW_CSI RCC_CFGR_SW_CSI177,7453
#define RCC_CFGR_SW_HSE RCC_CFGR_SW_HSE178,7491
#define RCC_CFGR_SW_PLL1 RCC_CFGR_SW_PLL1179,7529
#define RCC_D1CFGR_D1CPRE_BYP RCC_D1CFGR_D1CPRE_BYP185,7660
#define RCC_D1CFGR_D1CPRE_DIV2 RCC_D1CFGR_D1CPRE_DIV2186,7700
#define RCC_D1CFGR_D1CPRE_DIV4 RCC_D1CFGR_D1CPRE_DIV4187,7740
#define RCC_D1CFGR_D1CPRE_DIV8 RCC_D1CFGR_D1CPRE_DIV8188,7780
#define RCC_D1CFGR_D1CPRE_DIV16 RCC_D1CFGR_D1CPRE_DIV16189,7820
#define RCC_D1CFGR_D1CPRE_DIV64 RCC_D1CFGR_D1CPRE_DIV64190,7860
#define RCC_D1CFGR_D1CPRE_DIV128 RCC_D1CFGR_D1CPRE_DIV128191,7900
#define RCC_D1CFGR_D1CPRE_DIV256 RCC_D1CFGR_D1CPRE_DIV256192,7940
#define RCC_D1CFGR_D1CPRE_DIV512 RCC_D1CFGR_D1CPRE_DIV512193,7980
#define RCC_D1CFGR_D1PPRE_BYP RCC_D1CFGR_D1PPRE_BYP194,8020
#define RCC_D1CFGR_D1PPRE_DIV2 RCC_D1CFGR_D1PPRE_DIV2195,8060
#define RCC_D1CFGR_D1PPRE_DIV4 RCC_D1CFGR_D1PPRE_DIV4196,8100
#define RCC_D1CFGR_D1PPRE_DIV8 RCC_D1CFGR_D1PPRE_DIV8197,8140
#define RCC_D1CFGR_D1PPRE_DIV16 RCC_D1CFGR_D1PPRE_DIV16198,8180
#define RCC_D1CFGR_D1HPRE_BYP RCC_D1CFGR_D1HPRE_BYP199,8220
#define RCC_D1CFGR_D1HPRE_DIV2 RCC_D1CFGR_D1HPRE_DIV2200,8260
#define RCC_D1CFGR_D1HPRE_DIV4 RCC_D1CFGR_D1HPRE_DIV4201,8300
#define RCC_D1CFGR_D1HPRE_DIV8 RCC_D1CFGR_D1HPRE_DIV8202,8340
#define RCC_D1CFGR_D1HPRE_DIV16 RCC_D1CFGR_D1HPRE_DIV16203,8380
#define RCC_D1CFGR_D1HPRE_DIV64 RCC_D1CFGR_D1HPRE_DIV64204,8420
#define RCC_D1CFGR_D1HPRE_DIV128 RCC_D1CFGR_D1HPRE_DIV128205,8460
#define RCC_D1CFGR_D1HPRE_DIV256 RCC_D1CFGR_D1HPRE_DIV256206,8500
#define RCC_D1CFGR_D1HPRE_DIV512 RCC_D1CFGR_D1HPRE_DIV512207,8540
#define RCC_D1CFGR_D1CPRE_SHIFT RCC_D1CFGR_D1CPRE_SHIFT209,8581
#define RCC_D1CFGR_D1PPRE_SHIFT RCC_D1CFGR_D1PPRE_SHIFT210,8619
#define RCC_D1CFGR_D1CPRE(RCC_D1CFGR_D1CPRE211,8657
#define RCC_D1CFGR_D1PPRE(RCC_D1CFGR_D1PPRE212,8727
#define RCC_D1CFGR_D1HPRE(RCC_D1CFGR_D1HPRE213,8797
#define RCC_D2CFGR_D2PPRE_BYP RCC_D2CFGR_D2PPRE_BYP219,8933
#define RCC_D2CFGR_D2PPRE_DIV2 RCC_D2CFGR_D2PPRE_DIV2220,8973
#define RCC_D2CFGR_D2PPRE_DIV4 RCC_D2CFGR_D2PPRE_DIV4221,9013
#define RCC_D2CFGR_D2PPRE_DIV8 RCC_D2CFGR_D2PPRE_DIV8222,9053
#define RCC_D2CFGR_D2PPRE_DIV16 RCC_D2CFGR_D2PPRE_DIV16223,9093
#define RCC_D2CFGR_D2PPRE2_SHIFT RCC_D2CFGR_D2PPRE2_SHIFT225,9134
#define RCC_D2CFGR_D2PPRE1_SHIFT RCC_D2CFGR_D2PPRE1_SHIFT226,9172
#define RCC_D2CFGR_D2PPRE2(RCC_D2CFGR_D2PPRE2227,9210
#define RCC_D2CFGR_D2PPRE1(RCC_D2CFGR_D2PPRE1228,9281
#define RCC_D3CFGR_D3PPRE_BYP RCC_D3CFGR_D3PPRE_BYP234,9445
#define RCC_D3CFGR_D3PPRE_DIV2 RCC_D3CFGR_D3PPRE_DIV2235,9485
#define RCC_D3CFGR_D3PPRE_DIV4 RCC_D3CFGR_D3PPRE_DIV4236,9525
#define RCC_D3CFGR_D3PPRE_DIV8 RCC_D3CFGR_D3PPRE_DIV8237,9565
#define RCC_D3CFGR_D3PPRE_DIV16 RCC_D3CFGR_D3PPRE_DIV16238,9605
#define RCC_D3CFGR_D3PPRE_SHIFT RCC_D3CFGR_D3PPRE_SHIFT239,9645
#define RCC_D3CFGR_D3PPRE(RCC_D3CFGR_D3PPRE240,9683
#define RCC_PLLCKSELR_PLLSRC_HSI RCC_PLLCKSELR_PLLSRC_HSI246,9852
#define RCC_PLLCKSELR_PLLSRC_CSI RCC_PLLCKSELR_PLLSRC_CSI247,9892
#define RCC_PLLCKSELR_PLLSRC_HSE RCC_PLLCKSELR_PLLSRC_HSE248,9932
#define RCC_PLLCKSELR_PLLSRC_NONE RCC_PLLCKSELR_PLLSRC_NONE249,9972
#define RCC_PLLCKSELR_DIVM_DIS RCC_PLLCKSELR_DIVM_DIS250,10012
#define RCC_PLLCKSELR_DIVM_BYP RCC_PLLCKSELR_DIVM_BYP251,10050
#define RCC_PLLCKSELR_DIVM_MASK RCC_PLLCKSELR_DIVM_MASK252,10088
#define RCC_PLLCKSELR_DIVM3_SHIFT RCC_PLLCKSELR_DIVM3_SHIFT254,10130
#define RCC_PLLCKSELR_DIVM2_SHIFT RCC_PLLCKSELR_DIVM2_SHIFT255,10169
#define RCC_PLLCKSELR_DIVM1_SHIFT RCC_PLLCKSELR_DIVM1_SHIFT256,10208
#define RCC_PLLCKSELR_DIVM3(RCC_PLLCKSELR_DIVM3258,10247
#define RCC_PLLCKSELR_DIVM2(RCC_PLLCKSELR_DIVM2259,10318
#define RCC_PLLCKSELR_DIVM1(RCC_PLLCKSELR_DIVM1260,10389
#define RCC_PLLCFGR_PLLRGE_1_2MHZ RCC_PLLCFGR_PLLRGE_1_2MHZ266,10555
#define RCC_PLLCFGR_PLLRGE_2_4MHZ RCC_PLLCFGR_PLLRGE_2_4MHZ267,10593
#define RCC_PLLCFGR_PLLRGE_4_8MHZ RCC_PLLCFGR_PLLRGE_4_8MHZ268,10631
#define RCC_PLLCFGR_PLLRGE_8_16MHZ RCC_PLLCFGR_PLLRGE_8_16MHZ269,10669
#define RCC_PLLCFGR_DIVR3EN RCC_PLLCFGR_DIVR3EN271,10708
#define RCC_PLLCFGR_DIVQ3EN RCC_PLLCFGR_DIVQ3EN272,10750
#define RCC_PLLCFGR_DIVP3EN RCC_PLLCFGR_DIVP3EN273,10792
#define RCC_PLLCFGR_DIVR2EN RCC_PLLCFGR_DIVR2EN274,10834
#define RCC_PLLCFGR_DIVQ2EN RCC_PLLCFGR_DIVQ2EN275,10876
#define RCC_PLLCFGR_DIVP2EN RCC_PLLCFGR_DIVP2EN276,10918
#define RCC_PLLCFGR_DIVR1EN RCC_PLLCFGR_DIVR1EN277,10960
#define RCC_PLLCFGR_DIVQ1EN RCC_PLLCFGR_DIVQ1EN278,11002
#define RCC_PLLCFGR_DIVP1EN RCC_PLLCFGR_DIVP1EN279,11044
#define RCC_PLLCFGR_PLL3RGE_SHIFT RCC_PLLCFGR_PLL3RGE_SHIFT280,11086
#define RCC_PLLCFGR_PLL3VCO_WIDE RCC_PLLCFGR_PLL3VCO_WIDE281,11125
#define RCC_PLLCFGR_PLL3VCO_MED RCC_PLLCFGR_PLL3VCO_MED282,11201
#define RCC_PLLCFGR_PLL3FRACEN RCC_PLLCFGR_PLL3FRACEN283,11277
#define RCC_PLLCFGR_PLL2RGE_SHIFT RCC_PLLCFGR_PLL2RGE_SHIFT284,11318
#define RCC_PLLCFGR_PLL2VCO_WIDE RCC_PLLCFGR_PLL2VCO_WIDE285,11356
#define RCC_PLLCFGR_PLL2VCO_MED RCC_PLLCFGR_PLL2VCO_MED286,11432
#define RCC_PLLCFGR_PLL2FRACEN RCC_PLLCFGR_PLL2FRACEN287,11508
#define RCC_PLLCFGR_PLL1RGE_SHIFT RCC_PLLCFGR_PLL1RGE_SHIFT288,11549
#define RCC_PLLCFGR_PLL1VCO_WIDE RCC_PLLCFGR_PLL1VCO_WIDE289,11587
#define RCC_PLLCFGR_PLL1VCO_MED RCC_PLLCFGR_PLL1VCO_MED290,11663
#define RCC_PLLCFGR_PLL1FRACEN RCC_PLLCFGR_PLL1FRACEN291,11739
#define RCC_PLLNDIVR_DIVR_SHIFT RCC_PLLNDIVR_DIVR_SHIFT297,11876
#define RCC_PLLNDIVR_DIVQ_SHIFT RCC_PLLNDIVR_DIVQ_SHIFT298,11915
#define RCC_PLLNDIVR_DIVP_SHIFT RCC_PLLNDIVR_DIVP_SHIFT299,11954
#define RCC_PLLNDIVR_DIVN_SHIFT RCC_PLLNDIVR_DIVN_SHIFT300,11992
#define RCC_PLLNDIVR_DIVR(RCC_PLLNDIVR_DIVR303,12097
#define RCC_PLLNDIVR_DIVQ(RCC_PLLNDIVR_DIVQ304,12172
#define RCC_PLLNDIVR_DIVP(RCC_PLLNDIVR_DIVP305,12247
#define RCC_PLLNDIVR_DIVN(RCC_PLLNDIVR_DIVN306,12322
#define RCC_BDCR_BDRST RCC_BDCR_BDRST312,12483
#define RCC_BDCR_RTCEN RCC_BDCR_RTCEN313,12527
#define RCC_BDCR_RTCSEL_MASK RCC_BDCR_RTCSEL_MASK314,12571
#define RCC_BDCR_RTCSEL_SHIFT RCC_BDCR_RTCSEL_SHIFT315,12609
#define RCC_BDCR_RTCSEL_NONE RCC_BDCR_RTCSEL_NONE316,12645
#define RCC_BDCR_RTCSEL_LSE RCC_BDCR_RTCSEL_LSE317,12681
#define RCC_BDCR_RTCSEL_LSI RCC_BDCR_RTCSEL_LSI318,12717
#define RCC_BDCR_RTCSEL_HSE RCC_BDCR_RTCSEL_HSE319,12753
#define RCC_BDCR_LSEDRV_MASK RCC_BDCR_LSEDRV_MASK320,12789
#define RCC_BDCR_LSEDRV_SHIFT RCC_BDCR_LSEDRV_SHIFT321,12827
#define RCC_BDCR_LSEDRV_LOW RCC_BDCR_LSEDRV_LOW322,12863
#define RCC_BDCR_LSEDRV_MEDH RCC_BDCR_LSEDRV_MEDH323,12899
#define RCC_BDCR_LSEDRV_MEDL RCC_BDCR_LSEDRV_MEDL324,12953
#define RCC_BDCR_LSEDRV_HIGH RCC_BDCR_LSEDRV_HIGH325,12989
#define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP326,13025
#define RCC_BDCR_LSERDY RCC_BDCR_LSERDY327,13068
#define RCC_BDCR_LSEON RCC_BDCR_LSEON328,13111
#define RCC_CSR_LSIRDY RCC_CSR_LSIRDY334,13239
#define RCC_CSR_LSION RCC_CSR_LSION335,13282
#define RCC_D1CCIPR_CKPERSEL_HSI RCC_D1CCIPR_CKPERSEL_HSI341,13421
#define RCC_D1CCIPR_CKPERSEL_CSI RCC_D1CCIPR_CKPERSEL_CSI342,13462
#define RCC_D1CCIPR_CKPERSEL_HSE RCC_D1CCIPR_CKPERSEL_HSE343,13503
#define RCC_D1CCIPR_CKPERSEL_DISABLE RCC_D1CCIPR_CKPERSEL_DISABLE344,13544
#define RCC_D1CCIPR_CKPERSEL_SHIFT RCC_D1CCIPR_CKPERSEL_SHIFT346,13593
#define RCC_D1CCIPR_CKPERSEL_MASK RCC_D1CCIPR_CKPERSEL_MASK347,13635
#define RCC_D2CCIP1R_SWPSEL_SHIFT RCC_D2CCIP1R_SWPSEL_SHIFT349,13677
#define RCC_D2CCIP1R_FDCANSEL_SHIFT RCC_D2CCIP1R_FDCANSEL_SHIFT350,13720
#define RCC_D2CCIP1R_FDCANSEL_MASK RCC_D2CCIP1R_FDCANSEL_MASK351,13763
#define RCC_D2CCIP1R_DFSDM1SEL_SHIFT RCC_D2CCIP1R_DFSDM1SEL_SHIFT352,13807
#define RCC_D2CCIP1R_SPDIFSEL_SHIFT RCC_D2CCIP1R_SPDIFSEL_SHIFT353,13850
#define RCC_D2CCIP1R_SPI45SEL_SHIFT RCC_D2CCIP1R_SPI45SEL_SHIFT354,13893
#define RCC_D2CCIP1R_SPI45SEL_MASK RCC_D2CCIP1R_SPI45SEL_MASK355,13936
#define RCC_D2CCIP1R_SPI123SEL_SHIFT RCC_D2CCIP1R_SPI123SEL_SHIFT356,13980
#define RCC_D2CCIP1R_SPI123SEL_MASK RCC_D2CCIP1R_SPI123SEL_MASK357,14023
#define RCC_D2CCIP1R_SAI23SEL_SHIFT RCC_D2CCIP1R_SAI23SEL_SHIFT358,14067
#define RCC_D2CCIP1R_SAISEL_MASK RCC_D2CCIP1R_SAISEL_MASK359,14109
#define RCC_D2CCIP1R_SWPSEL_PCLK RCC_D2CCIP1R_SWPSEL_PCLK364,14242
#define RCC_D2CCIP1R_SWPSEL_HSI RCC_D2CCIP1R_SWPSEL_HSI365,14286
#define RCC_D2CCIP1R_FDCANSEL_HSE RCC_D2CCIP1R_FDCANSEL_HSE366,14330
#define RCC_D2CCIP1R_FDCANSEL_PLL1Q RCC_D2CCIP1R_FDCANSEL_PLL1Q367,14374
#define RCC_D2CCIP1R_FDCANSEL_PLL2Q RCC_D2CCIP1R_FDCANSEL_PLL2Q368,14418
#define RCC_D2CCIP1R_DFSDM1SEL_PCLK2 RCC_D2CCIP1R_DFSDM1SEL_PCLK2369,14462
#define RCC_D2CCIP1R_DFSDM1SEL_SYSCLK RCC_D2CCIP1R_DFSDM1SEL_SYSCLK370,14506
#define RCC_D2CCIP1R_SPDIFSEL_PLL1Q RCC_D2CCIP1R_SPDIFSEL_PLL1Q371,14550
#define RCC_D2CCIP1R_SPDIFSEL_PLL2R RCC_D2CCIP1R_SPDIFSEL_PLL2R372,14594
#define RCC_D2CCIP1R_SPDIFSEL_PLL3R RCC_D2CCIP1R_SPDIFSEL_PLL3R373,14638
#define RCC_D2CCIP1R_SPDIFSEL_HSI RCC_D2CCIP1R_SPDIFSEL_HSI374,14682
#define RCC_D2CCIP1R_SPI45SEL_APB4 RCC_D2CCIP1R_SPI45SEL_APB4375,14726
#define RCC_D2CCIP1R_SPI45SEL_PLL2Q RCC_D2CCIP1R_SPI45SEL_PLL2Q376,14770
#define RCC_D2CCIP1R_SPI45SEL_PLL3Q RCC_D2CCIP1R_SPI45SEL_PLL3Q377,14814
#define RCC_D2CCIP1R_SPI45SEL_HSI RCC_D2CCIP1R_SPI45SEL_HSI378,14858
#define RCC_D2CCIP1R_SPI45SEL_CSI RCC_D2CCIP1R_SPI45SEL_CSI379,14902
#define RCC_D2CCIP1R_SPI45SEL_HSE RCC_D2CCIP1R_SPI45SEL_HSE380,14946
#define RCC_D2CCIP1R_SPI123SEL_PLL1Q RCC_D2CCIP1R_SPI123SEL_PLL1Q381,14990
#define RCC_D2CCIP1R_SPI123SEL_PLL2P RCC_D2CCIP1R_SPI123SEL_PLL2P382,15034
#define RCC_D2CCIP1R_SPI123SEL_PLL3P RCC_D2CCIP1R_SPI123SEL_PLL3P383,15078
#define RCC_D2CCIP1R_SPI123SEL_I2SCKIN RCC_D2CCIP1R_SPI123SEL_I2SCKIN384,15122
#define RCC_D2CCIP1R_SPI123SEL_PERCK RCC_D2CCIP1R_SPI123SEL_PERCK385,15166
#define RCC_D2CCIP1R_SAISEL_PLL1Q RCC_D2CCIP1R_SAISEL_PLL1Q386,15210
#define RCC_D2CCIP1R_SAISEL_PLL2P RCC_D2CCIP1R_SAISEL_PLL2P387,15254
#define RCC_D2CCIP1R_SAISEL_PLL3P RCC_D2CCIP1R_SAISEL_PLL3P388,15298
#define RCC_D2CCIP1R_SAISEL_I2SCKIN RCC_D2CCIP1R_SAISEL_I2SCKIN389,15342
#define RCC_D2CCIP1R_SAISEL_PERCK RCC_D2CCIP1R_SAISEL_PERCK390,15386
#define RCC_D2CCIP2R_LPTIM1SEL_SHIFT RCC_D2CCIP2R_LPTIM1SEL_SHIFT393,15439
#define RCC_D2CCIP2R_CECSEL_SHIFT RCC_D2CCIP2R_CECSEL_SHIFT394,15486
#define RCC_D2CCIP2R_USBSEL_SHIFT RCC_D2CCIP2R_USBSEL_SHIFT395,15533
#define RCC_D2CCIP2R_I2C123SEL_SHIFT RCC_D2CCIP2R_I2C123SEL_SHIFT396,15580
#define RCC_D2CCIP2R_RNGSEL_MASK RCC_D2CCIP2R_RNGSEL_MASK397,15627
#define RCC_D2CCIP2R_RNGSEL_SHIFT RCC_D2CCIP2R_RNGSEL_SHIFT398,15675
#define RCC_D2CCIP2R_USART16SEL_SHIFT RCC_D2CCIP2R_USART16SEL_SHIFT399,15721
#define RCC_D2CCIP2R_USART234578SEL_SHIFT RCC_D2CCIP2R_USART234578SEL_SHIFT400,15767
#define RCC_D2CCIP2R_USARTSEL_MASK RCC_D2CCIP2R_USARTSEL_MASK401,15813
#define RCC_D2CCIP2R_RNGSEL_HSI48 RCC_D2CCIP2R_RNGSEL_HSI48406,15948
#define RCC_D2CCIP2R_RNGSEL_PLL1Q RCC_D2CCIP2R_RNGSEL_PLL1Q407,15994
#define RCC_D2CCIP2R_RNGSEL_LSE RCC_D2CCIP2R_RNGSEL_LSE408,16040
#define RCC_D2CCIP2R_RNGSEL_LSI RCC_D2CCIP2R_RNGSEL_LSI409,16086
#define RCC_D2CCIP2R_USART16SEL_PCLK2 RCC_D2CCIP2R_USART16SEL_PCLK2410,16132
#define RCC_D2CCIP2R_USART234578SEL_PCLK1 RCC_D2CCIP2R_USART234578SEL_PCLK1411,16178
#define RCC_D2CCIP2R_USARTSEL_PCLK RCC_D2CCIP2R_USARTSEL_PCLK412,16224
#define RCC_D2CCIP2R_USARTSEL_PLL2Q RCC_D2CCIP2R_USARTSEL_PLL2Q413,16270
#define RCC_D2CCIP2R_USARTSEL_PLL3Q RCC_D2CCIP2R_USARTSEL_PLL3Q414,16316
#define RCC_D2CCIP2R_USARTSEL_HSI RCC_D2CCIP2R_USARTSEL_HSI415,16362
#define RCC_D2CCIP2R_USARTSEL_CSI RCC_D2CCIP2R_USARTSEL_CSI416,16408
#define RCC_D2CCIP2R_USARTSEL_LSE RCC_D2CCIP2R_USARTSEL_LSE417,16454
#define RCC_HSI_BASE_FREQUENCY RCC_HSI_BASE_FREQUENCY421,16510
enum rcc_clock_source {rcc_clock_source425,16709
	RCC_CPUCLK,RCC_CPUCLK426,16733
	RCC_SYSCLK,RCC_SYSCLK427,16746
	RCC_PERCLK,RCC_PERCLK428,16759
	RCC_SYSTICKCLK,RCC_SYSTICKCLK429,16772
	RCC_HCLK3,RCC_HCLK3430,16789
	RCC_AHBCLK,           /* AHB1,2,4 all share base HCLK. */RCC_AHBCLK431,16801
	RCC_APB1CLK,          /* Note: APB1 and PCLK1 in manual */RCC_APB1CLK432,16860
	RCC_APB2CLK,          /* Note: APB2 and PCLK2 in manual */RCC_APB2CLK433,16920
	RCC_APB3CLK,          /* Note: APB3 and PCLK3 in manual */RCC_APB3CLK434,16980
	RCC_APB4CLK,          /* Note: APB4 and PCLK4 in manual */RCC_APB4CLK435,17040
enum rcc_osc {rcc_osc438,17104
	RCC_PLL,RCC_PLL439,17119
	RCC_HSE,RCC_HSE440,17129
	RCC_HSI,RCC_HSI441,17139
	RCC_LSE,RCC_LSE442,17149
	RCC_LSIRCC_LSI443,17159
struct rcc_pll_config {rcc_pll_config447,17208
	enum rcc_osc sysclock_source;     /**< SYSCLK source input selection. */sysclock_source448,17232
	uint8_t pll_source;               /**< RCC_PLLCKSELR_PLLSRC_xxx value. */pll_source449,17306
	uint32_t hse_frequency;           /**< User specified HSE frequency, 0 if none. */hse_frequency450,17381
	struct pll_config {pll_config451,17465
		uint8_t divm;                   /**< Pre-divider value for each PLL. 0-64 integers. */divm452,17486
		uint16_t divn;                  /**< Multiplier, 0-512 integer. */divn453,17575
		uint8_t divp;                   /**< Post divider for PLLP clock. */divp454,17644
		uint8_t divq;                   /**< Post divider for PLLQ clock. */divq455,17715
		uint8_t divr;                   /**< Post divider for PLLR clock. */divr456,17786
	} pll1, pll2, pll3;               /**< PLL1-PLL3 configurations. */pll1457,17857
	} pll1, pll2, pll3;               /**< PLL1-PLL3 configurations. */pll2457,17857
	} pll1, pll2, pll3;               /**< PLL1-PLL3 configurations. */pll3457,17857
	uint8_t core_pre;                 /**< Core prescaler  note: domain 1. */core_pre458,17926
	uint8_t hpre;                     /**< HCLK3 prescaler note: domain 1. */hpre459,18001
	uint8_t ppre1;                    /**< APB1 Peripheral prescaler note: domain 2. */ppre1460,18076
	uint8_t ppre2;                    /**< APB2 Peripheral prescaler note: domain 2. */ppre2461,18161
	uint8_t ppre3;                    /**< APB3 Peripheral prescaler note: domain 1. */ppre3462,18246
	uint8_t ppre4;                    /**< APB4 Peripheral prescaler note: domain 3. */ppre4463,18331
	uint8_t flash_waitstates;         /**< Latency Value to set for flahs. */flash_waitstates464,18416
	enum pwr_vos_scale voltage_scale; /**< LDO/SMPS Voltage scale used for this frequency. */voltage_scale465,18491
	enum pwr_sys_mode power_mode;     /**< LDO/SMPS configuration for device. */power_mode466,18582
	uint8_t smps_level;               /**< If using SMPS, voltage level to set. */smps_level467,18660
#define _REG_BIT(_REG_BIT470,18744
enum rcc_periph_clken {rcc_periph_clken472,18803
	RCC_DMA1        = _REG_BIT(0xD8, 0),RCC_DMA1474,18851
	RCC_DMA2        = _REG_BIT(0xD8, 1),RCC_DMA2475,18889
	RCC_ADC12       = _REG_BIT(0xD8, 5),RCC_ADC12476,18927
	RCC_ETH1MAC     = _REG_BIT(0xD8, 15),RCC_ETH1MAC477,18965
	RCC_ETH1TX      = _REG_BIT(0xD8, 16),RCC_ETH1TX478,19004
	RCC_ETH1RX      = _REG_BIT(0xD8, 17),RCC_ETH1RX479,19043
	RCC_USB2OTGHSULPIEN = _REG_BIT(0xD8, 18),RCC_USB2OTGHSULPIEN480,19082
	RCC_USB1OTGHSEN = _REG_BIT(0xD8, 25),RCC_USB1OTGHSEN481,19125
	RCC_USB1OTGHSULPIEN = _REG_BIT(0xD8, 26),RCC_USB1OTGHSULPIEN482,19164
	RCC_USB2OTGHSEN = _REG_BIT(0xD8, 27),RCC_USB2OTGHSEN483,19207
	RCC_DCMI        = _REG_BIT(0xDC, 0),RCC_DCMI486,19271
	RCC_CRYP        = _REG_BIT(0xDC, 4),RCC_CRYP487,19309
	RCC_HASH        = _REG_BIT(0xDC, 5),RCC_HASH488,19347
	RCC_RNG         = _REG_BIT(0xDC, 6),RCC_RNG489,19385
	RCC_SDMMC2      = _REG_BIT(0xDC, 9),RCC_SDMMC2490,19423
	RCC_SRAM1       = _REG_BIT(0xDC, 29),RCC_SRAM1491,19461
	RCC_SRAM2       = _REG_BIT(0xDC, 30),RCC_SRAM2492,19500
	RCC_SRAM3       = _REG_BIT(0xDC, 31),RCC_SRAM3493,19539
	RCC_MDMA        = _REG_BIT(0xD4, 0),RCC_MDMA496,19603
	RCC_DMA2D       = _REG_BIT(0xD4, 4),RCC_DMA2D497,19641
	RCC_JPGDEC      = _REG_BIT(0xD4, 5),RCC_JPGDEC498,19679
	RCC_FMC         = _REG_BIT(0xD4, 12),RCC_FMC499,19717
	RCC_QSPI        = _REG_BIT(0xD4, 14),RCC_QSPI500,19756
	RCC_SDMMC1      = _REG_BIT(0xD4, 16),RCC_SDMMC1501,19795
	RCC_GPIOA       = _REG_BIT(0xE0, 0),RCC_GPIOA504,19858
	RCC_GPIOB       = _REG_BIT(0xE0, 1),RCC_GPIOB505,19896
	RCC_GPIOC       = _REG_BIT(0xE0, 2),RCC_GPIOC506,19934
	RCC_GPIOD       = _REG_BIT(0xE0, 3),RCC_GPIOD507,19972
	RCC_GPIOE       = _REG_BIT(0xE0, 4),RCC_GPIOE508,20010
	RCC_GPIOF       = _REG_BIT(0xE0, 5),RCC_GPIOF509,20048
	RCC_GPIOG       = _REG_BIT(0xE0, 6),RCC_GPIOG510,20086
	RCC_GPIOH       = _REG_BIT(0xE0, 7),RCC_GPIOH511,20124
	RCC_GPIOI       = _REG_BIT(0xE0, 8),RCC_GPIOI512,20162
	RCC_GPIOJ       = _REG_BIT(0xE0, 9),RCC_GPIOJ513,20200
	RCC_GPIOK       = _REG_BIT(0xE0, 10),RCC_GPIOK514,20238
	RCC_CRC         = _REG_BIT(0xE0, 19),RCC_CRC515,20277
	RCC_BDMA        = _REG_BIT(0xE0, 21),RCC_BDMA516,20316
	RCC_ADC3        = _REG_BIT(0xE0, 24),RCC_ADC3517,20355
	RCC_HSEM        = _REG_BIT(0xE0, 25),RCC_HSEM518,20394
	RCC_BKPSRAM     = _REG_BIT(0xE0, 28),RCC_BKPSRAM519,20433
	RCC_TIM2        = _REG_BIT(0xE8, 0),RCC_TIM2522,20497
	RCC_TIM3        = _REG_BIT(0xE8, 1),RCC_TIM3523,20535
	RCC_TIM4        = _REG_BIT(0xE8, 2),RCC_TIM4524,20573
	RCC_TIM5        = _REG_BIT(0xE8, 3),RCC_TIM5525,20611
	RCC_TIM6        = _REG_BIT(0xE8, 4),RCC_TIM6526,20649
	RCC_TIM7        = _REG_BIT(0xE8, 5),RCC_TIM7527,20687
	RCC_TIM12       = _REG_BIT(0xE8, 6),RCC_TIM12528,20725
	RCC_TIM13       = _REG_BIT(0xE8, 7),RCC_TIM13529,20763
	RCC_TIM14       = _REG_BIT(0xE8, 8),RCC_TIM14530,20801
	RCC_LPTIM1      = _REG_BIT(0xE8, 9),RCC_LPTIM1531,20839
	RCC_SPI2        = _REG_BIT(0xE8, 14),RCC_SPI2532,20877
	RCC_SPI3        = _REG_BIT(0xE8, 15),RCC_SPI3533,20916
	RCC_SPDIFRX     = _REG_BIT(0xE8, 16),RCC_SPDIFRX534,20955
	RCC_USART2      = _REG_BIT(0xE8, 17),RCC_USART2535,20994
	RCC_USART3      = _REG_BIT(0xE8, 18),RCC_USART3536,21033
	RCC_UART4       = _REG_BIT(0xE8, 19),RCC_UART4537,21072
	RCC_UART5       = _REG_BIT(0xE8, 20),RCC_UART5538,21111
	RCC_I2C1        = _REG_BIT(0xE8, 21),RCC_I2C1539,21150
	RCC_I2C2        = _REG_BIT(0xE8, 22),RCC_I2C2540,21189
	RCC_I2C3        = _REG_BIT(0xE8, 23),RCC_I2C3541,21228
	RCC_CEC         = _REG_BIT(0xE8, 27),RCC_CEC542,21267
	RCC_DAC         = _REG_BIT(0xE8, 29),RCC_DAC543,21306
	RCC_UART7       = _REG_BIT(0xE8, 30),RCC_UART7544,21345
	RCC_UART8       = _REG_BIT(0xE8, 31),RCC_UART8545,21384
	RCC_CRS         = _REG_BIT(0xEC, 1),RCC_CRS548,21448
	RCC_SWP         = _REG_BIT(0xEC, 2),RCC_SWP549,21486
	RCC_OPAMP       = _REG_BIT(0xEC, 4),RCC_OPAMP550,21524
	RCC_MDIO        = _REG_BIT(0xEC, 5),RCC_MDIO551,21562
	RCC_FDCAN       = _REG_BIT(0xEC, 8),RCC_FDCAN552,21600
	RCC_TIM1        = _REG_BIT(0xF0, 0),RCC_TIM1555,21663
	RCC_TIM8        = _REG_BIT(0xF0, 1),RCC_TIM8556,21701
	RCC_USART1      = _REG_BIT(0xF0, 4),RCC_USART1557,21739
	RCC_USART6      = _REG_BIT(0xF0, 5),RCC_USART6558,21777
	RCC_SPI1        = _REG_BIT(0xF0, 12),RCC_SPI1559,21815
	RCC_SPI4        = _REG_BIT(0xF0, 13),RCC_SPI4560,21854
	RCC_TIM15       = _REG_BIT(0xF0, 16),RCC_TIM15561,21893
	RCC_TIM16       = _REG_BIT(0xF0, 17),RCC_TIM16562,21932
	RCC_TIM17       = _REG_BIT(0xF0, 18),RCC_TIM17563,21971
	RCC_SPI5        = _REG_BIT(0xF0, 20),RCC_SPI5564,22010
	RCC_SAI1        = _REG_BIT(0xF0, 22),RCC_SAI1565,22049
	RCC_SAI2        = _REG_BIT(0xF0, 23),RCC_SAI2566,22088
	RCC_SAI3        = _REG_BIT(0xF0, 24),RCC_SAI3567,22127
	RCC_DFSDM       = _REG_BIT(0xF0, 28),RCC_DFSDM568,22166
	RCC_HRTIM       = _REG_BIT(0xF0, 29),RCC_HRTIM569,22205
	RCC_LTDCEN      = _REG_BIT(0xE4, 3),RCC_LTDCEN572,22269
	RCC_WWDG1EN     = _REG_BIT(0xE4, 6),RCC_WWDG1EN573,22307
	RCC_SYSCFG      = _REG_BIT(0xF4, 1),RCC_SYSCFG576,22370
	RCC_LPUART1     = _REG_BIT(0xF4, 3),RCC_LPUART1577,22408
	RCC_SPI6        = _REG_BIT(0xF4, 5),RCC_SPI6578,22446
	RCC_I2C4        = _REG_BIT(0xF4, 7),RCC_I2C4579,22484
	RCC_LPTIM2      = _REG_BIT(0xF4, 9),RCC_LPTIM2580,22522
	RCC_LPTIM3      = _REG_BIT(0xF4, 10),RCC_LPTIM3581,22560
	RCC_LPTIM4      = _REG_BIT(0xF4, 11),RCC_LPTIM4582,22599
	RCC_LPTIM5      = _REG_BIT(0xF4, 12),RCC_LPTIM5583,22638
	RCC_COMP12      = _REG_BIT(0xF4, 14),RCC_COMP12584,22677
	RCC_VREF        = _REG_BIT(0xF4, 15),RCC_VREF585,22716
	RCC_RTCAPB      = _REG_BIT(0xF4, 16),RCC_RTCAPB586,22755
	RCC_SAI4        = _REG_BIT(0xF4, 21),RCC_SAI4587,22794
enum rcc_periph_rst {rcc_periph_rst590,22837
	RST_DMA1        = _REG_BIT(0x80, 0),RST_DMA1592,22883
	RST_DMA2        = _REG_BIT(0x80, 1),RST_DMA2593,22921
	RST_ADC12       = _REG_BIT(0x80, 5),RST_ADC12594,22959
	RST_ETH1MAC     = _REG_BIT(0x80, 15),RST_ETH1MAC595,22997
	RST_USB1OTGRST  = _REG_BIT(0x80, 25),RST_USB1OTGRST596,23036
	RST_USB2OTGRST  = _REG_BIT(0x80, 27),RST_USB2OTGRST597,23075
	RST_DCMI        = _REG_BIT(0xDC, 0),RST_DCMI600,23139
	RST_CRYP        = _REG_BIT(0xDC, 4),RST_CRYP601,23177
	RST_HASH        = _REG_BIT(0xDC, 5),RST_HASH602,23215
	RST_RNG         = _REG_BIT(0xDC, 6),RST_RNG603,23253
	RST_SDMMC2      = _REG_BIT(0xDC, 9),RST_SDMMC2604,23291
	RST_MDMA        = _REG_BIT(0x7C, 0),RST_MDMA607,23354
	RST_DMA2D       = _REG_BIT(0x7C, 4),RST_DMA2D608,23392
	RST_JPGDEC      = _REG_BIT(0x7C, 5),RST_JPGDEC609,23430
	RST_FMC         = _REG_BIT(0x7C, 12),RST_FMC610,23468
	RST_QSPI        = _REG_BIT(0x7C, 14),RST_QSPI611,23507
	RST_SDMMC1      = _REG_BIT(0x7C, 16),RST_SDMMC1612,23546
	RST_GPIOA       = _REG_BIT(0x88, 0),RST_GPIOA615,23609
	RST_GPIOB       = _REG_BIT(0x88, 1),RST_GPIOB616,23647
	RST_GPIOC       = _REG_BIT(0x88, 2),RST_GPIOC617,23685
	RST_GPIOD       = _REG_BIT(0x88, 3),RST_GPIOD618,23723
	RST_GPIOE       = _REG_BIT(0x88, 4),RST_GPIOE619,23761
	RST_GPIOF       = _REG_BIT(0x88, 5),RST_GPIOF620,23799
	RST_GPIOG       = _REG_BIT(0x88, 6),RST_GPIOG621,23837
	RST_GPIOH       = _REG_BIT(0x88, 7),RST_GPIOH622,23875
	RST_GPIOI       = _REG_BIT(0x88, 8),RST_GPIOI623,23913
	RST_GPIOJ       = _REG_BIT(0x88, 9),RST_GPIOJ624,23951
	RST_GPIOK       = _REG_BIT(0x88, 10),RST_GPIOK625,23989
	RST_CRC         = _REG_BIT(0x88, 19),RST_CRC626,24028
	RST_BDMA        = _REG_BIT(0x88, 21),RST_BDMA627,24067
	RST_ADC3        = _REG_BIT(0x88, 24),RST_ADC3628,24106
	RST_HSEM        = _REG_BIT(0x88, 25),RST_HSEM629,24145
	RST_TIM2        = _REG_BIT(0x90, 0),RST_TIM2632,24209
	RST_TIM3        = _REG_BIT(0x90, 1),RST_TIM3633,24247
	RST_TIM4        = _REG_BIT(0x90, 2),RST_TIM4634,24285
	RST_TIM5        = _REG_BIT(0x90, 3),RST_TIM5635,24323
	RST_TIM6        = _REG_BIT(0x90, 4),RST_TIM6636,24361
	RST_TIM7        = _REG_BIT(0x90, 5),RST_TIM7637,24399
	RST_TIM12       = _REG_BIT(0x90, 6),RST_TIM12638,24437
	RST_TIM13       = _REG_BIT(0x90, 7),RST_TIM13639,24475
	RST_TIM14       = _REG_BIT(0x90, 8),RST_TIM14640,24513
	RST_LPTIM1      = _REG_BIT(0x90, 9),RST_LPTIM1641,24551
	RST_SPI2        = _REG_BIT(0x90, 14),RST_SPI2642,24589
	RST_SPI3        = _REG_BIT(0x90, 15),RST_SPI3643,24628
	RST_SPDIFRX     = _REG_BIT(0x90, 16),RST_SPDIFRX644,24667
	RST_USART2      = _REG_BIT(0x90, 17),RST_USART2645,24706
	RST_USART3      = _REG_BIT(0x90, 18),RST_USART3646,24745
	RST_UART4       = _REG_BIT(0x90, 19),RST_UART4647,24784
	RST_UART5       = _REG_BIT(0x90, 20),RST_UART5648,24823
	RST_I2C1        = _REG_BIT(0x90, 21),RST_I2C1649,24862
	RST_I2C2        = _REG_BIT(0x90, 22),RST_I2C2650,24901
	RST_I2C3        = _REG_BIT(0x90, 23),RST_I2C3651,24940
	RST_CEC         = _REG_BIT(0x90, 27),RST_CEC652,24979
	RST_DAC         = _REG_BIT(0x90, 29),RST_DAC653,25018
	RST_UART7       = _REG_BIT(0x90, 30),RST_UART7654,25057
	RST_UART8       = _REG_BIT(0x90, 31),RST_UART8655,25096
	RST_CRS         = _REG_BIT(0x94, 1),RST_CRS658,25160
	RST_SWP         = _REG_BIT(0x94, 2),RST_SWP659,25198
	RST_OPAMP       = _REG_BIT(0x94, 4),RST_OPAMP660,25236
	RST_MDIO        = _REG_BIT(0x94, 5),RST_MDIO661,25274
	RST_FDCAN       = _REG_BIT(0x94, 8),RST_FDCAN662,25312
	RST_TIM1        = _REG_BIT(0x98, 0),RST_TIM1665,25375
	RST_TIM8        = _REG_BIT(0x98, 1),RST_TIM8666,25413
	RST_USART1      = _REG_BIT(0x98, 4),RST_USART1667,25451
	RST_USART6      = _REG_BIT(0x98, 5),RST_USART6668,25489
	RST_SPI1        = _REG_BIT(0x98, 12),RST_SPI1669,25527
	RST_SPI4        = _REG_BIT(0x98, 13),RST_SPI4670,25566
	RST_TIM15       = _REG_BIT(0x98, 16),RST_TIM15671,25605
	RST_TIM16       = _REG_BIT(0x98, 17),RST_TIM16672,25644
	RST_TIM17       = _REG_BIT(0x98, 18),RST_TIM17673,25683
	RST_SPI5        = _REG_BIT(0x98, 20),RST_SPI5674,25722
	RST_SAI1        = _REG_BIT(0x98, 22),RST_SAI1675,25761
	RST_SAI2        = _REG_BIT(0x98, 23),RST_SAI2676,25800
	RST_SAI3        = _REG_BIT(0x98, 24),RST_SAI3677,25839
	RST_DFSDM       = _REG_BIT(0x98, 28),RST_DFSDM678,25878
	RST_HRTIM       = _REG_BIT(0x98, 29),RST_HRTIM679,25917
	RST_LTDCRST     = _REG_BIT(0x8C, 3),RST_LTDCRST682,25981
	RST_SYSCFG      = _REG_BIT(0x9C, 1),RST_SYSCFG685,26044
	RST_LPUART1     = _REG_BIT(0x9C, 3),RST_LPUART1686,26082
	RST_SPI6        = _REG_BIT(0x9C, 5),RST_SPI6687,26120
	RST_I2C4        = _REG_BIT(0x9C, 7),RST_I2C4688,26158
	RST_LPTIM2      = _REG_BIT(0x9C, 9),RST_LPTIM2689,26196
	RST_LPTIM3      = _REG_BIT(0x9C, 10),RST_LPTIM3690,26234
	RST_LPTIM4      = _REG_BIT(0x9C, 11),RST_LPTIM4691,26273
	RST_LPTIM5      = _REG_BIT(0x9C, 12),RST_LPTIM5692,26312
	RST_COMP12      = _REG_BIT(0x9C, 14),RST_COMP12693,26351
	RST_VREF        = _REG_BIT(0x9C, 15),RST_VREF694,26390
	RST_SAI4        = _REG_BIT(0x9C, 21),RST_SAI4695,26429

../../../../libopencm3/include/libopencm3/stm32/h7/doc-stm32h7.h,0

../../../../libopencm3/include/libopencm3/stm32/h7/exti.h,125
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H29,982
#define EXTI_CPUPR1	EXTI_CPUPR135,1156
#define EXTI_PR EXTI_PR36,1201

../../../../libopencm3/include/libopencm3/stm32/h7/timer.h,0

../../../../libopencm3/include/libopencm3/stm32/h7/gpio.h,51
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H32,983

../../../../libopencm3/include/libopencm3/stm32/h7/irq.json,4836
        "wwdg",03,16
        "pvd",14,32
        "tamp_stamp",25,47
        "rtc_wkup",36,69
        "flash",47,89
        "rcc",58,106
        "exti0",69,121
        "exti1",710,138
        "exti2",811,155
        "exti3",912,172
        "exti4",1013,189
        "dma1_str0",1114,206
        "dma1_str1",1215,227
        "dma1_str2",1316,248
        "dma1_str3",1417,269
        "dma1_str4",1518,290
        "dma1_str5",1619,311
        "dma1_str6",1720,332
        "adc1_2",1821,353
        "fdcan1_it0",1922,371
        "fdcan2_it0",2023,393
        "fdcan1_it1",2124,415
        "fdcan2_it1",2225,437
        "exti9_5",2326,459
        "tim1_brk_tim9",2427,478
        "tim1_up_tim10",2528,503
        "tim1_trg_com_tim11",2629,528
        "tim1_cc",2730,558
        "tim2",2831,577
        "tim3",2932,593
        "tim4",3033,609
        "i2c1_ev",3134,625
        "i2c1_er",3235,644
        "i2c2_ev",3336,663
        "i2c2_er",3437,682
        "spi1",3538,701
        "spi2",3639,717
        "usart1",3740,733
        "usart2",3841,751
        "usart3",3942,769
        "exti15_10",4043,787
        "rtc_alarm",4144,808
        "reserved1", 4245,829
        "tim8_brk_tim12",4346,851
        "tim8_up_tim13",4447,877
        "tim8_trg_com_tim14",4548,902
        "tim8_cc",4649,932
        "dma1_str7",4750,951
        "fsmc",4851,972
        "sdmmc1",4952,988
        "tim5",5053,1006
        "spi3",5154,1022
        "uart4",5255,1038
        "uart5",5356,1055
        "tim6_dac",5457,1072
        "tim7",5558,1092
        "dma2_str0",5659,1108
        "dma2_str1",5760,1129
        "dma2_str2",5861,1150
        "dma2_str3",5962,1171
        "dma2_str4",6063,1192
        "eth",6164,1213
        "eth_wkup",6265,1228
        "fdcan_cal",6366,1248
        "cm7_sev",6467,1269
        "reserved2",6568,1288
        "reserved3", 6669,1309
        "reserved4",6770,1331
        "dma2_str5",6871,1352
        "dma2_str6",6972,1373
        "dma2_str7",7073,1394
        "usart6",7174,1415
        "i2c3_ev",7275,1433
        "i2c3_er",7376,1452
        "otg_hs_ep1_out",7477,1471
        "otg_hs_ep1_in",7578,1497
        "otg_hs_wkup",7679,1522
        "otg_hs",7780,1545
        "dcmi",7881,1563
        "cryp",7982,1579
        "hash_rng",8083,1595
        "fpu",8184,1615
        "uart7",8285,1630
        "uart8",8386,1647
        "spi4",8487,1664
        "spi5",8588,1680
        "spi6",8689,1696
        "sai1",8790,1712
        "ltdc",8891,1728
        "ltdc_er",8992,1744
        "dma2d",9093,1763
        "sai2",9194,1780
        "quadspi",9295,1796
        "lp_tim1",9396,1815
        "cec",9497,1834
        "i2c4_ev",9598,1849
        "i2c4_er",9699,1868
        "spdifrx",97100,1887
        "otg_fs_ep1_out",98101,1906
        "otg_fs_ep1_in",99102,1932
        "otg_fs_wkup",100103,1957
        "otg_fs",101104,1980
        "dmamux1_ov",102105,1998
        "hrtim1_mst",103106,2020
        "hrtim1_tima",104107,2042
        "hrtim1_timb",105108,2065
        "hrtim1_timc",106109,2088
        "hrtim1_timd",107110,2111
        "hrtim1_time",108111,2134
        "hrtim1_flt",109112,2157
        "dfsdm1_it0",110113,2179
        "dfsdm1_it1",111114,2201
        "dfsdm1_it2",112115,2223
        "dfsdm1_it3",113116,2245
        "sai3",114117,2267
        "swpmi1",115118,2283
        "tim15",116119,2301
        "tim16",117120,2318
        "tim17",118121,2335
        "mdios_wkup",119122,2352
        "mdios",120123,2374
        "jpeg",121124,2391
        "mdma",122125,2407
        "reserved5",123126,2423
        "sdmmc2",124127,2444
        "hsem0",125128,2462
        "reserved6",126129,2479
        "adc3",127130,2500
        "dmamux2_ovr",128131,2516
        "bdma_ch0",129132,2539
        "bdma_ch1",130133,2559
        "bdma_ch2",131134,2579
        "bdma_ch3",132135,2599
        "bdma_ch4",133136,2619
        "bdma_ch5",134137,2639
        "bdma_ch6",135138,2659
        "bdma_ch7",136139,2679
        "comp",137140,2699
        "lptim2",138141,2715
        "lptim3",139142,2733
        "lptim4",140143,2751
        "lptim5",141144,2769
        "lpuart",142145,2787
        "wwdg1_rst",143146,2805
        "crs",144147,2826
        "ramecc1",145148,2841
        "sai4",146149,2860
        "reserved7", 147150,2876
        "reserved8", 148151,2898
        "wkup"149152,2920
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 H7 series",partname_humanreadable154,2942
    "partname_doxygen": "STM32H7",partname_doxygen155,2991
    "includeguard": "LIBOPENCM3_STM32_H7_NVIC_H"includeguard156,3026

../../../../libopencm3/include/libopencm3/stm32/h7/rng.h,49
#define LIBOPENCM3_RNG_HLIBOPENCM3_RNG_H19,751

../../../../libopencm3/include/libopencm3/stm32/h7/quadspi.h,50
#define QUADSPI_CCR_FRCM QUADSPI_CCR_FRCM14,359

../../../../libopencm3/include/libopencm3/stm32/h7/fmc.h,235
#define LIBOPENCM3_H7_FMC_HLIBOPENCM3_H7_FMC_H25,927
#define FSMC_BASE	FSMC_BASE34,1202
#define FSMC_BCR_FMCEN	FSMC_BCR_FMCEN37,1305
#define FSMC_BCR_WFDIS	FSMC_BCR_WFDIS39,1403
#define FSMC_BCR_CCLKEN	FSMC_BCR_CCLKEN41,1506

../../../../libopencm3/include/libopencm3/stm32/h7/fdcan.h,6416
#define CAN1	CAN138,1178
#define CAN2	CAN239,1209
#define CAN_MSG_SIZE	CAN_MSG_SIZE43,1301
#define FDCAN_GFC(FDCAN_GFC45,1334
#define FDCAN_SIDFC(FDCAN_SIDFC47,1392
#define FDCAN_XIDFC(FDCAN_XIDFC48,1450
#define FDCAN_XIDAM(FDCAN_XIDAM49,1508
#define FDCAN_HPMS(FDCAN_HPMS51,1567
#define FDCAN_NDAT1(FDCAN_NDAT152,1624
#define FDCAN_HDAT2(FDCAN_HDAT253,1682
#define FDCAN_RXFIC_BASE	FDCAN_RXFIC_BASE55,1741
#define FDCAN_RXFI_OFFSET	FDCAN_RXFI_OFFSET56,1776
#define FDCAN_RXFIC(FDCAN_RXFIC58,1813
#define FDCAN_RXF0C(FDCAN_RXF0C61,1928
#define FDCAN_RXF1C(FDCAN_RXF1C62,1985
#define FDCAN_RXFIS_BASE	FDCAN_RXFIS_BASE64,2043
#define FDCAN_RXFIA_BASE	FDCAN_RXFIA_BASE65,2078
#define FDCAN_RXBC(FDCAN_RXBC67,2114
#define FDCAN_RXESC(FDCAN_RXESC69,2172
#define FDCAN_TXESC(FDCAN_TXESC70,2230
#define FDCAN_TXBRP(FDCAN_TXBRP71,2288
#define FDCAN_TXBAR(FDCAN_TXBAR72,2346
#define FDCAN_TXBCR(FDCAN_TXBCR73,2404
#define FDCAN_TXBTO(FDCAN_TXBTO74,2462
#define FDCAN_TXBCF(FDCAN_TXBCF75,2520
#define FDCAN_TXBTIE(FDCAN_TXBTIE76,2578
#define FDCAN_TXBCIE(FDCAN_TXBCIE77,2637
#define FDCAN_TXEFC(FDCAN_TXEFC78,2696
#define FDCAN_TXEFS(FDCAN_TXEFS79,2754
#define FDCAN_TXEFA(FDCAN_TXEFA80,2812
#define FDCAN_TTTMC(FDCAN_TTTMC82,2871
#define FDCAN_TTRMC(FDCAN_TTRMC83,2929
#define FDCAN_TTOCF(FDCAN_TTOCF84,2987
#define FDCAN_TTMLM(FDCAN_TTMLM85,3045
#define FDCAN_TURCF(FDCAN_TURCF86,3103
#define FDCAN_TTOCN(FDCAN_TTOCN87,3161
#define FDCAN_TTGTP(FDCAN_TTGTP88,3219
#define FDCAN_TTTMK(FDCAN_TTTMK89,3277
#define FDCAN_TTTIR(FDCAN_TTTIR90,3335
#define FDCAN_TTIE(FDCAN_TTIE91,3393
#define FDCAN_TTILS(FDCAN_TTILS92,3450
#define FDCAN_TTOST(FDCAN_TTOST93,3508
#define FDCAN_TURNA(FDCAN_TURNA94,3566
#define FDCAN_TTLGT(FDCAN_TTLGT95,3624
#define FDCAN_TTCTC(FDCAN_TTCTC96,3682
#define FDCAN_TTCPT(FDCAN_TTCPT97,3740
#define FDCAN_TTCSM(FDCAN_TTCSM98,3798
#define FDCAN_TTTS(FDCAN_TTTS99,3856
#define FDCAN_CCU_CCFG	FDCAN_CCU_CCFG101,3914
#define FDCAN_CCU_CREL	FDCAN_CCU_CREL102,3971
#define FDCAN_GFC_RRFE	FDCAN_GFC_RRFE104,4029
#define FDCAN_GFC_RRFS	FDCAN_GFC_RRFS105,4065
#define FDCAN_GFC_ANFE_SHIFT	FDCAN_GFC_ANFE_SHIFT108,4162
#define FDCAN_GFC_ANFE_MASK	FDCAN_GFC_ANFE_MASK109,4195
#define FDCAN_GFC_ANFS_SHIFT	FDCAN_GFC_ANFS_SHIFT112,4291
#define FDCAN_GFC_ANFS_MASK	FDCAN_GFC_ANFS_MASK113,4324
#define FDCAN_FXS_MASK	FDCAN_FXS_MASK115,4360
#define FDCAN_FXS_SHIFT	FDCAN_FXS_SHIFT116,4392
#define FDCAN_FXSA_MASK	FDCAN_FXSA_MASK119,4495
#define FDCAN_FXSA_SHIFT	FDCAN_FXSA_SHIFT120,4530
#define FDCAN_SIDFC_LSS_MASK	FDCAN_SIDFC_LSS_MASK123,4611
#define FDCAN_SIDFC_LSS_SHIFT	FDCAN_SIDFC_LSS_SHIFT124,4657
#define FDCAN_SIDFC_FLSSA_MASK	FDCAN_SIDFC_FLSSA_MASK127,4761
#define FDCAN_SIDFC_FLSSA_SHIFT	FDCAN_SIDFC_FLSSA_SHIFT128,4810
#define FDCAN_XIDFC_LSE_MASK	FDCAN_XIDFC_LSE_MASK131,4912
#define FDCAN_XIDFC_LSE_SHIFT	FDCAN_XIDFC_LSE_SHIFT132,4958
#define FDCAN_XIDFC_FLESA_MASK	FDCAN_XIDFC_FLESA_MASK135,5061
#define FDCAN_XIDFC_FLESA_SHIFT	FDCAN_XIDFC_FLESA_SHIFT136,5110
#define FDCAN_TXBC_TFQS_MASK	FDCAN_TXBC_TFQS_MASK139,5199
#define FDCAN_TXBC_TFQS_SHIFT	FDCAN_TXBC_TFQS_SHIFT140,5235
#define FDCAN_TXBC_TBSA_MASK	FDCAN_TXBC_TBSA_MASK143,5319
#define FDCAN_TXBC_TBSA_SHIFT	FDCAN_TXBC_TBSA_SHIFT144,5366
#define FDCAN_TXEFC_EFS_MASK	FDCAN_TXEFC_EFS_MASK146,5416
#define FDCAN_TXEFC_EFS_SHIFT	FDCAN_TXEFC_EFS_SHIFT147,5452
#define FDCAN_TXEFC_EFSA_MASK	FDCAN_TXEFC_EFSA_MASK150,5542
#define FDCAN_TXEFC_EFSA_SHIFT	FDCAN_TXEFC_EFSA_SHIFT151,5590
#define FDCAN_RXFIC_FIOM	FDCAN_RXFIC_FIOM153,5641
#define FDCAN_RXFIC_FIWM_MASK	FDCAN_RXFIC_FIWM_MASK155,5680
#define FDCAN_RXFIC_FIWM_SHIFT	FDCAN_RXFIC_FIWM_SHIFT156,5717
#define FDCAN_RXFIC_FIS_MASK	FDCAN_RXFIC_FIS_MASK158,5754
#define FDCAN_RXFIC_FIS_SHIFT	FDCAN_RXFIC_FIS_SHIFT159,5790
#define FDCAN_RXFIC_FISA_MASK	FDCAN_RXFIC_FISA_MASK162,5827
#define FDCAN_RXFIC_FISA_SHIFT	FDCAN_RXFIC_FISA_SHIFT163,5875
#define FDCAN_RXF0C_F0OM	FDCAN_RXF0C_F0OM165,5926
#define FDCAN_RXF0C_F0WM_MASK	FDCAN_RXF0C_F0WM_MASK168,6011
#define FDCAN_RXF0C_F0WM_SHIFT	FDCAN_RXF0C_F0WM_SHIFT169,6065
#define FDCAN_RXF0C_F0S_MASK	FDCAN_RXF0C_F0S_MASK172,6150
#define FDCAN_RXF0C_F0S_SHIFT	FDCAN_RXF0C_F0S_SHIFT173,6202
#define FDCAN_RXF0C_F0SA_MASK	FDCAN_RXF0C_F0SA_MASK176,6296
#define FDCAN_RXF0C_F0SA_SHIFT	FDCAN_RXF0C_F0SA_SHIFT177,6350
#define FDCAN_RXF1C_F1OM	FDCAN_RXF1C_F1OM179,6407
#define FDCAN_RXF1C_F1WM_MASK	FDCAN_RXF1C_F1WM_MASK182,6492
#define FDCAN_RXF1C_F1WM_SHIFT	FDCAN_RXF1C_F1WM_SHIFT183,6546
#define FDCAN_RXF1C_F1S_MASK	FDCAN_RXF1C_F1S_MASK186,6631
#define FDCAN_RXF1C_F1S_SHIFT	FDCAN_RXF1C_F1S_SHIFT187,6683
#define FDCAN_RXF1C_F1SA_MASK	FDCAN_RXF1C_F1SA_MASK190,6777
#define FDCAN_RXF1C_F1SA_SHIFT	FDCAN_RXF1C_F1SA_SHIFT191,6831
#define FDCAN_RXESC_RBDS_MASK	FDCAN_RXESC_RBDS_MASK194,6932
#define FDCAN_RXESC_RBDS_SHIFT	FDCAN_RXESC_RBDS_SHIFT195,6968
#define FDCAN_RXESC_F0DS_MASK	FDCAN_RXESC_F0DS_MASK198,7044
#define FDCAN_RXESC_F0DS_SHIFT	FDCAN_RXESC_F0DS_SHIFT199,7080
#define FDCAN_RXESC_F1DS_MASK	FDCAN_RXESC_F1DS_MASK202,7156
#define FDCAN_RXESC_F1DS_SHIFT	FDCAN_RXESC_F1DS_SHIFT203,7192
#define FDCAN_TXESC_TBDS_MASK	FDCAN_TXESC_TBDS_MASK206,7272
#define FDCAN_TXESC_TBDS_SHIFT	FDCAN_TXESC_TBDS_SHIFT207,7308
#define FDCAN_RXFIFO_FL_MASK	FDCAN_RXFIFO_FL_MASK209,7344
#define FDCAN_RXFIFO_GI_MASK	FDCAN_RXFIFO_GI_MASK210,7380
#define FDCAN_RXFIFO_PI_MASK	FDCAN_RXFIFO_PI_MASK211,7416
#define FDCAN_RXFIFO_AI_MASK	FDCAN_RXFIFO_AI_MASK213,7453
#define FDCAN_TXFQS_TFFL_MASK	FDCAN_TXFQS_TFFL_MASK215,7490
#define FDCAN_TXFQS_TFGI_MASK	FDCAN_TXFQS_TFGI_MASK216,7527
#define FDCAN_TXFQS_TFQPI_MASK	FDCAN_TXFQS_TFQPI_MASK217,7564
#define FDCAN_TXEFS_EFFL_MASK	FDCAN_TXEFS_EFFL_MASK219,7603
#define FDCAN_TXEFS_EFGI_MASK	FDCAN_TXEFS_EFGI_MASK220,7640
#define FDCAN_TXEFS_EFPI_MASK	FDCAN_TXEFS_EFPI_MASK221,7677
#define FDCAN_CCU_CCFG_CDIV_SHIFT	FDCAN_CCU_CCFG_CDIV_SHIFT224,7753
#define FDCAN_CCU_CCFG_CDIV_MASK	FDCAN_CCU_CCFG_CDIV_MASK225,7791
#define FDCAN_LFSSA_OFFSET(FDCAN_LFSSA_OFFSET229,7832
#define FDCAN_LFESA_OFFSET(FDCAN_LFESA_OFFSET232,7951
#define FDCAN_RXFIFO_OFFSET(FDCAN_RXFIFO_OFFSET235,8070
#define FDCAN_TXBUF_OFFSET(FDCAN_TXBUF_OFFSET238,8194
#define FDCAN_TXEVT_OFFSET(FDCAN_TXEVT_OFFSET241,8308

../../../../libopencm3/include/libopencm3/stm32/h7/flash.h,827
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H27,1000
#define FLASH_ACR_WRHF_VOS1_70MHZ FLASH_ACR_WRHF_VOS1_70MHZ39,1286
#define FLASH_ACR_WRHF_VOS1_185MHZ FLASH_ACR_WRHF_VOS1_185MHZ40,1358
#define FLASH_ACR_WRHF_VOS1_225MHZ FLASH_ACR_WRHF_VOS1_225MHZ41,1430
#define FLASH_ACR_WRHF_VOS2_55MHZ FLASH_ACR_WRHF_VOS2_55MHZ42,1502
#define FLASH_ACR_WRHF_VOS2_165MHZ FLASH_ACR_WRHF_VOS2_165MHZ43,1574
#define FLASH_ACR_WRHF_VOS2_225MHZ FLASH_ACR_WRHF_VOS2_225MHZ44,1646
#define FLASH_ACR_WRHF_VOS3_45MHZ FLASH_ACR_WRHF_VOS3_45MHZ45,1718
#define FLASH_ACR_WRHF_VOS3_135MHZ FLASH_ACR_WRHF_VOS3_135MHZ46,1790
#define FLASH_ACR_WRHF_VOS3_225MHZ FLASH_ACR_WRHF_VOS3_225MHZ47,1862
#define FLASH_ACR_WRHIGHFREQ_MASK FLASH_ACR_WRHIGHFREQ_MASK49,1942
#define FLASH_ACR_WRHIGHFREQ_SHIFT FLASH_ACR_WRHIGHFREQ_SHIFT50,1986

../../../../libopencm3/include/libopencm3/stm32/h7/pwr.h,5223
#define PWR_CR1 PWR_CR136,1086
#define PWR_CSR1 PWR_CSR139,1183
#define PWR_CR2 PWR_CR242,1275
#define PWR_CR3 PWR_CR345,1367
#define PWR_CPUCR PWR_CPUCR48,1463
#define PWR_D3CR PWR_D3CR54,1725
#define PWR_SRDCR PWR_SRDCR55,1783
#define PWR_WKUPCR PWR_WKUPCR58,1887
#define PWR_CR1_SVOS_SHIFT PWR_CR1_SVOS_SHIFT63,2017
#define PWR_CR1_SVOS_MASK PWR_CR1_SVOS_MASK64,2054
#define PWR_CR1_SVOS_SCALE_3 PWR_CR1_SVOS_SCALE_365,2094
#define PWR_CR1_SVOS_SCALE_4 PWR_CR1_SVOS_SCALE_466,2134
#define PWR_CR1_SVOS_SCALE_5 PWR_CR1_SVOS_SCALE_567,2174
#define PWR_CR1_SRDRAMSO PWR_CR1_SRDRAMSO70,2289
#define PWR_CR1_HSITFSO PWR_CR1_HSITFSO72,2409
#define PWR_CR1_GFXSO PWR_CR1_GFXSO74,2509
#define PWR_CR1_ITCMSO PWR_CR1_ITCMSO76,2617
#define PWR_CR1_AHBRAM2SO PWR_CR1_AHBRAM2SO78,2704
#define PWR_CR1_AHBRAM1SO PWR_CR1_AHBRAM1SO80,2791
#define PWR_CR1_AXIRAM3SO PWR_CR1_AXIRAM3SO82,2878
#define PWR_CR1_AXIRAM2SO PWR_CR1_AXIRAM2SO84,2965
#define PWR_CR1_AXIRAM1SO PWR_CR1_AXIRAM1SO86,3052
#define PWR_CR1_ALS_SHIFT PWR_CR1_ALS_SHIFT88,3139
#define PWR_CR1_ALS_MASK PWR_CR1_ALS_MASK89,3176
#define PWR_CR1_ALS_1P7V PWR_CR1_ALS_1P7V90,3214
#define PWR_CR1_ALS_2P1V PWR_CR1_ALS_2P1V91,3252
#define PWR_CR1_ALS_2P5V PWR_CR1_ALS_2P5V92,3290
#define PWR_CR1_ALS_2P8V PWR_CR1_ALS_2P8V93,3328
#define PWR_CR1_AVDEN PWR_CR1_AVDEN95,3417
#define PWR_CR1_AVD_READY PWR_CR1_AVD_READY102,3844
#define PWR_CR1_BOOSTE PWR_CR1_BOOSTE109,4247
#define PWR_CR1_DBP PWR_CR1_DBP111,4342
#define PWR_CSR1_MMCVDO PWR_CSR1_MMCVDO114,4408
#define PWR_CSR1_AVDO PWR_CSR1_AVDO115,4448
#define PWR_CSR1_ACTVOS_SHIFT PWR_CSR1_ACTVOS_SHIFT116,4488
#define PWR_CSR1_ACTVOSRDY PWR_CSR1_ACTVOSRDY117,4525
#define PWR_CSR1_PVDO PWR_CSR1_PVDO118,4565
#define PWR_CR2_TEMPH PWR_CR2_TEMPH122,4688
#define PWR_CR2_TEMPL PWR_CR2_TEMPL124,4785
#define PWR_CR2_BRRDY PWR_CR2_BRRDY126,4855
#define PWR_CR2_MONEN PWR_CR2_MONEN128,4942
#define PWR_CR2_BREN PWR_CR2_BREN130,5012
#define PWR_CR3_USB33RDY PWR_CR3_USB33RDY133,5077
#define PWR_CR3_USBREGEN PWR_CR3_USBREGEN134,5117
#define PWR_CR3_USB33DEN PWR_CR3_USB33DEN135,5157
#define PWR_CR3_SMPSEXTRDY PWR_CR3_SMPSEXTRDY137,5251
#define PWR_CR3_VBRS PWR_CR3_VBRS139,5333
#define PWR_CR3_VBE PWR_CR3_VBE141,5401
#define PWR_CR3_SMPSLEVEL_VOS PWR_CR3_SMPSLEVEL_VOS149,5828
#define PWR_CR3_SMPSLEVEL_1P8V PWR_CR3_SMPSLEVEL_1P8V150,5866
#define PWR_CR3_SMPSLEVEL_2P5V PWR_CR3_SMPSLEVEL_2P5V151,5904
#define PWR_CR3_SMPSLEVEL_SHIFT PWR_CR3_SMPSLEVEL_SHIFT153,5950
#define PWR_CR3_SMPSLEVEL_MASK PWR_CR3_SMPSLEVEL_MASK154,5986
#define PWR_CR3_SMPSEXTHP PWR_CR3_SMPSEXTHP157,6091
#define PWR_CR3_SCUEN PWR_CR3_SCUEN158,6130
#define PWR_CR3_SMPSEN PWR_CR3_SMPSEN160,6234
#define PWR_CR3_LDOEN PWR_CR3_LDOEN161,6273
#define PWR_CR3_BYPASS PWR_CR3_BYPASS162,6312
#define PWR_D3CR_VOSRDY PWR_D3CR_VOSRDY165,6378
#define PWR_D3CR_VOS_SHIFT PWR_D3CR_VOS_SHIFT166,6418
#define PWR_D3CR_VOS_MASK PWR_D3CR_VOS_MASK167,6455
#define PWR_D3CR_VOS_SCALE_0 PWR_D3CR_VOS_SCALE_0170,6635
#define PWR_D3CR_VOS_SCALE_3 PWR_D3CR_VOS_SCALE_3171,6675
#define PWR_D3CR_VOS_SCALE_2 PWR_D3CR_VOS_SCALE_2172,6715
#define PWR_D3CR_VOS_SCALE_1 PWR_D3CR_VOS_SCALE_1173,6755
#define PWR_SRDCR_VOSRDY PWR_SRDCR_VOSRDY175,6822
#define PWR_SRDCR_VOS_SHIFT PWR_SRDCR_VOS_SHIFT176,6862
#define PWR_SRDCR_VOS_MASK PWR_SRDCR_VOS_MASK177,6899
#define PWR_SRDCR_VOS_SCALE_3 PWR_SRDCR_VOS_SCALE_3178,6940
#define PWR_SRDCR_VOS_SCALE_2 PWR_SRDCR_VOS_SCALE_2179,6980
#define PWR_SRDCR_VOS_SCALE_1 PWR_SRDCR_VOS_SCALE_1180,7020
#define PWR_SRDCR_VOS_SCALE_0 PWR_SRDCR_VOS_SCALE_0181,7060
enum pwr_sys_mode {pwr_sys_mode183,7101
  PWR_SYS_SCU_LDO = 0,      /**< STM32H742/43/50/53 has special SCUEN handling, use for LDO. */PWR_SYS_SCU_LDO184,7121
  PWR_SYS_SCU_BYPASS,       /**< STM32H742/43/50/53 has special SCUEN handling, use for bypass. PWR_SYS_SCU_BYPASS185,7217
  PWR_SYS_LDO,              /**< Devices with SMPS use this to run from LDO only. */PWR_SYS_LDO186,7316
  PWR_SYS_SMPS_DIRECT,      /**< Disable LDO, apply SMPS direct to CPU using VOS. */PWR_SYS_SMPS_DIRECT187,7401
  PWR_SYS_SMPS_LDO,         /**< SMPS supplies internal LDO. */PWR_SYS_SMPS_LDO188,7486
  PWR_SYS_EXT_SMPS_LDO,     /**< SMPS supplies external power, and CPU through LDO. */PWR_SYS_EXT_SMPS_LDO189,7550
  PWR_SYS_EXT_SMPS_LDO_BYP, /**< SMPS supplies external power, bypasses LDO (e.g. external LDO) PWR_SYS_EXT_SMPS_LDO_BYP190,7637
  PWR_SYS_BYPASS            /**< Disable all internal power supplies. */PWR_SYS_BYPASS191,7736
enum pwr_svos_scale {pwr_svos_scale194,7813
  PWR_SVOS_SCALE3 = PWR_CR1_SVOS_SCALE_3 << PWR_CR1_SVOS_SHIFT,PWR_SVOS_SCALE3195,7835
  PWR_SVOS_SCALE4 = PWR_CR1_SVOS_SCALE_4 << PWR_CR1_SVOS_SHIFT,PWR_SVOS_SCALE4196,7899
  PWR_SVOS_SCALE5 = PWR_CR1_SVOS_SCALE_5 << PWR_CR1_SVOS_SHIFT,PWR_SVOS_SCALE5197,7963
enum pwr_vos_scale {pwr_vos_scale200,8031
  PWR_VOS_SCALE_UNDEFINED = 0,PWR_VOS_SCALE_UNDEFINED201,8052
  PWR_VOS_SCALE_0,PWR_VOS_SCALE_0202,8083
  PWR_VOS_SCALE_1,PWR_VOS_SCALE_1203,8102
  PWR_VOS_SCALE_2,PWR_VOS_SCALE_2204,8121
  PWR_VOS_SCALE_3,PWR_VOS_SCALE_3205,8140

../../../../libopencm3/include/libopencm3/stm32/h7/usart.h,293
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H32,997
#define USART1 USART141,1207
#define USART2 USART242,1243
#define USART3 USART343,1279
#define UART4 UART444,1315
#define UART5 UART545,1350
#define USART6 USART646,1385
#define UART7 UART747,1421
#define UART8 UART848,1456

../../../../libopencm3/include/libopencm3/stm32/rcc.h,0

../../../../libopencm3/include/libopencm3/stm32/dcmi.h,0

../../../../libopencm3/include/libopencm3/stm32/iwdg.h,0

../../../../libopencm3/include/libopencm3/stm32/f1/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H32,964

../../../../libopencm3/include/libopencm3/stm32/f1/memorymap.h,3124
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H21,815
#define FLASH_BASE	FLASH_BASE28,998
#define PERIPH_BASE	PERIPH_BASE29,1033
#define INFO_BASE	INFO_BASE30,1069
#define PERIPH_BASE_APB1	PERIPH_BASE_APB131,1103
#define PERIPH_BASE_APB2	PERIPH_BASE_APB232,1153
#define PERIPH_BASE_AHB	PERIPH_BASE_AHB33,1203
#define TIM2_BASE	TIM2_BASE38,1300
#define TIM3_BASE	TIM3_BASE39,1348
#define TIM4_BASE	TIM4_BASE40,1396
#define TIM5_BASE	TIM5_BASE41,1444
#define TIM6_BASE	TIM6_BASE42,1492
#define TIM7_BASE	TIM7_BASE43,1540
#define TIM12_BASE	TIM12_BASE44,1588
#define TIM13_BASE	TIM13_BASE45,1637
#define TIM14_BASE	TIM14_BASE46,1686
#define RTC_BASE	RTC_BASE48,1805
#define WWDG_BASE	WWDG_BASE49,1852
#define IWDG_BASE	IWDG_BASE50,1900
#define SPI2_BASE	SPI2_BASE52,2018
#define SPI3_BASE	SPI3_BASE53,2066
#define USART2_BASE	USART2_BASE55,2184
#define USART3_BASE	USART3_BASE56,2234
#define UART4_BASE	UART4_BASE57,2284
#define UART5_BASE	UART5_BASE58,2333
#define I2C1_BASE	I2C1_BASE59,2382
#define I2C2_BASE	I2C2_BASE60,2430
#define USB_DEV_FS_BASE	USB_DEV_FS_BASE61,2478
#define USB_PMA_BASE	USB_PMA_BASE62,2532
#define USB_CAN_SRAM_BASE	USB_CAN_SRAM_BASE63,2583
#define BX_CAN1_BASE	BX_CAN1_BASE64,2638
#define BX_CAN2_BASE	BX_CAN2_BASE65,2689
#define BACKUP_REGS_BASE	BACKUP_REGS_BASE67,2817
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE68,2871
#define DAC_BASE	DAC_BASE69,2927
#define CEC_BASE	CEC_BASE70,2974
#define AFIO_BASE	AFIO_BASE74,3103
#define EXTI_BASE	EXTI_BASE75,3151
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE76,3199
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE77,3253
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE78,3307
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE79,3361
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE80,3415
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE81,3469
#define GPIO_PORT_G_BASE	GPIO_PORT_G_BASE82,3523
#define ADC1_BASE	ADC1_BASE83,3577
#define ADC2_BASE	ADC2_BASE84,3625
#define TIM1_BASE	TIM1_BASE85,3673
#define SPI1_BASE	SPI1_BASE86,3721
#define TIM8_BASE	TIM8_BASE87,3769
#define USART1_BASE	USART1_BASE88,3817
#define ADC3_BASE	ADC3_BASE89,3867
#define TIM15_BASE	TIM15_BASE90,3915
#define TIM16_BASE	TIM16_BASE91,3964
#define TIM17_BASE	TIM17_BASE92,4013
#define TIM9_BASE	TIM9_BASE93,4062
#define TIM10_BASE	TIM10_BASE94,4110
#define TIM11_BASE	TIM11_BASE95,4159
#define SDIO_BASE	SDIO_BASE99,4289
#define DMA1_BASE	DMA1_BASE101,4406
#define DMA2_BASE	DMA2_BASE102,4454
#define RCC_BASE	RCC_BASE104,4571
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE106,4687
#define CRC_BASE	CRC_BASE107,4748
#define ETHERNET_BASE	ETHERNET_BASE109,4864
#define USB_OTG_FS_BASE	USB_OTG_FS_BASE111,4986
#define DBGMCU_BASE	DBGMCU_BASE114,5054
#define FSMC_BASE	FSMC_BASE117,5113
#define DESIG_FLASH_SIZE_BASE	DESIG_FLASH_SIZE_BASE120,5196
#define DESIG_UNIQUE_ID_BASE	DESIG_UNIQUE_ID_BASE121,5247
#define DESIG_UNIQUE_ID0	DESIG_UNIQUE_ID0123,5363
#define DESIG_UNIQUE_ID1	DESIG_UNIQUE_ID1124,5418
#define DESIG_UNIQUE_ID2	DESIG_UNIQUE_ID2125,5477

../../../../libopencm3/include/libopencm3/stm32/f1/dac.h,76
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H32,964
#define DAC1	DAC139,1110

../../../../libopencm3/include/libopencm3/stm32/f1/nvic.h,3626
#define LIBOPENCM3_STM32_F1_NVIC_HLIBOPENCM3_STM32_F1_NVIC_H7,180
#define NVIC_WWDG_IRQ NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,387
#define NVIC_TAMPER_IRQ NVIC_TAMPER_IRQ18,410
#define NVIC_RTC_IRQ NVIC_RTC_IRQ19,436
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ20,459
#define NVIC_RCC_IRQ NVIC_RCC_IRQ21,484
#define NVIC_EXTI0_IRQ NVIC_EXTI0_IRQ22,507
#define NVIC_EXTI1_IRQ NVIC_EXTI1_IRQ23,532
#define NVIC_EXTI2_IRQ NVIC_EXTI2_IRQ24,557
#define NVIC_EXTI3_IRQ NVIC_EXTI3_IRQ25,582
#define NVIC_EXTI4_IRQ NVIC_EXTI4_IRQ26,607
#define NVIC_DMA1_CHANNEL1_IRQ NVIC_DMA1_CHANNEL1_IRQ27,633
#define NVIC_DMA1_CHANNEL2_IRQ NVIC_DMA1_CHANNEL2_IRQ28,667
#define NVIC_DMA1_CHANNEL3_IRQ NVIC_DMA1_CHANNEL3_IRQ29,701
#define NVIC_DMA1_CHANNEL4_IRQ NVIC_DMA1_CHANNEL4_IRQ30,735
#define NVIC_DMA1_CHANNEL5_IRQ NVIC_DMA1_CHANNEL5_IRQ31,769
#define NVIC_DMA1_CHANNEL6_IRQ NVIC_DMA1_CHANNEL6_IRQ32,803
#define NVIC_DMA1_CHANNEL7_IRQ NVIC_DMA1_CHANNEL7_IRQ33,837
#define NVIC_ADC1_2_IRQ NVIC_ADC1_2_IRQ34,871
#define NVIC_USB_HP_CAN_TX_IRQ NVIC_USB_HP_CAN_TX_IRQ35,898
#define NVIC_USB_LP_CAN_RX0_IRQ NVIC_USB_LP_CAN_RX0_IRQ36,932
#define NVIC_CAN_RX1_IRQ NVIC_CAN_RX1_IRQ37,967
#define NVIC_CAN_SCE_IRQ NVIC_CAN_SCE_IRQ38,995
#define NVIC_EXTI9_5_IRQ NVIC_EXTI9_5_IRQ39,1023
#define NVIC_TIM1_BRK_IRQ NVIC_TIM1_BRK_IRQ40,1051
#define NVIC_TIM1_UP_IRQ NVIC_TIM1_UP_IRQ41,1080
#define NVIC_TIM1_TRG_COM_IRQ NVIC_TIM1_TRG_COM_IRQ42,1108
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ43,1141
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ44,1169
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ45,1194
#define NVIC_TIM4_IRQ NVIC_TIM4_IRQ46,1219
#define NVIC_I2C1_EV_IRQ NVIC_I2C1_EV_IRQ47,1244
#define NVIC_I2C1_ER_IRQ NVIC_I2C1_ER_IRQ48,1272
#define NVIC_I2C2_EV_IRQ NVIC_I2C2_EV_IRQ49,1300
#define NVIC_I2C2_ER_IRQ NVIC_I2C2_ER_IRQ50,1328
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ51,1356
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ52,1381
#define NVIC_USART1_IRQ NVIC_USART1_IRQ53,1406
#define NVIC_USART2_IRQ NVIC_USART2_IRQ54,1433
#define NVIC_USART3_IRQ NVIC_USART3_IRQ55,1460
#define NVIC_EXTI15_10_IRQ NVIC_EXTI15_10_IRQ56,1487
#define NVIC_RTC_ALARM_IRQ NVIC_RTC_ALARM_IRQ57,1517
#define NVIC_USB_WAKEUP_IRQ NVIC_USB_WAKEUP_IRQ58,1547
#define NVIC_TIM8_BRK_IRQ NVIC_TIM8_BRK_IRQ59,1578
#define NVIC_TIM8_UP_IRQ NVIC_TIM8_UP_IRQ60,1607
#define NVIC_TIM8_TRG_COM_IRQ NVIC_TIM8_TRG_COM_IRQ61,1635
#define NVIC_TIM8_CC_IRQ NVIC_TIM8_CC_IRQ62,1668
#define NVIC_ADC3_IRQ NVIC_ADC3_IRQ63,1696
#define NVIC_FSMC_IRQ NVIC_FSMC_IRQ64,1721
#define NVIC_SDIO_IRQ NVIC_SDIO_IRQ65,1746
#define NVIC_TIM5_IRQ NVIC_TIM5_IRQ66,1771
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ67,1796
#define NVIC_UART4_IRQ NVIC_UART4_IRQ68,1821
#define NVIC_UART5_IRQ NVIC_UART5_IRQ69,1847
#define NVIC_TIM6_IRQ NVIC_TIM6_IRQ70,1873
#define NVIC_TIM7_IRQ NVIC_TIM7_IRQ71,1898
#define NVIC_DMA2_CHANNEL1_IRQ NVIC_DMA2_CHANNEL1_IRQ72,1923
#define NVIC_DMA2_CHANNEL2_IRQ NVIC_DMA2_CHANNEL2_IRQ73,1957
#define NVIC_DMA2_CHANNEL3_IRQ NVIC_DMA2_CHANNEL3_IRQ74,1991
#define NVIC_DMA2_CHANNEL4_5_IRQ NVIC_DMA2_CHANNEL4_5_IRQ75,2025
#define NVIC_DMA2_CHANNEL5_IRQ NVIC_DMA2_CHANNEL5_IRQ76,2061
#define NVIC_ETH_IRQ NVIC_ETH_IRQ77,2095
#define NVIC_ETH_WKUP_IRQ NVIC_ETH_WKUP_IRQ78,2119
#define NVIC_CAN2_TX_IRQ NVIC_CAN2_TX_IRQ79,2148
#define NVIC_CAN2_RX0_IRQ NVIC_CAN2_RX0_IRQ80,2176
#define NVIC_CAN2_RX1_IRQ NVIC_CAN2_RX1_IRQ81,2205
#define NVIC_CAN2_SCE_IRQ NVIC_CAN2_SCE_IRQ82,2234
#define NVIC_OTG_FS_IRQ NVIC_OTG_FS_IRQ83,2263
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT85,2291

../../../../libopencm3/include/libopencm3/stm32/f1/rcc.h,28345
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H41,1335
#define RCC_CR	RCC_CR48,1597
#define RCC_CFGR	RCC_CFGR49,1640
#define RCC_CIR	RCC_CIR50,1684
#define RCC_APB2RSTR	RCC_APB2RSTR51,1728
#define RCC_APB1RSTR	RCC_APB1RSTR52,1776
#define RCC_AHBENR	RCC_AHBENR53,1824
#define RCC_APB2ENR	RCC_APB2ENR54,1870
#define RCC_APB1ENR	RCC_APB1ENR55,1917
#define RCC_BDCR	RCC_BDCR56,1964
#define RCC_CSR	RCC_CSR57,2008
#define RCC_AHBRSTR	RCC_AHBRSTR58,2052
#define RCC_CFGR2	RCC_CFGR259,2108
#define RCC_CR_PLL3RDY	RCC_CR_PLL3RDY63,2244
#define RCC_CR_PLL3ON	RCC_CR_PLL3ON64,2291
#define RCC_CR_PLL2RDY	RCC_CR_PLL2RDY65,2337
#define RCC_CR_PLL2ON	RCC_CR_PLL2ON66,2384
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY67,2430
#define RCC_CR_PLLON	RCC_CR_PLLON68,2465
#define RCC_CR_CSSON	RCC_CR_CSSON69,2499
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP70,2533
#define RCC_CR_HSERDY	RCC_CR_HSERDY71,2568
#define RCC_CR_HSEON	RCC_CR_HSEON72,2603
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY75,2679
#define RCC_CR_HSION	RCC_CR_HSION76,2713
#define RCC_CFGR_OTGFSPRE	RCC_CFGR_OTGFSPRE80,2828
#define RCC_CFGR_USBPRE	RCC_CFGR_USBPRE81,2890
#define RCC_CFGR_PLLMUL_SHIFT	RCC_CFGR_PLLMUL_SHIFT83,2948
#define RCC_CFGR_PLLMUL	RCC_CFGR_PLLMUL84,2983
#define RCC_CFGR_PLLXTPRE	RCC_CFGR_PLLXTPRE86,3042
#define RCC_CFGR_PLLSRC	RCC_CFGR_PLLSRC87,3080
#define RCC_CFGR_ADCPRE_SHIFT	RCC_CFGR_ADCPRE_SHIFT89,3118
#define RCC_CFGR_ADCPRE	RCC_CFGR_ADCPRE90,3153
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT92,3210
#define RCC_CFGR_PPRE2	RCC_CFGR_PPRE293,3244
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT95,3299
#define RCC_CFGR_PPRE1	RCC_CFGR_PPRE196,3332
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT98,3387
#define RCC_CFGR_HPRE	RCC_CFGR_HPRE99,3419
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT101,3474
#define RCC_CFGR_SWS	RCC_CFGR_SWS102,3505
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT104,3556
#define RCC_CFGR_SW	RCC_CFGR_SW105,3586
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT112,3783
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK113,3815
#define RCC_CFGR_MCO_NOCLK	RCC_CFGR_MCO_NOCLK114,3847
#define RCC_CFGR_MCO_SYSCLK	RCC_CFGR_MCO_SYSCLK115,3880
#define RCC_CFGR_MCO_HSI	RCC_CFGR_MCO_HSI116,3914
#define RCC_CFGR_MCO_HSE	RCC_CFGR_MCO_HSE117,3945
#define RCC_CFGR_MCO_PLL_DIV2	RCC_CFGR_MCO_PLL_DIV2118,3976
#define RCC_CFGR_MCO_PLL2	RCC_CFGR_MCO_PLL2119,4012
#define RCC_CFGR_MCO_PLL3_DIV2	RCC_CFGR_MCO_PLL3_DIV2120,4055
#define RCC_CFGR_MCO_XT1	RCC_CFGR_MCO_XT1121,4103
#define RCC_CFGR_MCO_PLL3	RCC_CFGR_MCO_PLL3122,4145
#define RCC_CFGR_USBPRE_PLL_CLK_DIV1_5	RCC_CFGR_USBPRE_PLL_CLK_DIV1_5130,4337
#define RCC_CFGR_USBPRE_PLL_CLK_NODIV	RCC_CFGR_USBPRE_PLL_CLK_NODIV131,4381
#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3	RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3135,4512
#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2	RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2136,4557
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL2	RCC_CFGR_PLLMUL_PLL_CLK_MUL2143,4742
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL3	RCC_CFGR_PLLMUL_PLL_CLK_MUL3144,4795
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL4	RCC_CFGR_PLLMUL_PLL_CLK_MUL4145,4848
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL5	RCC_CFGR_PLLMUL_PLL_CLK_MUL5146,4890
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL6	RCC_CFGR_PLLMUL_PLL_CLK_MUL6147,4932
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL7	RCC_CFGR_PLLMUL_PLL_CLK_MUL7148,4974
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL8	RCC_CFGR_PLLMUL_PLL_CLK_MUL8149,5016
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL9	RCC_CFGR_PLLMUL_PLL_CLK_MUL9150,5058
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL10	RCC_CFGR_PLLMUL_PLL_CLK_MUL10151,5100
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL11	RCC_CFGR_PLLMUL_PLL_CLK_MUL11152,5154
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL12	RCC_CFGR_PLLMUL_PLL_CLK_MUL12153,5208
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL13	RCC_CFGR_PLLMUL_PLL_CLK_MUL13154,5262
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL14	RCC_CFGR_PLLMUL_PLL_CLK_MUL14155,5316
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL15	RCC_CFGR_PLLMUL_PLL_CLK_MUL15156,5370
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL6_5	RCC_CFGR_PLLMUL_PLL_CLK_MUL6_5157,5433
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL16	RCC_CFGR_PLLMUL_PLL_CLK_MUL16159,5526
#define RCC_CFGR_PLLXTPRE_HSE_CLK	RCC_CFGR_PLLXTPRE_HSE_CLK169,5828
#define RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2	RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2170,5867
#define RCC_CFGR_PLLSRC_HSI_CLK_DIV2	RCC_CFGR_PLLSRC_HSI_CLK_DIV2178,6047
#define RCC_CFGR_PLLSRC_HSE_CLK	RCC_CFGR_PLLSRC_HSE_CLK179,6089
#define RCC_CFGR_PLLSRC_PREDIV1_CLK	RCC_CFGR_PLLSRC_PREDIV1_CLK180,6127
#define RCC_CFGR_ADCPRE_DIV2	RCC_CFGR_ADCPRE_DIV2189,6409
#define RCC_CFGR_ADCPRE_DIV4	RCC_CFGR_ADCPRE_DIV4190,6443
#define RCC_CFGR_ADCPRE_DIV6	RCC_CFGR_ADCPRE_DIV6191,6477
#define RCC_CFGR_ADCPRE_DIV8	RCC_CFGR_ADCPRE_DIV8192,6511
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT195,6554
#define RCC_CFGR_PPRE2_MASK	RCC_CFGR_PPRE2_MASK196,6588
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT197,6622
#define RCC_CFGR_PPRE1_MASK	RCC_CFGR_PPRE1_MASK198,6655
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV203,6816
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2204,6850
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4205,6883
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8206,6916
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16207,6949
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV215,7115
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2216,7148
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4217,7180
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8218,7212
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16219,7244
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64220,7277
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128221,7310
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256222,7344
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512223,7378
#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK	RCC_CFGR_SWS_SYSCLKSEL_HSICLK227,7459
#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK	RCC_CFGR_SWS_SYSCLKSEL_HSECLK228,7502
#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK	RCC_CFGR_SWS_SYSCLKSEL_PLLCLK229,7545
#define RCC_CFGR_SW_SYSCLKSEL_HSICLK	RCC_CFGR_SW_SYSCLKSEL_HSICLK236,7715
#define RCC_CFGR_SW_SYSCLKSEL_HSECLK	RCC_CFGR_SW_SYSCLKSEL_HSECLK237,7757
#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK	RCC_CFGR_SW_SYSCLKSEL_PLLCLK238,7799
#define RCC_CFGR_ADCPRE_PCLK2_DIV2	RCC_CFGR_ADCPRE_PCLK2_DIV2246,8042
#define RCC_CFGR_ADCPRE_PCLK2_DIV4	RCC_CFGR_ADCPRE_PCLK2_DIV4247,8082
#define RCC_CFGR_ADCPRE_PCLK2_DIV6	RCC_CFGR_ADCPRE_PCLK2_DIV6248,8122
#define RCC_CFGR_ADCPRE_PCLK2_DIV8	RCC_CFGR_ADCPRE_PCLK2_DIV8249,8162
#define RCC_CFGR_PPRE2_HCLK_NODIV	RCC_CFGR_PPRE2_HCLK_NODIV251,8203
#define RCC_CFGR_PPRE2_HCLK_DIV2	RCC_CFGR_PPRE2_HCLK_DIV2252,8242
#define RCC_CFGR_PPRE2_HCLK_DIV4	RCC_CFGR_PPRE2_HCLK_DIV4253,8280
#define RCC_CFGR_PPRE2_HCLK_DIV8	RCC_CFGR_PPRE2_HCLK_DIV8254,8318
#define RCC_CFGR_PPRE2_HCLK_DIV16	RCC_CFGR_PPRE2_HCLK_DIV16255,8356
#define RCC_CFGR_PPRE1_HCLK_NODIV	RCC_CFGR_PPRE1_HCLK_NODIV257,8396
#define RCC_CFGR_PPRE1_HCLK_DIV2	RCC_CFGR_PPRE1_HCLK_DIV2258,8435
#define RCC_CFGR_PPRE1_HCLK_DIV4	RCC_CFGR_PPRE1_HCLK_DIV4259,8473
#define RCC_CFGR_PPRE1_HCLK_DIV8	RCC_CFGR_PPRE1_HCLK_DIV8260,8511
#define RCC_CFGR_PPRE1_HCLK_DIV16	RCC_CFGR_PPRE1_HCLK_DIV16261,8549
#define RCC_CFGR_HPRE_SYSCLK_NODIV	RCC_CFGR_HPRE_SYSCLK_NODIV263,8589
#define RCC_CFGR_HPRE_SYSCLK_DIV2	RCC_CFGR_HPRE_SYSCLK_DIV2264,8629
#define RCC_CFGR_HPRE_SYSCLK_DIV4	RCC_CFGR_HPRE_SYSCLK_DIV4265,8668
#define RCC_CFGR_HPRE_SYSCLK_DIV8	RCC_CFGR_HPRE_SYSCLK_DIV8266,8707
#define RCC_CFGR_HPRE_SYSCLK_DIV16	RCC_CFGR_HPRE_SYSCLK_DIV16267,8746
#define RCC_CFGR_HPRE_SYSCLK_DIV64	RCC_CFGR_HPRE_SYSCLK_DIV64268,8786
#define RCC_CFGR_HPRE_SYSCLK_DIV128	RCC_CFGR_HPRE_SYSCLK_DIV128269,8826
#define RCC_CFGR_HPRE_SYSCLK_DIV256	RCC_CFGR_HPRE_SYSCLK_DIV256270,8867
#define RCC_CFGR_HPRE_SYSCLK_DIV512	RCC_CFGR_HPRE_SYSCLK_DIV512271,8908
#define RCC_CIR_CSSC	RCC_CIR_CSSC278,9089
#define RCC_CIR_PLL3RDYC	RCC_CIR_PLL3RDYC281,9161
#define RCC_CIR_PLL2RDYC	RCC_CIR_PLL2RDYC282,9209
#define RCC_CIR_PLLRDYC	RCC_CIR_PLLRDYC283,9257
#define RCC_CIR_HSERDYC	RCC_CIR_HSERDYC284,9294
#define RCC_CIR_HSIRDYC	RCC_CIR_HSIRDYC285,9331
#define RCC_CIR_LSERDYC	RCC_CIR_LSERDYC286,9368
#define RCC_CIR_LSIRDYC	RCC_CIR_LSIRDYC287,9405
#define RCC_CIR_PLL3RDYIE	RCC_CIR_PLL3RDYIE290,9481
#define RCC_CIR_PLL2RDYIE	RCC_CIR_PLL2RDYIE291,9530
#define RCC_CIR_PLLRDYIE	RCC_CIR_PLLRDYIE292,9579
#define RCC_CIR_HSERDYIE	RCC_CIR_HSERDYIE293,9616
#define RCC_CIR_HSIRDYIE	RCC_CIR_HSIRDYIE294,9653
#define RCC_CIR_LSERDYIE	RCC_CIR_LSERDYIE295,9690
#define RCC_CIR_LSIRDYIE	RCC_CIR_LSIRDYIE296,9726
#define RCC_CIR_CSSF	RCC_CIR_CSSF299,9810
#define RCC_CIR_PLL3RDYF	RCC_CIR_PLL3RDYF302,9880
#define RCC_CIR_PLL2RDYF	RCC_CIR_PLL2RDYF303,9927
#define RCC_CIR_PLLRDYF	RCC_CIR_PLLRDYF304,9974
#define RCC_CIR_HSERDYF	RCC_CIR_HSERDYF305,10010
#define RCC_CIR_HSIRDYF	RCC_CIR_HSIRDYF306,10046
#define RCC_CIR_LSERDYF	RCC_CIR_LSERDYF307,10082
#define RCC_CIR_LSIRDYF	RCC_CIR_LSIRDYF308,10118
#define RCC_APB2RSTR_TIM17RST	RCC_APB2RSTR_TIM17RST316,10330
#define RCC_APB2RSTR_TIM16RST	RCC_APB2RSTR_TIM16RST317,10372
#define RCC_APB2RSTR_TIM15RST	RCC_APB2RSTR_TIM15RST318,10414
#define RCC_APB2RSTR_ADC3RST	RCC_APB2RSTR_ADC3RST319,10456
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST320,10508
#define RCC_APB2RSTR_TIM8RST	RCC_APB2RSTR_TIM8RST321,10551
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST322,10603
#define RCC_APB2RSTR_TIM1RST	RCC_APB2RSTR_TIM1RST323,10644
#define RCC_APB2RSTR_ADC2RST	RCC_APB2RSTR_ADC2RST324,10685
#define RCC_APB2RSTR_ADC1RST	RCC_APB2RSTR_ADC1RST325,10726
#define RCC_APB2RSTR_IOPGRST	RCC_APB2RSTR_IOPGRST326,10766
#define RCC_APB2RSTR_IOPFRST	RCC_APB2RSTR_IOPFRST327,10818
#define RCC_APB2RSTR_IOPERST	RCC_APB2RSTR_IOPERST328,10870
#define RCC_APB2RSTR_IOPDRST	RCC_APB2RSTR_IOPDRST329,10910
#define RCC_APB2RSTR_IOPCRST	RCC_APB2RSTR_IOPCRST330,10950
#define RCC_APB2RSTR_IOPBRST	RCC_APB2RSTR_IOPBRST331,10990
#define RCC_APB2RSTR_IOPARST	RCC_APB2RSTR_IOPARST332,11030
#define RCC_APB2RSTR_AFIORST	RCC_APB2RSTR_AFIORST333,11070
#define RCC_APB1RSTR_DACRST	RCC_APB1RSTR_DACRST342,11294
#define RCC_APB1RSTR_PWRRST	RCC_APB1RSTR_PWRRST343,11334
#define RCC_APB1RSTR_BKPRST	RCC_APB1RSTR_BKPRST344,11374
#define RCC_APB1RSTR_CAN2RST	RCC_APB1RSTR_CAN2RST345,11414
#define RCC_APB1RSTR_CAN1RST	RCC_APB1RSTR_CAN1RST346,11466
#define RCC_APB1RSTR_CANRST	RCC_APB1RSTR_CANRST347,11518
#define RCC_APB1RSTR_USBRST	RCC_APB1RSTR_USBRST349,11599
#define RCC_APB1RSTR_I2C2RST	RCC_APB1RSTR_I2C2RST350,11650
#define RCC_APB1RSTR_I2C1RST	RCC_APB1RSTR_I2C1RST351,11691
#define RCC_APB1RSTR_UART5RST	RCC_APB1RSTR_UART5RST352,11732
#define RCC_APB1RSTR_UART4RST	RCC_APB1RSTR_UART4RST353,11774
#define RCC_APB1RSTR_USART3RST	RCC_APB1RSTR_USART3RST354,11816
#define RCC_APB1RSTR_USART2RST	RCC_APB1RSTR_USART2RST355,11859
#define RCC_APB1RSTR_SPI3RST	RCC_APB1RSTR_SPI3RST356,11902
#define RCC_APB1RSTR_SPI2RST	RCC_APB1RSTR_SPI2RST357,11943
#define RCC_APB1RSTR_WWDGRST	RCC_APB1RSTR_WWDGRST358,11984
#define RCC_APB1RSTR_TIM7RST	RCC_APB1RSTR_TIM7RST359,12025
#define RCC_APB1RSTR_TIM6RST	RCC_APB1RSTR_TIM6RST360,12065
#define RCC_APB1RSTR_TIM5RST	RCC_APB1RSTR_TIM5RST361,12105
#define RCC_APB1RSTR_TIM4RST	RCC_APB1RSTR_TIM4RST362,12145
#define RCC_APB1RSTR_TIM3RST	RCC_APB1RSTR_TIM3RST363,12185
#define RCC_APB1RSTR_TIM2RST	RCC_APB1RSTR_TIM2RST364,12225
#define RCC_AHBENR_ETHMACENRX	RCC_AHBENR_ETHMACENRX373,12445
#define RCC_AHBENR_ETHMACENTX	RCC_AHBENR_ETHMACENTX374,12487
#define RCC_AHBENR_ETHMACEN	RCC_AHBENR_ETHMACEN375,12529
#define RCC_AHBENR_OTGFSEN	RCC_AHBENR_OTGFSEN376,12569
#define RCC_AHBENR_SDIOEN	RCC_AHBENR_SDIOEN377,12608
#define RCC_AHBENR_FSMCEN	RCC_AHBENR_FSMCEN378,12646
#define RCC_AHBENR_CRCEN	RCC_AHBENR_CRCEN379,12683
#define RCC_AHBENR_FLITFEN	RCC_AHBENR_FLITFEN380,12719
#define RCC_AHBENR_SRAMEN	RCC_AHBENR_SRAMEN381,12757
#define RCC_AHBENR_DMA2EN	RCC_AHBENR_DMA2EN382,12794
#define RCC_AHBENR_DMA1EN	RCC_AHBENR_DMA1EN383,12831
#define RCC_APB2ENR_TIM17EN	RCC_APB2ENR_TIM17EN392,13050
#define RCC_APB2ENR_TIM16EN	RCC_APB2ENR_TIM16EN393,13090
#define RCC_APB2ENR_TIM15EN	RCC_APB2ENR_TIM15EN394,13130
#define RCC_APB2ENR_ADC3EN	RCC_APB2ENR_ADC3EN395,13170
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN396,13220
#define RCC_APB2ENR_TIM8EN	RCC_APB2ENR_TIM8EN397,13261
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN398,13311
#define RCC_APB2ENR_TIM1EN	RCC_APB2ENR_TIM1EN399,13350
#define RCC_APB2ENR_ADC2EN	RCC_APB2ENR_ADC2EN400,13389
#define RCC_APB2ENR_ADC1EN	RCC_APB2ENR_ADC1EN401,13428
#define RCC_APB2ENR_IOPGEN	RCC_APB2ENR_IOPGEN402,13466
#define RCC_APB2ENR_IOPFEN	RCC_APB2ENR_IOPFEN403,13516
#define RCC_APB2ENR_IOPEEN	RCC_APB2ENR_IOPEEN404,13566
#define RCC_APB2ENR_IOPDEN	RCC_APB2ENR_IOPDEN405,13604
#define RCC_APB2ENR_IOPCEN	RCC_APB2ENR_IOPCEN406,13642
#define RCC_APB2ENR_IOPBEN	RCC_APB2ENR_IOPBEN407,13680
#define RCC_APB2ENR_IOPAEN	RCC_APB2ENR_IOPAEN408,13718
#define RCC_APB2ENR_AFIOEN	RCC_APB2ENR_AFIOEN409,13756
#define RCC_APB1ENR_DACEN	RCC_APB1ENR_DACEN418,13976
#define RCC_APB1ENR_PWREN	RCC_APB1ENR_PWREN419,14014
#define RCC_APB1ENR_BKPEN	RCC_APB1ENR_BKPEN420,14052
#define RCC_APB1ENR_CAN2EN	RCC_APB1ENR_CAN2EN421,14090
#define RCC_APB1ENR_CAN1EN	RCC_APB1ENR_CAN1EN422,14140
#define RCC_APB1ENR_CANEN	RCC_APB1ENR_CANEN423,14190
#define RCC_APB1ENR_USBEN	RCC_APB1ENR_USBEN425,14268
#define RCC_APB1ENR_I2C2EN	RCC_APB1ENR_I2C2EN426,14317
#define RCC_APB1ENR_I2C1EN	RCC_APB1ENR_I2C1EN427,14356
#define RCC_APB1ENR_UART5EN	RCC_APB1ENR_UART5EN428,14395
#define RCC_APB1ENR_UART4EN	RCC_APB1ENR_UART4EN429,14435
#define RCC_APB1ENR_USART3EN	RCC_APB1ENR_USART3EN430,14475
#define RCC_APB1ENR_USART2EN	RCC_APB1ENR_USART2EN431,14516
#define RCC_APB1ENR_SPI3EN	RCC_APB1ENR_SPI3EN432,14557
#define RCC_APB1ENR_SPI2EN	RCC_APB1ENR_SPI2EN433,14596
#define RCC_APB1ENR_WWDGEN	RCC_APB1ENR_WWDGEN434,14635
#define RCC_APB1ENR_TIM7EN	RCC_APB1ENR_TIM7EN435,14674
#define RCC_APB1ENR_TIM6EN	RCC_APB1ENR_TIM6EN436,14712
#define RCC_APB1ENR_TIM5EN	RCC_APB1ENR_TIM5EN437,14750
#define RCC_APB1ENR_TIM4EN	RCC_APB1ENR_TIM4EN438,14788
#define RCC_APB1ENR_TIM3EN	RCC_APB1ENR_TIM3EN439,14826
#define RCC_APB1ENR_TIM2EN	RCC_APB1ENR_TIM2EN440,14864
#define RCC_BDCR_BDRST	RCC_BDCR_BDRST445,14992
#define RCC_BDCR_RTCEN	RCC_BDCR_RTCEN446,15028
#define RCC_BDCR_LSEBYP	RCC_BDCR_LSEBYP448,15092
#define RCC_BDCR_LSERDY	RCC_BDCR_LSERDY449,15128
#define RCC_BDCR_LSEON	RCC_BDCR_LSEON450,15164
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF454,15281
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF455,15318
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF456,15355
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF457,15392
#define RCC_CSR_PORRSTF	RCC_CSR_PORRSTF458,15429
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF459,15466
#define RCC_CSR_RMVF	RCC_CSR_RMVF460,15503
#define RCC_CSR_RESET_FLAGS	RCC_CSR_RESET_FLAGS461,15537
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY464,15682
#define RCC_CSR_LSION	RCC_CSR_LSION465,15717
#define RCC_AHBRSTR_ETHMACRST	RCC_AHBRSTR_ETHMACRST473,15925
#define RCC_AHBRSTR_OTGFSRST	RCC_AHBRSTR_OTGFSRST474,15967
#define RCC_CFGR2_I2S3SRC_SYSCLK	RCC_CFGR2_I2S3SRC_SYSCLK480,16131
#define RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK	RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK481,16169
#define RCC_CFGR2_I2S2SRC_SYSCLK	RCC_CFGR2_I2S2SRC_SYSCLK484,16247
#define RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK	RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK485,16285
#define RCC_CFGR2_I2S2SRC	RCC_CFGR2_I2S2SRC486,16329
#define RCC_CFGR2_PREDIV1SRC_HSE_CLK	RCC_CFGR2_PREDIV1SRC_HSE_CLK489,16413
#define RCC_CFGR2_PREDIV1SRC_PLL2_CLK	RCC_CFGR2_PREDIV1SRC_PLL2_CLK490,16455
#define RCC_CFGR2_PREDIV1SRC	RCC_CFGR2_PREDIV1SRC491,16498
#define RCC_CFGR2_PLL3MUL_SHIFT	RCC_CFGR2_PLL3MUL_SHIFT493,16540
#define RCC_CFGR2_PLL3MUL	RCC_CFGR2_PLL3MUL494,16577
#define RCC_CFGR2_PLL2MUL_SHIFT	RCC_CFGR2_PLL2MUL_SHIFT496,16639
#define RCC_CFGR2_PLL2MUL	RCC_CFGR2_PLL2MUL497,16675
#define RCC_CFGR2_PREDIV2_SHIFT	RCC_CFGR2_PREDIV2_SHIFT499,16737
#define RCC_CFGR2_PREDIV2	RCC_CFGR2_PREDIV2500,16773
#define RCC_CFGR2_PREDIV1_SHIFT	RCC_CFGR2_PREDIV1_SHIFT502,16835
#define RCC_CFGR2_PREDIV1	RCC_CFGR2_PREDIV1503,16871
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8	RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8506,16975
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9	RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9507,17020
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10	RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10508,17065
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11	RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11509,17110
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12	RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12510,17155
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13	RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13511,17200
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14	RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14512,17245
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16	RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16513,17290
#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20	RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20514,17335
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8	RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8517,17423
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9	RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9518,17468
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10	RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10519,17513
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11	RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11520,17558
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12	RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12521,17603
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13	RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13522,17648
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14	RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14523,17693
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16	RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16524,17738
#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20	RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20525,17783
#define RCC_CFGR2_PREDIV_NODIV	RCC_CFGR2_PREDIV_NODIV528,17866
#define RCC_CFGR2_PREDIV_DIV2	RCC_CFGR2_PREDIV_DIV2529,17903
#define RCC_CFGR2_PREDIV_DIV3	RCC_CFGR2_PREDIV_DIV3530,17939
#define RCC_CFGR2_PREDIV_DIV4	RCC_CFGR2_PREDIV_DIV4531,17975
#define RCC_CFGR2_PREDIV_DIV5	RCC_CFGR2_PREDIV_DIV5532,18011
#define RCC_CFGR2_PREDIV_DIV6	RCC_CFGR2_PREDIV_DIV6533,18047
#define RCC_CFGR2_PREDIV_DIV7	RCC_CFGR2_PREDIV_DIV7534,18083
#define RCC_CFGR2_PREDIV_DIV8	RCC_CFGR2_PREDIV_DIV8535,18119
#define RCC_CFGR2_PREDIV_DIV9	RCC_CFGR2_PREDIV_DIV9536,18155
#define RCC_CFGR2_PREDIV_DIV10	RCC_CFGR2_PREDIV_DIV10537,18191
#define RCC_CFGR2_PREDIV_DIV11	RCC_CFGR2_PREDIV_DIV11538,18228
#define RCC_CFGR2_PREDIV_DIV12	RCC_CFGR2_PREDIV_DIV12539,18265
#define RCC_CFGR2_PREDIV_DIV13	RCC_CFGR2_PREDIV_DIV13540,18302
#define RCC_CFGR2_PREDIV_DIV14	RCC_CFGR2_PREDIV_DIV14541,18339
#define RCC_CFGR2_PREDIV_DIV15	RCC_CFGR2_PREDIV_DIV15542,18376
#define RCC_CFGR2_PREDIV_DIV16	RCC_CFGR2_PREDIV_DIV16543,18413
#define RCC_CFGR2_PREDIV2_NODIV	RCC_CFGR2_PREDIV2_NODIV546,18490
#define RCC_CFGR2_PREDIV2_DIV2	RCC_CFGR2_PREDIV2_DIV2547,18528
#define RCC_CFGR2_PREDIV2_DIV3	RCC_CFGR2_PREDIV2_DIV3548,18565
#define RCC_CFGR2_PREDIV2_DIV4	RCC_CFGR2_PREDIV2_DIV4549,18602
#define RCC_CFGR2_PREDIV2_DIV5	RCC_CFGR2_PREDIV2_DIV5550,18639
#define RCC_CFGR2_PREDIV2_DIV6	RCC_CFGR2_PREDIV2_DIV6551,18676
#define RCC_CFGR2_PREDIV2_DIV7	RCC_CFGR2_PREDIV2_DIV7552,18713
#define RCC_CFGR2_PREDIV2_DIV8	RCC_CFGR2_PREDIV2_DIV8553,18750
#define RCC_CFGR2_PREDIV2_DIV9	RCC_CFGR2_PREDIV2_DIV9554,18787
#define RCC_CFGR2_PREDIV2_DIV10	RCC_CFGR2_PREDIV2_DIV10555,18824
#define RCC_CFGR2_PREDIV2_DIV11	RCC_CFGR2_PREDIV2_DIV11556,18862
#define RCC_CFGR2_PREDIV2_DIV12	RCC_CFGR2_PREDIV2_DIV12557,18900
#define RCC_CFGR2_PREDIV2_DIV13	RCC_CFGR2_PREDIV2_DIV13558,18938
#define RCC_CFGR2_PREDIV2_DIV14	RCC_CFGR2_PREDIV2_DIV14559,18976
#define RCC_CFGR2_PREDIV2_DIV15	RCC_CFGR2_PREDIV2_DIV15560,19014
#define RCC_CFGR2_PREDIV2_DIV16	RCC_CFGR2_PREDIV2_DIV16561,19052
enum rcc_osc {rcc_osc570,19360
	RCC_PLL, RCC_PLL2, RCC_PLL3, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_PLL571,19375
	RCC_PLL, RCC_PLL2, RCC_PLL3, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_PLL2571,19375
	RCC_PLL, RCC_PLL2, RCC_PLL3, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_PLL3571,19375
	RCC_PLL, RCC_PLL2, RCC_PLL3, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_HSE571,19375
	RCC_PLL, RCC_PLL2, RCC_PLL3, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_HSI571,19375
	RCC_PLL, RCC_PLL2, RCC_PLL3, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_LSE571,19375
	RCC_PLL, RCC_PLL2, RCC_PLL3, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_LSI571,19375
#define _REG_BIT(_REG_BIT574,19444
enum rcc_periph_clken {rcc_periph_clken580,19600
	RCC_DMA1	= _REG_BIT(0x14, 0),/*VNC*/RCC_DMA1583,19648
	RCC_DMA2	= _REG_BIT(0x14, 1),/*VNC*/RCC_DMA2584,19686
	RCC_SRAM	= _REG_BIT(0x14, 2),/*VNC*/RCC_SRAM585,19724
	RCC_FLTF	= _REG_BIT(0x14, 4),/*VNC*/RCC_FLTF586,19762
	RCC_CRC		= _REG_BIT(0x14, 6),/*VNC*/RCC_CRC587,19800
	RCC_FSMC	= _REG_BIT(0x14, 8),/*VN-*/RCC_FSMC588,19838
	RCC_SDIO	= _REG_BIT(0x14, 10),/*-N-*/RCC_SDIO589,19876
	RCC_OTGFS	= _REG_BIT(0x14, 12),/*--C*/RCC_OTGFS590,19915
	RCC_ETHMAC	= _REG_BIT(0x14, 14),/*--C*/RCC_ETHMAC591,19955
	RCC_ETHMACTX	= _REG_BIT(0x14, 15),/*--C*/RCC_ETHMACTX592,19996
	RCC_ETHMACRX	= _REG_BIT(0x14, 16),/*--C*/RCC_ETHMACRX593,20039
	RCC_AFIO	= _REG_BIT(0x18, 0),/*VNC*/RCC_AFIO596,20107
	RCC_GPIOA	= _REG_BIT(0x18, 2),/*VNC*/RCC_GPIOA597,20145
	RCC_GPIOB	= _REG_BIT(0x18, 3),/*VNC*/RCC_GPIOB598,20184
	RCC_GPIOC	= _REG_BIT(0x18, 4),/*VNC*/RCC_GPIOC599,20223
	RCC_GPIOD	= _REG_BIT(0x18, 5),/*VNC*/RCC_GPIOD600,20262
	RCC_GPIOE	= _REG_BIT(0x18, 6),/*VNC*/RCC_GPIOE601,20301
	RCC_GPIOF	= _REG_BIT(0x18, 7),/*VN-*/RCC_GPIOF602,20340
	RCC_GPIOG	= _REG_BIT(0x18, 8),/*VN-*/RCC_GPIOG603,20379
	RCC_ADC1	= _REG_BIT(0x18, 9),/*VNC*/RCC_ADC1604,20418
	RCC_ADC2	= _REG_BIT(0x18, 10),/*-NC*/RCC_ADC2605,20456
	RCC_TIM1	= _REG_BIT(0x18, 11),/*VNC*/RCC_TIM1606,20495
	RCC_SPI1	= _REG_BIT(0x18, 12),/*VNC*/RCC_SPI1607,20534
	RCC_TIM8	= _REG_BIT(0x18, 13),/*-N-*/RCC_TIM8608,20573
	RCC_USART1	= _REG_BIT(0x18, 14),/*VNC*/RCC_USART1609,20612
	RCC_ADC3	= _REG_BIT(0x18, 15),/*-N-*/RCC_ADC3610,20653
	RCC_TIM15	= _REG_BIT(0x18, 16),/*V--*/RCC_TIM15611,20692
	RCC_TIM16	= _REG_BIT(0x18, 17),/*V--*/RCC_TIM16612,20732
	RCC_TIM17	= _REG_BIT(0x18, 18),/*V--*/RCC_TIM17613,20772
	RCC_TIM9	= _REG_BIT(0x18, 19),/*-N-*/RCC_TIM9614,20812
	RCC_TIM10	= _REG_BIT(0x18, 20),/*-N-*/RCC_TIM10615,20851
	RCC_TIM11	= _REG_BIT(0x18, 21),/*-N-*/RCC_TIM11616,20891
	RCC_TIM2	= _REG_BIT(0x1C, 0),/*VNC*/RCC_TIM2619,20956
	RCC_TIM3	= _REG_BIT(0x1C, 1),/*VNC*/RCC_TIM3620,20994
	RCC_TIM4	= _REG_BIT(0x1C, 2),/*VNC*/RCC_TIM4621,21032
	RCC_TIM5	= _REG_BIT(0x1C, 3),/*VNC*/RCC_TIM5622,21070
	RCC_TIM6	= _REG_BIT(0x1C, 4),/*VNC*/RCC_TIM6623,21108
	RCC_TIM7	= _REG_BIT(0x1C, 5),/*VNC*/RCC_TIM7624,21146
	RCC_TIM12	= _REG_BIT(0x1C, 6),/*VN-*/RCC_TIM12625,21184
	RCC_TIM13	= _REG_BIT(0x1C, 7),/*VN-*/RCC_TIM13626,21223
	RCC_TIM14	= _REG_BIT(0x1C, 8),/*VN-*/RCC_TIM14627,21262
	RCC_WWDG	= _REG_BIT(0x1C, 11),/*VNC*/RCC_WWDG628,21301
	RCC_SPI2	= _REG_BIT(0x1C, 14),/*VNC*/RCC_SPI2629,21340
	RCC_SPI3	= _REG_BIT(0x1C, 15),/*VNC*/RCC_SPI3630,21379
	RCC_USART2	= _REG_BIT(0x1C, 17),/*VNC*/RCC_USART2631,21418
	RCC_USART3	= _REG_BIT(0x1C, 18),/*VNC*/RCC_USART3632,21459
	RCC_UART4	= _REG_BIT(0x1C, 19),/*VNC*/RCC_UART4633,21500
	RCC_UART5	= _REG_BIT(0x1C, 20),/*VNC*/RCC_UART5634,21540
	RCC_I2C1	= _REG_BIT(0x1C, 21),/*VNC*/RCC_I2C1635,21580
	RCC_I2C2	= _REG_BIT(0x1C, 22),/*VNC*/RCC_I2C2636,21619
	RCC_USB		= _REG_BIT(0x1C, 23),/*-N-*/RCC_USB637,21658
	RCC_CAN		= _REG_BIT(0x1C, 25),/*-N-*/RCC_CAN638,21697
	RCC_CAN1	= _REG_BIT(0x1C, 25),/*--C*/RCC_CAN1639,21736
	RCC_CAN2	= _REG_BIT(0x1C, 26),/*--C*/RCC_CAN2640,21775
	RCC_BKP		= _REG_BIT(0x1C, 27),/*VNC*/RCC_BKP641,21814
	RCC_PWR		= _REG_BIT(0x1C, 28),/*VNC*/RCC_PWR642,21853
	RCC_DAC		= _REG_BIT(0x1C, 29),/*VNC*/RCC_DAC643,21892
	RCC_CEC		= _REG_BIT(0x1C, 30),/*V--*/RCC_CEC644,21931
enum rcc_periph_rst {rcc_periph_rst647,21974
	RST_OTGFS	= _REG_BIT(0x28, 12),/*--C*/RST_OTGFS650,22020
	RST_ETHMAC	= _REG_BIT(0x28, 14),/*--C*/RST_ETHMAC651,22060
	RST_AFIO	= _REG_BIT(0x0c, 0),/*VNC*/RST_AFIO654,22126
	RST_GPIOA	= _REG_BIT(0x0c, 2),/*VNC*/RST_GPIOA655,22164
	RST_GPIOB	= _REG_BIT(0x0c, 3),/*VNC*/RST_GPIOB656,22203
	RST_GPIOC	= _REG_BIT(0x0c, 4),/*VNC*/RST_GPIOC657,22242
	RST_GPIOD	= _REG_BIT(0x0c, 5),/*VNC*/RST_GPIOD658,22281
	RST_GPIOE	= _REG_BIT(0x0c, 6),/*VNC*/RST_GPIOE659,22320
	RST_GPIOF	= _REG_BIT(0x0c, 7),/*VN-*/RST_GPIOF660,22359
	RST_GPIOG	= _REG_BIT(0x0c, 8),/*VN-*/RST_GPIOG661,22398
	RST_ADC1	= _REG_BIT(0x0c, 9),/*VNC*/RST_ADC1662,22437
	RST_ADC2	= _REG_BIT(0x0c, 10),/*-NC*/RST_ADC2663,22475
	RST_TIM1	= _REG_BIT(0x0c, 11),/*VNC*/RST_TIM1664,22514
	RST_SPI1	= _REG_BIT(0x0c, 12),/*VNC*/RST_SPI1665,22553
	RST_TIM8	= _REG_BIT(0x0c, 13),/*-N-*/RST_TIM8666,22592
	RST_USART1	= _REG_BIT(0x0c, 14),/*VNC*/RST_USART1667,22631
	RST_ADC3	= _REG_BIT(0x0c, 15),/*-N-*/RST_ADC3668,22672
	RST_TIM15	= _REG_BIT(0x0c, 16),/*V--*/RST_TIM15669,22711
	RST_TIM16	= _REG_BIT(0x0c, 17),/*V--*/RST_TIM16670,22751
	RST_TIM17	= _REG_BIT(0x0c, 18),/*V--*/RST_TIM17671,22791
	RST_TIM9	= _REG_BIT(0x0c, 19),/*-N-*/RST_TIM9672,22831
	RST_TIM10	= _REG_BIT(0x0c, 20),/*-N-*/RST_TIM10673,22870
	RST_TIM11	= _REG_BIT(0x0c, 21),/*-N-*/RST_TIM11674,22910
	RST_TIM2	= _REG_BIT(0x10, 0),/*VNC*/RST_TIM2677,22975
	RST_TIM3	= _REG_BIT(0x10, 1),/*VNC*/RST_TIM3678,23013
	RST_TIM4	= _REG_BIT(0x10, 2),/*VNC*/RST_TIM4679,23051
	RST_TIM5	= _REG_BIT(0x10, 3),/*VNC*/RST_TIM5680,23089
	RST_TIM6	= _REG_BIT(0x10, 4),/*VNC*/RST_TIM6681,23127
	RST_TIM7	= _REG_BIT(0x10, 5),/*VNC*/RST_TIM7682,23165
	RST_TIM12	= _REG_BIT(0x10, 6),/*VN-*/RST_TIM12683,23203
	RST_TIM13	= _REG_BIT(0x10, 7),/*VN-*/RST_TIM13684,23242
	RST_TIM14	= _REG_BIT(0x10, 8),/*VN-*/RST_TIM14685,23281
	RST_WWDG	= _REG_BIT(0x10, 11),/*VNC*/RST_WWDG686,23320
	RST_SPI2	= _REG_BIT(0x10, 14),/*VNC*/RST_SPI2687,23359
	RST_SPI3	= _REG_BIT(0x10, 15),/*VNC*/RST_SPI3688,23398
	RST_USART2	= _REG_BIT(0x10, 17),/*VNC*/RST_USART2689,23437
	RST_USART3	= _REG_BIT(0x10, 18),/*VNC*/RST_USART3690,23478
	RST_UART4	= _REG_BIT(0x10, 19),/*VNC*/RST_UART4691,23519
	RST_UART5	= _REG_BIT(0x10, 20),/*VNC*/RST_UART5692,23559
	RST_I2C1	= _REG_BIT(0x10, 21),/*VNC*/RST_I2C1693,23599
	RST_I2C2	= _REG_BIT(0x10, 22),/*VNC*/RST_I2C2694,23638
	RST_USB		= _REG_BIT(0x10, 23),/*-N-*/RST_USB695,23677
	RST_CAN		= _REG_BIT(0x10, 25),/*-N-*/RST_CAN696,23716
	RST_CAN1	= _REG_BIT(0x10, 25),/*--C*/RST_CAN1697,23755
	RST_CAN2	= _REG_BIT(0x10, 26),/*--C*/RST_CAN2698,23794
	RST_BKP		= _REG_BIT(0x10, 27),/*VNC*/RST_BKP699,23833
	RST_PWR		= _REG_BIT(0x10, 28),/*VNC*/RST_PWR700,23872
	RST_DAC		= _REG_BIT(0x10, 29),/*VNC*/RST_DAC701,23911
	RST_CEC		= _REG_BIT(0x10, 30),/*V--*/RST_CEC702,23950
enum rcc_clock_hsi {rcc_clock_hsi707,24046
	RCC_CLOCK_HSI_24MHZ,RCC_CLOCK_HSI_24MHZ708,24067
	RCC_CLOCK_HSI_48MHZ,RCC_CLOCK_HSI_48MHZ709,24089
	RCC_CLOCK_HSI_64MHZ,RCC_CLOCK_HSI_64MHZ710,24111
	RCC_CLOCK_HSI_ENDRCC_CLOCK_HSI_END711,24133
enum rcc_clock_hse {rcc_clock_hse714,24156
	RCC_CLOCK_HSE12_72MHZ,RCC_CLOCK_HSE12_72MHZ715,24177
	RCC_CLOCK_HSE16_72MHZ,RCC_CLOCK_HSE16_72MHZ716,24201
	RCC_CLOCK_HSE25_72MHZ,RCC_CLOCK_HSE25_72MHZ717,24225
	RCC_CLOCK_HSE8_24MHZ,RCC_CLOCK_HSE8_24MHZ718,24249
	RCC_CLOCK_HSE8_72MHZ,RCC_CLOCK_HSE8_72MHZ719,24272
	RCC_CLOCK_HSE_ENDRCC_CLOCK_HSE_END720,24295
struct rcc_clock_scale {rcc_clock_scale724,24370
	uint8_t pll_mul;pll_mul725,24395
	uint8_t pll_source;pll_source726,24413
	uint8_t hpre;hpre727,24434
	uint8_t ppre1;ppre1728,24449
	uint8_t ppre2;ppre2729,24465
	uint8_t adcpre;adcpre730,24481
	uint8_t flash_waitstates;flash_waitstates731,24498
	uint8_t prediv1; /* aka xtpre, only one bit on smaller parts */prediv1732,24525
	uint8_t prediv1_source;prediv1_source733,24590
	uint8_t prediv2;prediv2734,24615
	uint8_t pll2_mul;pll2_mul735,24633
	uint8_t pll3_mul;pll3_mul736,24652
	uint8_t usbpre;usbpre737,24671
	uint32_t ahb_frequency;ahb_frequency738,24688
	uint32_t apb1_frequency;apb1_frequency739,24713
	uint32_t apb2_frequency;apb2_frequency740,24739

../../../../libopencm3/include/libopencm3/stm32/f1/iwdg.h,52
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H34,1045

../../../../libopencm3/include/libopencm3/stm32/f1/rtc.h,939
#define LIBOPENCM3_RTC_HLIBOPENCM3_RTC_H40,1269
#define RTC_CRH	RTC_CRH49,1495
#define RTC_CRL	RTC_CRL52,1580
#define RTC_PRLH	RTC_PRLH55,1680
#define RTC_PRLL	RTC_PRLL56,1723
#define RTC_DIVH	RTC_DIVH59,1826
#define RTC_DIVL	RTC_DIVL60,1869
#define RTC_CNTH	RTC_CNTH63,1962
#define RTC_CNTL	RTC_CNTL64,2005
#define RTC_ALRH	RTC_ALRH67,2101
#define RTC_ALRL	RTC_ALRL68,2144
#define RTC_CRH_OWIE	RTC_CRH_OWIE75,2375
#define RTC_CRH_ALRIE	RTC_CRH_ALRIE78,2444
#define RTC_CRH_SECIE	RTC_CRH_SECIE81,2515
#define RTC_CRL_RTOFF	RTC_CRL_RTOFF88,2729
#define RTC_CRL_CNF	RTC_CRL_CNF91,2793
#define RTC_CRL_RSF	RTC_CRL_RSF94,2864
#define RTC_CRL_OWF	RTC_CRL_OWF97,2921
#define RTC_CRL_ALRF	RTC_CRL_ALRF100,2976
#define RTC_CRL_SECF	RTC_CRL_SECF103,3033
typedef enum {__anon7dd1ede70103142,3938
	RTC_SEC,RTC_SEC144,3981
	RTC_ALR,RTC_ALR146,4016
	RTC_OW,RTC_OW148,4056
} rtcflag_t;rtcflag_t149,4065

../../../../libopencm3/include/libopencm3/stm32/f1/exti.h,52
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H37,1164

../../../../libopencm3/include/libopencm3/stm32/f1/i2c.h,49
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H32,965

../../../../libopencm3/include/libopencm3/stm32/f1/doc-stm32f1.h,0

../../../../libopencm3/include/libopencm3/stm32/f1/timer.h,115
enum tim_ic_pol {tim_ic_pol40,1201
	TIM_IC_RISING,TIM_IC_RISING41,1219
	TIM_IC_FALLING,TIM_IC_FALLING42,1235

../../../../libopencm3/include/libopencm3/stm32/f1/gpio.h,29004
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H37,1167
#define GPIOA	GPIOA49,1496
#define GPIOB	GPIOB50,1530
#define GPIOC	GPIOC51,1564
#define GPIOD	GPIOD52,1598
#define GPIOE	GPIOE53,1632
#define GPIOF	GPIOF54,1666
#define GPIOG	GPIOG55,1700
#define GPIO_CAN1_RX	GPIO_CAN1_RX63,1923
#define GPIO_CAN1_TX	GPIO_CAN1_TX64,1965
#define GPIO_CAN_RX	GPIO_CAN_RX65,2007
#define GPIO_CAN_TX	GPIO_CAN_TX66,2054
#define GPIO_CAN_PB_RX	GPIO_CAN_PB_RX68,2102
#define GPIO_CAN_PB_TX	GPIO_CAN_PB_TX69,2144
#define GPIO_CAN1_PB_RX	GPIO_CAN1_PB_RX70,2186
#define GPIO_CAN1_PB_TX	GPIO_CAN1_PB_TX71,2239
#define GPIO_CAN_PD_RX	GPIO_CAN_PD_RX73,2293
#define GPIO_CAN_PD_TX	GPIO_CAN_PD_TX74,2335
#define GPIO_CAN1_PD_RX	GPIO_CAN1_PD_RX75,2377
#define GPIO_CAN1_PD_TX	GPIO_CAN1_PD_TX76,2430
#define GPIO_BANK_CAN1_RX	GPIO_BANK_CAN1_RX79,2506
#define GPIO_BANK_CAN1_TX	GPIO_BANK_CAN1_TX80,2551
#define GPIO_BANK_CAN_RX	GPIO_BANK_CAN_RX81,2596
#define GPIO_BANK_CAN_TX	GPIO_BANK_CAN_TX82,2652
#define GPIO_BANK_CAN_PB_RX	GPIO_BANK_CAN_PB_RX84,2709
#define GPIO_BANK_CAN_PB_TX	GPIO_BANK_CAN_PB_TX85,2755
#define GPIO_BANK_CAN1_PB_RX	GPIO_BANK_CAN1_PB_RX86,2801
#define GPIO_BANK_CAN1_PB_TX	GPIO_BANK_CAN1_PB_TX87,2863
#define GPIO_BANK_CAN_PD_RX	GPIO_BANK_CAN_PD_RX89,2926
#define GPIO_BANK_CAN_PD_TX	GPIO_BANK_CAN_PD_TX90,2972
#define GPIO_BANK_CAN1_PD_RX	GPIO_BANK_CAN1_PD_RX91,3018
#define GPIO_BANK_CAN1_PD_TX	GPIO_BANK_CAN1_PD_TX92,3080
#define GPIO_CAN2_RX	GPIO_CAN2_RX95,3159
#define GPIO_CAN2_TX	GPIO_CAN2_TX96,3201
#define GPIO_CAN2_RE_RX	GPIO_CAN2_RE_RX98,3244
#define GPIO_CAN2_RE_TX	GPIO_CAN2_RE_TX99,3287
#define GPIO_BANK_CAN2_RX	GPIO_BANK_CAN2_RX102,3347
#define GPIO_BANK_CAN2_TX	GPIO_BANK_CAN2_TX103,3392
#define GPIO_BANK_CAN2_RE_RX	GPIO_BANK_CAN2_RE_RX105,3438
#define GPIO_BANK_CAN2_RE_TX	GPIO_BANK_CAN2_RE_TX106,3485
#define GPIO_JTMS_SWDIO	GPIO_JTMS_SWDIO109,3553
#define GPIO_JTCK_SWCLK	GPIO_JTCK_SWCLK110,3598
#define GPIO_JTDI	GPIO_JTDI111,3643
#define GPIO_JTDO_TRACESWO	GPIO_JTDO_TRACESWO112,3682
#define GPIO_JNTRST	GPIO_JNTRST113,3727
#define GPIO_TRACECK	GPIO_TRACECK114,3766
#define GPIO_TRACED0	GPIO_TRACED0115,3806
#define GPIO_TRACED1	GPIO_TRACED1116,3846
#define GPIO_TRACED2	GPIO_TRACED2117,3886
#define GPIO_TRACED3	GPIO_TRACED3118,3926
#define GPIO_BANK_JTMS_SWDIO	GPIO_BANK_JTMS_SWDIO121,3987
#define GPIO_BANK_JTCK_SWCLK	GPIO_BANK_JTCK_SWCLK122,4035
#define GPIO_BANK_JTDI	GPIO_BANK_JTDI123,4083
#define GPIO_BANK_JTDO_TRACESWO	GPIO_BANK_JTDO_TRACESWO124,4126
#define GPIO_BANK_JNTRST	GPIO_BANK_JNTRST125,4176
#define GPIO_BANK_TRACECK	GPIO_BANK_TRACECK126,4219
#define GPIO_BANK_TRACED0	GPIO_BANK_TRACED0127,4263
#define GPIO_BANK_TRACED1	GPIO_BANK_TRACED1128,4307
#define GPIO_BANK_TRACED2	GPIO_BANK_TRACED2129,4351
#define GPIO_BANK_TRACED3	GPIO_BANK_TRACED3130,4395
#define GPIO_TIM5_CH1	GPIO_TIM5_CH1133,4458
#define GPIO_TIM5_CH2	GPIO_TIM5_CH2134,4499
#define GPIO_TIM5_CH3	GPIO_TIM5_CH3135,4540
#define GPIO_TIM5_CH4	GPIO_TIM5_CH4136,4581
#define GPIO_BANK_TIM5_CH1	GPIO_BANK_TIM5_CH1139,4641
#define GPIO_BANK_TIM5_CH2	GPIO_BANK_TIM5_CH2140,4686
#define GPIO_BANK_TIM5_CH3	GPIO_BANK_TIM5_CH3141,4731
#define GPIO_BANK_TIM5_CH4	GPIO_BANK_TIM5_CH4142,4776
#define GPIO_BANK_TIM5	GPIO_BANK_TIM5143,4821
#define GPIO_TIM4_CH1	GPIO_TIM4_CH1146,4871
#define GPIO_TIM4_CH2	GPIO_TIM4_CH2147,4912
#define GPIO_TIM4_CH3	GPIO_TIM4_CH3148,4953
#define GPIO_TIM4_CH4	GPIO_TIM4_CH4149,4994
#define GPIO_TIM4_RE_CH1	GPIO_TIM4_RE_CH1151,5036
#define GPIO_TIM4_RE_CH2	GPIO_TIM4_RE_CH2152,5081
#define GPIO_TIM4_RE_CH3	GPIO_TIM4_RE_CH3153,5126
#define GPIO_TIM4_RE_CH4	GPIO_TIM4_RE_CH4154,5171
#define GPIO_BANK_TIM4_CH1	GPIO_BANK_TIM4_CH1157,5235
#define GPIO_BANK_TIM4_CH2	GPIO_BANK_TIM4_CH2158,5280
#define GPIO_BANK_TIM4_CH3	GPIO_BANK_TIM4_CH3159,5325
#define GPIO_BANK_TIM4_CH4	GPIO_BANK_TIM4_CH4160,5370
#define GPIO_BANK_TIM4	GPIO_BANK_TIM4161,5415
#define GPIO_BANK_TIM4_RE_CH1	GPIO_BANK_TIM4_RE_CH1163,5447
#define GPIO_BANK_TIM4_RE_CH2	GPIO_BANK_TIM4_RE_CH2164,5496
#define GPIO_BANK_TIM4_RE_CH3	GPIO_BANK_TIM4_RE_CH3165,5545
#define GPIO_BANK_TIM4_RE_CH4	GPIO_BANK_TIM4_RE_CH4166,5594
#define GPIO_BANK_TIM4_RE	GPIO_BANK_TIM4_RE167,5643
#define GPIO_TIM3_CH1	GPIO_TIM3_CH1170,5695
#define GPIO_TIM3_CH2	GPIO_TIM3_CH2171,5736
#define GPIO_TIM3_CH3	GPIO_TIM3_CH3172,5777
#define GPIO_TIM3_CH4	GPIO_TIM3_CH4173,5818
#define GPIO_TIM3_PR_CH1	GPIO_TIM3_PR_CH1175,5860
#define GPIO_TIM3_PR_CH2	GPIO_TIM3_PR_CH2176,5903
#define GPIO_TIM3_PR_CH3	GPIO_TIM3_PR_CH3177,5946
#define GPIO_TIM3_PR_CH4	GPIO_TIM3_PR_CH4178,5989
#define GPIO_TIM3_FR_CH1	GPIO_TIM3_FR_CH1180,6033
#define GPIO_TIM3_FR_CH2	GPIO_TIM3_FR_CH2181,6076
#define GPIO_TIM3_FR_CH3	GPIO_TIM3_FR_CH3182,6119
#define GPIO_TIM3_FR_CH4	GPIO_TIM3_FR_CH4183,6162
#define GPIO_BANK_TIM3_CH1	GPIO_BANK_TIM3_CH1186,6224
#define GPIO_BANK_TIM3_CH2	GPIO_BANK_TIM3_CH2187,6269
#define GPIO_BANK_TIM3_CH3	GPIO_BANK_TIM3_CH3188,6314
#define GPIO_BANK_TIM3_CH4	GPIO_BANK_TIM3_CH4189,6359
#define GPIO_BANK_TIM3_CH12	GPIO_BANK_TIM3_CH12190,6404
#define GPIO_BANK_TIM3_CH34	GPIO_BANK_TIM3_CH34191,6439
#define GPIO_BANK_TIM3_PR_CH1	GPIO_BANK_TIM3_PR_CH1193,6475
#define GPIO_BANK_TIM3_PR_CH2	GPIO_BANK_TIM3_PR_CH2194,6523
#define GPIO_BANK_TIM3_PR_CH3	GPIO_BANK_TIM3_PR_CH3195,6571
#define GPIO_BANK_TIM3_PR_CH4	GPIO_BANK_TIM3_PR_CH4196,6619
#define GPIO_BANK_TIM3_PR	GPIO_BANK_TIM3_PR197,6667
#define GPIO_BANK_TIM3_FR_CH1	GPIO_BANK_TIM3_FR_CH1199,6701
#define GPIO_BANK_TIM3_FR_CH2	GPIO_BANK_TIM3_FR_CH2200,6749
#define GPIO_BANK_TIM3_FR_CH3	GPIO_BANK_TIM3_FR_CH3201,6797
#define GPIO_BANK_TIM3_FR_CH4	GPIO_BANK_TIM3_FR_CH4202,6845
#define GPIO_BANK_TIM3_FR	GPIO_BANK_TIM3_FR203,6893
#define GPIO_TIM2_CH1_ETR	GPIO_TIM2_CH1_ETR206,6945
#define GPIO_TIM2_CH2	GPIO_TIM2_CH2207,6989
#define GPIO_TIM2_CH3	GPIO_TIM2_CH3208,7030
#define GPIO_TIM2_CH4	GPIO_TIM2_CH4209,7071
#define GPIO_TIM2_PR1_CH1_ETR	GPIO_TIM2_PR1_CH1_ETR211,7113
#define GPIO_TIM2_PR1_CH2	GPIO_TIM2_PR1_CH2212,7163
#define GPIO_TIM2_PR1_CH3	GPIO_TIM2_PR1_CH3213,7207
#define GPIO_TIM2_PR1_CH4	GPIO_TIM2_PR1_CH4214,7251
#define GPIO_TIM2_PR2_CH1_ETR	GPIO_TIM2_PR2_CH1_ETR216,7296
#define GPIO_TIM2_PR2_CH2	GPIO_TIM2_PR2_CH2217,7344
#define GPIO_TIM2_PR2_CH3	GPIO_TIM2_PR2_CH3218,7388
#define GPIO_TIM2_PR2_CH4	GPIO_TIM2_PR2_CH4219,7434
#define GPIO_TIM2_FR_CH1_ETR	GPIO_TIM2_FR_CH1_ETR221,7481
#define GPIO_TIM2_FR_CH2	GPIO_TIM2_FR_CH2222,7530
#define GPIO_TIM2_FR_CH3	GPIO_TIM2_FR_CH3223,7573
#define GPIO_TIM2_FR_CH4	GPIO_TIM2_FR_CH4224,7618
#define GPIO_BANK_TIM2_CH1_ETR	GPIO_BANK_TIM2_CH1_ETR227,7682
#define GPIO_BANK_TIM2_CH2	GPIO_BANK_TIM2_CH2228,7731
#define GPIO_BANK_TIM2_CH3	GPIO_BANK_TIM2_CH3229,7776
#define GPIO_BANK_TIM2_CH4	GPIO_BANK_TIM2_CH4230,7821
#define GPIO_BANK_TIM2	GPIO_BANK_TIM2231,7866
#define GPIO_BANK_TIM2_PR1_CH1_ETR	GPIO_BANK_TIM2_PR1_CH1_ETR233,7898
#define GPIO_BANK_TIM2_PR1_CH2	GPIO_BANK_TIM2_PR1_CH2234,7951
#define GPIO_BANK_TIM2_PR1_CH3	GPIO_BANK_TIM2_PR1_CH3235,8000
#define GPIO_BANK_TIM2_PR1_CH4	GPIO_BANK_TIM2_PR1_CH4236,8049
#define GPIO_BANK_TIM2_PR1_CH134	GPIO_BANK_TIM2_PR1_CH134237,8098
#define GPIO_BANK_TIM2_PR2_CH1_ETR	GPIO_BANK_TIM2_PR2_CH1_ETR239,8138
#define GPIO_BANK_TIM2_PR2_CH2	GPIO_BANK_TIM2_PR2_CH2240,8190
#define GPIO_BANK_TIM2_PR2_CH3	GPIO_BANK_TIM2_PR2_CH3241,8239
#define GPIO_BANK_TIM2_PR2_CH4	GPIO_BANK_TIM2_PR2_CH4242,8289
#define GPIO_BANK_TIM2_PR2_CH12	GPIO_BANK_TIM2_PR2_CH12243,8339
#define GPIO_BANK_TIM2_PR2_CH34	GPIO_BANK_TIM2_PR2_CH34244,8378
#define GPIO_BANK_TIM2_FR_CH1_ETR	GPIO_BANK_TIM2_FR_CH1_ETR246,8418
#define GPIO_BANK_TIM2_FR_CH2	GPIO_BANK_TIM2_FR_CH2247,8470
#define GPIO_BANK_TIM2_FR_CH3	GPIO_BANK_TIM2_FR_CH3248,8518
#define GPIO_BANK_TIM2_FR_CH4	GPIO_BANK_TIM2_FR_CH4249,8567
#define GPIO_BANK_TIM2_FR_CH234	GPIO_BANK_TIM2_FR_CH234250,8616
#define GPIO_TIM1_ETR	GPIO_TIM1_ETR253,8674
#define GPIO_TIM1_CH1	GPIO_TIM1_CH1254,8717
#define GPIO_TIM1_CH2	GPIO_TIM1_CH2255,8758
#define GPIO_TIM1_CH3	GPIO_TIM1_CH3256,8799
#define GPIO_TIM1_CH4	GPIO_TIM1_CH4257,8842
#define GPIO_TIM1_BKIN	GPIO_TIM1_BKIN258,8885
#define GPIO_TIM1_CH1N	GPIO_TIM1_CH1N259,8929
#define GPIO_TIM1_CH2N	GPIO_TIM1_CH2N260,8973
#define GPIO_TIM1_CH3N	GPIO_TIM1_CH3N261,9017
#define GPIO_TIM1_PR_ETR	GPIO_TIM1_PR_ETR263,9062
#define GPIO_TIM1_PR_CH1	GPIO_TIM1_PR_CH1264,9107
#define GPIO_TIM1_PR_CH2	GPIO_TIM1_PR_CH2265,9150
#define GPIO_TIM1_PR_CH3	GPIO_TIM1_PR_CH3266,9193
#define GPIO_TIM1_PR_CH4	GPIO_TIM1_PR_CH4267,9238
#define GPIO_TIM1_PR_BKIN	GPIO_TIM1_PR_BKIN268,9283
#define GPIO_TIM1_PR_CH1N	GPIO_TIM1_PR_CH1N269,9327
#define GPIO_TIM1_PR_CH2N	GPIO_TIM1_PR_CH2N270,9371
#define GPIO_TIM1_PR_CH3N	GPIO_TIM1_PR_CH3N271,9415
#define GPIO_TIM1_FR_ETR	GPIO_TIM1_FR_ETR273,9460
#define GPIO_TIM1_FR_CH1	GPIO_TIM1_FR_CH1274,9503
#define GPIO_TIM1_FR_CH2	GPIO_TIM1_FR_CH2275,9546
#define GPIO_TIM1_FR_CH3	GPIO_TIM1_FR_CH3276,9591
#define GPIO_TIM1_FR_CH4	GPIO_TIM1_FR_CH4277,9636
#define GPIO_TIM1_FR_BKIN	GPIO_TIM1_FR_BKIN278,9681
#define GPIO_TIM1_FR_CH1N	GPIO_TIM1_FR_CH1N279,9727
#define GPIO_TIM1_FR_CH2N	GPIO_TIM1_FR_CH2N280,9771
#define GPIO_TIM1_FR_CH3N	GPIO_TIM1_FR_CH3N281,9817
#define GPIO_BANK_TIM1_ETR	GPIO_BANK_TIM1_ETR284,9882
#define GPIO_BANK_TIM1_CH1	GPIO_BANK_TIM1_CH1285,9928
#define GPIO_BANK_TIM1_CH2	GPIO_BANK_TIM1_CH2286,9973
#define GPIO_BANK_TIM1_CH3	GPIO_BANK_TIM1_CH3287,10018
#define GPIO_BANK_TIM1_CH4	GPIO_BANK_TIM1_CH4288,10064
#define GPIO_BANK_TIM1_BKIN	GPIO_BANK_TIM1_BKIN289,10110
#define GPIO_BANK_TIM1_CH1N	GPIO_BANK_TIM1_CH1N290,10157
#define GPIO_BANK_TIM1_CH2N	GPIO_BANK_TIM1_CH2N291,10204
#define GPIO_BANK_TIM1_CH3N	GPIO_BANK_TIM1_CH3N292,10251
#define GPIO_BANK_TIM1_ETR_CH1234	GPIO_BANK_TIM1_ETR_CH1234293,10298
#define GPIO_BANK_TIM1_BKIN_CH123N	GPIO_BANK_TIM1_BKIN_CH123N294,10338
#define GPIO_BANK_TIM1_PR_ETR	GPIO_BANK_TIM1_PR_ETR296,10380
#define GPIO_BANK_TIM1_PR_CH1	GPIO_BANK_TIM1_PR_CH1297,10429
#define GPIO_BANK_TIM1_PR_CH2	GPIO_BANK_TIM1_PR_CH2298,10477
#define GPIO_BANK_TIM1_PR_CH3	GPIO_BANK_TIM1_PR_CH3299,10525
#define GPIO_BANK_TIM1_PR_CH4	GPIO_BANK_TIM1_PR_CH4300,10574
#define GPIO_BANK_TIM1_PR_BKIN	GPIO_BANK_TIM1_PR_BKIN301,10623
#define GPIO_BANK_TIM1_PR_CH1N	GPIO_BANK_TIM1_PR_CH1N302,10672
#define GPIO_BANK_TIM1_PR_CH2N	GPIO_BANK_TIM1_PR_CH2N303,10721
#define GPIO_BANK_TIM1_PR_CH3N	GPIO_BANK_TIM1_PR_CH3N304,10770
#define GPIO_BANK_TIM1_PR_ETR_CH1234_BKIN_CH1N	GPIO_BANK_TIM1_PR_ETR_CH1234_BKIN_CH1N305,10819
#define GPIO_BANK_TIM1_PR_CH23N	GPIO_BANK_TIM1_PR_CH23N306,10872
#define GPIO_BANK_TIM1_FR_ETR	GPIO_BANK_TIM1_FR_ETR308,10912
#define GPIO_BANK_TIM1_FR_CH1	GPIO_BANK_TIM1_FR_CH1309,10960
#define GPIO_BANK_TIM1_FR_CH2	GPIO_BANK_TIM1_FR_CH2310,11008
#define GPIO_BANK_TIM1_FR_CH3	GPIO_BANK_TIM1_FR_CH3311,11057
#define GPIO_BANK_TIM1_FR_CH4	GPIO_BANK_TIM1_FR_CH4312,11106
#define GPIO_BANK_TIM1_FR_BKIN	GPIO_BANK_TIM1_FR_BKIN313,11155
#define GPIO_BANK_TIM1_FR_CH1N	GPIO_BANK_TIM1_FR_CH1N314,11205
#define GPIO_BANK_TIM1_FR_CH2N	GPIO_BANK_TIM1_FR_CH2N315,11254
#define GPIO_BANK_TIM1_FR_CH3N	GPIO_BANK_TIM1_FR_CH3N316,11304
#define GPIO_BANK_TIM1_FR	GPIO_BANK_TIM1_FR317,11354
#define GPIO_UART5_TX	GPIO_UART5_TX320,11405
#define GPIO_UART5_RX	GPIO_UART5_RX321,11448
#define GPIO_BANK_UART5_TX	GPIO_BANK_UART5_TX324,11507
#define GPIO_BANK_UART5_RX	GPIO_BANK_UART5_RX325,11553
#define GPIO_UART4_TX	GPIO_UART4_TX328,11616
#define GPIO_UART4_RX	GPIO_UART4_RX329,11659
#define GPIO_BANK_UART4_TX	GPIO_BANK_UART4_TX332,11720
#define GPIO_BANK_UART4_RX	GPIO_BANK_UART4_RX333,11766
#define GPIO_USART3_TX	GPIO_USART3_TX336,11831
#define GPIO_USART3_RX	GPIO_USART3_RX337,11875
#define GPIO_USART3_CK	GPIO_USART3_CK338,11919
#define GPIO_USART3_CTS	GPIO_USART3_CTS339,11963
#define GPIO_USART3_RTS	GPIO_USART3_RTS340,12008
#define GPIO_USART3_PR_TX	GPIO_USART3_PR_TX342,12054
#define GPIO_USART3_PR_RX	GPIO_USART3_PR_RX343,12100
#define GPIO_USART3_PR_CK	GPIO_USART3_PR_CK344,12146
#define GPIO_USART3_PR_CTS	GPIO_USART3_PR_CTS345,12192
#define GPIO_USART3_PR_RTS	GPIO_USART3_PR_RTS346,12239
#define GPIO_USART3_FR_TX	GPIO_USART3_FR_TX348,12287
#define GPIO_USART3_FR_RX	GPIO_USART3_FR_RX349,12331
#define GPIO_USART3_FR_CK	GPIO_USART3_FR_CK350,12375
#define GPIO_USART3_FR_CTS	GPIO_USART3_FR_CTS351,12421
#define GPIO_USART3_FR_RTS	GPIO_USART3_FR_RTS352,12468
#define GPIO_BANK_USART3_TX	GPIO_BANK_USART3_TX355,12534
#define GPIO_BANK_USART3_RX	GPIO_BANK_USART3_RX356,12581
#define GPIO_BANK_USART3_CK	GPIO_BANK_USART3_CK357,12628
#define GPIO_BANK_USART3_CTS	GPIO_BANK_USART3_CTS358,12675
#define GPIO_BANK_USART3_RTS	GPIO_BANK_USART3_RTS359,12723
#define GPIO_BANK_USART3_PR_TX	GPIO_BANK_USART3_PR_TX361,12772
#define GPIO_BANK_USART3_PR_RX	GPIO_BANK_USART3_PR_RX362,12822
#define GPIO_BANK_USART3_PR_CK	GPIO_BANK_USART3_PR_CK363,12872
#define GPIO_BANK_USART3_PR_CTS	GPIO_BANK_USART3_PR_CTS364,12922
#define GPIO_BANK_USART3_PR_RTS	GPIO_BANK_USART3_PR_RTS365,12973
#define GPIO_BANK_USART3_FR_TX	GPIO_BANK_USART3_FR_TX367,13025
#define GPIO_BANK_USART3_FR_RX	GPIO_BANK_USART3_FR_RX368,13074
#define GPIO_BANK_USART3_FR_CK	GPIO_BANK_USART3_FR_CK369,13123
#define GPIO_BANK_USART3_FR_CTS	GPIO_BANK_USART3_FR_CTS370,13173
#define GPIO_BANK_USART3_FR_RTS	GPIO_BANK_USART3_FR_RTS371,13224
#define GPIO_USART2_CTS	GPIO_USART2_CTS374,13294
#define GPIO_USART2_RTS	GPIO_USART2_RTS375,13337
#define GPIO_USART2_TX	GPIO_USART2_TX376,13380
#define GPIO_USART2_RX	GPIO_USART2_RX377,13422
#define GPIO_USART2_CK	GPIO_USART2_CK378,13464
#define GPIO_USART2_RE_CTS	GPIO_USART2_RE_CTS380,13507
#define GPIO_USART2_RE_RTS	GPIO_USART2_RE_RTS381,13552
#define GPIO_USART2_RE_TX	GPIO_USART2_RE_TX382,13597
#define GPIO_USART2_RE_RX	GPIO_USART2_RE_RX383,13641
#define GPIO_USART2_RE_CK	GPIO_USART2_RE_CK384,13685
#define GPIO_BANK_USART2_CTS	GPIO_BANK_USART2_CTS387,13748
#define GPIO_BANK_USART2_RTS	GPIO_BANK_USART2_RTS388,13795
#define GPIO_BANK_USART2_TX	GPIO_BANK_USART2_TX389,13842
#define GPIO_BANK_USART2_RX	GPIO_BANK_USART2_RX390,13888
#define GPIO_BANK_USART2_CK	GPIO_BANK_USART2_CK391,13934
#define GPIO_BANK_USART2_RE_CTS	GPIO_BANK_USART2_RE_CTS393,13981
#define GPIO_BANK_USART2_RE_RTS	GPIO_BANK_USART2_RE_RTS394,14031
#define GPIO_BANK_USART2_RE_TX	GPIO_BANK_USART2_RE_TX395,14081
#define GPIO_BANK_USART2_RE_RX	GPIO_BANK_USART2_RE_RX396,14130
#define GPIO_BANK_USART2_RE_CK	GPIO_BANK_USART2_RE_CK397,14179
#define GPIO_USART1_CTS	GPIO_USART1_CTS400,14247
#define GPIO_USART1_RTS	GPIO_USART1_RTS401,14292
#define GPIO_USART1_TX	GPIO_USART1_TX402,14337
#define GPIO_USART1_RX	GPIO_USART1_RX403,14379
#define GPIO_USART1_CK	GPIO_USART1_CK404,14423
#define GPIO_USART1_RE_TX	GPIO_USART1_RE_TX406,14466
#define GPIO_USART1_RE_RX	GPIO_USART1_RE_RX407,14510
#define GPIO_BANK_USART1_CTS	GPIO_BANK_USART1_CTS410,14573
#define GPIO_BANK_USART1_RTS	GPIO_BANK_USART1_RTS411,14621
#define GPIO_BANK_USART1_TX	GPIO_BANK_USART1_TX412,14669
#define GPIO_BANK_USART1_RX	GPIO_BANK_USART1_RX413,14715
#define GPIO_BANK_USART1_CK	GPIO_BANK_USART1_CK414,14762
#define GPIO_BANK_USART1_RE_TX	GPIO_BANK_USART1_RE_TX416,14809
#define GPIO_BANK_USART1_RE_RX	GPIO_BANK_USART1_RE_RX417,14858
#define GPIO_I2C1_SMBAI	GPIO_I2C1_SMBAI420,14924
#define GPIO_I2C1_SCL	GPIO_I2C1_SCL421,14967
#define GPIO_I2C1_SDA	GPIO_I2C1_SDA422,15008
#define GPIO_I2C1_RE_SMBAI	GPIO_I2C1_RE_SMBAI424,15050
#define GPIO_I2C1_RE_SCL	GPIO_I2C1_RE_SCL425,15095
#define GPIO_I2C1_RE_SDA	GPIO_I2C1_RE_SDA426,15138
#define GPIO_BANK_I2C1_SMBAI	GPIO_BANK_I2C1_SMBAI429,15198
#define GPIO_BANK_I2C1_SCL	GPIO_BANK_I2C1_SCL430,15245
#define GPIO_BANK_I2C1_SDA	GPIO_BANK_I2C1_SDA431,15290
#define GPIO_BANK_I2C1_RE_SMBAI	GPIO_BANK_I2C1_RE_SMBAI433,15336
#define GPIO_BANK_I2C1_RE_SCL	GPIO_BANK_I2C1_RE_SCL434,15386
#define GPIO_BANK_I2C1_RE_SDA	GPIO_BANK_I2C1_RE_SDA435,15434
#define GPIO_I2C2_SCL	GPIO_I2C2_SCL438,15499
#define GPIO_I2C2_SDA	GPIO_I2C2_SDA439,15542
#define GPIO_I2C2_SMBAI	GPIO_I2C2_SMBAI440,15585
#define GPIO_BANK_I2C2_SCL	GPIO_BANK_I2C2_SCL443,15647
#define GPIO_BANK_I2C2_SDA	GPIO_BANK_I2C2_SDA444,15693
#define GPIO_BANK_I2C2_SMBAI	GPIO_BANK_I2C2_SMBAI445,15739
#define GPIO_SPI1_NSS	GPIO_SPI1_NSS448,15804
#define GPIO_SPI1_SCK	GPIO_SPI1_SCK449,15845
#define GPIO_SPI1_MISO	GPIO_SPI1_MISO450,15886
#define GPIO_SPI1_MOSI	GPIO_SPI1_MOSI451,15928
#define GPIO_SPI1_RE_NSS	GPIO_SPI1_RE_NSS453,15971
#define GPIO_SPI1_RE_SCK	GPIO_SPI1_RE_SCK454,16016
#define GPIO_SPI1_RE_MISO	GPIO_SPI1_RE_MISO455,16059
#define GPIO_SPI1_RE_MOSI	GPIO_SPI1_RE_MOSI456,16103
#define GPIO_BANK_SPI1_NSS	GPIO_BANK_SPI1_NSS459,16164
#define GPIO_BANK_SPI1_SCK	GPIO_BANK_SPI1_SCK460,16209
#define GPIO_BANK_SPI1_MISO	GPIO_BANK_SPI1_MISO461,16254
#define GPIO_BANK_SPI1_MOSI	GPIO_BANK_SPI1_MOSI462,16300
#define GPIO_BANK_SPI1_RE_NSS	GPIO_BANK_SPI1_RE_NSS464,16347
#define GPIO_BANK_SPI1_RE_SCK	GPIO_BANK_SPI1_RE_SCK465,16396
#define GPIO_BANK_SPI1_RE_MISO	GPIO_BANK_SPI1_RE_MISO466,16444
#define GPIO_BANK_SPI1_RE_MOSI	GPIO_BANK_SPI1_RE_MOSI467,16493
#define GPIO_SPI2_NSS	GPIO_SPI2_NSS470,16559
#define GPIO_SPI2_SCK	GPIO_SPI2_SCK471,16602
#define GPIO_SPI2_MISO	GPIO_SPI2_MISO472,16645
#define GPIO_SPI2_MOSI	GPIO_SPI2_MOSI473,16689
#define GPIO_BANK_SPI2_NSS	GPIO_BANK_SPI2_NSS476,16750
#define GPIO_BANK_SPI2_SCK	GPIO_BANK_SPI2_SCK477,16796
#define GPIO_BANK_SPI2_MISO	GPIO_BANK_SPI2_MISO478,16842
#define GPIO_BANK_SPI2_MOSI	GPIO_BANK_SPI2_MOSI479,16889
#define GPIO_SPI3_NSS	GPIO_SPI3_NSS482,16953
#define GPIO_SPI3_SCK	GPIO_SPI3_SCK483,16996
#define GPIO_SPI3_MISO	GPIO_SPI3_MISO484,17037
#define GPIO_SPI3_MOSI	GPIO_SPI3_MOSI485,17079
#define GPIO_SPI3_RE_NSS	GPIO_SPI3_RE_NSS487,17122
#define GPIO_SPI3_RE_SCK	GPIO_SPI3_RE_SCK488,17165
#define GPIO_SPI3_RE_MISO	GPIO_SPI3_RE_MISO489,17210
#define GPIO_SPI3_RE_MOSI	GPIO_SPI3_RE_MOSI490,17256
#define GPIO_BANK_SPI3_NSS	GPIO_BANK_SPI3_NSS493,17319
#define GPIO_BANK_SPI3_SCK	GPIO_BANK_SPI3_SCK494,17365
#define GPIO_BANK_SPI3_MISO	GPIO_BANK_SPI3_MISO495,17410
#define GPIO_BANK_SPI3_MOSI	GPIO_BANK_SPI3_MOSI496,17456
#define GPIO_BANK_SPI3_RE_NSS	GPIO_BANK_SPI3_RE_NSS498,17503
#define GPIO_BANK_SPI3_RE_SCK	GPIO_BANK_SPI3_RE_SCK499,17551
#define GPIO_BANK_SPI3_RE_MISO	GPIO_BANK_SPI3_RE_MISO500,17600
#define GPIO_BANK_SPI3_RE_MOSI	GPIO_BANK_SPI3_RE_MOSI501,17650
#define GPIO_ETH_RX_DV_CRS_DV	GPIO_ETH_RX_DV_CRS_DV504,17716
#define GPIO_ETH_RXD0	GPIO_ETH_RXD0505,17764
#define GPIO_ETH_RXD1	GPIO_ETH_RXD1506,17805
#define GPIO_ETH_RXD2	GPIO_ETH_RXD2507,17846
#define GPIO_ETH_RXD3	GPIO_ETH_RXD3508,17887
#define GPIO_ETH_RE_RX_DV_CRS_DV	GPIO_ETH_RE_RX_DV_CRS_DV510,17929
#define GPIO_ETH_RE_RXD0	GPIO_ETH_RE_RXD0511,17979
#define GPIO_ETH_RE_RXD1	GPIO_ETH_RE_RXD1512,18022
#define GPIO_ETH_RE_RXD2	GPIO_ETH_RE_RXD2513,18067
#define GPIO_ETH_RE_RXD3	GPIO_ETH_RE_RXD3514,18112
#define GPIO_BANK_ETH_RX_DV_CRS_DV	GPIO_BANK_ETH_RX_DV_CRS_DV517,18173
#define GPIO_BANK_ETH_RXD0	GPIO_BANK_ETH_RXD0518,18225
#define GPIO_BANK_ETH_RXD1	GPIO_BANK_ETH_RXD1519,18270
#define GPIO_BANK_ETH_RXD2	GPIO_BANK_ETH_RXD2520,18315
#define GPIO_BANK_ETH_RXD3	GPIO_BANK_ETH_RXD3521,18360
#define GPIO_BANK_ETH_RE_RX_DV_CRS_DV	GPIO_BANK_ETH_RE_RX_DV_CRS_DV523,18406
#define GPIO_BANK_ETH_RE_RXD0	GPIO_BANK_ETH_RE_RXD0524,18461
#define GPIO_BANK_ETH_RE_RXD1	GPIO_BANK_ETH_RE_RXD1525,18509
#define GPIO_BANK_ETH_RE_RXD2	GPIO_BANK_ETH_RE_RXD2526,18558
#define GPIO_BANK_ETH_RE_RXD3	GPIO_BANK_ETH_RE_RXD3527,18607
#define GPIO_CRL(GPIO_CRL532,18788
#define GPIOA_CRL	GPIOA_CRL533,18835
#define GPIOB_CRL	GPIOB_CRL534,18871
#define GPIOC_CRL	GPIOC_CRL535,18907
#define GPIOD_CRL	GPIOD_CRL536,18943
#define GPIOE_CRL	GPIOE_CRL537,18979
#define GPIOF_CRL	GPIOF_CRL538,19015
#define GPIOG_CRL	GPIOG_CRL539,19051
#define GPIO_CRH(GPIO_CRH542,19138
#define GPIOA_CRH	GPIOA_CRH543,19185
#define GPIOB_CRH	GPIOB_CRH544,19221
#define GPIOC_CRH	GPIOC_CRH545,19257
#define GPIOD_CRH	GPIOD_CRH546,19293
#define GPIOE_CRH	GPIOE_CRH547,19329
#define GPIOF_CRH	GPIOF_CRH548,19365
#define GPIOG_CRH	GPIOG_CRH549,19401
#define GPIO_IDR(GPIO_IDR552,19481
#define GPIOA_IDR	GPIOA_IDR553,19528
#define GPIOB_IDR	GPIOB_IDR554,19564
#define GPIOC_IDR	GPIOC_IDR555,19600
#define GPIOD_IDR	GPIOD_IDR556,19636
#define GPIOE_IDR	GPIOE_IDR557,19672
#define GPIOF_IDR	GPIOF_IDR558,19708
#define GPIOG_IDR	GPIOG_IDR559,19744
#define GPIO_ODR(GPIO_ODR562,19825
#define GPIOA_ODR	GPIOA_ODR563,19872
#define GPIOB_ODR	GPIOB_ODR564,19908
#define GPIOC_ODR	GPIOC_ODR565,19944
#define GPIOD_ODR	GPIOD_ODR566,19980
#define GPIOE_ODR	GPIOE_ODR567,20016
#define GPIOF_ODR	GPIOF_ODR568,20052
#define GPIOG_ODR	GPIOG_ODR569,20088
#define GPIO_BSRR(GPIO_BSRR572,20172
#define GPIOA_BSRR	GPIOA_BSRR573,20220
#define GPIOB_BSRR	GPIOB_BSRR574,20258
#define GPIOC_BSRR	GPIOC_BSRR575,20296
#define GPIOD_BSRR	GPIOD_BSRR576,20334
#define GPIOE_BSRR	GPIOE_BSRR577,20372
#define GPIOF_BSRR	GPIOF_BSRR578,20410
#define GPIOG_BSRR	GPIOG_BSRR579,20448
#define GPIO_BRR(GPIO_BRR582,20529
#define GPIOA_BRR	GPIOA_BRR583,20576
#define GPIOB_BRR	GPIOB_BRR584,20612
#define GPIOC_BRR	GPIOC_BRR585,20648
#define GPIOD_BRR	GPIOD_BRR586,20684
#define GPIOE_BRR	GPIOE_BRR587,20720
#define GPIOF_BRR	GPIOF_BRR588,20756
#define GPIOG_BRR	GPIOG_BRR589,20792
#define GPIO_LCKR(GPIO_LCKR592,20881
#define GPIOA_LCKR	GPIOA_LCKR593,20929
#define GPIOB_LCKR	GPIOB_LCKR594,20967
#define GPIOC_LCKR	GPIOC_LCKR595,21005
#define GPIOD_LCKR	GPIOD_LCKR596,21043
#define GPIOE_LCKR	GPIOE_LCKR597,21081
#define GPIOF_LCKR	GPIOF_LCKR598,21119
#define GPIOG_LCKR	GPIOG_LCKR599,21157
#define GPIO_CNF_INPUT_ANALOG	GPIO_CNF_INPUT_ANALOG618,21725
#define GPIO_CNF_INPUT_FLOAT	GPIO_CNF_INPUT_FLOAT620,21791
#define GPIO_CNF_INPUT_PULL_UPDOWN	GPIO_CNF_INPUT_PULL_UPDOWN622,21878
#define GPIO_CNF_OUTPUT_PUSHPULL	GPIO_CNF_OUTPUT_PUSHPULL625,22021
#define GPIO_CNF_OUTPUT_OPENDRAIN	GPIO_CNF_OUTPUT_OPENDRAIN627,22092
#define GPIO_CNF_OUTPUT_ALTFN_PUSHPULL	GPIO_CNF_OUTPUT_ALTFN_PUSHPULL629,22173
#define GPIO_CNF_OUTPUT_ALTFN_OPENDRAIN	GPIO_CNF_OUTPUT_ALTFN_OPENDRAIN631,22261
#define GPIO_MODE_INPUT	GPIO_MODE_INPUT642,22565
#define GPIO_MODE_OUTPUT_10_MHZ	GPIO_MODE_OUTPUT_10_MHZ643,22611
#define GPIO_MODE_OUTPUT_2_MHZ	GPIO_MODE_OUTPUT_2_MHZ644,22649
#define GPIO_MODE_OUTPUT_50_MHZ	GPIO_MODE_OUTPUT_50_MHZ645,22686
#define AFIO_EVCR	AFIO_EVCR668,23483
#define AFIO_MAPR	AFIO_MAPR671,23593
#define AFIO_EXTICR(AFIO_EXTICR674,23713
#define AFIO_EXTICR1	AFIO_EXTICR1675,23771
#define AFIO_EXTICR2	AFIO_EXTICR2676,23809
#define AFIO_EXTICR3	AFIO_EXTICR3677,23847
#define AFIO_EXTICR4	AFIO_EXTICR4678,23885
#define AFIO_MAPR2	AFIO_MAPR2681,23988
#define AFIO_EVCR_EVOE	AFIO_EVCR_EVOE686,24148
#define AFIO_EVCR_PORT_PA	AFIO_EVCR_PORT_PA693,24296
#define AFIO_EVCR_PORT_PB	AFIO_EVCR_PORT_PB694,24334
#define AFIO_EVCR_PORT_PC	AFIO_EVCR_PORT_PC695,24372
#define AFIO_EVCR_PORT_PD	AFIO_EVCR_PORT_PD696,24410
#define AFIO_EVCR_PORT_PE	AFIO_EVCR_PORT_PE697,24448
#define AFIO_EVCR_PIN_Px0	AFIO_EVCR_PIN_Px0705,24604
#define AFIO_EVCR_PIN_Px1	AFIO_EVCR_PIN_Px1706,24642
#define AFIO_EVCR_PIN_Px2	AFIO_EVCR_PIN_Px2707,24680
#define AFIO_EVCR_PIN_Px3	AFIO_EVCR_PIN_Px3708,24718
#define AFIO_EVCR_PIN_Px4	AFIO_EVCR_PIN_Px4709,24756
#define AFIO_EVCR_PIN_Px5	AFIO_EVCR_PIN_Px5710,24794
#define AFIO_EVCR_PIN_Px6	AFIO_EVCR_PIN_Px6711,24832
#define AFIO_EVCR_PIN_Px7	AFIO_EVCR_PIN_Px7712,24870
#define AFIO_EVCR_PIN_Px8	AFIO_EVCR_PIN_Px8713,24908
#define AFIO_EVCR_PIN_Px9	AFIO_EVCR_PIN_Px9714,24946
#define AFIO_EVCR_PIN_Px10	AFIO_EVCR_PIN_Px10715,24984
#define AFIO_EVCR_PIN_Px11	AFIO_EVCR_PIN_Px11716,25023
#define AFIO_EVCR_PIN_Px12	AFIO_EVCR_PIN_Px12717,25062
#define AFIO_EVCR_PIN_Px13	AFIO_EVCR_PIN_Px13718,25101
#define AFIO_EVCR_PIN_Px14	AFIO_EVCR_PIN_Px14719,25140
#define AFIO_EVCR_PIN_Px15	AFIO_EVCR_PIN_Px15720,25179
#define AFIO_MAPR_PTP_PPS_REMAP	AFIO_MAPR_PTP_PPS_REMAP734,25541
#define AFIO_MAPR_TIM2ITR1_IREMAP	AFIO_MAPR_TIM2ITR1_IREMAP738,25683
#define AFIO_MAPR_SPI3_REMAP	AFIO_MAPR_SPI3_REMAP742,25807
#define AFIO_MAPR_MII_RMII_SEL	AFIO_MAPR_MII_RMII_SEL746,25928
#define AFIO_MAPR_CAN2_REMAP	AFIO_MAPR_CAN2_REMAP750,26050
#define AFIO_MAPR_ETH_REMAP	AFIO_MAPR_ETH_REMAP754,26177
#define AFIO_MAPR_SWJ_MASK	AFIO_MAPR_SWJ_MASK765,26382
#define AFIO_MAPR_SWJ_CFG_FULL_SWJ	AFIO_MAPR_SWJ_CFG_FULL_SWJ767,26463
#define AFIO_MAPR_SWJ_CFG_FULL_SWJ_NO_JNTRST	AFIO_MAPR_SWJ_CFG_FULL_SWJ_NO_JNTRST769,26566
#define AFIO_MAPR_SWJ_CFG_JTAG_OFF_SW_ON	AFIO_MAPR_SWJ_CFG_JTAG_OFF_SW_ON771,26666
#define AFIO_MAPR_SWJ_CFG_JTAG_OFF_SW_OFF	AFIO_MAPR_SWJ_CFG_JTAG_OFF_SW_OFF773,26762
#define AFIO_MAPR_ADC2_ETRGREG_REMAP	AFIO_MAPR_ADC2_ETRGREG_REMAP785,27056
#define AFIO_MAPR_ADC2_ETRGINJ_REMAP	AFIO_MAPR_ADC2_ETRGINJ_REMAP792,27248
#define AFIO_MAPR_ADC1_ETRGREG_REMAP	AFIO_MAPR_ADC1_ETRGREG_REMAP799,27441
#define AFIO_MAPR_ADC1_ETRGINJ_REMAP	AFIO_MAPR_ADC1_ETRGINJ_REMAP806,27633
#define AFIO_MAPR_TIM5CH4_IREMAP	AFIO_MAPR_TIM5CH4_IREMAP810,27741
#define AFIO_MAPR_PD01_REMAP	AFIO_MAPR_PD01_REMAP814,27853
#define AFIO_MAPR_TIM4_REMAP	AFIO_MAPR_TIM4_REMAP818,27935
#define AFIO_MAPR_USART2_REMAP	AFIO_MAPR_USART2_REMAP822,28026
#define AFIO_MAPR_USART1_REMAP	AFIO_MAPR_USART1_REMAP826,28118
#define AFIO_MAPR_I2C1_REMAP	AFIO_MAPR_I2C1_REMAP830,28206
#define AFIO_MAPR_SPI1_REMAP	AFIO_MAPR_SPI1_REMAP834,28292
#define AFIO_MAPR_CAN1_REMAP_PORTA	AFIO_MAPR_CAN1_REMAP_PORTA842,28499
#define AFIO_MAPR_CAN1_REMAP_PORTB	AFIO_MAPR_CAN1_REMAP_PORTB843,28547
#define AFIO_MAPR_CAN1_REMAP_PORTD	AFIO_MAPR_CAN1_REMAP_PORTD844,28615
#define AFIO_MAPR_TIM3_REMAP_NO_REMAP	AFIO_MAPR_TIM3_REMAP_NO_REMAP852,28814
#define AFIO_MAPR_TIM3_REMAP_PARTIAL_REMAP	AFIO_MAPR_TIM3_REMAP_PARTIAL_REMAP853,28865
#define AFIO_MAPR_TIM3_REMAP_FULL_REMAP	AFIO_MAPR_TIM3_REMAP_FULL_REMAP854,28920
#define AFIO_MAPR_TIM2_REMAP_NO_REMAP	AFIO_MAPR_TIM2_REMAP_NO_REMAP862,29124
#define AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP1	AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP1863,29174
#define AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP2	AFIO_MAPR_TIM2_REMAP_PARTIAL_REMAP2864,29229
#define AFIO_MAPR_TIM2_REMAP_FULL_REMAP	AFIO_MAPR_TIM2_REMAP_FULL_REMAP865,29284
#define AFIO_MAPR_TIM1_REMAP_NO_REMAP	AFIO_MAPR_TIM1_REMAP_NO_REMAP873,29487
#define AFIO_MAPR_TIM1_REMAP_PARTIAL_REMAP	AFIO_MAPR_TIM1_REMAP_PARTIAL_REMAP874,29537
#define AFIO_MAPR_TIM1_REMAP_FULL_REMAP	AFIO_MAPR_TIM1_REMAP_FULL_REMAP875,29591
#define AFIO_MAPR_USART3_REMAP_NO_REMAP	AFIO_MAPR_USART3_REMAP_NO_REMAP883,29800
#define AFIO_MAPR_USART3_REMAP_PARTIAL_REMAP	AFIO_MAPR_USART3_REMAP_PARTIAL_REMAP884,29852
#define AFIO_MAPR_USART3_REMAP_FULL_REMAP	AFIO_MAPR_USART3_REMAP_FULL_REMAP885,29908
#define AFIO_MAPR2_MISC_REMAP	AFIO_MAPR2_MISC_REMAP893,30128
#define AFIO_MAPR2_TIM12_REMAP	AFIO_MAPR2_TIM12_REMAP896,30222
#define AFIO_MAPR2_TIM76_DAC_DMA_REMAPE	AFIO_MAPR2_TIM76_DAC_DMA_REMAPE899,30306
#define AFIO_MAPR2_FSMC_NADV_DISCONNECT	AFIO_MAPR2_FSMC_NADV_DISCONNECT903,30441
#define AFIO_MAPR2_TIM14_REMAP	AFIO_MAPR2_TIM14_REMAP906,30546
#define AFIO_MAPR2_TIM13_REMAP	AFIO_MAPR2_TIM13_REMAP909,30641
#define AFIO_MAPR2_TIM11_REMAP	AFIO_MAPR2_TIM11_REMAP912,30736
#define AFIO_MAPR2_TIM10_REMAP	AFIO_MAPR2_TIM10_REMAP915,30831
#define AFIO_MAPR2_TIM9_REMAP	AFIO_MAPR2_TIM9_REMAP918,30935
#define AFIO_MAPR2_TIM1_DMA_REMAP	AFIO_MAPR2_TIM1_DMA_REMAP924,31087
#define AFIO_MAPR2_CEC_REMAP	AFIO_MAPR2_CEC_REMAP927,31179
#define AFIO_MAPR2_TIM17_REMAP	AFIO_MAPR2_TIM17_REMAP930,31268
#define AFIO_MAPR2_TIM16_REMAP	AFIO_MAPR2_TIM16_REMAP933,31359
#define AFIO_MAPR2_TIM15_REMAP	AFIO_MAPR2_TIM15_REMAP936,31462
#define AFIO_EXTICR_FIELDSIZE	AFIO_EXTICR_FIELDSIZE943,31630
#define AFIO_EXTI0 AFIO_EXTI0950,31753
#define AFIO_EXTI1 AFIO_EXTI1951,31790
#define AFIO_EXTI2 AFIO_EXTI2952,31827
#define AFIO_EXTI3 AFIO_EXTI3953,31864
#define AFIO_EXTI4 AFIO_EXTI4954,31901
#define AFIO_EXTI5 AFIO_EXTI5955,31938
#define AFIO_EXTI6 AFIO_EXTI6956,31975
#define AFIO_EXTI7 AFIO_EXTI7957,32012
#define AFIO_EXTI8 AFIO_EXTI8958,32049
#define AFIO_EXTI9 AFIO_EXTI9959,32086
#define AFIO_EXTI10 AFIO_EXTI10960,32123
#define AFIO_EXTI11 AFIO_EXTI11961,32160
#define AFIO_EXTI12 AFIO_EXTI12962,32197
#define AFIO_EXTI13 AFIO_EXTI13963,32234
#define AFIO_EXTI14 AFIO_EXTI14964,32271
#define AFIO_EXTI15 AFIO_EXTI15965,32308

../../../../libopencm3/include/libopencm3/stm32/f1/crc.h,50
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H34,1041

../../../../libopencm3/include/libopencm3/stm32/f1/bkp.h,2114
#define LIBOPENCM3_BKP_HLIBOPENCM3_BKP_H25,949
#define BKP_DR1	BKP_DR131,1085
#define BKP_DR2	BKP_DR234,1176
#define BKP_DR3	BKP_DR337,1267
#define BKP_DR4	BKP_DR440,1358
#define BKP_DR5	BKP_DR543,1449
#define BKP_DR6	BKP_DR646,1540
#define BKP_DR7	BKP_DR749,1631
#define BKP_DR8	BKP_DR852,1722
#define BKP_DR9	BKP_DR955,1813
#define BKP_DR10	BKP_DR1058,1906
#define BKP_RTCCR	BKP_RTCCR61,2008
#define BKP_CR	BKP_CR64,2101
#define BKP_CSR	BKP_CSR67,2200
#define BKP_DR11	BKP_DR1170,2293
#define BKP_DR12	BKP_DR1273,2386
#define BKP_DR13	BKP_DR1376,2479
#define BKP_DR14	BKP_DR1479,2572
#define BKP_DR15	BKP_DR1582,2665
#define BKP_DR16	BKP_DR1685,2758
#define BKP_DR17	BKP_DR1788,2851
#define BKP_DR18	BKP_DR1891,2944
#define BKP_DR19	BKP_DR1994,3037
#define BKP_DR20	BKP_DR2097,3130
#define BKP_DR21	BKP_DR21100,3223
#define BKP_DR22	BKP_DR22103,3316
#define BKP_DR23	BKP_DR23106,3409
#define BKP_DR24	BKP_DR24109,3502
#define BKP_DR25	BKP_DR25112,3595
#define BKP_DR26	BKP_DR26115,3688
#define BKP_DR27	BKP_DR27118,3781
#define BKP_DR28	BKP_DR28121,3874
#define BKP_DR29	BKP_DR29124,3967
#define BKP_DR30	BKP_DR30127,4060
#define BKP_DR31	BKP_DR31130,4153
#define BKP_DR32	BKP_DR32133,4246
#define BKP_DR33	BKP_DR33136,4339
#define BKP_DR34	BKP_DR34139,4432
#define BKP_DR35	BKP_DR35142,4525
#define BKP_DR36	BKP_DR36145,4618
#define BKP_DR37	BKP_DR37148,4711
#define BKP_DR38	BKP_DR38151,4804
#define BKP_DR39	BKP_DR39154,4897
#define BKP_DR40	BKP_DR40157,4990
#define BKP_DR41	BKP_DR41160,5083
#define BKP_DR42	BKP_DR42163,5176
#define BKP_RTCCR_ASOS	BKP_RTCCR_ASOS170,5359
#define BKP_RTCCR_ASOE	BKP_RTCCR_ASOE173,5437
#define BKP_RTCCR_CCO	BKP_RTCCR_CCO176,5509
#define BKP_RTCCR_CAL_LSB	BKP_RTCCR_CAL_LSB179,5578
#define BKP_CR_TPAL	BKP_CR_TPAL186,5724
#define BKP_CR_TPE	BKP_CR_TPE189,5786
#define BKP_CSR_TIF	BKP_CSR_TIF196,5932
#define BKP_CSR_TEF	BKP_CSR_TEF199,5994
#define BKP_CSR_TPIE	BKP_CSR_TPIE202,6067
#define BKP_CSR_CTI	BKP_CSR_CTI205,6135
#define BKP_CSR_CTE	BKP_CSR_CTE208,6198

../../../../libopencm3/include/libopencm3/stm32/f1/dma.h,49
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H32,969

../../../../libopencm3/include/libopencm3/stm32/f1/irq.json,2304
        "wwdg", 03,16
        "pvd", 14,33
        "tamper", 25,49
        "rtc", 36,68
        "flash", 47,84
        "rcc", 58,102
        "exti0", 69,118
        "exti1", 710,136
        "exti2", 811,154
        "exti3", 912,172
        "exti4", 1013,190
        "dma1_channel1", 1114,208
        "dma1_channel2", 1215,234
        "dma1_channel3", 1316,260
        "dma1_channel4", 1417,286
        "dma1_channel5", 1518,312
        "dma1_channel6", 1619,338
        "dma1_channel7", 1720,364
        "adc1_2", 1821,390
        "usb_hp_can_tx", 1922,409
        "usb_lp_can_rx0", 2023,435
        "can_rx1", 2124,462
        "can_sce", 2225,482
        "exti9_5", 2326,502
        "tim1_brk", 2427,522
        "tim1_up", 2528,543
        "tim1_trg_com", 2629,563
        "tim1_cc", 2730,588
        "tim2", 2831,608
        "tim3", 2932,625
        "tim4", 3033,642
        "i2c1_ev", 3134,659
        "i2c1_er", 3235,679
        "i2c2_ev", 3336,699
        "i2c2_er", 3437,719
        "spi1", 3538,739
        "spi2", 3639,756
        "usart1", 3740,773
        "usart2", 3841,792
        "usart3", 3942,811
        "exti15_10", 4043,830
        "rtc_alarm", 4144,852
        "usb_wakeup", 4245,874
        "tim8_brk", 4346,897
        "tim8_up", 4447,918
        "tim8_trg_com", 4548,938
        "tim8_cc", 4649,963
        "adc3", 4750,983
        "fsmc", 4851,1000
        "sdio", 4952,1017
        "tim5", 5053,1034
        "spi3", 5154,1051
        "uart4", 5255,1068
        "uart5", 5356,1086
        "tim6", 5457,1104
        "tim7", 5558,1121
        "dma2_channel1", 5659,1138
        "dma2_channel2", 5760,1164
        "dma2_channel3", 5861,1190
        "dma2_channel4_5", 5962,1216
        "dma2_channel5", 6063,1244
        "eth", 6164,1270
        "eth_wkup", 6265,1286
        "can2_tx", 6366,1307
        "can2_rx0", 6467,1327
        "can2_rx1", 6568,1348
        "can2_sce", 6669,1369
        "otg_fs"6770,1390
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 F1 series", partname_humanreadable72,1415
    "partname_doxygen": "STM32F1", partname_doxygen73,1465
    "includeguard": "LIBOPENCM3_STM32_F1_NVIC_H"includeguard74,1501

../../../../libopencm3/include/libopencm3/stm32/f1/st_usbfs.h,0

../../../../libopencm3/include/libopencm3/stm32/f1/flash.h,1198
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H42,1329
#define FLASH_OPTION_BYTE_0 FLASH_OPTION_BYTE_055,1685
#define FLASH_OPTION_BYTE_1 FLASH_OPTION_BYTE_156,1746
#define FLASH_OPTION_BYTE_2 FLASH_OPTION_BYTE_257,1807
#define FLASH_OPTION_BYTE_3 FLASH_OPTION_BYTE_358,1868
#define FLASH_OPTION_BYTE_4 FLASH_OPTION_BYTE_459,1929
#define FLASH_OPTION_BYTE_5 FLASH_OPTION_BYTE_560,1990
#define FLASH_OPTION_BYTE_6 FLASH_OPTION_BYTE_661,2051
#define FLASH_OPTION_BYTE_7 FLASH_OPTION_BYTE_762,2112
#define FLASH_ACR_LATENCY_0WS	FLASH_ACR_LATENCY_0WS74,2578
#define FLASH_ACR_LATENCY_1WS	FLASH_ACR_LATENCY_1WS75,2614
#define FLASH_ACR_LATENCY_2WS	FLASH_ACR_LATENCY_2WS76,2650
#define FLASH_ACR_HLFCYA	FLASH_ACR_HLFCYA78,2694
#define FLASH_SR_EOP	FLASH_SR_EOP82,2811
#define FLASH_SR_WRPRTERR	FLASH_SR_WRPRTERR83,2843
#define FLASH_SR_PGERR	FLASH_SR_PGERR84,2879
#define FLASH_SR_BSY	FLASH_SR_BSY85,2913
#define FLASH_OBR_NRST_STDBY	FLASH_OBR_NRST_STDBY93,3168
#define FLASH_OBR_NRST_STOP	FLASH_OBR_NRST_STOP94,3207
#define FLASH_OBR_WDG_SW	FLASH_OBR_WDG_SW95,3245
#define FLASH_OBR_RDPRT_EN	FLASH_OBR_RDPRT_EN96,3280
#define FLASH_RDP_KEY	FLASH_RDP_KEY103,3635

../../../../libopencm3/include/libopencm3/stm32/f1/pwr.h,49
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H32,972

../../../../libopencm3/include/libopencm3/stm32/f1/usart.h,53
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H32,972

../../../../libopencm3/include/libopencm3/stm32/f1/adc.h,9160
#define LIBOPENCM3_ADC_HLIBOPENCM3_ADC_H39,1167
#define ADC_JOFR1(ADC_JOFR146,1397
#define ADC_JOFR2(ADC_JOFR247,1446
#define ADC_JOFR3(ADC_JOFR348,1495
#define ADC_JOFR4(ADC_JOFR449,1544
#define ADC_HTR(ADC_HTR52,1647
#define ADC_LTR(ADC_LTR55,1748
#define ADC_SQR1(ADC_SQR158,1846
#define ADC_SQR2(ADC_SQR261,1945
#define ADC_SQR3(ADC_SQR364,2044
#define ADC_JSQR(ADC_JSQR67,2142
#define ADC_JDR1(ADC_JDR170,2247
#define ADC_JDR2(ADC_JDR271,2296
#define ADC_JDR3(ADC_JDR372,2345
#define ADC_JDR4(ADC_JDR473,2394
#define ADC_DR(ADC_DR76,2485
#define ADC_CR1_DUALMOD_IND ADC_CR1_DUALMOD_IND103,3480
#define ADC_CR1_DUALMOD_CRSISM ADC_CR1_DUALMOD_CRSISM105,3599
#define ADC_CR1_DUALMOD_CRSATM ADC_CR1_DUALMOD_CRSATM107,3714
#define ADC_CR1_DUALMOD_CISFIM ADC_CR1_DUALMOD_CISFIM109,3829
#define ADC_CR1_DUALMOD_CISSIM ADC_CR1_DUALMOD_CISSIM111,3944
#define ADC_CR1_DUALMOD_ISM ADC_CR1_DUALMOD_ISM113,4036
#define ADC_CR1_DUALMOD_RSM ADC_CR1_DUALMOD_RSM115,4127
#define ADC_CR1_DUALMOD_FIM ADC_CR1_DUALMOD_FIM117,4214
#define ADC_CR1_DUALMOD_SIM ADC_CR1_DUALMOD_SIM119,4301
#define ADC_CR1_DUALMOD_ATM ADC_CR1_DUALMOD_ATM121,4389
#define ADC_CR1_DUALMOD_MASK	ADC_CR1_DUALMOD_MASK123,4449
#define ADC_CR1_DUALMOD_SHIFT	ADC_CR1_DUALMOD_SHIFT124,4491
#define ADC_CR1_AWDCH_MAX	ADC_CR1_AWDCH_MAX126,4526
#define ADC_CR2_TSVREFE	ADC_CR2_TSVREFE131,4713
#define ADC_CR2_SWSTART	ADC_CR2_SWSTART134,4810
#define ADC_CR2_JSWSTART	ADC_CR2_JSWSTART137,4909
#define ADC_CR2_EXTTRIG	ADC_CR2_EXTTRIG140,5023
#define ADC_CR2_EXTSEL_TIM1_CC1	ADC_CR2_EXTSEL_TIM1_CC1151,5457
#define ADC_CR2_EXTSEL_TIM1_CC2	ADC_CR2_EXTSEL_TIM1_CC2153,5534
#define ADC_CR2_EXTSEL_TIM1_CC3	ADC_CR2_EXTSEL_TIM1_CC3155,5611
#define ADC_CR2_EXTSEL_TIM2_CC2	ADC_CR2_EXTSEL_TIM2_CC2157,5688
#define ADC_CR2_EXTSEL_TIM3_TRGO	ADC_CR2_EXTSEL_TIM3_TRGO159,5763
#define ADC_CR2_EXTSEL_TIM4_CC4	ADC_CR2_EXTSEL_TIM4_CC4161,5840
#define ADC_CR2_EXTSEL_EXTI11	ADC_CR2_EXTSEL_EXTI11163,5914
#define ADC_CR2_EXTSEL_SWSTART	ADC_CR2_EXTSEL_SWSTART165,5981
#define ADC_CR2_EXTSEL_TIM3_CC1	ADC_CR2_EXTSEL_TIM3_CC1176,6342
#define ADC_CR2_EXTSEL_TIM2_CC3	ADC_CR2_EXTSEL_TIM2_CC3178,6419
#define ADC_CR2_EXTSEL_TIM1_CC3	ADC_CR2_EXTSEL_TIM1_CC3180,6496
#define ADC_CR2_EXTSEL_TIM8_CC1	ADC_CR2_EXTSEL_TIM8_CC1182,6573
#define ADC_CR2_EXTSEL_TIM8_TRGO	ADC_CR2_EXTSEL_TIM8_TRGO184,6648
#define ADC_CR2_EXTSEL_TIM5_CC1	ADC_CR2_EXTSEL_TIM5_CC1186,6725
#define ADC_CR2_EXTSEL_TIM5_CC3	ADC_CR2_EXTSEL_TIM5_CC3188,6802
#define ADC_CR2_EXTSEL_MASK	ADC_CR2_EXTSEL_MASK191,6856
#define ADC_CR2_EXTSEL_SHIFT	ADC_CR2_EXTSEL_SHIFT192,6897
#define ADC_CR2_JEXTTRIG	ADC_CR2_JEXTTRIG197,7065
#define ADC_CR2_JEXTSEL_TIM1_TRGO	ADC_CR2_JEXTSEL_TIM1_TRGO209,7522
#define ADC_CR2_JEXTSEL_TIM1_CC4	ADC_CR2_JEXTSEL_TIM1_CC4211,7600
#define ADC_CR2_JEXTSEL_TIM2_TRGO	ADC_CR2_JEXTSEL_TIM2_TRGO213,7675
#define ADC_CR2_JEXTSEL_TIM2_CC1	ADC_CR2_JEXTSEL_TIM2_CC1215,7753
#define ADC_CR2_JEXTSEL_TIM3_CC4	ADC_CR2_JEXTSEL_TIM3_CC4217,7830
#define ADC_CR2_JEXTSEL_TIM4_TRGO	ADC_CR2_JEXTSEL_TIM4_TRGO219,7905
#define ADC_CR2_JEXTSEL_EXTI15	ADC_CR2_JEXTSEL_EXTI15221,7980
#define ADC_CR2_JEXTSEL_JSWSTART	ADC_CR2_JEXTSEL_JSWSTART223,8057
#define ADC_CR2_JEXTSEL_TIM1_TRGO	ADC_CR2_JEXTSEL_TIM1_TRGO234,8477
#define ADC_CR2_JEXTSEL_TIM1_CC4	ADC_CR2_JEXTSEL_TIM1_CC4236,8555
#define ADC_CR2_JEXTSEL_TIM4_CC3	ADC_CR2_JEXTSEL_TIM4_CC3238,8632
#define ADC_CR2_JEXTSEL_TIM8_CC2	ADC_CR2_JEXTSEL_TIM8_CC2240,8709
#define ADC_CR2_JEXTSEL_TIM8_CC4	ADC_CR2_JEXTSEL_TIM8_CC4242,8786
#define ADC_CR2_JEXTSEL_TIM5_TRGO	ADC_CR2_JEXTSEL_TIM5_TRGO244,8861
#define ADC_CR2_JEXTSEL_TIM5_CC4	ADC_CR2_JEXTSEL_TIM5_CC4246,8939
#define ADC_CR2_JEXTSEL_JSWSTART	ADC_CR2_JEXTSEL_JSWSTART248,9017
#define ADC_CR2_JEXTSEL_MASK	ADC_CR2_JEXTSEL_MASK251,9093
#define ADC_CR2_JEXTSEL_SHIFT	ADC_CR2_JEXTSEL_SHIFT252,9135
#define ADC_CR2_ALIGN_RIGHT ADC_CR2_ALIGN_RIGHT255,9199
#define ADC_CR2_ALIGN_LEFT ADC_CR2_ALIGN_LEFT256,9249
#define ADC_CR2_ALIGN	ADC_CR2_ALIGN257,9299
#define ADC_CR2_DMA	ADC_CR2_DMA262,9465
#define ADC_CR2_RSTCAL	ADC_CR2_RSTCAL267,9600
#define ADC_CR2_CAL	ADC_CR2_CAL270,9663
#define ADC_CR2_CONT	ADC_CR2_CONT273,9730
#define ADC_CR2_ADON	ADC_CR2_ADON281,10027
#define ADC_SMPR1_SMP17_LSB	ADC_SMPR1_SMP17_LSB284,10140
#define ADC_SMPR1_SMP16_LSB	ADC_SMPR1_SMP16_LSB285,10172
#define ADC_SMPR1_SMP15_LSB	ADC_SMPR1_SMP15_LSB286,10204
#define ADC_SMPR1_SMP14_LSB	ADC_SMPR1_SMP14_LSB287,10236
#define ADC_SMPR1_SMP13_LSB	ADC_SMPR1_SMP13_LSB288,10268
#define ADC_SMPR1_SMP12_LSB	ADC_SMPR1_SMP12_LSB289,10299
#define ADC_SMPR1_SMP11_LSB	ADC_SMPR1_SMP11_LSB290,10330
#define ADC_SMPR1_SMP10_LSB	ADC_SMPR1_SMP10_LSB291,10361
#define ADC_SMPR1_SMP17_MSK	ADC_SMPR1_SMP17_MSK292,10392
#define ADC_SMPR1_SMP16_MSK	ADC_SMPR1_SMP16_MSK293,10450
#define ADC_SMPR1_SMP15_MSK	ADC_SMPR1_SMP15_MSK294,10508
#define ADC_SMPR1_SMP14_MSK	ADC_SMPR1_SMP14_MSK295,10566
#define ADC_SMPR1_SMP13_MSK	ADC_SMPR1_SMP13_MSK296,10624
#define ADC_SMPR1_SMP12_MSK	ADC_SMPR1_SMP12_MSK297,10682
#define ADC_SMPR1_SMP11_MSK	ADC_SMPR1_SMP11_MSK298,10740
#define ADC_SMPR1_SMP10_MSK	ADC_SMPR1_SMP10_MSK299,10798
#define ADC_SMPR2_SMP9_LSB	ADC_SMPR2_SMP9_LSB303,10938
#define ADC_SMPR2_SMP8_LSB	ADC_SMPR2_SMP8_LSB304,10969
#define ADC_SMPR2_SMP7_LSB	ADC_SMPR2_SMP7_LSB305,11000
#define ADC_SMPR2_SMP6_LSB	ADC_SMPR2_SMP6_LSB306,11031
#define ADC_SMPR2_SMP5_LSB	ADC_SMPR2_SMP5_LSB307,11062
#define ADC_SMPR2_SMP4_LSB	ADC_SMPR2_SMP4_LSB308,11093
#define ADC_SMPR2_SMP3_LSB	ADC_SMPR2_SMP3_LSB309,11124
#define ADC_SMPR2_SMP2_LSB	ADC_SMPR2_SMP2_LSB310,11154
#define ADC_SMPR2_SMP1_LSB	ADC_SMPR2_SMP1_LSB311,11184
#define ADC_SMPR2_SMP0_LSB	ADC_SMPR2_SMP0_LSB312,11214
#define ADC_SMPR2_SMP9_MSK	ADC_SMPR2_SMP9_MSK313,11244
#define ADC_SMPR2_SMP8_MSK	ADC_SMPR2_SMP8_MSK314,11300
#define ADC_SMPR2_SMP7_MSK	ADC_SMPR2_SMP7_MSK315,11356
#define ADC_SMPR2_SMP6_MSK	ADC_SMPR2_SMP6_MSK316,11412
#define ADC_SMPR2_SMP5_MSK	ADC_SMPR2_SMP5_MSK317,11468
#define ADC_SMPR2_SMP4_MSK	ADC_SMPR2_SMP4_MSK318,11524
#define ADC_SMPR2_SMP3_MSK	ADC_SMPR2_SMP3_MSK319,11580
#define ADC_SMPR2_SMP2_MSK	ADC_SMPR2_SMP2_MSK320,11636
#define ADC_SMPR2_SMP1_MSK	ADC_SMPR2_SMP1_MSK321,11692
#define ADC_SMPR2_SMP0_MSK	ADC_SMPR2_SMP0_MSK322,11748
#define ADC_SMPR_SMP_1DOT5CYC	ADC_SMPR_SMP_1DOT5CYC331,12116
#define ADC_SMPR_SMP_7DOT5CYC	ADC_SMPR_SMP_7DOT5CYC332,12151
#define ADC_SMPR_SMP_13DOT5CYC	ADC_SMPR_SMP_13DOT5CYC333,12186
#define ADC_SMPR_SMP_28DOT5CYC	ADC_SMPR_SMP_28DOT5CYC334,12222
#define ADC_SMPR_SMP_41DOT5CYC	ADC_SMPR_SMP_41DOT5CYC335,12258
#define ADC_SMPR_SMP_55DOT5CYC	ADC_SMPR_SMP_55DOT5CYC336,12294
#define ADC_SMPR_SMP_71DOT5CYC	ADC_SMPR_SMP_71DOT5CYC337,12330
#define ADC_SMPR_SMP_239DOT5CYC	ADC_SMPR_SMP_239DOT5CYC338,12366
#define ADC_SQR_MAX_CHANNELS_REGULAR	ADC_SQR_MAX_CHANNELS_REGULAR344,12494
#define ADC_SQR1_SQ16_LSB	ADC_SQR1_SQ16_LSB346,12535
#define ADC_SQR1_SQ15_LSB	ADC_SQR1_SQ15_LSB347,12565
#define ADC_SQR1_SQ14_LSB	ADC_SQR1_SQ14_LSB348,12595
#define ADC_SQR1_SQ13_LSB	ADC_SQR1_SQ13_LSB349,12624
#define ADC_SQR1_L_MSK	ADC_SQR1_L_MSK350,12653
#define ADC_SQR1_SQ16_MSK	ADC_SQR1_SQ16_MSK351,12702
#define ADC_SQR1_SQ15_MSK	ADC_SQR1_SQ15_MSK352,12757
#define ADC_SQR1_SQ14_MSK	ADC_SQR1_SQ14_MSK353,12812
#define ADC_SQR1_SQ13_MSK	ADC_SQR1_SQ13_MSK354,12867
#define ADC_SQR2_SQ12_LSB	ADC_SQR2_SQ12_LSB358,13004
#define ADC_SQR2_SQ11_LSB	ADC_SQR2_SQ11_LSB359,13034
#define ADC_SQR2_SQ10_LSB	ADC_SQR2_SQ10_LSB360,13064
#define ADC_SQR2_SQ9_LSB	ADC_SQR2_SQ9_LSB361,13094
#define ADC_SQR2_SQ8_LSB	ADC_SQR2_SQ8_LSB362,13123
#define ADC_SQR2_SQ7_LSB	ADC_SQR2_SQ7_LSB363,13151
#define ADC_SQR2_SQ12_MSK	ADC_SQR2_SQ12_MSK364,13179
#define ADC_SQR2_SQ11_MSK	ADC_SQR2_SQ11_MSK365,13234
#define ADC_SQR2_SQ10_MSK	ADC_SQR2_SQ10_MSK366,13289
#define ADC_SQR2_SQ9_MSK	ADC_SQR2_SQ9_MSK367,13344
#define ADC_SQR2_SQ8_MSK	ADC_SQR2_SQ8_MSK368,13397
#define ADC_SQR2_SQ7_MSK	ADC_SQR2_SQ7_MSK369,13450
#define ADC_SQR3_SQ6_LSB	ADC_SQR3_SQ6_LSB373,13585
#define ADC_SQR3_SQ5_LSB	ADC_SQR3_SQ5_LSB374,13614
#define ADC_SQR3_SQ4_LSB	ADC_SQR3_SQ4_LSB375,13643
#define ADC_SQR3_SQ3_LSB	ADC_SQR3_SQ3_LSB376,13672
#define ADC_SQR3_SQ2_LSB	ADC_SQR3_SQ2_LSB377,13701
#define ADC_SQR3_SQ1_LSB	ADC_SQR3_SQ1_LSB378,13729
#define ADC_SQR3_SQ6_MSK	ADC_SQR3_SQ6_MSK379,13757
#define ADC_SQR3_SQ5_MSK	ADC_SQR3_SQ5_MSK380,13810
#define ADC_SQR3_SQ4_MSK	ADC_SQR3_SQ4_MSK381,13863
#define ADC_SQR3_SQ3_MSK	ADC_SQR3_SQ3_MSK382,13916
#define ADC_SQR3_SQ2_MSK	ADC_SQR3_SQ2_MSK383,13969
#define ADC_SQR3_SQ1_MSK	ADC_SQR3_SQ1_MSK384,14022
#define ADC_JDATA_LSB	ADC_JDATA_LSB388,14157
#define ADC_DATA_LSB	ADC_DATA_LSB389,14183
#define ADC_ADC2DATA_LSB	ADC_ADC2DATA_LSB390,14208
#define ADC_JDATA_MSK	ADC_JDATA_MSK391,14265
#define ADC_DATA_MSK	ADC_DATA_MSK392,14315
#define ADC_ADC2DATA_MSK	ADC_ADC2DATA_MSK393,14357
#define ADC_CHANNEL_TEMP	ADC_CHANNEL_TEMP400,14526
#define ADC_CHANNEL_VREF	ADC_CHANNEL_VREF401,14554

../../../../libopencm3/include/libopencm3/stm32/rtc.h,0

../../../../libopencm3/include/libopencm3/stm32/dsi.h,0

../../../../libopencm3/include/libopencm3/stm32/f7/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H32,963

../../../../libopencm3/include/libopencm3/stm32/f7/memorymap.h,4694
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H19,757
#define FLASH_BASE	FLASH_BASE26,941
#define PERIPH_BASE	PERIPH_BASE27,976
#define PERIPH_BASE_APB1	PERIPH_BASE_APB128,1012
#define PERIPH_BASE_APB2	PERIPH_BASE_APB229,1062
#define PERIPH_BASE_AHB1	PERIPH_BASE_AHB130,1112
#define PERIPH_BASE_AHB2	PERIPH_BASE_AHB231,1162
#define PERIPH_BASE_AHB3	PERIPH_BASE_AHB332,1200
#define TIM2_BASE	TIM2_BASE37,1285
#define TIM3_BASE	TIM3_BASE38,1333
#define TIM4_BASE	TIM4_BASE39,1381
#define TIM5_BASE	TIM5_BASE40,1429
#define TIM6_BASE	TIM6_BASE41,1477
#define TIM7_BASE	TIM7_BASE42,1525
#define TIM12_BASE	TIM12_BASE43,1573
#define TIM13_BASE	TIM13_BASE44,1622
#define TIM14_BASE	TIM14_BASE45,1671
#define LPTIM1_BASE	LPTIM1_BASE46,1720
#define RTC_BASE	RTC_BASE47,1770
#define WWDG_BASE	WWDG_BASE48,1817
#define IWDG_BASE	IWDG_BASE49,1865
#define SPI2_BASE	SPI2_BASE51,1983
#define SPI3_BASE	SPI3_BASE52,2031
#define SPDIF_BASE	SPDIF_BASE53,2079
#define USART2_BASE	USART2_BASE54,2128
#define USART3_BASE	USART3_BASE55,2178
#define UART4_BASE	UART4_BASE56,2228
#define UART5_BASE	UART5_BASE57,2277
#define I2C1_BASE	I2C1_BASE58,2326
#define I2C2_BASE	I2C2_BASE59,2374
#define I2C3_BASE	I2C3_BASE60,2422
#define I2C4_BASE	I2C4_BASE61,2470
#define BX_CAN1_BASE	BX_CAN1_BASE62,2518
#define BX_CAN2_BASE	BX_CAN2_BASE63,2569
#define CEC_BASE	CEC_BASE64,2620
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE65,2667
#define DAC_BASE	DAC_BASE66,2723
#define UART7_BASE	UART7_BASE67,2770
#define UART8_BASE	UART8_BASE68,2819
#define TIM1_BASE	TIM1_BASE72,2950
#define TIM8_BASE	TIM8_BASE73,2998
#define USART1_BASE	USART1_BASE75,3116
#define USART6_BASE	USART6_BASE76,3166
#define ADC1_BASE	ADC1_BASE78,3286
#define ADC2_BASE	ADC2_BASE79,3345
#define ADC3_BASE	ADC3_BASE80,3404
#define ADC_COMMON_BASE	ADC_COMMON_BASE81,3463
#define SDIO_BASE	SDIO_BASE83,3598
#define SPI1_BASE	SPI1_BASE85,3728
#define SPI4_BASE	SPI4_BASE86,3776
#define SYSCFG_BASE	SYSCFG_BASE87,3824
#define EXTI_BASE	EXTI_BASE88,3874
#define TIM9_BASE	TIM9_BASE89,3922
#define TIM10_BASE	TIM10_BASE90,3970
#define TIM11_BASE	TIM11_BASE91,4019
#define SPI5_BASE	SPI5_BASE93,4138
#define SPI6_BASE	SPI6_BASE94,4186
#define SAI1_BASE	SAI1_BASE95,4234
#define SAI2_BASE	SAI2_BASE96,4282
#define LCD_TFT_BASE	LCD_TFT_BASE97,4330
#define LTDC_BASE	LTDC_BASE98,4381
#define DSI_BASE	DSI_BASE99,4451
#define DFSDM1_BASE	DFSDM1_BASE100,4498
#define MDIOS_BASE	MDIOS_BASE101,4548
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE105,4679
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE106,4733
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE107,4787
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE108,4841
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE109,4895
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE110,4949
#define GPIO_PORT_G_BASE	GPIO_PORT_G_BASE111,5003
#define GPIO_PORT_H_BASE	GPIO_PORT_H_BASE112,5057
#define GPIO_PORT_I_BASE	GPIO_PORT_I_BASE113,5111
#define GPIO_PORT_J_BASE	GPIO_PORT_J_BASE114,5165
#define GPIO_PORT_K_BASE	GPIO_PORT_K_BASE115,5219
#define CRC_BASE	CRC_BASE117,5343
#define RCC_BASE	RCC_BASE119,5460
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE120,5507
#define BKPSRAM_BASE	BKPSRAM_BASE121,5568
#define DMA1_BASE	DMA1_BASE123,5689
#define DMA2_BASE	DMA2_BASE124,5737
#define ETHERNET_BASE	ETHERNET_BASE126,5855
#define DMA2D_BASE	DMA2D_BASE128,5908
#define USB_OTG_HS_BASE	USB_OTG_HS_BASE130,5958
#define USB_OTG_FS_BASE	USB_OTG_FS_BASE134,6026
#define DCMI_BASE	DCMI_BASE136,6152
#define CRYP_BASE	CRYP_BASE138,6272
#define HASH_BASE	HASH_BASE139,6321
#define RNG_BASE	RNG_BASE141,6441
#define FMC1_BASE	FMC1_BASE145,6572
#define FMC2_BASE	FMC2_BASE146,6625
#define FMC3_BASE	FMC3_BASE147,6678
#define QSPI_BASE	QSPI_BASE148,6731
#define FMCC_BASE	FMCC_BASE149,6784
#define QUADSPI_BASE	QUADSPI_BASE150,6837
#define QSPIC_BASE	QSPIC_BASE151,6893
#define FMC5_BASE	FMC5_BASE152,6951
#define FMC6_BASE	FMC6_BASE153,7004
#define DBGMCU_BASE	DBGMCU_BASE156,7084
#define DESIG_FLASH_SIZE_BASE_449	DESIG_FLASH_SIZE_BASE_449160,7248
#define DESIG_FLASH_SIZE_BASE_451 DESIG_FLASH_SIZE_BASE_451161,7297
#define DESIG_FLASH_SIZE_BASE_452 DESIG_FLASH_SIZE_BASE_452162,7348
#define DESIG_UNIQUE_ID_BASE_449	DESIG_UNIQUE_ID_BASE_449164,7400
#define DESIG_UNIQUE_ID_BASE_451 DESIG_UNIQUE_ID_BASE_451165,7448
#define DESIG_UNIQUE_ID_BASE_452 DESIG_UNIQUE_ID_BASE_452166,7497
#define ST_VREFINT_CAL	ST_VREFINT_CAL169,7599
#define ST_TSENSE_CAL1_30C	ST_TSENSE_CAL1_30C170,7643
#define ST_TSENSE_CAL2_110C	ST_TSENSE_CAL2_110C171,7690

../../../../libopencm3/include/libopencm3/stm32/f7/dac.h,76
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H32,959
#define DAC1	DAC140,1106

../../../../libopencm3/include/libopencm3/stm32/f7/ltdc.h,71
#define LIBOPENCM3_STM32_F7_LTDC_H_LIBOPENCM3_STM32_F7_LTDC_H_25,947

../../../../libopencm3/include/libopencm3/stm32/f7/nvic.h,5601
#define LIBOPENCM3_STM32_F7_NVIC_HLIBOPENCM3_STM32_F7_NVIC_H7,180
#define NVIC_NVIC_WWDG_IRQ NVIC_NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,392
#define NVIC_TAMP_STAMP_IRQ NVIC_TAMP_STAMP_IRQ18,415
#define NVIC_RTC_WKUP_IRQ NVIC_RTC_WKUP_IRQ19,445
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ20,473
#define NVIC_RCC_IRQ NVIC_RCC_IRQ21,498
#define NVIC_EXTI0_IRQ NVIC_EXTI0_IRQ22,521
#define NVIC_EXTI1_IRQ NVIC_EXTI1_IRQ23,546
#define NVIC_EXTI2_IRQ NVIC_EXTI2_IRQ24,571
#define NVIC_EXTI3_IRQ NVIC_EXTI3_IRQ25,596
#define NVIC_EXTI4_IRQ NVIC_EXTI4_IRQ26,621
#define NVIC_DMA1_STREAM0_IRQ NVIC_DMA1_STREAM0_IRQ27,647
#define NVIC_DMA1_STREAM1_IRQ NVIC_DMA1_STREAM1_IRQ28,680
#define NVIC_DMA1_STREAM2_IRQ NVIC_DMA1_STREAM2_IRQ29,713
#define NVIC_DMA1_STREAM3_IRQ NVIC_DMA1_STREAM3_IRQ30,746
#define NVIC_DMA1_STREAM4_IRQ NVIC_DMA1_STREAM4_IRQ31,779
#define NVIC_DMA1_STREAM5_IRQ NVIC_DMA1_STREAM5_IRQ32,812
#define NVIC_DMA1_STREAM6_IRQ NVIC_DMA1_STREAM6_IRQ33,845
#define NVIC_ADC_IRQ NVIC_ADC_IRQ34,878
#define NVIC_CAN1_TX_IRQ NVIC_CAN1_TX_IRQ35,902
#define NVIC_CAN1_RX0_IRQ NVIC_CAN1_RX0_IRQ36,930
#define NVIC_CAN1_RX1_IRQ NVIC_CAN1_RX1_IRQ37,959
#define NVIC_CAN1_SCE_IRQ NVIC_CAN1_SCE_IRQ38,988
#define NVIC_EXTI9_5_IRQ NVIC_EXTI9_5_IRQ39,1017
#define NVIC_TIM1_BRK_TIM9_IRQ NVIC_TIM1_BRK_TIM9_IRQ40,1045
#define NVIC_TIM1_UP_TIM10_IRQ NVIC_TIM1_UP_TIM10_IRQ41,1079
#define NVIC_TIM1_TRG_COM_TIM11_IRQ NVIC_TIM1_TRG_COM_TIM11_IRQ42,1113
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ43,1152
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ44,1180
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ45,1205
#define NVIC_TIM4_IRQ NVIC_TIM4_IRQ46,1230
#define NVIC_I2C1_EV_IRQ NVIC_I2C1_EV_IRQ47,1255
#define NVIC_I2C1_ER_IRQ NVIC_I2C1_ER_IRQ48,1283
#define NVIC_I2C2_EV_IRQ NVIC_I2C2_EV_IRQ49,1311
#define NVIC_I2C2_ER_IRQ NVIC_I2C2_ER_IRQ50,1339
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ51,1367
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ52,1392
#define NVIC_USART1_IRQ NVIC_USART1_IRQ53,1417
#define NVIC_USART2_IRQ NVIC_USART2_IRQ54,1444
#define NVIC_USART3_IRQ NVIC_USART3_IRQ55,1471
#define NVIC_EXTI15_10_IRQ NVIC_EXTI15_10_IRQ56,1498
#define NVIC_RTC_ALARM_IRQ NVIC_RTC_ALARM_IRQ57,1528
#define NVIC_USB_FS_WKUP_IRQ NVIC_USB_FS_WKUP_IRQ58,1558
#define NVIC_TIM8_BRK_TIM12_IRQ NVIC_TIM8_BRK_TIM12_IRQ59,1590
#define NVIC_TIM8_UP_TIM13_IRQ NVIC_TIM8_UP_TIM13_IRQ60,1625
#define NVIC_TIM8_TRG_COM_TIM14_IRQ NVIC_TIM8_TRG_COM_TIM14_IRQ61,1659
#define NVIC_TIM8_CC_IRQ NVIC_TIM8_CC_IRQ62,1698
#define NVIC_DMA1_STREAM7_IRQ NVIC_DMA1_STREAM7_IRQ63,1726
#define NVIC_FSMC_IRQ NVIC_FSMC_IRQ64,1759
#define NVIC_SDMMC1_IRQ NVIC_SDMMC1_IRQ65,1784
#define NVIC_TIM5_IRQ NVIC_TIM5_IRQ66,1811
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ67,1836
#define NVIC_UART4_IRQ NVIC_UART4_IRQ68,1861
#define NVIC_UART5_IRQ NVIC_UART5_IRQ69,1887
#define NVIC_TIM6_DAC_IRQ NVIC_TIM6_DAC_IRQ70,1913
#define NVIC_TIM7_IRQ NVIC_TIM7_IRQ71,1942
#define NVIC_DMA2_STREAM0_IRQ NVIC_DMA2_STREAM0_IRQ72,1967
#define NVIC_DMA2_STREAM1_IRQ NVIC_DMA2_STREAM1_IRQ73,2000
#define NVIC_DMA2_STREAM2_IRQ NVIC_DMA2_STREAM2_IRQ74,2033
#define NVIC_DMA2_STREAM3_IRQ NVIC_DMA2_STREAM3_IRQ75,2066
#define NVIC_DMA2_STREAM4_IRQ NVIC_DMA2_STREAM4_IRQ76,2099
#define NVIC_ETH_IRQ NVIC_ETH_IRQ77,2132
#define NVIC_ETH_WKUP_IRQ NVIC_ETH_WKUP_IRQ78,2156
#define NVIC_CAN2_TX_IRQ NVIC_CAN2_TX_IRQ79,2185
#define NVIC_CAN2_RX0_IRQ NVIC_CAN2_RX0_IRQ80,2213
#define NVIC_CAN2_RX1_IRQ NVIC_CAN2_RX1_IRQ81,2242
#define NVIC_CAN2_SCE_IRQ NVIC_CAN2_SCE_IRQ82,2271
#define NVIC_OTG_FS_IRQ NVIC_OTG_FS_IRQ83,2300
#define NVIC_DMA2_STREAM5_IRQ NVIC_DMA2_STREAM5_IRQ84,2327
#define NVIC_DMA2_STREAM6_IRQ NVIC_DMA2_STREAM6_IRQ85,2360
#define NVIC_DMA2_STREAM7_IRQ NVIC_DMA2_STREAM7_IRQ86,2393
#define NVIC_USART6_IRQ NVIC_USART6_IRQ87,2426
#define NVIC_I2C3_EV_IRQ NVIC_I2C3_EV_IRQ88,2453
#define NVIC_I2C3_ER_IRQ NVIC_I2C3_ER_IRQ89,2481
#define NVIC_OTG_HS_EP1_OUT_IRQ NVIC_OTG_HS_EP1_OUT_IRQ90,2509
#define NVIC_OTG_HS_EP1_IN_IRQ NVIC_OTG_HS_EP1_IN_IRQ91,2544
#define NVIC_OTG_HS_WKUP_IRQ NVIC_OTG_HS_WKUP_IRQ92,2578
#define NVIC_OTG_HS_IRQ NVIC_OTG_HS_IRQ93,2610
#define NVIC_DCMI_IRQ NVIC_DCMI_IRQ94,2637
#define NVIC_CRYP_IRQ NVIC_CRYP_IRQ95,2662
#define NVIC_HASH_RNG_IRQ NVIC_HASH_RNG_IRQ96,2687
#define NVIC_FPU_IRQ NVIC_FPU_IRQ97,2716
#define NVIC_UART7_IRQ NVIC_UART7_IRQ98,2740
#define NVIC_UART8_IRQ NVIC_UART8_IRQ99,2766
#define NVIC_SPI4_IRQ NVIC_SPI4_IRQ100,2792
#define NVIC_SPI5_IRQ NVIC_SPI5_IRQ101,2817
#define NVIC_SPI6_IRQ NVIC_SPI6_IRQ102,2842
#define NVIC_SAI1_IRQ NVIC_SAI1_IRQ103,2867
#define NVIC_LCD_TFT_IRQ NVIC_LCD_TFT_IRQ104,2892
#define NVIC_LCD_TFT_ERR_IRQ NVIC_LCD_TFT_ERR_IRQ105,2920
#define NVIC_DMA2D_IRQ NVIC_DMA2D_IRQ106,2952
#define NVIC_SAI2_IRQ NVIC_SAI2_IRQ107,2978
#define NVIC_QUADSPI_IRQ NVIC_QUADSPI_IRQ108,3003
#define NVIC_LP_TIMER1_IRQ NVIC_LP_TIMER1_IRQ109,3031
#define NVIC_HDMI_CEC_IRQ NVIC_HDMI_CEC_IRQ110,3061
#define NVIC_I2C4_EV_IRQ NVIC_I2C4_EV_IRQ111,3090
#define NVIC_I2C4_ER_IRQ NVIC_I2C4_ER_IRQ112,3118
#define NVIC_SPDIFRX_IRQ NVIC_SPDIFRX_IRQ113,3146
#define NVIC_DSIHOST_IRQ NVIC_DSIHOST_IRQ114,3174
#define NVIC_DFSDM1_FLT0_IRQ NVIC_DFSDM1_FLT0_IRQ115,3202
#define NVIC_DFSDM1_FLT1_IRQ NVIC_DFSDM1_FLT1_IRQ116,3234
#define NVIC_DFSDM1_FLT2_IRQ NVIC_DFSDM1_FLT2_IRQ117,3267
#define NVIC_DFSDM1_FLT3_IRQ NVIC_DFSDM1_FLT3_IRQ118,3300
#define NVIC_SDMMC2_IRQ NVIC_SDMMC2_IRQ119,3333
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT121,3362

../../../../libopencm3/include/libopencm3/stm32/f7/doc-stm32f7.h,0

../../../../libopencm3/include/libopencm3/stm32/f7/syscfg.h,55
#define LIBOPENCM3_SYSCFG_HLIBOPENCM3_SYSCFG_H32,998

../../../../libopencm3/include/libopencm3/stm32/f7/rcc.h,41141
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H37,1157
#define RCC_CR	RCC_CR45,1311
#define RCC_PLLCFGR	RCC_PLLCFGR46,1354
#define RCC_CFGR	RCC_CFGR47,1401
#define RCC_CIR	RCC_CIR48,1445
#define RCC_AHB1RSTR	RCC_AHB1RSTR49,1489
#define RCC_AHB2RSTR	RCC_AHB2RSTR50,1537
#define RCC_AHB3RSTR	RCC_AHB3RSTR51,1585
#define RCC_APB1RSTR	RCC_APB1RSTR52,1633
#define RCC_APB2RSTR	RCC_APB2RSTR53,1681
#define RCC_AHB1ENR	RCC_AHB1ENR54,1729
#define RCC_AHB2ENR	RCC_AHB2ENR55,1776
#define RCC_AHB3ENR	RCC_AHB3ENR56,1823
#define RCC_APB1ENR	RCC_APB1ENR57,1870
#define RCC_APB2ENR	RCC_APB2ENR58,1917
#define RCC_AHB1LPENR	RCC_AHB1LPENR59,1964
#define RCC_AHB2LPENR	RCC_AHB2LPENR60,2013
#define RCC_AHB3LPENR	RCC_AHB3LPENR61,2062
#define RCC_APB1LPENR	RCC_APB1LPENR62,2111
#define RCC_APB2LPENR	RCC_APB2LPENR63,2160
#define RCC_BDCR	RCC_BDCR64,2209
#define RCC_CSR	RCC_CSR65,2253
#define RCC_SSCGR	RCC_SSCGR66,2297
#define RCC_PLLI2SCFGR	RCC_PLLI2SCFGR67,2342
#define RCC_PLLSAICFGR	RCC_PLLSAICFGR68,2392
#define RCC_DCKCFGR1	RCC_DCKCFGR169,2442
#define RCC_DCKCFGR2	RCC_DCKCFGR270,2490
#define RCC_CR_PLLSAIRDY	RCC_CR_PLLSAIRDY74,2620
#define RCC_CR_PLLSAION	RCC_CR_PLLSAION75,2657
#define RCC_CR_PLLI2SRDY	RCC_CR_PLLI2SRDY76,2694
#define RCC_CR_PLLI2SON	RCC_CR_PLLI2SON77,2731
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY78,2768
#define RCC_CR_PLLON	RCC_CR_PLLON79,2803
#define RCC_CR_CSSON	RCC_CR_CSSON80,2837
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP81,2871
#define RCC_CR_HSERDY	RCC_CR_HSERDY82,2906
#define RCC_CR_HSEON	RCC_CR_HSEON83,2941
#define RCC_CR_HSICAL_MASK	RCC_CR_HSICAL_MASK84,2975
#define RCC_CR_HSICAL_SHIFT	RCC_CR_HSICAL_SHIFT85,3009
#define RCC_CR_HSITRIM_MASK	RCC_CR_HSITRIM_MASK86,3041
#define RCC_CR_HSITRIM_SHIFT	RCC_CR_HSITRIM_SHIFT87,3076
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY88,3109
#define RCC_CR_HSION	RCC_CR_HSION89,3143
#define RCC_PLLCFGR_PLLQ_MASK	RCC_PLLCFGR_PLLQ_MASK93,3258
#define RCC_PLLCFGR_PLLQ_SHIFT	RCC_PLLCFGR_PLLQ_SHIFT94,3294
#define RCC_PLLCFGR_PLLSRC	RCC_PLLCFGR_PLLSRC95,3330
#define RCC_PLLCFGR_PLLP_MASK	RCC_PLLCFGR_PLLP_MASK96,3369
#define RCC_PLLCFGR_PLLP_SHIFT	RCC_PLLCFGR_PLLP_SHIFT97,3405
#define RCC_PLLCFGR_PLLN_MASK	RCC_PLLCFGR_PLLN_MASK98,3441
#define RCC_PLLCFGR_PLLN_SHIFT	RCC_PLLCFGR_PLLN_SHIFT99,3479
#define RCC_PLLCFGR_PLLM_MASK	RCC_PLLCFGR_PLLM_MASK100,3514
#define RCC_PLLCFGR_PLLM_SHIFT	RCC_PLLCFGR_PLLM_SHIFT101,3551
#define RCC_CFGR_MCO2_MASK	RCC_CFGR_MCO2_MASK106,3711
#define RCC_CFGR_MCO2_SHIFT	RCC_CFGR_MCO2_SHIFT107,3744
#define RCC_CFGR_MCO2_SYSCLK	RCC_CFGR_MCO2_SYSCLK108,3777
#define RCC_CFGR_MCO2_PLLI2S	RCC_CFGR_MCO2_PLLI2S109,3812
#define RCC_CFGR_MCO2_HSE	RCC_CFGR_MCO2_HSE110,3847
#define RCC_CFGR_MCO2_PLL	RCC_CFGR_MCO2_PLL111,3879
#define RCC_CFGR_MCOPRE_MASK	RCC_CFGR_MCOPRE_MASK114,3944
#define RCC_CFGR_MCO2PRE_SHIFT	RCC_CFGR_MCO2PRE_SHIFT115,3979
#define RCC_CFGR_MCO1PRE_SHIFT	RCC_CFGR_MCO1PRE_SHIFT116,4015
#define RCC_CFGR_MCOPRE_DIV_NONE	RCC_CFGR_MCOPRE_DIV_NONE117,4051
#define RCC_CFGR_MCOPRE_DIV_2	RCC_CFGR_MCOPRE_DIV_2118,4089
#define RCC_CFGR_MCOPRE_DIV_3	RCC_CFGR_MCOPRE_DIV_3119,4125
#define RCC_CFGR_MCOPRE_DIV_4	RCC_CFGR_MCOPRE_DIV_4120,4161
#define RCC_CFGR_MCOPRE_DIV_5	RCC_CFGR_MCOPRE_DIV_5121,4197
#define RCC_CFGR_I2SSRC	RCC_CFGR_I2SSRC124,4268
#define RCC_CFGR_MCO1_MASK	RCC_CFGR_MCO1_MASK127,4349
#define RCC_CFGR_MCO1_SHIFT	RCC_CFGR_MCO1_SHIFT128,4382
#define RCC_CFGR_MCO1_HSI	RCC_CFGR_MCO1_HSI129,4415
#define RCC_CFGR_MCO1_LSE	RCC_CFGR_MCO1_LSE130,4447
#define RCC_CFGR_MCO1_HSE	RCC_CFGR_MCO1_HSE131,4479
#define RCC_CFGR_MCO1_PLL	RCC_CFGR_MCO1_PLL132,4511
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT133,4543
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK134,4592
#define RCC_CFGR_RTCPRE_SHIFT	RCC_CFGR_RTCPRE_SHIFT137,4688
#define RCC_CFGR_RTCPRE_MASK	RCC_CFGR_RTCPRE_MASK138,4723
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT140,4760
#define RCC_CFGR_PPRE2_MASK	RCC_CFGR_PPRE2_MASK141,4794
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT142,4828
#define RCC_CFGR_PPRE1_MASK	RCC_CFGR_PPRE1_MASK143,4862
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV148,5023
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2149,5057
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4150,5090
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8151,5123
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16152,5156
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT155,5199
#define RCC_CFGR_HPRE_MASK	RCC_CFGR_HPRE_MASK156,5231
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV159,5329
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2160,5363
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4161,5402
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8162,5441
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16163,5480
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64164,5520
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128165,5560
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256166,5601
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512167,5642
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT171,5730
#define RCC_CFGR_SWS_MASK	RCC_CFGR_SWS_MASK172,5761
#define RCC_CFGR_SWS_HSI	RCC_CFGR_SWS_HSI173,5793
#define RCC_CFGR_SWS_HSE	RCC_CFGR_SWS_HSE174,5824
#define RCC_CFGR_SWS_PLL	RCC_CFGR_SWS_PLL175,5855
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT178,5917
#define RCC_CFGR_SW_MASK	RCC_CFGR_SW_MASK179,5947
#define RCC_CFGR_SW_HSI	RCC_CFGR_SW_HSI180,5978
#define RCC_CFGR_SW_HSE	RCC_CFGR_SW_HSE181,6009
#define RCC_CFGR_SW_PLL	RCC_CFGR_SW_PLL182,6040
#define RCC_CFGR_PPRE_DIV_NONE	RCC_CFGR_PPRE_DIV_NONE189,6264
#define RCC_CFGR_PPRE_DIV_2	RCC_CFGR_PPRE_DIV_2190,6301
#define RCC_CFGR_PPRE_DIV_4	RCC_CFGR_PPRE_DIV_4191,6335
#define RCC_CFGR_PPRE_DIV_8	RCC_CFGR_PPRE_DIV_8192,6369
#define RCC_CFGR_PPRE_DIV_16	RCC_CFGR_PPRE_DIV_16193,6403
#define RCC_CFGR_HPRE_DIV_NONE	RCC_CFGR_HPRE_DIV_NONE195,6439
#define RCC_CFGR_HPRE_DIV_2	RCC_CFGR_HPRE_DIV_2196,6476
#define RCC_CFGR_HPRE_DIV_4	RCC_CFGR_HPRE_DIV_4197,6516
#define RCC_CFGR_HPRE_DIV_8	RCC_CFGR_HPRE_DIV_8198,6556
#define RCC_CFGR_HPRE_DIV_16	RCC_CFGR_HPRE_DIV_16199,6596
#define RCC_CFGR_HPRE_DIV_64	RCC_CFGR_HPRE_DIV_64200,6637
#define RCC_CFGR_HPRE_DIV_128	RCC_CFGR_HPRE_DIV_128201,6678
#define RCC_CFGR_HPRE_DIV_256	RCC_CFGR_HPRE_DIV_256202,6720
#define RCC_CFGR_HPRE_DIV_512	RCC_CFGR_HPRE_DIV_512203,6762
#define RCC_CIR_CSSC	RCC_CIR_CSSC209,6942
#define RCC_CIR_PLLSAIRDYC	RCC_CIR_PLLSAIRDYC212,7014
#define RCC_CIR_PLLI2SRDYC	RCC_CIR_PLLI2SRDYC213,7053
#define RCC_CIR_PLLRDYC	RCC_CIR_PLLRDYC214,7092
#define RCC_CIR_HSERDYC	RCC_CIR_HSERDYC215,7129
#define RCC_CIR_HSIRDYC	RCC_CIR_HSIRDYC216,7166
#define RCC_CIR_LSERDYC	RCC_CIR_LSERDYC217,7203
#define RCC_CIR_LSIRDYC	RCC_CIR_LSIRDYC218,7240
#define RCC_CIR_PLLSAIRDYIE	RCC_CIR_PLLSAIRDYIE221,7316
#define RCC_CIR_PLLI2SRDYIE	RCC_CIR_PLLI2SRDYIE222,7356
#define RCC_CIR_PLLRDYIE	RCC_CIR_PLLRDYIE223,7396
#define RCC_CIR_HSERDYIE	RCC_CIR_HSERDYIE224,7433
#define RCC_CIR_HSIRDYIE	RCC_CIR_HSIRDYIE225,7470
#define RCC_CIR_LSERDYIE	RCC_CIR_LSERDYIE226,7507
#define RCC_CIR_LSIRDYIE	RCC_CIR_LSIRDYIE227,7543
#define RCC_CIR_CSSF	RCC_CIR_CSSF230,7627
#define RCC_CIR_PLLSAIRDYF	RCC_CIR_PLLSAIRDYF233,7697
#define RCC_CIR_PLLI2SRDYF	RCC_CIR_PLLI2SRDYF234,7735
#define RCC_CIR_PLLRDYF	RCC_CIR_PLLRDYF235,7773
#define RCC_CIR_HSERDYF	RCC_CIR_HSERDYF236,7809
#define RCC_CIR_HSIRDYF	RCC_CIR_HSIRDYF237,7845
#define RCC_CIR_LSERDYF	RCC_CIR_LSERDYF238,7881
#define RCC_CIR_LSIRDYF	RCC_CIR_LSIRDYF239,7917
#define RCC_AHB1RSTR_OTGHSRST	RCC_AHB1RSTR_OTGHSRST245,8088
#define RCC_AHB1RSTR_ETHMACRST	RCC_AHB1RSTR_ETHMACRST246,8130
#define RCC_AHB1RSTR_DMA2DRST	RCC_AHB1RSTR_DMA2DRST247,8173
#define RCC_AHB1RSTR_DMA2RST	RCC_AHB1RSTR_DMA2RST248,8215
#define RCC_AHB1RSTR_DMA1RST	RCC_AHB1RSTR_DMA1RST249,8256
#define RCC_AHB1RSTR_CRCRST	RCC_AHB1RSTR_CRCRST250,8297
#define RCC_AHB1RSTR_GPIOKRST	RCC_AHB1RSTR_GPIOKRST251,8337
#define RCC_AHB1RSTR_GPIOJRST	RCC_AHB1RSTR_GPIOJRST252,8379
#define RCC_AHB1RSTR_GPIOIRST	RCC_AHB1RSTR_GPIOIRST253,8420
#define RCC_AHB1RSTR_GPIOHRST	RCC_AHB1RSTR_GPIOHRST254,8461
#define RCC_AHB1RSTR_GPIOGRST	RCC_AHB1RSTR_GPIOGRST255,8502
#define RCC_AHB1RSTR_GPIOFRST	RCC_AHB1RSTR_GPIOFRST256,8543
#define RCC_AHB1RSTR_GPIOERST	RCC_AHB1RSTR_GPIOERST257,8584
#define RCC_AHB1RSTR_GPIODRST	RCC_AHB1RSTR_GPIODRST258,8625
#define RCC_AHB1RSTR_GPIOCRST	RCC_AHB1RSTR_GPIOCRST259,8666
#define RCC_AHB1RSTR_GPIOBRST	RCC_AHB1RSTR_GPIOBRST260,8707
#define RCC_AHB1RSTR_GPIOARST	RCC_AHB1RSTR_GPIOARST261,8748
#define RCC_AHB2RSTR_OTGFSRST	RCC_AHB2RSTR_OTGFSRST266,8860
#define RCC_AHB2RSTR_RNGRST	RCC_AHB2RSTR_RNGRST267,8901
#define RCC_AHB2RSTR_HASHRST	RCC_AHB2RSTR_HASHRST268,8940
#define RCC_AHB2RSTR_CRYPRST	RCC_AHB2RSTR_CRYPRST269,8980
#define RCC_AHB2RSTR_DCMIRST	RCC_AHB2RSTR_DCMIRST270,9020
#define RCC_AHB3RSTR_QSPIRST	RCC_AHB3RSTR_QSPIRST275,9131
#define RCC_AHB3RSTR_FSMCRST	RCC_AHB3RSTR_FSMCRST276,9171
#define RCC_APB1RSTR_UART8RST	RCC_APB1RSTR_UART8RST282,9290
#define RCC_APB1RSTR_UART7RST	RCC_APB1RSTR_UART7RST283,9332
#define RCC_APB1RSTR_DACRST	RCC_APB1RSTR_DACRST284,9374
#define RCC_APB1RSTR_PWRRST	RCC_APB1RSTR_PWRRST285,9414
#define RCC_APB1RSTR_CECRST	RCC_APB1RSTR_CECRST286,9454
#define RCC_APB1RSTR_CAN2RST	RCC_APB1RSTR_CAN2RST287,9494
#define RCC_APB1RSTR_CAN1RST	RCC_APB1RSTR_CAN1RST288,9535
#define RCC_APB1RSTR_I2C4RST	RCC_APB1RSTR_I2C4RST289,9576
#define RCC_APB1RSTR_I2C3RST	RCC_APB1RSTR_I2C3RST290,9617
#define RCC_APB1RSTR_I2C2RST	RCC_APB1RSTR_I2C2RST291,9658
#define RCC_APB1RSTR_I2C1RST	RCC_APB1RSTR_I2C1RST292,9699
#define RCC_APB1RSTR_UART5RST	RCC_APB1RSTR_UART5RST293,9740
#define RCC_APB1RSTR_UART4RST	RCC_APB1RSTR_UART4RST294,9782
#define RCC_APB1RSTR_UART3RST	RCC_APB1RSTR_UART3RST295,9824
#define RCC_APB1RSTR_UART2RST	RCC_APB1RSTR_UART2RST296,9866
#define RCC_APB1RSTR_SPDIFRXRST	RCC_APB1RSTR_SPDIFRXRST297,9908
#define RCC_APB1RSTR_SPI3RST	RCC_APB1RSTR_SPI3RST298,9952
#define RCC_APB1RSTR_SPI2RST	RCC_APB1RSTR_SPI2RST299,9993
#define RCC_APB1RSTR_WWDGRST	RCC_APB1RSTR_WWDGRST300,10034
#define RCC_APB1RSTR_LPTIM1RST	RCC_APB1RSTR_LPTIM1RST301,10075
#define RCC_APB1RSTR_TIM14RST	RCC_APB1RSTR_TIM14RST302,10117
#define RCC_APB1RSTR_TIM13RST	RCC_APB1RSTR_TIM13RST303,10158
#define RCC_APB1RSTR_TIM12RST	RCC_APB1RSTR_TIM12RST304,10199
#define RCC_APB1RSTR_TIM7RST	RCC_APB1RSTR_TIM7RST305,10240
#define RCC_APB1RSTR_TIM6RST	RCC_APB1RSTR_TIM6RST306,10280
#define RCC_APB1RSTR_TIM5RST	RCC_APB1RSTR_TIM5RST307,10320
#define RCC_APB1RSTR_TIM4RST	RCC_APB1RSTR_TIM4RST308,10360
#define RCC_APB1RSTR_TIM3RST	RCC_APB1RSTR_TIM3RST309,10400
#define RCC_APB1RSTR_TIM2RST	RCC_APB1RSTR_TIM2RST310,10440
#define RCC_APB2RSTR_LTDCRST	RCC_APB2RSTR_LTDCRST315,10551
#define RCC_APB2RSTR_SAI2RST	RCC_APB2RSTR_SAI2RST316,10592
#define RCC_APB2RSTR_SAI1RST	RCC_APB2RSTR_SAI1RST317,10633
#define RCC_APB2RSTR_SPI6RST	RCC_APB2RSTR_SPI6RST318,10674
#define RCC_APB2RSTR_SPI5RST	RCC_APB2RSTR_SPI5RST319,10715
#define RCC_APB2RSTR_TIM11RST	RCC_APB2RSTR_TIM11RST320,10756
#define RCC_APB2RSTR_TIM10RST	RCC_APB2RSTR_TIM10RST321,10798
#define RCC_APB2RSTR_TIM9RST	RCC_APB2RSTR_TIM9RST322,10840
#define RCC_APB2RSTR_SYSCFGRST	RCC_APB2RSTR_SYSCFGRST323,10881
#define RCC_APB2RSTR_SPI4RST	RCC_APB2RSTR_SPI4RST324,10924
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST325,10965
#define RCC_APB2RSTR_SDMMC1RST	RCC_APB2RSTR_SDMMC1RST326,11006
#define RCC_APB2RSTR_ADCRST	RCC_APB2RSTR_ADCRST327,11049
#define RCC_APB2RSTR_USART6RST	RCC_APB2RSTR_USART6RST328,11088
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST329,11130
#define RCC_APB2RSTR_TIM8RST	RCC_APB2RSTR_TIM8RST330,11172
#define RCC_APB2RSTR_TIM1RST	RCC_APB2RSTR_TIM1RST331,11212
#define RCC_AHB1ENR_OTGHSULPIEN	RCC_AHB1ENR_OTGHSULPIEN338,11391
#define RCC_AHB1ENR_OTGHSEN	RCC_AHB1ENR_OTGHSEN339,11435
#define RCC_AHB1ENR_ETHMACPTPEN	RCC_AHB1ENR_ETHMACPTPEN340,11475
#define RCC_AHB1ENR_ETHMACRXEN	RCC_AHB1ENR_ETHMACRXEN341,11519
#define RCC_AHB1ENR_ETHMACTXEN	RCC_AHB1ENR_ETHMACTXEN342,11562
#define RCC_AHB1ENR_ETHMACEN	RCC_AHB1ENR_ETHMACEN343,11605
#define RCC_AHB1ENR_DMA2DEN	RCC_AHB1ENR_DMA2DEN344,11646
#define RCC_AHB1ENR_DMA2EN	RCC_AHB1ENR_DMA2EN345,11686
#define RCC_AHB1ENR_DMA1EN	RCC_AHB1ENR_DMA1EN346,11725
#define RCC_AHB1ENR_DTCMRAMEN	RCC_AHB1ENR_DTCMRAMEN347,11764
#define RCC_AHB1ENR_BKPSRAMEN	RCC_AHB1ENR_BKPSRAMEN348,11806
#define RCC_AHB1ENR_CRCEN	RCC_AHB1ENR_CRCEN349,11848
#define RCC_AHB1ENR_GPIOKEN	RCC_AHB1ENR_GPIOKEN350,11886
#define RCC_AHB1ENR_GPIOJEN	RCC_AHB1ENR_GPIOJEN351,11926
#define RCC_AHB1ENR_GPIOIEN	RCC_AHB1ENR_GPIOIEN352,11965
#define RCC_AHB1ENR_GPIOHEN	RCC_AHB1ENR_GPIOHEN353,12004
#define RCC_AHB1ENR_GPIOGEN	RCC_AHB1ENR_GPIOGEN354,12043
#define RCC_AHB1ENR_GPIOFEN	RCC_AHB1ENR_GPIOFEN355,12082
#define RCC_AHB1ENR_GPIOEEN	RCC_AHB1ENR_GPIOEEN356,12121
#define RCC_AHB1ENR_GPIODEN	RCC_AHB1ENR_GPIODEN357,12160
#define RCC_AHB1ENR_GPIOCEN	RCC_AHB1ENR_GPIOCEN358,12199
#define RCC_AHB1ENR_GPIOBEN	RCC_AHB1ENR_GPIOBEN359,12238
#define RCC_AHB1ENR_GPIOAEN	RCC_AHB1ENR_GPIOAEN360,12277
#define RCC_AHB2ENR_OTGFSEN	RCC_AHB2ENR_OTGFSEN365,12385
#define RCC_AHB2ENR_RNGEN	RCC_AHB2ENR_RNGEN366,12424
#define RCC_AHB2ENR_HASHEN	RCC_AHB2ENR_HASHEN367,12461
#define RCC_AHB2ENR_CRYPEN	RCC_AHB2ENR_CRYPEN368,12499
#define RCC_AHB2ENR_DCMIEN	RCC_AHB2ENR_DCMIEN369,12537
#define RCC_AHB3ENR_QSPIEN	RCC_AHB3ENR_QSPIEN374,12644
#define RCC_AHB3ENR_FMCEN	RCC_AHB3ENR_FMCEN375,12682
#define RCC_APB1ENR_UART8EN	RCC_APB1ENR_UART8EN381,12796
#define RCC_APB1ENR_UART7EN	RCC_APB1ENR_UART7EN382,12836
#define RCC_APB1ENR_DACEN	RCC_APB1ENR_DACEN383,12876
#define RCC_APB1ENR_PWREN	RCC_APB1ENR_PWREN384,12914
#define RCC_APB1ENR_CECEN	RCC_APB1ENR_CECEN385,12952
#define RCC_APB1ENR_CAN2EN	RCC_APB1ENR_CAN2EN386,12990
#define RCC_APB1ENR_CAN1EN	RCC_APB1ENR_CAN1EN387,13029
#define RCC_APB1ENR_I2C4EN	RCC_APB1ENR_I2C4EN388,13068
#define RCC_APB1ENR_I2C3EN	RCC_APB1ENR_I2C3EN389,13107
#define RCC_APB1ENR_I2C2EN	RCC_APB1ENR_I2C2EN390,13146
#define RCC_APB1ENR_I2C1EN	RCC_APB1ENR_I2C1EN391,13185
#define RCC_APB1ENR_UART5EN	RCC_APB1ENR_UART5EN392,13224
#define RCC_APB1ENR_UART4EN	RCC_APB1ENR_UART4EN393,13264
#define RCC_APB1ENR_USART3EN	RCC_APB1ENR_USART3EN394,13304
#define RCC_APB1ENR_USART2EN	RCC_APB1ENR_USART2EN395,13345
#define RCC_APB1ENR_SPIDIFRXEN	RCC_APB1ENR_SPIDIFRXEN396,13386
#define RCC_APB1ENR_SPI3EN	RCC_APB1ENR_SPI3EN397,13429
#define RCC_APB1ENR_SPI2EN	RCC_APB1ENR_SPI2EN398,13468
#define RCC_APB1ENR_WWDGEN	RCC_APB1ENR_WWDGEN399,13507
#define RCC_APB1ENR_LPTIM1EN	RCC_APB1ENR_LPTIM1EN400,13546
#define RCC_APB1ENR_TIM14EN	RCC_APB1ENR_TIM14EN401,13586
#define RCC_APB1ENR_TIM13EN	RCC_APB1ENR_TIM13EN402,13625
#define RCC_APB1ENR_TIM12EN	RCC_APB1ENR_TIM12EN403,13664
#define RCC_APB1ENR_TIM7EN	RCC_APB1ENR_TIM7EN404,13703
#define RCC_APB1ENR_TIM6EN	RCC_APB1ENR_TIM6EN405,13741
#define RCC_APB1ENR_TIM5EN	RCC_APB1ENR_TIM5EN406,13779
#define RCC_APB1ENR_TIM4EN	RCC_APB1ENR_TIM4EN407,13817
#define RCC_APB1ENR_TIM3EN	RCC_APB1ENR_TIM3EN408,13855
#define RCC_APB1ENR_TIM2EN	RCC_APB1ENR_TIM2EN409,13893
#define RCC_APB2ENR_LTDCEN	RCC_APB2ENR_LTDCEN414,14000
#define RCC_APB2ENR_SAI2EN	RCC_APB2ENR_SAI2EN415,14039
#define RCC_APB2ENR_SAI1EN	RCC_APB2ENR_SAI1EN416,14078
#define RCC_APB2ENR_SPI6EN	RCC_APB2ENR_SPI6EN417,14117
#define RCC_APB2ENR_SPI5EN	RCC_APB2ENR_SPI5EN418,14156
#define RCC_APB2ENR_TIM11EN	RCC_APB2ENR_TIM11EN419,14195
#define RCC_APB2ENR_TIM10EN	RCC_APB2ENR_TIM10EN420,14235
#define RCC_APB2ENR_TIM9EN	RCC_APB2ENR_TIM9EN421,14275
#define RCC_APB2ENR_SYSCFGEN	RCC_APB2ENR_SYSCFGEN422,14314
#define RCC_APB2ENR_SPI4EN	RCC_APB2ENR_SPI4EN423,14355
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN424,14394
#define RCC_APB2ENR_SDMMC1EN	RCC_APB2ENR_SDMMC1EN425,14433
#define RCC_APB2ENR_ADC3EN	RCC_APB2ENR_ADC3EN426,14474
#define RCC_APB2ENR_ADC2EN	RCC_APB2ENR_ADC2EN427,14513
#define RCC_APB2ENR_ADC1EN	RCC_APB2ENR_ADC1EN428,14551
#define RCC_APB2ENR_USART6EN	RCC_APB2ENR_USART6EN429,14589
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN430,14629
#define RCC_APB2ENR_TIM8EN	RCC_APB2ENR_TIM8EN431,14669
#define RCC_APB2ENR_TIM1EN	RCC_APB2ENR_TIM1EN432,14707
#define RCC_AHB1LPENR_OTGHSULPILPEN	RCC_AHB1LPENR_OTGHSULPILPEN437,14836
#define RCC_AHB1LPENR_OTGHSLPEN	RCC_AHB1LPENR_OTGHSLPEN438,14883
#define RCC_AHB1LPENR_ETHMACPTPLPEN	RCC_AHB1LPENR_ETHMACPTPLPEN439,14927
#define RCC_AHB1LPENR_ETHMACRXLPEN	RCC_AHB1LPENR_ETHMACRXLPEN440,14974
#define RCC_AHB1LPENR_ETHMACTXLPEN	RCC_AHB1LPENR_ETHMACTXLPEN441,15020
#define RCC_AHB1LPENR_ETHMACLPEN	RCC_AHB1LPENR_ETHMACLPEN442,15066
#define RCC_AHB1LPENR_DMA2DLPEN	RCC_AHB1LPENR_DMA2DLPEN443,15110
#define RCC_AHB1LPENR_DMA2LPEN	RCC_AHB1LPENR_DMA2LPEN444,15154
#define RCC_AHB1LPENR_DMA1LPEN	RCC_AHB1LPENR_DMA1LPEN445,15197
#define RCC_AHB1LPENR_DTCMLPEN	RCC_AHB1LPENR_DTCMLPEN446,15240
#define RCC_AHB1LPENR_BKPSRAMLPEN	RCC_AHB1LPENR_BKPSRAMLPEN447,15283
#define RCC_AHB1LPENR_SRAM2LPEN	RCC_AHB1LPENR_SRAM2LPEN448,15328
#define RCC_AHB1LPENR_SRAM1LPEN	RCC_AHB1LPENR_SRAM1LPEN449,15372
#define RCC_AHB1LPENR_FLITFLPEN	RCC_AHB1LPENR_FLITFLPEN450,15416
#define RCC_AHB1LPENR_AXILPEN	RCC_AHB1LPENR_AXILPEN451,15460
#define RCC_AHB1LPENR_CRCLPEN	RCC_AHB1LPENR_CRCLPEN452,15502
#define RCC_AHB1LPENR_GPIOKLPEN	RCC_AHB1LPENR_GPIOKLPEN453,15544
#define RCC_AHB1LPENR_GPIOJLPEN	RCC_AHB1LPENR_GPIOJLPEN454,15588
#define RCC_AHB1LPENR_GPIOILPEN	RCC_AHB1LPENR_GPIOILPEN455,15631
#define RCC_AHB1LPENR_GPIOHLPEN	RCC_AHB1LPENR_GPIOHLPEN456,15674
#define RCC_AHB1LPENR_GPIOGLPEN	RCC_AHB1LPENR_GPIOGLPEN457,15717
#define RCC_AHB1LPENR_GPIOFLPEN	RCC_AHB1LPENR_GPIOFLPEN458,15760
#define RCC_AHB1LPENR_GPIOELPEN	RCC_AHB1LPENR_GPIOELPEN459,15803
#define RCC_AHB1LPENR_GPIODLPEN	RCC_AHB1LPENR_GPIODLPEN460,15846
#define RCC_AHB1LPENR_GPIOCLPEN	RCC_AHB1LPENR_GPIOCLPEN461,15889
#define RCC_AHB1LPENR_GPIOBLPEN	RCC_AHB1LPENR_GPIOBLPEN462,15932
#define RCC_AHB1LPENR_GPIOALPEN	RCC_AHB1LPENR_GPIOALPEN463,15975
#define RCC_AHB2LPENR_OTGFSLPEN	RCC_AHB2LPENR_OTGFSLPEN467,16101
#define RCC_AHB2LPENR_RNGLPEN	RCC_AHB2LPENR_RNGLPEN468,16144
#define RCC_AHB2LPENR_HASHLPEN	RCC_AHB2LPENR_HASHLPEN469,16185
#define RCC_AHB2LPENR_CRYPLPEN	RCC_AHB2LPENR_CRYPLPEN470,16227
#define RCC_AHB2LPENR_DCMILPEN	RCC_AHB2LPENR_DCMILPEN471,16269
#define RCC_AHB3LPENR_QSPILPEN	RCC_AHB3LPENR_QSPILPEN475,16394
#define RCC_AHB3LPENR_FMCLPEN	RCC_AHB3LPENR_FMCLPEN476,16436
#define RCC_APB1LPENR_UART8LPEN	RCC_APB1LPENR_UART8LPEN480,16560
#define RCC_APB1LPENR_UART7LPEN	RCC_APB1LPENR_UART7LPEN481,16604
#define RCC_APB1LPENR_DACLPEN	RCC_APB1LPENR_DACLPEN482,16648
#define RCC_APB1LPENR_PWRLPEN	RCC_APB1LPENR_PWRLPEN483,16690
#define RCC_APB1LPENR_CECLPEN	RCC_APB1LPENR_CECLPEN484,16732
#define RCC_APB1LPENR_CAN2LPEN	RCC_APB1LPENR_CAN2LPEN485,16774
#define RCC_APB1LPENR_CAN1LPEN	RCC_APB1LPENR_CAN1LPEN486,16817
#define RCC_APB1LPENR_I2C4LPEN	RCC_APB1LPENR_I2C4LPEN487,16860
#define RCC_APB1LPENR_I2C3LPEN	RCC_APB1LPENR_I2C3LPEN488,16903
#define RCC_APB1LPENR_I2C2LPEN	RCC_APB1LPENR_I2C2LPEN489,16946
#define RCC_APB1LPENR_I2C1LPEN	RCC_APB1LPENR_I2C1LPEN490,16989
#define RCC_APB1LPENR_UART5LPEN	RCC_APB1LPENR_UART5LPEN491,17032
#define RCC_APB1LPENR_UART4LPEN	RCC_APB1LPENR_UART4LPEN492,17076
#define RCC_APB1LPENR_USART3LPEN	RCC_APB1LPENR_USART3LPEN493,17120
#define RCC_APB1LPENR_USART2LPEN	RCC_APB1LPENR_USART2LPEN494,17164
#define RCC_APB1LPENR_SPIDIFRXLPEN	RCC_APB1LPENR_SPIDIFRXLPEN495,17208
#define RCC_APB1LPENR_SPI3LPEN	RCC_APB1LPENR_SPI3LPEN496,17254
#define RCC_APB1LPENR_SPI2LPEN	RCC_APB1LPENR_SPI2LPEN497,17297
#define RCC_APB1LPENR_WWDGLPEN	RCC_APB1LPENR_WWDGLPEN498,17340
#define RCC_APB1LPENR_LPTIM1LPEN	RCC_APB1LPENR_LPTIM1LPEN499,17383
#define RCC_APB1LPENR_TIM14LPEN	RCC_APB1LPENR_TIM14LPEN500,17426
#define RCC_APB1LPENR_TIM13LPEN	RCC_APB1LPENR_TIM13LPEN501,17469
#define RCC_APB1LPENR_TIM12LPEN	RCC_APB1LPENR_TIM12LPEN502,17512
#define RCC_APB1LPENR_TIM7LPEN	RCC_APB1LPENR_TIM7LPEN503,17555
#define RCC_APB1LPENR_TIM6LPEN	RCC_APB1LPENR_TIM6LPEN504,17597
#define RCC_APB1LPENR_TIM5LPEN	RCC_APB1LPENR_TIM5LPEN505,17639
#define RCC_APB1LPENR_TIM4LPEN	RCC_APB1LPENR_TIM4LPEN506,17681
#define RCC_APB1LPENR_TIM3LPEN	RCC_APB1LPENR_TIM3LPEN507,17723
#define RCC_APB1LPENR_TIM2LPEN	RCC_APB1LPENR_TIM2LPEN508,17765
#define RCC_APB2LPENR_LTDCLPEN	RCC_APB2LPENR_LTDCLPEN512,17890
#define RCC_APB2LPENR_SAI2LPEN	RCC_APB2LPENR_SAI2LPEN513,17933
#define RCC_APB2LPENR_SAI1LPEN	RCC_APB2LPENR_SAI1LPEN514,17976
#define RCC_APB2LPENR_SPI6LPEN	RCC_APB2LPENR_SPI6LPEN515,18019
#define RCC_APB2LPENR_SPI5LPEN	RCC_APB2LPENR_SPI5LPEN516,18062
#define RCC_APB2LPENR_TIM11LPEN	RCC_APB2LPENR_TIM11LPEN517,18105
#define RCC_APB2LPENR_TIM10LPEN	RCC_APB2LPENR_TIM10LPEN518,18149
#define RCC_APB2LPENR_TIM9LPEN	RCC_APB2LPENR_TIM9LPEN519,18193
#define RCC_APB2LPENR_SYSCFGLPEN	RCC_APB2LPENR_SYSCFGLPEN520,18236
#define RCC_APB2LPENR_SPI4LPEN	RCC_APB2LPENR_SPI4LPEN521,18280
#define RCC_APB2LPENR_SPI1LPEN	RCC_APB2LPENR_SPI1LPEN522,18323
#define RCC_APB2LPENR_SDMMC1LPEN	RCC_APB2LPENR_SDMMC1LPEN523,18366
#define RCC_APB2LPENR_ADC3LPEN	RCC_APB2LPENR_ADC3LPEN524,18410
#define RCC_APB2LPENR_ADC2LPEN	RCC_APB2LPENR_ADC2LPEN525,18453
#define RCC_APB2LPENR_ADC1LPEN	RCC_APB2LPENR_ADC1LPEN526,18495
#define RCC_APB2LPENR_USART6LPEN	RCC_APB2LPENR_USART6LPEN527,18537
#define RCC_APB2LPENR_USART1LPEN	RCC_APB2LPENR_USART1LPEN528,18580
#define RCC_APB2LPENR_TIM8LPEN	RCC_APB2LPENR_TIM8LPEN529,18623
#define RCC_APB2LPENR_TIM1LPEN	RCC_APB2LPENR_TIM1LPEN530,18665
#define RCC_BDCR_BDRST	RCC_BDCR_BDRST534,18789
#define RCC_BDCR_RTCEN	RCC_BDCR_RTCEN535,18825
#define RCC_BDCR_RTCSEL_MASK	RCC_BDCR_RTCSEL_MASK536,18861
#define RCC_BDCR_RTCSEL_SHIFT	RCC_BDCR_RTCSEL_SHIFT537,18896
#define RCC_BDCR_RTCSEL_NONE	RCC_BDCR_RTCSEL_NONE538,18930
#define RCC_BDCR_RTCSEL_LSE	RCC_BDCR_RTCSEL_LSE539,18963
#define RCC_BDCR_RTCSEL_LSI	RCC_BDCR_RTCSEL_LSI540,18995
#define RCC_BDCR_RTCSEL_HSE	RCC_BDCR_RTCSEL_HSE541,19027
#define RCC_BDCR_LSEDRV_MASK	RCC_BDCR_LSEDRV_MASK542,19059
#define RCC_BDCR_LSEDRV_SHIFT	RCC_BDCR_LSEDRV_SHIFT543,19094
#define RCC_BDCR_LSEDRV_LOW	RCC_BDCR_LSEDRV_LOW544,19128
#define RCC_BDCR_LSEDRV_MEDH	RCC_BDCR_LSEDRV_MEDH545,19160
#define RCC_BDCR_LSEDRV_MEDL	RCC_BDCR_LSEDRV_MEDL546,19211
#define RCC_BDCR_LSEDRV_HIGH	RCC_BDCR_LSEDRV_HIGH547,19244
#define RCC_BDCR_LSEBYP	RCC_BDCR_LSEBYP548,19277
#define RCC_BDCR_LSERDY	RCC_BDCR_LSERDY549,19313
#define RCC_BDCR_LSEON	RCC_BDCR_LSEON550,19349
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF554,19466
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF555,19503
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF556,19540
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF557,19577
#define RCC_CSR_PORRSTF	RCC_CSR_PORRSTF558,19614
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF559,19651
#define RCC_CSR_BORRSTF	RCC_CSR_BORRSTF560,19688
#define RCC_CSR_RMVF	RCC_CSR_RMVF561,19725
#define RCC_CSR_RESET_FLAGS	RCC_CSR_RESET_FLAGS562,19759
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY565,19922
#define RCC_CSR_LSION	RCC_CSR_LSION566,19957
#define RCC_SSCGR_SSCGEN	RCC_SSCGR_SSCGEN570,20073
#define RCC_SSCGR_SPREADSEL	RCC_SSCGR_SPREADSEL571,20110
#define RCC_SSCGR_INCSTEP_MASK	RCC_SSCGR_INCSTEP_MASK572,20150
#define RCC_SSCGR_INCSTEP_SHIFT	RCC_SSCGR_INCSTEP_SHIFT573,20190
#define RCC_SSCGR_MODPER_MASK	RCC_SSCGR_MODPER_MASK574,20227
#define RCC_SSCGR_MODPER_SHIFT	RCC_SSCGR_MODPER_SHIFT575,20266
#define RCC_PLLI2SCFGR_PLLI2S_MASK	RCC_PLLI2SCFGR_PLLI2S_MASK580,20420
#define RCC_PLLI2SCFGR_PLLI2S_SHIFT	RCC_PLLI2SCFGR_PLLI2S_SHIFT581,20460
#define RCC_PLLI2SCFGR_PLLI2SQ_MASK	RCC_PLLI2SCFGR_PLLI2SQ_MASK582,20500
#define RCC_PLLI2SCFGR_PLLI2SQ_SHIFT	RCC_PLLI2SCFGR_PLLI2SQ_SHIFT583,20541
#define RCC_PLLI2SCFGR_PLLI2SP_MASK	RCC_PLLI2SCFGR_PLLI2SP_MASK584,20582
#define RCC_PLLI2SCFGR_PLLI2SP_SHIFT	RCC_PLLI2SCFGR_PLLI2SP_SHIFT585,20623
#define RCC_PLLI2SCFGR_PLLI2SN_MASK	RCC_PLLI2SCFGR_PLLI2SN_MASK586,20664
#define RCC_PLLI2SCFGR_PLLI2SN_SHIFT	RCC_PLLI2SCFGR_PLLI2SN_SHIFT587,20707
#define RCC_PLLSAICFGR_PLLSAIR_MASK	RCC_PLLSAICFGR_PLLSAIR_MASK591,20829
#define RCC_PLLSAICFGR_PLLSAIR_SHIFT	RCC_PLLSAICFGR_PLLSAIR_SHIFT592,20870
#define RCC_PLLSAICFGR_PLLSAIQ_MASK	RCC_PLLSAICFGR_PLLSAIQ_MASK593,20911
#define RCC_PLLSAICFGR_PLLSAIQ_SHIFT	RCC_PLLSAICFGR_PLLSAIQ_SHIFT594,20952
#define RCC_PLLSAICFGR_PLLSAIP_MASK	RCC_PLLSAICFGR_PLLSAIP_MASK595,20993
#define RCC_PLLSAICFGR_PLLSAIP_SHIFT	RCC_PLLSAICFGR_PLLSAIP_SHIFT596,21034
#define RCC_PLLSAICFGR_PLLSAIN_MASK	RCC_PLLSAICFGR_PLLSAIN_MASK597,21075
#define RCC_PLLSAICFGR_PLLSAIN_SHIFT	RCC_PLLSAICFGR_PLLSAIN_SHIFT598,21118
#define RCC_DCKCFGR1_TIMPRE	RCC_DCKCFGR1_TIMPRE602,21241
#define RCC_DCKCFGR1_SAI2SEL_MASK	RCC_DCKCFGR1_SAI2SEL_MASK603,21279
#define RCC_DCKCFGR1_SAI2SEL_SHIFT	RCC_DCKCFGR1_SAI2SEL_SHIFT604,21318
#define RCC_DCKCFGR1_SAI1SEL_MASK	RCC_DCKCFGR1_SAI1SEL_MASK605,21357
#define RCC_DCKCFGR1_SAI1SEL_SHIFT	RCC_DCKCFGR1_SAI1SEL_SHIFT606,21396
#define RCC_DCKCFGR1_PLLSAIDIVR_MASK	RCC_DCKCFGR1_PLLSAIDIVR_MASK607,21435
#define RCC_DCKCFGR1_PLLSAIDIVR_SHIFT	RCC_DCKCFGR1_PLLSAIDIVR_SHIFT608,21477
#define RCC_DCKCFGR1_PLLSAIDIVR_DIVR_2	RCC_DCKCFGR1_PLLSAIDIVR_DIVR_2609,21519
#define RCC_DCKCFGR1_PLLSAIDIVR_DIVR_4	RCC_DCKCFGR1_PLLSAIDIVR_DIVR_4610,21561
#define RCC_DCKCFGR1_PLLSAIDIVR_DIVR_8	RCC_DCKCFGR1_PLLSAIDIVR_DIVR_8611,21603
#define RCC_DCKCFGR1_PLLSAIDIVR_DIVR_16	RCC_DCKCFGR1_PLLSAIDIVR_DIVR_16612,21645
#define RCC_DCKCFGR1_PLLSAIDIVQ_MASK	RCC_DCKCFGR1_PLLSAIDIVQ_MASK613,21688
#define RCC_DCKCFGR1_PLLSAIDIVQ_SHIFT	RCC_DCKCFGR1_PLLSAIDIVQ_SHIFT614,21731
#define RCC_DCKCFGR1_PLLI2SDIVQ_MASK	RCC_DCKCFGR1_PLLI2SDIVQ_MASK615,21772
#define RCC_DCKCFGR1_PLLI2SDIVQ_SHIFT	RCC_DCKCFGR1_PLLI2SDIVQ_SHIFT616,21815
#define RCC_DCKCFGR2_SDMMCSEL	RCC_DCKCFGR2_SDMMCSEL620,21939
#define RCC_DCKCFGR2_CK48MSEL	RCC_DCKCFGR2_CK48MSEL621,21979
#define RCC_DCKCFGR2_CECSEL	RCC_DCKCFGR2_CECSEL622,22019
#define RCC_DCKCFGR2_LPTIM1SEL_MASK	RCC_DCKCFGR2_LPTIM1SEL_MASK623,22057
#define RCC_DCKCFGR2_LPTIM1SEL_SHIFT	RCC_DCKCFGR2_LPTIM1SEL_SHIFT624,22098
#define RCC_DCKCFGR2_I2CxSEL_MASK	RCC_DCKCFGR2_I2CxSEL_MASK625,22139
#define RCC_DCKCFGR2_I2C4SEL_SHIFT	RCC_DCKCFGR2_I2C4SEL_SHIFT626,22178
#define RCC_DCKCFGR2_I2C3SEL_SHIFT	RCC_DCKCFGR2_I2C3SEL_SHIFT627,22217
#define RCC_DCKCFGR2_I2C2SEL_SHIFT	RCC_DCKCFGR2_I2C2SEL_SHIFT628,22256
#define RCC_DCKCFGR2_I2C1SEL_SHIFT	RCC_DCKCFGR2_I2C1SEL_SHIFT629,22295
#define RCC_DCKCFGR2_UARTxSEL_MASK	RCC_DCKCFGR2_UARTxSEL_MASK631,22335
#define RCC_DCKCFGR2_UART8SEL_SHIFT	RCC_DCKCFGR2_UART8SEL_SHIFT636,22496
#define RCC_DCKCFGR2_UART7SEL_SHIFT	RCC_DCKCFGR2_UART7SEL_SHIFT637,22536
#define RCC_DCKCFGR2_USART6SEL_SHIFT	RCC_DCKCFGR2_USART6SEL_SHIFT638,22576
#define RCC_DCKCFGR2_UART5SEL_SHIFT	RCC_DCKCFGR2_UART5SEL_SHIFT639,22617
#define RCC_DCKCFGR2_UART4SEL_SHIFT	RCC_DCKCFGR2_UART4SEL_SHIFT640,22656
#define RCC_DCKCFGR2_UART3SEL_SHIFT	RCC_DCKCFGR2_UART3SEL_SHIFT641,22695
#define RCC_DCKCFGR2_UART2SEL_SHIFT	RCC_DCKCFGR2_UART2SEL_SHIFT642,22734
#define RCC_DCKCFGR2_UART1SEL_SHIFT	RCC_DCKCFGR2_UART1SEL_SHIFT643,22773
#define RCC_DCKCFGR2_UARTxSEL_PCLK	RCC_DCKCFGR2_UARTxSEL_PCLK649,22899
#define RCC_DCKCFGR2_UARTxSEL_SYSCLK	RCC_DCKCFGR2_UARTxSEL_SYSCLK650,22940
#define RCC_DCKCFGR2_UARTxSEL_HSI	RCC_DCKCFGR2_UARTxSEL_HSI651,22983
#define RCC_DCKCFGR2_UARTxSEL_LSE	RCC_DCKCFGR2_UARTxSEL_LSE652,23023
enum rcc_clock_3v3 {rcc_clock_3v3661,23182
	RCC_CLOCK_3V3_216MHZ,RCC_CLOCK_3V3_216MHZ662,23203
	RCC_CLOCK_3V3_168MHZ,RCC_CLOCK_3V3_168MHZ663,23226
	RCC_CLOCK_3V3_120MHZ,RCC_CLOCK_3V3_120MHZ664,23249
	RCC_CLOCK_3V3_72MHZ,RCC_CLOCK_3V3_72MHZ665,23272
	RCC_CLOCK_3V3_48MHZ,RCC_CLOCK_3V3_48MHZ666,23294
	RCC_CLOCK_3V3_24MHZ,RCC_CLOCK_3V3_24MHZ667,23316
	RCC_CLOCK_3V3_ENDRCC_CLOCK_3V3_END668,23338
struct rcc_clock_scale {rcc_clock_scale671,23361
	uint16_t plln;plln673,23454
	uint8_t pllp;pllp674,23470
	uint8_t pllq;pllq675,23485
	uint32_t flash_waitstates;flash_waitstates676,23500
	uint8_t hpre;hpre677,23528
	uint8_t ppre1;ppre1678,23543
	uint8_t ppre2;ppre2679,23559
	enum pwr_vos_scale vos_scale;vos_scale680,23575
	uint8_t overdrive;overdrive681,23606
	uint32_t ahb_frequency;ahb_frequency682,23626
	uint32_t apb1_frequency;apb1_frequency683,23651
	uint32_t apb2_frequency;apb2_frequency684,23677
enum rcc_osc {rcc_osc689,23772
	RCC_PLL,RCC_PLL690,23787
	RCC_HSE,RCC_HSE691,23797
	RCC_HSI,RCC_HSI692,23807
	RCC_LSE,RCC_LSE693,23817
	RCC_LSIRCC_LSI694,23827
#define _REG_BIT(_REG_BIT697,23840
enum rcc_periph_clken {rcc_periph_clken699,23894
	RCC_GPIOA	= _REG_BIT(0x30, 0),RCC_GPIOA701,23941
	RCC_GPIOB	= _REG_BIT(0x30, 1),RCC_GPIOB702,23973
	RCC_GPIOC	= _REG_BIT(0x30, 2),RCC_GPIOC703,24005
	RCC_GPIOD	= _REG_BIT(0x30, 3),RCC_GPIOD704,24037
	RCC_GPIOE	= _REG_BIT(0x30, 4),RCC_GPIOE705,24069
	RCC_GPIOF	= _REG_BIT(0x30, 5),RCC_GPIOF706,24101
	RCC_GPIOG	= _REG_BIT(0x30, 6),RCC_GPIOG707,24133
	RCC_GPIOH	= _REG_BIT(0x30, 7),RCC_GPIOH708,24165
	RCC_GPIOI	= _REG_BIT(0x30, 8),RCC_GPIOI709,24197
	RCC_GPIOJ	= _REG_BIT(0x30, 9),RCC_GPIOJ710,24229
	RCC_GPIOK	= _REG_BIT(0x30, 10),RCC_GPIOK711,24261
	RCC_CRC		= _REG_BIT(0x30, 12),RCC_CRC712,24294
	RCC_BKPSRAM	= _REG_BIT(0x30, 18),RCC_BKPSRAM713,24326
	RCC_DTCMRAM	= _REG_BIT(0x30, 20),RCC_DTCMRAM714,24361
	RCC_DMA1	= _REG_BIT(0x30, 21),RCC_DMA1715,24396
	RCC_DMA2	= _REG_BIT(0x30, 22),RCC_DMA2716,24428
	RCC_DMA2D	= _REG_BIT(0x30, 23),RCC_DMA2D717,24460
	RCC_ETHMAC	= _REG_BIT(0x30, 25),RCC_ETHMAC718,24493
	RCC_ETHMACTX	= _REG_BIT(0x30, 26),RCC_ETHMACTX719,24527
	RCC_ETHMACRX	= _REG_BIT(0x30, 27),RCC_ETHMACRX720,24563
	RCC_ETHMACPTP	= _REG_BIT(0x30, 28),RCC_ETHMACPTP721,24599
	RCC_OTGHS	= _REG_BIT(0x30, 29),RCC_OTGHS722,24636
	RCC_OTGHSULPI	= _REG_BIT(0x30, 30),RCC_OTGHSULPI723,24669
	RCC_DCMI	= _REG_BIT(0x34, 0),RCC_DCMI726,24731
	RCC_CRYP	= _REG_BIT(0x34, 4),RCC_CRYP727,24762
	RCC_HASH	= _REG_BIT(0x34, 5),RCC_HASH728,24793
	RCC_RNG		= _REG_BIT(0x34, 6),RCC_RNG729,24824
	RCC_OTGFS	= _REG_BIT(0x34, 7),RCC_OTGFS730,24855
	RCC_QSPI	= _REG_BIT(0x38, 1),RCC_QSPI733,24912
	RCC_FMC		= _REG_BIT(0x38, 0),RCC_FMC734,24943
	RCC_TIM2	= _REG_BIT(0x40, 0),RCC_TIM2737,24998
	RCC_TIM3	= _REG_BIT(0x40, 1),RCC_TIM3738,25029
	RCC_TIM4	= _REG_BIT(0x40, 2),RCC_TIM4739,25060
	RCC_TIM5	= _REG_BIT(0x40, 3),RCC_TIM5740,25091
	RCC_TIM6	= _REG_BIT(0x40, 4),RCC_TIM6741,25122
	RCC_TIM7	= _REG_BIT(0x40, 5),RCC_TIM7742,25153
	RCC_TIM12	= _REG_BIT(0x40, 6),RCC_TIM12743,25184
	RCC_TIM13	= _REG_BIT(0x40, 7),RCC_TIM13744,25216
	RCC_TIM14	= _REG_BIT(0x40, 8),RCC_TIM14745,25248
	RCC_LPTIM1	= _REG_BIT(0x40, 9),RCC_LPTIM1746,25280
	RCC_WWDG	= _REG_BIT(0x40, 11),RCC_WWDG747,25313
	RCC_SPI2	= _REG_BIT(0x40, 14),RCC_SPI2748,25345
	RCC_SPI3	= _REG_BIT(0x40, 15),RCC_SPI3749,25377
	RCC_SPDIFRX	= _REG_BIT(0x40, 16),RCC_SPDIFRX750,25409
	RCC_USART2	= _REG_BIT(0x40, 17),RCC_USART2751,25444
	RCC_USART3	= _REG_BIT(0x40, 18),RCC_USART3752,25478
	RCC_UART4	= _REG_BIT(0x40, 19),RCC_UART4753,25512
	RCC_UART5	= _REG_BIT(0x40, 20),RCC_UART5754,25545
	RCC_I2C1	= _REG_BIT(0x40, 21),RCC_I2C1755,25578
	RCC_I2C2	= _REG_BIT(0x40, 22),RCC_I2C2756,25610
	RCC_I2C3	= _REG_BIT(0x40, 23),RCC_I2C3757,25642
	RCC_I2C4	= _REG_BIT(0x40, 24),RCC_I2C4758,25674
	RCC_CAN1	= _REG_BIT(0x40, 25),RCC_CAN1759,25706
	RCC_CAN2	= _REG_BIT(0x40, 26),RCC_CAN2760,25738
	RCC_CEC		= _REG_BIT(0x40, 27),RCC_CEC761,25770
	RCC_PWR		= _REG_BIT(0x40, 28),RCC_PWR762,25802
	RCC_DAC		= _REG_BIT(0x40, 29),RCC_DAC763,25834
	RCC_UART7	= _REG_BIT(0x40, 30),RCC_UART7764,25866
	RCC_UART8	= _REG_BIT(0x40, 31),RCC_UART8765,25899
	RCC_TIM1	= _REG_BIT(0x44, 0),RCC_TIM1768,25957
	RCC_TIM8	= _REG_BIT(0x44, 1),RCC_TIM8769,25988
	RCC_USART1	= _REG_BIT(0x44, 4),RCC_USART1770,26019
	RCC_USART6	= _REG_BIT(0x44, 5),RCC_USART6771,26052
	RCC_ADC1	= _REG_BIT(0x44, 8),RCC_ADC1772,26085
	RCC_ADC2	= _REG_BIT(0x44, 9),RCC_ADC2773,26116
	RCC_ADC3	= _REG_BIT(0x44, 10),RCC_ADC3774,26147
	RCC_SDMMC1	= _REG_BIT(0x44, 11),RCC_SDMMC1775,26179
	RCC_SPI1	= _REG_BIT(0x44, 12),RCC_SPI1776,26213
	RCC_SPI4	= _REG_BIT(0x44, 13),RCC_SPI4777,26245
	RCC_SYSCFG	= _REG_BIT(0x44, 14),RCC_SYSCFG778,26277
	RCC_TIM9	= _REG_BIT(0x44, 16),RCC_TIM9779,26311
	RCC_TIM10	= _REG_BIT(0x44, 17),RCC_TIM10780,26343
	RCC_TIM11	= _REG_BIT(0x44, 18),RCC_TIM11781,26376
	RCC_SPI5	= _REG_BIT(0x44, 20),RCC_SPI5782,26409
	RCC_SPI6	= _REG_BIT(0x44, 21),RCC_SPI6783,26441
	RCC_SAI1EN	= _REG_BIT(0x44, 22),RCC_SAI1EN784,26473
	RCC_SAI2EN	= _REG_BIT(0x44, 23),RCC_SAI2EN785,26507
	RCC_LTDC	= _REG_BIT(0x44, 26),RCC_LTDC786,26541
	RCC_RTC		= _REG_BIT(0x70, 15),RCC_RTC790,26587
	SCC_GPIOA	= _REG_BIT(0x50, 0),SCC_GPIOA793,26643
	SCC_GPIOB	= _REG_BIT(0x50, 1),SCC_GPIOB794,26675
	SCC_GPIOC	= _REG_BIT(0x50, 2),SCC_GPIOC795,26707
	SCC_GPIOD	= _REG_BIT(0x50, 3),SCC_GPIOD796,26739
	SCC_GPIOE	= _REG_BIT(0x50, 4),SCC_GPIOE797,26771
	SCC_GPIOF	= _REG_BIT(0x50, 5),SCC_GPIOF798,26803
	SCC_GPIOG	= _REG_BIT(0x50, 6),SCC_GPIOG799,26835
	SCC_GPIOH	= _REG_BIT(0x50, 7),SCC_GPIOH800,26867
	SCC_GPIOI	= _REG_BIT(0x50, 8),SCC_GPIOI801,26899
	SCC_GPIOJ	= _REG_BIT(0x50, 9),SCC_GPIOJ802,26931
	SCC_GPIOK	= _REG_BIT(0x50, 10),SCC_GPIOK803,26963
	SCC_CRC		= _REG_BIT(0x50, 12),SCC_CRC804,26996
	SCC_AXI		= _REG_BIT(0x50, 13),SCC_AXI805,27028
	SCC_FLTIF	= _REG_BIT(0x50, 15),SCC_FLTIF806,27060
	SCC_SRAM1	= _REG_BIT(0x50, 16),SCC_SRAM1807,27093
	SCC_SRAM2	= _REG_BIT(0x50, 17),SCC_SRAM2808,27126
	SCC_BKPSRAM	= _REG_BIT(0x50, 18),SCC_BKPSRAM809,27159
	SCC_DTCM	= _REG_BIT(0x50, 20),SCC_DTCM810,27194
	SCC_DMA1	= _REG_BIT(0x50, 21),SCC_DMA1811,27226
	SCC_DMA2	= _REG_BIT(0x50, 22),SCC_DMA2812,27258
	SCC_DMA2D	= _REG_BIT(0x50, 23),SCC_DMA2D813,27290
	SCC_ETHMAC	= _REG_BIT(0x50, 25),SCC_ETHMAC814,27323
	SCC_ETHMACTX	= _REG_BIT(0x50, 26),SCC_ETHMACTX815,27357
	SCC_ETHMACRX	= _REG_BIT(0x50, 27),SCC_ETHMACRX816,27393
	SCC_ETHMACPTP	= _REG_BIT(0x50, 28),SCC_ETHMACPTP817,27429
	SCC_OTGHS	= _REG_BIT(0x50, 29),SCC_OTGHS818,27466
	SCC_OTGHSULPI	= _REG_BIT(0x50, 30),SCC_OTGHSULPI819,27499
	SCC_DCMI	= _REG_BIT(0x54, 0),SCC_DCMI822,27561
	SCC_CRYP	= _REG_BIT(0x54, 4),SCC_CRYP823,27592
	SCC_HASH	= _REG_BIT(0x54, 5),SCC_HASH824,27623
	SCC_RNG		= _REG_BIT(0x54, 6),SCC_RNG825,27654
	SCC_OTGFS	= _REG_BIT(0x54, 7),SCC_OTGFS826,27685
	SCC_QSPI	= _REG_BIT(0x58, 1),SCC_QSPI829,27742
	SCC_FMC		= _REG_BIT(0x58, 0),SCC_FMC830,27773
	SCC_TIM2	= _REG_BIT(0x60, 0),SCC_TIM2833,27828
	SCC_TIM3	= _REG_BIT(0x60, 1),SCC_TIM3834,27859
	SCC_TIM4	= _REG_BIT(0x60, 2),SCC_TIM4835,27890
	SCC_TIM5	= _REG_BIT(0x60, 3),SCC_TIM5836,27921
	SCC_TIM6	= _REG_BIT(0x60, 4),SCC_TIM6837,27952
	SCC_TIM7	= _REG_BIT(0x60, 5),SCC_TIM7838,27983
	SCC_TIM12	= _REG_BIT(0x60, 6),SCC_TIM12839,28014
	SCC_TIM13	= _REG_BIT(0x60, 7),SCC_TIM13840,28046
	SCC_TIM14	= _REG_BIT(0x60, 8),SCC_TIM14841,28078
	SCC_LPTIM1	= _REG_BIT(0x60, 9),SCC_LPTIM1842,28110
	SCC_WWDG	= _REG_BIT(0x60, 11),SCC_WWDG843,28143
	SCC_SPI2	= _REG_BIT(0x60, 14),SCC_SPI2844,28175
	SCC_SPI3	= _REG_BIT(0x60, 15),SCC_SPI3845,28207
	SCC_SPDIFRX	= _REG_BIT(0x60, 16),SCC_SPDIFRX846,28239
	SCC_USART2	= _REG_BIT(0x60, 17),SCC_USART2847,28274
	SCC_USART3	= _REG_BIT(0x60, 18),SCC_USART3848,28308
	SCC_UART4	= _REG_BIT(0x60, 19),SCC_UART4849,28342
	SCC_UART5	= _REG_BIT(0x60, 20),SCC_UART5850,28375
	SCC_I2C1	= _REG_BIT(0x60, 21),SCC_I2C1851,28408
	SCC_I2C2	= _REG_BIT(0x60, 22),SCC_I2C2852,28440
	SCC_I2C3	= _REG_BIT(0x60, 23),SCC_I2C3853,28472
	SCC_I2C4	= _REG_BIT(0x60, 24),SCC_I2C4854,28504
	SCC_CAN1	= _REG_BIT(0x60, 25),SCC_CAN1855,28536
	SCC_CAN2	= _REG_BIT(0x60, 26),SCC_CAN2856,28568
	SCC_CEC		= _REG_BIT(0x60, 27),SCC_CEC857,28600
	SCC_PWR		= _REG_BIT(0x60, 28),SCC_PWR858,28632
	SCC_DAC		= _REG_BIT(0x60, 29),SCC_DAC859,28664
	SCC_UART7	= _REG_BIT(0x60, 30),SCC_UART7860,28696
	SCC_UART8	= _REG_BIT(0x60, 31),SCC_UART8861,28729
	SCC_TIM1	= _REG_BIT(0x64, 0),SCC_TIM1864,28787
	SCC_TIM8	= _REG_BIT(0x64, 1),SCC_TIM8865,28818
	SCC_USART1	= _REG_BIT(0x64, 4),SCC_USART1866,28849
	SCC_USART6	= _REG_BIT(0x64, 5),SCC_USART6867,28882
	SCC_ADC1	= _REG_BIT(0x64, 8),SCC_ADC1868,28915
	SCC_ADC2	= _REG_BIT(0x64, 9),SCC_ADC2869,28946
	SCC_ADC3	= _REG_BIT(0x64, 10),SCC_ADC3870,28977
	SCC_SDMMC1	= _REG_BIT(0x64, 11),SCC_SDMMC1871,29009
	SCC_SPI1	= _REG_BIT(0x64, 12),SCC_SPI1872,29043
	SCC_SPI4	= _REG_BIT(0x64, 13),SCC_SPI4873,29075
	SCC_SYSCFG	= _REG_BIT(0x64, 14),SCC_SYSCFG874,29107
	SCC_TIM9	= _REG_BIT(0x64, 16),SCC_TIM9875,29141
	SCC_TIM10	= _REG_BIT(0x64, 17),SCC_TIM10876,29173
	SCC_TIM11	= _REG_BIT(0x64, 18),SCC_TIM11877,29206
	SCC_SPI5	= _REG_BIT(0x64, 20),SCC_SPI5878,29239
	SCC_SPI6	= _REG_BIT(0x64, 21),SCC_SPI6879,29271
	SCC_SAI1	= _REG_BIT(0x64, 22),SCC_SAI1880,29303
	SCC_SAI2	= _REG_BIT(0x64, 23),SCC_SAI2881,29335
	SCC_LTDC	= _REG_BIT(0x64, 26),SCC_LTDC882,29367
enum rcc_periph_rst {rcc_periph_rst885,29403
	RST_GPIOA	= _REG_BIT(0x10, 0),RST_GPIOA887,29448
	RST_GPIOB	= _REG_BIT(0x10, 1),RST_GPIOB888,29480
	RST_GPIOC	= _REG_BIT(0x10, 2),RST_GPIOC889,29512
	RST_GPIOD	= _REG_BIT(0x10, 3),RST_GPIOD890,29544
	RST_GPIOE	= _REG_BIT(0x10, 4),RST_GPIOE891,29576
	RST_GPIOF	= _REG_BIT(0x10, 5),RST_GPIOF892,29608
	RST_GPIOG	= _REG_BIT(0x10, 6),RST_GPIOG893,29640
	RST_GPIOH	= _REG_BIT(0x10, 7),RST_GPIOH894,29672
	RST_GPIOI	= _REG_BIT(0x10, 8),RST_GPIOI895,29704
	RST_GPIOJ	= _REG_BIT(0x10, 9),RST_GPIOJ896,29736
	RST_GPIOK	= _REG_BIT(0x10, 10),RST_GPIOK897,29768
	RST_CRC		= _REG_BIT(0x10, 12),RST_CRC898,29801
	RST_DMA1	= _REG_BIT(0x10, 21),RST_DMA1899,29833
	RST_DMA2	= _REG_BIT(0x10, 22),RST_DMA2900,29865
	RST_DMA2D	= _REG_BIT(0x10, 23),RST_DMA2D901,29897
	RST_ETHMAC	= _REG_BIT(0x10, 25),RST_ETHMAC902,29930
	RST_OTGHS	= _REG_BIT(0x10, 29),RST_OTGHS903,29964
	RST_DCMI	= _REG_BIT(0x14, 0),RST_DCMI906,30022
	RST_CRYP	= _REG_BIT(0x14, 4),RST_CRYP907,30053
	RST_HASH	= _REG_BIT(0x14, 5),RST_HASH908,30084
	RST_RNG		= _REG_BIT(0x14, 6),RST_RNG909,30115
	RST_OTGFS	= _REG_BIT(0x14, 7),RST_OTGFS910,30146
	RST_QSPI	= _REG_BIT(0x18, 1),RST_QSPI913,30203
	RST_FMC		= _REG_BIT(0x18, 0),RST_FMC914,30234
	RST_TIM2	= _REG_BIT(0x20, 0),RST_TIM2917,30289
	RST_TIM3	= _REG_BIT(0x20, 1),RST_TIM3918,30320
	RST_TIM4	= _REG_BIT(0x20, 2),RST_TIM4919,30351
	RST_TIM5	= _REG_BIT(0x20, 3),RST_TIM5920,30382
	RST_TIM6	= _REG_BIT(0x20, 4),RST_TIM6921,30413
	RST_TIM7	= _REG_BIT(0x20, 5),RST_TIM7922,30444
	RST_TIM12	= _REG_BIT(0x20, 6),RST_TIM12923,30475
	RST_TIM13	= _REG_BIT(0x20, 7),RST_TIM13924,30507
	RST_TIM14	= _REG_BIT(0x20, 8),RST_TIM14925,30539
	RST_LPTIM1	= _REG_BIT(0x20, 9),RST_LPTIM1926,30571
	RST_WWDG	= _REG_BIT(0x20, 11),RST_WWDG927,30604
	RST_SPI2	= _REG_BIT(0x20, 14),RST_SPI2928,30636
	RST_SPI3	= _REG_BIT(0x20, 15),RST_SPI3929,30668
	RST_SPDIFRX	= _REG_BIT(0x20, 16),RST_SPDIFRX930,30700
	RST_UART2	= _REG_BIT(0x20, 17),RST_UART2931,30735
	RST_UART3	= _REG_BIT(0x20, 18),RST_UART3932,30768
	RST_UART4	= _REG_BIT(0x20, 19),RST_UART4933,30801
	RST_UART5	= _REG_BIT(0x20, 20),RST_UART5934,30834
	RST_I2C1	= _REG_BIT(0x20, 21),RST_I2C1935,30867
	RST_I2C2	= _REG_BIT(0x20, 22),RST_I2C2936,30899
	RST_I2C3	= _REG_BIT(0x20, 23),RST_I2C3937,30931
	RST_I2C4	= _REG_BIT(0x20, 24),RST_I2C4938,30963
	RST_CAN1	= _REG_BIT(0x20, 25),RST_CAN1939,30995
	RST_CAN2	= _REG_BIT(0x20, 26),RST_CAN2940,31027
	RST_CEC		= _REG_BIT(0x20, 27),RST_CEC941,31059
	RST_PWR		= _REG_BIT(0x20, 28),RST_PWR942,31091
	RST_DAC		= _REG_BIT(0x20, 29),RST_DAC943,31123
	RST_UART7	= _REG_BIT(0x20, 30),RST_UART7944,31155
	RST_UART8	= _REG_BIT(0x20, 31),RST_UART8945,31188
	RST_TIM1	= _REG_BIT(0x24, 0),RST_TIM1948,31246
	RST_TIM8	= _REG_BIT(0x24, 1),RST_TIM8949,31277
	RST_USART1	= _REG_BIT(0x24, 4),RST_USART1950,31308
	RST_USART6	= _REG_BIT(0x24, 5),RST_USART6951,31341
	RST_ADC		= _REG_BIT(0x24, 8),RST_ADC952,31374
	RST_SDMMC1	= _REG_BIT(0x24, 11),RST_SDMMC1953,31405
	RST_SPI1	= _REG_BIT(0x24, 12),RST_SPI1954,31439
	RST_SPI4	= _REG_BIT(0x24, 13),RST_SPI4955,31471
	RST_SYSCFG	= _REG_BIT(0x24, 14),RST_SYSCFG956,31503
	RST_TIM9	= _REG_BIT(0x24, 16),RST_TIM9957,31537
	RST_TIM10	= _REG_BIT(0x24, 17),RST_TIM10958,31569
	RST_TIM11	= _REG_BIT(0x24, 18),RST_TIM11959,31602
	RST_SPI5	= _REG_BIT(0x24, 20),RST_SPI5960,31635
	RST_SPI6	= _REG_BIT(0x24, 21),RST_SPI6961,31667
	RST_SAI1RST	= _REG_BIT(0x24, 22),RST_SAI1RST962,31699
	RST_SAI2RST	= _REG_BIT(0x24, 23),RST_SAI2RST963,31734
	RST_LTDC	= _REG_BIT(0x24, 26),RST_LTDC964,31769

../../../../libopencm3/include/libopencm3/stm32/f7/dcmi.h,265
#define LIBOPENCM3_DCMI_HLIBOPENCM3_DCMI_H36,1064
#define DCMI_CR_OELS	DCMI_CR_OELS45,1227
#define DCMI_CR_LSM	DCMI_CR_LSM46,1260
#define DCMI_CR_OEBS	DCMI_CR_OEBS47,1292
#define DCMI_CR_BSM1	DCMI_CR_BSM148,1325
#define DCMI_CR_BSM0	DCMI_CR_BSM049,1358

../../../../libopencm3/include/libopencm3/stm32/f7/iwdg.h,52
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H32,1015

../../../../libopencm3/include/libopencm3/stm32/f7/dsi.h,69
#define LIBOPENCM3_STM32_F7_DSI_H_LIBOPENCM3_STM32_F7_DSI_H_25,960

../../../../libopencm3/include/libopencm3/stm32/f7/exti.h,51
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H28,962

../../../../libopencm3/include/libopencm3/stm32/f7/i2c.h,49
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H31,986

../../../../libopencm3/include/libopencm3/stm32/f7/timer.h,0

../../../../libopencm3/include/libopencm3/stm32/f7/gpio.h,51
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H32,979

../../../../libopencm3/include/libopencm3/stm32/f7/crc.h,50
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H32,1008

../../../../libopencm3/include/libopencm3/stm32/f7/dma.h,49
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H30,945

../../../../libopencm3/include/libopencm3/stm32/f7/irq.json,3387
        "nvic_wwdg",03,16
        "pvd",14,37
        "tamp_stamp",25,52
        "rtc_wkup",36,74
        "flash",47,94
        "rcc",58,111
        "exti0",69,126
        "exti1",710,143
        "exti2",811,160
        "exti3",912,177
        "exti4",1013,194
        "dma1_stream0",1114,211
        "dma1_stream1",1215,235
        "dma1_stream2",1316,259
        "dma1_stream3",1417,283
        "dma1_stream4",1518,307
        "dma1_stream5",1619,331
        "dma1_stream6",1720,355
        "adc",1821,379
        "can1_tx",1922,394
        "can1_rx0",2023,413
        "can1_rx1",2124,433
        "can1_sce",2225,453
        "exti9_5",2326,473
        "tim1_brk_tim9",2427,492
        "tim1_up_tim10",2528,517
        "tim1_trg_com_tim11",2629,542
        "tim1_cc",2730,572
        "tim2",2831,591
        "tim3",2932,607
        "tim4",3033,623
        "i2c1_ev",3134,639
        "i2c1_er",3235,658
        "i2c2_ev",3336,677
        "i2c2_er",3437,696
        "spi1",3538,715
        "spi2",3639,731
        "usart1",3740,747
        "usart2",3841,765
        "usart3",3942,783
        "exti15_10",4043,801
        "rtc_alarm",4144,822
        "usb_fs_wkup",4245,843
        "tim8_brk_tim12",4346,866
        "tim8_up_tim13",4447,892
        "tim8_trg_com_tim14",4548,917
        "tim8_cc",4649,947
        "dma1_stream7",4750,966
        "fsmc",4851,990
        "sdmmc1",4952,1006
        "tim5",5053,1024
        "spi3",5154,1040
        "uart4",5255,1056
        "uart5",5356,1073
        "tim6_dac",5457,1090
        "tim7",5558,1110
        "dma2_stream0",5659,1126
        "dma2_stream1",5760,1150
        "dma2_stream2",5861,1174
        "dma2_stream3",5962,1198
        "dma2_stream4",6063,1222
        "eth",6164,1246
        "eth_wkup",6265,1261
        "can2_tx",6366,1281
        "can2_rx0",6467,1300
        "can2_rx1",6568,1320
        "can2_sce",6669,1340
        "otg_fs",6770,1360
        "dma2_stream5",6871,1378
        "dma2_stream6",6972,1402
        "dma2_stream7",7073,1426
        "usart6",7174,1450
        "i2c3_ev",7275,1468
        "i2c3_er",7376,1487
        "otg_hs_ep1_out",7477,1506
        "otg_hs_ep1_in",7578,1532
        "otg_hs_wkup",7679,1557
        "otg_hs",7780,1580
        "dcmi",7881,1598
        "cryp",7982,1614
        "hash_rng",8083,1630
        "fpu",8184,1650
        "uart7",8285,1665
        "uart8",8386,1682
        "spi4",8487,1699
        "spi5",8588,1715
        "spi6",8689,1731
        "sai1",8790,1747
        "lcd_tft",8891,1763
        "lcd_tft_err",8992,1782
        "dma2d",9093,1805
        "sai2",9194,1822
        "quadspi",9295,1838
        "lp_timer1",9396,1857
        "hdmi_cec",9497,1878
        "i2c4_ev",9598,1898
        "i2c4_er",9699,1917
        "spdifrx",97100,1936
        "dsihost",98101,1955
        "dfsdm1_flt0",99102,1974
        "dfsdm1_flt1",100103,1997
        "dfsdm1_flt2",101104,2020
        "dfsdm1_flt3",102105,2043
        "sdmmc2"103106,2066
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 F7 series",partname_humanreadable108,2090
    "partname_doxygen": "STM32F7",partname_doxygen109,2139
    "includeguard": "LIBOPENCM3_STM32_F7_NVIC_H"includeguard110,2174

../../../../libopencm3/include/libopencm3/stm32/f7/rng.h,49
#define LIBOPENCM3_RNG_HLIBOPENCM3_RNG_H19,751

../../../../libopencm3/include/libopencm3/stm32/f7/quadspi.h,50
#define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN13,308

../../../../libopencm3/include/libopencm3/stm32/f7/dma2d.h,73
#define LIBOPENCM3_STM32_F7_DMA2D_H_LIBOPENCM3_STM32_F7_DMA2D_H_24,927

../../../../libopencm3/include/libopencm3/stm32/f7/fmc.h,92
#define LIBOPENCM3_F7_FMC_HLIBOPENCM3_F7_FMC_H25,927
#define FSMC_BASE	FSMC_BASE34,1202

../../../../libopencm3/include/libopencm3/stm32/f7/lptimer.h,89
#define LIBOPENCM3_LPTIMER_HLIBOPENCM3_LPTIMER_H31,1066
#define LPTIM1	LPTIM138,1235

../../../../libopencm3/include/libopencm3/stm32/f7/flash.h,1146
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H44,1666
#define FLASH_ACR_ARTRST	FLASH_ACR_ARTRST57,2028
#define FLASH_ACR_ARTEN	FLASH_ACR_ARTEN58,2064
#define FLASH_ACR_PRFTEN	FLASH_ACR_PRFTEN59,2099
#define FLASH_SR_ERSERR	FLASH_SR_ERSERR62,2143
#define FLASH_OPTCR_IWDG_STOP	FLASH_OPTCR_IWDG_STOP66,2260
#define FLASH_OPTCR_IWDG_STDBY	FLASH_OPTCR_IWDG_STDBY67,2301
#define FLASH_OPTCR_NWRP_SHIFT	FLASH_OPTCR_NWRP_SHIFT69,2344
#define FLASH_OPTCR_NWRP_MASK	FLASH_OPTCR_NWRP_MASK70,2379
#define FLASH_OPTCR_RDP_SHIFT	FLASH_OPTCR_RDP_SHIFT72,2416
#define FLASH_OPTCR_RDP_MASK	FLASH_OPTCR_RDP_MASK73,2449
#define FLASH_OPTCR_IWDG_SW	FLASH_OPTCR_IWDG_SW75,2485
#define FLASH_OPTCR_WWDG_SW	FLASH_OPTCR_WWDG_SW76,2523
#define FLASH_OPTCR_OPTSTRT	FLASH_OPTCR_OPTSTRT78,2562
#define FLASH_OPTCR_OPTLOCK	FLASH_OPTCR_OPTLOCK79,2600
#define FLASH_OPTCR1_BOOT_ADD1_MASK	FLASH_OPTCR1_BOOT_ADD1_MASK82,2719
#define FLASH_OPTCR1_BOOT_ADD1_SHIFT	FLASH_OPTCR1_BOOT_ADD1_SHIFT83,2762
#define FLASH_OPTCR1_BOOT_ADD0_MASK	FLASH_OPTCR1_BOOT_ADD0_MASK84,2802
#define FLASH_OPTCR1_BOOT_ADD0_SHIFT	FLASH_OPTCR1_BOOT_ADD0_SHIFT85,2845

../../../../libopencm3/include/libopencm3/stm32/f7/pwr.h,3752
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H35,1100
#define PWR_CR1	PWR_CR143,1253
#define PWR_CSR1	PWR_CSR146,1355
#define PWR_CR2	PWR_CR249,1451
#define PWR_CSR2	PWR_CSR252,1555
#define PWR_CR1_UDEN_LSB	PWR_CR1_UDEN_LSB62,1811
#define PWR_CR1_UDEN_DISABLED	PWR_CR1_UDEN_DISABLED67,1929
#define PWR_CR1_UDEN_ENABLED	PWR_CR1_UDEN_ENABLED68,1986
#define PWR_CR1_UDEN_MASK	PWR_CR1_UDEN_MASK70,2050
#define PWR_CR1_ODSWEN	PWR_CR1_ODSWEN73,2148
#define PWR_CR1_ODEN	PWR_CR1_ODEN76,2215
#define PWR_CR1_VOS_LSB	PWR_CR1_VOS_LSB79,2310
#define PWR_CR1_VOS_SCALE_3	PWR_CR1_VOS_SCALE_384,2438
#define PWR_CR1_VOS_SCALE_2	PWR_CR1_VOS_SCALE_285,2492
#define PWR_CR1_VOS_SCALE_1	PWR_CR1_VOS_SCALE_186,2546
#define PWR_CR1_VOS_MASK	PWR_CR1_VOS_MASK88,2608
#define PWR_CR1_ADCDC1	PWR_CR1_ADCDC191,2727
#define PWR_CR1_MRUDS	PWR_CR1_MRUDS96,2876
#define PWR_CR1_LPUDS	PWR_CR1_LPUDS99,2975
#define PWR_CR1_FPDS	PWR_CR1_FPDS102,3053
#define PWR_CR1_DBP	PWR_CR1_DBP105,3137
#define PWR_CR1_PLS_LSB	PWR_CR1_PLS_LSB108,3205
#define PWR_CR1_PLS_2V0	PWR_CR1_PLS_2V0113,3309
#define PWR_CR1_PLS_2V1	PWR_CR1_PLS_2V1114,3359
#define PWR_CR1_PLS_2V3	PWR_CR1_PLS_2V3115,3409
#define PWR_CR1_PLS_2V5	PWR_CR1_PLS_2V5116,3459
#define PWR_CR1_PLS_2V6	PWR_CR1_PLS_2V6117,3509
#define PWR_CR1_PLS_2V7	PWR_CR1_PLS_2V7118,3559
#define PWR_CR1_PLS_2V8	PWR_CR1_PLS_2V8119,3609
#define PWR_CR1_PLS_2V9	PWR_CR1_PLS_2V9120,3659
#define PWR_CR1_PLS_MASK	PWR_CR1_PLS_MASK122,3717
#define PWR_CR1_PVDE	PWR_CR1_PVDE125,3811
#define PWR_CR1_CSBF	PWR_CR1_CSBF128,3876
#define PWR_CR1_PDDS	PWR_CR1_PDDS133,3996
#define PWR_CR1_LPDS	PWR_CR1_LPDS136,4062
#define PWR_CSR1_UDRDY_LSB	PWR_CSR1_UDRDY_LSB146,4290
#define PWR_CSR1_UDRDY_DISABLED	PWR_CSR1_UDRDY_DISABLED151,4402
#define PWR_CSR1_UDRDY_ACTIVATED	PWR_CSR1_UDRDY_ACTIVATED152,4463
#define PWR_CSR1_UDRDY_MASK	PWR_CSR1_UDRDY_MASK154,4532
#define PWR_CSR1_ODSWRDY	PWR_CSR1_ODSWRDY157,4638
#define PWR_CSR1_ODRDY	PWR_CSR1_ODRDY160,4711
#define PWR_CSR1_VOSRDY	PWR_CSR1_VOSRDY165,4869
#define PWR_CSR1_BRE	PWR_CSR1_BRE170,5002
#define PWR_CSR1_EIWUP	PWR_CSR1_EIWUP173,5072
#define PWR_CSR1_BRR	PWR_CSR1_BRR178,5200
#define PWR_CSR1_PVDO	PWR_CSR1_PVDO181,5257
#define PWR_CSR1_SBF	PWR_CSR1_SBF184,5316
#define PWR_CSR1_WUIF	PWR_CSR1_WUIF187,5383
#define PWR_CR2_WUPP6	PWR_CR2_WUPP6197,5614
#define PWR_CR2_WUPP5	PWR_CR2_WUPP5200,5695
#define PWR_CR2_WUPP4	PWR_CR2_WUPP4203,5777
#define PWR_CR2_WUPP3	PWR_CR2_WUPP3206,5858
#define PWR_CR2_WUPP2	PWR_CR2_WUPP2209,5939
#define PWR_CR2_WUPP1	PWR_CR2_WUPP1212,6019
#define PWR_CR2_CWUPF6	PWR_CR2_CWUPF6217,6157
#define PWR_CR2_CWUPF5	PWR_CR2_CWUPF5220,6237
#define PWR_CR2_CWUPF4	PWR_CR2_CWUPF4223,6318
#define PWR_CR2_CWUPF3	PWR_CR2_CWUPF3226,6398
#define PWR_CR2_CWUPF2	PWR_CR2_CWUPF2229,6478
#define PWR_CR2_CWUPF1	PWR_CR2_CWUPF1232,6558
#define PWR_CSR2_EWUP6	PWR_CSR2_EWUP6242,6786
#define PWR_CSR2_EWUP5	PWR_CSR2_EWUP5245,6862
#define PWR_CSR2_EWUP4	PWR_CSR2_EWUP4248,6939
#define PWR_CSR2_EWUP3	PWR_CSR2_EWUP3251,7015
#define PWR_CSR2_EWUP2	PWR_CSR2_EWUP2254,7091
#define PWR_CSR2_EWUP1	PWR_CSR2_EWUP1257,7167
#define PWR_CSR2_WUPF6	PWR_CSR2_WUPF6262,7300
#define PWR_CSR2_WUPF5	PWR_CSR2_WUPF5265,7373
#define PWR_CSR2_WUPF4	PWR_CSR2_WUPF4268,7447
#define PWR_CSR2_WUPF3	PWR_CSR2_WUPF3271,7520
#define PWR_CSR2_WUPF2	PWR_CSR2_WUPF2274,7593
#define PWR_CSR2_WUPF1	PWR_CSR2_WUPF1277,7666
enum pwr_vos_scale {pwr_vos_scale281,7789
	PWR_SCALE1, /** <= 180MHz w/o overdrive, <= 216MHz w/ overdrive */PWR_SCALE1282,7810
	PWR_SCALE2, /** <= 168MHz w/o overdrive, <= 180MHz w/ overdrive */PWR_SCALE2283,7878
	PWR_SCALE3, /** <= 144MHz */PWR_SCALE3284,7946

../../../../libopencm3/include/libopencm3/stm32/f7/usart.h,293
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H32,997
#define USART1	USART143,1259
#define USART2	USART244,1289
#define USART3	USART345,1319
#define UART4	UART446,1349
#define UART5	UART547,1377
#define USART6	USART648,1405
#define UART7	UART749,1435
#define UART8	UART850,1463

../../../../libopencm3/include/libopencm3/stm32/f7/adc.h,3687
#define LIBOPENCM3_ADC_HLIBOPENCM3_ADC_H40,1283
#define ADC_JOFR1(ADC_JOFR145,1438
#define ADC_JOFR2(ADC_JOFR246,1487
#define ADC_JOFR3(ADC_JOFR347,1536
#define ADC_JOFR4(ADC_JOFR448,1585
#define ADC_HTR(ADC_HTR51,1688
#define ADC_LTR(ADC_LTR54,1789
#define ADC_SQR1(ADC_SQR157,1887
#define ADC_SQR2(ADC_SQR260,1986
#define ADC_SQR3(ADC_SQR363,2085
#define ADC_JSQR(ADC_JSQR66,2183
#define ADC_JDR1(ADC_JDR169,2288
#define ADC_JDR2(ADC_JDR270,2337
#define ADC_JDR3(ADC_JDR371,2386
#define ADC_JDR4(ADC_JDR472,2435
#define ADC_DR(ADC_DR75,2526
#define ADC_CHANNEL_TEMP	ADC_CHANNEL_TEMP80,2651
#define ADC_CHANNEL_VREF	ADC_CHANNEL_VREF81,2679
#define ADC_CHANNEL_VBAT	ADC_CHANNEL_VBAT82,2707
#define ADC_CR1_AWDCH_MAX	ADC_CR1_AWDCH_MAX87,2825
#define ADC_CR2_EXTSEL_TIM1_CC1	ADC_CR2_EXTSEL_TIM1_CC197,3212
#define ADC_CR2_EXTSEL_TIM1_CC2	ADC_CR2_EXTSEL_TIM1_CC299,3289
#define ADC_CR2_EXTSEL_TIM1_CC3	ADC_CR2_EXTSEL_TIM1_CC3101,3366
#define ADC_CR2_EXTSEL_TIM2_CC2	ADC_CR2_EXTSEL_TIM2_CC2103,3443
#define ADC_CR2_EXTSEL_TIM5_TRGO	ADC_CR2_EXTSEL_TIM5_TRGO105,3514
#define ADC_CR2_EXTSEL_TIM4_CC4	ADC_CR2_EXTSEL_TIM4_CC4107,3591
#define ADC_CR2_EXTSEL_TIM3_CC4	ADC_CR2_EXTSEL_TIM3_CC4109,3668
#define ADC_CR2_EXTSEL_TIM8_TRGO	ADC_CR2_EXTSEL_TIM8_TRGO111,3739
#define ADC_CR2_EXTSEL_TIM8_TRGO2	ADC_CR2_EXTSEL_TIM8_TRGO2113,3811
#define ADC_CR2_EXTSEL_TIM1_TRGO	ADC_CR2_EXTSEL_TIM1_TRGO115,3883
#define ADC_CR2_EXTSEL_TIM1_TRGO2	ADC_CR2_EXTSEL_TIM1_TRGO2117,3955
#define ADC_CR2_EXTSEL_TIM2_TRGO	ADC_CR2_EXTSEL_TIM2_TRGO119,4027
#define ADC_CR2_EXTSEL_TIM4_TRGO	ADC_CR2_EXTSEL_TIM4_TRGO121,4098
#define ADC_CR2_EXTSEL_TIM6_TRGO	ADC_CR2_EXTSEL_TIM6_TRGO123,4169
#define ADC_CR2_EXTSEL_EXTI_LINE_11	ADC_CR2_EXTSEL_EXTI_LINE_11125,4240
#define ADC_CR2_JEXTSEL_TIM1_TRGO	ADC_CR2_JEXTSEL_TIM1_TRGO134,4545
#define ADC_CR2_JEXTSEL_TIM1_CC4	ADC_CR2_JEXTSEL_TIM1_CC4135,4591
#define ADC_CR2_JEXTSEL_TIM2_TRGO	ADC_CR2_JEXTSEL_TIM2_TRGO136,4636
#define ADC_CR2_JEXTSEL_TIM2_CC1	ADC_CR2_JEXTSEL_TIM2_CC1137,4682
#define ADC_CR2_JEXTSEL_TIM3_CC4	ADC_CR2_JEXTSEL_TIM3_CC4138,4727
#define ADC_CR2_JEXTSEL_TIM4_TRGO	ADC_CR2_JEXTSEL_TIM4_TRGO139,4772
#define ADC_CR2_JEXTSEL_TIM8_CC4	ADC_CR2_JEXTSEL_TIM8_CC4141,4838
#define ADC_CR2_JEXTSEL_TIM1_TRGO2	ADC_CR2_JEXTSEL_TIM1_TRGO2142,4883
#define ADC_CR2_JEXTSEL_TIM8_TRGO	ADC_CR2_JEXTSEL_TIM8_TRGO143,4930
#define ADC_CR2_JEXTSEL_TIM8_TRGO2	ADC_CR2_JEXTSEL_TIM8_TRGO2144,4976
#define ADC_CR2_JEXTSEL_TIM3_cc3	ADC_CR2_JEXTSEL_TIM3_cc3145,5023
#define ADC_CR2_JEXTSEL_TIM5_TRGO	ADC_CR2_JEXTSEL_TIM5_TRGO146,5068
#define ADC_CR2_JEXTSEL_TIM3_CC1	ADC_CR2_JEXTSEL_TIM3_CC1147,5114
#define ADC_CR2_JEXTSEL_TIM6_TRGO	ADC_CR2_JEXTSEL_TIM6_TRGO148,5159
#define ADC_SMPR_SMP_3CYC	ADC_SMPR_SMP_3CYC157,5387
#define ADC_SMPR_SMP_15CYC	ADC_SMPR_SMP_15CYC158,5418
#define ADC_SMPR_SMP_28CYC	ADC_SMPR_SMP_28CYC159,5450
#define ADC_SMPR_SMP_56CYC	ADC_SMPR_SMP_56CYC160,5482
#define ADC_SMPR_SMP_84CYC	ADC_SMPR_SMP_84CYC161,5514
#define ADC_SMPR_SMP_112CYC	ADC_SMPR_SMP_112CYC162,5546
#define ADC_SMPR_SMP_144CYC	ADC_SMPR_SMP_144CYC163,5579
#define ADC_SMPR_SMP_480CYC	ADC_SMPR_SMP_480CYC164,5612
#define ADC_SQR1_L_MSK	ADC_SQR1_L_MSK168,5734
#define ADC_SQR_MAX_CHANNELS_REGULAR	ADC_SQR_MAX_CHANNELS_REGULAR170,5784
#define ADC_CCR_ADCPRE_BY2	ADC_CCR_ADCPRE_BY2178,6002
#define ADC_CCR_ADCPRE_BY4	ADC_CCR_ADCPRE_BY4179,6042
#define ADC_CCR_ADCPRE_BY6	ADC_CCR_ADCPRE_BY6180,6082
#define ADC_CCR_ADCPRE_BY8	ADC_CCR_ADCPRE_BY8181,6122
#define ADC_CCR_ADCPRE_MASK	ADC_CCR_ADCPRE_MASK183,6170
#define ADC_CCR_ADCPRE_SHIFT	ADC_CCR_ADCPRE_SHIFT184,6211

../../../../libopencm3/include/libopencm3/stm32/g4/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H30,961

../../../../libopencm3/include/libopencm3/stm32/g4/memorymap.h,4238
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H19,757
#define FLASH_BASE	FLASH_BASE23,828
#define PERIPH_BASE	PERIPH_BASE24,863
#define INFO_BASE	INFO_BASE25,899
#define PERIPH_BASE_APB1	PERIPH_BASE_APB126,933
#define PERIPH_BASE_APB2	PERIPH_BASE_APB227,973
#define PERIPH_BASE_AHB1	PERIPH_BASE_AHB128,1013
#define PERIPH_BASE_IOPORT	PERIPH_BASE_IOPORT29,1053
#define PERIPH_BASE_AHB2	PERIPH_BASE_AHB230,1095
#define FMC1_BANK_BASE	FMC1_BANK_BASE31,1135
#define FMC3_BANK_BASE	FMC3_BANK_BASE32,1174
#define QUADSPI_BANK_BASE	QUADSPI_BANK_BASE33,1213
#define TIM2_BASE	TIM2_BASE37,1267
#define TIM3_BASE	TIM3_BASE38,1315
#define TIM4_BASE	TIM4_BASE39,1363
#define TIM5_BASE	TIM5_BASE40,1411
#define TIM6_BASE	TIM6_BASE41,1459
#define TIM7_BASE	TIM7_BASE42,1507
#define CRS_BASE	CRS_BASE43,1555
#define TAMP_BASE	TAMP_BASE44,1602
#define RTC_BASE	RTC_BASE45,1650
#define WWDG_BASE	WWDG_BASE46,1697
#define IWDG_BASE	IWDG_BASE47,1745
#define SPI2_BASE	SPI2_BASE48,1793
#define SPI3_BASE	SPI3_BASE49,1841
#define USART2_BASE	USART2_BASE50,1889
#define USART3_BASE	USART3_BASE51,1939
#define UART4_BASE	UART4_BASE52,1989
#define UART5_BASE	UART5_BASE53,2038
#define I2C1_BASE	I2C1_BASE54,2087
#define I2C2_BASE	I2C2_BASE55,2135
#define USB_DEV_FS_BASE	USB_DEV_FS_BASE56,2183
#define USB_PMA_BASE	USB_PMA_BASE57,2237
#define FDCAN1_BASE	FDCAN1_BASE58,2288
#define FDCAN2_BASE	FDCAN2_BASE59,2338
#define FDCAN3_BASE	FDCAN3_BASE60,2388
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE61,2438
#define I2C3_BASE	I2C3_BASE62,2494
#define LPTIM1_BASE	LPTIM1_BASE63,2542
#define LPUART1_BASE	LPUART1_BASE64,2592
#define I2C4_BASE	I2C4_BASE65,2643
#define UCPD1_BASE	UCPD1_BASE66,2691
#define FDCAN1_RAM_BASE	FDCAN1_RAM_BASE67,2740
#define FDCAN2_RAM_BASE	FDCAN2_RAM_BASE68,2794
#define FDCAN3_RAM_BASE	FDCAN3_RAM_BASE69,2848
#define SYSCFG_BASE	SYSCFG_BASE72,2914
#define VREFBUF_BASE	VREFBUF_BASE73,2964
#define COMP_BASE	COMP_BASE74,3015
#define OPAMP_BASE	OPAMP_BASE75,3063
#define EXTI_BASE	EXTI_BASE76,3112
#define TIM1_BASE	TIM1_BASE77,3160
#define SPI1_BASE	SPI1_BASE78,3208
#define TIM8_BASE	TIM8_BASE79,3256
#define USART1_BASE	USART1_BASE80,3304
#define SPI4_BASE	SPI4_BASE81,3354
#define TIM15_BASE	TIM15_BASE82,3402
#define TIM16_BASE	TIM16_BASE83,3451
#define TIM17_BASE	TIM17_BASE84,3500
#define TIM20_BASE	TIM20_BASE85,3549
#define SAI1_BASE	SAI1_BASE86,3598
#define HRTIM_BASE	HRTIM_BASE87,3646
#define DMA1_BASE	DMA1_BASE90,3707
#define DMA2_BASE	DMA2_BASE91,3755
#define DMAMUX_BASE	DMAMUX_BASE92,3803
#define CORDIC_BASE	CORDIC_BASE93,3853
#define RCC_BASE	RCC_BASE94,3903
#define FMAC_BASE	FMAC_BASE95,3950
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE96,3998
#define CRC_BASE	CRC_BASE97,4059
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE100,4116
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE101,4172
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE102,4228
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE103,4284
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE104,4340
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE105,4396
#define GPIO_PORT_G_BASE	GPIO_PORT_G_BASE106,4452
#define ADC1_BASE	ADC1_BASE109,4520
#define ADC2_BASE	ADC2_BASE110,4568
#define ADC3_BASE	ADC3_BASE111,4609
#define ADC4_BASE	ADC4_BASE112,4657
#define ADC5_BASE	ADC5_BASE113,4698
#define DAC1_BASE	DAC1_BASE114,4739
#define DAC2_BASE	DAC2_BASE115,4787
#define DAC3_BASE	DAC3_BASE116,4835
#define DAC4_BASE	DAC4_BASE117,4883
#define AES_BASE	AES_BASE118,4931
#define RNG_BASE	RNG_BASE119,4979
#define FMC_BASE	FMC_BASE121,5028
#define QUADSPI_BASE	QUADSPI_BASE122,5060
#define DBGMCU_BASE	DBGMCU_BASE125,5123
#define DESIG_FLASH_SIZE_BASE	DESIG_FLASH_SIZE_BASE128,5202
#define DESIG_UNIQUE_ID_BASE	DESIG_UNIQUE_ID_BASE129,5254
#define DESIG_UNIQUE_ID0	DESIG_UNIQUE_ID0130,5305
#define DESIG_UNIQUE_ID1	DESIG_UNIQUE_ID1131,5360
#define DESIG_UNIQUE_ID2	DESIG_UNIQUE_ID2132,5419
#define DESIG_PACKAGE	DESIG_PACKAGE133,5478
#define ST_VREFINT_CAL	ST_VREFINT_CAL136,5584
#define ST_TSENSE_CAL1_30C	ST_TSENSE_CAL1_30C137,5638
#define ST_TSENSE_CAL2_130C	ST_TSENSE_CAL2_130C138,5695

../../../../libopencm3/include/libopencm3/stm32/g4/dac.h,184
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H32,962
#define DAC1	DAC140,1109
#define DAC2	DAC241,1135
#define DAC3	DAC342,1161
#define DAC4	DAC443,1187
#define DAC5	DAC544,1213

../../../../libopencm3/include/libopencm3/stm32/g4/doc-stm32g4.h,0

../../../../libopencm3/include/libopencm3/stm32/g4/nvic.h,5515
#define LIBOPENCM3_STM32_G4_NVIC_HLIBOPENCM3_STM32_G4_NVIC_H7,180
#define NVIC_WWDG_IRQ NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,387
#define NVIC_RTC_TAMP_CSS_IRQ NVIC_RTC_TAMP_CSS_IRQ18,410
#define NVIC_RTC_WKUP_IRQ NVIC_RTC_WKUP_IRQ19,442
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ20,470
#define NVIC_RCC_IRQ NVIC_RCC_IRQ21,495
#define NVIC_EXTI0_IRQ NVIC_EXTI0_IRQ22,518
#define NVIC_EXTI1_IRQ NVIC_EXTI1_IRQ23,543
#define NVIC_EXTI2_IRQ NVIC_EXTI2_IRQ24,568
#define NVIC_EXTI3_IRQ NVIC_EXTI3_IRQ25,593
#define NVIC_EXTI4_IRQ NVIC_EXTI4_IRQ26,618
#define NVIC_DMA1_CHANNEL1_IRQ NVIC_DMA1_CHANNEL1_IRQ27,644
#define NVIC_DMA1_CHANNEL2_IRQ NVIC_DMA1_CHANNEL2_IRQ28,678
#define NVIC_DMA1_CHANNEL3_IRQ NVIC_DMA1_CHANNEL3_IRQ29,712
#define NVIC_DMA1_CHANNEL4_IRQ NVIC_DMA1_CHANNEL4_IRQ30,746
#define NVIC_DMA1_CHANNEL5_IRQ NVIC_DMA1_CHANNEL5_IRQ31,780
#define NVIC_DMA1_CHANNEL6_IRQ NVIC_DMA1_CHANNEL6_IRQ32,814
#define NVIC_DMA1_CHANNEL7_IRQ NVIC_DMA1_CHANNEL7_IRQ33,848
#define NVIC_ADC12_IRQ NVIC_ADC12_IRQ34,882
#define NVIC_USB_HP_IRQ NVIC_USB_HP_IRQ35,908
#define NVIC_USB_LP_IRQ NVIC_USB_LP_IRQ36,935
#define NVIC_FDCAN1_IT0_IRQ NVIC_FDCAN1_IT0_IRQ37,962
#define NVIC_FDCAN1_IT1_IRQ NVIC_FDCAN1_IT1_IRQ38,993
#define NVIC_EXTI9_5_IRQ NVIC_EXTI9_5_IRQ39,1024
#define NVIC_TIM1_BRK_TIM15_IRQ NVIC_TIM1_BRK_TIM15_IRQ40,1052
#define NVIC_TIM1_UP_TIM16_IRQ NVIC_TIM1_UP_TIM16_IRQ41,1087
#define NVIC_TIM1_TRG_TIM17_IRQ NVIC_TIM1_TRG_TIM17_IRQ42,1121
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ43,1156
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ44,1184
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ45,1209
#define NVIC_TIM4_IRQ NVIC_TIM4_IRQ46,1234
#define NVIC_I2C1_EV_IRQ NVIC_I2C1_EV_IRQ47,1259
#define NVIC_I2C1_ER_IRQ NVIC_I2C1_ER_IRQ48,1287
#define NVIC_I2C2_EV_IRQ NVIC_I2C2_EV_IRQ49,1315
#define NVIC_I2C2_ER_IRQ NVIC_I2C2_ER_IRQ50,1343
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ51,1371
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ52,1396
#define NVIC_USART1_IRQ NVIC_USART1_IRQ53,1421
#define NVIC_USART2_IRQ NVIC_USART2_IRQ54,1448
#define NVIC_USART3_IRQ NVIC_USART3_IRQ55,1475
#define NVIC_EXTI15_10_IRQ NVIC_EXTI15_10_IRQ56,1502
#define NVIC_RTC_ALARM_IRQ NVIC_RTC_ALARM_IRQ57,1532
#define NVIC_USB_WAKEUP_IRQ NVIC_USB_WAKEUP_IRQ58,1562
#define NVIC_TIM8_BRK_IRQ NVIC_TIM8_BRK_IRQ59,1593
#define NVIC_TIM8_UP_IRQ NVIC_TIM8_UP_IRQ60,1622
#define NVIC_TIM8_TRG_IRQ NVIC_TIM8_TRG_IRQ61,1650
#define NVIC_TIM8_CC_IRQ NVIC_TIM8_CC_IRQ62,1679
#define NVIC_ADC3_IRQ NVIC_ADC3_IRQ63,1707
#define NVIC_FSMC_IRQ NVIC_FSMC_IRQ64,1732
#define NVIC_LPTIM1_IRQ NVIC_LPTIM1_IRQ65,1757
#define NVIC_TIM5_IRQ NVIC_TIM5_IRQ66,1784
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ67,1809
#define NVIC_UART4_IRQ NVIC_UART4_IRQ68,1834
#define NVIC_UART5_IRQ NVIC_UART5_IRQ69,1860
#define NVIC_TIM6_DAC13UNDER_IRQ NVIC_TIM6_DAC13UNDER_IRQ70,1886
#define NVIC_TIM7_DAC24UNDER_IRQ NVIC_TIM7_DAC24UNDER_IRQ71,1922
#define NVIC_DMA2_CHANNEL1_IRQ NVIC_DMA2_CHANNEL1_IRQ72,1958
#define NVIC_DMA2_CHANNEL2_IRQ NVIC_DMA2_CHANNEL2_IRQ73,1992
#define NVIC_DMA2_CHANNEL3_IRQ NVIC_DMA2_CHANNEL3_IRQ74,2026
#define NVIC_DMA2_CHANNEL4_IRQ NVIC_DMA2_CHANNEL4_IRQ75,2060
#define NVIC_DMA2_CHANNEL5_IRQ NVIC_DMA2_CHANNEL5_IRQ76,2094
#define NVIC_ADC4_IRQ NVIC_ADC4_IRQ77,2128
#define NVIC_ADC5_IRQ NVIC_ADC5_IRQ78,2153
#define NVIC_UCPD1_IRQ NVIC_UCPD1_IRQ79,2178
#define NVIC_COMP123_IRQ NVIC_COMP123_IRQ80,2204
#define NVIC_COMP456_IRQ NVIC_COMP456_IRQ81,2232
#define NVIC_COMP7_IRQ NVIC_COMP7_IRQ82,2260
#define NVIC_HRTIM_MASTER_IRQ NVIC_HRTIM_MASTER_IRQ83,2286
#define NVIC_HRTIM_TIMA_IRQ NVIC_HRTIM_TIMA_IRQ84,2319
#define NVIC_HRTIM_TIMB_IRQ NVIC_HRTIM_TIMB_IRQ85,2350
#define NVIC_HRTIM_TIMC_IRQ NVIC_HRTIM_TIMC_IRQ86,2381
#define NVIC_HRTIM_TIMD_IRQ NVIC_HRTIM_TIMD_IRQ87,2412
#define NVIC_HRTIM_TIME_IRQ NVIC_HRTIM_TIME_IRQ88,2443
#define NVIC_HRTIM_FAULT_IRQ NVIC_HRTIM_FAULT_IRQ89,2474
#define NVIC_HRTIM_TIMF_IRQ NVIC_HRTIM_TIMF_IRQ90,2506
#define NVIC_CRS_IRQ NVIC_CRS_IRQ91,2537
#define NVIC_SAI_IRQ NVIC_SAI_IRQ92,2561
#define NVIC_TIM20_BRK_IRQ NVIC_TIM20_BRK_IRQ93,2585
#define NVIC_TIM20_UP_IRQ NVIC_TIM20_UP_IRQ94,2615
#define NVIC_TIM20_TRG_IRQ NVIC_TIM20_TRG_IRQ95,2644
#define NVIC_TIM20_CC_IRQ NVIC_TIM20_CC_IRQ96,2674
#define NVIC_FPU_IRQ NVIC_FPU_IRQ97,2703
#define NVIC_I2C4_EV_IRQ NVIC_I2C4_EV_IRQ98,2727
#define NVIC_I2C4_ER_IRQ NVIC_I2C4_ER_IRQ99,2755
#define NVIC_SPI4_IRQ NVIC_SPI4_IRQ100,2783
#define NVIC_AES_IRQ NVIC_AES_IRQ101,2808
#define NVIC_FDCAN2_IT0_IRQ NVIC_FDCAN2_IT0_IRQ102,2832
#define NVIC_FDCAN2_IT1_IRQ NVIC_FDCAN2_IT1_IRQ103,2863
#define NVIC_FDCAN3_IT0_IRQ NVIC_FDCAN3_IT0_IRQ104,2894
#define NVIC_FDCAN3_IT1_IRQ NVIC_FDCAN3_IT1_IRQ105,2925
#define NVIC_RNG_IRQ NVIC_RNG_IRQ106,2956
#define NVIC_LPUART_IRQ NVIC_LPUART_IRQ107,2980
#define NVIC_I2C3_EV_IRQ NVIC_I2C3_EV_IRQ108,3007
#define NVIC_I2C3_ER_IRQ NVIC_I2C3_ER_IRQ109,3035
#define NVIC_DMAMUX_OVR_IRQ NVIC_DMAMUX_OVR_IRQ110,3063
#define NVIC_QUADSPI_IRQ NVIC_QUADSPI_IRQ111,3094
#define NVIC_DMA1_CHANNEL8_IRQ NVIC_DMA1_CHANNEL8_IRQ112,3122
#define NVIC_DMA2_CHANNEL6_IRQ NVIC_DMA2_CHANNEL6_IRQ113,3156
#define NVIC_DMA2_CHANNEL7_IRQ NVIC_DMA2_CHANNEL7_IRQ114,3190
#define NVIC_DMA2_CHANNEL8_IRQ NVIC_DMA2_CHANNEL8_IRQ115,3224
#define NVIC_CORDIC_IRQ NVIC_CORDIC_IRQ116,3258
#define NVIC_FMAC_IRQ NVIC_FMAC_IRQ117,3286
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT119,3313

../../../../libopencm3/include/libopencm3/stm32/g4/syscfg.h,421
#define SYSCFG_MEMRM	SYSCFG_MEMRM36,1020
#define SYSCFG_PMC	SYSCFG_PMC38,1071
#define SYSCFG_EXTICR(SYSCFG_EXTICR41,1199
#define SYSCFG_EXTICR1	SYSCFG_EXTICR142,1260
#define SYSCFG_EXTICR2	SYSCFG_EXTICR243,1302
#define SYSCFG_EXTICR3	SYSCFG_EXTICR344,1344
#define SYSCFG_EXTICR4	SYSCFG_EXTICR445,1386
#define SYSCFG_SWPR	SYSCFG_SWPR47,1429
#define SYSCFG_EXTICR_FIELDSIZE	SYSCFG_EXTICR_FIELDSIZE50,1487

../../../../libopencm3/include/libopencm3/stm32/g4/rcc.h,40838
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H42,1438
#define RCC_CR	RCC_CR49,1551
#define RCC_ICSCR	RCC_ICSCR50,1593
#define RCC_CFGR	RCC_CFGR51,1637
#define RCC_PLLCFGR	RCC_PLLCFGR52,1680
#define RCC_CIER	RCC_CIER53,1726
#define RCC_CIFR	RCC_CIFR54,1769
#define RCC_CICR	RCC_CICR55,1812
#define RCC_AHB1RSTR_OFFSET	RCC_AHB1RSTR_OFFSET56,1855
#define RCC_AHB1RSTR	RCC_AHB1RSTR57,1889
#define RCC_AHB2RSTR_OFFSET	RCC_AHB2RSTR_OFFSET58,1951
#define RCC_AHB2RSTR	RCC_AHB2RSTR59,1985
#define RCC_AHB3RSTR_OFFSET	RCC_AHB3RSTR_OFFSET60,2047
#define RCC_AHB3RSTR	RCC_AHB3RSTR61,2081
#define RCC_APB1RSTR1_OFFSET	RCC_APB1RSTR1_OFFSET62,2143
#define RCC_APB1RSTR1	RCC_APB1RSTR163,2178
#define RCC_APB1RSTR2_OFFSET	RCC_APB1RSTR2_OFFSET64,2242
#define RCC_APB1RSTR2	RCC_APB1RSTR265,2277
#define RCC_APB2RSTR_OFFSET	RCC_APB2RSTR_OFFSET66,2341
#define RCC_APB2RSTR	RCC_APB2RSTR67,2375
#define RCC_AHB1ENR_OFFSET	RCC_AHB1ENR_OFFSET68,2437
#define RCC_AHB1ENR	RCC_AHB1ENR69,2470
#define RCC_AHB2ENR_OFFSET	RCC_AHB2ENR_OFFSET70,2530
#define RCC_AHB2ENR	RCC_AHB2ENR71,2563
#define RCC_AHB3ENR_OFFSET	RCC_AHB3ENR_OFFSET72,2623
#define RCC_AHB3ENR	RCC_AHB3ENR73,2656
#define RCC_APB1ENR1_OFFSET	RCC_APB1ENR1_OFFSET74,2716
#define RCC_APB1ENR1	RCC_APB1ENR175,2750
#define RCC_APB1ENR2_OFFSET	RCC_APB1ENR2_OFFSET76,2812
#define RCC_APB1ENR2	RCC_APB1ENR277,2846
#define RCC_APB2ENR_OFFSET	RCC_APB2ENR_OFFSET78,2908
#define RCC_APB2ENR	RCC_APB2ENR79,2941
#define RCC_AHB1SMENR_OFFSET	RCC_AHB1SMENR_OFFSET80,3001
#define RCC_AHB1SMENR	RCC_AHB1SMENR81,3036
#define RCC_AHB2SMENR_OFFSET	RCC_AHB2SMENR_OFFSET82,3100
#define RCC_AHB2SMENR	RCC_AHB2SMENR83,3135
#define RCC_AHB3SMENR_OFFSET	RCC_AHB3SMENR_OFFSET84,3199
#define RCC_AHB3SMENR	RCC_AHB3SMENR85,3234
#define RCC_APB1SMENR1_OFFSET	RCC_APB1SMENR1_OFFSET86,3298
#define RCC_APB1SMENR1	RCC_APB1SMENR187,3334
#define RCC_APB1SMENR2_OFFSET	RCC_APB1SMENR2_OFFSET88,3400
#define RCC_APB1SMENR2	RCC_APB1SMENR289,3436
#define RCC_APB2SMENR_OFFSET	RCC_APB2SMENR_OFFSET90,3502
#define RCC_APB2SMENR	RCC_APB2SMENR91,3537
#define RCC_CCIPR	RCC_CCIPR92,3601
#define RCC_BDCR	RCC_BDCR93,3645
#define RCC_CSR	RCC_CSR94,3688
#define RCC_CRRCR	RCC_CRRCR95,3731
#define RCC_CCIPR2	RCC_CCIPR296,3775
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY103,3882
#define RCC_CR_PLLON	RCC_CR_PLLON104,3917
#define RCC_CR_CSSON	RCC_CR_CSSON105,3951
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP106,3985
#define RCC_CR_HSERDY	RCC_CR_HSERDY107,4020
#define RCC_CR_HSEON	RCC_CR_HSEON108,4055
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY109,4089
#define RCC_CR_HSIKERON	RCC_CR_HSIKERON110,4124
#define RCC_CR_HSION	RCC_CR_HSION111,4160
#define RCC_ICSCR_HSITRIM_SHIFT	RCC_ICSCR_HSITRIM_SHIFT117,4260
#define RCC_ICSCR_HSITRIM_MASK	RCC_ICSCR_HSITRIM_MASK118,4296
#define RCC_ICSCR_HSICAL_SHIFT	RCC_ICSCR_HSICAL_SHIFT119,4333
#define RCC_ICSCR_HSICAL_MASK	RCC_ICSCR_HSICAL_MASK120,4368
#define RCC_CFGR_MCOPRE_DIV1	RCC_CFGR_MCOPRE_DIV1129,4530
#define RCC_CFGR_MCOPRE_DIV2	RCC_CFGR_MCOPRE_DIV2130,4565
#define RCC_CFGR_MCOPRE_DIV4	RCC_CFGR_MCOPRE_DIV4131,4600
#define RCC_CFGR_MCOPRE_DIV8	RCC_CFGR_MCOPRE_DIV8132,4635
#define RCC_CFGR_MCOPRE_DIV16	RCC_CFGR_MCOPRE_DIV16133,4670
#define RCC_CFGR_MCOPRE_SHIFT	RCC_CFGR_MCOPRE_SHIFT135,4714
#define RCC_CFGR_MCOPRE_MASK	RCC_CFGR_MCOPRE_MASK136,4751
#define RCC_CFGR_MCO_NOCLK	RCC_CFGR_MCO_NOCLK141,4860
#define RCC_CFGR_MCO_SYSCLK	RCC_CFGR_MCO_SYSCLK142,4893
#define RCC_CFGR_MCO_HSI16	RCC_CFGR_MCO_HSI16143,4927
#define RCC_CFGR_MCO_HSE	RCC_CFGR_MCO_HSE144,4960
#define RCC_CFGR_MCO_PLL	RCC_CFGR_MCO_PLL145,4991
#define RCC_CFGR_MCO_LSI	RCC_CFGR_MCO_LSI146,5022
#define RCC_CFGR_MCO_LSE	RCC_CFGR_MCO_LSE147,5053
#define RCC_CFGR_MCO_HSI48	RCC_CFGR_MCO_HSI48148,5084
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT150,5125
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK151,5157
#define RCC_CFGR_PPREx_NODIV	RCC_CFGR_PPREx_NODIV156,5251
#define RCC_CFGR_PPREx_DIV2	RCC_CFGR_PPREx_DIV2157,5285
#define RCC_CFGR_PPREx_DIV4	RCC_CFGR_PPREx_DIV4158,5318
#define RCC_CFGR_PPREx_DIV8	RCC_CFGR_PPREx_DIV8159,5351
#define RCC_CFGR_PPREx_DIV16	RCC_CFGR_PPREx_DIV16160,5384
#define RCC_CFGR_PPRE2_MASK	RCC_CFGR_PPRE2_MASK162,5426
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT163,5459
#define RCC_CFGR_PPRE1_MASK	RCC_CFGR_PPRE1_MASK164,5492
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT165,5525
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV171,5617
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2172,5650
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4173,5682
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8174,5714
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16175,5746
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64176,5779
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128177,5812
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256178,5846
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512179,5880
#define RCC_CFGR_HPRE_MASK	RCC_CFGR_HPRE_MASK181,5922
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT182,5954
#define RCC_CFGR_SWx_HSI16	RCC_CFGR_SWx_HSI16187,6059
#define RCC_CFGR_SWx_HSE	RCC_CFGR_SWx_HSE188,6092
#define RCC_CFGR_SWx_PLL	RCC_CFGR_SWx_PLL189,6123
#define RCC_CFGR_SWS_MASK	RCC_CFGR_SWS_MASK191,6162
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT192,6194
#define RCC_CFGR_SW_MASK	RCC_CFGR_SW_MASK193,6225
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT194,6256
#define RCC_PLLCFGR_PLLPDIV_MASK	RCC_PLLCFGR_PLLPDIV_MASK200,6379
#define RCC_PLLCFGR_PLLPDIV_SHIFT	RCC_PLLCFGR_PLLPDIV_SHIFT201,6417
#define RCC_PLLCFGR_PLLR_DIV2	RCC_PLLCFGR_PLLR_DIV2206,6584
#define RCC_PLLCFGR_PLLR_DIV4	RCC_PLLCFGR_PLLR_DIV4207,6617
#define RCC_PLLCFGR_PLLR_DIV6	RCC_PLLCFGR_PLLR_DIV6208,6650
#define RCC_PLLCFGR_PLLR_DIV8	RCC_PLLCFGR_PLLR_DIV8209,6683
#define RCC_PLLCFGR_PLLR_SHIFT	RCC_PLLCFGR_PLLR_SHIFT211,6724
#define RCC_PLLCFGR_PLLR_MASK	RCC_PLLCFGR_PLLR_MASK212,6759
#define RCC_PLLCFGR_PLLREN	RCC_PLLCFGR_PLLREN214,6795
#define RCC_PLLCFGR_PLLQ_DIV2	RCC_PLLCFGR_PLLQ_DIV2216,6830
#define RCC_PLLCFGR_PLLQ_DIV4	RCC_PLLCFGR_PLLQ_DIV4217,6863
#define RCC_PLLCFGR_PLLQ_DIV6	RCC_PLLCFGR_PLLQ_DIV6218,6896
#define RCC_PLLCFGR_PLLQ_DIV8	RCC_PLLCFGR_PLLQ_DIV8219,6929
#define RCC_PLLCFGR_PLLQ_SHIFT	RCC_PLLCFGR_PLLQ_SHIFT220,6962
#define RCC_PLLCFGR_PLLQ_MASK	RCC_PLLCFGR_PLLQ_MASK221,6997
#define RCC_PLLCFGR_PLLQEN	RCC_PLLCFGR_PLLQEN223,7033
#define RCC_PLLCFGR_PLLP	RCC_PLLCFGR_PLLP226,7115
#define RCC_PLLCFGR_PLLP_DIV7	RCC_PLLCFGR_PLLP_DIV7227,7147
#define RCC_PLLCFGR_PLLP_DIV17	RCC_PLLCFGR_PLLP_DIV17228,7180
#define RCC_PLLCFGR_PLLPEN	RCC_PLLCFGR_PLLPEN229,7229
#define RCC_PLLCFGR_PLLN_SHIFT	RCC_PLLCFGR_PLLN_SHIFT234,7405
#define RCC_PLLCFGR_PLLN_MASK	RCC_PLLCFGR_PLLN_MASK235,7439
#define RCC_PLLCFGR_PLLM_SHIFT	RCC_PLLCFGR_PLLM_SHIFT241,7619
#define RCC_PLLCFGR_PLLM_MASK	RCC_PLLCFGR_PLLM_MASK242,7655
#define RCC_PLLCFGR_PLLM(RCC_PLLCFGR_PLLM243,7690
#define RCC_PLLCFGR_PLLSRC_NONE	RCC_PLLCFGR_PLLSRC_NONE246,7736
#define RCC_PLLCFGR_PLLSRC_HSI16	RCC_PLLCFGR_PLLSRC_HSI16247,7771
#define RCC_PLLCFGR_PLLSRC_HSE	RCC_PLLCFGR_PLLSRC_HSE248,7806
#define RCC_PLLCFGR_PLLSRC_SHIFT	RCC_PLLCFGR_PLLSRC_SHIFT249,7840
#define RCC_PLLCFGR_PLLSRC_MASK	RCC_PLLCFGR_PLLSRC_MASK250,7875
#define RCC_CIER_HSI48RDYIE	RCC_CIER_HSI48RDYIE258,8006
#define RCC_CIER_LSE_CSSIE	RCC_CIER_LSE_CSSIE259,8046
#define RCC_CIER_PLLRDYIE	RCC_CIER_PLLRDYIE261,8122
#define RCC_CIER_HSERDYIE	RCC_CIER_HSERDYIE262,8159
#define RCC_CIER_HSIRDYIE	RCC_CIER_HSIRDYIE263,8196
#define RCC_CIER_LSERDYIE	RCC_CIER_LSERDYIE264,8233
#define RCC_CIER_LSIRDYIE	RCC_CIER_LSIRDYIE265,8270
#define RCC_CIFR_HSI48RDYF	RCC_CIFR_HSI48RDYF271,8397
#define RCC_CIFR_LSECSSF	RCC_CIFR_LSECSSF272,8436
#define RCC_CIFR_CSSF	RCC_CIFR_CSSF273,8472
#define RCC_CIFR_PLLRDYF	RCC_CIFR_PLLRDYF274,8506
#define RCC_CIFR_HSERDYF	RCC_CIFR_HSERDYF275,8542
#define RCC_CIFR_HSIRDYF	RCC_CIFR_HSIRDYF276,8578
#define RCC_CIFR_LSERDYF	RCC_CIFR_LSERDYF277,8614
#define RCC_CIFR_LSIRDYF	RCC_CIFR_LSIRDYF278,8650
#define RCC_CICR_HSI48RDYC	RCC_CICR_HSI48RDYC284,8777
#define RCC_CICR_LSECSSC	RCC_CICR_LSECSSC285,8816
#define RCC_CICR_CSSC	RCC_CICR_CSSC286,8852
#define RCC_CICR_PLLRDYC	RCC_CICR_PLLRDYC287,8886
#define RCC_CICR_HSERDYC	RCC_CICR_HSERDYC288,8922
#define RCC_CICR_HSIRDYC	RCC_CICR_HSIRDYC289,8958
#define RCC_CICR_LSERDYC	RCC_CICR_LSERDYC290,8994
#define RCC_CICR_LSIRDYC	RCC_CICR_LSIRDYC291,9030
#define RCC_AHB1RSTR_CRCRST	RCC_AHB1RSTR_CRCRST298,9209
#define RCC_AHB1RSTR_FLASHRST	RCC_AHB1RSTR_FLASHRST299,9249
#define RCC_AHB1RSTR_FMACRST	RCC_AHB1RSTR_FMACRST300,9290
#define RCC_AHB1RSTR_CORDICRST	RCC_AHB1RSTR_CORDICRST301,9330
#define RCC_AHB1RSTR_DMAMUX1RST	RCC_AHB1RSTR_DMAMUX1RST302,9372
#define RCC_AHB1RSTR_DMA2RST	RCC_AHB1RSTR_DMA2RST303,9415
#define RCC_AHB1RSTR_DMA1RST	RCC_AHB1RSTR_DMA1RST304,9455
#define RCC_AHB2RSTR_RNGRST	RCC_AHB2RSTR_RNGRST309,9566
#define RCC_AHB2RSTR_AESRST	RCC_AHB2RSTR_AESRST310,9606
#define RCC_AHB2RSTR_DAC4RST	RCC_AHB2RSTR_DAC4RST311,9646
#define RCC_AHB2RSTR_DAC3RST	RCC_AHB2RSTR_DAC3RST312,9687
#define RCC_AHB2RSTR_DAC2RST	RCC_AHB2RSTR_DAC2RST313,9728
#define RCC_AHB2RSTR_DAC1RST	RCC_AHB2RSTR_DAC1RST314,9769
#define RCC_AHB2RSTR_ADC345RST	RCC_AHB2RSTR_ADC345RST315,9810
#define RCC_AHB2RSTR_ADC12RST	RCC_AHB2RSTR_ADC12RST316,9853
#define RCC_AHB2RSTR_GPIOGRST	RCC_AHB2RSTR_GPIOGRST317,9895
#define RCC_AHB2RSTR_GPIOFRST	RCC_AHB2RSTR_GPIOFRST318,9936
#define RCC_AHB2RSTR_GPIOERST	RCC_AHB2RSTR_GPIOERST319,9977
#define RCC_AHB2RSTR_GPIODRST	RCC_AHB2RSTR_GPIODRST320,10018
#define RCC_AHB2RSTR_GPIOCRST	RCC_AHB2RSTR_GPIOCRST321,10059
#define RCC_AHB2RSTR_GPIOBRST	RCC_AHB2RSTR_GPIOBRST322,10100
#define RCC_AHB2RSTR_GPIOARST	RCC_AHB2RSTR_GPIOARST323,10141
#define RCC_AHB3RSTR_QSPIRST	RCC_AHB3RSTR_QSPIRST329,10254
#define RCC_AHB3RSTR_FMCRST	RCC_AHB3RSTR_FMCRST330,10294
#define RCC_APB1RSTR1_LPTIM1RST	RCC_APB1RSTR1_LPTIM1RST338,10488
#define RCC_APB1RSTR1_I2C3RST	RCC_APB1RSTR1_I2C3RST339,10532
#define RCC_APB1RSTR1_PWRRST	RCC_APB1RSTR1_PWRRST340,10574
#define RCC_APB1RSTR1_FDCANRST	RCC_APB1RSTR1_FDCANRST341,10615
#define RCC_APB1RSTR1_USBRST	RCC_APB1RSTR1_USBRST342,10658
#define RCC_APB1RSTR1_I2C2RST	RCC_APB1RSTR1_I2C2RST343,10699
#define RCC_APB1RSTR1_I2C1RST	RCC_APB1RSTR1_I2C1RST344,10741
#define RCC_APB1RSTR1_UART5RST	RCC_APB1RSTR1_UART5RST345,10783
#define RCC_APB1RSTR1_UART4RST	RCC_APB1RSTR1_UART4RST346,10826
#define RCC_APB1RSTR1_USART3RST	RCC_APB1RSTR1_USART3RST347,10869
#define RCC_APB1RSTR1_USART2RST	RCC_APB1RSTR1_USART2RST348,10913
#define RCC_APB1RSTR1_SPI3RST	RCC_APB1RSTR1_SPI3RST349,10957
#define RCC_APB1RSTR1_SPI2RST	RCC_APB1RSTR1_SPI2RST350,10999
#define RCC_APB1RSTR1_CRSRST	RCC_APB1RSTR1_CRSRST351,11041
#define RCC_APB1RSTR1_TIM7RST	RCC_APB1RSTR1_TIM7RST352,11081
#define RCC_APB1RSTR1_TIM6RST	RCC_APB1RSTR1_TIM6RST353,11122
#define RCC_APB1RSTR1_TIM5RST	RCC_APB1RSTR1_TIM5RST354,11163
#define RCC_APB1RSTR1_TIM4RST	RCC_APB1RSTR1_TIM4RST355,11204
#define RCC_APB1RSTR1_TIM3RST	RCC_APB1RSTR1_TIM3RST356,11245
#define RCC_APB1RSTR1_TIM2RST	RCC_APB1RSTR1_TIM2RST357,11286
#define RCC_APB1RSTR2_UCPD1RST	RCC_APB1RSTR2_UCPD1RST362,11400
#define RCC_APB1RSTR2_I2C4RST	RCC_APB1RSTR2_I2C4RST363,11442
#define RCC_APB1RSTR2_LPUART1RST	RCC_APB1RSTR2_LPUART1RST364,11483
#define RCC_APB2RSTR_HRTIM1RST	RCC_APB2RSTR_HRTIM1RST370,11605
#define RCC_APB2RSTR_SAI1RST	RCC_APB2RSTR_SAI1RST371,11648
#define RCC_APB2RSTR_TIM20RST	RCC_APB2RSTR_TIM20RST372,11689
#define RCC_APB2RSTR_TIM17RST	RCC_APB2RSTR_TIM17RST373,11731
#define RCC_APB2RSTR_TIM16RST	RCC_APB2RSTR_TIM16RST374,11773
#define RCC_APB2RSTR_TIM15RST	RCC_APB2RSTR_TIM15RST375,11815
#define RCC_APB2RSTR_SPI4RST	RCC_APB2RSTR_SPI4RST376,11857
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST377,11898
#define RCC_APB2RSTR_TIM8RST	RCC_APB2RSTR_TIM8RST378,11941
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST379,11982
#define RCC_APB2RSTR_TIM1RST	RCC_APB2RSTR_TIM1RST380,12023
#define RCC_APB2RSTR_SYSCFGRST	RCC_APB2RSTR_SYSCFGRST381,12064
#define RCC_AHB1ENR_CRCEN	RCC_AHB1ENR_CRCEN388,12249
#define RCC_AHB1ENR_FLASHEN	RCC_AHB1ENR_FLASHEN389,12287
#define RCC_AHB1ENR_FMACEN	RCC_AHB1ENR_FMACEN390,12326
#define RCC_AHB1ENR_CORDICEN	RCC_AHB1ENR_CORDICEN391,12364
#define RCC_AHB1ENR_DMAMUX1EN	RCC_AHB1ENR_DMAMUX1EN392,12404
#define RCC_AHB1ENR_DMA2EN	RCC_AHB1ENR_DMA2EN393,12445
#define RCC_AHB1ENR_DMA1EN	RCC_AHB1ENR_DMA1EN394,12483
#define RCC_AHB2ENR_RNGEN	RCC_AHB2ENR_RNGEN399,12592
#define RCC_AHB2ENR_AESEN	RCC_AHB2ENR_AESEN400,12630
#define RCC_AHB2ENR_DAC4EN	RCC_AHB2ENR_DAC4EN401,12668
#define RCC_AHB2ENR_DAC3EN	RCC_AHB2ENR_DAC3EN402,12707
#define RCC_AHB2ENR_DAC2EN	RCC_AHB2ENR_DAC2EN403,12746
#define RCC_AHB2ENR_DAC1EN	RCC_AHB2ENR_DAC1EN404,12785
#define RCC_AHB2ENR_ADC345EN	RCC_AHB2ENR_ADC345EN405,12824
#define RCC_AHB2ENR_ADC12EN	RCC_AHB2ENR_ADC12EN406,12865
#define RCC_AHB2ENR_GPIOGEN	RCC_AHB2ENR_GPIOGEN407,12905
#define RCC_AHB2ENR_GPIOFEN	RCC_AHB2ENR_GPIOFEN408,12944
#define RCC_AHB2ENR_GPIOEEN	RCC_AHB2ENR_GPIOEEN409,12983
#define RCC_AHB2ENR_GPIODEN	RCC_AHB2ENR_GPIODEN410,13022
#define RCC_AHB2ENR_GPIOCEN	RCC_AHB2ENR_GPIOCEN411,13061
#define RCC_AHB2ENR_GPIOBEN	RCC_AHB2ENR_GPIOBEN412,13100
#define RCC_AHB2ENR_GPIOAEN	RCC_AHB2ENR_GPIOAEN413,13139
#define RCC_AHB3ENR_QSPIEN	RCC_AHB3ENR_QSPIEN418,13249
#define RCC_AHB3ENR_FMCEN	RCC_AHB3ENR_FMCEN419,13287
#define RCC_APB1ENR1_LPTIM1EN	RCC_APB1ENR1_LPTIM1EN428,13480
#define RCC_APB1ENR1_I2C3EN	RCC_APB1ENR1_I2C3EN429,13522
#define RCC_APB1ENR1_PWREN	RCC_APB1ENR1_PWREN430,13562
#define RCC_APB1ENR1_FDCANEN	RCC_APB1ENR1_FDCANEN431,13601
#define RCC_APB1ENR1_USBEN	RCC_APB1ENR1_USBEN432,13642
#define RCC_APB1ENR1_I2C2EN	RCC_APB1ENR1_I2C2EN433,13681
#define RCC_APB1ENR1_I2C1EN	RCC_APB1ENR1_I2C1EN434,13721
#define RCC_APB1ENR1_UART5EN	RCC_APB1ENR1_UART5EN435,13761
#define RCC_APB1ENR1_UART4EN	RCC_APB1ENR1_UART4EN436,13802
#define RCC_APB1ENR1_USART3EN	RCC_APB1ENR1_USART3EN437,13843
#define RCC_APB1ENR1_USART2EN	RCC_APB1ENR1_USART2EN438,13885
#define RCC_APB1ENR1_SPI3EN	RCC_APB1ENR1_SPI3EN439,13927
#define RCC_APB1ENR1_SPI2EN	RCC_APB1ENR1_SPI2EN440,13967
#define RCC_APB1ENR1_WWDGEN	RCC_APB1ENR1_WWDGEN441,14007
#define RCC_APB1ENR1_RTCAPBEN	RCC_APB1ENR1_RTCAPBEN442,14047
#define RCC_APB1ENR1_CRSEN	RCC_APB1ENR1_CRSEN443,14089
#define RCC_APB1ENR1_TIM7EN	RCC_APB1ENR1_TIM7EN444,14127
#define RCC_APB1ENR1_TIM6EN	RCC_APB1ENR1_TIM6EN445,14166
#define RCC_APB1ENR1_TIM5EN	RCC_APB1ENR1_TIM5EN446,14205
#define RCC_APB1ENR1_TIM4EN	RCC_APB1ENR1_TIM4EN447,14244
#define RCC_APB1ENR1_TIM3EN	RCC_APB1ENR1_TIM3EN448,14283
#define RCC_APB1ENR1_TIM2EN	RCC_APB1ENR1_TIM2EN449,14322
#define RCC_APB1ENR2_UCPD1EN	RCC_APB1ENR2_UCPD1EN454,14434
#define RCC_APB1ENR2_I2C4EN	RCC_APB1ENR2_I2C4EN455,14474
#define RCC_APB1ENR2_LPUART1EN	RCC_APB1ENR2_LPUART1EN456,14513
#define RCC_APB2ENR_HRTIM1EN	RCC_APB2ENR_HRTIM1EN462,14634
#define RCC_APB2ENR_SAI1EN	RCC_APB2ENR_SAI1EN463,14675
#define RCC_APB2ENR_TIM20EN	RCC_APB2ENR_TIM20EN464,14714
#define RCC_APB2ENR_TIM17EN	RCC_APB2ENR_TIM17EN465,14754
#define RCC_APB2ENR_TIM16EN	RCC_APB2ENR_TIM16EN466,14794
#define RCC_APB2ENR_TIM15EN	RCC_APB2ENR_TIM15EN467,14834
#define RCC_APB2ENR_SPI4EN	RCC_APB2ENR_SPI4EN468,14874
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN469,14913
#define RCC_APB2ENR_TIM8EN	RCC_APB2ENR_TIM8EN470,14954
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN471,14993
#define RCC_APB2ENR_TIM1EN	RCC_APB2ENR_TIM1EN472,15032
#define RCC_APB2ENR_SYSCFGEN	RCC_APB2ENR_SYSCFGEN473,15071
#define RCC_AHB1SMENR_CRCSMEN	RCC_AHB1SMENR_CRCSMEN479,15213
#define RCC_AHB1SMENR_SRAM1SMEN	RCC_AHB1SMENR_SRAM1SMEN480,15255
#define RCC_AHB1SMENR_FLASHSMEN	RCC_AHB1SMENR_FLASHSMEN481,15298
#define RCC_AHB1SMENR_FMACSMEN	RCC_AHB1SMENR_FMACSMEN482,15341
#define RCC_AHB1SMENR_CORFDICSMEN	RCC_AHB1SMENR_CORFDICSMEN483,15383
#define RCC_AHB1SMENR_DMAMUX1SMEN	RCC_AHB1SMENR_DMAMUX1SMEN484,15427
#define RCC_AHB1SMENR_DMA2SMEN	RCC_AHB1SMENR_DMA2SMEN485,15471
#define RCC_AHB1SMENR_DMA1SMEN	RCC_AHB1SMENR_DMA1SMEN486,15513
#define RCC_AHB2SMENR_RNGSMEN	RCC_AHB2SMENR_RNGSMEN492,15650
#define RCC_AHB2SMENR_AESSMEN	RCC_AHB2SMENR_AESSMEN493,15692
#define RCC_AHB2SMENR_DAC4SMEN	RCC_AHB2SMENR_DAC4SMEN494,15734
#define RCC_AHB2SMENR_DAC3SMEN	RCC_AHB2SMENR_DAC3SMEN495,15777
#define RCC_AHB2SMENR_DAC2SMEN	RCC_AHB2SMENR_DAC2SMEN496,15820
#define RCC_AHB2SMENR_DAC1SMEN	RCC_AHB2SMENR_DAC1SMEN497,15863
#define RCC_AHB2SMENR_ADC345SMEN	RCC_AHB2SMENR_ADC345SMEN498,15906
#define RCC_AHB2SMENR_ADC12SMEN	RCC_AHB2SMENR_ADC12SMEN499,15950
#define RCC_AHB2SMENR_SRAM2SMEN	RCC_AHB2SMENR_SRAM2SMEN500,15994
#define RCC_AHB2SMENR_CCMSRAMSMEN	RCC_AHB2SMENR_CCMSRAMSMEN501,16038
#define RCC_AHB2SMENR_GPIOGSMEN	RCC_AHB2SMENR_GPIOGSMEN502,16082
#define RCC_AHB2SMENR_GPIOFSMEN	RCC_AHB2SMENR_GPIOFSMEN503,16125
#define RCC_AHB2SMENR_GPIOESMEN	RCC_AHB2SMENR_GPIOESMEN504,16168
#define RCC_AHB2SMENR_GPIODSMEN	RCC_AHB2SMENR_GPIODSMEN505,16211
#define RCC_AHB2SMENR_GPIOCSMEN	RCC_AHB2SMENR_GPIOCSMEN506,16254
#define RCC_AHB2SMENR_GPIOBSMEN	RCC_AHB2SMENR_GPIOBSMEN507,16297
#define RCC_AHB2SMENR_GPIOASMEN	RCC_AHB2SMENR_GPIOASMEN508,16340
#define RCC_AHB3SMENR_QSPISMEN	RCC_AHB3SMENR_QSPISMEN514,16478
#define RCC_AHB3SMENR_FMCSMEN	RCC_AHB3SMENR_FMCSMEN515,16520
#define RCC_APB1SMENR1_LPTIM1SMEN	RCC_APB1SMENR1_LPTIM1SMEN521,16658
#define RCC_APB1SMENR1_I2C3SMEN	RCC_APB1SMENR1_I2C3SMEN522,16703
#define RCC_APB1SMENR1_PWRSMEN	RCC_APB1SMENR1_PWRSMEN523,16747
#define RCC_APB1SMENR1_FDCANSMEN	RCC_APB1SMENR1_FDCANSMEN524,16790
#define RCC_APB1SMENR1_USBSMEN	RCC_APB1SMENR1_USBSMEN525,16834
#define RCC_APB1SMENR1_I2C2SMEN	RCC_APB1SMENR1_I2C2SMEN526,16877
#define RCC_APB1SMENR1_I2C1SMEN	RCC_APB1SMENR1_I2C1SMEN527,16921
#define RCC_APB1SMENR1_UART5SMEN	RCC_APB1SMENR1_UART5SMEN528,16965
#define RCC_APB1SMENR1_UART4SMEN	RCC_APB1SMENR1_UART4SMEN529,17009
#define RCC_APB1SMENR1_USART3SMEN	RCC_APB1SMENR1_USART3SMEN530,17053
#define RCC_APB1SMENR1_USART2SMEN	RCC_APB1SMENR1_USART2SMEN531,17098
#define RCC_APB1SMENR1_SPI3SMEN	RCC_APB1SMENR1_SPI3SMEN532,17143
#define RCC_APB1SMENR1_SPI2SMEN	RCC_APB1SMENR1_SPI2SMEN533,17187
#define RCC_APB1SMENR1_WWDGSMEN	RCC_APB1SMENR1_WWDGSMEN534,17231
#define RCC_APB1SMENR1_RTCAPBSMEN	RCC_APB1SMENR1_RTCAPBSMEN535,17275
#define RCC_APB1SMENR1_TIM7SMEN	RCC_APB1SMENR1_TIM7SMEN536,17320
#define RCC_APB1SMENR1_TIM6SMEN	RCC_APB1SMENR1_TIM6SMEN537,17363
#define RCC_APB1SMENR1_TIM5SMEN	RCC_APB1SMENR1_TIM5SMEN538,17406
#define RCC_APB1SMENR1_TIM4SMEN	RCC_APB1SMENR1_TIM4SMEN539,17449
#define RCC_APB1SMENR1_TIM3SMEN	RCC_APB1SMENR1_TIM3SMEN540,17492
#define RCC_APB1SMENR1_TIM2SMEN	RCC_APB1SMENR1_TIM2SMEN541,17535
#define RCC_APB1SMENR2_UCPD1SMEN	RCC_APB1SMENR2_UCPD1SMEN547,17675
#define RCC_APB1SMENR2_I2C4SMEN	RCC_APB1SMENR2_I2C4SMEN548,17718
#define RCC_APB1SMENR2_LPUART1SMEN	RCC_APB1SMENR2_LPUART1SMEN549,17761
#define RCC_APB2SMENR_HRTIM1SMEN	RCC_APB2SMENR_HRTIM1SMEN555,17901
#define RCC_APB2SMENR_SAI1SMEN	RCC_APB2SMENR_SAI1SMEN556,17945
#define RCC_APB2SMENR_TIM20SMEN	RCC_APB2SMENR_TIM20SMEN557,17988
#define RCC_APB2SMENR_TIM17SMEN	RCC_APB2SMENR_TIM17SMEN558,18032
#define RCC_APB2SMENR_TIM16SMEN	RCC_APB2SMENR_TIM16SMEN559,18076
#define RCC_APB2SMENR_TIM15SMEN	RCC_APB2SMENR_TIM15SMEN560,18120
#define RCC_APB2SMENR_SPI4SMEN	RCC_APB2SMENR_SPI4SMEN561,18164
#define RCC_APB2SMENR_USART1SMEN	RCC_APB2SMENR_USART1SMEN562,18207
#define RCC_APB2SMENR_TIM8SMEN	RCC_APB2SMENR_TIM8SMEN563,18251
#define RCC_APB2SMENR_SPI1SMEN	RCC_APB2SMENR_SPI1SMEN564,18294
#define RCC_APB2SMENR_TIM1SMEN	RCC_APB2SMENR_TIM1SMEN565,18337
#define RCC_APB2SMENR_SYSCFGSMEN	RCC_APB2SMENR_SYSCFGSMEN566,18380
#define RCC_CCIPR_SEL_MASK	RCC_CCIPR_SEL_MASK573,18559
#define RCC_CCIPR_ADC345SEL_NONE	RCC_CCIPR_ADC345SEL_NONE575,18591
#define RCC_CCIPR_ADC345SEL_PLLP	RCC_CCIPR_ADC345SEL_PLLP576,18626
#define RCC_CCIPR_ADC345SEL_SYSCLK	RCC_CCIPR_ADC345SEL_SYSCLK577,18661
#define RCC_CCIPR_ADC345SEL_SHIFT	RCC_CCIPR_ADC345SEL_SHIFT578,18699
#define RCC_CCIPR_ADC12SEL_NONE	RCC_CCIPR_ADC12SEL_NONE580,18737
#define RCC_CCIPR_ADC12SEL_PLLP	RCC_CCIPR_ADC12SEL_PLLP581,18772
#define RCC_CCIPR_ADC12SEL_SYSCLK	RCC_CCIPR_ADC12SEL_SYSCLK582,18807
#define RCC_CCIPR_ADC12SEL_SHIFT	RCC_CCIPR_ADC12SEL_SHIFT583,18843
#define RCC_CCIPR_CLK48SEL_HSI48	RCC_CCIPR_CLK48SEL_HSI48585,18880
#define RCC_CCIPR_CLK48SEL_PLLQ	RCC_CCIPR_CLK48SEL_PLLQ586,18915
#define RCC_CCIPR_CLK48SEL_SHIFT	RCC_CCIPR_CLK48SEL_SHIFT587,18950
#define RCC_CCIPR_FDCANSEL_HSE	RCC_CCIPR_FDCANSEL_HSE589,18987
#define RCC_CCIPR_FDCANSEL_PLLQ	RCC_CCIPR_FDCANSEL_PLLQ590,19021
#define RCC_CCIPR_FDCANSEL_PCLK	RCC_CCIPR_FDCANSEL_PCLK591,19056
#define RCC_CCIPR_FDCANSEL_SHIFT	RCC_CCIPR_FDCANSEL_SHIFT592,19091
#define RCC_CCIPR_I2S23SEL_SYSCLK	RCC_CCIPR_I2S23SEL_SYSCLK594,19128
#define RCC_CCIPR_I2S23SEL_PLLQ	RCC_CCIPR_I2S23SEL_PLLQ595,19164
#define RCC_CCIPR_I2S23SEL_EXT	RCC_CCIPR_I2S23SEL_EXT596,19199
#define RCC_CCIPR_I2S23SEL_SHI16	RCC_CCIPR_I2S23SEL_SHI16597,19233
#define RCC_CCIPR_I2S23SEL_SHIFT	RCC_CCIPR_I2S23SEL_SHIFT598,19268
#define RCC_CCIPR_SAI1SEL_SYSCLK	RCC_CCIPR_SAI1SEL_SYSCLK600,19305
#define RCC_CCIPR_SAI1SEL_PLLQ	RCC_CCIPR_SAI1SEL_PLLQ601,19340
#define RCC_CCIPR_SAI1SEL_EXT	RCC_CCIPR_SAI1SEL_EXT602,19374
#define RCC_CCIPR_SAI1SEL_HSI16	RCC_CCIPR_SAI1SEL_HSI16603,19407
#define RCC_CCIPR_SAI1SEL_SHIFT	RCC_CCIPR_SAI1SEL_SHIFT604,19442
#define RCC_CCIPR_LPTIM1SEL_PCLK	RCC_CCIPR_LPTIM1SEL_PCLK606,19479
#define RCC_CCIPR_LPTIM1SEL_LSI	RCC_CCIPR_LPTIM1SEL_LSI607,19514
#define RCC_CCIPR_LPTIM1SEL_HSI16	RCC_CCIPR_LPTIM1SEL_HSI16608,19549
#define RCC_CCIPR_LPTIM1SEL_LSE	RCC_CCIPR_LPTIM1SEL_LSE609,19585
#define RCC_CCIPR_LPTIM1SEL_SHIFT	RCC_CCIPR_LPTIM1SEL_SHIFT610,19620
#define RCC_CCIPR_I2CxSEL_PCLK	RCC_CCIPR_I2CxSEL_PCLK612,19658
#define RCC_CCIPR_I2CxSEL_SYSCLK	RCC_CCIPR_I2CxSEL_SYSCLK613,19692
#define RCC_CCIPR_I2CxSEL_HSI16	RCC_CCIPR_I2CxSEL_HSI16614,19727
#define RCC_CCIPR_I2C3SEL_SHIFT	RCC_CCIPR_I2C3SEL_SHIFT615,19762
#define RCC_CCIPR_I2C2SEL_SHIFT	RCC_CCIPR_I2C2SEL_SHIFT616,19798
#define RCC_CCIPR_I2C1SEL_SHIFT	RCC_CCIPR_I2C1SEL_SHIFT617,19834
#define RCC_CCIPR_USARTxSEL_PCLK	RCC_CCIPR_USARTxSEL_PCLK619,19871
#define RCC_CCIPR_USARTxSEL_SYSCLK	RCC_CCIPR_USARTxSEL_SYSCLK620,19906
#define RCC_CCIPR_USARTxSEL_HSI16	RCC_CCIPR_USARTxSEL_HSI16621,19943
#define RCC_CCIPR_USARTxSEL_LSE	RCC_CCIPR_USARTxSEL_LSE622,19979
#define RCC_CCIPR_LPUARTxSEL_PCLK	RCC_CCIPR_LPUARTxSEL_PCLK624,20015
#define RCC_CCIPR_LPUARTxSEL_SYSCLK	RCC_CCIPR_LPUARTxSEL_SYSCLK625,20071
#define RCC_CCIPR_LPUARTxSEL_HSI16	RCC_CCIPR_LPUARTxSEL_HSI16626,20131
#define RCC_CCIPR_LPUARTxSEL_LSE	RCC_CCIPR_LPUARTxSEL_LSE627,20189
#define RCC_CCIPR_LPUART1SEL_SHIFT	RCC_CCIPR_LPUART1SEL_SHIFT628,20243
#define RCC_CCIPR_UARTxSEL_PCLK	RCC_CCIPR_UARTxSEL_PCLK630,20282
#define RCC_CCIPR_UARTxSEL_SYSCLK	RCC_CCIPR_UARTxSEL_SYSCLK631,20337
#define RCC_CCIPR_UARTxSEL_HSI16	RCC_CCIPR_UARTxSEL_HSI16632,20395
#define RCC_CCIPR_UARTxSEL_LSE	RCC_CCIPR_UARTxSEL_LSE633,20451
#define RCC_CCIPR_UART5SEL_SHIFT	RCC_CCIPR_UART5SEL_SHIFT634,20504
#define RCC_CCIPR_UART4SEL_SHIFT	RCC_CCIPR_UART4SEL_SHIFT635,20539
#define RCC_CCIPR_USART3SEL_SHIFT	RCC_CCIPR_USART3SEL_SHIFT636,20574
#define RCC_CCIPR_USART2SEL_SHIFT	RCC_CCIPR_USART2SEL_SHIFT637,20610
#define RCC_CCIPR_USART1SEL_SHIFT	RCC_CCIPR_USART1SEL_SHIFT638,20646
#define RCC_CCIPR2_SEL_MASK	RCC_CCIPR2_SEL_MASK644,20794
#define RCC_CCIPR2_QSPI_SYS	RCC_CCIPR2_QSPI_SYS646,20828
#define RCC_CCIPR2_QSPI_HSI16	RCC_CCIPR2_QSPI_HSI16647,20859
#define RCC_CCIPR2_QSPI_PLLQ	RCC_CCIPR2_QSPI_PLLQ648,20892
#define RCC_CCIPR2_QSPI_SHIFT	RCC_CCIPR2_QSPI_SHIFT649,20924
#define RCC_CCIPR2_I2C4_PCLK	RCC_CCIPR2_I2C4_PCLK651,20959
#define RCC_CCIPR2_I2C4_SYS	RCC_CCIPR2_I2C4_SYS652,20991
#define RCC_CCIPR2_I2C4_HSI16	RCC_CCIPR2_I2C4_HSI16653,21022
#define RCC_CCIPR2_I2C4_SHIFT	RCC_CCIPR2_I2C4_SHIFT654,21055
#define RCC_BDCR_LSCOSEL	RCC_BDCR_LSCOSEL661,21180
#define RCC_BDCR_LSCOEN	RCC_BDCR_LSCOEN662,21216
#define RCC_BDCR_BDRST	RCC_BDCR_BDRST663,21252
#define RCC_BDCR_RTCEN	RCC_BDCR_RTCEN664,21287
#define RCC_BDCR_RTCSEL_NONE	RCC_BDCR_RTCSEL_NONE666,21323
#define RCC_BDCR_RTCSEL_LSE	RCC_BDCR_RTCSEL_LSE667,21355
#define RCC_BDCR_RTCSEL_LSI	RCC_BDCR_RTCSEL_LSI668,21386
#define RCC_BDCR_RTCSEL_HSEDIV32	RCC_BDCR_RTCSEL_HSEDIV32669,21417
#define RCC_BDCR_RTCSEL_SHIFT	RCC_BDCR_RTCSEL_SHIFT670,21452
#define RCC_BDCR_RTCSEL_MASK	RCC_BDCR_RTCSEL_MASK671,21485
#define RCC_BDCR_LSECSSD	RCC_BDCR_LSECSSD673,21520
#define RCC_BDCR_LSECSSON	RCC_BDCR_LSECSSON674,21555
#define RCC_BDCR_LSEDRV_LOW	RCC_BDCR_LSEDRV_LOW676,21592
#define RCC_BDCR_LSEDRV_MEDLOW	RCC_BDCR_LSEDRV_MEDLOW677,21623
#define RCC_BDCR_LSEDRV_MEDHIGH	RCC_BDCR_LSEDRV_MEDHIGH678,21657
#define RCC_BDCR_LSEDRV_HIGH	RCC_BDCR_LSEDRV_HIGH679,21692
#define RCC_BDCR_LSEDRV_SHIFT	RCC_BDCR_LSEDRV_SHIFT680,21724
#define RCC_BDCR_LSEDRV_MASK	RCC_BDCR_LSEDRV_MASK681,21757
#define RCC_BDCR_LSEBYP	RCC_BDCR_LSEBYP683,21792
#define RCC_BDCR_LSERDY	RCC_BDCR_LSERDY684,21828
#define RCC_BDCR_LSEON	RCC_BDCR_LSEON685,21864
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF691,21981
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF692,22018
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF693,22055
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF694,22092
#define RCC_CSR_BORRSTF	RCC_CSR_BORRSTF695,22129
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF696,22166
#define RCC_CSR_OBLRSTF	RCC_CSR_OBLRSTF697,22203
#define RCC_CSR_RMVF	RCC_CSR_RMVF698,22240
#define RCC_CSR_RESET_FLAGS	RCC_CSR_RESET_FLAGS699,22274
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY703,22438
#define RCC_CSR_LSION	RCC_CSR_LSION704,22473
#define RCC_CRRCR_HSI48VAL_MASK	RCC_CRRCR_HSI48VAL_MASK710,22587
#define RCC_CRRCR_HSI48VAL_SHIFT	RCC_CRRCR_HSI48VAL_SHIFT711,22626
#define RCC_CRRCR_HSI48RDY	RCC_CRRCR_HSI48RDY713,22662
#define RCC_CRRCR_HSI48ON	RCC_CRRCR_HSI48ON714,22694
enum rcc_clock_source {rcc_clock_source719,22877
  RCC_CPUCLK,RCC_CPUCLK720,22901
  RCC_SYSCLK,RCC_SYSCLK721,22915
  RCC_PERCLK,RCC_PERCLK722,22929
  RCC_SYSTICKCLK,RCC_SYSTICKCLK723,22943
  RCC_HCLK3,RCC_HCLK3724,22961
  RCC_AHBCLK,           /* AHB1,2,4 all share base HCLK. */RCC_AHBCLK725,22974
  RCC_APB1CLK,          /* Note: APB1 and PCLK1 in manual */RCC_APB1CLK726,23034
  RCC_APB2CLK,          /* Note: APB2 and PCLK2 in manual */RCC_APB2CLK727,23095
enum rcc_clock_3v3 {rcc_clock_3v3738,23430
	RCC_CLOCK_3V3_24MHZ,RCC_CLOCK_3V3_24MHZ739,23451
	RCC_CLOCK_3V3_48MHZ,RCC_CLOCK_3V3_48MHZ740,23473
	RCC_CLOCK_3V3_96MHZ,RCC_CLOCK_3V3_96MHZ741,23495
	RCC_CLOCK_3V3_170MHZ,RCC_CLOCK_3V3_170MHZ742,23517
	RCC_CLOCK_3V3_ENDRCC_CLOCK_3V3_END743,23540
struct rcc_clock_scale {rcc_clock_scale746,23563
	uint8_t pllm;pllm747,23588
	uint16_t plln;plln748,23603
	uint8_t pllp;pllp749,23619
	uint8_t pllq;pllq750,23634
	uint8_t pllr;pllr751,23649
	uint8_t pll_source;pll_source752,23664
	uint8_t hpre;hpre753,23685
	uint8_t ppre1;ppre1754,23700
	uint8_t ppre2;ppre2755,23716
	enum pwr_vos_scale vos_scale;vos_scale756,23732
	bool boost;boost757,23763
	uint32_t flash_config;flash_config758,23776
	uint8_t flash_waitstates;flash_waitstates759,23800
	uint32_t ahb_frequency;ahb_frequency760,23827
	uint32_t apb1_frequency;apb1_frequency761,23852
	uint32_t apb2_frequency;apb2_frequency762,23878
enum rcc_osc {rcc_osc770,24202
	RCC_HSI48,RCC_HSI48771,24217
	RCC_PLL,RCC_PLL772,24229
	RCC_HSE,RCC_HSE773,24239
	RCC_HSI16,RCC_HSI16774,24249
	RCC_LSE,RCC_LSE775,24261
	RCC_LSIRCC_LSI776,24271
#define _REG_BIT(_REG_BIT779,24284
enum rcc_periph_clken {rcc_periph_clken781,24338
	RCC_CRC		= _REG_BIT(RCC_AHB1ENR_OFFSET, 12),RCC_CRC784,24387
	RCC_FLASH	= _REG_BIT(RCC_AHB1ENR_OFFSET, 8),RCC_FLASH785,24433
	RCC_FMAC	= _REG_BIT(RCC_AHB1ENR_OFFSET, 4),RCC_FMAC786,24479
	RCC_CORDIC	= _REG_BIT(RCC_AHB1ENR_OFFSET, 3),RCC_CORDIC787,24524
	RCC_DMAMUX1	= _REG_BIT(RCC_AHB1ENR_OFFSET, 2),RCC_DMAMUX1788,24571
	RCC_DMA2	= _REG_BIT(RCC_AHB1ENR_OFFSET, 1),RCC_DMA2789,24619
	RCC_DMA1	= _REG_BIT(RCC_AHB1ENR_OFFSET, 0),RCC_DMA1790,24664
	RCC_RNG		= _REG_BIT(RCC_AHB2ENR_OFFSET, 26),RCC_RNG793,24734
	RCC_AES		= _REG_BIT(RCC_AHB2ENR_OFFSET, 24),RCC_AES794,24780
	RCC_DAC4	= _REG_BIT(RCC_AHB2ENR_OFFSET, 19),RCC_DAC4795,24826
	RCC_DAC3	= _REG_BIT(RCC_AHB2ENR_OFFSET, 18),RCC_DAC3796,24872
	RCC_DAC2	= _REG_BIT(RCC_AHB2ENR_OFFSET, 17),RCC_DAC2797,24918
	RCC_DAC1	= _REG_BIT(RCC_AHB2ENR_OFFSET, 16),RCC_DAC1798,24964
	RCC_ADC345	= _REG_BIT(RCC_AHB2ENR_OFFSET, 14),RCC_ADC345799,25010
	RCC_ADC12	= _REG_BIT(RCC_AHB2ENR_OFFSET, 13),RCC_ADC12800,25058
	RCC_ADC1	= _REG_BIT(RCC_AHB2ENR_OFFSET, 13), /* Compatibility */RCC_ADC1801,25105
	RCC_GPIOG	= _REG_BIT(RCC_AHB2ENR_OFFSET, 6),RCC_GPIOG802,25171
	RCC_GPIOF	= _REG_BIT(RCC_AHB2ENR_OFFSET, 5),RCC_GPIOF803,25217
	RCC_GPIOE	= _REG_BIT(RCC_AHB2ENR_OFFSET, 4),RCC_GPIOE804,25263
	RCC_GPIOD	= _REG_BIT(RCC_AHB2ENR_OFFSET, 3),RCC_GPIOD805,25309
	RCC_GPIOC	= _REG_BIT(RCC_AHB2ENR_OFFSET, 2),RCC_GPIOC806,25355
	RCC_GPIOB	= _REG_BIT(RCC_AHB2ENR_OFFSET, 1),RCC_GPIOB807,25401
	RCC_GPIOA	= _REG_BIT(RCC_AHB2ENR_OFFSET, 0),RCC_GPIOA808,25447
	RCC_QSPI	= _REG_BIT(RCC_AHB3ENR_OFFSET, 8),RCC_QSPI811,25518
	RCC_FMC		= _REG_BIT(RCC_AHB3ENR_OFFSET, 0),RCC_FMC812,25563
	RCC_LPTIM1	= _REG_BIT(RCC_APB1ENR1_OFFSET, 31),RCC_LPTIM1815,25633
	RCC_I2C3	= _REG_BIT(RCC_APB1ENR1_OFFSET, 30),RCC_I2C3816,25682
	RCC_PWR		= _REG_BIT(RCC_APB1ENR1_OFFSET, 28),RCC_PWR817,25729
	RCC_FDCAN	= _REG_BIT(RCC_APB1ENR1_OFFSET, 25),RCC_FDCAN818,25776
	RCC_USB		= _REG_BIT(RCC_APB1ENR1_OFFSET, 23),RCC_USB819,25824
	RCC_I2C2	= _REG_BIT(RCC_APB1ENR1_OFFSET, 22),RCC_I2C2820,25871
	RCC_I2C1	= _REG_BIT(RCC_APB1ENR1_OFFSET, 21),RCC_I2C1821,25918
	RCC_UART5	= _REG_BIT(RCC_APB1ENR1_OFFSET, 20),RCC_UART5822,25965
	RCC_UART4	= _REG_BIT(RCC_APB1ENR1_OFFSET, 19),RCC_UART4823,26013
	RCC_USART3	= _REG_BIT(RCC_APB1ENR1_OFFSET, 18),RCC_USART3824,26061
	RCC_USART2	= _REG_BIT(RCC_APB1ENR1_OFFSET, 17),RCC_USART2825,26110
	RCC_SPI3	= _REG_BIT(RCC_APB1ENR1_OFFSET, 15),RCC_SPI3826,26159
	RCC_SPI2	= _REG_BIT(RCC_APB1ENR1_OFFSET, 14),RCC_SPI2827,26206
	RCC_WWDG	= _REG_BIT(RCC_APB1ENR1_OFFSET, 11),RCC_WWDG828,26253
	RCC_RTCAPB	= _REG_BIT(RCC_APB1ENR1_OFFSET, 10),RCC_RTCAPB829,26300
	RCC_CRS		= _REG_BIT(RCC_APB1ENR1_OFFSET, 8),RCC_CRS830,26349
	RCC_TIM7	= _REG_BIT(RCC_APB1ENR1_OFFSET, 5),RCC_TIM7831,26395
	RCC_TIM6	= _REG_BIT(RCC_APB1ENR1_OFFSET, 4),RCC_TIM6832,26441
	RCC_TIM5	= _REG_BIT(RCC_APB1ENR1_OFFSET, 3),RCC_TIM5833,26487
	RCC_TIM4	= _REG_BIT(RCC_APB1ENR1_OFFSET, 2),RCC_TIM4834,26533
	RCC_TIM3	= _REG_BIT(RCC_APB1ENR1_OFFSET, 1),RCC_TIM3835,26579
	RCC_TIM2	= _REG_BIT(RCC_APB1ENR1_OFFSET, 0),RCC_TIM2836,26625
	RCC_UCPD1	= _REG_BIT(RCC_APB1ENR2_OFFSET, 8),RCC_UCPD1838,26685
	RCC_I2C4	= _REG_BIT(RCC_APB1ENR2_OFFSET, 1),RCC_I2C4839,26732
	RCC_LPUART1	= _REG_BIT(RCC_APB1ENR2_OFFSET, 0),RCC_LPUART1840,26778
	RCC_HRTIM1	= _REG_BIT(RCC_APB2ENR_OFFSET, 26),RCC_HRTIM1843,26852
	RCC_SAI1	= _REG_BIT(RCC_APB2ENR_OFFSET, 21),RCC_SAI1844,26900
	RCC_TIM20	= _REG_BIT(RCC_APB2ENR_OFFSET, 20),RCC_TIM20845,26946
	RCC_TIM17	= _REG_BIT(RCC_APB2ENR_OFFSET, 18),RCC_TIM17846,26993
	RCC_TIM16	= _REG_BIT(RCC_APB2ENR_OFFSET, 17),RCC_TIM16847,27040
	RCC_TIM15	= _REG_BIT(RCC_APB2ENR_OFFSET, 16),RCC_TIM15848,27087
	RCC_SPI4	= _REG_BIT(RCC_APB2ENR_OFFSET, 15),RCC_SPI4849,27134
	RCC_USART1	= _REG_BIT(RCC_APB2ENR_OFFSET, 14),RCC_USART1850,27180
	RCC_TIM8	= _REG_BIT(RCC_APB2ENR_OFFSET, 13),RCC_TIM8851,27228
	RCC_SPI1	= _REG_BIT(RCC_APB2ENR_OFFSET, 12),RCC_SPI1852,27274
	RCC_TIM1	= _REG_BIT(RCC_APB2ENR_OFFSET, 11),RCC_TIM1853,27320
	RCC_SYSCFG	= _REG_BIT(RCC_APB2ENR_OFFSET, 0),RCC_SYSCFG854,27366
	SCC_CRC		= _REG_BIT(RCC_AHB1SMENR_OFFSET, 12),SCC_CRC857,27452
	SCC_SRAM1	= _REG_BIT(RCC_AHB1SMENR_OFFSET, 9),SCC_SRAM1858,27500
	SCC_FLASH	= _REG_BIT(RCC_AHB1SMENR_OFFSET, 8),SCC_FLASH859,27548
	SCC_FMAC	= _REG_BIT(RCC_AHB1SMENR_OFFSET, 4),SCC_FMAC860,27596
	SCC_CORDIC	= _REG_BIT(RCC_AHB1SMENR_OFFSET, 3),SCC_CORDIC861,27643
	SCC_DMAMUX1	= _REG_BIT(RCC_AHB1SMENR_OFFSET, 2),SCC_DMAMUX1862,27692
	SCC_DMA2	= _REG_BIT(RCC_AHB1SMENR_OFFSET, 1),SCC_DMA2863,27742
	SCC_DMA1	= _REG_BIT(RCC_AHB1SMENR_OFFSET, 0),SCC_DMA1864,27789
	SCC_RNG		= _REG_BIT(RCC_AHB2SMENR_OFFSET, 26),SCC_RNG867,27875
	SCC_AES		= _REG_BIT(RCC_AHB2SMENR_OFFSET, 24),SCC_AES868,27923
	SCC_DAC4	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 19),SCC_DAC4869,27971
	SCC_DAC3	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 18),SCC_DAC3870,28019
	SCC_DAC2	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 17),SCC_DAC2871,28067
	SCC_DAC1	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 16),SCC_DAC1872,28115
	SCC_ADC345	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 14),SCC_ADC345873,28163
	SCC_ADC12	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 13),SCC_ADC12874,28213
	SCC_ADC1	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 13), /* Compatibility */SCC_ADC1875,28262
	SCC_CCMSRAM	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 10),SCC_CCMSRAM876,28330
	SCC_SRAM2	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 9),SCC_SRAM2877,28381
	SCC_GPIOG	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 6),SCC_GPIOG878,28429
	SCC_GPIOF	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 5),SCC_GPIOF879,28477
	SCC_GPIOE	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 4),SCC_GPIOE880,28525
	SCC_GPIOD	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 3),SCC_GPIOD881,28573
	SCC_GPIOC	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 2),SCC_GPIOC882,28621
	SCC_GPIOB	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 1),SCC_GPIOB883,28669
	SCC_GPIOA	= _REG_BIT(RCC_AHB2SMENR_OFFSET, 0),SCC_GPIOA884,28717
	SCC_QSPI	= _REG_BIT(RCC_AHB3SMENR_OFFSET, 8),SCC_QSPI887,28804
	SCC_FMC		= _REG_BIT(RCC_AHB3SMENR_OFFSET, 0),SCC_FMC888,28851
	SCC_LPTIM1	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 31),SCC_LPTIM1891,28937
	SCC_I2C3	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 30),SCC_I2C3892,28988
	SCC_PWR		= _REG_BIT(RCC_APB1SMENR1_OFFSET, 28),SCC_PWR893,29037
	SCC_FDCAN	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 25),SCC_FDCAN894,29086
	SCC_USB		= _REG_BIT(RCC_APB1SMENR1_OFFSET, 23),SCC_USB895,29136
	SCC_I2C2	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 22),SCC_I2C2896,29185
	SCC_I2C1	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 21),SCC_I2C1897,29234
	SCC_UART5	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 20),SCC_UART5898,29283
	SCC_UART4	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 19),SCC_UART4899,29333
	SCC_USART3	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 18),SCC_USART3900,29383
	SCC_USART2	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 17),SCC_USART2901,29434
	SCC_SPI3	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 15),SCC_SPI3902,29485
	SCC_SPI2	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 14),SCC_SPI2903,29534
	SCC_WWDG	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 11),SCC_WWDG904,29583
	SCC_RTCAPB	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 10),SCC_RTCAPB905,29632
	SCC_CRS		= _REG_BIT(RCC_APB1SMENR1_OFFSET, 8),SCC_CRS906,29683
	SCC_TIM7	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 5),SCC_TIM7907,29731
	SCC_TIM6	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 4),SCC_TIM6908,29779
	SCC_TIM5	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 3),SCC_TIM5909,29827
	SCC_TIM4	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 2),SCC_TIM4910,29875
	SCC_TIM3	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 1),SCC_TIM3911,29923
	SCC_TIM2	= _REG_BIT(RCC_APB1SMENR1_OFFSET, 0),SCC_TIM2912,29971
	SCC_UCPD1	= _REG_BIT(RCC_APB1SMENR2_OFFSET, 8),SCC_UCPD1914,30033
	SCC_I2C4	= _REG_BIT(RCC_APB1SMENR2_OFFSET, 1),SCC_I2C4915,30082
	SCC_LPUART1	= _REG_BIT(RCC_APB1SMENR2_OFFSET, 0),SCC_LPUART1916,30130
	SCC_HRTIM1	= _REG_BIT(RCC_APB2SMENR_OFFSET, 26),SCC_HRTIM1919,30220
	SCC_SAI1	= _REG_BIT(RCC_APB2SMENR_OFFSET, 21),SCC_SAI1920,30270
	SCC_TIM20	= _REG_BIT(RCC_APB2SMENR_OFFSET, 20),SCC_TIM20921,30318
	SCC_TIM17	= _REG_BIT(RCC_APB2SMENR_OFFSET, 18),SCC_TIM17922,30367
	SCC_TIM16	= _REG_BIT(RCC_APB2SMENR_OFFSET, 17),SCC_TIM16923,30416
	SCC_TIM15	= _REG_BIT(RCC_APB2SMENR_OFFSET, 16),SCC_TIM15924,30465
	SCC_SPI4	= _REG_BIT(RCC_APB2SMENR_OFFSET, 15),SCC_SPI4925,30514
	SCC_USART1	= _REG_BIT(RCC_APB2SMENR_OFFSET, 14),SCC_USART1926,30562
	SCC_TIM8	= _REG_BIT(RCC_APB2SMENR_OFFSET, 13),SCC_TIM8927,30612
	SCC_SPI1	= _REG_BIT(RCC_APB2SMENR_OFFSET, 12),SCC_SPI1928,30660
	SCC_TIM1	= _REG_BIT(RCC_APB2SMENR_OFFSET, 11),SCC_TIM1929,30708
	SCC_SYSCFG	= _REG_BIT(RCC_APB2SMENR_OFFSET, 0),SCC_SYSCFG930,30756
enum rcc_periph_rst {rcc_periph_rst933,30809
	RST_CRC		= _REG_BIT(RCC_AHB1RSTR_OFFSET, 12),RST_CRC935,30855
	RST_FLASH	= _REG_BIT(RCC_AHB1RSTR_OFFSET, 8),RST_FLASH936,30902
	RST_FMAC	= _REG_BIT(RCC_AHB1RSTR_OFFSET, 4),RST_FMAC937,30949
	RST_CORDIC	= _REG_BIT(RCC_AHB1RSTR_OFFSET, 3),RST_CORDIC938,30995
	RST_DMAMUX1	= _REG_BIT(RCC_AHB1RSTR_OFFSET, 2),RST_DMAMUX1939,31043
	RST_DMA2	= _REG_BIT(RCC_AHB1RSTR_OFFSET, 1),RST_DMA2940,31092
	RST_DMA1	= _REG_BIT(RCC_AHB1RSTR_OFFSET, 0),RST_DMA1941,31138
	RST_RNG		= _REG_BIT(RCC_AHB2RSTR_OFFSET, 26),RST_RNG944,31209
	RST_AES		= _REG_BIT(RCC_AHB2RSTR_OFFSET, 24),RST_AES945,31256
	RST_DAC4	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 19),RST_DAC4946,31303
	RST_DAC3	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 18),RST_DAC3947,31350
	RST_DAC2	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 17),RST_DAC2948,31397
	RST_DAC1	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 16),RST_DAC1949,31444
	RST_ADC345	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 14),RST_ADC345950,31491
	RST_ADC12	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 13),RST_ADC12951,31540
	RST_ADC1	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 13), /* Compatibility */RST_ADC1952,31588
	RST_GPIOG	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 6),RST_GPIOG953,31655
	RST_GPIOF	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 5),RST_GPIOF954,31702
	RST_GPIOE	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 4),RST_GPIOE955,31749
	RST_GPIOD	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 3),RST_GPIOD956,31796
	RST_GPIOC	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 2),RST_GPIOC957,31843
	RST_GPIOB	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 1),RST_GPIOB958,31890
	RST_GPIOA	= _REG_BIT(RCC_AHB2RSTR_OFFSET, 0),RST_GPIOA959,31937
	RST_QSPI	= _REG_BIT(RCC_AHB3RSTR_OFFSET, 8),RST_QSPI962,32009
	RST_FMC		= _REG_BIT(RCC_AHB3RSTR_OFFSET, 0),RST_FMC963,32055
	RST_LPTIM1	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 31),RST_LPTIM1966,32126
	RST_I2C3	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 30),RST_I2C3967,32176
	RST_PWR		= _REG_BIT(RCC_APB1RSTR1_OFFSET, 28),RST_PWR968,32224
	RST_FDCAN	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 25),RST_FDCAN969,32272
	RST_USB		= _REG_BIT(RCC_APB1RSTR1_OFFSET, 23),RST_USB970,32321
	RST_I2C2	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 22),RST_I2C2971,32369
	RST_I2C1	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 21),RST_I2C1972,32417
	RST_UART5	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 20),RST_UART5973,32465
	RST_UART4	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 19),RST_UART4974,32514
	RST_USART3	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 18),RST_USART3975,32563
	RST_USART2	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 17),RST_USART2976,32613
	RST_SPI3	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 15),RST_SPI3977,32663
	RST_SPI2	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 14),RST_SPI2978,32711
	RST_CRS		= _REG_BIT(RCC_APB1RSTR1_OFFSET, 8),RST_CRS979,32759
	RST_TIM7	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 5),RST_TIM7980,32806
	RST_TIM6	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 4),RST_TIM6981,32853
	RST_TIM5	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 3),RST_TIM5982,32900
	RST_TIM4	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 2),RST_TIM4983,32947
	RST_TIM3	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 1),RST_TIM3984,32994
	RST_TIM2	= _REG_BIT(RCC_APB1RSTR1_OFFSET, 0),RST_TIM2985,33041
	RST_UCPD1	= _REG_BIT(RCC_APB1RSTR2_OFFSET, 8),RST_UCPD1987,33102
	RST_I2C4	= _REG_BIT(RCC_APB1RSTR2_OFFSET, 1),RST_I2C4988,33150
	RST_LPUART1	= _REG_BIT(RCC_APB1RSTR2_OFFSET, 0),RST_LPUART1989,33197
	RST_HRTIM1	= _REG_BIT(RCC_APB2RSTR_OFFSET, 26),RST_HRTIM1992,33272
	RST_SAI1	= _REG_BIT(RCC_APB2RSTR_OFFSET, 21),RST_SAI1993,33321
	RST_TIM20	= _REG_BIT(RCC_APB2RSTR_OFFSET, 20),RST_TIM20994,33368
	RST_TIM17	= _REG_BIT(RCC_APB2RSTR_OFFSET, 18),RST_TIM17995,33416
	RST_TIM16	= _REG_BIT(RCC_APB2RSTR_OFFSET, 17),RST_TIM16996,33464
	RST_TIM15	= _REG_BIT(RCC_APB2RSTR_OFFSET, 16),RST_TIM15997,33512
	RST_SPI4	= _REG_BIT(RCC_APB2RSTR_OFFSET, 15),RST_SPI4998,33560
	RST_USART1	= _REG_BIT(RCC_APB2RSTR_OFFSET, 14),RST_USART1999,33607
	RST_TIM8	= _REG_BIT(RCC_APB2RSTR_OFFSET, 13),RST_TIM81000,33656
	RST_SPI1	= _REG_BIT(RCC_APB2RSTR_OFFSET, 12),RST_SPI11001,33703
	RST_TIM1	= _REG_BIT(RCC_APB2RSTR_OFFSET, 11),RST_TIM11002,33750
	RST_SYSCFG	= _REG_BIT(RCC_APB2RSTR_OFFSET, 0),RST_SYSCFG1003,33797

../../../../libopencm3/include/libopencm3/stm32/g4/iwdg.h,51
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H29,989

../../../../libopencm3/include/libopencm3/stm32/g4/i2c.h,49
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H29,963

../../../../libopencm3/include/libopencm3/stm32/g4/cordic.h,55
#define LIBOPENCM3_CORDIC_HLIBOPENCM3_CORDIC_H30,973

../../../../libopencm3/include/libopencm3/stm32/g4/opamp.h,1130
#define LIBOPENCM3_OPAMP_HLIBOPENCM3_OPAMP_H32,1028
#define OPAMP1	OPAMP137,1118
#define OPAMP2	OPAMP238,1156
#define OPAMP3	OPAMP339,1194
#define OPAMP4	OPAMP440,1232
#define OPAMP5	OPAMP541,1270
#define OPAMP6	OPAMP642,1308
#define OPAMP1_CSR	OPAMP1_CSR47,1417
#define OPAMP2_CSR	OPAMP2_CSR48,1456
#define OPAMP3_CSR	OPAMP3_CSR49,1495
#define OPAMP4_CSR	OPAMP4_CSR50,1534
#define OPAMP5_CSR	OPAMP5_CSR51,1573
#define OPAMP6_CSR	OPAMP6_CSR52,1612
#define OPAMP1_TCMR	OPAMP1_TCMR54,1652
#define OPAMP2_TCMR	OPAMP2_TCMR55,1693
#define OPAMP3_TCMR	OPAMP3_TCMR56,1734
#define OPAMP4_TCMR	OPAMP4_TCMR57,1775
#define OPAMP5_TCMR	OPAMP5_TCMR58,1816
#define OPAMP6_TCMR	OPAMP6_TCMR59,1857
#define OPAMP1_CSR_VP_SEL_DAC3CH1	OPAMP1_CSR_VP_SEL_DAC3CH162,1923
#define OPAMP2_CSR_VP_SEL_VINP3	OPAMP2_CSR_VP_SEL_VINP363,1963
#define OPAMP3_CSR_VP_SEL_DAC3CH2	OPAMP3_CSR_VP_SEL_DAC3CH264,2002
#define OPAMP4_CSR_VP_SEL_DAC4CH1	OPAMP4_CSR_VP_SEL_DAC4CH165,2042
#define OPAMP5_CSR_VP_SEL_DAC4CH2	OPAMP5_CSR_VP_SEL_DAC4CH266,2082
#define OPAMP6_CSR_VP_SEL_DAC3CH1	OPAMP6_CSR_VP_SEL_DAC3CH167,2122

../../../../libopencm3/include/libopencm3/stm32/g4/timer.h,0

../../../../libopencm3/include/libopencm3/stm32/g4/gpio.h,590
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H31,988
#define GPIO_BRR(GPIO_BRR38,1118
#define GPIOA_BRR	GPIOA_BRR39,1165
#define GPIOB_BRR	GPIOB_BRR40,1201
#define GPIOC_BRR	GPIOC_BRR41,1237
#define GPIOD_BRR	GPIOD_BRR42,1273
#define GPIOE_BRR	GPIOE_BRR43,1309
#define GPIOF_BRR	GPIOF_BRR44,1345
#define GPIOG_BRR	GPIOG_BRR45,1381
#define GPIOH_BRR	GPIOH_BRR46,1417
#define GPIO_OSPEED_LOW	GPIO_OSPEED_LOW51,1514
#define GPIO_OSPEED_MED	GPIO_OSPEED_MED52,1543
#define GPIO_OSPEED_HIGH	GPIO_OSPEED_HIGH53,1572
#define GPIO_OSPEED_VERYHIGH	GPIO_OSPEED_VERYHIGH54,1601

../../../../libopencm3/include/libopencm3/stm32/g4/crc.h,49
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H29,971

../../../../libopencm3/include/libopencm3/stm32/g4/dmamux.h,12677
#define DMAMUX1	DMAMUX138,1071
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE0 DMAMUX_CxCR_SYNC_ID_EXTI_LINE045,1255
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE1 DMAMUX_CxCR_SYNC_ID_EXTI_LINE146,1302
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE2 DMAMUX_CxCR_SYNC_ID_EXTI_LINE247,1349
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE3 DMAMUX_CxCR_SYNC_ID_EXTI_LINE348,1396
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE4 DMAMUX_CxCR_SYNC_ID_EXTI_LINE449,1443
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE5 DMAMUX_CxCR_SYNC_ID_EXTI_LINE550,1490
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE6 DMAMUX_CxCR_SYNC_ID_EXTI_LINE651,1537
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE7 DMAMUX_CxCR_SYNC_ID_EXTI_LINE752,1584
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE8 DMAMUX_CxCR_SYNC_ID_EXTI_LINE853,1631
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE9 DMAMUX_CxCR_SYNC_ID_EXTI_LINE954,1678
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE10 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1055,1725
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE11 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1156,1773
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE12 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1257,1821
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE13 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1358,1869
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE14 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1459,1917
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE15 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1560,1965
#define DMAMUX_CxCR_SYNC_ID_DMAMUX_CH0_EVT DMAMUX_CxCR_SYNC_ID_DMAMUX_CH0_EVT61,2013
#define DMAMUX_CxCR_SYNC_ID_DMAMUX_CH1_EVT DMAMUX_CxCR_SYNC_ID_DMAMUX_CH1_EVT62,2061
#define DMAMUX_CxCR_SYNC_ID_DMAMUX_CH2_EVT DMAMUX_CxCR_SYNC_ID_DMAMUX_CH2_EVT63,2109
#define DMAMUX_CxCR_SYNC_ID_DMAMUX_CH3_EVT DMAMUX_CxCR_SYNC_ID_DMAMUX_CH3_EVT64,2157
#define DMAMUX_CxCR_SYNC_ID_LPTIM1_OUT DMAMUX_CxCR_SYNC_ID_LPTIM1_OUT65,2205
#define DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN0 DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN071,2339
#define DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN1 DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN172,2388
#define DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN2 DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN273,2437
#define DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN3 DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN374,2486
#define DMAMUX_CxCR_DMAREQ_ID_ADC1 DMAMUX_CxCR_DMAREQ_ID_ADC175,2535
#define DMAMUX_CxCR_DMAREQ_ID_DAC1_CH1 DMAMUX_CxCR_DMAREQ_ID_DAC1_CH176,2584
#define DMAMUX_CxCR_DMAREQ_ID_DAC1_CH2 DMAMUX_CxCR_DMAREQ_ID_DAC1_CH277,2633
#define DMAMUX_CxCR_DMAREQ_ID_TIM6_UP DMAMUX_CxCR_DMAREQ_ID_TIM6_UP78,2682
#define DMAMUX_CxCR_DMAREQ_ID_TIM7_UP DMAMUX_CxCR_DMAREQ_ID_TIM7_UP79,2731
#define DMAMUX_CxCR_DMAREQ_ID_SPI1_RX DMAMUX_CxCR_DMAREQ_ID_SPI1_RX80,2780
#define DMAMUX_CxCR_DMAREQ_ID_SPI1_TX DMAMUX_CxCR_DMAREQ_ID_SPI1_TX81,2830
#define DMAMUX_CxCR_DMAREQ_ID_SPI2_RX DMAMUX_CxCR_DMAREQ_ID_SPI2_RX82,2880
#define DMAMUX_CxCR_DMAREQ_ID_SPI2_TX DMAMUX_CxCR_DMAREQ_ID_SPI2_TX83,2930
#define DMAMUX_CxCR_DMAREQ_ID_SPI3_RX DMAMUX_CxCR_DMAREQ_ID_SPI3_RX84,2980
#define DMAMUX_CxCR_DMAREQ_ID_SPI3_TX DMAMUX_CxCR_DMAREQ_ID_SPI3_TX85,3030
#define DMAMUX_CxCR_DMAREQ_ID_I2C1_RX DMAMUX_CxCR_DMAREQ_ID_I2C1_RX86,3080
#define DMAMUX_CxCR_DMAREQ_ID_I2C1_TX DMAMUX_CxCR_DMAREQ_ID_I2C1_TX87,3130
#define DMAMUX_CxCR_DMAREQ_ID_I2C2_RX DMAMUX_CxCR_DMAREQ_ID_I2C2_RX88,3180
#define DMAMUX_CxCR_DMAREQ_ID_I2C2_TX DMAMUX_CxCR_DMAREQ_ID_I2C2_TX89,3230
#define DMAMUX_CxCR_DMAREQ_ID_I2C3_RX DMAMUX_CxCR_DMAREQ_ID_I2C3_RX90,3280
#define DMAMUX_CxCR_DMAREQ_ID_I2C3_TX DMAMUX_CxCR_DMAREQ_ID_I2C3_TX91,3330
#define DMAMUX_CxCR_DMAREQ_ID_I2C4_RX DMAMUX_CxCR_DMAREQ_ID_I2C4_RX92,3380
#define DMAMUX_CxCR_DMAREQ_ID_I2C4_TX DMAMUX_CxCR_DMAREQ_ID_I2C4_TX93,3430
#define DMAMUX_CxCR_DMAREQ_ID_UART1_RX DMAMUX_CxCR_DMAREQ_ID_UART1_RX94,3480
#define DMAMUX_CxCR_DMAREQ_ID_UART1_TX DMAMUX_CxCR_DMAREQ_ID_UART1_TX95,3530
#define DMAMUX_CxCR_DMAREQ_ID_UART2_RX DMAMUX_CxCR_DMAREQ_ID_UART2_RX96,3580
#define DMAMUX_CxCR_DMAREQ_ID_UART2_TX DMAMUX_CxCR_DMAREQ_ID_UART2_TX97,3630
#define DMAMUX_CxCR_DMAREQ_ID_UART3_RX DMAMUX_CxCR_DMAREQ_ID_UART3_RX98,3680
#define DMAMUX_CxCR_DMAREQ_ID_UART3_TX DMAMUX_CxCR_DMAREQ_ID_UART3_TX99,3730
#define DMAMUX_CxCR_DMAREQ_ID_UART4_RX DMAMUX_CxCR_DMAREQ_ID_UART4_RX100,3780
#define DMAMUX_CxCR_DMAREQ_ID_UART4_TX DMAMUX_CxCR_DMAREQ_ID_UART4_TX101,3830
#define DMAMUX_CxCR_DMAREQ_ID_UART5_RX DMAMUX_CxCR_DMAREQ_ID_UART5_RX102,3880
#define DMAMUX_CxCR_DMAREQ_ID_UART5_TX DMAMUX_CxCR_DMAREQ_ID_UART5_TX103,3930
#define DMAMUX_CxCR_DMAREQ_ID_LPUART1_RX DMAMUX_CxCR_DMAREQ_ID_LPUART1_RX104,3980
#define DMAMUX_CxCR_DMAREQ_ID_LPUART1_TX DMAMUX_CxCR_DMAREQ_ID_LPUART1_TX105,4030
#define DMAMUX_CxCR_DMAREQ_ID_ADC2 DMAMUX_CxCR_DMAREQ_ID_ADC2106,4080
#define DMAMUX_CxCR_DMAREQ_ID_ADC3 DMAMUX_CxCR_DMAREQ_ID_ADC3107,4130
#define DMAMUX_CxCR_DMAREQ_ID_ADC4 DMAMUX_CxCR_DMAREQ_ID_ADC4108,4180
#define DMAMUX_CxCR_DMAREQ_ID_ADC5 DMAMUX_CxCR_DMAREQ_ID_ADC5109,4230
#define DMAMUX_CxCR_DMAREQ_ID_QUADSPI DMAMUX_CxCR_DMAREQ_ID_QUADSPI110,4280
#define DMAMUX_CxCR_DMAREQ_ID_DAC2_CH1 DMAMUX_CxCR_DMAREQ_ID_DAC2_CH1111,4330
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM1_CH1112,4380
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM1_CH2113,4430
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_CH3 DMAMUX_CxCR_DMAREQ_ID_TIM1_CH3114,4480
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_CH4 DMAMUX_CxCR_DMAREQ_ID_TIM1_CH4115,4530
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_UP DMAMUX_CxCR_DMAREQ_ID_TIM1_UP116,4580
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_TRIG DMAMUX_CxCR_DMAREQ_ID_TIM1_TRIG117,4630
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_COM DMAMUX_CxCR_DMAREQ_ID_TIM1_COM118,4680
#define DMAMUX_CxCR_DMAREQ_ID_TIM8_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM8_CH1119,4730
#define DMAMUX_CxCR_DMAREQ_ID_TIM8_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM8_CH2120,4780
#define DMAMUX_CxCR_DMAREQ_ID_TIM8_CH3 DMAMUX_CxCR_DMAREQ_ID_TIM8_CH3121,4830
#define DMAMUX_CxCR_DMAREQ_ID_TIM8_CH4 DMAMUX_CxCR_DMAREQ_ID_TIM8_CH4122,4880
#define DMAMUX_CxCR_DMAREQ_ID_TIM8_UP DMAMUX_CxCR_DMAREQ_ID_TIM8_UP123,4930
#define DMAMUX_CxCR_DMAREQ_ID_TIM8_TRIG DMAMUX_CxCR_DMAREQ_ID_TIM8_TRIG124,4980
#define DMAMUX_CxCR_DMAREQ_ID_TIM8_COM DMAMUX_CxCR_DMAREQ_ID_TIM8_COM125,5030
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM2_CH1126,5080
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM2_CH2127,5130
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_CH3 DMAMUX_CxCR_DMAREQ_ID_TIM2_CH3128,5180
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_CH4 DMAMUX_CxCR_DMAREQ_ID_TIM2_CH4129,5230
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_UP DMAMUX_CxCR_DMAREQ_ID_TIM2_UP130,5280
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM3_CH1131,5330
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM3_CH2132,5380
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_CH3 DMAMUX_CxCR_DMAREQ_ID_TIM3_CH3133,5430
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_CH4 DMAMUX_CxCR_DMAREQ_ID_TIM3_CH4134,5480
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_UP DMAMUX_CxCR_DMAREQ_ID_TIM3_UP135,5530
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_TRIG DMAMUX_CxCR_DMAREQ_ID_TIM3_TRIG136,5580
#define DMAMUX_CxCR_DMAREQ_ID_TIM4_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM4_CH1137,5630
#define DMAMUX_CxCR_DMAREQ_ID_TIM4_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM4_CH2138,5680
#define DMAMUX_CxCR_DMAREQ_ID_TIM4_CH3 DMAMUX_CxCR_DMAREQ_ID_TIM4_CH3139,5730
#define DMAMUX_CxCR_DMAREQ_ID_TIM4_CH4 DMAMUX_CxCR_DMAREQ_ID_TIM4_CH4140,5780
#define DMAMUX_CxCR_DMAREQ_ID_TIM4_UP DMAMUX_CxCR_DMAREQ_ID_TIM4_UP141,5830
#define DMAMUX_CxCR_DMAREQ_ID_TIM5_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM5_CH1142,5880
#define DMAMUX_CxCR_DMAREQ_ID_TIM5_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM5_CH2143,5930
#define DMAMUX_CxCR_DMAREQ_ID_TIM5_CH3 DMAMUX_CxCR_DMAREQ_ID_TIM5_CH3144,5980
#define DMAMUX_CxCR_DMAREQ_ID_TIM5_CH4 DMAMUX_CxCR_DMAREQ_ID_TIM5_CH4145,6030
#define DMAMUX_CxCR_DMAREQ_ID_TIM5_UP DMAMUX_CxCR_DMAREQ_ID_TIM5_UP146,6080
#define DMAMUX_CxCR_DMAREQ_ID_TIM5_TRIG DMAMUX_CxCR_DMAREQ_ID_TIM5_TRIG147,6130
#define DMAMUX_CxCR_DMAREQ_ID_TIM15_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM15_CH1148,6180
#define DMAMUX_CxCR_DMAREQ_ID_TIM15_UP DMAMUX_CxCR_DMAREQ_ID_TIM15_UP149,6230
#define DMAMUX_CxCR_DMAREQ_ID_TIM15_TRIG DMAMUX_CxCR_DMAREQ_ID_TIM15_TRIG150,6280
#define DMAMUX_CxCR_DMAREQ_ID_TIM15_COM DMAMUX_CxCR_DMAREQ_ID_TIM15_COM151,6330
#define DMAMUX_CxCR_DMAREQ_ID_TIM16_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM16_CH1152,6380
#define DMAMUX_CxCR_DMAREQ_ID_TIM16_UP DMAMUX_CxCR_DMAREQ_ID_TIM16_UP153,6430
#define DMAMUX_CxCR_DMAREQ_ID_TIM17_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM17_CH1154,6480
#define DMAMUX_CxCR_DMAREQ_ID_TIM17_UP DMAMUX_CxCR_DMAREQ_ID_TIM17_UP155,6530
#define DMAMUX_CxCR_DMAREQ_ID_TIM20_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM20_CH1156,6580
#define DMAMUX_CxCR_DMAREQ_ID_TIM20_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM20_CH2157,6630
#define DMAMUX_CxCR_DMAREQ_ID_TIM20_CH3 DMAMUX_CxCR_DMAREQ_ID_TIM20_CH3158,6680
#define DMAMUX_CxCR_DMAREQ_ID_TIM20_CH4 DMAMUX_CxCR_DMAREQ_ID_TIM20_CH4159,6730
#define DMAMUX_CxCR_DMAREQ_ID_TIM20_UP DMAMUX_CxCR_DMAREQ_ID_TIM20_UP160,6780
#define DMAMUX_CxCR_DMAREQ_ID_AES_IN DMAMUX_CxCR_DMAREQ_ID_AES_IN161,6830
#define DMAMUX_CxCR_DMAREQ_ID_AES_OUT DMAMUX_CxCR_DMAREQ_ID_AES_OUT162,6880
#define DMAMUX_CxCR_DMAREQ_ID_TIM20_TRIG DMAMUX_CxCR_DMAREQ_ID_TIM20_TRIG163,6930
#define DMAMUX_CxCR_DMAREQ_ID_TIM20_COM DMAMUX_CxCR_DMAREQ_ID_TIM20_COM164,6980
#define DMAMUX_CxCR_DMAREQ_ID_HRTIM_MASTER DMAMUX_CxCR_DMAREQ_ID_HRTIM_MASTER165,7030
#define DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIMA DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIMA166,7080
#define DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIMB DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIMB167,7130
#define DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIMC DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIMC168,7180
#define DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIMD DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIMD169,7230
#define DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIME DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIME170,7280
#define DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIMF DMAMUX_CxCR_DMAREQ_ID_HRTIM_TIMF171,7331
#define DMAMUX_CxCR_DMAREQ_ID_DAC3_CH1 DMAMUX_CxCR_DMAREQ_ID_DAC3_CH1172,7382
#define DMAMUX_CxCR_DMAREQ_ID_DAC3_CH2 DMAMUX_CxCR_DMAREQ_ID_DAC3_CH2173,7433
#define DMAMUX_CxCR_DMAREQ_ID_DAC4_CH1 DMAMUX_CxCR_DMAREQ_ID_DAC4_CH1174,7484
#define DMAMUX_CxCR_DMAREQ_ID_DAC4_CH2 DMAMUX_CxCR_DMAREQ_ID_DAC4_CH2175,7535
#define DMAMUX_CxCR_DMAREQ_ID_SPI4_RX DMAMUX_CxCR_DMAREQ_ID_SPI4_RX176,7586
#define DMAMUX_CxCR_DMAREQ_ID_SPI4_TX DMAMUX_CxCR_DMAREQ_ID_SPI4_TX177,7637
#define DMAMUX_CxCR_DMAREQ_ID_SAI1_A DMAMUX_CxCR_DMAREQ_ID_SAI1_A178,7688
#define DMAMUX_CxCR_DMAREQ_ID_SAI1_B DMAMUX_CxCR_DMAREQ_ID_SAI1_B179,7739
#define DMAMUX_CxCR_DMAREQ_ID_FMAC_READ DMAMUX_CxCR_DMAREQ_ID_FMAC_READ180,7790
#define DMAMUX_CxCR_DMAREQ_ID_FMAC_WRITE DMAMUX_CxCR_DMAREQ_ID_FMAC_WRITE181,7841
#define DMAMUX_CxCR_DMAREQ_ID_CORDIC_READ DMAMUX_CxCR_DMAREQ_ID_CORDIC_READ182,7892
#define DMAMUX_CxCR_DMAREQ_ID_CORDIC_WRITE DMAMUX_CxCR_DMAREQ_ID_CORDIC_WRITE183,7943
#define DMAMUX_CxCR_DMAREQ_ID_UCPD1_RX DMAMUX_CxCR_DMAREQ_ID_UCPD1_RX184,7994
#define DMAMUX_CxCR_DMAREQ_ID_UCPD1_TX DMAMUX_CxCR_DMAREQ_ID_UCPD1_TX185,8045
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE0 DMAMUX_RGxCR_SIG_ID_EXTI_LINE0193,8254
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE1 DMAMUX_RGxCR_SIG_ID_EXTI_LINE1194,8301
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE2 DMAMUX_RGxCR_SIG_ID_EXTI_LINE2195,8348
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE3 DMAMUX_RGxCR_SIG_ID_EXTI_LINE3196,8395
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE4 DMAMUX_RGxCR_SIG_ID_EXTI_LINE4197,8442
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE5 DMAMUX_RGxCR_SIG_ID_EXTI_LINE5198,8489
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE6 DMAMUX_RGxCR_SIG_ID_EXTI_LINE6199,8536
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE7 DMAMUX_RGxCR_SIG_ID_EXTI_LINE7200,8583
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE8 DMAMUX_RGxCR_SIG_ID_EXTI_LINE8201,8630
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE9 DMAMUX_RGxCR_SIG_ID_EXTI_LINE9202,8677
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE10 DMAMUX_RGxCR_SIG_ID_EXTI_LINE10203,8724
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE11 DMAMUX_RGxCR_SIG_ID_EXTI_LINE11204,8772
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE12 DMAMUX_RGxCR_SIG_ID_EXTI_LINE12205,8820
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE13 DMAMUX_RGxCR_SIG_ID_EXTI_LINE13206,8868
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE14 DMAMUX_RGxCR_SIG_ID_EXTI_LINE14207,8916
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE15 DMAMUX_RGxCR_SIG_ID_EXTI_LINE15208,8964
#define DMAMUX_RGxCR_SIG_ID_DMAMUX_CH0_EVT DMAMUX_RGxCR_SIG_ID_DMAMUX_CH0_EVT209,9012
#define DMAMUX_RGxCR_SIG_ID_DMAMUX_CH1_EVT DMAMUX_RGxCR_SIG_ID_DMAMUX_CH1_EVT210,9060
#define DMAMUX_RGxCR_SIG_ID_DMAMUX_CH2_EVT DMAMUX_RGxCR_SIG_ID_DMAMUX_CH2_EVT211,9108
#define DMAMUX_RGxCR_SIG_ID_DMAMUX_CH3_EVT DMAMUX_RGxCR_SIG_ID_DMAMUX_CH3_EVT212,9156
#define DMAMUX_RGxCR_SIG_ID_LPTIM1_OUT DMAMUX_RGxCR_SIG_ID_LPTIM1_OUT213,9204

../../../../libopencm3/include/libopencm3/stm32/g4/dma.h,92
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H32,996
#define DMA_CHANNEL8	DMA_CHANNEL836,1078

../../../../libopencm3/include/libopencm3/stm32/g4/irq.json,3330
        "wwdg",03,16
        "pvd",14,32
        "rtc_tamp_css",25,47
        "rtc_wkup",36,71
        "flash",47,91
        "rcc",58,108
        "exti0",69,123
        "exti1",710,140
        "exti2",811,157
        "exti3",912,174
        "exti4",1013,191
        "dma1_channel1",1114,208
        "dma1_channel2",1215,233
        "dma1_channel3",1316,258
        "dma1_channel4",1417,283
        "dma1_channel5",1518,308
        "dma1_channel6",1619,333
        "dma1_channel7",1720,358
        "adc12",1821,383
        "usb_hp",1922,400
        "usb_lp",2023,418
        "fdcan1_it0",2124,436
        "fdcan1_it1",2225,458
        "exti9_5",2326,480
        "tim1_brk_tim15",2427,499
        "tim1_up_tim16",2528,525
        "tim1_trg_tim17",2629,550
        "tim1_cc",2730,576
        "tim2",2831,595
        "tim3",2932,611
        "tim4",3033,627
        "i2c1_ev",3134,643
        "i2c1_er",3235,662
        "i2c2_ev",3336,681
        "i2c2_er",3437,700
        "spi1",3538,719
        "spi2",3639,735
        "usart1",3740,751
        "usart2",3841,769
        "usart3",3942,787
        "exti15_10",4043,805
        "rtc_alarm",4144,826
        "usb_wakeup",4245,847
        "tim8_brk",4346,869
        "tim8_up",4447,889
        "tim8_trg",4548,908
        "tim8_cc",4649,928
        "adc3",4750,947
        "fsmc",4851,963
        "lptim1",4952,979
        "tim5",5053,997
        "spi3",5154,1013
        "uart4",5255,1029
        "uart5",5356,1046
        "tim6_dac13under",5457,1063
        "tim7_dac24under",5558,1090
        "dma2_channel1",5659,1117
        "dma2_channel2",5760,1142
        "dma2_channel3",5861,1167
        "dma2_channel4",5962,1192
        "dma2_channel5",6063,1217
        "adc4",6164,1242
        "adc5",6265,1258
        "ucpd1",6366,1274
        "comp123",6467,1291
        "comp456",6568,1310
        "comp7",6669,1329
        "hrtim_master",6770,1346
        "hrtim_tima",6871,1370
        "hrtim_timb",6972,1392
        "hrtim_timc",7073,1414
        "hrtim_timd",7174,1436
        "hrtim_time",7275,1458
        "hrtim_fault",7376,1480
        "hrtim_timf",7477,1503
        "crs",7578,1525
        "sai",7679,1540
        "tim20_brk",7780,1555
        "tim20_up",7881,1576
        "tim20_trg",7982,1596
        "tim20_cc",8083,1617
        "fpu",8184,1637
        "i2c4_ev",8285,1652
        "i2c4_er",8386,1671
        "spi4",8487,1690
        "aes",8588,1706
        "fdcan2_it0",8689,1721
        "fdcan2_it1",8790,1743
        "fdcan3_it0",8891,1765
        "fdcan3_it1",8992,1787
        "rng",9093,1809
        "lpuart",9194,1824
        "i2c3_ev",9295,1842
        "i2c3_er",9396,1861
        "dmamux_ovr",9497,1880
        "quadspi",9598,1902
        "dma1_channel8",9699,1921
        "dma2_channel6",97100,1946
        "dma2_channel7",98101,1971
        "dma2_channel8",99102,1996
        "cordic",100103,2021
        "fmac"101104,2039
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 G4 series",partname_humanreadable106,2061
    "partname_doxygen": "STM32G4",partname_doxygen107,2110
    "includeguard": "LIBOPENCM3_STM32_G4_NVIC_H"includeguard108,2145

../../../../libopencm3/include/libopencm3/stm32/g4/rng.h,88
#define LIBOPENCM3_RNG_HLIBOPENCM3_RNG_H30,979
#define RNG_CR_CED	RNG_CR_CED37,1197

../../../../libopencm3/include/libopencm3/stm32/g4/quadspi.h,50
#define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN13,308

../../../../libopencm3/include/libopencm3/stm32/g4/crs.h,0

../../../../libopencm3/include/libopencm3/stm32/g4/st_usbfs.h,0

../../../../libopencm3/include/libopencm3/stm32/g4/fdcan.h,2680
#define CAN1	CAN137,1177
#define CAN2	CAN238,1208
#define CAN3	CAN339,1239
#define CAN_MSG_BASE	CAN_MSG_BASE42,1279
#define FDCAN_RXFIS_BASE	FDCAN_RXFIS_BASE44,1321
#define FDCAN_RXFIA_BASE	FDCAN_RXFIA_BASE45,1356
#define FDCAN_RXFI_OFFSET	FDCAN_RXFI_OFFSET46,1391
#define FDCAN_RXGFC(FDCAN_RXGFC48,1428
#define FDCAN_XIDAM(FDCAN_XIDAM49,1486
#define FDCAN_HPMS(FDCAN_HPMS50,1544
#define FDCAN_TXBRP(FDCAN_TXBRP52,1602
#define FDCAN_TXBAR(FDCAN_TXBAR53,1660
#define FDCAN_TXBCR(FDCAN_TXBCR54,1718
#define FDCAN_TXBTO(FDCAN_TXBTO55,1776
#define FDCAN_TXBCF(FDCAN_TXBCF56,1834
#define FDCAN_TXBTIE(FDCAN_TXBTIE57,1892
#define FDCAN_TXBCIE(FDCAN_TXBCIE58,1951
#define FDCAN_TXEFS(FDCAN_TXEFS59,2010
#define FDCAN_TXEFA(FDCAN_TXEFA60,2068
#define FDCAN_CKDIV(FDCAN_CKDIV62,2127
#define FDCAN_RXGFC_RRFE	FDCAN_RXGFC_RRFE64,2186
#define FDCAN_RXGFC_RRFS	FDCAN_RXGFC_RRFS65,2223
#define FDCAN_RXGFC_ANFE_SHIFT	FDCAN_RXGFC_ANFE_SHIFT67,2320
#define FDCAN_RXGFC_ANFE_MASK	FDCAN_RXGFC_ANFE_MASK68,2355
#define FDCAN_RXGFC_ANFS_SHIFT	FDCAN_RXGFC_ANFS_SHIFT71,2452
#define FDCAN_RXGFC_ANFS_MASK	FDCAN_RXGFC_ANFS_MASK72,2487
#define FDCAN_RXGFC_F1OM	FDCAN_RXGFC_F1OM74,2524
#define FDCAN_RXGFC_F0OM	FDCAN_RXGFC_F0OM75,2561
#define FDCAN_RXGFC_LSS_SHIFT	FDCAN_RXGFC_LSS_SHIFT77,2648
#define FDCAN_RXGFC_LSS_MASK	FDCAN_RXGFC_LSS_MASK78,2683
#define FDCAN_RXGFC_LSE_SHIFT	FDCAN_RXGFC_LSE_SHIFT81,2770
#define FDCAN_RXGFC_LSE_MASK	FDCAN_RXGFC_LSE_MASK82,2805
#define FDCAN_RXFIFO_FL_MASK	FDCAN_RXFIFO_FL_MASK84,2841
#define FDCAN_RXFIFO_GI_MASK	FDCAN_RXFIFO_GI_MASK85,2876
#define FDCAN_RXFIFO_PI_MASK	FDCAN_RXFIFO_PI_MASK86,2911
#define FDCAN_RXFIFO_AI_MASK	FDCAN_RXFIFO_AI_MASK87,2946
#define FDCAN_TXFQS_TFFL_MASK	FDCAN_TXFQS_TFFL_MASK89,2982
#define FDCAN_TXFQS_TFGI_MASK	FDCAN_TXFQS_TFGI_MASK90,3018
#define FDCAN_TXFQS_TFQPI_MASK	FDCAN_TXFQS_TFQPI_MASK91,3054
#define FDCAN_TXEFS_EFFL_MASK	FDCAN_TXEFS_EFFL_MASK93,3092
#define FDCAN_TXEFS_EFGI_MASK	FDCAN_TXEFS_EFGI_MASK94,3128
#define FDCAN_TXEFS_EFPI_MASK	FDCAN_TXEFS_EFPI_MASK95,3164
#define FDCAN_CKDIV_PDIV_SHIFT	FDCAN_CKDIV_PDIV_SHIFT98,3238
#define FDCAN_CKDIV_PDIV_MASK	FDCAN_CKDIV_PDIV_MASK99,3273
#define FDCAN_SFT_MAX_NR	FDCAN_SFT_MAX_NR105,3445
#define FDCAN_EFT_MAX_NR	FDCAN_EFT_MAX_NR111,3611
#define FDCAN_LFSSA_OFFSET(FDCAN_LFSSA_OFFSET113,3642
#define FDCAN_LFESA_OFFSET(FDCAN_LFESA_OFFSET114,3726
#define FDCAN_RXFIFOS_OFFSET(FDCAN_RXFIFOS_OFFSET116,3811
#define FDCAN_RXFIFO_OFFSET(FDCAN_RXFIFO_OFFSET118,3898
#define FDCAN_TXEVT_OFFSET(FDCAN_TXEVT_OFFSET121,4005
#define FDCAN_TXBUF_OFFSET(FDCAN_TXBUF_OFFSET123,4090

../../../../libopencm3/include/libopencm3/stm32/g4/flash.h,7710
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H44,1468
#define FLASH_ACR	FLASH_ACR52,1742
#define FLASH_PDKEYR	FLASH_PDKEYR53,1801
#define FLASH_KEYR	FLASH_KEYR54,1863
#define FLASH_OPTKEYR	FLASH_OPTKEYR55,1923
#define FLASH_SR	FLASH_SR56,1986
#define FLASH_CR	FLASH_CR57,2044
#define FLASH_ECCR	FLASH_ECCR58,2102
#define FLASH_OPTR	FLASH_OPTR59,2162
#define FLASH_PCROP1SR	FLASH_PCROP1SR60,2222
#define FLASH_PCROP1ER	FLASH_PCROP1ER61,2286
#define FLASH_WRP1AR	FLASH_WRP1AR62,2350
#define FLASH_WRP1BR	FLASH_WRP1BR63,2412
#define FLASH_PCROP2SR	FLASH_PCROP2SR64,2474
#define FLASH_PCROP2ER	FLASH_PCROP2ER65,2538
#define FLASH_WRP2AR	FLASH_WRP2AR66,2602
#define FLASH_WRP2BR	FLASH_WRP2BR67,2664
#define FLASH_SEC1R	FLASH_SEC1R68,2726
#define FLASH_SEC2R	FLASH_SEC2R69,2787
#define FLASH_ACR_DBG_SWEN	FLASH_ACR_DBG_SWEN73,2930
#define FLASH_ACR_SLEEP_PD	FLASH_ACR_SLEEP_PD74,2968
#define FLASH_ACR_RUN_PD	FLASH_ACR_RUN_PD75,3006
#define FLASH_ACR_PRFTEN	FLASH_ACR_PRFTEN76,3042
#define FLASH_ACR_LATENCY_SHIFT	FLASH_ACR_LATENCY_SHIFT78,3078
#define FLASH_ACR_LATENCY_MASK	FLASH_ACR_LATENCY_MASK79,3113
#define FLASH_SR_BSY	FLASH_SR_BSY83,3231
#define FLASH_SR_OPTVERR	FLASH_SR_OPTVERR84,3264
#define FLASH_SR_RDERR	FLASH_SR_RDERR85,3300
#define FLASH_SR_FASTERR	FLASH_SR_FASTERR86,3335
#define FLASH_SR_MISERR	FLASH_SR_MISERR87,3370
#define FLASH_SR_PGSERR	FLASH_SR_PGSERR88,3405
#define FLASH_SR_SIZERR	FLASH_SR_SIZERR89,3440
#define FLASH_SR_PGAERR	FLASH_SR_PGAERR90,3475
#define FLASH_SR_WRPERR	FLASH_SR_WRPERR91,3510
#define FLASH_SR_PROGERR	FLASH_SR_PROGERR92,3545
#define FLASH_SR_OPERR	FLASH_SR_OPERR93,3580
#define FLASH_SR_EOP	FLASH_SR_EOP94,3614
#define FLASH_CR_LOCK	FLASH_CR_LOCK98,3728
#define FLASH_CR_OPTLOCK	FLASH_CR_OPTLOCK99,3762
#define FLASH_CR_SEC_PROT2	FLASH_CR_SEC_PROT2100,3798
#define FLASH_CR_SEC_PROT1	FLASH_CR_SEC_PROT1101,3836
#define FLASH_CR_OBL_LAUNCH	FLASH_CR_OBL_LAUNCH102,3874
#define FLASH_CR_RDERRIE	FLASH_CR_RDERRIE103,3913
#define FLASH_CR_ERRIE	FLASH_CR_ERRIE104,3949
#define FLASH_CR_EOPIE	FLASH_CR_EOPIE105,3984
#define FLASH_CR_FSTPG	FLASH_CR_FSTPG106,4019
#define FLASH_CR_OPTSTRT	FLASH_CR_OPTSTRT107,4054
#define FLASH_CR_START	FLASH_CR_START108,4090
#define FLASH_CR_MER2	FLASH_CR_MER2109,4125
#define FLASH_CR_BKER	FLASH_CR_BKER110,4159
#define FLASH_CR_MER1	FLASH_CR_MER1111,4193
#define FLASH_CR_PER	FLASH_CR_PER112,4226
#define FLASH_CR_PG	FLASH_CR_PG113,4258
#define FLASH_CR_PNB_SHIFT	FLASH_CR_PNB_SHIFT115,4290
#define FLASH_CR_PNB_MASK	FLASH_CR_PNB_MASK116,4320
#define FLASH_ECCR_ECCD	FLASH_ECCR_ECCD120,4433
#define FLASH_ECCR_ECCC	FLASH_ECCR_ECCC121,4469
#define FLASH_ECCR_ECCD2	FLASH_ECCR_ECCD2122,4505
#define FLASH_ECCR_ECCC2	FLASH_ECCR_ECCC2123,4541
#define FLASH_ECCR_ECCIE	FLASH_ECCR_ECCIE124,4577
#define FLASH_ECCR_SYSF_ECC	FLASH_ECCR_SYSF_ECC125,4613
#define FLASH_ECCR_BK_ECC	FLASH_ECCR_BK_ECC126,4652
#define FLASH_ECCR_ADDR_ECC_SHIFT	FLASH_ECCR_ADDR_ECC_SHIFT128,4690
#define FLASH_ECCR_ADDR_ECC_MASK	FLASH_ECCR_ADDR_ECC_MASK129,4726
#define FLASH_OPTR_IRHEN	FLASH_OPTR_IRHEN133,4848
#define FLASH_OPTR_NRST_MODE_SHIFT	FLASH_OPTR_NRST_MODE_SHIFT135,4885
#define FLASH_OPTR_NRST_MODE_MASK	FLASH_OPTR_NRST_MODE_MASK136,4923
#define FLASH_OPTR_NRST_MODE_RESET	FLASH_OPTR_NRST_MODE_RESET137,4961
#define FLASH_OPTR_NRST_MODE_GPIO	FLASH_OPTR_NRST_MODE_GPIO138,4998
#define FLASH_OPTR_NRST_MODE_BIDIR	FLASH_OPTR_NRST_MODE_BIDIR139,5034
#define FLASH_OPTR_nBOOT0	FLASH_OPTR_nBOOT0141,5072
#define FLASH_OPTR_nSWBOOT0	FLASH_OPTR_nSWBOOT0142,5109
#define FLASH_OPTR_SRAM_RST	FLASH_OPTR_SRAM_RST143,5148
#define FLASH_OPTR_SRAM_PE	FLASH_OPTR_SRAM_PE144,5187
#define FLASH_OPTR_nBOOT1	FLASH_OPTR_nBOOT1145,5225
#define FLASH_OPTR_DUALBANK	FLASH_OPTR_DUALBANK146,5262
#define FLASH_OPTR_BFB2	FLASH_OPTR_BFB2147,5301
#define FLASH_OPTR_WWDG_SW	FLASH_OPTR_WWDG_SW148,5337
#define FLASH_OPTR_IWDG_STDBY	FLASH_OPTR_IWDG_STDBY149,5375
#define FLASH_OPTR_IWDG_STOP	FLASH_OPTR_IWDG_STOP150,5416
#define FLASH_OPTR_IDWG_SW	FLASH_OPTR_IDWG_SW151,5456
#define FLASH_OPTR_nRST_SHDW	FLASH_OPTR_nRST_SHDW152,5494
#define FLASH_OPTR_nRST_STDBY	FLASH_OPTR_nRST_STDBY153,5534
#define FLASH_OPTR_nRST_STOP	FLASH_OPTR_nRST_STOP154,5575
#define FLASH_OPTR_BOR_SHIFT	FLASH_OPTR_BOR_SHIFT156,5616
#define FLASH_OPTR_BOR_MASK	FLASH_OPTR_BOR_MASK157,5648
#define FLASH_OPTR_BOR_LEVEL_0	FLASH_OPTR_BOR_LEVEL_0158,5681
#define FLASH_OPTR_BOR_LEVEL_1	FLASH_OPTR_BOR_LEVEL_1159,5715
#define FLASH_OPTR_BOR_LEVEL_2	FLASH_OPTR_BOR_LEVEL_2160,5749
#define FLASH_OPTR_BOR_LEVEL_3	FLASH_OPTR_BOR_LEVEL_3161,5783
#define FLASH_OPTR_BOR_LEVEL_4	FLASH_OPTR_BOR_LEVEL_4162,5817
#define FLASH_OPTR_RDP_SHIFT	FLASH_OPTR_RDP_SHIFT164,5852
#define FLASH_OPTR_RDP_MASK	FLASH_OPTR_RDP_MASK165,5884
#define FLASH_OPTR_RDP_LEVEL_0	FLASH_OPTR_RDP_LEVEL_0166,5918
#define FLASH_OPTR_RDP_LEVEL_1	FLASH_OPTR_RDP_LEVEL_1167,5955
#define FLASH_OPTR_RDP_LEVEL_2	FLASH_OPTR_RDP_LEVEL_2168,5992
#define FLASH_PCROP1SR_PCROP1_STRT_SHIFT	FLASH_PCROP1SR_PCROP1_STRT_SHIFT172,6114
#define FLASH_PCROP1SR_PCROP1_STRT_MASK	FLASH_PCROP1SR_PCROP1_STRT_MASK173,6157
#define FLASH_PCROP1ER_PCROP_RDP	FLASH_PCROP1ER_PCROP_RDP177,6290
#define FLASH_PCROP1ER_PCROP1_END_SHIFT	FLASH_PCROP1ER_PCROP1_END_SHIFT178,6334
#define FLASH_PCROP1ER_PCROP1_END_MASK	FLASH_PCROP1ER_PCROP1_END_MASK179,6377
#define FLASH_WRP1AR_WRP1A_END_SHIFT	FLASH_WRP1AR_WRP1A_END_SHIFT183,6507
#define FLASH_WRP1AR_WRP1A_END_MASK	FLASH_WRP1AR_WRP1A_END_MASK184,6548
#define FLASH_WRP1AR_WRP1A_STRT_SHIFT	FLASH_WRP1AR_WRP1A_STRT_SHIFT186,6591
#define FLASH_WRP1AR_WRP1A_STRT_MASK	FLASH_WRP1AR_WRP1A_STRT_MASK187,6632
#define FLASH_WRP1BR_WRP1B_END_SHIFT	FLASH_WRP1BR_WRP1B_END_SHIFT191,6758
#define FLASH_WRP1BR_WRP1B_END_MASK	FLASH_WRP1BR_WRP1B_END_MASK192,6799
#define FLASH_WRP1BR_WRP1B_STRT_SHIFT	FLASH_WRP1BR_WRP1B_STRT_SHIFT194,6842
#define FLASH_WRP1BR_WRP1B_STRT_MASK	FLASH_WRP1BR_WRP1B_STRT_MASK195,6883
#define FLASH_PCROP2SR_PCROP2_STRT_SHIFT	FLASH_PCROP2SR_PCROP2_STRT_SHIFT199,7011
#define FLASH_PCROP2SR_PCROP2_STRT_MASK	FLASH_PCROP2SR_PCROP2_STRT_MASK200,7054
#define FLASH_PCROP2ER_PCROP2_END_SHIFT	FLASH_PCROP2ER_PCROP2_END_SHIFT204,7187
#define FLASH_PCROP2ER_PCROP2_END_MASK	FLASH_PCROP2ER_PCROP2_END_MASK205,7230
#define FLASH_WRP2AR_WRP2A_END_SHIFT	FLASH_WRP2AR_WRP2A_END_SHIFT209,7360
#define FLASH_WRP2AR_WRP2A_END_MASK	FLASH_WRP2AR_WRP2A_END_MASK210,7401
#define FLASH_WRP2AR_WRP2A_STRT_SHIFT	FLASH_WRP2AR_WRP2A_STRT_SHIFT212,7444
#define FLASH_WRP2AR_WRP2A_STRT_MASK	FLASH_WRP2AR_WRP2A_STRT_MASK213,7485
#define FLASH_WRP2BR_WRP2B_END_SHIFT	FLASH_WRP2BR_WRP2B_END_SHIFT217,7611
#define FLASH_WRP2BR_WRP2B_END_MASK	FLASH_WRP2BR_WRP2B_END_MASK218,7652
#define FLASH_WRP2BR_WRP2B_STRT_SHIFT	FLASH_WRP2BR_WRP2B_STRT_SHIFT220,7695
#define FLASH_WRP2BR_WRP2B_STRT_MASK	FLASH_WRP2BR_WRP2B_STRT_MASK221,7736
#define FLASH_SEC1R_BOOT_LOCK	FLASH_SEC1R_BOOT_LOCK225,7861
#define FLASH_SEC1R_SEC_SIZE1_SHIFT	FLASH_SEC1R_SEC_SIZE1_SHIFT227,7904
#define FLASH_SEC1R_SEC_SIZE1_MASK	FLASH_SEC1R_SEC_SIZE1_MASK228,7943
#define FLASH_SEC2R_SEC_SIZE2_SHIFT	FLASH_SEC2R_SEC_SIZE2_SHIFT232,8066
#define FLASH_SEC2R_SEC_SIZE2_MASK	FLASH_SEC2R_SEC_SIZE2_MASK233,8105
#define FLASH_PDKEYR_PDKEY1	FLASH_PDKEYR_PDKEY1237,8228
#define FLASH_PDKEYR_PDKEY2	FLASH_PDKEYR_PDKEY2238,8280
#define FLASH_KEYR_KEY1	FLASH_KEYR_KEY1240,8333
#define FLASH_KEYR_KEY2	FLASH_KEYR_KEY2241,8382
#define FLASH_OPTKEYR_KEY1	FLASH_OPTKEYR_KEY1243,8432
#define FLASH_OPTKEYR_KEY2	FLASH_OPTKEYR_KEY2244,8483

../../../../libopencm3/include/libopencm3/stm32/g4/pwr.h,4074
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H45,1676
#define PWR_CR1	PWR_CR151,1785
#define PWR_CR2	PWR_CR252,1837
#define PWR_CR3	PWR_CR353,1889
#define PWR_CR4	PWR_CR454,1941
#define PWR_CR5	PWR_CR555,1993
#define PWR_SR1	PWR_SR156,2045
#define PWR_SR2	PWR_SR257,2097
#define PWR_SCR	PWR_SCR58,2149
#define PWR_PORT_A	PWR_PORT_A60,2202
#define PWR_PORT_B	PWR_PORT_B61,2256
#define PWR_PORT_C	PWR_PORT_C62,2310
#define PWR_PORT_D	PWR_PORT_D63,2364
#define PWR_PORT_E	PWR_PORT_E64,2418
#define PWR_PORT_F	PWR_PORT_F65,2472
#define PWR_PORT_G	PWR_PORT_G66,2526
#define PWR_PUCR(PWR_PUCR68,2581
#define PWR_PDCR(PWR_PDCR69,2634
#define PWR_CR1_LPR	PWR_CR1_LPR73,2770
#define PWR_CR1_VOS_SHIFT	PWR_CR1_VOS_SHIFT75,2802
#define PWR_CR1_VOS_MASK	PWR_CR1_VOS_MASK76,2830
#define PWR_CR1_VOS_RANGE_1	PWR_CR1_VOS_RANGE_177,2859
#define PWR_CR1_VOS_RANGE_2	PWR_CR1_VOS_RANGE_278,2889
#define PWR_CR1_DBP	PWR_CR1_DBP80,2920
#define PWR_CR1_LPMS_SHIFT	PWR_CR1_LPMS_SHIFT82,2951
#define PWR_CR1_LPMS_MASK	PWR_CR1_LPMS_MASK83,2980
#define PWR_CR1_LPMS_STOP_0	PWR_CR1_LPMS_STOP_084,3011
#define PWR_CR1_LPMS_STOP_1	PWR_CR1_LPMS_STOP_185,3041
#define PWR_CR1_LPMS_STOP_2	PWR_CR1_LPMS_STOP_286,3071
#define PWR_CR1_LPMS_STANDBY	PWR_CR1_LPMS_STANDBY87,3101
#define PWR_CR1_LPMS_SHUTDOWN	PWR_CR1_LPMS_SHUTDOWN88,3132
#define PWR_CR2_PVMEN2	PWR_CR2_PVMEN292,3247
#define PWR_CR2_PVMEN1	PWR_CR2_PVMEN193,3280
#define PWR_CR2_PLS_SHIFT	PWR_CR2_PLS_SHIFT95,3314
#define PWR_CR2_PLS_MASK	PWR_CR2_PLS_MASK96,3342
#define PWR_CR2_PLS_2V0	PWR_CR2_PLS_2V0100,3448
#define PWR_CR2_PLS_2V2	PWR_CR2_PLS_2V2101,3478
#define PWR_CR2_PLS_2V4	PWR_CR2_PLS_2V4102,3508
#define PWR_CR2_PLS_2V5	PWR_CR2_PLS_2V5103,3538
#define PWR_CR2_PLS_2V6	PWR_CR2_PLS_2V6104,3568
#define PWR_CR2_PLS_2V8	PWR_CR2_PLS_2V8105,3598
#define PWR_CR2_PLS_2V9	PWR_CR2_PLS_2V9106,3628
#define PWR_CR2_PLS_PVD_IN	PWR_CR2_PLS_PVD_IN107,3658
#define PWR_CR2_PVDE	PWR_CR2_PVDE110,3699
#define PWR_CR3_EIWUL	PWR_CR3_EIWUL114,3813
#define PWR_CR3_UCPD1_DBDIS	PWR_CR3_UCPD1_DBDIS115,3846
#define PWR_CR3_UCPD1_STDBY	PWR_CR3_UCPD1_STDBY116,3884
#define PWR_CR3_APC	PWR_CR3_APC117,3922
#define PWR_CR3_RRS	PWR_CR3_RRS118,3953
#define PWR_CR3_EWUP5	PWR_CR3_EWUP5119,3983
#define PWR_CR3_EWUP4	PWR_CR3_EWUP4120,4015
#define PWR_CR3_EWUP3	PWR_CR3_EWUP3121,4047
#define PWR_CR3_EWUP2	PWR_CR3_EWUP2122,4079
#define PWR_CR3_EWUP1	PWR_CR3_EWUP1123,4111
#define PWR_CR4_VBRS	PWR_CR4_VBRS127,4226
#define PWR_CR4_VBE	PWR_CR4_VBE128,4257
#define PWR_CR4_WP5	PWR_CR4_WP5129,4287
#define PWR_CR4_WP4	PWR_CR4_WP4130,4317
#define PWR_CR4_WP3	PWR_CR4_WP3131,4347
#define PWR_CR4_WP2	PWR_CR4_WP2132,4377
#define PWR_CR4_WP1	PWR_CR4_WP1133,4407
#define PWR_CR5_R1MODE_SHIFT	PWR_CR5_R1MODE_SHIFT137,4520
#define PWR_CR5_R1MODE_MASK	PWR_CR5_R1MODE_MASK138,4551
#define PWR_CR5_R1MODE_BOOST	PWR_CR5_R1MODE_BOOST139,4583
#define PWR_CR5_R1MODE_NORMAL	PWR_CR5_R1MODE_NORMAL140,4614
#define PWR_CR5_R1MODE	PWR_CR5_R1MODE141,4646
#define PWR_SR1_WUFI	PWR_SR1_WUFI145,4799
#define PWR_SR1_SBF	PWR_SR1_SBF146,4831
#define PWR_SR1_WUF5	PWR_SR1_WUF5147,4861
#define PWR_SR1_WUF4	PWR_SR1_WUF4148,4892
#define PWR_SR1_WUF3	PWR_SR1_WUF3149,4923
#define PWR_SR1_WUF2	PWR_SR1_WUF2150,4954
#define PWR_SR1_WUF1	PWR_SR1_WUF1151,4985
#define PWR_SR2_PVMO2	PWR_SR2_PVMO2155,5099
#define PWR_SR2_PVMO1	PWR_SR2_PVMO1156,5132
#define PWR_SR2_PVDO	PWR_SR2_PVDO157,5165
#define PWR_SR2_VOSF	PWR_SR2_VOSF158,5197
#define PWR_SR2_REGLPF	PWR_SR2_REGLPF159,5229
#define PWR_SR2_REGLPS	PWR_SR2_REGLPS160,5262
#define PWR_SCR_CSBF	PWR_SCR_CSBF164,5378
#define PWR_SCR_CWUF5	PWR_SCR_CWUF5165,5409
#define PWR_SCR_CWUF4	PWR_SCR_CWUF4166,5441
#define PWR_SCR_CWUF3	PWR_SCR_CWUF3167,5473
#define PWR_SCR_CWUF2	PWR_SCR_CWUF2168,5505
#define PWR_SCR_CWUF1	PWR_SCR_CWUF1169,5537
enum pwr_vos_scale {pwr_vos_scale173,5649
	PWR_SCALE1 = PWR_CR1_VOS_RANGE_1,PWR_SCALE1174,5670
	PWR_SCALE2 = PWR_CR1_VOS_RANGE_2,PWR_SCALE2175,5705

../../../../libopencm3/include/libopencm3/stm32/g4/usart.h,204
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H30,969
#define USART1	USART141,1231
#define USART2	USART242,1261
#define USART3	USART343,1291
#define UART4	UART444,1321
#define UART5	UART545,1349

../../../../libopencm3/include/libopencm3/stm32/g4/adc.h,17212
#define LIBOPENCM3_ADC_HLIBOPENCM3_ADC_H32,1010
#define ADC1	ADC142,1243
#define ADC2	ADC243,1267
#define ADC3	ADC344,1291
#define ADC4	ADC445,1315
#define ADC5	ADC546,1339
#define ADC_GCOMP(ADC_GCOMP52,1487
#define ADC_CR_DEEPPWD	ADC_CR_DEEPPWD57,1600
#define ADC_CR_ADVREGEN	ADC_CR_ADVREGEN60,1685
#define ADC_CFGR1_ALIGN	ADC_CFGR1_ALIGN65,1790
#define ADC_CFGR1_EXTSEL_SHIFT	ADC_CFGR1_EXTSEL_SHIFT68,1892
#define ADC_CFGR1_EXTSEL_MASK	ADC_CFGR1_EXTSEL_MASK69,1926
#define ADC_CFGR1_EXTSEL_VAL(ADC_CFGR1_EXTSEL_VAL70,1990
#define ADC12_CFGR1_EXTSEL_TIM1_CC1	ADC12_CFGR1_EXTSEL_TIM1_CC173,2097
#define ADC12_CFGR1_EXTSEL_TIM1_CC2	ADC12_CFGR1_EXTSEL_TIM1_CC274,2158
#define ADC12_CFGR1_EXTSEL_TIM1_CC3	ADC12_CFGR1_EXTSEL_TIM1_CC375,2219
#define ADC12_CFGR1_EXTSEL_TIM2_CC2	ADC12_CFGR1_EXTSEL_TIM2_CC276,2280
#define ADC12_CFGR1_EXTSEL_TIM3_TRGO	ADC12_CFGR1_EXTSEL_TIM3_TRGO77,2341
#define ADC12_CFGR1_EXTSEL_TIM4_CC4	ADC12_CFGR1_EXTSEL_TIM4_CC478,2403
#define ADC12_CFGR1_EXTSEL_EXTI11	ADC12_CFGR1_EXTSEL_EXTI1179,2464
#define ADC12_CFGR1_EXTSEL_TIM8_TRGO	ADC12_CFGR1_EXTSEL_TIM8_TRGO80,2523
#define ADC12_CFGR1_EXTSEL_TIM8_TRGO2	ADC12_CFGR1_EXTSEL_TIM8_TRGO281,2585
#define ADC12_CFGR1_EXTSEL_TIM1_TRGO	ADC12_CFGR1_EXTSEL_TIM1_TRGO82,2648
#define ADC12_CFGR1_EXTSEL_TIM1_TRGO2	ADC12_CFGR1_EXTSEL_TIM1_TRGO283,2710
#define ADC12_CFGR1_EXTSEL_TIM2_TRGO	ADC12_CFGR1_EXTSEL_TIM2_TRGO84,2774
#define ADC12_CFGR1_EXTSEL_TIM4_TRGO	ADC12_CFGR1_EXTSEL_TIM4_TRGO85,2837
#define ADC12_CFGR1_EXTSEL_TIM6_TRGO	ADC12_CFGR1_EXTSEL_TIM6_TRGO86,2900
#define ADC12_CFGR1_EXTSEL_TIM15_TRGO	ADC12_CFGR1_EXTSEL_TIM15_TRGO87,2963
#define ADC12_CFGR1_EXTSEL_TIM3_CC4	ADC12_CFGR1_EXTSEL_TIM3_CC488,3027
#define ADC12_CFGR1_EXTSEL_TIM20_TRGO	ADC12_CFGR1_EXTSEL_TIM20_TRGO89,3089
#define ADC12_CFGR1_EXTSEL_TIM20_TRGO2	ADC12_CFGR1_EXTSEL_TIM20_TRGO290,3153
#define ADC12_CFGR1_EXTSEL_TIM20_CC1	ADC12_CFGR1_EXTSEL_TIM20_CC191,3218
#define ADC12_CFGR1_EXTSEL_TIM20_CC2	ADC12_CFGR1_EXTSEL_TIM20_CC292,3281
#define ADC12_CFGR1_EXTSEL_TIM20_CC3	ADC12_CFGR1_EXTSEL_TIM20_CC393,3344
#define ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG1	ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG194,3407
#define ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG3	ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG395,3474
#define ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG5	ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG596,3541
#define ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG6	ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG697,3608
#define ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG7	ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG798,3675
#define ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG8	ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG899,3742
#define ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG9	ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG9100,3809
#define ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG10	ADC12_CFGR1_EXTSEL_HRTIM_ADC_TRG10101,3876
#define ADC12_CFGR1_EXTSEL_LPTIMOUT	ADC12_CFGR1_EXTSEL_LPTIMOUT102,3944
#define ADC12_CFGR1_EXTSEL_TIM7_TRGO	ADC12_CFGR1_EXTSEL_TIM7_TRGO103,4006
#define ADC345_CFGR1_EXTSEL_TIM3_CC1	ADC345_CFGR1_EXTSEL_TIM3_CC1105,4070
#define ADC345_CFGR1_EXTSEL_TIM2_CC3	ADC345_CFGR1_EXTSEL_TIM2_CC3106,4132
#define ADC345_CFGR1_EXTSEL_TIM1_CC3	ADC345_CFGR1_EXTSEL_TIM1_CC3107,4194
#define ADC345_CFGR1_EXTSEL_TIM8_CC1	ADC345_CFGR1_EXTSEL_TIM8_CC1108,4256
#define ADC345_CFGR1_EXTSEL_TIM3_TRGO	ADC345_CFGR1_EXTSEL_TIM3_TRGO109,4318
#define ADC345_CFGR1_EXTSEL_EXTI2	ADC345_CFGR1_EXTSEL_EXTI2110,4381
#define ADC345_CFGR1_EXTSEL_TIM4_CC1	ADC345_CFGR1_EXTSEL_TIM4_CC1111,4440
#define ADC345_CFGR1_EXTSEL_TIM8_TRGO	ADC345_CFGR1_EXTSEL_TIM8_TRGO112,4502
#define ADC345_CFGR1_EXTSEL_TIM8_TRGO2	ADC345_CFGR1_EXTSEL_TIM8_TRGO2113,4565
#define ADC345_CFGR1_EXTSEL_TIM1_TRGO	ADC345_CFGR1_EXTSEL_TIM1_TRGO114,4629
#define ADC345_CFGR1_EXTSEL_TIM1_TRGO2	ADC345_CFGR1_EXTSEL_TIM1_TRGO2115,4692
#define ADC345_CFGR1_EXTSEL_TIM2_TRGO	ADC345_CFGR1_EXTSEL_TIM2_TRGO116,4757
#define ADC345_CFGR1_EXTSEL_TIM4_TRGO	ADC345_CFGR1_EXTSEL_TIM4_TRGO117,4821
#define ADC345_CFGR1_EXTSEL_TIM6_TRGO	ADC345_CFGR1_EXTSEL_TIM6_TRGO118,4885
#define ADC345_CFGR1_EXTSEL_TIM15_TRGO	ADC345_CFGR1_EXTSEL_TIM15_TRGO119,4949
#define ADC345_CFGR1_EXTSEL_TIM2_CC1	ADC345_CFGR1_EXTSEL_TIM2_CC1120,5014
#define ADC345_CFGR1_EXTSEL_TIM20_TRGO	ADC345_CFGR1_EXTSEL_TIM20_TRGO121,5077
#define ADC345_CFGR1_EXTSEL_TIM20_TRGO2	ADC345_CFGR1_EXTSEL_TIM20_TRGO2122,5142
#define ADC345_CFGR1_EXTSEL_TIM20_CC1	ADC345_CFGR1_EXTSEL_TIM20_CC1123,5208
#define ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG2	ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG2124,5272
#define ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG4	ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG4125,5340
#define ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG1	ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG1126,5408
#define ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG3	ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG3127,5476
#define ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG5	ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG5128,5544
#define ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG6	ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG6129,5612
#define ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG7	ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG7130,5680
#define ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG8	ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG8131,5748
#define ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG9	ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG9132,5816
#define ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG10	ADC345_CFGR1_EXTSEL_HRTIM_ADC_TRG10133,5884
#define ADC345_CFGR1_EXTSEL_LPTIMOUT	ADC345_CFGR1_EXTSEL_LPTIMOUT134,5953
#define ADC345_CFGR1_EXTSEL_TIM7_TRGO	ADC345_CFGR1_EXTSEL_TIM7_TRGO135,6016
#define ADC_CFGR2_ROVSE	ADC_CFGR2_ROVSE140,6163
#define ADC_CFGR2_JOVSE	ADC_CFGR2_JOVSE143,6243
#define ADC_CFGR2_OVSR_SHIFT	ADC_CFGR2_OVSR_SHIFT146,6317
#define ADC_CFGR2_OVSR_MASK	ADC_CFGR2_OVSR_MASK147,6350
#define ADC_CFGR2_OVSR_VAL(ADC_CFGR2_OVSR_VAL148,6410
#define ADC_CFGR2_OVSR_2x	ADC_CFGR2_OVSR_2x150,6473
#define ADC_CFGR2_OVSR_4x	ADC_CFGR2_OVSR_4x151,6523
#define ADC_CFGR2_OVSR_8x	ADC_CFGR2_OVSR_8x152,6573
#define ADC_CFGR2_OVSR_16x	ADC_CFGR2_OVSR_16x153,6623
#define ADC_CFGR2_OVSR_32x	ADC_CFGR2_OVSR_32x154,6674
#define ADC_CFGR2_OVSR_64x	ADC_CFGR2_OVSR_64x155,6725
#define ADC_CFGR2_OVSR_128x	ADC_CFGR2_OVSR_128x156,6776
#define ADC_CFGR2_OVSR_256x	ADC_CFGR2_OVSR_256x157,6828
#define ADC_CFGR2_OVSS_SHIFT	ADC_CFGR2_OVSS_SHIFT160,6918
#define ADC_CFGR2_OVSS_MASK	ADC_CFGR2_OVSS_MASK161,6951
#define ADC_CFGR2_OVSS_VAL(ADC_CFGR2_OVSS_VAL162,7011
#define ADC_CFGR2_TROVS	ADC_CFGR2_TROVS165,7119
#define ADC_CFGR2_ROVSM	ADC_CFGR2_ROVSM168,7196
#define ADC_CFGR2_GCOMP	ADC_CFGR2_GCOMP171,7271
#define ADC_CFGR2_SWTRIG	ADC_CFGR2_SWTRIG174,7384
#define ADC_CFGR2_BULB	ADC_CFGR2_BULB177,7454
#define ADC_CFGR2_SMPTRIG	ADC_CFGR2_SMPTRIG180,7542
#define ADC_SMPR_SMP_2DOT5CYC	ADC_SMPR_SMP_2DOT5CYC188,7800
#define ADC_SMPR_SMP_6DOT5CYC	ADC_SMPR_SMP_6DOT5CYC189,7835
#define ADC_SMPR_SMP_12DOT5CYC	ADC_SMPR_SMP_12DOT5CYC190,7870
#define ADC_SMPR_SMP_24DOT5CYC	ADC_SMPR_SMP_24DOT5CYC191,7906
#define ADC_SMPR_SMP_47DOT5CYC	ADC_SMPR_SMP_47DOT5CYC192,7942
#define ADC_SMPR_SMP_92DOT5CYC	ADC_SMPR_SMP_92DOT5CYC193,7978
#define ADC_SMPR_SMP_247DOT5CYC ADC_SMPR_SMP_247DOT5CYC194,8014
#define ADC_SMPR_SMP_640DOT5CYC	ADC_SMPR_SMP_640DOT5CYC195,8051
#define ADC_SMPR1_SMP_PLUSONE	ADC_SMPR1_SMP_PLUSONE197,8089
#define ADC_JSQR_JL_LSB	ADC_JSQR_JL_LSB224,8642
#define ADC_JSQR_JL_SHIFT	ADC_JSQR_JL_SHIFT225,8670
#define ADC_JSQR_JSQ4_LSB	ADC_JSQR_JSQ4_LSB226,8699
#define ADC_JSQR_JSQ3_LSB	ADC_JSQR_JSQ3_LSB227,8729
#define ADC_JSQR_JSQ2_LSB	ADC_JSQR_JSQ2_LSB228,8759
#define ADC_JSQR_JSQ1_LSB	ADC_JSQR_JSQ1_LSB229,8789
#define ADC_JSQR_JSQ_VAL(ADC_JSQR_JSQ_VAL231,8819
#define ADC_JSQR_JL_VAL(ADC_JSQR_JL_VAL232,8883
#define ADC_JSQR_JEXTEN_DISABLED	ADC_JSQR_JEXTEN_DISABLED246,9319
#define ADC_JSQR_JEXTEN_RISING_EDGE	ADC_JSQR_JEXTEN_RISING_EDGE247,9363
#define ADC_JSQR_JEXTEN_FALLING_EDGE	ADC_JSQR_JEXTEN_FALLING_EDGE248,9410
#define ADC_JSQR_JEXTEN_BOTH_EDGES	ADC_JSQR_JEXTEN_BOTH_EDGES249,9458
#define ADC_JSQR_JEXTEN_MASK	ADC_JSQR_JEXTEN_MASK251,9505
#define ADC_JSQR_JEXTSEL_SHIFT	ADC_JSQR_JEXTSEL_SHIFT254,9613
#define ADC12_JSQR_JEXTSEL_TIM1_TRGO	ADC12_JSQR_JEXTSEL_TIM1_TRGO256,9649
#define ADC12_JSQR_JEXTSEL_TIM1_CC4	ADC12_JSQR_JEXTSEL_TIM1_CC4257,9717
#define ADC12_JSQR_JEXTSEL_TIM2_TRGO	ADC12_JSQR_JEXTSEL_TIM2_TRGO258,9784
#define ADC12_JSQR_JEXTSEL_TIM2_CC1	ADC12_JSQR_JEXTSEL_TIM2_CC1259,9852
#define ADC12_JSQR_JEXTSEL_TIM3_CC4	ADC12_JSQR_JEXTSEL_TIM3_CC4260,9919
#define ADC12_JSQR_JEXTSEL_TIM4_TRGO	ADC12_JSQR_JEXTSEL_TIM4_TRGO261,9986
#define ADC12_JSQR_JEXTSEL_EXTI15	ADC12_JSQR_JEXTSEL_EXTI15262,10054
#define ADC12_JSQR_JEXTSEL_TIM8_CC4	ADC12_JSQR_JEXTSEL_TIM8_CC4263,10119
#define ADC12_JSQR_JEXTSEL_TIM1_TRGO2	ADC12_JSQR_JEXTSEL_TIM1_TRGO2264,10186
#define ADC12_JSQR_JEXTSEL_TIM8_TRGO	ADC12_JSQR_JEXTSEL_TIM8_TRGO265,10255
#define ADC12_JSQR_JEXTSEL_TIM8_TRGO2	ADC12_JSQR_JEXTSEL_TIM8_TRGO2266,10323
#define ADC12_JSQR_JEXTSEL_TIM3_CC3	ADC12_JSQR_JEXTSEL_TIM3_CC3267,10393
#define ADC12_JSQR_JEXTSEL_TIM3_TRGO	ADC12_JSQR_JEXTSEL_TIM3_TRGO268,10461
#define ADC12_JSQR_JEXTSEL_TIM3_CC1	ADC12_JSQR_JEXTSEL_TIM3_CC1269,10530
#define ADC12_JSQR_JEXTSEL_TIM6_TRGO	ADC12_JSQR_JEXTSEL_TIM6_TRGO270,10598
#define ADC12_JSQR_JEXTSEL_TIM15_TRGO	ADC12_JSQR_JEXTSEL_TIM15_TRGO271,10667
#define ADC12_JSQR_JEXTSEL_TIM20_TRGO	ADC12_JSQR_JEXTSEL_TIM20_TRGO272,10737
#define ADC12_JSQR_JEXTSEL_TIM20_TRGO2	ADC12_JSQR_JEXTSEL_TIM20_TRGO2273,10807
#define ADC12_JSQR_JEXTSEL_TIM20_CC4	ADC12_JSQR_JEXTSEL_TIM20_CC4274,10878
#define ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG2	ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG2275,10947
#define ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG4	ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG4276,11020
#define ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG5	ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG5277,11093
#define ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG6	ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG6278,11166
#define ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG7	ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG7279,11239
#define ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG8	ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG8280,11312
#define ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG9	ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG9281,11385
#define ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG10	ADC12_JSQR_JEXTSEL_HRTIM_ADC_TRG10282,11458
#define ADC12_JSQR_JEXTSEL_TIM16_CC1	ADC12_JSQR_JEXTSEL_TIM16_CC1283,11532
#define ADC12_JSQR_JEXTSEL_LPTIMOUT	ADC12_JSQR_JEXTSEL_LPTIMOUT284,11601
#define ADC12_JSQR_JEXTSEL_TIM7_TRGO	ADC12_JSQR_JEXTSEL_TIM7_TRGO285,11669
#define ADC345_JSQR_JEXTSEL_TIM1_TRGO	ADC345_JSQR_JEXTSEL_TIM1_TRGO287,11739
#define ADC345_JSQR_JEXTSEL_TIM1_CC4	ADC345_JSQR_JEXTSEL_TIM1_CC4288,11808
#define ADC345_JSQR_JEXTSEL_TIM2_TRGO	ADC345_JSQR_JEXTSEL_TIM2_TRGO289,11876
#define ADC345_JSQR_JEXTSEL_TIM8_CC2	ADC345_JSQR_JEXTSEL_TIM8_CC2290,11945
#define ADC345_JSQR_JEXTSEL_TIM4_CC3	ADC345_JSQR_JEXTSEL_TIM4_CC3291,12013
#define ADC345_JSQR_JEXTSEL_TIM4_TRGO	ADC345_JSQR_JEXTSEL_TIM4_TRGO292,12081
#define ADC345_JSQR_JEXTSEL_TIM4_CC4	ADC345_JSQR_JEXTSEL_TIM4_CC4293,12150
#define ADC345_JSQR_JEXTSEL_TIM8_CC4	ADC345_JSQR_JEXTSEL_TIM8_CC4294,12218
#define ADC345_JSQR_JEXTSEL_TIM1_TRGO2	ADC345_JSQR_JEXTSEL_TIM1_TRGO2295,12286
#define ADC345_JSQR_JEXTSEL_TIM8_TRGO	ADC345_JSQR_JEXTSEL_TIM8_TRGO296,12356
#define ADC345_JSQR_JEXTSEL_TIM8_TRGO2	ADC345_JSQR_JEXTSEL_TIM8_TRGO2297,12425
#define ADC345_JSQR_JEXTSEL_TIM1_CC3	ADC345_JSQR_JEXTSEL_TIM1_CC3298,12496
#define ADC345_JSQR_JEXTSEL_TIM3_TRGO	ADC345_JSQR_JEXTSEL_TIM3_TRGO299,12565
#define ADC345_JSQR_JEXTSEL_EXTI3	ADC345_JSQR_JEXTSEL_EXTI3300,12635
#define ADC345_JSQR_JEXTSEL_TIM6_TRGO	ADC345_JSQR_JEXTSEL_TIM6_TRGO301,12701
#define ADC345_JSQR_JEXTSEL_TIM15_TRGO	ADC345_JSQR_JEXTSEL_TIM15_TRGO302,12771
#define ADC345_JSQR_JEXTSEL_TIM20_TRGO	ADC345_JSQR_JEXTSEL_TIM20_TRGO303,12842
#define ADC345_JSQR_JEXTSEL_TIM20_TRGO2	ADC345_JSQR_JEXTSEL_TIM20_TRGO2304,12913
#define ADC345_JSQR_JEXTSEL_TIM20_CC2	ADC345_JSQR_JEXTSEL_TIM20_CC2305,12985
#define ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG2	ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG2306,13055
#define ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG4	ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG4307,13129
#define ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG5	ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG5308,13203
#define ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG6	ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG6309,13277
#define ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG7	ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG7310,13351
#define ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG8	ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG8311,13425
#define ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG9	ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG9312,13499
#define ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG10	ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG10313,13573
#define ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG1	ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG1314,13648
#define ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG3	ADC345_JSQR_JEXTSEL_HRTIM_ADC_TRG3315,13722
#define ADC345_JSQR_JEXTSEL_LPTIMOUT	ADC345_JSQR_JEXTSEL_LPTIMOUT316,13796
#define ADC345_JSQR_JEXTSEL_TIM7_TRGO	ADC345_JSQR_JEXTSEL_TIM7_TRGO317,13865
#define ADC_JSQR_JEXTSEL_MASK	ADC_JSQR_JEXTSEL_MASK319,13936
#define ADC_JSQR_JL_1_CONVERSION	ADC_JSQR_JL_1_CONVERSION322,14050
#define ADC_JSQR_JL_2_CONVERSIONS	ADC_JSQR_JL_2_CONVERSIONS323,14094
#define ADC_JSQR_JL_3_CONVERSIONS	ADC_JSQR_JL_3_CONVERSIONS324,14139
#define ADC_JSQR_JL_4_CONVERSIONS	ADC_JSQR_JL_4_CONVERSIONS325,14184
#define ADC_OFR1_OFFSET1_EN	ADC_OFR1_OFFSET1_EN330,14303
#define ADC_OFR2_OFFSET2_EN	ADC_OFR2_OFFSET2_EN343,14597
#define ADC_OFR3_OFFSET3_EN	ADC_OFR3_OFFSET3_EN356,14891
#define ADC_OFR4_OFFSET4_EN	ADC_OFR4_OFFSET4_EN369,15185
#define ADC_CSR_JQOVF_SLV	ADC_CSR_JQOVF_SLV396,15854
#define ADC_CSR_AWD3_SLV	ADC_CSR_AWD3_SLV399,15955
#define ADC_CSR_AWD2_SLV	ADC_CSR_AWD2_SLV402,16055
#define ADC_CSR_AWD1_SLV	ADC_CSR_AWD1_SLV405,16155
#define ADC_CSR_JEOS_SLV	ADC_CSR_JEOS_SLV408,16262
#define ADC_CSR_JEOC_SLV	ADC_CSR_JEOC_SLV411,16371
#define ADC_CSR_OVR_SLV	ADC_CSR_OVR_SLV414,16460
#define ADC_CSR_EOS_SLV	ADC_CSR_EOS_SLV417,16565
#define ADC_CSR_EOC_SLV	ADC_CSR_EOC_SLV420,16667
#define ADC_CSR_EOSMP_SLV	ADC_CSR_EOSMP_SLV423,16772
#define ADC_CSR_ADRDY_SLV	ADC_CSR_ADRDY_SLV426,16850
#define ADC_CSR_JQOVF_MST	ADC_CSR_JQOVF_MST429,16967
#define ADC_CSR_AWD3_MST	ADC_CSR_AWD3_MST432,17068
#define ADC_CSR_AWD2_MST	ADC_CSR_AWD2_MST435,17167
#define ADC_CSR_AWD1_MST	ADC_CSR_AWD1_MST438,17266
#define ADC_CSR_JEOS_MST	ADC_CSR_JEOS_MST441,17372
#define ADC_CSR_JEOC_MST	ADC_CSR_JEOC_MST444,17480
#define ADC_CSR_OVR_MST	ADC_CSR_OVR_MST447,17568
#define ADC_CSR_EOS_MST	ADC_CSR_EOS_MST450,17672
#define ADC_CSR_EOC_MST	ADC_CSR_EOC_MST453,17773
#define ADC_CSR_EOSMP_MST	ADC_CSR_EOSMP_MST456,17877
#define ADC_CSR_ADRDY_MST	ADC_CSR_ADRDY_MST459,17954
#define ADC_CCR_PRESC_MASK	ADC_CCR_PRESC_MASK465,18022
#define ADC_CCR_PRESC_SHIFT	ADC_CCR_PRESC_SHIFT466,18056
#define ADC_CCR_PRESC_NODIV	ADC_CCR_PRESC_NODIV469,18145
#define ADC_CCR_PRESC_DIV2	ADC_CCR_PRESC_DIV2470,18180
#define ADC_CCR_PRESC_DIV4	ADC_CCR_PRESC_DIV4471,18214
#define ADC_CCR_PRESC_DIV6	ADC_CCR_PRESC_DIV6472,18248
#define ADC_CCR_PRESC_DIV8	ADC_CCR_PRESC_DIV8473,18282
#define ADC_CCR_PRESC_DIV10	ADC_CCR_PRESC_DIV10474,18316
#define ADC_CCR_PRESC_DIV12	ADC_CCR_PRESC_DIV12475,18351
#define ADC_CCR_PRESC_DIV16	ADC_CCR_PRESC_DIV16476,18386
#define ADC_CCR_PRESC_DIV32	ADC_CCR_PRESC_DIV32477,18421
#define ADC_CCR_PRESC_DIV64	ADC_CCR_PRESC_DIV64478,18456
#define ADC_CCR_PRESC_DIV128	ADC_CCR_PRESC_DIV128479,18491
#define ADC_CCR_PRESC_DIV256	ADC_CCR_PRESC_DIV256480,18527
#define ADC_CCR_CKMODE_CKX	ADC_CCR_CKMODE_CKX484,18606
#define ADC_CCR_CKMODE_DIV1	ADC_CCR_CKMODE_DIV1485,18646
#define ADC_CCR_CKMODE_DIV2	ADC_CCR_CKMODE_DIV2486,18687
#define ADC_CCR_CKMODE_DIV4	ADC_CCR_CKMODE_DIV4487,18728
#define ADC_CCR_CKMODE_MASK	ADC_CCR_CKMODE_MASK489,18770
#define ADC_CCR_MDMA_DISABLE	ADC_CCR_MDMA_DISABLE492,18873
#define ADC_CCR_MDMA_12_10_BIT	ADC_CCR_MDMA_12_10_BIT494,18962
#define ADC_CCR_MDMA_8_6_BIT	ADC_CCR_MDMA_8_6_BIT495,19006
#define ADC_CCR_DMACFG	ADC_CCR_DMACFG498,19101
#define ADC_CCR_DELAY_SHIFT	ADC_CCR_DELAY_SHIFT501,19182
#define ADC_CCR_DUAL_INDEPENDENT	ADC_CCR_DUAL_INDEPENDENT513,19453
#define ADC_CCR_DUAL_REG_SIMUL_AND_INJECTED_SIMUL	ADC_CCR_DUAL_REG_SIMUL_AND_INJECTED_SIMUL520,19651
#define ADC_CCR_DUAL_REG_SIMUL_AND_ALTERNATE_TRIG	ADC_CCR_DUAL_REG_SIMUL_AND_ALTERNATE_TRIG525,19785
#define ADC_CCR_DUAL_REG_INTERLEAVED_AND_INJECTED_SIMUL	ADC_CCR_DUAL_REG_INTERLEAVED_AND_INJECTED_SIMUL530,19919
#define ADC_CCR_DUAL_INJECTED_SIMUL	ADC_CCR_DUAL_INJECTED_SIMUL533,20030
#define ADC_CCR_DUAL_REGULAR_SIMUL	ADC_CCR_DUAL_REGULAR_SIMUL535,20121
#define ADC_CCR_DUAL_INTERLEAVED	ADC_CCR_DUAL_INTERLEAVED537,20202
#define ADC_CCR_DUAL_ALTERNATE_TRIG	ADC_CCR_DUAL_ALTERNATE_TRIG539,20287
#define ADC_CCR_DUAL_MASK	ADC_CCR_DUAL_MASK542,20338
#define ADC_CCR_DUAL_SHIFT	ADC_CCR_DUAL_SHIFT543,20374
#define ADC_CHANNEL_TEMP	ADC_CHANNEL_TEMP556,20674
#define ADC_CHANNEL_VBAT	ADC_CHANNEL_VBAT557,20703
#define ADC_CHANNEL_VREF	ADC_CHANNEL_VREF558,20732
#define ADC_CHANNEL_COUNT ADC_CHANNEL_COUNT561,20770
#define ADC_CHANNEL_IS_FAST(ADC_CHANNEL_IS_FAST562,20801

../../../../libopencm3/include/libopencm3/stm32/common/dma_common_csel.h,227
#define DMA_CSELR(DMA_CSELR33,1085
#define DMA1_CSELR	DMA1_CSELR34,1140
#define DMA2_CSELR	DMA2_CSELR35,1177
#define DMA_CSELR_CxS_SHIFT(DMA_CSELR_CxS_SHIFT39,1288
#define DMA_CSELR_CxS_MASK	DMA_CSELR_CxS_MASK40,1347

../../../../libopencm3/include/libopencm3/stm32/common/dma2d_common_f47.h,5505
#define DMA2D_HDMA2D_H39,1192
#define DMA2D_CR	DMA2D_CR44,1248
#define DMA2D_CR_MODE_SHIFT	DMA2D_CR_MODE_SHIFT45,1293
#define DMA2D_CR_MODE_MASK	DMA2D_CR_MODE_MASK46,1325
#define DMA2D_CR_MODE_M2M	DMA2D_CR_MODE_M2M47,1357
#define DMA2D_CR_MODE_M2MWPFC	DMA2D_CR_MODE_M2MWPFC48,1409
#define DMA2D_CR_MODE_M2MWB	DMA2D_CR_MODE_M2MWB49,1482
#define DMA2D_CR_MODE_R2M	DMA2D_CR_MODE_R2M50,1547
#define DMA2D_CR_CEIE	DMA2D_CR_CEIE51,1601
#define DMA2D_CR_CTCIE	DMA2D_CR_CTCIE52,1635
#define DMA2D_CR_CAEIE	DMA2D_CR_CAEIE53,1670
#define DMA2D_CR_TWIE	DMA2D_CR_TWIE54,1705
#define DMA2D_CR_TCIE	DMA2D_CR_TCIE55,1739
#define DMA2D_CR_TEIE	DMA2D_CR_TEIE56,1772
#define DMA2D_CR_ABORT	DMA2D_CR_ABORT57,1805
#define DMA2D_CR_SUSP	DMA2D_CR_SUSP58,1839
#define DMA2D_CR_START	DMA2D_CR_START59,1872
#define DMA2D_ISR	DMA2D_ISR62,1946
#define DMA2D_ISR_CEIF	DMA2D_ISR_CEIF63,1992
#define DMA2D_ISR_CTCIF	DMA2D_ISR_CTCIF64,2026
#define DMA2D_ISR_CAEIF	DMA2D_ISR_CAEIF65,2061
#define DMA2D_ISR_TWIF	DMA2D_ISR_TWIF66,2096
#define DMA2D_ISR_TCIF	DMA2D_ISR_TCIF67,2130
#define DMA2D_ISR_TEIF	DMA2D_ISR_TEIF68,2164
#define DMA2D_IFCR	DMA2D_IFCR71,2242
#define DMA2D_IFCR_CCEIF	DMA2D_IFCR_CCEIF72,2289
#define DMA2D_IFCR_CCTCIF	DMA2D_IFCR_CCTCIF73,2324
#define DMA2D_IFCR_CCAEIF	DMA2D_IFCR_CCAEIF74,2360
#define DMA2D_IFCR_CTWIF	DMA2D_IFCR_CTWIF75,2396
#define DMA2D_IFCR_CTCIF	DMA2D_IFCR_CTCIF76,2431
#define DMA2D_IFCR_CTEIF	DMA2D_IFCR_CTEIF77,2466
#define DMA2D_FGMAR	DMA2D_FGMAR80,2550
#define DMA2D_FGOR	DMA2D_FGOR83,2639
#define DMA2D_FGOR_LO_SHIFT	DMA2D_FGOR_LO_SHIFT84,2687
#define DMA2D_FGOR_LO_MASK	DMA2D_FGOR_LO_MASK85,2718
#define DMA2D_BGMAR	DMA2D_BGMAR88,2802
#define DMA2D_BGOR	DMA2D_BGOR91,2892
#define DMA2D_BGOR_LO_SHIFT	DMA2D_BGOR_LO_SHIFT92,2940
#define DMA2D_BGOR_LO_MASK	DMA2D_BGOR_LO_MASK93,2971
#define DMA2D_FGPFCCR	DMA2D_FGPFCCR96,3067
#define DMA2D_BGPFCCR	DMA2D_BGPFCCR97,3118
#define DMA2D_xPFCCR_ALPHA_SHIFT	DMA2D_xPFCCR_ALPHA_SHIFT99,3170
#define DMA2D_xPFCCR_ALPHA_MASK	DMA2D_xPFCCR_ALPHA_MASK100,3206
#define DMA2D_xPFCCR_AM_SHIFT	DMA2D_xPFCCR_AM_SHIFT101,3244
#define DMA2D_xPFCCR_AM_MASK	DMA2D_xPFCCR_AM_MASK102,3278
#define DMA2D_xPFCCR_AM_NONE	DMA2D_xPFCCR_AM_NONE103,3312
#define DMA2D_xPFCCR_AM_FORCE	DMA2D_xPFCCR_AM_FORCE104,3344
#define DMA2D_xPFCCR_AM_PRODUCT	DMA2D_xPFCCR_AM_PRODUCT105,3377
#define DMA2D_xPFCCR_CS_SHIFT	DMA2D_xPFCCR_CS_SHIFT106,3412
#define DMA2D_xPFCCR_CS_MASK	DMA2D_xPFCCR_CS_MASK107,3445
#define DMA2D_xPFCCR_START	DMA2D_xPFCCR_START108,3480
#define DMA2D_xPFCCR_CCM_ARGB8888	DMA2D_xPFCCR_CCM_ARGB8888109,3517
#define DMA2D_xPFCCR_CCM_RGB888	DMA2D_xPFCCR_CCM_RGB888110,3560
#define DMA2D_xPFCCR_CM_SHIFT	DMA2D_xPFCCR_CM_SHIFT111,3602
#define DMA2D_xPFCCR_CM_MASK	DMA2D_xPFCCR_CM_MASK112,3635
#define DMA2D_xPFCCR_CM_ARGB8888	DMA2D_xPFCCR_CM_ARGB8888113,3669
#define DMA2D_xPFCCR_CM_RGB888	DMA2D_xPFCCR_CM_RGB888114,3704
#define DMA2D_xPFCCR_CM_RGB565	DMA2D_xPFCCR_CM_RGB565115,3738
#define DMA2D_xPFCCR_CM_ARGB1555	DMA2D_xPFCCR_CM_ARGB1555116,3772
#define DMA2D_xPFCCR_CM_ARGB4444	DMA2D_xPFCCR_CM_ARGB4444117,3807
#define DMA2D_xPFCCR_CM_L8	DMA2D_xPFCCR_CM_L8118,3842
#define DMA2D_xPFCCR_CM_AL44	DMA2D_xPFCCR_CM_AL44119,3872
#define DMA2D_xPFCCR_CM_AL88	DMA2D_xPFCCR_CM_AL88120,3904
#define DMA2D_xPFCCR_CM_L4	DMA2D_xPFCCR_CM_L4121,3936
#define DMA2D_xPFCCR_CM_A8	DMA2D_xPFCCR_CM_A8122,3966
#define DMA2D_xPFCCR_CM_A4	DMA2D_xPFCCR_CM_A4123,3996
#define DMA2D_FGCOLR	DMA2D_FGCOLR126,4082
#define DMA2D_BGCOLR	DMA2D_BGCOLR127,4132
#define DMA2D_xCOLR_RED_SHIFT	DMA2D_xCOLR_RED_SHIFT128,4182
#define DMA2D_xCOLR_RED_MASK	DMA2D_xCOLR_RED_MASK129,4216
#define DMA2D_xCOLR_GREEN_SHIFT	DMA2D_xCOLR_GREEN_SHIFT130,4251
#define DMA2D_xCOLR_GREEN_MASK	DMA2D_xCOLR_GREEN_MASK131,4286
#define DMA2D_xCOLR_BLUE_SHIFT	DMA2D_xCOLR_BLUE_SHIFT132,4323
#define DMA2D_xCOLR_BLUE_MASK	DMA2D_xCOLR_BLUE_MASK133,4357
#define DMA2D_FGCMAR	DMA2D_FGCMAR136,4447
#define DMA2D_BGCMAR	DMA2D_BGCMAR139,4551
#define DMA2D_OPFCCR	DMA2D_OPFCCR142,4643
#define DMA2D_OPFCCR_CM_SHIFT	DMA2D_OPFCCR_CM_SHIFT143,4693
#define DMA2D_OPFCCR_CM_MASK	DMA2D_OPFCCR_CM_MASK144,4726
#define DMA2D_OPFCCR_CM_ARGB8888	DMA2D_OPFCCR_CM_ARGB8888145,4760
#define DMA2D_OPFCCR_CM_RGB888	DMA2D_OPFCCR_CM_RGB888146,4795
#define DMA2D_OPFCCR_CM_RGB565	DMA2D_OPFCCR_CM_RGB565147,4829
#define DMA2D_OPFCCR_CM_ARGB1555	DMA2D_OPFCCR_CM_ARGB1555148,4863
#define DMA2D_OPFCCR_CM_ARGB4444	DMA2D_OPFCCR_CM_ARGB4444149,4898
#define DMA2D_OCOLR	DMA2D_OCOLR153,5032
#define DMA2D_OMAR	DMA2D_OMAR156,5126
#define DMA2D_OOR	DMA2D_OOR159,5211
#define DMA2D_OOR_LO_SHIFT	DMA2D_OOR_LO_SHIFT160,5258
#define DMA2D_OOR_LO_MASK	DMA2D_OOR_LO_MASK161,5288
#define DMA2D_NLR	DMA2D_NLR164,5361
#define DMA2D_NLR_PL_SHIFT	DMA2D_NLR_PL_SHIFT165,5408
#define DMA2D_NLR_PL_MASK	DMA2D_NLR_PL_MASK166,5439
#define DMA2D_NLR_NL_SHIFT	DMA2D_NLR_NL_SHIFT167,5473
#define DMA2D_NLR_NL_MASK	DMA2D_NLR_NL_MASK168,5503
#define DMA2D_LWR	DMA2D_LWR171,5575
#define DMA2D_LWR_LW_SHIFT	DMA2D_LWR_LW_SHIFT172,5622
#define DMA2D_LWR_LW_MASK	DMA2D_LWR_LW_MASK173,5652
#define DMA2D_AMTCR	DMA2D_AMTCR176,5733
#define DMA2D_AMTCR_DT_SHIFT	DMA2D_AMTCR_DT_SHIFT177,5782
#define DMA2D_AMTCR_DT_MASK	DMA2D_AMTCR_DT_MASK178,5814
#define DMA2D_AMTCR_EN	DMA2D_AMTCR_EN179,5848
#define DMA2D_FG_CLUT	DMA2D_FG_CLUT182,5926
#define DMA2D_BG_CLUT	DMA2D_BG_CLUT185,6028

../../../../libopencm3/include/libopencm3/stm32/common/dma_common_f24.h,14882
#define LIBOPENCM3_DMA_COMMON_F24_HLIBOPENCM3_DMA_COMMON_F24_H37,1336
#define DMA1	DMA144,1517
#define DMA2	DMA245,1543
#define DMA_STREAM0	DMA_STREAM052,1706
#define DMA_STREAM1	DMA_STREAM153,1730
#define DMA_STREAM2	DMA_STREAM254,1754
#define DMA_STREAM3	DMA_STREAM355,1778
#define DMA_STREAM4	DMA_STREAM456,1802
#define DMA_STREAM5	DMA_STREAM557,1826
#define DMA_STREAM6	DMA_STREAM658,1850
#define DMA_STREAM7	DMA_STREAM759,1874
#define DMA_STREAM(DMA_STREAM62,1907
#define DMA1_STREAM(DMA1_STREAM63,1965
#define DMA2_STREAM(DMA2_STREAM64,2012
#define DMA1_STREAM0	DMA1_STREAM066,2060
#define DMA1_STREAM1	DMA1_STREAM167,2098
#define DMA1_STREAM2	DMA1_STREAM268,2136
#define DMA1_STREAM3	DMA1_STREAM369,2174
#define DMA1_STREAM4	DMA1_STREAM470,2212
#define DMA1_STREAM5	DMA1_STREAM571,2250
#define DMA1_STREAM6	DMA1_STREAM672,2288
#define DMA1_STREAM7	DMA1_STREAM773,2326
#define DMA2_STREAM0	DMA2_STREAM075,2365
#define DMA2_STREAM1	DMA2_STREAM176,2403
#define DMA2_STREAM2	DMA2_STREAM277,2441
#define DMA2_STREAM3	DMA2_STREAM378,2479
#define DMA2_STREAM4	DMA2_STREAM479,2517
#define DMA2_STREAM5	DMA2_STREAM580,2555
#define DMA2_STREAM6	DMA2_STREAM681,2593
#define DMA2_STREAM7	DMA2_STREAM782,2631
#define DMA_LISR(DMA_LISR87,2803
#define DMA1_LISR	DMA1_LISR88,2850
#define DMA2_LISR	DMA2_LISR89,2885
#define DMA_HISR(DMA_HISR92,2974
#define DMA1_HISR	DMA1_HISR93,3021
#define DMA2_HISR	DMA2_HISR94,3056
#define DMA_LIFCR(DMA_LIFCR97,3149
#define DMA1_LIFCR	DMA1_LIFCR98,3197
#define DMA2_LIFCR	DMA2_LIFCR99,3234
#define DMA_HIFCR(DMA_HIFCR102,3330
#define DMA1_HIFCR	DMA1_HIFCR103,3378
#define DMA2_HIFCR	DMA2_HIFCR104,3415
#define DMA_SCR(DMA_SCR109,3587
#define DMA1_SCR(DMA1_SCR110,3652
#define DMA2_SCR(DMA2_SCR111,3693
#define DMA1_S0CR	DMA1_S0CR113,3735
#define DMA1_S1CR	DMA1_S1CR114,3767
#define DMA1_S2CR	DMA1_S2CR115,3799
#define DMA1_S3CR	DMA1_S3CR116,3831
#define DMA1_S4CR	DMA1_S4CR117,3863
#define DMA1_S5CR	DMA1_S5CR118,3895
#define DMA1_S6CR	DMA1_S6CR119,3927
#define DMA1_S7CR	DMA1_S7CR120,3959
#define DMA2_S0CR	DMA2_S0CR122,3992
#define DMA2_S1CR	DMA2_S1CR123,4024
#define DMA2_S2CR	DMA2_S2CR124,4056
#define DMA2_S3CR	DMA2_S3CR125,4088
#define DMA2_S4CR	DMA2_S4CR126,4120
#define DMA2_S5CR	DMA2_S5CR127,4152
#define DMA2_S6CR	DMA2_S6CR128,4184
#define DMA2_S7CR	DMA2_S7CR129,4216
#define DMA_SNDTR(DMA_SNDTR132,4305
#define DMA1_SNDTR(DMA1_SNDTR133,4372
#define DMA2_SNDTR(DMA2_SNDTR134,4417
#define DMA1_S0NDTR	DMA1_S0NDTR136,4463
#define DMA1_S1NDTR	DMA1_S1NDTR137,4499
#define DMA1_S2NDTR	DMA1_S2NDTR138,4535
#define DMA1_S3NDTR	DMA1_S3NDTR139,4571
#define DMA1_S4NDTR	DMA1_S4NDTR140,4607
#define DMA1_S5NDTR	DMA1_S5NDTR141,4643
#define DMA1_S6NDTR	DMA1_S6NDTR142,4679
#define DMA1_S7NDTR	DMA1_S7NDTR143,4715
#define DMA2_S0NDTR	DMA2_S0NDTR145,4752
#define DMA2_S1NDTR	DMA2_S1NDTR146,4788
#define DMA2_S2NDTR	DMA2_S2NDTR147,4824
#define DMA2_S3NDTR	DMA2_S3NDTR148,4860
#define DMA2_S4NDTR	DMA2_S4NDTR149,4896
#define DMA2_S5NDTR	DMA2_S5NDTR150,4932
#define DMA2_S6NDTR	DMA2_S6NDTR151,4968
#define DMA2_S7NDTR	DMA2_S7NDTR152,5004
#define DMA_SPAR(DMA_SPAR155,5100
#define DMA1_SPAR(DMA1_SPAR157,5189
#define DMA2_SPAR(DMA2_SPAR158,5232
#define DMA1_S0PAR	DMA1_S0PAR160,5276
#define DMA1_S1PAR	DMA1_S1PAR161,5310
#define DMA1_S2PAR	DMA1_S2PAR162,5344
#define DMA1_S3PAR	DMA1_S3PAR163,5378
#define DMA1_S4PAR	DMA1_S4PAR164,5412
#define DMA1_S5PAR	DMA1_S5PAR165,5446
#define DMA1_S6PAR	DMA1_S6PAR166,5480
#define DMA1_S7PAR	DMA1_S7PAR167,5514
#define DMA2_S0PAR	DMA2_S0PAR169,5549
#define DMA2_S1PAR	DMA2_S1PAR170,5583
#define DMA2_S2PAR	DMA2_S2PAR171,5617
#define DMA2_S3PAR	DMA2_S3PAR172,5651
#define DMA2_S4PAR	DMA2_S4PAR173,5685
#define DMA2_S5PAR	DMA2_S5PAR174,5719
#define DMA2_S6PAR	DMA2_S6PAR175,5753
#define DMA2_S7PAR	DMA2_S7PAR176,5787
#define DMA_SM0AR(DMA_SM0AR179,5880
#define DMA1_SM0AR(DMA1_SM0AR181,5971
#define DMA2_SM0AR(DMA2_SM0AR182,6016
#define DMA1_S0M0AR	DMA1_S0M0AR184,6062
#define DMA1_S1M0AR	DMA1_S1M0AR185,6098
#define DMA1_S2M0AR	DMA1_S2M0AR186,6134
#define DMA1_S3M0AR	DMA1_S3M0AR187,6170
#define DMA1_S4M0AR	DMA1_S4M0AR188,6206
#define DMA1_S5M0AR	DMA1_S5M0AR189,6242
#define DMA1_S6M0AR	DMA1_S6M0AR190,6278
#define DMA1_S7M0AR	DMA1_S7M0AR191,6314
#define DMA2_S0M0AR	DMA2_S0M0AR193,6351
#define DMA2_S1M0AR	DMA2_S1M0AR194,6387
#define DMA2_S2M0AR	DMA2_S2M0AR195,6423
#define DMA2_S3M0AR	DMA2_S3M0AR196,6459
#define DMA2_S4M0AR	DMA2_S4M0AR197,6495
#define DMA2_S5M0AR	DMA2_S5M0AR198,6531
#define DMA2_S6M0AR	DMA2_S6M0AR199,6567
#define DMA2_S7M0AR	DMA2_S7M0AR200,6603
#define DMA_SM1AR(DMA_SM1AR203,6698
#define DMA1_SM1AR(DMA1_SM1AR205,6788
#define DMA2_SM1AR(DMA2_SM1AR206,6833
#define DMA1_S0M1AR	DMA1_S0M1AR208,6879
#define DMA1_S1M1AR	DMA1_S1M1AR209,6915
#define DMA1_S2M1AR	DMA1_S2M1AR210,6951
#define DMA1_S3M1AR	DMA1_S3M1AR211,6987
#define DMA1_S4M1AR	DMA1_S4M1AR212,7023
#define DMA1_S5M1AR	DMA1_S5M1AR213,7059
#define DMA1_S6M1AR	DMA1_S6M1AR214,7095
#define DMA1_S7M1AR	DMA1_S7M1AR215,7131
#define DMA2_S0M1AR	DMA2_S0M1AR217,7168
#define DMA2_S1M1AR	DMA2_S1M1AR218,7204
#define DMA2_S2M1AR	DMA2_S2M1AR219,7240
#define DMA2_S3M1AR	DMA2_S3M1AR220,7276
#define DMA2_S4M1AR	DMA2_S4M1AR221,7312
#define DMA2_S5M1AR	DMA2_S5M1AR222,7348
#define DMA2_S6M1AR	DMA2_S6M1AR223,7384
#define DMA2_S7M1AR	DMA2_S7M1AR224,7420
#define DMA_SFCR(DMA_SFCR227,7510
#define DMA1_SFCR(DMA1_SFCR228,7576
#define DMA2_SFCR(DMA2_SFCR229,7619
#define DMA1_S0FCR	DMA1_S0FCR231,7663
#define DMA1_S1FCR	DMA1_S1FCR232,7697
#define DMA1_S2FCR	DMA1_S2FCR233,7731
#define DMA1_S3FCR	DMA1_S3FCR234,7765
#define DMA1_S4FCR	DMA1_S4FCR235,7799
#define DMA1_S5FCR	DMA1_S5FCR236,7833
#define DMA1_S6FCR	DMA1_S6FCR237,7867
#define DMA1_S7FCR	DMA1_S7FCR238,7901
#define DMA2_S0FCR	DMA2_S0FCR240,7936
#define DMA2_S1FCR	DMA2_S1FCR241,7970
#define DMA2_S2FCR	DMA2_S2FCR242,8004
#define DMA2_S3FCR	DMA2_S3FCR243,8038
#define DMA2_S4FCR	DMA2_S4FCR244,8072
#define DMA2_S5FCR	DMA2_S5FCR245,8106
#define DMA2_S6FCR	DMA2_S6FCR246,8140
#define DMA2_S7FCR	DMA2_S7FCR247,8174
#define DMA_TCIF	DMA_TCIF258,8556
#define DMA_HTIF	DMA_HTIF260,8623
#define DMA_TEIF	DMA_TEIF262,8691
#define DMA_DMEIF	DMA_DMEIF264,8762
#define DMA_FEIF	DMA_FEIF266,8827
#define DMA_ISR_OFFSET(DMA_ISR_OFFSET272,8957
#define DMA_ISR_FLAGS	DMA_ISR_FLAGS273,9038
#define DMA_ISR_MASK(DMA_ISR_MASK275,9124
#define DMA_LISR_FEIF0	DMA_LISR_FEIF0279,9277
#define DMA_LISR_DMEIF0	DMA_LISR_DMEIF0280,9311
#define DMA_LISR_TEIF0	DMA_LISR_TEIF0281,9346
#define DMA_LISR_HTIF0	DMA_LISR_HTIF0282,9380
#define DMA_LISR_TCIF0	DMA_LISR_TCIF0283,9414
#define DMA_LISR_FEIF1	DMA_LISR_FEIF1285,9449
#define DMA_LISR_DMEIF1	DMA_LISR_DMEIF1286,9483
#define DMA_LISR_TEIF1	DMA_LISR_TEIF1287,9518
#define DMA_LISR_HTIF1	DMA_LISR_HTIF1288,9552
#define DMA_LISR_TCIF1	DMA_LISR_TCIF1289,9587
#define DMA_LISR_FEIF2	DMA_LISR_FEIF2291,9623
#define DMA_LISR_DMEIF2	DMA_LISR_DMEIF2292,9658
#define DMA_LISR_TEIF2	DMA_LISR_TEIF2293,9694
#define DMA_LISR_HTIF2	DMA_LISR_HTIF2294,9729
#define DMA_LISR_TCIF2	DMA_LISR_TCIF2295,9764
#define DMA_LISR_FEIF3	DMA_LISR_FEIF3297,9800
#define DMA_LISR_DMEIF3	DMA_LISR_DMEIF3298,9835
#define DMA_LISR_TEIF3	DMA_LISR_TEIF3299,9871
#define DMA_LISR_HTIF3	DMA_LISR_HTIF3300,9906
#define DMA_LISR_TCIF3	DMA_LISR_TCIF3301,9941
#define DMA_HISR_FEIF4	DMA_HISR_FEIF4305,10058
#define DMA_HISR_DMEIF4	DMA_HISR_DMEIF4306,10092
#define DMA_HISR_TEIF4	DMA_HISR_TEIF4307,10127
#define DMA_HISR_HTIF4	DMA_HISR_HTIF4308,10161
#define DMA_HISR_TCIF4	DMA_HISR_TCIF4309,10195
#define DMA_HISR_FEIF5	DMA_HISR_FEIF5311,10230
#define DMA_HISR_DMEIF5	DMA_HISR_DMEIF5312,10264
#define DMA_HISR_TEIF5	DMA_HISR_TEIF5313,10299
#define DMA_HISR_HTIF5	DMA_HISR_HTIF5314,10333
#define DMA_HISR_TCIF5	DMA_HISR_TCIF5315,10368
#define DMA_HISR_FEIF6	DMA_HISR_FEIF6317,10404
#define DMA_HISR_DMEIF6	DMA_HISR_DMEIF6318,10439
#define DMA_HISR_TEIF6	DMA_HISR_TEIF6319,10475
#define DMA_HISR_HTIF6	DMA_HISR_HTIF6320,10510
#define DMA_HISR_TCIF6	DMA_HISR_TCIF6321,10545
#define DMA_HISR_FEIF7	DMA_HISR_FEIF7323,10581
#define DMA_HISR_DMEIF7	DMA_HISR_DMEIF7324,10616
#define DMA_HISR_TEIF7	DMA_HISR_TEIF7325,10652
#define DMA_HISR_HTIF7	DMA_HISR_HTIF7326,10687
#define DMA_HISR_TCIF7	DMA_HISR_TCIF7327,10722
#define DMA_LIFCR_CFEIF0	DMA_LIFCR_CFEIF0331,10840
#define DMA_LIFCR_CDMEIF0	DMA_LIFCR_CDMEIF0332,10875
#define DMA_LIFCR_CTEIF0	DMA_LIFCR_CTEIF0333,10911
#define DMA_LIFCR_CHTIF0	DMA_LIFCR_CHTIF0334,10946
#define DMA_LIFCR_CTCIF0	DMA_LIFCR_CTCIF0335,10981
#define DMA_LIFCR_CFEIF1	DMA_LIFCR_CFEIF1337,11017
#define DMA_LIFCR_CDMEIF1	DMA_LIFCR_CDMEIF1338,11052
#define DMA_LIFCR_CTEIF1	DMA_LIFCR_CTEIF1339,11088
#define DMA_LIFCR_CHTIF1	DMA_LIFCR_CHTIF1340,11123
#define DMA_LIFCR_CTCIF1	DMA_LIFCR_CTCIF1341,11159
#define DMA_LIFCR_CFEIF2	DMA_LIFCR_CFEIF2343,11196
#define DMA_LIFCR_CDMEIF2	DMA_LIFCR_CDMEIF2344,11232
#define DMA_LIFCR_CTEIF2	DMA_LIFCR_CTEIF2345,11269
#define DMA_LIFCR_CHTIF2	DMA_LIFCR_CHTIF2346,11305
#define DMA_LIFCR_CTCIF2	DMA_LIFCR_CTCIF2347,11341
#define DMA_LIFCR_CFEIF3	DMA_LIFCR_CFEIF3349,11378
#define DMA_LIFCR_CDMEIF3	DMA_LIFCR_CDMEIF3350,11414
#define DMA_LIFCR_CTEIF3	DMA_LIFCR_CTEIF3351,11451
#define DMA_LIFCR_CHTIF3	DMA_LIFCR_CHTIF3352,11487
#define DMA_LIFCR_CTCIF3	DMA_LIFCR_CTCIF3353,11523
#define DMA_HIFCR_CFEIF4	DMA_HIFCR_CFEIF4357,11642
#define DMA_HIFCR_CDMEIF4	DMA_HIFCR_CDMEIF4358,11677
#define DMA_HIFCR_CTEIF4	DMA_HIFCR_CTEIF4359,11713
#define DMA_HIFCR_CHTIF4	DMA_HIFCR_CHTIF4360,11748
#define DMA_HIFCR_CTCIF4	DMA_HIFCR_CTCIF4361,11783
#define DMA_HIFCR_CFEIF5	DMA_HIFCR_CFEIF5363,11819
#define DMA_HIFCR_CDMEIF5	DMA_HIFCR_CDMEIF5364,11854
#define DMA_HIFCR_CTEIF5	DMA_HIFCR_CTEIF5365,11890
#define DMA_HIFCR_CHTIF5	DMA_HIFCR_CHTIF5366,11925
#define DMA_HIFCR_CTCIF5	DMA_HIFCR_CTCIF5367,11961
#define DMA_HIFCR_CFEIF6	DMA_HIFCR_CFEIF6369,11998
#define DMA_HIFCR_CDMEIF6	DMA_HIFCR_CDMEIF6370,12034
#define DMA_HIFCR_CTEIF6	DMA_HIFCR_CTEIF6371,12071
#define DMA_HIFCR_CHTIF6	DMA_HIFCR_CHTIF6372,12107
#define DMA_HIFCR_CTCIF6	DMA_HIFCR_CTCIF6373,12143
#define DMA_HIFCR_CFEIF7	DMA_HIFCR_CFEIF7375,12180
#define DMA_HIFCR_CDMEIF7	DMA_HIFCR_CDMEIF7376,12216
#define DMA_HIFCR_CTEIF7	DMA_HIFCR_CTEIF7377,12253
#define DMA_HIFCR_CHTIF7	DMA_HIFCR_CHTIF7378,12289
#define DMA_HIFCR_CTCIF7	DMA_HIFCR_CTCIF7379,12325
#define DMA_SxCR_EN	DMA_SxCR_EN384,12467
#define DMA_SxCR_DMEIE	DMA_SxCR_DMEIE386,12546
#define DMA_SxCR_TEIE	DMA_SxCR_TEIE388,12624
#define DMA_SxCR_HTIE	DMA_SxCR_HTIE390,12700
#define DMA_SxCR_TCIE	DMA_SxCR_TCIE392,12780
#define DMA_SxCR_PFCTRL	DMA_SxCR_PFCTRL394,12854
#define DMA_SxCR_DIR_PERIPHERAL_TO_MEM	DMA_SxCR_DIR_PERIPHERAL_TO_MEM401,13017
#define DMA_SxCR_DIR_MEM_TO_PERIPHERAL	DMA_SxCR_DIR_MEM_TO_PERIPHERAL402,13065
#define DMA_SxCR_DIR_MEM_TO_MEM	DMA_SxCR_DIR_MEM_TO_MEM403,13113
#define DMA_SxCR_DIR_SHIFT	DMA_SxCR_DIR_SHIFT405,13163
#define DMA_SxCR_DIR_MASK	DMA_SxCR_DIR_MASK406,13193
#define DMA_SxCR_CIRC	DMA_SxCR_CIRC409,13256
#define DMA_SxCR_PINC	DMA_SxCR_PINC411,13327
#define DMA_SxCR_MINC	DMA_SxCR_MINC413,13394
#define DMA_SxCR_PSIZE_8BIT	DMA_SxCR_PSIZE_8BIT420,13565
#define DMA_SxCR_PSIZE_16BIT	DMA_SxCR_PSIZE_16BIT421,13604
#define DMA_SxCR_PSIZE_32BIT	DMA_SxCR_PSIZE_32BIT422,13644
#define DMA_SxCR_PSIZE_SHIFT	DMA_SxCR_PSIZE_SHIFT424,13692
#define DMA_SxCR_PSIZE_MASK	DMA_SxCR_PSIZE_MASK425,13725
#define DMA_SxCR_MSIZE_8BIT	DMA_SxCR_MSIZE_8BIT432,13893
#define DMA_SxCR_MSIZE_16BIT	DMA_SxCR_MSIZE_16BIT433,13932
#define DMA_SxCR_MSIZE_32BIT	DMA_SxCR_MSIZE_32BIT434,13972
#define DMA_SxCR_MSIZE_SHIFT	DMA_SxCR_MSIZE_SHIFT436,14020
#define DMA_SxCR_MSIZE_MASK	DMA_SxCR_MSIZE_MASK437,14053
#define DMA_SxCR_PINCOS	DMA_SxCR_PINCOS440,14140
#define DMA_SxCR_PL_LOW	DMA_SxCR_PL_LOW447,14295
#define DMA_SxCR_PL_MEDIUM	DMA_SxCR_PL_MEDIUM448,14331
#define DMA_SxCR_PL_HIGH	DMA_SxCR_PL_HIGH449,14369
#define DMA_SxCR_PL_VERY_HIGH	DMA_SxCR_PL_VERY_HIGH450,14405
#define DMA_SxCR_PL_SHIFT	DMA_SxCR_PL_SHIFT452,14454
#define DMA_SxCR_PL_MASK	DMA_SxCR_PL_MASK453,14484
#define DMA_SxCR_DBM	DMA_SxCR_DBM456,14553
#define DMA_SxCR_CT	DMA_SxCR_CT458,14637
#define DMA_SxCR_PBURST_SINGLE	DMA_SxCR_PBURST_SINGLE467,14825
#define DMA_SxCR_PBURST_INCR4	DMA_SxCR_PBURST_INCR4468,14867
#define DMA_SxCR_PBURST_INCR8	DMA_SxCR_PBURST_INCR8469,14908
#define DMA_SxCR_PBURST_INCR16	DMA_SxCR_PBURST_INCR16470,14949
#define DMA_SxCR_PBURST_SHIFT	DMA_SxCR_PBURST_SHIFT472,14999
#define DMA_SxCR_PBURST_MASK	DMA_SxCR_PBURST_MASK473,15033
#define DMA_SxCR_MBURST_SINGLE	DMA_SxCR_MBURST_SINGLE480,15208
#define DMA_SxCR_MBURST_INCR4	DMA_SxCR_MBURST_INCR4481,15250
#define DMA_SxCR_MBURST_INCR8	DMA_SxCR_MBURST_INCR8482,15291
#define DMA_SxCR_MBURST_INCR16	DMA_SxCR_MBURST_INCR16483,15332
#define DMA_SxCR_MBURST_SHIFT	DMA_SxCR_MBURST_SHIFT485,15382
#define DMA_SxCR_MBURST_MASK	DMA_SxCR_MBURST_MASK486,15416
#define DMA_SxCR_CHSEL_0	DMA_SxCR_CHSEL_0493,15563
#define DMA_SxCR_CHSEL_1	DMA_SxCR_CHSEL_1494,15617
#define DMA_SxCR_CHSEL_2	DMA_SxCR_CHSEL_2495,15671
#define DMA_SxCR_CHSEL_3	DMA_SxCR_CHSEL_3496,15725
#define DMA_SxCR_CHSEL_4	DMA_SxCR_CHSEL_4497,15779
#define DMA_SxCR_CHSEL_5	DMA_SxCR_CHSEL_5498,15833
#define DMA_SxCR_CHSEL_6	DMA_SxCR_CHSEL_6499,15887
#define DMA_SxCR_CHSEL_7	DMA_SxCR_CHSEL_7500,15941
#define DMA_SxCR_CHSEL_SHIFT	DMA_SxCR_CHSEL_SHIFT502,16003
#define DMA_SxCR_CHSEL_MASK	DMA_SxCR_CHSEL_MASK503,16036
#define DMA_SxCR_CHSEL(DMA_SxCR_CHSEL504,16075
#define DMA_SxFCR_FTH_1_4_FULL	DMA_SxFCR_FTH_1_4_FULL531,16902
#define DMA_SxFCR_FTH_2_4_FULL	DMA_SxFCR_FTH_2_4_FULL532,16943
#define DMA_SxFCR_FTH_3_4_FULL	DMA_SxFCR_FTH_3_4_FULL533,16984
#define DMA_SxFCR_FTH_4_4_FULL	DMA_SxFCR_FTH_4_4_FULL534,17025
#define DMA_SxFCR_FTH_SHIFT	DMA_SxFCR_FTH_SHIFT536,17074
#define DMA_SxFCR_FTH_MASK	DMA_SxFCR_FTH_MASK537,17105
#define DMA_SxFCR_DMDIS	DMA_SxFCR_DMDIS540,17176
#define DMA_SxFCR_FS_LT_1_4_FULL	DMA_SxFCR_FS_LT_1_4_FULL547,17318
#define DMA_SxFCR_FS_LT_2_4_FULL	DMA_SxFCR_FS_LT_2_4_FULL548,17360
#define DMA_SxFCR_FS_LT_3_4_FULL	DMA_SxFCR_FS_LT_3_4_FULL549,17402
#define DMA_SxFCR_FS_LT_4_4_FULL	DMA_SxFCR_FS_LT_4_4_FULL550,17444
#define DMA_SxFCR_FS_FULL	DMA_SxFCR_FS_FULL551,17486
#define DMA_SxFCR_FS_EMPTY	DMA_SxFCR_FS_EMPTY552,17522
#define DMA_SxFCR_FS_SHIFT	DMA_SxFCR_FS_SHIFT554,17567
#define DMA_SxFCR_FS_MASK	DMA_SxFCR_FS_MASK555,17597
#define DMA_SxFCR_FEIE	DMA_SxFCR_FEIE560,17698

../../../../libopencm3/include/libopencm3/stm32/common/dmamux_common_all.h,2969
#define DMAMUX_CxCR(DMAMUX_CxCR32,945
#define DMAMUX1_CxCR(DMAMUX1_CxCR33,1042
#define DMAMUX2_CxCR(DMAMUX2_CxCR34,1113
#define DMAMUX_CSR(DMAMUX_CSR36,1185
#define DMAMUX1_CSR	DMAMUX1_CSR37,1248
#define DMAMUX2_CSR	DMAMUX2_CSR38,1291
#define DMAMUX_CFR(DMAMUX_CFR40,1335
#define DMAMUX1_CFR	DMAMUX1_CFR41,1398
#define DMAMUX2_CFR	DMAMUX2_CFR42,1441
#define DMAMUX_RGxCR(DMAMUX_RGxCR44,1485
#define DMAMUX1_RGxCR(DMAMUX1_RGxCR45,1589
#define DMAMUX2_RGxCR(DMAMUX2_RGxCR46,1660
#define DMAMUX_RGSR(DMAMUX_RGSR48,1732
#define DMAMUX1_RGSR	DMAMUX1_RGSR49,1796
#define DMAMUX2_RGSR	DMAMUX2_RGSR50,1841
#define DMAMUX_RGCFR(DMAMUX_RGCFR52,1887
#define DMAMUX1_RGCFR	DMAMUX1_RGCFR53,1952
#define DMAMUX2_RGCFR	DMAMUX2_RGCFR54,1999
#define DMAMUX_CxCR_SYNC_ID_SHIFT	DMAMUX_CxCR_SYNC_ID_SHIFT60,2198
#define DMAMUX_CxCR_SYNC_ID_MASK	DMAMUX_CxCR_SYNC_ID_MASK61,2236
#define DMAMUX_CxCR_NBREQ_SHIFT	DMAMUX_CxCR_NBREQ_SHIFT64,2345
#define DMAMUX_CxCR_NBREQ_MASK	DMAMUX_CxCR_NBREQ_MASK65,2381
#define DMAMUX_CxCR_SPOL_SHIFT	DMAMUX_CxCR_SPOL_SHIFT67,2419
#define DMAMUX_CxCR_SPOL_MASK	DMAMUX_CxCR_SPOL_MASK68,2454
#define	DMAMUX_CxCR_SPOL_NO_EVENT	DMAMUX_CxCR_SPOL_NO_EVENT72,2591
#define	DMAMUX_CxCR_SPOL_RISING_EDGE	DMAMUX_CxCR_SPOL_RISING_EDGE73,2627
#define	DMAMUX_CxCR_SPOL_FALLING_EDGE	DMAMUX_CxCR_SPOL_FALLING_EDGE74,2666
#define	DMAMUX_CxCR_SPOL_BOTH_EDGES DMAMUX_CxCR_SPOL_BOTH_EDGES75,2706
#define DMAMUX_CxCR_SE	DMAMUX_CxCR_SE79,2817
#define DMAMUX_CxCR_EGE	DMAMUX_CxCR_EGE82,2907
#define DMAMUX_CxCR_SOIE	DMAMUX_CxCR_SOIE85,3016
#define DMAMUX_CxCR_DMAREQ_ID_SHIFT	DMAMUX_CxCR_DMAREQ_ID_SHIFT88,3113
#define DMAMUX_CxCR_DMAREQ_ID_MASK	DMAMUX_CxCR_DMAREQ_ID_MASK89,3152
#define DMAMUX_CSR_SOF(DMAMUX_CSR_SOF97,3354
#define DMAMUX_CFR_CSOF(DMAMUX_CFR_CSOF105,3582
#define DMAMUX_RGxCR_GNBREQ_SHIFT	DMAMUX_RGxCR_GNBREQ_SHIFT113,3823
#define DMAMUX_RGxCR_GNBREQ_MASK	DMAMUX_RGxCR_GNBREQ_MASK114,3861
#define DMAMUX_RGxCR_GPOL_SHIFT	DMAMUX_RGxCR_GPOL_SHIFT116,3901
#define DMAMUX_RGxCR_GPOL_MASK	DMAMUX_RGxCR_GPOL_MASK117,3937
#define	DMAMUX_RGxCR_GPOL_NO_EVENT	DMAMUX_RGxCR_GPOL_NO_EVENT121,4091
#define	DMAMUX_RGxCR_GPOL_RISING_EDGE	DMAMUX_RGxCR_GPOL_RISING_EDGE122,4128
#define	DMAMUX_RGxCR_GPOL_FALLING_EDGE	DMAMUX_RGxCR_GPOL_FALLING_EDGE123,4168
#define	DMAMUX_RGxCR_GPOL_BOTH_EDGES DMAMUX_RGxCR_GPOL_BOTH_EDGES124,4209
#define DMAMUX_RGxCR_GE	DMAMUX_RGxCR_GE128,4328
#define DMAMUX_RGxCR_OIE	DMAMUX_RGxCR_OIE131,4434
#define DMAMUX_RGxCR_SIG_ID_SHIFT	DMAMUX_RGxCR_SIG_ID_SHIFT134,4539
#define DMAMUX_RGxCR_SIG_ID_MASK	DMAMUX_RGxCR_SIG_ID_MASK135,4576
#define DMAMUX_RGSR_OF(DMAMUX_RGSR_OF143,4762
#define DMAMUX_RGCFR_COF(DMAMUX_RGCFR_COF151,4975
#define DMAMUX_RG_CHANNEL1	DMAMUX_RG_CHANNEL1159,5192
#define DMAMUX_RG_CHANNEL2	DMAMUX_RG_CHANNEL2160,5223
#define DMAMUX_RG_CHANNEL3	DMAMUX_RG_CHANNEL3161,5254
#define DMAMUX_RG_CHANNEL4	DMAMUX_RG_CHANNEL4162,5285

../../../../libopencm3/include/libopencm3/stm32/common/st_usbfs_v2.h,1292
#define LIBOPENCM3_ST_USBFS_V2_HLIBOPENCM3_ST_USBFS_V2_H32,1043
#define USB_LPMCSR_REG	USB_LPMCSR_REG44,1613
#define USB_BCDR_REG	USB_BCDR_REG45,1671
#define USB_CNTR_L1REQM	USB_CNTR_L1REQM53,2050
#define USB_CNTR_L1RESUME	USB_CNTR_L1RESUME54,2084
#define USB_ISTR_L1REQ	USB_ISTR_L1REQ58,2201
#define USB_LPMCSR_BESL_SHIFT	USB_LPMCSR_BESL_SHIFT62,2316
#define USB_LPMCSR_BESL	USB_LPMCSR_BESL63,2348
#define USB_LPMCSR_REMWAKE	USB_LPMCSR_REMWAKE65,2404
#define USB_LPMCSR_LPMACK	USB_LPMCSR_LPMACK66,2440
#define USB_LPMCSR_LPMEN	USB_LPMCSR_LPMEN67,2475
#define USB_BCDR_DPPU	USB_BCDR_DPPU71,2612
#define USB_BCDR_PS2DET	USB_BCDR_PS2DET72,2645
#define USB_BCDR_SDET	USB_BCDR_SDET73,2679
#define USB_BCDR_PDET	USB_BCDR_PDET74,2711
#define USB_BCDR_DCDET	USB_BCDR_DCDET75,2743
#define USB_BCDR_SDEN	USB_BCDR_SDEN76,2776
#define USB_BCDR_PDEN	USB_BCDR_PDEN77,2808
#define USB_BCDR_DCDEN	USB_BCDR_DCDEN78,2840
#define USB_BCDR_BCDEN	USB_BCDR_BCDEN79,2873
#define USB_EP_TX_ADDR(USB_EP_TX_ADDR83,2988
#define USB_EP_TX_COUNT(USB_EP_TX_COUNT86,3086
#define USB_EP_RX_ADDR(USB_EP_RX_ADDR89,3185
#define USB_EP_RX_COUNT(USB_EP_RX_COUNT92,3283
#define USB_GET_EP_TX_BUFF(USB_GET_EP_TX_BUFF97,3463
#define USB_GET_EP_RX_BUFF(USB_GET_EP_RX_BUFF100,3555

../../../../libopencm3/include/libopencm3/stm32/common/gpio_common_f24.h,1364
#define LIBOPENCM3_GPIO_COMMON_F24_HLIBOPENCM3_GPIO_COMMON_F24_H37,1358
#define GPIOI	GPIOI48,1578
#define GPIOJ	GPIOJ49,1612
#define GPIOK	GPIOK50,1646
#define GPIOI_MODER	GPIOI_MODER56,1809
#define GPIOJ_MODER	GPIOJ_MODER57,1849
#define GPIOK_MODER	GPIOK_MODER58,1889
#define GPIOI_OTYPER	GPIOI_OTYPER61,1977
#define GPIOJ_OTYPER	GPIOJ_OTYPER62,2019
#define GPIOK_OTYPER	GPIOK_OTYPER63,2061
#define GPIOI_OSPEEDR	GPIOI_OSPEEDR66,2153
#define GPIOJ_OSPEEDR	GPIOJ_OSPEEDR67,2197
#define GPIOK_OSPEEDR	GPIOK_OSPEEDR68,2241
#define GPIOI_PUPDR	GPIOI_PUPDR71,2338
#define GPIOJ_PUPDR	GPIOJ_PUPDR72,2378
#define GPIOK_PUPDR	GPIOK_PUPDR73,2418
#define GPIOI_IDR	GPIOI_IDR76,2502
#define GPIOJ_IDR	GPIOJ_IDR77,2538
#define GPIOK_IDR	GPIOK_IDR78,2574
#define GPIOI_ODR	GPIOI_ODR81,2655
#define GPIOJ_ODR	GPIOJ_ODR82,2691
#define GPIOK_ODR	GPIOK_ODR83,2727
#define GPIOI_BSRR	GPIOI_BSRR86,2811
#define GPIOJ_BSRR	GPIOJ_BSRR87,2849
#define GPIOK_BSRR	GPIOK_BSRR88,2887
#define GPIOI_LCKR	GPIOI_LCKR91,2978
#define GPIOJ_LCKR	GPIOJ_LCKR92,3016
#define GPIOK_LCKR	GPIOK_LCKR93,3054
#define GPIOI_AFRL	GPIOI_AFRL96,3144
#define GPIOJ_AFRL	GPIOJ_AFRL97,3182
#define GPIOK_AFRL	GPIOK_AFRL98,3220
#define GPIOI_AFRH	GPIOI_AFRH101,3311
#define GPIOJ_AFRH	GPIOJ_AFRH102,3349
#define GPIOK_AFRH	GPIOK_AFRH103,3387

../../../../libopencm3/include/libopencm3/stm32/common/adc_common_v2.h,2978
#define LIBOPENCM3_ADC_COMMON_V2_HLIBOPENCM3_ADC_COMMON_V2_H36,1195
#define ADC_ISR(ADC_ISR42,1399
#define ADC_IER(ADC_IER44,1475
#define ADC_CR(ADC_CR46,1542
#define ADC_CFGR1(ADC_CFGR148,1616
#define ADC_CFGR2(ADC_CFGR250,1694
#define ADC_SMPR1(ADC_SMPR152,1770
#define ADC_TR1(ADC_TR154,1852
#define ADC_DR(ADC_DR56,1925
#define ADC_CCR(ADC_CCR60,2037
#define ADC_ISR_AWD1	ADC_ISR_AWD170,2356
#define ADC_ISR_OVR	ADC_ISR_OVR72,2412
#define ADC_ISR_EOS	ADC_ISR_EOS74,2488
#define ADC_ISR_EOSEQ	ADC_ISR_EOSEQ75,2559
#define ADC_ISR_EOC	ADC_ISR_EOC77,2666
#define ADC_ISR_EOSMP	ADC_ISR_EOSMP79,2732
#define ADC_ISR_ADRDY	ADC_ISR_ADRDY81,2790
#define ADC_IER_AWD1IE	ADC_IER_AWD1IE90,3025
#define ADC_IER_OVRIE	ADC_IER_OVRIE92,3097
#define ADC_IER_EOSIE	ADC_IER_EOSIE94,3199
#define ADC_IER_EOSEQIE	ADC_IER_EOSEQIE95,3231
#define ADC_IER_EOCIE	ADC_IER_EOCIE97,3355
#define ADC_IER_EOSMPIE	ADC_IER_EOSMPIE99,3465
#define ADC_IER_ADRDYIE	ADC_IER_ADRDYIE101,3542
#define ADC_CR_ADCAL	ADC_CR_ADCAL110,3746
#define ADC_CR_ADSTP	ADC_CR_ADSTP112,3831
#define ADC_CR_ADSTART	ADC_CR_ADSTART114,3910
#define ADC_CR_ADDIS	ADC_CR_ADDIS116,3977
#define ADC_CR_ADEN	ADC_CR_ADEN118,4040
#define ADC_CFGR1_AWD1CH_SHIFT	ADC_CFGR1_AWD1CH_SHIFT126,4227
#define ADC_CFGR1_AWD1CH	ADC_CFGR1_AWD1CH127,4262
#define ADC_CFGR1_AWD1CH_VAL(ADC_CFGR1_AWD1CH_VAL129,4373
#define ADC_CFGR1_AWD1EN	ADC_CFGR1_AWD1EN132,4499
#define ADC_CFGR1_AWD1SGL	ADC_CFGR1_AWD1SGL134,4612
#define ADC_CFGR1_DISCEN	ADC_CFGR1_DISCEN136,4704
#define ADC_CFGR1_AUTDLY	ADC_CFGR1_AUTDLY138,4779
#define ADC_CFGR1_CONT	ADC_CFGR1_CONT140,4888
#define ADC_CFGR1_OVRMOD	ADC_CFGR1_OVRMOD142,4950
#define ADC_CFGR1_EXTEN_MASK	ADC_CFGR1_EXTEN_MASK144,4987
#define ADC_CFGR1_EXTEN_DISABLED	ADC_CFGR1_EXTEN_DISABLED147,5139
#define ADC_CFGR1_EXTEN_RISING_EDGE	ADC_CFGR1_EXTEN_RISING_EDGE148,5185
#define ADC_CFGR1_EXTEN_FALLING_EDGE	ADC_CFGR1_EXTEN_FALLING_EDGE149,5233
#define ADC_CFGR1_EXTEN_BOTH_EDGES	ADC_CFGR1_EXTEN_BOTH_EDGES150,5282
#define ADC_CFGR1_RES_MASK	ADC_CFGR1_RES_MASK153,5338
#define ADC_CFGR1_RES_12_BIT	ADC_CFGR1_RES_12_BIT156,5430
#define ADC_CFGR1_RES_10_BIT	ADC_CFGR1_RES_10_BIT157,5470
#define ADC_CFGR1_RES_8_BIT	ADC_CFGR1_RES_8_BIT158,5510
#define ADC_CFGR1_RES_6_BIT	ADC_CFGR1_RES_6_BIT159,5549
#define ADC_CFGR1_DMACFG	ADC_CFGR1_DMACFG163,5647
#define ADC_CFGR1_DMAEN	ADC_CFGR1_DMAEN166,5725
#define ADC_TR1_LT_SHIFT	ADC_TR1_LT_SHIFT186,6221
#define ADC_TR1_LT_MASK	ADC_TR1_LT_MASK187,6249
#define ADC_TR1_LT	ADC_TR1_LT188,6281
#define ADC_TR1_LT_VAL(ADC_TR1_LT_VAL190,6377
#define ADC_TR1_HT_SHIFT	ADC_TR1_HT_SHIFT192,6451
#define ADC_TR1_HT_MASK	ADC_TR1_HT_MASK193,6480
#define ADC_TR1_HT	ADC_TR1_HT194,6512
#define ADC_TR1_HT_VAL(ADC_TR1_HT_VAL196,6609
#define ADC_CCR_VBATEN	ADC_CCR_VBATEN205,6873
#define ADC_CCR_TSEN	ADC_CCR_TSEN208,6948
#define ADC_CCR_VREFEN	ADC_CCR_VREFEN211,7031

../../../../libopencm3/include/libopencm3/stm32/common/crypto_common_f24.h,4140
#define LIBOPENCM3_CRYPTO_COMMON_F24_HLIBOPENCM3_CRYPTO_COMMON_F24_H101,2888
#define CRYP	CRYP114,3180
#define CRYP_CR	CRYP_CR117,3244
#define CRYP_SR	CRYP_SR120,3325
#define CRYP_DIN	CRYP_DIN123,3411
#define CRYP_DOUT	CRYP_DOUT126,3516
#define CRYP_DMACR	CRYP_DMACR129,3606
#define CRYP_IMSCR	CRYP_IMSCR132,3710
#define CRYP_RISR	CRYP_RISR135,3809
#define CRYP_MISR	CRYP_MISR138,3910
#define CRYP_KR(CRYP_KR141,3999
#define CRYP_IVR(CRYP_IVR144,4118
#define CRYP_CR_ALGODIR	CRYP_CR_ALGODIR149,4291
#define CRYP_CR_ALGOMODE_SHIFT	CRYP_CR_ALGOMODE_SHIFT152,4357
#define CRYP_CR_ALGOMODE	CRYP_CR_ALGOMODE153,4391
#define CRYP_CR_ALGOMODE_TDES_ECB	CRYP_CR_ALGOMODE_TDES_ECB154,4447
#define CRYP_CR_ALGOMODE_TDES_CBC	CRYP_CR_ALGOMODE_TDES_CBC155,4511
#define CRYP_CR_ALGOMODE_DES_ECB	CRYP_CR_ALGOMODE_DES_ECB156,4575
#define CRYP_CR_ALGOMODE_DES_CBC	CRYP_CR_ALGOMODE_DES_CBC157,4638
#define CRYP_CR_ALGOMODE_AES_ECB	CRYP_CR_ALGOMODE_AES_ECB158,4701
#define CRYP_CR_ALGOMODE_AES_CBC	CRYP_CR_ALGOMODE_AES_CBC159,4764
#define CRYP_CR_ALGOMODE_AES_CTR	CRYP_CR_ALGOMODE_AES_CTR160,4827
#define CRYP_CR_ALGOMODE_AES_PREP	CRYP_CR_ALGOMODE_AES_PREP161,4890
#define CRYP_CR_DATATYPE_SHIFT	CRYP_CR_DATATYPE_SHIFT164,4991
#define CRYP_CR_DATATYPE	CRYP_CR_DATATYPE165,5025
#define CRYP_CR_DATATYPE_32	CRYP_CR_DATATYPE_32166,5081
#define CRYP_CR_DATATYPE_16	CRYP_CR_DATATYPE_16167,5140
#define CRYP_CR_DATATYPE_8	CRYP_CR_DATATYPE_8168,5199
#define CRYP_CR_DATATYPE_BIT	CRYP_CR_DATATYPE_BIT169,5257
#define CRYP_CR_KEYSIZE_SHIFT	CRYP_CR_KEYSIZE_SHIFT172,5367
#define CRYP_CR_KEYSIZE	CRYP_CR_KEYSIZE173,5400
#define CRYP_CR_KEYSIZE_128	CRYP_CR_KEYSIZE_128174,5455
#define CRYP_CR_KEYSIZE_192	CRYP_CR_KEYSIZE_192175,5513
#define CRYP_CR_KEYSIZE_256	CRYP_CR_KEYSIZE_256176,5571
#define CRYP_CR_FFLUSH	CRYP_CR_FFLUSH179,5655
#define CRYP_CR_CRYPEN	CRYP_CR_CRYPEN182,5734
#define CRYP_SR_IFEM	CRYP_SR_IFEM187,5879
#define CRYP_SR_IFNF	CRYP_SR_IFNF190,5942
#define CRYP_SR_OFNE	CRYP_SR_OFNE193,6007
#define CRYP_SR_OFFU	CRYP_SR_OFFU196,6067
#define CRYP_SR_BUSY	CRYP_SR_BUSY199,6119
#define CRYP_DMACR_DIEN	CRYP_DMACR_DIEN204,6260
#define CRYP_DMACR_DOEN	CRYP_DMACR_DOEN207,6325
#define CRYP_IMSCR_INIM	CRYP_IMSCR_INIM212,6487
#define CRYP_IMSCR_OUTIM	CRYP_IMSCR_OUTIM215,6570
#define CRYP_RISR_INRIS	CRYP_RISR_INRIS220,6739
#define CRYP_RISR_OUTRIS	CRYP_RISR_OUTRIS223,6817
#define CRYP_MISR_INMIS	CRYP_MISR_INMIS228,6989
#define CRYP_MISR_OUTMIS	CRYP_MISR_OUTMIS231,7082
enum crypto_mode {crypto_mode243,7253
	ENCRYPT_TDES_ECB = CRYP_CR_ALGOMODE_TDES_ECB,ENCRYPT_TDES_ECB244,7272
	ENCRYPT_TDES_CBC = CRYP_CR_ALGOMODE_TDES_CBC,ENCRYPT_TDES_CBC245,7319
	ENCRYPT_DES_ECB = CRYP_CR_ALGOMODE_DES_ECB,ENCRYPT_DES_ECB246,7366
	ENCRYPT_DES_CBC = CRYP_CR_ALGOMODE_DES_CBC,ENCRYPT_DES_CBC247,7411
	ENCRYPT_AES_ECB = CRYP_CR_ALGOMODE_AES_ECB,ENCRYPT_AES_ECB248,7456
	ENCRYPT_AES_CBC = CRYP_CR_ALGOMODE_AES_CBC,ENCRYPT_AES_CBC249,7501
	ENCRYPT_AES_CTR = CRYP_CR_ALGOMODE_AES_CTR,ENCRYPT_AES_CTR250,7546
	DECRYPT_TDES_ECB = CRYP_CR_ALGOMODE_TDES_ECB | CRYP_CR_ALGODIR,DECRYPT_TDES_ECB251,7591
	DECRYPT_TDES_CBC = CRYP_CR_ALGOMODE_TDES_CBC | CRYP_CR_ALGODIR,DECRYPT_TDES_CBC252,7656
	DECRYPT_DES_ECB = CRYP_CR_ALGOMODE_DES_ECB | CRYP_CR_ALGODIR,DECRYPT_DES_ECB253,7721
	DECRYPT_DES_CBC = CRYP_CR_ALGOMODE_DES_CBC | CRYP_CR_ALGODIR,DECRYPT_DES_CBC254,7784
	DECRYPT_AES_ECB = CRYP_CR_ALGOMODE_AES_ECB | CRYP_CR_ALGODIR,DECRYPT_AES_ECB255,7847
	DECRYPT_AES_CBC = CRYP_CR_ALGOMODE_AES_CBC | CRYP_CR_ALGODIR,DECRYPT_AES_CBC256,7910
	DECRYPT_AES_CTR = CRYP_CR_ALGOMODE_AES_CTR,/* XOR is same ENC as DEC */DECRYPT_AES_CTR257,7973
enum crypto_keysize {crypto_keysize259,8049
	CRYPTO_KEY_128BIT = 0,CRYPTO_KEY_128BIT260,8071
	CRYPTO_KEY_192BIT,CRYPTO_KEY_192BIT261,8095
	CRYPTO_KEY_256BIT,CRYPTO_KEY_256BIT262,8115
enum crypto_datatype {crypto_datatype264,8138
	CRYPTO_DATA_32BIT = 0,CRYPTO_DATA_32BIT266,8162
	CRYPTO_DATA_16BIT,CRYPTO_DATA_16BIT267,8186
	CRYPTO_DATA_8BIT,CRYPTO_DATA_8BIT268,8206
	CRYPTO_DATA_BIT,CRYPTO_DATA_BIT269,8225

../../../../libopencm3/include/libopencm3/stm32/common/opamp_common_all.h,1311
#define LIBOPENCM3_OPAMP_COMMON_ALL_HLIBOPENCM3_OPAMP_COMMON_ALL_H28,925
#define OPAMP_CSR(OPAMP_CSR34,1042
#define OPAMP_CSR_LOCK	OPAMP_CSR_LOCK38,1127
#define OPAMP_CSR_TSTREF	OPAMP_CSR_TSTREF40,1165
#define OPAMP_CSR_TRIMOFFSETN_MASK	OPAMP_CSR_TRIMOFFSETN_MASK42,1204
#define OPAMP_CSR_TRIMOFFSETN_SHIFT	OPAMP_CSR_TRIMOFFSETN_SHIFT43,1246
#define OPAMP_CSR_TRIMOFFSETP_MASK	OPAMP_CSR_TRIMOFFSETP_MASK45,1288
#define OPAMP_CSR_TRIMOFFSETP_SHIFT	OPAMP_CSR_TRIMOFFSETP_SHIFT46,1330
#define OPAMP_CSR_CALSEL_MASK	OPAMP_CSR_CALSEL_MASK48,1372
#define OPAMP_CSR_CALSEL_SHIFT	OPAMP_CSR_CALSEL_SHIFT49,1409
#define OPAMP_CSR_CALSEL_3P3_PERCENT	OPAMP_CSR_CALSEL_3P3_PERCENT50,1446
#define OPAMP_CSR_CALSEL_10_PERCENT	OPAMP_CSR_CALSEL_10_PERCENT51,1489
#define OPAMP_CSR_CALSEL_50_PERCENT	OPAMP_CSR_CALSEL_50_PERCENT52,1531
#define OPAMP_CSR_CALSEL_90_PERCENT	OPAMP_CSR_CALSEL_90_PERCENT53,1573
#define OPAMP_CSR_CALON	OPAMP_CSR_CALON55,1616
#define OPAMP_CSR_VM_SEL_MASK	OPAMP_CSR_VM_SEL_MASK57,1655
#define OPAMP_CSR_VM_SEL_SHIFT	OPAMP_CSR_VM_SEL_SHIFT58,1692
#define OPAMP_CSR_VP_SEL_MASK	OPAMP_CSR_VP_SEL_MASK60,1729
#define OPAMP_CSR_VP_SEL_SHIFT	OPAMP_CSR_VP_SEL_SHIFT61,1766
#define OPAMP_CSR_FORCE_VP	OPAMP_CSR_FORCE_VP63,1803
#define OPAMP_CSR_EN	OPAMP_CSR_EN64,1842

../../../../libopencm3/include/libopencm3/stm32/common/iwdg_common_all.h,783
#define LIBOPENCM3_IWDG_COMMON_ALL_HLIBOPENCM3_IWDG_COMMON_ALL_H33,1186
#define IWDG_KR	IWDG_KR40,1344
#define IWDG_PR	IWDG_PR43,1425
#define IWDG_RLR	IWDG_RLR46,1504
#define IWDG_SR	IWDG_SR49,1582
#define IWDG_KR_RESET	IWDG_KR_RESET60,1863
#define IWDG_KR_UNLOCK	IWDG_KR_UNLOCK61,1894
#define IWDG_KR_START	IWDG_KR_START62,1926
#define IWDG_PR_LSB	IWDG_PR_LSB70,2110
#define IWDG_PR_DIV4	IWDG_PR_DIV475,2211
#define IWDG_PR_DIV8	IWDG_PR_DIV876,2238
#define IWDG_PR_DIV16	IWDG_PR_DIV1677,2265
#define IWDG_PR_DIV32	IWDG_PR_DIV3278,2293
#define IWDG_PR_DIV64	IWDG_PR_DIV6479,2321
#define IWDG_PR_DIV128	IWDG_PR_DIV12880,2349
#define IWDG_PR_DIV256	IWDG_PR_DIV25681,2378
#define IWDG_SR_RVU	IWDG_SR_RVU96,2817
#define IWDG_SR_PVU	IWDG_SR_PVU99,2893

../../../../libopencm3/include/libopencm3/stm32/common/exti_common_v2.h,968
#define LIBOPENCM3_EXTI_COMMON_V2_HLIBOPENCM3_EXTI_COMMON_V2_H31,1029
#define EXTI_RTSR1	EXTI_RTSR138,1244
#define EXTI_RTSR	EXTI_RTSR39,1290
#define EXTI_FTSR1	EXTI_FTSR142,1371
#define EXTI_FTSR	EXTI_FTSR43,1417
#define EXTI_SWIER1	EXTI_SWIER146,1495
#define EXTI_IMR1	EXTI_IMR149,1582
#define EXTI_IMR	EXTI_IMR50,1627
#define EXTI_EMR1	EXTI_EMR153,1692
#define EXTI_EMR	EXTI_EMR54,1737
#define EXTI_IMR2	EXTI_IMR257,1806
#define EXTI_EMR2	EXTI_EMR259,1886
#define EXTI_EXTICR_FIELDSIZE	EXTI_EXTICR_FIELDSIZE64,2019
#define EXTI_EXTICR_GPIOA	EXTI_EXTICR_GPIOA65,2052
#define EXTI_EXTICR_GPIOB	EXTI_EXTICR_GPIOB66,2081
#define EXTI_EXTICR_GPIOC	EXTI_EXTICR_GPIOC67,2110
#define EXTI_EXTICR_GPIOD	EXTI_EXTICR_GPIOD68,2139
#define EXTI_EXTICR_GPIOE	EXTI_EXTICR_GPIOE69,2168
#define EXTI_EXTICR_GPIOF	EXTI_EXTICR_GPIOF70,2197
#define EXTI_EXTICR_GPIOG	EXTI_EXTICR_GPIOG71,2226
#define EXTI_EXTICR_GPIOH	EXTI_EXTICR_GPIOH72,2255

../../../../libopencm3/include/libopencm3/stm32/common/dac_common_v2.h,12042
#define LIBOPENCM3_DAC_COMMON_V2_HLIBOPENCM3_DAC_COMMON_V2_H37,1206
#define DAC_CCR(DAC_CCR45,1381
#define DAC_MCR(DAC_MCR48,1469
#define DAC_SHSR1(DAC_SHSR151,1583
#define DAC_SHSR2(DAC_SHSR254,1699
#define DAC_SHHR(DAC_SHHR57,1798
#define DAC_SHRR(DAC_SHRR60,1904
#define DAC_STR1(DAC_STR163,1999
#define DAC_STR2(DAC_STR266,2094
#define DAC_STMODR(DAC_STMODR69,2187
#define DAC_CR_CEN2	DAC_CR_CEN277,2328
#define DAC_CR_TSEL2_SHIFT	DAC_CR_TSEL2_SHIFT80,2410
#define DAC_CR_TSEL2_SW	DAC_CR_TSEL2_SW103,3054
#define DAC_CR_TSEL2_T8	DAC_CR_TSEL2_T8104,3108
#define DAC_CR_TSEL2_T7	DAC_CR_TSEL2_T7105,3162
#define DAC_CR_TSEL2_T15	DAC_CR_TSEL2_T15106,3216
#define DAC_CR_TSEL2_T2	DAC_CR_TSEL2_T2107,3270
#define DAC_CR_TSEL2_T4	DAC_CR_TSEL2_T4108,3324
#define DAC_CR_TSEL2_E9	DAC_CR_TSEL2_E9109,3378
#define DAC_CR_TSEL2_T6	DAC_CR_TSEL2_T6110,3432
#define DAC_CR_TSEL2_T3	DAC_CR_TSEL2_T3111,3486
#define DAC_CR_TSEL2_HRR1	DAC_CR_TSEL2_HRR1112,3540
#define DAC_CR_TSEL2_HRR2	DAC_CR_TSEL2_HRR2113,3595
#define DAC_CR_TSEL2_HRR3	DAC_CR_TSEL2_HRR3114,3650
#define DAC_CR_TSEL2_HRR4	DAC_CR_TSEL2_HRR4115,3705
#define DAC_CR_TSEL2_HRR5	DAC_CR_TSEL2_HRR5116,3760
#define DAC_CR_TSEL2_HRR6	DAC_CR_TSEL2_HRR6117,3815
#define DAC_CR_TSEL2_HR2	DAC_CR_TSEL2_HR2118,3870
#define DAC_CR_TEN2	DAC_CR_TEN2122,3973
#define DAC_CR_CEN1	DAC_CR_CEN1125,4050
#define DAC_CR_TSEL1_SHIFT	DAC_CR_TSEL1_SHIFT128,4132
#define DAC_CR_TSEL1_CK	DAC_CR_TSEL1_CK151,4865
#define DAC_CR_TSEL1_T8	DAC_CR_TSEL1_T8152,4919
#define DAC_CR_TSEL1_T7	DAC_CR_TSEL1_T7153,4973
#define DAC_CR_TSEL1_T15	DAC_CR_TSEL1_T15154,5027
#define DAC_CR_TSEL1_T2	DAC_CR_TSEL1_T2155,5081
#define DAC_CR_TSEL1_T4	DAC_CR_TSEL1_T4156,5135
#define DAC_CR_TSEL1_E9	DAC_CR_TSEL1_E9157,5189
#define DAC_CR_TSEL1_T6	DAC_CR_TSEL1_T6158,5243
#define DAC_CR_TSEL1_T3	DAC_CR_TSEL1_T3159,5297
#define DAC_CR_TSEL1_HRR1	DAC_CR_TSEL1_HRR1160,5351
#define DAC_CR_TSEL1_HRR2	DAC_CR_TSEL1_HRR2161,5406
#define DAC_CR_TSEL1_HRR3	DAC_CR_TSEL1_HRR3162,5461
#define DAC_CR_TSEL1_HRR4	DAC_CR_TSEL1_HRR4163,5516
#define DAC_CR_TSEL1_HRR5	DAC_CR_TSEL1_HRR5164,5571
#define DAC_CR_TSEL1_HRR6	DAC_CR_TSEL1_HRR6165,5626
#define DAC_CR_TSEL1_HR3	DAC_CR_TSEL1_HR3166,5681
#define DAC_CR_TEN1	DAC_CR_TEN1170,5785
#define DAC_SWTRIGR_SWTRIGB2	DAC_SWTRIGR_SWTRIGB2178,5919
#define DAC_SWTRIGR_SWTRIGB1	DAC_SWTRIGR_SWTRIGB1181,6008
#define DAC_DOR1_DACC1DORB_SHIFT	DAC_DOR1_DACC1DORB_SHIFT188,6179
#define DAC_DOR1_DACC1DORB_MASK	DAC_DOR1_DACC1DORB_MASK189,6215
#define DAC_DOR2_DACC2DORB_SHIFT	DAC_DOR2_DACC2DORB_SHIFT193,6336
#define DAC_DOR2_DACC2DORB_MASK	DAC_DOR2_DACC2DORB_MASK194,6372
#define DAC_SR_BWST2	DAC_SR_BWST2201,6510
#define DAC_SR_CAL_FLAG2	DAC_SR_CAL_FLAG2204,6590
#define DAC_SR_DMAUDR2	DAC_SR_DMAUDR2207,6665
#define DAC_SR_DORSTAT2	DAC_SR_DORSTAT2210,6748
#define DAC_SR_DAC2RDY	DAC_SR_DAC2RDY213,6822
#define DAC_SR_BWST1	DAC_SR_BWST1216,6908
#define DAC_SR_CAL_FLAG1	DAC_SR_CAL_FLAG1219,6988
#define DAC_SR_DMAUDR1	DAC_SR_DMAUDR1222,7063
#define DAC_SR_DORSTAT1	DAC_SR_DORSTAT1225,7146
#define DAC_SR_DAC1RDY	DAC_SR_DAC1RDY228,7220
#define DAC_CCR_OTRIM2_SHIFT	DAC_CCR_OTRIM2_SHIFT236,7359
#define DAC_CCR_OTRIM2_MASK	DAC_CCR_OTRIM2_MASK237,7392
#define DAC_CCR_OTRIM1_SHIFT	DAC_CCR_OTRIM1_SHIFT240,7468
#define DAC_CCR_OTRIM1_MASK	DAC_CCR_OTRIM1_MASK241,7500
#define DAC_MCR_SINFORMAT2	DAC_MCR_SINFORMAT2250,7721
#define DAC_MCR_DMADOUBLE2	DAC_MCR_DMADOUBLE2253,7801
#define DAC_MCR_MODE2_SHIFT	DAC_MCR_MODE2_SHIFT256,7877
#define DAC_MCR_MODE2_E_BUFF	DAC_MCR_MODE2_E_BUFF269,8469
#define DAC_MCR_MODE2_EP_BUFF	DAC_MCR_MODE2_EP_BUFF270,8528
#define DAC_MCR_MODE2_E	DAC_MCR_MODE2_E271,8588
#define DAC_MCR_MODE2_EP	DAC_MCR_MODE2_EP272,8643
#define DAC_MCR_MODE2_SH_E_BUFF	DAC_MCR_MODE2_SH_E_BUFF273,8698
#define DAC_MCR_MODE2_SH_EP_BUFF	DAC_MCR_MODE2_SH_EP_BUFF274,8760
#define DAC_MCR_MODE2_SH_E	DAC_MCR_MODE2_SH_E275,8822
#define DAC_MCR_MODE2_SH_EP	DAC_MCR_MODE2_SH_EP276,8879
#define DAC_MCR_MODE2_PERIPHERAL	DAC_MCR_MODE2_PERIPHERAL279,8946
#define DAC_MCR_MODE2_UNBUFFERED	DAC_MCR_MODE2_UNBUFFERED280,9008
#define DAC_MCR_MODE2_SAMPLEHOLD	DAC_MCR_MODE2_SAMPLEHOLD281,9070
#define DAC_MCR_HFSEL_SHIFT	DAC_MCR_HFSEL_SHIFT284,9191
#define DAC_MCR_HFSEL_MASK	DAC_MCR_HFSEL_MASK285,9223
#define DAC_MCR_HFSEL_DIS	DAC_MCR_HFSEL_DIS293,9532
#define DAC_MCR_HFSEL_AHB80	DAC_MCR_HFSEL_AHB80294,9588
#define DAC_MCR_HFSEL_AHB160	DAC_MCR_HFSEL_AHB160295,9646
#define DAC_MCR_SINFORMAT1	DAC_MCR_SINFORMAT1299,9759
#define DAC_MCR_DMADOUBLE1	DAC_MCR_DMADOUBLE1302,9838
#define DAC_MCR_MODE1_SHIFT	DAC_MCR_MODE1_SHIFT305,9912
#define DAC_MCR_MODE1_E_BUFF	DAC_MCR_MODE1_E_BUFF318,10504
#define DAC_MCR_MODE1_EP_BUFF	DAC_MCR_MODE1_EP_BUFF319,10563
#define DAC_MCR_MODE1_E	DAC_MCR_MODE1_E320,10623
#define DAC_MCR_MODE1_EP	DAC_MCR_MODE1_EP321,10678
#define DAC_MCR_MODE1_SH_E_BUFF	DAC_MCR_MODE1_SH_E_BUFF322,10733
#define DAC_MCR_MODE1_SH_EP_BUFF	DAC_MCR_MODE1_SH_EP_BUFF323,10795
#define DAC_MCR_MODE1_SH_E	DAC_MCR_MODE1_SH_E324,10857
#define DAC_MCR_MODE1_SH_EP	DAC_MCR_MODE1_SH_EP325,10914
#define DAC_MCR_MODE1_PERIPHERAL	DAC_MCR_MODE1_PERIPHERAL328,10981
#define DAC_MCR_MODE1_UNBUFFERED	DAC_MCR_MODE1_UNBUFFERED329,11043
#define DAC_MCR_MODE1_SAMPLEHOLD	DAC_MCR_MODE1_SAMPLEHOLD330,11105
#define DAC_SHSR1_TSAMPLE1_SHIFT	DAC_SHSR1_TSAMPLE1_SHIFT336,11326
#define DAC_SHSR1_TSAMPLE1_MASK	DAC_SHSR1_TSAMPLE1_MASK337,11361
#define DAC_SHSR2_TSAMPLE2_SHIFT	DAC_SHSR2_TSAMPLE2_SHIFT342,11551
#define DAC_SHSR2_TSAMPLE2_MASK	DAC_SHSR2_TSAMPLE2_MASK343,11586
#define DAC_SHHSR_THOLD2_SHIFT	DAC_SHHSR_THOLD2_SHIFT348,11773
#define DAC_SHHSR_THOLD2_MASK	DAC_SHHSR_THOLD2_MASK349,11808
#define DAC_SHHSR_THOLD1_SHIFT	DAC_SHHSR_THOLD1_SHIFT352,11912
#define DAC_SHHSR_THOLD1_MASK	DAC_SHHSR_THOLD1_MASK353,11946
#define DAC_STR1_STINCDATA1_SHIFT	DAC_STR1_STINCDATA1_SHIFT358,12127
#define DAC_STR1_STINCDATA1_MASK	DAC_STR1_STINCDATA1_MASK359,12164
#define DAC_STR1_STDIR1_SHIFT	DAC_STR1_STDIR1_SHIFT362,12259
#define DAC_STR1_STDIR1_DEC	DAC_STR1_STDIR1_DEC369,12424
#define DAC_STR1_STDIR1_INC	DAC_STR1_STDIR1_INC370,12483
#define DAC_STR1_STRSTDATA1_SHIFT	DAC_STR1_STRSTDATA1_SHIFT374,12591
#define DAC_STR1_STRSTDATA1_MASK	DAC_STR1_STRSTDATA1_MASK375,12627
#define DAC_STR2_STINCDATA2_SHIFT	DAC_STR2_STINCDATA2_SHIFT380,12810
#define DAC_STR2_STINCDATA2_MASK	DAC_STR2_STINCDATA2_MASK381,12847
#define DAC_STR2_STDIR2_SHIFT	DAC_STR2_STDIR2_SHIFT384,12942
#define DAC_STR2_STDIR2_DEC	DAC_STR2_STDIR2_DEC391,13107
#define DAC_STR2_STDIR2_INC	DAC_STR2_STDIR2_INC392,13166
#define DAC_STR2_STRSTDATA2_SHIFT	DAC_STR2_STRSTDATA2_SHIFT396,13274
#define DAC_STR2_STRSTDATA2_MASK	DAC_STR2_STRSTDATA2_MASK397,13310
#define DAC_STMODR_STINCTRIGSEL2_SHIFT	DAC_STMODR_STINCTRIGSEL2_SHIFT402,13509
#define DAC_STMODR_STINCTRIGSEL2_SW	DAC_STMODR_STINCTRIGSEL2_SW425,14120
#define DAC_STMODR_STINCTRIGSEL2_T1	DAC_STMODR_STINCTRIGSEL2_T1426,14196
#define DAC_STMODR_STINCTRIGSEL2_T2	DAC_STMODR_STINCTRIGSEL2_T2427,14272
#define DAC_STMODR_STINCTRIGSEL2_T3	DAC_STMODR_STINCTRIGSEL2_T3428,14348
#define DAC_STMODR_STINCTRIGSEL2_T4	DAC_STMODR_STINCTRIGSEL2_T4429,14424
#define DAC_STMODR_STINCTRIGSEL2_T5	DAC_STMODR_STINCTRIGSEL2_T5430,14500
#define DAC_STMODR_STINCTRIGSEL2_T6	DAC_STMODR_STINCTRIGSEL2_T6431,14576
#define DAC_STMODR_STINCTRIGSEL2_T7	DAC_STMODR_STINCTRIGSEL2_T7432,14652
#define DAC_STMODR_STINCTRIGSEL2_T8	DAC_STMODR_STINCTRIGSEL2_T8433,14728
#define DAC_STMODR_STINCTRIGSEL2_T9	DAC_STMODR_STINCTRIGSEL2_T9434,14804
#define DAC_STMODR_STINCTRIGSEL2_T10	DAC_STMODR_STINCTRIGSEL2_T10435,14880
#define DAC_STMODR_STINCTRIGSEL2_T11	DAC_STMODR_STINCTRIGSEL2_T11436,14957
#define DAC_STMODR_STINCTRIGSEL2_T12	DAC_STMODR_STINCTRIGSEL2_T12437,15034
#define DAC_STMODR_STINCTRIGSEL2_T13	DAC_STMODR_STINCTRIGSEL2_T13438,15111
#define DAC_STMODR_STINCTRIGSEL2_T14	DAC_STMODR_STINCTRIGSEL2_T14439,15188
#define DAC_STMODR_STINCTRIGSEL2_T15	DAC_STMODR_STINCTRIGSEL2_T15440,15265
#define DAC_STMODR_STRSTTRIGSEL2_SHIFT	DAC_STMODR_STRSTTRIGSEL2_SHIFT444,15423
#define DAC_STMODR_STRSTTRIGSEL2_SW	DAC_STMODR_STRSTTRIGSEL2_SW467,15970
#define DAC_STMODR_STRSTTRIGSEL2_T1	DAC_STMODR_STRSTTRIGSEL2_T1468,16046
#define DAC_STMODR_STRSTTRIGSEL2_T2	DAC_STMODR_STRSTTRIGSEL2_T2469,16122
#define DAC_STMODR_STRSTTRIGSEL2_T3	DAC_STMODR_STRSTTRIGSEL2_T3470,16198
#define DAC_STMODR_STRSTTRIGSEL2_T4	DAC_STMODR_STRSTTRIGSEL2_T4471,16274
#define DAC_STMODR_STRSTTRIGSEL2_T5	DAC_STMODR_STRSTTRIGSEL2_T5472,16350
#define DAC_STMODR_STRSTTRIGSEL2_T6	DAC_STMODR_STRSTTRIGSEL2_T6473,16426
#define DAC_STMODR_STRSTTRIGSEL2_T7	DAC_STMODR_STRSTTRIGSEL2_T7474,16502
#define DAC_STMODR_STRSTTRIGSEL2_T8	DAC_STMODR_STRSTTRIGSEL2_T8475,16578
#define DAC_STMODR_STRSTTRIGSEL2_T9	DAC_STMODR_STRSTTRIGSEL2_T9476,16654
#define DAC_STMODR_STRSTTRIGSEL2_T10	DAC_STMODR_STRSTTRIGSEL2_T10477,16730
#define DAC_STMODR_STRSTTRIGSEL2_T11	DAC_STMODR_STRSTTRIGSEL2_T11478,16807
#define DAC_STMODR_STRSTTRIGSEL2_T12	DAC_STMODR_STRSTTRIGSEL2_T12479,16884
#define DAC_STMODR_STRSTTRIGSEL2_T13	DAC_STMODR_STRSTTRIGSEL2_T13480,16961
#define DAC_STMODR_STRSTTRIGSEL2_T14	DAC_STMODR_STRSTTRIGSEL2_T14481,17038
#define DAC_STMODR_STRSTTRIGSEL2_T15	DAC_STMODR_STRSTTRIGSEL2_T15482,17115
#define DAC_STMODR_STINCTRIGSEL1_SHIFT	DAC_STMODR_STINCTRIGSEL1_SHIFT487,17278
#define DAC_STMODR_STINCTRIGSEL1_SW	DAC_STMODR_STINCTRIGSEL1_SW510,17888
#define DAC_STMODR_STINCTRIGSEL1_T1	DAC_STMODR_STINCTRIGSEL1_T1511,17964
#define DAC_STMODR_STINCTRIGSEL1_T2	DAC_STMODR_STINCTRIGSEL1_T2512,18040
#define DAC_STMODR_STINCTRIGSEL1_T3	DAC_STMODR_STINCTRIGSEL1_T3513,18116
#define DAC_STMODR_STINCTRIGSEL1_T4	DAC_STMODR_STINCTRIGSEL1_T4514,18192
#define DAC_STMODR_STINCTRIGSEL1_T5	DAC_STMODR_STINCTRIGSEL1_T5515,18268
#define DAC_STMODR_STINCTRIGSEL1_T6	DAC_STMODR_STINCTRIGSEL1_T6516,18344
#define DAC_STMODR_STINCTRIGSEL1_T7	DAC_STMODR_STINCTRIGSEL1_T7517,18420
#define DAC_STMODR_STINCTRIGSEL1_T8	DAC_STMODR_STINCTRIGSEL1_T8518,18496
#define DAC_STMODR_STINCTRIGSEL1_T9	DAC_STMODR_STINCTRIGSEL1_T9519,18572
#define DAC_STMODR_STINCTRIGSEL1_T10	DAC_STMODR_STINCTRIGSEL1_T10520,18648
#define DAC_STMODR_STINCTRIGSEL1_T11	DAC_STMODR_STINCTRIGSEL1_T11521,18725
#define DAC_STMODR_STINCTRIGSEL1_T12	DAC_STMODR_STINCTRIGSEL1_T12522,18802
#define DAC_STMODR_STINCTRIGSEL1_T13	DAC_STMODR_STINCTRIGSEL1_T13523,18879
#define DAC_STMODR_STINCTRIGSEL1_T14	DAC_STMODR_STINCTRIGSEL1_T14524,18956
#define DAC_STMODR_STINCTRIGSEL1_T15	DAC_STMODR_STINCTRIGSEL1_T15525,19033
#define DAC_STMODR_STRSTTRIGSEL1_SHIFT	DAC_STMODR_STRSTTRIGSEL1_SHIFT529,19191
#define DAC_STMODR_STRSTTRIGSEL1_SW	DAC_STMODR_STRSTTRIGSEL1_SW552,19737
#define DAC_STMODR_STRSTTRIGSEL1_T1	DAC_STMODR_STRSTTRIGSEL1_T1553,19813
#define DAC_STMODR_STRSTTRIGSEL1_T2	DAC_STMODR_STRSTTRIGSEL1_T2554,19889
#define DAC_STMODR_STRSTTRIGSEL1_T3	DAC_STMODR_STRSTTRIGSEL1_T3555,19965
#define DAC_STMODR_STRSTTRIGSEL1_T4	DAC_STMODR_STRSTTRIGSEL1_T4556,20041
#define DAC_STMODR_STRSTTRIGSEL1_T5	DAC_STMODR_STRSTTRIGSEL1_T5557,20117
#define DAC_STMODR_STRSTTRIGSEL1_T6	DAC_STMODR_STRSTTRIGSEL1_T6558,20193
#define DAC_STMODR_STRSTTRIGSEL1_T7	DAC_STMODR_STRSTTRIGSEL1_T7559,20269
#define DAC_STMODR_STRSTTRIGSEL1_T8	DAC_STMODR_STRSTTRIGSEL1_T8560,20345
#define DAC_STMODR_STRSTTRIGSEL1_T9	DAC_STMODR_STRSTTRIGSEL1_T9561,20421
#define DAC_STMODR_STRSTTRIGSEL1_T10	DAC_STMODR_STRSTTRIGSEL1_T10562,20497
#define DAC_STMODR_STRSTTRIGSEL1_T11	DAC_STMODR_STRSTTRIGSEL1_T11563,20574
#define DAC_STMODR_STRSTTRIGSEL1_T12	DAC_STMODR_STRSTTRIGSEL1_T12564,20651
#define DAC_STMODR_STRSTTRIGSEL1_T13	DAC_STMODR_STRSTTRIGSEL1_T13565,20728
#define DAC_STMODR_STRSTTRIGSEL1_T14	DAC_STMODR_STRSTTRIGSEL1_T14566,20805
#define DAC_STMODR_STRSTTRIGSEL1_T15	DAC_STMODR_STRSTTRIGSEL1_T15567,20882

../../../../libopencm3/include/libopencm3/stm32/common/usart_common_all.h,1381
#define LIBOPENCM3_USART_COMMON_ALL_HLIBOPENCM3_USART_COMMON_ALL_H35,1216
#define USART_PARITY_NONE	USART_PARITY_NONE46,1545
#define USART_PARITY_EVEN	USART_PARITY_EVEN47,1577
#define USART_PARITY_ODD	USART_PARITY_ODD48,1618
#define USART_PARITY_MASK	USART_PARITY_MASK50,1683
#define USART_MODE_RX USART_MODE_RX58,1949
#define USART_MODE_TX	USART_MODE_TX59,2002
#define USART_MODE_TX_RX	USART_MODE_TX_RX60,2046
#define USART_MODE_MASK	USART_MODE_MASK62,2110
#define USART_STOPBITS_1	USART_STOPBITS_169,2347
#define USART_STOPBITS_0_5	USART_STOPBITS_0_570,2413
#define USART_STOPBITS_2	USART_STOPBITS_271,2482
#define USART_STOPBITS_1_5	USART_STOPBITS_1_572,2549
#define USART_CR2_STOPBITS_1	USART_CR2_STOPBITS_176,2656
#define USART_CR2_STOPBITS_0_5	USART_CR2_STOPBITS_0_577,2720
#define USART_CR2_STOPBITS_2	USART_CR2_STOPBITS_278,2789
#define USART_CR2_STOPBITS_1_5	USART_CR2_STOPBITS_1_579,2854
#define USART_CR2_STOPBITS_MASK	USART_CR2_STOPBITS_MASK80,2923
#define USART_CR2_STOPBITS_SHIFT	USART_CR2_STOPBITS_SHIFT81,2969
#define USART_FLOWCONTROL_NONE	USART_FLOWCONTROL_NONE90,3236
#define USART_FLOWCONTROL_RTS	USART_FLOWCONTROL_RTS91,3280
#define USART_FLOWCONTROL_CTS	USART_FLOWCONTROL_CTS92,3333
#define USART_FLOWCONTROL_RTS_CTS	USART_FLOWCONTROL_RTS_CTS93,3386
#define USART_FLOWCONTROL_MASK	USART_FLOWCONTROL_MASK95,3462

../../../../libopencm3/include/libopencm3/stm32/common/flash_common_f.h,0

../../../../libopencm3/include/libopencm3/stm32/common/adc_common_v2_single.h,325
#define LIBOPENCM3_ADC_COMMON_V2_SINGLE_HLIBOPENCM3_ADC_COMMON_V2_SINGLE_H43,1461
#define ADC_CHSELR(ADC_CHSELR49,1652
#define ADC_CFGR1_WAIT	ADC_CFGR1_WAIT57,1869
#define ADC_CFGR1_AUTOFF	ADC_CFGR1_AUTOFF59,1922
#define ADC_CFGR1_SCANDIR	ADC_CFGR1_SCANDIR62,2031
#define ADC_CHSELR_CHSEL(ADC_CHSELR_CHSEL68,2224

../../../../libopencm3/include/libopencm3/stm32/common/dac_common_v1.h,1344
#define LIBOPENCM3_DAC_COMMON_V1_HLIBOPENCM3_DAC_COMMON_V1_H37,1206
#define DAC_CR_TSEL2_SHIFT	DAC_CR_TSEL2_SHIFT46,1385
#define DAC_CR_TSEL2_T6	DAC_CR_TSEL2_T666,2037
#define DAC_CR_TSEL2_T3	DAC_CR_TSEL2_T367,2091
#define DAC_CR_TSEL2_T8	DAC_CR_TSEL2_T868,2145
#define DAC_CR_TSEL2_T7	DAC_CR_TSEL2_T769,2199
#define DAC_CR_TSEL2_T5	DAC_CR_TSEL2_T570,2253
#define DAC_CR_TSEL2_T15	DAC_CR_TSEL2_T1571,2307
#define DAC_CR_TSEL2_T2	DAC_CR_TSEL2_T272,2361
#define DAC_CR_TSEL2_T4	DAC_CR_TSEL2_T473,2415
#define DAC_CR_TSEL2_E9	DAC_CR_TSEL2_E974,2469
#define DAC_CR_TSEL2_SW	DAC_CR_TSEL2_SW75,2523
#define DAC_CR_TEN2	DAC_CR_TEN279,2626
#define DAC_CR_BOFF2	DAC_CR_BOFF282,2707
#define DAC_CR_TSEL1_SHIFT	DAC_CR_TSEL1_SHIFT85,2790
#define DAC_CR_TSEL1_T6	DAC_CR_TSEL1_T6105,3443
#define DAC_CR_TSEL1_T3	DAC_CR_TSEL1_T3106,3497
#define DAC_CR_TSEL1_T8	DAC_CR_TSEL1_T8107,3551
#define DAC_CR_TSEL1_T7	DAC_CR_TSEL1_T7108,3605
#define DAC_CR_TSEL1_T5	DAC_CR_TSEL1_T5109,3659
#define DAC_CR_TSEL1_T15	DAC_CR_TSEL1_T15110,3713
#define DAC_CR_TSEL1_T2	DAC_CR_TSEL1_T2111,3767
#define DAC_CR_TSEL1_T4	DAC_CR_TSEL1_T4112,3821
#define DAC_CR_TSEL1_E9	DAC_CR_TSEL1_E9113,3875
#define DAC_CR_TSEL1_SW	DAC_CR_TSEL1_SW114,3929
#define DAC_CR_TEN1	DAC_CR_TEN1118,4032
#define DAC_CR_BOFF1	DAC_CR_BOFF1121,4112

../../../../libopencm3/include/libopencm3/stm32/common/exti_common_all.h,1431
#define LIBOPENCM3_EXTI_COMMON_ALL_HLIBOPENCM3_EXTI_COMMON_ALL_H29,1017
#define EXTI0	EXTI033,1093
#define EXTI1	EXTI134,1119
#define EXTI2	EXTI235,1145
#define EXTI3	EXTI336,1171
#define EXTI4	EXTI437,1197
#define EXTI5	EXTI538,1223
#define EXTI6	EXTI639,1249
#define EXTI7	EXTI740,1275
#define EXTI8	EXTI841,1301
#define EXTI9	EXTI942,1327
#define EXTI10	EXTI1043,1353
#define EXTI11	EXTI1144,1381
#define EXTI12	EXTI1245,1409
#define EXTI13	EXTI1346,1437
#define EXTI14	EXTI1447,1465
#define EXTI15	EXTI1548,1493
#define EXTI16	EXTI1649,1521
#define EXTI17	EXTI1750,1549
#define EXTI18	EXTI1851,1577
#define EXTI19	EXTI1952,1605
#define EXTI20	EXTI2053,1633
#define EXTI21	EXTI2154,1661
#define EXTI22	EXTI2255,1689
#define EXTI23	EXTI2356,1717
#define EXTI24	EXTI2457,1745
#define EXTI25	EXTI2558,1773
#define EXTI26	EXTI2659,1801
#define EXTI27	EXTI2760,1829
#define EXTI28	EXTI2861,1857
#define EXTI29	EXTI2962,1885
#define EXTI30	EXTI3063,1913
#define EXTI31	EXTI3164,1941
#define EXTI32	EXTI3266,1970
#define EXTI33	EXTI3367,1997
#define EXTI34	EXTI3468,2024
#define EXTI35	EXTI3569,2051
#define EXTI36	EXTI3670,2078
#define EXTI37	EXTI3771,2105
enum exti_trigger_type {exti_trigger_type74,2153
	EXTI_TRIGGER_RISING,EXTI_TRIGGER_RISING75,2178
	EXTI_TRIGGER_FALLING,EXTI_TRIGGER_FALLING76,2200
	EXTI_TRIGGER_BOTH,EXTI_TRIGGER_BOTH77,2223

../../../../libopencm3/include/libopencm3/stm32/common/gpio_common_f234.h,5582
#define LIBOPENCM3_GPIO_COMMON_F234_HLIBOPENCM3_GPIO_COMMON_F234_H37,1359
#define GPIOA	GPIOA48,1579
#define GPIOB	GPIOB49,1613
#define GPIOC	GPIOC50,1647
#define GPIOD	GPIOD51,1681
#define GPIOE	GPIOE52,1715
#define GPIOF	GPIOF53,1749
#define GPIOG	GPIOG54,1783
#define GPIOH	GPIOH55,1817
#define GPIO_MODER(GPIO_MODER62,1981
#define GPIOA_MODER	GPIOA_MODER63,2029
#define GPIOB_MODER	GPIOB_MODER64,2069
#define GPIOC_MODER	GPIOC_MODER65,2109
#define GPIOD_MODER	GPIOD_MODER66,2149
#define GPIOE_MODER	GPIOE_MODER67,2189
#define GPIOF_MODER	GPIOF_MODER68,2229
#define GPIOG_MODER	GPIOG_MODER69,2269
#define GPIOH_MODER	GPIOH_MODER70,2309
#define GPIO_OTYPER(GPIO_OTYPER73,2397
#define GPIOA_OTYPER	GPIOA_OTYPER74,2446
#define GPIOB_OTYPER	GPIOB_OTYPER75,2488
#define GPIOC_OTYPER	GPIOC_OTYPER76,2530
#define GPIOD_OTYPER	GPIOD_OTYPER77,2572
#define GPIOE_OTYPER	GPIOE_OTYPER78,2614
#define GPIOF_OTYPER	GPIOF_OTYPER79,2656
#define GPIOG_OTYPER	GPIOG_OTYPER80,2698
#define GPIOH_OTYPER	GPIOH_OTYPER81,2740
#define GPIO_OSPEEDR(GPIO_OSPEEDR84,2832
#define GPIOA_OSPEEDR	GPIOA_OSPEEDR85,2882
#define GPIOB_OSPEEDR	GPIOB_OSPEEDR86,2926
#define GPIOC_OSPEEDR	GPIOC_OSPEEDR87,2970
#define GPIOD_OSPEEDR	GPIOD_OSPEEDR88,3014
#define GPIOE_OSPEEDR	GPIOE_OSPEEDR89,3058
#define GPIOF_OSPEEDR	GPIOF_OSPEEDR90,3102
#define GPIOG_OSPEEDR	GPIOG_OSPEEDR91,3146
#define GPIOH_OSPEEDR	GPIOH_OSPEEDR92,3190
#define GPIO_PUPDR(GPIO_PUPDR95,3287
#define GPIOA_PUPDR	GPIOA_PUPDR96,3335
#define GPIOB_PUPDR	GPIOB_PUPDR97,3375
#define GPIOC_PUPDR	GPIOC_PUPDR98,3415
#define GPIOD_PUPDR	GPIOD_PUPDR99,3455
#define GPIOE_PUPDR	GPIOE_PUPDR100,3495
#define GPIOF_PUPDR	GPIOF_PUPDR101,3535
#define GPIOG_PUPDR	GPIOG_PUPDR102,3575
#define GPIOH_PUPDR	GPIOH_PUPDR103,3615
#define GPIO_IDR(GPIO_IDR106,3699
#define GPIOA_IDR	GPIOA_IDR107,3746
#define GPIOB_IDR	GPIOB_IDR108,3782
#define GPIOC_IDR	GPIOC_IDR109,3818
#define GPIOD_IDR	GPIOD_IDR110,3854
#define GPIOE_IDR	GPIOE_IDR111,3890
#define GPIOF_IDR	GPIOF_IDR112,3926
#define GPIOG_IDR	GPIOG_IDR113,3962
#define GPIOH_IDR	GPIOH_IDR114,3998
#define GPIO_ODR(GPIO_ODR117,4079
#define GPIOA_ODR	GPIOA_ODR118,4126
#define GPIOB_ODR	GPIOB_ODR119,4162
#define GPIOC_ODR	GPIOC_ODR120,4198
#define GPIOD_ODR	GPIOD_ODR121,4234
#define GPIOE_ODR	GPIOE_ODR122,4270
#define GPIOF_ODR	GPIOF_ODR123,4306
#define GPIOG_ODR	GPIOG_ODR124,4342
#define GPIOH_ODR	GPIOH_ODR125,4378
#define GPIO_BSRR(GPIO_BSRR128,4462
#define GPIOA_BSRR	GPIOA_BSRR129,4510
#define GPIOB_BSRR	GPIOB_BSRR130,4548
#define GPIOC_BSRR	GPIOC_BSRR131,4586
#define GPIOD_BSRR	GPIOD_BSRR132,4624
#define GPIOE_BSRR	GPIOE_BSRR133,4662
#define GPIOF_BSRR	GPIOF_BSRR134,4700
#define GPIOG_BSRR	GPIOG_BSRR135,4738
#define GPIOH_BSRR	GPIOH_BSRR136,4776
#define GPIO_LCKR(GPIO_LCKR139,4867
#define GPIOA_LCKR	GPIOA_LCKR140,4915
#define GPIOB_LCKR	GPIOB_LCKR141,4953
#define GPIOC_LCKR	GPIOC_LCKR142,4991
#define GPIOD_LCKR	GPIOD_LCKR143,5029
#define GPIOE_LCKR	GPIOE_LCKR144,5067
#define GPIOF_LCKR	GPIOF_LCKR145,5105
#define GPIOG_LCKR	GPIOG_LCKR146,5143
#define GPIOH_LCKR	GPIOH_LCKR147,5181
#define GPIO_AFRL(GPIO_AFRL150,5271
#define GPIOA_AFRL	GPIOA_AFRL151,5319
#define GPIOB_AFRL	GPIOB_AFRL152,5357
#define GPIOC_AFRL	GPIOC_AFRL153,5395
#define GPIOD_AFRL	GPIOD_AFRL154,5433
#define GPIOE_AFRL	GPIOE_AFRL155,5471
#define GPIOF_AFRL	GPIOF_AFRL156,5509
#define GPIOG_AFRL	GPIOG_AFRL157,5547
#define GPIOH_AFRL	GPIOH_AFRL158,5585
#define GPIO_AFRH(GPIO_AFRH161,5676
#define GPIOA_AFRH	GPIOA_AFRH162,5724
#define GPIOB_AFRH	GPIOB_AFRH163,5762
#define GPIOC_AFRH	GPIOC_AFRH164,5800
#define GPIOD_AFRH	GPIOD_AFRH165,5838
#define GPIOE_AFRH	GPIOE_AFRH166,5876
#define GPIOF_AFRH	GPIOF_AFRH167,5914
#define GPIOG_AFRH	GPIOG_AFRH168,5952
#define GPIOH_AFRH	GPIOH_AFRH169,5990
#define GPIO_MODE(GPIO_MODE173,6110
#define GPIO_MODE_MASK(GPIO_MODE_MASK174,6160
#define GPIO_MODE_INPUT	GPIO_MODE_INPUT178,6300
#define GPIO_MODE_OUTPUT	GPIO_MODE_OUTPUT179,6330
#define GPIO_MODE_AF	GPIO_MODE_AF180,6360
#define GPIO_MODE_ANALOG	GPIO_MODE_ANALOG181,6387
#define GPIO_OTYPE_PP	GPIO_OTYPE_PP190,6610
#define GPIO_OTYPE_OD	GPIO_OTYPE_OD192,6656
#define GPIO_OSPEED(GPIO_OSPEED197,6774
#define GPIO_OSPEED_MASK(GPIO_OSPEED_MASK198,6828
#define GPIO_OSPEED_2MHZ	GPIO_OSPEED_2MHZ202,6950
#define GPIO_OSPEED_25MHZ	GPIO_OSPEED_25MHZ203,6980
#define GPIO_OSPEED_50MHZ	GPIO_OSPEED_50MHZ204,7011
#define GPIO_OSPEED_100MHZ	GPIO_OSPEED_100MHZ205,7042
#define GPIO_PUPD(GPIO_PUPD210,7164
#define GPIO_PUPD_MASK(GPIO_PUPD_MASK211,7214
#define GPIO_PUPD_NONE	GPIO_PUPD_NONE215,7333
#define GPIO_PUPD_PULLUP	GPIO_PUPD_PULLUP216,7362
#define GPIO_PUPD_PULLDOWN	GPIO_PUPD_PULLDOWN217,7392
#define GPIO_LCKK	GPIO_LCKK235,8006
#define GPIO_AFR(GPIO_AFR243,8312
#define GPIO_AFR_MASK(GPIO_AFR_MASK244,8358
#define GPIO_AF0	GPIO_AF0248,8489
#define GPIO_AF1	GPIO_AF1249,8512
#define GPIO_AF2	GPIO_AF2250,8535
#define GPIO_AF3	GPIO_AF3251,8558
#define GPIO_AF4	GPIO_AF4252,8581
#define GPIO_AF5	GPIO_AF5253,8604
#define GPIO_AF6	GPIO_AF6254,8627
#define GPIO_AF7	GPIO_AF7255,8650
#define GPIO_AF8	GPIO_AF8256,8673
#define GPIO_AF9	GPIO_AF9257,8696
#define GPIO_AF10	GPIO_AF10258,8719
#define GPIO_AF11	GPIO_AF11259,8743
#define GPIO_AF12	GPIO_AF12260,8767
#define GPIO_AF13	GPIO_AF13261,8791
#define GPIO_AF14	GPIO_AF14262,8815
#define GPIO_AF15	GPIO_AF15263,8839

../../../../libopencm3/include/libopencm3/stm32/common/dac_common_all.h,3908
#define LIBOPENCM3_DAC_COMMON_ALL_HLIBOPENCM3_DAC_COMMON_ALL_H40,1358
#define DAC_CR(DAC_CR46,1480
#define DAC_SWTRIGR(DAC_SWTRIGR49,1575
#define DAC_DHR12R1(DAC_DHR12R152,1700
#define DAC_DHR12L1(DAC_DHR12L155,1824
#define DAC_DHR8R1(DAC_DHR8R158,1947
#define DAC_DHR12R2(DAC_DHR12R261,2072
#define DAC_DHR12L2(DAC_DHR12L264,2196
#define DAC_DHR8R2(DAC_DHR8R267,2319
#define DAC_DHR12RD(DAC_DHR12RD70,2440
#define DAC_DHR12LD(DAC_DHR12LD73,2560
#define DAC_DHR8RD(DAC_DHR8RD76,2679
#define DAC_DOR1(DAC_DOR179,2779
#define DAC_DOR2(DAC_DOR282,2877
#define DAC_SR(DAC_SR87,2981
#define DAC_CR_DMAUDRIE2	DAC_CR_DMAUDRIE298,3210
#define DAC_CR_DMAEN2	DAC_CR_DMAEN2101,3286
#define DAC_CR_MAMP2_SHIFT	DAC_CR_MAMP2_SHIFT104,3392
#define DAC_CR_WAVEx_MASK	DAC_CR_WAVEx_MASK107,3462
#define DAC_CR_WAVE2_SHIFT	DAC_CR_WAVE2_SHIFT110,3546
#define DAC_CR_EN2	DAC_CR_EN2113,3610
#define DAC_CR_DMAUDRIE1	DAC_CR_DMAUDRIE1118,3765
#define DAC_CR_DMAEN1	DAC_CR_DMAEN1121,3841
#define DAC_CR_MAMP1_SHIFT	DAC_CR_MAMP1_SHIFT124,3947
#define DAC_CR_MAMPx_MASK	DAC_CR_MAMPx_MASK126,4024
#define DAC_CR_WAVE1_SHIFT	DAC_CR_WAVE1_SHIFT129,4109
#define DAC_CR_EN1	DAC_CR_EN1132,4172
#define DAC_SWTRIGR_SWTRIG2	DAC_SWTRIGR_SWTRIG2139,4318
#define DAC_SWTRIGR_SWTRIG1	DAC_SWTRIGR_SWTRIG1142,4403
#define DAC_DHR12R1_DACC1DHR_SHIFT	DAC_DHR12R1_DACC1DHR_SHIFT150,4590
#define DAC_DHR12R1_DACC1DHR_MASK	DAC_DHR12R1_DACC1DHR_MASK151,4627
#define DAC_DHR12L1_DACC1DHR_SHIFT	DAC_DHR12L1_DACC1DHR_SHIFT155,4749
#define DAC_DHR12L1_DACC1DHR_MASK	DAC_DHR12L1_DACC1DHR_MASK156,4786
#define DAC_DHR8R1_DACC1DHR_SHIFT	DAC_DHR8R1_DACC1DHR_SHIFT160,4908
#define DAC_DHR8R1_DACC1DHR_MASK	DAC_DHR8R1_DACC1DHR_MASK161,4944
#define DAC_DHR12R2_DACC2DHR_SHIFT	DAC_DHR12R2_DACC2DHR_SHIFT165,5064
#define DAC_DHR12R2_DACC2DHR_MASK	DAC_DHR12R2_DACC2DHR_MASK166,5101
#define DAC_DHR12L2_DACC2DHR_SHIFT	DAC_DHR12L2_DACC2DHR_SHIFT170,5223
#define DAC_DHR12L2_DACC2DHR_MASK	DAC_DHR12L2_DACC2DHR_MASK171,5260
#define DAC_DHR8R2_DACC2DHR_SHIFT	DAC_DHR8R2_DACC2DHR_SHIFT175,5382
#define DAC_DHR8R2_DACC2DHR_MASK	DAC_DHR8R2_DACC2DHR_MASK176,5418
#define DAC_DHR12RD_DACC2DHR_SHIFT	DAC_DHR12RD_DACC2DHR_SHIFT180,5538
#define DAC_DHR12RD_DACC2DHR_MASK	DAC_DHR12RD_DACC2DHR_MASK181,5576
#define DAC_DHR12RD_DACC1DHR_SHIFT	DAC_DHR12RD_DACC1DHR_SHIFT182,5616
#define DAC_DHR12RD_DACC1DHR_MSK	DAC_DHR12RD_DACC1DHR_MSK183,5653
#define DAC_DHR12LD_DACC2DHR_SHIFT	DAC_DHR12LD_DACC2DHR_SHIFT187,5774
#define DAC_DHR12LD_DACC2DHR_MSK	DAC_DHR12LD_DACC2DHR_MSK188,5812
#define DAC_DHR12LD_DACC1DHR_SHIFT	DAC_DHR12LD_DACC1DHR_SHIFT189,5851
#define DAC_DHR12LD_DACC1DHR_MSK	DAC_DHR12LD_DACC1DHR_MSK190,5888
#define DAC_DHR8RD_DACC2DHR_SHIFT	DAC_DHR8RD_DACC2DHR_SHIFT194,6009
#define DAC_DHR8RD_DACC2DHR_MSK	DAC_DHR8RD_DACC2DHR_MSK195,6045
#define DAC_DHR8RD_DACC1DHR_SHIFT	DAC_DHR8RD_DACC1DHR_SHIFT196,6083
#define DAC_DHR8RD_DACC1DHR_MSK	DAC_DHR8RD_DACC1DHR_MSK197,6119
#define DAC_DOR1_DACC1DOR_SHIFT	DAC_DOR1_DACC1DOR_SHIFT205,6302
#define DAC_DOR1_DACC1DOR_MSK	DAC_DOR1_DACC1DOR_MSK206,6337
#define DAC_DOR2_DACC2DOR_SHIFT	DAC_DOR2_DACC2DOR_SHIFT210,6456
#define DAC_DOR2_DACC2DOR_MSK	DAC_DOR2_DACC2DOR_MSK211,6491
#define DAC_SR_DMAUDR1	DAC_SR_DMAUDR1219,6628
#define DAC_SR_DMAUDR2	DAC_SR_DMAUDR2222,6703
#define DAC_CHANNEL1	DAC_CHANNEL1231,6966
#define DAC_CHANNEL2	DAC_CHANNEL2232,6997
#define DAC_CHANNEL_BOTH	DAC_CHANNEL_BOTH233,7028
enum dac_align {dac_align237,7149
	DAC_ALIGN_RIGHT8,DAC_ALIGN_RIGHT8238,7166
	DAC_ALIGN_RIGHT12,DAC_ALIGN_RIGHT12239,7185
	DAC_ALIGN_LEFT12,DAC_ALIGN_LEFT12240,7205
enum dac_wave {dac_wave246,7320
	DAC_WAVE_DISABLE  = 0,DAC_WAVE_DISABLE247,7336
	DAC_WAVE_NOISE    = 1,DAC_WAVE_NOISE248,7360
	DAC_WAVE_TRIANGLE = 2,DAC_WAVE_TRIANGLE249,7384
	DAC_WAVE_SAWTOOTH = 3,DAC_WAVE_SAWTOOTH250,7408

../../../../libopencm3/include/libopencm3/stm32/common/lptimer_common_all.h,5667
#define LIBOPENCM3_LPTIMER_COMMON_HLIBOPENCM3_LPTIMER_COMMON_H33,1179
#define LPTIM_ISR(LPTIM_ISR37,1295
#define LPTIM_ICR(LPTIM_ICR38,1350
#define LPTIM_IER(LPTIM_IER39,1405
#define LPTIM_CFGR(LPTIM_CFGR40,1460
#define LPTIM_CR(LPTIM_CR41,1516
#define LPTIM_CMP(LPTIM_CMP42,1570
#define LPTIM_ARR(LPTIM_ARR43,1625
#define LPTIM_CNT(LPTIM_CNT44,1680
#define LPTIM1_ISR	LPTIM1_ISR46,1736
#define LPTIM1_ICR	LPTIM1_ICR47,1780
#define LPTIM1_IER	LPTIM1_IER48,1824
#define LPTIM1_CFGR	LPTIM1_CFGR49,1868
#define LPTIM1_CR	LPTIM1_CR50,1914
#define LPTIM1_CMP	LPTIM1_CMP51,1956
#define LPTIM1_ARR	LPTIM1_ARR52,2000
#define LPTIM1_CNT	LPTIM1_CNT53,2044
#define LPTIM2_ISR	LPTIM2_ISR56,2114
#define LPTIM2_ICR	LPTIM2_ICR57,2158
#define LPTIM2_IER	LPTIM2_IER58,2202
#define LPTIM2_CFGR	LPTIM2_CFGR59,2246
#define LPTIM2_CR	LPTIM2_CR60,2292
#define LPTIM2_CMP	LPTIM2_CMP61,2334
#define LPTIM2_ARR	LPTIM2_ARR62,2378
#define LPTIM2_CNT	LPTIM2_CNT63,2422
#define LPTIM_ISR_CMPM	LPTIM_ISR_CMPM70,2580
#define LPTIM_ISR_ARRM	LPTIM_ISR_ARRM73,2654
#define LPTIM_ISR_EXTTRIG	LPTIM_ISR_EXTTRIG76,2742
#define LPTIM_ISR_CMPOK	LPTIM_ISR_CMPOK79,2829
#define LPTIM_ISR_ARROK	LPTIM_ISR_ARROK82,2918
#define LPTIM_ISR_UP	LPTIM_ISR_UP85,3010
#define LPTIM_ISR_DOWN	LPTIM_ISR_DOWN88,3101
#define LPTIM_ICR_CMPMCF	LPTIM_ICR_CMPMCF96,3260
#define LPTIM_ICR_ARRMCF	LPTIM_ICR_ARRMCF99,3348
#define LPTIM_ICR_EXTTRIGCF	LPTIM_ICR_EXTTRIGCF102,3450
#define LPTIM_ICR_CMPOKCF	LPTIM_ICR_CMPOKCF105,3552
#define LPTIM_ICR_ARROKCF	LPTIM_ICR_ARROKCF108,3655
#define LPTIM_ICR_UPCF	LPTIM_ICR_UPCF111,3748
#define LPTIM_ICR_DOWNCF	LPTIM_ICR_DOWNCF114,3843
#define LPTIM_IER_CMPMIE	LPTIM_IER_CMPMIE122,4009
#define LPTIM_IER_ARRMIE	LPTIM_IER_ARRMIE125,4103
#define LPTIM_IER_EXTTRIGIE	LPTIM_IER_EXTTRIGIE128,4211
#define LPTIM_IER_CMPOKIE	LPTIM_IER_CMPOKIE131,4319
#define LPTIM_IER_ARROKIE	LPTIM_IER_ARROKIE134,4428
#define LPTIM_IER_UPIE	LPTIM_IER_UPIE137,4527
#define LPTIM_IER_DOWNIE	LPTIM_IER_DOWNIE140,4628
#define LPTIM_CFGR_CKSEL	LPTIM_CFGR_CKSEL148,4801
#define LPTIM_CFGR_CKPOL_SHIFT	LPTIM_CFGR_CKPOL_SHIFT150,4837
#define LPTIM_CFGR_CKPOL_MASK	LPTIM_CFGR_CKPOL_MASK151,4871
#define LPTIM_CFGR_CKPOL	LPTIM_CFGR_CKPOL152,4907
#define LPTIM_CFGR_CKPOL_RISING	LPTIM_CFGR_CKPOL_RISING155,5031
#define LPTIM_CFGR_CKPOL_FALLING	LPTIM_CFGR_CKPOL_FALLING156,5094
#define LPTIM_CFGR_CKPOL_BOTH	LPTIM_CFGR_CKPOL_BOTH157,5157
#define LPTIM_CFGR_CKPOL_ENC_1	LPTIM_CFGR_CKPOL_ENC_1158,5218
#define LPTIM_CFGR_CKPOL_ENC_2	LPTIM_CFGR_CKPOL_ENC_2159,5280
#define LPTIM_CFGR_CKPOL_ENC_3	LPTIM_CFGR_CKPOL_ENC_3160,5342
#define LPTIM_CFGR_CKFLT_SHIFT	LPTIM_CFGR_CKFLT_SHIFT163,5413
#define LPTIM_CFGR_CKFLT_MASK	LPTIM_CFGR_CKFLT_MASK164,5447
#define LPTIM_CFGR_CKFLT	LPTIM_CFGR_CKFLT165,5483
#define LPTIM_CFGR_CKFLT_2	LPTIM_CFGR_CKFLT_2168,5639
#define LPTIM_CFGR_CKFLT_4	LPTIM_CFGR_CKFLT_4169,5697
#define LPTIM_CFGR_CKFLT_8	LPTIM_CFGR_CKFLT_8170,5755
#define LPTIM_CFGR_TRGFLT_SHIFT	LPTIM_CFGR_TRGFLT_SHIFT173,5822
#define LPTIM_CFGR_TRGFLT_MASK	LPTIM_CFGR_TRGFLT_MASK174,5857
#define LPTIM_CFGR_TRGFLT	LPTIM_CFGR_TRGFLT175,5894
#define LPTIM_CFGR_TRGFLT_2	LPTIM_CFGR_TRGFLT_2178,6047
#define LPTIM_CFGR_TRGFLT_4	LPTIM_CFGR_TRGFLT_4179,6107
#define LPTIM_CFGR_TRGFLT_8	LPTIM_CFGR_TRGFLT_8180,6167
#define LPTIM_CFGR_PRESC_SHIFT	LPTIM_CFGR_PRESC_SHIFT183,6236
#define LPTIM_CFGR_PRESC_MASK	LPTIM_CFGR_PRESC_MASK184,6270
#define LPTIM_CFGR_PRESC	LPTIM_CFGR_PRESC185,6306
#define LPTIM_CFGR_PRESC_1	LPTIM_CFGR_PRESC_1188,6431
#define LPTIM_CFGR_PRESC_2	LPTIM_CFGR_PRESC_2189,6489
#define LPTIM_CFGR_PRESC_4	LPTIM_CFGR_PRESC_4190,6547
#define LPTIM_CFGR_PRESC_8	LPTIM_CFGR_PRESC_8191,6605
#define LPTIM_CFGR_PRESC_16	LPTIM_CFGR_PRESC_16192,6663
#define LPTIM_CFGR_PRESC_32	LPTIM_CFGR_PRESC_32193,6722
#define LPTIM_CFGR_PRESC_64	LPTIM_CFGR_PRESC_64194,6781
#define LPTIM_CFGR_PRESC_128	LPTIM_CFGR_PRESC_128195,6840
#define LPTIM_CFGR_TRIGSEL_SHIFT	LPTIM_CFGR_TRIGSEL_SHIFT198,6909
#define LPTIM_CFGR_TRIGSEL_MASK	LPTIM_CFGR_TRIGSEL_MASK199,6945
#define LPTIM_CFGR_TRIGSEL	LPTIM_CFGR_TRIGSEL200,6983
#define LPTIM_CFGR_TRIGSEL_EXT_TRIG0	LPTIM_CFGR_TRIGSEL_EXT_TRIG0203,7117
#define LPTIM_CFGR_TRIGSEL_EXT_TRIG1	LPTIM_CFGR_TRIGSEL_EXT_TRIG1204,7186
#define LPTIM_CFGR_TRIGSEL_EXT_TRIG2	LPTIM_CFGR_TRIGSEL_EXT_TRIG2205,7255
#define LPTIM_CFGR_TRIGSEL_EXT_TRIG3	LPTIM_CFGR_TRIGSEL_EXT_TRIG3206,7324
#define LPTIM_CFGR_TRIGSEL_EXT_TRIG4	LPTIM_CFGR_TRIGSEL_EXT_TRIG4207,7393
#define LPTIM_CFGR_TRIGSEL_EXT_TRIG6	LPTIM_CFGR_TRIGSEL_EXT_TRIG6209,7482
#define LPTIM_CFGR_TRIGSEL_EXT_TRIG7	LPTIM_CFGR_TRIGSEL_EXT_TRIG7210,7551
#define LPTIM_CFGR_TRIGEN_SHIFT	LPTIM_CFGR_TRIGEN_SHIFT213,7629
#define LPTIM_CFGR_TRIGEN_MASK	LPTIM_CFGR_TRIGEN_MASK214,7665
#define LPTIM_CFGR_TRIGEN	LPTIM_CFGR_TRIGEN215,7702
#define LPTIM_CFGR_TRIGEN_SW	LPTIM_CFGR_TRIGEN_SW218,7843
#define LPTIM_CFGR_TRIGEN_RISING	LPTIM_CFGR_TRIGEN_RISING219,7904
#define LPTIM_CFGR_TRIGEN_FALLING	LPTIM_CFGR_TRIGEN_FALLING220,7968
#define LPTIM_CFGR_TRIGEN_BOTH	LPTIM_CFGR_TRIGEN_BOTH221,8033
#define LPTIM_CFGR_TIMOUT	LPTIM_CFGR_TIMOUT225,8135
#define LPTIM_CFGR_WAVE	LPTIM_CFGR_WAVE228,8201
#define LPTIM_CFGR_WAVPOL	LPTIM_CFGR_WAVPOL231,8277
#define LPTIM_CFGR_PRELOAD	LPTIM_CFGR_PRELOAD234,8352
#define LPTIM_CFGR_COUNTMODE	LPTIM_CFGR_COUNTMODE237,8429
#define LPTIM_CFGR_ENC	LPTIM_CFGR_ENC240,8502
#define LPTIM_CR_ENABLE	LPTIM_CR_ENABLE248,8630
#define LPTIM_CR_SNGSTRT	LPTIM_CR_SNGSTRT251,8703
#define LPTIM_CR_CNTSTRT	LPTIM_CR_CNTSTRT254,8780

../../../../libopencm3/include/libopencm3/stm32/common/usart_common_fifos.h,1608
#define LIBOPENCM3_STM32_COMMON_USART_COMMON_FIFOS_H_LIBOPENCM3_STM32_COMMON_USART_COMMON_FIFOS_H_22,874
#define USART_PRESC(USART_PRESC30,1109
#define USART_CR1_RXFFIE USART_CR1_RXFFIE36,1254
#define USART_CR1_TXFEIE USART_CR1_TXFEIE38,1324
#define USART_CR1_FIFOEN USART_CR1_FIFOEN40,1379
typedef enum {__anon8203a43d010346,1492
  USART_FIFO_THRESH_EIGTH = 0x0,USART_FIFO_THRESH_EIGTH47,1507
  USART_FIFO_THRESH_QUARTER = 0x1,USART_FIFO_THRESH_QUARTER48,1540
  USART_FIFO_THRESH_HALF = 0x2,USART_FIFO_THRESH_HALF49,1575
  USART_FIFO_THRESH_THREEQTR = 0x3,USART_FIFO_THRESH_THREEQTR50,1607
  USART_FIFO_THRESH_SEVENEIGTH = 0x4,USART_FIFO_THRESH_SEVENEIGTH51,1643
  USART_FIFO_THRESH_TX_EMPTY = 0x5,USART_FIFO_THRESH_TX_EMPTY52,1681
  USART_FIFO_THRESH_RX_FULL = 0x5,USART_FIFO_THRESH_RX_FULL53,1717
  USART_FIFO_THRESH_MASK = 0x7USART_FIFO_THRESH_MASK54,1752
} usart_fifo_threshold_t;usart_fifo_threshold_t55,1783
#define USART_CR3_TXFTCFG_SHIFT USART_CR3_TXFTCFG_SHIFT58,1855
#define USART_CR3_RXFTIE USART_CR3_RXFTIE60,1933
#define USART_CR3_RXFTCFG_SHIFT USART_CR3_RXFTCFG_SHIFT62,2009
#define USART_CR3_TCBGTIE USART_CR3_TCBGTIE64,2103
#define USART_CR3_TXFTIE USART_CR3_TXFTIE66,2178
#define USART_ISR_TXFT USART_ISR_TXFT72,2297
#define USART_ISR_RXFT USART_ISR_RXFT74,2367
#define USART_ISR_TCBGT USART_ISR_TCBGT76,2459
#define USART_ISR_RXFF USART_ISR_RXFF78,2515
#define USART_ISR_TXFE USART_ISR_TXFE80,2571
#define USART_ISR_UDR USART_ISR_UDR82,2632
#define USART_ICR_UDR USART_ICR_UDR88,2745
#define USART_ICR_TXFECF USART_ICR_TXFECF90,2806

../../../../libopencm3/include/libopencm3/stm32/common/adc_common_v2_multi.h,2933
#define LIBOPENCM3_ADC_COMMON_V2_MULTI_HLIBOPENCM3_ADC_COMMON_V2_MULTI_H36,1201
#define ADC_SMPR2(ADC_SMPR249,1648
#define ADC_TR2(ADC_TR251,1729
#define ADC_TR3(ADC_TR353,1808
#define ADC_SQR1(ADC_SQR155,1918
#define ADC_SQR2(ADC_SQR256,1962
#define ADC_SQR3(ADC_SQR357,2006
#define ADC_SQR4(ADC_SQR458,2050
#define ADC_JSQR(ADC_JSQR61,2153
#define ADC_OFR1(ADC_OFR164,2256
#define ADC_OFR2(ADC_OFR265,2300
#define ADC_OFR3(ADC_OFR366,2344
#define ADC_OFR4(ADC_OFR467,2388
#define ADC_JDR1(ADC_JDR170,2498
#define ADC_JDR2(ADC_JDR271,2542
#define ADC_JDR3(ADC_JDR372,2586
#define ADC_JDR4(ADC_JDR473,2630
#define ADC_AWD2CR(ADC_AWD2CR76,2751
#define ADC_AWD3CR(ADC_AWD3CR78,2873
#define ADC_DIFSEL(ADC_DIFSEL81,2994
#define ADC_CALFACT(ADC_CALFACT84,3098
#define ADC_CSR(ADC_CSR87,3181
#define ADC_CDR(ADC_CDR88,3231
#define ADC_ISR_JQOVF	ADC_ISR_JQOVF95,3495
#define ADC_ISR_AWD3	ADC_ISR_AWD397,3563
#define ADC_ISR_AWD2	ADC_ISR_AWD299,3629
#define ADC_ISR_JEOS	ADC_ISR_JEOS101,3710
#define ADC_ISR_JEOC	ADC_ISR_JEOC103,3793
#define ADC_IER_JQOVFIE	ADC_IER_JQOVFIE108,3970
#define ADC_IER_AWD3IE	ADC_IER_AWD3IE110,4054
#define ADC_IER_AWD2IE	ADC_IER_AWD2IE112,4136
#define ADC_IER_JEOSIE	ADC_IER_JEOSIE114,4240
#define ADC_IER_JEOCIE	ADC_IER_JEOCIE116,4331
#define ADC_CR_ADCALDIF	ADC_CR_ADCALDIF121,4496
#define ADC_CR_JADSTP	ADC_CR_JADSTP123,4585
#define ADC_CR_JADSTART	ADC_CR_JADSTART125,4666
#define ADC_CFGR1_JAUTO	ADC_CFGR1_JAUTO130,4831
#define ADC_CFGR1_JAWD1EN	ADC_CFGR1_JAWD1EN133,4928
#define ADC_CFGR1_JQM	ADC_CFGR1_JQM136,4992
#define ADC_CFGR1_JDISCEN	ADC_CFGR1_JDISCEN139,5081
#define ADC_CFGR1_DISCNUM_SHIFT	ADC_CFGR1_DISCNUM_SHIFT142,5171
#define ADC_CFGR1_DISCNUM_MASK ADC_CFGR1_DISCNUM_MASK143,5206
#define ADC_CFGR1_DISCNUM_VAL(ADC_CFGR1_DISCNUM_VAL144,5271
#define ADC_SQR1_L_SHIFT	ADC_SQR1_L_SHIFT148,5425
#define ADC_SQR1_L_MASK	ADC_SQR1_L_MASK149,5453
#define ADC_SQRx_SQx_MASK	ADC_SQRx_SQx_MASK150,5483
#define ADC_SQR1_SQ1_SHIFT	ADC_SQR1_SQ1_SHIFT151,5515
#define ADC_SQR1_SQ2_SHIFT	ADC_SQR1_SQ2_SHIFT152,5545
#define ADC_SQR1_SQ3_SHIFT	ADC_SQR1_SQ3_SHIFT153,5576
#define ADC_SQR1_SQ4_SHIFT	ADC_SQR1_SQ4_SHIFT154,5607
#define ADC_SQR2_SQ5_SHIFT	ADC_SQR2_SQ5_SHIFT155,5638
#define ADC_SQR2_SQ6_SHIFT	ADC_SQR2_SQ6_SHIFT156,5668
#define ADC_SQR2_SQ7_SHIFT	ADC_SQR2_SQ7_SHIFT157,5698
#define ADC_SQR2_SQ8_SHIFT	ADC_SQR2_SQ8_SHIFT158,5729
#define ADC_SQR2_SQ9_SHIFT	ADC_SQR2_SQ9_SHIFT159,5760
#define ADC_SQR3_SQ10_SHIFT	ADC_SQR3_SQ10_SHIFT160,5791
#define ADC_SQR3_SQ11_SHIFT	ADC_SQR3_SQ11_SHIFT161,5822
#define ADC_SQR3_SQ12_SHIFT	ADC_SQR3_SQ12_SHIFT162,5853
#define ADC_SQR3_SQ13_SHIFT	ADC_SQR3_SQ13_SHIFT163,5885
#define ADC_SQR3_SQ14_SHIFT	ADC_SQR3_SQ14_SHIFT164,5917
#define ADC_SQR4_SQ15_SHIFT	ADC_SQR4_SQ15_SHIFT165,5949
#define ADC_SQR4_SQ16_SHIFT	ADC_SQR4_SQ16_SHIFT166,5980

../../../../libopencm3/include/libopencm3/stm32/common/adc_common_v1.h,7932
#define LIBOPENCM3_ADC_COMMON_V1_HLIBOPENCM3_ADC_COMMON_V1_H36,1195
#define ADC1 ADC146,1529
#define ADC_SR(ADC_SR52,1704
#define ADC_CR1(ADC_CR155,1807
#define ADC_CR2(ADC_CR258,1910
#define ADC_SMPR1(ADC_SMPR161,2019
#define ADC_SMPR2(ADC_SMPR264,2128
#define ADC1_SR ADC1_SR66,2192
#define ADC1_CR1 ADC1_CR167,2245
#define ADC1_CR2 ADC1_CR268,2299
#define ADC1_SMPR1 ADC1_SMPR169,2353
#define ADC1_SMPR2 ADC1_SMPR270,2409
#define ADC1_JOFR1 ADC1_JOFR172,2466
#define ADC1_JOFR2 ADC1_JOFR273,2522
#define ADC1_JOFR3 ADC1_JOFR374,2578
#define ADC1_JOFR4 ADC1_JOFR475,2634
#define ADC1_HTR ADC1_HTR77,2691
#define ADC1_LTR ADC1_LTR78,2745
#define ADC1_SQR1 ADC1_SQR180,2800
#define ADC1_SQR2 ADC1_SQR281,2855
#define ADC1_SQR3 ADC1_SQR382,2910
#define ADC1_JSQR ADC1_JSQR83,2965
#define ADC1_JDR1 ADC1_JDR185,3021
#define ADC1_JDR2 ADC1_JDR286,3076
#define ADC1_JDR3 ADC1_JDR387,3131
#define ADC1_JDR4 ADC1_JDR488,3186
#define ADC1_DR ADC1_DR89,3241
#define ADC2 ADC292,3318
#define ADC2_SR ADC2_SR93,3368
#define ADC2_CR1 ADC2_CR194,3421
#define ADC2_CR2 ADC2_CR295,3475
#define ADC2_SMPR1 ADC2_SMPR196,3529
#define ADC2_SMPR2 ADC2_SMPR297,3585
#define ADC2_JOFR1 ADC2_JOFR199,3642
#define ADC2_JOFR2 ADC2_JOFR2100,3698
#define ADC2_JOFR3 ADC2_JOFR3101,3754
#define ADC2_JOFR4 ADC2_JOFR4102,3810
#define ADC2_HTR ADC2_HTR105,3920
#define ADC2_LTR ADC2_LTR107,4026
#define ADC2_SQR1 ADC2_SQR1110,4130
#define ADC2_SQR2 ADC2_SQR2112,4234
#define ADC2_SQR3 ADC2_SQR3114,4338
#define ADC2_JSQR ADC2_JSQR116,4441
#define ADC2_JDR1 ADC2_JDR1119,4552
#define ADC2_JDR2 ADC2_JDR2120,4607
#define ADC2_JDR3 ADC2_JDR3121,4662
#define ADC2_JDR4 ADC2_JDR4122,4717
#define ADC2_DR ADC2_DR124,4813
#define ADC3 ADC3128,4897
#define ADC3_SR ADC3_SR129,4947
#define ADC3_CR1 ADC3_CR1130,5000
#define ADC3_CR2 ADC3_CR2131,5054
#define ADC3_SMPR1 ADC3_SMPR1132,5108
#define ADC3_SMPR2 ADC3_SMPR2133,5164
#define ADC3_JOFR1 ADC3_JOFR1135,5221
#define ADC3_JOFR2 ADC3_JOFR2136,5277
#define ADC3_JOFR3 ADC3_JOFR3137,5333
#define ADC3_JOFR4 ADC3_JOFR4138,5389
#define ADC3_HTR ADC3_HTR140,5446
#define ADC3_LTR ADC3_LTR141,5500
#define ADC3_SQR1 ADC3_SQR1143,5555
#define ADC3_SQR2 ADC3_SQR2144,5610
#define ADC3_SQR3 ADC3_SQR3145,5665
#define ADC3_JSQR ADC3_JSQR146,5720
#define ADC3_JDR1 ADC3_JDR1148,5776
#define ADC3_JDR2 ADC3_JDR2149,5831
#define ADC3_JDR3 ADC3_JDR3150,5886
#define ADC3_JDR4 ADC3_JDR4151,5941
#define ADC3_DR ADC3_DR152,5996
#define ADC_CHANNEL0	ADC_CHANNEL0164,6299
#define ADC_CHANNEL1	ADC_CHANNEL1165,6326
#define ADC_CHANNEL2	ADC_CHANNEL2166,6353
#define ADC_CHANNEL3	ADC_CHANNEL3167,6380
#define ADC_CHANNEL4	ADC_CHANNEL4168,6407
#define ADC_CHANNEL5	ADC_CHANNEL5169,6434
#define ADC_CHANNEL6	ADC_CHANNEL6170,6461
#define ADC_CHANNEL7	ADC_CHANNEL7171,6488
#define ADC_CHANNEL8	ADC_CHANNEL8172,6515
#define ADC_CHANNEL9 ADC_CHANNEL9173,6542
#define ADC_CHANNEL10 ADC_CHANNEL10174,6579
#define ADC_CHANNEL11 ADC_CHANNEL11175,6616
#define ADC_CHANNEL12 ADC_CHANNEL12176,6653
#define ADC_CHANNEL13 ADC_CHANNEL13177,6690
#define ADC_CHANNEL14 ADC_CHANNEL14178,6727
#define ADC_CHANNEL15 ADC_CHANNEL15179,6764
#define ADC_CHANNEL16 ADC_CHANNEL16180,6801
#define ADC_CHANNEL17 ADC_CHANNEL17181,6838
#define ADC_CHANNEL18 ADC_CHANNEL18182,6875
#define ADC_CHANNEL_MASK ADC_CHANNEL_MASK184,6920
#define ADC_SR_STRT ADC_SR_STRT195,7252
#define ADC_SR_JSTRT ADC_SR_JSTRT198,7348
#define ADC_SR_JEOC ADC_SR_JEOC201,7450
#define ADC_SR_EOC ADC_SR_EOC204,7534
#define ADC_SR_AWD ADC_SR_AWD207,7621
#define ADC_CR1_AWDEN ADC_CR1_AWDEN213,7816
#define ADC_CR1_JAWDEN ADC_CR1_JAWDEN216,7925
#define ADC_CR1_DISCNUM_1CHANNELS ADC_CR1_DISCNUM_1CHANNELS227,8292
#define ADC_CR1_DISCNUM_2CHANNELS ADC_CR1_DISCNUM_2CHANNELS228,8344
#define ADC_CR1_DISCNUM_3CHANNELS ADC_CR1_DISCNUM_3CHANNELS229,8396
#define ADC_CR1_DISCNUM_4CHANNELS ADC_CR1_DISCNUM_4CHANNELS230,8448
#define ADC_CR1_DISCNUM_5CHANNELS ADC_CR1_DISCNUM_5CHANNELS231,8500
#define ADC_CR1_DISCNUM_6CHANNELS ADC_CR1_DISCNUM_6CHANNELS232,8552
#define ADC_CR1_DISCNUM_7CHANNELS ADC_CR1_DISCNUM_7CHANNELS233,8604
#define ADC_CR1_DISCNUM_8CHANNELS ADC_CR1_DISCNUM_8CHANNELS234,8656
#define ADC_CR1_DISCNUM_MASK ADC_CR1_DISCNUM_MASK236,8716
#define ADC_CR1_DISCNUM_SHIFT ADC_CR1_DISCNUM_SHIFT237,8768
#define ADC_CR1_JDISCEN ADC_CR1_JDISCEN240,8875
#define ADC_CR1_DISCEN ADC_CR1_DISCEN243,8987
#define ADC_CR1_JAUTO ADC_CR1_JAUTO246,9096
#define ADC_CR1_AWDSGL ADC_CR1_AWDSGL249,9222
#define ADC_CR1_SCAN ADC_CR1_SCAN252,9302
#define ADC_CR1_JEOCIE ADC_CR1_JEOCIE255,9413
#define ADC_CR1_AWDIE ADC_CR1_AWDIE258,9517
#define ADC_CR1_EOCIE ADC_CR1_EOCIE261,9609
#define ADC_CR1_AWDCH_CHANNEL0 ADC_CR1_AWDCH_CHANNEL0273,10092
#define ADC_CR1_AWDCH_CHANNEL1 ADC_CR1_AWDCH_CHANNEL1274,10144
#define ADC_CR1_AWDCH_CHANNEL2 ADC_CR1_AWDCH_CHANNEL2275,10196
#define ADC_CR1_AWDCH_CHANNEL3 ADC_CR1_AWDCH_CHANNEL3276,10248
#define ADC_CR1_AWDCH_CHANNEL4 ADC_CR1_AWDCH_CHANNEL4277,10300
#define ADC_CR1_AWDCH_CHANNEL5 ADC_CR1_AWDCH_CHANNEL5278,10352
#define ADC_CR1_AWDCH_CHANNEL6 ADC_CR1_AWDCH_CHANNEL6279,10404
#define ADC_CR1_AWDCH_CHANNEL7 ADC_CR1_AWDCH_CHANNEL7280,10456
#define ADC_CR1_AWDCH_CHANNEL8 ADC_CR1_AWDCH_CHANNEL8281,10508
#define ADC_CR1_AWDCH_CHANNEL9 ADC_CR1_AWDCH_CHANNEL9282,10560
#define ADC_CR1_AWDCH_CHANNEL10 ADC_CR1_AWDCH_CHANNEL10283,10612
#define ADC_CR1_AWDCH_CHANNEL11 ADC_CR1_AWDCH_CHANNEL11284,10664
#define ADC_CR1_AWDCH_CHANNEL12 ADC_CR1_AWDCH_CHANNEL12285,10716
#define ADC_CR1_AWDCH_CHANNEL13 ADC_CR1_AWDCH_CHANNEL13286,10768
#define ADC_CR1_AWDCH_CHANNEL14 ADC_CR1_AWDCH_CHANNEL14287,10820
#define ADC_CR1_AWDCH_CHANNEL15 ADC_CR1_AWDCH_CHANNEL15288,10872
#define ADC_CR1_AWDCH_CHANNEL16 ADC_CR1_AWDCH_CHANNEL16289,10924
#define ADC_CR1_AWDCH_CHANNEL17 ADC_CR1_AWDCH_CHANNEL17290,10976
#define ADC_CR1_AWDCH_MASK ADC_CR1_AWDCH_MASK292,11036
#define ADC_CR1_AWDCH_SHIFT ADC_CR1_AWDCH_SHIFT293,11088
#define ADC_CR2_ALIGN_RIGHT ADC_CR2_ALIGN_RIGHT298,11242
#define ADC_CR2_ALIGN_LEFT ADC_CR2_ALIGN_LEFT299,11292
#define ADC_CR2_ALIGN ADC_CR2_ALIGN300,11342
#define ADC_CR2_DMA ADC_CR2_DMA303,11453
#define ADC_CR2_CONT ADC_CR2_CONT306,11538
#define ADC_CR2_ADON ADC_CR2_ADON314,11852
#define ADC_JOFFSET_LSB ADC_JOFFSET_LSB318,11983
#define ADC_JOFFSET_MSK ADC_JOFFSET_MSK319,12025
#define ADC_HT_LSB ADC_HT_LSB320,12071
#define ADC_HT_MSK ADC_HT_MSK321,12113
#define ADC_LT_LSB ADC_LT_LSB322,12159
#define ADC_LT_MSK ADC_LT_MSK323,12201
#define ADC_SQR1_L_LSB ADC_SQR1_L_LSB328,12431
#define ADC_JSQR_JL_LSB ADC_JSQR_JL_LSB331,12555
#define ADC_JSQR_JSQ4_LSB ADC_JSQR_JSQ4_LSB332,12598
#define ADC_JSQR_JSQ3_LSB ADC_JSQR_JSQ3_LSB333,12641
#define ADC_JSQR_JSQ2_LSB ADC_JSQR_JSQ2_LSB334,12684
#define ADC_JSQR_JSQ1_LSB ADC_JSQR_JSQ1_LSB335,12726
#define ADC_JSQR_JL_1CHANNELS ADC_JSQR_JL_1CHANNELS343,13029
#define ADC_JSQR_JL_2CHANNELS ADC_JSQR_JL_2CHANNELS344,13090
#define ADC_JSQR_JL_3CHANNELS ADC_JSQR_JL_3CHANNELS345,13151
#define ADC_JSQR_JL_4CHANNELS ADC_JSQR_JL_4CHANNELS346,13212
#define ADC_JSQR_JL_MSK ADC_JSQR_JL_MSK348,13281
#define ADC_JSQR_JSQ4_MSK ADC_JSQR_JSQ4_MSK349,13346
#define ADC_JSQR_JSQ3_MSK ADC_JSQR_JSQ3_MSK350,13414
#define ADC_JSQR_JSQ2_MSK ADC_JSQR_JSQ2_MSK351,13482
#define ADC_JSQR_JSQ1_MSK ADC_JSQR_JSQ1_MSK352,13550
#define ADC_JSQR_JSQ_VAL(ADC_JSQR_JSQ_VAL354,13619
#define ADC_JSQR_JL_VAL(ADC_JSQR_JL_VAL355,13679
#define ADC_JDATA_LSB ADC_JDATA_LSB360,13904
#define ADC_DATA_LSB ADC_DATA_LSB361,13946
#define ADC_ADC2DATA_LSB ADC_ADC2DATA_LSB362,13988
#define ADC_JDATA_MSK ADC_JDATA_MSK363,14059
#define ADC_DATA_MSK ADC_DATA_MSK364,14125
#define ADC_ADC2DATA_MSK ADC_ADC2DATA_MSK365,14184

../../../../libopencm3/include/libopencm3/stm32/common/rtc_common_l1f024.h,10607
#define LIBOPENCM3_RTC2_HLIBOPENCM3_RTC2_H39,1513
#define RTC_TR RTC_TR49,1691
#define RTC_DR RTC_DR52,1774
#define RTC_CR RTC_CR55,1860
#define RTC_ISR RTC_ISR58,1965
#define RTC_PRER RTC_PRER61,2055
#define RTC_WUTR RTC_WUTR64,2148
#define RTC_CALIBR RTC_CALIBR67,2264
#define RTC_ALRMAR RTC_ALRMAR70,2354
#define RTC_ALRMBR RTC_ALRMBR71,2402
#define RTC_WPR RTC_WPR74,2497
#define RTC_SSR RTC_SSR77,2608
#define RTC_SHIFTR RTC_SHIFTR80,2725
#define RTC_TSTR RTC_TSTR83,2821
#define RTC_TSDR RTC_TSDR85,2916
#define RTC_TSSSR RTC_TSSSR87,3038
#define RTC_CALR RTC_CALR90,3151
#define RTC_TAFCR RTC_TAFCR93,3276
#define RTC_ALRMASSR RTC_ALRMASSR96,3400
#define RTC_ALRMBSSR RTC_ALRMBSSR97,3448
#define RTC_BKP_BASE RTC_BKP_BASE99,3497
#define RTC_BKPXR(RTC_BKPXR101,3579
#define RTC_TR_PM RTC_TR_PM111,3844
#define RTC_TR_HT_SHIFT RTC_TR_HT_SHIFT113,3917
#define RTC_TR_HT_MASK RTC_TR_HT_MASK115,3984
#define RTC_TR_HU_SHIFT RTC_TR_HU_SHIFT117,4054
#define RTC_TR_HU_MASK RTC_TR_HU_MASK119,4122
#define RTC_TR_MNT_SHIFT RTC_TR_MNT_SHIFT121,4193
#define RTC_TR_MNT_MASK RTC_TR_MNT_MASK123,4262
#define RTC_TR_MNU_SHIFT RTC_TR_MNU_SHIFT125,4334
#define RTC_TR_MNU_MASK RTC_TR_MNU_MASK127,4403
#define RTC_TR_ST_SHIFT RTC_TR_ST_SHIFT129,4474
#define RTC_TR_ST_MASK RTC_TR_ST_MASK131,4542
#define RTC_TR_SU_SHIFT RTC_TR_SU_SHIFT133,4614
#define RTC_TR_SU_MASK RTC_TR_SU_MASK135,4683
#define RTC_DR_YT_SHIFT RTC_DR_YT_SHIFT143,4933
#define RTC_DR_YT_MASK RTC_DR_YT_MASK145,5000
#define RTC_DR_YU_SHIFT RTC_DR_YU_SHIFT147,5070
#define RTC_DR_YU_MASK RTC_DR_YU_MASK149,5138
#define RTC_DR_WDU_SHIFT RTC_DR_WDU_SHIFT151,5197
#define RTC_DR_WDU_MASK RTC_DR_WDU_MASK153,5254
#define RTC_DR_MT_SHIFT RTC_DR_MT_SHIFT155,5324
#define RTC_DR_MT_MASK RTC_DR_MT_MASK157,5392
#define RTC_DR_MU_SHIFT RTC_DR_MU_SHIFT159,5461
#define RTC_DR_MU_MASK RTC_DR_MU_MASK161,5529
#define RTC_DR_DT_SHIFT RTC_DR_DT_SHIFT163,5598
#define RTC_DR_DT_MASK RTC_DR_DT_MASK165,5664
#define RTC_DR_DU_SHIFT RTC_DR_DU_SHIFT167,5734
#define RTC_DR_DU_MASK RTC_DR_DU_MASK169,5801
#define RTC_CR_COE RTC_CR_COE182,6266
#define RTC_CR_OSEL_SHIFT RTC_CR_OSEL_SHIFT184,6297
#define RTC_CR_OSEL_MASK RTC_CR_OSEL_MASK185,6332
#define RTC_CR_OSEL_DISABLED RTC_CR_OSEL_DISABLED190,6543
#define RTC_CR_OSEL_ALARMA RTC_CR_OSEL_ALARMA191,6581
#define RTC_CR_OSEL_ALARMB RTC_CR_OSEL_ALARMB192,6619
#define RTC_CR_OSEL_WAKEUP RTC_CR_OSEL_WAKEUP193,6657
#define RTC_CR_POL RTC_CR_POL197,6727
#define RTC_CR_COSEL RTC_CR_COSEL199,6803
#define RTC_CR_BKP RTC_CR_BKP201,6857
#define RTC_CR_SUB1H RTC_CR_SUB1H203,6941
#define RTC_CR_ADD1H RTC_CR_ADD1H205,7020
#define RTC_CR_TSIE RTC_CR_TSIE207,7094
#define RTC_CR_WUTIE RTC_CR_WUTIE209,7171
#define RTC_CR_ALRBIE RTC_CR_ALRBIE211,7243
#define RTC_CR_ALRAIE RTC_CR_ALRAIE213,7315
#define RTC_CR_TSE RTC_CR_TSE215,7380
#define RTC_CR_WUTE RTC_CR_WUTE217,7447
#define RTC_CR_ALRBE RTC_CR_ALRBE219,7509
#define RTC_CR_ALRAE RTC_CR_ALRAE221,7570
#define RTC_CR_DCE RTC_CR_DCE223,7650
#define RTC_CR_FMT RTC_CR_FMT225,7708
#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD227,7782
#define RTC_CR_REFCKON RTC_CR_REFCKON229,7861
#define RTC_CR_TSEDGE RTC_CR_TSEDGE231,7935
#define RTC_CR_WUCLKSEL_SHIFT RTC_CR_WUCLKSEL_SHIFT234,8020
#define RTC_CR_WUCLKSEL_MASK RTC_CR_WUCLKSEL_MASK235,8059
#define RTC_CR_WUCLKSEL_RTC_DIV16 RTC_CR_WUCLKSEL_RTC_DIV16236,8100
#define RTC_CR_WUCLKSEL_RTC_DIV8 RTC_CR_WUCLKSEL_RTC_DIV8237,8141
#define RTC_CR_WUCLKSEL_RTC_DIV4 RTC_CR_WUCLKSEL_RTC_DIV4238,8182
#define RTC_CR_WUCLKSEL_RTC_DIV2 RTC_CR_WUCLKSEL_RTC_DIV2239,8223
#define RTC_CR_WUCLKSEL_SPRE RTC_CR_WUCLKSEL_SPRE240,8264
#define RTC_CR_WUCLKSEL_SPRE_216 RTC_CR_WUCLKSEL_SPRE_216241,8305
#define RTC_ISR_RECALPF RTC_ISR_RECALPF250,8661
#define RTC_ISR_TAMP3F RTC_ISR_TAMP3F252,8753
#define RTC_ISR_TAMP2F RTC_ISR_TAMP2F254,8834
#define RTC_ISR_TAMP1F RTC_ISR_TAMP1F256,8914
#define RTC_ISR_TSOVF RTC_ISR_TSOVF258,8995
#define RTC_ISR_TSF RTC_ISR_TSF260,9065
#define RTC_ISR_WUTF RTC_ISR_WUTF262,9139
#define RTC_ISR_ALRBF RTC_ISR_ALRBF264,9209
#define RTC_ISR_ALRAF RTC_ISR_ALRAF266,9278
#define RTC_ISR_INIT RTC_ISR_INIT268,9353
#define RTC_ISR_INITF RTC_ISR_INITF270,9429
#define RTC_ISR_RSF RTC_ISR_RSF272,9503
#define RTC_ISR_INITS RTC_ISR_INITS274,9576
#define RTC_ISR_SHPF RTC_ISR_SHPF276,9655
#define RTC_ISR_WUTWF RTC_ISR_WUTWF278,9735
#define RTC_ISR_ALRBWF RTC_ISR_ALRBWF280,9811
#define RTC_ISR_ALRAWF RTC_ISR_ALRAWF282,9887
#define RTC_PRER_PREDIV_A_SHIFT RTC_PRER_PREDIV_A_SHIFT289,10076
#define RTC_PRER_PREDIV_A_MASK RTC_PRER_PREDIV_A_MASK291,10150
#define RTC_PRER_PREDIV_S_SHIFT RTC_PRER_PREDIV_S_SHIFT293,10226
#define RTC_PRER_PREDIV_S_MASK RTC_PRER_PREDIV_S_MASK295,10298
#define RTC_CALIBR_DCS RTC_CALIBR_DCS299,10419
#define RTC_CALIBR_DC_SHIFT RTC_CALIBR_DC_SHIFT301,10463
#define RTC_CALIBR_DC_MASK RTC_CALIBR_DC_MASK302,10501
#define RTC_ALRMXR_MSK4 RTC_ALRMXR_MSK4308,10671
#define RTC_ALRMXR_WDSEL RTC_ALRMXR_WDSEL309,10713
#define RTC_ALRMXR_DT_SHIFT RTC_ALRMXR_DT_SHIFT310,10755
#define RTC_ALRMXR_DT_MASK RTC_ALRMXR_DT_MASK311,10794
#define RTC_ALRMXR_DU_SHIFT RTC_ALRMXR_DU_SHIFT312,10834
#define RTC_ALRMXR_DU_MASK RTC_ALRMXR_DU_MASK313,10873
#define RTC_ALRMXR_MSK3 RTC_ALRMXR_MSK3314,10913
#define RTC_ALRMXR_PM RTC_ALRMXR_PM315,10955
#define RTC_ALRMXR_HT_SHIFT RTC_ALRMXR_HT_SHIFT316,10997
#define RTC_ALRMXR_HT_MASK RTC_ALRMXR_HT_MASK317,11036
#define RTC_ALRMXR_HU_SHIFT RTC_ALRMXR_HU_SHIFT318,11076
#define RTC_ALRMXR_HU_MASK RTC_ALRMXR_HU_MASK319,11115
#define RTC_ALRMXR_MSK2 RTC_ALRMXR_MSK2320,11155
#define RTC_ALRMXR_MNT_SHIFT RTC_ALRMXR_MNT_SHIFT321,11197
#define RTC_ALRMXR_MNT_MASK RTC_ALRMXR_MNT_MASK322,11236
#define RTC_ALRMXR_MNU_SHIFT RTC_ALRMXR_MNU_SHIFT323,11276
#define RTC_ALRMXR_MNU_MASK RTC_ALRMXR_MNU_MASK324,11314
#define RTC_ALRMXR_MSK1 RTC_ALRMXR_MSK1325,11354
#define RTC_ALRMXR_ST_SHIFT RTC_ALRMXR_ST_SHIFT326,11395
#define RTC_ALRMXR_ST_MASK RTC_ALRMXR_ST_MASK327,11433
#define RTC_ALRMXR_SU_SHIFT RTC_ALRMXR_SU_SHIFT328,11473
#define RTC_ALRMXR_SU_MASK RTC_ALRMXR_SU_MASK329,11511
#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S333,11629
#define RTC_SHIFTR_SUBFS_SHIFT RTC_SHIFTR_SUBFS_SHIFT335,11672
#define RTC_SHIFTR_SUBFS_MASK RTC_SHIFTR_SUBFS_MASK336,11710
#define RTC_TSTR_PM RTC_TSTR_PM341,11862
#define RTC_TSTR_HT_SHIFT RTC_TSTR_HT_SHIFT342,11904
#define RTC_TSTR_HT_MASK RTC_TSTR_HT_MASK343,11943
#define RTC_TSTR_HU_SHIFT RTC_TSTR_HU_SHIFT344,11983
#define RTC_TSTR_HU_MASK RTC_TSTR_HU_MASK345,12022
#define RTC_TSTR_MNT_SHIFT RTC_TSTR_MNT_SHIFT346,12062
#define RTC_TSTR_MNT_MASK RTC_TSTR_MNT_MASK347,12101
#define RTC_TSTR_MNU_SHIFT RTC_TSTR_MNU_SHIFT348,12141
#define RTC_TSTR_MNU_MASK RTC_TSTR_MNU_MASK349,12179
#define RTC_TSTR_ST_SHIFT RTC_TSTR_ST_SHIFT350,12219
#define RTC_TSTR_ST_MASK RTC_TSTR_ST_MASK351,12257
#define RTC_TSTR_SU_SHIFT RTC_TSTR_SU_SHIFT352,12297
#define RTC_TSTR_SU_MASK RTC_TSTR_SU_MASK353,12335
#define RTC_TSDR_WDU_SHIFT RTC_TSDR_WDU_SHIFT359,12492
#define RTC_TSDR_WDU_MASK RTC_TSDR_WDU_MASK360,12531
#define RTC_TSDR_MT RTC_TSDR_MT361,12571
#define RTC_TSDR_MU_SHIFT RTC_TSDR_MU_SHIFT362,12613
#define RTC_TSDR_MU_MASK RTC_TSDR_MU_MASK363,12651
#define RTC_TSDR_DT_SHIFT RTC_TSDR_DT_SHIFT364,12691
#define RTC_TSDR_DT_MASK RTC_TSDR_DT_MASK365,12729
#define RTC_TSDR_DU_SHIFT RTC_TSDR_DU_SHIFT366,12769
#define RTC_TSDR_DU_MASK RTC_TSDR_DU_MASK367,12807
#define RTC_CALR_CALP RTC_CALR_CALP373,12960
#define RTC_CALR_CALW8 RTC_CALR_CALW8374,13004
#define RTC_CALR_CALW16 RTC_CALR_CALW16375,13048
#define RTC_CALR_CALM_SHIFT RTC_CALR_CALM_SHIFT376,13092
#define RTC_CALR_CALM_MASK RTC_CALR_CALM_MASK377,13130
#define RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE383,13319
#define RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS384,13361
#define RTC_TAFCR_TAMPPRCH_SHIFT RTC_TAFCR_TAMPPRCH_SHIFT386,13404
#define RTC_TAFCR_TAMPPRCH_MASK RTC_TAFCR_TAMPPRCH_MASK387,13443
#define RTC_TAFCR_TAMPPRCH_1RTC RTC_TAFCR_TAMPPRCH_1RTC388,13483
#define RTC_TAFCR_TAMPPRCH_2RTC RTC_TAFCR_TAMPPRCH_2RTC389,13523
#define RTC_TAFCR_TAMPPRCH_4RTC RTC_TAFCR_TAMPPRCH_4RTC390,13563
#define RTC_TAFCR_TAMPPRCH_8RTC RTC_TAFCR_TAMPPRCH_8RTC391,13603
#define RTC_TAFCR_TAMPFLT_SHIFT RTC_TAFCR_TAMPFLT_SHIFT393,13644
#define RTC_TAFCR_TAMPFLT_MASK RTC_TAFCR_TAMPFLT_MASK394,13683
#define RTC_TAFCR_TAMPFLT_EDGE1 RTC_TAFCR_TAMPFLT_EDGE1395,13723
#define RTC_TAFCR_TAMPFLT_EDGE2 RTC_TAFCR_TAMPFLT_EDGE2396,13763
#define RTC_TAFCR_TAMPFLT_EDGE4 RTC_TAFCR_TAMPFLT_EDGE4397,13803
#define RTC_TAFCR_TAMPFLT_EDGE8 RTC_TAFCR_TAMPFLT_EDGE8398,13843
#define RTC_TAFCR_TAMPFREQ_SHIFT RTC_TAFCR_TAMPFREQ_SHIFT400,13884
#define RTC_TAFCR_TAMPFREQ_MASK RTC_TAFCR_TAMPFREQ_MASK401,13925
#define RTC_TAFCR_TAMPFREQ_RTCDIV32K RTC_TAFCR_TAMPFREQ_RTCDIV32K402,13968
#define RTC_TAFCR_TAMPFREQ_RTCDIV16K RTC_TAFCR_TAMPFREQ_RTCDIV16K403,14011
#define RTC_TAFCR_TAMPFREQ_RTCDIV8K RTC_TAFCR_TAMPFREQ_RTCDIV8K404,14054
#define RTC_TAFCR_TAMPFREQ_RTCDIV4K RTC_TAFCR_TAMPFREQ_RTCDIV4K405,14097
#define RTC_TAFCR_TAMPFREQ_RTCDIV2K RTC_TAFCR_TAMPFREQ_RTCDIV2K406,14140
#define RTC_TAFCR_TAMPFREQ_RTCDIV1K RTC_TAFCR_TAMPFREQ_RTCDIV1K407,14183
#define RTC_TAFCR_TAMPFREQ_RTCDIV512 RTC_TAFCR_TAMPFREQ_RTCDIV512408,14226
#define RTC_TAFCR_TAMPFREQ_RTCDIV256 RTC_TAFCR_TAMPFREQ_RTCDIV256409,14269
#define RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS411,14313
#define RTC_TAFCR_TAMP3TRG RTC_TAFCR_TAMP3TRG412,14354
#define RTC_TAFCR_TAMP3E RTC_TAFCR_TAMP3E413,14395
#define RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG414,14436
#define RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E415,14477
#define RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE416,14518
#define RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG417,14559
#define RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E418,14600
#define RTC_ALRMXSSR_MASKSS_SHIFT RTC_ALRMXSSR_MASKSS_SHIFT423,14772
#define RTC_ALARXSSR_MASKSS_MASK RTC_ALARXSSR_MASKSS_MASK424,14811
#define RTC_ALRMXSSR_SS_SHIFT RTC_ALRMXSSR_SS_SHIFT426,14852
#define RTC_ALARXSSR_SS_MASK RTC_ALARXSSR_SS_MASK427,14890
enum rtc_weekday {rtc_weekday429,14934
	RTC_DR_WDU_MON = 0x01,RTC_DR_WDU_MON430,14953
	RTC_DR_WDU_TUE,RTC_DR_WDU_TUE431,14977
	RTC_DR_WDU_WED,RTC_DR_WDU_WED432,14994
	RTC_DR_WDU_THU,RTC_DR_WDU_THU433,15011
	RTC_DR_WDU_FRI,RTC_DR_WDU_FRI434,15028
	RTC_DR_WDU_SAT,RTC_DR_WDU_SAT435,15045
	RTC_DR_WDU_SUN,RTC_DR_WDU_SUN436,15062

../../../../libopencm3/include/libopencm3/stm32/common/spi_common_all.h,5854
#define LIBOPENCM3_SPI_COMMON_ALL_HLIBOPENCM3_SPI_COMMON_ALL_H33,1197
#define SPI1	SPI146,1542
#define SPI2	SPI247,1568
#define SPI3	SPI348,1594
#define SPI4	SPI449,1620
#define SPI5	SPI550,1646
#define SPI6	SPI651,1672
#define SPI_CR1(SPI_CR158,1858
#define SPI1_CR1	SPI1_CR159,1911
#define SPI2_CR1	SPI2_CR160,1949
#define SPI3_CR1	SPI3_CR161,1987
#define SPI_CR2(SPI_CR264,2062
#define SPI1_CR2	SPI1_CR265,2115
#define SPI2_CR2	SPI2_CR266,2153
#define SPI3_CR2	SPI3_CR267,2191
#define SPI_SR(SPI_SR70,2262
#define SPI1_SR	SPI1_SR71,2314
#define SPI2_SR	SPI2_SR72,2351
#define SPI3_SR	SPI3_SR73,2388
#define SPI_DR(SPI_DR76,2456
#define SPI1_DR	SPI1_DR77,2508
#define SPI2_DR	SPI2_DR78,2545
#define SPI3_DR	SPI3_DR79,2582
#define SPI_CRCPR(SPI_CRCPR83,2697
#define SPI1_CRCPR	SPI1_CRCPR84,2752
#define SPI2_CRCPR	SPI2_CRCPR85,2794
#define SPI3_CRCPR	SPI3_CRCPR86,2836
#define SPI_RXCRCR(SPI_RXCRCR90,2949
#define SPI1_RXCRCR	SPI1_RXCRCR91,3005
#define SPI2_RXCRCR	SPI2_RXCRCR92,3049
#define SPI3_RXCRCR	SPI3_RXCRCR93,3093
#define SPI_TXCRCR(SPI_TXCRCR97,3208
#define SPI1_TXCRCR	SPI1_TXCRCR98,3264
#define SPI2_TXCRCR	SPI2_TXCRCR99,3308
#define SPI3_TXCRCR	SPI3_TXCRCR100,3352
#define SPI_I2SCFGR(SPI_I2SCFGR103,3445
#define SPI1_I2SCFGR	SPI1_I2SCFGR104,3502
#define SPI2_I2SCFGR	SPI2_I2SCFGR105,3548
#define SPI3_I2SCFGR	SPI3_I2SCFGR106,3594
#define SPI_I2SPR(SPI_I2SPR109,3683
#define SPI1_I2SPR	SPI1_I2SPR110,3738
#define SPI2_I2SPR	SPI2_I2SPR111,3780
#define SPI3_I2SPR	SPI3_I2SPR112,3822
#define SPI_CR1_BIDIMODE_2LINE_UNIDIR	SPI_CR1_BIDIMODE_2LINE_UNIDIR119,4049
#define SPI_CR1_BIDIMODE_1LINE_BIDIR	SPI_CR1_BIDIMODE_1LINE_BIDIR120,4097
#define SPI_CR1_BIDIMODE	SPI_CR1_BIDIMODE121,4144
#define SPI_CR1_BIDIOE	SPI_CR1_BIDIOE124,4231
#define SPI_CR1_CRCEN	SPI_CR1_CRCEN127,4312
#define SPI_CR1_CRCNEXT	SPI_CR1_CRCNEXT130,4380
#define SPI_CR1_RXONLY	SPI_CR1_RXONLY133,4444
#define SPI_CR1_SSM	SPI_CR1_SSM136,4517
#define SPI_CR1_SSI	SPI_CR1_SSI139,4582
#define SPI_CR1_MSBFIRST	SPI_CR1_MSBFIRST147,4794
#define SPI_CR1_LSBFIRST	SPI_CR1_LSBFIRST148,4829
#define SPI_CR1_SPE	SPI_CR1_SPE152,4895
#define SPI_CR1_BAUDRATE_FPCLK_DIV_2	SPI_CR1_BAUDRATE_FPCLK_DIV_2160,5119
#define SPI_CR1_BAUDRATE_FPCLK_DIV_4	SPI_CR1_BAUDRATE_FPCLK_DIV_4161,5168
#define SPI_CR1_BAUDRATE_FPCLK_DIV_8	SPI_CR1_BAUDRATE_FPCLK_DIV_8162,5217
#define SPI_CR1_BAUDRATE_FPCLK_DIV_16	SPI_CR1_BAUDRATE_FPCLK_DIV_16163,5266
#define SPI_CR1_BAUDRATE_FPCLK_DIV_32	SPI_CR1_BAUDRATE_FPCLK_DIV_32164,5316
#define SPI_CR1_BAUDRATE_FPCLK_DIV_64	SPI_CR1_BAUDRATE_FPCLK_DIV_64165,5366
#define SPI_CR1_BAUDRATE_FPCLK_DIV_128	SPI_CR1_BAUDRATE_FPCLK_DIV_128166,5416
#define SPI_CR1_BAUDRATE_FPCLK_DIV_256	SPI_CR1_BAUDRATE_FPCLK_DIV_256167,5467
#define SPI_CR1_BR_FPCLK_DIV_2	SPI_CR1_BR_FPCLK_DIV_2174,5698
#define SPI_CR1_BR_FPCLK_DIV_4	SPI_CR1_BR_FPCLK_DIV_4175,5734
#define SPI_CR1_BR_FPCLK_DIV_8	SPI_CR1_BR_FPCLK_DIV_8176,5770
#define SPI_CR1_BR_FPCLK_DIV_16	SPI_CR1_BR_FPCLK_DIV_16177,5806
#define SPI_CR1_BR_FPCLK_DIV_32	SPI_CR1_BR_FPCLK_DIV_32178,5843
#define SPI_CR1_BR_FPCLK_DIV_64	SPI_CR1_BR_FPCLK_DIV_64179,5880
#define SPI_CR1_BR_FPCLK_DIV_128	SPI_CR1_BR_FPCLK_DIV_128180,5917
#define SPI_CR1_BR_FPCLK_DIV_256	SPI_CR1_BR_FPCLK_DIV_256181,5954
#define SPI_CR1_MSTR	SPI_CR1_MSTR185,6029
#define SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE	SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE193,6237
#define SPI_CR1_CPOL_CLK_TO_1_WHEN_IDLE	SPI_CR1_CPOL_CLK_TO_1_WHEN_IDLE194,6286
#define SPI_CR1_CPOL	SPI_CR1_CPOL196,6343
#define SPI_CR1_CPHA_CLK_TRANSITION_1	SPI_CR1_CPHA_CLK_TRANSITION_1204,6545
#define SPI_CR1_CPHA_CLK_TRANSITION_2	SPI_CR1_CPHA_CLK_TRANSITION_2205,6592
#define SPI_CR1_CPHA	SPI_CR1_CPHA207,6647
#define SPI_CR2_TXEIE	SPI_CR2_TXEIE214,6874
#define SPI_CR2_RXNEIE	SPI_CR2_RXNEIE217,6959
#define SPI_CR2_ERRIE	SPI_CR2_ERRIE220,7030
#define SPI_CR2_SSOE	SPI_CR2_SSOE226,7181
#define SPI_CR2_TXDMAEN	SPI_CR2_TXDMAEN229,7250
#define SPI_CR2_RXDMAEN	SPI_CR2_RXDMAEN232,7322
#define SPI_SR_BSY	SPI_SR_BSY239,7527
#define SPI_SR_OVR	SPI_SR_OVR242,7582
#define SPI_SR_MODF	SPI_SR_MODF246,7670
#define SPI_SR_CRCERR	SPI_SR_CRCERR250,7765
#define SPI_SR_UDR	SPI_SR_UDR254,7858
#define SPI_SR_CHSIDE	SPI_SR_CHSIDE258,7974
#define SPI_SR_TXE	SPI_SR_TXE261,8041
#define SPI_SR_RXNE	SPI_SR_RXNE264,8109
#define SPI_I2SCFGR_I2SMOD	SPI_I2SCFGR_I2SMOD292,8963
#define SPI_I2SCFGR_I2SE	SPI_I2SCFGR_I2SE295,9026
#define SPI_I2SCFGR_I2SCFG_LSB	SPI_I2SCFGR_I2SCFG_LSB298,9106
#define SPI_I2SCFGR_I2SCFG_SLAVE_TRANSMIT	SPI_I2SCFGR_I2SCFG_SLAVE_TRANSMIT299,9141
#define SPI_I2SCFGR_I2SCFG_SLAVE_RECEIVE	SPI_I2SCFGR_I2SCFG_SLAVE_RECEIVE300,9187
#define SPI_I2SCFGR_I2SCFG_MASTER_TRANSMIT	SPI_I2SCFGR_I2SCFG_MASTER_TRANSMIT301,9232
#define SPI_I2SCFGR_I2SCFG_MASTER_RECEIVE	SPI_I2SCFGR_I2SCFG_MASTER_RECEIVE302,9279
#define SPI_I2SCFGR_PCMSYNC	SPI_I2SCFGR_PCMSYNC305,9367
#define SPI_I2SCFGR_I2SSTD_LSB	SPI_I2SCFGR_I2SSTD_LSB310,9498
#define SPI_I2SCFGR_I2SSTD_I2S_PHILIPS	SPI_I2SCFGR_I2SSTD_I2S_PHILIPS311,9533
#define SPI_I2SCFGR_I2SSTD_MSB_JUSTIFIED	SPI_I2SCFGR_I2SSTD_MSB_JUSTIFIED312,9577
#define SPI_I2SCFGR_I2SSTD_LSB_JUSTIFIED	SPI_I2SCFGR_I2SSTD_LSB_JUSTIFIED313,9622
#define SPI_I2SCFGR_I2SSTD_PCM	SPI_I2SCFGR_I2SSTD_PCM314,9667
#define SPI_I2SCFGR_CKPOL	SPI_I2SCFGR_CKPOL317,9746
#define SPI_I2SCFGR_DATLEN_LSB	SPI_I2SCFGR_DATLEN_LSB320,9833
#define SPI_I2SCFGR_DATLEN_16BIT	SPI_I2SCFGR_DATLEN_16BIT321,9868
#define SPI_I2SCFGR_DATLEN_24BIT	SPI_I2SCFGR_DATLEN_24BIT322,9906
#define SPI_I2SCFGR_DATLEN_32BIT	SPI_I2SCFGR_DATLEN_32BIT323,9944
#define SPI_I2SCFGR_CHLEN	SPI_I2SCFGR_CHLEN326,10011
#define SPI_I2SPR_MCKOE	SPI_I2SPR_MCKOE335,10280
#define SPI_I2SPR_ODD	SPI_I2SPR_ODD338,10357

../../../../libopencm3/include/libopencm3/stm32/common/flash_common_f24.h,2851
#define LIBOPENCM3_FLASH_COMMON_F24_HLIBOPENCM3_FLASH_COMMON_F24_H40,1383
#define FLASH_ACR	FLASH_ACR49,1603
#define FLASH_KEYR	FLASH_KEYR51,1689
#define FLASH_OPTKEYR	FLASH_OPTKEYR53,1789
#define FLASH_SR	FLASH_SR55,1881
#define FLASH_CR	FLASH_CR57,1970
#define FLASH_OPTCR	FLASH_OPTCR59,2066
#define FLASH_OPTCR1	FLASH_OPTCR161,2176
#define FLASH_ACR_LATENCY(FLASH_ACR_LATENCY67,2322
#define FLASH_ACR_LATENCY_0WS FLASH_ACR_LATENCY_0WS68,2383
#define FLASH_ACR_LATENCY_1WS FLASH_ACR_LATENCY_1WS69,2427
#define FLASH_ACR_LATENCY_2WS FLASH_ACR_LATENCY_2WS70,2471
#define FLASH_ACR_LATENCY_3WS FLASH_ACR_LATENCY_3WS71,2515
#define FLASH_ACR_LATENCY_4WS FLASH_ACR_LATENCY_4WS72,2559
#define FLASH_ACR_LATENCY_5WS FLASH_ACR_LATENCY_5WS73,2603
#define FLASH_ACR_LATENCY_6WS FLASH_ACR_LATENCY_6WS74,2647
#define FLASH_ACR_LATENCY_7WS FLASH_ACR_LATENCY_7WS75,2691
#define FLASH_ACR_LATENCY_SHIFT	FLASH_ACR_LATENCY_SHIFT77,2743
#define FLASH_ACR_LATENCY_MASK	FLASH_ACR_LATENCY_MASK78,2778
#define FLASH_ACR_PRFTEN	FLASH_ACR_PRFTEN84,2941
#define FLASH_SR_BSY	FLASH_SR_BSY89,3066
#define FLASH_SR_PGPERR	FLASH_SR_PGPERR90,3099
#define FLASH_SR_PGAERR	FLASH_SR_PGAERR91,3134
#define FLASH_SR_WRPERR	FLASH_SR_WRPERR92,3169
#define FLASH_SR_OPERR	FLASH_SR_OPERR93,3204
#define FLASH_SR_EOP	FLASH_SR_EOP94,3238
#define FLASH_CR_LOCK	FLASH_CR_LOCK98,3352
#define FLASH_CR_ERRIE	FLASH_CR_ERRIE99,3386
#define FLASH_CR_EOPIE	FLASH_CR_EOPIE100,3421
#define FLASH_CR_STRT	FLASH_CR_STRT101,3456
#define FLASH_CR_MER	FLASH_CR_MER102,3490
#define FLASH_CR_SER	FLASH_CR_SER103,3522
#define FLASH_CR_PG	FLASH_CR_PG104,3554
#define FLASH_CR_SNB_SHIFT	FLASH_CR_SNB_SHIFT105,3585
#define FLASH_CR_SNB_MASK	FLASH_CR_SNB_MASK106,3615
#define FLASH_CR_PROGRAM_MASK	FLASH_CR_PROGRAM_MASK107,3647
#define FLASH_CR_PROGRAM_SHIFT	FLASH_CR_PROGRAM_SHIFT108,3682
#define FLASH_CR_PROGRAM_X8	FLASH_CR_PROGRAM_X8113,3804
#define FLASH_CR_PROGRAM_X16	FLASH_CR_PROGRAM_X16114,3835
#define FLASH_CR_PROGRAM_X32	FLASH_CR_PROGRAM_X32115,3867
#define FLASH_CR_PROGRAM_X64	FLASH_CR_PROGRAM_X64116,3899
#define FLASH_OPTCR_NRST_STDBY	FLASH_OPTCR_NRST_STDBY123,4079
#define FLASH_OPTCR_NRST_STOP	FLASH_OPTCR_NRST_STOP124,4120
#define FLASH_OPTCR_OPTSTRT	FLASH_OPTCR_OPTSTRT125,4160
#define FLASH_OPTCR_OPTLOCK	FLASH_OPTCR_OPTLOCK126,4198
#define FLASH_OPTCR_BOR_LEVEL_3	FLASH_OPTCR_BOR_LEVEL_3127,4236
#define FLASH_OPTCR_BOR_LEVEL_2	FLASH_OPTCR_BOR_LEVEL_2128,4281
#define FLASH_OPTCR_BOR_LEVEL_1	FLASH_OPTCR_BOR_LEVEL_1129,4326
#define FLASH_OPTCR_BOR_OFF	FLASH_OPTCR_BOR_OFF130,4371
#define FLASH_KEYR_KEY1	FLASH_KEYR_KEY1138,4641
#define FLASH_KEYR_KEY2	FLASH_KEYR_KEY2139,4690
#define FLASH_OPTKEYR_KEY1	FLASH_OPTKEYR_KEY1141,4740
#define FLASH_OPTKEYR_KEY2	FLASH_OPTKEYR_KEY2142,4791

../../../../libopencm3/include/libopencm3/stm32/common/opamp_common_v2.h,3292
#define LIBOPENCM3_OPAMP_COMMON_V2_HLIBOPENCM3_OPAMP_COMMON_V2_H28,924
#define OPAMP_TCMR(OPAMP_TCMR36,1099
#define OPAMP_CSR_CALOUT_MASK	OPAMP_CSR_CALOUT_MASK40,1185
#define OPAMP_CSR_CALOUT_SHIFT	OPAMP_CSR_CALOUT_SHIFT41,1222
#define OPAMP_CSR_CALOUT_UNSUCC	OPAMP_CSR_CALOUT_UNSUCC42,1259
#define OPAMP_CSR_CALOUT_SUCC	OPAMP_CSR_CALOUT_SUCC43,1298
#define OPAMP_CSR_PGA_GAIN_MASK	OPAMP_CSR_PGA_GAIN_MASK45,1336
#define OPAMP_CSR_PGA_GAIN_SHIFT	OPAMP_CSR_PGA_GAIN_SHIFT46,1376
#define OPAMP_CSR_PGA_GAIN_2	OPAMP_CSR_PGA_GAIN_249,1439
#define OPAMP_CSR_PGA_GAIN_4	OPAMP_CSR_PGA_GAIN_450,1479
#define OPAMP_CSR_PGA_GAIN_8	OPAMP_CSR_PGA_GAIN_851,1519
#define OPAMP_CSR_PGA_GAIN_16	OPAMP_CSR_PGA_GAIN_1652,1559
#define OPAMP_CSR_PGA_GAIN_32	OPAMP_CSR_PGA_GAIN_3253,1600
#define OPAMP_CSR_PGA_GAIN_64	OPAMP_CSR_PGA_GAIN_6454,1641
#define OPAMP_CSR_PGA_INV_GAIN_MINUS_1_GAIN_2_VM0	OPAMP_CSR_PGA_INV_GAIN_MINUS_1_GAIN_2_VM056,1757
#define OPAMP_CSR_PGA_INV_GAIN_MINUS_3_GAIN_4_VM0	OPAMP_CSR_PGA_INV_GAIN_MINUS_3_GAIN_4_VM057,1815
#define OPAMP_CSR_PGA_INV_GAIN_MINUS_7_GAIN_8_VM0	OPAMP_CSR_PGA_INV_GAIN_MINUS_7_GAIN_8_VM058,1873
#define OPAMP_CSR_PGA_INV_GAIN_MINUS_15_GAIN_16_VM0	OPAMP_CSR_PGA_INV_GAIN_MINUS_15_GAIN_16_VM059,1931
#define OPAMP_CSR_PGA_INV_GAIN_MINUS_31_GAIN_32_VM0	OPAMP_CSR_PGA_INV_GAIN_MINUS_31_GAIN_32_VM060,1991
#define OPAMP_CSR_PGA_INV_GAIN_MINUS_63_GAIN_64_VM0	OPAMP_CSR_PGA_INV_GAIN_MINUS_63_GAIN_64_VM061,2051
#define OPAMP_CSR_PGA_FILT_VM0_GAIN_2	OPAMP_CSR_PGA_FILT_VM0_GAIN_263,2160
#define OPAMP_CSR_PGA_FILT_VM0_GAIN_4	OPAMP_CSR_PGA_FILT_VM0_GAIN_464,2208
#define OPAMP_CSR_PGA_FILT_VM0_GAIN_8	OPAMP_CSR_PGA_FILT_VM0_GAIN_865,2256
#define OPAMP_CSR_PGA_FILT_VM0_GAIN_16	OPAMP_CSR_PGA_FILT_VM0_GAIN_1666,2304
#define OPAMP_CSR_PGA_FILT_VM0_GAIN_32	OPAMP_CSR_PGA_FILT_VM0_GAIN_3267,2353
#define OPAMP_CSR_PGA_FILT_VM0_GAIN_64	OPAMP_CSR_PGA_FILT_VM0_GAIN_6468,2402
#define OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_1_GAIN_2_VM0	OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_1_GAIN_2_VM071,2548
#define OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_3_GAIN_4_VM0	OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_3_GAIN_4_VM072,2614
#define OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_7_GAIN_8_VM0	OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_7_GAIN_8_VM073,2680
#define OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_15_GAIN_16_VM0	OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_15_GAIN_16_VM074,2746
#define OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_31_GAIN_32_VM0	OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_31_GAIN_32_VM075,2814
#define OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_63_GAIN_64_VM0	OPAMP_CSR_PGA_FILT_VM1_INV_GAIN_MINUS_63_GAIN_64_VM076,2882
#define OPAMP_CSR_OPAINTOEN	OPAMP_CSR_OPAINTOEN78,2951
#define OPAMP_CSR_OPAHSM	OPAMP_CSR_OPAHSM80,2992
#define OPAMP_CSR_VM_SEL_VINM0_IN	OPAMP_CSR_VM_SEL_VINM0_IN82,3030
#define OPAMP_CSR_VM_SEL_VINM1_IN	OPAMP_CSR_VM_SEL_VINM1_IN83,3070
#define OPAMP_CSR_VM_SEL_PGA_MODE	OPAMP_CSR_VM_SEL_PGA_MODE84,3110
#define OPAMP_CSR_VM_SEL_OUT_IN	OPAMP_CSR_VM_SEL_OUT_IN85,3150
#define OPAMP_CSR_USER_TRIM	OPAMP_CSR_USER_TRIM87,3190
#define OPAMP_CSR_VP_SEL_VINP0	OPAMP_CSR_VP_SEL_VINP089,3231
#define OPAMP_CSR_VP_SEL_VINP1	OPAMP_CSR_VP_SEL_VINP190,3269
#define OPAMP_CSR_VP_SEL_VINP2	OPAMP_CSR_VP_SEL_VINP291,3307

../../../../libopencm3/include/libopencm3/stm32/common/flash_common_all.h,0

../../../../libopencm3/include/libopencm3/stm32/common/adc_common_v1_multi.h,6366
#define LIBOPENCM3_ADC_COMMON_V1_MULTI_HLIBOPENCM3_ADC_COMMON_V1_MULTI_H37,1270
#define	ADC_COMMON_REGISTERS_BASE	ADC_COMMON_REGISTERS_BASE45,1482
#define ADC_CSR	ADC_CSR46,1534
#define ADC_CCR	ADC_CCR47,1593
#define ADC_CDR	ADC_CDR48,1652
#define ADC_SR_OVR	ADC_SR_OVR60,1984
#define ADC_CR1_OVRIE	ADC_CR1_OVRIE64,2061
#define ADC_CR1_RES_12BIT	ADC_CR1_RES_12BIT72,2271
#define ADC_CR1_RES_10BIT	ADC_CR1_RES_10BIT73,2310
#define ADC_CR1_RES_8BIT	ADC_CR1_RES_8BIT74,2349
#define ADC_CR1_RES_6BIT	ADC_CR1_RES_6BIT75,2387
#define ADC_CR1_RES_MASK	ADC_CR1_RES_MASK77,2433
#define ADC_CR1_RES_SHIFT	ADC_CR1_RES_SHIFT78,2471
#define ADC_CR2_SWSTART	ADC_CR2_SWSTART87,2711
#define ADC_CR2_EXTEN_SHIFT	ADC_CR2_EXTEN_SHIFT91,2891
#define ADC_CR2_EXTEN_MASK	ADC_CR2_EXTEN_MASK92,2923
#define ADC_CR2_EXTEN_DISABLED	ADC_CR2_EXTEN_DISABLED96,3070
#define ADC_CR2_EXTEN_RISING_EDGE	ADC_CR2_EXTEN_RISING_EDGE97,3131
#define ADC_CR2_EXTEN_FALLING_EDGE	ADC_CR2_EXTEN_FALLING_EDGE98,3194
#define ADC_CR2_EXTEN_BOTH_EDGES	ADC_CR2_EXTEN_BOTH_EDGES99,3258
#define ADC_CR2_EXTSEL_MASK	ADC_CR2_EXTSEL_MASK105,3522
#define ADC_CR2_EXTSEL_SHIFT	ADC_CR2_EXTSEL_SHIFT106,3564
#define ADC_CR2_JSWSTART	ADC_CR2_JSWSTART111,3679
#define ADC_CR2_JEXTEN_SHIFT	ADC_CR2_JEXTEN_SHIFT115,3861
#define ADC_CR2_JEXTEN_MASK	ADC_CR2_JEXTEN_MASK116,3894
#define ADC_CR2_JEXTEN_DISABLED	ADC_CR2_JEXTEN_DISABLED120,4053
#define ADC_CR2_JEXTEN_RISING_EDGE	ADC_CR2_JEXTEN_RISING_EDGE121,4116
#define ADC_CR2_JEXTEN_FALLING_EDGE	ADC_CR2_JEXTEN_FALLING_EDGE122,4181
#define ADC_CR2_JEXTEN_BOTH_EDGES	ADC_CR2_JEXTEN_BOTH_EDGES123,4247
#define ADC_CR2_JEXTSEL_SHIFT	ADC_CR2_JEXTSEL_SHIFT129,4515
#define ADC_CR2_JEXTSEL_MASK	ADC_CR2_JEXTSEL_MASK130,4549
#define ADC_CR2_ALIGN_RIGHT ADC_CR2_ALIGN_RIGHT133,4641
#define ADC_CR2_ALIGN_LEFT ADC_CR2_ALIGN_LEFT134,4691
#define ADC_CR2_ALIGN	ADC_CR2_ALIGN135,4741
#define ADC_CR2_EOCS	ADC_CR2_EOCS138,4817
#define ADC_CR2_DDS	ADC_CR2_DDS141,4884
#define ADC_CR2_DMA	ADC_CR2_DMA144,4976
#define ADC_CR2_CONT	ADC_CR2_CONT149,5113
#define ADC_CR2_ADON	ADC_CR2_ADON157,5410
#define ADC_SQRx_MASK	ADC_SQRx_MASK163,5603
#define ADC_JDATA_LSB	ADC_JDATA_LSB167,5713
#define ADC_DATA_LSB	ADC_DATA_LSB168,5739
#define ADC_JDATA_MSK	ADC_JDATA_MSK169,5764
#define ADC_DATA_MSK	ADC_DATA_MSK170,5814
#define ADC_CSR_OVR3	ADC_CSR_OVR3177,6046
#define ADC_CSR_STRT3	ADC_CSR_STRT3180,6122
#define ADC_CSR_JSTRT3	ADC_CSR_JSTRT3183,6201
#define ADC_CSR_JEOC3	ADC_CSR_JEOC3186,6292
#define ADC_CSR_EOC3	ADC_CSR_EOC3189,6380
#define ADC_CSR_AWD3	ADC_CSR_AWD3192,6467
#define ADC_CSR_OVR2	ADC_CSR_OVR2197,6584
#define ADC_CSR_STRT2	ADC_CSR_STRT2200,6660
#define ADC_CSR_JSTRT2	ADC_CSR_JSTRT2203,6739
#define ADC_CSR_JEOC2	ADC_CSR_JEOC2206,6830
#define ADC_CSR_EOC2	ADC_CSR_EOC2209,6918
#define ADC_CSR_AWD2	ADC_CSR_AWD2212,7004
#define ADC_CSR_OVR1	ADC_CSR_OVR1217,7118
#define ADC_CSR_STRT1	ADC_CSR_STRT1220,7193
#define ADC_CSR_JSTRT1	ADC_CSR_JSTRT1223,7271
#define ADC_CSR_JEOC1	ADC_CSR_JEOC1226,7361
#define ADC_CSR_EOC1	ADC_CSR_EOC1229,7448
#define ADC_CSR_AWD1	ADC_CSR_AWD1232,7534
#define ADC_CCR_TSVREFE	ADC_CCR_TSVREFE237,7703
#define ADC_CCR_VBATE	ADC_CCR_VBATE240,7767
#define ADC_CCR_DMA_DISABLE	ADC_CCR_DMA_DISABLE250,8081
#define ADC_CCR_DMA_MODE_1	ADC_CCR_DMA_MODE_1251,8122
#define ADC_CCR_DMA_MODE_2	ADC_CCR_DMA_MODE_2252,8162
#define ADC_CCR_DMA_MODE_3	ADC_CCR_DMA_MODE_3253,8202
#define ADC_CCR_DMA_MASK	ADC_CCR_DMA_MASK255,8250
#define ADC_CCR_DMA_SHIFT	ADC_CCR_DMA_SHIFT256,8288
#define ADC_CCR_DDS	ADC_CCR_DDS259,8374
#define ADC_CCR_DELAY_5ADCCLK	ADC_CCR_DELAY_5ADCCLK269,8672
#define ADC_CCR_DELAY_6ADCCLK	ADC_CCR_DELAY_6ADCCLK270,8714
#define ADC_CCR_DELAY_7ADCCLK	ADC_CCR_DELAY_7ADCCLK271,8756
#define ADC_CCR_DELAY_8ADCCLK	ADC_CCR_DELAY_8ADCCLK272,8798
#define ADC_CCR_DELAY_9ADCCLK	ADC_CCR_DELAY_9ADCCLK273,8840
#define ADC_CCR_DELAY_10ADCCLK	ADC_CCR_DELAY_10ADCCLK274,8882
#define ADC_CCR_DELAY_11ADCCLK	ADC_CCR_DELAY_11ADCCLK275,8925
#define ADC_CCR_DELAY_12ADCCLK	ADC_CCR_DELAY_12ADCCLK276,8968
#define ADC_CCR_DELAY_13ADCCLK	ADC_CCR_DELAY_13ADCCLK277,9011
#define ADC_CCR_DELAY_14ADCCLK	ADC_CCR_DELAY_14ADCCLK278,9054
#define ADC_CCR_DELAY_15ADCCLK	ADC_CCR_DELAY_15ADCCLK279,9097
#define ADC_CCR_DELAY_16ADCCLK	ADC_CCR_DELAY_16ADCCLK280,9140
#define ADC_CCR_DELAY_17ADCCLK	ADC_CCR_DELAY_17ADCCLK281,9183
#define ADC_CCR_DELAY_18ADCCLK	ADC_CCR_DELAY_18ADCCLK282,9226
#define ADC_CCR_DELAY_19ADCCLK	ADC_CCR_DELAY_19ADCCLK283,9269
#define ADC_CCR_DELAY_20ADCCLK	ADC_CCR_DELAY_20ADCCLK284,9312
#define ADC_CCR_DELAY_MASK	ADC_CCR_DELAY_MASK286,9363
#define ADC_CCR_DELAY_SHIFT	ADC_CCR_DELAY_SHIFT287,9402
#define ADC_CCR_MULTI_INDEPENDENT	ADC_CCR_MULTI_INDEPENDENT299,9715
#define ADC_CCR_MULTI_DUAL_REG_SIMUL_AND_INJECTED_SIMUL	ADC_CCR_MULTI_DUAL_REG_SIMUL_AND_INJECTED_SIMUL306,9892
#define ADC_CCR_MULTI_DUAL_REG_SIMUL_AND_ALTERNATE_TRIG	ADC_CCR_MULTI_DUAL_REG_SIMUL_AND_ALTERNATE_TRIG311,10056
#define ADC_CCR_MULTI_DUAL_INJECTED_SIMUL	ADC_CCR_MULTI_DUAL_INJECTED_SIMUL313,10190
#define ADC_CCR_MULTI_DUAL_REGULAR_SIMUL	ADC_CCR_MULTI_DUAL_REGULAR_SIMUL315,10310
#define ADC_CCR_MULTI_DUAL_INTERLEAVED	ADC_CCR_MULTI_DUAL_INTERLEAVED317,10420
#define ADC_CCR_MULTI_DUAL_ALTERNATE_TRIG	ADC_CCR_MULTI_DUAL_ALTERNATE_TRIG319,10535
#define ADC_CCR_MULTI_TRIPLE_REG_SIMUL_AND_INJECTED_SIMUL	ADC_CCR_MULTI_TRIPLE_REG_SIMUL_AND_INJECTED_SIMUL326,10740
#define ADC_CCR_MULTI_TRIPLE_REG_SIMUL_AND_ALTERNATE_TRIG	ADC_CCR_MULTI_TRIPLE_REG_SIMUL_AND_ALTERNATE_TRIG331,10914
#define ADC_CCR_MULTI_TRIPLE_INJECTED_SIMUL	ADC_CCR_MULTI_TRIPLE_INJECTED_SIMUL333,11058
#define ADC_CCR_MULTI_TRIPLE_REGULAR_SIMUL	ADC_CCR_MULTI_TRIPLE_REGULAR_SIMUL335,11189
#define ADC_CCR_MULTI_TRIPLE_INTERLEAVED	ADC_CCR_MULTI_TRIPLE_INTERLEAVED337,11310
#define ADC_CCR_MULTI_TRIPLE_ALTERNATE_TRIG	ADC_CCR_MULTI_TRIPLE_ALTERNATE_TRIG339,11435
#define ADC_CCR_MULTI_MASK	ADC_CCR_MULTI_MASK342,11502
#define ADC_CCR_MULTI_SHIFT	ADC_CCR_MULTI_SHIFT343,11542
#define ADC_CDR_DATA2_MASK	ADC_CDR_DATA2_MASK347,11655
#define ADC_CDR_DATA2_SHIFT	ADC_CDR_DATA2_SHIFT348,11698
#define ADC_CDR_DATA1_MASK	ADC_CDR_DATA1_MASK350,11731
#define ADC_CDR_DATA1_SHIFT	ADC_CDR_DATA1_SHIFT351,11773

../../../../libopencm3/include/libopencm3/stm32/common/usart_common_f124.h,4526
#define LIBOPENCM3_USART_COMMON_F124_HLIBOPENCM3_USART_COMMON_F124_H36,1210
#define USART1	USART145,1423
#define USART2	USART246,1453
#define USART3	USART347,1483
#define UART4	UART448,1513
#define UART5	UART549,1541
#define USART_SR(USART_SR55,1693
#define USART1_SR	USART1_SR56,1751
#define USART2_SR	USART2_SR57,1793
#define USART3_SR	USART3_SR58,1835
#define UART4_SR	UART4_SR59,1877
#define UART5_SR	UART5_SR60,1917
#define USART_DR(USART_DR63,1990
#define USART1_DR	USART1_DR64,2048
#define USART2_DR	USART2_DR65,2090
#define USART3_DR	USART3_DR66,2132
#define UART4_DR	UART4_DR67,2174
#define UART5_DR	UART5_DR68,2214
#define USART_BRR(USART_BRR71,2293
#define USART1_BRR	USART1_BRR72,2352
#define USART2_BRR	USART2_BRR73,2396
#define USART3_BRR	USART3_BRR74,2440
#define UART4_BRR	UART4_BRR75,2484
#define UART5_BRR	UART5_BRR76,2526
#define USART_CR1(USART_CR179,2607
#define USART1_CR1	USART1_CR180,2666
#define USART2_CR1	USART2_CR181,2710
#define USART3_CR1	USART3_CR182,2754
#define UART4_CR1	UART4_CR183,2798
#define UART5_CR1	UART5_CR184,2840
#define USART_CR2(USART_CR287,2921
#define USART1_CR2	USART1_CR288,2980
#define USART2_CR2	USART2_CR289,3024
#define USART3_CR2	USART3_CR290,3068
#define UART4_CR2	UART4_CR291,3112
#define UART5_CR2	UART5_CR292,3154
#define USART_CR3(USART_CR395,3235
#define USART1_CR3	USART1_CR396,3294
#define USART2_CR3	USART2_CR397,3338
#define USART3_CR3	USART3_CR398,3382
#define UART4_CR3	UART4_CR399,3426
#define UART5_CR3	UART5_CR3100,3468
#define USART_GTPR(USART_GTPR103,3565
#define USART1_GTPR	USART1_GTPR104,3625
#define USART2_GTPR	USART2_GTPR105,3671
#define USART3_GTPR	USART3_GTPR106,3717
#define UART4_GTPR	UART4_GTPR107,3763
#define UART5_GTPR	UART5_GTPR108,3807
#define USART_FLAG_PE	USART_FLAG_PE117,4110
#define USART_FLAG_FE	USART_FLAG_FE118,4144
#define USART_FLAG_NF	USART_FLAG_NF119,4178
#define USART_FLAG_ORE	USART_FLAG_ORE120,4212
#define USART_FLAG_IDLE	USART_FLAG_IDLE121,4248
#define USART_FLAG_RXNE	USART_FLAG_RXNE122,4286
#define USART_FLAG_TC	USART_FLAG_TC123,4324
#define USART_FLAG_TXE	USART_FLAG_TXE124,4358
#define USART_SR_CTS	USART_SR_CTS136,4720
#define USART_SR_LBD	USART_SR_LBD139,4790
#define USART_SR_TXE	USART_SR_TXE142,4862
#define USART_SR_TC	USART_SR_TC145,4928
#define USART_SR_RXNE	USART_SR_RXNE148,5002
#define USART_SR_IDLE	USART_SR_IDLE151,5068
#define USART_SR_ORE	USART_SR_ORE154,5128
#define USART_SR_NE	USART_SR_NE157,5189
#define USART_SR_FE	USART_SR_FE160,5246
#define USART_SR_PE	USART_SR_PE163,5302
#define USART_DR_MASK USART_DR_MASK169,5464
#define USART_BRR_DIV_MANTISSA_MASK USART_BRR_DIV_MANTISSA_MASK174,5639
#define USART_BRR_DIV_FRACTION_MASK USART_BRR_DIV_FRACTION_MASK176,5738
#define USART_CR1_UE	USART_CR1_UE181,5887
#define USART_CR1_M	USART_CR1_M184,5942
#define USART_CR1_WAKE	USART_CR1_WAKE187,6001
#define USART_CR1_PCE	USART_CR1_PCE190,6070
#define USART_CR1_PS	USART_CR1_PS193,6132
#define USART_CR1_PEIE	USART_CR1_PEIE196,6197
#define USART_CR1_TXEIE	USART_CR1_TXEIE199,6266
#define USART_CR1_TCIE	USART_CR1_TCIE202,6353
#define USART_CR1_RXNEIE	USART_CR1_RXNEIE205,6424
#define USART_CR1_IDLEIE	USART_CR1_IDLEIE208,6496
#define USART_CR1_TE	USART_CR1_TE211,6561
#define USART_CR1_RE	USART_CR1_RE214,6620
#define USART_CR1_RWU	USART_CR1_RWU217,6680
#define USART_CR1_SBK	USART_CR1_SBK220,6736
#define USART_CR2_LINEN	USART_CR2_LINEN225,6880
#define USART_CR2_CLKEN	USART_CR2_CLKEN228,6943
#define USART_CR2_CPOL	USART_CR2_CPOL231,7007
#define USART_CR2_CPHA	USART_CR2_CPHA234,7067
#define USART_CR2_LBCL	USART_CR2_LBCL237,7135
#define USART_CR2_LBDIE	USART_CR2_LBDIE240,7220
#define USART_CR2_LBDL	USART_CR2_LBDL243,7295
#define USART_CR2_ADD_MASK USART_CR2_ADD_MASK246,7372
#define USART_CR3_CTSIE	USART_CR3_CTSIE252,7565
#define USART_CR3_CTSE	USART_CR3_CTSE256,7658
#define USART_CR3_RTSE	USART_CR3_RTSE260,7749
#define USART_CR3_DMAT	USART_CR3_DMAT264,7844
#define USART_CR3_DMAR	USART_CR3_DMAR268,7936
#define USART_CR3_SCEN	USART_CR3_SCEN272,8038
#define USART_CR3_NACK	USART_CR3_NACK276,8140
#define USART_CR3_HDSEL	USART_CR3_HDSEL279,8210
#define USART_CR3_IRLP	USART_CR3_IRLP282,8273
#define USART_CR3_IREN	USART_CR3_IREN285,8337
#define USART_CR3_EIE	USART_CR3_EIE288,8406
#define USART_GTPR_GT_MASK USART_GTPR_GT_MASK294,8586
#define USART_GTPR_PSC_MASK USART_GTPR_PSC_MASK298,8698

../../../../libopencm3/include/libopencm3/stm32/common/rcc_common_all.h,72
#define LIBOPENCM3_RCC_COMMON_ALL_HLIBOPENCM3_RCC_COMMON_ALL_H35,1199

../../../../libopencm3/include/libopencm3/stm32/common/spi_common_v2.h,1906
#define SPI_DR8(SPI_DR834,1089
#define SPI1_DR8	SPI1_DR835,1140
#define SPI2_DR8	SPI2_DR836,1177
#define SPI3_DR8	SPI3_DR837,1214
#define SPI_CR1_CRCL_8BIT	SPI_CR1_CRCL_8BIT46,1428
#define SPI_CR1_CRCL_16BIT	SPI_CR1_CRCL_16BIT47,1464
#define SPI_CR1_CRCL	SPI_CR1_CRCL49,1509
#define SPI_CR2_LDMA_TX	SPI_CR2_LDMA_TX54,1673
#define SPI_CR2_LDMA_RX	SPI_CR2_LDMA_RX57,1757
#define SPI_CR2_FRXTH	SPI_CR2_FRXTH60,1832
#define SPI_CR2_FRF	SPI_CR2_FRF64,1925
#define SPI_CR2_FRF_MOTOROLA_MODE	SPI_CR2_FRF_MOTOROLA_MODE65,1957
#define SPI_CR2_FRF_TI_MODE	SPI_CR2_FRF_TI_MODE66,2000
#define SPI_CR2_DS_4BIT	SPI_CR2_DS_4BIT74,2208
#define SPI_CR2_DS_5BIT	SPI_CR2_DS_5BIT75,2245
#define SPI_CR2_DS_6BIT	SPI_CR2_DS_6BIT76,2282
#define SPI_CR2_DS_7BIT	SPI_CR2_DS_7BIT77,2319
#define SPI_CR2_DS_8BIT	SPI_CR2_DS_8BIT78,2356
#define SPI_CR2_DS_9BIT	SPI_CR2_DS_9BIT79,2393
#define SPI_CR2_DS_10BIT	SPI_CR2_DS_10BIT80,2430
#define SPI_CR2_DS_11BIT	SPI_CR2_DS_11BIT81,2467
#define SPI_CR2_DS_12BIT	SPI_CR2_DS_12BIT82,2504
#define SPI_CR2_DS_13BIT	SPI_CR2_DS_13BIT83,2541
#define SPI_CR2_DS_14BIT	SPI_CR2_DS_14BIT84,2578
#define SPI_CR2_DS_15BIT	SPI_CR2_DS_15BIT85,2615
#define SPI_CR2_DS_16BIT	SPI_CR2_DS_16BIT86,2652
#define SPI_CR2_DS_MASK	SPI_CR2_DS_MASK88,2697
#define SPI_CR2_NSSP	SPI_CR2_NSSP91,2768
#define SPI_SR_FTLVL_FIFO_EMPTY	SPI_SR_FTLVL_FIFO_EMPTY96,2924
#define SPI_SR_FTLVL_QUARTER_FIFO	SPI_SR_FTLVL_QUARTER_FIFO97,2969
#define SPI_SR_FTLVL_HALF_FIFO	SPI_SR_FTLVL_HALF_FIFO98,3015
#define SPI_SR_FTLVL_FIFO_FULL	SPI_SR_FTLVL_FIFO_FULL99,3059
#define SPI_SR_FRLVL_FIFO_EMPTY	SPI_SR_FRLVL_FIFO_EMPTY102,3143
#define SPI_SR_FRLVL_QUARTER_FIFO	SPI_SR_FRLVL_QUARTER_FIFO103,3187
#define SPI_SR_FRLVL_HALF_FIFO	SPI_SR_FRLVL_HALF_FIFO104,3232
#define SPI_SR_FRLVL_FIFO_FULL	SPI_SR_FRLVL_FIFO_FULL105,3275
#define SPI_SR_FRE	SPI_SR_FRE108,3353

../../../../libopencm3/include/libopencm3/stm32/common/usart_common_v2.h,9985
#define USART_CR1(USART_CR133,1026
#define USART1_CR1	USART1_CR134,1085
#define USART2_CR1	USART2_CR135,1129
#define USART3_CR1	USART3_CR136,1173
#define USART4_CR1	USART4_CR138,1242
#define UART4_CR1	UART4_CR141,1317
#define UART5_CR1	UART5_CR144,1390
#define USART_CR2(USART_CR248,1479
#define USART1_CR2	USART1_CR249,1538
#define USART2_CR2	USART2_CR250,1582
#define USART3_CR2	USART3_CR251,1626
#define USART4_CR2	USART4_CR253,1695
#define UART4_CR2	UART4_CR256,1770
#define UART5_CR2	UART5_CR259,1843
#define USART_CR3(USART_CR363,1932
#define USART1_CR3	USART1_CR364,1991
#define USART2_CR3	USART2_CR365,2035
#define USART3_CR3	USART3_CR366,2079
#define USART4_CR3	USART4_CR368,2148
#define UART4_CR3	UART4_CR371,2223
#define UART5_CR3	UART5_CR374,2296
#define USART_BRR(USART_BRR78,2385
#define USART1_BRR	USART1_BRR79,2444
#define USART2_BRR	USART2_BRR80,2488
#define USART3_BRR	USART3_BRR81,2532
#define USART4_BRR	USART4_BRR83,2601
#define UART4_BRR	UART4_BRR86,2676
#define UART5_BRR	UART5_BRR89,2749
#define USART_GTPR(USART_GTPR93,2854
#define USART1_GTPR	USART1_GTPR94,2914
#define USART2_GTPR	USART2_GTPR95,2960
#define USART3_GTPR	USART3_GTPR96,3006
#define USART4_GTPR	USART4_GTPR98,3077
#define UART4_GTPR	UART4_GTPR101,3154
#define UART5_GTPR	UART5_GTPR104,3229
#define USART_RTOR(USART_RTOR108,3327
#define USART1_RTOR	USART1_RTOR109,3387
#define USART2_RTOR	USART2_RTOR110,3433
#define USART3_RTOR	USART3_RTOR111,3479
#define USART4_RTOR	USART4_RTOR113,3550
#define UART4_RTOR	UART4_RTOR116,3627
#define UART5_RTOR	UART5_RTOR119,3702
#define USART_RQR(USART_RQR123,3790
#define USART1_RQR	USART1_RQR124,3849
#define USART2_RQR	USART2_RQR125,3893
#define USART3_RQR	USART3_RQR126,3937
#define USART4_RQR	USART4_RQR128,4006
#define UART4_RQR	UART4_RQR131,4081
#define UART5_RQR	UART5_RQR134,4154
#define USART_ISR(USART_ISR138,4251
#define USART1_ISR	USART1_ISR139,4310
#define USART2_ISR	USART2_ISR140,4354
#define USART3_ISR	USART3_ISR141,4398
#define USART4_ISR	USART4_ISR143,4467
#define UART4_ISR	UART4_ISR146,4542
#define UART5_ISR	UART5_ISR149,4615
#define USART_ICR(USART_ICR153,4714
#define USART1_ICR	USART1_ICR154,4773
#define USART2_ICR	USART2_ICR155,4817
#define USART3_ICR	USART3_ICR156,4861
#define USART4_ICR	USART4_ICR158,4930
#define UART4_ICR	UART4_ICR161,5005
#define UART5_ICR	UART5_ICR164,5078
#define USART_RDR(USART_RDR168,5169
#define USART1_RDR	USART1_RDR169,5228
#define USART2_RDR	USART2_RDR170,5272
#define USART3_RDR	USART3_RDR171,5316
#define USART4_RDR	USART4_RDR173,5385
#define UART4_RDR	UART4_RDR176,5460
#define UART5_RDR	UART5_RDR179,5533
#define USART_TDR(USART_TDR183,5625
#define USART1_TDR	USART1_TDR184,5684
#define USART2_TDR	USART2_TDR185,5728
#define USART3_TDR	USART3_TDR186,5772
#define USART4_TDR	USART4_TDR188,5841
#define UART4_TDR	UART4_TDR191,5916
#define UART5_TDR	UART5_TDR194,5989
#define USART_FLAG_PE	USART_FLAG_PE206,6299
#define USART_FLAG_FE	USART_FLAG_FE207,6334
#define USART_FLAG_NF	USART_FLAG_NF208,6369
#define USART_FLAG_ORE	USART_FLAG_ORE209,6404
#define USART_FLAG_IDLE	USART_FLAG_IDLE210,6441
#define USART_FLAG_RXNE	USART_FLAG_RXNE211,6480
#define USART_FLAG_TC	USART_FLAG_TC212,6519
#define USART_FLAG_TXE	USART_FLAG_TXE213,6554
#define USART_CR1_M1	USART_CR1_M1226,6949
#define USART_CR1_EOBIE	USART_CR1_EOBIE229,7038
#define USART_CR1_RTOIE	USART_CR1_RTOIE232,7123
#define USART_CR1_DEAT_SHIFT	USART_CR1_DEAT_SHIFT234,7160
#define USART_CR1_DEAT	USART_CR1_DEAT235,7193
#define USART_CR1_DEAT_VAL(USART_CR1_DEAT_VAL237,7296
#define USART_CR1_DEDT_SHIFT	USART_CR1_DEDT_SHIFT239,7358
#define USART_CR1_DEDT	USART_CR1_DEDT240,7391
#define USART_CR1_DEDT_VAL(USART_CR1_DEDT_VAL242,7496
#define USART_CR1_OVER8	USART_CR1_OVER8245,7590
#define USART_CR1_CMIE	USART_CR1_CMIE248,7673
#define USART_CR1_MME	USART_CR1_MME251,7738
#define USART_CR1_M0	USART_CR1_M0254,7796
#define USART_CR1_M	USART_CR1_M256,7861
#define USART_CR1_WAKE	USART_CR1_WAKE259,7933
#define USART_CR1_PCE	USART_CR1_PCE262,8003
#define USART_CR1_PS	USART_CR1_PS265,8066
#define USART_CR1_PEIE	USART_CR1_PEIE268,8132
#define USART_CR1_TXEIE	USART_CR1_TXEIE271,8198
#define USART_CR1_TCIE	USART_CR1_TCIE274,8286
#define USART_CR1_RXNEIE	USART_CR1_RXNEIE277,8358
#define USART_CR1_IDLEIE	USART_CR1_IDLEIE280,8431
#define USART_CR1_TE	USART_CR1_TE283,8497
#define USART_CR1_RE	USART_CR1_RE286,8557
#define USART_CR1_UESM	USART_CR1_UESM289,8629
#define USART_CR1_UE	USART_CR1_UE292,8688
#define USART_CR2_ADD_SHIFT	USART_CR2_ADD_SHIFT301,8903
#define USART_CR2_ADD	USART_CR2_ADD302,8935
#define USART_CR2_ADD_VAL(USART_CR2_ADD_VAL303,8989
#define USART_CR2_ABRMOD_MASK	USART_CR2_ABRMOD_MASK305,9049
#define USART_CR2_ABRMOD_SHIFT	USART_CR2_ABRMOD_SHIFT306,9081
#define USART_CR2_ABRMOD_STARTBIT	USART_CR2_ABRMOD_STARTBIT312,9238
#define USART_CR2_ABRMOD_FALL_EDGE	USART_CR2_ABRMOD_FALL_EDGE313,9304
#define USART_CR2_ABRMOD_FRAME_0x7F	USART_CR2_ABRMOD_FRAME_0x7F314,9371
#define USART_CR2_ABRMOD_FRAME_0x55	USART_CR2_ABRMOD_FRAME_0x55315,9439
#define USART_CR2_RTOEN	USART_CR2_RTOEN319,9554
#define USART_CR2_ABREN	USART_CR2_ABREN322,9627
#define USART_CR2_MSBFIRST	USART_CR2_MSBFIRST325,9708
#define USART_CR2_DATAINV	USART_CR2_DATAINV328,9785
#define USART_CR2_TXINV	USART_CR2_TXINV331,9867
#define USART_CR2_RXINV	USART_CR2_RXINV334,9948
#define USART_CR2_SWAP	USART_CR2_SWAP337,10014
#define USART_CR2_LINEN	USART_CR2_LINEN340,10080
#define USART_CR2_CLKEN	USART_CR2_CLKEN343,10144
#define USART_CR2_CPOL	USART_CR2_CPOL346,10209
#define USART_CR2_CPHA	USART_CR2_CPHA349,10270
#define USART_CR2_LBCL	USART_CR2_LBCL352,10339
#define USART_CR2_LBDIE	USART_CR2_LBDIE355,10425
#define USART_CR2_LBDL	USART_CR2_LBDL358,10501
#define USART_CR2_ADDM7	USART_CR2_ADDM7361,10597
#define USART_CR3_WUFIE	USART_CR3_WUFIE370,10824
#define USART_CR3_WUS_ADDRMATCH	USART_CR3_WUS_ADDRMATCH373,10925
#define USART_CR3_WUS_START_BIT	USART_CR3_WUS_START_BIT374,10970
#define USART_CR3_WUS_RXNE	USART_CR3_WUS_RXNE375,11015
#define USART_CR3_SCARCNT_SHIFT	USART_CR3_SCARCNT_SHIFT377,11056
#define USART_CR3_SCARCNT_MASK	USART_CR3_SCARCNT_MASK378,11092
#define USART_CR3_SCARCNT_DISABLE	USART_CR3_SCARCNT_DISABLE380,11176
#define USART_CR3_SCARCNT_VAL(USART_CR3_SCARCNT_VAL381,11241
#define USART_CR3_DEP	USART_CR3_DEP384,11353
#define USART_CR3_DEM	USART_CR3_DEM387,11419
#define USART_CR3_DDRE	USART_CR3_DDRE390,11498
#define USART_CR3_OVRDIS	USART_CR3_OVRDIS393,11565
#define USART_CR3_ONEBIT	USART_CR3_ONEBIT396,11646
#define USART_CR3_CTSIE	USART_CR3_CTSIE399,11732
#define USART_CR3_CTSE	USART_CR3_CTSE402,11807
#define USART_CR3_RTSE	USART_CR3_RTSE405,11880
#define USART_CR3_DMAT	USART_CR3_DMAT408,11965
#define USART_CR3_DMAR	USART_CR3_DMAR411,12047
#define USART_CR3_SCEN	USART_CR3_SCEN414,12131
#define USART_CR3_NACK	USART_CR3_NACK417,12212
#define USART_CR3_HDSEL	USART_CR3_HDSEL420,12283
#define USART_CR3_IRLP	USART_CR3_IRLP423,12347
#define USART_CR3_IREN	USART_CR3_IREN426,12412
#define USART_CR3_EIE	USART_CR3_EIE429,12482
#define USART_GTPR_GT_SHIFT	USART_GTPR_GT_SHIFT437,12611
#define USART_GTPR_GT	USART_GTPR_GT438,12642
#define USART_GTPR_GT_VAL(USART_GTPR_GT_VAL439,12696
#define USART_GTPR_PSC_SHIFT	USART_GTPR_PSC_SHIFT441,12756
#define USART_GTPR_PSC	USART_GTPR_PSC442,12788
#define USART_GTPR_PSC_VAL(USART_GTPR_PSC_VAL443,12844
#define USART_RTOR_BLEN_SHIFT	USART_RTOR_BLEN_SHIFT452,13092
#define USART_RTOR_BLEN_MASK	USART_RTOR_BLEN_MASK453,13127
#define USART_RTOR_BLEN_VAL(USART_RTOR_BLEN_VAL454,13190
#define USART_RTOR_RTO_SHIFT	USART_RTOR_RTO_SHIFT457,13296
#define USART_RTOR_RTO_MASK	USART_RTOR_RTO_MASK458,13329
#define USART_RTOR_RTO_VAL(USART_RTOR_RTO_VAL459,13393
#define USART_RQR_TXFRQ	USART_RQR_TXFRQ469,13652
#define USART_RQR_RXFRQ	USART_RQR_RXFRQ472,13740
#define USART_RQR_MMRQ	USART_RQR_MMRQ475,13818
#define USART_RQR_SBKRQ	USART_RQR_SBKRQ478,13897
#define USART_RQR_ABRRQ	USART_RQR_ABRRQ481,13981
#define USART_ISR_REACK	USART_ISR_REACK492,14229
#define USART_ISR_TEACK	USART_ISR_TEACK495,14324
#define USART_ISR_WUF	USART_ISR_WUF498,14411
#define USART_ISR_RWU	USART_ISR_RWU501,14500
#define USART_ISR_SBKF	USART_ISR_SBKF504,14575
#define USART_ISR_CMF	USART_ISR_CMF507,14655
#define USART_ISR_BUSY	USART_ISR_BUSY510,14724
#define USART_ISR_ABRF	USART_ISR_ABRF513,14804
#define USART_ISR_ABRE	USART_ISR_ABRE516,14885
#define USART_ISR_EOBF	USART_ISR_EOBF519,14963
#define USART_ISR_RTOF	USART_ISR_RTOF522,15040
#define USART_ISR_CTS	USART_ISR_CTS525,15108
#define USART_ISR_CTSIF	USART_ISR_CTSIF528,15187
#define USART_ISR_LBDF	USART_ISR_LBDF531,15272
#define USART_ISR_TXE	USART_ISR_TXE534,15359
#define USART_ISR_TC	USART_ISR_TC537,15437
#define USART_ISR_RXNE	USART_ISR_RXNE540,15523
#define USART_ISR_IDLE	USART_ISR_IDLE543,15601
#define USART_ISR_ORE	USART_ISR_ORE546,15673
#define USART_ISR_NF	USART_ISR_NF549,15749
#define USART_ISR_FE	USART_ISR_FE552,15818
#define USART_ISR_PE	USART_ISR_PE555,15886
#define USART_ICR_WUCF	USART_ICR_WUCF566,16131
#define USART_ICR_CMCF	USART_ICR_CMCF569,16211
#define USART_ICR_EOBCF	USART_ICR_EOBCF572,16291
#define USART_ICR_RTOCF	USART_ICR_RTOCF575,16374
#define USART_ICR_CTSCF	USART_ICR_CTSCF578,16444
#define USART_ICR_LBDCF	USART_ICR_LBDCF581,16529
#define USART_ICR_TCCF	USART_ICR_TCCF584,16615
#define USART_ICR_IDLECF	USART_ICR_IDLECF587,16699
#define USART_ICR_ORECF	USART_ICR_ORECF590,16778
#define USART_ICR_NCF	USART_ICR_NCF593,16856
#define USART_ICR_FECF	USART_ICR_FECF596,16932
#define USART_ICR_PECF	USART_ICR_PECF599,17008
#define USART_RDR_MASK	USART_RDR_MASK608,17179
#define USART_TDR_MASK	USART_TDR_MASK610,17257

../../../../libopencm3/include/libopencm3/stm32/common/timer_common_f24.h,874
#define TIM_OR(TIM_OR39,1343
#define TIM2_OR	TIM2_OR40,1395
#define TIM5_OR	TIM5_OR41,1427
#define TIM2_OR_ITR1_RMP_TIM8_TRGOU	TIM2_OR_ITR1_RMP_TIM8_TRGOU55,1851
#define TIM2_OR_ITR1_RMP_PTP	TIM2_OR_ITR1_RMP_PTP57,1953
#define TIM2_OR_ITR1_RMP_OTG_FS_SOF	TIM2_OR_ITR1_RMP_OTG_FS_SOF59,2048
#define TIM2_OR_ITR1_RMP_OTG_HS_SOF	TIM2_OR_ITR1_RMP_OTG_HS_SOF61,2149
#define TIM2_OR_ITR1_RMP_MASK	TIM2_OR_ITR1_RMP_MASK63,2205
#define TIM5_OR_TI4_RMP_GPIO	TIM5_OR_TI4_RMP_GPIO76,2648
#define TIM5_OR_TI4_RMP_LSI	TIM5_OR_TI4_RMP_LSI78,2746
#define TIM5_OR_TI4_RMP_LSE	TIM5_OR_TI4_RMP_LSE80,2843
#define TIM5_OR_TI4_RMP_RTC	TIM5_OR_TI4_RMP_RTC82,2938
#define TIM5_OR_TI4_RMP_MASK	TIM5_OR_TI4_RMP_MASK84,2986
enum tim_ic_pol {tim_ic_pol87,3064
	TIM_IC_RISING,TIM_IC_RISING88,3082
	TIM_IC_FALLING,TIM_IC_FALLING89,3098
	TIM_IC_BOTH,TIM_IC_BOTH90,3115

../../../../libopencm3/include/libopencm3/stm32/common/crc_v2.h,880
#define CRC_DR8 CRC_DR847,1751
#define CRC_DR16	CRC_DR1649,1841
#define CRC_INIT	CRC_INIT52,1921
#define CRC_POL	CRC_POL55,1997
#define CRC_CR_REV_OUT	CRC_CR_REV_OUT63,2341
#define CRC_CR_REV_IN_SHIFT	CRC_CR_REV_IN_SHIFT65,2377
#define CRC_CR_REV_IN	CRC_CR_REV_IN66,2409
#define CRC_CR_REV_IN_NONE	CRC_CR_REV_IN_NONE69,2518
#define CRC_CR_REV_IN_BYTE	CRC_CR_REV_IN_BYTE70,2574
#define CRC_CR_REV_IN_HALF	CRC_CR_REV_IN_HALF71,2630
#define CRC_CR_REV_IN_WORD	CRC_CR_REV_IN_WORD72,2686
#define CRC_CR_POLYSIZE_SHIFT	CRC_CR_POLYSIZE_SHIFT75,2751
#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE76,2784
#define CRC_CR_POLYSIZE_32	CRC_CR_POLYSIZE_3281,2900
#define CRC_CR_POLYSIZE_16	CRC_CR_POLYSIZE_1682,2961
#define CRC_CR_POLYSIZE_8	CRC_CR_POLYSIZE_883,3022
#define CRC_CR_POLYSIZE_7 CRC_CR_POLYSIZE_784,3082
#define CRC_POL_DEFAULT	CRC_POL_DEFAULT90,3185

../../../../libopencm3/include/libopencm3/stm32/common/hrtim_common_all.h,62203
#define LIBOPENCM3_HRTIM_COMMON_ALL_HLIBOPENCM3_HRTIM_COMMON_ALL_H37,1195
#define HRTIM_CR1 HRTIM_CR144,1362
#define HRTIM_CR2 HRTIM_CR247,1461
#define HRTIM_ISR HRTIM_ISR50,1567
#define HRTIM_ICR HRTIM_ICR53,1672
#define HRTIM_IER HRTIM_IER56,1778
#define HRTIM_OENR HRTIM_OENR59,1882
#define HRTIM_ODISR HRTIM_ODISR62,1988
#define HRTIM_ODSR HRTIM_ODSR65,2100
#define HRTIM_BMCR HRTIM_BMCR68,2209
#define HRTIM_BMTRGR HRTIM_BMTRGR71,2320
#define HRTIM_BMCMPR6 HRTIM_BMCMPR674,2431
#define HRTIM_BMPER HRTIM_BMPER77,2540
#define HRTIM_EECR1 HRTIM_EECR180,2662
#define HRTIM_EECR2 HRTIM_EECR283,2784
#define HRTIM_EECR3 HRTIM_EECR386,2906
#define HRTIM_ADC1R HRTIM_ADC1R89,3011
#define HRTIM_ADC2R HRTIM_ADC2R92,3116
#define HRTIM_ADC3R HRTIM_ADC3R95,3221
#define HRTIM_ADC4R HRTIM_ADC4R98,3326
#define HRTIM_DLLCR HRTIM_DLLCR101,3429
#define HRTIM_FLTINR1 HRTIM_FLTINR1104,3542
#define HRTIM_FLTINR2 HRTIM_FLTINR2107,3655
#define HRTIM_BDMUPDR HRTIM_BDMUPDR110,3778
#define HRTIM_BDTxUPR(HRTIM_BDTxUPR113,3895
#define HRTIM_BDMADR HRTIM_BDMADR116,4013
#define HRTIM_MCR HRTIM_MCR125,4228
#define HRTIM_MISR HRTIM_MISR128,4340
#define HRTIM_MICR HRTIM_MICR131,4451
#define HRTIM_MDIER HRTIM_MDIER134,4570
#define HRTIM_MCNTR HRTIM_MCNTR137,4674
#define HRTIM_MPER HRTIM_MPER140,4776
#define HRTIM_MREP HRTIM_MREP143,4882
#define HRTIM_MCMP1R HRTIM_MCMP1R146,4989
#define HRTIM_MCMP2R HRTIM_MCMP2R149,5096
#define HRTIM_MCMP3R HRTIM_MCMP3R152,5203
#define HRTIM_MCMP4R HRTIM_MCMP4R155,5310
#define HRTIM_TIMx_BASE(HRTIM_TIMx_BASE163,5471
#define HRTIM_TIMA HRTIM_TIMA165,5544
#define HRTIM_TIMB HRTIM_TIMB166,5585
#define HRTIM_TIMC HRTIM_TIMC167,5626
#define HRTIM_TIMD HRTIM_TIMD168,5667
#define HRTIM_TIME HRTIM_TIME169,5708
#define HRTIM_TIMx_TIMCR(HRTIM_TIMx_TIMCR172,5789
#define HRTIM_TIMx_ISR(HRTIM_TIMx_ISR175,5909
#define HRTIM_TIMx_ICR(HRTIM_TIMx_ICR178,6028
#define HRTIM_TIMx_DIER(HRTIM_TIMx_DIER181,6155
#define HRTIM_TIMx_CNT(HRTIM_TIMx_CNT184,6266
#define HRTIM_TIMx_PER(HRTIM_TIMx_PER187,6376
#define HRTIM_TIMx_REP(HRTIM_TIMx_REP190,6490
#define HRTIM_TIMx_CMP1(HRTIM_TIMx_CMP1193,6604
#define HRTIM_TIMx_CMP1C(HRTIM_TIMx_CMP1C196,6728
#define HRTIM_TIMx_CMP2(HRTIM_TIMx_CMP2199,6842
#define HRTIM_TIMx_CMP3(HRTIM_TIMx_CMP3202,6956
#define HRTIM_TIMx_CMP4(HRTIM_TIMx_CMP4205,7070
#define HRTIM_TIMx_CPT1(HRTIM_TIMx_CPT1208,7184
#define HRTIM_TIMx_CPT2(HRTIM_TIMx_CPT2211,7298
#define HRTIM_TIMx_DT(HRTIM_TIMx_DT214,7409
#define HRTIM_TIMx_SET1(HRTIM_TIMx_SET1217,7525
#define HRTIM_TIMx_RST1(HRTIM_TIMx_RST1220,7643
#define HRTIM_TIMx_SET2(HRTIM_TIMx_SET2223,7759
#define HRTIM_TIMx_RST2(HRTIM_TIMx_RST2226,7877
#define HRTIM_TIMx_EEF1(HRTIM_TIMx_EEF1229,8008
#define HRTIM_TIMx_EEF2(HRTIM_TIMx_EEF2232,8139
#define HRTIM_TIMx_RST(HRTIM_TIMx_RST235,8248
#define HRTIM_TIMx_CHP(HRTIM_TIMx_CHP238,8359
#define HRTIM_TIMx_CPT1CR(HRTIM_TIMx_CPT1CR241,8483
#define HRTIM_TIMx_CPT2CR(HRTIM_TIMx_CPT2CR244,8608
#define HRTIM_TIMx_OUT(HRTIM_TIMx_OUT247,8719
#define HRTIM_TIMx_FLT(HRTIM_TIMx_FLT250,8828
#define HRTIM_CR1_AD4USRC_SHIFT HRTIM_CR1_AD4USRC_SHIFT259,9046
#define HRTIM_CR1_AD4USRC_MASK HRTIM_CR1_AD4USRC_MASK260,9081
#define HRTIM_CR1_AD3USRC_SHIFT HRTIM_CR1_AD3USRC_SHIFT263,9198
#define HRTIM_CR1_AD3USRC_MASK HRTIM_CR1_AD3USRC_MASK264,9233
#define HRTIM_CR1_AD2USRC_SHIFT HRTIM_CR1_AD2USRC_SHIFT267,9350
#define HRTIM_CR1_AD2USRC_MASK HRTIM_CR1_AD2USRC_MASK268,9385
#define HRTIM_CR1_AD1USRC_SHIFT HRTIM_CR1_AD1USRC_SHIFT271,9502
#define HRTIM_CR1_AD1USRC_MASK HRTIM_CR1_AD1USRC_MASK272,9537
#define HRTIM_CR1_ADxUSRC_MASTER HRTIM_CR1_ADxUSRC_MASTER274,9603
#define HRTIM_CR1_ADxUSRC_TIMA HRTIM_CR1_ADxUSRC_TIMA275,9645
#define HRTIM_CR1_ADxUSRC_TIMB HRTIM_CR1_ADxUSRC_TIMB276,9687
#define HRTIM_CR1_ADxUSRC_TIMC HRTIM_CR1_ADxUSRC_TIMC277,9729
#define HRTIM_CR1_ADxUSRC_TIMD HRTIM_CR1_ADxUSRC_TIMD278,9771
#define HRTIM_CR1_ADxUSRC_TIME HRTIM_CR1_ADxUSRC_TIME279,9813
#define HRTIM_CR1_TEUDIS HRTIM_CR1_TEUDIS282,9894
#define HRTIM_CR1_TDUDIS HRTIM_CR1_TDUDIS285,9974
#define HRTIM_CR1_TCUDIS HRTIM_CR1_TCUDIS288,10054
#define HRTIM_CR1_TBUDIS HRTIM_CR1_TBUDIS291,10134
#define HRTIM_CR1_TAUDIS HRTIM_CR1_TAUDIS294,10214
#define HRTIM_CR1_MUDIS HRTIM_CR1_MUDIS297,10292
#define HRTIM_CR2_TERST HRTIM_CR2_TERST307,10473
#define HRTIM_CR2_TDRST HRTIM_CR2_TDRST310,10561
#define HRTIM_CR2_TCRST HRTIM_CR2_TCRST313,10649
#define HRTIM_CR2_TBRST HRTIM_CR2_TBRST316,10737
#define HRTIM_CR2_TARST HRTIM_CR2_TARST319,10825
#define HRTIM_CR2_MRST HRTIM_CR2_MRST322,10910
#define HRTIM_CR2_TESWU HRTIM_CR2_TESWU325,10990
#define HRTIM_CR2_TDSWU HRTIM_CR2_TDSWU328,11070
#define HRTIM_CR2_TCSWU HRTIM_CR2_TCSWU331,11150
#define HRTIM_CR2_TBSWU HRTIM_CR2_TBSWU334,11230
#define HRTIM_CR2_TASWU HRTIM_CR2_TASWU337,11310
#define HRTIM_CR2_MSWU HRTIM_CR2_MSWU340,11394
#define HRTIM_ISR_BMPER HRTIM_ISR_BMPER350,11577
#define HRTIM_ISR_DLLRDY HRTIM_ISR_DLLRDY353,11660
#define HRTIM_ISR_SYSFLT HRTIM_ISR_SYSFLT356,11746
#define HRTIM_ISR_FLT5 HRTIM_ISR_FLT5359,11824
#define HRTIM_ISR_FLT4 HRTIM_ISR_FLT4362,11902
#define HRTIM_ISR_FLT3 HRTIM_ISR_FLT3365,11980
#define HRTIM_ISR_FLT2 HRTIM_ISR_FLT2368,12058
#define HRTIM_ISR_FLT1 HRTIM_ISR_FLT1371,12136
#define HRTIM_ICR_BMPERC HRTIM_ICR_BMPERC380,12315
#define HRTIM_ICR_DLLRDYC HRTIM_ICR_DLLRDYC383,12405
#define HRTIM_ICR_SYSFLTC HRTIM_ICR_SYSFLTC386,12498
#define HRTIM_ICR_FLT5C HRTIM_ICR_FLT5C389,12583
#define HRTIM_ICR_FLT4C HRTIM_ICR_FLT4C392,12668
#define HRTIM_ICR_FLT3C HRTIM_ICR_FLT3C395,12753
#define HRTIM_ICR_FLT2C HRTIM_ICR_FLT2C398,12838
#define HRTIM_ICR_FLT1C HRTIM_ICR_FLT1C401,12923
#define HRTIM_IER_BMPERIE HRTIM_IER_BMPERIE411,13110
#define HRTIM_IER_DLLRDYIE HRTIM_IER_DLLRDYIE414,13197
#define HRTIM_IER_SYSFLTE HRTIM_IER_SYSFLTE417,13286
#define HRTIM_IER_FLT5IE HRTIM_IER_FLT5IE420,13368
#define HRTIM_IER_FLT4IE HRTIM_IER_FLT4IE423,13450
#define HRTIM_IER_FLT3IE HRTIM_IER_FLT3IE426,13532
#define HRTIM_IER_FLT2IE HRTIM_IER_FLT2IE429,13614
#define HRTIM_IER_FLT1IE HRTIM_IER_FLT1IE432,13696
#define HRTIM_OENR_TE2OEN HRTIM_OENR_TE2OEN442,13873
#define HRTIM_OENR_TE1OEN HRTIM_OENR_TE1OEN445,13954
#define HRTIM_OENR_TD2OEN HRTIM_OENR_TD2OEN448,14035
#define HRTIM_OENR_TD1OEN HRTIM_OENR_TD1OEN451,14116
#define HRTIM_OENR_TC2OEN HRTIM_OENR_TC2OEN454,14197
#define HRTIM_OENR_TC1OEN HRTIM_OENR_TC1OEN457,14278
#define HRTIM_OENR_TB2OEN HRTIM_OENR_TB2OEN460,14359
#define HRTIM_OENR_TB1OEN HRTIM_OENR_TB1OEN463,14440
#define HRTIM_OENR_TA2OEN HRTIM_OENR_TA2OEN466,14521
#define HRTIM_OENR_TA1OEN HRTIM_OENR_TA1OEN469,14602
#define HRTIM_DISR_TE2ODIS HRTIM_DISR_TE2ODIS479,14783
#define HRTIM_DISR_TE1ODIS HRTIM_DISR_TE1ODIS482,14866
#define HRTIM_DISR_TD2ODIS HRTIM_DISR_TD2ODIS485,14949
#define HRTIM_DISR_TD1ODIS HRTIM_DISR_TD1ODIS488,15032
#define HRTIM_DISR_TC2ODIS HRTIM_DISR_TC2ODIS491,15115
#define HRTIM_DISR_TC1ODIS HRTIM_DISR_TC1ODIS494,15198
#define HRTIM_DISR_TB2ODIS HRTIM_DISR_TB2ODIS497,15281
#define HRTIM_DISR_TB1ODIS HRTIM_DISR_TB1ODIS500,15364
#define HRTIM_DISR_TA2ODIS HRTIM_DISR_TA2ODIS503,15447
#define HRTIM_DISR_TA1ODIS HRTIM_DISR_TA1ODIS506,15530
#define HRTIM_ODSR_TE2ODS HRTIM_ODSR_TE2ODS516,15715
#define HRTIM_ODSR_TE1ODS HRTIM_ODSR_TE1ODS519,15804
#define HRTIM_ODSR_TD2ODS HRTIM_ODSR_TD2ODS522,15893
#define HRTIM_ODSR_TD1ODS HRTIM_ODSR_TD1ODS525,15982
#define HRTIM_ODSR_TC2ODS HRTIM_ODSR_TC2ODS528,16071
#define HRTIM_ODSR_TC1ODS HRTIM_ODSR_TC1ODS531,16160
#define HRTIM_ODSR_TB2ODS HRTIM_ODSR_TB2ODS534,16249
#define HRTIM_ODSR_TB1ODS HRTIM_ODSR_TB1ODS537,16338
#define HRTIM_ODSR_TA2ODS HRTIM_ODSR_TA2ODS540,16427
#define HRTIM_ODSR_TA1ODS HRTIM_ODSR_TA1ODS543,16516
#define HRTIM_BMCR_BMSTAT HRTIM_BMCR_BMSTAT553,16687
#define HRTIM_BMCR_TEBM HRTIM_BMCR_TEBM556,16762
#define HRTIM_BMCR_TDBM HRTIM_BMCR_TDBM559,16837
#define HRTIM_BMCR_TCBM HRTIM_BMCR_TCBM562,16912
#define HRTIM_BMCR_TBBM HRTIM_BMCR_TBBM565,16987
#define HRTIM_BMCR_TABM HRTIM_BMCR_TABM568,17062
#define HRTIM_BMCR_MTBM HRTIM_BMCR_MTBM571,17142
#define HRTIM_BMCR_BMPREN HRTIM_BMCR_BMPREN574,17226
#define HRTIM_BMCR_BMPRSC_SHIFT HRTIM_BMCR_BMPRSC_SHIFT577,17310
#define HRTIM_BMCR_BMPRSC_MASK HRTIM_BMCR_BMPRSC_MASK578,17344
#define HRTIM_BMCR_BMPRSC_1 HRTIM_BMCR_BMPRSC_1580,17410
#define HRTIM_BMCR_BMPRSC_2 HRTIM_BMCR_BMPRSC_2581,17478
#define HRTIM_BMCR_BMPRSC_4 HRTIM_BMCR_BMPRSC_4582,17546
#define HRTIM_BMCR_BMPRSC_8 HRTIM_BMCR_BMPRSC_8583,17614
#define HRTIM_BMCR_BMPRSC_16 HRTIM_BMCR_BMPRSC_16584,17682
#define HRTIM_BMCR_BMPRSC_32 HRTIM_BMCR_BMPRSC_32585,17750
#define HRTIM_BMCR_BMPRSC_64 HRTIM_BMCR_BMPRSC_64586,17818
#define HRTIM_BMCR_BMPRSC_128 HRTIM_BMCR_BMPRSC_128587,17886
#define HRTIM_BMCR_BMPRSC_256 HRTIM_BMCR_BMPRSC_256588,17954
#define HRTIM_BMCR_BMPRSC_512 HRTIM_BMCR_BMPRSC_512589,18022
#define HRTIM_BMCR_BMPRSC_1024 HRTIM_BMCR_BMPRSC_1024590,18090
#define HRTIM_BMCR_BMPRSC_2048 HRTIM_BMCR_BMPRSC_2048591,18159
#define HRTIM_BMCR_BMPRSC_4096 HRTIM_BMCR_BMPRSC_4096592,18228
#define HRTIM_BMCR_BMPRSC_8192 HRTIM_BMCR_BMPRSC_8192593,18297
#define HRTIM_BMCR_BMPRSC_16384 HRTIM_BMCR_BMPRSC_16384594,18366
#define HRTIM_BMCR_BMPRSC_32768 HRTIM_BMCR_BMPRSC_32768595,18435
#define HRTIM_BMCR_BMCLK_SHIFT HRTIM_BMCR_BMCLK_SHIFT598,18548
#define HRTIM_BMCR_BMCLK_MASK HRTIM_BMCR_BMCLK_MASK599,18582
#define HRTIM_BMCR_BMCLK_MASTER HRTIM_BMCR_BMCLK_MASTER601,18647
#define HRTIM_BMCR_BMCLK_TIMA HRTIM_BMCR_BMCLK_TIMA602,18712
#define HRTIM_BMCR_BMCLK_TIMB HRTIM_BMCR_BMCLK_TIMB603,18777
#define HRTIM_BMCR_BMCLK_TIMC HRTIM_BMCR_BMCLK_TIMC604,18842
#define HRTIM_BMCR_BMCLK_TIMD HRTIM_BMCR_BMCLK_TIMD605,18907
#define HRTIM_BMCR_BMCLK_TIME HRTIM_BMCR_BMCLK_TIME606,18972
#define HRTIM_BMCR_BMCLK_BMC1 HRTIM_BMCR_BMCLK_BMC1607,19037
#define HRTIM_BMCR_BMCLK_BMC2 HRTIM_BMCR_BMCLK_BMC2608,19102
#define HRTIM_BMCR_BMCLK_BMC3 HRTIM_BMCR_BMCLK_BMC3609,19167
#define HRTIM_BMCR_BMCLK_BMC4 HRTIM_BMCR_BMCLK_BMC4610,19232
#define HRTIM_BMCR_BMCLK_HRTIM HRTIM_BMCR_BMCLK_HRTIM611,19297
#define HRTIM_BMCR_BMOM HRTIM_BMCR_BMOM614,19403
#define HRTIM_BMCR_BME HRTIM_BMCR_BME617,19475
#define HRTIM_BMTRGR_OCHPEV HRTIM_BMTRGR_OCHPEV627,19646
#define HRTIM_BMTRGR_EEV8 HRTIM_BMTRGR_EEV8630,19720
#define HRTIM_BMTRGR_EEV7 HRTIM_BMTRGR_EEV7633,19794
#define HRTIM_BMTRGR_TDEEV8 HRTIM_BMTRGR_TDEEV8636,19895
#define HRTIM_BMTRGR_TAEEV7 HRTIM_BMTRGR_TAEEV7639,19996
#define HRTIM_BMTRGR_TECMP2 HRTIM_BMTRGR_TECMP2642,20079
#define HRTIM_BMTRGR_TECMP1 HRTIM_BMTRGR_TECMP1645,20162
#define HRTIM_BMTRGR_TEREP HRTIM_BMTRGR_TEREP648,20239
#define HRTIM_BMTRGR_TERST HRTIM_BMTRGR_TERST651,20324
#define HRTIM_BMTRGR_TDCMP2 HRTIM_BMTRGR_TDCMP2654,20407
#define HRTIM_BMTRGR_TDCMP1 HRTIM_BMTRGR_TDCMP1657,20490
#define HRTIM_BMTRGR_TDREP HRTIM_BMTRGR_TDREP660,20567
#define HRTIM_BMTRGR_TDRST HRTIM_BMTRGR_TDRST663,20652
#define HRTIM_BMTRGR_TCCMP2 HRTIM_BMTRGR_TCCMP2666,20735
#define HRTIM_BMTRGR_TCCMP1 HRTIM_BMTRGR_TCCMP1669,20818
#define HRTIM_BMTRGR_TCREP HRTIM_BMTRGR_TCREP672,20895
#define HRTIM_BMTRGR_TCRST HRTIM_BMTRGR_TCRST675,20980
#define HRTIM_BMTRGR_TBCMP2 HRTIM_BMTRGR_TBCMP2678,21063
#define HRTIM_BMTRGR_TBCMP1 HRTIM_BMTRGR_TBCMP1681,21146
#define HRTIM_BMTRGR_TBREP HRTIM_BMTRGR_TBREP684,21223
#define HRTIM_BMTRGR_TBRST HRTIM_BMTRGR_TBRST687,21308
#define HRTIM_BMTRGR_TACMP2 HRTIM_BMTRGR_TACMP2690,21391
#define HRTIM_BMTRGR_TACMP1 HRTIM_BMTRGR_TACMP1693,21474
#define HRTIM_BMTRGR_TAREP HRTIM_BMTRGR_TAREP696,21550
#define HRTIM_BMTRGR_TARST HRTIM_BMTRGR_TARST699,21634
#define HRTIM_BMTRGR_MSTCMP4 HRTIM_BMTRGR_MSTCMP4702,21710
#define HRTIM_BMTRGR_MSTCMP3 HRTIM_BMTRGR_MSTCMP3705,21786
#define HRTIM_BMTRGR_MSTCMP2 HRTIM_BMTRGR_MSTCMP2708,21862
#define HRTIM_BMTRGR_MSTCMP1 HRTIM_BMTRGR_MSTCMP1711,21938
#define HRTIM_BMTRGR_MSTREP HRTIM_BMTRGR_MSTREP714,22014
#define HRTIM_BMTRGR_MSTRST HRTIM_BMTRGR_MSTRST717,22098
#define HRTIM_BMTRGR_SW HRTIM_BMTRGR_SW720,22167
#define HRTIM_EECR_EExFAST(HRTIM_EECR_EExFAST730,22351
#define HRTIM_EECR_EExSNS_SHIFT(HRTIM_EECR_EExSNS_SHIFT733,22451
#define HRTIM_EECR_EExSNS_MASK(HRTIM_EECR_EExSNS_MASK734,22500
#define HRTIM_EECR_EExSNS_LEVEL(HRTIM_EECR_EExSNS_LEVEL736,22571
#define HRTIM_EECR_EExSNS_RISING(HRTIM_EECR_EExSNS_RISING737,22644
#define HRTIM_EECR_EExSNS_FALLING(HRTIM_EECR_EExSNS_FALLING738,22717
#define HRTIM_EECR_EExSNS_BOTH(HRTIM_EECR_EExSNS_BOTH739,22790
#define HRTIM_EECR_EExPOL HRTIM_EECR_EExPOL742,22905
#define HRTIM_EECR_EExSRC_SHIFT(HRTIM_EECR_EExSRC_SHIFT745,22997
#define HRTIM_EECR_EExSRC_MASK(HRTIM_EECR_EExSRC_MASK746,23046
#define HRTIM_EECR3_EExF_SHIFT(HRTIM_EECR3_EExF_SHIFT752,23230
#define HRTIM_EECR3_EExF_MASK(HRTIM_EECR3_EExF_MASK753,23278
#define HRTIM_ADC1R_AD1TEPER HRTIM_ADC1R_AD1TEPER763,23494
#define HRTIM_ADC1R_AD1TEC4 HRTIM_ADC1R_AD1TEC4766,23587
#define HRTIM_ADC1R_AD1TEC3 HRTIM_ADC1R_AD1TEC3769,23680
#define HRTIM_ADC1R_AD1TEC2 HRTIM_ADC1R_AD1TEC2772,23773
#define HRTIM_ADC1R_AD1TDPER HRTIM_ADC1R_AD1TDPER775,23865
#define HRTIM_ADC1R_AD1TDC4 HRTIM_ADC1R_AD1TDC4778,23958
#define HRTIM_ADC1R_AD1TDC3 HRTIM_ADC1R_AD1TDC3781,24051
#define HRTIM_ADC1R_AD1TDC2 HRTIM_ADC1R_AD1TDC2784,24144
#define HRTIM_ADC1R_AD1TCPER HRTIM_ADC1R_AD1TCPER787,24236
#define HRTIM_ADC1R_AD1TCC4 HRTIM_ADC1R_AD1TCC4790,24329
#define HRTIM_ADC1R_AD1TCC3 HRTIM_ADC1R_AD1TCC3793,24422
#define HRTIM_ADC1R_AD1TCC2 HRTIM_ADC1R_AD1TCC2796,24515
#define HRTIM_ADC1R_AD1TBRST HRTIM_ADC1R_AD1TBRST799,24628
#define HRTIM_ADC1R_AD1TBPER HRTIM_ADC1R_AD1TBPER802,24720
#define HRTIM_ADC1R_AD1TBC4 HRTIM_ADC1R_AD1TBC4805,24813
#define HRTIM_ADC1R_AD1TBC3 HRTIM_ADC1R_AD1TBC3808,24906
#define HRTIM_ADC1R_AD1TBC2 HRTIM_ADC1R_AD1TBC2811,24999
#define HRTIM_ADC1R_AD1TARST HRTIM_ADC1R_AD1TARST814,25112
#define HRTIM_ADC1R_AD1TAPER HRTIM_ADC1R_AD1TAPER817,25204
#define HRTIM_ADC1R_AD1TAC4 HRTIM_ADC1R_AD1TAC4820,25297
#define HRTIM_ADC1R_AD1TAC3 HRTIM_ADC1R_AD1TAC3823,25390
#define HRTIM_ADC1R_AD1TAC2 HRTIM_ADC1R_AD1TAC2826,25483
#define HRTIM_ADC1R_AD1EEV5 HRTIM_ADC1R_AD1EEV5829,25576
#define HRTIM_ADC1R_AD1EEV4 HRTIM_ADC1R_AD1EEV4832,25668
#define HRTIM_ADC1R_AD1EEV3 HRTIM_ADC1R_AD1EEV3835,25760
#define HRTIM_ADC1R_AD1EEV2 HRTIM_ADC1R_AD1EEV2838,25852
#define HRTIM_ADC1R_AD1EEV1 HRTIM_ADC1R_AD1EEV1841,25944
#define HRTIM_ADC1R_AD1MPER HRTIM_ADC1R_AD1MPER844,26033
#define HRTIM_ADC1R_AD1MC4 HRTIM_ADC1R_AD1MC4847,26124
#define HRTIM_ADC1R_AD1MC3 HRTIM_ADC1R_AD1MC3850,26215
#define HRTIM_ADC1R_AD1MC2 HRTIM_ADC1R_AD1MC2853,26306
#define HRTIM_ADC1R_AD1MC1 HRTIM_ADC1R_AD1MC1856,26397
#define HRTIM_ADC2R_AD2TERST HRTIM_ADC2R_AD2TERST866,26607
#define HRTIM_ADC2R_AD2TEC4 HRTIM_ADC2R_AD2TEC4869,26700
#define HRTIM_ADC2R_AD2TEC3 HRTIM_ADC2R_AD2TEC3872,26793
#define HRTIM_ADC2R_AD2TEC2 HRTIM_ADC2R_AD2TEC2875,26886
#define HRTIM_ADC2R_AD2TDRST HRTIM_ADC2R_AD2TDRST878,26999
#define HRTIM_ADC2R_AD2TDPER HRTIM_ADC2R_AD2TDPER881,27091
#define HRTIM_ADC2R_AD2TDC4 HRTIM_ADC2R_AD2TDC4884,27184
#define HRTIM_ADC2R_AD2TDC3 HRTIM_ADC2R_AD2TDC3887,27277
#define HRTIM_ADC2R_AD2TDC2 HRTIM_ADC2R_AD2TDC2890,27370
#define HRTIM_ADC2R_AD2TCRST HRTIM_ADC2R_AD2TCRST893,27483
#define HRTIM_ADC2R_AD2TCPER HRTIM_ADC2R_AD2TCPER896,27575
#define HRTIM_ADC2R_AD2TCC4 HRTIM_ADC2R_AD2TCC4899,27668
#define HRTIM_ADC2R_AD2TCC3 HRTIM_ADC2R_AD2TCC3902,27761
#define HRTIM_ADC2R_AD2TCC2 HRTIM_ADC2R_AD2TCC2905,27854
#define HRTIM_ADC2R_AD2TBPER HRTIM_ADC2R_AD2TBPER908,27946
#define HRTIM_ADC2R_AD2TBC4 HRTIM_ADC2R_AD2TBC4911,28039
#define HRTIM_ADC2R_AD2TBC3 HRTIM_ADC2R_AD2TBC3914,28132
#define HRTIM_ADC2R_AD2TBC2 HRTIM_ADC2R_AD2TBC2917,28225
#define HRTIM_ADC2R_AD2TAPER HRTIM_ADC2R_AD2TAPER920,28317
#define HRTIM_ADC2R_AD2TAC4 HRTIM_ADC2R_AD2TAC4923,28410
#define HRTIM_ADC2R_AD2TAC3 HRTIM_ADC2R_AD2TAC3926,28503
#define HRTIM_ADC2R_AD2TAC2 HRTIM_ADC2R_AD2TAC2929,28596
#define HRTIM_ADC2R_AD2EEV10 HRTIM_ADC2R_AD2EEV10932,28691
#define HRTIM_ADC2R_AD2EEV9 HRTIM_ADC2R_AD2EEV9935,28783
#define HRTIM_ADC2R_AD2EEV8 HRTIM_ADC2R_AD2EEV8938,28875
#define HRTIM_ADC2R_AD2EEV7 HRTIM_ADC2R_AD2EEV7941,28967
#define HRTIM_ADC2R_AD2EEV6 HRTIM_ADC2R_AD2EEV6944,29059
#define HRTIM_ADC2R_AD2MPER HRTIM_ADC2R_AD2MPER947,29148
#define HRTIM_ADC2R_AD2MC4 HRTIM_ADC2R_AD2MC4950,29239
#define HRTIM_ADC2R_AD2MC3 HRTIM_ADC2R_AD2MC3953,29330
#define HRTIM_ADC2R_AD2MC2 HRTIM_ADC2R_AD2MC2956,29421
#define HRTIM_ADC2R_AD2MC1 HRTIM_ADC2R_AD2MC1959,29512
#define HRTIM_ADC3R_AD3TEPER HRTIM_ADC3R_AD3TEPER969,29701
#define HRTIM_ADC3R_AD3TEC4 HRTIM_ADC3R_AD3TEC4972,29794
#define HRTIM_ADC3R_AD3TEC3 HRTIM_ADC3R_AD3TEC3975,29887
#define HRTIM_ADC3R_AD3TEC2 HRTIM_ADC3R_AD3TEC2978,29980
#define HRTIM_ADC3R_AD3TDPER HRTIM_ADC3R_AD3TDPER981,30072
#define HRTIM_ADC3R_AD3TDC4 HRTIM_ADC3R_AD3TDC4984,30165
#define HRTIM_ADC3R_AD3TDC3 HRTIM_ADC3R_AD3TDC3987,30258
#define HRTIM_ADC3R_AD3TDC2 HRTIM_ADC3R_AD3TDC2990,30351
#define HRTIM_ADC3R_AD3TCPER HRTIM_ADC3R_AD3TCPER993,30443
#define HRTIM_ADC3R_AD3TCC4 HRTIM_ADC3R_AD3TCC4996,30536
#define HRTIM_ADC3R_AD3TCC3 HRTIM_ADC3R_AD3TCC3999,30629
#define HRTIM_ADC3R_AD3TCC2 HRTIM_ADC3R_AD3TCC21002,30722
#define HRTIM_ADC3R_AD3TBRST HRTIM_ADC3R_AD3TBRST1005,30835
#define HRTIM_ADC3R_AD3TBPER HRTIM_ADC3R_AD3TBPER1008,30927
#define HRTIM_ADC3R_AD3TBC4 HRTIM_ADC3R_AD3TBC41011,31020
#define HRTIM_ADC3R_AD3TBC3 HRTIM_ADC3R_AD3TBC31014,31113
#define HRTIM_ADC3R_AD3TBC2 HRTIM_ADC3R_AD3TBC21017,31206
#define HRTIM_ADC3R_AD3TARST HRTIM_ADC3R_AD3TARST1020,31319
#define HRTIM_ADC3R_AD3TAPER HRTIM_ADC3R_AD3TAPER1023,31411
#define HRTIM_ADC3R_AD3TAC4 HRTIM_ADC3R_AD3TAC41026,31504
#define HRTIM_ADC3R_AD3TAC3 HRTIM_ADC3R_AD3TAC31029,31597
#define HRTIM_ADC3R_AD3TAC2 HRTIM_ADC3R_AD3TAC21032,31690
#define HRTIM_ADC3R_AD3EEV5 HRTIM_ADC3R_AD3EEV51035,31783
#define HRTIM_ADC3R_AD3EEV4 HRTIM_ADC3R_AD3EEV41038,31875
#define HRTIM_ADC3R_AD3EEV3 HRTIM_ADC3R_AD3EEV31041,31967
#define HRTIM_ADC3R_AD3EEV2 HRTIM_ADC3R_AD3EEV21044,32059
#define HRTIM_ADC3R_AD3EEV1 HRTIM_ADC3R_AD3EEV11047,32151
#define HRTIM_ADC3R_AD3MPER HRTIM_ADC3R_AD3MPER1050,32240
#define HRTIM_ADC3R_AD3MC4 HRTIM_ADC3R_AD3MC41053,32331
#define HRTIM_ADC3R_AD3MC3 HRTIM_ADC3R_AD3MC31056,32422
#define HRTIM_ADC3R_AD3MC2 HRTIM_ADC3R_AD3MC21059,32513
#define HRTIM_ADC3R_AD3MC1 HRTIM_ADC3R_AD3MC11062,32604
#define HRTIM_ADC4R_AD4TERST HRTIM_ADC4R_AD4TERST1072,32814
#define HRTIM_ADC4R_AD4TEC4 HRTIM_ADC4R_AD4TEC41075,32907
#define HRTIM_ADC4R_AD4TEC3 HRTIM_ADC4R_AD4TEC31078,33000
#define HRTIM_ADC4R_AD4TEC2 HRTIM_ADC4R_AD4TEC21081,33093
#define HRTIM_ADC4R_AD4TDRST HRTIM_ADC4R_AD4TDRST1084,33206
#define HRTIM_ADC4R_AD4TDPER HRTIM_ADC4R_AD4TDPER1087,33298
#define HRTIM_ADC4R_AD4TDC4 HRTIM_ADC4R_AD4TDC41090,33391
#define HRTIM_ADC4R_AD4TDC3 HRTIM_ADC4R_AD4TDC31093,33484
#define HRTIM_ADC4R_AD4TDC2 HRTIM_ADC4R_AD4TDC21096,33577
#define HRTIM_ADC4R_AD4TCRST HRTIM_ADC4R_AD4TCRST1099,33690
#define HRTIM_ADC4R_AD4TCPER HRTIM_ADC4R_AD4TCPER1102,33782
#define HRTIM_ADC4R_AD4TCC4 HRTIM_ADC4R_AD4TCC41105,33875
#define HRTIM_ADC4R_AD4TCC3 HRTIM_ADC4R_AD4TCC31108,33968
#define HRTIM_ADC4R_AD4TCC2 HRTIM_ADC4R_AD4TCC21111,34061
#define HRTIM_ADC4R_AD4TBPER HRTIM_ADC4R_AD4TBPER1114,34153
#define HRTIM_ADC4R_AD4TBC4 HRTIM_ADC4R_AD4TBC41117,34246
#define HRTIM_ADC4R_AD4TBC3 HRTIM_ADC4R_AD4TBC31120,34339
#define HRTIM_ADC4R_AD4TBC2 HRTIM_ADC4R_AD4TBC21123,34432
#define HRTIM_ADC4R_AD4TAPER HRTIM_ADC4R_AD4TAPER1126,34524
#define HRTIM_ADC4R_AD4TAC4 HRTIM_ADC4R_AD4TAC41129,34617
#define HRTIM_ADC4R_AD4TAC3 HRTIM_ADC4R_AD4TAC31132,34710
#define HRTIM_ADC4R_AD4TAC2 HRTIM_ADC4R_AD4TAC21135,34803
#define HRTIM_ADC4R_AD4EEV10 HRTIM_ADC4R_AD4EEV101138,34898
#define HRTIM_ADC4R_AD4EEV9 HRTIM_ADC4R_AD4EEV91141,34990
#define HRTIM_ADC4R_AD4EEV8 HRTIM_ADC4R_AD4EEV81144,35082
#define HRTIM_ADC4R_AD4EEV7 HRTIM_ADC4R_AD4EEV71147,35174
#define HRTIM_ADC4R_AD4EEV6 HRTIM_ADC4R_AD4EEV61150,35266
#define HRTIM_ADC4R_AD4MPER HRTIM_ADC4R_AD4MPER1153,35355
#define HRTIM_ADC4R_AD4MC4 HRTIM_ADC4R_AD4MC41156,35446
#define HRTIM_ADC4R_AD4MC3 HRTIM_ADC4R_AD4MC31159,35537
#define HRTIM_ADC4R_AD4MC2 HRTIM_ADC4R_AD4MC21162,35628
#define HRTIM_ADC4R_AD4MC1 HRTIM_ADC4R_AD4MC11165,35719
#define HRTIM_DLLCR_CALRTE_SHIFT HRTIM_DLLCR_CALRTE_SHIFT1175,35900
#define HRTIM_DLLCR_CALRTE_MASK HRTIM_DLLCR_CALRTE_MASK1176,35935
#define HRTIM_DLLCR_CALRTE_1048576 HRTIM_DLLCR_CALRTE_10485761178,36002
#define HRTIM_DLLCR_CALRTE_131072 HRTIM_DLLCR_CALRTE_1310721179,36073
#define HRTIM_DLLCR_CALRTE_16384 HRTIM_DLLCR_CALRTE_163841180,36144
#define HRTIM_DLLCR_CALRTE_2048 HRTIM_DLLCR_CALRTE_20481181,36215
#define HRTIM_DLLCR_CALEN HRTIM_DLLCR_CALEN1184,36324
#define HRTIM_DLLCR_CAL HRTIM_DLLCR_CAL1187,36400
#define HRTIM_FLTINR1_FLTxLCK(HRTIM_FLTINR1_FLTxLCK1197,36568
#define HRTIM_FLTINR1_FLTxF_SHIFT(HRTIM_FLTINR1_FLTxF_SHIFT1200,36645
#define HRTIM_FLTINR1_FLTxF_MASK(HRTIM_FLTINR1_FLTxF_MASK1201,36696
#define HRTIM_FLTINR1_FLTxSRC(HRTIM_FLTINR1_FLTxSRC1204,36795
#define HRTIM_FLTINR1_FLTxP(HRTIM_FLTINR1_FLTxP1207,36872
#define HRTIM_FLTINR1_FLTxE(HRTIM_FLTINR1_FLTxE1210,36949
#define HRTIM_FLTINR2_FLTSD_SHIFT HRTIM_FLTINR2_FLTSD_SHIFT1220,37135
#define HRTIM_FLTINR2_FLTSD_MASK HRTIM_FLTINR2_FLTSD_MASK1221,37172
#define HRTIM_FLTINR2_FLTSD_DIV1 HRTIM_FLTINR2_FLTSD_DIV11223,37241
#define HRTIM_FLTINR2_FLTSD_DIV2 HRTIM_FLTINR2_FLTSD_DIV21224,37310
#define HRTIM_FLTINR2_FLTSD_DIV4 HRTIM_FLTINR2_FLTSD_DIV41225,37379
#define HRTIM_FLTINR2_FLTSD_DIV8 HRTIM_FLTINR2_FLTSD_DIV81226,37448
#define HRTIM_FLTINR2_FLT5LCK HRTIM_FLTINR2_FLT5LCK1229,37542
#define HRTIM_FLTINR2_FLT5F_SHIFT HRTIM_FLTINR2_FLT5F_SHIFT1232,37609
#define HRTIM_FLTINR2_FLT5F_MASK HRTIM_FLTINR2_FLT5F_MASK1233,37645
#define HRTIM_FLTINR2_FLT5SRC HRTIM_FLTINR2_FLT5SRC1236,37738
#define HRTIM_FLTINR2_FLT5P HRTIM_FLTINR2_FLT5P1239,37800
#define HRTIM_FLTINR2_FLT5E HRTIM_FLTINR2_FLT5E1242,37862
#define HRTIM_BDMUPDR_MCMP4 HRTIM_BDMUPDR_MCMP41252,38049
#define HRTIM_BDMUPDR_MCMP3 HRTIM_BDMUPDR_MCMP31255,38134
#define HRTIM_BDMUPDR_MCMP2 HRTIM_BDMUPDR_MCMP21258,38219
#define HRTIM_BDMUPDR_MCMP1 HRTIM_BDMUPDR_MCMP11261,38304
#define HRTIM_BDMUPDR_MREP HRTIM_BDMUPDR_MREP1264,38387
#define HRTIM_BDMUPDR_MPER HRTIM_BDMUPDR_MPER1267,38470
#define HRTIM_BDMUPDR_MCNT HRTIM_BDMUPDR_MCNT1270,38553
#define HRTIM_BDMUPDR_MDIER HRTIM_BDMUPDR_MDIER1273,38638
#define HRTIM_BDMUPDR_MICR HRTIM_BDMUPDR_MICR1276,38721
#define HRTIM_BDMUPDR_MCR HRTIM_BDMUPDR_MCR1279,38802
#define HRTIM_BDTxUPR_TIMxFLTR HRTIM_BDTxUPR_TIMxFLTR1289,38998
#define HRTIM_BDTxUPR_TIMxOUTR HRTIM_BDTxUPR_TIMxOUTR1292,39093
#define HRTIM_BDTxUPR_TIMxCHPR HRTIM_BDTxUPR_TIMxCHPR1295,39188
#define HRTIM_BDTxUPR_TIMxRSTR HRTIM_BDTxUPR_TIMxRSTR1298,39283
#define HRTIM_BDTxUPR_TIMxEEFR2 HRTIM_BDTxUPR_TIMxEEFR21301,39380
#define HRTIM_BDTxUPR_TIMxEEFR1 HRTIM_BDTxUPR_TIMxEEFR11304,39477
#define HRTIM_BDTxUPR_TIMxRST2R HRTIM_BDTxUPR_TIMxRST2R1307,39574
#define HRTIM_BDTxUPR_TIMxSET2R HRTIM_BDTxUPR_TIMxSET2R1310,39671
#define HRTIM_BDTxUPR_TIMxRST1R HRTIM_BDTxUPR_TIMxRST1R1313,39768
#define HRTIM_BDTxUPR_TIMxSET1R HRTIM_BDTxUPR_TIMxSET1R1316,39865
#define HRTIM_BDTxUPR_TIMx_DTxR HRTIM_BDTxUPR_TIMx_DTxR1319,39960
#define HRTIM_BDTxUPR_TIMxCMP4 HRTIM_BDTxUPR_TIMxCMP41322,40056
#define HRTIM_BDTxUPR_TIMxCMP3 HRTIM_BDTxUPR_TIMxCMP31325,40151
#define HRTIM_BDTxUPR_TIMxCMP2 HRTIM_BDTxUPR_TIMxCMP21328,40246
#define HRTIM_BDTxUPR_TIMxCMP1 HRTIM_BDTxUPR_TIMxCMP11331,40341
#define HRTIM_BDTxUPR_TIMxREP HRTIM_BDTxUPR_TIMxREP1334,40434
#define HRTIM_BDTxUPR_TIMxPER HRTIM_BDTxUPR_TIMxPER1337,40527
#define HRTIM_BDTxUPR_TIMxCNT HRTIM_BDTxUPR_TIMxCNT1340,40620
#define HRTIM_BDTxUPR_TIMxDIER HRTIM_BDTxUPR_TIMxDIER1343,40717
#define HRTIM_BDTxUPR_TIMxICR HRTIM_BDTxUPR_TIMxICR1346,40812
#define HRTIM_BDTxUPR_TIMxCR HRTIM_BDTxUPR_TIMxCR1349,40905
#define HRTIM_MCR_BRSTDMA_SHIFT HRTIM_MCR_BRSTDMA_SHIFT1359,41081
#define HRTIM_MCR_BRSTDMA_MASK HRTIM_MCR_BRSTDMA_MASK1360,41116
#define HRTIM_MCR_BRSTDMA_INDEP HRTIM_MCR_BRSTDMA_INDEP1362,41182
#define HRTIM_MCR_BRSTDMA_COMPL HRTIM_MCR_BRSTDMA_COMPL1363,41250
#define HRTIM_MCR_BRSTDMA_ROLLOVR HRTIM_MCR_BRSTDMA_ROLLOVR1364,41318
#define HRTIM_MCR_MREPU HRTIM_MCR_MREPU1367,41432
#define HRTIM_MCR_PREEN HRTIM_MCR_PREEN1370,41504
#define HRTIM_MCR_DACSYNC_SHIFT HRTIM_MCR_DACSYNC_SHIFT1373,41589
#define HRTIM_MCR_DACSYNC_MASK HRTIM_MCR_DACSYNC_MASK1374,41624
#define HRTIM_MCR_TECEN HRTIM_MCR_TECEN1377,41727
#define HRTIM_MCR_TDCEN HRTIM_MCR_TDCEN1380,41807
#define HRTIM_MCR_TCCEN HRTIM_MCR_TCCEN1383,41887
#define HRTIM_MCR_TBCEN HRTIM_MCR_TBCEN1386,41967
#define HRTIM_MCR_TACEN HRTIM_MCR_TACEN1389,42047
#define HRTIM_MCR_MCEN HRTIM_MCR_MCEN1392,42125
#define HRTIM_MCR_SYNC_SRC_SHIFT HRTIM_MCR_SYNC_SRC_SHIFT1395,42215
#define HRTIM_MCR_SYNC_SRC_MASK HRTIM_MCR_SYNC_SRC_MASK1396,42251
#define HRTIM_MCR_SYNC_SRC_MSTART HRTIM_MCR_SYNC_SRC_MSTART1398,42318
#define HRTIM_MCR_SYNC_SRC_MCMP1 HRTIM_MCR_SYNC_SRC_MCMP11399,42392
#define HRTIM_MCR_SYNC_SRC_TIMA_START HRTIM_MCR_SYNC_SRC_TIMA_START1400,42466
#define HRTIM_MCR_SYNC_SRC_TIMA_CMP1 HRTIM_MCR_SYNC_SRC_TIMA_CMP11401,42540
#define HRTIM_MCR_SYNC_OUT_SHIFT HRTIM_MCR_SYNC_OUT_SHIFT1404,42662
#define HRTIM_MCR_SYNC_OUT_MASK HRTIM_MCR_SYNC_OUT_MASK1405,42698
#define HRTIM_MCR_SYNC_OUT_DISABLE HRTIM_MCR_SYNC_OUT_DISABLE1407,42765
#define HRTIM_MCR_SYNC_OUT_POS HRTIM_MCR_SYNC_OUT_POS1408,42836
#define HRTIM_MCR_SYNC_OUT_NEG HRTIM_MCR_SYNC_OUT_NEG1409,42907
#define HRTIM_MCR_SYNCSTRTM HRTIM_MCR_SYNCSTRTM1412,43027
#define HRTIM_MCR_SYNCRSTM HRTIM_MCR_SYNCRSTM1415,43117
#define HRTIM_MCR_SYNC_IN_SHIFT HRTIM_MCR_SYNC_IN_SHIFT1418,43202
#define HRTIM_MCR_SYNC_IN_MASK HRTIM_MCR_SYNC_IN_MASK1419,43236
#define HRTIM_MCR_SYNC_IN_DISABLE HRTIM_MCR_SYNC_IN_DISABLE1421,43302
#define HRTIM_MCR_SYNC_IN_INT HRTIM_MCR_SYNC_IN_INT1422,43372
#define HRTIM_MCR_SYNC_IN_EXT HRTIM_MCR_SYNC_IN_EXT1423,43442
#define HRTIM_MCR_HALF HRTIM_MCR_HALF1426,43543
#define HRTIM_MCR_RETRIG HRTIM_MCR_RETRIG1429,43627
#define HRTIM_MCR_CONT HRTIM_MCR_CONT1432,43705
#define HRTIM_MCR_CK_PSC_SHIFT HRTIM_MCR_CK_PSC_SHIFT1435,43796
#define HRTIM_MCR_CK_PSC_MASK HRTIM_MCR_CK_PSC_MASK1436,43830
#define HRTIM_MISR_MUPD HRTIM_MISR_MUPD1446,44033
#define HRTIM_MISR_SYNC HRTIM_MISR_SYNC1449,44114
#define HRTIM_MISR_MREP HRTIM_MISR_MREP1452,44202
#define HRTIM_MISR_MCMP4 HRTIM_MISR_MCMP41455,44290
#define HRTIM_MISR_MCMP3 HRTIM_MISR_MCMP31458,44378
#define HRTIM_MISR_MCMP2 HRTIM_MISR_MCMP21461,44466
#define HRTIM_MISR_MCMP1 HRTIM_MISR_MCMP11464,44554
#define HRTIM_MICR_MUPDC HRTIM_MICR_MUPDC1474,44741
#define HRTIM_MICR_SYNCC HRTIM_MICR_SYNCC1477,44829
#define HRTIM_MICR_MREPC HRTIM_MICR_MREPC1480,44917
#define HRTIM_MICR_MCMP4C HRTIM_MICR_MCMP4C1483,45012
#define HRTIM_MICR_MCMP3C HRTIM_MICR_MCMP3C1486,45107
#define HRTIM_MICR_MCMP2C HRTIM_MICR_MCMP2C1489,45202
#define HRTIM_MICR_MCMP1C HRTIM_MICR_MCMP1C1492,45297
#define HRTIM_MDIER_MUPDDE HRTIM_MDIER_MUPDDE1502,45485
#define HRTIM_MDIER_SYNCDE HRTIM_MDIER_SYNCDE1505,45572
#define HRTIM_MDIER_MREPDE HRTIM_MDIER_MREPDE1508,45666
#define HRTIM_MDIER_MCMP4DE HRTIM_MDIER_MCMP4DE1511,45760
#define HRTIM_MDIER_MCMP3DE HRTIM_MDIER_MCMP3DE1514,45854
#define HRTIM_MDIER_MCMP2DE HRTIM_MDIER_MCMP2DE1517,45948
#define HRTIM_MDIER_MCMP1DE HRTIM_MDIER_MCMP1DE1520,46042
#define HRTIM_MDIER_MUPDIE HRTIM_MDIER_MUPDIE1523,46130
#define HRTIM_MDIER_SYNCIE HRTIM_MDIER_SYNCIE1526,46214
#define HRTIM_MDIER_MREPIE HRTIM_MDIER_MREPIE1529,46305
#define HRTIM_MDIER_MCMP4IE HRTIM_MDIER_MCMP4IE1532,46396
#define HRTIM_MDIER_MCMP3IE HRTIM_MDIER_MCMP3IE1535,46487
#define HRTIM_MDIER_MCMP2IE HRTIM_MDIER_MCMP2IE1538,46578
#define HRTIM_MDIER_MCMP1IE HRTIM_MDIER_MCMP1IE1541,46669
#define HRTIM_TIMx_CR_UPDGAT_SHIFT HRTIM_TIMx_CR_UPDGAT_SHIFT1551,46846
#define HRTIM_TIMx_CR_UPDGAT_MASK HRTIM_TIMx_CR_UPDGAT_MASK1552,46887
#define HRTIM_TIMx_CR_UPDGAT_INDEP HRTIM_TIMx_CR_UPDGAT_INDEP1554,46962
#define HRTIM_TIMx_CR_UPDGAT_DMA HRTIM_TIMx_CR_UPDGAT_DMA1555,47039
#define HRTIM_TIMx_CR_UPDGAT_DMA_POST HRTIM_TIMx_CR_UPDGAT_DMA_POST1556,47116
#define HRTIM_TIMx_CR_UPDGAT_IN1 HRTIM_TIMx_CR_UPDGAT_IN11557,47193
#define HRTIM_TIMx_CR_UPDGAT_IN2 HRTIM_TIMx_CR_UPDGAT_IN21558,47270
#define HRTIM_TIMx_CR_UPDGAT_IN3 HRTIM_TIMx_CR_UPDGAT_IN31559,47347
#define HRTIM_TIMx_CR_UPDGAT_IN1_POST HRTIM_TIMx_CR_UPDGAT_IN1_POST1560,47424
#define HRTIM_TIMx_CR_UPDGAT_IN2_POST HRTIM_TIMx_CR_UPDGAT_IN2_POST1561,47501
#define HRTIM_TIMx_CR_UPDGAT_IN3_POST HRTIM_TIMx_CR_UPDGAT_IN3_POST1562,47578
#define HRTIM_TIMx_CR_PREEN HRTIM_TIMx_CR_PREEN1565,47685
#define HRTIM_TIMx_CR_DACSYNC_SHIFT HRTIM_TIMx_CR_DACSYNC_SHIFT1568,47777
#define HRTIM_TIMx_CR_DACSYNC_MASK HRTIM_TIMx_CR_DACSYNC_MASK1569,47818
#define HRTIM_TIMx_CR_DACSYNC_NONE HRTIM_TIMx_CR_DACSYNC_NONE1571,47894
#define HRTIM_TIMx_CR_DACSYNC_1 HRTIM_TIMx_CR_DACSYNC_11572,47971
#define HRTIM_TIMx_CR_DACSYNC_2 HRTIM_TIMx_CR_DACSYNC_21573,48048
#define HRTIM_TIMx_CR_DACSYNC_3 HRTIM_TIMx_CR_DACSYNC_31574,48125
#define HRTIM_TIMx_CR_MSTU HRTIM_TIMx_CR_MSTU1577,48236
#define HRTIM_TIMx_CR_TEU HRTIM_TIMx_CR_TEU1580,48312
#define HRTIM_TIMx_CR_TDU HRTIM_TIMx_CR_TDU1583,48388
#define HRTIM_TIMx_CR_TCU HRTIM_TIMx_CR_TCU1586,48464
#define HRTIM_TIMx_CR_TBU HRTIM_TIMx_CR_TBU1589,48540
#define HRTIM_TIMx_CR_TxRSTU HRTIM_TIMx_CR_TxRSTU1592,48625
#define HRTIM_TIMx_CR_TxREPU HRTIM_TIMx_CR_TxREPU1595,48715
#define HRTIM_TIMx_CR_DELCMP4_SHIFT HRTIM_TIMx_CR_DELCMP4_SHIFT1598,48810
#define HRTIM_TIMx_CR_DELCMP4_MASK HRTIM_TIMx_CR_DELCMP4_MASK1599,48851
#define HRTIM_TIMx_CR_DELCMP4_ALWAYS HRTIM_TIMx_CR_DELCMP4_ALWAYS1601,48927
#define HRTIM_TIMx_CR_DELCMP4_CAP2 HRTIM_TIMx_CR_DELCMP4_CAP21602,49006
#define HRTIM_TIMx_CR_DELCMP4_CAP2_COMP1 HRTIM_TIMx_CR_DELCMP4_CAP2_COMP11603,49085
#define HRTIM_TIMx_CR_DELCMP4_CAP2_COMP3 HRTIM_TIMx_CR_DELCMP4_CAP2_COMP31604,49164
#define HRTIM_TIMx_CR_DELCMP2_SHIFT HRTIM_TIMx_CR_DELCMP2_SHIFT1607,49290
#define HRTIM_TIMx_CR_DELCMP2_MASK HRTIM_TIMx_CR_DELCMP2_MASK1608,49331
#define HRTIM_TIMx_CR_DELCMP2_ALWAYS HRTIM_TIMx_CR_DELCMP2_ALWAYS1610,49407
#define HRTIM_TIMx_CR_DELCMP2_CAP1 HRTIM_TIMx_CR_DELCMP2_CAP11611,49487
#define HRTIM_TIMx_CR_DELCMP2_CAP1_COMP1 HRTIM_TIMx_CR_DELCMP2_CAP1_COMP11612,49567
#define HRTIM_TIMx_CR_DELCMP2_CAP1_COMP3 HRTIM_TIMx_CR_DELCMP2_CAP1_COMP31613,49647
#define HRTIM_TIMx_CR_SYNCSTRTx HRTIM_TIMx_CR_SYNCSTRTx1616,49777
#define HRTIM_TIMx_CR_SYNCRSTx HRTIM_TIMx_CR_SYNCRSTx1619,49874
#define HRTIM_TIMx_CR_PSHPLL HRTIM_TIMx_CR_PSHPLL1622,49960
#define HRTIM_TIMx_CR_HALF HRTIM_TIMx_CR_HALF1625,50038
#define HRTIM_TIMx_CR_RETRIG HRTIM_TIMx_CR_RETRIG1628,50121
#define HRTIM_TIMx_CR_CONT HRTIM_TIMx_CR_CONT1631,50198
#define HRTIM_TIMx_CR_CK_PSCx_SHIFT HRTIM_TIMx_CR_CK_PSCx_SHIFT1634,50297
#define HRTIM_TIMx_CR_CK_PSCx_MASK HRTIM_TIMx_CR_CK_PSCx_MASK1635,50337
#define HRTIM_TIMx_ISR_O2STAT HRTIM_TIMx_ISR_O2STAT1645,50545
#define HRTIM_TIMx_ISR_O1STAT HRTIM_TIMx_ISR_O1STAT1648,50625
#define HRTIM_TIMx_ISR_IPPSTAT HRTIM_TIMx_ISR_IPPSTAT1651,50713
#define HRTIM_TIMx_ISR_CPPSTAT HRTIM_TIMx_ISR_CPPSTAT1654,50804
#define HRTIM_TIMx_ISR_DLYPRT HRTIM_TIMx_ISR_DLYPRT1657,50893
#define HRTIM_TIMx_ISR_RST HRTIM_TIMx_ISR_RST1660,50976
#define HRTIM_TIMx_ISR_RSTx2 HRTIM_TIMx_ISR_RSTx21663,51070
#define HRTIM_TIMx_ISR_SETx2 HRTIM_TIMx_ISR_SETx21666,51162
#define HRTIM_TIMx_ISR_RSTx1 HRTIM_TIMx_ISR_RSTx11669,51256
#define HRTIM_TIMx_ISR_SETx1 HRTIM_TIMx_ISR_SETx11672,51348
#define HRTIM_TIMx_ISR_CPT2 HRTIM_TIMx_ISR_CPT21675,51434
#define HRTIM_TIMx_ISR_CPT1 HRTIM_TIMx_ISR_CPT11678,51520
#define HRTIM_TIMx_ISR_UPD HRTIM_TIMx_ISR_UPD1681,51603
#define HRTIM_TIMx_ISR_REP HRTIM_TIMx_ISR_REP1684,51690
#define HRTIM_TIMx_ISR_CMP4 HRTIM_TIMx_ISR_CMP41687,51777
#define HRTIM_TIMx_ISR_CMP3 HRTIM_TIMx_ISR_CMP31690,51864
#define HRTIM_TIMx_ISR_CMP2 HRTIM_TIMx_ISR_CMP21693,51951
#define HRTIM_TIMx_ISR_CMP1 HRTIM_TIMx_ISR_CMP11696,52038
#define HRTIM_TIMx_ICR_DLYPRTC HRTIM_TIMx_ICR_DLYPRTC1706,52235
#define HRTIM_TIMx_ICR_RSTC HRTIM_TIMx_ICR_RSTC1709,52323
#define HRTIM_TIMx_ICR_RSTx2C HRTIM_TIMx_ICR_RSTx2C1712,52412
#define HRTIM_TIMx_ICR_SET2xC HRTIM_TIMx_ICR_SET2xC1715,52499
#define HRTIM_TIMx_ICR_RSTx1C HRTIM_TIMx_ICR_RSTx1C1718,52588
#define HRTIM_TIMx_ICR_SET1xC HRTIM_TIMx_ICR_SET1xC1721,52675
#define HRTIM_TIMx_ICR_CPT2C HRTIM_TIMx_ICR_CPT2C1724,52766
#define HRTIM_TIMx_ICR_CPT1C HRTIM_TIMx_ICR_CPT1C1727,52857
#define HRTIM_TIMx_ICR_UPDC HRTIM_TIMx_ICR_UPDC1730,52945
#define HRTIM_TIMx_ICR_REPC HRTIM_TIMx_ICR_REPC1733,53037
#define HRTIM_TIMx_ICR_CMP4C HRTIM_TIMx_ICR_CMP4C1736,53129
#define HRTIM_TIMx_ICR_CMP3C HRTIM_TIMx_ICR_CMP3C1739,53221
#define HRTIM_TIMx_ICR_CMP2C HRTIM_TIMx_ICR_CMP2C1742,53313
#define HRTIM_TIMx_ICR_CMP1C HRTIM_TIMx_ICR_CMP1C1745,53405
#define HRTIM_TIMx_DIER_DLYPRTDE HRTIM_TIMx_DIER_DLYPRTDE1755,53609
#define HRTIM_TIMx_DIER_RSTDE HRTIM_TIMx_DIER_RSTDE1758,53707
#define HRTIM_TIMx_DIER_RSTx2DE HRTIM_TIMx_DIER_RSTx2DE1761,53806
#define HRTIM_TIMx_DIER_SETx2DE HRTIM_TIMx_DIER_SETx2DE1764,53903
#define HRTIM_TIMx_DIER_RSTx1DE HRTIM_TIMx_DIER_RSTx1DE1767,54002
#define HRTIM_TIMx_DIER_SET1xDE HRTIM_TIMx_DIER_SET1xDE1770,54098
#define HRTIM_TIMx_DIER_CPT2DE HRTIM_TIMx_DIER_CPT2DE1773,54191
#define HRTIM_TIMx_DIER_CPT1DE HRTIM_TIMx_DIER_CPT1DE1776,54284
#define HRTIM_TIMx_DIER_UPDDE HRTIM_TIMx_DIER_UPDDE1779,54373
#define HRTIM_TIMx_DIER_REPDE HRTIM_TIMx_DIER_REPDE1782,54466
#define HRTIM_TIMx_DIER_CMP4DE HRTIM_TIMx_DIER_CMP4DE1785,54559
#define HRTIM_TIMx_DIER_CMP3DE HRTIM_TIMx_DIER_CMP3DE1788,54652
#define HRTIM_TIMx_DIER_CMP2DE HRTIM_TIMx_DIER_CMP2DE1791,54745
#define HRTIM_TIMx_DIER_CMP1DE HRTIM_TIMx_DIER_CMP1DE1794,54838
#define HRTIM_TIMx_DIER_DLYPRTIE HRTIM_TIMx_DIER_DLYPRTIE1797,54938
#define HRTIM_TIMx_DIER_RSTIE HRTIM_TIMx_DIER_RSTIE1800,55034
#define HRTIM_TIMx_DIER_RSTx2IE HRTIM_TIMx_DIER_RSTx2IE1803,55131
#define HRTIM_TIMx_DIER_SETx2IE HRTIM_TIMx_DIER_SETx2IE1806,55226
#define HRTIM_TIMx_DIER_RSTx1IE HRTIM_TIMx_DIER_RSTx1IE1809,55323
#define HRTIM_TIMx_DIER_SET1xIE HRTIM_TIMx_DIER_SET1xIE1812,55418
#define HRTIM_TIMx_DIER_CPT2IE HRTIM_TIMx_DIER_CPT2IE1815,55508
#define HRTIM_TIMx_DIER_CPT1IE HRTIM_TIMx_DIER_CPT1IE1818,55598
#define HRTIM_TIMx_DIER_UPDIE HRTIM_TIMx_DIER_UPDIE1821,55684
#define HRTIM_TIMx_DIER_REPIE HRTIM_TIMx_DIER_REPIE1824,55774
#define HRTIM_TIMx_DIER_CMP4IE HRTIM_TIMx_DIER_CMP4IE1827,55864
#define HRTIM_TIMx_DIER_CMP3IE HRTIM_TIMx_DIER_CMP3IE1830,55954
#define HRTIM_TIMx_DIER_CMP2IE HRTIM_TIMx_DIER_CMP2IE1833,56044
#define HRTIM_TIMx_DIER_CMP1IE HRTIM_TIMx_DIER_CMP1IE1836,56134
#define HRTIM_TIMx_CMP1C_REPx_SHIFT HRTIM_TIMx_CMP1C_REPx_SHIFT1846,56367
#define HRTIM_TIMx_CMP1C_REPx_MASK HRTIM_TIMx_CMP1C_REPx_MASK1847,56409
#define HRTIM_TIMx_CMP1C_CMP1x_SHIFT HRTIM_TIMx_CMP1C_CMP1x_SHIFT1850,56530
#define HRTIM_TIMx_CMP1C_CMP1x_MASK HRTIM_TIMx_CMP1C_CMP1x_MASK1851,56571
#define HRTIM_TIMx_DT_DTFLKx HRTIM_TIMx_DT_DTFLKx1861,56789
#define HRTIM_TIMx_DT_DTFSLKx HRTIM_TIMx_DT_DTFSLKx1864,56882
#define HRTIM_TIMx_DT_SDTFx HRTIM_TIMx_DT_SDTFx1867,56974
#define HRTIM_TIMx_DT_DTFx_SHIFT HRTIM_TIMx_DT_DTFx_SHIFT1870,57067
#define HRTIM_TIMx_DT_DTFx_MASK HRTIM_TIMx_DT_DTFx_MASK1871,57109
#define HRTIM_TIMx_DT_DTRLKx HRTIM_TIMx_DT_DTRLKx1874,57221
#define HRTIM_TIMx_DT_DTRSLKx HRTIM_TIMx_DT_DTRSLKx1877,57313
#define HRTIM_TIMx_DT_DTPRSC_SHIFT HRTIM_TIMx_DT_DTPRSC_SHIFT1880,57404
#define HRTIM_TIMx_DT_DTPRSC_MASK HRTIM_TIMx_DT_DTPRSC_MASK1881,57446
#define HRTIM_TIMx_DT_SDTRx HRTIM_TIMx_DT_SDTRx1884,57563
#define HRTIM_TIMx_DT_DTRx_SHIFT HRTIM_TIMx_DT_DTRx_SHIFT1887,57652
#define HRTIM_TIMx_DT_DTRx_MASK HRTIM_TIMx_DT_DTRx_MASK1888,57693
#define HRTIM_TIMx_SETy_UPDATE HRTIM_TIMx_SETy_UPDATE1898,57934
#define HRTIM_TIMx_SETy_EXTEVNT10 HRTIM_TIMx_SETy_EXTEVNT101901,58020
#define HRTIM_TIMx_SETy_EXTEVNT9 HRTIM_TIMx_SETy_EXTEVNT91904,58104
#define HRTIM_TIMx_SETy_EXTEVNT8 HRTIM_TIMx_SETy_EXTEVNT81907,58188
#define HRTIM_TIMx_SETy_EXTEVNT7 HRTIM_TIMx_SETy_EXTEVNT71910,58272
#define HRTIM_TIMx_SETy_EXTEVNT6 HRTIM_TIMx_SETy_EXTEVNT61913,58356
#define HRTIM_TIMx_SETy_EXTEVNT5 HRTIM_TIMx_SETy_EXTEVNT51916,58440
#define HRTIM_TIMx_SETy_EXTEVNT4 HRTIM_TIMx_SETy_EXTEVNT41919,58524
#define HRTIM_TIMx_SETy_EXTEVNT3 HRTIM_TIMx_SETy_EXTEVNT31922,58608
#define HRTIM_TIMx_SETy_EXTEVNT2 HRTIM_TIMx_SETy_EXTEVNT21925,58692
#define HRTIM_TIMx_SETy_EXTEVNT1 HRTIM_TIMx_SETy_EXTEVNT11928,58776
#define HRTIM_TIMx_SETy_TIMEVNT9 HRTIM_TIMx_SETy_TIMEVNT91931,58857
#define HRTIM_TIMx_SETy_TIMEVNT8 HRTIM_TIMx_SETy_TIMEVNT81934,58938
#define HRTIM_TIMx_SETy_TIMEVNT7 HRTIM_TIMx_SETy_TIMEVNT71937,59019
#define HRTIM_TIMx_SETy_TIMEVNT6 HRTIM_TIMx_SETy_TIMEVNT61940,59100
#define HRTIM_TIMx_SETy_TIMEVNT5 HRTIM_TIMx_SETy_TIMEVNT51943,59181
#define HRTIM_TIMx_SETy_TIMEVNT4 HRTIM_TIMx_SETy_TIMEVNT41946,59262
#define HRTIM_TIMx_SETy_TIMEVNT3 HRTIM_TIMx_SETy_TIMEVNT31949,59343
#define HRTIM_TIMx_SETy_TIMEVNT2 HRTIM_TIMx_SETy_TIMEVNT21952,59424
#define HRTIM_TIMx_SETy_TIMEVNT1 HRTIM_TIMx_SETy_TIMEVNT11955,59505
#define HRTIM_TIMx_SETy_MSTCMP4 HRTIM_TIMx_SETy_MSTCMP41958,59588
#define HRTIM_TIMx_SETy_MSTCMP3 HRTIM_TIMx_SETy_MSTCMP31961,59671
#define HRTIM_TIMx_SETy_MSTCMP2 HRTIM_TIMx_SETy_MSTCMP21964,59754
#define HRTIM_TIMx_SETy_MSTCMP1 HRTIM_TIMx_SETy_MSTCMP11967,59836
#define HRTIM_TIMx_SETy_MSTPER HRTIM_TIMx_SETy_MSTPER1970,59914
#define HRTIM_TIMx_SETy_CMP4 HRTIM_TIMx_SETy_CMP41973,59994
#define HRTIM_TIMx_SETy_CMP3 HRTIM_TIMx_SETy_CMP31976,60074
#define HRTIM_TIMx_SETy_CMP2 HRTIM_TIMx_SETy_CMP21979,60154
#define HRTIM_TIMx_SETy_CMP1 HRTIM_TIMx_SETy_CMP11982,60234
#define HRTIM_TIMx_SETy_PER HRTIM_TIMx_SETy_PER1985,60310
#define HRTIM_TIMx_SETy_RESYNC HRTIM_TIMx_SETy_RESYNC1988,60399
#define HRTIM_TIMx_SETy_SST HRTIM_TIMx_SETy_SST1991,60481
#define HRTIM_TIMx_RSTy_UPDATE HRTIM_TIMx_RSTy_UPDATE2001,60695
#define HRTIM_TIMx_RSTy_EXTEVNT10 HRTIM_TIMx_RSTy_EXTEVNT102004,60781
#define HRTIM_TIMx_RSTy_EXTEVNT9 HRTIM_TIMx_RSTy_EXTEVNT92007,60865
#define HRTIM_TIMx_RSTy_EXTEVNT8 HRTIM_TIMx_RSTy_EXTEVNT82010,60949
#define HRTIM_TIMx_RSTy_EXTEVNT7 HRTIM_TIMx_RSTy_EXTEVNT72013,61033
#define HRTIM_TIMx_RSTy_EXTEVNT6 HRTIM_TIMx_RSTy_EXTEVNT62016,61117
#define HRTIM_TIMx_RSTy_EXTEVNT5 HRTIM_TIMx_RSTy_EXTEVNT52019,61201
#define HRTIM_TIMx_RSTy_EXTEVNT4 HRTIM_TIMx_RSTy_EXTEVNT42022,61285
#define HRTIM_TIMx_RSTy_EXTEVNT3 HRTIM_TIMx_RSTy_EXTEVNT32025,61369
#define HRTIM_TIMx_RSTy_EXTEVNT2 HRTIM_TIMx_RSTy_EXTEVNT22028,61453
#define HRTIM_TIMx_RSTy_EXTEVNT1 HRTIM_TIMx_RSTy_EXTEVNT12031,61537
#define HRTIM_TIMx_RSTy_TIMEVNT9 HRTIM_TIMx_RSTy_TIMEVNT92034,61618
#define HRTIM_TIMx_RSTy_TIMEVNT8 HRTIM_TIMx_RSTy_TIMEVNT82037,61699
#define HRTIM_TIMx_RSTy_TIMEVNT7 HRTIM_TIMx_RSTy_TIMEVNT72040,61780
#define HRTIM_TIMx_RSTy_TIMEVNT6 HRTIM_TIMx_RSTy_TIMEVNT62043,61861
#define HRTIM_TIMx_RSTy_TIMEVNT5 HRTIM_TIMx_RSTy_TIMEVNT52046,61942
#define HRTIM_TIMx_RSTy_TIMEVNT4 HRTIM_TIMx_RSTy_TIMEVNT42049,62023
#define HRTIM_TIMx_RSTy_TIMEVNT3 HRTIM_TIMx_RSTy_TIMEVNT32052,62104
#define HRTIM_TIMx_RSTy_TIMEVNT2 HRTIM_TIMx_RSTy_TIMEVNT22055,62185
#define HRTIM_TIMx_RSTy_TIMEVNT1 HRTIM_TIMx_RSTy_TIMEVNT12058,62266
#define HRTIM_TIMx_RSTy_MSTCMP4 HRTIM_TIMx_RSTy_MSTCMP42061,62349
#define HRTIM_TIMx_RSTy_MSTCMP3 HRTIM_TIMx_RSTy_MSTCMP32064,62432
#define HRTIM_TIMx_RSTy_MSTCMP2 HRTIM_TIMx_RSTy_MSTCMP22067,62515
#define HRTIM_TIMx_RSTy_MSTCMP1 HRTIM_TIMx_RSTy_MSTCMP12070,62597
#define HRTIM_TIMx_RSTy_MSTPER HRTIM_TIMx_RSTy_MSTPER2073,62675
#define HRTIM_TIMx_RSTy_CMP4 HRTIM_TIMx_RSTy_CMP42076,62755
#define HRTIM_TIMx_RSTy_CMP3 HRTIM_TIMx_RSTy_CMP32079,62835
#define HRTIM_TIMx_RSTy_CMP2 HRTIM_TIMx_RSTy_CMP22082,62915
#define HRTIM_TIMx_RSTy_CMP1 HRTIM_TIMx_RSTy_CMP12085,62995
#define HRTIM_TIMx_RSTy_PER HRTIM_TIMx_RSTy_PER2088,63071
#define HRTIM_TIMx_RSTy_RESYNC HRTIM_TIMx_RSTy_RESYNC2091,63160
#define HRTIM_TIMx_RSTy_SRT HRTIM_TIMx_RSTy_SRT2094,63244
#define HRTIM_TIMx_EEF1_EExFLTR_SHIFT(HRTIM_TIMx_EEF1_EExFLTR_SHIFT2104,63441
#define HRTIM_TIMx_EEF1_EExFLTR_MASK(HRTIM_TIMx_EEF1_EExFLTR_MASK2105,63501
#define HRTIM_TIMx_EEF1_EExFLTR_NONE(HRTIM_TIMx_EEF1_EExFLTR_NONE2107,63590
#define HRTIM_TIMx_EEF1_EExFLTR_CMP1(HRTIM_TIMx_EEF1_EExFLTR_CMP12108,63680
#define HRTIM_TIMx_EEF1_EExFLTR_CMP2(HRTIM_TIMx_EEF1_EExFLTR_CMP22109,63770
#define HRTIM_TIMx_EEF1_EExFLTR_CMP3(HRTIM_TIMx_EEF1_EExFLTR_CMP32110,63860
#define HRTIM_TIMx_EEF1_EExFLTR_CMP4(HRTIM_TIMx_EEF1_EExFLTR_CMP42111,63950
#define HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR1(HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR12112,64040
#define HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR2(HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR22113,64130
#define HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR3(HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR32114,64220
#define HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR4(HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR42115,64310
#define HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR5(HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR52116,64400
#define HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR6(HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR62117,64490
#define HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR7(HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR72118,64581
#define HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR8(HRTIM_TIMx_EEF1_EExFLTR_TIMFLTR82119,64672
#define HRTIM_TIMx_EEF1_EExFLTR_WND_CMP2(HRTIM_TIMx_EEF1_EExFLTR_WND_CMP22120,64763
#define HRTIM_TIMx_EEF1_EExFLTR_WND_CMP3(HRTIM_TIMx_EEF1_EExFLTR_WND_CMP32121,64854
#define HRTIM_TIMx_EEF1_EExFLTR_TIMWIN(HRTIM_TIMx_EEF1_EExFLTR_TIMWIN2122,64945
#define HRTIM_TIMx_EEF1_EExLTCH HRTIM_TIMx_EEF1_EExLTCH2125,65076
#define HRTIM_TIMx_EEF2_EExFLTR_SHIFT(HRTIM_TIMx_EEF2_EExFLTR_SHIFT2135,65289
#define HRTIM_TIMx_EEF2_EExFLTR_MASK(HRTIM_TIMx_EEF2_EExFLTR_MASK2136,65355
#define HRTIM_TIMx_EEF2_EExFLTR_NONE(HRTIM_TIMx_EEF2_EExFLTR_NONE2138,65444
#define HRTIM_TIMx_EEF2_EExFLTR_CMP1(HRTIM_TIMx_EEF2_EExFLTR_CMP12139,65535
#define HRTIM_TIMx_EEF2_EExFLTR_CMP2(HRTIM_TIMx_EEF2_EExFLTR_CMP22140,65626
#define HRTIM_TIMx_EEF2_EExFLTR_CMP3(HRTIM_TIMx_EEF2_EExFLTR_CMP32141,65717
#define HRTIM_TIMx_EEF2_EExFLTR_CMP4(HRTIM_TIMx_EEF2_EExFLTR_CMP42142,65808
#define HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR1(HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR12143,65899
#define HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR2(HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR22144,65990
#define HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR3(HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR32145,66081
#define HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR4(HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR42146,66172
#define HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR5(HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR52147,66263
#define HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR6(HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR62148,66354
#define HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR7(HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR72149,66445
#define HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR8(HRTIM_TIMx_EEF2_EExFLTR_TIMFLTR82150,66536
#define HRTIM_TIMx_EEF2_EExFLTR_WND_CMP2(HRTIM_TIMx_EEF2_EExFLTR_WND_CMP22151,66627
#define HRTIM_TIMx_EEF2_EExFLTR_WND_CMP3(HRTIM_TIMx_EEF2_EExFLTR_WND_CMP32152,66718
#define HRTIM_TIMx_EEF2_EExFLTR_TIMWIN(HRTIM_TIMx_EEF2_EExFLTR_TIMWIN2153,66809
#define HRTIM_TIMx_EEF2_EExLTCH HRTIM_TIMx_EEF2_EExLTCH2156,66940
#define HRTIM_TIMA_RST_TIMECMP4 HRTIM_TIMA_RST_TIMECMP42172,67339
#define HRTIM_TIMA_RST_TIMECMP2 HRTIM_TIMA_RST_TIMECMP22175,67424
#define HRTIM_TIMA_RST_TIMECMP1 HRTIM_TIMA_RST_TIMECMP12178,67509
#define HRTIM_TIMA_RST_TIMDCMP4 HRTIM_TIMA_RST_TIMDCMP42181,67594
#define HRTIM_TIMA_RST_TIMDCMP2 HRTIM_TIMA_RST_TIMDCMP22184,67679
#define HRTIM_TIMA_RST_TIMDCMP1 HRTIM_TIMA_RST_TIMDCMP12187,67764
#define HRTIM_TIMA_RST_TIMCCMP4 HRTIM_TIMA_RST_TIMCCMP42190,67849
#define HRTIM_TIMA_RST_TIMCCMP2 HRTIM_TIMA_RST_TIMCCMP22193,67934
#define HRTIM_TIMA_RST_TIMCCMP1 HRTIM_TIMA_RST_TIMCCMP12196,68019
#define HRTIM_TIMA_RST_TIMBCMP4 HRTIM_TIMA_RST_TIMBCMP42199,68104
#define HRTIM_TIMA_RST_TIMBCMP2 HRTIM_TIMA_RST_TIMBCMP22202,68189
#define HRTIM_TIMA_RST_TIMBCMP1 HRTIM_TIMA_RST_TIMBCMP12205,68274
#define HRTIM_TIMA_RST_EXTEVNT10 HRTIM_TIMA_RST_EXTEVNT102208,68360
#define HRTIM_TIMA_RST_EXTEVNT9 HRTIM_TIMA_RST_EXTEVNT92211,68444
#define HRTIM_TIMA_RST_EXTEVNT8 HRTIM_TIMA_RST_EXTEVNT82214,68528
#define HRTIM_TIMA_RST_EXTEVNT7 HRTIM_TIMA_RST_EXTEVNT72217,68612
#define HRTIM_TIMA_RST_EXTEVNT6 HRTIM_TIMA_RST_EXTEVNT62220,68696
#define HRTIM_TIMA_RST_EXTEVNT5 HRTIM_TIMA_RST_EXTEVNT52223,68780
#define HRTIM_TIMA_RST_EXTEVNT4 HRTIM_TIMA_RST_EXTEVNT42226,68864
#define HRTIM_TIMA_RST_EXTEVNT3 HRTIM_TIMA_RST_EXTEVNT32229,68948
#define HRTIM_TIMA_RST_EXTEVNT2 HRTIM_TIMA_RST_EXTEVNT22232,69032
#define HRTIM_TIMA_RST_EXTEVNT1 HRTIM_TIMA_RST_EXTEVNT12235,69116
#define HRTIM_TIMA_RST_MSTCMP4 HRTIM_TIMA_RST_MSTCMP42238,69198
#define HRTIM_TIMA_RST_MSTCMP3 HRTIM_TIMA_RST_MSTCMP32241,69280
#define HRTIM_TIMA_RST_MSTCMP2 HRTIM_TIMA_RST_MSTCMP22244,69362
#define HRTIM_TIMA_RST_MSTCMP1 HRTIM_TIMA_RST_MSTCMP12247,69444
#define HRTIM_TIMA_RST_MSTPER HRTIM_TIMA_RST_MSTPER2250,69528
#define HRTIM_TIMA_RST_CMP4 HRTIM_TIMA_RST_CMP42253,69614
#define HRTIM_TIMA_RST_CMP2 HRTIM_TIMA_RST_CMP22256,69700
#define HRTIM_TIMA_RST_UPDT HRTIM_TIMA_RST_UPDT2259,69783
#define HRTIM_TIMB_RST_TIMECMP4 HRTIM_TIMB_RST_TIMECMP42275,70164
#define HRTIM_TIMB_RST_TIMECMP2 HRTIM_TIMB_RST_TIMECMP22278,70249
#define HRTIM_TIMB_RST_TIMECMP1 HRTIM_TIMB_RST_TIMECMP12281,70334
#define HRTIM_TIMB_RST_TIMDCMP4 HRTIM_TIMB_RST_TIMDCMP42284,70419
#define HRTIM_TIMB_RST_TIMDCMP2 HRTIM_TIMB_RST_TIMDCMP22287,70504
#define HRTIM_TIMB_RST_TIMDCMP1 HRTIM_TIMB_RST_TIMDCMP12290,70589
#define HRTIM_TIMB_RST_TIMCCMP4 HRTIM_TIMB_RST_TIMCCMP42293,70674
#define HRTIM_TIMB_RST_TIMCCMP2 HRTIM_TIMB_RST_TIMCCMP22296,70759
#define HRTIM_TIMB_RST_TIMCCMP1 HRTIM_TIMB_RST_TIMCCMP12299,70844
#define HRTIM_TIMB_RST_TIMACMP4 HRTIM_TIMB_RST_TIMACMP42302,70929
#define HRTIM_TIMB_RST_TIMACMP2 HRTIM_TIMB_RST_TIMACMP22305,71014
#define HRTIM_TIMB_RST_TIMACMP1 HRTIM_TIMB_RST_TIMACMP12308,71099
#define HRTIM_TIMB_RST_EXTEVNT10 HRTIM_TIMB_RST_EXTEVNT102311,71185
#define HRTIM_TIMB_RST_EXTEVNT9 HRTIM_TIMB_RST_EXTEVNT92314,71269
#define HRTIM_TIMB_RST_EXTEVNT8 HRTIM_TIMB_RST_EXTEVNT82317,71353
#define HRTIM_TIMB_RST_EXTEVNT7 HRTIM_TIMB_RST_EXTEVNT72320,71437
#define HRTIM_TIMB_RST_EXTEVNT6 HRTIM_TIMB_RST_EXTEVNT62323,71521
#define HRTIM_TIMB_RST_EXTEVNT5 HRTIM_TIMB_RST_EXTEVNT52326,71605
#define HRTIM_TIMB_RST_EXTEVNT4 HRTIM_TIMB_RST_EXTEVNT42329,71689
#define HRTIM_TIMB_RST_EXTEVNT3 HRTIM_TIMB_RST_EXTEVNT32332,71773
#define HRTIM_TIMB_RST_EXTEVNT2 HRTIM_TIMB_RST_EXTEVNT22335,71857
#define HRTIM_TIMB_RST_EXTEVNT1 HRTIM_TIMB_RST_EXTEVNT12338,71941
#define HRTIM_TIMB_RST_MSTCMP4 HRTIM_TIMB_RST_MSTCMP42341,72023
#define HRTIM_TIMB_RST_MSTCMP3 HRTIM_TIMB_RST_MSTCMP32344,72105
#define HRTIM_TIMB_RST_MSTCMP2 HRTIM_TIMB_RST_MSTCMP22347,72187
#define HRTIM_TIMB_RST_MSTCMP1 HRTIM_TIMB_RST_MSTCMP12350,72269
#define HRTIM_TIMB_RST_MSTPER HRTIM_TIMB_RST_MSTPER2353,72353
#define HRTIM_TIMB_RST_CMP4 HRTIM_TIMB_RST_CMP42356,72439
#define HRTIM_TIMB_RST_CMP2 HRTIM_TIMB_RST_CMP22359,72525
#define HRTIM_TIMB_RST_UPDT HRTIM_TIMB_RST_UPDT2362,72608
#define HRTIM_TIMC_RST_TIMECMP4 HRTIM_TIMC_RST_TIMECMP42378,72989
#define HRTIM_TIMC_RST_TIMECMP2 HRTIM_TIMC_RST_TIMECMP22381,73074
#define HRTIM_TIMC_RST_TIMECMP1 HRTIM_TIMC_RST_TIMECMP12384,73159
#define HRTIM_TIMC_RST_TIMDCMP4 HRTIM_TIMC_RST_TIMDCMP42387,73244
#define HRTIM_TIMC_RST_TIMDCMP2 HRTIM_TIMC_RST_TIMDCMP22390,73329
#define HRTIM_TIMC_RST_TIMDCMP1 HRTIM_TIMC_RST_TIMDCMP12393,73414
#define HRTIM_TIMC_RST_TIMBCMP4 HRTIM_TIMC_RST_TIMBCMP42396,73499
#define HRTIM_TIMC_RST_TIMBCMP2 HRTIM_TIMC_RST_TIMBCMP22399,73584
#define HRTIM_TIMC_RST_TIMBCMP1 HRTIM_TIMC_RST_TIMBCMP12402,73669
#define HRTIM_TIMC_RST_TIMACMP4 HRTIM_TIMC_RST_TIMACMP42405,73754
#define HRTIM_TIMC_RST_TIMACMP2 HRTIM_TIMC_RST_TIMACMP22408,73839
#define HRTIM_TIMC_RST_TIMACMP1 HRTIM_TIMC_RST_TIMACMP12411,73924
#define HRTIM_TIMC_RST_EXTEVNT10 HRTIM_TIMC_RST_EXTEVNT102414,74010
#define HRTIM_TIMC_RST_EXTEVNT9 HRTIM_TIMC_RST_EXTEVNT92417,74094
#define HRTIM_TIMC_RST_EXTEVNT8 HRTIM_TIMC_RST_EXTEVNT82420,74178
#define HRTIM_TIMC_RST_EXTEVNT7 HRTIM_TIMC_RST_EXTEVNT72423,74262
#define HRTIM_TIMC_RST_EXTEVNT6 HRTIM_TIMC_RST_EXTEVNT62426,74346
#define HRTIM_TIMC_RST_EXTEVNT5 HRTIM_TIMC_RST_EXTEVNT52429,74430
#define HRTIM_TIMC_RST_EXTEVNT4 HRTIM_TIMC_RST_EXTEVNT42432,74514
#define HRTIM_TIMC_RST_EXTEVNT3 HRTIM_TIMC_RST_EXTEVNT32435,74598
#define HRTIM_TIMC_RST_EXTEVNT2 HRTIM_TIMC_RST_EXTEVNT22438,74682
#define HRTIM_TIMC_RST_EXTEVNT1 HRTIM_TIMC_RST_EXTEVNT12441,74766
#define HRTIM_TIMC_RST_MSTCMP4 HRTIM_TIMC_RST_MSTCMP42444,74848
#define HRTIM_TIMC_RST_MSTCMP3 HRTIM_TIMC_RST_MSTCMP32447,74930
#define HRTIM_TIMC_RST_MSTCMP2 HRTIM_TIMC_RST_MSTCMP22450,75012
#define HRTIM_TIMC_RST_MSTCMP1 HRTIM_TIMC_RST_MSTCMP12453,75094
#define HRTIM_TIMC_RST_MSTPER HRTIM_TIMC_RST_MSTPER2456,75178
#define HRTIM_TIMC_RST_CMP4 HRTIM_TIMC_RST_CMP42459,75264
#define HRTIM_TIMC_RST_CMP2 HRTIM_TIMC_RST_CMP22462,75350
#define HRTIM_TIMC_RST_UPDT HRTIM_TIMC_RST_UPDT2465,75433
#define HRTIM_TIMD_RST_TIMECMP4 HRTIM_TIMD_RST_TIMECMP42481,75814
#define HRTIM_TIMD_RST_TIMECMP2 HRTIM_TIMD_RST_TIMECMP22484,75899
#define HRTIM_TIMD_RST_TIMECMP1 HRTIM_TIMD_RST_TIMECMP12487,75984
#define HRTIM_TIMD_RST_TIMCCMP4 HRTIM_TIMD_RST_TIMCCMP42490,76069
#define HRTIM_TIMD_RST_TIMCCMP2 HRTIM_TIMD_RST_TIMCCMP22493,76154
#define HRTIM_TIMD_RST_TIMCCMP1 HRTIM_TIMD_RST_TIMCCMP12496,76239
#define HRTIM_TIMD_RST_TIMBCMP4 HRTIM_TIMD_RST_TIMBCMP42499,76324
#define HRTIM_TIMD_RST_TIMBCMP2 HRTIM_TIMD_RST_TIMBCMP22502,76409
#define HRTIM_TIMD_RST_TIMBCMP1 HRTIM_TIMD_RST_TIMBCMP12505,76494
#define HRTIM_TIMD_RST_TIMACMP4 HRTIM_TIMD_RST_TIMACMP42508,76579
#define HRTIM_TIMD_RST_TIMACMP2 HRTIM_TIMD_RST_TIMACMP22511,76664
#define HRTIM_TIMD_RST_TIMACMP1 HRTIM_TIMD_RST_TIMACMP12514,76749
#define HRTIM_TIMD_RST_EXTEVNT10 HRTIM_TIMD_RST_EXTEVNT102517,76835
#define HRTIM_TIMD_RST_EXTEVNT9 HRTIM_TIMD_RST_EXTEVNT92520,76919
#define HRTIM_TIMD_RST_EXTEVNT8 HRTIM_TIMD_RST_EXTEVNT82523,77003
#define HRTIM_TIMD_RST_EXTEVNT7 HRTIM_TIMD_RST_EXTEVNT72526,77087
#define HRTIM_TIMD_RST_EXTEVNT6 HRTIM_TIMD_RST_EXTEVNT62529,77171
#define HRTIM_TIMD_RST_EXTEVNT5 HRTIM_TIMD_RST_EXTEVNT52532,77255
#define HRTIM_TIMD_RST_EXTEVNT4 HRTIM_TIMD_RST_EXTEVNT42535,77339
#define HRTIM_TIMD_RST_EXTEVNT3 HRTIM_TIMD_RST_EXTEVNT32538,77423
#define HRTIM_TIMD_RST_EXTEVNT2 HRTIM_TIMD_RST_EXTEVNT22541,77507
#define HRTIM_TIMD_RST_EXTEVNT1 HRTIM_TIMD_RST_EXTEVNT12544,77591
#define HRTIM_TIMD_RST_MSTCMP4 HRTIM_TIMD_RST_MSTCMP42547,77673
#define HRTIM_TIMD_RST_MSTCMP3 HRTIM_TIMD_RST_MSTCMP32550,77755
#define HRTIM_TIMD_RST_MSTCMP2 HRTIM_TIMD_RST_MSTCMP22553,77837
#define HRTIM_TIMD_RST_MSTCMP1 HRTIM_TIMD_RST_MSTCMP12556,77919
#define HRTIM_TIMD_RST_MSTPER HRTIM_TIMD_RST_MSTPER2559,78003
#define HRTIM_TIMD_RST_CMP4 HRTIM_TIMD_RST_CMP42562,78089
#define HRTIM_TIMD_RST_CMP2 HRTIM_TIMD_RST_CMP22565,78175
#define HRTIM_TIMD_RST_UPDT HRTIM_TIMD_RST_UPDT2568,78258
#define HRTIM_TIME_RST_TIMDCMP4 HRTIM_TIME_RST_TIMDCMP42584,78639
#define HRTIM_TIME_RST_TIMDCMP2 HRTIM_TIME_RST_TIMDCMP22587,78724
#define HRTIM_TIME_RST_TIMDCMP1 HRTIM_TIME_RST_TIMDCMP12590,78809
#define HRTIM_TIME_RST_TIMCCMP4 HRTIM_TIME_RST_TIMCCMP42593,78894
#define HRTIM_TIME_RST_TIMCCMP2 HRTIM_TIME_RST_TIMCCMP22596,78979
#define HRTIM_TIME_RST_TIMCCMP1 HRTIM_TIME_RST_TIMCCMP12599,79064
#define HRTIM_TIME_RST_TIMBCMP4 HRTIM_TIME_RST_TIMBCMP42602,79149
#define HRTIM_TIME_RST_TIMBCMP2 HRTIM_TIME_RST_TIMBCMP22605,79234
#define HRTIM_TIME_RST_TIMBCMP1 HRTIM_TIME_RST_TIMBCMP12608,79319
#define HRTIM_TIME_RST_TIMACMP4 HRTIM_TIME_RST_TIMACMP42611,79404
#define HRTIM_TIME_RST_TIMACMP2 HRTIM_TIME_RST_TIMACMP22614,79489
#define HRTIM_TIME_RST_TIMACMP1 HRTIM_TIME_RST_TIMACMP12617,79574
#define HRTIM_TIME_RST_EXTEVNT10 HRTIM_TIME_RST_EXTEVNT102620,79660
#define HRTIM_TIME_RST_EXTEVNT9 HRTIM_TIME_RST_EXTEVNT92623,79744
#define HRTIM_TIME_RST_EXTEVNT8 HRTIM_TIME_RST_EXTEVNT82626,79828
#define HRTIM_TIME_RST_EXTEVNT7 HRTIM_TIME_RST_EXTEVNT72629,79912
#define HRTIM_TIME_RST_EXTEVNT6 HRTIM_TIME_RST_EXTEVNT62632,79996
#define HRTIM_TIME_RST_EXTEVNT5 HRTIM_TIME_RST_EXTEVNT52635,80080
#define HRTIM_TIME_RST_EXTEVNT4 HRTIM_TIME_RST_EXTEVNT42638,80164
#define HRTIM_TIME_RST_EXTEVNT3 HRTIM_TIME_RST_EXTEVNT32641,80248
#define HRTIM_TIME_RST_EXTEVNT2 HRTIM_TIME_RST_EXTEVNT22644,80332
#define HRTIM_TIME_RST_EXTEVNT1 HRTIM_TIME_RST_EXTEVNT12647,80416
#define HRTIM_TIME_RST_MSTCMP4 HRTIM_TIME_RST_MSTCMP42650,80498
#define HRTIM_TIME_RST_MSTCMP3 HRTIM_TIME_RST_MSTCMP32653,80580
#define HRTIM_TIME_RST_MSTCMP2 HRTIM_TIME_RST_MSTCMP22656,80662
#define HRTIM_TIME_RST_MSTCMP1 HRTIM_TIME_RST_MSTCMP12659,80744
#define HRTIM_TIME_RST_MSTPER HRTIM_TIME_RST_MSTPER2662,80828
#define HRTIM_TIME_RST_CMP4 HRTIM_TIME_RST_CMP42665,80914
#define HRTIM_TIME_RST_CMP2 HRTIM_TIME_RST_CMP22668,81000
#define HRTIM_TIME_RST_UPDT HRTIM_TIME_RST_UPDT2671,81083
#define HRTIM_TIMx_CHP_STRTPW_SHIFT HRTIM_TIMx_CHP_STRTPW_SHIFT2681,81262
#define HRTIM_TIMx_CHP_STRTPW_MASK HRTIM_TIMx_CHP_STRTPW_MASK2682,81303
#define HRTIM_TIMx_CHP_CHPDTY_SHIFT HRTIM_TIMx_CHP_CHPDTY_SHIFT2685,81432
#define HRTIM_TIMx_CHP_CHPDTY_MASK HRTIM_TIMx_CHP_CHPDTY_MASK2686,81473
#define HRTIM_TIMx_CHP_CHPDTY_0_8 HRTIM_TIMx_CHP_CHPDTY_0_82688,81550
#define HRTIM_TIMx_CHP_CHPDTY_1_8 HRTIM_TIMx_CHP_CHPDTY_1_82689,81627
#define HRTIM_TIMx_CHP_CHPDTY_2_8 HRTIM_TIMx_CHP_CHPDTY_2_82690,81704
#define HRTIM_TIMx_CHP_CHPDTY_3_8 HRTIM_TIMx_CHP_CHPDTY_3_82691,81781
#define HRTIM_TIMx_CHP_CHPDTY_4_8 HRTIM_TIMx_CHP_CHPDTY_4_82692,81858
#define HRTIM_TIMx_CHP_CHPDTY_5_8 HRTIM_TIMx_CHP_CHPDTY_5_82693,81935
#define HRTIM_TIMx_CHP_CHPDTY_6_8 HRTIM_TIMx_CHP_CHPDTY_6_82694,82012
#define HRTIM_TIMx_CHP_CHPDTY_7_8 HRTIM_TIMx_CHP_CHPDTY_7_82695,82089
#define HRTIM_TIMx_CHP_CHPFRQ_SHIFT HRTIM_TIMx_CHP_CHPFRQ_SHIFT2698,82218
#define HRTIM_TIMx_CHP_CHPFRQ_MASK HRTIM_TIMx_CHP_CHPFRQ_MASK2699,82259
#define HRTIM_TIMx_CHP_CHPFRQ_DIV16 HRTIM_TIMx_CHP_CHPFRQ_DIV162701,82336
#define HRTIM_TIMx_CHP_CHPFRQ_DIV32 HRTIM_TIMx_CHP_CHPFRQ_DIV322702,82414
#define HRTIM_TIMx_CHP_CHPFRQ_DIV48 HRTIM_TIMx_CHP_CHPFRQ_DIV482703,82492
#define HRTIM_TIMx_CHP_CHPFRQ_DIV64 HRTIM_TIMx_CHP_CHPFRQ_DIV642704,82570
#define HRTIM_TIMx_CHP_CHPFRQ_DIV80 HRTIM_TIMx_CHP_CHPFRQ_DIV802705,82648
#define HRTIM_TIMx_CHP_CHPFRQ_DIV96 HRTIM_TIMx_CHP_CHPFRQ_DIV962706,82726
#define HRTIM_TIMx_CHP_CHPFRQ_DIV112 HRTIM_TIMx_CHP_CHPFRQ_DIV1122707,82804
#define HRTIM_TIMx_CHP_CHPFRQ_DIV128 HRTIM_TIMx_CHP_CHPFRQ_DIV1282708,82882
#define HRTIM_TIMx_CHP_CHPFRQ_DIV144 HRTIM_TIMx_CHP_CHPFRQ_DIV1442709,82960
#define HRTIM_TIMx_CHP_CHPFRQ_DIV160 HRTIM_TIMx_CHP_CHPFRQ_DIV1602710,83038
#define HRTIM_TIMx_CHP_CHPFRQ_DIV176 HRTIM_TIMx_CHP_CHPFRQ_DIV1762711,83116
#define HRTIM_TIMx_CHP_CHPFRQ_DIV192 HRTIM_TIMx_CHP_CHPFRQ_DIV1922712,83194
#define HRTIM_TIMx_CHP_CHPFRQ_DIV208 HRTIM_TIMx_CHP_CHPFRQ_DIV2082713,83272
#define HRTIM_TIMx_CHP_CHPFRQ_DIV224 HRTIM_TIMx_CHP_CHPFRQ_DIV2242714,83350
#define HRTIM_TIMx_CHP_CHPFRQ_DIV240 HRTIM_TIMx_CHP_CHPFRQ_DIV2402715,83428
#define HRTIM_TIMx_CHP_CHPFRQ_DIV256 HRTIM_TIMx_CHP_CHPFRQ_DIV2562716,83506
#define HRTIM_TIMx_CPT1_TECMP2 HRTIM_TIMx_CPT1_TECMP22726,83722
#define HRTIM_TIMx_CPT1_TECMP1 HRTIM_TIMx_CPT1_TECMP12729,83805
#define HRTIM_TIMx_CPT1_TE1RST HRTIM_TIMx_CPT1_TE1RST2732,83893
#define HRTIM_TIMx_CPT1_TE1SET HRTIM_TIMx_CPT1_TE1SET2735,83979
#define HRTIM_TIMx_CPT1_TDCMP2 HRTIM_TIMx_CPT1_TDCMP22738,84062
#define HRTIM_TIMx_CPT1_TDCMP1 HRTIM_TIMx_CPT1_TDCMP12741,84145
#define HRTIM_TIMx_CPT1_TD1RST HRTIM_TIMx_CPT1_TD1RST2744,84233
#define HRTIM_TIMx_CPT1_TD1SET HRTIM_TIMx_CPT1_TD1SET2747,84319
#define HRTIM_TIMx_CPT1_TCCMP2 HRTIM_TIMx_CPT1_TCCMP22750,84402
#define HRTIM_TIMx_CPT1_TCCMP1 HRTIM_TIMx_CPT1_TCCMP12753,84485
#define HRTIM_TIMx_CPT1_TC1RST HRTIM_TIMx_CPT1_TC1RST2756,84573
#define HRTIM_TIMx_CPT1_TC1SET HRTIM_TIMx_CPT1_TC1SET2759,84659
#define HRTIM_TIMx_CPT1_TBCMP2 HRTIM_TIMx_CPT1_TBCMP22762,84742
#define HRTIM_TIMx_CPT1_TBCMP1 HRTIM_TIMx_CPT1_TBCMP12765,84825
#define HRTIM_TIMx_CPT1_TB1RST HRTIM_TIMx_CPT1_TB1RST2768,84913
#define HRTIM_TIMx_CPT1_TB1SET HRTIM_TIMx_CPT1_TB1SET2771,84999
#define HRTIM_TIMx_CPT1_EXEV10CPT HRTIM_TIMx_CPT1_EXEV10CPT2774,85093
#define HRTIM_TIMx_CPT1_EXEV9CPT HRTIM_TIMx_CPT1_EXEV9CPT2777,85185
#define HRTIM_TIMx_CPT1_EXEV8CPT HRTIM_TIMx_CPT1_EXEV8CPT2780,85277
#define HRTIM_TIMx_CPT1_EXEV7CPT HRTIM_TIMx_CPT1_EXEV7CPT2783,85368
#define HRTIM_TIMx_CPT1_EXEV6CPT HRTIM_TIMx_CPT1_EXEV6CPT2786,85459
#define HRTIM_TIMx_CPT1_EXEV5CPT HRTIM_TIMx_CPT1_EXEV5CPT2789,85550
#define HRTIM_TIMx_CPT1_EXEV4CPT HRTIM_TIMx_CPT1_EXEV4CPT2792,85641
#define HRTIM_TIMx_CPT1_EXEV3CPT HRTIM_TIMx_CPT1_EXEV3CPT2795,85732
#define HRTIM_TIMx_CPT1_EXEV2CPT HRTIM_TIMx_CPT1_EXEV2CPT2798,85823
#define HRTIM_TIMx_CPT1_EXEV1CPT HRTIM_TIMx_CPT1_EXEV1CPT2801,85914
#define HRTIM_TIMx_CPT1_UDPCPT HRTIM_TIMx_CPT1_UDPCPT2804,85993
#define HRTIM_TIMx_CPT1_SWCPT HRTIM_TIMx_CPT1_SWCPT2807,86073
#define HRTIM_TIMx_CPT2_TECMP2 HRTIM_TIMx_CPT2_TECMP22817,86259
#define HRTIM_TIMx_CPT2_TECMP1 HRTIM_TIMx_CPT2_TECMP12820,86342
#define HRTIM_TIMx_CPT2_TE1RST HRTIM_TIMx_CPT2_TE1RST2823,86430
#define HRTIM_TIMx_CPT2_TE1SET HRTIM_TIMx_CPT2_TE1SET2826,86516
#define HRTIM_TIMx_CPT2_TDCMP2 HRTIM_TIMx_CPT2_TDCMP22829,86599
#define HRTIM_TIMx_CPT2_TDCMP1 HRTIM_TIMx_CPT2_TDCMP12832,86682
#define HRTIM_TIMx_CPT2_TD1RST HRTIM_TIMx_CPT2_TD1RST2835,86770
#define HRTIM_TIMx_CPT2_TD1SET HRTIM_TIMx_CPT2_TD1SET2838,86856
#define HRTIM_TIMx_CPT2_TCCMP2 HRTIM_TIMx_CPT2_TCCMP22841,86939
#define HRTIM_TIMx_CPT2_TCCMP1 HRTIM_TIMx_CPT2_TCCMP12844,87022
#define HRTIM_TIMx_CPT2_TC1RST HRTIM_TIMx_CPT2_TC1RST2847,87110
#define HRTIM_TIMx_CPT2_TC1SET HRTIM_TIMx_CPT2_TC1SET2850,87196
#define HRTIM_TIMx_CPT2_TBCMP2 HRTIM_TIMx_CPT2_TBCMP22853,87279
#define HRTIM_TIMx_CPT2_TBCMP1 HRTIM_TIMx_CPT2_TBCMP12856,87362
#define HRTIM_TIMx_CPT2_TB1RST HRTIM_TIMx_CPT2_TB1RST2859,87450
#define HRTIM_TIMx_CPT2_TB1SET HRTIM_TIMx_CPT2_TB1SET2862,87536
#define HRTIM_TIMx_CPT2_EXEV10CPT HRTIM_TIMx_CPT2_EXEV10CPT2865,87630
#define HRTIM_TIMx_CPT2_EXEV9CPT HRTIM_TIMx_CPT2_EXEV9CPT2868,87722
#define HRTIM_TIMx_CPT2_EXEV8CPT HRTIM_TIMx_CPT2_EXEV8CPT2871,87814
#define HRTIM_TIMx_CPT2_EXEV7CPT HRTIM_TIMx_CPT2_EXEV7CPT2874,87905
#define HRTIM_TIMx_CPT2_EXEV6CPT HRTIM_TIMx_CPT2_EXEV6CPT2877,87996
#define HRTIM_TIMx_CPT2_EXEV5CPT HRTIM_TIMx_CPT2_EXEV5CPT2880,88087
#define HRTIM_TIMx_CPT2_EXEV4CPT HRTIM_TIMx_CPT2_EXEV4CPT2883,88178
#define HRTIM_TIMx_CPT2_EXEV3CPT HRTIM_TIMx_CPT2_EXEV3CPT2886,88269
#define HRTIM_TIMx_CPT2_EXEV2CPT HRTIM_TIMx_CPT2_EXEV2CPT2889,88360
#define HRTIM_TIMx_CPT2_EXEV1CPT HRTIM_TIMx_CPT2_EXEV1CPT2892,88451
#define HRTIM_TIMx_CPT2_UDPCPT HRTIM_TIMx_CPT2_UDPCPT2895,88530
#define HRTIM_TIMx_CPT2_SWCPT HRTIM_TIMx_CPT2_SWCPT2898,88610
#define HRTIM_TIMx_OUT_DIDL2 HRTIM_TIMx_OUT_DIDL22908,88820
#define HRTIM_TIMx_OUT_CHP2 HRTIM_TIMx_OUT_CHP22911,88907
#define HRTIM_TIMx_OUT_FAULT2_SHIFT HRTIM_TIMx_OUT_FAULT2_SHIFT2914,89000
#define HRTIM_TIMx_OUT_FAULT2_MASK HRTIM_TIMx_OUT_FAULT2_MASK2915,89042
#define HRTIM_TIMx_OUT_FAULT2_NOOP HRTIM_TIMx_OUT_FAULT2_NOOP2917,89119
#define HRTIM_TIMx_OUT_FAULT2_ACTIVE HRTIM_TIMx_OUT_FAULT2_ACTIVE2918,89197
#define HRTIM_TIMx_OUT_FAULT2_INACTIVE HRTIM_TIMx_OUT_FAULT2_INACTIVE2919,89275
#define HRTIM_TIMx_OUT_FAULT2_HIGHZ HRTIM_TIMx_OUT_FAULT2_HIGHZ2920,89353
#define HRTIM_TIMx_OUT_IDLES2 HRTIM_TIMx_OUT_IDLES22923,89467
#define HRTIM_TIMx_OUT_IDLEM2 HRTIM_TIMx_OUT_IDLEM22926,89551
#define HRTIM_TIMx_OUT_POL2 HRTIM_TIMx_OUT_POL22929,89632
#define HRTIM_TIMx_OUT_DLYPRT_SHIFT HRTIM_TIMx_OUT_DLYPRT_SHIFT2932,89723
#define HRTIM_TIMx_OUT_DLYPRT_MASK HRTIM_TIMx_OUT_DLYPRT_MASK2933,89765
#define HRTIM_TIMx_OUT_DLYPRTEN HRTIM_TIMx_OUT_DLYPRTEN2936,89885
#define HRTIM_TIMx_OUT_DTEN HRTIM_TIMx_OUT_DTEN2939,89963
#define HRTIM_TIMx_OUT_DIDL1 HRTIM_TIMx_OUT_DIDL12942,90071
#define HRTIM_TIMx_OUT_CHP1 HRTIM_TIMx_OUT_CHP12945,90157
#define HRTIM_TIMx_OUT_FAULT1_SHIFT HRTIM_TIMx_OUT_FAULT1_SHIFT2948,90247
#define HRTIM_TIMx_OUT_FAULT1_MASK HRTIM_TIMx_OUT_FAULT1_MASK2949,90288
#define HRTIM_TIMx_OUT_FAULT1_NOOP HRTIM_TIMx_OUT_FAULT1_NOOP2951,90365
#define HRTIM_TIMx_OUT_FAULT1_ACTIVE HRTIM_TIMx_OUT_FAULT1_ACTIVE2952,90443
#define HRTIM_TIMx_OUT_FAULT1_INACTIVE HRTIM_TIMx_OUT_FAULT1_INACTIVE2953,90521
#define HRTIM_TIMx_OUT_FAULT1_HIGHZ HRTIM_TIMx_OUT_FAULT1_HIGHZ2954,90599
#define HRTIM_TIMx_OUT_IDLES1 HRTIM_TIMx_OUT_IDLES12957,90713
#define HRTIM_TIMx_OUT_IDLEM1 HRTIM_TIMx_OUT_IDLEM12960,90796
#define HRTIM_TIMx_OUT_POL1 HRTIM_TIMx_OUT_POL12963,90876
#define HRTIM_TIMx_FLT_FLTLCK HRTIM_TIMx_FLT_FLTLCK2973,91061
#define HRTIM_TIMx_FLT_FLT5EN HRTIM_TIMx_FLT_FLT5EN2976,91141
#define HRTIM_TIMx_FLT_FLT4EN HRTIM_TIMx_FLT_FLT4EN2979,91220
#define HRTIM_TIMx_FLT_FLT3EN HRTIM_TIMx_FLT_FLT3EN2982,91299
#define HRTIM_TIMx_FLT_FLT2EN HRTIM_TIMx_FLT_FLT2EN2985,91378
#define HRTIM_TIMx_FLT_FLT1EN HRTIM_TIMx_FLT_FLT1EN2988,91457

../../../../libopencm3/include/libopencm3/stm32/common/flash_common_idcache.h,188
#define FLASH_ACR_DCRST	FLASH_ACR_DCRST29,863
#define FLASH_ACR_ICRST	FLASH_ACR_ICRST30,899
#define FLASH_ACR_DCEN	FLASH_ACR_DCEN31,935
#define FLASH_ACR_ICEN	FLASH_ACR_ICEN32,970

../../../../libopencm3/include/libopencm3/stm32/common/timer_common_all.h,30875
#define TIM1	TIM138,1416
#define TIM2	TIM239,1442
#define TIM3	TIM340,1468
#define TIM4	TIM442,1517
#define TIM5	TIM544,1550
#define TIM6	TIM645,1576
#define TIM7	TIM746,1602
# define TIM8	TIM848,1651
# define TIM9	TIM951,1708
# define TIM10	TIM1054,1766
# define TIM11	TIM1157,1826
# define TIM12	TIM1260,1886
# define TIM13	TIM1363,1946
# define TIM14	TIM1466,2006
# define TIM15	TIM1569,2066
# define TIM16	TIM1672,2126
# define TIM17	TIM1775,2186
# define TIM21	TIM2178,2246
# define TIM22	TIM2281,2306
#define TIM_CR1(TIM_CR188,2468
#define TIM1_CR1	TIM1_CR189,2534
#define TIM2_CR1	TIM2_CR190,2567
#define TIM3_CR1	TIM3_CR191,2600
#define TIM4_CR1	TIM4_CR192,2633
#define TIM5_CR1	TIM5_CR193,2666
#define TIM6_CR1	TIM6_CR194,2699
#define TIM7_CR1	TIM7_CR195,2732
#define TIM8_CR1	TIM8_CR196,2765
#define TIM9_CR1	TIM9_CR197,2798
#define TIM10_CR1	TIM10_CR198,2831
#define TIM11_CR1	TIM11_CR199,2866
#define TIM12_CR1	TIM12_CR1100,2901
#define TIM13_CR1	TIM13_CR1101,2936
#define TIM14_CR1	TIM14_CR1102,2971
#define TIM15_CR1	TIM15_CR1103,3006
#define TIM16_CR1	TIM16_CR1104,3041
#define TIM17_CR1	TIM17_CR1105,3076
#define TIM_CR2(TIM_CR2108,3148
#define TIM1_CR2	TIM1_CR2109,3201
#define TIM2_CR2	TIM2_CR2110,3234
#define TIM3_CR2	TIM3_CR2111,3267
#define TIM4_CR2	TIM4_CR2112,3300
#define TIM5_CR2	TIM5_CR2113,3333
#define TIM6_CR2	TIM6_CR2114,3366
#define TIM7_CR2	TIM7_CR2115,3399
#define TIM8_CR2	TIM8_CR2116,3432
#define TIM15_CR2	TIM15_CR2117,3465
#define TIM16_CR2	TIM16_CR2118,3500
#define TIM17_CR2	TIM17_CR2119,3535
#define TIM_SMCR(TIM_SMCR122,3617
#define TIM1_SMCR	TIM1_SMCR123,3671
#define TIM2_SMCR	TIM2_SMCR124,3706
#define TIM3_SMCR	TIM3_SMCR125,3741
#define TIM4_SMCR	TIM4_SMCR126,3776
#define TIM5_SMCR	TIM5_SMCR127,3811
#define TIM8_SMCR	TIM8_SMCR128,3846
#define TIM9_SMCR	TIM9_SMCR129,3881
#define TIM12_SMCR	TIM12_SMCR130,3916
#define TIM15_SMCR	TIM15_SMCR131,3953
#define TIM_DIER(TIM_DIER134,4039
#define TIM1_DIER	TIM1_DIER135,4093
#define TIM2_DIER	TIM2_DIER136,4128
#define TIM3_DIER	TIM3_DIER137,4163
#define TIM4_DIER	TIM4_DIER138,4198
#define TIM5_DIER	TIM5_DIER139,4233
#define TIM6_DIER	TIM6_DIER140,4268
#define TIM7_DIER	TIM7_DIER141,4303
#define TIM8_DIER	TIM8_DIER142,4338
#define TIM9_DIER	TIM9_DIER143,4373
#define TIM10_DIER	TIM10_DIER144,4408
#define TIM11_DIER	TIM11_DIER145,4445
#define TIM12_DIER	TIM12_DIER146,4482
#define TIM13_DIER	TIM13_DIER147,4519
#define TIM14_DIER	TIM14_DIER148,4556
#define TIM15_DIER	TIM15_DIER149,4593
#define TIM16_DIER	TIM16_DIER150,4630
#define TIM17_DIER	TIM17_DIER151,4667
#define TIM_SR(TIM_SR154,4737
#define TIM1_SR	TIM1_SR155,4789
#define TIM2_SR	TIM2_SR156,4821
#define TIM3_SR	TIM3_SR157,4853
#define TIM4_SR	TIM4_SR158,4885
#define TIM5_SR	TIM5_SR159,4917
#define TIM6_SR	TIM6_SR160,4949
#define TIM7_SR	TIM7_SR161,4981
#define TIM8_SR	TIM8_SR162,5013
#define TIM9_SR	TIM9_SR163,5045
#define TIM10_SR	TIM10_SR164,5077
#define TIM11_SR	TIM11_SR165,5110
#define TIM12_SR	TIM12_SR166,5143
#define TIM13_SR	TIM13_SR167,5176
#define TIM14_SR	TIM14_SR168,5209
#define TIM15_SR	TIM15_SR169,5242
#define TIM16_SR	TIM16_SR170,5275
#define TIM17_SR	TIM17_SR171,5308
#define TIM_EGR(TIM_EGR174,5385
#define TIM1_EGR	TIM1_EGR175,5438
#define TIM2_EGR	TIM2_EGR176,5471
#define TIM3_EGR	TIM3_EGR177,5504
#define TIM4_EGR	TIM4_EGR178,5537
#define TIM5_EGR	TIM5_EGR179,5570
#define TIM6_EGR	TIM6_EGR180,5603
#define TIM7_EGR	TIM7_EGR181,5636
#define TIM8_EGR	TIM8_EGR182,5669
#define TIM9_EGR	TIM9_EGR183,5702
#define TIM10_EGR	TIM10_EGR184,5735
#define TIM11_EGR	TIM11_EGR185,5770
#define TIM12_EGR	TIM12_EGR186,5805
#define TIM13_EGR	TIM13_EGR187,5840
#define TIM14_EGR	TIM14_EGR188,5875
#define TIM15_EGR	TIM15_EGR189,5910
#define TIM16_EGR	TIM16_EGR190,5945
#define TIM17_EGR	TIM17_EGR191,5980
#define TIM_CCMR1(TIM_CCMR1194,6067
#define TIM1_CCMR1	TIM1_CCMR1195,6122
#define TIM2_CCMR1	TIM2_CCMR1196,6159
#define TIM3_CCMR1	TIM3_CCMR1197,6196
#define TIM4_CCMR1	TIM4_CCMR1198,6233
#define TIM5_CCMR1	TIM5_CCMR1199,6270
#define TIM8_CCMR1	TIM8_CCMR1200,6307
#define TIM9_CCMR1	TIM9_CCMR1201,6344
#define TIM10_CCMR1	TIM10_CCMR1202,6381
#define TIM11_CCMR1	TIM11_CCMR1203,6420
#define TIM12_CCMR1	TIM12_CCMR1204,6459
#define TIM13_CCMR1	TIM13_CCMR1205,6498
#define TIM14_CCMR1	TIM14_CCMR1206,6537
#define TIM15_CCMR1	TIM15_CCMR1207,6576
#define TIM16_CCMR1	TIM16_CCMR1208,6615
#define TIM17_CCMR1	TIM17_CCMR1209,6654
#define TIM_CCMR2(TIM_CCMR2212,6745
#define TIM1_CCMR2	TIM1_CCMR2213,6800
#define TIM2_CCMR2	TIM2_CCMR2214,6837
#define TIM3_CCMR2	TIM3_CCMR2215,6874
#define TIM4_CCMR2	TIM4_CCMR2216,6911
#define TIM5_CCMR2	TIM5_CCMR2217,6948
#define TIM8_CCMR2	TIM8_CCMR2218,6985
#define TIM_CCER(TIM_CCER221,7073
#define TIM1_CCER	TIM1_CCER222,7127
#define TIM2_CCER	TIM2_CCER223,7162
#define TIM3_CCER	TIM3_CCER224,7197
#define TIM4_CCER	TIM4_CCER225,7232
#define TIM5_CCER	TIM5_CCER226,7267
#define TIM8_CCER	TIM8_CCER227,7302
#define TIM9_CCER	TIM9_CCER228,7337
#define TIM10_CCER	TIM10_CCER229,7372
#define TIM11_CCER	TIM11_CCER230,7409
#define TIM12_CCER	TIM12_CCER231,7446
#define TIM13_CCER	TIM13_CCER232,7483
#define TIM14_CCER	TIM14_CCER233,7520
#define TIM15_CCER	TIM15_CCER234,7557
#define TIM16_CCER	TIM16_CCER235,7594
#define TIM17_CCER	TIM17_CCER236,7631
#define TIM_CNT(TIM_CNT239,7694
#define TIM1_CNT	TIM1_CNT240,7747
#define TIM2_CNT	TIM2_CNT241,7780
#define TIM3_CNT	TIM3_CNT242,7813
#define TIM4_CNT	TIM4_CNT243,7846
#define TIM5_CNT	TIM5_CNT244,7879
#define TIM6_CNT	TIM6_CNT245,7912
#define TIM7_CNT	TIM7_CNT246,7945
#define TIM8_CNT	TIM8_CNT247,7978
#define TIM9_CNT	TIM9_CNT248,8011
#define TIM10_CNT	TIM10_CNT249,8044
#define TIM11_CNT	TIM11_CNT250,8079
#define TIM12_CNT	TIM12_CNT251,8114
#define TIM13_CNT	TIM13_CNT252,8149
#define TIM14_CNT	TIM14_CNT253,8184
#define TIM15_CNT	TIM15_CNT254,8219
#define TIM16_CNT	TIM16_CNT255,8254
#define TIM17_CNT	TIM17_CNT256,8289
#define TIM_PSC(TIM_PSC259,8352
#define TIM1_PSC	TIM1_PSC260,8405
#define TIM2_PSC	TIM2_PSC261,8438
#define TIM3_PSC	TIM3_PSC262,8471
#define TIM4_PSC	TIM4_PSC263,8504
#define TIM5_PSC	TIM5_PSC264,8537
#define TIM6_PSC	TIM6_PSC265,8570
#define TIM7_PSC	TIM7_PSC266,8603
#define TIM8_PSC	TIM8_PSC267,8636
#define TIM9_PSC	TIM9_PSC268,8669
#define TIM10_PSC	TIM10_PSC269,8702
#define TIM11_PSC	TIM11_PSC270,8737
#define TIM12_PSC	TIM12_PSC271,8772
#define TIM13_PSC	TIM13_PSC272,8807
#define TIM14_PSC	TIM14_PSC273,8842
#define TIM15_PSC	TIM15_PSC274,8877
#define TIM16_PSC	TIM16_PSC275,8912
#define TIM17_PSC	TIM17_PSC276,8947
#define TIM_ARR(TIM_ARR279,9021
#define TIM1_ARR	TIM1_ARR280,9074
#define TIM2_ARR	TIM2_ARR281,9107
#define TIM3_ARR	TIM3_ARR282,9140
#define TIM4_ARR	TIM4_ARR283,9173
#define TIM5_ARR	TIM5_ARR284,9206
#define TIM6_ARR	TIM6_ARR285,9239
#define TIM7_ARR	TIM7_ARR286,9272
#define TIM8_ARR	TIM8_ARR287,9305
#define TIM9_ARR	TIM9_ARR288,9338
#define TIM10_ARR	TIM10_ARR289,9371
#define TIM11_ARR	TIM11_ARR290,9406
#define TIM12_ARR	TIM12_ARR291,9441
#define TIM13_ARR	TIM13_ARR292,9476
#define TIM14_ARR	TIM14_ARR293,9511
#define TIM15_ARR	TIM15_ARR294,9546
#define TIM16_ARR	TIM16_ARR295,9581
#define TIM17_ARR	TIM17_ARR296,9616
#define TIM_RCR(TIM_RCR299,9697
#define TIM1_RCR	TIM1_RCR300,9750
#define TIM8_RCR	TIM8_RCR301,9783
#define TIM15_RCR	TIM15_RCR302,9816
#define TIM16_RCR	TIM16_RCR303,9851
#define TIM17_RCR	TIM17_RCR304,9886
#define TIM_CCR1(TIM_CCR1307,9967
#define TIM1_CCR1	TIM1_CCR1308,10021
#define TIM2_CCR1	TIM2_CCR1309,10056
#define TIM3_CCR1	TIM3_CCR1310,10091
#define TIM4_CCR1	TIM4_CCR1311,10126
#define TIM5_CCR1	TIM5_CCR1312,10161
#define TIM8_CCR1	TIM8_CCR1313,10196
#define TIM9_CCR1	TIM9_CCR1314,10231
#define TIM10_CCR1	TIM10_CCR1315,10266
#define TIM11_CCR1	TIM11_CCR1316,10303
#define TIM12_CCR1	TIM12_CCR1317,10340
#define TIM13_CCR1	TIM13_CCR1318,10377
#define TIM14_CCR1	TIM14_CCR1319,10414
#define TIM15_CCR1	TIM15_CCR1320,10451
#define TIM16_CCR1	TIM16_CCR1321,10488
#define TIM17_CCR1	TIM17_CCR1322,10525
#define TIM_CCR2(TIM_CCR2325,10608
#define TIM1_CCR2	TIM1_CCR2326,10662
#define TIM2_CCR2	TIM2_CCR2327,10697
#define TIM3_CCR2	TIM3_CCR2328,10732
#define TIM4_CCR2	TIM4_CCR2329,10767
#define TIM5_CCR2	TIM5_CCR2330,10802
#define TIM8_CCR2	TIM8_CCR2331,10837
#define TIM9_CCR2	TIM9_CCR2332,10872
#define TIM12_CCR2	TIM12_CCR2333,10907
#define TIM15_CCR2	TIM15_CCR2334,10944
#define TIM_CCR3(TIM_CCR3337,11027
#define TIM1_CCR3	TIM1_CCR3338,11081
#define TIM2_CCR3	TIM2_CCR3339,11116
#define TIM3_CCR3	TIM3_CCR3340,11151
#define TIM4_CCR3	TIM4_CCR3341,11186
#define TIM5_CCR3	TIM5_CCR3342,11221
#define TIM8_CCR3	TIM8_CCR3343,11256
#define TIM_CCR4(TIM_CCR4346,11337
#define TIM1_CCR4	TIM1_CCR4347,11391
#define TIM2_CCR4	TIM2_CCR4348,11426
#define TIM3_CCR4	TIM3_CCR4349,11461
#define TIM4_CCR4	TIM4_CCR4350,11496
#define TIM5_CCR4	TIM5_CCR4351,11531
#define TIM8_CCR4	TIM8_CCR4352,11566
#define TIM_BDTR(TIM_BDTR355,11649
#define TIM1_BDTR	TIM1_BDTR356,11703
#define TIM8_BDTR	TIM8_BDTR357,11738
#define TIM15_BDTR	TIM15_BDTR358,11773
#define TIM16_BDTR	TIM16_BDTR359,11810
#define TIM17_BDTR	TIM17_BDTR360,11847
#define TIM_DCR(TIM_DCR363,11923
#define TIM1_DCR	TIM1_DCR364,11976
#define TIM2_DCR	TIM2_DCR365,12009
#define TIM3_DCR	TIM3_DCR366,12042
#define TIM4_DCR	TIM4_DCR367,12075
#define TIM5_DCR	TIM5_DCR368,12108
#define TIM8_DCR	TIM8_DCR369,12141
#define TIM15_DCR	TIM15_DCR370,12174
#define TIM16_DCR	TIM16_DCR371,12209
#define TIM17_DCR	TIM17_DCR372,12244
#define TIM_DMAR(TIM_DMAR375,12328
#define TIM1_DMAR	TIM1_DMAR376,12382
#define TIM2_DMAR	TIM2_DMAR377,12417
#define TIM3_DMAR	TIM3_DMAR378,12452
#define TIM4_DMAR	TIM4_DMAR379,12487
#define TIM5_DMAR	TIM5_DMAR380,12522
#define TIM8_DMAR	TIM8_DMAR381,12557
#define TIM15_DMAR	TIM15_DMAR382,12592
#define TIM16_DMAR	TIM16_DMAR383,12629
#define TIM17_DMAR	TIM17_DMAR384,12666
#define TIM_CR1_CKD_CK_INT	TIM_CR1_CKD_CK_INT392,12967
#define TIM_CR1_CKD_CK_INT_MUL_2	TIM_CR1_CKD_CK_INT_MUL_2393,13006
#define TIM_CR1_CKD_CK_INT_MUL_4	TIM_CR1_CKD_CK_INT_MUL_4394,13050
#define TIM_CR1_CKD_CK_INT_MASK	TIM_CR1_CKD_CK_INT_MASK395,13094
#define TIM_CR1_ARPE	TIM_CR1_ARPE399,13186
#define TIM_CR1_CMS_EDGE	TIM_CR1_CMS_EDGE405,13426
#define TIM_CR1_CMS_CENTER_1	TIM_CR1_CMS_CENTER_1406,13463
#define TIM_CR1_CMS_CENTER_2	TIM_CR1_CMS_CENTER_2407,13504
#define TIM_CR1_CMS_CENTER_3	TIM_CR1_CMS_CENTER_3408,13545
#define TIM_CR1_CMS_MASK	TIM_CR1_CMS_MASK409,13586
#define TIM_CR1_DIR_UP	TIM_CR1_DIR_UP416,13789
#define TIM_CR1_DIR_DOWN	TIM_CR1_DIR_DOWN417,13823
#define TIM_CR1_OPM	TIM_CR1_OPM421,13893
#define TIM_CR1_URS	TIM_CR1_URS424,13958
#define TIM_CR1_UDIS	TIM_CR1_UDIS427,14017
#define TIM_CR1_CEN	TIM_CR1_CEN430,14076
#define TIM_CR2_OIS4	TIM_CR2_OIS4438,14404
#define TIM_CR2_OIS3N	TIM_CR2_OIS3N441,14490
#define TIM_CR2_OIS3	TIM_CR2_OIS3444,14575
#define TIM_CR2_OIS2N	TIM_CR2_OIS2N447,14661
#define TIM_CR2_OIS2	TIM_CR2_OIS2450,14746
#define TIM_CR2_OIS1N	TIM_CR2_OIS1N453,14832
#define TIM_CR2_OIS1	TIM_CR2_OIS1456,14916
#define TIM_CR2_OIS_MASK	TIM_CR2_OIS_MASK457,14948
#define TIM_CR2_TI1S	TIM_CR2_TI1S461,15021
#define TIM_CR2_MMS_RESET	TIM_CR2_MMS_RESET467,15246
#define TIM_CR2_MMS_ENABLE	TIM_CR2_MMS_ENABLE468,15284
#define TIM_CR2_MMS_UPDATE	TIM_CR2_MMS_UPDATE469,15323
#define TIM_CR2_MMS_COMPARE_PULSE	TIM_CR2_MMS_COMPARE_PULSE470,15362
#define TIM_CR2_MMS_COMPARE_OC1REF	TIM_CR2_MMS_COMPARE_OC1REF471,15407
#define TIM_CR2_MMS_COMPARE_OC2REF	TIM_CR2_MMS_COMPARE_OC2REF472,15453
#define TIM_CR2_MMS_COMPARE_OC3REF	TIM_CR2_MMS_COMPARE_OC3REF473,15499
#define TIM_CR2_MMS_COMPARE_OC4REF	TIM_CR2_MMS_COMPARE_OC4REF474,15545
#define TIM_CR2_MMS_MASK	TIM_CR2_MMS_MASK475,15591
#define TIM_CR2_CCDS	TIM_CR2_CCDS479,15679
#define TIM_CR2_CCUS	TIM_CR2_CCUS482,15765
#define TIM_CR2_CCPC	TIM_CR2_CCPC485,15842
#define TIM_SMCR_ETP	TIM_SMCR_ETP490,15993
#define TIM_SMCR_ECE	TIM_SMCR_ECE493,16060
#define TIM_SMCR_ETPS_OFF	TIM_SMCR_ETPS_OFF496,16138
#define TIM_SMCR_ETPS_ETRP_DIV_2	TIM_SMCR_ETPS_ETRP_DIV_2497,16177
#define TIM_SMCR_ETPS_ETRP_DIV_4	TIM_SMCR_ETPS_ETRP_DIV_4498,16222
#define TIM_SMCR_ETPS_ETRP_DIV_8	TIM_SMCR_ETPS_ETRP_DIV_8499,16267
#define TIM_SMCR_ETPS_MASK	TIM_SMCR_ETPS_MASK500,16312
#define TIM_SMCR_ETF_OFF	TIM_SMCR_ETF_OFF503,16393
#define TIM_SMCR_ETF_CK_INT_N_2	TIM_SMCR_ETF_CK_INT_N_2504,16430
#define TIM_SMCR_ETF_CK_INT_N_4	TIM_SMCR_ETF_CK_INT_N_4505,16474
#define TIM_SMCR_ETF_CK_INT_N_8	TIM_SMCR_ETF_CK_INT_N_8506,16518
#define TIM_SMCR_ETF_DTS_DIV_2_N_6	TIM_SMCR_ETF_DTS_DIV_2_N_6507,16562
#define TIM_SMCR_ETF_DTS_DIV_2_N_8	TIM_SMCR_ETF_DTS_DIV_2_N_8508,16608
#define TIM_SMCR_ETF_DTS_DIV_4_N_6	TIM_SMCR_ETF_DTS_DIV_4_N_6509,16654
#define TIM_SMCR_ETF_DTS_DIV_4_N_8	TIM_SMCR_ETF_DTS_DIV_4_N_8510,16700
#define TIM_SMCR_ETF_DTS_DIV_8_N_6	TIM_SMCR_ETF_DTS_DIV_8_N_6511,16746
#define TIM_SMCR_ETF_DTS_DIV_8_N_8	TIM_SMCR_ETF_DTS_DIV_8_N_8512,16792
#define TIM_SMCR_ETF_DTS_DIV_16_N_5	TIM_SMCR_ETF_DTS_DIV_16_N_5513,16838
#define TIM_SMCR_ETF_DTS_DIV_16_N_6	TIM_SMCR_ETF_DTS_DIV_16_N_6514,16885
#define TIM_SMCR_ETF_DTS_DIV_16_N_8	TIM_SMCR_ETF_DTS_DIV_16_N_8515,16932
#define TIM_SMCR_ETF_DTS_DIV_32_N_5	TIM_SMCR_ETF_DTS_DIV_32_N_5516,16979
#define TIM_SMCR_ETF_DTS_DIV_32_N_6	TIM_SMCR_ETF_DTS_DIV_32_N_6517,17026
#define TIM_SMCR_ETF_DTS_DIV_32_N_8	TIM_SMCR_ETF_DTS_DIV_32_N_8518,17073
#define TIM_SMCR_ETF_MASK	TIM_SMCR_ETF_MASK519,17120
#define TIM_SMCR_MSM	TIM_SMCR_MSM522,17188
#define TIM_SMCR_TS_ITR0	TIM_SMCR_TS_ITR0528,17344
#define TIM_SMCR_TS_ITR1	TIM_SMCR_TS_ITR1530,17414
#define TIM_SMCR_TS_ITR2	TIM_SMCR_TS_ITR2532,17484
#define TIM_SMCR_TS_ITR3	TIM_SMCR_TS_ITR3534,17554
#define TIM_SMCR_TS_TI1F_ED	TIM_SMCR_TS_TI1F_ED536,17626
#define TIM_SMCR_TS_TI1FP1	TIM_SMCR_TS_TI1FP1538,17705
#define TIM_SMCR_TS_TI2FP2	TIM_SMCR_TS_TI2FP2540,17783
#define TIM_SMCR_TS_ETRF	TIM_SMCR_TS_ETRF542,17859
#define TIM_SMCR_TS_MASK	TIM_SMCR_TS_MASK543,17896
#define TIM_SMCR_SMS_OFF	TIM_SMCR_SMS_OFF550,18068
#define TIM_SMCR_SMS_EM1	TIM_SMCR_SMS_EM1553,18194
#define TIM_SMCR_SMS_EM2	TIM_SMCR_SMS_EM2556,18320
#define TIM_SMCR_SMS_EM3	TIM_SMCR_SMS_EM3559,18487
#define TIM_SMCR_SMS_RM	TIM_SMCR_SMS_RM563,18665
#define TIM_SMCR_SMS_GM	TIM_SMCR_SMS_GM567,18794
#define TIM_SMCR_SMS_TM	TIM_SMCR_SMS_TM569,18911
#define TIM_SMCR_SMS_ECM1	TIM_SMCR_SMS_ECM1573,19046
#define TIM_SMCR_SMS_MASK	TIM_SMCR_SMS_MASK574,19084
#define TIM_DIER_TDE	TIM_DIER_TDE583,19416
#define TIM_DIER_COMDE	TIM_DIER_COMDE586,19491
#define TIM_DIER_CC4DE	TIM_DIER_CC4DE589,19582
#define TIM_DIER_CC3DE	TIM_DIER_CC3DE592,19673
#define TIM_DIER_CC2DE	TIM_DIER_CC2DE595,19764
#define TIM_DIER_CC1DE	TIM_DIER_CC1DE598,19855
#define TIM_DIER_UDE	TIM_DIER_UDE601,19932
#define TIM_DIER_BIE	TIM_DIER_BIE604,20004
#define TIM_DIER_TIE	TIM_DIER_TIE607,20078
#define TIM_DIER_COMIE	TIM_DIER_COMIE610,20150
#define TIM_DIER_CC4IE	TIM_DIER_CC4IE613,20238
#define TIM_DIER_CC3IE	TIM_DIER_CC3IE616,20326
#define TIM_DIER_CC2IE	TIM_DIER_CC2IE619,20414
#define TIM_DIER_CC1IE	TIM_DIER_CC1IE622,20502
#define TIM_DIER_UIE	TIM_DIER_UIE625,20577
#define TIM_SR_CC4OF	TIM_SR_CC4OF634,20900
#define TIM_SR_CC3OF	TIM_SR_CC3OF637,20987
#define TIM_SR_CC2OF	TIM_SR_CC2OF640,21074
#define TIM_SR_CC1OF	TIM_SR_CC1OF643,21161
#define TIM_SR_BIF	TIM_SR_BIF646,21231
#define TIM_SR_TIF	TIM_SR_TIF649,21301
#define TIM_SR_COMIF	TIM_SR_COMIF652,21369
#define TIM_SR_CC4IF	TIM_SR_CC4IF655,21453
#define TIM_SR_CC3IF	TIM_SR_CC3IF658,21537
#define TIM_SR_CC2IF	TIM_SR_CC2IF661,21621
#define TIM_SR_CC1IF	TIM_SR_CC1IF664,21705
#define TIM_SR_UIF	TIM_SR_UIF667,21776
#define TIM_EGR_BG	TIM_EGR_BG677,22079
#define TIM_EGR_TG	TIM_EGR_TG680,22144
#define TIM_EGR_COMG	TIM_EGR_COMG683,22234
#define TIM_EGR_CC4G	TIM_EGR_CC4G686,22313
#define TIM_EGR_CC3G	TIM_EGR_CC3G689,22392
#define TIM_EGR_CC2G	TIM_EGR_CC2G692,22471
#define TIM_EGR_CC1G	TIM_EGR_CC1G695,22550
#define TIM_EGR_UG	TIM_EGR_UG698,22616
#define TIM_CCMR1_OC2CE	TIM_CCMR1_OC2CE706,22814
#define TIM_CCMR1_OC2M_FROZEN	TIM_CCMR1_OC2M_FROZEN709,22890
#define TIM_CCMR1_OC2M_ACTIVE	TIM_CCMR1_OC2M_ACTIVE710,22933
#define TIM_CCMR1_OC2M_INACTIVE	TIM_CCMR1_OC2M_INACTIVE711,22976
#define TIM_CCMR1_OC2M_TOGGLE	TIM_CCMR1_OC2M_TOGGLE712,23021
#define TIM_CCMR1_OC2M_FORCE_LOW	TIM_CCMR1_OC2M_FORCE_LOW713,23064
#define TIM_CCMR1_OC2M_FORCE_HIGH	TIM_CCMR1_OC2M_FORCE_HIGH714,23109
#define TIM_CCMR1_OC2M_PWM1	TIM_CCMR1_OC2M_PWM1715,23155
#define TIM_CCMR1_OC2M_PWM2	TIM_CCMR1_OC2M_PWM2716,23196
#define TIM_CCMR1_OC2M_MASK	TIM_CCMR1_OC2M_MASK717,23237
#define TIM_CCMR1_OC2PE	TIM_CCMR1_OC2PE720,23324
#define TIM_CCMR1_OC2FE	TIM_CCMR1_OC2FE723,23403
#define TIM_CCMR1_CC2S_OUT	TIM_CCMR1_CC2S_OUT728,23577
#define TIM_CCMR1_CC2S_IN_TI2	TIM_CCMR1_CC2S_IN_TI2729,23616
#define TIM_CCMR1_CC2S_IN_TI1	TIM_CCMR1_CC2S_IN_TI1730,23658
#define TIM_CCMR1_CC2S_IN_TRC	TIM_CCMR1_CC2S_IN_TRC731,23700
#define TIM_CCMR1_CC2S_MASK	TIM_CCMR1_CC2S_MASK732,23742
#define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE735,23826
#define TIM_CCMR1_OC1M_FROZEN	TIM_CCMR1_OC1M_FROZEN738,23915
#define TIM_CCMR1_OC1M_ACTIVE	TIM_CCMR1_OC1M_ACTIVE739,23957
#define TIM_CCMR1_OC1M_INACTIVE	TIM_CCMR1_OC1M_INACTIVE740,23999
#define TIM_CCMR1_OC1M_TOGGLE	TIM_CCMR1_OC1M_TOGGLE741,24043
#define TIM_CCMR1_OC1M_FORCE_LOW	TIM_CCMR1_OC1M_FORCE_LOW742,24085
#define TIM_CCMR1_OC1M_FORCE_HIGH	TIM_CCMR1_OC1M_FORCE_HIGH743,24129
#define TIM_CCMR1_OC1M_PWM1	TIM_CCMR1_OC1M_PWM1744,24174
#define TIM_CCMR1_OC1M_PWM2	TIM_CCMR1_OC1M_PWM2745,24214
#define TIM_CCMR1_OC1M_MASK	TIM_CCMR1_OC1M_MASK746,24254
#define TIM_CCMR1_OC1PE	TIM_CCMR1_OC1PE749,24340
#define TIM_CCMR1_OC1FE	TIM_CCMR1_OC1FE752,24418
#define TIM_CCMR1_CC1S_OUT	TIM_CCMR1_CC1S_OUT757,24591
#define TIM_CCMR1_CC1S_IN_TI2	TIM_CCMR1_CC1S_IN_TI2758,24630
#define TIM_CCMR1_CC1S_IN_TI1	TIM_CCMR1_CC1S_IN_TI1759,24672
#define TIM_CCMR1_CC1S_IN_TRC	TIM_CCMR1_CC1S_IN_TRC760,24714
#define TIM_CCMR1_CC1S_MASK	TIM_CCMR1_CC1S_MASK761,24756
#define TIM_CCMR1_IC2F_OFF	TIM_CCMR1_IC2F_OFF766,24871
#define TIM_CCMR1_IC2F_CK_INT_N_2	TIM_CCMR1_IC2F_CK_INT_N_2767,24911
#define TIM_CCMR1_IC2F_CK_INT_N_4	TIM_CCMR1_IC2F_CK_INT_N_4768,24957
#define TIM_CCMR1_IC2F_CK_INT_N_8	TIM_CCMR1_IC2F_CK_INT_N_8769,25003
#define TIM_CCMR1_IC2F_DTF_DIV_2_N_6	TIM_CCMR1_IC2F_DTF_DIV_2_N_6770,25049
#define TIM_CCMR1_IC2F_DTF_DIV_2_N_8	TIM_CCMR1_IC2F_DTF_DIV_2_N_8771,25098
#define TIM_CCMR1_IC2F_DTF_DIV_4_N_6	TIM_CCMR1_IC2F_DTF_DIV_4_N_6772,25147
#define TIM_CCMR1_IC2F_DTF_DIV_4_N_8	TIM_CCMR1_IC2F_DTF_DIV_4_N_8773,25196
#define TIM_CCMR1_IC2F_DTF_DIV_8_N_6	TIM_CCMR1_IC2F_DTF_DIV_8_N_6774,25245
#define TIM_CCMR1_IC2F_DTF_DIV_8_N_8	TIM_CCMR1_IC2F_DTF_DIV_8_N_8775,25294
#define TIM_CCMR1_IC2F_DTF_DIV_16_N_5	TIM_CCMR1_IC2F_DTF_DIV_16_N_5776,25343
#define TIM_CCMR1_IC2F_DTF_DIV_16_N_6	TIM_CCMR1_IC2F_DTF_DIV_16_N_6777,25393
#define TIM_CCMR1_IC2F_DTF_DIV_16_N_8	TIM_CCMR1_IC2F_DTF_DIV_16_N_8778,25443
#define TIM_CCMR1_IC2F_DTF_DIV_32_N_5	TIM_CCMR1_IC2F_DTF_DIV_32_N_5779,25493
#define TIM_CCMR1_IC2F_DTF_DIV_32_N_6	TIM_CCMR1_IC2F_DTF_DIV_32_N_6780,25543
#define TIM_CCMR1_IC2F_DTF_DIV_32_N_8	TIM_CCMR1_IC2F_DTF_DIV_32_N_8781,25593
#define TIM_CCMR1_IC2F_MASK	TIM_CCMR1_IC2F_MASK782,25643
#define TIM_CCMR1_IC2PSC_OFF	TIM_CCMR1_IC2PSC_OFF785,25730
#define TIM_CCMR1_IC2PSC_2	TIM_CCMR1_IC2PSC_2786,25772
#define TIM_CCMR1_IC2PSC_4	TIM_CCMR1_IC2PSC_4787,25812
#define TIM_CCMR1_IC2PSC_8	TIM_CCMR1_IC2PSC_8788,25852
#define TIM_CCMR1_IC2PSC_MASK	TIM_CCMR1_IC2PSC_MASK789,25892
#define TIM_CCMR1_IC1F_OFF	TIM_CCMR1_IC1F_OFF792,25976
#define TIM_CCMR1_IC1F_CK_INT_N_2	TIM_CCMR1_IC1F_CK_INT_N_2793,26015
#define TIM_CCMR1_IC1F_CK_INT_N_4	TIM_CCMR1_IC1F_CK_INT_N_4794,26060
#define TIM_CCMR1_IC1F_CK_INT_N_8	TIM_CCMR1_IC1F_CK_INT_N_8795,26105
#define TIM_CCMR1_IC1F_DTF_DIV_2_N_6	TIM_CCMR1_IC1F_DTF_DIV_2_N_6796,26150
#define TIM_CCMR1_IC1F_DTF_DIV_2_N_8	TIM_CCMR1_IC1F_DTF_DIV_2_N_8797,26198
#define TIM_CCMR1_IC1F_DTF_DIV_4_N_6	TIM_CCMR1_IC1F_DTF_DIV_4_N_6798,26246
#define TIM_CCMR1_IC1F_DTF_DIV_4_N_8	TIM_CCMR1_IC1F_DTF_DIV_4_N_8799,26294
#define TIM_CCMR1_IC1F_DTF_DIV_8_N_6	TIM_CCMR1_IC1F_DTF_DIV_8_N_6800,26342
#define TIM_CCMR1_IC1F_DTF_DIV_8_N_8	TIM_CCMR1_IC1F_DTF_DIV_8_N_8801,26390
#define TIM_CCMR1_IC1F_DTF_DIV_16_N_5	TIM_CCMR1_IC1F_DTF_DIV_16_N_5802,26438
#define TIM_CCMR1_IC1F_DTF_DIV_16_N_6	TIM_CCMR1_IC1F_DTF_DIV_16_N_6803,26487
#define TIM_CCMR1_IC1F_DTF_DIV_16_N_8	TIM_CCMR1_IC1F_DTF_DIV_16_N_8804,26536
#define TIM_CCMR1_IC1F_DTF_DIV_32_N_5	TIM_CCMR1_IC1F_DTF_DIV_32_N_5805,26585
#define TIM_CCMR1_IC1F_DTF_DIV_32_N_6	TIM_CCMR1_IC1F_DTF_DIV_32_N_6806,26634
#define TIM_CCMR1_IC1F_DTF_DIV_32_N_8	TIM_CCMR1_IC1F_DTF_DIV_32_N_8807,26683
#define TIM_CCMR1_IC1F_MASK	TIM_CCMR1_IC1F_MASK808,26732
#define TIM_CCMR1_IC1PSC_OFF	TIM_CCMR1_IC1PSC_OFF811,26818
#define TIM_CCMR1_IC1PSC_2	TIM_CCMR1_IC1PSC_2812,26859
#define TIM_CCMR1_IC1PSC_4	TIM_CCMR1_IC1PSC_4813,26898
#define TIM_CCMR1_IC1PSC_8	TIM_CCMR1_IC1PSC_8814,26937
#define TIM_CCMR1_IC1PSC_MASK	TIM_CCMR1_IC1PSC_MASK815,26976
#define TIM_CCMR2_OC4CE	TIM_CCMR2_OC4CE822,27178
#define TIM_CCMR2_OC4M_FROZEN	TIM_CCMR2_OC4M_FROZEN825,27254
#define TIM_CCMR2_OC4M_ACTIVE	TIM_CCMR2_OC4M_ACTIVE826,27297
#define TIM_CCMR2_OC4M_INACTIVE	TIM_CCMR2_OC4M_INACTIVE827,27340
#define TIM_CCMR2_OC4M_TOGGLE	TIM_CCMR2_OC4M_TOGGLE828,27385
#define TIM_CCMR2_OC4M_FORCE_LOW	TIM_CCMR2_OC4M_FORCE_LOW829,27428
#define TIM_CCMR2_OC4M_FORCE_HIGH	TIM_CCMR2_OC4M_FORCE_HIGH830,27473
#define TIM_CCMR2_OC4M_PWM1	TIM_CCMR2_OC4M_PWM1831,27519
#define TIM_CCMR2_OC4M_PWM2	TIM_CCMR2_OC4M_PWM2832,27560
#define TIM_CCMR2_OC4M_MASK	TIM_CCMR2_OC4M_MASK833,27601
#define TIM_CCMR2_OC4PE	TIM_CCMR2_OC4PE836,27688
#define TIM_CCMR2_OC4FE	TIM_CCMR2_OC4FE839,27767
#define TIM_CCMR2_CC4S_OUT	TIM_CCMR2_CC4S_OUT844,27941
#define TIM_CCMR2_CC4S_IN_TI4	TIM_CCMR2_CC4S_IN_TI4845,27980
#define TIM_CCMR2_CC4S_IN_TI3	TIM_CCMR2_CC4S_IN_TI3846,28022
#define TIM_CCMR2_CC4S_IN_TRC	TIM_CCMR2_CC4S_IN_TRC847,28064
#define TIM_CCMR2_CC4S_MASK	TIM_CCMR2_CC4S_MASK848,28106
#define TIM_CCMR2_OC3CE	TIM_CCMR2_OC3CE851,28190
#define TIM_CCMR2_OC3M_FROZEN	TIM_CCMR2_OC3M_FROZEN854,28265
#define TIM_CCMR2_OC3M_ACTIVE	TIM_CCMR2_OC3M_ACTIVE855,28307
#define TIM_CCMR2_OC3M_INACTIVE	TIM_CCMR2_OC3M_INACTIVE856,28349
#define TIM_CCMR2_OC3M_TOGGLE	TIM_CCMR2_OC3M_TOGGLE857,28393
#define TIM_CCMR2_OC3M_FORCE_LOW	TIM_CCMR2_OC3M_FORCE_LOW858,28435
#define TIM_CCMR2_OC3M_FORCE_HIGH	TIM_CCMR2_OC3M_FORCE_HIGH859,28479
#define TIM_CCMR2_OC3M_PWM1	TIM_CCMR2_OC3M_PWM1860,28524
#define TIM_CCMR2_OC3M_PWM2	TIM_CCMR2_OC3M_PWM2861,28564
#define TIM_CCMR2_OC3M_MASK	TIM_CCMR2_OC3M_MASK862,28604
#define TIM_CCMR2_OC3PE	TIM_CCMR2_OC3PE865,28690
#define TIM_CCMR2_OC3FE	TIM_CCMR2_OC3FE868,28768
#define TIM_CCMR2_CC3S_OUT	TIM_CCMR2_CC3S_OUT873,28941
#define TIM_CCMR2_CC3S_IN_TI3	TIM_CCMR2_CC3S_IN_TI3874,28980
#define TIM_CCMR2_CC3S_IN_TI4	TIM_CCMR2_CC3S_IN_TI4875,29022
#define TIM_CCMR2_CC3S_IN_TRC	TIM_CCMR2_CC3S_IN_TRC876,29064
#define TIM_CCMR2_CC3S_MASK	TIM_CCMR2_CC3S_MASK877,29106
#define TIM_CCMR2_IC4F_OFF	TIM_CCMR2_IC4F_OFF882,29221
#define TIM_CCMR2_IC4F_CK_INT_N_2	TIM_CCMR2_IC4F_CK_INT_N_2883,29261
#define TIM_CCMR2_IC4F_CK_INT_N_4	TIM_CCMR2_IC4F_CK_INT_N_4884,29307
#define TIM_CCMR2_IC4F_CK_INT_N_8	TIM_CCMR2_IC4F_CK_INT_N_8885,29353
#define TIM_CCMR2_IC4F_DTF_DIV_2_N_6	TIM_CCMR2_IC4F_DTF_DIV_2_N_6886,29399
#define TIM_CCMR2_IC4F_DTF_DIV_2_N_8	TIM_CCMR2_IC4F_DTF_DIV_2_N_8887,29448
#define TIM_CCMR2_IC4F_DTF_DIV_4_N_6	TIM_CCMR2_IC4F_DTF_DIV_4_N_6888,29497
#define TIM_CCMR2_IC4F_DTF_DIV_4_N_8	TIM_CCMR2_IC4F_DTF_DIV_4_N_8889,29546
#define TIM_CCMR2_IC4F_DTF_DIV_8_N_6	TIM_CCMR2_IC4F_DTF_DIV_8_N_6890,29595
#define TIM_CCMR2_IC4F_DTF_DIV_8_N_8	TIM_CCMR2_IC4F_DTF_DIV_8_N_8891,29644
#define TIM_CCMR2_IC4F_DTF_DIV_16_N_5	TIM_CCMR2_IC4F_DTF_DIV_16_N_5892,29693
#define TIM_CCMR2_IC4F_DTF_DIV_16_N_6	TIM_CCMR2_IC4F_DTF_DIV_16_N_6893,29743
#define TIM_CCMR2_IC4F_DTF_DIV_16_N_8	TIM_CCMR2_IC4F_DTF_DIV_16_N_8894,29793
#define TIM_CCMR2_IC4F_DTF_DIV_32_N_5	TIM_CCMR2_IC4F_DTF_DIV_32_N_5895,29843
#define TIM_CCMR2_IC4F_DTF_DIV_32_N_6	TIM_CCMR2_IC4F_DTF_DIV_32_N_6896,29893
#define TIM_CCMR2_IC4F_DTF_DIV_32_N_8	TIM_CCMR2_IC4F_DTF_DIV_32_N_8897,29943
#define TIM_CCMR2_IC4F_MASK	TIM_CCMR2_IC4F_MASK898,29993
#define TIM_CCMR2_IC4PSC_OFF	TIM_CCMR2_IC4PSC_OFF901,30080
#define TIM_CCMR2_IC4PSC_2	TIM_CCMR2_IC4PSC_2902,30122
#define TIM_CCMR2_IC4PSC_4	TIM_CCMR2_IC4PSC_4903,30162
#define TIM_CCMR2_IC4PSC_8	TIM_CCMR2_IC4PSC_8904,30202
#define TIM_CCMR2_IC4PSC_MASK	TIM_CCMR2_IC4PSC_MASK905,30242
#define TIM_CCMR2_IC3F_OFF	TIM_CCMR2_IC3F_OFF908,30326
#define TIM_CCMR2_IC3F_CK_INT_N_2	TIM_CCMR2_IC3F_CK_INT_N_2909,30365
#define TIM_CCMR2_IC3F_CK_INT_N_4	TIM_CCMR2_IC3F_CK_INT_N_4910,30410
#define TIM_CCMR2_IC3F_CK_INT_N_8	TIM_CCMR2_IC3F_CK_INT_N_8911,30455
#define TIM_CCMR2_IC3F_DTF_DIV_2_N_6	TIM_CCMR2_IC3F_DTF_DIV_2_N_6912,30500
#define TIM_CCMR2_IC3F_DTF_DIV_2_N_8	TIM_CCMR2_IC3F_DTF_DIV_2_N_8913,30548
#define TIM_CCMR2_IC3F_DTF_DIV_4_N_6	TIM_CCMR2_IC3F_DTF_DIV_4_N_6914,30596
#define TIM_CCMR2_IC3F_DTF_DIV_4_N_8	TIM_CCMR2_IC3F_DTF_DIV_4_N_8915,30644
#define TIM_CCMR2_IC3F_DTF_DIV_8_N_6	TIM_CCMR2_IC3F_DTF_DIV_8_N_6916,30692
#define TIM_CCMR2_IC3F_DTF_DIV_8_N_8	TIM_CCMR2_IC3F_DTF_DIV_8_N_8917,30740
#define TIM_CCMR2_IC3F_DTF_DIV_16_N_5	TIM_CCMR2_IC3F_DTF_DIV_16_N_5918,30788
#define TIM_CCMR2_IC3F_DTF_DIV_16_N_6	TIM_CCMR2_IC3F_DTF_DIV_16_N_6919,30837
#define TIM_CCMR2_IC3F_DTF_DIV_16_N_8	TIM_CCMR2_IC3F_DTF_DIV_16_N_8920,30886
#define TIM_CCMR2_IC3F_DTF_DIV_32_N_5	TIM_CCMR2_IC3F_DTF_DIV_32_N_5921,30935
#define TIM_CCMR2_IC3F_DTF_DIV_32_N_6	TIM_CCMR2_IC3F_DTF_DIV_32_N_6922,30984
#define TIM_CCMR2_IC3F_DTF_DIV_32_N_8	TIM_CCMR2_IC3F_DTF_DIV_32_N_8923,31033
#define TIM_CCMR2_IC3F_MASK	TIM_CCMR2_IC3F_MASK924,31082
#define TIM_CCMR2_IC3PSC_OFF	TIM_CCMR2_IC3PSC_OFF927,31168
#define TIM_CCMR2_IC3PSC_2	TIM_CCMR2_IC3PSC_2928,31209
#define TIM_CCMR2_IC3PSC_4	TIM_CCMR2_IC3PSC_4929,31248
#define TIM_CCMR2_IC3PSC_8	TIM_CCMR2_IC3PSC_8930,31287
#define TIM_CCMR2_IC3PSC_MASK	TIM_CCMR2_IC3PSC_MASK931,31326
#define TIM_CCER_CC4NP	TIM_CCER_CC4NP936,31511
#define TIM_CCER_CC4P	TIM_CCER_CC4P939,31593
#define TIM_CCER_CC4E	TIM_CCER_CC4E942,31672
#define TIM_CCER_CC3NP	TIM_CCER_CC3NP945,31768
#define TIM_CCER_CC3NE	TIM_CCER_CC3NE948,31863
#define TIM_CCER_CC3P	TIM_CCER_CC3P951,31945
#define TIM_CCER_CC3E	TIM_CCER_CC3E954,32023
#define TIM_CCER_CC2NP	TIM_CCER_CC2NP957,32118
#define TIM_CCER_CC2NE	TIM_CCER_CC2NE960,32212
#define TIM_CCER_CC2P	TIM_CCER_CC2P963,32293
#define TIM_CCER_CC2E	TIM_CCER_CC2E966,32371
#define TIM_CCER_CC1NP	TIM_CCER_CC1NP969,32466
#define TIM_CCER_CC1NE	TIM_CCER_CC1NE972,32560
#define TIM_CCER_CC1P	TIM_CCER_CC1P975,32641
#define TIM_CCER_CC1E	TIM_CCER_CC1E978,32719
#define TIM_BDTR_MOE	TIM_BDTR_MOE1015,33827
#define TIM_BDTR_AOE	TIM_BDTR_AOE1018,33896
#define TIM_BDTR_BKP	TIM_BDTR_BKP1021,33956
#define TIM_BDTR_BKE	TIM_BDTR_BKE1024,34014
#define TIM_BDTR_OSSR	TIM_BDTR_OSSR1027,34092
#define TIM_BDTR_OSSI	TIM_BDTR_OSSI1030,34172
#define TIM_BDTR_LOCK_OFF	TIM_BDTR_LOCK_OFF1036,34382
#define TIM_BDTR_LOCK_LEVEL_1	TIM_BDTR_LOCK_LEVEL_11037,34420
#define TIM_BDTR_LOCK_LEVEL_2	TIM_BDTR_LOCK_LEVEL_21038,34462
#define TIM_BDTR_LOCK_LEVEL_3	TIM_BDTR_LOCK_LEVEL_31039,34504
#define TIM_BDTR_LOCK_MASK	TIM_BDTR_LOCK_MASK1040,34546
#define TIM_BDTR_DTG_MASK	TIM_BDTR_DTG_MASK1044,34637
#define TIM_BDTR_DBL_MASK	TIM_BDTR_DBL_MASK1049,34786
#define TIM_BDTR_DBA_MASK	TIM_BDTR_DBA_MASK1052,34859
enum tim_oc_id {tim_oc_id1061,35154
	TIM_OC1 = 0,TIM_OC11062,35171
	TIM_OC1N,TIM_OC1N1063,35185
	TIM_OC2,TIM_OC21064,35196
	TIM_OC2N,TIM_OC2N1065,35206
	TIM_OC3,TIM_OC31066,35217
	TIM_OC3N,TIM_OC3N1067,35227
	TIM_OC4,TIM_OC41068,35238
enum tim_oc_mode {tim_oc_mode1072,35291
	TIM_OCM_FROZEN,TIM_OCM_FROZEN1073,35310
	TIM_OCM_ACTIVE,TIM_OCM_ACTIVE1074,35327
	TIM_OCM_INACTIVE,TIM_OCM_INACTIVE1075,35344
	TIM_OCM_TOGGLE,TIM_OCM_TOGGLE1076,35363
	TIM_OCM_FORCE_LOW,TIM_OCM_FORCE_LOW1077,35380
	TIM_OCM_FORCE_HIGH,TIM_OCM_FORCE_HIGH1078,35400
	TIM_OCM_PWM1,TIM_OCM_PWM11079,35421
	TIM_OCM_PWM2,TIM_OCM_PWM21080,35436
enum tim_ic_id {tim_ic_id1084,35496
	TIM_IC1,TIM_IC11085,35513
	TIM_IC2,TIM_IC21086,35523
	TIM_IC3,TIM_IC31087,35533
	TIM_IC4,TIM_IC41088,35543
enum tim_ic_filter {tim_ic_filter1098,35864
	TIM_IC_OFF,TIM_IC_OFF1099,35885
	TIM_IC_CK_INT_N_2,TIM_IC_CK_INT_N_21100,35898
	TIM_IC_CK_INT_N_4,TIM_IC_CK_INT_N_41101,35918
	TIM_IC_CK_INT_N_8,TIM_IC_CK_INT_N_81102,35938
	TIM_IC_DTF_DIV_2_N_6,TIM_IC_DTF_DIV_2_N_61103,35958
	TIM_IC_DTF_DIV_2_N_8,TIM_IC_DTF_DIV_2_N_81104,35981
	TIM_IC_DTF_DIV_4_N_6,TIM_IC_DTF_DIV_4_N_61105,36004
	TIM_IC_DTF_DIV_4_N_8,TIM_IC_DTF_DIV_4_N_81106,36027
	TIM_IC_DTF_DIV_8_N_6,TIM_IC_DTF_DIV_8_N_61107,36050
	TIM_IC_DTF_DIV_8_N_8,TIM_IC_DTF_DIV_8_N_81108,36073
	TIM_IC_DTF_DIV_16_N_5,TIM_IC_DTF_DIV_16_N_51109,36096
	TIM_IC_DTF_DIV_16_N_6,TIM_IC_DTF_DIV_16_N_61110,36120
	TIM_IC_DTF_DIV_16_N_8,TIM_IC_DTF_DIV_16_N_81111,36144
	TIM_IC_DTF_DIV_32_N_5,TIM_IC_DTF_DIV_32_N_51112,36168
	TIM_IC_DTF_DIV_32_N_6,TIM_IC_DTF_DIV_32_N_61113,36192
	TIM_IC_DTF_DIV_32_N_8,TIM_IC_DTF_DIV_32_N_81114,36216
enum tim_ic_psc {tim_ic_psc1120,36332
	TIM_IC_PSC_OFF,TIM_IC_PSC_OFF1121,36350
	TIM_IC_PSC_2,TIM_IC_PSC_21122,36367
	TIM_IC_PSC_4,TIM_IC_PSC_41123,36382
	TIM_IC_PSC_8,TIM_IC_PSC_81124,36397
enum tim_ic_input {tim_ic_input1131,36524
	TIM_IC_OUT = 0,TIM_IC_OUT1132,36544
	TIM_IC_IN_TI1 = 1,TIM_IC_IN_TI11133,36561
	TIM_IC_IN_TI2 = 2,TIM_IC_IN_TI21134,36581
	TIM_IC_IN_TRC = 3,TIM_IC_IN_TRC1135,36601
	TIM_IC_IN_TI3 = 5,TIM_IC_IN_TI31136,36621
	TIM_IC_IN_TI4 = 6,TIM_IC_IN_TI41137,36641
enum tim_et_pol {tim_et_pol1141,36704
	TIM_ET_RISING,TIM_ET_RISING1142,36722
	TIM_ET_FALLING,TIM_ET_FALLING1143,36738
enum tim_ecm2_state {tim_ecm2_state1147,36788
    TIM_ECM2_DISABLED,TIM_ECM2_DISABLED1148,36810
    TIM_ECM2_ENABLED,TIM_ECM2_ENABLED1149,36833

../../../../libopencm3/include/libopencm3/stm32/common/exti_common_v1.h,216
#define EXTI_IMR	EXTI_IMR32,1009
#define EXTI_EMR	EXTI_EMR34,1085
#define EXTI_RTSR	EXTI_RTSR36,1175
#define EXTI_FTSR	EXTI_FTSR38,1266
#define EXTI_SWIER	EXTI_SWIER40,1357
#define EXTI_PR	EXTI_PR42,1432

../../../../libopencm3/include/libopencm3/stm32/common/quadspi_common_v1.h,4256
#define QUADSPI_CR QUADSPI_CR13,242
#define QUADSPI_DCR QUADSPI_DCR16,331
#define QUADSPI_SR QUADSPI_SR19,415
#define QUADSPI_FCR QUADSPI_FCR22,503
#define QUADSPI_DLR QUADSPI_DLR25,592
#define QUADSPI_CCR QUADSPI_CCR28,698
#define QUADSPI_AR QUADSPI_AR31,784
#define QUADSPI_ABR QUADSPI_ABR34,878
#define QUADSPI_DR QUADSPI_DR37,961
#define QUADSPI_BYTE_DR QUADSPI_BYTE_DR39,1084
#define QUADSPI_PSMKR QUADSPI_PSMKR42,1171
#define QUADSPI_PSMAR QUADSPI_PSMAR45,1263
#define QUADSPI_PIR QUADSPI_PIR48,1360
#define QUADSPI_LPTR QUADSPI_LPTR51,1447
#define QUADSPI_CR_PRESCALE_MASK QUADSPI_CR_PRESCALE_MASK54,1511
#define QUADSPI_CR_PRESCALE_SHIFT QUADSPI_CR_PRESCALE_SHIFT55,1550
#define QUADSPI_CR_PMM QUADSPI_CR_PMM56,1587
#define QUADSPI_CR_APMS QUADSPI_CR_APMS57,1625
#define QUADSPI_CR_TOIE QUADSPI_CR_TOIE59,1688
#define QUADSPI_CR_SMIE QUADSPI_CR_SMIE60,1726
#define QUADSPI_CR_FTIE QUADSPI_CR_FTIE61,1764
#define QUADSPI_CR_TCIE QUADSPI_CR_TCIE62,1802
#define QUADSPI_CR_TEIE QUADSPI_CR_TEIE63,1840
#define QUADSPI_CR_FTHRES_MASK QUADSPI_CR_FTHRES_MASK66,1905
#define QUADSPI_CR_FTHRES_SHIFT QUADSPI_CR_FTHRES_SHIFT67,1944
#define QUADSPI_CR_FSEL QUADSPI_CR_FSEL68,1980
#define QUADSPI_CR_DFM QUADSPI_CR_DFM69,2017
#define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT71,2075
#define QUADSPI_CR_TCEN QUADSPI_CR_TCEN72,2112
#define QUADSPI_CR_ABORT QUADSPI_CR_ABORT74,2189
#define QUADSPI_CR_EN QUADSPI_CR_EN75,2226
#define QUADSPI_DCR_FSIZE_MASK QUADSPI_DCR_FSIZE_MASK78,2288
#define QUADSPI_DCR_FSIZE_SHIFT QUADSPI_DCR_FSIZE_SHIFT79,2327
#define QUADSPI_DCR_CSHT_MASK QUADSPI_DCR_CSHT_MASK81,2390
#define QUADSPI_DCR_CSHT_SHIFT QUADSPI_DCR_CSHT_SHIFT82,2426
#define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE84,2486
#define QUADSPI_SR_FLEVEL_MASK QUADSPI_SR_FLEVEL_MASK87,2552
#define QUADSPI_SR_FLEVEL_SHIFT QUADSPI_SR_FLEVEL_SHIFT88,2591
#define QUADSPI_SR_BUSY QUADSPI_SR_BUSY91,2652
#define QUADSPI_SR_TOF QUADSPI_SR_TOF92,2689
#define QUADSPI_SR_SMF QUADSPI_SR_SMF93,2726
#define QUADSPI_SR_FTF QUADSPI_SR_FTF94,2763
#define QUADSPI_SR_TCF QUADSPI_SR_TCF95,2800
#define QUADSPI_SR_TEF QUADSPI_SR_TEF96,2837
#define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF99,2900
#define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF100,2937
#define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF102,2995
#define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF103,3032
#define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM105,3070
#define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC106,3108
#define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO108,3186
#define QUADSPI_CCR_FMODE_MASK QUADSPI_CCR_FMODE_MASK109,3224
#define QUADSPI_CCR_FMODE_SHIFT QUADSPI_CCR_FMODE_SHIFT110,3262
#define QUADSPI_CCR_DMODE_MASK QUADSPI_CCR_DMODE_MASK111,3299
#define QUADSPI_CCR_DMODE_SHIFT QUADSPI_CCR_DMODE_SHIFT112,3337
#define QUADSPI_CCR_DCYC_MASK QUADSPI_CCR_DCYC_MASK114,3396
#define QUADSPI_CCR_DCYC_SHIFT QUADSPI_CCR_DCYC_SHIFT115,3433
#define QUADSPI_CCR_ABSIZE_MASK QUADSPI_CCR_ABSIZE_MASK117,3471
#define QUADSPI_CCR_ABSIZE_SHIFT QUADSPI_CCR_ABSIZE_SHIFT118,3509
#define QUADSPI_CCR_ABMODE_MASK QUADSPI_CCR_ABMODE_MASK120,3547
#define QUADSPI_CCR_ABMODE_SHIFT QUADSPI_CCR_ABMODE_SHIFT121,3585
#define QUADSPI_CCR_ADSIZE_MASK QUADSPI_CCR_ADSIZE_MASK123,3623
#define QUADSPI_CCR_ADSIZE_SHIFT QUADSPI_CCR_ADSIZE_SHIFT124,3661
#define QUADSPI_CCR_ADMODE_MASK QUADSPI_CCR_ADMODE_MASK126,3699
#define QUADSPI_CCR_ADMODE_SHIFT QUADSPI_CCR_ADMODE_SHIFT127,3737
#define QUADSPI_CCR_IMODE_MASK QUADSPI_CCR_IMODE_MASK129,3775
#define QUADSPI_CCR_IMODE_SHIFT QUADSPI_CCR_IMODE_SHIFT130,3813
#define QUADSPI_CCR_INST_MASK QUADSPI_CCR_INST_MASK132,3850
#define QUADSPI_CCR_INST_SHIFT QUADSPI_CCR_INST_SHIFT133,3887
#define QUADSPI_CCR_MODE_NONE QUADSPI_CCR_MODE_NONE136,3942
#define QUADSPI_CCR_MODE_1LINE QUADSPI_CCR_MODE_1LINE137,3976
#define QUADSPI_CCR_MODE_2LINE QUADSPI_CCR_MODE_2LINE138,4012
#define QUADSPI_CCR_MODE_4LINE QUADSPI_CCR_MODE_4LINE139,4048
#define QUADSPI_CCR_FMODE_IWRITE QUADSPI_CCR_FMODE_IWRITE142,4104
#define QUADSPI_CCR_FMODE_IREAD QUADSPI_CCR_FMODE_IREAD143,4140
#define QUADSPI_CCR_FMODE_APOLL QUADSPI_CCR_FMODE_APOLL144,4176
#define QUADSPI_CCR_FMODE_MEMMAP QUADSPI_CCR_FMODE_MEMMAP145,4212

../../../../libopencm3/include/libopencm3/stm32/common/cordic_common_v1.h,3188
#define LIBOPENCM3_CORDIC_COMMON_V1_HLIBOPENCM3_CORDIC_COMMON_V1_H36,1206
#define CORDIC_CSR CORDIC_CSR42,1371
#define CORDIC_WDATA CORDIC_WDATA44,1470
#define CORDIC_RDATA CORDIC_RDATA46,1567
#define CORDIC_CSR_RRDY CORDIC_CSR_RRDY55,1810
#define CORDIC_CSR_ARGSIZE CORDIC_CSR_ARGSIZE57,1898
#define CORDIC_CSR_RESSIZE CORDIC_CSR_RESSIZE59,1987
#define CORDIC_CSR_NARGS CORDIC_CSR_NARGS61,2081
#define CORDIC_CSR_NRES CORDIC_CSR_NRES63,2174
#define CORDIC_CSR_DMAWEN CORDIC_CSR_DMAWEN65,2258
#define CORDIC_CSR_DMAREN CORDIC_CSR_DMAREN67,2342
#define CORDIC_CSR_IEN CORDIC_CSR_IEN69,2426
#define CORDIC_CSR_SCALE_1 CORDIC_CSR_SCALE_173,2537
#define CORDIC_CSR_SCALE_2 CORDIC_CSR_SCALE_274,2583
#define CORDIC_CSR_SCALE_4 CORDIC_CSR_SCALE_475,2629
#define CORDIC_CSR_SCALE_8 CORDIC_CSR_SCALE_876,2675
#define CORDIC_CSR_SCALE_16 CORDIC_CSR_SCALE_1677,2721
#define CORDIC_CSR_SCALE_32 CORDIC_CSR_SCALE_3278,2767
#define CORDIC_CSR_SCALE_64 CORDIC_CSR_SCALE_6479,2813
#define CORDIC_CSR_SCALE_128 CORDIC_CSR_SCALE_12880,2859
#define CORDIC_CSR_SCALE_SHIFT CORDIC_CSR_SCALE_SHIFT82,2913
#define CORDIC_CSR_SCALE_MASK CORDIC_CSR_SCALE_MASK83,2957
#define CORDIC_CSR_PRECISION_ITER_04 CORDIC_CSR_PRECISION_ITER_0487,3134
#define CORDIC_CSR_PRECISION_ITER_08 CORDIC_CSR_PRECISION_ITER_0888,3180
#define CORDIC_CSR_PRECISION_ITER_12 CORDIC_CSR_PRECISION_ITER_1289,3226
#define CORDIC_CSR_PRECISION_ITER_16 CORDIC_CSR_PRECISION_ITER_1690,3272
#define CORDIC_CSR_PRECISION_ITER_20 CORDIC_CSR_PRECISION_ITER_2091,3318
#define CORDIC_CSR_PRECISION_ITER_24 CORDIC_CSR_PRECISION_ITER_2492,3364
#define CORDIC_CSR_PRECISION_ITER_28 CORDIC_CSR_PRECISION_ITER_2893,3410
#define CORDIC_CSR_PRECISION_ITER_32 CORDIC_CSR_PRECISION_ITER_3294,3456
#define CORDIC_CSR_PRECISION_ITER_36 CORDIC_CSR_PRECISION_ITER_3695,3502
#define CORDIC_CSR_PRECISION_ITER_40 CORDIC_CSR_PRECISION_ITER_4096,3548
#define CORDIC_CSR_PRECISION_ITER_44 CORDIC_CSR_PRECISION_ITER_4497,3594
#define CORDIC_CSR_PRECISION_ITER_48 CORDIC_CSR_PRECISION_ITER_4898,3640
#define CORDIC_CSR_PRECISION_ITER_52 CORDIC_CSR_PRECISION_ITER_5299,3686
#define CORDIC_CSR_PRECISION_ITER_56 CORDIC_CSR_PRECISION_ITER_56100,3732
#define CORDIC_CSR_PRECISION_ITER_60 CORDIC_CSR_PRECISION_ITER_60101,3778
#define CORDIC_CSR_PRECISION_SHIFT CORDIC_CSR_PRECISION_SHIFT103,3832
#define CORDIC_CSR_PRECISION_MASK CORDIC_CSR_PRECISION_MASK104,3876
#define CORDIC_CSR_FUNC_COS CORDIC_CSR_FUNC_COS108,4035
#define CORDIC_CSR_FUNC_SIN CORDIC_CSR_FUNC_SIN109,4081
#define CORDIC_CSR_FUNC_PHASE CORDIC_CSR_FUNC_PHASE110,4127
#define CORDIC_CSR_FUNC_MODULUS CORDIC_CSR_FUNC_MODULUS111,4173
#define CORDIC_CSR_FUNC_ATAN CORDIC_CSR_FUNC_ATAN112,4219
#define CORDIC_CSR_FUNC_COSH CORDIC_CSR_FUNC_COSH113,4265
#define CORDIC_CSR_FUNC_SINH CORDIC_CSR_FUNC_SINH114,4311
#define CORDIC_CSR_FUNC_ATANH CORDIC_CSR_FUNC_ATANH115,4357
#define CORDIC_CSR_FUNC_COSINE CORDIC_CSR_FUNC_COSINE116,4403
#define CORDIC_CSR_FUNC_SQRT CORDIC_CSR_FUNC_SQRT117,4449
#define CORDIC_CSR_FUNC_SHIFT CORDIC_CSR_FUNC_SHIFT119,4503
#define CORDIC_CSR_FUNC_MASK CORDIC_CSR_FUNC_MASK120,4547

../../../../libopencm3/include/libopencm3/stm32/common/fmc_common_f47.h,6940
#define LIBOPENCM3_FMC_COMMON_F47_HLIBOPENCM3_FMC_COMMON_F47_H36,1195
#define FMC_BANK5_BASE	FMC_BANK5_BASE43,1425
#define FMC_BANK6_BASE	FMC_BANK6_BASE44,1462
#define FMC_BANK7_BASE	FMC_BANK7_BASE45,1499
#define FMC_BANK8_BASE	FMC_BANK8_BASE46,1536
#define FMC_SDCR(FMC_SDCR51,1691
#define FMC_SDCR1	FMC_SDCR152,1749
#define FMC_SDCR2	FMC_SDCR253,1781
#define FMC_SDTR(FMC_SDTR57,1851
#define FMC_SDTR1	FMC_SDTR158,1909
#define FMC_SDTR2	FMC_SDTR259,1941
#define FMC_SDCMR	FMC_SDCMR62,2008
#define FMC_SDRTR	FMC_SDRTR65,2101
#define FMC_SDSR	FMC_SDSR68,2176
#define FMC_SDCR_RPIPE_SHIFT	FMC_SDCR_RPIPE_SHIFT75,2368
#define FMC_SDCR_RPIPE_MASK	FMC_SDCR_RPIPE_MASK76,2401
#define FMC_SDCR_RPIPE_NONE	FMC_SDCR_RPIPE_NONE77,2458
#define FMC_SDCR_RPIPE_1CLK	FMC_SDCR_RPIPE_1CLK78,2515
#define FMC_SDCR_RPIPE_2CLK	FMC_SDCR_RPIPE_2CLK79,2572
#define FMC_SDCR_RBURST	FMC_SDCR_RBURST82,2655
#define FMC_SDCR_SDCLK_SHIFT	FMC_SDCR_SDCLK_SHIFT85,2731
#define FMC_SDCR_SDCLK_MASK	FMC_SDCR_SDCLK_MASK86,2764
#define FMC_SDCR_SDCLK_DISABLE	FMC_SDCR_SDCLK_DISABLE87,2821
#define FMC_SDCR_SDCLK_2HCLK	FMC_SDCR_SDCLK_2HCLK88,2881
#define FMC_SDCR_SDCLK_3HCLK	FMC_SDCR_SDCLK_3HCLK89,2939
#define FMC_SDCR_WP_ENABLE	FMC_SDCR_WP_ENABLE92,3022
#define FMC_SDCR_CAS_SHIFT	FMC_SDCR_CAS_SHIFT95,3083
#define FMC_SDCR_CAS_1CYC	FMC_SDCR_CAS_1CYC96,3113
#define FMC_SDCR_CAS_2CYC	FMC_SDCR_CAS_2CYC97,3166
#define FMC_SDCR_CAS_3CYC	FMC_SDCR_CAS_3CYC98,3219
#define FMC_SDCR_NB2	FMC_SDCR_NB2101,3308
#define FMC_SDCR_NB4	FMC_SDCR_NB4102,3333
#define FMC_SDCR_MWID_SHIFT	FMC_SDCR_MWID_SHIFT105,3391
#define FMC_SDCR_MWID_8b	FMC_SDCR_MWID_8b106,3422
#define FMC_SDCR_MWID_16b	FMC_SDCR_MWID_16b107,3475
#define FMC_SDCR_MWID_32b	FMC_SDCR_MWID_32b108,3529
#define FMC_SDCR_NR_SHIFT	FMC_SDCR_NR_SHIFT111,3609
#define FMC_SDCR_NR_11	FMC_SDCR_NR_11112,3638
#define FMC_SDCR_NR_12	FMC_SDCR_NR_12113,3688
#define FMC_SDCR_NR_13	FMC_SDCR_NR_13114,3738
#define FMC_SDCR_NC_SHIFT	FMC_SDCR_NC_SHIFT117,3817
#define FMC_SDCR_NC_8	FMC_SDCR_NC_8118,3846
#define FMC_SDCR_NC_9	FMC_SDCR_NC_9119,3895
#define FMC_SDCR_NC_10	FMC_SDCR_NC_10120,3944
#define FMC_SDCR_NC_11	FMC_SDCR_NC_11121,3994
#define FMC_SDTR_TRCD_SHIFT	FMC_SDTR_TRCD_SHIFT128,4188
#define FMC_SDTR_TRCD_MASK	FMC_SDTR_TRCD_MASK129,4220
#define FMC_SDTR_TRP_SHIFT	FMC_SDTR_TRP_SHIFT132,4308
#define FMC_SDTR_TRP_MASK	FMC_SDTR_TRP_MASK133,4339
#define FMC_SDTR_TWR_SHIFT	FMC_SDTR_TWR_SHIFT136,4420
#define FMC_SDTR_TWR_MASK	FMC_SDTR_TWR_MASK137,4451
#define FMC_SDTR_TRC_SHIFT	FMC_SDTR_TRC_SHIFT140,4533
#define FMC_SDTR_TRC_MASK	FMC_SDTR_TRC_MASK141,4564
#define FMC_SDTR_TRAS_SHIFT	FMC_SDTR_TRAS_SHIFT144,4649
#define FMC_SDTR_TRAS_MASK	FMC_SDTR_TRAS_MASK145,4680
#define FMC_SDTR_TXSR_SHIFT	FMC_SDTR_TXSR_SHIFT148,4773
#define FMC_SDTR_TXSR_MASK	FMC_SDTR_TXSR_MASK149,4804
#define FMC_SDTR_TMRD_SHIFT	FMC_SDTR_TMRD_SHIFT152,4902
#define FMC_SDTR_TMRD_MASK	FMC_SDTR_TMRD_MASK153,4933
#define FMC_SDTR_DNC_MASK	FMC_SDTR_DNC_MASK161,5213
#define FMC_SDCR_DNC_MASK	FMC_SDCR_DNC_MASK162,5279
#define FMC_SDCMR_MRD_SHIFT	FMC_SDCMR_MRD_SHIFT171,5530
#define FMC_SDCMR_MRD_MASK	FMC_SDCMR_MRD_MASK172,5561
#define FMC_SDCMR_NRFS_SHIFT	FMC_SDCMR_NRFS_SHIFT175,5657
#define FMC_SDCMR_NRFS_MASK	FMC_SDCMR_NRFS_MASK176,5689
#define FMC_SDCMR_CTB1	FMC_SDCMR_CTB1179,5782
#define FMC_SDCMR_CTB2	FMC_SDCMR_CTB2182,5851
#define FMC_SDCMR_MODE_SHIFT	FMC_SDCMR_MODE_SHIFT185,5911
#define FMC_SDCMR_MODE_MASK	FMC_SDCMR_MODE_MASK186,5943
#define FMC_SDCMR_MODE_NORMAL	FMC_SDCMR_MODE_NORMAL187,5974
#define FMC_SDCMR_MODE_CLOCK_CONFIG_ENA	FMC_SDCMR_MODE_CLOCK_CONFIG_ENA188,6008
#define FMC_SDCMR_MODE_PALL	FMC_SDCMR_MODE_PALL189,6051
#define FMC_SDCMR_MODE_AUTO_REFRESH	FMC_SDCMR_MODE_AUTO_REFRESH190,6083
#define FMC_SDCMR_MODE_LOAD_MODE_REGISTER	FMC_SDCMR_MODE_LOAD_MODE_REGISTER191,6122
#define FMC_SDCMR_MODE_SELF_REFRESH	FMC_SDCMR_MODE_SELF_REFRESH192,6166
#define FMC_SDCMR_MODE_POWER_DOWN	FMC_SDCMR_MODE_POWER_DOWN193,6205
#define FMC_SDRTR_REIE	FMC_SDRTR_REIE200,6398
#define FMC_SDRTR_COUNT_SHIFT	FMC_SDRTR_COUNT_SHIFT203,6467
#define FMC_SDRTR_COUNT_MASK	FMC_SDRTR_COUNT_MASK204,6500
#define FMC_SDRTR_CRE	FMC_SDRTR_CRE207,6601
#define FMC_SDSR_BUSY	FMC_SDSR_BUSY214,6800
#define FMC_SDSR_MODE_NORMAL	FMC_SDSR_MODE_NORMAL217,6860
#define FMC_SDSR_MODE_SELF_REFRESH	FMC_SDSR_MODE_SELF_REFRESH218,6892
#define FMC_SDSR_MODE_POWER_DOWN	FMC_SDSR_MODE_POWER_DOWN219,6929
#define FMC_SDSR_MODE2_SHIFT	FMC_SDSR_MODE2_SHIFT222,6982
#define FMC_SDSR_MODE1_SHIFT	FMC_SDSR_MODE1_SHIFT223,7014
#define FMC_SDSR_RE	FMC_SDSR_RE226,7071
struct sdram_timing {sdram_timing229,7159
	int trcd;		/* RCD Delay */trcd230,7181
	int trp;		/* RP Delay */trp231,7209
	int twr;		/* Write Recovery Time */twr232,7235
	int trc;		/* Row Cycle Delay */trc233,7272
	int tras;		/* Self Refresh TIme */tras234,7305
	int txsr;		/* Exit Self Refresh Time */txsr235,7341
	int tmrd;		/* Load to Active delay */tmrd236,7382
#define SDRAM_MODE_BURST_LENGTH_1	SDRAM_MODE_BURST_LENGTH_1240,7456
#define SDRAM_MODE_BURST_LENGTH_2	SDRAM_MODE_BURST_LENGTH_2241,7510
#define SDRAM_MODE_BURST_LENGTH_4	SDRAM_MODE_BURST_LENGTH_4242,7564
#define SDRAM_MODE_BURST_LENGTH_8	SDRAM_MODE_BURST_LENGTH_8243,7618
#define SDRAM_MODE_BURST_TYPE_SEQUENTIAL	SDRAM_MODE_BURST_TYPE_SEQUENTIAL244,7672
#define SDRAM_MODE_BURST_TYPE_INTERLEAVED	SDRAM_MODE_BURST_TYPE_INTERLEAVED245,7732
#define SDRAM_MODE_CAS_LATENCY_2	SDRAM_MODE_CAS_LATENCY_2246,7793
#define SDRAM_MODE_CAS_LATENCY_3	SDRAM_MODE_CAS_LATENCY_3247,7846
#define SDRAM_MODE_OPERATING_MODE_STANDARD	SDRAM_MODE_OPERATING_MODE_STANDARD248,7899
#define SDRAM_MODE_WRITEBURST_MODE_PROGRAMMED	SDRAM_MODE_WRITEBURST_MODE_PROGRAMMED249,7961
#define SDRAM_MODE_WRITEBURST_MODE_SINGLE	SDRAM_MODE_WRITEBURST_MODE_SINGLE250,8026
enum fmc_sdram_bank { SDRAM_BANK1, SDRAM_BANK2, SDRAM_BOTH_BANKS };fmc_sdram_bank252,8088
enum fmc_sdram_bank { SDRAM_BANK1, SDRAM_BANK2, SDRAM_BOTH_BANKS };SDRAM_BANK1252,8088
enum fmc_sdram_bank { SDRAM_BANK1, SDRAM_BANK2, SDRAM_BOTH_BANKS };SDRAM_BANK2252,8088
enum fmc_sdram_bank { SDRAM_BANK1, SDRAM_BANK2, SDRAM_BOTH_BANKS };SDRAM_BOTH_BANKS252,8088
enum fmc_sdram_command { SDRAM_CLK_CONF, SDRAM_NORMAL, SDRAM_PALL,fmc_sdram_command253,8156
enum fmc_sdram_command { SDRAM_CLK_CONF, SDRAM_NORMAL, SDRAM_PALL,SDRAM_CLK_CONF253,8156
enum fmc_sdram_command { SDRAM_CLK_CONF, SDRAM_NORMAL, SDRAM_PALL,SDRAM_NORMAL253,8156
enum fmc_sdram_command { SDRAM_CLK_CONF, SDRAM_NORMAL, SDRAM_PALL,SDRAM_PALL253,8156
			 SDRAM_AUTO_REFRESH, SDRAM_LOAD_MODE,SDRAM_AUTO_REFRESH254,8223
			 SDRAM_AUTO_REFRESH, SDRAM_LOAD_MODE,SDRAM_LOAD_MODE254,8223
			 SDRAM_SELF_REFRESH, SDRAM_POWER_DOWN };SDRAM_SELF_REFRESH255,8264
			 SDRAM_SELF_REFRESH, SDRAM_POWER_DOWN };SDRAM_POWER_DOWN255,8264

../../../../libopencm3/include/libopencm3/stm32/common/pwr_common_v1.h,1019
#define LIBOPENCM3_PWR_COMMON_V1_HLIBOPENCM3_PWR_COMMON_V1_H34,1181
#define PWR_CR	PWR_CR41,1346
#define PWR_CSR	PWR_CSR44,1446
#define PWR_CR_DBP	PWR_CR_DBP51,1691
#define PWR_CR_PLS_LSB	PWR_CR_PLS_LSB54,1758
#define PWR_CR_PLS_2V2	PWR_CR_PLS_2V259,1861
#define PWR_CR_PLS_2V3	PWR_CR_PLS_2V360,1910
#define PWR_CR_PLS_2V4	PWR_CR_PLS_2V461,1959
#define PWR_CR_PLS_2V5	PWR_CR_PLS_2V562,2008
#define PWR_CR_PLS_2V6	PWR_CR_PLS_2V663,2057
#define PWR_CR_PLS_2V7	PWR_CR_PLS_2V764,2106
#define PWR_CR_PLS_2V8	PWR_CR_PLS_2V865,2155
#define PWR_CR_PLS_2V9	PWR_CR_PLS_2V966,2204
#define PWR_CR_PLS_MASK	PWR_CR_PLS_MASK68,2261
#define PWR_CR_PVDE	PWR_CR_PVDE71,2355
#define PWR_CR_CSBF	PWR_CR_CSBF74,2419
#define PWR_CR_CWUF	PWR_CR_CWUF77,2482
#define PWR_CR_PDDS	PWR_CR_PDDS80,2548
#define PWR_CR_LPDS	PWR_CR_LPDS83,2613
#define PWR_CSR_EWUP	PWR_CSR_EWUP90,2814
#define PWR_CSR_PVDO	PWR_CSR_PVDO95,2929
#define PWR_CSR_SBF	PWR_CSR_SBF98,2987
#define PWR_CSR_WUF	PWR_CSR_WUF101,3043

../../../../libopencm3/include/libopencm3/stm32/common/crc_common_all.h,138
#define CRC_DR	CRC_DR44,1672
#define CRC_IDR	CRC_IDR47,1756
#define CRC_CR	CRC_CR50,1831
#define CRC_CR_RESET	CRC_CR_RESET71,2502

../../../../libopencm3/include/libopencm3/stm32/common/flash_common_f01.h,1824
#define LIBOPENCM3_FLASH_COMMON_F01_HLIBOPENCM3_FLASH_COMMON_F01_H35,1208
#define FLASH_ACR	FLASH_ACR40,1336
#define FLASH_KEYR	FLASH_KEYR41,1396
#define FLASH_OPTKEYR	FLASH_OPTKEYR42,1457
#define FLASH_SR	FLASH_SR43,1521
#define FLASH_CR	FLASH_CR44,1580
#define FLASH_AR	FLASH_AR45,1639
#define FLASH_OBR	FLASH_OBR46,1698
#define FLASH_WRPR	FLASH_WRPR47,1758
#define FLASH_KEYR2	FLASH_KEYR249,1861
#define FLASH_SR2	FLASH_SR250,1923
#define FLASH_CR2	FLASH_CR251,1983
#define FLASH_AR2	FLASH_AR252,2043
#define FLASH_OPTION_BYTE(FLASH_OPTION_BYTE56,2184
#define FLASH_ACR_LATENCY_SHIFT	FLASH_ACR_LATENCY_SHIFT60,2329
#define FLASH_ACR_LATENCY_MASK	FLASH_ACR_LATENCY_MASK61,2364
#define FLASH_ACR_PRFTBS	FLASH_ACR_PRFTBS63,2399
#define FLASH_ACR_PRFTBE	FLASH_ACR_PRFTBE64,2434
#define FLASH_ACR_PRFTEN	FLASH_ACR_PRFTEN66,2497
#define FLASH_SR_EOP	FLASH_SR_EOP70,2622
#define FLASH_SR_WRPRTERR	FLASH_SR_WRPRTERR71,2654
#define FLASH_SR_PGERR	FLASH_SR_PGERR72,2690
#define FLASH_SR_BSY	FLASH_SR_BSY73,2724
#define FLASH_CR_EOPIE	FLASH_CR_EOPIE77,2838
#define FLASH_CR_ERRIE	FLASH_CR_ERRIE78,2873
#define FLASH_CR_OPTWRE	FLASH_CR_OPTWRE79,2908
#define FLASH_CR_LOCK	FLASH_CR_LOCK80,2943
#define FLASH_CR_STRT	FLASH_CR_STRT81,2976
#define FLASH_CR_OPTER	FLASH_CR_OPTER82,3009
#define FLASH_CR_OPTPG	FLASH_CR_OPTPG83,3043
#define FLASH_CR_MER	FLASH_CR_MER84,3077
#define FLASH_CR_PER	FLASH_CR_PER85,3109
#define FLASH_CR_PG	FLASH_CR_PG86,3141
#define FLASH_OBR_RDPRT_SHIFT	FLASH_OBR_RDPRT_SHIFT90,3254
#define FLASH_OBR_OPTERR	FLASH_OBR_OPTERR91,3287
#define FLASH_KEYR_KEY1	FLASH_KEYR_KEY195,3404
#define FLASH_KEYR_KEY2	FLASH_KEYR_KEY296,3453
#define FLASH_OPTKEYR_KEY1	FLASH_OPTKEYR_KEY198,3503
#define FLASH_OPTKEYR_KEY2	FLASH_OPTKEYR_KEY299,3547

../../../../libopencm3/include/libopencm3/stm32/common/i2c_common_v1.h,8388
#define LIBOPENCM3_I2C_COMMON_V1_HLIBOPENCM3_I2C_COMMON_V1_H35,1197
#define I2C1	I2C148,1566
#define I2C2	I2C249,1592
#define I2C3	I2C351,1635
#define I2C_CR1(I2C_CR158,1794
#define I2C1_CR1	I2C1_CR159,1847
#define I2C2_CR1	I2C2_CR160,1880
#define I2C_CR2(I2C_CR263,1950
#define I2C1_CR2	I2C1_CR264,2003
#define I2C2_CR2	I2C2_CR265,2036
#define I2C_OAR1(I2C_OAR168,2111
#define I2C1_OAR1	I2C1_OAR169,2165
#define I2C2_OAR1	I2C2_OAR170,2200
#define I2C_OAR2(I2C_OAR273,2277
#define I2C1_OAR2	I2C1_OAR274,2331
#define I2C2_OAR2	I2C2_OAR275,2366
#define I2C_DR(I2C_DR78,2432
#define I2C1_DR	I2C1_DR79,2484
#define I2C2_DR	I2C2_DR80,2516
#define I2C_SR1(I2C_SR183,2584
#define I2C1_SR1	I2C1_SR184,2637
#define I2C2_SR1	I2C2_SR185,2670
#define I2C_SR2(I2C_SR288,2739
#define I2C1_SR2	I2C1_SR289,2792
#define I2C2_SR2	I2C2_SR290,2825
#define I2C_CCR(I2C_CCR93,2899
#define I2C1_CCR	I2C1_CCR94,2952
#define I2C2_CCR	I2C2_CCR95,2985
#define I2C_TRISE(I2C_TRISE98,3051
#define I2C1_TRISE	I2C1_TRISE99,3106
#define I2C2_TRISE	I2C2_TRISE100,3143
#define I2C3_CR1	I2C3_CR1104,3228
#define I2C3_CR2	I2C3_CR2105,3261
#define I2C3_OAR1	I2C3_OAR1106,3294
#define I2C3_OAR2	I2C3_OAR2107,3329
#define I2C3_DR	I2C3_DR108,3364
#define I2C3_SR1	I2C3_SR1109,3396
#define I2C3_SR2	I2C3_SR2110,3429
#define I2C3_CCR	I2C3_CCR111,3462
#define I2C3_TRISE	I2C3_TRISE112,3495
#define I2C_CR1_SWRST	I2C_CR1_SWRST118,3649
#define I2C_CR1_ALERT	I2C_CR1_ALERT123,3771
#define I2C_CR1_PEC	I2C_CR1_PEC126,3839
#define I2C_CR1_POS	I2C_CR1_POS129,3910
#define I2C_CR1_ACK	I2C_CR1_ACK132,3973
#define I2C_CR1_STOP	I2C_CR1_STOP135,4034
#define I2C_CR1_START	I2C_CR1_START138,4097
#define I2C_CR1_NOSTRETCH	I2C_CR1_NOSTRETCH141,4186
#define I2C_CR1_ENGC	I2C_CR1_ENGC144,4255
#define I2C_CR1_ENPEC	I2C_CR1_ENPEC147,4312
#define I2C_CR1_ENARP	I2C_CR1_ENARP150,4370
#define I2C_CR1_SMBTYPE	I2C_CR1_SMBTYPE153,4430
#define I2C_CR1_SMBUS	I2C_CR1_SMBUS158,4551
#define I2C_CR1_PE	I2C_CR1_PE161,4613
#define I2C_CR2_LAST	I2C_CR2_LAST168,4824
#define I2C_CR2_DMAEN	I2C_CR2_DMAEN171,4891
#define I2C_CR2_ITBUFEN	I2C_CR2_ITBUFEN174,4965
#define I2C_CR2_ITEVTEN	I2C_CR2_ITEVTEN177,5040
#define I2C_CR2_ITERREN	I2C_CR2_ITERREN180,5114
enum i2c_cr2_freq_values  {i2c_cr2_freq_values184,5217
	I2C_CR2_FREQ_2MHZ __attribute__ ((deprecated("Replace with 2 directly"))) = 2,I2C_CR2_FREQ_2MHZ185,5245
	I2C_CR2_FREQ_3MHZ __attribute__ ((deprecated("Replace with 3 directly"))),I2C_CR2_FREQ_3MHZ186,5325
	I2C_CR2_FREQ_4MHZ __attribute__ ((deprecated("Replace with 4 directly"))),I2C_CR2_FREQ_4MHZ187,5401
	I2C_CR2_FREQ_5MHZ __attribute__ ((deprecated("Replace with 5 directly"))),I2C_CR2_FREQ_5MHZ188,5477
	I2C_CR2_FREQ_6MHZ __attribute__ ((deprecated("Replace with 6 directly"))),I2C_CR2_FREQ_6MHZ189,5553
	I2C_CR2_FREQ_7MHZ __attribute__ ((deprecated("Replace with 7 directly"))),I2C_CR2_FREQ_7MHZ190,5629
	I2C_CR2_FREQ_8MHZ __attribute__ ((deprecated("Replace with 8 directly"))),I2C_CR2_FREQ_8MHZ191,5705
	I2C_CR2_FREQ_9MHZ __attribute__ ((deprecated("Replace with 9 directly"))),I2C_CR2_FREQ_9MHZ192,5781
	I2C_CR2_FREQ_10MHZ __attribute__ ((deprecated("Replace with 10 directly"))),I2C_CR2_FREQ_10MHZ193,5857
	I2C_CR2_FREQ_11MHZ __attribute__ ((deprecated("Replace with 11 directly"))),I2C_CR2_FREQ_11MHZ194,5935
	I2C_CR2_FREQ_12MHZ __attribute__ ((deprecated("Replace with 12 directly"))),I2C_CR2_FREQ_12MHZ195,6013
	I2C_CR2_FREQ_13MHZ __attribute__ ((deprecated("Replace with 13 directly"))),I2C_CR2_FREQ_13MHZ196,6091
	I2C_CR2_FREQ_14MHZ __attribute__ ((deprecated("Replace with 14 directly"))),I2C_CR2_FREQ_14MHZ197,6169
	I2C_CR2_FREQ_15MHZ __attribute__ ((deprecated("Replace with 15 directly"))),I2C_CR2_FREQ_15MHZ198,6247
	I2C_CR2_FREQ_16MHZ __attribute__ ((deprecated("Replace with 16 directly"))),I2C_CR2_FREQ_16MHZ199,6325
	I2C_CR2_FREQ_17MHZ __attribute__ ((deprecated("Replace with 17 directly"))),I2C_CR2_FREQ_17MHZ200,6403
	I2C_CR2_FREQ_18MHZ __attribute__ ((deprecated("Replace with 18 directly"))),I2C_CR2_FREQ_18MHZ201,6481
	I2C_CR2_FREQ_19MHZ __attribute__ ((deprecated("Replace with 19 directly"))),I2C_CR2_FREQ_19MHZ202,6559
	I2C_CR2_FREQ_20MHZ __attribute__ ((deprecated("Replace with 20 directly"))),I2C_CR2_FREQ_20MHZ203,6637
	I2C_CR2_FREQ_21MHZ __attribute__ ((deprecated("Replace with 21 directly"))),I2C_CR2_FREQ_21MHZ204,6715
	I2C_CR2_FREQ_22MHZ __attribute__ ((deprecated("Replace with 22 directly"))),I2C_CR2_FREQ_22MHZ205,6793
	I2C_CR2_FREQ_23MHZ __attribute__ ((deprecated("Replace with 23 directly"))),I2C_CR2_FREQ_23MHZ206,6871
	I2C_CR2_FREQ_24MHZ __attribute__ ((deprecated("Replace with 24 directly"))),I2C_CR2_FREQ_24MHZ207,6949
	I2C_CR2_FREQ_25MHZ __attribute__ ((deprecated("Replace with 25 directly"))),I2C_CR2_FREQ_25MHZ208,7027
	I2C_CR2_FREQ_26MHZ __attribute__ ((deprecated("Replace with 26 directly"))),I2C_CR2_FREQ_26MHZ209,7105
	I2C_CR2_FREQ_27MHZ __attribute__ ((deprecated("Replace with 27 directly"))),I2C_CR2_FREQ_27MHZ210,7183
	I2C_CR2_FREQ_28MHZ __attribute__ ((deprecated("Replace with 28 directly"))),I2C_CR2_FREQ_28MHZ211,7261
	I2C_CR2_FREQ_29MHZ __attribute__ ((deprecated("Replace with 29 directly"))),I2C_CR2_FREQ_29MHZ212,7339
	I2C_CR2_FREQ_30MHZ __attribute__ ((deprecated("Replace with 30 directly"))),I2C_CR2_FREQ_30MHZ213,7417
	I2C_CR2_FREQ_31MHZ __attribute__ ((deprecated("Replace with 31 directly"))),I2C_CR2_FREQ_31MHZ214,7495
	I2C_CR2_FREQ_32MHZ __attribute__ ((deprecated("Replace with 32 directly"))),I2C_CR2_FREQ_32MHZ215,7573
	I2C_CR2_FREQ_33MHZ __attribute__ ((deprecated("Replace with 33 directly"))),I2C_CR2_FREQ_33MHZ216,7651
	I2C_CR2_FREQ_34MHZ __attribute__ ((deprecated("Replace with 34 directly"))),I2C_CR2_FREQ_34MHZ217,7729
	I2C_CR2_FREQ_35MHZ __attribute__ ((deprecated("Replace with 35 directly"))),I2C_CR2_FREQ_35MHZ218,7807
	I2C_CR2_FREQ_36MHZ __attribute__ ((deprecated("Replace with 36 directly"))),I2C_CR2_FREQ_36MHZ219,7885
	I2C_CR2_FREQ_37MHZ __attribute__ ((deprecated("Replace with 37 directly"))),I2C_CR2_FREQ_37MHZ220,7963
	I2C_CR2_FREQ_38MHZ __attribute__ ((deprecated("Replace with 38 directly"))),I2C_CR2_FREQ_38MHZ221,8041
	I2C_CR2_FREQ_39MHZ __attribute__ ((deprecated("Replace with 39 directly"))),I2C_CR2_FREQ_39MHZ222,8119
	I2C_CR2_FREQ_40MHZ __attribute__ ((deprecated("Replace with 40 directly"))),I2C_CR2_FREQ_40MHZ223,8197
	I2C_CR2_FREQ_41MHZ __attribute__ ((deprecated("Replace with 41 directly"))),I2C_CR2_FREQ_41MHZ224,8275
	I2C_CR2_FREQ_42MHZ __attribute__ ((deprecated("Replace with 42 directly"))),I2C_CR2_FREQ_42MHZ225,8353
#define I2C_OAR1_ADDMODE	I2C_OAR1_ADDMODE232,8623
#define I2C_OAR1_ADDMODE_7BIT	I2C_OAR1_ADDMODE_7BIT233,8659
#define I2C_OAR1_ADDMODE_10BIT	I2C_OAR1_ADDMODE_10BIT234,8692
#define I2C_OAR2_ENDUAL	I2C_OAR2_ENDUAL249,9193
#define I2C_SR1_SMBALERT	I2C_SR1_SMBALERT260,9522
#define I2C_SR1_TIMEOUT	I2C_SR1_TIMEOUT263,9596
#define I2C_SR1_PECERR	I2C_SR1_PECERR268,9732
#define I2C_SR1_OVR	I2C_SR1_OVR271,9796
#define I2C_SR1_AF	I2C_SR1_AF274,9859
#define I2C_SR1_ARLO	I2C_SR1_ARLO277,9934
#define I2C_SR1_BERR	I2C_SR1_BERR280,9989
#define I2C_SR1_TxE	I2C_SR1_TxE283,10068
#define I2C_SR1_RxNE	I2C_SR1_RxNE286,10148
#define I2C_SR1_STOPF	I2C_SR1_STOPF291,10283
#define I2C_SR1_ADD10	I2C_SR1_ADD10294,10363
#define I2C_SR1_BTF	I2C_SR1_BTF297,10431
#define I2C_SR1_ADDR	I2C_SR1_ADDR300,10533
#define I2C_SR1_SB	I2C_SR1_SB303,10600
#define I2C_SR2_DUALF	I2C_SR2_DUALF310,10809
#define I2C_SR2_SMBHOST	I2C_SR2_SMBHOST313,10889
#define I2C_SR2_SMBDEFAULT	I2C_SR2_SMBDEFAULT316,10985
#define I2C_SR2_GENCALL	I2C_SR2_GENCALL319,11072
#define I2C_SR2_TRA	I2C_SR2_TRA324,11203
#define I2C_SR2_BUSY	I2C_SR2_BUSY327,11256
#define I2C_SR2_MSL	I2C_SR2_MSL330,11315
#define I2C_CCR_FS	I2C_CCR_FS335,11483
#define I2C_CCR_DUTY	I2C_CCR_DUTY342,11637
#define I2C_CCR_DUTY_DIV2	I2C_CCR_DUTY_DIV2343,11670
#define I2C_CCR_DUTY_16_DIV_9	I2C_CCR_DUTY_16_DIV_9344,11699
#define I2C_WRITE	I2C_WRITE370,12375
#define I2C_READ	I2C_READ371,12397
enum i2c_speeds {i2c_speeds379,12536
	i2c_speed_sm_100k,i2c_speed_sm_100k380,12554
	i2c_speed_fm_400k,i2c_speed_fm_400k381,12574
	i2c_speed_fmp_1m,i2c_speed_fmp_1m382,12594
	i2c_speed_unknowni2c_speed_unknown383,12613

../../../../libopencm3/include/libopencm3/stm32/common/usart_common_f24.h,1050
#define LIBOPENCM3_USART_COMMON_F24_HLIBOPENCM3_USART_COMMON_F24_H35,1334
#define USART6	USART645,1629
#define UART7	UART746,1659
#define UART8	UART847,1687
#define USART6_SR	USART6_SR53,1839
#define UART7_SR	UART7_SR54,1881
#define UART8_SR	UART8_SR55,1916
#define USART6_DR	USART6_DR58,1984
#define UART7_DR	UART7_DR59,2026
#define UART8_DR	UART8_DR60,2061
#define USART6_BRR	USART6_BRR63,2135
#define UART7_BRR	UART7_BRR64,2179
#define UART8_BRR	UART8_BRR65,2216
#define USART6_CR1	USART6_CR168,2292
#define UART7_CR1	UART7_CR169,2336
#define UART8_CR1	UART8_CR170,2373
#define USART6_CR2	USART6_CR273,2449
#define UART7_CR2	UART7_CR274,2493
#define UART8_CR2	UART8_CR275,2530
#define USART6_CR3	USART6_CR378,2606
#define UART7_CR3	UART7_CR379,2650
#define UART8_CR3	UART8_CR380,2687
#define USART6_GTPR	USART6_GTPR83,2779
#define UART7_GTPR	UART7_GTPR84,2825
#define UART8_GTPR	UART8_GTPR85,2864
#define USART_CR1_OVER8	USART_CR1_OVER890,3016
#define USART_CR3_ONEBIT	USART_CR3_ONEBIT95,3177

../../../../libopencm3/include/libopencm3/stm32/common/rng_common_v1.h,434
#define LIBOPENCM3_RNG_V1_HLIBOPENCM3_RNG_V1_H29,1040
#define RNG_CR	RNG_CR39,1224
#define RNG_SR	RNG_SR42,1288
#define RNG_DR	RNG_DR45,1350
#define RNG_CR_RNGEN	RNG_CR_RNGEN50,1490
#define RNG_CR_IE	RNG_CR_IE53,1549
#define RNG_SR_DRDY	RNG_SR_DRDY58,1677
#define RNG_SR_CECS	RNG_SR_CECS61,1741
#define RNG_SR_SECS	RNG_SR_SECS64,1804
#define RNG_SR_CEIS	RNG_SR_CEIS67,1870
#define RNG_SR_SEIS	RNG_SR_SEIS70,1935

../../../../libopencm3/include/libopencm3/stm32/common/spi_common_v1.h,145
#define SPI_CR1_DFF_8BIT	SPI_CR1_DFF_8BIT45,1411
#define SPI_CR1_DFF_16BIT	SPI_CR1_DFF_16BIT46,1448
#define SPI_CR1_DFF	SPI_CR1_DFF50,1496

../../../../libopencm3/include/libopencm3/stm32/common/dma_common_l1f013.h,8458
#define LIBOPENCM3_DMA_COMMON_F13_HLIBOPENCM3_DMA_COMMON_F13_H40,1332
#define DMA1	DMA145,1501
#define DMA2	DMA246,1527
#define DMA_ISR(DMA_ISR51,1682
#define DMA1_ISR	DMA1_ISR52,1735
#define DMA2_ISR	DMA2_ISR53,1768
#define DMA_IFCR(DMA_IFCR56,1854
#define DMA1_IFCR	DMA1_IFCR57,1908
#define DMA2_IFCR	DMA2_IFCR58,1943
#define DMA_CCR(DMA_CCR61,2032
#define DMA1_CCR(DMA1_CCR64,2135
#define DMA1_CCR1	DMA1_CCR165,2185
#define DMA1_CCR2	DMA1_CCR266,2228
#define DMA1_CCR3	DMA1_CCR367,2271
#define DMA1_CCR4	DMA1_CCR468,2314
#define DMA1_CCR5	DMA1_CCR569,2357
#define DMA1_CCR6	DMA1_CCR670,2400
#define DMA1_CCR7	DMA1_CCR771,2443
#define DMA2_CCR(DMA2_CCR73,2487
#define DMA2_CCR1	DMA2_CCR174,2537
#define DMA2_CCR2	DMA2_CCR275,2580
#define DMA2_CCR3	DMA2_CCR376,2623
#define DMA2_CCR4	DMA2_CCR477,2666
#define DMA2_CCR5	DMA2_CCR578,2709
#define DMA_CNDTR(DMA_CNDTR81,2801
#define DMA1_CNDTR(DMA1_CNDTR84,2906
#define DMA1_CNDTR1	DMA1_CNDTR185,2960
#define DMA1_CNDTR2	DMA1_CNDTR286,3007
#define DMA1_CNDTR3	DMA1_CNDTR387,3054
#define DMA1_CNDTR4	DMA1_CNDTR488,3101
#define DMA1_CNDTR5	DMA1_CNDTR589,3148
#define DMA1_CNDTR6	DMA1_CNDTR690,3195
#define DMA1_CNDTR7	DMA1_CNDTR791,3242
#define DMA2_CNDTR(DMA2_CNDTR93,3290
#define DMA2_CNDTR1	DMA2_CNDTR194,3344
#define DMA2_CNDTR2	DMA2_CNDTR295,3391
#define DMA2_CNDTR3	DMA2_CNDTR396,3438
#define DMA2_CNDTR4	DMA2_CNDTR497,3485
#define DMA2_CNDTR5	DMA2_CNDTR598,3532
#define DMA_CPAR(DMA_CPAR101,3631
#define DMA1_CPAR(DMA1_CPAR104,3735
#define DMA1_CPAR1	DMA1_CPAR1105,3787
#define DMA1_CPAR2	DMA1_CPAR2106,3832
#define DMA1_CPAR3	DMA1_CPAR3107,3877
#define DMA1_CPAR4	DMA1_CPAR4108,3922
#define DMA1_CPAR5	DMA1_CPAR5109,3967
#define DMA1_CPAR6	DMA1_CPAR6110,4012
#define DMA1_CPAR7	DMA1_CPAR7111,4057
#define DMA2_CPAR(DMA2_CPAR113,4103
#define DMA2_CPAR1	DMA2_CPAR1114,4155
#define DMA2_CPAR2	DMA2_CPAR2115,4200
#define DMA2_CPAR3	DMA2_CPAR3116,4245
#define DMA2_CPAR4	DMA2_CPAR4117,4290
#define DMA2_CPAR5	DMA2_CPAR5118,4335
#define DMA_CMAR(DMA_CMAR122,4429
#define DMA1_CMAR(DMA1_CMAR125,4533
#define DMA1_CMAR1	DMA1_CMAR1126,4585
#define DMA1_CMAR2	DMA1_CMAR2127,4630
#define DMA1_CMAR3	DMA1_CMAR3128,4675
#define DMA1_CMAR4	DMA1_CMAR4129,4720
#define DMA1_CMAR5	DMA1_CMAR5130,4765
#define DMA1_CMAR6	DMA1_CMAR6131,4810
#define DMA1_CMAR7	DMA1_CMAR7132,4855
#define DMA2_CMAR(DMA2_CMAR134,4901
#define DMA2_CMAR1	DMA2_CMAR1135,4953
#define DMA2_CMAR2	DMA2_CMAR2136,4998
#define DMA2_CMAR3	DMA2_CMAR3137,5043
#define DMA2_CMAR4	DMA2_CMAR4138,5088
#define DMA2_CMAR5	DMA2_CMAR5139,5133
#define DMA_TEIF	DMA_TEIF153,5588
#define DMA_HTIF	DMA_HTIF155,5651
#define DMA_TCIF	DMA_TCIF157,5718
#define DMA_GIF	DMA_GIF159,5774
#define DMA_FLAG_OFFSET(DMA_FLAG_OFFSET165,5901
#define DMA_FLAGS	DMA_FLAGS166,5954
#define DMA_ISR_MASK(DMA_ISR_MASK168,6025
#define DMA_ISR_TEIF_BIT	DMA_ISR_TEIF_BIT171,6139
#define DMA_ISR_TEIF(DMA_ISR_TEIF172,6174
#define DMA_ISR_TEIF1	DMA_ISR_TEIF1175,6263
#define DMA_ISR_TEIF2	DMA_ISR_TEIF2176,6314
#define DMA_ISR_TEIF3	DMA_ISR_TEIF3177,6365
#define DMA_ISR_TEIF4	DMA_ISR_TEIF4178,6416
#define DMA_ISR_TEIF5	DMA_ISR_TEIF5179,6467
#define DMA_ISR_TEIF6	DMA_ISR_TEIF6180,6518
#define DMA_ISR_TEIF7	DMA_ISR_TEIF7181,6569
#define DMA_ISR_HTIF_BIT	DMA_ISR_HTIF_BIT184,6662
#define DMA_ISR_HTIF(DMA_ISR_HTIF185,6697
#define DMA_ISR_HTIF1	DMA_ISR_HTIF1188,6786
#define DMA_ISR_HTIF2	DMA_ISR_HTIF2189,6837
#define DMA_ISR_HTIF3	DMA_ISR_HTIF3190,6888
#define DMA_ISR_HTIF4	DMA_ISR_HTIF4191,6939
#define DMA_ISR_HTIF5	DMA_ISR_HTIF5192,6990
#define DMA_ISR_HTIF6	DMA_ISR_HTIF6193,7041
#define DMA_ISR_HTIF7	DMA_ISR_HTIF7194,7092
#define DMA_ISR_TCIF_BIT	DMA_ISR_TCIF_BIT197,7189
#define DMA_ISR_TCIF(DMA_ISR_TCIF198,7224
#define DMA_ISR_TCIF1	DMA_ISR_TCIF1201,7313
#define DMA_ISR_TCIF2	DMA_ISR_TCIF2202,7364
#define DMA_ISR_TCIF3	DMA_ISR_TCIF3203,7415
#define DMA_ISR_TCIF4	DMA_ISR_TCIF4204,7466
#define DMA_ISR_TCIF5	DMA_ISR_TCIF5205,7517
#define DMA_ISR_TCIF6	DMA_ISR_TCIF6206,7568
#define DMA_ISR_TCIF7	DMA_ISR_TCIF7207,7619
#define DMA_ISR_GIF_BIT	DMA_ISR_GIF_BIT210,7704
#define DMA_ISR_GIF(DMA_ISR_GIF211,7738
#define DMA_ISR_GIF1	DMA_ISR_GIF1214,7825
#define DMA_ISR_GIF2	DMA_ISR_GIF2215,7874
#define DMA_ISR_GIF3	DMA_ISR_GIF3216,7923
#define DMA_ISR_GIF4	DMA_ISR_GIF4217,7972
#define DMA_ISR_GIF5	DMA_ISR_GIF5218,8021
#define DMA_ISR_GIF6	DMA_ISR_GIF6219,8070
#define DMA_ISR_GIF7	DMA_ISR_GIF7220,8119
#define DMA_IFCR_CTEIF_BIT	DMA_IFCR_CTEIF_BIT225,8284
#define DMA_IFCR_CTEIF(DMA_IFCR_CTEIF226,8321
#define DMA_IFCR_CTEIF1	DMA_IFCR_CTEIF1229,8414
#define DMA_IFCR_CTEIF2	DMA_IFCR_CTEIF2230,8469
#define DMA_IFCR_CTEIF3	DMA_IFCR_CTEIF3231,8524
#define DMA_IFCR_CTEIF4	DMA_IFCR_CTEIF4232,8579
#define DMA_IFCR_CTEIF5	DMA_IFCR_CTEIF5233,8634
#define DMA_IFCR_CTEIF6	DMA_IFCR_CTEIF6234,8689
#define DMA_IFCR_CTEIF7	DMA_IFCR_CTEIF7235,8744
#define DMA_IFCR_CHTIF_BIT	DMA_IFCR_CHTIF_BIT238,8833
#define DMA_IFCR_CHTIF(DMA_IFCR_CHTIF239,8870
#define DMA_IFCR_CHTIF1	DMA_IFCR_CHTIF1242,8963
#define DMA_IFCR_CHTIF2	DMA_IFCR_CHTIF2243,9018
#define DMA_IFCR_CHTIF3	DMA_IFCR_CHTIF3244,9073
#define DMA_IFCR_CHTIF4	DMA_IFCR_CHTIF4245,9128
#define DMA_IFCR_CHTIF5	DMA_IFCR_CHTIF5246,9183
#define DMA_IFCR_CHTIF6	DMA_IFCR_CHTIF6247,9238
#define DMA_IFCR_CHTIF7	DMA_IFCR_CHTIF7248,9293
#define DMA_IFCR_CTCIF_BIT	DMA_IFCR_CTCIF_BIT251,9386
#define DMA_IFCR_CTCIF(DMA_IFCR_CTCIF252,9423
#define DMA_IFCR_CTCIF1	DMA_IFCR_CTCIF1255,9516
#define DMA_IFCR_CTCIF2	DMA_IFCR_CTCIF2256,9571
#define DMA_IFCR_CTCIF3	DMA_IFCR_CTCIF3257,9626
#define DMA_IFCR_CTCIF4	DMA_IFCR_CTCIF4258,9681
#define DMA_IFCR_CTCIF5	DMA_IFCR_CTCIF5259,9736
#define DMA_IFCR_CTCIF6	DMA_IFCR_CTCIF6260,9791
#define DMA_IFCR_CTCIF7	DMA_IFCR_CTCIF7261,9846
#define DMA_IFCR_CGIF_BIT	DMA_IFCR_CGIF_BIT264,9937
#define DMA_IFCR_CGIF(DMA_IFCR_CGIF265,9972
#define DMA_IFCR_CGIF1	DMA_IFCR_CGIF1268,10063
#define DMA_IFCR_CGIF2	DMA_IFCR_CGIF2269,10116
#define DMA_IFCR_CGIF3	DMA_IFCR_CGIF3270,10169
#define DMA_IFCR_CGIF4	DMA_IFCR_CGIF4271,10222
#define DMA_IFCR_CGIF5	DMA_IFCR_CGIF5272,10275
#define DMA_IFCR_CGIF6	DMA_IFCR_CGIF6273,10328
#define DMA_IFCR_CGIF7	DMA_IFCR_CGIF7274,10381
#define DMA_IFCR_CIF_BIT	DMA_IFCR_CIF_BIT277,10463
#define DMA_IFCR_CIF(DMA_IFCR_CIF278,10493
#define DMA_IFCR_CIF1	DMA_IFCR_CIF1281,10582
#define DMA_IFCR_CIF2	DMA_IFCR_CIF2282,10633
#define DMA_IFCR_CIF3	DMA_IFCR_CIF3283,10684
#define DMA_IFCR_CIF4	DMA_IFCR_CIF4284,10735
#define DMA_IFCR_CIF5	DMA_IFCR_CIF5285,10786
#define DMA_IFCR_CIF6	DMA_IFCR_CIF6286,10837
#define DMA_IFCR_CIF7	DMA_IFCR_CIF7287,10888
#define DMA_CCR_MEM2MEM	DMA_CCR_MEM2MEM292,11058
#define DMA_CCR_PL_LOW	DMA_CCR_PL_LOW299,11215
#define DMA_CCR_PL_MEDIUM	DMA_CCR_PL_MEDIUM300,11252
#define DMA_CCR_PL_HIGH	DMA_CCR_PL_HIGH301,11291
#define DMA_CCR_PL_VERY_HIGH	DMA_CCR_PL_VERY_HIGH302,11329
#define DMA_CCR_PL_MASK	DMA_CCR_PL_MASK304,11379
#define DMA_CCR_PL_SHIFT	DMA_CCR_PL_SHIFT305,11417
#define DMA_CCR_MSIZE_8BIT	DMA_CCR_MSIZE_8BIT312,11566
#define DMA_CCR_MSIZE_16BIT	DMA_CCR_MSIZE_16BIT313,11606
#define DMA_CCR_MSIZE_32BIT	DMA_CCR_MSIZE_32BIT314,11647
#define DMA_CCR_MSIZE_MASK	DMA_CCR_MSIZE_MASK316,11696
#define DMA_CCR_MSIZE_SHIFT	DMA_CCR_MSIZE_SHIFT317,11736
#define DMA_CCR_PSIZE_8BIT	DMA_CCR_PSIZE_8BIT324,11894
#define DMA_CCR_PSIZE_16BIT	DMA_CCR_PSIZE_16BIT325,11933
#define DMA_CCR_PSIZE_32BIT	DMA_CCR_PSIZE_32BIT326,11973
#define DMA_CCR_PSIZE_MASK	DMA_CCR_PSIZE_MASK328,12021
#define DMA_CCR_PSIZE_SHIFT	DMA_CCR_PSIZE_SHIFT329,12060
#define DMA_CCR_MINC	DMA_CCR_MINC332,12126
#define DMA_CCR_PINC	DMA_CCR_PINC335,12197
#define DMA_CCR_CIRC	DMA_CCR_CIRC338,12256
#define DMA_CCR_DIR	DMA_CCR_DIR341,12324
#define DMA_CCR_TEIE	DMA_CCR_TEIE344,12400
#define DMA_CCR_HTIE	DMA_CCR_HTIE347,12476
#define DMA_CCR_TCIE	DMA_CCR_TCIE350,12556
#define DMA_CCR_EN	DMA_CCR_EN353,12614
#define DMA_CHANNEL1	DMA_CHANNEL1373,13149
#define DMA_CHANNEL2	DMA_CHANNEL2374,13174
#define DMA_CHANNEL3	DMA_CHANNEL3375,13199
#define DMA_CHANNEL4	DMA_CHANNEL4376,13224
#define DMA_CHANNEL5	DMA_CHANNEL5377,13249
#define DMA_CHANNEL6	DMA_CHANNEL6378,13274
#define DMA_CHANNEL7	DMA_CHANNEL7379,13299

../../../../libopencm3/include/libopencm3/stm32/common/gpio_common_all.h,622
#define LIBOPENCM3_GPIO_COMMON_ALL_HLIBOPENCM3_GPIO_COMMON_ALL_H37,1364
#define GPIO_LCKK	GPIO_LCKK45,1573
#define GPIO0	GPIO053,1786
#define GPIO1	GPIO154,1812
#define GPIO2	GPIO255,1838
#define GPIO3	GPIO356,1864
#define GPIO4	GPIO457,1890
#define GPIO5	GPIO558,1916
#define GPIO6	GPIO659,1942
#define GPIO7	GPIO760,1968
#define GPIO8	GPIO861,1994
#define GPIO9	GPIO962,2020
#define GPIO10	GPIO1063,2046
#define GPIO11	GPIO1164,2074
#define GPIO12	GPIO1265,2102
#define GPIO13	GPIO1366,2130
#define GPIO14	GPIO1467,2158
#define GPIO15	GPIO1568,2186
#define GPIO_ALL	GPIO_ALL69,2214

../../../../libopencm3/include/libopencm3/stm32/common/st_usbfs_common.h,5049
#define LIBOPENCM3_ST_USBFS_COMMON_HLIBOPENCM3_ST_USBFS_COMMON_H45,1288
#define USB_CNTR_REG	USB_CNTR_REG60,1953
#define USB_ISTR_REG	USB_ISTR_REG62,2045
#define USB_FNR_REG	USB_FNR_REG64,2133
#define USB_DADDR_REG	USB_DADDR_REG66,2222
#define USB_BTABLE_REG	USB_BTABLE_REG68,2319
#define USB_EP_REG(USB_EP_REG71,2400
#define USB_CNTR_CTRM	USB_CNTR_CTRM81,2849
#define USB_CNTR_PMAOVRM	USB_CNTR_PMAOVRM82,2879
#define USB_CNTR_ERRM	USB_CNTR_ERRM83,2911
#define USB_CNTR_WKUPM	USB_CNTR_WKUPM84,2941
#define USB_CNTR_SUSPM	USB_CNTR_SUSPM85,2972
#define USB_CNTR_RESETM	USB_CNTR_RESETM86,3003
#define USB_CNTR_SOFM	USB_CNTR_SOFM87,3035
#define USB_CNTR_ESOFM	USB_CNTR_ESOFM88,3065
#define USB_CNTR_RESUME	USB_CNTR_RESUME91,3122
#define USB_CNTR_FSUSP	USB_CNTR_FSUSP92,3175
#define USB_CNTR_LP_MODE	USB_CNTR_LP_MODE93,3226
#define USB_CNTR_PWDN	USB_CNTR_PWDN94,3279
#define USB_CNTR_FRES	USB_CNTR_FRES95,3326
#define USB_ISTR_CTR	USB_ISTR_CTR99,3456
#define USB_ISTR_PMAOVR	USB_ISTR_PMAOVR100,3508
#define USB_ISTR_ERR	USB_ISTR_ERR101,3581
#define USB_ISTR_WKUP	USB_ISTR_WKUP102,3622
#define USB_ISTR_SUSP	USB_ISTR_SUSP103,3666
#define USB_ISTR_RESET	USB_ISTR_RESET104,3723
#define USB_ISTR_SOF	USB_ISTR_SOF105,3778
#define USB_ISTR_ESOF	USB_ISTR_ESOF106,3828
#define USB_ISTR_DIR	USB_ISTR_DIR107,3888
#define USB_ISTR_EP_ID	USB_ISTR_EP_ID108,3948
#define USB_CLR_ISTR_PMAOVR(USB_CLR_ISTR_PMAOVR113,4117
#define USB_CLR_ISTR_ERR(USB_CLR_ISTR_ERR114,4190
#define USB_CLR_ISTR_WKUP(USB_CLR_ISTR_WKUP115,4257
#define USB_CLR_ISTR_SUSP(USB_CLR_ISTR_SUSP116,4326
#define USB_CLR_ISTR_RESET(USB_CLR_ISTR_RESET117,4395
#define USB_CLR_ISTR_SOF(USB_CLR_ISTR_SOF118,4466
#define USB_CLR_ISTR_ESOF(USB_CLR_ISTR_ESOF119,4533
#define USB_FNR_RXDP	USB_FNR_RXDP123,4684
#define USB_FNR_RXDM	USB_FNR_RXDM124,4716
#define USB_FNR_LCK	USB_FNR_LCK125,4748
#define USB_FNR_LSOF_SHIFT	USB_FNR_LSOF_SHIFT127,4780
#define USB_FNR_LSOF	USB_FNR_LSOF128,4810
#define USB_FNR_FN	USB_FNR_FN130,4859
#define USB_DADDR_EF	USB_DADDR_EF134,4974
#define USB_DADDR_ADDR	USB_DADDR_ADDR135,5005
#define USB_BTABLE_BTABLE	USB_BTABLE_BTABLE139,5118
#define USB_EP0	USB_EP0145,5314
#define USB_EP1	USB_EP1146,5334
#define USB_EP2	USB_EP2147,5354
#define USB_EP3	USB_EP3148,5374
#define USB_EP4	USB_EP4149,5394
#define USB_EP5	USB_EP5150,5414
#define USB_EP6	USB_EP6151,5434
#define USB_EP7	USB_EP7152,5454
#define USB_EP_RX_CTR	USB_EP_RX_CTR157,5584
#define USB_EP_RX_DTOG	USB_EP_RX_DTOG158,5640
#define USB_EP_RX_STAT	USB_EP_RX_STAT159,5692
#define USB_EP_SETUP	USB_EP_SETUP161,5753
#define USB_EP_TYPE	USB_EP_TYPE162,5816
#define USB_EP_KIND	USB_EP_KIND163,5864
#define USB_EP_TX_CTR	USB_EP_TX_CTR168,6013
#define USB_EP_TX_DTOG	USB_EP_TX_DTOG169,6069
#define USB_EP_TX_STAT	USB_EP_TX_STAT170,6121
#define USB_EP_ADDR	USB_EP_ADDR172,6182
#define USB_EP_NTOGGLE_MSK	USB_EP_NTOGGLE_MSK175,6264
#define USB_EP_RX_STAT_TOG_MSK	USB_EP_RX_STAT_TOG_MSK183,6465
#define USB_EP_TX_STAT_TOG_MSK	USB_EP_TX_STAT_TOG_MSK185,6583
#define USB_EP_RX_STAT_DISABLED	USB_EP_RX_STAT_DISABLED188,6709
#define USB_EP_RX_STAT_STALL	USB_EP_RX_STAT_STALL189,6748
#define USB_EP_RX_STAT_NAK	USB_EP_RX_STAT_NAK190,6784
#define USB_EP_RX_STAT_VALID	USB_EP_RX_STAT_VALID191,6818
#define USB_EP_TX_STAT_DISABLED	USB_EP_TX_STAT_DISABLED194,6911
#define USB_EP_TX_STAT_STALL	USB_EP_TX_STAT_STALL195,6950
#define USB_EP_TX_STAT_NAK	USB_EP_TX_STAT_NAK196,6986
#define USB_EP_TX_STAT_VALID	USB_EP_TX_STAT_VALID197,7020
#define USB_EP_TYPE_BULK	USB_EP_TYPE_BULK200,7108
#define USB_EP_TYPE_CONTROL	USB_EP_TYPE_CONTROL201,7140
#define USB_EP_TYPE_ISO	USB_EP_TYPE_ISO202,7175
#define USB_EP_TYPE_INTERRUPT	USB_EP_TYPE_INTERRUPT203,7207
#define USB_SET_EP_RX_STAT(USB_SET_EP_RX_STAT213,7487
#define USB_SET_EP_TX_STAT(USB_SET_EP_TX_STAT217,7637
#define USB_CLR_EP_NTOGGLE_BIT_AND_SET(USB_CLR_EP_NTOGGLE_BIT_AND_SET228,8043
#define USB_CLR_EP_RX_CTR(USB_CLR_EP_RX_CTR232,8188
#define USB_CLR_EP_TX_CTR(USB_CLR_EP_TX_CTR235,8287
#define USB_SET_EP_TYPE(USB_SET_EP_TYPE239,8387
#define USB_SET_EP_KIND(USB_SET_EP_KIND245,8535
#define USB_CLR_EP_KIND(USB_CLR_EP_KIND251,8684
#define USB_SET_EP_STAT_OUT(USB_SET_EP_STAT_OUT256,8815
#define USB_CLR_EP_STAT_OUT(USB_CLR_EP_STAT_OUT257,8867
#define USB_SET_EP_ADDR(USB_SET_EP_ADDR259,8920
#define USB_CLR_EP_TX_DTOG(USB_CLR_EP_TX_DTOG266,9106
#define USB_CLR_EP_RX_DTOG(USB_CLR_EP_RX_DTOG271,9238
#define USB_GET_BTABLE	USB_GET_BTABLE279,9452
#define USB_GET_EP_TX_ADDR(USB_GET_EP_TX_ADDR283,9582
#define USB_GET_EP_TX_COUNT(USB_GET_EP_TX_COUNT284,9642
#define USB_GET_EP_RX_ADDR(USB_GET_EP_RX_ADDR285,9704
#define USB_GET_EP_RX_COUNT(USB_GET_EP_RX_COUNT286,9764
#define USB_SET_EP_TX_ADDR(USB_SET_EP_TX_ADDR287,9826
#define USB_SET_EP_TX_COUNT(USB_SET_EP_TX_COUNT288,9897
#define USB_SET_EP_RX_ADDR(USB_SET_EP_RX_ADDR289,9972
#define USB_SET_EP_RX_COUNT(USB_SET_EP_RX_COUNT290,10043

../../../../libopencm3/include/libopencm3/stm32/common/flash_common_l01.h,3141
#define LIBOPENCM3_FLASH_COMMON_L01_HLIBOPENCM3_FLASH_COMMON_L01_H29,1033
#define FLASH_ACR	FLASH_ACR36,1216
#define FLASH_PECR	FLASH_PECR37,1276
#define FLASH_PDKEYR	FLASH_PDKEYR38,1337
#define FLASH_PEKEYR	FLASH_PEKEYR39,1400
#define FLASH_PRGKEYR	FLASH_PRGKEYR40,1463
#define FLASH_OPTKEYR	FLASH_OPTKEYR41,1527
#define FLASH_SR	FLASH_SR42,1591
#define FLASH_OBR	FLASH_OBR43,1650
#define FLASH_WRPR1	FLASH_WRPR144,1710
#define FLASH_WRPR2	FLASH_WRPR245,1772
#define FLASH_ACR_RUNPD	FLASH_ACR_RUNPD48,1915
#define FLASH_ACR_SLEEPPD	FLASH_ACR_SLEEPPD49,1950
#define FLASH_ACR_PRFTEN	FLASH_ACR_PRFTEN50,1986
#define FLASH_ACR_LATENCY_SHIFT	FLASH_ACR_LATENCY_SHIFT51,2021
#define FLASH_ACR_LATENCY_MASK	FLASH_ACR_LATENCY_MASK52,2056
#define FLASH_ACR_LATENCY_0WS	FLASH_ACR_LATENCY_0WS56,2164
#define FLASH_ACR_LATENCY_1WS	FLASH_ACR_LATENCY_1WS57,2200
#define FLASH_PECR_OBL_LAUNCH	FLASH_PECR_OBL_LAUNCH61,2305
#define FLASH_PECR_ERRIE	FLASH_PECR_ERRIE62,2346
#define FLASH_PECR_EOPIE	FLASH_PECR_EOPIE63,2382
#define FLASH_PECR_PARALLBANK	FLASH_PECR_PARALLBANK64,2418
#define FLASH_PECR_FPRG	FLASH_PECR_FPRG65,2459
#define FLASH_PECR_ERASE	FLASH_PECR_ERASE66,2495
#define FLASH_PECR_FTDW	FLASH_PECR_FTDW67,2530
#define FLASH_PECR_DATA	FLASH_PECR_DATA68,2565
#define FLASH_PECR_PROG	FLASH_PECR_PROG69,2600
#define FLASH_PECR_OPTLOCK	FLASH_PECR_OPTLOCK70,2635
#define FLASH_PECR_PRGLOCK	FLASH_PECR_PRGLOCK71,2672
#define FLASH_PECR_PELOCK	FLASH_PECR_PELOCK72,2709
#define FLASH_PDKEYR_PDKEY1	FLASH_PDKEYR_PDKEY175,2791
#define FLASH_PDKEYR_PDKEY2	FLASH_PDKEYR_PDKEY276,2843
#define FLASH_PEKEYR_PEKEY1	FLASH_PEKEYR_PEKEY179,2944
#define FLASH_PEKEYR_PEKEY2	FLASH_PEKEYR_PEKEY280,2996
#define FLASH_PRGKEYR_PRGKEY1	FLASH_PRGKEYR_PRGKEY183,3099
#define FLASH_PRGKEYR_PRGKEY2	FLASH_PRGKEYR_PRGKEY284,3153
#define FLASH_OPTKEYR_KEY1	FLASH_OPTKEYR_KEY187,3255
#define FLASH_OPTKEYR_KEY2	FLASH_OPTKEYR_KEY288,3306
#define FLASH_SR_OPTVERR	FLASH_SR_OPTVERR91,3438
#define FLASH_SR_SIZEERR	FLASH_SR_SIZEERR92,3474
#define FLASH_SR_PGAERR	FLASH_SR_PGAERR93,3510
#define FLASH_SR_WRPERR	FLASH_SR_WRPERR94,3545
#define FLASH_SR_READY	FLASH_SR_READY95,3580
#define FLASH_SR_ENDHV	FLASH_SR_ENDHV96,3614
#define FLASH_SR_EOP	FLASH_SR_EOP97,3648
#define FLASH_SR_BSY	FLASH_SR_BSY98,3680
#define FLASH_OBR_BFB2	FLASH_OBR_BFB2101,3794
#define FLASH_OBR_NRST_STDBY	FLASH_OBR_NRST_STDBY102,3829
#define FLASH_OBR_NRST_STOP	FLASH_OBR_NRST_STOP103,3869
#define FLASH_OBR_IWDG_SW	FLASH_OBR_IWDG_SW104,3908
#define FLASH_OBR_BOR_OFF	FLASH_OBR_BOR_OFF105,3945
#define FLASH_OBR_BOR_LEVEL_1	FLASH_OBR_BOR_LEVEL_1106,3984
#define FLASH_OBR_BOR_LEVEL_2	FLASH_OBR_BOR_LEVEL_2107,4027
#define FLASH_OBR_BOR_LEVEL_3	FLASH_OBR_BOR_LEVEL_3108,4070
#define FLASH_OBR_BOR_LEVEL_4	FLASH_OBR_BOR_LEVEL_4109,4113
#define FLASH_OBR_BOR_LEVEL_5	FLASH_OBR_BOR_LEVEL_5110,4156
#define FLASH_OBR_RDPRT_LEVEL_0	FLASH_OBR_RDPRT_LEVEL_0111,4199
#define FLASH_OBR_RDPRT_LEVEL_1	FLASH_OBR_RDPRT_LEVEL_1112,4239
#define FLASH_OBR_RDPRT_LEVEL_2	FLASH_OBR_RDPRT_LEVEL_2113,4279

../../../../libopencm3/include/libopencm3/stm32/common/spi_common_v1_frf.h,251
#define SPI_CR2_FRF	SPI_CR2_FRF42,1369
#define SPI_CR2_FRF_MOTOROLA_MODE	SPI_CR2_FRF_MOTOROLA_MODE43,1401
#define SPI_CR2_FRF_TI_MODE	SPI_CR2_FRF_TI_MODE44,1444
#define SPI_SR_TIFRFE	SPI_SR_TIFRFE49,1606
#define SPI_SR_FRE	SPI_SR_FRE50,1644

../../../../libopencm3/include/libopencm3/stm32/common/st_usbfs_v1.h,368
#define LIBOPENCM3_ST_USBFS_V1_HLIBOPENCM3_ST_USBFS_V1_H35,1209
#define USB_EP_TX_ADDR(USB_EP_TX_ADDR41,1378
#define USB_EP_TX_COUNT(USB_EP_TX_COUNT44,1474
#define USB_EP_RX_ADDR(USB_EP_RX_ADDR47,1571
#define USB_EP_RX_COUNT(USB_EP_RX_COUNT50,1667
#define USB_GET_EP_TX_BUFF(USB_GET_EP_TX_BUFF55,1845
#define USB_GET_EP_RX_BUFF(USB_GET_EP_RX_BUFF58,1937

../../../../libopencm3/include/libopencm3/stm32/common/crs_common_all.h,2613
#define LIBOPENCM3_CRS_HLIBOPENCM3_CRS_H27,910
#define CRS	CRS34,1185
#define CRS_CR	CRS_CR40,1451
#define CRS_CFGR	CRS_CFGR41,1493
#define CRS_ISR	CRS_ISR42,1536
#define CRS_ICR	CRS_ICR43,1579
#define CRS_CR_TRIM_SHIFT	CRS_CR_TRIM_SHIFT51,1945
#define CRS_CR_TRIM	CRS_CR_TRIM52,1974
#define CRS_CR_SWSYNC	CRS_CR_SWSYNC54,2025
#define CRS_CR_AUTOTRIMEN	CRS_CR_AUTOTRIMEN55,2058
#define CRS_CR_CEN	CRS_CR_CEN56,2094
#define CRS_CR_ESYNCIE	CRS_CR_ESYNCIE57,2124
#define CRS_CR_ERRIE	CRS_CR_ERRIE58,2158
#define CRS_CR_SYNCWARNIE	CRS_CR_SYNCWARNIE59,2190
#define CRS_CR_SYNCOKIE	CRS_CR_SYNCOKIE60,2226
#define CRS_CFGR_SYNCPOL	CRS_CFGR_SYNCPOL64,2343
#define CRS_CFGR_SYNCSRC_SHIFT	CRS_CFGR_SYNCSRC_SHIFT66,2380
#define CRS_CFGR_SYNCSRC	CRS_CFGR_SYNCSRC67,2415
#define CRS_CFGR_SYNCSRC_GPIO	CRS_CFGR_SYNCSRC_GPIO68,2471
#define CRS_CFGR_SYNCSRC_LSE	CRS_CFGR_SYNCSRC_LSE69,2532
#define CRS_CFGR_SYNCSRC_USB_SOF	CRS_CFGR_SYNCSRC_USB_SOF70,2592
#define CRS_CFGR_SYNCDIV_SHIFT	CRS_CFGR_SYNCDIV_SHIFT72,2656
#define CRS_CFGR_SYNCDIV	CRS_CFGR_SYNCDIV73,2691
#define CRS_CFGR_SYNCDIV_NODIV	CRS_CFGR_SYNCDIV_NODIV74,2747
#define CRS_CFGR_SYNCDIV_DIV2	CRS_CFGR_SYNCDIV_DIV275,2809
#define CRS_CFGR_SYNCDIV_DIV4	CRS_CFGR_SYNCDIV_DIV476,2870
#define CRS_CFGR_SYNCDIV_DIV8	CRS_CFGR_SYNCDIV_DIV877,2931
#define CRS_CFGR_SYNCDIV_DIV16	CRS_CFGR_SYNCDIV_DIV1678,2992
#define CRS_CFGR_SYNCDIV_DIV32	CRS_CFGR_SYNCDIV_DIV3279,3054
#define CRS_CFGR_SYNCDIV_DIV64	CRS_CFGR_SYNCDIV_DIV6480,3116
#define CRS_CFGR_SYNCDIV_DIV128	CRS_CFGR_SYNCDIV_DIV12881,3178
#define CRS_CFGR_FELIM_SHIFT	CRS_CFGR_FELIM_SHIFT83,3242
#define CRS_CFGR_FELIM	CRS_CFGR_FELIM84,3275
#define CRS_CFGR_FELIM_VAL(CRS_CFGR_FELIM_VAL85,3331
#define CRS_CFGR_RELOAD_SHIFT	CRS_CFGR_RELOAD_SHIFT87,3393
#define CRS_CFGR_RELOAD	CRS_CFGR_RELOAD88,3426
#define CRS_CFGR_RELOAD_VAL(CRS_CFGR_RELOAD_VAL89,3486
#define CRS_ISR_FECAP_SHIFT	CRS_ISR_FECAP_SHIFT93,3631
#define CRS_ISR_FECAP	CRS_ISR_FECAP94,3663
#define CRS_ISR_FEDIR	CRS_ISR_FEDIR96,3720
#define CRS_ISR_TRIMOVF	CRS_ISR_TRIMOVF97,3754
#define CRS_ISR_SYNCMISS	CRS_ISR_SYNCMISS98,3790
#define CRS_ISR_SYNCERR	CRS_ISR_SYNCERR99,3825
#define CRS_ISR_ESYNCF	CRS_ISR_ESYNCF100,3860
#define CRS_ISR_ERRF	CRS_ISR_ERRF101,3894
#define CRS_ISR_SYNCWARNF	CRS_ISR_SYNCWARNF102,3926
#define CRS_ISR_SYNCOOKF	CRS_ISR_SYNCOOKF103,3962
#define CRS_ICR_ESYNCC	CRS_ICR_ESYNCC107,4079
#define CRS_ICR_ERRC	CRS_ICR_ERRC108,4113
#define CRS_ICR_SYNCWARNC	CRS_ICR_SYNCWARNC109,4145
#define CRS_ICR_SYNCOKC	CRS_ICR_SYNCOKC110,4181

../../../../libopencm3/include/libopencm3/stm32/common/dsi_common_f47.h,24910
#define DSI_HDSI_H45,1329
#define DSI_VR	DSI_VR53,1391
#define DSI_CR	DSI_CR58,1471
#define DSI_CR_EN	DSI_CR_EN59,1513
#define DSI_CCR	DSI_CCR64,1586
#define DSI_CCR_TOCKDIV_SHIFT	DSI_CCR_TOCKDIV_SHIFT65,1629
#define DSI_CCR_TOCKDIV_MASK	DSI_CCR_TOCKDIV_MASK66,1662
#define DSI_CCR_TXECKDIV_SHIFT	DSI_CCR_TXECKDIV_SHIFT67,1697
#define DSI_CCR_TXECKDIV_MASK	DSI_CCR_TXECKDIV_MASK68,1731
#define DSI_LVCIDR	DSI_LVCIDR73,1807
#define DSI_LVCIDR_VCID_SHIFT	DSI_LVCIDR_VCID_SHIFT74,1852
#define DSI_LVCIDR_VCID_MASK	DSI_LVCIDR_VCID_MASK75,1885
#define DSI_LCOLCR	DSI_LCOLCR80,1967
#define DSI_LCOLCR_LPE	DSI_LCOLCR_LPE81,2013
#define DSI_LCOLCR_COLC_SHIFT	DSI_LCOLCR_COLC_SHIFT82,2047
#define DSI_LCOLCR_COLC_MASK	DSI_LCOLCR_COLC_MASK83,2080
#define DSI_LPCR	DSI_LPCR88,2172
#define DSI_LPCR_HSP	DSI_LPCR_HSP89,2216
#define DSI_LPCR_VSP	DSI_LPCR_VSP90,2248
#define DSI_LPCR_DEP	DSI_LPCR_DEP91,2280
#define DSI_LPMCR	DSI_LPMCR96,2366
#define DSI_LPMCR_LPSIZE_SHIFT	DSI_LPMCR_LPSIZE_SHIFT97,2411
#define DSI_LPMCR_LPSIZE_MASK	DSI_LPMCR_LPSIZE_MASK98,2446
#define DSI_LPMCR_VLPSIZE_SHIFT	DSI_LPMCR_VLPSIZE_SHIFT99,2482
#define DSI_LPMCR_VLPSIZE_MASK	DSI_LPMCR_VLPSIZE_MASK100,2517
#define DSI_PCR	DSI_PCR105,2607
#define DSI_PCR_CRCRXE	DSI_PCR_CRCRXE106,2651
#define DSI_PCR_ECCRXE	DSI_PCR_ECCRXE107,2685
#define DSI_PCR_BTAE	DSI_PCR_BTAE108,2719
#define DSI_PCR_ETRXE	DSI_PCR_ETRXE109,2751
#define DSI_PCR_ETTXE	DSI_PCR_ETTXE110,2784
#define DSI_GVCIDR	DSI_GVCIDR115,2860
#define DSI_GVCIDR_VCID_SHIFT	DSI_GVCIDR_VCID_SHIFT116,2906
#define DSI_GVCIDR_VCID_MASK	DSI_GVCIDR_VCID_MASK117,2939
#define DSI_MCR	DSI_MCR122,3022
#define DSI_MCR_CMDM	DSI_MCR_CMDM123,3066
#define DSI_VMCR	DSI_VMCR128,3153
#define DSI_VMCR_PGO	DSI_VMCR_PGO129,3197
#define DSI_VMCR_PGM	DSI_VMCR_PGM130,3230
#define DSI_VMCR_PGE	DSI_VMCR_PGE131,3263
#define DSI_VMCR_LPCE	DSI_VMCR_LPCE132,3296
#define DSI_VMCR_FBTAAE	DSI_VMCR_FBTAAE133,3330
#define DSI_VMCR_LPHFPE	DSI_VMCR_LPHFPE134,3366
#define DSI_VMCR_LPHBPE	DSI_VMCR_LPHBPE135,3402
#define DSI_VMCR_LPVAE	DSI_VMCR_LPVAE136,3438
#define DSI_VMCR_LPVFPE	DSI_VMCR_LPVFPE137,3473
#define DSI_VMCR_LPVBPE	DSI_VMCR_LPVBPE138,3509
#define DSI_VMCR_LPVSAE	DSI_VMCR_LPVSAE139,3544
#define DSI_VMCR_VMT_SHIFT	DSI_VMCR_VMT_SHIFT140,3579
#define DSI_VMCR_VMT_MASK	DSI_VMCR_VMT_MASK141,3609
#define DSI_VMCR_VMT_NON_BURST_PULSE	DSI_VMCR_VMT_NON_BURST_PULSE142,3640
#define DSI_VMCR_VMT_NON_BURSE_EVENT	DSI_VMCR_VMT_NON_BURSE_EVENT143,3681
#define DSI_VMCR_VMT_BURST	DSI_VMCR_VMT_BURST144,3722
#define DSI_VPCR	DSI_VPCR149,3811
#define DSI_VPCR_VPSIZE_SHIFT	DSI_VPCR_VPSIZE_SHIFT150,3855
#define DSI_VPCR_VPSIZE_MASK	DSI_VPCR_VPSIZE_MASK151,3888
#define DSI_VCCR	DSI_VCCR156,3982
#define DSI_VCCR_NUMC_SHIFT	DSI_VCCR_NUMC_SHIFT157,4026
#define DSI_VCCR_NUMC_MASK	DSI_VCCR_NUMC_MASK158,4057
#define DSI_VNPCR	DSI_VNPCR163,4154
#define DSI_VNPCR_NPSIZE_SHIFT	DSI_VNPCR_NPSIZE_SHIFT164,4199
#define DSI_VNPCR_NPSIZE_MASK	DSI_VNPCR_NPSIZE_MASK165,4233
#define DSI_VHSACR	DSI_VHSACR170,4325
#define DSI_VHSACR_HSA_SHIFT	DSI_VHSACR_HSA_SHIFT171,4371
#define DSI_VHSACR_HSA_MASK	DSI_VHSACR_HSA_MASK172,4403
#define DSI_VHBPCR	DSI_VHBPCR177,4492
#define DSI_VHBPCR_HBP_SHIFT	DSI_VHBPCR_HBP_SHIFT178,4538
#define DSI_VHBPCR_HBP_MASK	DSI_VHBPCR_HBP_MASK179,4570
#define DSI_VLCR	DSI_VLCR184,4660
#define DSI_VLCR_HLINE_SHIFT	DSI_VLCR_HLINE_SHIFT185,4704
#define DSI_VLCR_HLINE_MASK	DSI_VLCR_HLINE_MASK186,4736
#define DSI_VVSACR	DSI_VVSACR191,4826
#define DSI_VVSACR_VSA_SHIFT	DSI_VVSACR_VSA_SHIFT192,4872
#define DSI_VVSACR_VSA_MASK	DSI_VVSACR_VSA_MASK193,4904
#define DSI_VVBPCR	DSI_VVBPCR198,4993
#define DSI_VVBPCR_VBP_SHIFT	DSI_VVBPCR_VBP_SHIFT199,5039
#define DSI_VVBPCR_VBP_MASK	DSI_VVBPCR_VBP_MASK200,5071
#define DSI_VVFPCR	DSI_VVFPCR205,5160
#define DSI_VVFPCR_VFP_SHIFT	DSI_VVFPCR_VFP_SHIFT206,5206
#define DSI_VVFPCR_VFP_MASK	DSI_VVFPCR_VFP_MASK207,5238
#define DSI_VVACR	DSI_VVACR212,5326
#define DSI_VVACR_VA_SHIFT	DSI_VVACR_VA_SHIFT213,5371
#define DSI_VVACR_VA_MASK	DSI_VVACR_VA_MASK214,5401
#define DSI_LCCR	DSI_LCCR219,5492
#define DSI_LCCR_CMDSIZE_SHIFT	DSI_LCCR_CMDSIZE_SHIFT220,5536
#define DSI_LCCR_CMDSIZE_MASK	DSI_LCCR_CMDSIZE_MASK221,5570
#define DSI_CMCR	DSI_CMCR226,5665
#define DSI_CMCR_MRDPS	DSI_CMCR_MRDPS227,5709
#define DSI_CMCR_DLWTX	DSI_CMCR_DLWTX228,5744
#define DSI_CMCR_DSR0TX	DSI_CMCR_DSR0TX229,5779
#define DSI_CMCR_DSW1TX	DSI_CMCR_DSW1TX230,5815
#define DSI_CMCR_DSW0TX	DSI_CMCR_DSW0TX231,5851
#define DSI_CMCR_GLWTX	DSI_CMCR_GLWTX233,5909
#define DSI_CMCR_GSR2TX	DSI_CMCR_GSR2TX234,5944
#define DSI_CMCR_GSR1TX	DSI_CMCR_GSR1TX235,5980
#define DSI_CMCR_GSR0TX	DSI_CMCR_GSR0TX236,6016
#define DSI_CMCR_GSW2TX	DSI_CMCR_GSW2TX237,6052
#define DSI_CMCR_GSW1TX	DSI_CMCR_GSW1TX238,6088
#define DSI_CMCR_GSW0TX	DSI_CMCR_GSW0TX239,6123
#define DSI_CMCR_ARE	DSI_CMCR_ARE241,6182
#define DSI_CMCR_TEARE	DSI_CMCR_TEARE242,6214
#define DSI_GHCR	DSI_GHCR247,6307
#define DSI_GHCR_WCMSB_SHIFT	DSI_GHCR_WCMSB_SHIFT248,6351
#define DSI_GHCR_WCMSB_MASK	DSI_GHCR_WCMSB_MASK249,6384
#define DSI_GHCR_WCLSB_SHIFT	DSI_GHCR_WCLSB_SHIFT250,6418
#define DSI_GHCR_WCLSB_MASK	DSI_GHCR_WCLSB_MASK251,6450
#define DSI_GHCR_DATA1_SHIFT	DSI_GHCR_DATA1_SHIFT252,6484
#define DSI_GHCR_DATA1_MASK	DSI_GHCR_DATA1_MASK253,6546
#define DSI_GHCR_DATA0_SHIFT	DSI_GHCR_DATA0_SHIFT254,6580
#define DSI_GHCR_DATA0_MASK	DSI_GHCR_DATA0_MASK255,6641
#define DSI_GHCR_VCID_SHIFT	DSI_GHCR_VCID_SHIFT256,6675
#define DSI_GHCR_VCID_MASK	DSI_GHCR_VCID_MASK257,6706
#define DSI_GHCR_DT_SHIFT	DSI_GHCR_DT_SHIFT258,6738
#define DSI_GHCR_DT_MASK	DSI_GHCR_DT_MASK259,6767
#define DSI_GPDR	DSI_GPDR264,6849
#define DSI_GPDR_BYTE4_SHIFT	DSI_GPDR_BYTE4_SHIFT265,6893
#define DSI_GPDR_BYTE4_MASK	DSI_GPDR_BYTE4_MASK266,6926
#define DSI_GPDR_BYTE3_SHIFT	DSI_GPDR_BYTE3_SHIFT267,6960
#define DSI_GPDR_BYTE3_MASK	DSI_GPDR_BYTE3_MASK268,6993
#define DSI_GPDR_BYTE2_SHIFT	DSI_GPDR_BYTE2_SHIFT269,7027
#define DSI_GPDR_BYTE2_MASK	DSI_GPDR_BYTE2_MASK270,7059
#define DSI_GPDR_BYTE1_SHIFT	DSI_GPDR_BYTE1_SHIFT271,7093
#define DSI_GPDR_BYTE1_MASK	DSI_GPDR_BYTE1_MASK272,7125
#define DSI_GPSR	DSI_GPSR277,7212
#define DSI_GPSR_RCB	DSI_GPSR_RCB279,7276
#define DSI_GPSR_PRDFF	DSI_GPSR_PRDFF280,7308
#define DSI_GPSR_PRDFE	DSI_GPSR_PRDFE281,7342
#define DSI_GPSR_PWRFF	DSI_GPSR_PWRFF282,7376
#define DSI_GPSR_PWRFE	DSI_GPSR_PWRFE283,7410
#define DSI_GPSR_CMDFF	DSI_GPSR_CMDFF284,7444
#define DSI_GPSR_CMDFE	DSI_GPSR_CMDFE285,7478
#define DSI_TCCR0	DSI_TCCR0290,7572
#define DSI_TCCR0_HSTX_TOCNT_SHIFT	DSI_TCCR0_HSTX_TOCNT_SHIFT291,7617
#define DSI_TCCR0_HSTX_TOCNT_MASK	DSI_TCCR0_HSTX_TOCNT_MASK292,7655
#define DSI_TCCR0_LPRX_TOCNT_SHIFT	DSI_TCCR0_LPRX_TOCNT_SHIFT293,7696
#define DSI_TCCR0_LPRX_TOCNT_MASK	DSI_TCCR0_LPRX_TOCNT_MASK294,7733
#define DSI_TCCR1	DSI_TCCR1299,7836
#define DSI_TCCR1_HSRD_TOCNT_SHIFT	DSI_TCCR1_HSRD_TOCNT_SHIFT300,7881
#define DSI_TCCR1_HSRD_TOCNT_MASK	DSI_TCCR1_HSRD_TOCNT_MASK301,7918
#define DSI_TCCR2	DSI_TCCR2306,8021
#define DSI_TCCR2_LPRD_TOCNT_SHIFT	DSI_TCCR2_LPRD_TOCNT_SHIFT307,8066
#define DSI_TCCR2_LPRD_TOCNT_MASK	DSI_TCCR2_LPRD_TOCNT_MASK308,8103
#define DSI_TCCR3	DSI_TCCR3313,8206
#define DSI_TCCR3_PM	DSI_TCCR3_PM314,8251
#define DSI_TCCR3_HSWR_TOCNT_SHIFT	DSI_TCCR3_HSWR_TOCNT_SHIFT315,8284
#define DSI_TCCR3_HSWR_TOCNT_MASK	DSI_TCCR3_HSWR_TOCNT_MASK316,8321
#define DSI_TCCR4	DSI_TCCR4321,8424
#define DSI_TCCR4_LPWR_TOCNT_SHIFT	DSI_TCCR4_LPWR_TOCNT_SHIFT322,8469
#define DSI_TCCR4_LPWR_TOCNT_MASK	DSI_TCCR4_LPWR_TOCNT_MASK323,8506
#define DSI_TCCR5	DSI_TCCR5328,8609
#define DSI_TCCR5_BTA_TOCNT_SHIFT	DSI_TCCR5_BTA_TOCNT_SHIFT329,8654
#define DSI_TCCR5_BTA_TOCNT_MASK	DSI_TCCR5_BTA_TOCNT_MASK330,8690
#define DSI_CLCR	DSI_CLCR335,8785
#define DSI_CLCR_ACR	DSI_CLCR_ACR336,8829
#define DSI_CLCR_DPCC	DSI_CLCR_DPCC337,8861
#define DSI_CLTCR	DSI_CLTCR342,8955
#define DSI_CLTCR_HS2LP_TIME_SHIFT	DSI_CLTCR_HS2LP_TIME_SHIFT343,9000
#define DSI_CLTCR_HS2LP_TIME_MASK	DSI_CLTCR_HS2LP_TIME_MASK344,9038
#define DSI_CLTCR_LP2HS_TIME_SHIFT	DSI_CLTCR_LP2HS_TIME_SHIFT345,9078
#define DSI_CLTCR_LP2HS_TIME_MASK	DSI_CLTCR_LP2HS_TIME_MASK346,9115
#define DSI_DLTCR	DSI_DLTCR351,9214
#define DSI_DLTCR_HS2LP_TIME_SHIFT	DSI_DLTCR_HS2LP_TIME_SHIFT352,9259
#define DSI_DLTCR_HS2LP_TIME_MASK	DSI_DLTCR_HS2LP_TIME_MASK353,9297
#define DSI_DLTCR_LP2HS_TIME_SHIFT	DSI_DLTCR_LP2HS_TIME_SHIFT354,9336
#define DSI_DLTCR_LP2HS_TIME_MASK	DSI_DLTCR_LP2HS_TIME_MASK355,9374
#define DSI_DLTCR_MRD_TIME_SHIFT	DSI_DLTCR_MRD_TIME_SHIFT356,9413
#define DSI_DLTCR_MRD_TIME_MASK	DSI_DLTCR_MRD_TIME_MASK357,9448
#define DSI_PCTLR	DSI_PCTLR362,9530
#define DSI_PCTLR_CKE	DSI_PCTLR_CKE363,9575
#define DSI_PCTLR_DEN	DSI_PCTLR_DEN364,9608
#define DSI_PCONFR	DSI_PCONFR369,9689
#define DSI_PCONFR_SW_TIME_SHIFT	DSI_PCONFR_SW_TIME_SHIFT370,9735
#define DSI_PCONFR_SW_TIME_MASK	DSI_PCONFR_SW_TIME_MASK371,9770
#define DSI_PCONFR_NL_SHIFT	DSI_PCONFR_NL_SHIFT372,9808
#define DSI_PCONFR_NL_MASK	DSI_PCONFR_NL_MASK373,9839
#define DSI_PCONFR_NL_1LANE	DSI_PCONFR_NL_1LANE374,9871
#define DSI_PCONFR_NL_2LANE	DSI_PCONFR_NL_2LANE375,9902
#define DSI_PUCR	DSI_PUCR380,9980
#define DSI_PUCR_UEDL	DSI_PUCR_UEDL381,10024
#define DSI_PUCR_URDL	DSI_PUCR_URDL382,10057
#define DSI_PUCR_UECL	DSI_PUCR_UECL383,10090
#define DSI_PUCR_URCL	DSI_PUCR_URCL384,10123
#define DSI_PTTCR	DSI_PTTCR389,10216
#define DSI_PTTCR_TX_TRIG_SHIFT	DSI_PTTCR_TX_TRIG_SHIFT390,10261
#define DSI_PTTCR_TX_TRIG_MASK	DSI_PTTCR_TX_TRIG_MASK391,10296
#define DSI_PTTCR_TX_TRIG_1	DSI_PTTCR_TX_TRIG_1392,10332
#define DSI_PTTCR_TX_TRIG_2	DSI_PTTCR_TX_TRIG_2393,10365
#define DSI_PTTCR_TX_TRIG_3	DSI_PTTCR_TX_TRIG_3394,10398
#define DSI_PTTCR_TX_TRIG_4	DSI_PTTCR_TX_TRIG_4395,10431
#define DSI_PSR	DSI_PSR400,10505
#define DSI_PSR_UAN1	DSI_PSR_UAN1401,10549
#define DSI_PSR_PSS1	DSI_PSR_PSS1402,10581
#define DSI_PSR_RUE0	DSI_PSR_RUE0403,10613
#define DSI_PSR_UAN0	DSI_PSR_UAN0404,10645
#define DSI_PSR_PSS0	DSI_PSR_PSS0405,10677
#define DSI_PSR_UANC	DSI_PSR_UANC406,10709
#define DSI_PSR_PSSC	DSI_PSR_PSSC407,10741
#define DSI_PSR_PD	DSI_PSR_PD408,10773
#define DSI_ISR0	DSI_ISR0413,10854
#define DSI_ISR0_PE4	DSI_ISR0_PE4414,10898
#define DSI_ISR0_PE3	DSI_ISR0_PE3415,10931
#define DSI_ISR0_PE2	DSI_ISR0_PE2416,10964
#define DSI_ISR0_PE1	DSI_ISR0_PE1417,10997
#define DSI_ISR0_PE0	DSI_ISR0_PE0418,11030
#define DSI_ISR0_AE15	DSI_ISR0_AE15419,11063
#define DSI_ISR0_AE14	DSI_ISR0_AE14420,11097
#define DSI_ISR0_AE13	DSI_ISR0_AE13421,11131
#define DSI_ISR0_AE12	DSI_ISR0_AE12422,11165
#define DSI_ISR0_AE11	DSI_ISR0_AE11423,11199
#define DSI_ISR0_AE10	DSI_ISR0_AE10424,11233
#define DSI_ISR0_AE9	DSI_ISR0_AE9425,11267
#define DSI_ISR0_AE8	DSI_ISR0_AE8426,11299
#define DSI_ISR0_AE7	DSI_ISR0_AE7427,11331
#define DSI_ISR0_AE6	DSI_ISR0_AE6428,11363
#define DSI_ISR0_AE5	DSI_ISR0_AE5429,11395
#define DSI_ISR0_AE4	DSI_ISR0_AE4430,11427
#define DSI_ISR0_AE3	DSI_ISR0_AE3431,11459
#define DSI_ISR0_AE2	DSI_ISR0_AE2432,11491
#define DSI_ISR0_AE1	DSI_ISR0_AE1433,11523
#define DSI_ISR0_AE0	DSI_ISR0_AE0434,11555
#define DSI_ISR1	DSI_ISR1439,11638
#define DSI_ISR1_GPRXE	DSI_ISR1_GPRXE440,11682
#define DSI_ISR1_GPRDE	DSI_ISR1_GPRDE441,11717
#define DSI_ISR1_GPTXE	DSI_ISR1_GPTXE442,11752
#define DSI_ISR1_GPWRE	DSI_ISR1_GPWRE443,11787
#define DSI_ISR1_GCWRE	DSI_ISR1_GCWRE444,11821
#define DSI_ISR1_LPWRE	DSI_ISR1_LPWRE445,11855
#define DSI_ISR1_EOTPE	DSI_ISR1_EOTPE446,11889
#define DSI_ISR1_PSE	DSI_ISR1_PSE447,11923
#define DSI_ISR1_CRCE	DSI_ISR1_CRCE448,11955
#define DSI_ISR1_ECCME	DSI_ISR1_ECCME449,11988
#define DSI_ISR1_ECCSE	DSI_ISR1_ECCSE450,12022
#define DSI_ISR1_TOLPRX	DSI_ISR1_TOLPRX451,12056
#define DSI_ISR1_TOHSTX	DSI_ISR1_TOHSTX452,12091
#define DSI_IER0	DSI_IER0457,12175
#define DSI_IER0_PE4IE	DSI_IER0_PE4IE458,12219
#define DSI_IER0_PE3IE	DSI_IER0_PE3IE459,12254
#define DSI_IER0_PE2IE	DSI_IER0_PE2IE460,12289
#define DSI_IER0_PE1IE	DSI_IER0_PE1IE461,12324
#define DSI_IER0_PE0IE	DSI_IER0_PE0IE462,12359
#define DSI_IER0_AE15IE	DSI_IER0_AE15IE463,12394
#define DSI_IER0_AE14IE	DSI_IER0_AE14IE464,12430
#define DSI_IER0_AE13IE	DSI_IER0_AE13IE465,12466
#define DSI_IER0_AE12IE	DSI_IER0_AE12IE466,12502
#define DSI_IER0_AE11IE	DSI_IER0_AE11IE467,12538
#define DSI_IER0_AE10IE	DSI_IER0_AE10IE468,12574
#define DSI_IER0_AE9IE	DSI_IER0_AE9IE469,12610
#define DSI_IER0_AE8IE	DSI_IER0_AE8IE470,12644
#define DSI_IER0_AE7IE	DSI_IER0_AE7IE471,12678
#define DSI_IER0_AE6IE	DSI_IER0_AE6IE472,12712
#define DSI_IER0_AE5IE	DSI_IER0_AE5IE473,12746
#define DSI_IER0_AE4IE	DSI_IER0_AE4IE474,12780
#define DSI_IER0_AE3IE	DSI_IER0_AE3IE475,12814
#define DSI_IER0_AE2IE	DSI_IER0_AE2IE476,12848
#define DSI_IER0_AE1IE	DSI_IER0_AE1IE477,12882
#define DSI_IER0_AE0IE	DSI_IER0_AE0IE478,12916
#define DSI_IER1	DSI_IER1483,12999
#define DSI_IER1_GPRXEIE	DSI_IER1_GPRXEIE484,13043
#define DSI_IER1_GPRDEIE	DSI_IER1_GPRDEIE485,13079
#define DSI_IER1_GPTXEIE	DSI_IER1_GPTXEIE486,13115
#define DSI_IER1_GPWREIE	DSI_IER1_GPWREIE487,13151
#define DSI_IER1_GCWREIE	DSI_IER1_GCWREIE488,13186
#define DSI_IER1_LPWREIE	DSI_IER1_LPWREIE489,13221
#define DSI_IER1_EOTPEIE	DSI_IER1_EOTPEIE490,13256
#define DSI_IER1_PSEIE	DSI_IER1_PSEIE491,13291
#define DSI_IER1_CRCEIE	DSI_IER1_CRCEIE492,13325
#define DSI_IER1_ECCMEIE	DSI_IER1_ECCMEIE493,13360
#define DSI_IER1_ECCSEIE	DSI_IER1_ECCSEIE494,13395
#define DSI_IER1_TOLPRXIE	DSI_IER1_TOLPRXIE495,13430
#define DSI_IER1_TOHSTXIE	DSI_IER1_TOHSTXIE496,13466
#define DSI_FIR0	DSI_FIR0501,13550
#define DSI_FIR0_FPE4	DSI_FIR0_FPE4502,13594
#define DSI_FIR0_FPE3	DSI_FIR0_FPE3503,13628
#define DSI_FIR0_FPE2	DSI_FIR0_FPE2504,13662
#define DSI_FIR0_FPE1	DSI_FIR0_FPE1505,13696
#define DSI_FIR0_FPE0	DSI_FIR0_FPE0506,13730
#define DSI_FIR0_FAE15	DSI_FIR0_FAE15507,13764
#define DSI_FIR0_FAE14	DSI_FIR0_FAE14508,13799
#define DSI_FIR0_FAE13	DSI_FIR0_FAE13509,13834
#define DSI_FIR0_FAE12	DSI_FIR0_FAE12510,13869
#define DSI_FIR0_FAE11	DSI_FIR0_FAE11511,13904
#define DSI_FIR0_FAE10	DSI_FIR0_FAE10512,13939
#define DSI_FIR0_FAE9	DSI_FIR0_FAE9513,13974
#define DSI_FIR0_FAE8	DSI_FIR0_FAE8514,14007
#define DSI_FIR0_FAE7	DSI_FIR0_FAE7515,14040
#define DSI_FIR0_FAE6	DSI_FIR0_FAE6516,14073
#define DSI_FIR0_FAE5	DSI_FIR0_FAE5517,14106
#define DSI_FIR0_FAE4	DSI_FIR0_FAE4518,14139
#define DSI_FIR0_FAE3	DSI_FIR0_FAE3519,14172
#define DSI_FIR0_FAE2	DSI_FIR0_FAE2520,14205
#define DSI_FIR0_FAE1	DSI_FIR0_FAE1521,14238
#define DSI_FIR0_FAE0	DSI_FIR0_FAE0522,14271
#define DSI_FIR1	DSI_FIR1527,14352
#define DSI_FIR1_FGPRXE	DSI_FIR1_FGPRXE528,14396
#define DSI_FIR1_FGPRDE	DSI_FIR1_FGPRDE529,14432
#define DSI_FIR1_FGPTXE	DSI_FIR1_FGPTXE530,14468
#define DSI_FIR1_FGPWRE	DSI_FIR1_FGPWRE531,14504
#define DSI_FIR1_FGCWRE	DSI_FIR1_FGCWRE532,14539
#define DSI_FIR1_FLPWRE	DSI_FIR1_FLPWRE533,14574
#define DSI_FIR1_FEOTPE	DSI_FIR1_FEOTPE534,14609
#define DSI_FIR1_FPSE	DSI_FIR1_FPSE535,14644
#define DSI_FIR1_FCRCE	DSI_FIR1_FCRCE536,14677
#define DSI_FIR1_FECCME	DSI_FIR1_FECCME537,14711
#define DSI_FIR1_FECCSE	DSI_FIR1_FECCSE538,14746
#define DSI_FIR1_FTOLPRX	DSI_FIR1_FTOLPRX539,14781
#define DSI_FIR1_FTOHSTX	DSI_FIR1_FTOHSTX540,14816
#define DSI_VSCR	DSI_VSCR545,14902
#define DSI_VSCR_UR	DSI_VSCR_UR546,14947
#define DSI_VSCR_EN	DSI_VSCR_EN547,14978
#define DSI_LCVCIDR	DSI_LCVCIDR552,15057
#define DSI_LCVCIDR_VCID_SHIFT	DSI_LCVCIDR_VCID_SHIFT553,15105
#define DSI_LCVCIDR_VCID_MASK	DSI_LCVCIDR_VCID_MASK554,15139
#define DSI_LCCCR	DSI_LCCCR559,15230
#define DSI_LCCR_LPE	DSI_LCCR_LPE560,15276
#define DSI_LCCR_COLC_SHIFT	DSI_LCCR_COLC_SHIFT561,15308
#define DSI_LCCR_COLC_MASK	DSI_LCCR_COLC_MASK562,15339
#define DSI_LPMCCR	DSI_LPMCCR567,15438
#define DSI_LPMCCR_LPSIZE_SHIFT	DSI_LPMCCR_LPSIZE_SHIFT568,15485
#define DSI_LPMCCR_LPSIZE_MASK	DSI_LPMCCR_LPSIZE_MASK569,15521
#define DSI_LPMCCR_VLPSIZE_SHIFT	DSI_LPMCCR_VLPSIZE_SHIFT570,15558
#define DSI_LPMCCR_VLPSIZE_MASK	DSI_LPMCCR_VLPSIZE_MASK571,15593
#define DSI_VMCCR	DSI_VMCCR576,15694
#define DSI_VMCCR_LPCE	DSI_VMCCR_LPCE577,15740
#define DSI_VMCCR_FBTAAE	DSI_VMCCR_FBTAAE578,15774
#define DSI_VMCCR_LPHFE	DSI_VMCCR_LPHFE579,15809
#define DSI_VMCCR_LPHBPE	DSI_VMCCR_LPHBPE580,15844
#define DSI_VMCCR_LPVAE	DSI_VMCCR_LPVAE581,15879
#define DSI_VMCCR_LPVFPE	DSI_VMCCR_LPVFPE582,15914
#define DSI_VMCCR_LPVBPE	DSI_VMCCR_LPVBPE583,15949
#define DSI_VMCCR_LPVSAE	DSI_VMCCR_LPVSAE584,15984
#define DSI_VMCCR_VMT_SHIFT	DSI_VMCCR_VMT_SHIFT585,16019
#define DSI_VMCCR_VMT_MASK	DSI_VMCCR_VMT_MASK586,16050
#define DSI_VPCCR	DSI_VPCCR591,16147
#define DSI_VPCCR_VPSIZE_SHIFT	DSI_VPCCR_VPSIZE_SHIFT592,16193
#define DSI_VPCCR_VPSIZE_MASK	DSI_VPCCR_VPSIZE_MASK593,16227
#define DSI_VCCCR	DSI_VCCCR598,16330
#define DSI_VCCCR_NUMC_SHIFT	DSI_VCCCR_NUMC_SHIFT599,16376
#define DSI_VCCCR_NUMC_MASK	DSI_VCCCR_NUMC_MASK600,16408
#define DSI_VNPCCR	DSI_VNPCCR605,16514
#define DSI_VNPCCR_NPSIZE_SHIFT	DSI_VNPCCR_NPSIZE_SHIFT606,16561
#define DSI_VNPCCR_NPSIZE_MASK	DSI_VNPCCR_NPSIZE_MASK607,16596
#define DSI_VHSACCR	DSI_VHSACCR612,16697
#define DSI_VHSACCR_HSA_SHIFT	DSI_VHSACCR_HSA_SHIFT613,16745
#define DSI_VHSACCR_HSA_MASK	DSI_VHSACCR_HSA_MASK614,16778
#define DSI_VHBPCCR	DSI_VHBPCCR619,16876
#define DSI_VHBPCCR_HBP_SHIFT	DSI_VHBPCCR_HBP_SHIFT620,16924
#define DSI_VHBPCCR_HBP_MASK	DSI_VHBPCCR_HBP_MASK621,16957
#define DSI_VLCCR	DSI_VLCCR626,17056
#define DSI_VLCCR_HLINE_SHIFT	DSI_VLCCR_HLINE_SHIFT627,17102
#define DSI_VLCCR_HLINE_MASK	DSI_VLCCR_HLINE_MASK628,17135
#define DSI_VVSACCR	DSI_VVSACCR633,17234
#define DSI_VVSACCR_VSA_SHIFT	DSI_VVSACCR_VSA_SHIFT634,17282
#define DSI_VVSACCR_VSA_MASK	DSI_VVSACCR_VSA_MASK635,17315
#define DSI_VVBPCCR	DSI_VVBPCCR640,17413
#define DSI_VVBPCCR_VBP_SHIFT	DSI_VVBPCCR_VBP_SHIFT641,17462
#define DSI_VVBPCCR_VBP_MAST	DSI_VVBPCCR_VBP_MAST642,17495
#define DSI_VVFPCCR	DSI_VVFPCCR647,17593
#define DSI_VVFPCCR_VFP_SHIFT	DSI_VVFPCCR_VFP_SHIFT648,17641
#define DSI_VVFPCCR_VFP_MASK	DSI_VVFPCCR_VFP_MASK649,17674
#define DSI_VVACCR	DSI_VVACCR654,17771
#define DSI_VVACCR_VA_SHIFT	DSI_VVACCR_VA_SHIFT655,17818
#define DSI_VVACCR_VA_MASK	DSI_VVACCR_VA_MASK656,17849
#define DSI_WCFGR	DSI_WCFGR661,17931
#define DSI_WCFGR_VSPOL	DSI_WCFGR_VSPOL662,17977
#define DSI_WCFGR_AR	DSI_WCFGR_AR663,18012
#define DSI_WCFGR_TEPOL	DSI_WCFGR_TEPOL664,18044
#define DSI_WCFGR_TESRC	DSI_WCFGR_TESRC665,18079
#define DSI_WCFGR_COLMUX_SHIFT	DSI_WCFGR_COLMUX_SHIFT666,18114
#define DSI_WCFGR_COLMUX_MASK	DSI_WCFGR_COLMUX_MASK667,18148
#define DSI_WCFGR_DSIM	DSI_WCFGR_DSIM668,18181
#define DSI_WCR	DSI_WCR673,18256
#define DSI_WCR_DSIEN	DSI_WCR_DSIEN674,18301
#define DSI_WCR_LTDCEN	DSI_WCR_LTDCEN675,18334
#define DSI_WCR_SHTDN	DSI_WCR_SHTDN676,18368
#define DSI_WCR_COLM	DSI_WCR_COLM677,18401
#define DSI_WIER	DSI_WIER682,18483
#define DSI_WIER_RRIE	DSI_WIER_RRIE683,18528
#define DSI_WIER_PLLUIE	DSI_WIER_PLLUIE684,18562
#define DSI_WIER_PLLLIE	DSI_WIER_PLLLIE685,18598
#define DSI_WIER_ERIE	DSI_WIER_ERIE686,18633
#define DSI_WIER_TEIE	DSI_WIER_TEIE687,18666
#define DSI_WISR	DSI_WISR692,18751
#define DSI_WISR_RRIF	DSI_WISR_RRIF694,18817
#define DSI_WISR_RRS	DSI_WISR_RRS695,18851
#define DSI_WISR_PLLUIF	DSI_WISR_PLLUIF696,18884
#define DSI_WISR_PLLLIF	DSI_WISR_PLLLIF697,18920
#define DSI_WISR_PLLLS	DSI_WISR_PLLLS698,18955
#define DSI_WISR_BUSY	DSI_WISR_BUSY700,19008
#define DSI_WISR_ERIF	DSI_WISR_ERIF701,19041
#define DSI_WISR_TEIF	DSI_WISR_TEIF702,19074
#define DSI_WIFCR	DSI_WIFCR707,19161
#define DSI_WIFCR_CRRIF	DSI_WIFCR_CRRIF709,19228
#define DSI_WIFCR_CPLLUIF	DSI_WIFCR_CPLLUIF711,19285
#define DSI_WIFCR_CPLLLIF	DSI_WIFCR_CPLLLIF712,19322
#define DSI_WIFCR_CERIF	DSI_WIFCR_CERIF714,19377
#define DSI_WIFCR_CTEIF	DSI_WIFCR_CTEIF715,19412
#define DSI_WPCR0	DSI_WPCR0720,19500
#define DSI_WPCR0_TCLKPOSTEN	DSI_WPCR0_TCLKPOSTEN721,19546
#define DSI_WPCR0_TLPXCEN	DSI_WPCR0_TLPXCEN722,19586
#define DSI_WPCR0_THSEXITEN	DSI_WPCR0_THSEXITEN723,19623
#define DSI_WPCR0_TLPXDEN	DSI_WPCR0_TLPXDEN724,19662
#define DSI_WPCR0_THSZEROEN	DSI_WPCR0_THSZEROEN725,19699
#define DSI_WPCR0_THSTRAILEN	DSI_WPCR0_THSTRAILEN726,19738
#define DSI_WPCR0_THSPREPEN	DSI_WPCR0_THSPREPEN727,19778
#define DSI_WPCR0_TCLKZEROEN	DSI_WPCR0_TCLKZEROEN728,19817
#define DSI_WPCR0_TCLKPREPEN	DSI_WPCR0_TCLKPREPEN729,19857
#define DSI_WPCR0_PDEN	DSI_WPCR0_PDEN730,19897
#define DSI_WPCR0_TDDL	DSI_WPCR0_TDDL731,19932
#define DSI_WPCR0_CDOFFDL	DSI_WPCR0_CDOFFDL732,19967
#define DSI_WPCR0_FTXSMDL	DSI_WPCR0_FTXSMDL733,20004
#define DSI_WPCR0_FTXSMCL	DSI_WPCR0_FTXSMCL734,20041
#define DSI_WPCR0_HSIDL1	DSI_WPCR0_HSIDL1735,20078
#define DSI_WPCR0_HSIDL0	DSI_WPCR0_HSIDL0736,20114
#define DSI_WPCR0_HSICL	DSI_WPCR0_HSICL737,20150
#define DSI_WPCR0_SWDL1	DSI_WPCR0_SWDL1738,20185
#define DSI_WPCR0_SWDL0	DSI_WPCR0_SWDL0739,20220
#define DSI_WPCR0_SWCL	DSI_WPCR0_SWCL740,20255
#define DSI_WPCR0_UIX4_SHIFT	DSI_WPCR0_UIX4_SHIFT741,20289
#define DSI_WPCR0_UIX4_MASK	DSI_WPCR0_UIX4_MASK742,20321
#define DSI_WPCR1	DSI_WPCR1747,20407
#define DSI_WPCR1_LPRXFT_SHIFT	DSI_WPCR1_LPRXFT_SHIFT748,20453
#define DSI_WPCR1_LPRXFT_MASK	DSI_WPCR1_LPRXFT_MASK749,20488
#define DSI_WPCR1_FLPRXLPM	DSI_WPCR1_FLPRXLPM750,20523
#define DSI_WPCR1_HSTXSRCDL_SHIFT	DSI_WPCR1_HSTXSRCDL_SHIFT751,20561
#define DSI_WPCR1_HSTXSRCDL_MASK	DSI_WPCR1_HSTXSRCDL_MASK752,20598
#define DSI_WPCR1_HSTXSRCCL_SHIFT	DSI_WPCR1_HSTXSRCCL_SHIFT753,20635
#define DSI_WPCR1_HSTXSRCCL_MASK	DSI_WPCR1_HSTXSRCCL_MASK754,20672
#define DSI_WPCR1_SDDC	DSI_WPCR1_SDDC755,20709
#define DSI_WPCR1_LPSRCDL_SHIFT	DSI_WPCR1_LPSRCDL_SHIFT756,20744
#define DSI_WPCR1_LPSRCDL_MASK	DSI_WPCR1_LPSRCDL_MASK757,20779
#define DSI_WPCR1_HSTXDDL_SHIFT	DSI_WPCR1_HSTXDDL_SHIFT758,20815
#define DSI_WPCR1_HSTXDDL_MASK	DSI_WPCR1_HSTXDDL_MASK759,20850
#define DSI_WPCR1_HSTXDCL_SHIFT	DSI_WPCR1_HSTXDCL_SHIFT760,20886
#define DSI_WPCR1_HSTXDCL_MASK	DSI_WPCR1_HSTXDCL_MASK761,20921
#define DSI_WPCR2	DSI_WPCR2766,21010
#define DSI_WPCR2_THSTRAIL_SHIFT	DSI_WPCR2_THSTRAIL_SHIFT767,21056
#define DSI_WPCR2_THSTRAIL_MASK	DSI_WPCR2_THSTRAIL_MASK768,21092
#define DSI_WPCR2_THSPREP_SHIFT	DSI_WPCR2_THSPREP_SHIFT769,21130
#define DSI_WPCR2_THSPREP_MASK	DSI_WPCR2_THSPREP_MASK770,21166
#define DSI_WPCR2_TCLKZERO_SHIFT	DSI_WPCR2_TCLKZERO_SHIFT771,21203
#define DSI_WPCR2_TCLKZERO_MASK	DSI_WPCR2_TCLKZERO_MASK772,21238
#define DSI_WPCR2_TCLKPREP_SHIFT	DSI_WPCR2_TCLKPREP_SHIFT773,21276
#define DSI_WPCR2_TCLKPREP_MASK	DSI_WPCR2_TCLKPREP_MASK774,21311
#define DSI_WPCR3	DSI_WPCR3779,21402
#define DSI_WPCR3_TLPXC_SHIFT	DSI_WPCR3_TLPXC_SHIFT780,21448
#define DSI_WPCR3_TLPXC_MASK	DSI_WPCR3_TLPXC_MASK781,21482
#define DSI_WPCR3_THSEXIT_SHIFT	DSI_WPCR3_THSEXIT_SHIFT782,21517
#define DSI_WPCR3_THSEXIT_MASK	DSI_WPCR3_THSEXIT_MASK783,21553
#define DSI_WPCR3_TLPXD_SHIFT	DSI_WPCR3_TLPXD_SHIFT784,21590
#define DSI_WPCR3_TLPXD_MASK	DSI_WPCR3_TLPXD_MASK785,21623
#define DSI_WPCR3_THSZERO_SHIFT	DSI_WPCR3_THSZERO_SHIFT786,21658
#define DSI_WPCR3_THSZERO_MASK	DSI_WPCR3_THSZERO_MASK787,21693
#define DSI_WPCR4	DSI_WPCR4792,21783
#define DSI_WPCR4_TCLKPOST_SHIFT	DSI_WPCR4_TCLKPOST_SHIFT793,21829
#define DSI_WPCR4_TCLKPOST_MASK	DSI_WPCR4_TCLKPOST_MASK794,21864
#define DSI_WRPCR	DSI_WRPCR799,21961
#define DSI_WRPCR_REGEN	DSI_WRPCR_REGEN800,22007
#define DSI_WRPCR_ODF_SHIFT	DSI_WRPCR_ODF_SHIFT801,22043
#define DSI_WRPCR_ODF_MASK	DSI_WRPCR_ODF_MASK802,22075
#define DSI_WRPCR_ODF_DIV_1	DSI_WRPCR_ODF_DIV_1803,22107
#define DSI_WRPCR_ODF_DIV_2	DSI_WRPCR_ODF_DIV_2804,22138
#define DSI_WRPCR_ODF_DIV_4	DSI_WRPCR_ODF_DIV_4805,22169
#define DSI_WRPCR_ODF_DIV_8	DSI_WRPCR_ODF_DIV_8806,22200
#define DSI_WRPCR_IDF_SHIFT	DSI_WRPCR_IDF_SHIFT807,22231
#define DSI_WRPCR_IDF_MASK	DSI_WRPCR_IDF_MASK808,22263
#define DSI_WRPCR_IDF_DIV_1	DSI_WRPCR_IDF_DIV_1809,22295
#define DSI_WRPCR_IDF_DIV_2	DSI_WRPCR_IDF_DIV_2810,22326
#define DSI_WRPCR_IDF_DIV_3	DSI_WRPCR_IDF_DIV_3811,22357
#define DSI_WRPCR_IDF_DIV_4	DSI_WRPCR_IDF_DIV_4812,22388
#define DSI_WRPCR_IDF_DIV_5	DSI_WRPCR_IDF_DIV_5813,22419
#define DSI_WRPCR_IDF_DIV_6	DSI_WRPCR_IDF_DIV_6814,22450
#define DSI_WRPCR_IDF_DIV_7	DSI_WRPCR_IDF_DIV_7815,22481
#define DSI_WRPCR_NDIV_SHIFT	DSI_WRPCR_NDIV_SHIFT817,22564
#define DSI_WRPCR_NDIV_MASK	DSI_WRPCR_NDIV_MASK818,22596
#define DSI_WRPCR_PLLEN	DSI_WRPCR_PLLEN819,22630

../../../../libopencm3/include/libopencm3/stm32/common/i2c_common_v2.h,6974
#define LIBOPENCM3_I2C_COMMON_V2_HLIBOPENCM3_I2C_COMMON_V2_H32,1060
#define I2C1	I2C144,1435
#define I2C2	I2C245,1461
#define I2C3	I2C347,1504
#define I2C4	I2C450,1554
#define I2C_CR1(I2C_CR157,1713
#define I2C1_CR1	I2C1_CR158,1766
#define I2C2_CR1	I2C2_CR159,1799
#define I2C_CR2(I2C_CR262,1869
#define I2C1_CR2	I2C1_CR263,1922
#define I2C2_CR2	I2C2_CR264,1955
#define I2C_OAR1(I2C_OAR167,2030
#define I2C1_OAR1	I2C1_OAR168,2084
#define I2C2_OAR1	I2C2_OAR169,2119
#define I2C_OAR2(I2C_OAR272,2196
#define I2C1_OAR2	I2C1_OAR273,2250
#define I2C2_OAR2	I2C2_OAR274,2285
#define I2C_TIMINGR(I2C_TIMINGR77,2358
#define I2C1_TIMINGR	I2C1_TIMINGR78,2415
#define I2C2_TIMINGR	I2C2_TIMINGR79,2456
#define I2C_TIMEOUTR(I2C_TIMEOUTR82,2537
#define I2C1_TIMEOUTR	I2C1_TIMEOUTR83,2595
#define I2C2_TIMEOUTR	I2C2_TIMEOUTR84,2638
#define I2C_ISR(I2C_ISR87,2729
#define I2C1_ISR	I2C1_ISR88,2782
#define I2C2_ISR	I2C2_ISR89,2815
#define I2C_ICR(I2C_ICR92,2891
#define I2C1_ICR	I2C1_ICR93,2944
#define I2C2_ICR	I2C2_ICR94,2977
#define I2C_PECR(I2C_PECR97,3042
#define I2C1_PECR	I2C1_PECR98,3096
#define I2C2_PECR	I2C2_PECR99,3131
#define I2C_RXDR(I2C_RXDR102,3207
#define I2C1_RXDR	I2C1_RXDR103,3261
#define I2C2_RXDR	I2C2_RXDR104,3296
#define I2C_TXDR(I2C_TXDR107,3373
#define I2C1_TXDR	I2C1_TXDR108,3427
#define I2C2_TXDR	I2C2_TXDR109,3462
#define I2C3_CR1	I2C3_CR1113,3545
#define I2C3_CR2	I2C3_CR2114,3578
#define I2C3_OAR1	I2C3_OAR1115,3611
#define I2C3_OAR2	I2C3_OAR2116,3646
#define I2C3_DR	I2C3_DR117,3681
#define I2C3_SR1	I2C3_SR1118,3713
#define I2C3_SR2	I2C3_SR2119,3746
#define I2C3_CCR	I2C3_CCR120,3779
#define I2C3_TRISE	I2C3_TRISE121,3812
#define I2C_CR1_PECEN	I2C_CR1_PECEN127,3962
#define I2C_CR1_ALERTEN	I2C_CR1_ALERTEN130,4031
#define I2C_CR1_SMBDEN	I2C_CR1_SMBDEN133,4118
#define I2C_CR1_SMBHEN	I2C_CR1_SMBHEN136,4194
#define I2C_CR1_GCEN	I2C_CR1_GCEN139,4262
#define I2C_CR1_WUPEN	I2C_CR1_WUPEN142,4333
#define I2C_CR1_NOSTRETCH	I2C_CR1_NOSTRETCH145,4410
#define I2C_CR1_SBC	I2C_CR1_SBC148,4478
#define I2C_CR1_RXDMAEN	I2C_CR1_RXDMAEN151,4556
#define I2C_CR1_TXDMAEN	I2C_CR1_TXDMAEN154,4641
#define I2C_CR1_ANFOFF	I2C_CR1_ANFOFF157,4716
#define I2C_CR1_DNF_MASK	I2C_CR1_DNF_MASK160,4791
#define I2C_CR1_DNF_SHIFT	I2C_CR1_DNF_SHIFT161,4821
#define I2C_CR1_ERRIE	I2C_CR1_ERRIE164,4888
#define I2C_CR1_TCIE	I2C_CR1_TCIE167,4969
#define I2C_CR1_STOPIE	I2C_CR1_STOPIE170,5048
#define I2C_CR1_NACKIE	I2C_CR1_NACKIE173,5139
#define I2C_CR1_ADDRIE	I2C_CR1_ADDRIE176,5232
#define I2C_CR1_RXIE	I2C_CR1_RXIE179,5299
#define I2C_CR1_TXIE	I2C_CR1_TXIE182,5364
#define I2C_CR1_PE	I2C_CR1_PE185,5425
#define I2C_CR2_PECBYTE	I2C_CR2_PECBYTE190,5579
#define I2C_CR2_AUTOEND	I2C_CR2_AUTOEND193,5664
#define I2C_CR2_RELOAD	I2C_CR2_RELOAD196,5734
#define I2C_CR2_NBYTES_SHIFT I2C_CR2_NBYTES_SHIFT199,5813
#define I2C_CR2_NBYTES_MASK I2C_CR2_NBYTES_MASK200,5856
#define I2C_CR2_NACK	I2C_CR2_NACK203,5969
#define I2C_CR2_STOP	I2C_CR2_STOP206,6045
#define I2C_CR2_START	I2C_CR2_START209,6109
#define I2C_CR2_HEAD10R	I2C_CR2_HEAD10R212,6224
#define I2C_CR2_ADD10	I2C_CR2_ADD10215,6311
#define I2C_CR2_RD_WRN	I2C_CR2_RD_WRN218,6393
#define I2C_CR2_SADD_7BIT_SHIFT I2C_CR2_SADD_7BIT_SHIFT220,6429
#define I2C_CR2_SADD_10BIT_SHIFT I2C_CR2_SADD_10BIT_SHIFT221,6471
#define I2C_CR2_SADD_7BIT_MASK I2C_CR2_SADD_7BIT_MASK222,6513
#define I2C_CR2_SADD_10BIT_MASK I2C_CR2_SADD_10BIT_MASK223,6587
#define I2C_OAR1_OA1EN_DISABLE	I2C_OAR1_OA1EN_DISABLE228,6749
#define I2C_OAR1_OA1EN_ENABLE	I2C_OAR1_OA1EN_ENABLE229,6793
#define I2C_OAR1_OA1MODE	I2C_OAR1_OA1MODE232,6877
#define I2C_OAR1_OA1MODE_7BIT	I2C_OAR1_OA1MODE_7BIT233,6913
#define I2C_OAR1_OA1MODE_10BIT	I2C_OAR1_OA1MODE_10BIT234,6946
#define I2C_OAR1_OA1	I2C_OAR1_OA1241,7083
#define I2C_OAR1_OA1_7BIT	I2C_OAR1_OA1_7BIT242,7116
#define I2C_OAR1_OA1_10BIT	I2C_OAR1_OA1_10BIT243,7145
#define I2C_OAR2_OA2EN	I2C_OAR2_OA2EN248,7291
#define I2C_OAR2_OA2MSK_NO_MASK	I2C_OAR2_OA2MSK_NO_MASK251,7366
#define I2C_OAR2_OA2MSK_OA2_7_OA2_2	I2C_OAR2_OA2MSK_OA2_7_OA2_2252,7410
#define I2C_OAR2_OA2MSK_OA2_7_OA2_3	I2C_OAR2_OA2MSK_OA2_7_OA2_3253,7457
#define I2C_OAR2_OA2MSK_OA2_7_OA2_4	I2C_OAR2_OA2MSK_OA2_7_OA2_4254,7504
#define I2C_OAR2_OA2MSK_OA2_7_OA2_5	I2C_OAR2_OA2MSK_OA2_7_OA2_5255,7551
#define I2C_OAR2_OA2MSK_OA2_7_OA2_6	I2C_OAR2_OA2MSK_OA2_7_OA2_6256,7598
#define I2C_OAR2_OA2MSK_OA2_7	I2C_OAR2_OA2MSK_OA2_7257,7645
#define I2C_OAR2_OA2MSK_NO_CMP	I2C_OAR2_OA2MSK_NO_CMP258,7687
#define I2C_TIMINGR_PRESC_SHIFT I2C_TIMINGR_PRESC_SHIFT265,7890
#define I2C_TIMINGR_PRESC_MASK I2C_TIMINGR_PRESC_MASK266,7925
#define I2C_TIMINGR_SCLDEL_SHIFT I2C_TIMINGR_SCLDEL_SHIFT269,8012
#define I2C_TIMINGR_SCLDEL_MASK I2C_TIMINGR_SCLDEL_MASK270,8048
#define I2C_TIMINGR_SDADEL_SHIFT I2C_TIMINGR_SDADEL_SHIFT273,8157
#define I2C_TIMINGR_SDADEL_MASK I2C_TIMINGR_SDADEL_MASK274,8193
#define I2C_TIMINGR_SCLH_SHIFT I2C_TIMINGR_SCLH_SHIFT277,8314
#define I2C_TIMINGR_SCLH_MASK I2C_TIMINGR_SCLH_MASK278,8347
#define I2C_TIMINGR_SCLL_SHIFT I2C_TIMINGR_SCLL_SHIFT281,8463
#define I2C_TIMINGR_SCLL_MASK I2C_TIMINGR_SCLL_MASK282,8496
#define I2C_TIEMOUTR_TEXTEN	I2C_TIEMOUTR_TEXTEN287,8685
#define I2C_TIEMOUTR_TIMOUTEN	I2C_TIEMOUTR_TIMOUTEN293,8825
#define I2C_TIEMOUTR_TIDLE_SCL_LOW	I2C_TIEMOUTR_TIDLE_SCL_LOW296,8909
#define I2C_TIEMOUTR_TIDLE_SCL_SDA_HIGH	I2C_TIEMOUTR_TIDLE_SCL_SDA_HIGH297,8956
#define I2C_ISR_DIR_READ	I2C_ISR_DIR_READ310,9331
#define I2C_ISR_DIR_WRITE	I2C_ISR_DIR_WRITE311,9369
#define I2C_ISR_BUSY	I2C_ISR_BUSY314,9430
#define I2C_ISR_ALERT	I2C_ISR_ALERT317,9489
#define I2C_ISR_TIMEOUT	I2C_ISR_TIMEOUT320,9570
#define I2C_ISR_PECERR	I2C_ISR_PECERR323,9644
#define I2C_ISR_OVR	I2C_ISR_OVR326,9721
#define I2C_ISR_ARLO	I2C_ISR_ARLO329,9783
#define I2C_ISR_BERR	I2C_ISR_BERR332,9838
#define I2C_ISR_TCR	I2C_ISR_TCR335,9907
#define I2C_ISR_TC	I2C_ISR_TC338,9981
#define I2C_ISR_STOPF	I2C_ISR_STOPF341,10045
#define I2C_ISR_NACKF	I2C_ISR_NACKF344,10122
#define I2C_ISR_ADDR	I2C_ISR_ADDR347,10197
#define I2C_ISR_RXNE	I2C_ISR_RXNE350,10286
#define I2C_ISR_TXIS	I2C_ISR_TXIS353,10372
#define I2C_ISR_TXE	I2C_ISR_TXE356,10460
#define I2C_ICR_ALERTCF	I2C_ICR_ALERTCF361,10605
#define I2C_ICR_TIMOUTCF	I2C_ICR_TIMOUTCF364,10687
#define I2C_ICR_PECCF	I2C_ICR_PECCF367,10758
#define I2C_ICR_OVRCF	I2C_ICR_OVRCF370,10834
#define I2C_ICR_ARLOCF	I2C_ICR_ARLOCF373,10911
#define I2C_ICR_BERRCF	I2C_ICR_BERRCF376,10981
#define I2C_ICR_STOPCF	I2C_ICR_STOPCF379,11056
#define I2C_ICR_NACKCF	I2C_ICR_NACKCF382,11132
#define I2C_ICR_ADDRCF	I2C_ICR_ADDRCF385,11208
enum i2c_speeds {i2c_speeds396,11481
	i2c_speed_sm_100k,i2c_speed_sm_100k397,11499
	i2c_speed_fm_400k,i2c_speed_fm_400k398,11519
	i2c_speed_fmp_1m,i2c_speed_fmp_1m399,11539
	i2c_speed_unknowni2c_speed_unknown400,11558

../../../../libopencm3/include/libopencm3/stm32/common/syscfg_common_l1f234.h,507
#define LIBOPENCM3_SYSCFG_COMMON_L1F234_HLIBOPENCM3_SYSCFG_COMMON_L1F234_H34,1226
#define SYSCFG_MEMRM	SYSCFG_MEMRM40,1359
#define SYSCFG_PMC	SYSCFG_PMC42,1410
#define SYSCFG_EXTICR(SYSCFG_EXTICR45,1537
#define SYSCFG_EXTICR1	SYSCFG_EXTICR146,1598
#define SYSCFG_EXTICR2	SYSCFG_EXTICR247,1640
#define SYSCFG_EXTICR3	SYSCFG_EXTICR348,1682
#define SYSCFG_EXTICR4	SYSCFG_EXTICR449,1724
#define SYSCFG_CMPCR	SYSCFG_CMPCR51,1767
#define SYSCFG_EXTICR_FIELDSIZE	SYSCFG_EXTICR_FIELDSIZE55,1899

../../../../libopencm3/include/libopencm3/stm32/common/opamp_common_v1.h,1861
#define LIBOPENCM3_OPAMP_COMMON_V1_HLIBOPENCM3_OPAMP_COMMON_V1_H28,924
#define OPAMP_CSR_OUTCAL_MASK	OPAMP_CSR_OUTCAL_MASK35,1050
#define OPAMP_CSR_OUTCAL_SHIFT	OPAMP_CSR_OUTCAL_SHIFT36,1087
#define OPAMP_CSR_OUTCAL_NON_LO_INV	OPAMP_CSR_OUTCAL_NON_LO_INV37,1124
#define OPAMP_CSR_OUTCAL_NON_HI_INV	OPAMP_CSR_OUTCAL_NON_HI_INV38,1166
#define OPAMP_CSR_USER_TRIM	OPAMP_CSR_USER_TRIM40,1209
#define OPAMP_CSR_PGA_GAIN_MASK	OPAMP_CSR_PGA_GAIN_MASK42,1251
#define OPAMP_CSR_PGA_GAIN_SHIFT	OPAMP_CSR_PGA_GAIN_SHIFT43,1290
#define OPAMP_CSR_PGA_GAIN_2	OPAMP_CSR_PGA_GAIN_244,1328
#define OPAMP_CSR_PGA_GAIN_4	OPAMP_CSR_PGA_GAIN_445,1364
#define OPAMP_CSR_PGA_GAIN_8	OPAMP_CSR_PGA_GAIN_846,1400
#define OPAMP_CSR_PGA_GAIN_16	OPAMP_CSR_PGA_GAIN_1647,1436
#define OPAMP_CSR_PGA_GAIN_2_MINUS_VM0	OPAMP_CSR_PGA_GAIN_2_MINUS_VM048,1473
#define OPAMP_CSR_PGA_GAIN_4_MINUS_VM0	OPAMP_CSR_PGA_GAIN_4_MINUS_VM049,1518
#define OPAMP_CSR_PGA_GAIN_8_MINUS_VM0	OPAMP_CSR_PGA_GAIN_8_MINUS_VM050,1563
#define OPAMP_CSR_PGA_GAIN_16_MINUS_VM0	OPAMP_CSR_PGA_GAIN_16_MINUS_VM051,1608
#define OPAMP_CSR_PGA_GAIN_2_MINUS_VM1	OPAMP_CSR_PGA_GAIN_2_MINUS_VM152,1654
#define OPAMP_CSR_PGA_GAIN_4_MINUS_VM1	OPAMP_CSR_PGA_GAIN_4_MINUS_VM153,1699
#define OPAMP_CSR_PGA_GAIN_8_MINUS_VM1	OPAMP_CSR_PGA_GAIN_8_MINUS_VM154,1744
#define OPAMP_CSR_PGA_GAIN_16_MINUS_VM1	OPAMP_CSR_PGA_GAIN_16_MINUS_VM155,1789
#define OPAMP_CSR_VPS_SEL_MASK	OPAMP_CSR_VPS_SEL_MASK57,1836
#define OPAMP_CSR_VPS_SEL_SHIFT	OPAMP_CSR_VPS_SEL_SHIFT58,1874
#define OPAMP_CSR_VMS_SEL_MASK	OPAMP_CSR_VMS_SEL_MASK60,1912
#define OPAMP_CSR_VMS_SEL_SHIFT	OPAMP_CSR_VMS_SEL_SHIFT61,1950
#define OPAMP_CSR_TCM_EN	OPAMP_CSR_TCM_EN63,1988
#define OPAMP_CSR_VM_SEL_PGA_MODE	OPAMP_CSR_VM_SEL_PGA_MODE65,2026
#define OPAMP_CSR_VM_SEL_FOLLOWER_MODE	OPAMP_CSR_VM_SEL_FOLLOWER_MODE66,2066

../../../../libopencm3/include/libopencm3/stm32/common/dcmi_common_f47.h,3456
#define DCMI_CR	DCMI_CR47,1428
#define DCMI_CR_EN	DCMI_CR_EN52,1529
#define DCMI_CR_EDM1	DCMI_CR_EDM153,1560
#define DCMI_CR_EDM0	DCMI_CR_EDM054,1593
#define DCMI_CR_FCRC1	DCMI_CR_FCRC155,1626
#define DCMI_CR_FCRC0	DCMI_CR_FCRC056,1659
#define DCMI_CR_VSPOL	DCMI_CR_VSPOL57,1692
#define DCMI_CR_HSPOL	DCMI_CR_HSPOL58,1725
#define DCMI_CR_PCKPOL	DCMI_CR_PCKPOL59,1758
#define DCMI_CR_ESS	DCMI_CR_ESS60,1792
#define DCMI_CR_JPEG	DCMI_CR_JPEG61,1823
#define DCMI_CR_CROP	DCMI_CR_CROP62,1855
#define DCMI_CR_CM	DCMI_CR_CM63,1887
#define DCMI_CR_CAPTURE	DCMI_CR_CAPTURE64,1917
#define DCMI_SR	DCMI_SR70,1993
#define DCMI_SR_FNE	DCMI_SR_FNE75,2095
#define DCMI_SR_VSYNCK	DCMI_SR_VSYNCK76,2126
#define DCMI_SR_HSYNCK	DCMI_SR_HSYNCK77,2160
#define DCMI_RIS	DCMI_RIS87,2457
#define DCMI_RIS_LINE	DCMI_RIS_LINE92,2561
#define DCMI_RIS_VSYNC	DCMI_RIS_VSYNC93,2594
#define DCMI_RIS_ERR	DCMI_RIS_ERR94,2628
#define DCMI_RIS_OVR	DCMI_RIS_OVR95,2660
#define DCMI_RIS_FRAME	DCMI_RIS_FRAME96,2692
#define DCMI_IER	DCMI_IER105,2968
#define DCMI_IER_LINE	DCMI_IER_LINE110,3072
#define DCMI_IER_VSYNC	DCMI_IER_VSYNC111,3105
#define DCMI_IER_ERR	DCMI_IER_ERR112,3139
#define DCMI_IER_OVR	DCMI_IER_OVR113,3171
#define DCMI_IER_FRAME	DCMI_IER_FRAME114,3203
#define DCMI_MIS	DCMI_MIS125,3608
#define DCMI_MIS_LINE	DCMI_MIS_LINE130,3712
#define DCMI_MIS_VSYNC	DCMI_MIS_VSYNC131,3745
#define DCMI_MIS_ERR	DCMI_MIS_ERR132,3779
#define DCMI_MIS_OVR	DCMI_MIS_OVR133,3811
#define DCMI_MIS_FRAME	DCMI_MIS_FRAME134,3843
#define DCMI_ICR	DCMI_ICR143,4121
#define DCMI_ICR_LINE	DCMI_ICR_LINE148,4225
#define DCMI_ICR_VSYNC	DCMI_ICR_VSYNC149,4258
#define DCMI_ICR_ERR	DCMI_ICR_ERR150,4292
#define DCMI_ICR_OVR	DCMI_ICR_OVR151,4324
#define DCMI_ICR_FRAME	DCMI_ICR_FRAME152,4356
#define DCMI_ESCR	DCMI_ESCR158,4454
#define DCMI_ESCR_FEC_SHIFT	DCMI_ESCR_FEC_SHIFT163,4561
#define DCMI_ESCR_FEC_MASK	DCMI_ESCR_FEC_MASK164,4593
#define DCMI_ESCR_LEC_SHIFT	DCMI_ESCR_LEC_SHIFT165,4626
#define DCMI_ESCR_LEC_MASK	DCMI_ESCR_LEC_MASK166,4658
#define DCMI_ESCR_LSC_SHIFT	DCMI_ESCR_LSC_SHIFT167,4691
#define DCMI_ESCR_LSC_MASK	DCMI_ESCR_LSC_MASK168,4722
#define DCMI_ESCR_FSC_SHIFT	DCMI_ESCR_FSC_SHIFT169,4755
#define DCMI_ESCR_FSC_MASK	DCMI_ESCR_FSC_MASK170,4786
#define DCMI_ESUR	DCMI_ESUR177,4886
#define DCMI_ESUR_FEU_SHIFT	DCMI_ESUR_FEU_SHIFT182,4993
#define DCMI_ESUR_FEU_MASK	DCMI_ESUR_FEU_MASK183,5025
#define DCMI_ESUR_LEU_SHIFT	DCMI_ESUR_LEU_SHIFT184,5058
#define DCMI_ESUR_LEU_MASK	DCMI_ESUR_LEU_MASK185,5090
#define DCMI_ESUR_LSU_SHIFT	DCMI_ESUR_LSU_SHIFT186,5123
#define DCMI_ESUR_LSU_MASK	DCMI_ESUR_LSU_MASK187,5154
#define DCMI_ESUR_FSU_SHIFT	DCMI_ESUR_FSU_SHIFT188,5187
#define DCMI_ESUR_FSU_MASK	DCMI_ESUR_FSU_MASK189,5218
#define DCMI_CWSTRT	DCMI_CWSTRT195,5294
#define DCMI_CWSTRT_VST_SHIFT	DCMI_CWSTRT_VST_SHIFT200,5407
#define DCMI_CWSTRT_VST_MASK	DCMI_CWSTRT_VST_MASK201,5441
#define DCMI_CWSTRT_HOFFCNT_SHIFT	DCMI_CWSTRT_HOFFCNT_SHIFT202,5478
#define DCMI_CWSTRT_HOFFCNT_MASK	DCMI_CWSTRT_HOFFCNT_MASK203,5514
#define DCMI_CWSIZE	DCMI_CWSIZE209,5596
#define DCMI_CWSIZE_VLINE_SHIFT	DCMI_CWSIZE_VLINE_SHIFT214,5709
#define DCMI_CWSIZE_VLINE_MASK	DCMI_CWSIZE_VLINE_MASK215,5745
#define DCMI_CWSIZE_CAPCNT_SHIFT	DCMI_CWSIZE_CAPCNT_SHIFT216,5784
#define DCMI_CWSIZE_CAPCNT_MASK	DCMI_CWSIZE_CAPCNT_MASK217,5819
#define DCMI_DR	DCMI_DR227,6126

../../../../libopencm3/include/libopencm3/stm32/common/pwr_common_v2.h,867
#define LIBOPENCM3_PWR_COMMON_V2_HLIBOPENCM3_PWR_COMMON_V2_H27,1067
#define PWR_CR_LPRUN PWR_CR_LPRUN36,1298
#define PWR_CR_VOS_LSB	PWR_CR_VOS_LSB39,1398
#define PWR_CR_VOS_RANGE1	PWR_CR_VOS_RANGE144,1514
#define PWR_CR_VOS_RANGE2	PWR_CR_VOS_RANGE245,1565
#define PWR_CR_VOS_RANGE3	PWR_CR_VOS_RANGE346,1616
#define PWR_CR_VOS_MASK	PWR_CR_VOS_MASK48,1675
#define PWR_CR_FWU PWR_CR_FWU51,1749
#define PWR_CR_ULP PWR_CR_ULP54,1819
#define PWR_CR_LPSDSR	PWR_CR_LPSDSR57,1911
#define PWR_CSR_EWUP2	PWR_CSR_EWUP262,2088
#define PWR_CSR_EWUP1	PWR_CSR_EWUP165,2152
#define PWR_CSR_REGLPF PWR_CSR_REGLPF68,2223
#define PWR_CSR_VOSF PWR_CSR_VOSF71,2305
#define PWR_CSR_VREFINTRDYF	PWR_CSR_VREFINTRDYF74,2414
enum pwr_vos_scale {pwr_vos_scale82,2581
	PWR_SCALE1,PWR_SCALE184,2644
	PWR_SCALE2,PWR_SCALE286,2712
	PWR_SCALE3,PWR_SCALE388,2773

../../../../libopencm3/include/libopencm3/stm32/common/ltdc_common_f47.h,11312
#define LIBOPENCM3_STM32_COMMON_LTDC_COMMON_F47_H_LIBOPENCM3_STM32_COMMON_LTDC_COMMON_F47_H_38,1246
#define LTDC_SSCR LTDC_SSCR49,1373
#define LTDC_BPCR LTDC_BPCR50,1435
#define LTDC_AWCR LTDC_AWCR51,1497
#define LTDC_TWCR LTDC_TWCR52,1559
#define LTDC_GCR LTDC_GCR53,1621
#define LTDC_SRCR LTDC_SRCR54,1683
#define LTDC_BCCR LTDC_BCCR55,1745
#define LTDC_IER LTDC_IER56,1807
#define LTDC_ISR LTDC_ISR57,1869
#define LTDC_ICR LTDC_ICR58,1931
#define LTDC_LIPCR LTDC_LIPCR59,1993
#define LTDC_CPSR LTDC_CPSR60,2055
#define LTDC_CDSR LTDC_CDSR61,2117
#define LTDC_LxCR(LTDC_LxCR64,2204
#define LTDC_L1CR LTDC_L1CR65,2285
#define LTDC_L2CR LTDC_L2CR66,2344
#define LTDC_LxWHPCR(LTDC_LxWHPCR68,2404
#define LTDC_L1WHPCR LTDC_L1WHPCR69,2485
#define LTDC_L2WHPCR LTDC_L2WHPCR70,2547
#define LTDC_LxWVPCR(LTDC_LxWVPCR72,2610
#define LTDC_L1WVPCR LTDC_L1WVPCR73,2691
#define LTDC_L2WVPCR LTDC_L2WVPCR74,2753
#define LTDC_LxCKCR(LTDC_LxCKCR76,2816
#define LTDC_L1CKCR LTDC_L1CKCR77,2897
#define LTDC_L2CKCR LTDC_L2CKCR78,2958
#define LTDC_LxPFCR(LTDC_LxPFCR80,3020
#define LTDC_L1PFCR LTDC_L1PFCR81,3101
#define LTDC_L2PFCR LTDC_L2PFCR82,3162
#define LTDC_LxCACR(LTDC_LxCACR84,3224
#define LTDC_L1CACR LTDC_L1CACR85,3305
#define LTDC_L2CACR LTDC_L2CACR86,3366
#define LTDC_LxDCCR(LTDC_LxDCCR88,3428
#define LTDC_L1DCCR LTDC_L1DCCR89,3509
#define LTDC_L2DCCR LTDC_L2DCCR90,3570
#define LTDC_LxBFCR(LTDC_LxBFCR92,3632
#define LTDC_L1BFCR LTDC_L1BFCR93,3713
#define LTDC_L2BFCR LTDC_L2BFCR94,3774
#define LTDC_LxCFBAR(LTDC_LxCFBAR96,3836
#define LTDC_L1CFBAR LTDC_L1CFBAR97,3917
#define LTDC_L2CFBAR LTDC_L2CFBAR98,3979
#define LTDC_LxCFBLR(LTDC_LxCFBLR100,4042
#define LTDC_L1CFBLR LTDC_L1CFBLR101,4123
#define LTDC_L2CFBLR LTDC_L2CFBLR102,4185
#define LTDC_LxCFBLNR(LTDC_LxCFBLNR104,4248
#define LTDC_L1CFBLNR LTDC_L1CFBLNR105,4329
#define LTDC_L2CFBLNR LTDC_L2CFBLNR106,4392
#define LTDC_LxCLUTWR(LTDC_LxCLUTWR108,4456
#define LTDC_L1CLUTWR LTDC_L1CLUTWR109,4537
#define LTDC_L2CLUTWR LTDC_L2CLUTWR110,4600
#define LTDC_LAYER_1 LTDC_LAYER_1117,4802
#define LTDC_LAYER_2 LTDC_LAYER_2118,4825
#define LTDC_SSCR_HSW_SHIFT LTDC_SSCR_HSW_SHIFT125,4978
#define LTDC_SSCR_HSW_MASK LTDC_SSCR_HSW_MASK126,5021
#define LTDC_SSCR_VSH_SHIFT LTDC_SSCR_VSH_SHIFT129,5106
#define LTDC_SSCR_VSH_MASK LTDC_SSCR_VSH_MASK130,5148
#define LTDC_BPCR_AHBP_SHIFT LTDC_BPCR_AHBP_SHIFT135,5316
#define LTDC_BPCR_AHBP_MASK LTDC_BPCR_AHBP_MASK136,5359
#define LTDC_BPCR_AVBP_SHIFT LTDC_BPCR_AVBP_SHIFT139,5444
#define LTDC_BPCR_AVBP_MASK LTDC_BPCR_AVBP_MASK140,5486
#define LTDC_AWCR_AAW_SHIFT LTDC_AWCR_AAW_SHIFT145,5645
#define LTDC_AWCR_AAW_MASK LTDC_AWCR_AAW_MASK146,5688
#define LTDC_AWCR_AAH_SHIFT LTDC_AWCR_AAH_SHIFT149,5767
#define LTDC_AWCR_AAH_MASK LTDC_AWCR_AAH_MASK150,5809
#define LTDC_TWCR_TOTALW_SHIFT LTDC_TWCR_TOTALW_SHIFT155,5955
#define LTDC_TWCR_TOTALW_MASK LTDC_TWCR_TOTALW_MASK156,5998
#define LTDC_TWCR_TOTALH_SHIFT LTDC_TWCR_TOTALH_SHIFT159,6064
#define LTDC_TWCR_TOTALH_MASK LTDC_TWCR_TOTALH_MASK160,6106
#define LTDC_GCR_LTDC_ENABLE LTDC_GCR_LTDC_ENABLE163,6182
#define LTDC_GCR_DITHER_ENABLE LTDC_GCR_DITHER_ENABLE164,6224
#define LTDC_GCR_PCPOL_ACTIVE_LOW LTDC_GCR_PCPOL_ACTIVE_LOW166,6268
#define LTDC_GCR_PCPOL_ACTIVE_HIGH LTDC_GCR_PCPOL_ACTIVE_HIGH167,6311
#define LTDC_GCR_DEPOL_ACTIVE_LOW LTDC_GCR_DEPOL_ACTIVE_LOW169,6355
#define LTDC_GCR_DEPOL_ACTIVE_HIGH LTDC_GCR_DEPOL_ACTIVE_HIGH170,6398
#define LTDC_GCR_VSPOL_ACTIVE_LOW LTDC_GCR_VSPOL_ACTIVE_LOW172,6442
#define LTDC_GCR_VSPOL_ACTIVE_HIGH LTDC_GCR_VSPOL_ACTIVE_HIGH173,6485
#define LTDC_GCR_HSPOL_ACTIVE_LOW LTDC_GCR_HSPOL_ACTIVE_LOW175,6529
#define LTDC_GCR_HSPOL_ACTIVE_HIGH LTDC_GCR_HSPOL_ACTIVE_HIGH176,6572
#define	LTDC_GCR_HSPOL	LTDC_GCR_HSPOL179,6664
#define LTDC_GCR_VSPOL	LTDC_GCR_VSPOL180,6699
#define LTDC_GCR_DEPOL	LTDC_GCR_DEPOL181,6734
#define LTDC_GCR_PCPOL	LTDC_GCR_PCPOL182,6769
#define LTDC_GCR_DITHER	LTDC_GCR_DITHER183,6804
#define LTDC_GCR_LTDCEN	LTDC_GCR_LTDCEN184,6840
#define LTDC_SRCR_VBR LTDC_SRCR_VBR189,6988
#define LTDC_SRCR_IMR LTDC_SRCR_IMR192,7061
#define LTDC_SRCR_RELOAD_IMR LTDC_SRCR_RELOAD_IMR195,7144
#define LTDC_SRCR_RELOAD_VBR LTDC_SRCR_RELOAD_VBR196,7186
#define LTDC_IER_RRIE LTDC_IER_RRIE201,7349
#define LTDC_IER_TERRIE LTDC_IER_TERRIE204,7437
#define LTDC_IER_FUIE LTDC_IER_FUIE207,7524
#define LTDC_IER_LIE LTDC_IER_LIE210,7602
#define LTDC_ISR_RRIF LTDC_ISR_RRIF215,7770
#define LTDC_ISR_TERRIF LTDC_ISR_TERRIF218,7856
#define LTDC_ISR_FUIF LTDC_ISR_FUIF221,7941
#define LTDC_ISR_LIF LTDC_ISR_LIF224,8017
#define LTDC_ICR_CRRIF LTDC_ICR_CRRIF229,8192
#define LTDC_ICR_CTERRIF LTDC_ICR_CTERRIF232,8285
#define LTDC_ICR_CFUIF LTDC_ICR_CFUIF235,8377
#define LTDC_ICR_CLIF LTDC_ICR_CLIF238,8460
#define LTDC_LIPCR_LIPOS_SHIFT LTDC_LIPCR_LIPOS_SHIFT243,8621
#define LTDC_LIPCR_LIPOS_MASK LTDC_LIPCR_LIPOS_MASK244,8663
#define LTDC_CPSR_CXPOS_SHIFT LTDC_CPSR_CXPOS_SHIFT249,8816
#define LTDC_CPSR_CXPOS_MASK LTDC_CPSR_CXPOS_MASK250,8859
#define LTDC_CPSR_CYPOS_SHIFT LTDC_CPSR_CYPOS_SHIFT253,8932
#define LTDC_CPSR_CYPOS_MASK LTDC_CPSR_CYPOS_MASK254,8974
#define LTDC_CDSR_VDES LTDC_CDSR_VDES257,9064
#define LTDC_CDSR_HDES LTDC_CDSR_HDES258,9106
#define LTDC_CDSR_VSYNCS LTDC_CDSR_VSYNCS259,9148
#define LTDC_CDSR_HSYNCS LTDC_CDSR_HSYNCS260,9190
#define LTDC_LxCR_LAYER_ENABLE LTDC_LxCR_LAYER_ENABLE263,9265
#define LTDC_LxCR_COLKEY_ENABLE LTDC_LxCR_COLKEY_ENABLE264,9307
#define LTDC_LxCR_COLTAB_ENABLE LTDC_LxCR_COLTAB_ENABLE265,9349
#define LTDC_LxWHPCR_WHSPPOS_SHIFT LTDC_LxWHPCR_WHSPPOS_SHIFT270,9511
#define LTDC_LxWHPCR_WHSPPOS_MASK LTDC_LxWHPCR_WHSPPOS_MASK271,9554
#define LTDC_LxWHPCR_WHSTPOS_SHIFT LTDC_LxWHPCR_WHSTPOS_SHIFT274,9640
#define LTDC_LxWHPCR_WHSTPOS_MASK LTDC_LxWHPCR_WHSTPOS_MASK275,9682
#define LTDC_LxWVPCR_WVSPPOS_SHIFT LTDC_LxWVPCR_WVSPPOS_SHIFT280,9846
#define LTDC_LxWVPCR_WVSPPOS_MASK LTDC_LxWVPCR_WVSPPOS_MASK281,9889
#define LTDC_LxWVPCR_WVSTPOS_SHIFT LTDC_LxWVPCR_WVSTPOS_SHIFT284,9973
#define LTDC_LxWVPCR_WVSTPOS_MASK LTDC_LxWVPCR_WVSTPOS_MASK285,10015
#define LTDC_LxCKCR_CKRED_SHIFT LTDC_LxCKCR_CKRED_SHIFT290,10163
#define LTDC_LxCKCR_CKRED_MASK LTDC_LxCKCR_CKRED_MASK291,10206
#define LTDC_LxCKCR_CKGREEN_SHIFT LTDC_LxCKCR_CKGREEN_SHIFT294,10274
#define LTDC_LxCKCR_CKGREEN_MASK LTDC_LxCKCR_CKGREEN_MASK295,10317
#define LTDC_LxCKCR_CKBLUE_SHIFT LTDC_LxCKCR_CKBLUE_SHIFT298,10384
#define LTDC_LxCKCR_CKBLUE_MASK LTDC_LxCKCR_CKBLUE_MASK299,10427
#define LTDC_LxPFCR_ARGB8888 LTDC_LxPFCR_ARGB8888302,10507
#define LTDC_LxPFCR_RGB888 LTDC_LxPFCR_RGB888303,10550
#define LTDC_LxPFCR_RGB565 LTDC_LxPFCR_RGB565304,10593
#define LTDC_LxPFCR_ARGB1555 LTDC_LxPFCR_ARGB1555305,10636
#define LTDC_LxPFCR_ARGB4444 LTDC_LxPFCR_ARGB4444306,10679
#define LTDC_LxPFCR_L8 LTDC_LxPFCR_L8307,10722
#define LTDC_LxPFCR_AL44 LTDC_LxPFCR_AL44308,10765
#define LTDC_LxPFCR_AL88 LTDC_LxPFCR_AL88309,10808
#define LTDC_LxCACR_CONSTA_SHIFT LTDC_LxCACR_CONSTA_SHIFT314,10954
#define LTDC_LxCACR_CONSTA_MASK LTDC_LxCACR_CONSTA_MASK315,10996
#define LTDC_LxDCCR_DCALPHA_SHIFT LTDC_LxDCCR_DCALPHA_SHIFT320,11149
#define LTDC_LxDCCR_DCALPHA_MASK LTDC_LxDCCR_DCALPHA_MASK321,11192
#define LTDC_LxDCCR_DCRED_SHIFT LTDC_LxDCCR_DCRED_SHIFT324,11259
#define LTDC_LxDCCR_DCRED_MASK LTDC_LxDCCR_DCRED_MASK325,11302
#define LTDC_LxDCCR_DCGREEN_SHIFT LTDC_LxDCCR_DCGREEN_SHIFT328,11371
#define LTDC_LxDCCR_DCGREEN_MASK LTDC_LxDCCR_DCGREEN_MASK329,11413
#define LTDC_LxDCCR_DCBLUE_SHIFT LTDC_LxDCCR_DCBLUE_SHIFT332,11481
#define LTDC_LxDCCR_DCBLUE_MASK LTDC_LxDCCR_DCBLUE_MASK333,11523
#define LTDC_LxBFCR_BF1_CONST_ALPHA LTDC_LxBFCR_BF1_CONST_ALPHA336,11609
#define LTDC_LxBFCR_BF1_PIXEL_ALPHA_x_CONST_ALPHA LTDC_LxBFCR_BF1_PIXEL_ALPHA_x_CONST_ALPHA337,11667
#define LTDC_LxBFCR_BF2_CONST_ALPHA LTDC_LxBFCR_BF2_CONST_ALPHA339,11768
#define LTDC_LxBFCR_BF2_PIXEL_ALPHA_x_CONST_ALPHA LTDC_LxBFCR_BF2_PIXEL_ALPHA_x_CONST_ALPHA340,11826
#define LTDC_LxCFBAR_CFBAR_SHIFT LTDC_LxCFBAR_CFBAR_SHIFT345,12005
#define LTDC_LxCFBAR_CFBAR_MASK LTDC_LxCFBAR_CFBAR_MASK346,12047
#define LTDC_LxCFBLR_CFBP_SHIFT LTDC_LxCFBLR_CFBP_SHIFT351,12211
#define LTDC_LxCFBLR_CFBP_MASK LTDC_LxCFBLR_CFBP_MASK352,12254
#define LTDC_LxCFBLR_CFBLL_SHIFT LTDC_LxCFBLR_CFBLL_SHIFT355,12339
#define LTDC_LxCFBLR_CFBLL_MASK LTDC_LxCFBLR_CFBLL_MASK356,12381
#define LTDC_LxCFBLNR_CFBLNBR_SHIFT LTDC_LxCFBLNR_CFBLNBR_SHIFT361,12541
#define LTDC_LxCFBLNR_CFBLNBR_MASK LTDC_LxCFBLNR_CFBLNBR_MASK362,12583
#define LTDC_LxCLUTWR_CLUTADD_SHIFT LTDC_LxCLUTWR_CLUTADD_SHIFT367,12730
#define LTDC_LxCLUTWR_CLUTADD_MASK LTDC_LxCLUTWR_CLUTADD_MASK368,12773
#define LTDC_LxCLUTWR_RED_SHIFT LTDC_LxCLUTWR_RED_SHIFT371,12829
#define LTDC_LxCLUTWR_RED_MASK LTDC_LxCLUTWR_RED_MASK372,12872
#define LTDC_LxCLUTWR_GREEN_SHIFT LTDC_LxCLUTWR_GREEN_SHIFT375,12930
#define LTDC_LxCLUTWR_GREEN_MASK LTDC_LxCLUTWR_GREEN_MASK376,12972
#define LTDC_LxCLUTWR_BLUE_SHIFT LTDC_LxCLUTWR_BLUE_SHIFT379,13029
#define LTDC_LxCLUTWR_BLUE_MASK LTDC_LxCLUTWR_BLUE_MASK380,13071
static inline void ltdc_ctrl_enable(uint32_t ctrl_flags)ltdc_ctrl_enable387,13163
static inline void ltdc_ctrl_disable(uint32_t ctrl_flags)ltdc_ctrl_disable392,13261
static inline void ltdc_reload(uint32_t reload_flags)ltdc_reload397,13363
static inline void ltdc_set_background_color(uint8_t r, uint8_t g, uint8_t b)ltdc_set_background_color402,13460
static inline void ltdc_get_current_position(uint16_t *x, uint16_t *y)ltdc_get_current_position409,13638
static inline uint16_t ltdc_get_current_position_x(void)ltdc_get_current_position_x416,13779
static inline uint16_t ltdc_get_current_position_y(void)ltdc_get_current_position_y421,13866
static inline uint32_t ltdc_get_display_status(uint32_t status_flags)ltdc_get_display_status426,13956
static inline void ltdc_layer_ctrl_enable(uint32_t layer, uint32_t ctrl_flags)ltdc_layer_ctrl_enable432,14078
static inline void ltdc_layer_ctrl_disable(uint32_t layer, uint32_t ctrl_flags)ltdc_layer_ctrl_disable437,14198
static inline void ltdc_set_color_key(uint32_t layer,ltdc_set_color_key442,14322
static inline void ltdc_set_pixel_format(uint32_t layer, uint32_t format)ltdc_set_pixel_format450,14509
static inline void ltdc_set_constant_alpha(uint32_t layer, uint8_t alpha)ltdc_set_constant_alpha455,14620
static inline void ltdc_set_default_colors(uint32_t layer,ltdc_set_default_colors460,14738
static inline void ltdc_set_blending_factors(uint32_t layer,ltdc_set_blending_factors470,14969
static inline void ltdc_set_fbuffer_address(uint32_t layer, uint32_t address)ltdc_set_fbuffer_address476,15120
static inline uint32_t ltdc_get_fbuffer_address(uint32_t layer)ltdc_get_fbuffer_address481,15246
static inline void ltdc_set_fb_line_length(uint32_t layer,ltdc_set_fb_line_length486,15344
static inline void ltdc_set_fb_line_count(uint32_t layer, uint16_t linecount)ltdc_set_fb_line_count492,15518
static inline bool LTDC_SRCR_IS_RELOADING(void)LTDC_SRCR_IS_RELOADING519,16175
static inline uint32_t ltdc_get_rgb888_from_rgb565(uint16_t rgb565)ltdc_get_rgb888_from_rgb565530,16395

../../../../libopencm3/include/libopencm3/stm32/common/iwdg_common_v2.h,78
#define IWDG_WINR	IWDG_WINR48,1820
#define IWDG_SR_WVU	IWDG_SR_WVU57,2193

../../../../libopencm3/include/libopencm3/stm32/common/hash_common_f24.h,1579
#define LIBOPENCM3_HASH_COMMON_F24_HLIBOPENCM3_HASH_COMMON_F24_H32,1027
#define HASH_BASE	HASH_BASE41,1317
#define HASH	HASH42,1364
#define HASH_CR	HASH_CR48,1516
#define HASH_DIN	HASH_DIN51,1596
#define HASH_STR	HASH_STR54,1671
#define HASH_HR	HASH_HR57,1750
#define HASH_IMR	HASH_IMR60,1848
#define HASH_SR	HASH_SR63,1923
#define HASH_CSR	HASH_CSR66,2010
#define HASH_CR_INIT	HASH_CR_INIT71,2192
#define HASH_CR_DMAE	HASH_CR_DMAE74,2247
#define HASH_DATA_32BIT	HASH_DATA_32BIT82,2466
#define HASH_DATA_16BIT	HASH_DATA_16BIT83,2501
#define HASH_DATA_8BIT	HASH_DATA_8BIT84,2536
#define HASH_DATA_BITSTRING	HASH_DATA_BITSTRING85,2570
#define HASH_CR_DATATYPE	HASH_CR_DATATYPE87,2616
#define HASH_MODE_HASH	HASH_MODE_HASH95,2819
#define HASH_MODE_HMAC	HASH_MODE_HMAC96,2852
#define HASH_CR_MODE	HASH_CR_MODE98,2893
#define HASH_ALGO_SHA1	HASH_ALGO_SHA1106,3108
#define HASH_ALGO_MD5	HASH_ALGO_MD5107,3141
#define HASH_CR_ALGO	HASH_CR_ALGO109,3181
#define HASH_CR_NBW	HASH_CR_NBW112,3255
#define HASH_CR_DINNE	HASH_CR_DINNE115,3336
#define HASH_KEY_SHORT	HASH_KEY_SHORT123,3554
#define HASH_KEY_LONG	HASH_KEY_LONG124,3588
#define HASH_CR_LKEY	HASH_CR_LKEY126,3629
#define HASH_STR_NBW	HASH_STR_NBW132,3827
#define HASH_STR_DCAL	HASH_STR_DCAL135,3891
#define HASH_IMR_DINIE	HASH_IMR_DINIE140,4046
#define HASH_IMR_DCIE	HASH_IMR_DCIE143,4139
#define HASH_SR_DINIS	HASH_SR_DINIS148,4294
#define HASH_SR_DCIS	HASH_SR_DCIS151,4386
#define HASH_SR_DMAS	HASH_SR_DMAS154,4441
#define HASH_SR_BUSY	HASH_SR_BUSY157,4494

../../../../libopencm3/include/libopencm3/stm32/l0/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H32,964

../../../../libopencm3/include/libopencm3/stm32/l0/memorymap.h,2606
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H19,757
#define FLASH_BASE	FLASH_BASE26,941
#define PERIPH_BASE	PERIPH_BASE27,976
#define IOPORT_BASE	IOPORT_BASE28,1012
#define INFO_BASE	INFO_BASE29,1048
#define PERIPH_BASE_APB1	PERIPH_BASE_APB130,1082
#define PERIPH_BASE_APB2	PERIPH_BASE_APB231,1132
#define PERIPH_BASE_AHB	PERIPH_BASE_AHB32,1182
#define TIM2_BASE	TIM2_BASE37,1279
#define TIM3_BASE	TIM3_BASE38,1327
#define TIM6_BASE	TIM6_BASE39,1375
#define TIM7_BASE	TIM7_BASE40,1423
#define LCD_BASE	LCD_BASE41,1471
#define RTC_BASE	RTC_BASE42,1518
#define WWDG_BASE	WWDG_BASE43,1565
#define IWDG_BASE	IWDG_BASE44,1613
#define SPI2_BASE	SPI2_BASE45,1661
#define USART2_BASE	USART2_BASE46,1709
#define LPUART1_BASE	LPUART1_BASE47,1759
#define USART4_BASE	USART4_BASE48,1810
#define USART5_BASE	USART5_BASE49,1860
#define I2C1_BASE	I2C1_BASE50,1910
#define I2C2_BASE	I2C2_BASE51,1958
#define USB_DEV_FS_BASE	USB_DEV_FS_BASE52,2006
#define USB_PMA_BASE	USB_PMA_BASE53,2060
#define CRS_BASE	CRS_BASE54,2111
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE55,2158
#define DAC_BASE	DAC_BASE56,2214
#define I2C3_BASE	I2C3_BASE57,2261
#define LPTIM1_BASE	LPTIM1_BASE58,2309
#define SYSCFG_BASE	SYSCFG_BASE62,2372
#define EXTI_BASE	EXTI_BASE63,2422
#define TIM21_BASE	TIM21_BASE64,2470
#define TIM22_BASE	TIM22_BASE65,2519
#define FIREWALL_BASE	FIREWALL_BASE66,2568
#define ADC1_BASE	ADC1_BASE67,2620
#define SPI1_BASE	SPI1_BASE68,2668
#define USART1_BASE	USART1_BASE69,2716
#define DBGMCU_BASE	DBGMCU_BASE70,2766
#define DMA1_BASE	DMA1_BASE73,2827
#define RCC_BASE	RCC_BASE74,2875
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE75,2922
#define CRC_BASE	CRC_BASE76,2983
#define TSC_BASE	TSC_BASE77,3030
#define RNG_BASE	RNG_BASE78,3077
#define AES_BASE	AES_BASE79,3124
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE81,3172
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE82,3222
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE83,3272
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE84,3322
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE85,3372
#define GPIO_PORT_H_BASE	GPIO_PORT_H_BASE86,3422
#define DESIG_FLASH_SIZE_BASE	DESIG_FLASH_SIZE_BASE89,3507
#define DESIG_UNIQUE_ID_BASE	DESIG_UNIQUE_ID_BASE90,3557
#define DESIG_UNIQUE_ID0	DESIG_UNIQUE_ID091,3606
#define DESIG_UNIQUE_ID1	DESIG_UNIQUE_ID192,3661
#define DESIG_UNIQUE_ID2	DESIG_UNIQUE_ID293,3720
#define ST_VREFINT_CAL	ST_VREFINT_CAL96,3835
#define ST_TSENSE_CAL1_30C	ST_TSENSE_CAL1_30C97,3887
#define ST_TSENSE_CAL2_110C	ST_TSENSE_CAL2_110C98,3942

../../../../libopencm3/include/libopencm3/stm32/l0/nvic.h,1675
#define LIBOPENCM3_STM32_L0_NVIC_HLIBOPENCM3_STM32_L0_NVIC_H7,180
#define NVIC_WWDG_IRQ NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,387
#define NVIC_RTC_IRQ NVIC_RTC_IRQ18,410
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ19,433
#define NVIC_RCC_IRQ NVIC_RCC_IRQ20,458
#define NVIC_EXTI0_1_IRQ NVIC_EXTI0_1_IRQ21,481
#define NVIC_EXTI2_3_IRQ NVIC_EXTI2_3_IRQ22,508
#define NVIC_EXTI4_15_IRQ NVIC_EXTI4_15_IRQ23,535
#define NVIC_TSC_IRQ NVIC_TSC_IRQ24,563
#define NVIC_DMA1_CHANNEL1_IRQ NVIC_DMA1_CHANNEL1_IRQ25,586
#define NVIC_DMA1_CHANNEL2_3_IRQ NVIC_DMA1_CHANNEL2_3_IRQ26,619
#define NVIC_DMA1_CHANNEL4_5_IRQ NVIC_DMA1_CHANNEL4_5_IRQ27,655
#define NVIC_ADC_COMP_IRQ NVIC_ADC_COMP_IRQ28,691
#define NVIC_LPTIM1_IRQ NVIC_LPTIM1_IRQ29,720
#define NVIC_USART4_5_IRQ NVIC_USART4_5_IRQ30,747
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ31,776
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ32,801
#define NVIC_TIM6_DAC_IRQ NVIC_TIM6_DAC_IRQ33,826
#define NVIC_TIM7_IRQ NVIC_TIM7_IRQ34,855
#define NVIC_RESERVED4_IRQ NVIC_RESERVED4_IRQ35,880
#define NVIC_TIM21_IRQ NVIC_TIM21_IRQ36,910
#define NVIC_I2C3_IRQ NVIC_I2C3_IRQ37,936
#define NVIC_TIM22_IRQ NVIC_TIM22_IRQ38,961
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ39,987
#define NVIC_I2C2_IRQ NVIC_I2C2_IRQ40,1012
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ41,1037
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ42,1062
#define NVIC_USART1_IRQ NVIC_USART1_IRQ43,1087
#define NVIC_USART2_IRQ NVIC_USART2_IRQ44,1114
#define NVIC_LPUART1_AES_RNG_IRQ NVIC_LPUART1_AES_RNG_IRQ45,1141
#define NVIC_LCD_IRQ NVIC_LCD_IRQ46,1177
#define NVIC_USB_IRQ NVIC_USB_IRQ47,1201
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT49,1226

../../../../libopencm3/include/libopencm3/stm32/l0/syscfg.h,3300
#define LIBOPENCM3_SYSCFG_HLIBOPENCM3_SYSCFG_H36,1151
#define SYSCFG_CFGR1	SYSCFG_CFGR147,1670
#define SYSCFG_CFGR2	SYSCFG_CFGR248,1720
#define SYSCFG_EXTICR(SYSCFG_EXTICR49,1770
#define SYSCFG_EXTICR1	SYSCFG_EXTICR150,1831
#define SYSCFG_EXTICR2	SYSCFG_EXTICR251,1873
#define SYSCFG_EXTICR3	SYSCFG_EXTICR352,1915
#define SYSCFG_EXTICR4	SYSCFG_EXTICR453,1957
#define COMP1_CTRL	COMP1_CTRL54,1999
#define COMP2_CTRL	COMP2_CTRL55,2047
#define SYSCFG_CFGR3	SYSCFG_CFGR356,2095
#define SYSCFG_CFGR1_MEM_MODE_SHIFT	SYSCFG_CFGR1_MEM_MODE_SHIFT64,2468
#define SYSCFG_CFGR1_MEM_MODE	SYSCFG_CFGR1_MEM_MODE65,2506
#define SYSCFG_CFGR1_MEM_MODE_FLASH	SYSCFG_CFGR1_MEM_MODE_FLASH66,2572
#define SYSCFG_CFGR1_MEM_MODE_SYSTEM	SYSCFG_CFGR1_MEM_MODE_SYSTEM67,2643
#define SYSCFG_CFGR1_MEM_MODE_SRAM	SYSCFG_CFGR1_MEM_MODE_SRAM68,2715
#define SYSCFG_CFGR1_UFB	SYSCFG_CFGR1_UFB70,2786
#define SYSCFG_CFGR1_BOOT_MODE_SHIFT	SYSCFG_CFGR1_BOOT_MODE_SHIFT72,2820
#define SYSCFG_CFGR1_BOOT_MODE	SYSCFG_CFGR1_BOOT_MODE73,2859
#define SYSCFG_CFGR1_BOOT_MODE_FLASH	SYSCFG_CFGR1_BOOT_MODE_FLASH74,2927
#define SYSCFG_CFGR1_BOOT_MODE_SYSTEM	SYSCFG_CFGR1_BOOT_MODE_SYSTEM75,3000
#define SYSCFG_CFGR1_BOOT_MODE_SRAM	SYSCFG_CFGR1_BOOT_MODE_SRAM76,3074
#define SYSCFG_CFGR2_FWDIS	SYSCFG_CFGR2_FWDIS80,3228
#define SYSCFG_CFGR2_I2C_PB6_FMP	SYSCFG_CFGR2_I2C_PB6_FMP82,3266
#define SYSCFG_CFGR2_I2C_PB7_FMP	SYSCFG_CFGR2_I2C_PB7_FMP83,3308
#define SYSCFG_CFGR2_I2C_PB8_FMP	SYSCFG_CFGR2_I2C_PB8_FMP84,3350
#define SYSCFG_CFGR2_I2C_PB9_FMP	SYSCFG_CFGR2_I2C_PB9_FMP85,3393
#define SYSCFG_CFGR2_I2C1_FMP	SYSCFG_CFGR2_I2C1_FMP87,3437
#define SYSCFG_CFGR2_I2C2_FMP	SYSCFG_CFGR2_I2C2_FMP88,3478
#define SYSCFG_CFGR2_I2C3_FMP	SYSCFG_CFGR2_I2C3_FMP89,3519
#define SYSCFG_CFGR3_EN_VREFINT	SYSCFG_CFGR3_EN_VREFINT93,3639
#define SYSCFG_CFGR3_SEL_VREF_OUT_SHIFT	SYSCFG_CFGR3_SEL_VREF_OUT_SHIFT95,3682
#define SYSCFG_CFGR3_SEL_VREF_OUT	SYSCFG_CFGR3_SEL_VREF_OUT96,3724
#define SYSCFG_CFGR3_SEL_VREF_OUT_PB0	SYSCFG_CFGR3_SEL_VREF_OUT_PB097,3795
#define SYSCFG_CFGR3_SEL_VREF_OUT_PB1	SYSCFG_CFGR3_SEL_VREF_OUT_PB198,3870
#define SYSCFG_CFGR3_ENBUF_VREFINT_ADC	SYSCFG_CFGR3_ENBUF_VREFINT_ADC100,3946
#define SYSCFG_CFGR3_ENBUF_SENSOR_ADC	SYSCFG_CFGR3_ENBUF_SENSOR_ADC101,3994
#define SYSCFG_CFGR3_ENBUF_VREFINT_COMP	SYSCFG_CFGR3_ENBUF_VREFINT_COMP102,4041
#define SYSCFG_CFGR3_ENREF_HSI48	SYSCFG_CFGR3_ENREF_HSI48103,4091
#define SYSCFG_CFGR3_REF_HSI48_RDYF	SYSCFG_CFGR3_REF_HSI48_RDYF105,4135
#define SYSCFG_CFGR3_SENSOR_ADC_RDYF	SYSCFG_CFGR3_SENSOR_ADC_RDYF106,4181
#define SYSCFG_CFGR3_VREFINT_ADC_RDYF	SYSCFG_CFGR3_VREFINT_ADC_RDYF107,4228
#define SYSCFG_CFGR3_VREFINT_COMP_RDYF	SYSCFG_CFGR3_VREFINT_COMP_RDYF108,4276
#define SYSCFG_CFGR3_VREFINT_RDYF	SYSCFG_CFGR3_VREFINT_RDYF109,4325
#define SYSCFG_CFGR3_REF_LOCK	SYSCFG_CFGR3_REF_LOCK110,4369
#define SYSCFG_EXTICR_FIELDSIZE	SYSCFG_EXTICR_FIELDSIZE114,4492
#define SYSCFG_EXTICR_GPIOA	SYSCFG_EXTICR_GPIOA115,4527
#define SYSCFG_EXTICR_GPIOB	SYSCFG_EXTICR_GPIOB116,4558
#define SYSCFG_EXTICR_GPIOC	SYSCFG_EXTICR_GPIOC117,4589
#define SYSCFG_EXTICR_GPIOD	SYSCFG_EXTICR_GPIOD118,4620
#define SYSCFG_EXTICR_GPIOE	SYSCFG_EXTICR_GPIOE119,4651
#define SYSCFG_EXTICR_GPIOH	SYSCFG_EXTICR_GPIOH120,4682

../../../../libopencm3/include/libopencm3/stm32/l0/rcc.h,26773
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H41,1173
#define RCC_CR	RCC_CR49,1356
#define RCC_ICSCR	RCC_ICSCR50,1399
#define RCC_CRRCR	RCC_CRRCR51,1444
#define RCC_CFGR	RCC_CFGR52,1489
#define RCC_CIER	RCC_CIER53,1533
#define RCC_CIFR	RCC_CIFR54,1577
#define RCC_CICR	RCC_CICR55,1621
#define RCC_IOPRSTR	RCC_IOPRSTR56,1665
#define RCC_AHBRSTR	RCC_AHBRSTR57,1712
#define RCC_APB2RSTR	RCC_APB2RSTR58,1759
#define RCC_APB1RSTR	RCC_APB1RSTR59,1807
#define RCC_IOPENR	RCC_IOPENR60,1855
#define RCC_AHBENR	RCC_AHBENR61,1901
#define RCC_APB2ENR	RCC_APB2ENR62,1947
#define RCC_APB1ENR	RCC_APB1ENR63,1994
#define RCC_IOPSMEN	RCC_IOPSMEN64,2041
#define RCC_AHBSMENR	RCC_AHBSMENR65,2088
#define RCC_APB2SMENR	RCC_APB2SMENR66,2136
#define RCC_APB1SMENR	RCC_APB1SMENR67,2185
#define RCC_CCIPR	RCC_CCIPR68,2234
#define RCC_CSR	RCC_CSR69,2279
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY73,2405
#define RCC_CR_PLLON	RCC_CR_PLLON74,2440
#define RCC_CR_RTCPRE_SHIFT	RCC_CR_RTCPRE_SHIFT75,2474
#define RCC_CR_RTCPRE_MASK	RCC_CR_RTCPRE_MASK76,2507
#define RCC_CR_RTCPRE_DIV2	RCC_CR_RTCPRE_DIV277,2540
#define RCC_CR_RTCPRE_DIV4	RCC_CR_RTCPRE_DIV478,2571
#define RCC_CR_RTCPRE_DIV8	RCC_CR_RTCPRE_DIV879,2602
#define RCC_CR_RTCPRE_DIV16	RCC_CR_RTCPRE_DIV1680,2633
#define RCC_CR_CSSHSEON RCC_CR_CSSHSEON81,2665
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP82,2723
#define RCC_CR_HSERDY	RCC_CR_HSERDY83,2758
#define RCC_CR_HSEON	RCC_CR_HSEON84,2793
#define RCC_CR_MSIRDY	RCC_CR_MSIRDY85,2827
#define RCC_CR_MSION	RCC_CR_MSION86,2861
#define RCC_CR_HSI16DIVF	RCC_CR_HSI16DIVF87,2894
#define RCC_CR_HSI16DIVEN	RCC_CR_HSI16DIVEN88,2930
#define RCC_CR_HSI16RDY	RCC_CR_HSI16RDY89,2967
#define RCC_CR_HSI16KERON	RCC_CR_HSI16KERON90,3003
#define RCC_CR_HSI16ON	RCC_CR_HSI16ON91,3040
#define RCC_ICSCR_MSITRIM_SHIFT	RCC_ICSCR_MSITRIM_SHIFT96,3158
#define RCC_ICSCR_MSITRIM_MASK	RCC_ICSCR_MSITRIM_MASK97,3194
#define RCC_ICSCR_MSICAL_SHIFT	RCC_ICSCR_MSICAL_SHIFT98,3231
#define RCC_ICSCR_MSICAL_MASK	RCC_ICSCR_MSICAL_MASK99,3266
#define RCC_ICSCR_MSIRANGE_SHIFT	RCC_ICSCR_MSIRANGE_SHIFT101,3303
#define RCC_ICSCR_MSIRANGE_MASK	RCC_ICSCR_MSIRANGE_MASK102,3339
#define RCC_ICSCR_MSIRANGE_65KHZ	RCC_ICSCR_MSIRANGE_65KHZ103,3376
#define RCC_ICSCR_MSIRANGE_131KHZ	RCC_ICSCR_MSIRANGE_131KHZ104,3413
#define RCC_ICSCR_MSIRANGE_262KHZ	RCC_ICSCR_MSIRANGE_262KHZ105,3451
#define RCC_ICSCR_MSIRANGE_524KHZ	RCC_ICSCR_MSIRANGE_524KHZ106,3489
#define RCC_ICSCR_MSIRANGE_1MHZ	RCC_ICSCR_MSIRANGE_1MHZ107,3527
#define RCC_ICSCR_MSIRANGE_2MHZ	RCC_ICSCR_MSIRANGE_2MHZ108,3564
#define RCC_ICSCR_MSIRANGE_4MHZ	RCC_ICSCR_MSIRANGE_4MHZ109,3601
#define RCC_ICSCR_HSI16TRIM_SHIFT	RCC_ICSCR_HSI16TRIM_SHIFT111,3639
#define RCC_ICSCR_HSI16TRIM_MASK	RCC_ICSCR_HSI16TRIM_MASK112,3675
#define RCC_ICSCR_HSI16CAL_SHIFT	RCC_ICSCR_HSI16CAL_SHIFT113,3713
#define RCC_ICSCR_HSI16CAL_MASK	RCC_ICSCR_HSI16CAL_MASK114,3748
#define RCC_CRRCR_HSI48CAL_SHIFT	RCC_CRRCR_HSI48CAL_SHIFT118,3817
#define RCC_CRRCR_HSI48CAL_MASK	RCC_CRRCR_HSI48CAL_MASK119,3852
#define RCC_CRRCR_HSI48RDY	RCC_CRRCR_HSI48RDY120,3890
#define RCC_CRRCR_HSI48ON	RCC_CRRCR_HSI48ON121,3925
#define RCC_CFGR_MCOPRE_DIV1	RCC_CFGR_MCOPRE_DIV1126,4054
#define RCC_CFGR_MCOPRE_DIV2	RCC_CFGR_MCOPRE_DIV2127,4089
#define RCC_CFGR_MCOPRE_DIV4	RCC_CFGR_MCOPRE_DIV4128,4124
#define RCC_CFGR_MCOPRE_DIV8	RCC_CFGR_MCOPRE_DIV8129,4159
#define RCC_CFGR_MCOPRE_DIV16	RCC_CFGR_MCOPRE_DIV16130,4194
#define RCC_CFGR_MCO_NOCLK	RCC_CFGR_MCO_NOCLK133,4271
#define RCC_CFGR_MCO_SYSCLK	RCC_CFGR_MCO_SYSCLK134,4304
#define RCC_CFGR_MCO_HSI16	RCC_CFGR_MCO_HSI16135,4338
#define RCC_CFGR_MCO_MSI	RCC_CFGR_MCO_MSI136,4371
#define RCC_CFGR_MCO_HSE	RCC_CFGR_MCO_HSE137,4402
#define RCC_CFGR_MCO_PLL	RCC_CFGR_MCO_PLL138,4433
#define RCC_CFGR_MCO_LSI	RCC_CFGR_MCO_LSI139,4464
#define RCC_CFGR_MCO_LSE	RCC_CFGR_MCO_LSE140,4495
#define RCC_CFGR_MCO_HSI48	RCC_CFGR_MCO_HSI48141,4526
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT142,4559
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK143,4591
#define RCC_CFGR_PLLDIV_DIV2	RCC_CFGR_PLLDIV_DIV2147,4684
#define RCC_CFGR_PLLDIV_DIV3	RCC_CFGR_PLLDIV_DIV3148,4717
#define RCC_CFGR_PLLDIV_DIV4	RCC_CFGR_PLLDIV_DIV4149,4750
#define RCC_CFGR_PLLDIV_SHIFT	RCC_CFGR_PLLDIV_SHIFT151,4791
#define RCC_CFGR_PLLDIV_MASK	RCC_CFGR_PLLDIV_MASK152,4824
#define RCC_CFGR_PLLMUL_MUL3	RCC_CFGR_PLLMUL_MUL3156,4924
#define RCC_CFGR_PLLMUL_MUL4	RCC_CFGR_PLLMUL_MUL4157,4958
#define RCC_CFGR_PLLMUL_MUL6	RCC_CFGR_PLLMUL_MUL6158,4992
#define RCC_CFGR_PLLMUL_MUL8	RCC_CFGR_PLLMUL_MUL8159,5026
#define RCC_CFGR_PLLMUL_MUL12	RCC_CFGR_PLLMUL_MUL12160,5060
#define RCC_CFGR_PLLMUL_MUL16	RCC_CFGR_PLLMUL_MUL16161,5095
#define RCC_CFGR_PLLMUL_MUL24	RCC_CFGR_PLLMUL_MUL24162,5130
#define RCC_CFGR_PLLMUL_MUL32	RCC_CFGR_PLLMUL_MUL32163,5165
#define RCC_CFGR_PLLMUL_MUL48	RCC_CFGR_PLLMUL_MUL48164,5200
#define RCC_CFGR_PLLMUL_SHIFT	RCC_CFGR_PLLMUL_SHIFT166,5243
#define RCC_CFGR_PLLMUL_MASK	RCC_CFGR_PLLMUL_MASK167,5277
#define RCC_CFGR_PLLSRC_HSI16_CLK	RCC_CFGR_PLLSRC_HSI16_CLK170,5349
#define RCC_CFGR_PLLSRC_HSE_CLK	RCC_CFGR_PLLSRC_HSE_CLK171,5387
#define RCC_CFGR_STOPWUCK_MSI	RCC_CFGR_STOPWUCK_MSI174,5464
#define RCC_CFGR_STOPWUCK_HSI16	RCC_CFGR_STOPWUCK_HSI16175,5503
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT177,5545
#define RCC_CFGR_PPRE2_MASK	RCC_CFGR_PPRE2_MASK178,5579
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT179,5613
#define RCC_CFGR_PPRE1_MASK	RCC_CFGR_PPRE1_MASK180,5646
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV185,5807
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2186,5841
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4187,5874
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8188,5907
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16189,5940
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV195,6074
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2196,6107
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4197,6139
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8198,6171
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16199,6203
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64200,6236
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128201,6269
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256202,6303
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512203,6337
#define RCC_CFGR_HPRE_MASK	RCC_CFGR_HPRE_MASK205,6379
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT206,6411
#define RCC_CFGR_SWS_MSI	RCC_CFGR_SWS_MSI209,6481
#define RCC_CFGR_SWS_HSI16	RCC_CFGR_SWS_HSI16210,6512
#define RCC_CFGR_SWS_HSE	RCC_CFGR_SWS_HSE211,6545
#define RCC_CFGR_SWS_PLL	RCC_CFGR_SWS_PLL212,6576
#define RCC_CFGR_SWS_MASK	RCC_CFGR_SWS_MASK213,6607
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT214,6639
#define RCC_CFGR_SW_MSI	RCC_CFGR_SW_MSI217,6701
#define RCC_CFGR_SW_HSI16	RCC_CFGR_SW_HSI16218,6732
#define RCC_CFGR_SW_HSE	RCC_CFGR_SW_HSE219,6764
#define RCC_CFGR_SW_PLL	RCC_CFGR_SW_PLL220,6795
#define RCC_CFGR_SW_MASK	RCC_CFGR_SW_MASK221,6826
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT222,6857
#define RCC_CFGR_PPRE2_NODIV	RCC_CFGR_PPRE2_NODIV229,7080
#define RCC_CFGR_PPRE2_DIV2	RCC_CFGR_PPRE2_DIV2230,7114
#define RCC_CFGR_PPRE2_DIV4	RCC_CFGR_PPRE2_DIV4231,7147
#define RCC_CFGR_PPRE2_DIV8	RCC_CFGR_PPRE2_DIV8232,7180
#define RCC_CFGR_PPRE2_DIV16	RCC_CFGR_PPRE2_DIV16233,7213
#define RCC_CFGR_PPRE1_NODIV	RCC_CFGR_PPRE1_NODIV235,7248
#define RCC_CFGR_PPRE1_DIV2	RCC_CFGR_PPRE1_DIV2236,7282
#define RCC_CFGR_PPRE1_DIV4	RCC_CFGR_PPRE1_DIV4237,7315
#define RCC_CFGR_PPRE1_DIV8	RCC_CFGR_PPRE1_DIV8238,7348
#define RCC_CFGR_PPRE1_DIV16	RCC_CFGR_PPRE1_DIV16239,7381
#define RCC_CIER_CSSLSE	RCC_CIER_CSSLSE244,7478
#define RCC_CIER_HSI48RDYIE	RCC_CIER_HSI48RDYIE246,7552
#define RCC_CIER_MSIRDYIE	RCC_CIER_MSIRDYIE247,7591
#define RCC_CIER_PLLRDYIE	RCC_CIER_PLLRDYIE248,7628
#define RCC_CIER_HSERDYIE	RCC_CIER_HSERDYIE249,7665
#define RCC_CIER_HSI16RDYIE	RCC_CIER_HSI16RDYIE250,7702
#define RCC_CIER_LSERDYIE	RCC_CIER_LSERDYIE251,7741
#define RCC_CIER_LSIRDYIE	RCC_CIER_LSIRDYIE252,7778
#define RCC_CIFR_CSSHSEF	RCC_CIFR_CSSHSEF256,7868
#define RCC_CIFR_CSSLSEF	RCC_CIFR_CSSLSEF257,7904
#define RCC_CIFR_HSI48RDYF	RCC_CIFR_HSI48RDYF258,7940
#define RCC_CIFR_MSIRDYF	RCC_CIFR_MSIRDYF259,7978
#define RCC_CIFR_PLLRDYF	RCC_CIFR_PLLRDYF260,8014
#define RCC_CIFR_HSERDYF	RCC_CIFR_HSERDYF261,8050
#define RCC_CIFR_HSI16RDYF	RCC_CIFR_HSI16RDYF262,8086
#define RCC_CIFR_LSERDYF	RCC_CIFR_LSERDYF263,8124
#define RCC_CIFR_LSIRDYF	RCC_CIFR_LSIRDYF264,8160
#define RCC_CICR_CSSHSEC	RCC_CICR_CSSHSEC268,8250
#define RCC_CICR_CSSLSEC	RCC_CICR_CSSLSEC269,8286
#define RCC_CICR_HSI48RDYC	RCC_CICR_HSI48RDYC270,8322
#define RCC_CICR_MSIRDYC	RCC_CICR_MSIRDYC271,8360
#define RCC_CICR_PLLRDYC	RCC_CICR_PLLRDYC272,8396
#define RCC_CICR_HSERDYC	RCC_CICR_HSERDYC273,8432
#define RCC_CICR_HSI16RDYC	RCC_CICR_HSI16RDYC274,8468
#define RCC_CICR_LSERDYC	RCC_CICR_LSERDYC275,8506
#define RCC_CICR_LSIRDYC	RCC_CICR_LSIRDYC276,8542
#define RCC_IOPPRSTR_IOPHRST	RCC_IOPPRSTR_IOPHRST280,8624
#define RCC_IOPPRSTR_IOPERST	RCC_IOPPRSTR_IOPERST281,8662
#define RCC_IOPPRSTR_IOPDRST	RCC_IOPPRSTR_IOPDRST282,8700
#define RCC_IOPPRSTR_IOPCRST	RCC_IOPPRSTR_IOPCRST283,8738
#define RCC_IOPPRSTR_IOPBRST	RCC_IOPPRSTR_IOPBRST284,8776
#define RCC_IOPPRSTR_IOPARST	RCC_IOPPRSTR_IOPARST285,8814
#define RCC_AHBRSTR_CRYPRST	RCC_AHBRSTR_CRYPRST289,8913
#define RCC_AHBRSTR_RNGRST	RCC_AHBRSTR_RNGRST290,8953
#define RCC_AHBRSTR_TSCRST	RCC_AHBRSTR_TSCRST291,8992
#define RCC_AHBRSTR_CRCRST	RCC_AHBRSTR_CRCRST292,9031
#define RCC_AHBRSTR_MIFRST	RCC_AHBRSTR_MIFRST293,9070
#define RCC_AHBRSTR_DMARST	RCC_AHBRSTR_DMARST294,9108
#define RCC_APB2RSTR_DBGRST	RCC_APB2RSTR_DBGRST299,9217
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST300,9257
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST301,9300
#define RCC_APB2RSTR_ADC1RST	RCC_APB2RSTR_ADC1RST302,9341
#define RCC_APB2RSTR_TIM22RST	RCC_APB2RSTR_TIM22RST303,9381
#define RCC_APB2RSTR_TIM21RST	RCC_APB2RSTR_TIM21RST304,9422
#define RCC_APB2RSTR_SYSCFGRST	RCC_APB2RSTR_SYSCFGRST305,9463
#define RCC_APB1RSTR_LPTIM1RST	RCC_APB1RSTR_LPTIM1RST310,9576
#define RCC_APB1RSTR_I2C3RST	RCC_APB1RSTR_I2C3RST311,9619
#define RCC_APB1RSTR_DACRST	RCC_APB1RSTR_DACRST312,9660
#define RCC_APB1RSTR_PWRRST	RCC_APB1RSTR_PWRRST313,9700
#define RCC_APB1RSTR_CRSRST	RCC_APB1RSTR_CRSRST314,9740
#define RCC_APB1RSTR_USBRST	RCC_APB1RSTR_USBRST315,9780
#define RCC_APB1RSTR_I2C2RST	RCC_APB1RSTR_I2C2RST316,9820
#define RCC_APB1RSTR_I2C1RST	RCC_APB1RSTR_I2C1RST317,9861
#define RCC_APB1RSTR_USART5RST	RCC_APB1RSTR_USART5RST318,9902
#define RCC_APB1RSTR_USART4RST	RCC_APB1RSTR_USART4RST319,9945
#define RCC_APB1RSTR_LPUART1RST	RCC_APB1RSTR_LPUART1RST320,9988
#define RCC_APB1RSTR_USART2RST	RCC_APB1RSTR_USART2RST321,10032
#define RCC_APB1RSTR_SPI2RST	RCC_APB1RSTR_SPI2RST322,10075
#define RCC_APB1RSTR_WWDGRST	RCC_APB1RSTR_WWDGRST323,10116
#define RCC_APB1RSTR_LCDRST	RCC_APB1RSTR_LCDRST324,10157
#define RCC_APB1RSTR_TIM7RST	RCC_APB1RSTR_TIM7RST325,10196
#define RCC_APB1RSTR_TIM6RST	RCC_APB1RSTR_TIM6RST326,10236
#define RCC_APB1RSTR_TIM3RST	RCC_APB1RSTR_TIM3RST327,10276
#define RCC_APB1RSTR_TIM2RST	RCC_APB1RSTR_TIM2RST328,10316
#define RCC_IOPENR_IOPHEN	RCC_IOPENR_IOPHEN333,10416
#define RCC_IOPENR_IOPEEN	RCC_IOPENR_IOPEEN334,10451
#define RCC_IOPENR_IOPDEN	RCC_IOPENR_IOPDEN335,10486
#define RCC_IOPENR_IOPCEN	RCC_IOPENR_IOPCEN336,10521
#define RCC_IOPENR_IOPBEN	RCC_IOPENR_IOPBEN337,10556
#define RCC_IOPENR_IOPAEN	RCC_IOPENR_IOPAEN338,10591
#define RCC_AHBENR_CRYPEN	RCC_AHBENR_CRYPEN342,10686
#define RCC_AHBENR_RNGEN	RCC_AHBENR_RNGEN343,10724
#define RCC_AHBENR_TSCEN	RCC_AHBENR_TSCEN344,10761
#define RCC_AHBENR_CRCEN	RCC_AHBENR_CRCEN345,10798
#define RCC_AHBENR_MIFEN	RCC_AHBENR_MIFEN346,10835
#define RCC_AHBENR_DMAEN	RCC_AHBENR_DMAEN347,10871
#define RCC_APB2ENR_DBGEN	RCC_APB2ENR_DBGEN352,10977
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN353,11015
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN354,11056
#define RCC_APB2ENR_ADC1EN	RCC_APB2ENR_ADC1EN355,11095
#define RCC_APB2ENR_MIFEN	RCC_APB2ENR_MIFEN356,11133
#define RCC_APB2ENR_TIM22EN	RCC_APB2ENR_TIM22EN357,11170
#define RCC_APB2ENR_TIM21EN	RCC_APB2ENR_TIM21EN358,11209
#define RCC_APB2ENR_SYSCFGEN	RCC_APB2ENR_SYSCFGEN359,11248
#define RCC_APB1ENR_LPTIM1EN	RCC_APB1ENR_LPTIM1EN364,11357
#define RCC_APB1ENR_DACEN	RCC_APB1ENR_DACEN365,11398
#define RCC_APB1ENR_PWREN	RCC_APB1ENR_PWREN366,11436
#define RCC_APB1ENR_CRSEN	RCC_APB1ENR_CRSEN367,11474
#define RCC_APB1ENR_USBEN	RCC_APB1ENR_USBEN368,11512
#define RCC_APB1ENR_I2C2EN	RCC_APB1ENR_I2C2EN369,11550
#define RCC_APB1ENR_I2C1EN	RCC_APB1ENR_I2C1EN370,11589
#define RCC_APB1ENR_USART5EN	RCC_APB1ENR_USART5EN371,11628
#define RCC_APB1ENR_USART4EN	RCC_APB1ENR_USART4EN372,11669
#define RCC_APB1ENR_LPUART1EN	RCC_APB1ENR_LPUART1EN373,11710
#define RCC_APB1ENR_USART2EN	RCC_APB1ENR_USART2EN374,11752
#define RCC_APB1ENR_SPI2EN	RCC_APB1ENR_SPI2EN375,11793
#define RCC_APB1ENR_WWDGEN	RCC_APB1ENR_WWDGEN376,11832
#define RCC_APB1ENR_LCDEN	RCC_APB1ENR_LCDEN377,11871
#define RCC_APB1ENR_TIM7EN	RCC_APB1ENR_TIM7EN378,11908
#define RCC_APB1ENR_TIM6EN	RCC_APB1ENR_TIM6EN379,11946
#define RCC_APB1ENR_TIM3EN	RCC_APB1ENR_TIM3EN380,11984
#define RCC_APB1ENR_TIM2EN	RCC_APB1ENR_TIM2EN381,12022
#define RCC_IOPSMENR_IOPHSMEN	RCC_IOPSMENR_IOPHSMEN386,12127
#define RCC_IOPSMENR_IOPESMEN	RCC_IOPSMENR_IOPESMEN387,12166
#define RCC_IOPSMENR_IOPDSMEN	RCC_IOPSMENR_IOPDSMEN388,12205
#define RCC_IOPSMENR_IOPCSMEN	RCC_IOPSMENR_IOPCSMEN389,12244
#define RCC_IOPSMENR_IOPBSMEN	RCC_IOPSMENR_IOPBSMEN390,12283
#define RCC_IOPSMENR_IOPASMEN	RCC_IOPSMENR_IOPASMEN391,12322
#define RCC_AHBSMENR_CRYPSMEN	RCC_AHBSMENR_CRYPSMEN395,12419
#define RCC_AHBSMENR_RNGSMEN	RCC_AHBSMENR_RNGSMEN396,12461
#define RCC_AHBSMENR_TSCSMEN	RCC_AHBSMENR_TSCSMEN397,12502
#define RCC_AHBSMENR_CRCSMEN	RCC_AHBSMENR_CRCSMEN398,12543
#define RCC_AHBSMENR_MIFSMEN	RCC_AHBSMENR_MIFSMEN399,12584
#define RCC_AHBSMENR_DMASMEN	RCC_AHBSMENR_DMASMEN400,12624
#define RCC_APB2SMENR_DBGSMEN	RCC_APB2SMENR_DBGSMEN404,12724
#define RCC_APB2SMENR_USART1SMEN	RCC_APB2SMENR_USART1SMEN405,12766
#define RCC_APB2SMENR_SPI1SMEN	RCC_APB2SMENR_SPI1SMEN406,12810
#define RCC_APB2SMENR_ADC1SMEN	RCC_APB2SMENR_ADC1SMEN407,12853
#define RCC_APB2SMENR_MIFSMEN	RCC_APB2SMENR_MIFSMEN408,12895
#define RCC_APB2SMENR_TIM22SMEN	RCC_APB2SMENR_TIM22SMEN409,12936
#define RCC_APB2SMENR_TIM21SMEN	RCC_APB2SMENR_TIM21SMEN410,12979
#define RCC_APB2SMENR_SYSCFGSMEN	RCC_APB2SMENR_SYSCFGSMEN411,13022
#define RCC_APB1SMENR_LPTIM1SMEN	RCC_APB1SMENR_LPTIM1SMEN415,13125
#define RCC_APB1SMENR_I2C3SMEN	RCC_APB1SMENR_I2C3SMEN416,13168
#define RCC_APB1SMENR_DACSMEN	RCC_APB1SMENR_DACSMEN417,13210
#define RCC_APB1SMENR_PWRSMEN	RCC_APB1SMENR_PWRSMEN418,13251
#define RCC_APB1SMENR_CRSSMEN	RCC_APB1SMENR_CRSSMEN419,13292
#define RCC_APB1SMENR_USBSMEN	RCC_APB1SMENR_USBSMEN420,13333
#define RCC_APB1SMENR_I2C2SMEN	RCC_APB1SMENR_I2C2SMEN421,13374
#define RCC_APB1SMENR_I2C1SMEN	RCC_APB1SMENR_I2C1SMEN422,13416
#define RCC_APB1SMENR_USART5SMEN	RCC_APB1SMENR_USART5SMEN423,13458
#define RCC_APB1SMENR_USART4SMEN	RCC_APB1SMENR_USART4SMEN424,13501
#define RCC_APB1SMENR_LPUART1SMEN	RCC_APB1SMENR_LPUART1SMEN425,13544
#define RCC_APB1SMENR_USART2SMEN	RCC_APB1SMENR_USART2SMEN426,13588
#define RCC_APB1SMENR_SPI2SMEN	RCC_APB1SMENR_SPI2SMEN427,13631
#define RCC_APB1SMENR_WWDGSMEN	RCC_APB1SMENR_WWDGSMEN428,13673
#define RCC_APB1SMENR_LCDSMEN	RCC_APB1SMENR_LCDSMEN429,13715
#define RCC_APB1SMENR_TIM7SMEN	RCC_APB1SMENR_TIM7SMEN430,13755
#define RCC_APB1SMENR_TIM6SMEN	RCC_APB1SMENR_TIM6SMEN431,13796
#define RCC_APB1SMENR_TIM3SMEN	RCC_APB1SMENR_TIM3SMEN432,13837
#define RCC_APB1SMENR_TIM2SMEN	RCC_APB1SMENR_TIM2SMEN433,13878
#define RCC_CCIPR_HSI48SEL	RCC_CCIPR_HSI48SEL437,13965
#define RCC_CCIPR_LPTIM1SEL_APB	RCC_CCIPR_LPTIM1SEL_APB439,14002
#define RCC_CCIPR_LPTIM1SEL_LSI	RCC_CCIPR_LPTIM1SEL_LSI440,14037
#define RCC_CCIPR_LPTIM1SEL_HSI16	RCC_CCIPR_LPTIM1SEL_HSI16441,14072
#define RCC_CCIPR_LPTIM1SEL_LSE	RCC_CCIPR_LPTIM1SEL_LSE442,14108
#define RCC_CCIPR_LPTIM1SEL_SHIFT	RCC_CCIPR_LPTIM1SEL_SHIFT443,14143
#define RCC_CCIPR_LPTIM1SEL_MASK	RCC_CCIPR_LPTIM1SEL_MASK444,14180
#define RCC_CCIPR_I2CxSEL_PCLK	RCC_CCIPR_I2CxSEL_PCLK449,14291
#define RCC_CCIPR_I2CxSEL_SYSCLK	RCC_CCIPR_I2CxSEL_SYSCLK450,14325
#define RCC_CCIPR_I2CxSEL_HSI	RCC_CCIPR_I2CxSEL_HSI451,14360
#define RCC_CCIPR_I2CxSEL_MASK	RCC_CCIPR_I2CxSEL_MASK453,14401
#define RCC_CCIPR_I2C3SEL_SHIFT	RCC_CCIPR_I2C3SEL_SHIFT459,14554
#define RCC_CCIPR_I2C1SEL_SHIFT	RCC_CCIPR_I2C1SEL_SHIFT460,14590
#define RCC_CCIPR_USARTxSEL_PCLK	RCC_CCIPR_USARTxSEL_PCLK466,14710
#define RCC_CCIPR_USARTxSEL_SYSCLK	RCC_CCIPR_USARTxSEL_SYSCLK467,14746
#define RCC_CCIPR_USARTxSEL_HSI	RCC_CCIPR_USARTxSEL_HSI468,14784
#define RCC_CCIPR_USARTxSEL_LSE	RCC_CCIPR_USARTxSEL_LSE469,14820
#define RCC_CCIPR_LPUARTxSEL_PCLK	RCC_CCIPR_LPUARTxSEL_PCLK472,14865
#define RCC_CCIPR_LPUARTxSEL_SYSCK	RCC_CCIPR_LPUARTxSEL_SYSCK473,14925
#define RCC_CCIPR_LPUARTxSEL_HSI	RCC_CCIPR_LPUARTxSEL_HSI474,14988
#define RCC_CCIPR_LPUARTxSEL_LSE	RCC_CCIPR_LPUARTxSEL_LSE475,15046
#define RCC_CCIPR_LPUARTxSEL_MASK	RCC_CCIPR_LPUARTxSEL_MASK477,15105
#define RCC_CCIPR_USARTxSEL_MASK	RCC_CCIPR_USARTxSEL_MASK478,15144
#define RCC_CCIPR_LPUART1SEL_SHIFT	RCC_CCIPR_LPUART1SEL_SHIFT484,15323
#define RCC_CCIPR_USART2SEL_SHIFT	RCC_CCIPR_USART2SEL_SHIFT485,15361
#define RCC_CCIPR_USART1SEL_SHIFT	RCC_CCIPR_USART1SEL_SHIFT486,15397
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF491,15488
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF492,15525
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF493,15562
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF494,15599
#define RCC_CSR_PORRSTF	RCC_CSR_PORRSTF495,15636
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF496,15673
#define RCC_CSR_OBLRSTF	RCC_CSR_OBLRSTF497,15710
#define RCC_CSR_FWRSTF	RCC_CSR_FWRSTF498,15747
#define RCC_CSR_RMVF	RCC_CSR_RMVF499,15783
#define RCC_CSR_RESET_FLAGS	RCC_CSR_RESET_FLAGS500,15817
#define RCC_CSR_RTCRST	RCC_CSR_RTCRST503,15997
#define RCC_CSR_RTCEN	RCC_CSR_RTCEN504,16033
#define RCC_CSR_RTCSEL_SHIFT	RCC_CSR_RTCSEL_SHIFT505,16068
#define RCC_CSR_RTCSEL_MASK	RCC_CSR_RTCSEL_MASK506,16104
#define RCC_CSR_RTCSEL_NONE	RCC_CSR_RTCSEL_NONE507,16140
#define RCC_CSR_RTCSEL_LSE	RCC_CSR_RTCSEL_LSE508,16176
#define RCC_CSR_RTCSEL_LSI	RCC_CSR_RTCSEL_LSI509,16211
#define RCC_CSR_RTCSEL_HSE	RCC_CSR_RTCSEL_HSE510,16246
#define RCC_CSR_CSSLSED	RCC_CSR_CSSLSED511,16281
#define RCC_CSR_CSSLSEON	RCC_CSR_CSSLSEON512,16318
#define RCC_CSR_LSEDRV_SHIFT	RCC_CSR_LSEDRV_SHIFT513,16355
#define RCC_CSR_LSEDRV_MASK	RCC_CSR_LSEDRV_MASK514,16389
#define RCC_CSR_LSEDRV_LOWEST	RCC_CSR_LSEDRV_LOWEST515,16423
#define RCC_CSR_LSEDRV_MLOW	RCC_CSR_LSEDRV_MLOW516,16457
#define RCC_CSR_LSEDRV_MHIGH	RCC_CSR_LSEDRV_MHIGH517,16489
#define RCC_CSR_LSEDRV_HIGHEST	RCC_CSR_LSEDRV_HIGHEST518,16522
#define RCC_CSR_LSEBYP	RCC_CSR_LSEBYP519,16557
#define RCC_CSR_LSERDY	RCC_CSR_LSERDY520,16593
#define RCC_CSR_LSEON	RCC_CSR_LSEON521,16628
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY522,16662
#define RCC_CSR_LSION	RCC_CSR_LSION523,16697
struct rcc_clock_scale {rcc_clock_scale525,16732
	uint8_t pll_mul;pll_mul526,16757
	uint16_t pll_div;pll_div527,16775
	uint8_t pll_source;pll_source528,16794
	uint8_t flash_waitstates;flash_waitstates529,16815
	enum pwr_vos_scale voltage_scale;voltage_scale530,16842
	uint8_t hpre;hpre531,16877
	uint8_t ppre1;ppre1532,16892
	uint8_t ppre2;ppre2533,16908
	uint32_t ahb_frequency;ahb_frequency535,16968
	uint32_t apb1_frequency;apb1_frequency536,16993
	uint32_t apb2_frequency;apb2_frequency537,17019
	uint8_t msi_range;msi_range538,17045
enum rcc_osc {rcc_osc548,17338
	RCC_PLL, RCC_HSE, RCC_HSI48, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSIRCC_PLL549,17353
	RCC_PLL, RCC_HSE, RCC_HSI48, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSIRCC_HSE549,17353
	RCC_PLL, RCC_HSE, RCC_HSI48, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSIRCC_HSI48549,17353
	RCC_PLL, RCC_HSE, RCC_HSI48, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSIRCC_HSI16549,17353
	RCC_PLL, RCC_HSE, RCC_HSI48, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSIRCC_MSI549,17353
	RCC_PLL, RCC_HSE, RCC_HSI48, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSIRCC_LSE549,17353
	RCC_PLL, RCC_HSE, RCC_HSI48, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSIRCC_LSI549,17353
#define _REG_BIT(_REG_BIT553,17425
enum rcc_periph_clken {rcc_periph_clken555,17479
	RCC_GPIOA = _REG_BIT(0x2c, 0),RCC_GPIOA557,17528
	RCC_GPIOB = _REG_BIT(0x2c, 1),RCC_GPIOB558,17560
	RCC_GPIOC = _REG_BIT(0x2c, 2),RCC_GPIOC559,17592
	RCC_GPIOD = _REG_BIT(0x2c, 3),RCC_GPIOD560,17624
	RCC_GPIOE = _REG_BIT(0x2c, 4),RCC_GPIOE561,17656
	RCC_GPIOH = _REG_BIT(0x2c, 7),RCC_GPIOH562,17688
	RCC_DMA = _REG_BIT(0x30, 0),RCC_DMA565,17744
	RCC_MIF = _REG_BIT(0x30, 8),RCC_MIF566,17774
	RCC_CRC = _REG_BIT(0x30, 12),RCC_CRC567,17804
	RCC_TSC = _REG_BIT(0x30, 16),RCC_TSC568,17835
	RCC_RNG = _REG_BIT(0x30, 20),RCC_RNG569,17866
	RCC_CRYPT = _REG_BIT(0x30, 24),RCC_CRYPT570,17897
	RCC_SYSCFG = _REG_BIT(0x34, 0),RCC_SYSCFG573,17955
	RCC_TIM21 = _REG_BIT(0x34, 2),RCC_TIM21574,17988
	RCC_TIM22 = _REG_BIT(0x34, 5),RCC_TIM22575,18020
	RCC_FW = _REG_BIT(0x34, 7),RCC_FW576,18052
	RCC_ADC1 = _REG_BIT(0x34, 9),RCC_ADC1577,18081
	RCC_SPI1 = _REG_BIT(0x34, 12),RCC_SPI1578,18112
	RCC_USART1 = _REG_BIT(0x34, 14),RCC_USART1579,18144
	RCC_DBG = _REG_BIT(0x34, 22),RCC_DBG580,18178
	RCC_TIM2 = _REG_BIT(0x38, 0),RCC_TIM2583,18234
	RCC_TIM3 = _REG_BIT(0x38, 1),RCC_TIM3584,18265
	RCC_TIM6 = _REG_BIT(0x38, 4),RCC_TIM6585,18296
	RCC_TIM7 = _REG_BIT(0x38, 5),RCC_TIM7586,18327
	RCC_LCD = _REG_BIT(0x38, 9),RCC_LCD587,18358
	RCC_WWDG = _REG_BIT(0x38, 11),RCC_WWDG588,18388
	RCC_SPI2 = _REG_BIT(0x38, 14),RCC_SPI2589,18420
	RCC_USART2 = _REG_BIT(0x38, 17),RCC_USART2590,18452
	RCC_LPUART1 = _REG_BIT(0x38, 18),RCC_LPUART1591,18486
	RCC_USART4 = _REG_BIT(0x38, 19),RCC_USART4592,18521
	RCC_USART5 = _REG_BIT(0x38, 20),RCC_USART5593,18555
	RCC_I2C1 = _REG_BIT(0x38, 21),RCC_I2C1594,18589
	RCC_I2C2 = _REG_BIT(0x38, 22),RCC_I2C2595,18621
	RCC_USB = _REG_BIT(0x38, 23),RCC_USB596,18653
	RCC_CRS = _REG_BIT(0x38, 27),RCC_CRS597,18684
	RCC_PWR = _REG_BIT(0x38, 28),RCC_PWR598,18715
	RCC_DAC = _REG_BIT(0x38, 29),RCC_DAC599,18746
	RCC_I2C3 = _REG_BIT(0x38, 30),RCC_I2C3600,18777
	RCC_LPTIM1 = _REG_BIT(0x38, 31),RCC_LPTIM1601,18809
	SCC_GPIOA = _REG_BIT(0x3c, 0),SCC_GPIOA604,18882
	SCC_GPIOB = _REG_BIT(0x3c, 1),SCC_GPIOB605,18914
	SCC_GPIOC = _REG_BIT(0x3c, 2),SCC_GPIOC606,18946
	SCC_GPIOD = _REG_BIT(0x3c, 3),SCC_GPIOD607,18978
	SCC_GPIOE = _REG_BIT(0x3c, 4),SCC_GPIOE608,19010
	SCC_GPIOH = _REG_BIT(0x3c, 7),SCC_GPIOH609,19042
	SCC_DMA = _REG_BIT(0x40, 0),SCC_DMA612,19112
	SCC_MIF = _REG_BIT(0x40, 8),SCC_MIF613,19142
	SCC_SRAM = _REG_BIT(0x40, 12),SCC_SRAM614,19172
	SCC_CRC = _REG_BIT(0x40, 12),SCC_CRC615,19204
	SCC_TSC = _REG_BIT(0x40, 16),SCC_TSC616,19235
	SCC_RNG = _REG_BIT(0x40, 20),SCC_RNG617,19266
	SCC_CRYPT = _REG_BIT(0x40, 24),SCC_CRYPT618,19297
	SCC_SYSCFG = _REG_BIT(0x44, 0),SCC_SYSCFG621,19369
	SCC_TIM21 = _REG_BIT(0x44, 2),SCC_TIM21622,19402
	SCC_TIM22 = _REG_BIT(0x44, 5),SCC_TIM22623,19434
	SCC_ADC1 = _REG_BIT(0x44, 9),SCC_ADC1624,19466
	SCC_SPI1 = _REG_BIT(0x44, 12),SCC_SPI1625,19497
	SCC_USART1 = _REG_BIT(0x44, 14),SCC_USART1626,19529
	SCC_DBG = _REG_BIT(0x44, 22),SCC_DBG627,19563
	SCC_TIM2 = _REG_BIT(0x48, 0),SCC_TIM2630,19633
	SCC_TIM3 = _REG_BIT(0x48, 1),SCC_TIM3631,19664
	SCC_TIM6 = _REG_BIT(0x48, 4),SCC_TIM6632,19695
	SCC_TIM7 = _REG_BIT(0x48, 5),SCC_TIM7633,19726
	SCC_LCD = _REG_BIT(0x48, 9),SCC_LCD634,19757
	SCC_WWDG = _REG_BIT(0x48, 11),SCC_WWDG635,19787
	SCC_SPI2 = _REG_BIT(0x48, 14),SCC_SPI2636,19819
	SCC_USART2 = _REG_BIT(0x48, 17),SCC_USART2637,19851
	SCC_LPUART1 = _REG_BIT(0x48, 18),SCC_LPUART1638,19885
	SCC_USART4 = _REG_BIT(0x48, 19),SCC_USART4639,19920
	SCC_USART5 = _REG_BIT(0x48, 20),SCC_USART5640,19954
	SCC_I2C1 = _REG_BIT(0x48, 21),SCC_I2C1641,19988
	SCC_I2C2 = _REG_BIT(0x48, 22),SCC_I2C2642,20020
	SCC_USB = _REG_BIT(0x48, 23),SCC_USB643,20052
	SCC_CRS = _REG_BIT(0x48, 27),SCC_CRS644,20083
	SCC_PWR = _REG_BIT(0x48, 28),SCC_PWR645,20114
	SCC_DAC = _REG_BIT(0x48, 29),SCC_DAC646,20145
	SCC_I2C3 = _REG_BIT(0x48, 30),SCC_I2C3647,20176
	SCC_LPTIM1 = _REG_BIT(0x48, 31),SCC_LPTIM1648,20208
enum rcc_periph_rst {rcc_periph_rst651,20246
	RST_GPIOA = _REG_BIT(0x1c, 0),RST_GPIOA653,20292
	RST_GPIOB = _REG_BIT(0x1c, 1),RST_GPIOB654,20324
	RST_GPIOC = _REG_BIT(0x1c, 2),RST_GPIOC655,20356
	RST_GPIOD = _REG_BIT(0x1c, 3),RST_GPIOD656,20388
	RST_GPIOE = _REG_BIT(0x1c, 4),RST_GPIOE657,20420
	RST_GPIOH = _REG_BIT(0x1c, 7),RST_GPIOH658,20452
	RST_DMA = _REG_BIT(0x20, 0),RST_DMA661,20509
	RST_MIF = _REG_BIT(0x20, 8),RST_MIF662,20539
	RST_CRC = _REG_BIT(0x20, 12),RST_CRC663,20569
	RST_TSC = _REG_BIT(0x20, 16),RST_TSC664,20600
	RST_RNG = _REG_BIT(0x20, 20),RST_RNG665,20631
	RST_CRYPT = _REG_BIT(0x20, 24),RST_CRYPT666,20662
	RST_SYSCFG = _REG_BIT(0x24, 0),RST_SYSCFG669,20720
	RST_TIM21 = _REG_BIT(0x24, 2),RST_TIM21670,20753
	RST_TIM22 = _REG_BIT(0x24, 5),RST_TIM22671,20785
	RST_ADC1 = _REG_BIT(0x24, 9),RST_ADC1672,20817
	RST_SPI1 = _REG_BIT(0x24, 12),RST_SPI1673,20848
	RST_USART1 = _REG_BIT(0x24, 14),RST_USART1674,20880
	RST_DBG = _REG_BIT(0x24, 22),RST_DBG675,20914
	RST_TIM2 = _REG_BIT(0x28, 0),RST_TIM2678,20969
	RST_TIM3 = _REG_BIT(0x28, 1),RST_TIM3679,21000
	RST_TIM6 = _REG_BIT(0x28, 4),RST_TIM6680,21031
	RST_TIM7 = _REG_BIT(0x28, 5),RST_TIM7681,21062
	RST_LCD = _REG_BIT(0x28, 9),RST_LCD682,21093
	RST_WWDG = _REG_BIT(0x28, 11),RST_WWDG683,21123
	RST_SPI2 = _REG_BIT(0x28, 14),RST_SPI2684,21155
	RST_USART2 = _REG_BIT(0x28, 17),RST_USART2685,21187
	RST_LPUART1 = _REG_BIT(0x28, 18),RST_LPUART1686,21221
	RST_USART4 = _REG_BIT(0x28, 19),RST_USART4687,21256
	RST_USART5 = _REG_BIT(0x28, 20),RST_USART5688,21290
	RST_I2C1 = _REG_BIT(0x28, 21),RST_I2C1689,21324
	RST_I2C2 = _REG_BIT(0x28, 22),RST_I2C2690,21356
	RST_USB = _REG_BIT(0x28, 23),RST_USB691,21388
	RST_CRS = _REG_BIT(0x28, 27),RST_CRS692,21419
	RST_PWR = _REG_BIT(0x28, 28),RST_PWR693,21450
	RST_DAC = _REG_BIT(0x28, 29),RST_DAC694,21481
	RST_I2C3 = _REG_BIT(0x28, 30),RST_I2C3695,21512
	RST_LPTIM1 = _REG_BIT(0x28, 31),RST_LPTIM1696,21544

../../../../libopencm3/include/libopencm3/stm32/l0/iwdg.h,52
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H32,1015

../../../../libopencm3/include/libopencm3/stm32/l0/rtc.h,49
#define LIBOPENCM3_RTC_HLIBOPENCM3_RTC_H30,961

../../../../libopencm3/include/libopencm3/stm32/l0/exti.h,52
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H37,1157

../../../../libopencm3/include/libopencm3/stm32/l0/doc-stm32l0.h,0

../../../../libopencm3/include/libopencm3/stm32/l0/i2c.h,49
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H32,965

../../../../libopencm3/include/libopencm3/stm32/l0/timer.h,2771
#define TIM_OR(TIM_OR42,1218
#define TIM2_OR	TIM2_OR43,1270
#define TIM21_OR	TIM21_OR44,1302
#define TIM22_OR	TIM22_OR45,1335
#define TIM2_OR_ETR_RMP_SHIFT	TIM2_OR_ETR_RMP_SHIFT47,1369
#define TIM2_OR_ETR_RMP	TIM2_OR_ETR_RMP48,1402
#define TIM2_OR_ETR_RMP_GPIO	TIM2_OR_ETR_RMP_GPIO49,1457
#define TIM2_OR_ETR_RMP_HSI48	TIM2_OR_ETR_RMP_HSI4850,1516
#define TIM2_OR_ETR_RMP_LSE	TIM2_OR_ETR_RMP_LSE51,1576
#define TIM2_OR_ETR_RMP_COMP2_OUT	TIM2_OR_ETR_RMP_COMP2_OUT52,1634
#define TIM2_OR_ETR_RMP_COMP1_OUT	TIM2_OR_ETR_RMP_COMP1_OUT53,1697
#define TIM2_OR_TI4_RMP_SHIFT	TIM2_OR_TI4_RMP_SHIFT55,1761
#define TIM2_OR_TI4_RMP	TIM2_OR_TI4_RMP56,1794
#define TIM2_OR_TI4_RMP_GPIO	TIM2_OR_TI4_RMP_GPIO57,1849
#define TIM2_OR_TI4_RMP_COMP2_OUT	TIM2_OR_TI4_RMP_COMP2_OUT58,1907
#define TIM2_OR_TI4_RMP_COMP1_OUT	TIM2_OR_TI4_RMP_COMP1_OUT59,1969
#define TIM21_OR_ETR_RMP_SHIFT	TIM21_OR_ETR_RMP_SHIFT61,2032
#define TIM21_OR_ETR_RMP	TIM21_OR_ETR_RMP62,2066
#define TIM21_OR_ETR_RMP_GPIO	TIM21_OR_ETR_RMP_GPIO63,2122
#define TIM21_OR_ETR_RMP_COMP2_OUT	TIM21_OR_ETR_RMP_COMP2_OUT64,2183
#define TIM21_OR_ETR_RMP_COMP1_OUT	TIM21_OR_ETR_RMP_COMP1_OUT65,2248
#define TIM21_OR_ETR_RMP_LSE	TIM21_OR_ETR_RMP_LSE66,2313
#define TIM21_OR_TI1_RMP_SHIFT	TIM21_OR_TI1_RMP_SHIFT68,2374
#define TIM21_OR_TI1_RMP	TIM21_OR_TI1_RMP69,2408
#define TIM21_OR_TI1_RMP_GPIO	TIM21_OR_TI1_RMP_GPIO70,2464
#define TIM21_OR_TI1_RMP_RTC_WAKEUP	TIM21_OR_TI1_RMP_RTC_WAKEUP71,2525
#define TIM21_OR_TI1_RMP_HSE_RTC	TIM21_OR_TI1_RMP_HSE_RTC72,2591
#define TIM21_OR_TI1_RMP_MSI	TIM21_OR_TI1_RMP_MSI73,2654
#define TIM21_OR_TI1_RMP_LSE	TIM21_OR_TI1_RMP_LSE74,2714
#define TIM21_OR_TI1_RMP_LSI	TIM21_OR_TI1_RMP_LSI75,2774
#define TIM21_OR_TI1_RMP_COMP1_OUT	TIM21_OR_TI1_RMP_COMP1_OUT76,2834
#define TIM21_OR_TI1_RMP_MCO	TIM21_OR_TI1_RMP_MCO77,2899
#define TIM21_OR_TI2_RMP_SHIFT	TIM21_OR_TI2_RMP_SHIFT79,2960
#define TIM21_OR_TI2_RMP	TIM21_OR_TI2_RMP80,2994
#define TIM21_OR_TI2_RMP_GPIO	TIM21_OR_TI2_RMP_GPIO81,3050
#define TIM21_OR_TI2_RMP_COMP2_OUT	TIM21_OR_TI2_RMP_COMP2_OUT82,3111
#define TIM22_OR_ETR_RMP_SHIFT	TIM22_OR_ETR_RMP_SHIFT84,3177
#define TIM22_OR_ETR_RMP	TIM22_OR_ETR_RMP85,3211
#define TIM22_OR_ETR_GPIO	TIM22_OR_ETR_GPIO86,3267
#define TIM22_OR_ETR_COMP2_OUT	TIM22_OR_ETR_COMP2_OUT87,3324
#define TIM22_OR_ETR_COMP1_OUT	TIM22_OR_ETR_COMP1_OUT88,3386
#define TIM22_OR_ETR_LSE	TIM22_OR_ETR_LSE89,3448
#define TIM22_OR_TI1_RMP_SHIFT	TIM22_OR_TI1_RMP_SHIFT91,3505
#define TIM22_OR_TI1_RMP	TIM22_OR_TI1_RMP92,3539
#define TIM22_OR_TI1_RMP_GPIO	TIM22_OR_TI1_RMP_GPIO93,3595
#define TIM22_OR_TI1_RMP_COMP2_OUT	TIM22_OR_TI1_RMP_COMP2_OUT94,3656
#define TIM22_OR_TI1_RMP_COMP1_OUT	TIM22_OR_TI1_RMP_COMP1_OUT95,3721

../../../../libopencm3/include/libopencm3/stm32/l0/gpio.h,517
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H32,1004
#define GPIO_BRR(GPIO_BRR44,1567
#define GPIOA_BRR	GPIOA_BRR45,1614
#define GPIOB_BRR	GPIOB_BRR46,1650
#define GPIOC_BRR	GPIOC_BRR47,1686
#define GPIOD_BRR	GPIOD_BRR48,1722
#define GPIOE_BRR	GPIOE_BRR49,1758
#define GPIOH_BRR	GPIOH_BRR50,1794
#define GPIO_OSPEED_LOW	GPIO_OSPEED_LOW59,2146
#define GPIO_OSPEED_MED	GPIO_OSPEED_MED60,2175
#define GPIO_OSPEED_HIGH	GPIO_OSPEED_HIGH61,2204
#define GPIO_OSPEED_VERYHIGH	GPIO_OSPEED_VERYHIGH62,2233

../../../../libopencm3/include/libopencm3/stm32/l0/crc.h,49
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H29,978

../../../../libopencm3/include/libopencm3/stm32/l0/dma.h,49
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H32,991

../../../../libopencm3/include/libopencm3/stm32/l0/irq.json,1139
        "wwdg", 03,16
        "pvd", 14,33
        "rtc", 25,49
        "flash", 36,65
        "rcc", 47,83
        "exti0_1", 58,99
        "exti2_3", 69,119
        "exti4_15", 710,139
        "tsc", 811,160
        "dma1_channel1", 912,176
        "dma1_channel2_3", 1013,202
        "dma1_channel4_5", 1114,230
        "adc_comp", 1215,258
        "lptim1", 1316,279
        "usart4_5",1417,298
        "tim2", 1518,318
        "tim3", 1619,335
        "tim6_dac", 1720,352
        "tim7",1821,373
        "reserved4", 1922,389
        "tim21", 2023,411
        "i2c3",2124,429
        "tim22", 2225,445
        "i2c1", 2326,463
        "i2c2", 2427,480
        "spi1", 2528,497
        "spi2", 2629,514
        "usart1", 2730,531
        "usart2", 2831,550
        "lpuart1_aes_rng",2932,569
        "lcd", 3033,596
        "usb"3134,612
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 L0 series", partname_humanreadable36,634
    "partname_doxygen": "STM32L0", partname_doxygen37,684
    "includeguard": "LIBOPENCM3_STM32_L0_NVIC_H"includeguard38,720

../../../../libopencm3/include/libopencm3/stm32/l0/rng.h,49
#define LIBOPENCM3_RNG_HLIBOPENCM3_RNG_H19,751

../../../../libopencm3/include/libopencm3/stm32/l0/crs.h,0

../../../../libopencm3/include/libopencm3/stm32/l0/st_usbfs.h,0

../../../../libopencm3/include/libopencm3/stm32/l0/lptimer.h,89
#define LIBOPENCM3_LPTIMER_HLIBOPENCM3_LPTIMER_H31,1065
#define LPTIM1	LPTIM138,1234

../../../../libopencm3/include/libopencm3/stm32/l0/flash.h,619
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H31,1034
#define FLASH_OPTR	FLASH_OPTR39,1318
#define FLASH_WRPROT1	FLASH_WRPROT140,1349
#define FLASH_WRPROT2	FLASH_WRPROT241,1385
#define FLASH_ACR_PRE_READ	FLASH_ACR_PRE_READ44,1502
#define FLASH_ACR_DISAB_BUF	FLASH_ACR_DISAB_BUF45,1539
#define FLASH_PECR_NZDISABLE	FLASH_PECR_NZDISABLE48,1659
#define FLASH_SR_RDERR	FLASH_SR_RDERR51,1780
#define FLASH_SR_NOTZEROERR	FLASH_SR_NOTZEROERR52,1815
#define FLASH_SR_FWWERR	FLASH_SR_FWWERR53,1854
#define FLASH_OPTR_NBOOT1	FLASH_OPTR_NBOOT156,1973
#define FLASH_HALF_PAGE_SIZE	FLASH_HALF_PAGE_SIZE58,2011

../../../../libopencm3/include/libopencm3/stm32/l0/pwr.h,49
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H32,993

../../../../libopencm3/include/libopencm3/stm32/l0/usart.h,210
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H28,948
#define USART1	USART139,1210
#define USART2	USART240,1240
#define USART4	USART441,1270
#define USART5	USART542,1300
#define LPUART1	LPUART143,1330

../../../../libopencm3/include/libopencm3/stm32/l0/adc.h,2012
#define LIBOPENCM3_ADC_HLIBOPENCM3_ADC_H34,1070
#define ADC1	ADC143,1295
#define ADC_CHANNEL_VLCD	ADC_CHANNEL_VLCD51,1411
#define ADC_CHANNEL_VREF	ADC_CHANNEL_VREF52,1439
#define ADC_CHANNEL_TEMP	ADC_CHANNEL_TEMP53,1467
#define ADC_CALFACT(ADC_CALFACT57,1530
#define ADC_CFGR1_ALIGN	ADC_CFGR1_ALIGN63,1709
#define ADC_CFGR1_EXTSEL_SHIFT	ADC_CFGR1_EXTSEL_SHIFT66,1809
#define ADC_CFGR1_EXTSEL	ADC_CFGR1_EXTSEL67,1843
#define ADC_CFGR1_EXTSEL_VAL(ADC_CFGR1_EXTSEL_VAL68,1901
#define ADC_CFGR1_EXTSEL_TIM6_TRGO	ADC_CFGR1_EXTSEL_TIM6_TRGO72,2043
#define ADC_CFGR1_EXTSEL_TIM21_CH2	ADC_CFGR1_EXTSEL_TIM21_CH273,2082
#define ADC_CFGR1_EXTSEL_TIM2_TRGO	ADC_CFGR1_EXTSEL_TIM2_TRGO74,2121
#define ADC_CFGR1_EXTSEL_TIM2_CH4	ADC_CFGR1_EXTSEL_TIM2_CH475,2160
#define ADC_CFGR1_EXTSEL_TIM21_TRGO	ADC_CFGR1_EXTSEL_TIM21_TRGO76,2198
#define ADC_CFGR1_EXTSEL_TIM22_TRGO	ADC_CFGR1_EXTSEL_TIM22_TRGO77,2238
#define ADC_CFGR1_EXTSEL_TIM2_CH3	ADC_CFGR1_EXTSEL_TIM2_CH378,2278
#define ADC_CFGR1_EXTSEL_TIM3_TRGO	ADC_CFGR1_EXTSEL_TIM3_TRGO79,2316
#define ADC_CFGR1_EXTSEL_EXTI11	ADC_CFGR1_EXTSEL_EXTI1180,2355
#define ADC_CFGR2_CKMODE_SHIFT	ADC_CFGR2_CKMODE_SHIFT85,2482
#define ADC_CFGR2_CKMODE	ADC_CFGR2_CKMODE86,2517
#define ADC_CFGR2_CKMODE_CK_ADC	ADC_CFGR2_CKMODE_CK_ADC87,2573
#define ADC_CFGR2_CKMODE_PCLK_DIV2	ADC_CFGR2_CKMODE_PCLK_DIV288,2636
#define ADC_CFGR2_CKMODE_PCLK_DIV4	ADC_CFGR2_CKMODE_PCLK_DIV489,2701
#define ADC_CFGR2_CKMODE_PCLK	ADC_CFGR2_CKMODE_PCLK90,2766
#define ADC_SMPR_SMP_1DOT5CYC	ADC_SMPR_SMP_1DOT5CYC96,2926
#define ADC_SMPR_SMP_3DOT5CYC	ADC_SMPR_SMP_3DOT5CYC97,2961
#define ADC_SMPR_SMP_7DOT5CYC	ADC_SMPR_SMP_7DOT5CYC98,2996
#define ADC_SMPR_SMP_12DOT5CYC	ADC_SMPR_SMP_12DOT5CYC99,3031
#define ADC_SMPR_SMP_19DOT5CYC	ADC_SMPR_SMP_19DOT5CYC100,3067
#define ADC_SMPR_SMP_39DOT5CYC	ADC_SMPR_SMP_39DOT5CYC101,3103
#define ADC_SMPR_SMP_79DOT5CYC	ADC_SMPR_SMP_79DOT5CYC102,3139
#define ADC_SMPR_SMP_160DOT5CYC	ADC_SMPR_SMP_160DOT5CYC103,3175

../../../../libopencm3/include/libopencm3/stm32/exti.h,0

../../../../libopencm3/include/libopencm3/stm32/i2c.h,0

../../../../libopencm3/include/libopencm3/stm32/cordic.h,0

../../../../libopencm3/include/libopencm3/stm32/opamp.h,0

../../../../libopencm3/include/libopencm3/stm32/tsc.h,0

../../../../libopencm3/include/libopencm3/stm32/timer.h,0

../../../../libopencm3/include/libopencm3/stm32/f3/hrtim.h,54
#define LIBOPENCM3_HRTIM_HLIBOPENCM3_HRTIM_H32,1014

../../../../libopencm3/include/libopencm3/stm32/f3/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H32,989

../../../../libopencm3/include/libopencm3/stm32/f3/memorymap.h,3182
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H23,960
#define FLASH_BASE	FLASH_BASE30,1144
#define PERIPH_BASE	PERIPH_BASE31,1179
#define PERIPH_BASE_APB1	PERIPH_BASE_APB132,1215
#define PERIPH_BASE_APB2	PERIPH_BASE_APB233,1265
#define PERIPH_BASE_AHB1	PERIPH_BASE_AHB134,1315
#define PERIPH_BASE_AHB2	PERIPH_BASE_AHB235,1365
#define PERIPH_BASE_AHB3	PERIPH_BASE_AHB336,1405
#define TIM2_BASE	TIM2_BASE41,1492
#define TIM3_BASE	TIM3_BASE42,1540
#define TIM4_BASE	TIM4_BASE43,1588
#define TIM6_BASE	TIM6_BASE45,1706
#define TIM7_BASE	TIM7_BASE46,1754
#define RTC_BASE	RTC_BASE48,1872
#define WWDG_BASE	WWDG_BASE49,1919
#define IWDG_BASE	IWDG_BASE50,1967
#define I2S2_EXT_BASE	I2S2_EXT_BASE51,2015
#define SPI2_BASE	SPI2_BASE52,2067
#define SPI3_BASE	SPI3_BASE53,2115
#define I2S3_EXT_BASE	I2S3_EXT_BASE54,2163
#define USART2_BASE	USART2_BASE55,2215
#define USART3_BASE	USART3_BASE56,2265
#define UART4_BASE	UART4_BASE57,2315
#define UART5_BASE	UART5_BASE58,2364
#define I2C1_BASE	I2C1_BASE59,2413
#define I2C2_BASE	I2C2_BASE60,2461
#define USB_DEV_FS_BASE	USB_DEV_FS_BASE61,2509
#define USB_PMA_BASE	USB_PMA_BASE62,2563
#define BX_CAN1_BASE	BX_CAN1_BASE63,2614
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE66,2805
#define DAC1_BASE	DAC1_BASE67,2861
#define I2C3_BASE	I2C3_BASE68,2909
#define DAC2_BASE	DAC2_BASE69,2957
#define HRTIM_BASE	HRTIM_BASE74,3088
#define TIM17_BASE	TIM17_BASE75,3137
#define TIM16_BASE	TIM16_BASE76,3186
#define TIM15_BASE	TIM15_BASE77,3235
#define SPI4_BASE	SPI4_BASE79,3354
#define USART1_BASE	USART1_BASE80,3402
#define TIM8_BASE	TIM8_BASE81,3452
#define SPI1_BASE	SPI1_BASE82,3500
#define TIM1_BASE	TIM1_BASE83,3548
#define EXTI_BASE	EXTI_BASE85,3666
#define SYSCFG_BASE	SYSCFG_BASE86,3714
#define COMP_BASE	COMP_BASE87,3764
#define OPAMP_BASE	OPAMP_BASE88,3812
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE92,3874
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE93,3928
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE94,3982
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE95,4036
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE96,4090
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE97,4144
#define GPIO_PORT_G_BASE	GPIO_PORT_G_BASE98,4198
#define GPIO_PORT_H_BASE	GPIO_PORT_H_BASE99,4252
#define TSC_BASE	TSC_BASE103,4319
#define CRC_BASE	CRC_BASE105,4436
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE107,4553
#define RCC_BASE	RCC_BASE109,4684
#define DMA1_BASE	DMA1_BASE111,4801
#define DMA2_BASE	DMA2_BASE112,4849
#define ADC3_BASE	ADC3_BASE116,4910
#define ADC4_BASE	ADC4_BASE117,4958
#define ADC1_BASE	ADC1_BASE118,5006
#define ADC2_BASE	ADC2_BASE119,5054
#define DBGMCU_BASE	DBGMCU_BASE122,5114
#define DESIG_FLASH_SIZE_BASE	DESIG_FLASH_SIZE_BASE125,5196
#define DESIG_UNIQUE_ID_BASE	DESIG_UNIQUE_ID_BASE126,5241
#define DESIG_UNIQUE_ID0	DESIG_UNIQUE_ID0127,5285
#define DESIG_UNIQUE_ID1	DESIG_UNIQUE_ID1128,5340
#define DESIG_UNIQUE_ID2	DESIG_UNIQUE_ID2129,5399
#define ST_VREFINT_CAL	ST_VREFINT_CAL132,5511
#define ST_TSENSE_CAL1_30C	ST_TSENSE_CAL1_30C133,5554
#define ST_TSENSE_CAL2_110C	ST_TSENSE_CAL2_110C134,5600

../../../../libopencm3/include/libopencm3/stm32/f3/comparator.h,2109
#define LIBOPENCM3_COMP_HLIBOPENCM3_COMP_H32,1014
#define COMP1	COMP135,1049
#define COMP2	COMP236,1085
#define COMP3	COMP337,1121
#define COMP4	COMP438,1157
#define COMP5	COMP539,1193
#define COMP6	COMP640,1229
#define COMP7	COMP741,1265
#define COMP_CSR(COMP_CSR46,1376
#define COMP1_CSR	COMP1_CSR47,1432
#define COMP2_CSR	COMP2_CSR48,1468
#define COMP3_CSR	COMP3_CSR49,1504
#define COMP4_CSR	COMP4_CSR50,1540
#define COMP5_CSR	COMP5_CSR51,1576
#define COMP6_CSR	COMP6_CSR52,1612
#define COMP7_CSR	COMP7_CSR53,1648
#define COMP_CSR_LOCK	COMP_CSR_LOCK57,1709
#define COMP_CSR_OUT	COMP_CSR_OUT58,1745
#define COMP_CSR_BLANKING_MASK	COMP_CSR_BLANKING_MASK61,1836
#define COMP_CSR_BLANKING_SHIFT	COMP_CSR_BLANKING_SHIFT62,1874
#define COMP_CSR_BLANKING_NONE	COMP_CSR_BLANKING_NONE63,1912
#define COMP_CSR_BLANKING(COMP_CSR_BLANKING64,1950
#define COMP_CSR_HYST_NONE	COMP_CSR_HYST_NONE67,2080
#define COMP_CSR_HYST_LOW	COMP_CSR_HYST_LOW68,2114
#define COMP_CSR_HYST_MEDIUM	COMP_CSR_HYST_MEDIUM69,2147
#define COMP_CSR_HYST_HIGH	COMP_CSR_HYST_HIGH70,2183
#define COMP_CSR_HYST_MASK	COMP_CSR_HYST_MASK71,2217
#define COMP_CSR_HYST_SHIFT	COMP_CSR_HYST_SHIFT72,2251
#define COMP_CSR_POL	COMP_CSR_POL74,2286
#define COMP_CSR_OUTSEL(COMP_CSR_OUTSEL77,2366
#define COMP_CSR_OUTSEL_MASK	COMP_CSR_OUTSEL_MASK78,2460
#define COMP_CSR_OUTSEL_SHIFT	COMP_CSR_OUTSEL_SHIFT79,2496
#define COMP_CSR_WINMODE	COMP_CSR_WINMODE82,2557
#define COMP_CSR_INPSEL	COMP_CSR_INPSEL85,2624
#define COMP_CSR_INMSEL(COMP_CSR_INMSEL89,2758
#define COMP_CSR_INMSEL_MASK	COMP_CSR_INMSEL_MASK91,2859
#define COMP_CSR_MODE_HIGHSPEED	COMP_CSR_MODE_HIGHSPEED93,2901
#define COMP_CSR_MODE_MEDIUMSPEED	COMP_CSR_MODE_MEDIUMSPEED94,2940
#define COMP_CSR_MODE_LOWSPEED	COMP_CSR_MODE_LOWSPEED95,2980
#define COMP_CSR_MODE_ULTRALOWPOWER	COMP_CSR_MODE_ULTRALOWPOWER96,3018
#define COMP_CSR_MODE_MASK	COMP_CSR_MODE_MASK97,3060
#define COMP_CSR_MODE_SHIFT	COMP_CSR_MODE_SHIFT98,3094
#define COMP_CSR_INPDAC	COMP_CSR_INPDAC101,3158
#define COMP_CSR_EN	COMP_CSR_EN103,3196

../../../../libopencm3/include/libopencm3/stm32/f3/dac.h,103
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H32,989
#define DAC1	DAC141,1165
#define DAC2	DAC242,1189

../../../../libopencm3/include/libopencm3/stm32/f3/nvic.h,4584
#define LIBOPENCM3_STM32_F3_NVIC_HLIBOPENCM3_STM32_F3_NVIC_H7,180
#define NVIC_NVIC_WWDG_IRQ NVIC_NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,392
#define NVIC_TAMP_STAMP_IRQ NVIC_TAMP_STAMP_IRQ18,415
#define NVIC_RTC_WKUP_IRQ NVIC_RTC_WKUP_IRQ19,445
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ20,473
#define NVIC_RCC_IRQ NVIC_RCC_IRQ21,498
#define NVIC_EXTI0_IRQ NVIC_EXTI0_IRQ22,521
#define NVIC_EXTI1_IRQ NVIC_EXTI1_IRQ23,546
#define NVIC_EXTI2_TSC_IRQ NVIC_EXTI2_TSC_IRQ24,571
#define NVIC_EXTI3_IRQ NVIC_EXTI3_IRQ25,600
#define NVIC_EXTI4_IRQ NVIC_EXTI4_IRQ26,625
#define NVIC_DMA1_CHANNEL1_IRQ NVIC_DMA1_CHANNEL1_IRQ27,651
#define NVIC_DMA1_CHANNEL2_IRQ NVIC_DMA1_CHANNEL2_IRQ28,685
#define NVIC_DMA1_CHANNEL3_IRQ NVIC_DMA1_CHANNEL3_IRQ29,719
#define NVIC_DMA1_CHANNEL4_IRQ NVIC_DMA1_CHANNEL4_IRQ30,753
#define NVIC_DMA1_CHANNEL5_IRQ NVIC_DMA1_CHANNEL5_IRQ31,787
#define NVIC_DMA1_CHANNEL6_IRQ NVIC_DMA1_CHANNEL6_IRQ32,821
#define NVIC_DMA1_CHANNEL7_IRQ NVIC_DMA1_CHANNEL7_IRQ33,855
#define NVIC_ADC1_2_IRQ NVIC_ADC1_2_IRQ34,889
#define NVIC_USB_HP_CAN1_TX_IRQ NVIC_USB_HP_CAN1_TX_IRQ35,916
#define NVIC_USB_LP_CAN1_RX0_IRQ NVIC_USB_LP_CAN1_RX0_IRQ36,951
#define NVIC_CAN1_RX1_IRQ NVIC_CAN1_RX1_IRQ37,987
#define NVIC_CAN1_SCE_IRQ NVIC_CAN1_SCE_IRQ38,1016
#define NVIC_EXTI9_5_IRQ NVIC_EXTI9_5_IRQ39,1045
#define NVIC_TIM1_BRK_TIM15_IRQ NVIC_TIM1_BRK_TIM15_IRQ40,1073
#define NVIC_TIM1_UP_TIM16_IRQ NVIC_TIM1_UP_TIM16_IRQ41,1108
#define NVIC_TIM1_TRG_COM_TIM17_IRQ NVIC_TIM1_TRG_COM_TIM17_IRQ42,1142
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ43,1181
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ44,1209
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ45,1234
#define NVIC_TIM4_IRQ NVIC_TIM4_IRQ46,1259
#define NVIC_I2C1_EV_EXTI23_IRQ NVIC_I2C1_EV_EXTI23_IRQ47,1284
#define NVIC_I2C1_ER_IRQ NVIC_I2C1_ER_IRQ48,1319
#define NVIC_I2C2_EV_EXTI24_IRQ NVIC_I2C2_EV_EXTI24_IRQ49,1347
#define NVIC_I2C2_ER_IRQ NVIC_I2C2_ER_IRQ50,1382
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ51,1410
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ52,1435
#define NVIC_USART1_EXTI25_IRQ NVIC_USART1_EXTI25_IRQ53,1460
#define NVIC_USART2_EXTI26_IRQ NVIC_USART2_EXTI26_IRQ54,1494
#define NVIC_USART3_EXTI28_IRQ NVIC_USART3_EXTI28_IRQ55,1528
#define NVIC_EXTI15_10_IRQ NVIC_EXTI15_10_IRQ56,1562
#define NVIC_RTC_ALARM_IRQ NVIC_RTC_ALARM_IRQ57,1592
#define NVIC_USB_WKUP_A_IRQ NVIC_USB_WKUP_A_IRQ58,1622
#define NVIC_TIM8_BRK_IRQ NVIC_TIM8_BRK_IRQ59,1653
#define NVIC_TIM8_UP_IRQ NVIC_TIM8_UP_IRQ60,1682
#define NVIC_TIM8_TRG_COM_IRQ NVIC_TIM8_TRG_COM_IRQ61,1710
#define NVIC_TIM8_CC_IRQ NVIC_TIM8_CC_IRQ62,1743
#define NVIC_ADC3_IRQ NVIC_ADC3_IRQ63,1771
#define NVIC_RESERVED_1_IRQ NVIC_RESERVED_1_IRQ64,1796
#define NVIC_RESERVED_2_IRQ NVIC_RESERVED_2_IRQ65,1827
#define NVIC_RESERVED_3_IRQ NVIC_RESERVED_3_IRQ66,1858
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ67,1889
#define NVIC_UART4_EXTI34_IRQ NVIC_UART4_EXTI34_IRQ68,1914
#define NVIC_UART5_EXTI35_IRQ NVIC_UART5_EXTI35_IRQ69,1947
#define NVIC_TIM6_DAC_IRQ NVIC_TIM6_DAC_IRQ70,1980
#define NVIC_TIM7_IRQ NVIC_TIM7_IRQ71,2009
#define NVIC_DMA2_CHANNEL1_IRQ NVIC_DMA2_CHANNEL1_IRQ72,2034
#define NVIC_DMA2_CHANNEL2_IRQ NVIC_DMA2_CHANNEL2_IRQ73,2068
#define NVIC_DMA2_CHANNEL3_IRQ NVIC_DMA2_CHANNEL3_IRQ74,2102
#define NVIC_DMA2_CHANNEL4_IRQ NVIC_DMA2_CHANNEL4_IRQ75,2136
#define NVIC_DMA2_CHANNEL5_IRQ NVIC_DMA2_CHANNEL5_IRQ76,2170
#define NVIC_ETH_IRQ NVIC_ETH_IRQ77,2204
#define NVIC_RESERVED_4_IRQ NVIC_RESERVED_4_IRQ78,2228
#define NVIC_RESERVED_5_IRQ NVIC_RESERVED_5_IRQ79,2259
#define NVIC_COMP123_IRQ NVIC_COMP123_IRQ80,2290
#define NVIC_COMP456_IRQ NVIC_COMP456_IRQ81,2318
#define NVIC_COMP7_IRQ NVIC_COMP7_IRQ82,2346
#define NVIC_HRTIM_MASTER_IRQ NVIC_HRTIM_MASTER_IRQ83,2372
#define NVIC_HRTIM_TIMA_IRQ NVIC_HRTIM_TIMA_IRQ84,2405
#define NVIC_HRTIM_TIMB_IRQ NVIC_HRTIM_TIMB_IRQ85,2436
#define NVIC_HRTIM_TIMC_IRQ NVIC_HRTIM_TIMC_IRQ86,2467
#define NVIC_HRTIM_TIMD_IRQ NVIC_HRTIM_TIMD_IRQ87,2498
#define NVIC_HRTIM_TIME_IRQ NVIC_HRTIM_TIME_IRQ88,2529
#define NVIC_HRTIM_FLT_IRQ NVIC_HRTIM_FLT_IRQ89,2560
#define NVIC_USB_HP_IRQ NVIC_USB_HP_IRQ90,2590
#define NVIC_USB_LP_IRQ NVIC_USB_LP_IRQ91,2617
#define NVIC_USB_WKUP_IRQ NVIC_USB_WKUP_IRQ92,2644
#define NVIC_RESERVED_13_IRQ NVIC_RESERVED_13_IRQ93,2673
#define NVIC_RESERVED_14_IRQ NVIC_RESERVED_14_IRQ94,2705
#define NVIC_RESERVED_15_IRQ NVIC_RESERVED_15_IRQ95,2737
#define NVIC_RESERVED_16_IRQ NVIC_RESERVED_16_IRQ96,2769
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT98,2802

../../../../libopencm3/include/libopencm3/stm32/f3/syscfg.h,56
#define LIBOPENCM3_SYSCFG_HLIBOPENCM3_SYSCFG_H37,1149

../../../../libopencm3/include/libopencm3/stm32/f3/rcc.h,23803
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H52,1930
#define RCC_CR	RCC_CR58,2059
#define RCC_CFGR	RCC_CFGR59,2102
#define RCC_CIR	RCC_CIR60,2146
#define RCC_APB2RSTR	RCC_APB2RSTR61,2190
#define RCC_APB1RSTR	RCC_APB1RSTR62,2238
#define RCC_AHBENR	RCC_AHBENR63,2286
#define RCC_APB2ENR	RCC_APB2ENR64,2332
#define RCC_APB1ENR	RCC_APB1ENR65,2379
#define RCC_BDCR	RCC_BDCR66,2426
#define RCC_CSR	RCC_CSR67,2470
#define RCC_AHBRSTR	RCC_AHBRSTR68,2514
#define RCC_CFGR2	RCC_CFGR269,2561
#define RCC_CFGR3	RCC_CFGR370,2606
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY74,2733
#define RCC_CR_PLLON	RCC_CR_PLLON75,2768
#define RCC_CR_CSSON	RCC_CR_CSSON76,2802
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP77,2836
#define RCC_CR_HSERDY	RCC_CR_HSERDY78,2871
#define RCC_CR_HSEON	RCC_CR_HSEON79,2906
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY82,2982
#define RCC_CR_HSION	RCC_CR_HSION83,3016
#define RCC_CFGR_MCOF	RCC_CFGR_MCOF86,3130
#define RCC_CFGR_I2SSRC	RCC_CFGR_I2SSRC87,3165
#define RCC_CFGR_USBPRES	RCC_CFGR_USBPRES88,3202
#define RCC_CFGR_PLLXTPRE	RCC_CFGR_PLLXTPRE89,3239
#define RCC_CFGR_PLLSRC	RCC_CFGR_PLLSRC90,3277
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT93,3355
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK94,3387
#define RCC_CFGR_MCO_NOCLK	RCC_CFGR_MCO_NOCLK95,3419
#define RCC_CFGR_MCO_LSI	RCC_CFGR_MCO_LSI97,3484
#define RCC_CFGR_MCO_LSE	RCC_CFGR_MCO_LSE98,3515
#define RCC_CFGR_MCO_SYSCLK	RCC_CFGR_MCO_SYSCLK99,3546
#define RCC_CFGR_MCO_HSI	RCC_CFGR_MCO_HSI100,3580
#define RCC_CFGR_MCO_HSE	RCC_CFGR_MCO_HSE101,3611
#define RCC_CFGR_MCO_PLL	RCC_CFGR_MCO_PLL102,3642
#define RCC_CFGR_PLLSRC_HSI_DIV2 RCC_CFGR_PLLSRC_HSI_DIV2105,3706
#define RCC_CFGR_PLLSRC_HSE_PREDIV RCC_CFGR_PLLSRC_HSE_PREDIV106,3741
#define RCC_CFGR_PLLMUL_SHIFT	RCC_CFGR_PLLMUL_SHIFT109,3819
#define RCC_CFGR_PLLMUL_MASK	RCC_CFGR_PLLMUL_MASK110,3854
#define RCC_CFGR_PLLMUL_MUL2	RCC_CFGR_PLLMUL_MUL2111,3889
#define RCC_CFGR_PLLMUL_MUL3	RCC_CFGR_PLLMUL_MUL3112,3923
#define RCC_CFGR_PLLMUL_MUL4	RCC_CFGR_PLLMUL_MUL4113,3957
#define RCC_CFGR_PLLMUL_MUL5	RCC_CFGR_PLLMUL_MUL5114,3991
#define RCC_CFGR_PLLMUL_MUL6	RCC_CFGR_PLLMUL_MUL6115,4025
#define RCC_CFGR_PLLMUL_MUL7	RCC_CFGR_PLLMUL_MUL7116,4059
#define RCC_CFGR_PLLMUL_MUL8	RCC_CFGR_PLLMUL_MUL8117,4093
#define RCC_CFGR_PLLMUL_MUL9	RCC_CFGR_PLLMUL_MUL9118,4127
#define RCC_CFGR_PLLMUL_MUL10	RCC_CFGR_PLLMUL_MUL10119,4161
#define RCC_CFGR_PLLMUL_MUL11	RCC_CFGR_PLLMUL_MUL11120,4196
#define RCC_CFGR_PLLMUL_MUL12	RCC_CFGR_PLLMUL_MUL12121,4231
#define RCC_CFGR_PLLMUL_MUL13	RCC_CFGR_PLLMUL_MUL13122,4266
#define RCC_CFGR_PLLMUL_MUL14	RCC_CFGR_PLLMUL_MUL14123,4301
#define RCC_CFGR_PLLMUL_MUL15	RCC_CFGR_PLLMUL_MUL15124,4336
#define RCC_CFGR_PLLMUL_MUL16	RCC_CFGR_PLLMUL_MUL16125,4371
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT127,4407
#define RCC_CFGR_PPRE2_MASK	RCC_CFGR_PPRE2_MASK128,4441
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT129,4475
#define RCC_CFGR_PPRE1_MASK	RCC_CFGR_PPRE1_MASK130,4508
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV135,4669
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2136,4703
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4137,4736
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8138,4769
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16139,4802
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT142,4845
#define RCC_CFGR_HPRE_MASK	RCC_CFGR_HPRE_MASK143,4877
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV146,4975
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2147,5009
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4148,5042
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8149,5075
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16150,5108
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64151,5142
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128152,5176
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256153,5211
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512154,5246
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT158,5328
#define RCC_CFGR_SWS_MASK	RCC_CFGR_SWS_MASK159,5359
#define RCC_CFGR_SWS_HSI	RCC_CFGR_SWS_HSI160,5391
#define RCC_CFGR_SWS_HSE	RCC_CFGR_SWS_HSE161,5422
#define RCC_CFGR_SWS_PLL	RCC_CFGR_SWS_PLL162,5453
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT165,5515
#define RCC_CFGR_SW_HSI	RCC_CFGR_SW_HSI166,5545
#define RCC_CFGR_SW_HSE	RCC_CFGR_SW_HSE167,5576
#define RCC_CFGR_SW_PLL	RCC_CFGR_SW_PLL168,5607
#define RCC_CFGR_PPRE2_DIV_NONE	RCC_CFGR_PPRE2_DIV_NONE175,5831
#define RCC_CFGR_PPRE2_DIV_2	RCC_CFGR_PPRE2_DIV_2176,5869
#define RCC_CFGR_PPRE2_DIV_4	RCC_CFGR_PPRE2_DIV_4177,5904
#define RCC_CFGR_PPRE2_DIV_8	RCC_CFGR_PPRE2_DIV_8178,5939
#define RCC_CFGR_PPRE2_DIV_16	RCC_CFGR_PPRE2_DIV_16179,5974
#define RCC_CFGR_PPRE1_DIV_NONE	RCC_CFGR_PPRE1_DIV_NONE181,6011
#define RCC_CFGR_PPRE1_DIV_2	RCC_CFGR_PPRE1_DIV_2182,6049
#define RCC_CFGR_PPRE1_DIV_4	RCC_CFGR_PPRE1_DIV_4183,6084
#define RCC_CFGR_PPRE1_DIV_8	RCC_CFGR_PPRE1_DIV_8184,6119
#define RCC_CFGR_PPRE1_DIV_16	RCC_CFGR_PPRE1_DIV_16185,6154
#define RCC_CFGR_HPRE_DIV_NONE	RCC_CFGR_HPRE_DIV_NONE187,6191
#define RCC_CFGR_HPRE_DIV_2	RCC_CFGR_HPRE_DIV_2188,6228
#define RCC_CFGR_HPRE_DIV_4	RCC_CFGR_HPRE_DIV_4189,6262
#define RCC_CFGR_HPRE_DIV_8	RCC_CFGR_HPRE_DIV_8190,6296
#define RCC_CFGR_HPRE_DIV_16	RCC_CFGR_HPRE_DIV_16191,6330
#define RCC_CFGR_HPRE_DIV_64	RCC_CFGR_HPRE_DIV_64192,6365
#define RCC_CFGR_HPRE_DIV_128	RCC_CFGR_HPRE_DIV_128193,6400
#define RCC_CFGR_HPRE_DIV_256	RCC_CFGR_HPRE_DIV_256194,6436
#define RCC_CFGR_HPRE_DIV_512	RCC_CFGR_HPRE_DIV_512195,6472
#define RCC_CIR_CSSC	RCC_CIR_CSSC201,6646
#define RCC_CIR_PLLRDYC	RCC_CIR_PLLRDYC204,6718
#define RCC_CIR_HSERDYC	RCC_CIR_HSERDYC205,6755
#define RCC_CIR_HSIRDYC	RCC_CIR_HSIRDYC206,6792
#define RCC_CIR_LSERDYC	RCC_CIR_LSERDYC207,6829
#define RCC_CIR_LSIRDYC	RCC_CIR_LSIRDYC208,6866
#define RCC_CIR_PLLRDYIE	RCC_CIR_PLLRDYIE211,6942
#define RCC_CIR_HSERDYIE	RCC_CIR_HSERDYIE212,6979
#define RCC_CIR_HSIRDYIE	RCC_CIR_HSIRDYIE213,7016
#define RCC_CIR_LSERDYIE	RCC_CIR_LSERDYIE214,7053
#define RCC_CIR_LSIRDYIE	RCC_CIR_LSIRDYIE215,7089
#define RCC_CIR_CSSF	RCC_CIR_CSSF218,7173
#define RCC_CIR_PLLRDYF	RCC_CIR_PLLRDYF221,7243
#define RCC_CIR_HSERDYF	RCC_CIR_HSERDYF222,7279
#define RCC_CIR_HSIRDYF	RCC_CIR_HSIRDYF223,7315
#define RCC_CIR_LSERDYF	RCC_CIR_LSERDYF224,7351
#define RCC_CIR_LSIRDYF	RCC_CIR_LSIRDYF225,7387
#define RCC_APB2RSTR_TIM20RST	RCC_APB2RSTR_TIM20RST229,7486
#define RCC_APB2RSTR_TIM17RST	RCC_APB2RSTR_TIM17RST230,7528
#define RCC_APB2RSTR_TIM16RST	RCC_APB2RSTR_TIM16RST231,7570
#define RCC_APB2RSTR_TIM15RST	RCC_APB2RSTR_TIM15RST232,7612
#define RCC_APB2RSTR_SPI4RST	RCC_APB2RSTR_SPI4RST233,7654
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST234,7695
#define RCC_APB2RSTR_TIM8RST	RCC_APB2RSTR_TIM8RST235,7738
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST236,7779
#define RCC_APB2RSTR_TIM1RST	RCC_APB2RSTR_TIM1RST237,7820
#define RCC_APB2RSTR_SYSCFGRST	RCC_APB2RSTR_SYSCFGRST238,7861
#define RCC_APB1RSTR_I2C3RST	RCC_APB1RSTR_I2C3RST243,7974
#define RCC_APB1RSTR_DAC1RST	RCC_APB1RSTR_DAC1RST244,8015
#define RCC_APB1RSTR_PWRRST	RCC_APB1RSTR_PWRRST245,8056
#define RCC_APB1RSTR_DAC2RST	RCC_APB1RSTR_DAC2RST246,8096
#define RCC_APB1RSTR_CAN1RST	RCC_APB1RSTR_CAN1RST247,8137
#define RCC_APB1RSTR_USBRST	RCC_APB1RSTR_USBRST248,8178
#define RCC_APB1RSTR_I2C2RST	RCC_APB1RSTR_I2C2RST249,8218
#define RCC_APB1RSTR_I2C1RST	RCC_APB1RSTR_I2C1RST250,8259
#define RCC_APB1RSTR_UART5RST	RCC_APB1RSTR_UART5RST251,8300
#define RCC_APB1RSTR_UART4RST	RCC_APB1RSTR_UART4RST252,8342
#define RCC_APB1RSTR_USART3RST	RCC_APB1RSTR_USART3RST253,8384
#define RCC_APB1RSTR_USART2RST	RCC_APB1RSTR_USART2RST254,8427
#define RCC_APB1RSTR_SPI3RST	RCC_APB1RSTR_SPI3RST255,8470
#define RCC_APB1RSTR_SPI2RST	RCC_APB1RSTR_SPI2RST256,8511
#define RCC_APB1RSTR_WWDGRST	RCC_APB1RSTR_WWDGRST257,8552
#define RCC_APB1RSTR_TIM7RST	RCC_APB1RSTR_TIM7RST258,8593
#define RCC_APB1RSTR_TIM6RST	RCC_APB1RSTR_TIM6RST259,8633
#define RCC_APB1RSTR_TIM4RST	RCC_APB1RSTR_TIM4RST260,8673
#define RCC_APB1RSTR_TIM3RST	RCC_APB1RSTR_TIM3RST261,8713
#define RCC_APB1RSTR_TIM2RST	RCC_APB1RSTR_TIM2RST262,8753
#define RCC_AHBENR_ADC34EN	RCC_AHBENR_ADC34EN267,8862
#define RCC_AHBENR_ADC12EN	RCC_AHBENR_ADC12EN268,8901
#define RCC_AHBENR_TSCEN	RCC_AHBENR_TSCEN269,8940
#define RCC_AHBENR_IOPGEN	RCC_AHBENR_IOPGEN270,8977
#define RCC_AHBENR_IOPFEN	RCC_AHBENR_IOPFEN271,9015
#define RCC_AHBENR_IOPEEN	RCC_AHBENR_IOPEEN272,9053
#define RCC_AHBENR_IOPDEN	RCC_AHBENR_IOPDEN273,9091
#define RCC_AHBENR_IOPCEN	RCC_AHBENR_IOPCEN274,9129
#define RCC_AHBENR_IOPBEN	RCC_AHBENR_IOPBEN275,9167
#define RCC_AHBENR_IOPAEN	RCC_AHBENR_IOPAEN276,9205
#define RCC_AHBENR_IOPHEN	RCC_AHBENR_IOPHEN277,9243
#define RCC_AHBENR_CRCEN	RCC_AHBENR_CRCEN278,9281
#define RCC_AHBENR_FMCEN	RCC_AHBENR_FMCEN279,9317
#define RCC_AHBENR_FLITFEN	RCC_AHBENR_FLITFEN280,9353
#define RCC_AHBENR_SRAMEN	RCC_AHBENR_SRAMEN281,9391
#define RCC_AHBENR_DMA2EN	RCC_AHBENR_DMA2EN282,9428
#define RCC_AHBENR_DMA1EN	RCC_AHBENR_DMA1EN283,9465
#define RCC_APB2ENR_TIM20EN	RCC_APB2ENR_TIM20EN288,9571
#define RCC_APB2ENR_TIM17EN	RCC_APB2ENR_TIM17EN289,9611
#define RCC_APB2ENR_TIM16EN	RCC_APB2ENR_TIM16EN290,9651
#define RCC_APB2ENR_TIM15EN	RCC_APB2ENR_TIM15EN291,9691
#define RCC_APB2ENR_SPI4EN	RCC_APB2ENR_SPI4EN292,9731
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN293,9770
#define RCC_APB2ENR_TIM8EN	RCC_APB2ENR_TIM8EN294,9811
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN295,9850
#define RCC_APB2ENR_TIM1EN	RCC_APB2ENR_TIM1EN296,9889
#define RCC_APB2ENR_SYSCFGEN	RCC_APB2ENR_SYSCFGEN297,9928
#define RCC_APB1ENR_I2C3EN	RCC_APB1ENR_I2C3EN302,10037
#define RCC_APB1ENR_DAC1EN	RCC_APB1ENR_DAC1EN303,10076
#define RCC_APB1ENR_PWREN	RCC_APB1ENR_PWREN304,10115
#define RCC_APB1ENR_DAC2EN	RCC_APB1ENR_DAC2EN305,10153
#define RCC_APB1ENR_CANEN	RCC_APB1ENR_CANEN306,10192
#define RCC_APB1ENR_USBEN	RCC_APB1ENR_USBEN307,10230
#define RCC_APB1ENR_I2C2EN	RCC_APB1ENR_I2C2EN308,10268
#define RCC_APB1ENR_I2C1EN	RCC_APB1ENR_I2C1EN309,10307
#define RCC_APB1ENR_USART5EN	RCC_APB1ENR_USART5EN310,10346
#define RCC_APB1ENR_USART4EN	RCC_APB1ENR_USART4EN311,10387
#define RCC_APB1ENR_USART3EN	RCC_APB1ENR_USART3EN312,10428
#define RCC_APB1ENR_USART2EN	RCC_APB1ENR_USART2EN313,10469
#define RCC_APB1ENR_SPI3EN	RCC_APB1ENR_SPI3EN314,10510
#define RCC_APB1ENR_SPI2EN	RCC_APB1ENR_SPI2EN315,10549
#define RCC_APB1ENR_WWDGEN	RCC_APB1ENR_WWDGEN316,10588
#define RCC_APB1ENR_TIM7EN	RCC_APB1ENR_TIM7EN317,10627
#define RCC_APB1ENR_TIM6EN	RCC_APB1ENR_TIM6EN318,10665
#define RCC_APB1ENR_TIM4EN	RCC_APB1ENR_TIM4EN319,10703
#define RCC_APB1ENR_TIM3EN	RCC_APB1ENR_TIM3EN320,10741
#define RCC_APB1ENR_TIM2EN	RCC_APB1ENR_TIM2EN321,10779
#define RCC_BDCR_BDRST	RCC_BDCR_BDRST326,10907
#define RCC_BDCR_RTCEN	RCC_BDCR_RTCEN327,10943
#define RCC_BDCR_LSEBYP	RCC_BDCR_LSEBYP330,11035
#define RCC_BDCR_LSERDY	RCC_BDCR_LSERDY331,11071
#define RCC_BDCR_LSEON	RCC_BDCR_LSEON332,11107
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF336,11224
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF337,11261
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF338,11298
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF339,11335
#define RCC_CSR_PORRSTF	RCC_CSR_PORRSTF340,11372
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF341,11409
#define RCC_CSR_OBLRSTF	RCC_CSR_OBLRSTF342,11446
#define RCC_CSR_RMVF	RCC_CSR_RMVF343,11483
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY344,11517
#define RCC_CSR_LSION	RCC_CSR_LSION345,11552
#define RCC_AHBRSTR_ADC34RST	RCC_AHBRSTR_ADC34RST349,11659
#define RCC_AHBRSTR_ADC12RST	RCC_AHBRSTR_ADC12RST350,11700
#define RCC_AHBRSTR_TSCRST	RCC_AHBRSTR_TSCRST351,11741
#define RCC_AHBRSTR_IOPGRST	RCC_AHBRSTR_IOPGRST352,11780
#define RCC_AHBRSTR_IOPFRST	RCC_AHBRSTR_IOPFRST353,11820
#define RCC_AHBRSTR_IOPERST	RCC_AHBRSTR_IOPERST354,11860
#define RCC_AHBRSTR_IOPDRST	RCC_AHBRSTR_IOPDRST355,11900
#define RCC_AHBRSTR_IOPCRST	RCC_AHBRSTR_IOPCRST356,11940
#define RCC_AHBRSTR_IOPBRST	RCC_AHBRSTR_IOPBRST357,11980
#define RCC_AHBRSTR_IOPARST	RCC_AHBRSTR_IOPARST358,12020
#define RCC_AHBRSTR_IOPHRST	RCC_AHBRSTR_IOPHRST359,12060
#define RCC_AHBRSTR_FMCRST	RCC_AHBRSTR_FMCRST360,12100
#define RCC_CFGR2_ADC34PRES_SHIFT	RCC_CFGR2_ADC34PRES_SHIFT365,12260
#define RCC_CFGR2_ADC12PRES_SHIFT	RCC_CFGR2_ADC12PRES_SHIFT366,12297
#define RCC_CFGR2_ADCxPRES_MASK	RCC_CFGR2_ADCxPRES_MASK367,12334
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_1	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_1368,12373
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_2	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_2369,12419
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_4	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_4370,12465
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_6	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_6371,12511
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_8	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_8372,12557
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_10	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_10373,12603
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_12	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_12374,12650
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_16	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_16375,12697
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_32	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_32376,12744
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_64	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_64377,12791
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_128	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_128378,12838
#define RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_256	RCC_CFGR2_ADCxPRES_PLL_CLK_DIV_256379,12886
#define RCC_CFGR2_PREDIV	RCC_CFGR2_PREDIV381,12935
#define RCC_CFGR2_PREDIV_NODIV	RCC_CFGR2_PREDIV_NODIV385,13046
#define RCC_CFGR2_PREDIV_DIV2	RCC_CFGR2_PREDIV_DIV2386,13083
#define RCC_CFGR2_PREDIV_DIV3	RCC_CFGR2_PREDIV_DIV3387,13119
#define RCC_CFGR2_PREDIV_DIV4	RCC_CFGR2_PREDIV_DIV4388,13155
#define RCC_CFGR2_PREDIV_DIV5	RCC_CFGR2_PREDIV_DIV5389,13191
#define RCC_CFGR2_PREDIV_DIV6	RCC_CFGR2_PREDIV_DIV6390,13227
#define RCC_CFGR2_PREDIV_DIV7	RCC_CFGR2_PREDIV_DIV7391,13263
#define RCC_CFGR2_PREDIV_DIV8	RCC_CFGR2_PREDIV_DIV8392,13299
#define RCC_CFGR2_PREDIV_DIV9	RCC_CFGR2_PREDIV_DIV9393,13335
#define RCC_CFGR2_PREDIV_DIV10	RCC_CFGR2_PREDIV_DIV10394,13371
#define RCC_CFGR2_PREDIV_DIV11	RCC_CFGR2_PREDIV_DIV11395,13408
#define RCC_CFGR2_PREDIV_DIV12	RCC_CFGR2_PREDIV_DIV12396,13445
#define RCC_CFGR2_PREDIV_DIV13	RCC_CFGR2_PREDIV_DIV13397,13482
#define RCC_CFGR2_PREDIV_DIV14	RCC_CFGR2_PREDIV_DIV14398,13519
#define RCC_CFGR2_PREDIV_DIV15	RCC_CFGR2_PREDIV_DIV15399,13556
#define RCC_CFGR2_PREDIV_DIV16	RCC_CFGR2_PREDIV_DIV16400,13593
#define RCC_CFGR3_TIM8SW	RCC_CFGR3_TIM8SW404,13719
#define RCC_CFGR3_TIM1SW	RCC_CFGR3_TIM1SW405,13755
#define RCC_CFGR3_I2C2SW	RCC_CFGR3_I2C2SW406,13791
#define RCC_CFGR3_I2C1SW	RCC_CFGR3_I2C1SW407,13827
#define RCC_CFGR3_UART5SW_SHIFT	RCC_CFGR3_UART5SW_SHIFT411,13940
#define RCC_CFGR3_UART4SW_SHIFT	RCC_CFGR3_UART4SW_SHIFT412,13977
#define RCC_CFGR3_UART3SW_SHIFT	RCC_CFGR3_UART3SW_SHIFT413,14014
#define RCC_CFGR3_UART2SW_SHIFT	RCC_CFGR3_UART2SW_SHIFT414,14051
#define RCC_CFGR3_UART1SW_SHIFT	RCC_CFGR3_UART1SW_SHIFT415,14088
#define RCC_CFGR3_UARTxSW_PCLK	RCC_CFGR3_UARTxSW_PCLK422,14247
#define RCC_CFGR3_UARTxSW_SYSCLK	RCC_CFGR3_UARTxSW_SYSCLK423,14284
#define RCC_CFGR3_UARTxSW_LSE	RCC_CFGR3_UARTxSW_LSE424,14322
#define RCC_CFGR3_UARTxSW_HSI	RCC_CFGR3_UARTxSW_HSI425,14358
#define RCC_CFGR3_UARTxSW_MASK	RCC_CFGR3_UARTxSW_MASK429,14444
enum rcc_clock_hsi {rcc_clock_hsi439,14752
	RCC_CLOCK_HSI_48MHZ,RCC_CLOCK_HSI_48MHZ440,14773
	RCC_CLOCK_HSI_64MHZ, /* Max from HSI */RCC_CLOCK_HSI_64MHZ441,14795
	RCC_CLOCK_HSI_ENDRCC_CLOCK_HSI_END442,14836
enum rcc_clock_hse8 {rcc_clock_hse8444,14858
	RCC_CLOCK_HSE8_72MHZ,RCC_CLOCK_HSE8_72MHZ445,14880
	RCC_CLOCK_HSE8_ENDRCC_CLOCK_HSE8_END446,14903
struct rcc_clock_scale {rcc_clock_scale450,14928
	uint8_t pllsrc;pllsrc451,14953
	uint8_t pllmul;pllmul452,14970
	uint8_t plldiv;plldiv453,14987
	bool usbdiv1;usbdiv1454,15004
	uint32_t flash_waitstates;flash_waitstates455,15019
	uint8_t hpre;hpre456,15047
	uint8_t ppre1;ppre1457,15062
	uint8_t ppre2;ppre2458,15078
	uint8_t power_save;power_save459,15094
	uint32_t ahb_frequency;ahb_frequency460,15115
	uint32_t apb1_frequency;apb1_frequency461,15140
	uint32_t apb2_frequency;apb2_frequency462,15166
enum rcc_osc {rcc_osc468,15346
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_PLL469,15361
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_HSE469,15361
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_HSI469,15361
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_LSE469,15361
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_LSI469,15361
#define _REG_BIT(_REG_BIT472,15410
enum rcc_periph_clken {rcc_periph_clken480,15540
	RCC_DMA1	= _REG_BIT(0x14, 0),/*0178*/RCC_DMA1482,15586
	RCC_DMA2	= _REG_BIT(0x14, 1),/*0178*/RCC_DMA2483,15625
	RCC_SRAM	= _REG_BIT(0x14, 2),/*0178*/RCC_SRAM484,15664
	RCC_FLTIF	= _REG_BIT(0x14, 4),/*0178*/RCC_FLTIF485,15703
	RCC_FMC		= _REG_BIT(0x14, 5),/*0178*/RCC_FMC486,15743
	RCC_CRC		= _REG_BIT(0x14, 6),/*0178*/RCC_CRC487,15782
	RCC_GPIOH	= _REG_BIT(0x14, 16),/*0178*/RCC_GPIOH488,15821
	RCC_GPIOA	= _REG_BIT(0x14, 17),/*0178*/RCC_GPIOA489,15862
	RCC_GPIOB	= _REG_BIT(0x14, 18),/*0178*/RCC_GPIOB490,15903
	RCC_GPIOC	= _REG_BIT(0x14, 19),/*0178*/RCC_GPIOC491,15944
	RCC_GPIOD	= _REG_BIT(0x14, 20),/*0178*/RCC_GPIOD492,15985
	RCC_GPIOE	= _REG_BIT(0x14, 21),/*0178*/RCC_GPIOE493,16026
	RCC_GPIOF	= _REG_BIT(0x14, 22),/*0178*/RCC_GPIOF494,16067
	RCC_GPIOG	= _REG_BIT(0x14, 23),/*0178*/RCC_GPIOG495,16108
	RCC_TSC		= _REG_BIT(0x14, 24),/*0178*/RCC_TSC496,16149
	RCC_ADC12	= _REG_BIT(0x14, 28),/*01--*/RCC_ADC12497,16189
	RCC_ADC34	= _REG_BIT(0x14, 29),/*01--*/RCC_ADC34498,16230
	RCC_SYSCFG	= _REG_BIT(0x18, 0),/*0178*/RCC_SYSCFG501,16296
	RCC_ADC		= _REG_BIT(0x18, 9),/*--78*/RCC_ADC502,16337
	RCC_TIM1	= _REG_BIT(0x18, 11),/*01--*/RCC_TIM1503,16376
	RCC_SPI1	= _REG_BIT(0x18, 12),/*0178*/RCC_SPI1504,16416
	RCC_TIM8	= _REG_BIT(0x18, 13),/*01--*/RCC_TIM8505,16456
	RCC_USART1	= _REG_BIT(0x18, 14),/*0178*/RCC_USART1506,16496
	RCC_SPI4	= _REG_BIT(0x18, 15),RCC_SPI4507,16538
	RCC_TIM15	= _REG_BIT(0x18, 16),/*0178*/RCC_TIM15508,16570
	RCC_TIM16	= _REG_BIT(0x18, 17),/*0178*/RCC_TIM16509,16611
	RCC_TIM17	= _REG_BIT(0x18, 18),/*0178*/RCC_TIM17510,16652
	RCC_TIM19	= _REG_BIT(0x18, 19),/*--78*/RCC_TIM19511,16693
	RCC_TIM20	= _REG_BIT(0x18, 20),RCC_TIM20512,16734
	RCC_DBGMCU	= _REG_BIT(0x18, 22),/*--78*/RCC_DBGMCU513,16767
	RCC_SDADC1	= _REG_BIT(0x18, 24),/*--78*/RCC_SDADC1514,16809
	RCC_SDADC2	= _REG_BIT(0x18, 25),/*--78*/RCC_SDADC2515,16851
	RCC_SDADC3	= _REG_BIT(0x18, 26),/*--78*/RCC_SDADC3516,16893
	RCC_HRTIM	= _REG_BIT(0x18, 29),RCC_HRTIM517,16935
	RCC_TIM2	= _REG_BIT(0x1C, 0),/*0178*/RCC_TIM2520,16993
	RCC_TIM3	= _REG_BIT(0x1C, 1),/*0178*/RCC_TIM3521,17032
	RCC_TIM4	= _REG_BIT(0x1C, 2),/*0178*/RCC_TIM4522,17071
	RCC_TIM5	= _REG_BIT(0x1C, 3),/*--78*/RCC_TIM5523,17110
	RCC_TIM6	= _REG_BIT(0x1C, 4),/*0178*/RCC_TIM6524,17149
	RCC_TIM7	= _REG_BIT(0x1C, 5),/*0178*/RCC_TIM7525,17188
	RCC_TIM12	= _REG_BIT(0x1C, 6),/*--78*/RCC_TIM12526,17227
	RCC_TIM13	= _REG_BIT(0x1C, 7),/*--78*/RCC_TIM13527,17267
	RCC_TIM14	= _REG_BIT(0x1C, 8),/*--78*/RCC_TIM14528,17307
	RCC_TIM18	= _REG_BIT(0x1C, 9),/*--78*/RCC_TIM18529,17347
	RCC_WWDG	= _REG_BIT(0x1C, 11),/*0178*/RCC_WWDG530,17387
	RCC_SPI2	= _REG_BIT(0x1C, 14),/*0178*/RCC_SPI2531,17427
	RCC_SPI3	= _REG_BIT(0x1C, 15),/*0178*/RCC_SPI3532,17467
	RCC_USART2	= _REG_BIT(0x1C, 17),/*0178*/RCC_USART2533,17507
	RCC_USART3	= _REG_BIT(0x1C, 18),/*0178*/RCC_USART3534,17549
	RCC_UART4	= _REG_BIT(0x1C, 19),/*01--*/RCC_UART4535,17591
	RCC_UART5	= _REG_BIT(0x1C, 20),/*01--*/RCC_UART5536,17632
	RCC_I2C1	= _REG_BIT(0x1C, 21),/*0178*/RCC_I2C1537,17673
	RCC_I2C2	= _REG_BIT(0x1C, 22),/*0178*/RCC_I2C2538,17713
	RCC_USB		= _REG_BIT(0x1C, 23),/*0178*/RCC_USB539,17753
	RCC_CAN		= _REG_BIT(0x1C, 25),/*0178*/RCC_CAN540,17793
	RCC_CAN1	= _REG_BIT(0x1C, 25),/*0178*/RCC_CAN1541,17833
	RCC_DAC2	= _REG_BIT(0x1C, 26),RCC_DAC2542,17873
	RCC_PWR		= _REG_BIT(0x1C, 28),/*0178*/RCC_PWR543,17905
	RCC_DAC1	= _REG_BIT(0x1C, 29),RCC_DAC1544,17945
	RCC_CEC		= _REG_BIT(0x1C, 30),/*--78*/RCC_CEC545,17977
	RCC_I2C3	= _REG_BIT(0x1C, 30),RCC_I2C3546,18017
enum rcc_periph_rst {rcc_periph_rst549,18053
	RST_SYSCFG	= _REG_BIT(0x0C, 0),/*0178*/RST_SYSCFG551,18098
	RST_ADC		= _REG_BIT(0x0C, 9),/*--78*/RST_ADC552,18139
	RST_TIM1	= _REG_BIT(0x0C, 11),/*01--*/RST_TIM1553,18178
	RST_SPI1	= _REG_BIT(0x0C, 12),/*0178*/RST_SPI1554,18218
	RST_TIM8	= _REG_BIT(0x0C, 13),/*01--*/RST_TIM8555,18258
	RST_USART1	= _REG_BIT(0x0C, 14),/*0178*/RST_USART1556,18298
	RST_SPI4	= _REG_BIT(0x0C, 15),RST_SPI4557,18340
	RST_TIM15	= _REG_BIT(0x0C, 16),/*0178*/RST_TIM15558,18372
	RST_TIM16	= _REG_BIT(0x0C, 17),/*0178*/RST_TIM16559,18413
	RST_TIM17	= _REG_BIT(0x0C, 18),/*0178*/RST_TIM17560,18454
	RST_TIM19	= _REG_BIT(0x0C, 19),/*--78*/RST_TIM19561,18495
	RST_TIM20	= _REG_BIT(0x0C, 20),RST_TIM20562,18536
	RST_SDADC1	= _REG_BIT(0x0C, 24),/*--78*/RST_SDADC1563,18569
	RST_SDADC2	= _REG_BIT(0x0C, 25),/*--78*/RST_SDADC2564,18611
	RST_SDADC3	= _REG_BIT(0x0C, 26),/*--78*/RST_SDADC3565,18653
	RST_HRTIM	= _REG_BIT(0x0C, 29),RST_HRTIM566,18695
	RST_TIM2	= _REG_BIT(0x10, 0),/*0178*/RST_TIM2569,18753
	RST_TIM3	= _REG_BIT(0x10, 1),/*0178*/RST_TIM3570,18792
	RST_TIM4	= _REG_BIT(0x10, 2),/*0178*/RST_TIM4571,18831
	RST_TIM5	= _REG_BIT(0x10, 3),/*--78*/RST_TIM5572,18870
	RST_TIM6	= _REG_BIT(0x10, 4),/*0178*/RST_TIM6573,18909
	RST_TIM7	= _REG_BIT(0x10, 5),/*0178*/RST_TIM7574,18948
	RST_TIM12	= _REG_BIT(0x10, 6),/*--78*/RST_TIM12575,18987
	RST_TIM13	= _REG_BIT(0x10, 7),/*--78*/RST_TIM13576,19027
	RST_TIM14	= _REG_BIT(0x10, 8),/*--78*/RST_TIM14577,19067
	RST_TIM18	= _REG_BIT(0x10, 9),/*--78*/RST_TIM18578,19107
	RST_WWDG	= _REG_BIT(0x10, 11),/*0178*/RST_WWDG579,19147
	RST_SPI2	= _REG_BIT(0x10, 14),/*0178*/RST_SPI2580,19187
	RST_SPI3	= _REG_BIT(0x10, 15),/*0178*/RST_SPI3581,19227
	RST_USART2	= _REG_BIT(0x10, 17),/*0178*/RST_USART2582,19267
	RST_USART3	= _REG_BIT(0x10, 18),/*0178*/RST_USART3583,19309
	RST_UART4	= _REG_BIT(0x10, 19),/*01--*/RST_UART4584,19351
	RST_UART5	= _REG_BIT(0x10, 20),/*01--*/RST_UART5585,19392
	RST_I2C1	= _REG_BIT(0x10, 21),/*0178*/RST_I2C1586,19433
	RST_I2C2	= _REG_BIT(0x10, 22),/*0178*/RST_I2C2587,19473
	RST_USB		= _REG_BIT(0x10, 23),/*0178*/RST_USB588,19513
	RST_CAN		= _REG_BIT(0x10, 25),/*0178*/RST_CAN589,19553
	RST_CAN1	= _REG_BIT(0x10, 25),/*0178*/RST_CAN1590,19593
	RST_DAC2	= _REG_BIT(0x10, 26),RST_DAC2591,19633
	RST_PWR		= _REG_BIT(0x10, 28),/*0178*/RST_PWR592,19665
	RST_DAC1	= _REG_BIT(0x10, 29),RST_DAC1593,19705
	RST_CEC		= _REG_BIT(0x10, 30),/*--78*/RST_CEC594,19737
	RST_I2C3	= _REG_BIT(0x10, 30),RST_I2C3595,19777
	RST_FMC		= _REG_BIT(0x28, 5),RST_FMC598,19833
	RST_GPIOH	= _REG_BIT(0x28, 16),RST_GPIOH599,19864
	RST_GPIOA	= _REG_BIT(0x28, 17),/*0178*/RST_GPIOA600,19897
	RST_GPIOB	= _REG_BIT(0x28, 18),/*0178*/RST_GPIOB601,19938
	RST_GPIOC	= _REG_BIT(0x28, 19),/*0178*/RST_GPIOC602,19979
	RST_GPIOD	= _REG_BIT(0x28, 20),/*0178*/RST_GPIOD603,20020
	RST_GPIOE	= _REG_BIT(0x28, 21),/*0178*/RST_GPIOE604,20061
	RST_GPIOF	= _REG_BIT(0x28, 22),/*0178*/RST_GPIOF605,20102
	RST_GPIOG	= _REG_BIT(0x28, 23),RST_GPIOG606,20143
	RST_TSC		= _REG_BIT(0x28, 24),/*0178*/RST_TSC607,20176
	RST_ADC12	= _REG_BIT(0x28, 28),/*01--*/RST_ADC12608,20216
	RST_ADC34	= _REG_BIT(0x28, 29),/*01--*/RST_ADC34609,20257
	RST_BD		= _REG_BIT(0x20, 16),RST_BD612,20315

../../../../libopencm3/include/libopencm3/stm32/f3/iwdg.h,52
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H34,1073

../../../../libopencm3/include/libopencm3/stm32/f3/rtc.h,50
#define LIBOPENCM3_RTC_HLIBOPENCM3_RTC_H36,1158

../../../../libopencm3/include/libopencm3/stm32/f3/exti.h,280
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H37,1164
#define EXTI_IMR2	EXTI_IMR244,1385
#define EXTI_EMR2	EXTI_EMR245,1430
#define EXTI_RTSR2	EXTI_RTSR246,1475
#define EXTI_FTSR2	EXTI_FTSR247,1521
#define EXTI_SWIER2	EXTI_SWIER248,1567
#define EXTI_PR2	EXTI_PR249,1614

../../../../libopencm3/include/libopencm3/stm32/f3/i2c.h,49
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H32,990

../../../../libopencm3/include/libopencm3/stm32/f3/opamp.h,3345
#define LIBOPENCM3_OPAMP_HLIBOPENCM3_OPAMP_H32,1028
#define OPAMP1	OPAMP137,1118
#define OPAMP2	OPAMP238,1156
#define OPAMP3	OPAMP339,1194
#define OPAMP4	OPAMP440,1232
#define OPAMP1_CSR	OPAMP1_CSR45,1341
#define OPAMP2_CSR	OPAMP2_CSR46,1380
#define OPAMP3_CSR	OPAMP3_CSR47,1419
#define OPAMP4_CSR	OPAMP4_CSR48,1458
#define OPAMP1_CSR_VPS_SEL_PA7	OPAMP1_CSR_VPS_SEL_PA752,1523
#define OPAMP1_CSR_VPS_SEL_PA5	OPAMP1_CSR_VPS_SEL_PA553,1561
#define OPAMP1_CSR_VPS_SEL_PA3	OPAMP1_CSR_VPS_SEL_PA354,1599
#define OPAMP1_CSR_VPS_SEL_PA1	OPAMP1_CSR_VPS_SEL_PA155,1637
#define OPAMP2_CSR_VPS_SEL_PD14	OPAMP2_CSR_VPS_SEL_PD1456,1675
#define OPAMP2_CSR_VPS_SEL_PB14	OPAMP2_CSR_VPS_SEL_PB1457,1714
#define OPAMP2_CSR_VPS_SEL_PB0	OPAMP2_CSR_VPS_SEL_PB058,1753
#define OPAMP2_CSR_VPS_SEL_PA7	OPAMP2_CSR_VPS_SEL_PA759,1791
#define OPAMP3_CSR_VPS_SEL_PB13	OPAMP3_CSR_VPS_SEL_PB1360,1829
#define OPAMP3_CSR_VPS_SEL_PA5	OPAMP3_CSR_VPS_SEL_PA561,1868
#define OPAMP3_CSR_VPS_SEL_PA1	OPAMP3_CSR_VPS_SEL_PA162,1906
#define OPAMP3_CSR_VPS_SEL_PB0	OPAMP3_CSR_VPS_SEL_PB063,1944
#define OPAMP4_CSR_VPS_SEL_PD11	OPAMP4_CSR_VPS_SEL_PD1164,1982
#define OPAMP4_CSR_VPS_SEL_PB11	OPAMP4_CSR_VPS_SEL_PB1165,2021
#define OPAMP4_CSR_VPS_SEL_PA4	OPAMP4_CSR_VPS_SEL_PA466,2060
#define OPAMP4_CSR_VPS_SEL_PB13	OPAMP4_CSR_VPS_SEL_PB1367,2098
#define OPAMP1_CSR_VMS_SEL_PC5	OPAMP1_CSR_VMS_SEL_PC569,2138
#define OPAMP1_CSR_VMS_SEL_PA3	OPAMP1_CSR_VMS_SEL_PA370,2176
#define OPAMP2_CSR_VMS_SEL_PC5	OPAMP2_CSR_VMS_SEL_PC571,2214
#define OPAMP2_CSR_VMS_SEL_PA5	OPAMP2_CSR_VMS_SEL_PA572,2252
#define OPAMP3_CSR_VMS_SEL_PB10	OPAMP3_CSR_VMS_SEL_PB1073,2290
#define OPAMP3_CSR_VMS_SEL_PB2	OPAMP3_CSR_VMS_SEL_PB274,2329
#define OPAMP4_CSR_VMS_SEL_PB10	OPAMP4_CSR_VMS_SEL_PB1075,2367
#define OPAMP4_CSR_VMS_SEL_PD8	OPAMP4_CSR_VMS_SEL_PD876,2406
#define OPAMP1_CSR_VM_SEL_PC5	OPAMP1_CSR_VM_SEL_PC578,2445
#define OPAMP1_CSR_VM_SEL_PA3	OPAMP1_CSR_VM_SEL_PA379,2482
#define OPAMP2_CSR_VM_SEL_PC5	OPAMP2_CSR_VM_SEL_PC580,2519
#define OPAMP2_CSR_VM_SEL_PA5	OPAMP2_CSR_VM_SEL_PA581,2556
#define OPAMP3_CSR_VM_SEL_PB10	OPAMP3_CSR_VM_SEL_PB1082,2593
#define OPAMP3_CSR_VM_SEL_PB2	OPAMP3_CSR_VM_SEL_PB283,2631
#define OPAMP4_CSR_VM_SEL_PB10	OPAMP4_CSR_VM_SEL_PB1084,2668
#define OPAMP4_CSR_VM_SEL_PD8	OPAMP4_CSR_VM_SEL_PD885,2706
#define OPAMP1_CSR_VP_SEL_PA7	OPAMP1_CSR_VP_SEL_PA787,2744
#define OPAMP1_CSR_VP_SEL_PA5	OPAMP1_CSR_VP_SEL_PA588,2781
#define OPAMP1_CSR_VP_SEL_PA3	OPAMP1_CSR_VP_SEL_PA389,2818
#define OPAMP1_CSR_VP_SEL_PA1	OPAMP1_CSR_VP_SEL_PA190,2855
#define OPAMP2_CSR_VP_SEL_PD14	OPAMP2_CSR_VP_SEL_PD1491,2892
#define OPAMP2_CSR_VP_SEL_PB14	OPAMP2_CSR_VP_SEL_PB1492,2930
#define OPAMP2_CSR_VP_SEL_PB0	OPAMP2_CSR_VP_SEL_PB093,2968
#define OPAMP2_CSR_VP_SEL_PA7	OPAMP2_CSR_VP_SEL_PA794,3005
#define OPAMP3_CSR_VP_SEL_PB13	OPAMP3_CSR_VP_SEL_PB1395,3042
#define OPAMP3_CSR_VP_SEL_PA5	OPAMP3_CSR_VP_SEL_PA596,3080
#define OPAMP3_CSR_VP_SEL_PA1	OPAMP3_CSR_VP_SEL_PA197,3117
#define OPAMP3_CSR_VP_SEL_PB0	OPAMP3_CSR_VP_SEL_PB098,3154
#define OPAMP4_CSR_VP_SEL_PD11	OPAMP4_CSR_VP_SEL_PD1199,3191
#define OPAMP4_CSR_VP_SEL_PB11	OPAMP4_CSR_VP_SEL_PB11100,3229
#define OPAMP4_CSR_VP_SEL_PA4	OPAMP4_CSR_VP_SEL_PA4101,3267
#define OPAMP4_CSR_VP_SEL_PB13	OPAMP4_CSR_VP_SEL_PB13102,3304

../../../../libopencm3/include/libopencm3/stm32/f3/timer.h,0

../../../../libopencm3/include/libopencm3/stm32/f3/gpio.h,52
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H33,1007

../../../../libopencm3/include/libopencm3/stm32/f3/crc.h,50
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H33,1055

../../../../libopencm3/include/libopencm3/stm32/f3/dma.h,50
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H32,1001

../../../../libopencm3/include/libopencm3/stm32/f3/irq.json,2857
        "nvic_wwdg", 03,16
        "pvd", 14,38
        "tamp_stamp", 25,54
        "rtc_wkup", 36,77
        "flash", 47,98
        "rcc", 58,116
        "exti0", 69,132
        "exti1", 710,150
        "exti2_tsc", 811,168
        "exti3", 912,190
        "exti4", 1013,208
        "dma1_channel1", 1114,226
        "dma1_channel2", 1215,252
        "dma1_channel3", 1316,278
        "dma1_channel4", 1417,304
        "dma1_channel5", 1518,330
        "dma1_channel6", 1619,356
        "dma1_channel7", 1720,382
        "adc1_2", 1821,408
        "usb_hp_can1_tx", 1922,427
        "usb_lp_can1_rx0", 2023,454
        "can1_rx1", 2124,482
        "can1_sce", 2225,503
        "exti9_5", 2326,524
        "tim1_brk_tim15", 2427,544
        "tim1_up_tim16", 2528,571
        "tim1_trg_com_tim17", 2629,597
        "tim1_cc", 2730,628
        "tim2", 2831,648
        "tim3", 2932,665
        "tim4", 3033,682
        "i2c1_ev_exti23", 3134,699
        "i2c1_er", 3235,726
        "i2c2_ev_exti24", 3336,746
        "i2c2_er", 3437,773
        "spi1", 3538,793
        "spi2", 3639,810
        "usart1_exti25", 3740,827
        "usart2_exti26", 3841,853
        "usart3_exti28", 3942,879
        "exti15_10", 4043,905
        "rtc_alarm", 4144,927
        "usb_wkup_a", 4245,949
        "tim8_brk", 4346,972
        "tim8_up", 4447,993
        "tim8_trg_com", 4548,1013
        "tim8_cc", 4649,1038
        "adc3", 4750,1058
        "reserved_1", 4851,1075
        "reserved_2", 4952,1098
        "reserved_3", 5053,1121
        "spi3", 5154,1144
        "uart4_exti34", 5255,1161
        "uart5_exti35", 5356,1186
        "tim6_dac", 5457,1211
        "tim7", 5558,1232
        "dma2_channel1", 5659,1249
        "dma2_channel2", 5760,1275
        "dma2_channel3", 5861,1301
        "dma2_channel4", 5962,1327
        "dma2_channel5", 6063,1353
        "eth", 6164,1379
        "reserved_4", 6265,1395
        "reserved_5", 6366,1418
        "comp123", 6467,1441
        "comp456", 6568,1461
        "comp7", 6669,1481
        "hrtim_master", 6770,1499
        "hrtim_tima", 6871,1524
        "hrtim_timb", 6972,1547
        "hrtim_timc", 7073,1570
        "hrtim_timd", 7174,1593
        "hrtim_time", 7275,1616
        "hrtim_flt", 7376,1639
        "usb_hp", 7477,1661
        "usb_lp", 7578,1680
        "usb_wkup", 7679,1699
        "reserved_13", 7780,1720
        "reserved_14", 7881,1744
        "reserved_15", 7982,1768
        "reserved_16"8083,1792
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 F3 series", partname_humanreadable85,1822
    "partname_doxygen": "STM32F3", partname_doxygen86,1872
    "includeguard": "LIBOPENCM3_STM32_F3_NVIC_H"includeguard87,1908

../../../../libopencm3/include/libopencm3/stm32/f3/doc-stm32f3.h,0

../../../../libopencm3/include/libopencm3/stm32/f3/st_usbfs.h,0

../../../../libopencm3/include/libopencm3/stm32/f3/flash.h,1697
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H32,1008
#define FLASH_ACR	FLASH_ACR42,1265
#define FLASH_KEYR	FLASH_KEYR44,1351
#define FLASH_OPTKEYR	FLASH_OPTKEYR46,1451
#define FLASH_SR	FLASH_SR48,1543
#define FLASH_CR	FLASH_CR50,1632
#define FLASH_AR	FLASH_AR52,1721
#define FLASH_OBR	FLASH_OBR54,1814
#define FLASH_WRPR	FLASH_WRPR56,1913
#define FLASH_ACR_PRFTBS	FLASH_ACR_PRFTBS61,2063
#define FLASH_ACR_PRFTBE	FLASH_ACR_PRFTBE62,2098
#define FLASH_ACR_PRFTEN	FLASH_ACR_PRFTEN64,2160
#define FLASH_ACR_HLFCYA	FLASH_ACR_HLFCYA65,2203
#define FLASH_ACR_LATENCY_SHIFT	FLASH_ACR_LATENCY_SHIFT66,2238
#define FLASH_ACR_LATENCY_MASK	FLASH_ACR_LATENCY_MASK67,2273
#define FLASH_ACR_LATENCY(FLASH_ACR_LATENCY69,2361
#define FLASH_SR_BSY	FLASH_SR_BSY74,2512
#define FLASH_SR_ERLYBSY	FLASH_SR_ERLYBSY75,2544
#define FLASH_SR_PGERR	FLASH_SR_PGERR76,2579
#define FLASH_SR_WRPRTERR	FLASH_SR_WRPRTERR77,2613
#define FLASH_SR_EOP	FLASH_SR_EOP78,2649
#define FLASH_CR_OBL_LAUNCH	FLASH_CR_OBL_LAUNCH82,2763
#define FLASH_CR_EOPIE	FLASH_CR_EOPIE83,2802
#define FLASH_CR_ERRIE	FLASH_CR_ERRIE84,2837
#define FLASH_CR_OPTWRE	FLASH_CR_OPTWRE85,2872
#define FLASH_CR_LOCK	FLASH_CR_LOCK86,2907
#define FLASH_CR_STRT	FLASH_CR_STRT87,2940
#define FLASH_CR_OPTER	FLASH_CR_OPTER88,2973
#define FLASH_CR_OPTPG	FLASH_CR_OPTPG89,3007
#define FLASH_CR_MER	FLASH_CR_MER90,3041
#define FLASH_CR_PER	FLASH_CR_PER91,3073
#define FLASH_CR_PG	FLASH_CR_PG92,3105
#define FLASH_KEYR_KEY1	FLASH_KEYR_KEY195,3182
#define FLASH_KEYR_KEY2	FLASH_KEYR_KEY296,3231
#define FLASH_OPTKEYR_KEY1	FLASH_OPTKEYR_KEY197,3280
#define FLASH_OPTKEYR_KEY2	FLASH_OPTKEYR_KEY298,3324

../../../../libopencm3/include/libopencm3/stm32/f3/pwr.h,185
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H42,1465
#define PWR_CSR_EWUP3	PWR_CSR_EWUP349,1649
#define PWR_CSR_EWUP2	PWR_CSR_EWUP251,1708
#define PWR_CSR_EWUP1	PWR_CSR_EWUP153,1766

../../../../libopencm3/include/libopencm3/stm32/f3/usart.h,204
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H32,997
#define USART1	USART143,1259
#define USART2	USART244,1289
#define USART3	USART345,1319
#define UART4	UART446,1349
#define UART5	UART547,1377

../../../../libopencm3/include/libopencm3/stm32/f3/adc.h,10897
#define LIBOPENCM3_ADC_HLIBOPENCM3_ADC_H35,1117
#define ADC1	ADC145,1350
#define ADC2	ADC246,1374
#define ADC3	ADC347,1398
#define ADC4	ADC448,1422
#define ADC1_ISR	ADC1_ISR56,1590
#define ADC2_ISR	ADC2_ISR57,1627
#define ADC3_ISR	ADC3_ISR58,1664
#define ADC4_ISR	ADC4_ISR59,1701
#define ADC1_IER	ADC1_IER61,1739
#define ADC2_IER	ADC2_IER62,1776
#define ADC3_IER	ADC3_IER63,1813
#define ADC4_IER	ADC4_IER64,1850
#define ADC1_CR	ADC1_CR66,1888
#define ADC2_CR	ADC2_CR67,1924
#define ADC3_CR	ADC3_CR68,1960
#define ADC4_CR	ADC4_CR69,1996
#define ADC1_CFGR1	ADC1_CFGR171,2033
#define ADC2_CFGR1	ADC2_CFGR172,2074
#define ADC3_CFGR1	ADC3_CFGR173,2115
#define ADC4_CFGR1	ADC4_CFGR174,2156
#define ADC_CFGR(ADC_CFGR76,2245
#define ADC1_CFGR	ADC1_CFGR77,2283
#define ADC2_CFGR	ADC2_CFGR78,2323
#define ADC3_CFGR	ADC3_CFGR79,2363
#define ADC4_CFGR	ADC4_CFGR80,2403
#define ADC1_SMPR1	ADC1_SMPR182,2444
#define ADC2_SMPR1	ADC2_SMPR183,2485
#define ADC3_SMPR1	ADC3_SMPR184,2526
#define ADC4_SMPR1	ADC4_SMPR185,2567
#define ADC1_SMPR2	ADC1_SMPR287,2609
#define ADC2_SMPR2	ADC2_SMPR288,2650
#define ADC3_SMPR2	ADC3_SMPR289,2691
#define ADC4_SMPR2	ADC4_SMPR290,2732
#define ADC1_TR1	ADC1_TR192,2774
#define ADC2_TR1	ADC2_TR193,2811
#define ADC3_TR1	ADC3_TR194,2848
#define ADC4_TR1	ADC4_TR195,2885
#define ADC1_TR2	ADC1_TR297,2923
#define ADC2_TR2	ADC2_TR298,2960
#define ADC3_TR2	ADC3_TR299,2997
#define ADC4_TR2	ADC4_TR2100,3034
#define ADC1_TR3	ADC1_TR3102,3072
#define ADC2_TR3	ADC2_TR3103,3109
#define ADC3_TR3	ADC3_TR3104,3146
#define ADC4_TR3	ADC4_TR3105,3183
#define ADC1_SQR1	ADC1_SQR1107,3221
#define ADC2_SQR1	ADC2_SQR1108,3260
#define ADC3_SQR1	ADC3_SQR1109,3299
#define ADC4_SQR1	ADC4_SQR1110,3338
#define ADC1_SQR2	ADC1_SQR2112,3378
#define ADC2_SQR2	ADC2_SQR2113,3417
#define ADC3_SQR2	ADC3_SQR2114,3456
#define ADC4_SQR2	ADC4_SQR2115,3495
#define ADC1_SQR3	ADC1_SQR3117,3535
#define ADC2_SQR3	ADC2_SQR3118,3574
#define ADC3_SQR3	ADC3_SQR3119,3613
#define ADC4_SQR3	ADC4_SQR3120,3652
#define ADC1_SQR4	ADC1_SQR4122,3692
#define ADC2_SQR4	ADC2_SQR4123,3731
#define ADC3_SQR4	ADC3_SQR4124,3770
#define ADC4_SQR4	ADC4_SQR4125,3809
#define ADC1_DR	ADC1_DR127,3849
#define ADC2_DR	ADC2_DR128,3885
#define ADC3_DR	ADC3_DR129,3921
#define ADC4_DR	ADC4_DR130,3957
#define ADC1_JSQR	ADC1_JSQR132,3994
#define ADC2_JSQR	ADC2_JSQR133,4033
#define ADC3_JSQR	ADC3_JSQR134,4072
#define ADC4_JSQR	ADC4_JSQR135,4111
#define ADC1_OFR1	ADC1_OFR1137,4151
#define ADC2_OFR1	ADC2_OFR1138,4190
#define ADC3_OFR1	ADC3_OFR1139,4229
#define ADC4_OFR1	ADC4_OFR1140,4268
#define ADC1_OFR2	ADC1_OFR2142,4308
#define ADC2_OFR2	ADC2_OFR2143,4347
#define ADC3_OFR2	ADC3_OFR2144,4386
#define ADC4_OFR2	ADC4_OFR2145,4425
#define ADC1_OFR3	ADC1_OFR3147,4465
#define ADC2_OFR3	ADC2_OFR3148,4504
#define ADC3_OFR3	ADC3_OFR3149,4543
#define ADC4_OFR3	ADC4_OFR3150,4582
#define ADC1_OFR4	ADC1_OFR4152,4622
#define ADC2_OFR4	ADC2_OFR4153,4661
#define ADC3_OFR4	ADC3_OFR4154,4700
#define ADC4_OFR4	ADC4_OFR4155,4739
#define ADC1_JDR1	ADC1_JDR1157,4779
#define ADC2_JDR1	ADC2_JDR1158,4818
#define ADC3_JDR1	ADC3_JDR1159,4857
#define ADC4_JDR1	ADC4_JDR1160,4896
#define ADC1_JDR2	ADC1_JDR2162,4936
#define ADC2_JDR2	ADC2_JDR2163,4975
#define ADC3_JDR2	ADC3_JDR2164,5014
#define ADC4_JDR2	ADC4_JDR2165,5053
#define ADC1_JDR3	ADC1_JDR3167,5093
#define ADC2_JDR3	ADC2_JDR3168,5132
#define ADC3_JDR3	ADC3_JDR3169,5171
#define ADC4_JDR3	ADC4_JDR3170,5210
#define ADC1_JDR4	ADC1_JDR4172,5250
#define ADC2_JDR4	ADC2_JDR4173,5289
#define ADC3_JDR4	ADC3_JDR4174,5328
#define ADC4_JDR4	ADC4_JDR4175,5367
#define ADC1_AWD2CR	ADC1_AWD2CR177,5407
#define ADC2_AWD2CR	ADC2_AWD2CR178,5450
#define ADC3_AWD2CR	ADC3_AWD2CR179,5493
#define ADC4_AWD2CR	ADC4_AWD2CR180,5536
#define ADC1_AWD3CR	ADC1_AWD3CR182,5580
#define ADC2_AWD3CR	ADC2_AWD3CR183,5623
#define ADC3_AWD3CR	ADC3_AWD3CR184,5666
#define ADC4_AWD3CR	ADC4_AWD3CR185,5709
#define ADC1_DIFSEL	ADC1_DIFSEL187,5753
#define ADC2_DIFSEL	ADC2_DIFSEL188,5796
#define ADC3_DIFSEL	ADC3_DIFSEL189,5839
#define ADC4_DIFSEL	ADC4_DIFSEL190,5882
#define ADC1_CALFACT	ADC1_CALFACT192,5926
#define ADC2_CALFACT	ADC2_CALFACT193,5971
#define ADC3_CALFACT	ADC3_CALFACT194,6016
#define ADC4_CALFACT	ADC4_CALFACT195,6061
#define ADC12_CSR	ADC12_CSR197,6107
#define ADC12_CCR	ADC12_CCR198,6141
#define ADC12_CDR	ADC12_CDR199,6175
#define ADC34_CSR	ADC34_CSR200,6209
#define ADC34_CCR	ADC34_CCR201,6243
#define ADC34_CDR	ADC34_CDR202,6277
#define ADC_CR_ADVREGEN_ENABLE	ADC_CR_ADVREGEN_ENABLE208,6396
#define ADC_CR_ADVREGEN_DISABLE	ADC_CR_ADVREGEN_DISABLE209,6440
#define ADC_CR_ADVREGEN_MASK	ADC_CR_ADVREGEN_MASK210,6485
#define ADC_CFGR1_ALIGN	ADC_CFGR1_ALIGN215,6638
#define ADC_CFGR1_EXTSEL_SHIFT	ADC_CFGR1_EXTSEL_SHIFT218,6738
#define ADC_CFGR1_EXTSEL_MASK	ADC_CFGR1_EXTSEL_MASK219,6772
#define ADC_CFGR1_EXTSEL_VAL(ADC_CFGR1_EXTSEL_VAL220,6835
#define ADC_SMPR_SMP_1DOT5CYC	ADC_SMPR_SMP_1DOT5CYC228,7120
#define ADC_SMPR_SMP_2DOT5CYC	ADC_SMPR_SMP_2DOT5CYC229,7155
#define ADC_SMPR_SMP_4DOT5CYC	ADC_SMPR_SMP_4DOT5CYC230,7190
#define ADC_SMPR_SMP_7DOT5CYC	ADC_SMPR_SMP_7DOT5CYC231,7225
#define ADC_SMPR_SMP_19DOT5CYC	ADC_SMPR_SMP_19DOT5CYC232,7260
#define ADC_SMPR_SMP_61DOT5CYC	ADC_SMPR_SMP_61DOT5CYC233,7296
#define ADC_SMPR_SMP_181DOT5CYC	ADC_SMPR_SMP_181DOT5CYC234,7332
#define ADC_SMPR_SMP_601DOT5CYC	ADC_SMPR_SMP_601DOT5CYC235,7369
#define ADC_JSQR_JL_LSB	ADC_JSQR_JL_LSB261,7917
#define ADC_JSQR_JL_SHIFT	ADC_JSQR_JL_SHIFT262,7945
#define ADC_JSQR_JSQ4_LSB	ADC_JSQR_JSQ4_LSB263,7974
#define ADC_JSQR_JSQ3_LSB	ADC_JSQR_JSQ3_LSB264,8004
#define ADC_JSQR_JSQ2_LSB	ADC_JSQR_JSQ2_LSB265,8034
#define ADC_JSQR_JSQ1_LSB	ADC_JSQR_JSQ1_LSB266,8064
#define ADC_JSQR_JSQ_VAL(ADC_JSQR_JSQ_VAL268,8094
#define ADC_JSQR_JL_VAL(ADC_JSQR_JL_VAL269,8158
#define ADC_JSQR_JEXTEN_DISABLED	ADC_JSQR_JEXTEN_DISABLED283,8594
#define ADC_JSQR_JEXTEN_RISING_EDGE	ADC_JSQR_JEXTEN_RISING_EDGE284,8638
#define ADC_JSQR_JEXTEN_FALLING_EDGE	ADC_JSQR_JEXTEN_FALLING_EDGE285,8685
#define ADC_JSQR_JEXTEN_BOTH_EDGES	ADC_JSQR_JEXTEN_BOTH_EDGES286,8733
#define ADC_JSQR_JEXTEN_MASK	ADC_JSQR_JEXTEN_MASK288,8780
#define ADC_JSQR_JEXTSEL_EVENT_0	ADC_JSQR_JEXTSEL_EVENT_0291,8888
#define ADC_JSQR_JEXTSEL_EVENT_1	ADC_JSQR_JEXTSEL_EVENT_1292,8932
#define ADC_JSQR_JEXTSEL_EVENT_2	ADC_JSQR_JEXTSEL_EVENT_2293,8976
#define ADC_JSQR_JEXTSEL_EVENT_3	ADC_JSQR_JEXTSEL_EVENT_3294,9020
#define ADC_JSQR_JEXTSEL_EVENT_4	ADC_JSQR_JEXTSEL_EVENT_4295,9064
#define ADC_JSQR_JEXTSEL_EVENT_5	ADC_JSQR_JEXTSEL_EVENT_5296,9108
#define ADC_JSQR_JEXTSEL_EVENT_6	ADC_JSQR_JEXTSEL_EVENT_6297,9152
#define ADC_JSQR_JEXTSEL_EVENT_7	ADC_JSQR_JEXTSEL_EVENT_7298,9196
#define ADC_JSQR_JEXTSEL_EVENT_8	ADC_JSQR_JEXTSEL_EVENT_8299,9240
#define ADC_JSQR_JEXTSEL_EVENT_9	ADC_JSQR_JEXTSEL_EVENT_9300,9284
#define ADC_JSQR_JEXTSEL_EVENT_10	ADC_JSQR_JEXTSEL_EVENT_10301,9328
#define ADC_JSQR_JEXTSEL_EVENT_11	ADC_JSQR_JEXTSEL_EVENT_11302,9373
#define ADC_JSQR_JEXTSEL_EVENT_12	ADC_JSQR_JEXTSEL_EVENT_12303,9418
#define ADC_JSQR_JEXTSEL_EVENT_13	ADC_JSQR_JEXTSEL_EVENT_13304,9463
#define ADC_JSQR_JEXTSEL_EVENT_14	ADC_JSQR_JEXTSEL_EVENT_14305,9508
#define ADC_JSQR_JEXTSEL_EVENT_15	ADC_JSQR_JEXTSEL_EVENT_15306,9553
#define ADC_JSQR_JEXTSEL_MASK	ADC_JSQR_JEXTSEL_MASK308,9599
#define ADC_JSQR_JL_1_CONVERSION	ADC_JSQR_JL_1_CONVERSION311,9690
#define ADC_JSQR_JL_2_CONVERSIONS	ADC_JSQR_JL_2_CONVERSIONS312,9734
#define ADC_JSQR_JL_3_CONVERSIONS	ADC_JSQR_JL_3_CONVERSIONS313,9779
#define ADC_JSQR_JL_4_CONVERSIONS	ADC_JSQR_JL_4_CONVERSIONS314,9824
#define ADC_OFR1_OFFSET1_EN	ADC_OFR1_OFFSET1_EN320,9944
#define ADC_OFR2_OFFSET2_EN	ADC_OFR2_OFFSET2_EN333,10238
#define ADC_OFR3_OFFSET3_EN	ADC_OFR3_OFFSET3_EN346,10532
#define ADC_OFR4_OFFSET4_EN	ADC_OFR4_OFFSET4_EN359,10826
#define ADC_CSR_JQOVF_SLV	ADC_CSR_JQOVF_SLV401,11862
#define ADC_CSR_AWD3_SLV	ADC_CSR_AWD3_SLV404,11963
#define ADC_CSR_AWD2_SLV	ADC_CSR_AWD2_SLV407,12063
#define ADC_CSR_AWD1_SLV	ADC_CSR_AWD1_SLV410,12163
#define ADC_CSR_JEOS_SLV	ADC_CSR_JEOS_SLV413,12270
#define ADC_CSR_JEOC_SLV	ADC_CSR_JEOC_SLV416,12379
#define ADC_CSR_OVR_SLV	ADC_CSR_OVR_SLV419,12468
#define ADC_CSR_EOS_SLV	ADC_CSR_EOS_SLV422,12573
#define ADC_CSR_EOC_SLV	ADC_CSR_EOC_SLV425,12675
#define ADC_CSR_EOSMP_SLV	ADC_CSR_EOSMP_SLV428,12780
#define ADC_CSR_ADRDY_SLV	ADC_CSR_ADRDY_SLV431,12858
#define ADC_CSR_JQOVF_MST	ADC_CSR_JQOVF_MST434,12975
#define ADC_CSR_AWD3_MST	ADC_CSR_AWD3_MST437,13076
#define ADC_CSR_AWD2_MST	ADC_CSR_AWD2_MST440,13175
#define ADC_CSR_AWD1_MST	ADC_CSR_AWD1_MST443,13274
#define ADC_CSR_JEOS_MST	ADC_CSR_JEOS_MST446,13380
#define ADC_CSR_JEOC_MST	ADC_CSR_JEOC_MST449,13488
#define ADC_CSR_OVR_MST	ADC_CSR_OVR_MST452,13576
#define ADC_CSR_EOS_MST	ADC_CSR_EOS_MST455,13680
#define ADC_CSR_EOC_MST	ADC_CSR_EOC_MST458,13781
#define ADC_CSR_EOSMP_MST	ADC_CSR_EOSMP_MST461,13885
#define ADC_CSR_ADRDY_MST	ADC_CSR_ADRDY_MST464,13962
#define ADC_CCR_VBATEN	ADC_CCR_VBATEN470,14068
#define ADC_CCR_TSEN	ADC_CCR_TSEN473,14142
#define ADC_CCR_VREFEN	ADC_CCR_VREFEN476,14205
#define ADC_CCR_CKMODE_CKX	ADC_CCR_CKMODE_CKX479,14275
#define ADC_CCR_CKMODE_DIV1	ADC_CCR_CKMODE_DIV1480,14315
#define ADC_CCR_CKMODE_DIV2	ADC_CCR_CKMODE_DIV2481,14356
#define ADC_CCR_CKMODE_DIV4	ADC_CCR_CKMODE_DIV4482,14397
#define ADC_CCR_CKMODE_MASK	ADC_CCR_CKMODE_MASK484,14439
#define ADC_CCR_MDMA_DISABLE	ADC_CCR_MDMA_DISABLE487,14542
#define ADC_CCR_MDMA_12_10_BIT	ADC_CCR_MDMA_12_10_BIT489,14631
#define ADC_CCR_MDMA_8_6_BIT	ADC_CCR_MDMA_8_6_BIT490,14675
#define ADC_CCR_DMACFG	ADC_CCR_DMACFG493,14770
#define ADC_CCR_DELAY_SHIFT	ADC_CCR_DELAY_SHIFT496,14851
#define ADC_CCR_DUAL_INDEPENDENT	ADC_CCR_DUAL_INDEPENDENT506,15113
#define ADC_CCR_DUAL_REG_SIMUL_AND_INJECTED_SIMUL	ADC_CCR_DUAL_REG_SIMUL_AND_INJECTED_SIMUL513,15311
#define ADC_CCR_DUAL_REG_SIMUL_AND_ALTERNATE_TRIG	ADC_CCR_DUAL_REG_SIMUL_AND_ALTERNATE_TRIG518,15445
#define ADC_CCR_DUAL_REG_INTERLEAVED_AND_INJECTED_SIMUL	ADC_CCR_DUAL_REG_INTERLEAVED_AND_INJECTED_SIMUL523,15579
#define ADC_CCR_DUAL_INJECTED_SIMUL	ADC_CCR_DUAL_INJECTED_SIMUL526,15690
#define ADC_CCR_DUAL_REGULAR_SIMUL	ADC_CCR_DUAL_REGULAR_SIMUL528,15781
#define ADC_CCR_DUAL_INTERLEAVED	ADC_CCR_DUAL_INTERLEAVED530,15862
#define ADC_CCR_DUAL_ALTERNATE_TRIG	ADC_CCR_DUAL_ALTERNATE_TRIG532,15947
#define ADC_CCR_DUAL_MASK	ADC_CCR_DUAL_MASK535,15998
#define ADC_CCR_DUAL_SHIFT	ADC_CCR_DUAL_SHIFT536,16032
#define ADC_CHANNEL_TEMP	ADC_CHANNEL_TEMP549,16330
#define ADC_CHANNEL_VBAT	ADC_CHANNEL_VBAT550,16358
#define ADC_CHANNEL_VREF	ADC_CHANNEL_VREF551,16386

../../../../libopencm3/include/libopencm3/stm32/gpio.h,0

../../../../libopencm3/include/libopencm3/stm32/crc.h,0

../../../../libopencm3/include/libopencm3/stm32/l4/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H32,990

../../../../libopencm3/include/libopencm3/stm32/l4/memorymap.h,3853
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H19,757
#define FLASH_BASE	FLASH_BASE26,941
#define PERIPH_BASE	PERIPH_BASE27,976
#define FMC1_BANK_BASE	FMC1_BANK_BASE28,1012
#define FMC3_BANK_BASE	FMC3_BANK_BASE29,1051
#define QUADSPI_BANK_BASE	QUADSPI_BANK_BASE30,1090
#define FMC_QUADSPI_BASE	FMC_QUADSPI_BASE31,1131
#define INFO_BASE	INFO_BASE32,1171
#define PERIPH_BASE_APB1	PERIPH_BASE_APB133,1205
#define PERIPH_BASE_APB2	PERIPH_BASE_APB234,1255
#define PERIPH_BASE_AHB1	PERIPH_BASE_AHB135,1305
#define PERIPH_BASE_AHB2	PERIPH_BASE_AHB236,1355
#define TIM2_BASE	TIM2_BASE41,1442
#define TIM3_BASE	TIM3_BASE42,1490
#define TIM4_BASE	TIM4_BASE43,1538
#define TIM5_BASE	TIM5_BASE44,1586
#define TIM6_BASE	TIM6_BASE45,1634
#define TIM7_BASE	TIM7_BASE46,1682
#define LCD_BASE	LCD_BASE47,1730
#define RTC_BASE	RTC_BASE48,1777
#define WWDG_BASE	WWDG_BASE49,1824
#define IWDG_BASE	IWDG_BASE50,1872
#define SPI2_BASE	SPI2_BASE51,1920
#define SPI3_BASE	SPI3_BASE52,1968
#define USART2_BASE	USART2_BASE53,2016
#define USART3_BASE	USART3_BASE54,2066
#define UART4_BASE	UART4_BASE55,2116
#define UART5_BASE	UART5_BASE56,2165
#define I2C1_BASE	I2C1_BASE57,2214
#define I2C2_BASE	I2C2_BASE58,2262
#define I2C3_BASE	I2C3_BASE59,2310
#define CRS_BASE	CRS_BASE60,2358
#define BX_CAN1_BASE	BX_CAN1_BASE61,2405
#define BX_CAN2_BASE	BX_CAN2_BASE62,2456
#define USB_DEV_FS_BASE	USB_DEV_FS_BASE63,2507
#define USB_PMA_BASE	USB_PMA_BASE64,2561
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE65,2612
#define DAC_BASE	DAC_BASE66,2668
#define OPAMP_BASE	OPAMP_BASE67,2715
#define LPTIM1_BASE	LPTIM1_BASE68,2764
#define LPUART1_BASE	LPUART1_BASE69,2814
#define SWPMI1_BASE	SWPMI1_BASE70,2865
#define LPTIM2_BASE	LPTIM2_BASE71,2915
#define SYSCFG_BASE	SYSCFG_BASE75,2978
#define VREFBUF_BASE	VREFBUF_BASE76,3028
#define COMP_BASE	COMP_BASE77,3079
#define EXTI_BASE	EXTI_BASE78,3127
#define FIREWALL_BASE	FIREWALL_BASE79,3175
#define SDMMC1_BASE	SDMMC1_BASE80,3227
#define TIM1_BASE	TIM1_BASE81,3277
#define SPI1_BASE	SPI1_BASE82,3325
#define TIM8_BASE	TIM8_BASE83,3373
#define USART1_BASE	USART1_BASE84,3421
#define TIM15_BASE	TIM15_BASE85,3471
#define TIM16_BASE	TIM16_BASE86,3520
#define TIM17_BASE	TIM17_BASE87,3569
#define SAI1_BASE	SAI1_BASE88,3618
#define SAI2_BASE	SAI2_BASE89,3666
#define DFSDM_BASE	DFSDM_BASE90,3714
#define DMA1_BASE	DMA1_BASE93,3775
#define DMA2_BASE	DMA2_BASE94,3823
#define RCC_BASE	RCC_BASE95,3871
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE96,3918
#define CRC_BASE	CRC_BASE97,3979
#define TSC_BASE	TSC_BASE98,4026
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE101,4085
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE102,4139
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE103,4193
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE104,4247
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE105,4301
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE106,4355
#define GPIO_PORT_G_BASE	GPIO_PORT_G_BASE107,4409
#define GPIO_PORT_H_BASE	GPIO_PORT_H_BASE108,4463
#define USB_OTG_FS_BASE	USB_OTG_FS_BASE110,4547
#define ADC1_BASE	ADC1_BASE111,4596
#define AES_BASE	AES_BASE112,4640
#define RNG_BASE	RNG_BASE113,4683
#define FMC_BASE	FMC_BASE115,4727
#define QUADSPI_BASE	QUADSPI_BASE116,4759
#define DBGMCU_BASE	DBGMCU_BASE119,4822
#define DESIG_FLASH_SIZE_BASE	DESIG_FLASH_SIZE_BASE122,4904
#define DESIG_UNIQUE_ID_BASE	DESIG_UNIQUE_ID_BASE123,4956
#define DESIG_UNIQUE_ID0	DESIG_UNIQUE_ID0124,5007
#define DESIG_UNIQUE_ID1	DESIG_UNIQUE_ID1125,5062
#define DESIG_UNIQUE_ID2	DESIG_UNIQUE_ID2126,5121
#define DESIG_PACKAGE	DESIG_PACKAGE127,5183
#define ST_VREFINT_CAL	ST_VREFINT_CAL130,5289
#define ST_TSENSE_CAL1_30C	ST_TSENSE_CAL1_30C131,5343
#define ST_TSENSE_CAL2_110C	ST_TSENSE_CAL2_110C132,5400

../../../../libopencm3/include/libopencm3/stm32/l4/dac.h,76
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H32,960
#define DAC1	DAC140,1107

../../../../libopencm3/include/libopencm3/stm32/l4/doc-stm32l4.h,0

../../../../libopencm3/include/libopencm3/stm32/l4/nvic.h,4809
#define LIBOPENCM3_STM32_L4_NVIC_HLIBOPENCM3_STM32_L4_NVIC_H7,180
#define NVIC_WWDG_IRQ NVIC_WWDG_IRQ16,363
#define NVIC_PVD_PVM_IRQ NVIC_PVD_PVM_IRQ17,387
#define NVIC_TAMP_STAMP_IRQ NVIC_TAMP_STAMP_IRQ18,414
#define NVIC_RTC_WKUP_IRQ NVIC_RTC_WKUP_IRQ19,444
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ20,472
#define NVIC_RCC_IRQ NVIC_RCC_IRQ21,497
#define NVIC_EXTI0_IRQ NVIC_EXTI0_IRQ22,520
#define NVIC_EXTI1_IRQ NVIC_EXTI1_IRQ23,545
#define NVIC_EXTI2_IRQ NVIC_EXTI2_IRQ24,570
#define NVIC_EXTI3_IRQ NVIC_EXTI3_IRQ25,595
#define NVIC_EXTI4_IRQ NVIC_EXTI4_IRQ26,620
#define NVIC_DMA1_CHANNEL1_IRQ NVIC_DMA1_CHANNEL1_IRQ27,646
#define NVIC_DMA1_CHANNEL2_IRQ NVIC_DMA1_CHANNEL2_IRQ28,680
#define NVIC_DMA1_CHANNEL3_IRQ NVIC_DMA1_CHANNEL3_IRQ29,714
#define NVIC_DMA1_CHANNEL4_IRQ NVIC_DMA1_CHANNEL4_IRQ30,748
#define NVIC_DMA1_CHANNEL5_IRQ NVIC_DMA1_CHANNEL5_IRQ31,782
#define NVIC_DMA1_CHANNEL6_IRQ NVIC_DMA1_CHANNEL6_IRQ32,816
#define NVIC_DMA1_CHANNEL7_IRQ NVIC_DMA1_CHANNEL7_IRQ33,850
#define NVIC_ADC1_2_IRQ NVIC_ADC1_2_IRQ34,884
#define NVIC_CAN1_TX_IRQ NVIC_CAN1_TX_IRQ35,911
#define NVIC_CAN1_RX0_IRQ NVIC_CAN1_RX0_IRQ36,939
#define NVIC_CAN1_RX1_IRQ NVIC_CAN1_RX1_IRQ37,968
#define NVIC_CAN1_SCE_IRQ NVIC_CAN1_SCE_IRQ38,997
#define NVIC_EXTI9_5_IRQ NVIC_EXTI9_5_IRQ39,1026
#define NVIC_TIM1_BRK_TIM15_IRQ NVIC_TIM1_BRK_TIM15_IRQ40,1054
#define NVIC_TIM1_UP_TIM16_IRQ NVIC_TIM1_UP_TIM16_IRQ41,1089
#define NVIC_TIM1_TRG_COM_TIM17_IRQ NVIC_TIM1_TRG_COM_TIM17_IRQ42,1123
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ43,1162
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ44,1190
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ45,1215
#define NVIC_TIM4_IRQ NVIC_TIM4_IRQ46,1240
#define NVIC_I2C1_EV_IRQ NVIC_I2C1_EV_IRQ47,1265
#define NVIC_I2C1_ER_IRQ NVIC_I2C1_ER_IRQ48,1293
#define NVIC_I2C2_EV_IRQ NVIC_I2C2_EV_IRQ49,1321
#define NVIC_I2C2_ER_IRQ NVIC_I2C2_ER_IRQ50,1349
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ51,1377
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ52,1402
#define NVIC_USART1_IRQ NVIC_USART1_IRQ53,1427
#define NVIC_USART2_IRQ NVIC_USART2_IRQ54,1454
#define NVIC_USART3_IRQ NVIC_USART3_IRQ55,1481
#define NVIC_EXTI15_10_IRQ NVIC_EXTI15_10_IRQ56,1508
#define NVIC_RTC_ALARM_IRQ NVIC_RTC_ALARM_IRQ57,1538
#define NVIC_DFSDM3_IRQ NVIC_DFSDM3_IRQ58,1568
#define NVIC_TIM8_BRK_IRQ NVIC_TIM8_BRK_IRQ59,1595
#define NVIC_TIM8_UP_IRQ NVIC_TIM8_UP_IRQ60,1624
#define NVIC_TIM8_TRG_COM_IRQ NVIC_TIM8_TRG_COM_IRQ61,1652
#define NVIC_TIM8_CC_IRQ NVIC_TIM8_CC_IRQ62,1685
#define NVIC_ADC3_IRQ NVIC_ADC3_IRQ63,1713
#define NVIC_FMC_IRQ NVIC_FMC_IRQ64,1738
#define NVIC_SDMMC1_IRQ NVIC_SDMMC1_IRQ65,1762
#define NVIC_TIM5_IRQ NVIC_TIM5_IRQ66,1789
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ67,1814
#define NVIC_UART4_IRQ NVIC_UART4_IRQ68,1839
#define NVIC_UART5_IRQ NVIC_UART5_IRQ69,1865
#define NVIC_TIM6_DACUNDER_IRQ NVIC_TIM6_DACUNDER_IRQ70,1891
#define NVIC_TIM7_IRQ NVIC_TIM7_IRQ71,1925
#define NVIC_DMA2_CHANNEL1_IRQ NVIC_DMA2_CHANNEL1_IRQ72,1950
#define NVIC_DMA2_CHANNEL2_IRQ NVIC_DMA2_CHANNEL2_IRQ73,1984
#define NVIC_DMA2_CHANNEL3_IRQ NVIC_DMA2_CHANNEL3_IRQ74,2018
#define NVIC_DMA2_CHANNEL4_IRQ NVIC_DMA2_CHANNEL4_IRQ75,2052
#define NVIC_DMA2_CHANNEL5_IRQ NVIC_DMA2_CHANNEL5_IRQ76,2086
#define NVIC_DFSDM0_IRQ NVIC_DFSDM0_IRQ77,2120
#define NVIC_DFSDM1_IRQ NVIC_DFSDM1_IRQ78,2147
#define NVIC_DFSDM2_IRQ NVIC_DFSDM2_IRQ79,2174
#define NVIC_COMP_IRQ NVIC_COMP_IRQ80,2201
#define NVIC_LPTIM1_IRQ NVIC_LPTIM1_IRQ81,2226
#define NVIC_LPTIM2_IRQ NVIC_LPTIM2_IRQ82,2253
#define NVIC_OTG_FS_IRQ NVIC_OTG_FS_IRQ83,2280
#define NVIC_DMA2_CHANNEL6_IRQ NVIC_DMA2_CHANNEL6_IRQ84,2307
#define NVIC_DMA2_CHANNEL7_IRQ NVIC_DMA2_CHANNEL7_IRQ85,2341
#define NVIC_LPUART1_IRQ NVIC_LPUART1_IRQ86,2375
#define NVIC_QUADSPI_IRQ NVIC_QUADSPI_IRQ87,2403
#define NVIC_I2C3_EV_IRQ NVIC_I2C3_EV_IRQ88,2431
#define NVIC_I2C3_ER_IRQ NVIC_I2C3_ER_IRQ89,2459
#define NVIC_SAI1_IRQ NVIC_SAI1_IRQ90,2487
#define NVIC_SAI2_IRQ NVIC_SAI2_IRQ91,2512
#define NVIC_SWPMI1_IRQ NVIC_SWPMI1_IRQ92,2537
#define NVIC_TSC_IRQ NVIC_TSC_IRQ93,2564
#define NVIC_LCD_IRQ NVIC_LCD_IRQ94,2588
#define NVIC_AES_IRQ NVIC_AES_IRQ95,2612
#define NVIC_RNG_IRQ NVIC_RNG_IRQ96,2636
#define NVIC_FPU_IRQ NVIC_FPU_IRQ97,2660
#define NVIC_HASH_CRS_IRQ NVIC_HASH_CRS_IRQ98,2684
#define NVIC_I2C4_EV_IRQ NVIC_I2C4_EV_IRQ99,2713
#define NVIC_I2C4_ER_IRQ NVIC_I2C4_ER_IRQ100,2741
#define NVIC_DCMI_IRQ NVIC_DCMI_IRQ101,2769
#define NVIC_CAN2_TX_IRQ NVIC_CAN2_TX_IRQ102,2794
#define NVIC_CAN2_RX0_IRQ NVIC_CAN2_RX0_IRQ103,2822
#define NVIC_CAN2_RX1_IRQ NVIC_CAN2_RX1_IRQ104,2851
#define NVIC_CAN2_SCE_IRQ NVIC_CAN2_SCE_IRQ105,2880
#define NVIC_DMA2D_IRQ NVIC_DMA2D_IRQ106,2909
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT108,2936

../../../../libopencm3/include/libopencm3/stm32/l4/syscfg.h,3029
#define LIBOPENCM3_SYSCFG_HLIBOPENCM3_SYSCFG_H34,1050
#define SYSCFG_MEMRMP	SYSCFG_MEMRMP39,1168
#define SYSCFG_CFGR1	SYSCFG_CFGR140,1219
#define SYSCFG_EXTICR(SYSCFG_EXTICR41,1269
#define SYSCFG_EXTICR1	SYSCFG_EXTICR142,1330
#define SYSCFG_EXTICR2	SYSCFG_EXTICR243,1372
#define SYSCFG_EXTICR3	SYSCFG_EXTICR344,1414
#define SYSCFG_EXTICR4	SYSCFG_EXTICR445,1456
#define SYSCFG_SCSR	SYSCFG_SCSR46,1498
#define SYSCFG_CFGR2	SYSCFG_CFGR247,1547
#define SYSCFG_SWPR	SYSCFG_SWPR48,1597
#define SYSCFG_SKR	SYSCFG_SKR49,1646
#define SYSCFG_SWPR2	SYSCFG_SWPR250,1694
#define SYSCFG_MEMRMP_MEM_MODE_MASK	SYSCFG_MEMRMP_MEM_MODE_MASK54,1826
#define SYSCFG_MEMRMP_MEM_MODE_FLASH	SYSCFG_MEMRMP_MEM_MODE_FLASH55,1864
#define SYSCFG_MEMRMP_MEM_MODE_SYSTEM	SYSCFG_MEMRMP_MEM_MODE_SYSTEM56,1903
#define SYSCFG_MEMRMP_MEM_MODE_FMC	SYSCFG_MEMRMP_MEM_MODE_FMC57,1943
#define SYSCFG_MEMRMP_MEM_MODE_SRAM	SYSCFG_MEMRMP_MEM_MODE_SRAM58,1980
#define SYSCFG_MEMRMP_MEM_MODE_QSPI	SYSCFG_MEMRMP_MEM_MODE_QSPI59,2018
#define SYSCFG_CFGR1_FPU_IE_INEXACT	SYSCFG_CFGR1_FPU_IE_INEXACT63,2138
#define SYSCFG_CFGR1_FPU_IE_DENORMAL	SYSCFG_CFGR1_FPU_IE_DENORMAL64,2184
#define SYSCFG_CFGR1_FPU_IE_OVERFLOW	SYSCFG_CFGR1_FPU_IE_OVERFLOW65,2231
#define SYSCFG_CFGR1_FPU_IE_UNDERFLOW	SYSCFG_CFGR1_FPU_IE_UNDERFLOW66,2278
#define SYSCFG_CFGR1_FPU_IE_DIVZERO	SYSCFG_CFGR1_FPU_IE_DIVZERO67,2326
#define SYSCFG_CFGR1_FPU_IE_INVALID	SYSCFG_CFGR1_FPU_IE_INVALID68,2372
#define SYSCFG_CFGR1_I2C3_FMP	SYSCFG_CFGR1_I2C3_FMP70,2419
#define SYSCFG_CFGR1_I2C2_FMP	SYSCFG_CFGR1_I2C2_FMP71,2460
#define SYSCFG_CFGR1_I2C1_FMP	SYSCFG_CFGR1_I2C1_FMP72,2501
#define SYSCFG_CFGR1_I2C_PB9_FMP	SYSCFG_CFGR1_I2C_PB9_FMP74,2543
#define SYSCFG_CFGR1_I2C_PB8_FMP	SYSCFG_CFGR1_I2C_PB8_FMP75,2586
#define SYSCFG_CFGR1_I2C_PB7_FMP	SYSCFG_CFGR1_I2C_PB7_FMP76,2629
#define SYSCFG_CFGR1_I2C_PB6_FMP	SYSCFG_CFGR1_I2C_PB6_FMP77,2672
#define SYSCFG_CFGR1_BOOSTEN	SYSCFG_CFGR1_BOOSTEN79,2716
#define SYSCFG_CFGR1_FWDIS	SYSCFG_CFGR1_FWDIS80,2755
#define SYSCFG_EXTICR_FIELDSIZE	SYSCFG_EXTICR_FIELDSIZE84,2874
#define SYSCFG_EXTICR_GPIOA	SYSCFG_EXTICR_GPIOA85,2909
#define SYSCFG_EXTICR_GPIOB	SYSCFG_EXTICR_GPIOB86,2940
#define SYSCFG_EXTICR_GPIOC	SYSCFG_EXTICR_GPIOC87,2971
#define SYSCFG_EXTICR_GPIOD	SYSCFG_EXTICR_GPIOD88,3002
#define SYSCFG_EXTICR_GPIOE	SYSCFG_EXTICR_GPIOE89,3033
#define SYSCFG_EXTICR_GPIOH	SYSCFG_EXTICR_GPIOH90,3064
#define SYSCFG_SCSR_SRAM2BSY	SYSCFG_SCSR_SRAM2BSY94,3177
#define SYSCFG_SCSR_SRAM2ER	SYSCFG_SCSR_SRAM2ER95,3216
#define SYSCFG_CFGR2_SPF	SYSCFG_CFGR2_SPF99,3336
#define SYSCFG_CFGR2_ECCL	SYSCFG_CFGR2_ECCL100,3371
#define SYSCFG_CFGR2_PVDL	SYSCFG_CFGR2_PVDL101,3407
#define SYSCFG_CFGR2_SPL	SYSCFG_CFGR2_SPL102,3443
#define SYSCFG_CFGR2_CCL	SYSCFG_CFGR2_CCL103,3478
#define SYSCFG_SWPR_PxWP(SYSCFG_SWPR_PxWP108,3642
#define SYSCFG_SKR_KEY1	SYSCFG_SKR_KEY1112,3762
#define SYSCFG_SKR_KEY2	SYSCFG_SKR_KEY2113,3793
#define SYSCFG_SWPR2_PxWP(SYSCFG_SWPR2_PxWP118,3962

../../../../libopencm3/include/libopencm3/stm32/l4/rcc.h,41687
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H40,1170
#define RCC_CR	RCC_CR48,1352
#define RCC_ICSCR	RCC_ICSCR49,1394
#define RCC_CFGR	RCC_CFGR51,1475
#define RCC_PLLCFGR	RCC_PLLCFGR53,1552
#define RCC_PLLSAI1_CFGR	RCC_PLLSAI1_CFGR54,1598
#define RCC_PLLSAI2_CFGR	RCC_PLLSAI2_CFGR55,1648
#define RCC_CIER	RCC_CIER57,1737
#define RCC_CIFR	RCC_CIFR59,1816
#define RCC_CICR	RCC_CICR61,1897
#define RCC_AHB1RSTR_OFFSET	RCC_AHB1RSTR_OFFSET62,1940
#define RCC_AHB1RSTR	RCC_AHB1RSTR63,1974
#define RCC_AHB2RSTR_OFFSET	RCC_AHB2RSTR_OFFSET64,2036
#define RCC_AHB2RSTR	RCC_AHB2RSTR65,2070
#define RCC_AHB3RSTR_OFFSET	RCC_AHB3RSTR_OFFSET66,2132
#define RCC_AHB3RSTR	RCC_AHB3RSTR67,2166
#define RCC_APB1RSTR1_OFFSET	RCC_APB1RSTR1_OFFSET68,2228
#define RCC_APB1RSTR1	RCC_APB1RSTR169,2263
#define RCC_APB1RSTR2_OFFSET	RCC_APB1RSTR2_OFFSET70,2327
#define RCC_APB1RSTR2	RCC_APB1RSTR271,2362
#define RCC_APB2RSTR_OFFSET	RCC_APB2RSTR_OFFSET72,2426
#define RCC_APB2RSTR	RCC_APB2RSTR73,2460
#define RCC_AHB1ENR_OFFSET	RCC_AHB1ENR_OFFSET74,2522
#define RCC_AHB1ENR	RCC_AHB1ENR75,2555
#define RCC_AHB2ENR_OFFSET	RCC_AHB2ENR_OFFSET76,2615
#define RCC_AHB2ENR	RCC_AHB2ENR77,2648
#define RCC_AHB3ENR_OFFSET	RCC_AHB3ENR_OFFSET78,2708
#define RCC_AHB3ENR	RCC_AHB3ENR79,2741
#define RCC_APB1ENR1_OFFSET	RCC_APB1ENR1_OFFSET80,2801
#define RCC_APB1ENR1	RCC_APB1ENR181,2835
#define RCC_APB1ENR2_OFFSET	RCC_APB1ENR2_OFFSET82,2897
#define RCC_APB1ENR2	RCC_APB1ENR283,2931
#define RCC_APB2ENR_OFFSET	RCC_APB2ENR_OFFSET84,2993
#define RCC_APB2ENR	RCC_APB2ENR85,3026
#define RCC_AHB1SMENR_OFFSET	RCC_AHB1SMENR_OFFSET86,3086
#define RCC_AHB1SMENR	RCC_AHB1SMENR87,3121
#define RCC_AHB2SMENR_OFFSET	RCC_AHB2SMENR_OFFSET88,3185
#define RCC_AHB2SMENR	RCC_AHB2SMENR89,3220
#define RCC_AHB3SMENR_OFFSET	RCC_AHB3SMENR_OFFSET90,3284
#define RCC_AHB3SMENR	RCC_AHB3SMENR91,3319
#define RCC_APB1SMENR1_OFFSET	RCC_APB1SMENR1_OFFSET92,3383
#define RCC_APB1SMENR1	RCC_APB1SMENR193,3419
#define RCC_APB1SMENR2_OFFSET	RCC_APB1SMENR2_OFFSET94,3485
#define RCC_APB1SMENR2	RCC_APB1SMENR295,3521
#define RCC_APB2SMENR_OFFSET	RCC_APB2SMENR_OFFSET96,3587
#define RCC_APB2SMENR	RCC_APB2SMENR97,3622
#define RCC_CCIPR	RCC_CCIPR98,3686
#define RCC_BDCR	RCC_BDCR100,3768
#define RCC_CSR	RCC_CSR102,3852
#define RCC_CRRCR	RCC_CRRCR103,3895
#define RCC_CCIPR2	RCC_CCIPR2104,3939
#define RCC_CR_PLLSAI2RDY	RCC_CR_PLLSAI2RDY111,4108
#define RCC_CR_PLLSAI2ON	RCC_CR_PLLSAI2ON112,4146
#define RCC_CR_PLLSAI1RDY	RCC_CR_PLLSAI1RDY113,4183
#define RCC_CR_PLLSAI1ON	RCC_CR_PLLSAI1ON114,4221
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY115,4258
#define RCC_CR_PLLON	RCC_CR_PLLON116,4293
#define RCC_CR_CSSON	RCC_CR_CSSON117,4327
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP118,4361
#define RCC_CR_HSERDY	RCC_CR_HSERDY119,4396
#define RCC_CR_HSEON	RCC_CR_HSEON120,4431
#define RCC_CR_HSIASFS	RCC_CR_HSIASFS121,4465
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY122,4501
#define RCC_CR_HSIKERON	RCC_CR_HSIKERON123,4536
#define RCC_CR_HSION	RCC_CR_HSION124,4572
#define RCC_CR_MSIRANGE_SHIFT	RCC_CR_MSIRANGE_SHIFT134,4906
#define RCC_CR_MSIRANGE_MASK	RCC_CR_MSIRANGE_MASK135,4940
#define RCC_CR_MSIRANGE_100KHZ	RCC_CR_MSIRANGE_100KHZ136,4975
#define RCC_CR_MSIRANGE_200KHZ	RCC_CR_MSIRANGE_200KHZ137,5010
#define RCC_CR_MSIRANGE_400KHZ	RCC_CR_MSIRANGE_400KHZ138,5045
#define RCC_CR_MSIRANGE_800KHZ	RCC_CR_MSIRANGE_800KHZ139,5080
#define RCC_CR_MSIRANGE_1MHZ	RCC_CR_MSIRANGE_1MHZ140,5115
#define RCC_CR_MSIRANGE_2MHZ	RCC_CR_MSIRANGE_2MHZ141,5148
#define RCC_CR_MSIRANGE_4MHZ	RCC_CR_MSIRANGE_4MHZ142,5181
#define RCC_CR_MSIRANGE_8MHZ	RCC_CR_MSIRANGE_8MHZ143,5214
#define RCC_CR_MSIRANGE_16MHZ	RCC_CR_MSIRANGE_16MHZ144,5247
#define RCC_CR_MSIRANGE_24MHZ	RCC_CR_MSIRANGE_24MHZ145,5281
#define RCC_CR_MSIRANGE_32MHZ	RCC_CR_MSIRANGE_32MHZ146,5315
#define RCC_CR_MSIRANGE_48MHZ	RCC_CR_MSIRANGE_48MHZ147,5350
#define RCC_CR_MSIRGSEL	RCC_CR_MSIRGSEL149,5393
#define RCC_CR_MSIPLLEN	RCC_CR_MSIPLLEN150,5429
#define RCC_CR_MSIRDY	RCC_CR_MSIRDY151,5465
#define RCC_CR_MSION	RCC_CR_MSION152,5499
#define RCC_CRRCR_HSI48ON RCC_CRRCR_HSI48ON156,5614
#define RCC_CRRCR_HSI48RDY RCC_CRRCR_HSI48RDY157,5661
#define RCC_ICSCR_HSITRIM_SHIFT	RCC_ICSCR_HSITRIM_SHIFT161,5790
#define RCC_ICSCR_HSITRIM_MASK	RCC_ICSCR_HSITRIM_MASK162,5826
#define RCC_ICSCR_HSICAL_SHIFT	RCC_ICSCR_HSICAL_SHIFT163,5863
#define RCC_ICSCR_HSICAL_MASK	RCC_ICSCR_HSICAL_MASK164,5898
#define RCC_ICSCR_MSITRIM_SHIFT	RCC_ICSCR_MSITRIM_SHIFT166,5935
#define RCC_ICSCR_MSITRIM_MASK	RCC_ICSCR_MSITRIM_MASK167,5970
#define RCC_ICSCR_MSICAL_SHIFT	RCC_ICSCR_MSICAL_SHIFT168,6007
#define RCC_ICSCR_MSICAL_MASK	RCC_ICSCR_MSICAL_MASK169,6041
#define RCC_CFGR_MCOPRE_DIV1	RCC_CFGR_MCOPRE_DIV1174,6172
#define RCC_CFGR_MCOPRE_DIV2	RCC_CFGR_MCOPRE_DIV2175,6207
#define RCC_CFGR_MCOPRE_DIV4	RCC_CFGR_MCOPRE_DIV4176,6242
#define RCC_CFGR_MCOPRE_DIV8	RCC_CFGR_MCOPRE_DIV8177,6277
#define RCC_CFGR_MCOPRE_DIV16	RCC_CFGR_MCOPRE_DIV16178,6312
#define RCC_CFGR_MCOPRE_SHIFT	RCC_CFGR_MCOPRE_SHIFT179,6348
#define RCC_CFGR_MCOPRE_MASK	RCC_CFGR_MCOPRE_MASK180,6385
#define RCC_CFGR_MCO_NOCLK	RCC_CFGR_MCO_NOCLK183,6463
#define RCC_CFGR_MCO_SYSCLK	RCC_CFGR_MCO_SYSCLK184,6496
#define RCC_CFGR_MCO_MSI	RCC_CFGR_MCO_MSI185,6530
#define RCC_CFGR_MCO_HSI16	RCC_CFGR_MCO_HSI16186,6561
#define RCC_CFGR_MCO_HSE	RCC_CFGR_MCO_HSE187,6594
#define RCC_CFGR_MCO_PLL	RCC_CFGR_MCO_PLL188,6625
#define RCC_CFGR_MCO_LSI	RCC_CFGR_MCO_LSI189,6656
#define RCC_CFGR_MCO_LSE	RCC_CFGR_MCO_LSE190,6687
#define RCC_CFGR_MCO_HSI48	RCC_CFGR_MCO_HSI48191,6718
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT192,6751
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK193,6783
#define RCC_CFGR_STOPWUCK_MSI	RCC_CFGR_STOPWUCK_MSI196,6855
#define RCC_CFGR_STOPWUCK_HSI16	RCC_CFGR_STOPWUCK_HSI16197,6896
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT199,6940
#define RCC_CFGR_PPRE1_MASK	RCC_CFGR_PPRE1_MASK200,6973
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT201,7007
#define RCC_CFGR_PPRE2_MASK	RCC_CFGR_PPRE2_MASK202,7041
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV207,7202
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2208,7236
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4209,7269
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8210,7302
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16211,7335
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT214,7378
#define RCC_CFGR_HPRE_MASK	RCC_CFGR_HPRE_MASK215,7410
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV218,7508
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2219,7542
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4220,7581
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8221,7620
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16222,7659
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64223,7699
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128224,7739
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256225,7780
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512226,7821
#define RCC_CFGR_SWS_MSI	RCC_CFGR_SWS_MSI230,7909
#define RCC_CFGR_SWS_HSI16	RCC_CFGR_SWS_HSI16231,7940
#define RCC_CFGR_SWS_HSE	RCC_CFGR_SWS_HSE232,7973
#define RCC_CFGR_SWS_PLL	RCC_CFGR_SWS_PLL233,8004
#define RCC_CFGR_SWS_MASK	RCC_CFGR_SWS_MASK234,8035
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT235,8067
#define RCC_CFGR_SW_MSI	RCC_CFGR_SW_MSI238,8129
#define RCC_CFGR_SW_HSI16	RCC_CFGR_SW_HSI16239,8160
#define RCC_CFGR_SW_HSE	RCC_CFGR_SW_HSE240,8192
#define RCC_CFGR_SW_PLL	RCC_CFGR_SW_PLL241,8223
#define RCC_CFGR_SW_MASK	RCC_CFGR_SW_MASK242,8254
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT243,8285
#define RCC_PLLCFGR_PLLR_SHIFT	RCC_PLLCFGR_PLLR_SHIFT246,8367
#define RCC_PLLCFGR_PLLR_MASK	RCC_PLLCFGR_PLLR_MASK247,8402
#define RCC_PLLCFGR_PLLR_DIV2	RCC_PLLCFGR_PLLR_DIV2248,8437
#define RCC_PLLCFGR_PLLR_DIV4	RCC_PLLCFGR_PLLR_DIV4249,8470
#define RCC_PLLCFGR_PLLR_DIV6	RCC_PLLCFGR_PLLR_DIV6250,8503
#define RCC_PLLCFGR_PLLR_DIV8	RCC_PLLCFGR_PLLR_DIV8251,8536
#define RCC_PLLCFGR_PLLREN	RCC_PLLCFGR_PLLREN252,8569
#define RCC_PLLCFGR_PLLQ_SHIFT	RCC_PLLCFGR_PLLQ_SHIFT254,8606
#define RCC_PLLCFGR_PLLQ_MASK	RCC_PLLCFGR_PLLQ_MASK255,8641
#define RCC_PLLCFGR_PLLQ_DIV2	RCC_PLLCFGR_PLLQ_DIV2256,8676
#define RCC_PLLCFGR_PLLQ_DIV4	RCC_PLLCFGR_PLLQ_DIV4257,8709
#define RCC_PLLCFGR_PLLQ_DIV6	RCC_PLLCFGR_PLLQ_DIV6258,8742
#define RCC_PLLCFGR_PLLQ_DIV8	RCC_PLLCFGR_PLLQ_DIV8259,8775
#define RCC_PLLCFGR_PLLQEN	RCC_PLLCFGR_PLLQEN260,8808
#define RCC_PLLCFGR_PLLP	RCC_PLLCFGR_PLLP263,8894
#define RCC_PLLCFGR_PLLP_DIV7	RCC_PLLCFGR_PLLP_DIV7264,8930
#define RCC_PLLCFGR_PLLP_DIV17	RCC_PLLCFGR_PLLP_DIV17265,8963
#define RCC_PLLPEN	RCC_PLLPEN266,9012
#define RCC_PLLCFGR_PLLN_SHIFT	RCC_PLLCFGR_PLLN_SHIFT272,9166
#define RCC_PLLCFGR_PLLN_MASK	RCC_PLLCFGR_PLLN_MASK273,9202
#define RCC_PLLCFGR_PLLM_SHIFT	RCC_PLLCFGR_PLLM_SHIFT280,9368
#define RCC_PLLCFGR_PLLM_MASK	RCC_PLLCFGR_PLLM_MASK281,9404
#define RCC_PLLCFGR_PLLM(RCC_PLLCFGR_PLLM282,9439
#define RCC_PLLCFGR_PLLSRC_SHIFT	RCC_PLLCFGR_PLLSRC_SHIFT285,9485
#define RCC_PLLCFGR_PLLSRC_MASK	RCC_PLLCFGR_PLLSRC_MASK286,9520
#define RCC_PLLCFGR_PLLSRC_NONE	RCC_PLLCFGR_PLLSRC_NONE287,9557
#define RCC_PLLCFGR_PLLSRC_MSI	RCC_PLLCFGR_PLLSRC_MSI288,9592
#define RCC_PLLCFGR_PLLSRC_HSI16	RCC_PLLCFGR_PLLSRC_HSI16289,9626
#define RCC_PLLCFGR_PLLSRC_HSE	RCC_PLLCFGR_PLLSRC_HSE290,9661
#define RCC_CIER_HSI48RDYIE	RCC_CIER_HSI48RDYIE299,9960
#define RCC_CIER_LSE_CSSIE	RCC_CIER_LSE_CSSIE300,10000
#define RCC_CIER_PLLSAI2RDYIE	RCC_CIER_PLLSAI2RDYIE302,10076
#define RCC_CIER_PLLSAI1RDYIE	RCC_CIER_PLLSAI1RDYIE303,10117
#define RCC_CIER_PLLRDYIE	RCC_CIER_PLLRDYIE304,10158
#define RCC_CIER_HSERDYIE	RCC_CIER_HSERDYIE305,10195
#define RCC_CIER_HSIRDYIE	RCC_CIER_HSIRDYIE306,10232
#define RCC_CIER_MSIRDYIE	RCC_CIER_MSIRDYIE307,10269
#define RCC_CIER_LSERDYIE	RCC_CIER_LSERDYIE308,10306
#define RCC_CIER_LSIRDYIE	RCC_CIER_LSIRDYIE309,10343
#define RCC_CIFR_HSI48RDYF	RCC_CIFR_HSI48RDYF313,10433
#define RCC_CIFR_LSECSSF	RCC_CIFR_LSECSSF314,10472
#define RCC_CIFR_CSSF	RCC_CIFR_CSSF315,10508
#define RCC_CIFR_PLLSAI2RDYF	RCC_CIFR_PLLSAI2RDYF316,10542
#define RCC_CIFR_PLLSAI1RDYF	RCC_CIFR_PLLSAI1RDYF317,10582
#define RCC_CIFR_PLLRDYF	RCC_CIFR_PLLRDYF318,10622
#define RCC_CIFR_HSERDYF	RCC_CIFR_HSERDYF319,10658
#define RCC_CIFR_HSIRDYF	RCC_CIFR_HSIRDYF320,10694
#define RCC_CIFR_MSIRDYF	RCC_CIFR_MSIRDYF321,10730
#define RCC_CIFR_LSERDYF	RCC_CIFR_LSERDYF322,10766
#define RCC_CIFR_LSIRDYF	RCC_CIFR_LSIRDYF323,10802
#define RCC_CICR_HSI48RDYC	RCC_CICR_HSI48RDYC327,10892
#define RCC_CICR_LSECSSC	RCC_CICR_LSECSSC328,10931
#define RCC_CICR_CSSC	RCC_CICR_CSSC329,10967
#define RCC_CICR_PLLSAI2RDYC	RCC_CICR_PLLSAI2RDYC330,11001
#define RCC_CICR_PLLSAI1RDYC	RCC_CICR_PLLSAI1RDYC331,11041
#define RCC_CICR_PLLRDYC	RCC_CICR_PLLRDYC332,11081
#define RCC_CICR_HSERDYC	RCC_CICR_HSERDYC333,11117
#define RCC_CICR_HSIRDYC	RCC_CICR_HSIRDYC334,11153
#define RCC_CICR_MSIRDYC	RCC_CICR_MSIRDYC335,11189
#define RCC_CICR_LSERDYC	RCC_CICR_LSERDYC336,11225
#define RCC_CICR_LSIRDYC	RCC_CICR_LSIRDYC337,11261
#define RCC_AHB1RSTR_TSCRST	RCC_AHB1RSTR_TSCRST343,11432
#define RCC_AHB1RSTR_CRCRST	RCC_AHB1RSTR_CRCRST344,11472
#define RCC_AHB1RSTR_FLASHRST	RCC_AHB1RSTR_FLASHRST345,11512
#define RCC_AHB1RSTR_DMA2RST	RCC_AHB1RSTR_DMA2RST346,11553
#define RCC_AHB1RSTR_DMA1RST	RCC_AHB1RSTR_DMA1RST347,11593
#define RCC_AHB2RSTR_RNGRST	RCC_AHB2RSTR_RNGRST352,11704
#define RCC_AHB2RSTR_AESRST	RCC_AHB2RSTR_AESRST353,11744
#define RCC_AHB2RSTR_ADCRST	RCC_AHB2RSTR_ADCRST354,11784
#define RCC_AHB2RSTR_OTGFSRST	RCC_AHB2RSTR_OTGFSRST355,11824
#define RCC_AHB2RSTR_GPIOHRST	RCC_AHB2RSTR_GPIOHRST356,11866
#define RCC_AHB2RSTR_GPIOGRST	RCC_AHB2RSTR_GPIOGRST357,11907
#define RCC_AHB2RSTR_GPIOFRST	RCC_AHB2RSTR_GPIOFRST358,11948
#define RCC_AHB2RSTR_GPIOERST	RCC_AHB2RSTR_GPIOERST359,11989
#define RCC_AHB2RSTR_GPIODRST	RCC_AHB2RSTR_GPIODRST360,12030
#define RCC_AHB2RSTR_GPIOCRST	RCC_AHB2RSTR_GPIOCRST361,12071
#define RCC_AHB2RSTR_GPIOBRST	RCC_AHB2RSTR_GPIOBRST362,12112
#define RCC_AHB2RSTR_GPIOARST	RCC_AHB2RSTR_GPIOARST363,12153
#define RCC_AHB3RSTR_QSPIRST	RCC_AHB3RSTR_QSPIRST369,12266
#define RCC_AHB3RSTR_FMCRST	RCC_AHB3RSTR_FMCRST370,12306
#define RCC_APB1RSTR1_LPTIM1RST	RCC_APB1RSTR1_LPTIM1RST378,12500
#define RCC_APB1RSTR1_OPAMPRST	RCC_APB1RSTR1_OPAMPRST379,12544
#define RCC_APB1RSTR1_DAC1RST	RCC_APB1RSTR1_DAC1RST380,12587
#define RCC_APB1RSTR1_PWRRST	RCC_APB1RSTR1_PWRRST381,12629
#define RCC_APB1RSTR1_CAN2RST	RCC_APB1RSTR1_CAN2RST382,12670
#define RCC_APB1RSTR1_CAN1RST	RCC_APB1RSTR1_CAN1RST383,12712
#define RCC_APB1RSTR1_I2C3RST	RCC_APB1RSTR1_I2C3RST384,12754
#define RCC_APB1RSTR1_I2C2RST	RCC_APB1RSTR1_I2C2RST385,12796
#define RCC_APB1RSTR1_I2C1RST	RCC_APB1RSTR1_I2C1RST386,12838
#define RCC_APB1RSTR1_UART5RST	RCC_APB1RSTR1_UART5RST387,12880
#define RCC_APB1RSTR1_UART4RST	RCC_APB1RSTR1_UART4RST388,12923
#define RCC_APB1RSTR1_USART3RST	RCC_APB1RSTR1_USART3RST389,12966
#define RCC_APB1RSTR1_USART2RST	RCC_APB1RSTR1_USART2RST390,13010
#define RCC_APB1RSTR1_SPI3RST	RCC_APB1RSTR1_SPI3RST391,13054
#define RCC_APB1RSTR1_SPI2RST	RCC_APB1RSTR1_SPI2RST392,13096
#define RCC_APB1RSTR1_LCDRST	RCC_APB1RSTR1_LCDRST393,13138
#define RCC_APB1RSTR1_TIM7RST	RCC_APB1RSTR1_TIM7RST394,13178
#define RCC_APB1RSTR1_TIM6RST	RCC_APB1RSTR1_TIM6RST395,13219
#define RCC_APB1RSTR1_TIM5RST	RCC_APB1RSTR1_TIM5RST396,13260
#define RCC_APB1RSTR1_TIM4RST	RCC_APB1RSTR1_TIM4RST397,13301
#define RCC_APB1RSTR1_TIM3RST	RCC_APB1RSTR1_TIM3RST398,13342
#define RCC_APB1RSTR1_TIM2RST	RCC_APB1RSTR1_TIM2RST399,13383
#define RCC_APB1RSTR2_LPTIM2RST	RCC_APB1RSTR2_LPTIM2RST404,13497
#define RCC_APB1RSTR2_SWPMI1RST	RCC_APB1RSTR2_SWPMI1RST405,13540
#define RCC_APB1RSTR2_LPUART1RST	RCC_APB1RSTR2_LPUART1RST406,13583
#define RCC_APB2RSTR_DFSDMRST	RCC_APB2RSTR_DFSDMRST412,13705
#define RCC_APB2RSTR_SAI2RST	RCC_APB2RSTR_SAI2RST413,13747
#define RCC_APB2RSTR_SAI1RST	RCC_APB2RSTR_SAI1RST414,13788
#define RCC_APB2RSTR_TIM17RST	RCC_APB2RSTR_TIM17RST415,13829
#define RCC_APB2RSTR_TIM16RST	RCC_APB2RSTR_TIM16RST416,13871
#define RCC_APB2RSTR_TIM15RST	RCC_APB2RSTR_TIM15RST417,13913
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST418,13955
#define RCC_APB2RSTR_TIM8RST	RCC_APB2RSTR_TIM8RST419,13998
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST420,14039
#define RCC_APB2RSTR_TIM1RST	RCC_APB2RSTR_TIM1RST421,14080
#define RCC_APB2RSTR_SDMMC1RST	RCC_APB2RSTR_SDMMC1RST422,14121
#define RCC_APB2RSTR_SYSCFGRST	RCC_APB2RSTR_SYSCFGRST424,14216
#define RCC_AHB1ENR_TSCEN	RCC_AHB1ENR_TSCEN435,14513
#define RCC_AHB1ENR_CRCEN	RCC_AHB1ENR_CRCEN436,14551
#define RCC_AHB1ENR_FLASHEN	RCC_AHB1ENR_FLASHEN437,14589
#define RCC_AHB1ENR_DMA2EN	RCC_AHB1ENR_DMA2EN438,14628
#define RCC_AHB1ENR_DMA1EN	RCC_AHB1ENR_DMA1EN439,14666
#define RCC_AHB2ENR_RNGEN	RCC_AHB2ENR_RNGEN448,14887
#define RCC_AHB2ENR_AESEN	RCC_AHB2ENR_AESEN449,14925
#define RCC_AHB2ENR_ADCEN	RCC_AHB2ENR_ADCEN450,14963
#define RCC_AHB2ENR_OTGFSEN	RCC_AHB2ENR_OTGFSEN451,15001
#define RCC_AHB2ENR_GPIOHEN	RCC_AHB2ENR_GPIOHEN452,15041
#define RCC_AHB2ENR_GPIOGEN	RCC_AHB2ENR_GPIOGEN453,15080
#define RCC_AHB2ENR_GPIOFEN	RCC_AHB2ENR_GPIOFEN454,15119
#define RCC_AHB2ENR_GPIOEEN	RCC_AHB2ENR_GPIOEEN455,15158
#define RCC_AHB2ENR_GPIODEN	RCC_AHB2ENR_GPIODEN456,15197
#define RCC_AHB2ENR_GPIOCEN	RCC_AHB2ENR_GPIOCEN457,15236
#define RCC_AHB2ENR_GPIOBEN	RCC_AHB2ENR_GPIOBEN458,15275
#define RCC_AHB2ENR_GPIOAEN	RCC_AHB2ENR_GPIOAEN459,15314
#define RCC_AHB3ENR_QSPIEN	RCC_AHB3ENR_QSPIEN468,15536
#define RCC_AHB3ENR_FMCEN	RCC_AHB3ENR_FMCEN469,15574
#define RCC_APB1ENR1_LPTIM1EN	RCC_APB1ENR1_LPTIM1EN482,15879
#define RCC_APB1ENR1_OPAMPEN	RCC_APB1ENR1_OPAMPEN483,15921
#define RCC_APB1ENR1_DAC1EN	RCC_APB1ENR1_DAC1EN484,15962
#define RCC_APB1ENR1_PWREN	RCC_APB1ENR1_PWREN485,16002
#define RCC_APB1ENR1_CAN2EN	RCC_APB1ENR1_CAN2EN486,16041
#define RCC_APB1ENR1_CAN1EN	RCC_APB1ENR1_CAN1EN487,16081
#define RCC_APB1ENR1_I2C3EN	RCC_APB1ENR1_I2C3EN488,16121
#define RCC_APB1ENR1_I2C2EN	RCC_APB1ENR1_I2C2EN489,16161
#define RCC_APB1ENR1_I2C1EN	RCC_APB1ENR1_I2C1EN490,16201
#define RCC_APB1ENR1_UART5EN	RCC_APB1ENR1_UART5EN491,16241
#define RCC_APB1ENR1_UART4EN	RCC_APB1ENR1_UART4EN492,16282
#define RCC_APB1ENR1_USART3EN	RCC_APB1ENR1_USART3EN493,16323
#define RCC_APB1ENR1_USART2EN	RCC_APB1ENR1_USART2EN494,16365
#define RCC_APB1ENR1_SPI3EN	RCC_APB1ENR1_SPI3EN495,16407
#define RCC_APB1ENR1_SPI2EN	RCC_APB1ENR1_SPI2EN496,16447
#define RCC_APB1ENR1_LCDEN	RCC_APB1ENR1_LCDEN497,16487
#define RCC_APB1ENR1_TIM7EN	RCC_APB1ENR1_TIM7EN498,16525
#define RCC_APB1ENR1_TIM6EN	RCC_APB1ENR1_TIM6EN499,16564
#define RCC_APB1ENR1_TIM5EN	RCC_APB1ENR1_TIM5EN500,16603
#define RCC_APB1ENR1_TIM4EN	RCC_APB1ENR1_TIM4EN501,16642
#define RCC_APB1ENR1_TIM3EN	RCC_APB1ENR1_TIM3EN502,16681
#define RCC_APB1ENR1_TIM2EN	RCC_APB1ENR1_TIM2EN503,16720
#define RCC_APB1ENR2_LPTIM2EN	RCC_APB1ENR2_LPTIM2EN512,16944
#define RCC_APB1ENR2_SWPMI1EN	RCC_APB1ENR2_SWPMI1EN513,16985
#define RCC_APB1ENR2_LPUART1EN	RCC_APB1ENR2_LPUART1EN514,17026
#define RCC_APB2ENR_DFSDMEN	RCC_APB2ENR_DFSDMEN524,17258
#define RCC_APB2ENR_SAI2EN	RCC_APB2ENR_SAI2EN525,17298
#define RCC_APB2ENR_SAI1EN	RCC_APB2ENR_SAI1EN526,17337
#define RCC_APB2ENR_TIM17EN	RCC_APB2ENR_TIM17EN527,17376
#define RCC_APB2ENR_TIM16EN	RCC_APB2ENR_TIM16EN528,17416
#define RCC_APB2ENR_TIM15EN	RCC_APB2ENR_TIM15EN529,17456
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN530,17496
#define RCC_APB2ENR_TIM8EN	RCC_APB2ENR_TIM8EN531,17537
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN532,17576
#define RCC_APB2ENR_TIM1EN	RCC_APB2ENR_TIM1EN533,17615
#define RCC_APB2ENR_SDMMC1EN	RCC_APB2ENR_SDMMC1EN534,17654
#define RCC_APB2ENR_FWEN	RCC_APB2ENR_FWEN535,17695
#define RCC_APB2ENR_SYSCFGEN	RCC_APB2ENR_SYSCFGEN536,17731
#define RCC_AHB1SMENR_TSCSMEN	RCC_AHB1SMENR_TSCSMEN541,17861
#define RCC_AHB1SMENR_CRCSMEN	RCC_AHB1SMENR_CRCSMEN542,17903
#define RCC_AHB1SMENR_SRAM1SMEN	RCC_AHB1SMENR_SRAM1SMEN543,17945
#define RCC_AHB1SMENR_FLASHSMEN	RCC_AHB1SMENR_FLASHSMEN544,17988
#define RCC_AHB1SMENR_DMA2SMEN	RCC_AHB1SMENR_DMA2SMEN545,18031
#define RCC_AHB1SMENR_DMA1SMEN	RCC_AHB1SMENR_DMA1SMEN546,18073
#define RCC_AHB2SMENR_RNGSMEN	RCC_AHB2SMENR_RNGSMEN550,18197
#define RCC_AHB2SMENR_AESSMEN	RCC_AHB2SMENR_AESSMEN551,18239
#define RCC_AHB2SMENR_ADCSMEN	RCC_AHB2SMENR_ADCSMEN552,18281
#define RCC_AHB2SMENR_OTGFSSMEN	RCC_AHB2SMENR_OTGFSSMEN553,18323
#define RCC_AHB2SMENR_SRAM2SMEN	RCC_AHB2SMENR_SRAM2SMEN554,18367
#define RCC_AHB2SMENR_GPIOHSMEN	RCC_AHB2SMENR_GPIOHSMEN555,18410
#define RCC_AHB2SMENR_GPIOGSMEN	RCC_AHB2SMENR_GPIOGSMEN556,18453
#define RCC_AHB2SMENR_GPIOFSMEN	RCC_AHB2SMENR_GPIOFSMEN557,18496
#define RCC_AHB2SMENR_GPIOESMEN	RCC_AHB2SMENR_GPIOESMEN558,18539
#define RCC_AHB2SMENR_GPIODSMEN	RCC_AHB2SMENR_GPIODSMEN559,18582
#define RCC_AHB2SMENR_GPIOCSMEN	RCC_AHB2SMENR_GPIOCSMEN560,18625
#define RCC_AHB2SMENR_GPIOBSMEN	RCC_AHB2SMENR_GPIOBSMEN561,18668
#define RCC_AHB2SMENR_GPIOASMEN	RCC_AHB2SMENR_GPIOASMEN562,18711
#define RCC_AHB3SMENR_QSPISMEN	RCC_AHB3SMENR_QSPISMEN566,18836
#define RCC_AHB3SMENR_FMCSMEN	RCC_AHB3SMENR_FMCSMEN567,18878
#define RCC_APB1SMENR1_LPTIM1SMEN	RCC_APB1SMENR1_LPTIM1SMEN571,19001
#define RCC_APB1SMENR1_OPAMPSMEN	RCC_APB1SMENR1_OPAMPSMEN572,19046
#define RCC_APB1SMENR1_DAC1SMEN	RCC_APB1SMENR1_DAC1SMEN573,19090
#define RCC_APB1SMENR1_PWRSMEN	RCC_APB1SMENR1_PWRSMEN574,19134
#define RCC_APB1SMENR1_CAN2SMEN	RCC_APB1SMENR1_CAN2SMEN575,19177
#define RCC_APB1SMENR1_CAN1SMEN	RCC_APB1SMENR1_CAN1SMEN576,19221
#define RCC_APB1SMENR1_I2C3SMEN	RCC_APB1SMENR1_I2C3SMEN577,19265
#define RCC_APB1SMENR1_I2C2SMEN	RCC_APB1SMENR1_I2C2SMEN578,19309
#define RCC_APB1SMENR1_I2C1SMEN	RCC_APB1SMENR1_I2C1SMEN579,19353
#define RCC_APB1SMENR1_UART5SMEN	RCC_APB1SMENR1_UART5SMEN580,19397
#define RCC_APB1SMENR1_UART4SMEN	RCC_APB1SMENR1_UART4SMEN581,19441
#define RCC_APB1SMENR1_USART3SMEN	RCC_APB1SMENR1_USART3SMEN582,19485
#define RCC_APB1SMENR1_USART2SMEN	RCC_APB1SMENR1_USART2SMEN583,19530
#define RCC_APB1SMENR1_SPI3SMEN	RCC_APB1SMENR1_SPI3SMEN584,19575
#define RCC_APB1SMENR1_SPI2SMEN	RCC_APB1SMENR1_SPI2SMEN585,19619
#define RCC_APB1SMENR1_WWDGSMEN	RCC_APB1SMENR1_WWDGSMEN586,19663
#define RCC_APB1SMENR1_LCDSMEN	RCC_APB1SMENR1_LCDSMEN587,19707
#define RCC_APB1SMENR1_TIM7SMEN	RCC_APB1SMENR1_TIM7SMEN588,19749
#define RCC_APB1SMENR1_TIM6SMEN	RCC_APB1SMENR1_TIM6SMEN589,19792
#define RCC_APB1SMENR1_TIM5SMEN	RCC_APB1SMENR1_TIM5SMEN590,19835
#define RCC_APB1SMENR1_TIM4SMEN	RCC_APB1SMENR1_TIM4SMEN591,19878
#define RCC_APB1SMENR1_TIM3SMEN	RCC_APB1SMENR1_TIM3SMEN592,19921
#define RCC_APB1SMENR1_TIM2SMEN	RCC_APB1SMENR1_TIM2SMEN593,19964
#define RCC_APB1SMENR2_LPTIM2SMEN	RCC_APB1SMENR2_LPTIM2SMEN597,20089
#define RCC_APB1SMENR2_SWPMI1SMEN	RCC_APB1SMENR2_SWPMI1SMEN598,20133
#define RCC_APB1SMENR2_LPUART1SMEN	RCC_APB1SMENR2_LPUART1SMEN599,20177
#define RCC_APB2SMENR_DFSDMSMEN	RCC_APB2SMENR_DFSDMSMEN603,20304
#define RCC_APB2SMENR_SAI2SMEN	RCC_APB2SMENR_SAI2SMEN604,20348
#define RCC_APB2SMENR_SAI1SMEN	RCC_APB2SMENR_SAI1SMEN605,20391
#define RCC_APB2SMENR_TIM17SMEN	RCC_APB2SMENR_TIM17SMEN606,20434
#define RCC_APB2SMENR_TIM16SMEN	RCC_APB2SMENR_TIM16SMEN607,20478
#define RCC_APB2SMENR_TIM15SMEN	RCC_APB2SMENR_TIM15SMEN608,20522
#define RCC_APB2SMENR_USART1SMEN	RCC_APB2SMENR_USART1SMEN609,20566
#define RCC_APB2SMENR_TIM8SMEN	RCC_APB2SMENR_TIM8SMEN610,20610
#define RCC_APB2SMENR_SPI1SMEN	RCC_APB2SMENR_SPI1SMEN611,20653
#define RCC_APB2SMENR_TIM1SMEN	RCC_APB2SMENR_TIM1SMEN612,20696
#define RCC_APB2SMENR_SDMMC1SMEN	RCC_APB2SMENR_SDMMC1SMEN613,20739
#define RCC_APB2SMENR_SYSCFGSMEN	RCC_APB2SMENR_SYSCFGSMEN614,20783
#define RCC_CCIPR_DFSDMSEL	RCC_CCIPR_DFSDMSEL618,20908
#define RCC_CCIPR_SWPMI1SEL	RCC_CCIPR_SWPMI1SEL619,20946
#define RCC_CCIPR_ADCSEL_NONE	RCC_CCIPR_ADCSEL_NONE621,20986
#define RCC_CCIPR_ADCSEL_PLLSAI1R	RCC_CCIPR_ADCSEL_PLLSAI1R622,21019
#define RCC_CCIPR_ADCSEL_PLLSAI2R	RCC_CCIPR_ADCSEL_PLLSAI2R623,21055
#define RCC_CCIPR_ADCSEL_SYSCLK	RCC_CCIPR_ADCSEL_SYSCLK624,21091
#define RCC_CCIPR_ADCSEL_MASK	RCC_CCIPR_ADCSEL_MASK625,21126
#define RCC_CCIPR_ADCSEL_SHIFT	RCC_CCIPR_ADCSEL_SHIFT626,21161
#define RCC_CCIPR_CLK48SEL_HSI48	RCC_CCIPR_CLK48SEL_HSI48628,21197
#define RCC_CCIPR_CLK48SEL_PLLSAI1Q	RCC_CCIPR_CLK48SEL_PLLSAI1Q629,21232
#define RCC_CCIPR_CLK48SEL_PLL	RCC_CCIPR_CLK48SEL_PLL630,21270
#define RCC_CCIPR_CLK48SEL_MSI	RCC_CCIPR_CLK48SEL_MSI631,21304
#define RCC_CCIPR_CLK48SEL_MASK	RCC_CCIPR_CLK48SEL_MASK632,21338
#define RCC_CCIPR_CLK48SEL_SHIFT	RCC_CCIPR_CLK48SEL_SHIFT633,21375
#define RCC_CCIPR_SAIxSEL_PLLSAI1P	RCC_CCIPR_SAIxSEL_PLLSAI1P635,21412
#define RCC_CCIPR_SAIxSEL_PLLSAI2P	RCC_CCIPR_SAIxSEL_PLLSAI2P636,21449
#define RCC_CCIPR_SAIxSEL_PLL	RCC_CCIPR_SAIxSEL_PLL637,21486
#define RCC_CCIPR_SAIxSEL_EXT	RCC_CCIPR_SAIxSEL_EXT638,21519
#define RCC_CCIPR_SAIxSEL_MASK	RCC_CCIPR_SAIxSEL_MASK639,21552
#define RCC_CCIPR_SAI2SEL_SHIFT	RCC_CCIPR_SAI2SEL_SHIFT640,21588
#define RCC_CCIPR_SAI1SEL_SHIFT	RCC_CCIPR_SAI1SEL_SHIFT641,21624
#define RCC_CCIPR_LPTIMxSEL_APB	RCC_CCIPR_LPTIMxSEL_APB643,21661
#define RCC_CCIPR_LPTIMxSEL_LSI	RCC_CCIPR_LPTIMxSEL_LSI644,21696
#define RCC_CCIPR_LPTIMxSEL_HSI16	RCC_CCIPR_LPTIMxSEL_HSI16645,21731
#define RCC_CCIPR_LPTIMxSEL_LSE	RCC_CCIPR_LPTIMxSEL_LSE646,21767
#define RCC_CCIPR_LPTIMxSEL_MASK	RCC_CCIPR_LPTIMxSEL_MASK647,21802
#define RCC_CCIPR_LPTIM2SEL_SHIFT	RCC_CCIPR_LPTIM2SEL_SHIFT648,21839
#define RCC_CCIPR_LPTIM1SEL_SHIFT	RCC_CCIPR_LPTIM1SEL_SHIFT649,21876
#define RCC_CCIPR_I2CxSEL_APB	RCC_CCIPR_I2CxSEL_APB651,21914
#define RCC_CCIPR_I2CxSEL_SYSCLK	RCC_CCIPR_I2CxSEL_SYSCLK652,21947
#define RCC_CCIPR_I2CxSEL_HSI16	RCC_CCIPR_I2CxSEL_HSI16653,21982
#define RCC_CCIPR_I2CxSEL_MASK	RCC_CCIPR_I2CxSEL_MASK654,22017
#define RCC_CCIPR_I2C4SEL_SHIFT	RCC_CCIPR_I2C4SEL_SHIFT655,22053
#define RCC_CCIPR_I2C3SEL_SHIFT	RCC_CCIPR_I2C3SEL_SHIFT656,22088
#define RCC_CCIPR_I2C2SEL_SHIFT	RCC_CCIPR_I2C2SEL_SHIFT657,22124
#define RCC_CCIPR_I2C1SEL_SHIFT	RCC_CCIPR_I2C1SEL_SHIFT658,22160
#define RCC_CCIPR_LPUART1SEL_APB	RCC_CCIPR_LPUART1SEL_APB660,22197
#define RCC_CCIPR_LPUART1SEL_SYS	RCC_CCIPR_LPUART1SEL_SYS661,22232
#define RCC_CCIPR_LPUART1SEL_HSI16	RCC_CCIPR_LPUART1SEL_HSI16662,22267
#define RCC_CCIPR_LPUART1SEL_LSE	RCC_CCIPR_LPUART1SEL_LSE663,22304
#define RCC_CCIPR_LPUART1SEL_MASK	RCC_CCIPR_LPUART1SEL_MASK664,22339
#define RCC_CCIPR_LPUART1SEL_SHIFT	RCC_CCIPR_LPUART1SEL_SHIFT665,22377
#define RCC_CCIPR_USARTxSEL_APB	RCC_CCIPR_USARTxSEL_APB667,22416
#define RCC_CCIPR_USARTxSEL_SYSCLK	RCC_CCIPR_USARTxSEL_SYSCLK668,22451
#define RCC_CCIPR_USARTxSEL_HSI16	RCC_CCIPR_USARTxSEL_HSI16669,22488
#define RCC_CCIPR_USARTxSEL_LSE	RCC_CCIPR_USARTxSEL_LSE670,22524
#define RCC_CCIPR_USARTxSEL_MASK	RCC_CCIPR_USARTxSEL_MASK671,22559
#define RCC_CCIPR_UARTxSEL_APB	RCC_CCIPR_UARTxSEL_APB672,22596
#define RCC_CCIPR_UARTxSEL_SYSCLK	RCC_CCIPR_UARTxSEL_SYSCLK673,22652
#define RCC_CCIPR_UARTxSEL_HSI16	RCC_CCIPR_UARTxSEL_HSI16674,22713
#define RCC_CCIPR_UARTxSEL_LSE	RCC_CCIPR_UARTxSEL_LSE675,22772
#define RCC_CCIPR_UARTxSEL_MASK	RCC_CCIPR_UARTxSEL_MASK676,22828
#define RCC_CCIPR_UART5SEL_SHIFT	RCC_CCIPR_UART5SEL_SHIFT677,22886
#define RCC_CCIPR_UART4SEL_SHIFT	RCC_CCIPR_UART4SEL_SHIFT678,22921
#define RCC_CCIPR_USART3SEL_SHIFT	RCC_CCIPR_USART3SEL_SHIFT679,22956
#define RCC_CCIPR_USART2SEL_SHIFT	RCC_CCIPR_USART2SEL_SHIFT680,22992
#define RCC_CCIPR_USART1SEL_SHIFT	RCC_CCIPR_USART1SEL_SHIFT681,23028
#define RCC_BDCR_LSCOSEL	RCC_BDCR_LSCOSEL685,23146
#define RCC_BDCR_LSCOEN	RCC_BDCR_LSCOEN686,23182
#define RCC_BDCR_BDRST	RCC_BDCR_BDRST687,23218
#define RCC_BDCR_RTCEN	RCC_BDCR_RTCEN688,23253
#define RCC_BDCR_RTCSEL_NONE	RCC_BDCR_RTCSEL_NONE690,23289
#define RCC_BDCR_RTCSEL_LSE	RCC_BDCR_RTCSEL_LSE691,23321
#define RCC_BDCR_RTCSEL_LSI	RCC_BDCR_RTCSEL_LSI692,23352
#define RCC_BDCR_RTCSEL_HSEDIV32	RCC_BDCR_RTCSEL_HSEDIV32693,23383
#define RCC_BDCR_RTCSEL_SHIFT	RCC_BDCR_RTCSEL_SHIFT694,23418
#define RCC_BDCR_RTCSEL_MASK	RCC_BDCR_RTCSEL_MASK695,23451
#define RCC_BDCR_LSESYSDIS	RCC_BDCR_LSESYSDIS697,23486
#define RCC_BDCR_LSECSSD	RCC_BDCR_LSECSSD698,23524
#define RCC_BDCR_LSECSSON	RCC_BDCR_LSECSSON699,23560
#define RCC_BDCR_LSEDRV_LOW	RCC_BDCR_LSEDRV_LOW701,23598
#define RCC_BDCR_LSEDRV_MEDLOW	RCC_BDCR_LSEDRV_MEDLOW702,23629
#define RCC_BDCR_LSEDRV_MEDHIGH	RCC_BDCR_LSEDRV_MEDHIGH703,23663
#define RCC_BDCR_LSEDRV_HIGH	RCC_BDCR_LSEDRV_HIGH704,23698
#define RCC_BDCR_LSEDRV_SHIFT	RCC_BDCR_LSEDRV_SHIFT705,23730
#define RCC_BDCR_LSEDRV_MASK	RCC_BDCR_LSEDRV_MASK706,23763
#define RCC_BDCR_LSEBYP	RCC_BDCR_LSEBYP708,23798
#define RCC_BDCR_LSERDY	RCC_BDCR_LSERDY709,23834
#define RCC_BDCR_LSEON	RCC_BDCR_LSEON710,23870
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF714,23987
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF715,24024
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF716,24061
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF717,24098
#define RCC_CSR_BORRSTF	RCC_CSR_BORRSTF718,24135
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF719,24172
#define RCC_CSR_OBLRSTF	RCC_CSR_OBLRSTF720,24209
#define RCC_CSR_FWRSTF	RCC_CSR_FWRSTF721,24246
#define RCC_CSR_RMVF	RCC_CSR_RMVF722,24282
#define RCC_CSR_RESET_FLAGS	RCC_CSR_RESET_FLAGS723,24316
#define RCC_CSR_MSIRANGE_MASK	RCC_CSR_MSIRANGE_MASK732,24679
#define RCC_CSR_MSIRANGE_SHIFT	RCC_CSR_MSIRANGE_SHIFT733,24715
#define RCC_CSR_MSIRANGE_1MHZ	RCC_CSR_MSIRANGE_1MHZ734,24750
#define RCC_CSR_MSIRANGE_2MHZ	RCC_CSR_MSIRANGE_2MHZ735,24784
#define RCC_CSR_MSIRANGE_4MHZ	RCC_CSR_MSIRANGE_4MHZ736,24818
#define RCC_CSR_MSIRANGE_8MHZ	RCC_CSR_MSIRANGE_8MHZ737,24852
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY740,24895
#define RCC_CSR_LSION	RCC_CSR_LSION741,24930
struct rcc_clock_scale {rcc_clock_scale743,24965
	uint8_t pllm;pllm744,24990
	uint16_t plln;plln745,25005
	uint8_t pllp;pllp746,25021
	uint8_t pllq;pllq747,25036
	uint8_t pllr;pllr748,25051
	uint8_t pll_source;pll_source749,25066
	uint32_t flash_config;flash_config750,25087
	uint8_t hpre;hpre751,25111
	uint8_t ppre1;ppre1752,25126
	uint8_t ppre2;ppre2753,25142
	enum pwr_vos_scale voltage_scale;voltage_scale754,25158
	uint32_t ahb_frequency;ahb_frequency755,25193
	uint32_t apb1_frequency;apb1_frequency756,25218
	uint32_t apb2_frequency;apb2_frequency757,25244
enum rcc_clock_config_entry {rcc_clock_config_entry760,25274
	RCC_CLOCK_VRANGE1_80MHZ,RCC_CLOCK_VRANGE1_80MHZ761,25304
	RCC_CLOCK_CONFIG_ENDRCC_CLOCK_CONFIG_END762,25330
enum rcc_osc {rcc_osc777,25761
	RCC_PLL, RCC_HSE, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSI, RCC_HSI48RCC_PLL778,25776
	RCC_PLL, RCC_HSE, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSI, RCC_HSI48RCC_HSE778,25776
	RCC_PLL, RCC_HSE, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSI, RCC_HSI48RCC_HSI16778,25776
	RCC_PLL, RCC_HSE, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSI, RCC_HSI48RCC_MSI778,25776
	RCC_PLL, RCC_HSE, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSI, RCC_HSI48RCC_LSE778,25776
	RCC_PLL, RCC_HSE, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSI, RCC_HSI48RCC_LSI778,25776
	RCC_PLL, RCC_HSE, RCC_HSI16, RCC_MSI, RCC_LSE, RCC_LSI, RCC_HSI48RCC_HSI48778,25776
#define _REG_BIT(_REG_BIT782,25848
enum rcc_periph_clken {rcc_periph_clken784,25902
	RCC_TSC = _REG_BIT(RCC_AHB1ENR_OFFSET, 16),RCC_TSC787,25951
	RCC_CRC = _REG_BIT(RCC_AHB1ENR_OFFSET, 12),RCC_CRC788,25996
	RCC_FLASH = _REG_BIT(RCC_AHB1ENR_OFFSET, 8),RCC_FLASH789,26041
	RCC_DMA2 = _REG_BIT(RCC_AHB1ENR_OFFSET, 1),RCC_DMA2790,26087
	RCC_DMA1 = _REG_BIT(RCC_AHB1ENR_OFFSET, 0),RCC_DMA1791,26132
	RCC_RNG = _REG_BIT(RCC_AHB2ENR_OFFSET, 18),RCC_RNG794,26202
	RCC_AES = _REG_BIT(RCC_AHB2ENR_OFFSET, 16),RCC_AES795,26247
	RCC_ADC = _REG_BIT(RCC_AHB2ENR_OFFSET, 13),RCC_ADC796,26292
	RCC_ADC1 = _REG_BIT(RCC_AHB2ENR_OFFSET, 13), /* Compatibility */RCC_ADC1797,26337
	RCC_OTGFS = _REG_BIT(RCC_AHB2ENR_OFFSET, 12),RCC_OTGFS798,26403
	RCC_GPIOH = _REG_BIT(RCC_AHB2ENR_OFFSET, 7),RCC_GPIOH799,26450
	RCC_GPIOG = _REG_BIT(RCC_AHB2ENR_OFFSET, 6),RCC_GPIOG800,26496
	RCC_GPIOF = _REG_BIT(RCC_AHB2ENR_OFFSET, 5),RCC_GPIOF801,26542
	RCC_GPIOE = _REG_BIT(RCC_AHB2ENR_OFFSET, 4),RCC_GPIOE802,26588
	RCC_GPIOD = _REG_BIT(RCC_AHB2ENR_OFFSET, 3),RCC_GPIOD803,26634
	RCC_GPIOC = _REG_BIT(RCC_AHB2ENR_OFFSET, 2),RCC_GPIOC804,26680
	RCC_GPIOB = _REG_BIT(RCC_AHB2ENR_OFFSET, 1),RCC_GPIOB805,26726
	RCC_GPIOA = _REG_BIT(RCC_AHB2ENR_OFFSET, 0),RCC_GPIOA806,26772
	RCC_QSPI = _REG_BIT(RCC_AHB3ENR_OFFSET, 8),RCC_QSPI809,26843
	RCC_FMC = _REG_BIT(RCC_AHB3ENR_OFFSET, 0),RCC_FMC810,26888
	RCC_LPTIM1 = _REG_BIT(RCC_APB1ENR1_OFFSET, 31),RCC_LPTIM1813,26957
	RCC_OPAMP = _REG_BIT(RCC_APB1ENR1_OFFSET, 30),RCC_OPAMP814,27006
	RCC_DAC1 = _REG_BIT(RCC_APB1ENR1_OFFSET, 29),RCC_DAC1815,27054
	RCC_PWR = _REG_BIT(RCC_APB1ENR1_OFFSET, 28),RCC_PWR816,27101
	RCC_USB = _REG_BIT(RCC_APB1ENR1_OFFSET, 26),RCC_USB817,27147
	RCC_CAN2 = _REG_BIT(RCC_APB1ENR1_OFFSET, 26),RCC_CAN2818,27193
	RCC_CAN1 = _REG_BIT(RCC_APB1ENR1_OFFSET, 25),RCC_CAN1819,27240
	RCC_CRS = _REG_BIT(RCC_APB1ENR1_OFFSET, 24),RCC_CRS820,27287
	RCC_I2C3 = _REG_BIT(RCC_APB1ENR1_OFFSET, 23),RCC_I2C3821,27333
	RCC_I2C2 = _REG_BIT(RCC_APB1ENR1_OFFSET, 22),RCC_I2C2822,27380
	RCC_I2C1 = _REG_BIT(RCC_APB1ENR1_OFFSET, 21),RCC_I2C1823,27427
	RCC_UART5 = _REG_BIT(RCC_APB1ENR1_OFFSET, 20),RCC_UART5824,27474
	RCC_UART4 = _REG_BIT(RCC_APB1ENR1_OFFSET, 19),RCC_UART4825,27522
	RCC_USART3 = _REG_BIT(RCC_APB1ENR1_OFFSET, 18),RCC_USART3826,27570
	RCC_USART2 = _REG_BIT(RCC_APB1ENR1_OFFSET, 17),RCC_USART2827,27619
	RCC_SPI3 = _REG_BIT(RCC_APB1ENR1_OFFSET, 15),RCC_SPI3828,27668
	RCC_SPI2 = _REG_BIT(RCC_APB1ENR1_OFFSET, 14),RCC_SPI2829,27715
	RCC_LCD = _REG_BIT(RCC_APB1ENR1_OFFSET, 9),RCC_LCD830,27762
	RCC_TIM7 = _REG_BIT(RCC_APB1ENR1_OFFSET, 5),RCC_TIM7831,27807
	RCC_TIM6 = _REG_BIT(RCC_APB1ENR1_OFFSET, 4),RCC_TIM6832,27853
	RCC_TIM5 = _REG_BIT(RCC_APB1ENR1_OFFSET, 3),RCC_TIM5833,27899
	RCC_TIM4 = _REG_BIT(RCC_APB1ENR1_OFFSET, 2),RCC_TIM4834,27945
	RCC_TIM3 = _REG_BIT(RCC_APB1ENR1_OFFSET, 1),RCC_TIM3835,27991
	RCC_TIM2 = _REG_BIT(RCC_APB1ENR1_OFFSET, 0),RCC_TIM2836,28037
	RCC_LPTIM2 = _REG_BIT(RCC_APB1ENR2_OFFSET, 5),RCC_LPTIM2838,28097
	RCC_SWPMI1 = _REG_BIT(RCC_APB1ENR2_OFFSET, 2),RCC_SWPMI1839,28145
	RCC_LPUART1 = _REG_BIT(RCC_APB1ENR2_OFFSET, 0),RCC_LPUART1840,28193
	RCC_DFSDM = _REG_BIT(RCC_APB2ENR_OFFSET, 24),RCC_DFSDM843,28267
	RCC_SAI2 = _REG_BIT(RCC_APB2ENR_OFFSET, 22),RCC_SAI2844,28314
	RCC_SAI1 = _REG_BIT(RCC_APB2ENR_OFFSET, 21),RCC_SAI1845,28360
	RCC_TIM17 = _REG_BIT(RCC_APB2ENR_OFFSET, 18),RCC_TIM17846,28406
	RCC_TIM16 = _REG_BIT(RCC_APB2ENR_OFFSET, 17),RCC_TIM16847,28453
	RCC_TIM15 = _REG_BIT(RCC_APB2ENR_OFFSET, 16),RCC_TIM15848,28500
	RCC_USART1 = _REG_BIT(RCC_APB2ENR_OFFSET, 14),RCC_USART1849,28547
	RCC_TIM8 = _REG_BIT(RCC_APB2ENR_OFFSET, 13),RCC_TIM8850,28595
	RCC_SPI1 = _REG_BIT(RCC_APB2ENR_OFFSET, 12),RCC_SPI1851,28641
	RCC_TIM1 = _REG_BIT(RCC_APB2ENR_OFFSET, 11),RCC_TIM1852,28687
	RCC_SDMMC1 = _REG_BIT(RCC_APB2ENR_OFFSET, 10),RCC_SDMMC1853,28733
	RCC_FW = _REG_BIT(RCC_APB2ENR_OFFSET, 7),RCC_FW854,28781
	RCC_SYSCFG = _REG_BIT(RCC_APB2ENR_OFFSET, 0),RCC_SYSCFG855,28824
	SCC_TSC = _REG_BIT(RCC_AHB1SMENR_OFFSET, 16),SCC_TSC858,28910
	SCC_CRC = _REG_BIT(RCC_AHB1SMENR_OFFSET, 12),SCC_CRC859,28957
	SCC_SRAM1 = _REG_BIT(RCC_AHB1SMENR_OFFSET, 9),SCC_SRAM1860,29004
	SCC_FLASH = _REG_BIT(RCC_AHB1SMENR_OFFSET, 8),SCC_FLASH861,29052
	SCC_DMA2 = _REG_BIT(RCC_AHB1SMENR_OFFSET, 1),SCC_DMA2862,29100
	SCC_DMA1 = _REG_BIT(RCC_AHB1SMENR_OFFSET, 0),SCC_DMA1863,29147
	SCC_RNG = _REG_BIT(RCC_AHB2SMENR_OFFSET, 18),SCC_RNG866,29233
	SCC_AES = _REG_BIT(RCC_AHB2SMENR_OFFSET, 16),SCC_AES867,29280
	SCC_ADC = _REG_BIT(RCC_AHB2SMENR_OFFSET, 13),SCC_ADC868,29327
	SCC_ADC1 = _REG_BIT(RCC_AHB2SMENR_OFFSET, 13), /* Compatibility */SCC_ADC1869,29374
	SCC_OTGFS = _REG_BIT(RCC_AHB2SMENR_OFFSET, 12),SCC_OTGFS870,29442
	SCC_SRAM2 = _REG_BIT(RCC_AHB2SMENR_OFFSET, 9),SCC_SRAM2871,29491
	SCC_GPIOH = _REG_BIT(RCC_AHB2SMENR_OFFSET, 7),SCC_GPIOH872,29539
	SCC_GPIOG = _REG_BIT(RCC_AHB2SMENR_OFFSET, 6),SCC_GPIOG873,29587
	SCC_GPIOF = _REG_BIT(RCC_AHB2SMENR_OFFSET, 5),SCC_GPIOF874,29635
	SCC_GPIOE = _REG_BIT(RCC_AHB2SMENR_OFFSET, 4),SCC_GPIOE875,29683
	SCC_GPIOD = _REG_BIT(RCC_AHB2SMENR_OFFSET, 3),SCC_GPIOD876,29731
	SCC_GPIOC = _REG_BIT(RCC_AHB2SMENR_OFFSET, 2),SCC_GPIOC877,29779
	SCC_GPIOB = _REG_BIT(RCC_AHB2SMENR_OFFSET, 1),SCC_GPIOB878,29827
	SCC_GPIOA = _REG_BIT(RCC_AHB2SMENR_OFFSET, 0),SCC_GPIOA879,29875
	SCC_QSPI = _REG_BIT(RCC_AHB3SMENR_OFFSET, 8),SCC_QSPI882,29962
	SCC_FMC = _REG_BIT(RCC_AHB3SMENR_OFFSET, 0),SCC_FMC883,30009
	SCC_LPTIM1 = _REG_BIT(RCC_APB1ENR1_OFFSET, 31),SCC_LPTIM1886,30094
	SCC_OPAMP = _REG_BIT(RCC_APB1ENR1_OFFSET, 30),SCC_OPAMP887,30143
	SCC_DAC1 = _REG_BIT(RCC_APB1ENR1_OFFSET, 29),SCC_DAC1888,30191
	SCC_PWR = _REG_BIT(RCC_APB1ENR1_OFFSET, 28),SCC_PWR889,30238
	SCC_CAN2 = _REG_BIT(RCC_APB1ENR1_OFFSET, 26),SCC_CAN2890,30284
	SCC_CAN1 = _REG_BIT(RCC_APB1ENR1_OFFSET, 25),SCC_CAN1891,30331
	SCC_I2C3 = _REG_BIT(RCC_APB1ENR1_OFFSET, 23),SCC_I2C3892,30378
	SCC_I2C2 = _REG_BIT(RCC_APB1ENR1_OFFSET, 22),SCC_I2C2893,30425
	SCC_I2C1 = _REG_BIT(RCC_APB1ENR1_OFFSET, 21),SCC_I2C1894,30472
	SCC_UART5 = _REG_BIT(RCC_APB1ENR1_OFFSET, 20),SCC_UART5895,30519
	SCC_UART4 = _REG_BIT(RCC_APB1ENR1_OFFSET, 19),SCC_UART4896,30567
	SCC_USART3 = _REG_BIT(RCC_APB1ENR1_OFFSET, 18),SCC_USART3897,30615
	SCC_USART2 = _REG_BIT(RCC_APB1ENR1_OFFSET, 17),SCC_USART2898,30664
	SCC_SPI3 = _REG_BIT(RCC_APB1ENR1_OFFSET, 15),SCC_SPI3899,30713
	SCC_SPI2 = _REG_BIT(RCC_APB1ENR1_OFFSET, 14),SCC_SPI2900,30760
	SCC_WWDG = _REG_BIT(RCC_APB1ENR1_OFFSET, 11),SCC_WWDG901,30807
	SCC_LCD = _REG_BIT(RCC_APB1ENR1_OFFSET, 9),SCC_LCD902,30854
	SCC_TIM7 = _REG_BIT(RCC_APB1ENR1_OFFSET, 5),SCC_TIM7903,30899
	SCC_TIM6 = _REG_BIT(RCC_APB1ENR1_OFFSET, 4),SCC_TIM6904,30945
	SCC_TIM5 = _REG_BIT(RCC_APB1ENR1_OFFSET, 3),SCC_TIM5905,30991
	SCC_TIM4 = _REG_BIT(RCC_APB1ENR1_OFFSET, 2),SCC_TIM4906,31037
	SCC_TIM3 = _REG_BIT(RCC_APB1ENR1_OFFSET, 1),SCC_TIM3907,31083
	SCC_TIM2 = _REG_BIT(RCC_APB1ENR1_OFFSET, 0),SCC_TIM2908,31129
	SCC_LPTIM2 = _REG_BIT(RCC_APB1ENR2_OFFSET, 5),SCC_LPTIM2910,31189
	SCC_SWPMI1 = _REG_BIT(RCC_APB1ENR2_OFFSET, 2),SCC_SWPMI1911,31237
	SCC_LPUART1 = _REG_BIT(RCC_APB1ENR2_OFFSET, 0),SCC_LPUART1912,31285
	SCC_DFSDM = _REG_BIT(RCC_APB2ENR_OFFSET, 24),SCC_DFSDM915,31373
	SCC_SAI2 = _REG_BIT(RCC_APB2ENR_OFFSET, 22),SCC_SAI2916,31420
	SCC_SAI1 = _REG_BIT(RCC_APB2ENR_OFFSET, 21),SCC_SAI1917,31466
	SCC_TIM17 = _REG_BIT(RCC_APB2ENR_OFFSET, 18),SCC_TIM17918,31512
	SCC_TIM16 = _REG_BIT(RCC_APB2ENR_OFFSET, 17),SCC_TIM16919,31559
	SCC_TIM15 = _REG_BIT(RCC_APB2ENR_OFFSET, 16),SCC_TIM15920,31606
	SCC_USART1 = _REG_BIT(RCC_APB2ENR_OFFSET, 14),SCC_USART1921,31653
	SCC_TIM8 = _REG_BIT(RCC_APB2ENR_OFFSET, 13),SCC_TIM8922,31701
	SCC_SPI1 = _REG_BIT(RCC_APB2ENR_OFFSET, 12),SCC_SPI1923,31747
	SCC_TIM1 = _REG_BIT(RCC_APB2ENR_OFFSET, 11),SCC_TIM1924,31793
	SCC_SDMMC1 = _REG_BIT(RCC_APB2ENR_OFFSET, 10),SCC_SDMMC1925,31839
	SCC_SYSCFG = _REG_BIT(RCC_APB2ENR_OFFSET, 0),SCC_SYSCFG926,31887
enum rcc_periph_rst {rcc_periph_rst929,31938
	RST_TSC = _REG_BIT(RCC_AHB1RSTR_OFFSET, 16),RST_TSC931,31984
	RST_CRC = _REG_BIT(RCC_AHB1RSTR_OFFSET, 12),RST_CRC932,32030
	RST_FLASH = _REG_BIT(RCC_AHB1RSTR_OFFSET, 8),RST_FLASH933,32076
	RST_DMA2 = _REG_BIT(RCC_AHB1RSTR_OFFSET, 1),RST_DMA2934,32123
	RST_DMA1 = _REG_BIT(RCC_AHB1RSTR_OFFSET, 0),RST_DMA1935,32169
	RST_RNG = _REG_BIT(RCC_AHB2RSTR_OFFSET, 18),RST_RNG938,32240
	RST_AES = _REG_BIT(RCC_AHB2RSTR_OFFSET, 16),RST_AES939,32286
	RST_ADC = _REG_BIT(RCC_AHB2RSTR_OFFSET, 13),RST_ADC940,32332
	RST_ADC1 = _REG_BIT(RCC_AHB2RSTR_OFFSET, 13), /* Compatibility */RST_ADC1941,32378
	RST_OTGFS = _REG_BIT(RCC_AHB2RSTR_OFFSET, 12),RST_OTGFS942,32445
	RST_GPIOH = _REG_BIT(RCC_AHB2RSTR_OFFSET, 7),RST_GPIOH943,32493
	RST_GPIOG = _REG_BIT(RCC_AHB2RSTR_OFFSET, 6),RST_GPIOG944,32540
	RST_GPIOF = _REG_BIT(RCC_AHB2RSTR_OFFSET, 5),RST_GPIOF945,32587
	RST_GPIOE = _REG_BIT(RCC_AHB2RSTR_OFFSET, 4),RST_GPIOE946,32634
	RST_GPIOD = _REG_BIT(RCC_AHB2RSTR_OFFSET, 3),RST_GPIOD947,32681
	RST_GPIOC = _REG_BIT(RCC_AHB2RSTR_OFFSET, 2),RST_GPIOC948,32728
	RST_GPIOB = _REG_BIT(RCC_AHB2RSTR_OFFSET, 1),RST_GPIOB949,32775
	RST_GPIOA = _REG_BIT(RCC_AHB2RSTR_OFFSET, 0),RST_GPIOA950,32822
	RST_QSPI = _REG_BIT(RCC_AHB3RSTR_OFFSET, 8),RST_QSPI953,32894
	RST_FMC = _REG_BIT(RCC_AHB3RSTR_OFFSET, 0),RST_FMC954,32940
	RST_LPTIM1 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 31),RST_LPTIM1957,33010
	RST_OPAMP = _REG_BIT(RCC_APB1RSTR1_OFFSET, 30),RST_OPAMP958,33060
	RST_DAC1 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 29),RST_DAC1959,33109
	RST_PWR = _REG_BIT(RCC_APB1RSTR1_OFFSET, 28),RST_PWR960,33157
	RST_USB = _REG_BIT(RCC_APB1RSTR1_OFFSET, 26),RST_USB961,33204
	RST_CAN2 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 26),RST_CAN2962,33251
	RST_CAN1 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 25),RST_CAN1963,33299
	RST_CRS = _REG_BIT(RCC_APB1RSTR1_OFFSET, 24),RST_CRS964,33347
	RST_I2C3 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 23),RST_I2C3965,33394
	RST_I2C2 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 22),RST_I2C2966,33442
	RST_I2C1 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 21),RST_I2C1967,33490
	RST_UART5 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 20),RST_UART5968,33538
	RST_UART4 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 19),RST_UART4969,33587
	RST_USART3 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 18),RST_USART3970,33636
	RST_USART2 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 17),RST_USART2971,33686
	RST_SPI3 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 15),RST_SPI3972,33736
	RST_SPI2 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 14),RST_SPI2973,33784
	RST_LCD = _REG_BIT(RCC_APB1RSTR1_OFFSET, 9),RST_LCD974,33832
	RST_TIM7 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 5),RST_TIM7975,33878
	RST_TIM6 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 4),RST_TIM6976,33925
	RST_TIM5 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 3),RST_TIM5977,33972
	RST_TIM4 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 2),RST_TIM4978,34019
	RST_TIM3 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 1),RST_TIM3979,34066
	RST_TIM2 = _REG_BIT(RCC_APB1RSTR1_OFFSET, 0),RST_TIM2980,34113
	RST_LPTIM2 = _REG_BIT(RCC_APB1RSTR2_OFFSET, 5),RST_LPTIM2982,34174
	RST_SWPMI1 = _REG_BIT(RCC_APB1RSTR2_OFFSET, 2),RST_SWPMI1983,34223
	RST_LPUART1 = _REG_BIT(RCC_APB1RSTR2_OFFSET, 0),RST_LPUART1984,34272
	RST_DFSDM = _REG_BIT(RCC_APB2RSTR_OFFSET, 24),RST_DFSDM987,34347
	RST_SAI2 = _REG_BIT(RCC_APB2RSTR_OFFSET, 22),RST_SAI2988,34395
	RST_SAI1 = _REG_BIT(RCC_APB2RSTR_OFFSET, 21),RST_SAI1989,34442
	RST_TIM17 = _REG_BIT(RCC_APB2RSTR_OFFSET, 18),RST_TIM17990,34489
	RST_TIM16 = _REG_BIT(RCC_APB2RSTR_OFFSET, 17),RST_TIM16991,34537
	RST_TIM15 = _REG_BIT(RCC_APB2RSTR_OFFSET, 16),RST_TIM15992,34585
	RST_USART1 = _REG_BIT(RCC_APB2RSTR_OFFSET, 14),RST_USART1993,34633
	RST_TIM8 = _REG_BIT(RCC_APB2RSTR_OFFSET, 13),RST_TIM8994,34682
	RST_SPI1 = _REG_BIT(RCC_APB2RSTR_OFFSET, 12),RST_SPI1995,34729
	RST_TIM1 = _REG_BIT(RCC_APB2RSTR_OFFSET, 11),RST_TIM1996,34776
	RST_SDMMC1 = _REG_BIT(RCC_APB2RSTR_OFFSET, 10),RST_SDMMC1997,34823
	RST_SYSCFG = _REG_BIT(RCC_APB2RSTR_OFFSET, 0),RST_SYSCFG998,34872

../../../../libopencm3/include/libopencm3/stm32/l4/iwdg.h,52
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H33,1019

../../../../libopencm3/include/libopencm3/stm32/l4/rtc.h,49
#define LIBOPENCM3_RTC_HLIBOPENCM3_RTC_H32,965

../../../../libopencm3/include/libopencm3/stm32/l4/exti.h,51
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H29,973

../../../../libopencm3/include/libopencm3/stm32/l4/i2c.h,49
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H32,965

../../../../libopencm3/include/libopencm3/stm32/l4/timer.h,0

../../../../libopencm3/include/libopencm3/stm32/l4/gpio.h,940
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H33,1017
#define GPIO_BRR(GPIO_BRR45,1580
#define GPIOA_BRR	GPIOA_BRR46,1627
#define GPIOB_BRR	GPIOB_BRR47,1663
#define GPIOC_BRR	GPIOC_BRR48,1699
#define GPIOD_BRR	GPIOD_BRR49,1735
#define GPIOE_BRR	GPIOE_BRR50,1771
#define GPIOF_BRR	GPIOF_BRR51,1807
#define GPIOG_BRR	GPIOG_BRR52,1843
#define GPIOH_BRR	GPIOH_BRR53,1879
#define GPIO_ASCR(GPIO_ASCR56,1953
#define GPIOA_ASCR	GPIOA_ASCR57,2001
#define GPIOB_ASCR	GPIOB_ASCR58,2039
#define GPIOC_ASCR	GPIOC_ASCR59,2077
#define GPIOD_ASCR	GPIOD_ASCR60,2115
#define GPIOE_ASCR	GPIOE_ASCR61,2153
#define GPIOF_ASCR	GPIOF_ASCR62,2191
#define GPIOG_ASCR	GPIOG_ASCR63,2229
#define GPIOH_ASCR	GPIOH_ASCR64,2267
#define GPIO_OSPEED_LOW	GPIO_OSPEED_LOW73,2621
#define GPIO_OSPEED_MED	GPIO_OSPEED_MED74,2650
#define GPIO_OSPEED_HIGH	GPIO_OSPEED_HIGH75,2679
#define GPIO_OSPEED_VERYHIGH	GPIO_OSPEED_VERYHIGH76,2708

../../../../libopencm3/include/libopencm3/stm32/l4/crc.h,49
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H27,950

../../../../libopencm3/include/libopencm3/stm32/l4/dma.h,49
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H33,997

../../../../libopencm3/include/libopencm3/stm32/l4/irq.json,2924
        "wwdg",03,16
        "pvd_pvm",14,32
        "tamp_stamp",25,51
        "rtc_wkup",36,73
        "flash",47,93
        "rcc",58,110
        "exti0",69,125
        "exti1",710,142
        "exti2",811,159
        "exti3",912,176
        "exti4",1013,193
        "dma1_channel1",1114,210
        "dma1_channel2",1215,235
        "dma1_channel3",1316,260
        "dma1_channel4",1417,285
        "dma1_channel5",1518,310
        "dma1_channel6",1619,335
        "dma1_channel7",1720,360
        "adc1_2",1821,385
        "can1_tx",1922,403
        "can1_rx0",2023,422
        "can1_rx1",2124,442
        "can1_sce",2225,462
        "exti9_5",2326,482
        "tim1_brk_tim15",2427,501
        "tim1_up_tim16",2528,527
        "tim1_trg_com_tim17",2629,552
        "tim1_cc",2730,582
        "tim2",2831,601
        "tim3",2932,617
        "tim4",3033,633
        "i2c1_ev",3134,649
        "i2c1_er",3235,668
        "i2c2_ev",3336,687
        "i2c2_er",3437,706
        "spi1",3538,725
        "spi2",3639,741
        "usart1",3740,757
        "usart2",3841,775
        "usart3",3942,793
        "exti15_10",4043,811
        "rtc_alarm",4144,832
        "dfsdm3",4245,853
        "tim8_brk",4346,871
        "tim8_up",4447,891
        "tim8_trg_com",4548,910
        "tim8_cc",4649,934
        "adc3",4750,953
        "fmc",4851,969
        "sdmmc1",4952,984
        "tim5",5053,1002
        "spi3",5154,1018
        "uart4",5255,1034
        "uart5",5356,1051
        "tim6_dacunder",5457,1068
        "tim7",5558,1093
        "dma2_channel1",5659,1109
        "dma2_channel2",5760,1134
        "dma2_channel3",5861,1159
        "dma2_channel4",5962,1184
        "dma2_channel5",6063,1209
        "dfsdm0",6164,1234
        "dfsdm1",6265,1252
        "dfsdm2",6366,1270
        "comp",6467,1288
        "lptim1",6568,1304
        "lptim2",6669,1322
        "otg_fs",6770,1340
        "dma2_channel6",6871,1358
        "dma2_channel7",6972,1383
        "lpuart1",7073,1408
        "quadspi",7174,1427
        "i2c3_ev",7275,1446
        "i2c3_er",7376,1465
        "sai1",7477,1484
        "sai2",7578,1500
        "swpmi1",7679,1516
        "tsc",7780,1534
        "lcd",7881,1549
        "aes",7982,1564
        "rng",8083,1579
        "fpu",8184,1594
        "hash_crs",8285,1609
        "i2c4_ev",8386,1629
        "i2c4_er",8487,1648
        "dcmi",8588,1667
        "can2_tx",8689,1683
        "can2_rx0",8790,1702
        "can2_rx1",8891,1722
        "can2_sce",8992,1742
        "dma2d"9093,1762
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 L4 series",partname_humanreadable95,1785
    "partname_doxygen": "STM32L4",partname_doxygen96,1834
    "includeguard": "LIBOPENCM3_STM32_L4_NVIC_H"includeguard97,1869

../../../../libopencm3/include/libopencm3/stm32/l4/rng.h,49
#define LIBOPENCM3_RNG_HLIBOPENCM3_RNG_H19,751

../../../../libopencm3/include/libopencm3/stm32/l4/quadspi.h,50
#define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN13,308

../../../../libopencm3/include/libopencm3/stm32/l4/crs.h,0

../../../../libopencm3/include/libopencm3/stm32/l4/st_usbfs.h,0

../../../../libopencm3/include/libopencm3/stm32/l4/lptimer.h,120
#define LIBOPENCM3_LPTIMER_HLIBOPENCM3_LPTIMER_H31,1065
#define LPTIM1	LPTIM138,1234
#define LPTIM2	LPTIM239,1264

../../../../libopencm3/include/libopencm3/stm32/l4/flash.h,6793
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H42,1317
#define FLASH_ACR	FLASH_ACR50,1591
#define FLASH_PDKEYR	FLASH_PDKEYR51,1650
#define FLASH_KEYR	FLASH_KEYR52,1712
#define FLASH_OPTKEYR	FLASH_OPTKEYR53,1772
#define FLASH_SR	FLASH_SR54,1835
#define FLASH_CR	FLASH_CR55,1893
#define FLASH_ECCR	FLASH_ECCR56,1951
#define FLASH_OPTR	FLASH_OPTR57,2011
#define FLASH_PCROP1SR	FLASH_PCROP1SR58,2071
#define FLASH_PCROP1ER	FLASH_PCROP1ER59,2135
#define FLASH_WRP1AR	FLASH_WRP1AR60,2199
#define FLASH_WRP1BR	FLASH_WRP1BR61,2261
#define FLASH_PCROP2SR	FLASH_PCROP2SR62,2323
#define FLASH_PCROP2ER	FLASH_PCROP2ER63,2387
#define FLASH_WRP2AR	FLASH_WRP2AR64,2451
#define FLASH_WRP2BR	FLASH_WRP2BR65,2513
#define FLASH_ACR_SLEEP_PD	FLASH_ACR_SLEEP_PD69,2657
#define FLASH_ACR_RUN_PD	FLASH_ACR_RUN_PD70,2695
#define FLASH_ACR_PRFTEN	FLASH_ACR_PRFTEN71,2731
#define FLASH_ACR_LATENCY_SHIFT	FLASH_ACR_LATENCY_SHIFT73,2767
#define FLASH_ACR_LATENCY_MASK	FLASH_ACR_LATENCY_MASK74,2802
#define FLASH_ACR_LATENCY_0WS	FLASH_ACR_LATENCY_0WS76,2840
#define FLASH_ACR_LATENCY_1WS	FLASH_ACR_LATENCY_1WS77,2876
#define FLASH_ACR_LATENCY_2WS	FLASH_ACR_LATENCY_2WS78,2912
#define FLASH_ACR_LATENCY_3WS	FLASH_ACR_LATENCY_3WS79,2948
#define FLASH_ACR_LATENCY_4WS	FLASH_ACR_LATENCY_4WS80,2984
#define FLASH_SR_BSY	FLASH_SR_BSY84,3102
#define FLASH_SR_OPTVERR	FLASH_SR_OPTVERR85,3135
#define FLASH_SR_RDERR	FLASH_SR_RDERR86,3171
#define FLASH_SR_FASTERR	FLASH_SR_FASTERR87,3206
#define FLASH_SR_MISERR	FLASH_SR_MISERR88,3241
#define FLASH_SR_PGSERR	FLASH_SR_PGSERR89,3276
#define FLASH_SR_SIZERR	FLASH_SR_SIZERR90,3311
#define FLASH_SR_PGAERR	FLASH_SR_PGAERR91,3346
#define FLASH_SR_WRPERR	FLASH_SR_WRPERR92,3381
#define FLASH_SR_PROGERR	FLASH_SR_PROGERR93,3416
#define FLASH_SR_OPERR	FLASH_SR_OPERR94,3451
#define FLASH_SR_EOP	FLASH_SR_EOP95,3485
#define FLASH_CR_LOCK	FLASH_CR_LOCK99,3599
#define FLASH_CR_OPTLOCK	FLASH_CR_OPTLOCK100,3633
#define FLASH_CR_OBL_LAUNCH	FLASH_CR_OBL_LAUNCH101,3669
#define FLASH_CR_RDERRIE	FLASH_CR_RDERRIE102,3708
#define FLASH_CR_ERRIE	FLASH_CR_ERRIE103,3744
#define FLASH_CR_EOPIE	FLASH_CR_EOPIE104,3779
#define FLASH_CR_FSTPG	FLASH_CR_FSTPG105,3814
#define FLASH_CR_OPTSTRT	FLASH_CR_OPTSTRT106,3849
#define FLASH_CR_START	FLASH_CR_START107,3885
#define FLASH_CR_MER2	FLASH_CR_MER2108,3920
#define FLASH_CR_BKER	FLASH_CR_BKER109,3954
#define FLASH_CR_MER1	FLASH_CR_MER1110,3988
#define FLASH_CR_PER	FLASH_CR_PER111,4021
#define FLASH_CR_PG	FLASH_CR_PG112,4053
#define FLASH_CR_PNB_SHIFT	FLASH_CR_PNB_SHIFT114,4085
#define FLASH_CR_PNB_MASK	FLASH_CR_PNB_MASK115,4115
#define FLASH_ECCR_ECCD	FLASH_ECCR_ECCD119,4228
#define FLASH_ECCR_ECCC	FLASH_ECCR_ECCC120,4264
#define FLASH_ECCR_ECCIE	FLASH_ECCR_ECCIE121,4300
#define FLASH_ECCR_SYSF_ECC	FLASH_ECCR_SYSF_ECC122,4336
#define FLASH_ECCR_BK_ECC	FLASH_ECCR_BK_ECC123,4375
#define FLASH_ECCR_ADDR_ECC_SHIFT	FLASH_ECCR_ADDR_ECC_SHIFT125,4413
#define FLASH_ECCR_ADDR_ECC_MASK	FLASH_ECCR_ADDR_ECC_MASK126,4449
#define FLASH_OPTR_SRAM2_RST	FLASH_OPTR_SRAM2_RST130,4571
#define FLASH_OPTR_SRAM2_PE	FLASH_OPTR_SRAM2_PE131,4611
#define FLASH_OPTR_nBOOT1	FLASH_OPTR_nBOOT1132,4650
#define FLASH_OPTR_DUALBANK	FLASH_OPTR_DUALBANK133,4687
#define FLASH_OPTR_BFB2	FLASH_OPTR_BFB2134,4726
#define FLASH_OPTR_WWDG_SW	FLASH_OPTR_WWDG_SW135,4762
#define FLASH_OPTR_IWDG_STDBY	FLASH_OPTR_IWDG_STDBY136,4800
#define FLASH_OPTR_IWDG_STOP	FLASH_OPTR_IWDG_STOP137,4841
#define FLASH_OPTR_IDWG_SW	FLASH_OPTR_IDWG_SW138,4881
#define FLASH_OPTR_nRST_SHDW	FLASH_OPTR_nRST_SHDW139,4919
#define FLASH_OPTR_nRST_STDBY	FLASH_OPTR_nRST_STDBY140,4959
#define FLASH_OPTR_nRST_STOP	FLASH_OPTR_nRST_STOP141,5000
#define FLASH_OPTR_BOR_SHIFT	FLASH_OPTR_BOR_SHIFT143,5041
#define FLASH_OPTR_BOR_MASK	FLASH_OPTR_BOR_MASK144,5073
#define FLASH_OPTR_BOR_LEVEL_0	FLASH_OPTR_BOR_LEVEL_0145,5108
#define FLASH_OPTR_BOR_LEVEL_1	FLASH_OPTR_BOR_LEVEL_1146,5142
#define FLASH_OPTR_BOR_LEVEL_2	FLASH_OPTR_BOR_LEVEL_2147,5176
#define FLASH_OPTR_BOR_LEVEL_3	FLASH_OPTR_BOR_LEVEL_3148,5210
#define FLASH_OPTR_BOR_LEVEL_4	FLASH_OPTR_BOR_LEVEL_4149,5244
#define FLASH_OPTR_RDP_SHIFT	FLASH_OPTR_RDP_SHIFT151,5279
#define FLASH_OPTR_RDP_MASK	FLASH_OPTR_RDP_MASK152,5311
#define FLASH_OPTR_RDP_LEVEL_0	FLASH_OPTR_RDP_LEVEL_0153,5345
#define FLASH_OPTR_RDP_LEVEL_1	FLASH_OPTR_RDP_LEVEL_1154,5382
#define FLASH_OPTR_RDP_LEVEL_2	FLASH_OPTR_RDP_LEVEL_2155,5419
#define FLASH_PCROP1SR_PCROP1_STRT_SHIFT	FLASH_PCROP1SR_PCROP1_STRT_SHIFT159,5541
#define FLASH_PCROP1SR_PCROP1_STRT_MASK	FLASH_PCROP1SR_PCROP1_STRT_MASK160,5584
#define FLASH_PCROP1ER_PCROP_RDP	FLASH_PCROP1ER_PCROP_RDP164,5717
#define FLASH_PCROP1ER_PCROP1_END_SHIFT	FLASH_PCROP1ER_PCROP1_END_SHIFT165,5761
#define FLASH_PCROP1ER_PCROP1_END_MASK	FLASH_PCROP1ER_PCROP1_END_MASK166,5804
#define FLASH_WRP1AR_WRP1A_END_SHIFT	FLASH_WRP1AR_WRP1A_END_SHIFT170,5934
#define FLASH_WRP1AR_WRP1A_END_MASK	FLASH_WRP1AR_WRP1A_END_MASK171,5975
#define FLASH_WRP1AR_WRP1A_STRT_SHIFT	FLASH_WRP1AR_WRP1A_STRT_SHIFT173,6018
#define FLASH_WRP1AR_WRP1A_STRT_MASK	FLASH_WRP1AR_WRP1A_STRT_MASK174,6059
#define FLASH_WRP1BR_WRP1B_END_SHIFT	FLASH_WRP1BR_WRP1B_END_SHIFT178,6185
#define FLASH_WRP1BR_WRP1B_END_MASK	FLASH_WRP1BR_WRP1B_END_MASK179,6226
#define FLASH_WRP1BR_WRP1B_STRT_SHIFT	FLASH_WRP1BR_WRP1B_STRT_SHIFT181,6269
#define FLASH_WRP1BR_WRP1B_STRT_MASK	FLASH_WRP1BR_WRP1B_STRT_MASK182,6310
#define FLASH_PCROP2SR_PCROP2_STRT_SHIFT	FLASH_PCROP2SR_PCROP2_STRT_SHIFT186,6438
#define FLASH_PCROP2SR_PCROP2_STRT_MASK	FLASH_PCROP2SR_PCROP2_STRT_MASK187,6481
#define FLASH_PCROP2ER_PCROP2_END_SHIFT	FLASH_PCROP2ER_PCROP2_END_SHIFT191,6614
#define FLASH_PCROP2ER_PCROP2_END_MASK	FLASH_PCROP2ER_PCROP2_END_MASK192,6657
#define FLASH_WRP2AR_WRP2A_END_SHIFT	FLASH_WRP2AR_WRP2A_END_SHIFT196,6787
#define FLASH_WRP2AR_WRP2A_END_MASK	FLASH_WRP2AR_WRP2A_END_MASK197,6828
#define FLASH_WRP2AR_WRP2A_STRT_SHIFT	FLASH_WRP2AR_WRP2A_STRT_SHIFT199,6871
#define FLASH_WRP2AR_WRP2A_STRT_MASK	FLASH_WRP2AR_WRP2A_STRT_MASK200,6912
#define FLASH_WRP2BR_WRP2B_END_SHIFT	FLASH_WRP2BR_WRP2B_END_SHIFT204,7038
#define FLASH_WRP2BR_WRP2B_END_MASK	FLASH_WRP2BR_WRP2B_END_MASK205,7079
#define FLASH_WRP2BR_WRP2B_STRT_SHIFT	FLASH_WRP2BR_WRP2B_STRT_SHIFT207,7122
#define FLASH_WRP2BR_WRP2B_STRT_MASK	FLASH_WRP2BR_WRP2B_STRT_MASK208,7163
#define FLASH_PDKEYR_PDKEY1	FLASH_PDKEYR_PDKEY1212,7288
#define FLASH_PDKEYR_PDKEY2	FLASH_PDKEYR_PDKEY2213,7340
#define FLASH_KEYR_KEY1	FLASH_KEYR_KEY1215,7393
#define FLASH_KEYR_KEY2	FLASH_KEYR_KEY2216,7442
#define FLASH_OPTKEYR_KEY1	FLASH_OPTKEYR_KEY1218,7492
#define FLASH_OPTKEYR_KEY2	FLASH_OPTKEYR_KEY2219,7543

../../../../libopencm3/include/libopencm3/stm32/l4/pwr.h,3894
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H41,1376
#define PWR_CR1	PWR_CR147,1485
#define PWR_CR2	PWR_CR248,1537
#define PWR_CR3	PWR_CR349,1589
#define PWR_CR4	PWR_CR450,1641
#define PWR_SR1	PWR_SR151,1693
#define PWR_SR2	PWR_SR252,1745
#define PWR_SCR	PWR_SCR53,1797
#define PWR_PORT_A	PWR_PORT_A55,1850
#define PWR_PORT_B	PWR_PORT_B56,1904
#define PWR_PORT_C	PWR_PORT_C57,1958
#define PWR_PORT_D	PWR_PORT_D58,2012
#define PWR_PORT_E	PWR_PORT_E59,2066
#define PWR_PORT_F	PWR_PORT_F60,2120
#define PWR_PORT_G	PWR_PORT_G61,2174
#define PWR_PORT_H	PWR_PORT_H62,2228
#define PWR_PUCR(PWR_PUCR64,2283
#define PWR_PDCR(PWR_PDCR65,2336
#define PWR_CR1_LPR	PWR_CR1_LPR69,2472
#define PWR_CR1_VOS_SHIFT	PWR_CR1_VOS_SHIFT71,2505
#define PWR_CR1_VOS_MASK	PWR_CR1_VOS_MASK72,2534
#define PWR_CR1_VOS_RANGE_1	PWR_CR1_VOS_RANGE_173,2564
#define PWR_CR1_VOS_RANGE_2	PWR_CR1_VOS_RANGE_274,2595
#define PWR_CR1_DBP	PWR_CR1_DBP76,2627
#define PWR_CR1_LPMS_SHIFT	PWR_CR1_LPMS_SHIFT78,2659
#define PWR_CR1_LPMS_MASK	PWR_CR1_LPMS_MASK79,2689
#define PWR_CR1_LPMS_STOP_0	PWR_CR1_LPMS_STOP_080,2721
#define PWR_CR1_LPMS_STOP_1	PWR_CR1_LPMS_STOP_181,2752
#define PWR_CR1_LPMS_STOP_2	PWR_CR1_LPMS_STOP_282,2783
#define PWR_CR1_LPMS_STANDBY	PWR_CR1_LPMS_STANDBY83,2814
#define PWR_CR1_LPMS_SHUTDOWN	PWR_CR1_LPMS_SHUTDOWN84,2846
#define PWR_CR2_USV	PWR_CR2_USV88,2962
#define PWR_CR2_IOSV	PWR_CR2_IOSV89,2993
#define PWR_CR2_PVME4	PWR_CR2_PVME490,3024
#define PWR_CR2_PVME3	PWR_CR2_PVME391,3056
#define PWR_CR2_PVME2	PWR_CR2_PVME292,3088
#define PWR_CR2_PVME1	PWR_CR2_PVME193,3120
#define PWR_CR2_PLS_SHIFT	PWR_CR2_PLS_SHIFT95,3153
#define PWR_CR2_PLS_MASK	PWR_CR2_PLS_MASK96,3181
#define PWR_CR2_PLS_2V0	PWR_CR2_PLS_2V0100,3287
#define PWR_CR2_PLS_2V2	PWR_CR2_PLS_2V2101,3318
#define PWR_CR2_PLS_2V4	PWR_CR2_PLS_2V4102,3349
#define PWR_CR2_PLS_2V5	PWR_CR2_PLS_2V5103,3380
#define PWR_CR2_PLS_2V6	PWR_CR2_PLS_2V6104,3411
#define PWR_CR2_PLS_2V8	PWR_CR2_PLS_2V8105,3442
#define PWR_CR2_PLS_2V9	PWR_CR2_PLS_2V9106,3473
#define PWR_CR2_PLS_PVD_IN	PWR_CR2_PLS_PVD_IN107,3504
#define PWR_CR2_PVDE	PWR_CR2_PVDE110,3546
#define PWR_CR3_EIWUL	PWR_CR3_EIWUL114,3660
#define PWR_CR3_APC	PWR_CR3_APC115,3693
#define PWR_CR3_RRS	PWR_CR3_RRS116,3724
#define PWR_CR3_EWUP5	PWR_CR3_EWUP5117,3754
#define PWR_CR3_EWUP4	PWR_CR3_EWUP4118,3786
#define PWR_CR3_EWUP3	PWR_CR3_EWUP3119,3818
#define PWR_CR3_EWUP2	PWR_CR3_EWUP2120,3850
#define PWR_CR3_EWUP1	PWR_CR3_EWUP1121,3882
#define PWR_CR4_VBRS	PWR_CR4_VBRS125,3997
#define PWR_CR4_VBE	PWR_CR4_VBE126,4028
#define PWR_CR4_WP5	PWR_CR4_WP5127,4058
#define PWR_CR4_WP4	PWR_CR4_WP4128,4088
#define PWR_CR4_WP3	PWR_CR4_WP3129,4118
#define PWR_CR4_WP2	PWR_CR4_WP2130,4148
#define PWR_CR4_WP1	PWR_CR4_WP1131,4178
#define PWR_SR1_WUFI	PWR_SR1_WUFI135,4291
#define PWR_SR1_SBF	PWR_SR1_SBF136,4323
#define PWR_SR1_WUF5	PWR_SR1_WUF5137,4353
#define PWR_SR1_WUF4	PWR_SR1_WUF4138,4384
#define PWR_SR1_WUF3	PWR_SR1_WUF3139,4415
#define PWR_SR1_WUF2	PWR_SR1_WUF2140,4446
#define PWR_SR1_WUF1	PWR_SR1_WUF1141,4477
#define PWR_SR2_PVMO4	PWR_SR2_PVMO4145,4591
#define PWR_SR2_PVMO3	PWR_SR2_PVMO3146,4624
#define PWR_SR2_PVMO2	PWR_SR2_PVMO2147,4657
#define PWR_SR2_PVMO1	PWR_SR2_PVMO1148,4690
#define PWR_SR2_PVDO	PWR_SR2_PVDO149,4723
#define PWR_SR2_VOSF	PWR_SR2_VOSF150,4755
#define PWR_SR2_REGLPF	PWR_SR2_REGLPF151,4787
#define PWR_SR2_REGLPS	PWR_SR2_REGLPS152,4820
#define PWR_SCR_CSBF	PWR_SCR_CSBF156,4936
#define PWR_SCR_CWUF5	PWR_SCR_CWUF5157,4967
#define PWR_SCR_CWUF4	PWR_SCR_CWUF4158,4999
#define PWR_SCR_CWUF3	PWR_SCR_CWUF3159,5031
#define PWR_SCR_CWUF2	PWR_SCR_CWUF2160,5063
#define PWR_SCR_CWUF1	PWR_SCR_CWUF1161,5095
enum pwr_vos_scale {pwr_vos_scale165,5207
	PWR_SCALE1,PWR_SCALE1166,5228
	PWR_SCALE2,PWR_SCALE2167,5241

../../../../libopencm3/include/libopencm3/stm32/l4/usart.h,237
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H28,948
#define USART1	USART137,1201
#define USART2	USART238,1231
#define USART3	USART339,1261
#define UART4	UART440,1291
#define UART5	UART541,1319
#define LPUART1	LPUART142,1347

../../../../libopencm3/include/libopencm3/stm32/l4/adc.h,1116
#define LIBOPENCM3_ADC_HLIBOPENCM3_ADC_H34,1070
#define ADC1	ADC143,1294
#define ADC2	ADC244,1320
#define ADC3	ADC345,1346
#define ADC_CHANNEL_VREF	ADC_CHANNEL_VREF52,1461
#define ADC_CHANNEL_TEMP	ADC_CHANNEL_TEMP53,1488
#define ADC_CHANNEL_VBAT	ADC_CHANNEL_VBAT54,1516
#define ADC_CR_DEEPPWD	ADC_CR_DEEPPWD60,1665
#define ADC_CR_ADVREGEN	ADC_CR_ADVREGEN63,1745
#define ADC_CFGR1_ALIGN	ADC_CFGR1_ALIGN68,1891
#define ADC_CFGR1_EXTSEL_SHIFT	ADC_CFGR1_EXTSEL_SHIFT71,1991
#define ADC_CFGR1_EXTSEL_MASK	ADC_CFGR1_EXTSEL_MASK72,2025
#define ADC_CFGR1_EXTSEL_VAL(ADC_CFGR1_EXTSEL_VAL73,2088
#define ADC_SMPR_SMP_2DOT5CYC	ADC_SMPR_SMP_2DOT5CYC82,2374
#define ADC_SMPR_SMP_6DOT5CYC	ADC_SMPR_SMP_6DOT5CYC83,2409
#define ADC_SMPR_SMP_12DOT5CYC	ADC_SMPR_SMP_12DOT5CYC84,2444
#define ADC_SMPR_SMP_24DOT5CYC	ADC_SMPR_SMP_24DOT5CYC85,2480
#define ADC_SMPR_SMP_47DOT5CYC	ADC_SMPR_SMP_47DOT5CYC86,2516
#define ADC_SMPR_SMP_92DOT5CYC	ADC_SMPR_SMP_92DOT5CYC87,2552
#define ADC_SMPR_SMP_247DOT5CYC	ADC_SMPR_SMP_247DOT5CYC88,2588
#define ADC_SMPR_SMP_640DOT5CYC	ADC_SMPR_SMP_640DOT5CYC89,2625

../../../../libopencm3/include/libopencm3/stm32/f0/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H32,986

../../../../libopencm3/include/libopencm3/stm32/f0/memorymap.h,2748
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H23,851
#define FLASH_BASE	FLASH_BASE30,1034
#define PERIPH_BASE	PERIPH_BASE31,1069
#define INFO_BASE	INFO_BASE32,1105
#define PERIPH_BASE_APB	PERIPH_BASE_APB33,1139
#define PERIPH_BASE_AHB1	PERIPH_BASE_AHB134,1192
#define PERIPH_BASE_AHB2	PERIPH_BASE_AHB235,1245
#define TIM2_BASE	TIM2_BASE40,1345
#define TIM3_BASE	TIM3_BASE41,1392
#define TIM6_BASE	TIM6_BASE43,1440
#define TIM7_BASE	TIM7_BASE44,1487
#define TIM14_BASE	TIM14_BASE46,1535
#define RTC_BASE	RTC_BASE48,1653
#define WWDG_BASE	WWDG_BASE49,1699
#define IWDG_BASE	IWDG_BASE50,1746
#define SPI2_BASE	SPI2_BASE52,1862
#define USART2_BASE	USART2_BASE54,1978
#define USART3_BASE	USART3_BASE55,2027
#define USART4_BASE	USART4_BASE56,2076
#define USART5_BASE	USART5_BASE57,2125
#define I2C1_BASE	I2C1_BASE59,2175
#define I2C2_BASE	I2C2_BASE60,2222
#define USB_DEV_FS_BASE	USB_DEV_FS_BASE61,2269
#define USB_PMA_BASE	USB_PMA_BASE62,2322
#define BX_CAN1_BASE	BX_CAN1_BASE63,2372
#define CRS_BASE	CRS_BASE65,2423
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE66,2469
#define DAC_BASE	DAC_BASE67,2524
#define CEC_BASE	CEC_BASE68,2570
#define SYSCFG_COMP_BASE	SYSCFG_COMP_BASE70,2617
#define EXTI_BASE	EXTI_BASE71,2671
#define USART6_BASE	USART6_BASE73,2720
#define USART7_BASE	USART7_BASE74,2770
#define USART8_BASE	USART8_BASE75,2820
#define ADC_BASE	ADC_BASE77,2871
#define TIM1_BASE	TIM1_BASE78,2918
#define SPI1_BASE	SPI1_BASE79,2966
#define USART1_BASE	USART1_BASE81,3015
#define TIM15_BASE	TIM15_BASE82,3065
#define TIM16_BASE	TIM16_BASE83,3114
#define TIM17_BASE	TIM17_BASE84,3163
#define DBGMCU_BASE	DBGMCU_BASE86,3213
#define DMA_BASE	DMA_BASE89,3275
#define DMA1_BASE	DMA1_BASE91,3393
#define DMA2_BASE	DMA2_BASE92,3422
#define RCC_BASE	RCC_BASE94,3471
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE96,3519
#define CRC_BASE	CRC_BASE98,3581
#define TSC_BASE	TSC_BASE100,3629
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE103,3688
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE104,3742
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE105,3796
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE106,3850
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE107,3904
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE108,3958
#define DESIG_FLASH_SIZE_BASE	DESIG_FLASH_SIZE_BASE111,4047
#define DESIG_UNIQUE_ID_BASE	DESIG_UNIQUE_ID_BASE112,4092
#define DESIG_UNIQUE_ID0	DESIG_UNIQUE_ID0113,4136
#define DESIG_UNIQUE_ID1	DESIG_UNIQUE_ID1114,4191
#define DESIG_UNIQUE_ID2	DESIG_UNIQUE_ID2115,4250
#define ST_VREFINT_CAL	ST_VREFINT_CAL118,4362
#define ST_TSENSE_CAL1_30C	ST_TSENSE_CAL1_30C119,4405
#define ST_TSENSE_CAL2_110C	ST_TSENSE_CAL2_110C120,4451

../../../../libopencm3/include/libopencm3/stm32/f0/comparator.h,2417
#define LIBOPENCM3_COMP_HLIBOPENCM3_COMP_H34,1075
#define COMP1	COMP141,1351
#define COMP2	COMP242,1367
#define COMP_CSR(COMP_CSR48,1625
#define COMP_CSR1	COMP_CSR149,1687
#define COMP_CSR2	COMP_CSR250,1723
#define COMP_CSR_LOCK	COMP_CSR_LOCK58,2082
#define COMP_CSR_OUT	COMP_CSR_OUT59,2116
#define COMP_CSR_HYST_SHIFT	COMP_CSR_HYST_SHIFT61,2150
#define COMP_CSR_HYST	COMP_CSR_HYST62,2182
#define COMP_CSR_HYST_NO	COMP_CSR_HYST_NO63,2233
#define COMP_CSR_HYST_LOW	COMP_CSR_HYST_LOW64,2286
#define COMP_CSR_HYST_MED	COMP_CSR_HYST_MED65,2340
#define COMP_CSR_HYST_HIGH	COMP_CSR_HYST_HIGH66,2394
#define COMP_CSR_POL	COMP_CSR_POL68,2450
#define COMP_CSR_OUTSEL_SHIFT	COMP_CSR_OUTSEL_SHIFT70,2484
#define COMP_CSR_OUTSEL	COMP_CSR_OUTSEL71,2517
#define COMP_CSR_OUTSEL_NONE	COMP_CSR_OUTSEL_NONE72,2572
#define COMP_CSR_OUTSEL_TIM1_BRK	COMP_CSR_OUTSEL_TIM1_BRK73,2631
#define COMP_CSR_OUTSEL_TIM1_IC1	COMP_CSR_OUTSEL_TIM1_IC174,2693
#define COMP_CSR_OUTSEL_TIM1_OCRCLR	COMP_CSR_OUTSEL_TIM1_OCRCLR75,2755
#define COMP_CSR_OUTSEL_TIM2_IC4	COMP_CSR_OUTSEL_TIM2_IC476,2820
#define COMP_CSR_OUTSEL_TIM2_OCRCLR	COMP_CSR_OUTSEL_TIM2_OCRCLR77,2882
#define COMP_CSR_OUTSEL_TIM3_IC1	COMP_CSR_OUTSEL_TIM3_IC178,2947
#define COMP_CSR_OUTSEL_TIM3_OCRCLR	COMP_CSR_OUTSEL_TIM3_OCRCLR79,3009
#define COMP_CSR_WINDWEN	COMP_CSR_WINDWEN81,3075
#define COMP_CSR_INSEL_SHIFT	COMP_CSR_INSEL_SHIFT83,3112
#define COMP_CSR_INSEL	COMP_CSR_INSEL84,3144
#define COMP_CSR_INSEL_1_4_VREFINT	COMP_CSR_INSEL_1_4_VREFINT85,3197
#define COMP_CSR_INSEL_2_4_VREFINT	COMP_CSR_INSEL_2_4_VREFINT86,3260
#define COMP_CSR_INSEL_3_4_VREFINT	COMP_CSR_INSEL_3_4_VREFINT87,3323
#define COMP_CSR_INSEL_4_4_VREFINT	COMP_CSR_INSEL_4_4_VREFINT88,3386
#define COMP_CSR_INSEL_VREFINT	COMP_CSR_INSEL_VREFINT89,3449
#define COMP_CSR_INSEL_INM4	COMP_CSR_INSEL_INM490,3509
#define COMP_CSR_INSEL_INM5	COMP_CSR_INSEL_INM591,3566
#define COMP_CSR_INSEL_INM6	COMP_CSR_INSEL_INM692,3623
#define COMP_CSR_SPEED_SHIFT	COMP_CSR_SPEED_SHIFT94,3681
#define COMP_CSR_SPEED	COMP_CSR_SPEED95,3713
#define COMP_CSR_SPEED_HIGH	COMP_CSR_SPEED_HIGH96,3766
#define COMP_CSR_SPEED_MED	COMP_CSR_SPEED_MED97,3823
#define COMP_CSR_SPEED_LOW	COMP_CSR_SPEED_LOW98,3879
#define COMP_CSR_SPEED_VERYLOW	COMP_CSR_SPEED_VERYLOW99,3935
#define COMP_CSR_SW1	COMP_CSR_SW1101,3996
#define COMP_CSR_EN	COMP_CSR_EN102,4028

../../../../libopencm3/include/libopencm3/stm32/f0/dac.h,77
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H34,1073
#define DAC1	DAC142,1220

../../../../libopencm3/include/libopencm3/stm32/f0/nvic.h,1753
#define LIBOPENCM3_STM32_F0_NVIC_HLIBOPENCM3_STM32_F0_NVIC_H7,180
#define NVIC_WWDG_IRQ NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,387
#define NVIC_RTC_IRQ NVIC_RTC_IRQ18,410
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ19,433
#define NVIC_RCC_IRQ NVIC_RCC_IRQ20,458
#define NVIC_EXTI0_1_IRQ NVIC_EXTI0_1_IRQ21,481
#define NVIC_EXTI2_3_IRQ NVIC_EXTI2_3_IRQ22,508
#define NVIC_EXTI4_15_IRQ NVIC_EXTI4_15_IRQ23,535
#define NVIC_TSC_IRQ NVIC_TSC_IRQ24,563
#define NVIC_DMA1_CHANNEL1_IRQ NVIC_DMA1_CHANNEL1_IRQ25,586
#define NVIC_DMA1_CHANNEL2_3_DMA2_CHANNEL1_2_IRQ NVIC_DMA1_CHANNEL2_3_DMA2_CHANNEL1_2_IRQ26,619
#define NVIC_DMA1_CHANNEL4_7_DMA2_CHANNEL3_5_IRQ NVIC_DMA1_CHANNEL4_7_DMA2_CHANNEL3_5_IRQ27,671
#define NVIC_ADC_COMP_IRQ NVIC_ADC_COMP_IRQ28,723
#define NVIC_TIM1_BRK_UP_TRG_COM_IRQ NVIC_TIM1_BRK_UP_TRG_COM_IRQ29,752
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ30,792
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ31,820
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ32,845
#define NVIC_TIM6_DAC_IRQ NVIC_TIM6_DAC_IRQ33,870
#define NVIC_TIM7_IRQ NVIC_TIM7_IRQ34,899
#define NVIC_TIM14_IRQ NVIC_TIM14_IRQ35,924
#define NVIC_TIM15_IRQ NVIC_TIM15_IRQ36,950
#define NVIC_TIM16_IRQ NVIC_TIM16_IRQ37,976
#define NVIC_TIM17_IRQ NVIC_TIM17_IRQ38,1002
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ39,1028
#define NVIC_I2C2_IRQ NVIC_I2C2_IRQ40,1053
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ41,1078
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ42,1103
#define NVIC_USART1_IRQ NVIC_USART1_IRQ43,1128
#define NVIC_USART2_IRQ NVIC_USART2_IRQ44,1155
#define NVIC_USART3_4_IRQ NVIC_USART3_4_IRQ45,1182
#define NVIC_CEC_CAN_IRQ NVIC_CEC_CAN_IRQ46,1211
#define NVIC_USB_IRQ NVIC_USB_IRQ47,1239
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT49,1264

../../../../libopencm3/include/libopencm3/stm32/f0/syscfg.h,2949
#define LIBOPENCM3_SYSCFG_HLIBOPENCM3_SYSCFG_H36,1156
#define SYSCFG_CFGR1	SYSCFG_CFGR147,1675
#define SYSCFG_EXTICR(SYSCFG_EXTICR48,1730
#define SYSCFG_EXTICR1	SYSCFG_EXTICR149,1796
#define SYSCFG_EXTICR2	SYSCFG_EXTICR250,1838
#define SYSCFG_EXTICR3	SYSCFG_EXTICR351,1880
#define SYSCFG_EXTICR4	SYSCFG_EXTICR452,1922
#define SYSCFG_CFGR2	SYSCFG_CFGR253,1964
#define SYSCFG_CFGR1_MEM_MODE_SHIFT	SYSCFG_CFGR1_MEM_MODE_SHIFT61,2342
#define SYSCFG_CFGR1_MEM_MODE	SYSCFG_CFGR1_MEM_MODE62,2381
#define SYSCFG_CFGR1_MEM_MODE_FLASH	SYSCFG_CFGR1_MEM_MODE_FLASH63,2447
#define SYSCFG_CFGR1_MEM_MODE_SYSTEM	SYSCFG_CFGR1_MEM_MODE_SYSTEM64,2518
#define SYSCFG_CFGR1_MEM_MODE_SRAM	SYSCFG_CFGR1_MEM_MODE_SRAM65,2590
#define SYSCFG_CFGR1_PA11_PA12_RMP	SYSCFG_CFGR1_PA11_PA12_RMP67,2661
#define SYSCFG_CFGR1_ADC_DMA_RMP	SYSCFG_CFGR1_ADC_DMA_RMP68,2705
#define SYSCFG_CFGR1_USART1_TX_DMA_RMP	SYSCFG_CFGR1_USART1_TX_DMA_RMP69,2747
#define SYSCFG_CFGR1_USART1_RX_DMA_RMP	SYSCFG_CFGR1_USART1_RX_DMA_RMP70,2795
#define SYSCFG_CFGR1_TIM16_DMA_RMP	SYSCFG_CFGR1_TIM16_DMA_RMP71,2844
#define SYSCFG_CFGR1_TIM17_DMA_RMP	SYSCFG_CFGR1_TIM17_DMA_RMP72,2889
#define SYSCFG_CFGR1_TIM16_DMA_RMP2	SYSCFG_CFGR1_TIM16_DMA_RMP273,2934
#define SYSCFG_CFGR1_TIM17_DMA_RMP2	SYSCFG_CFGR1_TIM17_DMA_RMP274,2980
#define SYSCFG_CFGR1_I2C_PB6_FMP	SYSCFG_CFGR1_I2C_PB6_FMP76,3027
#define SYSCFG_CFGR1_I2C_PB7_FMP	SYSCFG_CFGR1_I2C_PB7_FMP77,3070
#define SYSCFG_CFGR1_I2C_PB8_FMP	SYSCFG_CFGR1_I2C_PB8_FMP78,3113
#define SYSCFG_CFGR1_I2C_PB9_FMP	SYSCFG_CFGR1_I2C_PB9_FMP79,3156
#define SYSCFG_CFGR1_I2C1_FMP	SYSCFG_CFGR1_I2C1_FMP80,3199
#define SYSCFG_CFGR1_I2C2_FMP	SYSCFG_CFGR1_I2C2_FMP81,3240
#define SYSCFG_CFGR1_I2C_PA9_FMP	SYSCFG_CFGR1_I2C_PA9_FMP82,3281
#define SYSCFG_CFGR1_I2C_PA10_FMP	SYSCFG_CFGR1_I2C_PA10_FMP83,3324
#define SYSCFG_CFGR1_SPI2_DMA_RMP	SYSCFG_CFGR1_SPI2_DMA_RMP84,3368
#define SYSCFG_CFGR1_USART2_DMA_RMP	SYSCFG_CFGR1_USART2_DMA_RMP85,3412
#define SYSCFG_CFGR1_USART3_DMA_RMP	SYSCFG_CFGR1_USART3_DMA_RMP86,3458
#define SYSCFG_CFGR1_I2C1_DMA_RMP	SYSCFG_CFGR1_I2C1_DMA_RMP87,3504
#define SYSCFG_CFGR1_TIM1_DMA_RMP	SYSCFG_CFGR1_TIM1_DMA_RMP88,3548
#define SYSCFG_CFGR1_TIM2_DMA_RMP	SYSCFG_CFGR1_TIM2_DMA_RMP89,3592
#define SYSCFG_CFGR1_TIM3_DMA_RMP	SYSCFG_CFGR1_TIM3_DMA_RMP90,3636
#define SYSCFG_EXTICR_FIELDSIZE	SYSCFG_EXTICR_FIELDSIZE94,3762
#define SYSCFG_EXTICR_GPIOA	SYSCFG_EXTICR_GPIOA95,3797
#define SYSCFG_EXTICR_GPIOB	SYSCFG_EXTICR_GPIOB96,3828
#define SYSCFG_EXTICR_GPIOC	SYSCFG_EXTICR_GPIOC97,3859
#define SYSCFG_EXTICR_GPIOD	SYSCFG_EXTICR_GPIOD98,3890
#define SYSCFG_EXTICR_GPIOF	SYSCFG_EXTICR_GPIOF99,3921
#define SYSCFG_CFGR2_LOCKUP_LOCK	SYSCFG_CFGR2_LOCKUP_LOCK103,4034
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK	SYSCFG_CFGR2_SRAM_PARITY_LOCK104,4076
#define SYSCFG_CFGR2_PVD_LOCK	SYSCFG_CFGR2_PVD_LOCK105,4123
#define SYSCFG_CFGR2_SRAM_PEF	SYSCFG_CFGR2_SRAM_PEF106,4163

../../../../libopencm3/include/libopencm3/stm32/f0/rcc.h,21159
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H38,1161
#define RCC_CR	RCC_CR48,1669
#define RCC_CFGR	RCC_CFGR49,1712
#define RCC_CIR	RCC_CIR50,1756
#define RCC_APB2RSTR	RCC_APB2RSTR51,1800
#define RCC_APB1RSTR	RCC_APB1RSTR52,1848
#define RCC_AHBENR	RCC_AHBENR53,1896
#define RCC_APB2ENR	RCC_APB2ENR54,1942
#define RCC_APB1ENR	RCC_APB1ENR55,1989
#define RCC_BDCR	RCC_BDCR56,2036
#define RCC_CSR	RCC_CSR57,2080
#define RCC_AHBRSTR	RCC_AHBRSTR58,2124
#define RCC_CFGR2	RCC_CFGR259,2171
#define RCC_CFGR3	RCC_CFGR360,2216
#define RCC_CR2	RCC_CR261,2261
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY69,2628
#define RCC_CR_PLLON	RCC_CR_PLLON70,2663
#define RCC_CR_CSSON	RCC_CR_CSSON71,2697
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP72,2731
#define RCC_CR_HSERDY	RCC_CR_HSERDY73,2766
#define RCC_CR_HSEON	RCC_CR_HSEON74,2801
#define RCC_CR_HSICAL_SHIFT	RCC_CR_HSICAL_SHIFT75,2835
#define RCC_CR_HSICAL	RCC_CR_HSICAL76,2867
#define RCC_CR_HSITRIM_SHIFT	RCC_CR_HSITRIM_SHIFT77,2922
#define RCC_CR_HSITRIM	RCC_CR_HSITRIM78,2955
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY79,3012
#define RCC_CR_HSION	RCC_CR_HSION80,3046
#define RCC_CFGR_PLLNODIV	RCC_CFGR_PLLNODIV84,3161
#define RCC_CFGR_MCOPRE_SHIFT	RCC_CFGR_MCOPRE_SHIFT86,3200
#define RCC_CFGR_MCOPRE	RCC_CFGR_MCOPRE87,3235
#define RCC_CFGR_MCOPRE_DIV1	RCC_CFGR_MCOPRE_DIV188,3291
#define RCC_CFGR_MCOPRE_DIV2	RCC_CFGR_MCOPRE_DIV289,3351
#define RCC_CFGR_MCOPRE_DIV4	RCC_CFGR_MCOPRE_DIV490,3411
#define RCC_CFGR_MCOPRE_DIV8	RCC_CFGR_MCOPRE_DIV891,3471
#define RCC_CFGR_MCOPRE_DIV16	RCC_CFGR_MCOPRE_DIV1692,3531
#define RCC_CFGR_MCOPRE_DIV32	RCC_CFGR_MCOPRE_DIV3293,3592
#define RCC_CFGR_MCOPRE_DIV64	RCC_CFGR_MCOPRE_DIV6494,3653
#define RCC_CFGR_MCOPRE_DIV128	RCC_CFGR_MCOPRE_DIV12895,3714
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT97,3777
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK98,3809
#define RCC_CFGR_MCO_NOCLK	RCC_CFGR_MCO_NOCLK99,3841
#define RCC_CFGR_MCO_HSI14	RCC_CFGR_MCO_HSI14100,3872
#define RCC_CFGR_MCO_LSI	RCC_CFGR_MCO_LSI101,3903
#define RCC_CFGR_MCO_LSE	RCC_CFGR_MCO_LSE102,3932
#define RCC_CFGR_MCO_SYSCLK	RCC_CFGR_MCO_SYSCLK103,3961
#define RCC_CFGR_MCO_HSI	RCC_CFGR_MCO_HSI104,3993
#define RCC_CFGR_MCO_HSE	RCC_CFGR_MCO_HSE105,4022
#define RCC_CFGR_MCO_PLL	RCC_CFGR_MCO_PLL106,4051
#define RCC_CFGR_MCO_HSI48	RCC_CFGR_MCO_HSI48107,4080
#define RCC_CFGR_PLLMUL_SHIFT	RCC_CFGR_PLLMUL_SHIFT109,4112
#define RCC_CFGR_PLLMUL	RCC_CFGR_PLLMUL110,4147
#define RCC_CFGR_PLLMUL_MUL2	RCC_CFGR_PLLMUL_MUL2114,4277
#define RCC_CFGR_PLLMUL_MUL3	RCC_CFGR_PLLMUL_MUL3115,4340
#define RCC_CFGR_PLLMUL_MUL4	RCC_CFGR_PLLMUL_MUL4116,4403
#define RCC_CFGR_PLLMUL_MUL5	RCC_CFGR_PLLMUL_MUL5117,4466
#define RCC_CFGR_PLLMUL_MUL6	RCC_CFGR_PLLMUL_MUL6118,4529
#define RCC_CFGR_PLLMUL_MUL7	RCC_CFGR_PLLMUL_MUL7119,4592
#define RCC_CFGR_PLLMUL_MUL8	RCC_CFGR_PLLMUL_MUL8120,4655
#define RCC_CFGR_PLLMUL_MUL9	RCC_CFGR_PLLMUL_MUL9121,4718
#define RCC_CFGR_PLLMUL_MUL10	RCC_CFGR_PLLMUL_MUL10122,4781
#define RCC_CFGR_PLLMUL_MUL11	RCC_CFGR_PLLMUL_MUL11123,4845
#define RCC_CFGR_PLLMUL_MUL12	RCC_CFGR_PLLMUL_MUL12124,4909
#define RCC_CFGR_PLLMUL_MUL13	RCC_CFGR_PLLMUL_MUL13125,4973
#define RCC_CFGR_PLLMUL_MUL14	RCC_CFGR_PLLMUL_MUL14126,5037
#define RCC_CFGR_PLLMUL_MUL15	RCC_CFGR_PLLMUL_MUL15127,5101
#define RCC_CFGR_PLLMUL_MUL16	RCC_CFGR_PLLMUL_MUL16128,5165
#define RCC_CFGR_PLLXTPRE	RCC_CFGR_PLLXTPRE131,5238
#define RCC_CFGR_PLLXTPRE_HSE_CLK	RCC_CFGR_PLLXTPRE_HSE_CLK135,5351
#define RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2	RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2136,5390
#define RCC_CFGR_PLLSRC	RCC_CFGR_PLLSRC139,5443
#define RCC_CFGR_PLLSRC_HSI_CLK_DIV2	RCC_CFGR_PLLSRC_HSI_CLK_DIV2143,5540
#define RCC_CFGR_PLLSRC_HSE_CLK	RCC_CFGR_PLLSRC_HSE_CLK144,5582
#define RCC_CFGR_PLLSRC0	RCC_CFGR_PLLSRC0147,5629
#define RCC_CFGR_ADCPRE	RCC_CFGR_ADCPRE148,5664
#define RCC_CFGR_PPRE_SHIFT	RCC_CFGR_PPRE_SHIFT150,5700
#define RCC_CFGR_PPRE	RCC_CFGR_PPRE151,5732
#define RCC_CFGR_PPRE_MASK	RCC_CFGR_PPRE_MASK152,5784
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV155,5883
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2156,5940
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4157,5996
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8158,6052
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16159,6108
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT162,6174
#define RCC_CFGR_HPRE	RCC_CFGR_HPRE163,6206
#define RCC_CFGR_HPRE_MASK	RCC_CFGR_HPRE_MASK164,6260
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV167,6358
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2168,6417
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4169,6475
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8170,6533
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16171,6591
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64172,6650
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128173,6709
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256174,6769
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512175,6829
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT178,6898
#define RCC_CFGR_SWS	RCC_CFGR_SWS179,6929
#define RCC_CFGR_SWS_HSI	RCC_CFGR_SWS_HSI180,6979
#define RCC_CFGR_SWS_HSE	RCC_CFGR_SWS_HSE181,7032
#define RCC_CFGR_SWS_PLL	RCC_CFGR_SWS_PLL182,7085
#define RCC_CFGR_SWS_HSI48	RCC_CFGR_SWS_HSI48183,7138
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT185,7194
#define RCC_CFGR_SW	RCC_CFGR_SW186,7224
#define RCC_CFGR_SW_HSI	RCC_CFGR_SW_HSI187,7272
#define RCC_CFGR_SW_HSE	RCC_CFGR_SW_HSE188,7324
#define RCC_CFGR_SW_PLL	RCC_CFGR_SW_PLL189,7376
#define RCC_CFGR_SW_HSI48	RCC_CFGR_SW_HSI48190,7428
#define RCC_CIR_CSSC	RCC_CIR_CSSC194,7563
#define RCC_CIR_HSI48RDYC	RCC_CIR_HSI48RDYC195,7597
#define RCC_CIR_HSI14RDYC	RCC_CIR_HSI14RDYC196,7635
#define RCC_CIR_PLLRDYC	RCC_CIR_PLLRDYC197,7673
#define RCC_CIR_HSERDYC	RCC_CIR_HSERDYC198,7710
#define RCC_CIR_HSIRDYC	RCC_CIR_HSIRDYC199,7747
#define RCC_CIR_LSERDYC	RCC_CIR_LSERDYC200,7784
#define RCC_CIR_LSIRDYC	RCC_CIR_LSIRDYC201,7821
#define RCC_CIR_HSI48RDYIE	RCC_CIR_HSI48RDYIE202,7858
#define RCC_CIR_HSI14RDYIE	RCC_CIR_HSI14RDYIE203,7897
#define RCC_CIR_PLLRDYIE	RCC_CIR_PLLRDYIE204,7936
#define RCC_CIR_HSERDYIE	RCC_CIR_HSERDYIE205,7973
#define RCC_CIR_HSIRDYIE	RCC_CIR_HSIRDYIE206,8010
#define RCC_CIR_LSERDYIE	RCC_CIR_LSERDYIE207,8047
#define RCC_CIR_LSIRDYIE	RCC_CIR_LSIRDYIE208,8083
#define RCC_CIR_CSSF	RCC_CIR_CSSF209,8119
#define RCC_CIR_HSI48RDYF	RCC_CIR_HSI48RDYF210,8152
#define RCC_CIR_HSI14RDYF	RCC_CIR_HSI14RDYF211,8189
#define RCC_CIR_PLLRDYF	RCC_CIR_PLLRDYF212,8226
#define RCC_CIR_HSERDYF	RCC_CIR_HSERDYF213,8262
#define RCC_CIR_HSIRDYF	RCC_CIR_HSIRDYF214,8298
#define RCC_CIR_LSERDYF	RCC_CIR_LSERDYF215,8334
#define RCC_CIR_LSIRDYF	RCC_CIR_LSIRDYF216,8370
#define RCC_APB2RSTR_DBGMCURST	RCC_APB2RSTR_DBGMCURST220,8469
#define RCC_APB2RSTR_TIM17RST	RCC_APB2RSTR_TIM17RST221,8512
#define RCC_APB2RSTR_TIM16RST	RCC_APB2RSTR_TIM16RST222,8554
#define RCC_APB2RSTR_TIM15RST	RCC_APB2RSTR_TIM15RST223,8596
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST224,8638
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST225,8681
#define RCC_APB2RSTR_TIM1RST	RCC_APB2RSTR_TIM1RST226,8722
#define RCC_APB2RSTR_ADCRST	RCC_APB2RSTR_ADCRST227,8763
#define RCC_APB2RSTR_USART8RST	RCC_APB2RSTR_USART8RST228,8802
#define RCC_APB2RSTR_USART7RST	RCC_APB2RSTR_USART7RST229,8844
#define RCC_APB2RSTR_USART6RST	RCC_APB2RSTR_USART6RST230,8886
#define RCC_APB2RSTR_SYSCFGRST	RCC_APB2RSTR_SYSCFGRST231,8928
#define RCC_APB1RSTR_CECRST	RCC_APB1RSTR_CECRST237,9042
#define RCC_APB1RSTR_DACRST	RCC_APB1RSTR_DACRST238,9082
#define RCC_APB1RSTR_PWRRST	RCC_APB1RSTR_PWRRST239,9122
#define RCC_APB1RSTR_CRSRST	RCC_APB1RSTR_CRSRST240,9162
#define RCC_APB1RSTR_CANRST	RCC_APB1RSTR_CANRST241,9202
#define RCC_APB1RSTR_USBRST	RCC_APB1RSTR_USBRST242,9242
#define RCC_APB1RSTR_I2C2RST	RCC_APB1RSTR_I2C2RST243,9282
#define RCC_APB1RSTR_I2C1RST	RCC_APB1RSTR_I2C1RST244,9323
#define RCC_APB1RSTR_USART5RST	RCC_APB1RSTR_USART5RST245,9364
#define RCC_APB1RSTR_USART4RST	RCC_APB1RSTR_USART4RST246,9407
#define RCC_APB1RSTR_USART3RST	RCC_APB1RSTR_USART3RST247,9450
#define RCC_APB1RSTR_USART2RST	RCC_APB1RSTR_USART2RST248,9493
#define RCC_APB1RSTR_SPI2RST	RCC_APB1RSTR_SPI2RST249,9536
#define RCC_APB1RSTR_WWDGRST	RCC_APB1RSTR_WWDGRST250,9577
#define RCC_APB1RSTR_TIM14RST	RCC_APB1RSTR_TIM14RST251,9618
#define RCC_APB1RSTR_TIM7RST	RCC_APB1RSTR_TIM7RST252,9659
#define RCC_APB1RSTR_TIM6RST	RCC_APB1RSTR_TIM6RST253,9699
#define RCC_APB1RSTR_TIM3RST	RCC_APB1RSTR_TIM3RST254,9739
#define RCC_APB1RSTR_TIM2RST	RCC_APB1RSTR_TIM2RST255,9779
#define RCC_AHBENR_TSCEN	RCC_AHBENR_TSCEN260,9887
#define RCC_AHBENR_GPIOFEN	RCC_AHBENR_GPIOFEN261,9924
#define RCC_AHBENR_GPIOEEN	RCC_AHBENR_GPIOEEN262,9963
#define RCC_AHBENR_GPIODEN	RCC_AHBENR_GPIODEN263,10002
#define RCC_AHBENR_GPIOCEN	RCC_AHBENR_GPIOCEN264,10041
#define RCC_AHBENR_GPIOBEN	RCC_AHBENR_GPIOBEN265,10080
#define RCC_AHBENR_GPIOAEN	RCC_AHBENR_GPIOAEN266,10119
#define RCC_AHBENR_CRCEN	RCC_AHBENR_CRCEN267,10158
#define RCC_AHBENR_FLTFEN	RCC_AHBENR_FLTFEN268,10194
#define RCC_AHBENR_SRAMEN	RCC_AHBENR_SRAMEN269,10231
#define RCC_AHBENR_DMA2EN	RCC_AHBENR_DMA2EN270,10268
#define RCC_AHBENR_DMA1EN	RCC_AHBENR_DMA1EN271,10305
#define RCC_AHBENR_DMAEN	RCC_AHBENR_DMAEN272,10342
#define RCC_APB2ENR_DBGMCUEN	RCC_APB2ENR_DBGMCUEN277,10483
#define RCC_APB2ENR_TIM17EN	RCC_APB2ENR_TIM17EN278,10524
#define RCC_APB2ENR_TIM16EN	RCC_APB2ENR_TIM16EN279,10564
#define RCC_APB2ENR_TIM15EN	RCC_APB2ENR_TIM15EN280,10604
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN281,10644
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN282,10685
#define RCC_APB2ENR_TIM1EN	RCC_APB2ENR_TIM1EN283,10724
#define RCC_APB2ENR_ADCEN	RCC_APB2ENR_ADCEN284,10763
#define RCC_APB2ENR_USART8EN	RCC_APB2ENR_USART8EN285,10800
#define RCC_APB2ENR_USART7EN	RCC_APB2ENR_USART7EN286,10840
#define RCC_APB2ENR_USART6EN	RCC_APB2ENR_USART6EN287,10880
#define RCC_APB2ENR_SYSCFGCOMPEN	RCC_APB2ENR_SYSCFGCOMPEN288,10920
#define RCC_APB1ENR_CECEN	RCC_APB1ENR_CECEN293,11032
#define RCC_APB1ENR_DACEN	RCC_APB1ENR_DACEN294,11070
#define RCC_APB1ENR_PWREN	RCC_APB1ENR_PWREN295,11108
#define RCC_APB1ENR_CRSEN	RCC_APB1ENR_CRSEN296,11146
#define RCC_APB1ENR_CANEN	RCC_APB1ENR_CANEN297,11184
#define RCC_APB1ENR_USBEN	RCC_APB1ENR_USBEN298,11222
#define RCC_APB1ENR_I2C2EN	RCC_APB1ENR_I2C2EN299,11260
#define RCC_APB1ENR_I2C1EN	RCC_APB1ENR_I2C1EN300,11299
#define RCC_APB1ENR_USART5EN	RCC_APB1ENR_USART5EN301,11338
#define RCC_APB1ENR_USART4EN	RCC_APB1ENR_USART4EN302,11379
#define RCC_APB1ENR_USART3EN	RCC_APB1ENR_USART3EN303,11420
#define RCC_APB1ENR_USART2EN	RCC_APB1ENR_USART2EN304,11461
#define RCC_APB1ENR_SPI2EN	RCC_APB1ENR_SPI2EN305,11502
#define RCC_APB1ENR_WWDGEN	RCC_APB1ENR_WWDGEN306,11541
#define RCC_APB1ENR_TIM14EN	RCC_APB1ENR_TIM14EN307,11580
#define RCC_APB1ENR_TIM7EN	RCC_APB1ENR_TIM7EN308,11619
#define RCC_APB1ENR_TIM6EN	RCC_APB1ENR_TIM6EN309,11657
#define RCC_APB1ENR_TIM3EN	RCC_APB1ENR_TIM3EN310,11695
#define RCC_APB1ENR_TIM2EN	RCC_APB1ENR_TIM2EN311,11733
#define RCC_BDCR_BDRST	RCC_BDCR_BDRST316,11861
#define RCC_BDCR_RTCEN	RCC_BDCR_RTCEN317,11897
#define RCC_BDCR_RTCSEL_SHIFT	RCC_BDCR_RTCSEL_SHIFT318,11933
#define RCC_BDCR_RTCSEL	RCC_BDCR_RTCSEL319,11967
#define RCC_BDCR_RTCSEL_NOCLK	RCC_BDCR_RTCSEL_NOCLK320,12023
#define RCC_BDCR_RTCSEL_LSE	RCC_BDCR_RTCSEL_LSE321,12084
#define RCC_BDCR_RTCSEL_LSI	RCC_BDCR_RTCSEL_LSI322,12143
#define RCC_BDCR_RTCSEL_HSE	RCC_BDCR_RTCSEL_HSE323,12202
#define RCC_BDCR_LSEDRV_SHIFT	RCC_BDCR_LSEDRV_SHIFT324,12261
#define RCC_BDCR_LSEDRV	RCC_BDCR_LSEDRV325,12295
#define RCC_BDCR_LSEDRV_LOW	RCC_BDCR_LSEDRV_LOW326,12351
#define RCC_BDCR_LSEDRV_MEDLO	RCC_BDCR_LSEDRV_MEDLO327,12410
#define RCC_BDCR_LSEDRV_MEDHI	RCC_BDCR_LSEDRV_MEDHI328,12471
#define RCC_BDCR_LSEDRV_HIGH	RCC_BDCR_LSEDRV_HIGH329,12532
#define RCC_BDCR_LSEBYP	RCC_BDCR_LSEBYP330,12592
#define RCC_BDCR_LSERDY	RCC_BDCR_LSERDY331,12628
#define RCC_BDCR_LSEON	RCC_BDCR_LSEON332,12664
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF336,12781
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF337,12818
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF338,12855
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF339,12892
#define RCC_CSR_PORRSTF	RCC_CSR_PORRSTF340,12929
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF341,12966
#define RCC_CSR_OBLRSTF	RCC_CSR_OBLRSTF342,13003
#define RCC_CSR_RMVF	RCC_CSR_RMVF343,13040
#define RCC_CSR_RESET_FLAGS	RCC_CSR_RESET_FLAGS344,13074
#define RCC_CSR_V18PWRRSTF	RCC_CSR_V18PWRRSTF347,13237
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY348,13276
#define RCC_CSR_LSION	RCC_CSR_LSION349,13311
#define RCC_AHBRSTR_TSCRST	RCC_AHBRSTR_TSCRST353,13406
#define RCC_AHBRSTR_IOPFRST	RCC_AHBRSTR_IOPFRST354,13445
#define RCC_AHBRSTR_IOPERST	RCC_AHBRSTR_IOPERST355,13485
#define RCC_AHBRSTR_IOPDRST	RCC_AHBRSTR_IOPDRST356,13525
#define RCC_AHBRSTR_IOPCRST	RCC_AHBRSTR_IOPCRST357,13565
#define RCC_AHBRSTR_IOPBRST	RCC_AHBRSTR_IOPBRST358,13605
#define RCC_AHBRSTR_IOPARST	RCC_AHBRSTR_IOPARST359,13645
#define RCC_CFGR2_PREDIV	RCC_CFGR2_PREDIV365,13776
#define RCC_CFGR2_PREDIV_NODIV	RCC_CFGR2_PREDIV_NODIV369,13887
#define RCC_CFGR2_PREDIV_DIV2	RCC_CFGR2_PREDIV_DIV2370,13924
#define RCC_CFGR2_PREDIV_DIV3	RCC_CFGR2_PREDIV_DIV3371,13960
#define RCC_CFGR2_PREDIV_DIV4	RCC_CFGR2_PREDIV_DIV4372,13996
#define RCC_CFGR2_PREDIV_DIV5	RCC_CFGR2_PREDIV_DIV5373,14032
#define RCC_CFGR2_PREDIV_DIV6	RCC_CFGR2_PREDIV_DIV6374,14068
#define RCC_CFGR2_PREDIV_DIV7	RCC_CFGR2_PREDIV_DIV7375,14104
#define RCC_CFGR2_PREDIV_DIV8	RCC_CFGR2_PREDIV_DIV8376,14140
#define RCC_CFGR2_PREDIV_DIV9	RCC_CFGR2_PREDIV_DIV9377,14176
#define RCC_CFGR2_PREDIV_DIV10	RCC_CFGR2_PREDIV_DIV10378,14212
#define RCC_CFGR2_PREDIV_DIV11	RCC_CFGR2_PREDIV_DIV11379,14249
#define RCC_CFGR2_PREDIV_DIV12	RCC_CFGR2_PREDIV_DIV12380,14286
#define RCC_CFGR2_PREDIV_DIV13	RCC_CFGR2_PREDIV_DIV13381,14323
#define RCC_CFGR2_PREDIV_DIV14	RCC_CFGR2_PREDIV_DIV14382,14360
#define RCC_CFGR2_PREDIV_DIV15	RCC_CFGR2_PREDIV_DIV15383,14397
#define RCC_CFGR2_PREDIV_DIV16	RCC_CFGR2_PREDIV_DIV16384,14434
#define RCC_CFGR3_USART3SW_SHIFT	RCC_CFGR3_USART3SW_SHIFT392,14678
#define RCC_CFGR3_USART2SW_SHIFT	RCC_CFGR3_USART2SW_SHIFT393,14715
#define RCC_CFGR3_USART1SW_SHIFT	RCC_CFGR3_USART1SW_SHIFT394,14752
#define RCC_CFGR3_USARTxSW_PCLK	RCC_CFGR3_USARTxSW_PCLK400,14872
#define RCC_CFGR3_USARTxSW_SYSCLK	RCC_CFGR3_USARTxSW_SYSCLK401,14910
#define RCC_CFGR3_USARTxSW_LSE	RCC_CFGR3_USARTxSW_LSE402,14949
#define RCC_CFGR3_USARTxSW_HSI	RCC_CFGR3_USARTxSW_HSI403,14986
#define RCC_CFGR3_USARTxSW_MASK	RCC_CFGR3_USARTxSW_MASK405,15031
#define RCC_CFGR3_ADCSW	RCC_CFGR3_ADCSW407,15070
#define RCC_CFGR3_USBSW	RCC_CFGR3_USBSW408,15106
#define RCC_CFGR3_CECSW	RCC_CFGR3_CECSW409,15142
#define RCC_CFGR3_I2C1SW	RCC_CFGR3_I2C1SW410,15178
#define RCC_CR2_HSI48CAL_SHIFT	RCC_CR2_HSI48CAL_SHIFT412,15215
#define RCC_CR2_HSI48CAL	RCC_CR2_HSI48CAL413,15251
#define RCC_CR2_HSI48RDY	RCC_CR2_HSI48RDY414,15311
#define RCC_CR2_HSI48ON	RCC_CR2_HSI48ON415,15348
#define RCC_CR2_HSI14CAL_SHIFT	RCC_CR2_HSI14CAL_SHIFT416,15385
#define RCC_CR2_HSI14CAL	RCC_CR2_HSI14CAL417,15420
#define RCC_CR2_HSI14TRIM_SHIFT	RCC_CR2_HSI14TRIM_SHIFT418,15480
#define RCC_CR2_HSI14TRIM	RCC_CR2_HSI14TRIM419,15516
#define RCC_CR2_HSI14DIS	RCC_CR2_HSI14DIS420,15576
#define RCC_CR2_HSI14RDY	RCC_CR2_HSI14RDY421,15612
#define RCC_CR2_HSI14ON	RCC_CR2_HSI14ON422,15648
#define rcc_apb2_frequency rcc_apb2_frequency434,16203
enum rcc_osc {rcc_osc436,16250
	RCC_HSI14, RCC_HSI, RCC_HSE, RCC_PLL, RCC_LSI, RCC_LSE, RCC_HSI48RCC_HSI14437,16265
	RCC_HSI14, RCC_HSI, RCC_HSE, RCC_PLL, RCC_LSI, RCC_LSE, RCC_HSI48RCC_HSI437,16265
	RCC_HSI14, RCC_HSI, RCC_HSE, RCC_PLL, RCC_LSI, RCC_LSE, RCC_HSI48RCC_HSE437,16265
	RCC_HSI14, RCC_HSI, RCC_HSE, RCC_PLL, RCC_LSI, RCC_LSE, RCC_HSI48RCC_PLL437,16265
	RCC_HSI14, RCC_HSI, RCC_HSE, RCC_PLL, RCC_LSI, RCC_LSE, RCC_HSI48RCC_LSI437,16265
	RCC_HSI14, RCC_HSI, RCC_HSE, RCC_PLL, RCC_LSI, RCC_LSE, RCC_HSI48RCC_LSE437,16265
	RCC_HSI14, RCC_HSI, RCC_HSE, RCC_PLL, RCC_LSI, RCC_LSE, RCC_HSI48RCC_HSI48437,16265
#define _REG_BIT(_REG_BIT440,16336
enum rcc_periph_clken {rcc_periph_clken442,16390
	RCC_DMA		= _REG_BIT(0x14, 0),RCC_DMA444,16437
	RCC_DMA1	= _REG_BIT(0x14, 0), /* Compatibility alias */RCC_DMA1445,16468
	RCC_DMA2	= _REG_BIT(0x14, 1),RCC_DMA2446,16525
	RCC_SRAM	= _REG_BIT(0x14, 2),RCC_SRAM447,16556
	RCC_FLTIF	= _REG_BIT(0x14, 4),RCC_FLTIF448,16587
	RCC_CRC		= _REG_BIT(0x14, 6),RCC_CRC449,16619
	RCC_GPIOA	= _REG_BIT(0x14, 17),RCC_GPIOA450,16650
	RCC_GPIOB	= _REG_BIT(0x14, 18),RCC_GPIOB451,16683
	RCC_GPIOC	= _REG_BIT(0x14, 19),RCC_GPIOC452,16716
	RCC_GPIOD	= _REG_BIT(0x14, 20),RCC_GPIOD453,16749
	RCC_GPIOE	= _REG_BIT(0x14, 21),RCC_GPIOE454,16782
	RCC_GPIOF	= _REG_BIT(0x14, 22),RCC_GPIOF455,16815
	RCC_TSC		= _REG_BIT(0x14, 24),RCC_TSC456,16848
	RCC_SYSCFG_COMP	= _REG_BIT(0x18, 0),RCC_SYSCFG_COMP459,16905
	RCC_USART6	= _REG_BIT(0x18, 5),RCC_USART6460,16943
	RCC_USART7	= _REG_BIT(0x18, 6),RCC_USART7461,16976
	RCC_USART8	= _REG_BIT(0x18, 7),RCC_USART8462,17009
	RCC_ADC		= _REG_BIT(0x18, 9),RCC_ADC463,17042
	RCC_ADC1	= _REG_BIT(0x18, 9), /* Compatibility alias */RCC_ADC1464,17073
	RCC_TIM1	= _REG_BIT(0x18, 11),RCC_TIM1465,17130
	RCC_SPI1	= _REG_BIT(0x18, 12),RCC_SPI1466,17162
	RCC_USART1	= _REG_BIT(0x18, 14),RCC_USART1467,17194
	RCC_TIM15	= _REG_BIT(0x18, 16),RCC_TIM15468,17228
	RCC_TIM16	= _REG_BIT(0x18, 17),RCC_TIM16469,17261
	RCC_TIM17	= _REG_BIT(0x18, 18),RCC_TIM17470,17294
	RCC_DBGMCU	= _REG_BIT(0x18, 22),RCC_DBGMCU471,17327
	RCC_TIM2	= _REG_BIT(0x1C, 0),RCC_TIM2474,17386
	RCC_TIM3	= _REG_BIT(0x1C, 1),RCC_TIM3475,17417
	RCC_TIM6	= _REG_BIT(0x1C, 4),RCC_TIM6476,17448
	RCC_TIM7	= _REG_BIT(0x1C, 5),RCC_TIM7477,17479
	RCC_TIM14	= _REG_BIT(0x1C, 8),RCC_TIM14478,17510
	RCC_WWDG	= _REG_BIT(0x1C, 11),RCC_WWDG479,17542
	RCC_SPI2	= _REG_BIT(0x1C, 14),RCC_SPI2480,17574
	RCC_USART2	= _REG_BIT(0x1C, 17),RCC_USART2481,17606
	RCC_USART3	= _REG_BIT(0x1C, 18),RCC_USART3482,17640
	RCC_USART4	= _REG_BIT(0x1C, 19),RCC_USART4483,17674
	RCC_USART5	= _REG_BIT(0x1C, 20),RCC_USART5484,17708
	RCC_I2C1	= _REG_BIT(0x1C, 21),RCC_I2C1485,17742
	RCC_I2C2	= _REG_BIT(0x1C, 22),RCC_I2C2486,17774
	RCC_USB		= _REG_BIT(0x1C, 23),RCC_USB487,17806
	RCC_CAN		= _REG_BIT(0x1C, 25),RCC_CAN488,17838
	RCC_CAN1	= _REG_BIT(0x1C, 25), /* Compatibility alias */RCC_CAN1489,17870
	RCC_CRS		= _REG_BIT(0x1C, 27),RCC_CRS490,17928
	RCC_PWR		= _REG_BIT(0x1C, 28),RCC_PWR491,17960
	RCC_DAC		= _REG_BIT(0x1C, 29),RCC_DAC492,17992
	RCC_DAC1	= _REG_BIT(0x1C, 29), /* Compatibility alias */RCC_DAC1493,18024
	RCC_CEC		= _REG_BIT(0x1C, 30),RCC_CEC494,18082
	RCC_RTC		= _REG_BIT(0x20, 15),/* BDCR[15] */RCC_RTC497,18143
enum rcc_periph_rst {rcc_periph_rst500,18193
	RST_SYSCFG	= _REG_BIT(0x0C, 0),RST_SYSCFG502,18239
	RST_ADC		= _REG_BIT(0x0C, 9),RST_ADC503,18272
	RST_ADC1	= _REG_BIT(0x0C, 9), /* Compatibility alias */RST_ADC1504,18303
	RST_TIM1	= _REG_BIT(0x0C, 11),RST_TIM1505,18360
	RST_SPI1	= _REG_BIT(0x0C, 12),RST_SPI1506,18392
	RST_USART1	= _REG_BIT(0x0C, 14),RST_USART1507,18424
	RST_TIM15	= _REG_BIT(0x0C, 16),RST_TIM15508,18458
	RST_TIM16	= _REG_BIT(0x0C, 17),RST_TIM16509,18491
	RST_TIM17	= _REG_BIT(0x0C, 18),RST_TIM17510,18524
	RST_DBGMCU	= _REG_BIT(0x0C, 22),RST_DBGMCU511,18557
	RST_TIM2	= _REG_BIT(0x10, 0),RST_TIM2514,18616
	RST_TIM3	= _REG_BIT(0x10, 1),RST_TIM3515,18647
	RST_TIM6	= _REG_BIT(0x10, 4),RST_TIM6516,18678
	RST_TIM7	= _REG_BIT(0x10, 5),RST_TIM7517,18709
	RST_TIM14	= _REG_BIT(0x10, 8),RST_TIM14518,18740
	RST_WWDG	= _REG_BIT(0x10, 11),RST_WWDG519,18772
	RST_SPI2	= _REG_BIT(0x10, 14),RST_SPI2520,18804
	RST_USART2	= _REG_BIT(0x10, 17),RST_USART2521,18836
	RST_USART3	= _REG_BIT(0x10, 18),RST_USART3522,18870
	RST_USART4	= _REG_BIT(0x10, 19),RST_USART4523,18904
	RST_I2C1	= _REG_BIT(0x10, 21),RST_I2C1524,18938
	RST_I2C2	= _REG_BIT(0x10, 22),RST_I2C2525,18970
	RST_USB		= _REG_BIT(0x10, 23),RST_USB526,19002
	RST_CAN		= _REG_BIT(0x10, 25),RST_CAN527,19034
	RST_CAN1	= _REG_BIT(0x10, 25), /* Compatibility alias */RST_CAN1528,19066
	RST_CRS		= _REG_BIT(0x10, 27),RST_CRS529,19124
	RST_PWR		= _REG_BIT(0x10, 28),RST_PWR530,19156
	RST_DAC		= _REG_BIT(0x10, 29),RST_DAC531,19188
	RST_DAC1	= _REG_BIT(0x10, 29), /* Compatibility alias */RST_DAC1532,19220
	RST_CEC		= _REG_BIT(0x10, 30),RST_CEC533,19278
	RST_BDCR	= _REG_BIT(0x20, 16),/* BDCR[16] */RST_BDCR536,19340
	RST_GPIOA	= _REG_BIT(0x28, 17),RST_GPIOA539,19410
	RST_GPIOB	= _REG_BIT(0x28, 18),RST_GPIOB540,19443
	RST_GPIOC	= _REG_BIT(0x28, 19),RST_GPIOC541,19476
	RST_GPIOD	= _REG_BIT(0x28, 20),RST_GPIOD542,19509
	RST_GPIOE	= _REG_BIT(0x28, 21),RST_GPIOE543,19542
	RST_GPIOF	= _REG_BIT(0x28, 22),RST_GPIOF544,19575
	RST_TSC		= _REG_BIT(0x28, 24),RST_TSC545,19608

../../../../libopencm3/include/libopencm3/stm32/f0/iwdg.h,52
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H34,1073

../../../../libopencm3/include/libopencm3/stm32/f0/rtc.h,49
#define LIBOPENCM3_RTC_HLIBOPENCM3_RTC_H32,989

../../../../libopencm3/include/libopencm3/stm32/f0/exti.h,52
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H34,1069

../../../../libopencm3/include/libopencm3/stm32/f0/i2c.h,50
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H33,1042

../../../../libopencm3/include/libopencm3/stm32/f0/tsc.h,2669
#define LIBOPENCM3_TSC_HLIBOPENCM3_TSC_H33,1055
#define TSC	TSC40,1330
#define TSC_CR	TSC_CR46,1596
#define TSC_IER	TSC_IER47,1638
#define TSC_ICR	TSC_ICR48,1681
#define TSC_ISR	TSC_ISR49,1724
#define TSC_IOHCR	TSC_IOHCR50,1767
#define TSC_IOASCR	TSC_IOASCR51,1811
#define TSC_IOSCR	TSC_IOSCR52,1856
#define TSC_IOCCR	TSC_IOCCR53,1900
#define TSC_IOGCSR	TSC_IOGCSR54,1944
#define TSC_IOGxCR(TSC_IOGxCR55,1989
#define TSC_CR_CTPH_SHIFT	TSC_CR_CTPH_SHIFT63,2372
#define TSC_CR_CTPH	TSC_CR_CTPH64,2402
#define TSC_CR_CTPL_SHIFT	TSC_CR_CTPL_SHIFT66,2452
#define TSC_CR_CTPL	TSC_CR_CTPL67,2482
#define TSC_CR_SSD_SHIFT	TSC_CR_SSD_SHIFT69,2533
#define TSC_CR_SSD	TSC_CR_SSD70,2562
#define TSC_CR_SSE	TSC_CR_SSE72,2611
#define TSC_CR_SSPSC	TSC_CR_SSPSC73,2642
#define TSC_CR_PGPSC_SHIFT	TSC_CR_PGPSC_SHIFT75,2676
#define TSC_CR_PGPSC	TSC_CR_PGPSC76,2707
#define TSC_CR_MCV_SHIFT	TSC_CR_MCV_SHIFT78,2757
#define TSC_CR_MCV	TSC_CR_MCV79,2785
#define TSC_CR_IODEF	TSC_CR_IODEF81,2831
#define TSC_CR_SYNCPOL	TSC_CR_SYNCPOL82,2863
#define TSC_CR_AM	TSC_CR_AM83,2897
#define TSC_CR_START	TSC_CR_START84,2926
#define TSC_CR_TSCE	TSC_CR_TSCE85,2958
#define TSC_IER_MCEIE	TSC_IER_MCEIE89,3071
#define TSC_IER_EOAIE	TSC_IER_EOAIE90,3104
#define TSC_ICR_MCEIC	TSC_ICR_MCEIC94,3219
#define TSC_ICR_EOAIC	TSC_ICR_EOAIC95,3252
#define TSC_ISR_MCEF	TSC_ISR_MCEF99,3367
#define TSC_ISR_EOAF	TSC_ISR_EOAF100,3399
#define TSC_IOBIT_VAL(TSC_IOBIT_VAL105,3553
#define TSC_IOHCR_G1(TSC_IOHCR_G1107,3617
#define TSC_IOHCR_G2(TSC_IOHCR_G2108,3664
#define TSC_IOHCR_G3(TSC_IOHCR_G3109,3711
#define TSC_IOHCR_G4(TSC_IOHCR_G4110,3758
#define TSC_IOHCR_G5(TSC_IOHCR_G5111,3805
#define TSC_IOHCR_G6(TSC_IOHCR_G6112,3852
#define TSC_IOASCR_G1(TSC_IOASCR_G1116,3981
#define TSC_IOASCR_G2(TSC_IOASCR_G2117,4029
#define TSC_IOASCR_G3(TSC_IOASCR_G3118,4077
#define TSC_IOASCR_G4(TSC_IOASCR_G4119,4125
#define TSC_IOASCR_G5(TSC_IOASCR_G5120,4173
#define TSC_IOASCR_G6(TSC_IOASCR_G6121,4221
#define TSC_IOSCR_G1(TSC_IOSCR_G1125,4351
#define TSC_IOSCR_G2(TSC_IOSCR_G2126,4398
#define TSC_IOSCR_G3(TSC_IOSCR_G3127,4445
#define TSC_IOSCR_G4(TSC_IOSCR_G4128,4492
#define TSC_IOSCR_G5(TSC_IOSCR_G5129,4539
#define TSC_IOSCR_G6(TSC_IOSCR_G6130,4586
#define TSC_IOCCR_G1(TSC_IOCCR_G1134,4715
#define TSC_IOCCR_G2(TSC_IOCCR_G2135,4762
#define TSC_IOCCR_G3(TSC_IOCCR_G3136,4809
#define TSC_IOCCR_G4(TSC_IOCCR_G4137,4856
#define TSC_IOCCR_G5(TSC_IOCCR_G5138,4903
#define TSC_IOCCR_G6(TSC_IOCCR_G6139,4950
#define TSC_IOGCSR_GxE(TSC_IOGCSR_GxE143,5079
#define TSC_IOGCSR_GxS(TSC_IOGCSR_GxS144,5121

../../../../libopencm3/include/libopencm3/stm32/f0/timer.h,0

../../../../libopencm3/include/libopencm3/stm32/f0/gpio.h,421
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H32,1004
#define GPIO_BRR(GPIO_BRR44,1567
#define GPIOA_BRR	GPIOA_BRR45,1614
#define GPIOB_BRR	GPIOB_BRR46,1650
#define GPIOC_BRR	GPIOC_BRR47,1686
#define GPIOD_BRR	GPIOD_BRR48,1722
#define GPIOF_BRR	GPIOF_BRR49,1758
#define GPIO_OSPEED_LOW	GPIO_OSPEED_LOW58,2110
#define GPIO_OSPEED_MED	GPIO_OSPEED_MED59,2139
#define GPIO_OSPEED_HIGH	GPIO_OSPEED_HIGH60,2168

../../../../libopencm3/include/libopencm3/stm32/f0/crc.h,50
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H34,1053

../../../../libopencm3/include/libopencm3/stm32/f0/cec.h,2162
#define LIBOPENCM3_CEC_HLIBOPENCM3_CEC_H33,1051
#define CEC	CEC40,1326
#define CEC_CR	CEC_CR46,1592
#define CEC_CFGR	CEC_CFGR47,1634
#define CEC_TXDR	CEC_TXDR48,1677
#define CEC_RXDR	CEC_RXDR49,1720
#define CEC_ISR	CEC_ISR50,1763
#define CEC_IER	CEC_IER51,1806
#define CEC_CR_TXEOM	CEC_CR_TXEOM59,2172
#define CEC_CR_TXSOM	CEC_CR_TXSOM60,2204
#define CEC_CR_CECEN	CEC_CR_CECEN61,2236
#define CEC_CFGR_LSTN	CEC_CFGR_LSTN65,2350
#define CEC_CFGR_OAR_SHIFT	CEC_CFGR_OAR_SHIFT67,2385
#define CEC_CFGR_OAR	CEC_CFGR_OAR68,2416
#define CEC_CFGR_SFTOPT	CEC_CFGR_SFTOPT70,2471
#define CEC_CFGR_BRDNOGEN	CEC_CFGR_BRDNOGEN71,2506
#define CEC_CFGR_LBPEGEN	CEC_CFGR_LBPEGEN72,2542
#define CEC_CFGR_BREGEN	CEC_CFGR_BREGEN73,2577
#define CEC_CFGR_BRESTP	CEC_CFGR_BRESTP74,2612
#define CEC_CFGR_RXTOL	CEC_CFGR_RXTOL75,2647
#define CEC_CFGR_SFT_SHIFT	CEC_CFGR_SFT_SHIFT77,2682
#define CEC_CFGR_SFT	CEC_CFGR_SFT78,2712
#define CEC_ISR_TXACKE	CEC_ISR_TXACKE82,2843
#define CEC_ISR_TXERR	CEC_ISR_TXERR83,2878
#define CEC_ISR_TXUDR	CEC_ISR_TXUDR84,2912
#define CEC_ISR_TXEND	CEC_ISR_TXEND85,2946
#define CEC_ISR_TXBR	CEC_ISR_TXBR86,2979
#define CEC_ISR_ARBLST	CEC_ISR_ARBLST87,3011
#define CEC_ISR_RXACKE	CEC_ISR_RXACKE88,3045
#define CEC_ISR_LBPE	CEC_ISR_LBPE89,3079
#define CEC_ISR_SBPE	CEC_ISR_SBPE90,3111
#define CEC_ISR_BRE	CEC_ISR_BRE91,3143
#define CEC_ISR_RXOVR	CEC_ISR_RXOVR92,3174
#define CEC_ISR_RXEND	CEC_ISR_RXEND93,3207
#define CEC_ISR_RXBR	CEC_ISR_RXBR94,3240
#define CEC_IER_TXACKIE	CEC_IER_TXACKIE98,3354
#define CEC_IER_TXERRIE	CEC_IER_TXERRIE99,3390
#define CEC_IER_TXUDRIE	CEC_IER_TXUDRIE100,3426
#define CEC_IER_TXENDIE	CEC_IER_TXENDIE101,3462
#define CEC_IER_TXBRIE	CEC_IER_TXBRIE102,3497
#define CEC_IER_ARBLSTIE	CEC_IER_ARBLSTIE103,3531
#define CEC_IER_RXACKIE	CEC_IER_RXACKIE104,3566
#define CEC_IER_LBPEIE	CEC_IER_LBPEIE105,3601
#define CEC_IER_SBPEIE	CEC_IER_SBPEIE106,3635
#define CEC_IER_BREIE	CEC_IER_BREIE107,3669
#define CEC_IER_RXOVRIE	CEC_IER_RXOVRIE108,3702
#define CEC_IER_RXENDIE	CEC_IER_RXENDIE109,3737
#define CEC_IER_RXBRIE	CEC_IER_RXBRIE110,3772

../../../../libopencm3/include/libopencm3/stm32/f0/dma.h,49
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H32,990

../../../../libopencm3/include/libopencm3/stm32/f0/doc-stm32f0.h,0

../../../../libopencm3/include/libopencm3/stm32/f0/irq.json,1181
        "wwdg", 03,16
        "pvd", 14,33
        "rtc", 25,49
        "flash", 36,65
        "rcc", 47,83
        "exti0_1", 58,99
        "exti2_3", 69,119
        "exti4_15", 710,139
        "tsc", 811,160
        "dma1_channel1", 912,176
        "dma1_channel2_3_dma2_channel1_2", 1013,202
        "dma1_channel4_7_dma2_channel3_5", 1114,246
        "adc_comp", 1215,290
        "tim1_brk_up_trg_com", 1316,311
        "tim1_cc", 1417,343
        "tim2", 1518,363
        "tim3", 1619,380
        "tim6_dac", 1720,397
        "tim7", 1821,418
        "tim14", 1922,435
        "tim15", 2023,453
        "tim16", 2124,471
        "tim17", 2225,489
        "i2c1", 2326,507
        "i2c2", 2427,524
        "spi1", 2528,541
        "spi2", 2629,558
        "usart1", 2730,575
        "usart2", 2831,594
        "usart3_4", 2932,613
        "cec_can", 3033,634
        "usb"3134,654
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 F0 series", partname_humanreadable36,676
    "partname_doxygen": "STM32F0", partname_doxygen37,726
    "includeguard": "LIBOPENCM3_STM32_F0_NVIC_H"includeguard38,762

../../../../libopencm3/include/libopencm3/stm32/f0/crs.h,0

../../../../libopencm3/include/libopencm3/stm32/f0/st_usbfs.h,0

../../../../libopencm3/include/libopencm3/stm32/f0/flash.h,1936
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H36,1152
#define FLASH_OPTION_BYTE_0 FLASH_OPTION_BYTE_048,1508
#define FLASH_OPTION_BYTE_1 FLASH_OPTION_BYTE_149,1569
#define FLASH_OPTION_BYTE_2 FLASH_OPTION_BYTE_250,1630
#define FLASH_OPTION_BYTE_3 FLASH_OPTION_BYTE_351,1691
#define FLASH_OPTION_BYTE_4 FLASH_OPTION_BYTE_452,1752
#define FLASH_OPTION_BYTE_5 FLASH_OPTION_BYTE_553,1813
#define FLASH_ACR_LATENCY_000_024MHZ	FLASH_ACR_LATENCY_000_024MHZ65,2279
#define FLASH_ACR_LATENCY_024_048MHZ	FLASH_ACR_LATENCY_024_048MHZ66,2318
#define FLASH_ACR_LATENCY_0WS	FLASH_ACR_LATENCY_0WS67,2357
#define FLASH_ACR_LATENCY_1WS	FLASH_ACR_LATENCY_1WS68,2390
#define FLASH_SR_EOP	FLASH_SR_EOP73,2513
#define FLASH_SR_WRPRTERR	FLASH_SR_WRPRTERR74,2545
#define FLASH_SR_PGERR	FLASH_SR_PGERR75,2581
#define FLASH_SR_BSY	FLASH_SR_BSY76,2615
#define FLASH_CR_OBL_LAUNCH	FLASH_CR_OBL_LAUNCH80,2729
#define FLASH_OBR_DATA1_SHIFT	FLASH_OBR_DATA1_SHIFT84,2850
#define FLASH_OBR_DATA1	FLASH_OBR_DATA185,2884
#define FLASH_OBR_DATA0_SHIFT	FLASH_OBR_DATA0_SHIFT86,2942
#define FLASH_OBR_DATA0	FLASH_OBR_DATA087,2976
#define FLASH_OBR_BOOT_SEL	FLASH_OBR_BOOT_SEL89,3035
#define FLASH_OBR_RAM_PARITY_CHECK	FLASH_OBR_RAM_PARITY_CHECK90,3073
#define FLASH_OBR_VDDA_MONITOR	FLASH_OBR_VDDA_MONITOR91,3118
#define FLASH_OBR_NBOOT1	FLASH_OBR_NBOOT192,3160
#define FLASH_OBR_NBOOT0	FLASH_OBR_NBOOT093,3196
#define FLASH_OBR_NRST_STDBY	FLASH_OBR_NRST_STDBY94,3232
#define FLASH_OBR_NRST_STOP	FLASH_OBR_NRST_STOP95,3272
#define FLASH_OBR_WDG_SW	FLASH_OBR_WDG_SW96,3310
#define FLASH_OBR_RDPRT	FLASH_OBR_RDPRT97,3345
#define FLASH_OBR_RDPRT_L0	FLASH_OBR_RDPRT_L098,3400
#define FLASH_OBR_RDPRT_L1	FLASH_OBR_RDPRT_L199,3457
#define FLASH_OBR_RDPRT_L2	FLASH_OBR_RDPRT_L2100,3514
#define FLASH_RDP_L0	FLASH_RDP_L0107,3872
#define FLASH_RDP_L1	FLASH_RDP_L1108,3911
#define FLASH_RDP_L2	FLASH_RDP_L2109,3966

../../../../libopencm3/include/libopencm3/stm32/f0/pwr.h,139
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H32,997
#define PWR_CSR_EWUP2	PWR_CSR_EWUP249,1827
#define PWR_CSR_EWUP1	PWR_CSR_EWUP152,1890

../../../../libopencm3/include/libopencm3/stm32/f0/usart.h,301
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H32,993
#define USART1	USART147,1496
#define USART2	USART248,1526
#define USART3	USART349,1556
#define USART4	USART450,1586
#define USART5	USART551,1616
#define USART6	USART652,1646
#define USART7	USART753,1676
#define USART8	USART854,1706

../../../../libopencm3/include/libopencm3/stm32/f0/adc.h,3258
#define LIBOPENCM3_ADC_HLIBOPENCM3_ADC_H34,1073
#define ADC	ADC47,1539
#define ADC1	ADC148,1563
#define ADC1_ISR	ADC1_ISR55,1865
#define ADC1_IER	ADC1_IER56,1897
#define ADC1_CR	ADC1_CR57,1929
#define ADC1_CFGR1	ADC1_CFGR158,1960
#define ADC1_CFGR2	ADC1_CFGR259,1996
#define ADC1_SMPR1	ADC1_SMPR160,2032
#define ADC_SMPR(ADC_SMPR61,2068
#define ADC1_SMPR	ADC1_SMPR62,2128
#define ADC1_TR1	ADC1_TR163,2183
#define ADC_TR(ADC_TR64,2215
#define ADC1_TR	ADC1_TR65,2270
#define ADC1_CHSELR	ADC1_CHSELR66,2322
#define ADC1_DR	ADC1_DR67,2360
#define ADC1_CCR	ADC1_CCR68,2391
#define ADC_CFGR1_ALIGN	ADC_CFGR1_ALIGN77,2775
#define ADC_CFGR1_EXTSEL_SHIFT	ADC_CFGR1_EXTSEL_SHIFT80,2875
#define ADC_CFGR1_EXTSEL_MASK	ADC_CFGR1_EXTSEL_MASK81,2909
#define ADC_CFGR1_EXTSEL_TIM1_TRGO	ADC_CFGR1_EXTSEL_TIM1_TRGO84,3020
#define ADC_CFGR1_EXTSEL_TIM1_CC4	ADC_CFGR1_EXTSEL_TIM1_CC485,3059
#define ADC_CFGR1_EXTSEL_TIM2_TRGO	ADC_CFGR1_EXTSEL_TIM2_TRGO86,3097
#define ADC_CFGR1_EXTSEL_TIM3_TRGO	ADC_CFGR1_EXTSEL_TIM3_TRGO87,3136
#define ADC_CFGR1_EXTSEL_TIM15_TRGO	ADC_CFGR1_EXTSEL_TIM15_TRGO88,3175
#define ADC_CFGR2_CKMODE_SHIFT	ADC_CFGR2_CKMODE_SHIFT93,3305
#define ADC_CFGR2_CKMODE	ADC_CFGR2_CKMODE94,3340
#define ADC_CFGR2_CKMODE_CK_ADC	ADC_CFGR2_CKMODE_CK_ADC95,3396
#define ADC_CFGR2_CKMODE_PCLK_DIV2	ADC_CFGR2_CKMODE_PCLK_DIV296,3459
#define ADC_CFGR2_CKMODE_PCLK_DIV4	ADC_CFGR2_CKMODE_PCLK_DIV497,3524
#define ADC_SMPR_SMP_SHIFT	ADC_SMPR_SMP_SHIFT101,3671
#define ADC_SMPR_SMP	ADC_SMPR_SMP102,3701
#define ADC_SMPR_SMP_001DOT5	ADC_SMPR_SMP_001DOT5103,3750
#define ADC_SMPR_SMP_007DOT5	ADC_SMPR_SMP_007DOT5104,3806
#define ADC_SMPR_SMP_013DOT5	ADC_SMPR_SMP_013DOT5105,3862
#define ADC_SMPR_SMP_028DOT5	ADC_SMPR_SMP_028DOT5106,3918
#define ADC_SMPR_SMP_041DOT5	ADC_SMPR_SMP_041DOT5107,3974
#define ADC_SMPR_SMP_055DOT5	ADC_SMPR_SMP_055DOT5108,4030
#define ADC_SMPR_SMP_071DOT5	ADC_SMPR_SMP_071DOT5109,4086
#define ADC_SMPR_SMP_239DOT5	ADC_SMPR_SMP_239DOT5110,4142
#define ADC_RESOLUTION_12BIT	ADC_RESOLUTION_12BIT121,4517
#define ADC_RESOLUTION_10BIT	ADC_RESOLUTION_10BIT122,4568
#define ADC_RESOLUTION_8BIT	ADC_RESOLUTION_8BIT123,4619
#define ADC_RESOLUTION_6BIT	ADC_RESOLUTION_6BIT124,4668
#define ADC_SMPTIME_001DOT5	ADC_SMPTIME_001DOT5131,4808
#define ADC_SMPTIME_007DOT5	ADC_SMPTIME_007DOT5132,4858
#define ADC_SMPTIME_013DOT5	ADC_SMPTIME_013DOT5133,4908
#define ADC_SMPTIME_028DOT5	ADC_SMPTIME_028DOT5134,4958
#define ADC_SMPTIME_041DOT5	ADC_SMPTIME_041DOT5135,5008
#define ADC_SMPTIME_055DOT5	ADC_SMPTIME_055DOT5136,5058
#define ADC_SMPTIME_071DOT5	ADC_SMPTIME_071DOT5137,5108
#define ADC_SMPTIME_239DOT5	ADC_SMPTIME_239DOT5138,5158
#define ADC_CLKSOURCE_ADC	ADC_CLKSOURCE_ADC145,5300
#define ADC_CLKSOURCE_PCLK_DIV2	ADC_CLKSOURCE_PCLK_DIV2146,5351
#define ADC_CLKSOURCE_PCLK_DIV4	ADC_CLKSOURCE_PCLK_DIV4147,5411
#define ADC_CHANNEL_TEMP	ADC_CHANNEL_TEMP154,5560
#define ADC_CHANNEL_VREF	ADC_CHANNEL_VREF155,5588
#define ADC_CHANNEL_VBAT	ADC_CHANNEL_VBAT156,5616
enum adc_opmode {adc_opmode163,5736
	ADC_MODE_SEQUENTIAL,ADC_MODE_SEQUENTIAL164,5754
	ADC_MODE_SCAN,ADC_MODE_SCAN165,5776
	ADC_MODE_SCAN_INFINITE,ADC_MODE_SCAN_INFINITE166,5792

../../../../libopencm3/include/libopencm3/stm32/crypto.h,0

../../../../libopencm3/include/libopencm3/stm32/f2/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H32,964

../../../../libopencm3/include/libopencm3/stm32/f2/memorymap.h,3275
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H21,819
#define FLASH_BASE	FLASH_BASE28,1003
#define PERIPH_BASE	PERIPH_BASE29,1038
#define PERIPH_BASE_APB1	PERIPH_BASE_APB130,1074
#define PERIPH_BASE_APB2	PERIPH_BASE_APB231,1124
#define PERIPH_BASE_AHB1	PERIPH_BASE_AHB132,1174
#define PERIPH_BASE_AHB2	PERIPH_BASE_AHB233,1224
#define PERIPH_BASE_AHB3	PERIPH_BASE_AHB334,1264
#define TIM2_BASE	TIM2_BASE39,1351
#define TIM3_BASE	TIM3_BASE40,1399
#define TIM4_BASE	TIM4_BASE41,1447
#define TIM5_BASE	TIM5_BASE42,1495
#define TIM6_BASE	TIM6_BASE43,1543
#define TIM7_BASE	TIM7_BASE44,1591
#define TIM12_BASE	TIM12_BASE45,1639
#define TIM13_BASE	TIM13_BASE46,1688
#define TIM14_BASE	TIM14_BASE47,1737
#define RTC_BASE	RTC_BASE49,1856
#define WWDG_BASE	WWDG_BASE50,1903
#define IWDG_BASE	IWDG_BASE51,1951
#define SPI2_BASE	SPI2_BASE53,2069
#define SPI3_BASE	SPI3_BASE54,2117
#define USART2_BASE	USART2_BASE56,2235
#define USART3_BASE	USART3_BASE57,2285
#define UART4_BASE	UART4_BASE58,2335
#define UART5_BASE	UART5_BASE59,2384
#define I2C1_BASE	I2C1_BASE60,2433
#define I2C2_BASE	I2C2_BASE61,2481
#define I2C3_BASE	I2C3_BASE62,2529
#define BX_CAN1_BASE	BX_CAN1_BASE64,2647
#define BX_CAN2_BASE	BX_CAN2_BASE65,2698
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE67,2819
#define DAC_BASE	DAC_BASE68,2875
#define TIM1_BASE	TIM1_BASE72,3004
#define TIM8_BASE	TIM8_BASE73,3052
#define USART1_BASE	USART1_BASE75,3170
#define USART6_BASE	USART6_BASE76,3220
#define ADC1_BASE	ADC1_BASE78,3340
#define ADC2_BASE	ADC2_BASE79,3388
#define ADC3_BASE	ADC3_BASE80,3436
#define SDIO_BASE	SDIO_BASE82,3554
#define SPI1_BASE	SPI1_BASE84,3672
#define SYSCFG_BASE	SYSCFG_BASE86,3790
#define EXTI_BASE	EXTI_BASE87,3840
#define TIM9_BASE	TIM9_BASE88,3888
#define TIM10_BASE	TIM10_BASE89,3936
#define TIM11_BASE	TIM11_BASE90,3985
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE94,4116
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE95,4170
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE96,4224
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE97,4278
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE98,4332
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE99,4386
#define GPIO_PORT_G_BASE	GPIO_PORT_G_BASE100,4440
#define GPIO_PORT_H_BASE	GPIO_PORT_H_BASE101,4494
#define GPIO_PORT_I_BASE	GPIO_PORT_I_BASE102,4548
#define CRC_BASE	CRC_BASE104,4672
#define RCC_BASE	RCC_BASE106,4789
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE107,4836
#define BKPSRAM_BASE	BKPSRAM_BASE108,4897
#define DMA1_BASE	DMA1_BASE110,5016
#define DMA2_BASE	DMA2_BASE111,5064
#define ETHERNET_BASE	ETHERNET_BASE113,5182
#define USB_OTG_HS_BASE	USB_OTG_HS_BASE115,5304
#define USB_OTG_FS_BASE	USB_OTG_FS_BASE119,5442
#define DCMI_BASE	DCMI_BASE121,5567
#define CRYP_BASE	CRYP_BASE123,5687
#define HASH_BASE	HASH_BASE124,5736
#define RNG_BASE	RNG_BASE125,5785
#define FSMC_BASE	FSMC_BASE129,5916
#define DBGMCU_BASE	DBGMCU_BASE132,5980
#define DESIG_FLASH_SIZE_BASE	DESIG_FLASH_SIZE_BASE135,6062
#define DESIG_UNIQUE_ID_BASE	DESIG_UNIQUE_ID_BASE136,6107
#define DESIG_UNIQUE_ID0	DESIG_UNIQUE_ID0137,6151
#define DESIG_UNIQUE_ID1	DESIG_UNIQUE_ID1138,6206
#define DESIG_UNIQUE_ID2	DESIG_UNIQUE_ID2139,6265

../../../../libopencm3/include/libopencm3/stm32/f2/dac.h,76
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H32,964
#define DAC1	DAC140,1111

../../../../libopencm3/include/libopencm3/stm32/f2/nvic.h,4409
#define LIBOPENCM3_STM32_F2_NVIC_HLIBOPENCM3_STM32_F2_NVIC_H7,180
#define NVIC_NVIC_WWDG_IRQ NVIC_NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,392
#define NVIC_TAMP_STAMP_IRQ NVIC_TAMP_STAMP_IRQ18,415
#define NVIC_RTC_WKUP_IRQ NVIC_RTC_WKUP_IRQ19,445
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ20,473
#define NVIC_RCC_IRQ NVIC_RCC_IRQ21,498
#define NVIC_EXTI0_IRQ NVIC_EXTI0_IRQ22,521
#define NVIC_EXTI1_IRQ NVIC_EXTI1_IRQ23,546
#define NVIC_EXTI2_IRQ NVIC_EXTI2_IRQ24,571
#define NVIC_EXTI3_IRQ NVIC_EXTI3_IRQ25,596
#define NVIC_EXTI4_IRQ NVIC_EXTI4_IRQ26,621
#define NVIC_DMA1_STREAM0_IRQ NVIC_DMA1_STREAM0_IRQ27,647
#define NVIC_DMA1_STREAM1_IRQ NVIC_DMA1_STREAM1_IRQ28,680
#define NVIC_DMA1_STREAM2_IRQ NVIC_DMA1_STREAM2_IRQ29,713
#define NVIC_DMA1_STREAM3_IRQ NVIC_DMA1_STREAM3_IRQ30,746
#define NVIC_DMA1_STREAM4_IRQ NVIC_DMA1_STREAM4_IRQ31,779
#define NVIC_DMA1_STREAM5_IRQ NVIC_DMA1_STREAM5_IRQ32,812
#define NVIC_DMA1_STREAM6_IRQ NVIC_DMA1_STREAM6_IRQ33,845
#define NVIC_ADC_IRQ NVIC_ADC_IRQ34,878
#define NVIC_CAN1_TX_IRQ NVIC_CAN1_TX_IRQ35,902
#define NVIC_CAN1_RX0_IRQ NVIC_CAN1_RX0_IRQ36,930
#define NVIC_CAN1_RX1_IRQ NVIC_CAN1_RX1_IRQ37,959
#define NVIC_CAN1_SCE_IRQ NVIC_CAN1_SCE_IRQ38,988
#define NVIC_EXTI9_5_IRQ NVIC_EXTI9_5_IRQ39,1017
#define NVIC_TIM1_BRK_TIM9_IRQ NVIC_TIM1_BRK_TIM9_IRQ40,1045
#define NVIC_TIM1_UP_TIM10_IRQ NVIC_TIM1_UP_TIM10_IRQ41,1079
#define NVIC_TIM1_TRG_COM_TIM11_IRQ NVIC_TIM1_TRG_COM_TIM11_IRQ42,1113
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ43,1152
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ44,1180
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ45,1205
#define NVIC_TIM4_IRQ NVIC_TIM4_IRQ46,1230
#define NVIC_I2C1_EV_IRQ NVIC_I2C1_EV_IRQ47,1255
#define NVIC_I2C1_ER_IRQ NVIC_I2C1_ER_IRQ48,1283
#define NVIC_I2C2_EV_IRQ NVIC_I2C2_EV_IRQ49,1311
#define NVIC_I2C2_ER_IRQ NVIC_I2C2_ER_IRQ50,1339
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ51,1367
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ52,1392
#define NVIC_USART1_IRQ NVIC_USART1_IRQ53,1417
#define NVIC_USART2_IRQ NVIC_USART2_IRQ54,1444
#define NVIC_USART3_IRQ NVIC_USART3_IRQ55,1471
#define NVIC_EXTI15_10_IRQ NVIC_EXTI15_10_IRQ56,1498
#define NVIC_RTC_ALARM_IRQ NVIC_RTC_ALARM_IRQ57,1528
#define NVIC_USB_FS_WKUP_IRQ NVIC_USB_FS_WKUP_IRQ58,1558
#define NVIC_TIM8_BRK_TIM12_IRQ NVIC_TIM8_BRK_TIM12_IRQ59,1590
#define NVIC_TIM8_UP_TIM13_IRQ NVIC_TIM8_UP_TIM13_IRQ60,1625
#define NVIC_TIM8_TRG_COM_TIM14_IRQ NVIC_TIM8_TRG_COM_TIM14_IRQ61,1659
#define NVIC_TIM8_CC_IRQ NVIC_TIM8_CC_IRQ62,1698
#define NVIC_DMA1_STREAM7_IRQ NVIC_DMA1_STREAM7_IRQ63,1726
#define NVIC_FSMC_IRQ NVIC_FSMC_IRQ64,1759
#define NVIC_SDIO_IRQ NVIC_SDIO_IRQ65,1784
#define NVIC_TIM5_IRQ NVIC_TIM5_IRQ66,1809
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ67,1834
#define NVIC_UART4_IRQ NVIC_UART4_IRQ68,1859
#define NVIC_UART5_IRQ NVIC_UART5_IRQ69,1885
#define NVIC_TIM6_DAC_IRQ NVIC_TIM6_DAC_IRQ70,1911
#define NVIC_TIM7_IRQ NVIC_TIM7_IRQ71,1940
#define NVIC_DMA2_STREAM0_IRQ NVIC_DMA2_STREAM0_IRQ72,1965
#define NVIC_DMA2_STREAM1_IRQ NVIC_DMA2_STREAM1_IRQ73,1998
#define NVIC_DMA2_STREAM2_IRQ NVIC_DMA2_STREAM2_IRQ74,2031
#define NVIC_DMA2_STREAM3_IRQ NVIC_DMA2_STREAM3_IRQ75,2064
#define NVIC_DMA2_STREAM4_IRQ NVIC_DMA2_STREAM4_IRQ76,2097
#define NVIC_ETH_IRQ NVIC_ETH_IRQ77,2130
#define NVIC_ETH_WKUP_IRQ NVIC_ETH_WKUP_IRQ78,2154
#define NVIC_CAN2_TX_IRQ NVIC_CAN2_TX_IRQ79,2183
#define NVIC_CAN2_RX0_IRQ NVIC_CAN2_RX0_IRQ80,2211
#define NVIC_CAN2_RX1_IRQ NVIC_CAN2_RX1_IRQ81,2240
#define NVIC_CAN2_SCE_IRQ NVIC_CAN2_SCE_IRQ82,2269
#define NVIC_OTG_FS_IRQ NVIC_OTG_FS_IRQ83,2298
#define NVIC_DMA2_STREAM5_IRQ NVIC_DMA2_STREAM5_IRQ84,2325
#define NVIC_DMA2_STREAM6_IRQ NVIC_DMA2_STREAM6_IRQ85,2358
#define NVIC_DMA2_STREAM7_IRQ NVIC_DMA2_STREAM7_IRQ86,2391
#define NVIC_USART6_IRQ NVIC_USART6_IRQ87,2424
#define NVIC_I2C3_EV_IRQ NVIC_I2C3_EV_IRQ88,2451
#define NVIC_I2C3_ER_IRQ NVIC_I2C3_ER_IRQ89,2479
#define NVIC_OTG_HS_EP1_OUT_IRQ NVIC_OTG_HS_EP1_OUT_IRQ90,2507
#define NVIC_OTG_HS_EP1_IN_IRQ NVIC_OTG_HS_EP1_IN_IRQ91,2542
#define NVIC_OTG_HS_WKUP_IRQ NVIC_OTG_HS_WKUP_IRQ92,2576
#define NVIC_OTG_HS_IRQ NVIC_OTG_HS_IRQ93,2608
#define NVIC_DCMI_IRQ NVIC_DCMI_IRQ94,2635
#define NVIC_CRYP_IRQ NVIC_CRYP_IRQ95,2660
#define NVIC_HASH_RNG_IRQ NVIC_HASH_RNG_IRQ96,2685
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT98,2715

../../../../libopencm3/include/libopencm3/stm32/f2/syscfg.h,56
#define LIBOPENCM3_SYSCFG_HLIBOPENCM3_SYSCFG_H38,1157

../../../../libopencm3/include/libopencm3/stm32/f2/rcc.h,30804
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H44,1480
#define RCC_CR	RCC_CR48,1587
#define RCC_PLLCFGR	RCC_PLLCFGR49,1630
#define RCC_CFGR	RCC_CFGR50,1677
#define RCC_CIR	RCC_CIR51,1721
#define RCC_AHB1RSTR	RCC_AHB1RSTR52,1765
#define RCC_AHB2RSTR	RCC_AHB2RSTR53,1813
#define RCC_AHB3RSTR	RCC_AHB3RSTR54,1861
#define RCC_APB1RSTR	RCC_APB1RSTR56,1940
#define RCC_APB2RSTR	RCC_APB2RSTR57,1988
#define RCC_AHB1ENR	RCC_AHB1ENR60,2098
#define RCC_AHB2ENR	RCC_AHB2ENR61,2145
#define RCC_AHB3ENR	RCC_AHB3ENR62,2192
#define RCC_APB1ENR	RCC_APB1ENR64,2270
#define RCC_APB2ENR	RCC_APB2ENR65,2317
#define RCC_AHB1LPENR	RCC_AHB1LPENR68,2426
#define RCC_AHB2LPENR	RCC_AHB2LPENR69,2475
#define RCC_AHB3LPENR	RCC_AHB3LPENR70,2524
#define RCC_APB1LPENR	RCC_APB1LPENR72,2604
#define RCC_APB2LPENR	RCC_APB2LPENR73,2653
#define RCC_BDCR	RCC_BDCR76,2764
#define RCC_CSR	RCC_CSR77,2808
#define RCC_SSCGR	RCC_SSCGR80,2914
#define RCC_PLLI2SCFGR	RCC_PLLI2SCFGR81,2959
#define RCC_CR_PLLI2SRDY	RCC_CR_PLLI2SRDY85,3091
#define RCC_CR_PLLI2SON	RCC_CR_PLLI2SON86,3128
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY87,3165
#define RCC_CR_PLLON	RCC_CR_PLLON88,3200
#define RCC_CR_CSSON	RCC_CR_CSSON89,3234
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP90,3268
#define RCC_CR_HSERDY	RCC_CR_HSERDY91,3303
#define RCC_CR_HSEON	RCC_CR_HSEON92,3338
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY95,3414
#define RCC_CR_HSION	RCC_CR_HSION96,3448
#define RCC_PLLCFGR_PLLQ_SHIFT	RCC_PLLCFGR_PLLQ_SHIFT101,3583
#define RCC_PLLCFGR_PLLSRC	RCC_PLLCFGR_PLLSRC102,3619
#define RCC_PLLCFGR_PLLP_SHIFT	RCC_PLLCFGR_PLLP_SHIFT104,3678
#define RCC_PLLCFGR_PLLN_SHIFT	RCC_PLLCFGR_PLLN_SHIFT106,3733
#define RCC_PLLCFGR_PLLM_SHIFT	RCC_PLLCFGR_PLLM_SHIFT108,3786
#define RCC_CFGR_MCO2_SHIFT	RCC_CFGR_MCO2_SHIFT113,3946
#define RCC_CFGR_MCO2_SYSCLK	RCC_CFGR_MCO2_SYSCLK114,3979
#define RCC_CFGR_MCO2_PLLI2S	RCC_CFGR_MCO2_PLLI2S115,4014
#define RCC_CFGR_MCO2_HSE	RCC_CFGR_MCO2_HSE116,4049
#define RCC_CFGR_MCO2_PLL	RCC_CFGR_MCO2_PLL117,4081
#define RCC_CFGR_MCO2PRE_SHIFT	RCC_CFGR_MCO2PRE_SHIFT120,4146
#define RCC_CFGR_MCO1PRE_SHIFT	RCC_CFGR_MCO1PRE_SHIFT121,4182
#define RCC_CFGR_MCOPRE_DIV_NONE	RCC_CFGR_MCOPRE_DIV_NONE122,4218
#define RCC_CFGR_MCOPRE_DIV_2	RCC_CFGR_MCOPRE_DIV_2123,4256
#define RCC_CFGR_MCOPRE_DIV_3	RCC_CFGR_MCOPRE_DIV_3124,4292
#define RCC_CFGR_MCOPRE_DIV_4	RCC_CFGR_MCOPRE_DIV_4125,4328
#define RCC_CFGR_MCOPRE_DIV_5	RCC_CFGR_MCOPRE_DIV_5126,4364
#define RCC_CFGR_I2SSRC	RCC_CFGR_I2SSRC129,4435
#define RCC_CFGR_MCO1_SHIFT	RCC_CFGR_MCO1_SHIFT132,4516
#define RCC_CFGR_MCO1_MASK	RCC_CFGR_MCO1_MASK133,4549
#define RCC_CFGR_MCO1_HSI	RCC_CFGR_MCO1_HSI134,4582
#define RCC_CFGR_MCO1_LSE	RCC_CFGR_MCO1_LSE135,4614
#define RCC_CFGR_MCO1_HSE	RCC_CFGR_MCO1_HSE136,4646
#define RCC_CFGR_MCO1_PLL	RCC_CFGR_MCO1_PLL137,4678
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT138,4710
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK139,4759
#define RCC_CFGR_RTCPRE_SHIFT	RCC_CFGR_RTCPRE_SHIFT142,4855
#define RCC_CFGR_RTCPRE_MASK	RCC_CFGR_RTCPRE_MASK143,4890
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT145,4927
#define RCC_CFGR_PPRE2_MASK	RCC_CFGR_PPRE2_MASK146,4961
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT147,4995
#define RCC_CFGR_PPRE1_MASK	RCC_CFGR_PPRE1_MASK148,5029
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV153,5190
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2154,5224
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4155,5257
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8156,5290
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16157,5323
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT160,5366
#define RCC_CFGR_HPRE_MASK	RCC_CFGR_HPRE_MASK161,5398
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV164,5496
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2165,5530
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4166,5569
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8167,5608
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16168,5647
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64169,5687
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128170,5727
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256171,5768
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512172,5809
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT176,5897
#define RCC_CFGR_SWS_MASK	RCC_CFGR_SWS_MASK177,5928
#define RCC_CFGR_SWS_HSI	RCC_CFGR_SWS_HSI178,5960
#define RCC_CFGR_SWS_HSE	RCC_CFGR_SWS_HSE179,5991
#define RCC_CFGR_SWS_PLL	RCC_CFGR_SWS_PLL180,6022
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT183,6084
#define RCC_CFGR_SW_HSI	RCC_CFGR_SW_HSI184,6114
#define RCC_CFGR_SW_HSE	RCC_CFGR_SW_HSE185,6145
#define RCC_CFGR_SW_PLL	RCC_CFGR_SW_PLL186,6176
#define RCC_CFGR_PPRE_DIV_NONE	RCC_CFGR_PPRE_DIV_NONE193,6400
#define RCC_CFGR_PPRE_DIV_2	RCC_CFGR_PPRE_DIV_2194,6437
#define RCC_CFGR_PPRE_DIV_4	RCC_CFGR_PPRE_DIV_4195,6471
#define RCC_CFGR_PPRE_DIV_8	RCC_CFGR_PPRE_DIV_8196,6505
#define RCC_CFGR_PPRE_DIV_16	RCC_CFGR_PPRE_DIV_16197,6539
#define RCC_CFGR_HPRE_DIV_NONE	RCC_CFGR_HPRE_DIV_NONE199,6575
#define RCC_CFGR_HPRE_DIV_2	RCC_CFGR_HPRE_DIV_2200,6612
#define RCC_CFGR_HPRE_DIV_4	RCC_CFGR_HPRE_DIV_4201,6652
#define RCC_CFGR_HPRE_DIV_8	RCC_CFGR_HPRE_DIV_8202,6692
#define RCC_CFGR_HPRE_DIV_16	RCC_CFGR_HPRE_DIV_16203,6732
#define RCC_CFGR_HPRE_DIV_64	RCC_CFGR_HPRE_DIV_64204,6773
#define RCC_CFGR_HPRE_DIV_128	RCC_CFGR_HPRE_DIV_128205,6814
#define RCC_CFGR_HPRE_DIV_256	RCC_CFGR_HPRE_DIV_256206,6856
#define RCC_CFGR_HPRE_DIV_512	RCC_CFGR_HPRE_DIV_512207,6898
#define RCC_CIR_CSSC	RCC_CIR_CSSC213,7078
#define RCC_CIR_PLLI2SRDYC	RCC_CIR_PLLI2SRDYC216,7150
#define RCC_CIR_PLLRDYC	RCC_CIR_PLLRDYC217,7189
#define RCC_CIR_HSERDYC	RCC_CIR_HSERDYC218,7226
#define RCC_CIR_HSIRDYC	RCC_CIR_HSIRDYC219,7263
#define RCC_CIR_LSERDYC	RCC_CIR_LSERDYC220,7300
#define RCC_CIR_LSIRDYC	RCC_CIR_LSIRDYC221,7337
#define RCC_CIR_PLLI2SRDYIE	RCC_CIR_PLLI2SRDYIE224,7413
#define RCC_CIR_PLLRDYIE	RCC_CIR_PLLRDYIE225,7453
#define RCC_CIR_HSERDYIE	RCC_CIR_HSERDYIE226,7490
#define RCC_CIR_HSIRDYIE	RCC_CIR_HSIRDYIE227,7527
#define RCC_CIR_LSERDYIE	RCC_CIR_LSERDYIE228,7564
#define RCC_CIR_LSIRDYIE	RCC_CIR_LSIRDYIE229,7600
#define RCC_CIR_CSSF	RCC_CIR_CSSF232,7684
#define RCC_CIR_PLLI2SRDYF	RCC_CIR_PLLI2SRDYF235,7754
#define RCC_CIR_PLLRDYF	RCC_CIR_PLLRDYF236,7792
#define RCC_CIR_HSERDYF	RCC_CIR_HSERDYF237,7828
#define RCC_CIR_HSIRDYF	RCC_CIR_HSIRDYF238,7864
#define RCC_CIR_LSERDYF	RCC_CIR_LSERDYF239,7900
#define RCC_CIR_LSIRDYF	RCC_CIR_LSIRDYF240,7936
#define RCC_AHB1RSTR_OTGHSRST	RCC_AHB1RSTR_OTGHSRST246,8107
#define RCC_AHB1RSTR_ETHMACRST	RCC_AHB1RSTR_ETHMACRST247,8149
#define RCC_AHB1RSTR_DMA2RST	RCC_AHB1RSTR_DMA2RST248,8192
#define RCC_AHB1RSTR_DMA1RST	RCC_AHB1RSTR_DMA1RST249,8233
#define RCC_AHB1RSTR_CRCRST	RCC_AHB1RSTR_CRCRST250,8274
#define RCC_AHB1RSTR_GPIOIRST	RCC_AHB1RSTR_GPIOIRST251,8314
#define RCC_AHB1RSTR_GPIOHRST	RCC_AHB1RSTR_GPIOHRST252,8355
#define RCC_AHB1RSTR_GPIOGRST	RCC_AHB1RSTR_GPIOGRST253,8396
#define RCC_AHB1RSTR_GPIOFRST	RCC_AHB1RSTR_GPIOFRST254,8437
#define RCC_AHB1RSTR_GPIOERST	RCC_AHB1RSTR_GPIOERST255,8478
#define RCC_AHB1RSTR_GPIODRST	RCC_AHB1RSTR_GPIODRST256,8519
#define RCC_AHB1RSTR_GPIOCRST	RCC_AHB1RSTR_GPIOCRST257,8560
#define RCC_AHB1RSTR_GPIOBRST	RCC_AHB1RSTR_GPIOBRST258,8601
#define RCC_AHB1RSTR_GPIOARST	RCC_AHB1RSTR_GPIOARST259,8642
#define RCC_AHB1RSTR_IOPIRST	RCC_AHB1RSTR_IOPIRST266,8809
#define RCC_AHB1RSTR_IOPHRST	RCC_AHB1RSTR_IOPHRST267,8860
#define RCC_AHB1RSTR_IOPGRST	RCC_AHB1RSTR_IOPGRST268,8911
#define RCC_AHB1RSTR_IOPFRST	RCC_AHB1RSTR_IOPFRST269,8962
#define RCC_AHB1RSTR_IOPERST	RCC_AHB1RSTR_IOPERST270,9013
#define RCC_AHB1RSTR_IOPDRST	RCC_AHB1RSTR_IOPDRST271,9064
#define RCC_AHB1RSTR_IOPCRST	RCC_AHB1RSTR_IOPCRST272,9115
#define RCC_AHB1RSTR_IOPBRST	RCC_AHB1RSTR_IOPBRST273,9166
#define RCC_AHB1RSTR_IOPARST	RCC_AHB1RSTR_IOPARST274,9217
#define RCC_AHB2RSTR_OTGFSRST	RCC_AHB2RSTR_OTGFSRST279,9339
#define RCC_AHB2RSTR_RNGRST	RCC_AHB2RSTR_RNGRST280,9380
#define RCC_AHB2RSTR_HASHRST	RCC_AHB2RSTR_HASHRST281,9419
#define RCC_AHB2RSTR_CRYPRST	RCC_AHB2RSTR_CRYPRST282,9459
#define RCC_AHB2RSTR_DCMIRST	RCC_AHB2RSTR_DCMIRST283,9499
#define RCC_AHB3RSTR_FSMCRST	RCC_AHB3RSTR_FSMCRST288,9610
#define RCC_APB1RSTR_DACRST	RCC_APB1RSTR_DACRST294,9729
#define RCC_APB1RSTR_PWRRST	RCC_APB1RSTR_PWRRST295,9769
#define RCC_APB1RSTR_CAN2RST	RCC_APB1RSTR_CAN2RST296,9809
#define RCC_APB1RSTR_CAN1RST	RCC_APB1RSTR_CAN1RST297,9850
#define RCC_APB1RSTR_I2C3RST	RCC_APB1RSTR_I2C3RST298,9891
#define RCC_APB1RSTR_I2C2RST	RCC_APB1RSTR_I2C2RST299,9932
#define RCC_APB1RSTR_I2C1RST	RCC_APB1RSTR_I2C1RST300,9973
#define RCC_APB1RSTR_UART5RST	RCC_APB1RSTR_UART5RST301,10014
#define RCC_APB1RSTR_UART4RST	RCC_APB1RSTR_UART4RST302,10056
#define RCC_APB1RSTR_USART3RST	RCC_APB1RSTR_USART3RST303,10098
#define RCC_APB1RSTR_USART2RST	RCC_APB1RSTR_USART2RST304,10141
#define RCC_APB1RSTR_SPI3RST	RCC_APB1RSTR_SPI3RST305,10184
#define RCC_APB1RSTR_SPI2RST	RCC_APB1RSTR_SPI2RST306,10225
#define RCC_APB1RSTR_WWDGRST	RCC_APB1RSTR_WWDGRST307,10266
#define RCC_APB1RSTR_TIM14RST	RCC_APB1RSTR_TIM14RST308,10307
#define RCC_APB1RSTR_TIM13RST	RCC_APB1RSTR_TIM13RST309,10348
#define RCC_APB1RSTR_TIM12RST	RCC_APB1RSTR_TIM12RST310,10389
#define RCC_APB1RSTR_TIM7RST	RCC_APB1RSTR_TIM7RST311,10430
#define RCC_APB1RSTR_TIM6RST	RCC_APB1RSTR_TIM6RST312,10470
#define RCC_APB1RSTR_TIM5RST	RCC_APB1RSTR_TIM5RST313,10510
#define RCC_APB1RSTR_TIM4RST	RCC_APB1RSTR_TIM4RST314,10550
#define RCC_APB1RSTR_TIM3RST	RCC_APB1RSTR_TIM3RST315,10590
#define RCC_APB1RSTR_TIM2RST	RCC_APB1RSTR_TIM2RST316,10630
#define RCC_APB2RSTR_TIM11RST	RCC_APB2RSTR_TIM11RST321,10741
#define RCC_APB2RSTR_TIM10RST	RCC_APB2RSTR_TIM10RST322,10783
#define RCC_APB2RSTR_TIM9RST	RCC_APB2RSTR_TIM9RST323,10825
#define RCC_APB2RSTR_SYSCFGRST	RCC_APB2RSTR_SYSCFGRST324,10866
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST325,10909
#define RCC_APB2RSTR_SDIORST	RCC_APB2RSTR_SDIORST326,10950
#define RCC_APB2RSTR_ADCRST	RCC_APB2RSTR_ADCRST327,10991
#define RCC_APB2RSTR_USART6RST	RCC_APB2RSTR_USART6RST328,11030
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST329,11072
#define RCC_APB2RSTR_TIM8RST	RCC_APB2RSTR_TIM8RST330,11114
#define RCC_APB2RSTR_TIM1RST	RCC_APB2RSTR_TIM1RST331,11154
#define RCC_AHB1ENR_OTGHSULPIEN	RCC_AHB1ENR_OTGHSULPIEN338,11333
#define RCC_AHB1ENR_OTGHSEN	RCC_AHB1ENR_OTGHSEN339,11377
#define RCC_AHB1ENR_ETHMACPTPEN	RCC_AHB1ENR_ETHMACPTPEN340,11417
#define RCC_AHB1ENR_ETHMACRXEN	RCC_AHB1ENR_ETHMACRXEN341,11461
#define RCC_AHB1ENR_ETHMACTXEN	RCC_AHB1ENR_ETHMACTXEN342,11504
#define RCC_AHB1ENR_ETHMACEN	RCC_AHB1ENR_ETHMACEN343,11547
#define RCC_AHB1ENR_DMA2EN	RCC_AHB1ENR_DMA2EN344,11588
#define RCC_AHB1ENR_DMA1EN	RCC_AHB1ENR_DMA1EN345,11627
#define RCC_AHB1ENR_BKPSRAMEN	RCC_AHB1ENR_BKPSRAMEN346,11666
#define RCC_AHB1ENR_CRCEN	RCC_AHB1ENR_CRCEN347,11708
#define RCC_AHB1ENR_GPIOIEN	RCC_AHB1ENR_GPIOIEN348,11746
#define RCC_AHB1ENR_GPIOHEN	RCC_AHB1ENR_GPIOHEN349,11785
#define RCC_AHB1ENR_GPIOGEN	RCC_AHB1ENR_GPIOGEN350,11824
#define RCC_AHB1ENR_GPIOFEN	RCC_AHB1ENR_GPIOFEN351,11863
#define RCC_AHB1ENR_GPIOEEN	RCC_AHB1ENR_GPIOEEN352,11902
#define RCC_AHB1ENR_GPIODEN	RCC_AHB1ENR_GPIODEN353,11941
#define RCC_AHB1ENR_GPIOCEN	RCC_AHB1ENR_GPIOCEN354,11980
#define RCC_AHB1ENR_GPIOBEN	RCC_AHB1ENR_GPIOBEN355,12019
#define RCC_AHB1ENR_GPIOAEN	RCC_AHB1ENR_GPIOAEN356,12058
#define RCC_AHB1ENR_IOPIEN	RCC_AHB1ENR_IOPIEN363,12221
#define RCC_AHB1ENR_IOPHEN	RCC_AHB1ENR_IOPHEN364,12268
#define RCC_AHB1ENR_IOPGEN	RCC_AHB1ENR_IOPGEN365,12315
#define RCC_AHB1ENR_IOPFEN	RCC_AHB1ENR_IOPFEN366,12362
#define RCC_AHB1ENR_IOPEEN	RCC_AHB1ENR_IOPEEN367,12409
#define RCC_AHB1ENR_IOPDEN	RCC_AHB1ENR_IOPDEN368,12456
#define RCC_AHB1ENR_IOPCEN	RCC_AHB1ENR_IOPCEN369,12503
#define RCC_AHB1ENR_IOPBEN	RCC_AHB1ENR_IOPBEN370,12550
#define RCC_AHB1ENR_IOPAEN	RCC_AHB1ENR_IOPAEN371,12597
#define RCC_AHB2ENR_OTGFSEN	RCC_AHB2ENR_OTGFSEN376,12713
#define RCC_AHB2ENR_RNGEN	RCC_AHB2ENR_RNGEN377,12752
#define RCC_AHB2ENR_HASHEN	RCC_AHB2ENR_HASHEN378,12789
#define RCC_AHB2ENR_CRYPEN	RCC_AHB2ENR_CRYPEN379,12827
#define RCC_AHB2ENR_DCMIEN	RCC_AHB2ENR_DCMIEN380,12865
#define RCC_AHB3ENR_FSMCEN	RCC_AHB3ENR_FSMCEN385,12972
#define RCC_APB1ENR_DACEN	RCC_APB1ENR_DACEN391,13087
#define RCC_APB1ENR_PWREN	RCC_APB1ENR_PWREN392,13125
#define RCC_APB1ENR_CAN2EN	RCC_APB1ENR_CAN2EN393,13163
#define RCC_APB1ENR_CAN1EN	RCC_APB1ENR_CAN1EN394,13202
#define RCC_APB1ENR_I2C3EN	RCC_APB1ENR_I2C3EN395,13241
#define RCC_APB1ENR_I2C2EN	RCC_APB1ENR_I2C2EN396,13280
#define RCC_APB1ENR_I2C1EN	RCC_APB1ENR_I2C1EN397,13319
#define RCC_APB1ENR_UART5EN	RCC_APB1ENR_UART5EN398,13358
#define RCC_APB1ENR_UART4EN	RCC_APB1ENR_UART4EN399,13398
#define RCC_APB1ENR_USART3EN	RCC_APB1ENR_USART3EN400,13438
#define RCC_APB1ENR_USART2EN	RCC_APB1ENR_USART2EN401,13479
#define RCC_APB1ENR_SPI3EN	RCC_APB1ENR_SPI3EN402,13520
#define RCC_APB1ENR_SPI2EN	RCC_APB1ENR_SPI2EN403,13559
#define RCC_APB1ENR_WWDGEN	RCC_APB1ENR_WWDGEN404,13598
#define RCC_APB1ENR_TIM14EN	RCC_APB1ENR_TIM14EN405,13637
#define RCC_APB1ENR_TIM13EN	RCC_APB1ENR_TIM13EN406,13676
#define RCC_APB1ENR_TIM12EN	RCC_APB1ENR_TIM12EN407,13715
#define RCC_APB1ENR_TIM7EN	RCC_APB1ENR_TIM7EN408,13754
#define RCC_APB1ENR_TIM6EN	RCC_APB1ENR_TIM6EN409,13792
#define RCC_APB1ENR_TIM5EN	RCC_APB1ENR_TIM5EN410,13830
#define RCC_APB1ENR_TIM4EN	RCC_APB1ENR_TIM4EN411,13868
#define RCC_APB1ENR_TIM3EN	RCC_APB1ENR_TIM3EN412,13906
#define RCC_APB1ENR_TIM2EN	RCC_APB1ENR_TIM2EN413,13944
#define RCC_APB2ENR_TIM11EN	RCC_APB2ENR_TIM11EN418,14051
#define RCC_APB2ENR_TIM10EN	RCC_APB2ENR_TIM10EN419,14091
#define RCC_APB2ENR_TIM9EN	RCC_APB2ENR_TIM9EN420,14131
#define RCC_APB2ENR_SYSCFGEN	RCC_APB2ENR_SYSCFGEN421,14170
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN422,14211
#define RCC_APB2ENR_SDIOEN	RCC_APB2ENR_SDIOEN423,14250
#define RCC_APB2ENR_ADC3EN	RCC_APB2ENR_ADC3EN424,14289
#define RCC_APB2ENR_ADC2EN	RCC_APB2ENR_ADC2EN425,14328
#define RCC_APB2ENR_ADC1EN	RCC_APB2ENR_ADC1EN426,14366
#define RCC_APB2ENR_USART6EN	RCC_APB2ENR_USART6EN427,14404
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN428,14444
#define RCC_APB2ENR_TIM8EN	RCC_APB2ENR_TIM8EN429,14484
#define RCC_APB2ENR_TIM1EN	RCC_APB2ENR_TIM1EN430,14522
#define RCC_AHB1LPENR_OTGHSULPILPEN	RCC_AHB1LPENR_OTGHSULPILPEN435,14651
#define RCC_AHB1LPENR_OTGHSLPEN	RCC_AHB1LPENR_OTGHSLPEN436,14698
#define RCC_AHB1LPENR_ETHMACPTPLPEN	RCC_AHB1LPENR_ETHMACPTPLPEN437,14742
#define RCC_AHB1LPENR_ETHMACRXLPEN	RCC_AHB1LPENR_ETHMACRXLPEN438,14789
#define RCC_AHB1LPENR_ETHMACTXLPEN	RCC_AHB1LPENR_ETHMACTXLPEN439,14835
#define RCC_AHB1LPENR_ETHMACLPEN	RCC_AHB1LPENR_ETHMACLPEN440,14881
#define RCC_AHB1LPENR_DMA2LPEN	RCC_AHB1LPENR_DMA2LPEN441,14925
#define RCC_AHB1LPENR_DMA1LPEN	RCC_AHB1LPENR_DMA1LPEN442,14968
#define RCC_AHB1LPENR_BKPSRAMLPEN	RCC_AHB1LPENR_BKPSRAMLPEN443,15011
#define RCC_AHB1LPENR_SRAM2LPEN	RCC_AHB1LPENR_SRAM2LPEN444,15056
#define RCC_AHB1LPENR_SRAM1LPEN	RCC_AHB1LPENR_SRAM1LPEN445,15100
#define RCC_AHB1LPENR_FLITFLPEN	RCC_AHB1LPENR_FLITFLPEN446,15144
#define RCC_AHB1LPENR_CRCLPEN	RCC_AHB1LPENR_CRCLPEN447,15188
#define RCC_AHB1LPENR_GPIOILPEN	RCC_AHB1LPENR_GPIOILPEN448,15230
#define RCC_AHB1LPENR_GPIOHLPEN	RCC_AHB1LPENR_GPIOHLPEN449,15273
#define RCC_AHB1LPENR_GPIOGLPEN	RCC_AHB1LPENR_GPIOGLPEN450,15316
#define RCC_AHB1LPENR_GPIOFLPEN	RCC_AHB1LPENR_GPIOFLPEN451,15359
#define RCC_AHB1LPENR_GPIOELPEN	RCC_AHB1LPENR_GPIOELPEN452,15402
#define RCC_AHB1LPENR_GPIODLPEN	RCC_AHB1LPENR_GPIODLPEN453,15445
#define RCC_AHB1LPENR_GPIOCLPEN	RCC_AHB1LPENR_GPIOCLPEN454,15488
#define RCC_AHB1LPENR_GPIOBLPEN	RCC_AHB1LPENR_GPIOBLPEN455,15531
#define RCC_AHB1LPENR_GPIOALPEN	RCC_AHB1LPENR_GPIOALPEN456,15574
#define RCC_AHB1LPENR_IOPILPEN	RCC_AHB1LPENR_IOPILPEN462,15737
#define RCC_AHB1LPENR_IOPHLPEN	RCC_AHB1LPENR_IOPHLPEN463,15792
#define RCC_AHB1LPENR_IOPGLPEN	RCC_AHB1LPENR_IOPGLPEN464,15847
#define RCC_AHB1LPENR_IOPFLPEN	RCC_AHB1LPENR_IOPFLPEN465,15902
#define RCC_AHB1LPENR_IOPELPEN	RCC_AHB1LPENR_IOPELPEN466,15957
#define RCC_AHB1LPENR_IOPDLPEN	RCC_AHB1LPENR_IOPDLPEN467,16012
#define RCC_AHB1LPENR_IOPCLPEN	RCC_AHB1LPENR_IOPCLPEN468,16067
#define RCC_AHB1LPENR_IOPBLPEN	RCC_AHB1LPENR_IOPBLPEN469,16122
#define RCC_AHB1LPENR_IOPALPEN	RCC_AHB1LPENR_IOPALPEN470,16177
#define RCC_AHB2LPENR_OTGFSLPEN	RCC_AHB2LPENR_OTGFSLPEN475,16323
#define RCC_AHB2LPENR_RNGLPEN	RCC_AHB2LPENR_RNGLPEN476,16366
#define RCC_AHB2LPENR_HASHLPEN	RCC_AHB2LPENR_HASHLPEN477,16407
#define RCC_AHB2LPENR_CRYPLPEN	RCC_AHB2LPENR_CRYPLPEN478,16449
#define RCC_AHB2LPENR_DCMILPEN	RCC_AHB2LPENR_DCMILPEN479,16491
#define RCC_AHB3LPENR_FSMCLPEN	RCC_AHB3LPENR_FSMCLPEN483,16616
#define RCC_APB1LPENR_DACLPEN	RCC_APB1LPENR_DACLPEN487,16741
#define RCC_APB1LPENR_PWRLPEN	RCC_APB1LPENR_PWRLPEN488,16783
#define RCC_APB1LPENR_CAN2LPEN	RCC_APB1LPENR_CAN2LPEN489,16825
#define RCC_APB1LPENR_CAN1LPEN	RCC_APB1LPENR_CAN1LPEN490,16868
#define RCC_APB1LPENR_I2C3LPEN	RCC_APB1LPENR_I2C3LPEN491,16911
#define RCC_APB1LPENR_I2C2LPEN	RCC_APB1LPENR_I2C2LPEN492,16954
#define RCC_APB1LPENR_I2C1LPEN	RCC_APB1LPENR_I2C1LPEN493,16997
#define RCC_APB1LPENR_UART5LPEN	RCC_APB1LPENR_UART5LPEN494,17040
#define RCC_APB1LPENR_UART4LPEN	RCC_APB1LPENR_UART4LPEN495,17084
#define RCC_APB1LPENR_USART3LPEN	RCC_APB1LPENR_USART3LPEN496,17128
#define RCC_APB1LPENR_USART2LPEN	RCC_APB1LPENR_USART2LPEN497,17172
#define RCC_APB1LPENR_SPI3LPEN	RCC_APB1LPENR_SPI3LPEN498,17216
#define RCC_APB1LPENR_SPI2LPEN	RCC_APB1LPENR_SPI2LPEN499,17259
#define RCC_APB1LPENR_WWDGLPEN	RCC_APB1LPENR_WWDGLPEN500,17302
#define RCC_APB1LPENR_TIM14LPEN	RCC_APB1LPENR_TIM14LPEN501,17345
#define RCC_APB1LPENR_TIM13LPEN	RCC_APB1LPENR_TIM13LPEN502,17388
#define RCC_APB1LPENR_TIM12LPEN	RCC_APB1LPENR_TIM12LPEN503,17431
#define RCC_APB1LPENR_TIM7LPEN	RCC_APB1LPENR_TIM7LPEN504,17474
#define RCC_APB1LPENR_TIM6LPEN	RCC_APB1LPENR_TIM6LPEN505,17516
#define RCC_APB1LPENR_TIM5LPEN	RCC_APB1LPENR_TIM5LPEN506,17558
#define RCC_APB1LPENR_TIM4LPEN	RCC_APB1LPENR_TIM4LPEN507,17600
#define RCC_APB1LPENR_TIM3LPEN	RCC_APB1LPENR_TIM3LPEN508,17642
#define RCC_APB1LPENR_TIM2LPEN	RCC_APB1LPENR_TIM2LPEN509,17684
#define RCC_APB2LPENR_TIM11LPEN	RCC_APB2LPENR_TIM11LPEN513,17809
#define RCC_APB2LPENR_TIM10LPEN	RCC_APB2LPENR_TIM10LPEN514,17853
#define RCC_APB2LPENR_TIM9LPEN	RCC_APB2LPENR_TIM9LPEN515,17897
#define RCC_APB2LPENR_SYSCFGLPEN	RCC_APB2LPENR_SYSCFGLPEN516,17940
#define RCC_APB2LPENR_SPI1LPEN	RCC_APB2LPENR_SPI1LPEN517,17984
#define RCC_APB2LPENR_SDIOLPEN	RCC_APB2LPENR_SDIOLPEN518,18027
#define RCC_APB2LPENR_ADC3LPEN	RCC_APB2LPENR_ADC3LPEN519,18070
#define RCC_APB2LPENR_ADC2LPEN	RCC_APB2LPENR_ADC2LPEN520,18113
#define RCC_APB2LPENR_ADC1LPEN	RCC_APB2LPENR_ADC1LPEN521,18155
#define RCC_APB2LPENR_USART6LPEN	RCC_APB2LPENR_USART6LPEN522,18197
#define RCC_APB2LPENR_USART1LPEN	RCC_APB2LPENR_USART1LPEN523,18240
#define RCC_APB2LPENR_TIM8LPEN	RCC_APB2LPENR_TIM8LPEN524,18283
#define RCC_APB2LPENR_TIM1LPEN	RCC_APB2LPENR_TIM1LPEN525,18325
#define RCC_BDCR_BDRST	RCC_BDCR_BDRST529,18449
#define RCC_BDCR_RTCEN	RCC_BDCR_RTCEN530,18485
#define RCC_BDCR_LSEBYP	RCC_BDCR_LSEBYP532,18549
#define RCC_BDCR_LSERDY	RCC_BDCR_LSERDY533,18585
#define RCC_BDCR_LSEON	RCC_BDCR_LSEON534,18621
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF538,18738
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF539,18775
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF540,18812
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF541,18849
#define RCC_CSR_PORRSTF	RCC_CSR_PORRSTF542,18886
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF543,18923
#define RCC_CSR_BORRSTF	RCC_CSR_BORRSTF544,18960
#define RCC_CSR_RMVF	RCC_CSR_RMVF545,18997
#define RCC_CSR_RESET_FLAGS	RCC_CSR_RESET_FLAGS546,19031
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY549,19194
#define RCC_CSR_LSION	RCC_CSR_LSION550,19229
#define RCC_SSCGR_SSCGEN	RCC_SSCGR_SSCGEN556,19414
#define RCC_SSCGR_SPREADSEL	RCC_SSCGR_SPREADSEL557,19451
#define RCC_SSCGR_INCSTEP_SHIFT	RCC_SSCGR_INCSTEP_SHIFT559,19523
#define RCC_SSCGR_MODPER_SHIFT	RCC_SSCGR_MODPER_SHIFT561,19590
#define RCC_PLLI2SCFGR_PLLI2SR_SHIFT	RCC_PLLI2SCFGR_PLLI2SR_SHIFT566,19745
#define RCC_PLLI2SCFGR_PLLI2SN_SHIFT	RCC_PLLI2SCFGR_PLLI2SN_SHIFT568,19822
enum rcc_clock_3v3 {rcc_clock_3v3577,20132
	RCC_CLOCK_3V3_120MHZ,RCC_CLOCK_3V3_120MHZ578,20153
	RCC_CLOCK_3V3_ENDRCC_CLOCK_3V3_END579,20176
struct rcc_clock_scale {rcc_clock_scale582,20199
	uint8_t pllm;pllm583,20224
	uint16_t plln;plln584,20239
	uint8_t pllp;pllp585,20255
	uint8_t pllq;pllq586,20270
	uint32_t flash_config;flash_config587,20285
	uint8_t hpre;hpre588,20309
	uint8_t ppre1;ppre1589,20324
	uint8_t ppre2;ppre2590,20340
	uint32_t apb1_frequency;apb1_frequency591,20356
	uint32_t apb2_frequency;apb2_frequency592,20382
enum rcc_osc {rcc_osc597,20486
	RCC_PLL,RCC_PLL598,20501
	RCC_HSE,RCC_HSE599,20511
	RCC_HSI,RCC_HSI600,20521
	RCC_LSE,RCC_LSE601,20531
	RCC_LSIRCC_LSI602,20541
#define _REG_BIT(_REG_BIT605,20554
enum rcc_periph_clken {rcc_periph_clken607,20608
	RCC_GPIOA	= _REG_BIT(0x30, 0),RCC_GPIOA609,20657
	RCC_GPIOB	= _REG_BIT(0x30, 1),RCC_GPIOB610,20689
	RCC_GPIOC	= _REG_BIT(0x30, 2),RCC_GPIOC611,20721
	RCC_GPIOD	= _REG_BIT(0x30, 3),RCC_GPIOD612,20753
	RCC_GPIOE	= _REG_BIT(0x30, 4),RCC_GPIOE613,20785
	RCC_GPIOF	= _REG_BIT(0x30, 5),RCC_GPIOF614,20817
	RCC_GPIOG	= _REG_BIT(0x30, 6),RCC_GPIOG615,20849
	RCC_GPIOH	= _REG_BIT(0x30, 7),RCC_GPIOH616,20881
	RCC_GPIOI	= _REG_BIT(0x30, 8),RCC_GPIOI617,20913
	RCC_CRC		= _REG_BIT(0x30, 12),RCC_CRC618,20945
	RCC_BKPSRAM	= _REG_BIT(0x30, 18),RCC_BKPSRAM619,20977
	RCC_DMA1	= _REG_BIT(0x30, 21),RCC_DMA1620,21012
	RCC_DMA2	= _REG_BIT(0x30, 22),RCC_DMA2621,21044
	RCC_ETHMAC	= _REG_BIT(0x30, 25),RCC_ETHMAC622,21076
	RCC_ETHMACTX	= _REG_BIT(0x30, 26),RCC_ETHMACTX623,21110
	RCC_ETHMACRX	= _REG_BIT(0x30, 27),RCC_ETHMACRX624,21146
	RCC_ETHMACPTP	= _REG_BIT(0x30, 28),RCC_ETHMACPTP625,21182
	RCC_OTGHS	= _REG_BIT(0x30, 29),RCC_OTGHS626,21219
	RCC_OTGHSULPI	= _REG_BIT(0x30, 30),RCC_OTGHSULPI627,21252
	RCC_DCMI	= _REG_BIT(0x34, 0),RCC_DCMI630,21314
	RCC_CRYP	= _REG_BIT(0x34, 4),RCC_CRYP631,21345
	RCC_HASH	= _REG_BIT(0x34, 5),RCC_HASH632,21376
	RCC_RNG		= _REG_BIT(0x34, 6),RCC_RNG633,21407
	RCC_OTGFS	= _REG_BIT(0x34, 7),RCC_OTGFS634,21438
	RCC_FSMC	= _REG_BIT(0x38, 0),RCC_FSMC637,21495
	RCC_TIM2	= _REG_BIT(0x40, 0),RCC_TIM2640,21551
	RCC_TIM3	= _REG_BIT(0x40, 1),RCC_TIM3641,21582
	RCC_TIM4	= _REG_BIT(0x40, 2),RCC_TIM4642,21613
	RCC_TIM5	= _REG_BIT(0x40, 3),RCC_TIM5643,21644
	RCC_TIM6	= _REG_BIT(0x40, 4),RCC_TIM6644,21675
	RCC_TIM7	= _REG_BIT(0x40, 5),RCC_TIM7645,21706
	RCC_TIM12	= _REG_BIT(0x40, 6),RCC_TIM12646,21737
	RCC_TIM13	= _REG_BIT(0x40, 7),RCC_TIM13647,21769
	RCC_TIM14	= _REG_BIT(0x40, 8),RCC_TIM14648,21801
	RCC_WWDG	= _REG_BIT(0x40, 11),RCC_WWDG649,21833
	RCC_SPI2	= _REG_BIT(0x40, 14),RCC_SPI2650,21865
	RCC_SPI3	= _REG_BIT(0x40, 15),RCC_SPI3651,21897
	RCC_USART2	= _REG_BIT(0x40, 17),RCC_USART2652,21929
	RCC_USART3	= _REG_BIT(0x40, 18),RCC_USART3653,21963
	RCC_UART4	= _REG_BIT(0x40, 19),RCC_UART4654,21997
	RCC_UART5	= _REG_BIT(0x40, 20),RCC_UART5655,22030
	RCC_I2C1	= _REG_BIT(0x40, 21),RCC_I2C1656,22063
	RCC_I2C2	= _REG_BIT(0x40, 22),RCC_I2C2657,22095
	RCC_I2C3	= _REG_BIT(0x40, 23),RCC_I2C3658,22127
	RCC_CAN1	= _REG_BIT(0x40, 25),RCC_CAN1659,22159
	RCC_CAN2	= _REG_BIT(0x40, 26),RCC_CAN2660,22191
	RCC_PWR		= _REG_BIT(0x40, 28),RCC_PWR661,22223
	RCC_DAC		= _REG_BIT(0x40, 29),RCC_DAC662,22255
	RCC_TIM1	= _REG_BIT(0x44, 0),RCC_TIM1665,22312
	RCC_TIM8	= _REG_BIT(0x44, 1),RCC_TIM8666,22343
	RCC_USART1	= _REG_BIT(0x44, 4),RCC_USART1667,22374
	RCC_USART6	= _REG_BIT(0x44, 5),RCC_USART6668,22407
	RCC_ADC1	= _REG_BIT(0x44, 8),RCC_ADC1669,22440
	RCC_ADC2	= _REG_BIT(0x44, 9),RCC_ADC2670,22471
	RCC_ADC3	= _REG_BIT(0x44, 10),RCC_ADC3671,22502
	RCC_SDIO	= _REG_BIT(0x44, 11),RCC_SDIO672,22534
	RCC_SPI1	= _REG_BIT(0x44, 12),RCC_SPI1673,22566
	RCC_SYSCFG	= _REG_BIT(0x44, 14),RCC_SYSCFG674,22598
	RCC_TIM9	= _REG_BIT(0x44, 16),RCC_TIM9675,22632
	RCC_TIM10	= _REG_BIT(0x44, 17),RCC_TIM10676,22664
	RCC_TIM11	= _REG_BIT(0x44, 18),RCC_TIM11677,22697
	RCC_RTC		= _REG_BIT(0x70, 15),/* BDCR[15] */RCC_RTC680,22759
	SCC_GPIOA	= _REG_BIT(0x50, 0),SCC_GPIOA683,22831
	SCC_GPIOB	= _REG_BIT(0x50, 1),SCC_GPIOB684,22863
	SCC_GPIOC	= _REG_BIT(0x50, 2),SCC_GPIOC685,22895
	SCC_GPIOD	= _REG_BIT(0x50, 3),SCC_GPIOD686,22927
	SCC_GPIOE	= _REG_BIT(0x50, 4),SCC_GPIOE687,22959
	SCC_GPIOF	= _REG_BIT(0x50, 5),SCC_GPIOF688,22991
	SCC_GPIOG	= _REG_BIT(0x50, 6),SCC_GPIOG689,23023
	SCC_GPIOH	= _REG_BIT(0x50, 7),SCC_GPIOH690,23055
	SCC_GPIOI	= _REG_BIT(0x50, 8),SCC_GPIOI691,23087
	SCC_CRC		= _REG_BIT(0x50, 12),SCC_CRC692,23119
	SCC_FLTIF	= _REG_BIT(0x50, 15),SCC_FLTIF693,23151
	SCC_SRAM1	= _REG_BIT(0x50, 16),SCC_SRAM1694,23184
	SCC_SRAM2	= _REG_BIT(0x50, 17),SCC_SRAM2695,23217
	SCC_BKPSRAM	= _REG_BIT(0x50, 18),SCC_BKPSRAM696,23250
	SCC_DMA1	= _REG_BIT(0x50, 21),SCC_DMA1697,23285
	SCC_DMA2	= _REG_BIT(0x50, 22),SCC_DMA2698,23317
	SCC_ETHMAC	= _REG_BIT(0x50, 25),SCC_ETHMAC699,23349
	SCC_ETHMACTX	= _REG_BIT(0x50, 26),SCC_ETHMACTX700,23383
	SCC_ETHMACRX	= _REG_BIT(0x50, 27),SCC_ETHMACRX701,23419
	SCC_ETHMACPTP	= _REG_BIT(0x50, 28),SCC_ETHMACPTP702,23455
	SCC_OTGHS	= _REG_BIT(0x50, 29),SCC_OTGHS703,23492
	SCC_OTGHSULPI	= _REG_BIT(0x50, 30),SCC_OTGHSULPI704,23525
	SCC_DCMI	= _REG_BIT(0x54, 0),SCC_DCMI707,23587
	SCC_CRYP	= _REG_BIT(0x54, 4),SCC_CRYP708,23618
	SCC_HASH	= _REG_BIT(0x54, 5),SCC_HASH709,23649
	SCC_RNG		= _REG_BIT(0x54, 6),SCC_RNG710,23680
	SCC_OTGFS	= _REG_BIT(0x54, 7),SCC_OTGFS711,23711
	SCC_FSMC	= _REG_BIT(0x58, 0),SCC_FSMC714,23768
	SCC_TIM2	= _REG_BIT(0x60, 0),SCC_TIM2717,23824
	SCC_TIM3	= _REG_BIT(0x60, 1),SCC_TIM3718,23855
	SCC_TIM4	= _REG_BIT(0x60, 2),SCC_TIM4719,23886
	SCC_TIM5	= _REG_BIT(0x60, 3),SCC_TIM5720,23917
	SCC_TIM6	= _REG_BIT(0x60, 4),SCC_TIM6721,23948
	SCC_TIM7	= _REG_BIT(0x60, 5),SCC_TIM7722,23979
	SCC_TIM12	= _REG_BIT(0x60, 6),SCC_TIM12723,24010
	SCC_TIM13	= _REG_BIT(0x60, 7),SCC_TIM13724,24042
	SCC_TIM14	= _REG_BIT(0x60, 8),SCC_TIM14725,24074
	SCC_WWDG	= _REG_BIT(0x60, 11),SCC_WWDG726,24106
	SCC_SPI2	= _REG_BIT(0x60, 14),SCC_SPI2727,24138
	SCC_SPI3	= _REG_BIT(0x60, 15),SCC_SPI3728,24170
	SCC_USART2	= _REG_BIT(0x60, 17),SCC_USART2729,24202
	SCC_USART3	= _REG_BIT(0x60, 18),SCC_USART3730,24236
	SCC_UART4	= _REG_BIT(0x60, 19),SCC_UART4731,24270
	SCC_UART5	= _REG_BIT(0x60, 20),SCC_UART5732,24303
	SCC_I2C1	= _REG_BIT(0x60, 21),SCC_I2C1733,24336
	SCC_I2C2	= _REG_BIT(0x60, 22),SCC_I2C2734,24368
	SCC_I2C3	= _REG_BIT(0x60, 23),SCC_I2C3735,24400
	SCC_CAN1	= _REG_BIT(0x60, 25),SCC_CAN1736,24432
	SCC_CAN2	= _REG_BIT(0x60, 26),SCC_CAN2737,24464
	SCC_PWR		= _REG_BIT(0x60, 28),SCC_PWR738,24496
	SCC_DAC		= _REG_BIT(0x60, 29),SCC_DAC739,24528
	SCC_TIM1	= _REG_BIT(0x64, 0),SCC_TIM1742,24585
	SCC_TIM8	= _REG_BIT(0x64, 1),SCC_TIM8743,24616
	SCC_USART1	= _REG_BIT(0x64, 4),SCC_USART1744,24647
	SCC_USART6	= _REG_BIT(0x64, 5),SCC_USART6745,24680
	SCC_ADC1	= _REG_BIT(0x64, 8),SCC_ADC1746,24713
	SCC_ADC2	= _REG_BIT(0x64, 9),SCC_ADC2747,24744
	SCC_ADC3	= _REG_BIT(0x64, 10),SCC_ADC3748,24775
	SCC_SDIO	= _REG_BIT(0x64, 11),SCC_SDIO749,24807
	SCC_SPI1	= _REG_BIT(0x64, 12),SCC_SPI1750,24839
	SCC_SYSCFG	= _REG_BIT(0x64, 14),SCC_SYSCFG751,24871
	SCC_TIM9	= _REG_BIT(0x64, 16),SCC_TIM9752,24905
	SCC_TIM10	= _REG_BIT(0x64, 17),SCC_TIM10753,24937
	SCC_TIM11	= _REG_BIT(0x64, 18),SCC_TIM11754,24970
enum rcc_periph_rst {rcc_periph_rst757,25007
	RST_GPIOA	= _REG_BIT(0x10, 0),RST_GPIOA759,25054
	RST_GPIOB	= _REG_BIT(0x10, 1),RST_GPIOB760,25086
	RST_GPIOC	= _REG_BIT(0x10, 2),RST_GPIOC761,25118
	RST_GPIOD	= _REG_BIT(0x10, 3),RST_GPIOD762,25150
	RST_GPIOE	= _REG_BIT(0x10, 4),RST_GPIOE763,25182
	RST_GPIOF	= _REG_BIT(0x10, 5),RST_GPIOF764,25214
	RST_GPIOG	= _REG_BIT(0x10, 6),RST_GPIOG765,25246
	RST_GPIOH	= _REG_BIT(0x10, 7),RST_GPIOH766,25278
	RST_GPIOI	= _REG_BIT(0x10, 8),RST_GPIOI767,25310
	RST_CRC		= _REG_BIT(0x10, 12),RST_CRC768,25342
	RST_DMA1	= _REG_BIT(0x10, 21),RST_DMA1769,25374
	RST_DMA2	= _REG_BIT(0x10, 22),RST_DMA2770,25406
	RST_ETHMAC	= _REG_BIT(0x10, 25),RST_ETHMAC771,25438
	RST_OTGHS	= _REG_BIT(0x10, 29),RST_OTGHS772,25472
	RST_DCMI	= _REG_BIT(0x14, 0),RST_DCMI775,25530
	RST_CRYP	= _REG_BIT(0x14, 4),RST_CRYP776,25561
	RST_HASH	= _REG_BIT(0x14, 5),RST_HASH777,25592
	RST_RNG		= _REG_BIT(0x14, 6),RST_RNG778,25623
	RST_OTGFS	= _REG_BIT(0x14, 7),RST_OTGFS779,25654
	RST_FSMC	= _REG_BIT(0x18, 0),RST_FSMC782,25711
	RST_TIM2	= _REG_BIT(0x20, 0),RST_TIM2785,25767
	RST_TIM3	= _REG_BIT(0x20, 1),RST_TIM3786,25798
	RST_TIM4	= _REG_BIT(0x20, 2),RST_TIM4787,25829
	RST_TIM5	= _REG_BIT(0x20, 3),RST_TIM5788,25860
	RST_TIM6	= _REG_BIT(0x20, 4),RST_TIM6789,25891
	RST_TIM7	= _REG_BIT(0x20, 5),RST_TIM7790,25922
	RST_TIM12	= _REG_BIT(0x20, 6),RST_TIM12791,25953
	RST_TIM13	= _REG_BIT(0x20, 7),RST_TIM13792,25985
	RST_TIM14	= _REG_BIT(0x20, 8),RST_TIM14793,26017
	RST_WWDG	= _REG_BIT(0x20, 11),RST_WWDG794,26049
	RST_SPI2	= _REG_BIT(0x20, 14),RST_SPI2795,26081
	RST_SPI3	= _REG_BIT(0x20, 15),RST_SPI3796,26113
	RST_USART2	= _REG_BIT(0x20, 17),RST_USART2797,26145
	RST_USART3	= _REG_BIT(0x20, 18),RST_USART3798,26179
	RST_UART4	= _REG_BIT(0x20, 19),RST_UART4799,26213
	RST_UART5	= _REG_BIT(0x20, 20),RST_UART5800,26246
	RST_I2C1	= _REG_BIT(0x20, 21),RST_I2C1801,26279
	RST_I2C2	= _REG_BIT(0x20, 22),RST_I2C2802,26311
	RST_I2C3	= _REG_BIT(0x20, 23),RST_I2C3803,26343
	RST_CAN1	= _REG_BIT(0x20, 25),RST_CAN1804,26375
	RST_CAN2	= _REG_BIT(0x20, 26),RST_CAN2805,26407
	RST_PWR		= _REG_BIT(0x20, 28),RST_PWR806,26439
	RST_DAC		= _REG_BIT(0x20, 29),RST_DAC807,26471
	RST_TIM1	= _REG_BIT(0x24, 0),RST_TIM1810,26528
	RST_TIM8	= _REG_BIT(0x24, 1),RST_TIM8811,26559
	RST_USART1	= _REG_BIT(0x24, 4),RST_USART1812,26590
	RST_USART6	= _REG_BIT(0x24, 5),RST_USART6813,26623
	RST_ADC		= _REG_BIT(0x24, 8),RST_ADC814,26656
	RST_SDIO	= _REG_BIT(0x24, 11),RST_SDIO815,26687
	RST_SPI1	= _REG_BIT(0x24, 12),RST_SPI1816,26719
	RST_SYSCFG	= _REG_BIT(0x24, 14),RST_SYSCFG817,26751
	RST_TIM9	= _REG_BIT(0x24, 16),RST_TIM9818,26785
	RST_TIM10	= _REG_BIT(0x24, 17),RST_TIM10819,26817
	RST_TIM11	= _REG_BIT(0x24, 18),RST_TIM11820,26850

../../../../libopencm3/include/libopencm3/stm32/f2/iwdg.h,52
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H34,1045

../../../../libopencm3/include/libopencm3/stm32/f2/rtc.h,49
#define LIBOPENCM3_RTC_HLIBOPENCM3_RTC_H32,964

../../../../libopencm3/include/libopencm3/stm32/f2/doc-stm32f2.h,0

../../../../libopencm3/include/libopencm3/stm32/f2/exti.h,52
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H37,1164

../../../../libopencm3/include/libopencm3/stm32/f2/i2c.h,49
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H32,965

../../../../libopencm3/include/libopencm3/stm32/f2/timer.h,0

../../../../libopencm3/include/libopencm3/stm32/f2/gpio.h,51
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H32,979

../../../../libopencm3/include/libopencm3/stm32/f2/crc.h,50
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H34,1041

../../../../libopencm3/include/libopencm3/stm32/f2/crypto.h,56
#define LIBOPENCM3_CRYPTO_HLIBOPENCM3_CRYPTO_H32,1006

../../../../libopencm3/include/libopencm3/stm32/f2/dma.h,49
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H32,968

../../../../libopencm3/include/libopencm3/stm32/f2/irq.json,2768
        "nvic_wwdg", 03,16
        "pvd", 14,38
        "tamp_stamp", 25,54
        "rtc_wkup", 36,77
        "flash", 47,98
        "rcc", 58,116
        "exti0", 69,132
        "exti1", 710,150
        "exti2", 811,168
        "exti3", 912,186
        "exti4", 1013,204
        "dma1_stream0", 1114,222
        "dma1_stream1", 1215,247
        "dma1_stream2", 1316,272
        "dma1_stream3", 1417,297
        "dma1_stream4", 1518,322
        "dma1_stream5", 1619,347
        "dma1_stream6", 1720,372
        "adc", 1821,397
        "can1_tx", 1922,413
        "can1_rx0", 2023,433
        "can1_rx1", 2124,454
        "can1_sce", 2225,475
        "exti9_5", 2326,496
        "tim1_brk_tim9", 2427,516
        "tim1_up_tim10", 2528,542
        "tim1_trg_com_tim11", 2629,568
        "tim1_cc", 2730,599
        "tim2", 2831,619
        "tim3", 2932,636
        "tim4", 3033,653
        "i2c1_ev", 3134,670
        "i2c1_er", 3235,690
        "i2c2_ev", 3336,710
        "i2c2_er", 3437,730
        "spi1", 3538,750
        "spi2", 3639,767
        "usart1", 3740,784
        "usart2", 3841,803
        "usart3", 3942,822
        "exti15_10", 4043,841
        "rtc_alarm", 4144,863
        "usb_fs_wkup", 4245,885
        "tim8_brk_tim12", 4346,909
        "tim8_up_tim13", 4447,936
        "tim8_trg_com_tim14", 4548,962
        "tim8_cc", 4649,993
        "dma1_stream7", 4750,1013
        "fsmc", 4851,1038
        "sdio", 4952,1055
        "tim5", 5053,1072
        "spi3", 5154,1089
        "uart4", 5255,1106
        "uart5", 5356,1124
        "tim6_dac", 5457,1142
        "tim7", 5558,1163
        "dma2_stream0", 5659,1180
        "dma2_stream1", 5760,1205
        "dma2_stream2", 5861,1230
        "dma2_stream3", 5962,1255
        "dma2_stream4", 6063,1280
        "eth", 6164,1305
        "eth_wkup", 6265,1321
        "can2_tx", 6366,1342
        "can2_rx0", 6467,1362
        "can2_rx1", 6568,1383
        "can2_sce", 6669,1404
        "otg_fs", 6770,1425
        "dma2_stream5", 6871,1444
        "dma2_stream6", 6972,1469
        "dma2_stream7", 7073,1494
        "usart6", 7174,1519
        "i2c3_ev", 7275,1538
        "i2c3_er", 7376,1558
        "otg_hs_ep1_out", 7477,1578
        "otg_hs_ep1_in", 7578,1605
        "otg_hs_wkup", 7679,1631
        "otg_hs", 7780,1655
        "dcmi", 7881,1674
        "cryp", 7982,1691
        "hash_rng"8083,1708
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 F2 series", partname_humanreadable85,1735
    "partname_doxygen": "STM32F2", partname_doxygen86,1785
    "includeguard": "LIBOPENCM3_STM32_F2_NVIC_H"includeguard87,1821

../../../../libopencm3/include/libopencm3/stm32/f2/hash.h,51
#define LIBOPENCM3_HASH_HLIBOPENCM3_HASH_H32,968

../../../../libopencm3/include/libopencm3/stm32/f2/rng.h,49
#define LIBOPENCM3_RNG_HLIBOPENCM3_RNG_H19,751

../../../../libopencm3/include/libopencm3/stm32/f2/flash.h,157
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H32,997
#define FLASH_SR_PGSERR	FLASH_SR_PGSERR38,1186
#define FLASH_OPTCR_WDG_SW	FLASH_OPTCR_WDG_SW39,1221

../../../../libopencm3/include/libopencm3/stm32/f2/pwr.h,132
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H34,1031
#define PWR_CR_FPDS	PWR_CR_FPDS48,1405
#define PWR_CSR_BRE	PWR_CSR_BRE55,1602

../../../../libopencm3/include/libopencm3/stm32/f2/usart.h,53
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H32,972

../../../../libopencm3/include/libopencm3/stm32/desig.h,53
#define LIBOPENCM3_DESIG_HLIBOPENCM3_DESIG_H21,812

../../../../libopencm3/include/libopencm3/stm32/cec.h,0

../../../../libopencm3/include/libopencm3/stm32/dmamux.h,0

../../../../libopencm3/include/libopencm3/stm32/dma.h,0

../../../../libopencm3/include/libopencm3/stm32/hash.h,0

../../../../libopencm3/include/libopencm3/stm32/fsmc.h,4880
#define LIBOPENCM3_FSMC_HLIBOPENCM3_FSMC_H21,810
#define FSMC_BANK1_BASE	FSMC_BANK1_BASE35,1202
#define FSMC_BANK2_BASE	FSMC_BANK2_BASE36,1258
#define FSMC_BANK3_BASE	FSMC_BANK3_BASE37,1330
#define FSMC_BANK4_BASE	FSMC_BANK4_BASE38,1385
#define FSMC_BCR(FSMC_BCR43,1604
#define FSMC_BCR1	FSMC_BCR144,1661
#define FSMC_BCR2	FSMC_BCR245,1693
#define FSMC_BCR3	FSMC_BCR346,1725
#define FSMC_BCR4	FSMC_BCR447,1757
#define FSMC_BTR(FSMC_BTR50,1857
#define FSMC_BTR1	FSMC_BTR151,1914
#define FSMC_BTR2	FSMC_BTR252,1946
#define FSMC_BTR3	FSMC_BTR353,1978
#define FSMC_BTR4	FSMC_BTR454,2010
#define FSMC_BWTR(FSMC_BWTR57,2105
#define FSMC_BWTR1	FSMC_BWTR158,2164
#define FSMC_BWTR2	FSMC_BWTR259,2198
#define FSMC_BWTR3	FSMC_BWTR360,2232
#define FSMC_BWTR4	FSMC_BWTR461,2266
#define FSMC_PCR(FSMC_PCR64,2361
#define FSMC_PCR2	FSMC_PCR265,2421
#define FSMC_PCR3	FSMC_PCR366,2453
#define FSMC_PCR4	FSMC_PCR467,2485
#define FSMC_SR(FSMC_SR70,2576
#define FSMC_SR2	FSMC_SR271,2635
#define FSMC_SR3	FSMC_SR372,2665
#define FSMC_SR4	FSMC_SR473,2695
#define FSMC_PMEM(FSMC_PMEM76,2787
#define FSMC_PMEM2	FSMC_PMEM277,2848
#define FSMC_PMEM3	FSMC_PMEM378,2882
#define FSMC_PMEM4	FSMC_PMEM479,2916
#define FSMC_PATT(FSMC_PATT82,3015
#define FSMC_PATT2	FSMC_PATT283,3076
#define FSMC_PATT3	FSMC_PATT384,3110
#define FSMC_PATT4	FSMC_PATT485,3144
#define FSMC_PIO4	FSMC_PIO488,3225
#define FSMC_ECCR(FSMC_ECCR91,3315
#define FSMC_ECCR2	FSMC_ECCR292,3376
#define FSMC_ECCR3	FSMC_ECCR393,3410
#define FSMC_BCR_CBURSTRW	FSMC_BCR_CBURSTRW100,3592
#define FSMC_BCR_ASYNCWAIT	FSMC_BCR_ASYNCWAIT105,3720
#define FSMC_BCR_EXTMOD	FSMC_BCR_EXTMOD108,3794
#define FSMC_BCR_WAITEN	FSMC_BCR_WAITEN111,3861
#define FSMC_BCR_WREN	FSMC_BCR_WREN114,3927
#define FSMC_BCR_WAITCFG	FSMC_BCR_WAITCFG117,4003
#define FSMC_BCR_WRAPMOD	FSMC_BCR_WRAPMOD120,4082
#define FSMC_BCR_WAITPOL	FSMC_BCR_WAITPOL123,4159
#define FSMC_BCR_BURSTEN	FSMC_BCR_BURSTEN126,4227
#define FSMC_BCR_FACCEN	FSMC_BCR_FACCEN131,4321
#define FSMC_BCR_MWID	FSMC_BCR_MWID134,4396
#define FSMC_BCR_MTYP	FSMC_BCR_MTYP137,4459
#define FSMC_BCR_MUXEN	FSMC_BCR_MUXEN140,4543
#define FSMC_BCR_MBKEN	FSMC_BCR_MBKEN143,4614
#define FSMC_BTx_ACCMOD_A	FSMC_BTx_ACCMOD_A150,4791
#define FSMC_BTx_ACCMOD_B	FSMC_BTx_ACCMOD_B151,4822
#define FSMC_BTx_ACCMOD_C	FSMC_BTx_ACCMOD_C152,4853
#define FSMC_BTx_ACCMOD_D	FSMC_BTx_ACCMOD_D153,4884
#define FSMC_BTR_ACCMOD	FSMC_BTR_ACCMOD156,4949
#define FSMC_BTR_ACCMODx(FSMC_BTR_ACCMODx157,4985
#define FSMC_BTR_DATLAT	FSMC_BTR_DATLAT160,5104
#define FSMC_BTR_DATLATx(FSMC_BTR_DATLATx161,5140
#define FSMC_BTR_CLKDIV	FSMC_BTR_CLKDIV164,5248
#define FSMC_BTR_CLKDIVx(FSMC_BTR_CLKDIVx165,5284
#define FSMC_BTR_BUSTURN	FSMC_BTR_BUSTURN168,5387
#define FSMC_BTR_BUSTURNx(FSMC_BTR_BUSTURNx169,5423
#define FSMC_BTR_DATAST	FSMC_BTR_DATAST172,5515
#define FSMC_BTR_DATASTx(FSMC_BTR_DATASTx173,5550
#define FSMC_BTR_ADDHLD	FSMC_BTR_ADDHLD176,5647
#define FSMC_BTR_ADDHLDx(FSMC_BTR_ADDHLDx177,5682
#define FSMC_BTR_ADDSET	FSMC_BTR_ADDSET180,5780
#define FSMC_BTR_ADDSETx(FSMC_BTR_ADDSETx181,5815
#define FSMC_BWTR_ACCMOD	FSMC_BWTR_ACCMOD188,6010
#define FSMC_BWTR_DATLAT	FSMC_BWTR_DATLAT191,6115
#define FSMC_BWTR_CLKDIV	FSMC_BWTR_CLKDIV194,6209
#define FSMC_BWTR_DATAST	FSMC_BWTR_DATAST199,6318
#define FSMC_BWTR_ADDHLD	FSMC_BWTR_ADDHLD202,6401
#define FSMC_BWTR_ADDSET	FSMC_BWTR_ADDSET205,6485
#define FSMC_PCR_ECCPS	FSMC_PCR_ECCPS212,6667
#define FSMC_PCR_TAR	FSMC_PCR_TAR215,6737
#define FSMC_PCR_TCLR	FSMC_PCR_TCLR218,6805
#define FSMC_PCR_ECCEN	FSMC_PCR_ECCEN223,6915
#define FSMC_PCR_PWID	FSMC_PCR_PWID226,6981
#define FSMC_PCR_PTYP	FSMC_PCR_PTYP229,7039
#define FSMC_PCR_PBKEN	FSMC_PCR_PBKEN232,7128
#define FSMC_PCR_PWAITEN	FSMC_PCR_PWAITEN235,7202
#define FSMC_SR_FEMPT	FSMC_SR_FEMPT244,7397
#define FSMC_SR_IFEN	FSMC_SR_IFEN247,7487
#define FSMC_SR_ILEN	FSMC_SR_ILEN250,7574
#define FSMC_SR_IREN	FSMC_SR_IREN253,7662
#define FSMC_SR_IFS	FSMC_SR_IFS256,7736
#define FSMC_SR_ILS	FSMC_SR_ILS259,7807
#define FSMC_SR_IRS	FSMC_SR_IRS262,7879
#define FSMC_PMEM_MEMHIZX	FSMC_PMEM_MEMHIZX267,8047
#define FSMC_PMEM_MEMHOLDX	FSMC_PMEM_MEMHOLDX270,8134
#define FSMC_PMEM_MEMWAITX	FSMC_PMEM_MEMWAITX273,8221
#define FSMC_PMEM_MEMSETX	FSMC_PMEM_MEMSETX276,8306
#define FSMC_PATT_ATTHIZX	FSMC_PATT_ATTHIZX281,8482
#define FSMC_PATT_ATTHOLDX	FSMC_PATT_ATTHOLDX284,8572
#define FSMC_PATT_ATTWAITX	FSMC_PATT_ATTWAITX287,8662
#define FSMC_PATT_ATTSETX	FSMC_PATT_ATTSETX290,8750
#define FSMC_PIO4_IOHIZX	FSMC_PIO4_IOHIZX295,8912
#define FSMC_PIO4_IOHOLDX	FSMC_PIO4_IOHOLDX298,8987
#define FSMC_PIO4_IOWAITX	FSMC_PIO4_IOWAITX301,9062
#define FSMC_PIO4_IOSETX	FSMC_PIO4_IOSETX304,9135
#define FSMC_ECCR_ECCX	FSMC_ECCR_ECCX309,9281

../../../../libopencm3/include/libopencm3/stm32/g0/spi.h,49
#define LIBOPENCM3_SPI_HLIBOPENCM3_SPI_H29,963

../../../../libopencm3/include/libopencm3/stm32/g0/memorymap.h,3320
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H19,757
#define FLASH_BASE	FLASH_BASE23,828
#define PERIPH_BASE	PERIPH_BASE24,863
#define IOPORT_BASE	IOPORT_BASE25,899
#define INFO_BASE	INFO_BASE26,935
#define PERIPH_BASE_APB	PERIPH_BASE_APB27,969
#define PERIPH_BASE_AHB	PERIPH_BASE_AHB28,1019
#define TIM2_BASE	TIM2_BASE31,1080
#define TIM3_BASE	TIM3_BASE32,1127
#define TIM4_BASE	TIM4_BASE33,1174
#define TIM6_BASE	TIM6_BASE34,1221
#define TIM7_BASE	TIM7_BASE35,1268
#define TIM14_BASE	TIM14_BASE36,1315
#define RTC_BASE	RTC_BASE37,1363
#define WWDG_BASE	WWDG_BASE38,1409
#define IWDG_BASE	IWDG_BASE39,1456
#define SPI2_BASE	SPI2_BASE40,1503
#define SPI3_BASE	SPI3_BASE41,1550
#define USART2_BASE	USART2_BASE42,1597
#define USART3_BASE	USART3_BASE43,1646
#define USART4_BASE	USART4_BASE44,1695
#define USART5_BASE	USART5_BASE45,1744
#define I2C1_BASE	I2C1_BASE46,1793
#define I2C2_BASE	I2C2_BASE47,1840
#define USB_BASE	USB_BASE48,1887
#define FDCAN1_BASE	FDCAN1_BASE49,1933
#define FDCAN2_BASE	FDCAN2_BASE50,1982
#define CRS_BASE	CRS_BASE51,2031
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE52,2077
#define DAC_BASE	DAC_BASE53,2132
#define CEC_BASE	CEC_BASE54,2178
#define LPTIM1_BASE	LPTIM1_BASE55,2224
#define LPUART1_BASE	LPUART1_BASE56,2273
#define LPUART2_BASE	LPUART2_BASE57,2323
#define I2C3_BASE	I2C3_BASE58,2373
#define LPTIM2_BASE	LPTIM2_BASE59,2420
#define USB_RAM1_BASE	USB_RAM1_BASE60,2469
#define USB_RAM2_BASE	USB_RAM2_BASE61,2520
#define UCPD1_BASE	UCPD1_BASE62,2571
#define UCPD2_BASE	UCPD2_BASE63,2619
#define TAMP_BASE	TAMP_BASE64,2667
#define FDCANMSG_BASE	FDCANMSG_BASE65,2714
#define SYSCFG_BASE	SYSCFG_BASE66,2765
#define VREFBUF_BASE	VREFBUF_BASE67,2815
#define SYSCFG_ITLINE_BASE	SYSCFG_ITLINE_BASE68,2866
#define COMP_BASE	COMP_BASE69,2922
#define ADC1_BASE	ADC1_BASE70,2970
#define TIM1_BASE	TIM1_BASE71,3018
#define SPI1_BASE	SPI1_BASE72,3066
#define USART1_BASE	USART1_BASE73,3114
#define USART6_BASE	USART6_BASE74,3164
#define TIM15_BASE	TIM15_BASE75,3214
#define TIM16_BASE	TIM16_BASE76,3263
#define TIM17_BASE	TIM17_BASE77,3312
#define DBGMCU_BASE	DBGMCU_BASE78,3361
#define DMA1_BASE	DMA1_BASE81,3422
#define DMA2_BASE	DMA2_BASE82,3470
#define DMAMUX_BASE	DMAMUX_BASE83,3518
#define RCC_BASE	RCC_BASE84,3568
#define EXTI_BASE	EXTI_BASE85,3615
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE86,3663
#define CRC_BASE	CRC_BASE87,3724
#define RNG_BASE	RNG_BASE88,3771
#define AES_BASE	AES_BASE89,3818
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE91,3866
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE92,3916
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE93,3966
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE94,4016
#define GPIO_PORT_E_BASE	GPIO_PORT_E_BASE95,4066
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE96,4116
#define DESIG_FLASH_SIZE_BASE	DESIG_FLASH_SIZE_BASE99,4201
#define DESIG_UNIQUE_ID_BASE	DESIG_UNIQUE_ID_BASE100,4245
#define DESIG_UNIQUE_ID0	DESIG_UNIQUE_ID0101,4288
#define DESIG_UNIQUE_ID1	DESIG_UNIQUE_ID1102,4343
#define DESIG_UNIQUE_ID2	DESIG_UNIQUE_ID2103,4402
#define ST_VREFINT_CAL	ST_VREFINT_CAL106,4514
#define ST_TSENSE_CAL1_30C	ST_TSENSE_CAL1_30C107,4566
#define ST_TSENSE_CAL2_130C	ST_TSENSE_CAL2_130C108,4621

../../../../libopencm3/include/libopencm3/stm32/g0/dac.h,76
#define LIBOPENCM3_DAC_HLIBOPENCM3_DAC_H27,963
#define DAC1	DAC135,1110

../../../../libopencm3/include/libopencm3/stm32/g0/nvic.h,1827
#define LIBOPENCM3_STM32_G0_NVIC_HLIBOPENCM3_STM32_G0_NVIC_H7,180
#define NVIC_WWDG_IRQ NVIC_WWDG_IRQ16,363
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,387
#define NVIC_RTC_IRQ NVIC_RTC_IRQ18,410
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ19,433
#define NVIC_RCC_IRQ NVIC_RCC_IRQ20,458
#define NVIC_EXTI0_1_IRQ NVIC_EXTI0_1_IRQ21,481
#define NVIC_EXTI2_3_IRQ NVIC_EXTI2_3_IRQ22,508
#define NVIC_EXTI4_15_IRQ NVIC_EXTI4_15_IRQ23,535
#define NVIC_UCPD1_UCPD2_IRQ NVIC_UCPD1_UCPD2_IRQ24,563
#define NVIC_DMA1_CHANNEL1_IRQ NVIC_DMA1_CHANNEL1_IRQ25,594
#define NVIC_DMA1_CHANNEL2_3_IRQ NVIC_DMA1_CHANNEL2_3_IRQ26,627
#define NVIC_DMA1_CHANNEL4_7_DMAMUX_IRQ NVIC_DMA1_CHANNEL4_7_DMAMUX_IRQ27,663
#define NVIC_ADC_COMP_IRQ NVIC_ADC_COMP_IRQ28,706
#define NVIC_TIM1_BRK_UP_TRG_COM_IRQ NVIC_TIM1_BRK_UP_TRG_COM_IRQ29,735
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ30,775
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ31,803
#define NVIC_TIM34_IRQ NVIC_TIM34_IRQ32,828
#define NVIC_TIM6_DAC_LPTIM1_IRQ NVIC_TIM6_DAC_LPTIM1_IRQ33,854
#define NVIC_TIM7_LPTIM2_IRQ NVIC_TIM7_LPTIM2_IRQ34,890
#define NVIC_TIM14_IRQ NVIC_TIM14_IRQ35,922
#define NVIC_TIM15_IRQ NVIC_TIM15_IRQ36,948
#define NVIC_TIM16_FDCAN_IT0_IRQ NVIC_TIM16_FDCAN_IT0_IRQ37,974
#define NVIC_TIM17_FDCAN_IT1_IRQ NVIC_TIM17_FDCAN_IT1_IRQ38,1010
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ39,1046
#define NVIC_I2C23_IRQ NVIC_I2C23_IRQ40,1071
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ41,1097
#define NVIC_SPI23_IRQ NVIC_SPI23_IRQ42,1122
#define NVIC_USART1_IRQ NVIC_USART1_IRQ43,1148
#define NVIC_USART2_LPUART2_IRQ NVIC_USART2_LPUART2_IRQ44,1175
#define NVIC_USART3456_LPUART1_IRQ NVIC_USART3456_LPUART1_IRQ45,1210
#define NVIC_CEC_IRQ NVIC_CEC_IRQ46,1248
#define NVIC_AES_RNG_IRQ NVIC_AES_RNG_IRQ47,1272
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT49,1301

../../../../libopencm3/include/libopencm3/stm32/g0/syscfg.h,6622
#define LIBOPENCM3_SYSCFG_HLIBOPENCM3_SYSCFG_H32,1094
#define SYSCFG_CFGR1	SYSCFG_CFGR138,1189
#define SYSCFG_CFGR2	SYSCFG_CFGR239,1239
#define SYSCFG_ITLINE(SYSCFG_ITLINE41,1290
#define SYSCFG_CFGR1_I2C_PA10_FMP	SYSCFG_CFGR1_I2C_PA10_FMP49,1491
#define SYSCFG_CFGR1_I2C_PA9_FMP	SYSCFG_CFGR1_I2C_PA9_FMP52,1588
#define SYSCFG_CFGR1_I2C2_FMP	SYSCFG_CFGR1_I2C2_FMP55,1705
#define SYSCFG_CFGR1_I2C1_FMP	SYSCFG_CFGR1_I2C1_FMP58,1819
#define SYSCFG_CFGR1_I2C_PB9_FMP	SYSCFG_CFGR1_I2C_PB9_FMP61,1912
#define SYSCFG_CFGR1_I2C_PB8_FMP	SYSCFG_CFGR1_I2C_PB8_FMP64,2008
#define SYSCFG_CFGR1_I2C_PB7_FMP	SYSCFG_CFGR1_I2C_PB7_FMP67,2104
#define SYSCFG_CFGR1_I2C_PB6_FMP	SYSCFG_CFGR1_I2C_PB6_FMP70,2200
#define SYSCFG_CFGR1_UCPD2_STROBE	SYSCFG_CFGR1_UCPD2_STROBE73,2306
#define SYSCFG_CFGR1_UCPD1_STROBE	SYSCFG_CFGR1_UCPD1_STROBE76,2413
#define SYSCFG_CFGR1_BOOSTEN	SYSCFG_CFGR1_BOOSTEN79,2527
#define SYSCFG_CFGR1_IR_MOD_SHIFT	SYSCFG_CFGR1_IR_MOD_SHIFT81,2567
#define SYSCFG_CFGR1_IR_MOD_MASK	SYSCFG_CFGR1_IR_MOD_MASK82,2605
#define SYSCFG_CFGR1_IR_MOD_TIM16	SYSCFG_CFGR1_IR_MOD_TIM1686,2741
#define SYSCFG_CFGR1_IR_MOD_USART1	SYSCFG_CFGR1_IR_MOD_USART187,2779
#define SYSCFG_CFGR1_IR_MOD_USART4	SYSCFG_CFGR1_IR_MOD_USART488,2818
#define SYSCFG_CFGR1_IR_POL	SYSCFG_CFGR1_IR_POL92,2922
#define SYSCFG_CFGR1_PA12_RMP	SYSCFG_CFGR1_PA12_RMP95,3009
#define SYSCFG_CFGR1_PA11_RMP	SYSCFG_CFGR1_PA11_RMP98,3098
#define SYSCFG_CFGR1_MEM_MODE_SHIFT	SYSCFG_CFGR1_MEM_MODE_SHIFT100,3139
#define SYSCFG_CFGR1_MEM_MODE_MASK	SYSCFG_CFGR1_MEM_MODE_MASK101,3179
#define SYSCFG_CFGR1_MEM_MODE_FLASH	SYSCFG_CFGR1_MEM_MODE_FLASH105,3310
#define SYSCFG_CFGR1_MEM_MODE_SYSTEM	SYSCFG_CFGR1_MEM_MODE_SYSTEM106,3350
#define SYSCFG_CFGR1_MEM_MODE_SRAM	SYSCFG_CFGR1_MEM_MODE_SRAM107,3390
#define SYSCFG_CFGR2_PB2_CDEN	SYSCFG_CFGR2_PB2_CDEN117,3574
#define SYSCFG_CFGR2_PB1_CDEN	SYSCFG_CFGR2_PB1_CDEN120,3671
#define SYSCFG_CFGR2_PB0_CDEN	SYSCFG_CFGR2_PB0_CDEN123,3768
#define SYSCFG_CFGR2_PA13_CDEN	SYSCFG_CFGR2_PA13_CDEN126,3867
#define SYSCFG_CFGR2_PA6_CDEN	SYSCFG_CFGR2_PA6_CDEN129,3965
#define SYSCFG_CFGR2_PA5_CDEN	SYSCFG_CFGR2_PA5_CDEN132,4062
#define SYSCFG_CFGR2_PA3_CDEN	SYSCFG_CFGR2_PA3_CDEN135,4159
#define SYSCFG_CFGR2_PA1_CDEN	SYSCFG_CFGR2_PA1_CDEN138,4256
#define SYSCFG_CFGR2_SRAM_PEF	SYSCFG_CFGR2_SRAM_PEF141,4350
#define SYSCFG_CFGR2_ECC_LOCK	SYSCFG_CFGR2_ECC_LOCK144,4439
#define SYSCFG_CFGR2_PVD_LOCK	SYSCFG_CFGR2_PVD_LOCK147,4529
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK	SYSCFG_CFGR2_SRAM_PARITY_LOCK150,4628
#define SYSCFG_CFGR2_LOCKUP_LOCK	SYSCFG_CFGR2_LOCKUP_LOCK153,4742
#define SYSCFG_ITLINE0_WWDG	SYSCFG_ITLINE0_WWDG159,4871
#define SYSCFG_ITLINE1_PVDOUT	SYSCFG_ITLINE1_PVDOUT164,4993
#define SYSCFG_ITLINE2_RTC	SYSCFG_ITLINE2_RTC169,5117
#define SYSCFG_ITLINE2_TAMP	SYSCFG_ITLINE2_TAMP170,5154
#define SYSCFG_ITLINE3_FLASH_ECC	SYSCFG_ITLINE3_FLASH_ECC175,5276
#define SYSCFG_ITLINE3_FLASH_ITF	SYSCFG_ITLINE3_FLASH_ITF176,5319
#define SYSCFG_ITLINE4_RCC	SYSCFG_ITLINE4_RCC181,5446
#define SYSCFG_ITLINE5_EXTI1	SYSCFG_ITLINE5_EXTI1186,5567
#define SYSCFG_ITLINE5_EXTI0	SYSCFG_ITLINE5_EXTI0187,5606
#define SYSCFG_ITLINE6_EXTI3	SYSCFG_ITLINE6_EXTI3192,5729
#define SYSCFG_ITLINE6_EXTI2	SYSCFG_ITLINE6_EXTI2193,5768
#define SYSCFG_ITLINE7_EXTI15	SYSCFG_ITLINE7_EXTI15198,5891
#define SYSCFG_ITLINE7_EXTI14	SYSCFG_ITLINE7_EXTI14199,5932
#define SYSCFG_ITLINE7_EXTI13	SYSCFG_ITLINE7_EXTI13200,5973
#define SYSCFG_ITLINE7_EXTI12	SYSCFG_ITLINE7_EXTI12201,6013
#define SYSCFG_ITLINE7_EXTI11	SYSCFG_ITLINE7_EXTI11202,6053
#define SYSCFG_ITLINE7_EXTI10	SYSCFG_ITLINE7_EXTI10203,6093
#define SYSCFG_ITLINE7_EXTI9	SYSCFG_ITLINE7_EXTI9204,6133
#define SYSCFG_ITLINE7_EXTI8	SYSCFG_ITLINE7_EXTI8205,6172
#define SYSCFG_ITLINE7_EXTI7	SYSCFG_ITLINE7_EXTI7206,6211
#define SYSCFG_ITLINE7_EXTI6	SYSCFG_ITLINE7_EXTI6207,6250
#define SYSCFG_ITLINE7_EXTI5	SYSCFG_ITLINE7_EXTI5208,6289
#define SYSCFG_ITLINE7_EXTI4	SYSCFG_ITLINE7_EXTI4209,6328
#define SYSCFG_ITLINE8_UCPD2	SYSCFG_ITLINE8_UCPD2214,6451
#define SYSCFG_ITLINE8_UCPD1	SYSCFG_ITLINE8_UCPD1215,6490
#define SYSCFG_ITLINE9_DMA1_CH1	SYSCFG_ITLINE9_DMA1_CH1220,6613
#define SYSCFG_ITLINE10_DMA1_CH3	SYSCFG_ITLINE10_DMA1_CH3225,6742
#define SYSCFG_ITLINE10_DMA1_CH2	SYSCFG_ITLINE10_DMA1_CH2226,6785
#define SYSCFG_ITLINE11_DMA1_CH7	SYSCFG_ITLINE11_DMA1_CH7231,6915
#define SYSCFG_ITLINE11_DMA1_CH6	SYSCFG_ITLINE11_DMA1_CH6232,6958
#define SYSCFG_ITLINE11_DMA1_CH5	SYSCFG_ITLINE11_DMA1_CH5233,7001
#define SYSCFG_ITLINE11_DMA1_CH4	SYSCFG_ITLINE11_DMA1_CH4234,7044
#define SYSCFG_ITLINE11_DMAMUX	SYSCFG_ITLINE11_DMAMUX235,7087
#define SYSCFG_ITLINE12_COMP2	SYSCFG_ITLINE12_COMP2240,7215
#define SYSCFG_ITLINE12_COMP1	SYSCFG_ITLINE12_COMP1241,7255
#define SYSCFG_ITLINE12_ADC	SYSCFG_ITLINE12_ADC242,7295
#define SYSCFG_ITLINE13_TIM1_BRK	SYSCFG_ITLINE13_TIM1_BRK247,7420
#define SYSCFG_ITLINE13_TIM1_UPD	SYSCFG_ITLINE13_TIM1_UPD248,7463
#define SYSCFG_ITLINE13_TIM1_TRG	SYSCFG_ITLINE13_TIM1_TRG249,7506
#define SYSCFG_ITLINE13_TIM1_CCU	SYSCFG_ITLINE13_TIM1_CCU250,7549
#define SYSCFG_ITLINE14_TIM1_CC	SYSCFG_ITLINE14_TIM1_CC255,7679
#define SYSCFG_ITLINE15_TIM2	SYSCFG_ITLINE15_TIM2260,7808
#define SYSCFG_ITLINE16_TIM3	SYSCFG_ITLINE16_TIM3265,7934
#define SYSCFG_ITLINE17_LPTIM1	SYSCFG_ITLINE17_LPTIM1270,8060
#define SYSCFG_ITLINE17_DAC	SYSCFG_ITLINE17_DAC271,8101
#define SYSCFG_ITLINE17_TIM6	SYSCFG_ITLINE17_TIM6272,8139
#define SYSCFG_ITLINE18_LPTIM2	SYSCFG_ITLINE18_LPTIM2277,8265
#define SYSCFG_ITLINE18_TIM7	SYSCFG_ITLINE18_TIM7278,8306
#define SYSCFG_ITLINE19_TIM14	SYSCFG_ITLINE19_TIM14283,8432
#define SYSCFG_ITLINE20_TIM15	SYSCFG_ITLINE20_TIM15288,8559
#define SYSCFG_ITLINE21_TIM16	SYSCFG_ITLINE21_TIM16293,8686
#define SYSCFG_ITLINE22_TIM17	SYSCFG_ITLINE22_TIM17298,8813
#define SYSCFG_ITLINE23_I2C1	SYSCFG_ITLINE23_I2C1303,8940
#define SYSCFG_ITLINE24_I2C2	SYSCFG_ITLINE24_I2C2308,9066
#define SYSCFG_ITLINE25_SPI1	SYSCFG_ITLINE25_SPI1313,9192
#define SYSCFG_ITLINE26_SPI2	SYSCFG_ITLINE26_SPI2318,9318
#define SYSCFG_ITLINE27_USART1	SYSCFG_ITLINE27_USART1323,9444
#define SYSCFG_ITLINE28_USART2	SYSCFG_ITLINE28_USART2328,9572
#define SYSCFG_ITLINE29_LPUART1	SYSCFG_ITLINE29_LPUART1333,9700
#define SYSCFG_ITLINE29_USART4	SYSCFG_ITLINE29_USART4334,9742
#define SYSCFG_ITLINE29_USART3	SYSCFG_ITLINE29_USART3335,9783
#define SYSCFG_ITLINE30_CEC	SYSCFG_ITLINE30_CEC340,9911
#define SYSCFG_ITLINE31_AES	SYSCFG_ITLINE31_AES345,10036
#define SYSCFG_ITLINE31_RNG	SYSCFG_ITLINE31_RNG346,10074

../../../../libopencm3/include/libopencm3/stm32/g0/rcc.h,33399
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H32,995
#define RCC_CR	RCC_CR38,1122
#define RCC_ICSCR	RCC_ICSCR39,1164
#define RCC_CFGR	RCC_CFGR40,1208
#define RCC_PLLCFGR	RCC_PLLCFGR41,1251
#define RCC_CIER	RCC_CIER42,1297
#define RCC_CIFR	RCC_CIFR43,1340
#define RCC_CICR	RCC_CICR44,1383
#define RCC_IOPRSTR_OFFSET	RCC_IOPRSTR_OFFSET45,1426
#define RCC_IOPRSTR	RCC_IOPRSTR46,1460
#define RCC_AHBRSTR_OFFSET	RCC_AHBRSTR_OFFSET47,1522
#define RCC_AHBRSTR	RCC_AHBRSTR48,1556
#define RCC_APBRSTR1_OFFSET	RCC_APBRSTR1_OFFSET49,1618
#define RCC_APBRSTR1	RCC_APBRSTR150,1653
#define RCC_APBRSTR2_OFFSET	RCC_APBRSTR2_OFFSET51,1716
#define RCC_APBRSTR2	RCC_APBRSTR252,1751
#define RCC_IOPENR_OFFSET	RCC_IOPENR_OFFSET53,1814
#define RCC_IOPENR	RCC_IOPENR54,1847
#define RCC_AHBENR_OFFSET	RCC_AHBENR_OFFSET55,1907
#define RCC_AHBENR	RCC_AHBENR56,1940
#define RCC_APBENR1_OFFSET	RCC_APBENR1_OFFSET57,2000
#define RCC_APBENR1	RCC_APBENR158,2034
#define RCC_APBENR2_OFFSET	RCC_APBENR2_OFFSET59,2096
#define RCC_APBENR2	RCC_APBENR260,2130
#define RCC_IOPSMENR_OFFSET	RCC_IOPSMENR_OFFSET61,2192
#define RCC_IOPSMENR	RCC_IOPSMENR62,2227
#define RCC_AHBSMENR_OFFSET	RCC_AHBSMENR_OFFSET63,2290
#define RCC_AHBSMENR	RCC_AHBSMENR64,2325
#define RCC_APBSMENR1_OFFSET	RCC_APBSMENR1_OFFSET65,2388
#define RCC_APBSMENR1	RCC_APBSMENR166,2423
#define RCC_APBSMENR2_OFFSET	RCC_APBSMENR2_OFFSET67,2488
#define RCC_APBSMENR2	RCC_APBSMENR268,2523
#define RCC_CCIPR	RCC_CCIPR69,2588
#define RCC_BDCR	RCC_BDCR70,2632
#define RCC_CSR	RCC_CSR71,2675
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY76,2779
#define RCC_CR_PLLON	RCC_CR_PLLON77,2813
#define RCC_CR_CSSON	RCC_CR_CSSON78,2846
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP79,2879
#define RCC_CR_HSERDY	RCC_CR_HSERDY80,2913
#define RCC_CR_HSEON	RCC_CR_HSEON81,2947
#define RCC_CR_HSIDIV_SHIFT	RCC_CR_HSIDIV_SHIFT83,2981
#define RCC_CR_HSIDIV_MASK	RCC_CR_HSIDIV_MASK84,3013
#define RCC_CR_HSIDIV_DIV1	RCC_CR_HSIDIV_DIV189,3178
#define RCC_CR_HSIDIV_DIV2	RCC_CR_HSIDIV_DIV290,3208
#define RCC_CR_HSIDIV_DIV4	RCC_CR_HSIDIV_DIV491,3238
#define RCC_CR_HSIDIV_DIV8	RCC_CR_HSIDIV_DIV892,3268
#define RCC_CR_HSIDIV_DIV16	RCC_CR_HSIDIV_DIV1693,3298
#define RCC_CR_HSIDIV_DIV32	RCC_CR_HSIDIV_DIV3294,3329
#define RCC_CR_HSIDIV_DIV64	RCC_CR_HSIDIV_DIV6495,3360
#define RCC_CR_HSIDIV_DIV128	RCC_CR_HSIDIV_DIV12896,3391
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY99,3431
#define RCC_CR_HSIKERON	RCC_CR_HSIKERON100,3465
#define RCC_CR_HSION	RCC_CR_HSION101,3500
#define RCC_ICSCR_HSITRIM_SHIFT	RCC_ICSCR_HSITRIM_SHIFT107,3620
#define RCC_ICSCR_HSITRIM_MASK	RCC_ICSCR_HSITRIM_MASK108,3655
#define RCC_ICSCR_HSICAL_SHIFT	RCC_ICSCR_HSICAL_SHIFT109,3692
#define RCC_ICSCR_HSICAL_MASK	RCC_ICSCR_HSICAL_MASK110,3726
#define RCC_CFGR_MCOPRE_SHIFT	RCC_CFGR_MCOPRE_SHIFT116,3828
#define RCC_CFGR_MCOPRE_MASK	RCC_CFGR_MCOPRE_MASK117,3865
#define RCC_CFGR_MCOPRE_DIV1	RCC_CFGR_MCOPRE_DIV1122,4022
#define RCC_CFGR_MCOPRE_DIV2	RCC_CFGR_MCOPRE_DIV2123,4057
#define RCC_CFGR_MCOPRE_DIV4	RCC_CFGR_MCOPRE_DIV4124,4092
#define RCC_CFGR_MCOPRE_DIV8	RCC_CFGR_MCOPRE_DIV8125,4127
#define RCC_CFGR_MCOPRE_DIV16	RCC_CFGR_MCOPRE_DIV16126,4162
#define RCC_CFGR_MCOPRE_DIV32	RCC_CFGR_MCOPRE_DIV32127,4198
#define RCC_CFGR_MCOPRE_DIV64	RCC_CFGR_MCOPRE_DIV64128,4234
#define RCC_CFGR_MCOPRE_DIV128	RCC_CFGR_MCOPRE_DIV128129,4270
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT132,4316
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK133,4348
#define RCC_CFGR_MCO_NOCLK	RCC_CFGR_MCO_NOCLK139,4491
#define RCC_CFGR_MCO_SYSCLK	RCC_CFGR_MCO_SYSCLK140,4524
#define RCC_CFGR_MCO_HSI16	RCC_CFGR_MCO_HSI16141,4558
#define RCC_CFGR_MCO_HSE	RCC_CFGR_MCO_HSE142,4591
#define RCC_CFGR_MCO_PLLRCLK	RCC_CFGR_MCO_PLLRCLK143,4622
#define RCC_CFGR_MCO_LSI	RCC_CFGR_MCO_LSI144,4656
#define RCC_CFGR_MCO_LSE	RCC_CFGR_MCO_LSE145,4687
#define RCC_CFGR_PPRE_MASK	RCC_CFGR_PPRE_MASK148,4727
#define RCC_CFGR_PPRE_SHIFT	RCC_CFGR_PPRE_SHIFT149,4759
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV155,4872
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2156,4905
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4157,4937
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8158,4969
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16159,5001
#define RCC_CFGR_HPRE_MASK	RCC_CFGR_HPRE_MASK162,5043
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT163,5075
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV168,5186
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2169,5219
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4170,5251
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8171,5283
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16172,5315
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64173,5348
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128174,5381
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256175,5414
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512176,5447
#define RCC_CFGR_SWS_MASK	RCC_CFGR_SWS_MASK179,5489
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT180,5521
#define RCC_CFGR_SWS_HSISYS	RCC_CFGR_SWS_HSISYS185,5642
#define RCC_CFGR_SWS_HSE	RCC_CFGR_SWS_HSE186,5676
#define RCC_CFGR_SWS_PLLRCLK	RCC_CFGR_SWS_PLLRCLK187,5707
#define RCC_CFGR_SWS_LSI	RCC_CFGR_SWS_LSI188,5741
#define RCC_CFGR_SWS_LSE	RCC_CFGR_SWS_LSE189,5772
#define RCC_CFGR_SW_MASK	RCC_CFGR_SW_MASK192,5812
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT193,5843
#define RCC_CFGR_SW_HSISYS	RCC_CFGR_SW_HSISYS198,5953
#define RCC_CFGR_SW_HSE	RCC_CFGR_SW_HSE199,5986
#define RCC_CFGR_SW_PLLRCLK	RCC_CFGR_SW_PLLRCLK200,6017
#define RCC_CFGR_SW_LSI	RCC_CFGR_SW_LSI201,6051
#define RCC_CFGR_SW_LSE	RCC_CFGR_SW_LSE202,6082
#define RCC_PLLCFGR_PLLR_SHIFT	RCC_PLLCFGR_PLLR_SHIFT210,6198
#define RCC_PLLCFGR_PLLR_MASK	RCC_PLLCFGR_PLLR_MASK211,6233
#define RCC_PLLCFGR_PLLR_DIV(RCC_PLLCFGR_PLLR_DIV216,6476
#define RCC_PLLCFGR_PLLREN	RCC_PLLCFGR_PLLREN219,6526
#define RCC_PLLCFGR_PLLQ_SHIFT	RCC_PLLCFGR_PLLQ_SHIFT221,6564
#define RCC_PLLCFGR_PLLQ_MASK	RCC_PLLCFGR_PLLQ_MASK222,6599
#define RCC_PLLCFGR_PLLQ_DIV(RCC_PLLCFGR_PLLQ_DIV227,6834
#define RCC_PLLCFGR_PLLQEN	RCC_PLLCFGR_PLLQEN230,6884
#define RCC_PLLCFGR_PLLP_SHIFT	RCC_PLLCFGR_PLLP_SHIFT232,6923
#define RCC_PLLCFGR_PLLP_MASK	RCC_PLLCFGR_PLLP_MASK233,6958
#define RCC_PLLCFGR_PLLP_DIV(RCC_PLLCFGR_PLLP_DIV238,7195
#define RCC_PLLCFGR_PLLPEN	RCC_PLLCFGR_PLLPEN241,7245
#define RCC_PLLCFGR_PLLN_SHIFT	RCC_PLLCFGR_PLLN_SHIFT243,7285
#define RCC_PLLCFGR_PLLN_MASK	RCC_PLLCFGR_PLLN_MASK244,7321
#define RCC_PLLCFGR_PLLN_MUL(RCC_PLLCFGR_PLLN_MUL248,7514
#define RCC_PLLCFGR_PLLM_SHIFT	RCC_PLLCFGR_PLLM_SHIFT251,7560
#define RCC_PLLCFGR_PLLM_MASK	RCC_PLLCFGR_PLLM_MASK252,7596
#define RCC_PLLCFGR_PLLM_DIV(RCC_PLLCFGR_PLLM_DIV256,7776
#define RCC_PLLCFGR_PLLSRC_SHIFT	RCC_PLLCFGR_PLLSRC_SHIFT259,7826
#define RCC_PLLCFGR_PLLSRC_MASK	RCC_PLLCFGR_PLLSRC_MASK260,7861
#define RCC_PLLCFGR_PLLSRC_NONE	RCC_PLLCFGR_PLLSRC_NONE265,7999
#define RCC_PLLCFGR_PLLSRC_HSI16	RCC_PLLCFGR_PLLSRC_HSI16266,8034
#define RCC_PLLCFGR_PLLSRC_HSE	RCC_PLLCFGR_PLLSRC_HSE267,8069
#define RCC_CIER_PLLRDYIE	RCC_CIER_PLLRDYIE273,8185
#define RCC_CIER_HSERDYIE	RCC_CIER_HSERDYIE274,8222
#define RCC_CIER_HSIRDYIE	RCC_CIER_HSIRDYIE275,8259
#define RCC_CIER_LSERDYIE	RCC_CIER_LSERDYIE276,8296
#define RCC_CIER_LSIRDYIE	RCC_CIER_LSIRDYIE277,8333
#define RCC_CIFR_LSECSSF	RCC_CIFR_LSECSSF282,8442
#define RCC_CIFR_CSSF	RCC_CIFR_CSSF283,8478
#define RCC_CIFR_PLLRDYF	RCC_CIFR_PLLRDYF284,8512
#define RCC_CIFR_HSERDYF	RCC_CIFR_HSERDYF285,8548
#define RCC_CIFR_HSIRDYF	RCC_CIFR_HSIRDYF286,8584
#define RCC_CIFR_LSERDYF	RCC_CIFR_LSERDYF287,8620
#define RCC_CIFR_LSIRDYF	RCC_CIFR_LSIRDYF288,8656
#define RCC_CICR_LSECSSC	RCC_CICR_LSECSSC293,8765
#define RCC_CICR_CSSC	RCC_CICR_CSSC294,8801
#define RCC_CICR_PLLRDYC	RCC_CICR_PLLRDYC295,8835
#define RCC_CICR_HSERDYC	RCC_CICR_HSERDYC296,8871
#define RCC_CICR_HSIRDYC	RCC_CICR_HSIRDYC297,8907
#define RCC_CICR_LSERDYC	RCC_CICR_LSERDYC298,8943
#define RCC_CICR_LSIRDYC	RCC_CICR_LSIRDYC299,8979
#define RCC_AHBRSTR_RNGRST	RCC_AHBRSTR_RNGRST304,9084
#define RCC_AHBRSTR_AESRST	RCC_AHBRSTR_AESRST305,9123
#define RCC_AHBRSTR_CRCRST	RCC_AHBRSTR_CRCRST306,9162
#define RCC_AHBRSTR_FLASHRST	RCC_AHBRSTR_FLASHRST307,9201
#define RCC_AHBRSTR_DMA2RST	RCC_AHBRSTR_DMA2RST308,9240
#define RCC_AHBRSTR_DMA1RST	RCC_AHBRSTR_DMA1RST309,9279
#define RCC_AHBRSTR_DMARST	RCC_AHBRSTR_DMARST310,9318
#define RCC_APBRSTR1_LPTIM1RST	RCC_APBRSTR1_LPTIM1RST317,9511
#define RCC_APBRSTR1_LPTIM2RST	RCC_APBRSTR1_LPTIM2RST318,9554
#define RCC_APBRSTR1_DAC1RST	RCC_APBRSTR1_DAC1RST319,9597
#define RCC_APBRSTR1_PWRRST	RCC_APBRSTR1_PWRRST320,9638
#define RCC_APBRSTR1_DBGRST	RCC_APBRSTR1_DBGRST321,9679
#define RCC_APBRSTR1_UCPD2RST	RCC_APBRSTR1_UCPD2RST322,9720
#define RCC_APBRSTR1_UCPD1RST	RCC_APBRSTR1_UCPD1RST323,9762
#define RCC_APBRSTR1_CECRST	RCC_APBRSTR1_CECRST324,9804
#define RCC_APBRSTR1_I2C3RST	RCC_APBRSTR1_I2C3RST325,9844
#define RCC_APBRSTR1_I2C2RST	RCC_APBRSTR1_I2C2RST326,9885
#define RCC_APBRSTR1_I2C1RST	RCC_APBRSTR1_I2C1RST327,9926
#define RCC_APBRSTR1_LPUART1RST	RCC_APBRSTR1_LPUART1RST328,9967
#define RCC_APBRSTR1_USART4RST	RCC_APBRSTR1_USART4RST329,10011
#define RCC_APBRSTR1_USART3RST	RCC_APBRSTR1_USART3RST330,10054
#define RCC_APBRSTR1_USART2RST	RCC_APBRSTR1_USART2RST331,10097
#define RCC_APBRSTR1_CRSRST	RCC_APBRSTR1_CRSRST332,10140
#define RCC_APBRSTR1_SPI3RST	RCC_APBRSTR1_SPI3RST333,10180
#define RCC_APBRSTR1_SPI2RST	RCC_APBRSTR1_SPI2RST334,10221
#define RCC_APBRSTR1_USBRST	RCC_APBRSTR1_USBRST335,10262
#define RCC_APBRSTR1_FDCANRST	RCC_APBRSTR1_FDCANRST336,10302
#define RCC_APBRSTR1_USART6RST	RCC_APBRSTR1_USART6RST337,10344
#define RCC_APBRSTR1_USART5RST	RCC_APBRSTR1_USART5RST338,10386
#define RCC_APBRSTR1_LPUART2RST	RCC_APBRSTR1_LPUART2RST339,10428
#define RCC_APBRSTR1_TIM7RST	RCC_APBRSTR1_TIM7RST340,10471
#define RCC_APBRSTR1_TIM6RST	RCC_APBRSTR1_TIM6RST341,10511
#define RCC_APBRSTR1_TIM4RST	RCC_APBRSTR1_TIM4RST342,10551
#define RCC_APBRSTR1_TIM3RST	RCC_APBRSTR1_TIM3RST343,10591
#define RCC_APBRSTR1_TIM2RST	RCC_APBRSTR1_TIM2RST344,10631
#define RCC_APBRSTR2_ADCRST	RCC_APBRSTR2_ADCRST349,10742
#define RCC_APBRSTR2_TIM17RST	RCC_APBRSTR2_TIM17RST350,10783
#define RCC_APBRSTR2_TIM16RST	RCC_APBRSTR2_TIM16RST351,10825
#define RCC_APBRSTR2_TIM15RST	RCC_APBRSTR2_TIM15RST352,10867
#define RCC_APBRSTR2_TIM14RST	RCC_APBRSTR2_TIM14RST353,10909
#define RCC_APBRSTR2_USART1RST	RCC_APBRSTR2_USART1RST354,10951
#define RCC_APBRSTR2_SPI1RST	RCC_APBRSTR2_SPI1RST355,10994
#define RCC_APBRSTR2_TIM1RST	RCC_APBRSTR2_TIM1RST356,11035
#define RCC_APBRSTR2_SYSCFGRST	RCC_APBRSTR2_SYSCFGRST357,11076
#define RCC_AHBENR_RNGEN	RCC_AHBENR_RNGEN363,11193
#define RCC_AHBENR_AESEN	RCC_AHBENR_AESEN364,11230
#define RCC_AHBENR_CRCEN	RCC_AHBENR_CRCEN365,11267
#define RCC_AHBENR_FLASHEN	RCC_AHBENR_FLASHEN366,11304
#define RCC_AHBENR_DMA2EN	RCC_AHBENR_DMA2EN367,11342
#define RCC_AHBENR_DMA1EN	RCC_AHBENR_DMA1EN368,11379
#define RCC_AHBENR_DMAEN	RCC_AHBENR_DMAEN369,11416
#define RCC_APBENR1_LPTIM1EN	RCC_APBENR1_LPTIM1EN376,11601
#define RCC_APBENR1_LPTIM2EN	RCC_APBENR1_LPTIM2EN377,11641
#define RCC_APBENR1_DAC1EN	RCC_APBENR1_DAC1EN378,11681
#define RCC_APBENR1_PWREN	RCC_APBENR1_PWREN379,11720
#define RCC_APBENR1_DBGEN	RCC_APBENR1_DBGEN380,11758
#define RCC_APBENR1_UCPD2EN	RCC_APBENR1_UCPD2EN381,11796
#define RCC_APBENR1_UCPD1EN	RCC_APBENR1_UCPD1EN382,11836
#define RCC_APBENR1_CECEN	RCC_APBENR1_CECEN383,11876
#define RCC_APBENR1_I2C2EN	RCC_APBENR1_I2C2EN384,11914
#define RCC_APBENR1_I2C1EN	RCC_APBENR1_I2C1EN385,11953
#define RCC_APBENR1_LPUART1EN	RCC_APBENR1_LPUART1EN386,11992
#define RCC_APBENR1_USART4EN	RCC_APBENR1_USART4EN387,12033
#define RCC_APBENR1_USART3EN	RCC_APBENR1_USART3EN388,12073
#define RCC_APBENR1_USART2EN	RCC_APBENR1_USART2EN389,12113
#define RCC_APBENR1_SPI2EN	RCC_APBENR1_SPI2EN390,12153
#define RCC_APBENR1_WWDGEN	RCC_APBENR1_WWDGEN391,12192
#define RCC_APBENR1_RTCAPBEN	RCC_APBENR1_RTCAPBEN392,12231
#define RCC_APBENR1_TIM7EN	RCC_APBENR1_TIM7EN393,12271
#define RCC_APBENR1_TIM6EN	RCC_APBENR1_TIM6EN394,12309
#define RCC_APBENR1_TIM3EN	RCC_APBENR1_TIM3EN395,12347
#define RCC_APBENR1_TIM2EN	RCC_APBENR1_TIM2EN396,12385
#define RCC_APBENR2_ADCEN	RCC_APBENR2_ADCEN401,12492
#define RCC_APBENR2_TIM17EN	RCC_APBENR2_TIM17EN402,12530
#define RCC_APBENR2_TIM16EN	RCC_APBENR2_TIM16EN403,12570
#define RCC_APBENR2_TIM16EN	RCC_APBENR2_TIM16EN404,12610
#define RCC_APBENR2_TIM15EN	RCC_APBENR2_TIM15EN405,12650
#define RCC_APBENR2_TIM14EN	RCC_APBENR2_TIM14EN406,12690
#define RCC_APBENR2_USART1EN	RCC_APBENR2_USART1EN407,12730
#define RCC_APBENR2_SPI1EN	RCC_APBENR2_SPI1EN408,12770
#define RCC_APBENR2_TIM1EN	RCC_APBENR2_TIM1EN409,12809
#define RCC_APBENR2_SYSCFGEN	RCC_APBENR2_SYSCFGEN410,12848
#define RCC_AHBSMENR_RNGSMEN	RCC_AHBSMENR_RNGSMEN416,12986
#define RCC_AHBSMENR_AESSMEN	RCC_AHBSMENR_AESSMEN417,13027
#define RCC_AHBSMENR_CRCSMEN	RCC_AHBSMENR_CRCSMEN418,13068
#define RCC_AHBSMENR_SRAMSMEN	RCC_AHBSMENR_SRAMSMEN419,13109
#define RCC_AHBSMENR_FLASHSMEN	RCC_AHBSMENR_FLASHSMEN420,13150
#define RCC_AHBSMENR_DMASMEN	RCC_AHBSMENR_DMASMEN421,13192
#define RCC_APBSMENR1_LPTIM1SMEN	RCC_APBSMENR1_LPTIM1SMEN426,13323
#define RCC_APBSMENR1_LPTIM2SMEN	RCC_APBSMENR1_LPTIM2SMEN427,13367
#define RCC_APBSMENR1_DAC1SMEN	RCC_APBSMENR1_DAC1SMEN428,13411
#define RCC_APBSMENR1_PWRSMEN	RCC_APBSMENR1_PWRSMEN429,13454
#define RCC_APBSMENR1_DBGSMEN	RCC_APBSMENR1_DBGSMEN430,13496
#define RCC_APBSMENR1_UCPD2SMEN	RCC_APBSMENR1_UCPD2SMEN431,13538
#define RCC_APBSMENR1_UCPD1SMEN	RCC_APBSMENR1_UCPD1SMEN432,13582
#define RCC_APBSMENR1_CECSMEN	RCC_APBSMENR1_CECSMEN433,13626
#define RCC_APBSMENR1_I2C2SMEN	RCC_APBSMENR1_I2C2SMEN434,13668
#define RCC_APBSMENR1_I2C1SMEN	RCC_APBSMENR1_I2C1SMEN435,13711
#define RCC_APBSMENR1_LPUART1SMEN	RCC_APBSMENR1_LPUART1SMEN436,13754
#define RCC_APBSMENR1_USART4SMEN	RCC_APBSMENR1_USART4SMEN437,13799
#define RCC_APBSMENR1_USART3SMEN	RCC_APBSMENR1_USART3SMEN438,13843
#define RCC_APBSMENR1_USART2SMEN	RCC_APBSMENR1_USART2SMEN439,13887
#define RCC_APBSMENR1_SPI2SMEN	RCC_APBSMENR1_SPI2SMEN440,13931
#define RCC_APBSMENR1_WWDGSMEN	RCC_APBSMENR1_WWDGSMEN441,13974
#define RCC_APBSMENR1_RTCAPBSMEN	RCC_APBSMENR1_RTCAPBSMEN442,14017
#define RCC_APBSMENR1_TIM7SMEN	RCC_APBSMENR1_TIM7SMEN443,14062
#define RCC_APBSMENR1_TIM6SMEN	RCC_APBSMENR1_TIM6SMEN444,14104
#define RCC_APBSMENR1_TIM3SMEN	RCC_APBSMENR1_TIM3SMEN445,14146
#define RCC_APBSMENR1_TIM2SMEN	RCC_APBSMENR1_TIM2SMEN446,14188
#define RCC_APBSMENR2_ADCSMEN	RCC_APBSMENR2_ADCSMEN451,14322
#define RCC_APBSMENR2_TIM17SMEN	RCC_APBSMENR2_TIM17SMEN452,14364
#define RCC_APBSMENR2_TIM16SMEN	RCC_APBSMENR2_TIM16SMEN453,14408
#define RCC_APBSMENR2_TIM15SMEN	RCC_APBSMENR2_TIM15SMEN454,14452
#define RCC_APBSMENR2_TIM14SMEN	RCC_APBSMENR2_TIM14SMEN455,14496
#define RCC_APBSMENR2_USART1SMEN	RCC_APBSMENR2_USART1SMEN456,14540
#define RCC_APBSMENR2_SPI1SMEN	RCC_APBSMENR2_SPI1SMEN457,14584
#define RCC_APBSMENR2_TIM1SMEN	RCC_APBSMENR2_TIM1SMEN458,14627
#define RCC_APBSMENR2_SYSCFGSMEN	RCC_APBSMENR2_SYSCFGSMEN459,14670
#define RCC_CCIPR_ADCSEL_MASK	RCC_CCIPR_ADCSEL_MASK465,14804
#define RCC_CCIPR_ADCSEL_SHIFT	RCC_CCIPR_ADCSEL_SHIFT466,14839
#define RCC_CCIPR_ADCSEL_SYSCLK	RCC_CCIPR_ADCSEL_SYSCLK469,14917
#define RCC_CCIPR_ADCSEL_PLLPCLK	RCC_CCIPR_ADCSEL_PLLPCLK470,14952
#define RCC_CCIPR_ADCSEL_HSI16	RCC_CCIPR_ADCSEL_HSI16471,14987
#define RCC_CCIPR_RNGDIV_MASK	RCC_CCIPR_RNGDIV_MASK474,15030
#define RCC_CCIPR_RNGDIV_SHIFT	RCC_CCIPR_RNGDIV_SHIFT475,15065
#define RCC_CCIPR_RNGDIV_1	RCC_CCIPR_RNGDIV_1478,15143
#define RCC_CCIPR_RNGDIV_2	RCC_CCIPR_RNGDIV_2479,15173
#define RCC_CCIPR_RNGDIV_4	RCC_CCIPR_RNGDIV_4480,15203
#define RCC_CCIPR_RNGDIV_8	RCC_CCIPR_RNGDIV_8481,15233
#define RCC_CCIPR_RNGSEL_MASK	RCC_CCIPR_RNGSEL_MASK484,15272
#define RCC_CCIPR_RNGSEL_SHIFT	RCC_CCIPR_RNGSEL_SHIFT485,15307
#define RCC_CCIPR_RNGSEL_NONE	RCC_CCIPR_RNGSEL_NONE488,15385
#define RCC_CCIPR_RNGSEL_HSI16	RCC_CCIPR_RNGSEL_HSI16489,15418
#define RCC_CCIPR_RNGSEL_SYSCLK	RCC_CCIPR_RNGSEL_SYSCLK490,15452
#define RCC_CCIPR_RNGSEL_PLLQCLK	RCC_CCIPR_RNGSEL_PLLQCLK491,15487
#define RCC_CCIPR_TIM15SEL_MASK	RCC_CCIPR_TIM15SEL_MASK494,15531
#define RCC_CCIPR_TIM15SEL_SHIFT	RCC_CCIPR_TIM15SEL_SHIFT495,15568
#define RCC_CCIPR_TIM15SEL_TIMPCLK	RCC_CCIPR_TIM15SEL_TIMPCLK498,15651
#define RCC_CCIPR_TIM15SEL_PLLQCLK	RCC_CCIPR_TIM15SEL_PLLQCLK499,15689
#define RCC_CCIPR_TIM1SEL_MASK	RCC_CCIPR_TIM1SEL_MASK502,15736
#define RCC_CCIPR_TIM1SEL_SHIFT	RCC_CCIPR_TIM1SEL_SHIFT503,15772
#define RCC_CCIPR_TIM1SEL_TIMPCLK	RCC_CCIPR_TIM1SEL_TIMPCLK506,15853
#define RCC_CCIPR_TIM1SEL_PLLQCLK	RCC_CCIPR_TIM1SEL_PLLQCLK507,15890
#define RCC_CCIPR_LPTIM2SEL_MASK	RCC_CCIPR_LPTIM2SEL_MASK510,15936
#define RCC_CCIPR_LPTIM2SEL_SHIFT	RCC_CCIPR_LPTIM2SEL_SHIFT511,15974
#define RCC_CCIPR_LPTIM2SEL_PCLK	RCC_CCIPR_LPTIM2SEL_PCLK514,16091
#define RCC_CCIPR_LPTIM2SEL_LSI	RCC_CCIPR_LPTIM2SEL_LSI515,16127
#define RCC_CCIPR_LPTIM2SEL_HSI16	RCC_CCIPR_LPTIM2SEL_HSI16516,16163
#define RCC_CCIPR_LPTIM2SEL_LSE	RCC_CCIPR_LPTIM2SEL_LSE517,16200
#define RCC_CCIPR_LPTIM1SEL_MASK	RCC_CCIPR_LPTIM1SEL_MASK520,16245
#define RCC_CCIPR_LPTIM1SEL_SHIFT	RCC_CCIPR_LPTIM1SEL_SHIFT521,16283
#define RCC_CCIPR_LPTIM1SEL_PCLK	RCC_CCIPR_LPTIM1SEL_PCLK524,16400
#define RCC_CCIPR_LPTIM1SEL_LSI	RCC_CCIPR_LPTIM1SEL_LSI525,16436
#define RCC_CCIPR_LPTIM1SEL_HSI16	RCC_CCIPR_LPTIM1SEL_HSI16526,16472
#define RCC_CCIPR_LPTIM1SEL_LSE	RCC_CCIPR_LPTIM1SEL_LSE527,16509
#define RCC_CCIPR_I2S1SEL_MASK	RCC_CCIPR_I2S1SEL_MASK530,16554
#define RCC_CCIPR_I2S1SEL_SHIFT	RCC_CCIPR_I2S1SEL_SHIFT531,16590
#define RCC_CCIPR_I2S1SEL_SYSCLK	RCC_CCIPR_I2S1SEL_SYSCLK534,16699
#define RCC_CCIPR_I2S1SEL_PLLPLCK	RCC_CCIPR_I2S1SEL_PLLPLCK535,16735
#define RCC_CCIPR_I2S1SEL_HSI16	RCC_CCIPR_I2S1SEL_HSI16536,16772
#define RCC_CCIPR_I2S1SEL_I2S_CKIN	RCC_CCIPR_I2S1SEL_I2S_CKIN537,16808
#define RCC_CCIPR_I2CxSEL_MASK	RCC_CCIPR_I2CxSEL_MASK540,16855
#define RCC_CCIPR_I2C1SEL_SHIFT	RCC_CCIPR_I2C1SEL_SHIFT541,16891
#define RCC_CCIPR_I2C2SEL_SHIFT	RCC_CCIPR_I2C2SEL_SHIFT542,16927
#define RCC_CCIPR_I2CxSEL_PCLK	RCC_CCIPR_I2CxSEL_PCLK545,17036
#define RCC_CCIPR_I2CxSEL_SYSCLK	RCC_CCIPR_I2CxSEL_SYSCLK546,17071
#define RCC_CCIPR_I2CxSEL_HSI16	RCC_CCIPR_I2CxSEL_HSI16547,17107
#define RCC_CCIPR_LPUARTxSEL_MASK	RCC_CCIPR_LPUARTxSEL_MASK550,17152
#define RCC_CCIPR_LPUART1SEL_SHIFT	RCC_CCIPR_LPUART1SEL_SHIFT551,17191
#define RCC_CCIPR_LPUART2SEL_SHIFT	RCC_CCIPR_LPUART2SEL_SHIFT552,17230
#define RCC_CCIPR_LPUARTxSEL_PCLK	RCC_CCIPR_LPUARTxSEL_PCLK555,17350
#define RCC_CCIPR_LPUARTxSEL_SYSCLK	RCC_CCIPR_LPUARTxSEL_SYSCLK556,17388
#define RCC_CCIPR_LPUARTxSEL_HSI16	RCC_CCIPR_LPUARTxSEL_HSI16557,17428
#define RCC_CCIPR_LPUARTxSEL_LSE	RCC_CCIPR_LPUARTxSEL_LSE558,17467
#define RCC_CCIPR_CECSEL_MASK	RCC_CCIPR_CECSEL_MASK561,17513
#define RCC_CCIPR_CECSEL_SHIFT	RCC_CCIPR_CECSEL_SHIFT562,17549
#define RCC_CCIPR_CECSEL_HSI16	RCC_CCIPR_CECSEL_HSI16565,17653
#define RCC_CCIPR_CECSEL_LSE	RCC_CCIPR_CECSEL_LSE566,17688
#define RCC_CCIPR_USARTxSEL_MASK	RCC_CCIPR_USARTxSEL_MASK569,17730
#define RCC_CCIPR_USART3SEL_SHIFT	RCC_CCIPR_USART3SEL_SHIFT570,17790
#define RCC_CCIPR_USART2SEL_SHIFT	RCC_CCIPR_USART2SEL_SHIFT571,17827
#define RCC_CCIPR_USART1SEL_SHIFT	RCC_CCIPR_USART1SEL_SHIFT572,17864
#define RCC_CCIPR_USARTxSEL_PCLK	RCC_CCIPR_USARTxSEL_PCLK575,17980
#define RCC_CCIPR_USARTxSEL_SYSCLK	RCC_CCIPR_USARTxSEL_SYSCLK576,18040
#define RCC_CCIPR_USARTxSEL_HSI16	RCC_CCIPR_USARTxSEL_HSI16577,18104
#define RCC_CCIPR_USARTxSEL_LSE	RCC_CCIPR_USARTxSEL_LSE578,18166
#define RCC_BDCR_LSCOSEL	RCC_BDCR_LSCOSEL585,18307
#define RCC_BDCR_LSCOEN	RCC_BDCR_LSCOEN586,18343
#define RCC_BDCR_BDRST	RCC_BDCR_BDRST587,18379
#define RCC_BDCR_RTCEN	RCC_BDCR_RTCEN588,18414
#define RCC_BDCR_RTCSEL_SHIFT	RCC_BDCR_RTCSEL_SHIFT590,18450
#define RCC_BDCR_RTCSEL_MASK	RCC_BDCR_RTCSEL_MASK591,18483
#define RCC_BDCR_RTCSEL_NONE	RCC_BDCR_RTCSEL_NONE594,18586
#define RCC_BDCR_RTCSEL_LSE	RCC_BDCR_RTCSEL_LSE595,18618
#define RCC_BDCR_RTCSEL_LSI	RCC_BDCR_RTCSEL_LSI596,18649
#define RCC_BDCR_RTCSEL_HSE_DIV32	RCC_BDCR_RTCSEL_HSE_DIV32597,18680
#define RCC_BDCR_LSEDRV_SHIFT	RCC_BDCR_LSEDRV_SHIFT600,18725
#define RCC_BDCR_LSEDRV_MASK	RCC_BDCR_LSEDRV_MASK601,18758
#define RCC_BDCR_LSEDRV_LOW	RCC_BDCR_LSEDRV_LOW604,18864
#define RCC_BDCR_LSEDRV_MEDLOW	RCC_BDCR_LSEDRV_MEDLOW605,18896
#define RCC_BDCR_LSEDRV_MEDHIGH	RCC_BDCR_LSEDRV_MEDHIGH606,18930
#define RCC_BDCR_LSEDRV_HIGH	RCC_BDCR_LSEDRV_HIGH607,18965
#define RCC_BDCR_LSEBYP	RCC_BDCR_LSEBYP610,19006
#define RCC_BDCR_LSERDY	RCC_BDCR_LSERDY611,19042
#define RCC_BDCR_LSEON	RCC_BDCR_LSEON612,19078
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF617,19181
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF618,19218
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF619,19255
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF620,19292
#define RCC_CSR_PWRRSTF	RCC_CSR_PWRRSTF621,19329
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF622,19366
#define RCC_CSR_OBLRSTF	RCC_CSR_OBLRSTF623,19403
#define RCC_CSR_RMVF	RCC_CSR_RMVF624,19440
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY625,19474
#define RCC_CSR_LSION	RCC_CSR_LSION626,19509
#define rcc_apb2_frequency rcc_apb2_frequency637,19804
#define _REG_BIT(_REG_BIT641,19932
enum rcc_osc {rcc_osc643,20000
	RCC_HSI,RCC_HSI644,20015
	RCC_HSE,RCC_HSE645,20025
	RCC_PLL,RCC_PLL646,20035
	RCC_LSE,RCC_LSE647,20045
	RCC_LSI,RCC_LSI648,20055
enum rcc_periph_clken {rcc_periph_clken651,20069
	RCC_GPIOF = _REG_BIT(RCC_IOPENR_OFFSET, 5),RCC_GPIOF652,20093
	RCC_GPIOE = _REG_BIT(RCC_IOPENR_OFFSET, 4),RCC_GPIOE653,20138
	RCC_GPIOD = _REG_BIT(RCC_IOPENR_OFFSET, 3),RCC_GPIOD654,20183
	RCC_GPIOC = _REG_BIT(RCC_IOPENR_OFFSET, 2),RCC_GPIOC655,20228
	RCC_GPIOB = _REG_BIT(RCC_IOPENR_OFFSET, 1),RCC_GPIOB656,20273
	RCC_GPIOA = _REG_BIT(RCC_IOPENR_OFFSET, 0),RCC_GPIOA657,20318
	RCC_RNG = _REG_BIT(RCC_AHBENR_OFFSET, 18),RCC_RNG659,20364
	RCC_AES = _REG_BIT(RCC_AHBENR_OFFSET, 16),RCC_AES660,20408
	RCC_CRC = _REG_BIT(RCC_AHBENR_OFFSET, 12),RCC_CRC661,20452
	RCC_FLASH = _REG_BIT(RCC_AHBENR_OFFSET, 8),RCC_FLASH662,20496
	RCC_DMA2 = _REG_BIT(RCC_AHBENR_OFFSET, 1),RCC_DMA2663,20541
	RCC_DMA1 = _REG_BIT(RCC_AHBENR_OFFSET, 0),RCC_DMA1664,20585
	RCC_DMA = _REG_BIT(RCC_AHBENR_OFFSET, 0), /* Compatibility */RCC_DMA665,20629
	RCC_LPTIM1 = _REG_BIT(RCC_APBENR1_OFFSET, 31),RCC_LPTIM1667,20693
	RCC_LPTIM2 = _REG_BIT(RCC_APBENR1_OFFSET, 30),RCC_LPTIM2668,20741
	RCC_DAC1 = _REG_BIT(RCC_APBENR1_OFFSET, 29),RCC_DAC1669,20789
	RCC_PWR = _REG_BIT(RCC_APBENR1_OFFSET, 28),RCC_PWR670,20835
	RCC_DBG = _REG_BIT(RCC_APBENR1_OFFSET, 27),RCC_DBG671,20880
	RCC_UCPD2 = _REG_BIT(RCC_APBENR1_OFFSET, 26),RCC_UCPD2672,20925
	RCC_UCPD1 = _REG_BIT(RCC_APBENR1_OFFSET, 25),RCC_UCPD1673,20972
	RCC_CEC = _REG_BIT(RCC_APBENR1_OFFSET, 24),RCC_CEC674,21019
	RCC_I2C3 = _REG_BIT(RCC_APBENR1_OFFSET, 23),RCC_I2C3675,21064
	RCC_I2C2 = _REG_BIT(RCC_APBENR1_OFFSET, 22),RCC_I2C2676,21110
	RCC_I2C1 = _REG_BIT(RCC_APBENR1_OFFSET, 21),RCC_I2C1677,21156
	RCC_LPUART1 = _REG_BIT(RCC_APBENR1_OFFSET, 20),RCC_LPUART1678,21202
	RCC_USART4 = _REG_BIT(RCC_APBENR1_OFFSET, 19),RCC_USART4679,21251
	RCC_USART3 = _REG_BIT(RCC_APBENR1_OFFSET, 18),RCC_USART3680,21299
	RCC_USART2 = _REG_BIT(RCC_APBENR1_OFFSET, 17),RCC_USART2681,21347
	RCC_CRS = _REG_BIT(RCC_APBENR1_OFFSET, 16),RCC_CRS682,21395
	RCC_SPI3 = _REG_BIT(RCC_APBENR1_OFFSET, 15),RCC_SPI3683,21440
	RCC_SPI2 = _REG_BIT(RCC_APBENR1_OFFSET, 14),RCC_SPI2684,21486
	RCC_USB = _REG_BIT(RCC_APBENR1_OFFSET, 13),RCC_USB685,21532
	RCC_FDCAN = _REG_BIT(RCC_APBENR1_OFFSET, 12),RCC_FDCAN686,21577
	RCC_WWDG = _REG_BIT(RCC_APBENR1_OFFSET, 11),RCC_WWDG687,21624
	RCC_RTCAPB = _REG_BIT(RCC_APBENR1_OFFSET, 10),RCC_RTCAPB688,21670
	RCC_USART6 = _REG_BIT(RCC_APBENR1_OFFSET, 9),RCC_USART6689,21718
	RCC_USART5 = _REG_BIT(RCC_APBENR1_OFFSET, 8),RCC_USART5690,21765
	RCC_LPUART2 = _REG_BIT(RCC_APBENR1_OFFSET, 7),RCC_LPUART2691,21812
	RCC_TIM7 = _REG_BIT(RCC_APBENR1_OFFSET, 5),RCC_TIM7692,21860
	RCC_TIM6 = _REG_BIT(RCC_APBENR1_OFFSET, 4),RCC_TIM6693,21905
	RCC_TIM4 = _REG_BIT(RCC_APBENR1_OFFSET, 2),RCC_TIM4694,21950
	RCC_TIM3 = _REG_BIT(RCC_APBENR1_OFFSET, 1),RCC_TIM3695,21995
	RCC_TIM2 = _REG_BIT(RCC_APBENR1_OFFSET, 0),RCC_TIM2696,22040
	RCC_ADC = _REG_BIT(RCC_APBENR2_OFFSET, 20),RCC_ADC698,22086
	RCC_TIM17 = _REG_BIT(RCC_APBENR2_OFFSET, 18),RCC_TIM17699,22131
	RCC_TIM16 = _REG_BIT(RCC_APBENR2_OFFSET, 17),RCC_TIM16700,22178
	RCC_TIM15 = _REG_BIT(RCC_APBENR2_OFFSET, 16),RCC_TIM15701,22225
	RCC_TIM14 = _REG_BIT(RCC_APBENR2_OFFSET, 15),RCC_TIM14702,22272
	RCC_USART1 = _REG_BIT(RCC_APBENR2_OFFSET, 14),RCC_USART1703,22319
	RCC_SPI1 = _REG_BIT(RCC_APBENR2_OFFSET, 12),RCC_SPI1704,22367
	RCC_TIM1 = _REG_BIT(RCC_APBENR2_OFFSET, 11),RCC_TIM1705,22413
	RCC_SYSCFG = _REG_BIT(RCC_APBENR2_OFFSET, 0),RCC_SYSCFG706,22459
	SCC_GPIOF = _REG_BIT(RCC_IOPSMENR_OFFSET, 5),SCC_GPIOF708,22507
	SCC_GPIOE = _REG_BIT(RCC_IOPSMENR_OFFSET, 4),SCC_GPIOE709,22554
	SCC_GPIOD = _REG_BIT(RCC_IOPSMENR_OFFSET, 3),SCC_GPIOD710,22601
	SCC_GPIOC = _REG_BIT(RCC_IOPSMENR_OFFSET, 2),SCC_GPIOC711,22648
	SCC_GPIOB = _REG_BIT(RCC_IOPSMENR_OFFSET, 1),SCC_GPIOB712,22695
	SCC_GPIOA = _REG_BIT(RCC_IOPSMENR_OFFSET, 0),SCC_GPIOA713,22742
	SCC_RNG = _REG_BIT(RCC_AHBSMENR_OFFSET, 18),SCC_RNG715,22790
	SCC_AES = _REG_BIT(RCC_AHBSMENR_OFFSET, 16),SCC_AES716,22836
	SCC_CRC = _REG_BIT(RCC_AHBSMENR_OFFSET, 12),SCC_CRC717,22882
	SCC_SRAM = _REG_BIT(RCC_AHBSMENR_OFFSET, 9),SCC_SRAM718,22928
	SCC_FLASH = _REG_BIT(RCC_AHBSMENR_OFFSET, 8),SCC_FLASH719,22974
	SCC_DMA2 = _REG_BIT(RCC_AHBSMENR_OFFSET, 1),SCC_DMA2720,23021
	SCC_DMA1 = _REG_BIT(RCC_AHBSMENR_OFFSET, 0),SCC_DMA1721,23067
	SCC_DMA = _REG_BIT(RCC_AHBSMENR_OFFSET, 0), /* Compatibility */SCC_DMA722,23113
	SCC_LPTIM1 = _REG_BIT(RCC_APBSMENR1_OFFSET, 31),SCC_LPTIM1724,23179
	SCC_LPTIM2 = _REG_BIT(RCC_APBSMENR1_OFFSET, 30),SCC_LPTIM2725,23229
	SCC_DAC1 = _REG_BIT(RCC_APBSMENR1_OFFSET, 29),SCC_DAC1726,23279
	SCC_PWR = _REG_BIT(RCC_APBSMENR1_OFFSET, 28),SCC_PWR727,23327
	SCC_DBG = _REG_BIT(RCC_APBSMENR1_OFFSET, 27),SCC_DBG728,23374
	SCC_UCPD2 = _REG_BIT(RCC_APBSMENR1_OFFSET, 26),SCC_UCPD2729,23421
	SCC_UCPD1 = _REG_BIT(RCC_APBSMENR1_OFFSET, 25),SCC_UCPD1730,23470
	SCC_CEC = _REG_BIT(RCC_APBSMENR1_OFFSET, 24),SCC_CEC731,23519
	SCC_I2C3 = _REG_BIT(RCC_APBSMENR1_OFFSET, 23),SCC_I2C3732,23566
	SCC_I2C2 = _REG_BIT(RCC_APBSMENR1_OFFSET, 22),SCC_I2C2733,23614
	SCC_I2C1 = _REG_BIT(RCC_APBSMENR1_OFFSET, 21),SCC_I2C1734,23662
	SCC_LPUART1 = _REG_BIT(RCC_APBSMENR1_OFFSET, 20),SCC_LPUART1735,23710
	SCC_USART4 = _REG_BIT(RCC_APBSMENR1_OFFSET, 19),SCC_USART4736,23761
	SCC_USART3 = _REG_BIT(RCC_APBSMENR1_OFFSET, 18),SCC_USART3737,23811
	SCC_USART2 = _REG_BIT(RCC_APBSMENR1_OFFSET, 17),SCC_USART2738,23861
	SCC_CRS = _REG_BIT(RCC_APBSMENR1_OFFSET, 16),SCC_CRS739,23911
	SCC_SPI3 = _REG_BIT(RCC_APBSMENR1_OFFSET, 15),SCC_SPI3740,23958
	SCC_SPI2 = _REG_BIT(RCC_APBSMENR1_OFFSET, 14),SCC_SPI2741,24006
	SCC_USB = _REG_BIT(RCC_APBSMENR1_OFFSET, 13),SCC_USB742,24054
	SCC_FDCAN = _REG_BIT(RCC_APBSMENR1_OFFSET, 12),SCC_FDCAN743,24101
	SCC_WWDG = _REG_BIT(RCC_APBSMENR1_OFFSET, 11),SCC_WWDG744,24150
	SCC_RTCAPB = _REG_BIT(RCC_APBSMENR1_OFFSET, 10),SCC_RTCAPB745,24198
	SCC_USART6 = _REG_BIT(RCC_APBSMENR1_OFFSET, 9),SCC_USART6746,24248
	SCC_USART5 = _REG_BIT(RCC_APBSMENR1_OFFSET, 8),SCC_USART5747,24297
	SCC_LPUART2 = _REG_BIT(RCC_APBSMENR1_OFFSET, 7),SCC_LPUART2748,24346
	SCC_TIM7 = _REG_BIT(RCC_APBSMENR1_OFFSET, 5),SCC_TIM7749,24396
	SCC_TIM6 = _REG_BIT(RCC_APBSMENR1_OFFSET, 4),SCC_TIM6750,24443
	SCC_TIM3 = _REG_BIT(RCC_APBSMENR1_OFFSET, 1),SCC_TIM3751,24490
	SCC_TIM2 = _REG_BIT(RCC_APBSMENR1_OFFSET, 0),SCC_TIM2752,24537
	SCC_ADC = _REG_BIT(RCC_APBSMENR2_OFFSET, 20),SCC_ADC754,24585
	SCC_TIM17 = _REG_BIT(RCC_APBSMENR2_OFFSET, 18),SCC_TIM17755,24632
	SCC_TIM16 = _REG_BIT(RCC_APBSMENR2_OFFSET, 17),SCC_TIM16756,24681
	SCC_TIM15 = _REG_BIT(RCC_APBSMENR2_OFFSET, 16),SCC_TIM15757,24730
	SCC_TIM14 = _REG_BIT(RCC_APBSMENR2_OFFSET, 15),SCC_TIM14758,24779
	SCC_USART1 = _REG_BIT(RCC_APBSMENR2_OFFSET, 14),SCC_USART1759,24828
	SCC_SPI1 = _REG_BIT(RCC_APBSMENR2_OFFSET, 12),SCC_SPI1760,24878
	SCC_TIM1 = _REG_BIT(RCC_APBSMENR2_OFFSET, 11),SCC_TIM1761,24926
	SCC_SYSCFG = _REG_BIT(RCC_APBSMENR2_OFFSET, 0),SCC_SYSCFG762,24974
enum rcc_periph_rst {rcc_periph_rst765,25027
	RST_GPIOF = _REG_BIT(RCC_IOPRSTR_OFFSET, 5),RST_GPIOF766,25049
	RST_GPIOE = _REG_BIT(RCC_IOPRSTR_OFFSET, 4),RST_GPIOE767,25095
	RST_GPIOD = _REG_BIT(RCC_IOPRSTR_OFFSET, 3),RST_GPIOD768,25141
	RST_GPIOC = _REG_BIT(RCC_IOPRSTR_OFFSET, 2),RST_GPIOC769,25187
	RST_GPIOB = _REG_BIT(RCC_IOPRSTR_OFFSET, 1),RST_GPIOB770,25233
	RST_GPIOA = _REG_BIT(RCC_IOPRSTR_OFFSET, 0),RST_GPIOA771,25279
	RST_RNG = _REG_BIT(RCC_AHBRSTR_OFFSET, 18),RST_RNG773,25326
	RST_AES = _REG_BIT(RCC_AHBRSTR_OFFSET, 16),RST_AES774,25371
	RST_CRC = _REG_BIT(RCC_AHBRSTR_OFFSET, 12),RST_CRC775,25416
	RST_FLASH = _REG_BIT(RCC_AHBRSTR_OFFSET, 8),RST_FLASH776,25461
	RST_DMA2 = _REG_BIT(RCC_AHBRSTR_OFFSET, 1),RST_DMA2777,25507
	RST_DMA1 = _REG_BIT(RCC_AHBRSTR_OFFSET, 0),RST_DMA1778,25552
	RST_DMA = _REG_BIT(RCC_AHBRSTR_OFFSET, 0), /* Compatibility */RST_DMA779,25597
	RST_LPTIM1 = _REG_BIT(RCC_APBRSTR1_OFFSET, 31),RST_LPTIM1781,25662
	RST_LPTIM2 = _REG_BIT(RCC_APBRSTR1_OFFSET, 30),RST_LPTIM2782,25711
	RST_DAC1 = _REG_BIT(RCC_APBRSTR1_OFFSET, 29),RST_DAC1783,25760
	RST_PWR = _REG_BIT(RCC_APBRSTR1_OFFSET, 28),RST_PWR784,25807
	RST_DBG = _REG_BIT(RCC_APBRSTR1_OFFSET, 27),RST_DBG785,25853
	RST_UCPD2 = _REG_BIT(RCC_APBRSTR1_OFFSET, 26),RST_UCPD2786,25899
	RST_UCPD1 = _REG_BIT(RCC_APBRSTR1_OFFSET, 25),RST_UCPD1787,25947
	RST_CEC = _REG_BIT(RCC_APBRSTR1_OFFSET, 24),RST_CEC788,25995
	RST_I2C3 = _REG_BIT(RCC_APBRSTR1_OFFSET, 23),RST_I2C3789,26041
	RST_I2C2 = _REG_BIT(RCC_APBRSTR1_OFFSET, 22),RST_I2C2790,26088
	RST_I2C1 = _REG_BIT(RCC_APBRSTR1_OFFSET, 21),RST_I2C1791,26135
	RST_LPUART1 = _REG_BIT(RCC_APBRSTR1_OFFSET, 20),RST_LPUART1792,26182
	RST_USART4 = _REG_BIT(RCC_APBRSTR1_OFFSET, 19),RST_USART4793,26232
	RST_USART3 = _REG_BIT(RCC_APBRSTR1_OFFSET, 18),RST_USART3794,26281
	RST_USART2 = _REG_BIT(RCC_APBRSTR1_OFFSET, 17),RST_USART2795,26330
	RST_CRS = _REG_BIT(RCC_APBRSTR1_OFFSET, 16),RST_CRS796,26379
	RST_SPI3 = _REG_BIT(RCC_APBRSTR1_OFFSET, 15),RST_SPI3797,26425
	RST_SPI2 = _REG_BIT(RCC_APBRSTR1_OFFSET, 14),RST_SPI2798,26472
	RST_USB = _REG_BIT(RCC_APBRSTR1_OFFSET, 13),RST_USB799,26519
	RST_FDCAN = _REG_BIT(RCC_APBRSTR1_OFFSET, 12),RST_FDCAN800,26565
	RST_USART6 = _REG_BIT(RCC_APBRSTR1_OFFSET, 9),RST_USART6801,26613
	RST_USART5 = _REG_BIT(RCC_APBRSTR1_OFFSET, 8),RST_USART5802,26661
	RST_LPUART2 = _REG_BIT(RCC_APBRSTR1_OFFSET, 7),RST_LPUART2803,26709
	RST_TIM7 = _REG_BIT(RCC_APBRSTR1_OFFSET, 5),RST_TIM7804,26758
	RST_TIM6 = _REG_BIT(RCC_APBRSTR1_OFFSET, 4),RST_TIM6805,26804
	RST_TIM4 = _REG_BIT(RCC_APBRSTR1_OFFSET, 2),RST_TIM4806,26850
	RST_TIM3 = _REG_BIT(RCC_APBRSTR1_OFFSET, 1),RST_TIM3807,26896
	RST_TIM2 = _REG_BIT(RCC_APBRSTR1_OFFSET, 0),RST_TIM2808,26942
	RST_ADC = _REG_BIT(RCC_APBRSTR2_OFFSET, 20),RST_ADC810,26989
	RST_TIM17 = _REG_BIT(RCC_APBRSTR2_OFFSET, 18),RST_TIM17811,27035
	RST_TIM16 = _REG_BIT(RCC_APBRSTR2_OFFSET, 17),RST_TIM16812,27083
	RST_TIM15 = _REG_BIT(RCC_APBRSTR2_OFFSET, 16),RST_TIM15813,27131
	RST_TIM14 = _REG_BIT(RCC_APBRSTR2_OFFSET, 15),RST_TIM14814,27179
	RST_USART1 = _REG_BIT(RCC_APBRSTR2_OFFSET, 14),RST_USART1815,27227
	RST_SPI1 = _REG_BIT(RCC_APBRSTR2_OFFSET, 12),RST_SPI1816,27276
	RST_TIM1 = _REG_BIT(RCC_APBRSTR2_OFFSET, 11),RST_TIM1817,27323
	RST_SYSCFG = _REG_BIT(RCC_APBRSTR2_OFFSET, 0),RST_SYSCFG818,27370
struct rcc_clock_scale {rcc_clock_scale821,27422
	enum rcc_osc sysclock_source;sysclock_source822,27447
	uint8_t pll_source;pll_source825,27513
	uint8_t pll_div;pll_div826,27534
	uint8_t pll_mul;pll_mul827,27552
	uint8_t pllp_div;pllp_div828,27570
	uint8_t pllq_div;pllq_div829,27589
	uint8_t pllr_div;pllr_div830,27608
	uint8_t hsisys_div;hsisys_div833,27662
	uint8_t hpre;hpre835,27684
	uint8_t ppre;ppre836,27699
	uint8_t flash_waitstates;flash_waitstates837,27714
	enum pwr_vos_scale voltage_scale;voltage_scale838,27741
	uint32_t ahb_frequency;ahb_frequency839,27776
	uint32_t apb_frequency;apb_frequency840,27801
enum rcc_clock {rcc_clock843,27830
	RCC_CLOCK_CONFIG_LSI_32KHZ,RCC_CLOCK_CONFIG_LSI_32KHZ844,27847
	RCC_CLOCK_CONFIG_HSI_4MHZ,RCC_CLOCK_CONFIG_HSI_4MHZ845,27876
	RCC_CLOCK_CONFIG_HSI_16MHZ,RCC_CLOCK_CONFIG_HSI_16MHZ846,27904
	RCC_CLOCK_CONFIG_HSI_PLL_32MHZ,RCC_CLOCK_CONFIG_HSI_PLL_32MHZ847,27933
	RCC_CLOCK_CONFIG_HSI_PLL_64MHZ,RCC_CLOCK_CONFIG_HSI_PLL_64MHZ848,27966
	RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ,RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ849,27999
	RCC_CLOCK_CONFIG_ENDRCC_CLOCK_CONFIG_END850,28038

../../../../libopencm3/include/libopencm3/stm32/g0/iwdg.h,51
#define LIBOPENCM3_IWDG_HLIBOPENCM3_IWDG_H29,989

../../../../libopencm3/include/libopencm3/stm32/g0/exti.h,338
#define LIBOPENCM3_EXTI_HLIBOPENCM3_EXTI_H30,983
#define EXTI_EXTICR(EXTI_EXTICR36,1167
#define EXTI_EXTICR1 EXTI_EXTICR137,1226
#define EXTI_EXTICR2 EXTI_EXTICR238,1275
#define EXTI_EXTICR3 EXTI_EXTICR339,1324
#define EXTI_EXTICR4 EXTI_EXTICR440,1373
#define EXTI_RPR1 EXTI_RPR143,1464
#define EXTI_FPR1 EXTI_FPR145,1553

../../../../libopencm3/include/libopencm3/stm32/g0/i2c.h,49
#define LIBOPENCM3_I2C_HLIBOPENCM3_I2C_H29,963

../../../../libopencm3/include/libopencm3/stm32/g0/timer.h,701
#define TIM_OR1(TIM_OR136,1124
#define TIM2_OR1	TIM2_OR137,1177
#define TIM3_OR1	TIM3_OR138,1210
#define TIM_AF1(TIM_AF141,1280
#define TIM2_AF1	TIM2_AF142,1333
#define TIM3_AF1	TIM3_AF143,1366
#define TIM16_AF1	TIM16_AF144,1399
#define TIM17_AF1	TIM17_AF145,1434
#define TIM_TISEL(TIM_TISEL48,1514
#define TIM2_TISEL	TIM2_TISEL49,1569
#define TIM3_TISEL	TIM3_TISEL50,1606
#define TIM14_TISEL	TIM14_TISEL51,1643
#define TIM16_TISEL	TIM16_TISEL52,1682
#define TIM17_TISEL	TIM17_TISEL53,1721
#define TIM_OR1_OCREF_CLR	TIM_OR1_OCREF_CLR58,1885
#define TIM_OR1_OCREF_CLR_COMP1	TIM_OR1_OCREF_CLR_COMP162,1995
#define TIM_OR1_OCREF_CLR_COMP2	TIM_OR1_OCREF_CLR_COMP263,2033

../../../../libopencm3/include/libopencm3/stm32/g0/gpio.h,516
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H30,990
#define GPIO_BRR(GPIO_BRR42,1553
#define GPIOA_BRR	GPIOA_BRR43,1600
#define GPIOB_BRR	GPIOB_BRR44,1636
#define GPIOC_BRR	GPIOC_BRR45,1672
#define GPIOD_BRR	GPIOD_BRR46,1708
#define GPIOE_BRR	GPIOE_BRR47,1744
#define GPIOF_BRR	GPIOF_BRR48,1780
#define GPIO_OSPEED_LOW	GPIO_OSPEED_LOW56,2110
#define GPIO_OSPEED_MED	GPIO_OSPEED_MED57,2139
#define GPIO_OSPEED_HIGH	GPIO_OSPEED_HIGH58,2168
#define GPIO_OSPEED_VERYHIGH	GPIO_OSPEED_VERYHIGH59,2197

../../../../libopencm3/include/libopencm3/stm32/g0/crc.h,49
#define LIBOPENCM3_CRC_HLIBOPENCM3_CRC_H27,950

../../../../libopencm3/include/libopencm3/stm32/g0/dmamux.h,9008
#define DMAMUX1	DMAMUX140,1205
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE0 DMAMUX_CxCR_SYNC_ID_EXTI_LINE047,1389
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE1 DMAMUX_CxCR_SYNC_ID_EXTI_LINE148,1436
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE2 DMAMUX_CxCR_SYNC_ID_EXTI_LINE249,1483
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE3 DMAMUX_CxCR_SYNC_ID_EXTI_LINE350,1530
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE4 DMAMUX_CxCR_SYNC_ID_EXTI_LINE451,1577
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE5 DMAMUX_CxCR_SYNC_ID_EXTI_LINE552,1624
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE6 DMAMUX_CxCR_SYNC_ID_EXTI_LINE653,1671
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE7 DMAMUX_CxCR_SYNC_ID_EXTI_LINE754,1718
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE8 DMAMUX_CxCR_SYNC_ID_EXTI_LINE855,1765
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE9 DMAMUX_CxCR_SYNC_ID_EXTI_LINE956,1812
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE10 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1057,1859
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE11 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1158,1907
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE12 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1259,1955
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE13 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1360,2003
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE14 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1461,2051
#define DMAMUX_CxCR_SYNC_ID_EXTI_LINE15 DMAMUX_CxCR_SYNC_ID_EXTI_LINE1562,2099
#define DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT0 DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT063,2147
#define DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT1 DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT164,2195
#define DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT2 DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT265,2243
#define DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT3 DMAMUX_CxCR_SYNC_ID_DMAMUX_EVT366,2291
#define DMAMUX_CxCR_SYNC_ID_LPTIM1_OUT DMAMUX_CxCR_SYNC_ID_LPTIM1_OUT67,2339
#define DMAMUX_CxCR_SYNC_ID_LPTIM2_OUT DMAMUX_CxCR_SYNC_ID_LPTIM2_OUT68,2387
#define DMAMUX_CxCR_SYNC_ID_TIM14_OC DMAMUX_CxCR_SYNC_ID_TIM14_OC69,2435
#define DMAMUX_CxCR_SYNC_ID_RESERVED23 DMAMUX_CxCR_SYNC_ID_RESERVED2370,2483
#define DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN0 DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN075,2616
#define DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN1 DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN176,2665
#define DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN2 DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN277,2714
#define DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN3 DMAMUX_CxCR_DMAREQ_ID_DMAMUX_REQ_GEN378,2763
#define DMAMUX_CxCR_DMAREQ_ID_ADC DMAMUX_CxCR_DMAREQ_ID_ADC79,2812
#define DMAMUX_CxCR_DMAREQ_ID_AES_IN DMAMUX_CxCR_DMAREQ_ID_AES_IN80,2861
#define DMAMUX_CxCR_DMAREQ_ID_AES_OUT DMAMUX_CxCR_DMAREQ_ID_AES_OUT81,2910
#define DMAMUX_CxCR_DMAREQ_ID_DAC_Channel1 DMAMUX_CxCR_DMAREQ_ID_DAC_Channel182,2959
#define DMAMUX_CxCR_DMAREQ_ID_DAC_Channel2 DMAMUX_CxCR_DMAREQ_ID_DAC_Channel283,3008
#define DMAMUX_CxCR_DMAREQ_ID_I2C1_RX DMAMUX_CxCR_DMAREQ_ID_I2C1_RX84,3057
#define DMAMUX_CxCR_DMAREQ_ID_I2C1_TX DMAMUX_CxCR_DMAREQ_ID_I2C1_TX85,3107
#define DMAMUX_CxCR_DMAREQ_ID_I2C2_RX DMAMUX_CxCR_DMAREQ_ID_I2C2_RX86,3157
#define DMAMUX_CxCR_DMAREQ_ID_I2C2_TX DMAMUX_CxCR_DMAREQ_ID_I2C2_TX87,3207
#define DMAMUX_CxCR_DMAREQ_ID_LPUART_RX DMAMUX_CxCR_DMAREQ_ID_LPUART_RX88,3257
#define DMAMUX_CxCR_DMAREQ_ID_LPUART_TX DMAMUX_CxCR_DMAREQ_ID_LPUART_TX89,3307
#define DMAMUX_CxCR_DMAREQ_ID_SPI1_RX DMAMUX_CxCR_DMAREQ_ID_SPI1_RX90,3357
#define DMAMUX_CxCR_DMAREQ_ID_SPI1_TX DMAMUX_CxCR_DMAREQ_ID_SPI1_TX91,3407
#define DMAMUX_CxCR_DMAREQ_ID_SPI2_RX DMAMUX_CxCR_DMAREQ_ID_SPI2_RX92,3457
#define DMAMUX_CxCR_DMAREQ_ID_SPI2_TX DMAMUX_CxCR_DMAREQ_ID_SPI2_TX93,3507
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM1_CH194,3557
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM1_CH295,3607
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_CH3 DMAMUX_CxCR_DMAREQ_ID_TIM1_CH396,3657
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_CH4 DMAMUX_CxCR_DMAREQ_ID_TIM1_CH497,3707
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_TRIG_COM DMAMUX_CxCR_DMAREQ_ID_TIM1_TRIG_COM98,3757
#define DMAMUX_CxCR_DMAREQ_ID_TIM1_UP DMAMUX_CxCR_DMAREQ_ID_TIM1_UP99,3807
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM2_CH1100,3857
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM2_CH2101,3907
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_CH3 DMAMUX_CxCR_DMAREQ_ID_TIM2_CH3102,3957
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_CH4 DMAMUX_CxCR_DMAREQ_ID_TIM2_CH4103,4007
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_TRIG DMAMUX_CxCR_DMAREQ_ID_TIM2_TRIG104,4057
#define DMAMUX_CxCR_DMAREQ_ID_TIM2_UP DMAMUX_CxCR_DMAREQ_ID_TIM2_UP105,4107
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM3_CH1106,4157
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM3_CH2107,4207
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_CH3 DMAMUX_CxCR_DMAREQ_ID_TIM3_CH3108,4257
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_CH4 DMAMUX_CxCR_DMAREQ_ID_TIM3_CH4109,4307
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_TRIG DMAMUX_CxCR_DMAREQ_ID_TIM3_TRIG110,4357
#define DMAMUX_CxCR_DMAREQ_ID_TIM3_UP DMAMUX_CxCR_DMAREQ_ID_TIM3_UP111,4407
#define DMAMUX_CxCR_DMAREQ_ID_TIM6_UP DMAMUX_CxCR_DMAREQ_ID_TIM6_UP112,4457
#define DMAMUX_CxCR_DMAREQ_ID_TIM7_UP DMAMUX_CxCR_DMAREQ_ID_TIM7_UP113,4507
#define DMAMUX_CxCR_DMAREQ_ID_TIM15_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM15_CH1114,4557
#define DMAMUX_CxCR_DMAREQ_ID_TIM15_CH2 DMAMUX_CxCR_DMAREQ_ID_TIM15_CH2115,4607
#define DMAMUX_CxCR_DMAREQ_ID_TIM15_TRIG_COM DMAMUX_CxCR_DMAREQ_ID_TIM15_TRIG_COM116,4657
#define DMAMUX_CxCR_DMAREQ_ID_TIM15_UP DMAMUX_CxCR_DMAREQ_ID_TIM15_UP117,4707
#define DMAMUX_CxCR_DMAREQ_ID_TIM16_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM16_CH1118,4757
#define DMAMUX_CxCR_DMAREQ_ID_TIM16_TRIG_COM DMAMUX_CxCR_DMAREQ_ID_TIM16_TRIG_COM119,4807
#define DMAMUX_CxCR_DMAREQ_ID_TIM16_UP DMAMUX_CxCR_DMAREQ_ID_TIM16_UP120,4857
#define DMAMUX_CxCR_DMAREQ_ID_TIM17_CH1 DMAMUX_CxCR_DMAREQ_ID_TIM17_CH1121,4907
#define DMAMUX_CxCR_DMAREQ_ID_TIM17_TRIG_COM DMAMUX_CxCR_DMAREQ_ID_TIM17_TRIG_COM122,4957
#define DMAMUX_CxCR_DMAREQ_ID_TIM17_UP DMAMUX_CxCR_DMAREQ_ID_TIM17_UP123,5007
#define DMAMUX_CxCR_DMAREQ_ID_USART1_RX DMAMUX_CxCR_DMAREQ_ID_USART1_RX124,5057
#define DMAMUX_CxCR_DMAREQ_ID_USART1_TX DMAMUX_CxCR_DMAREQ_ID_USART1_TX125,5107
#define DMAMUX_CxCR_DMAREQ_ID_USART2_RX DMAMUX_CxCR_DMAREQ_ID_USART2_RX126,5157
#define DMAMUX_CxCR_DMAREQ_ID_USART2_TX DMAMUX_CxCR_DMAREQ_ID_USART2_TX127,5207
#define DMAMUX_CxCR_DMAREQ_ID_USART3_RX DMAMUX_CxCR_DMAREQ_ID_USART3_RX128,5257
#define DMAMUX_CxCR_DMAREQ_ID_USART3_TX DMAMUX_CxCR_DMAREQ_ID_USART3_TX129,5307
#define DMAMUX_CxCR_DMAREQ_ID_USART4_RX DMAMUX_CxCR_DMAREQ_ID_USART4_RX130,5357
#define DMAMUX_CxCR_DMAREQ_ID_USART4_TX DMAMUX_CxCR_DMAREQ_ID_USART4_TX131,5407
#define DMAMUX_CxCR_DMAREQ_ID_UCPD1_RX DMAMUX_CxCR_DMAREQ_ID_UCPD1_RX132,5457
#define DMAMUX_CxCR_DMAREQ_ID_UCPD1_TX DMAMUX_CxCR_DMAREQ_ID_UCPD1_TX133,5507
#define DMAMUX_CxCR_DMAREQ_ID_UCPD2_RX DMAMUX_CxCR_DMAREQ_ID_UCPD2_RX134,5557
#define DMAMUX_CxCR_DMAREQ_ID_UCPD2_TX DMAMUX_CxCR_DMAREQ_ID_UCPD2_TX135,5607
#define DMAMUX_CxCR_DMAREQ_ID_RESERVED62 DMAMUX_CxCR_DMAREQ_ID_RESERVED62136,5657
#define DMAMUX_CxCR_DMAREQ_ID_RESERVED63 DMAMUX_CxCR_DMAREQ_ID_RESERVED63137,5707
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE0 DMAMUX_RGxCR_SIG_ID_EXTI_LINE0144,5913
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE1 DMAMUX_RGxCR_SIG_ID_EXTI_LINE1145,5960
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE2 DMAMUX_RGxCR_SIG_ID_EXTI_LINE2146,6007
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE3 DMAMUX_RGxCR_SIG_ID_EXTI_LINE3147,6054
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE4 DMAMUX_RGxCR_SIG_ID_EXTI_LINE4148,6101
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE5 DMAMUX_RGxCR_SIG_ID_EXTI_LINE5149,6148
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE6 DMAMUX_RGxCR_SIG_ID_EXTI_LINE6150,6195
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE7 DMAMUX_RGxCR_SIG_ID_EXTI_LINE7151,6242
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE8 DMAMUX_RGxCR_SIG_ID_EXTI_LINE8152,6289
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE9 DMAMUX_RGxCR_SIG_ID_EXTI_LINE9153,6336
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE10 DMAMUX_RGxCR_SIG_ID_EXTI_LINE10154,6383
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE11 DMAMUX_RGxCR_SIG_ID_EXTI_LINE11155,6431
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE12 DMAMUX_RGxCR_SIG_ID_EXTI_LINE12156,6479
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE13 DMAMUX_RGxCR_SIG_ID_EXTI_LINE13157,6527
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE14 DMAMUX_RGxCR_SIG_ID_EXTI_LINE14158,6575
#define DMAMUX_RGxCR_SIG_ID_EXTI_LINE15 DMAMUX_RGxCR_SIG_ID_EXTI_LINE15159,6623
#define DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT0 DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT0160,6671
#define DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT1 DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT1161,6719
#define DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT2 DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT2162,6767
#define DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT3 DMAMUX_RGxCR_SIG_ID_DMAMUX_EVT3163,6815
#define DMAMUX_RGxCR_SIG_ID_LPTIM1_OUT DMAMUX_RGxCR_SIG_ID_LPTIM1_OUT164,6863
#define DMAMUX_RGxCR_SIG_ID_LPTIM2_OUT DMAMUX_RGxCR_SIG_ID_LPTIM2_OUT165,6911
#define DMAMUX_RGxCR_SIG_ID_TIM14_OC DMAMUX_RGxCR_SIG_ID_TIM14_OC166,6959
#define DMAMUX_RGxCR_SIG_ID_RESERVED DMAMUX_RGxCR_SIG_ID_RESERVED167,7007

../../../../libopencm3/include/libopencm3/stm32/g0/dma.h,49
#define LIBOPENCM3_DMA_HLIBOPENCM3_DMA_H30,965

../../../../libopencm3/include/libopencm3/stm32/g0/irq.json,1208
        "wwdg", 03,16
        "pvd",14,33
        "rtc", 25,48
        "flash", 36,64
        "rcc", 47,82
        "exti0_1", 58,98
        "exti2_3", 69,118
        "exti4_15", 710,138
        "ucpd1_ucpd2", 811,159
        "dma1_channel1", 912,183
        "dma1_channel2_3", 1013,209
        "dma1_channel4_7_dmamux", 1114,237
        "adc_comp", 1215,272
        "tim1_brk_up_trg_com", 1316,293
        "tim1_cc",1417,325
        "tim2", 1518,344
        "tim34",1619,361
        "tim6_dac_lptim1", 1720,378
        "tim7_lptim2",1821,406
        "tim14", 1922,429
        "tim15", 2023,447
        "tim16_fdcan_it0",2124,465
        "tim17_fdcan_it1",2225,492
        "i2c1", 2326,519
        "i2c23",2427,536
        "spi1", 2528,553
        "spi23",2629,570
        "usart1", 2730,587
        "usart2_lpuart2",2831,606
        "usart3456_lpuart1",2932,632
        "cec", 3033,661
        "aes_rng"3134,677
    "irqs": [irqs2,2
    "partname_humanreadable": "STM32 G0 series", partname_humanreadable36,703
    "partname_doxygen": "STM32G0", partname_doxygen37,753
    "includeguard": "LIBOPENCM3_STM32_G0_NVIC_H"includeguard38,789

../../../../libopencm3/include/libopencm3/stm32/g0/rng.h,88
#define LIBOPENCM3_RNG_HLIBOPENCM3_RNG_H30,979
#define RNG_CR_CED	RNG_CR_CED37,1197

../../../../libopencm3/include/libopencm3/stm32/g0/lptimer.h,527
#define LIBOPENCM3_LPTIMER_HLIBOPENCM3_LPTIMER_H31,1066
#define LPTIM1	LPTIM138,1235
#define LPTIM2	LPTIM239,1265
#define LPTIM_CFGR2(LPTIM_CFGR243,1354
#define LPTIM_CR_COUNTRST	LPTIM_CR_COUNTRST48,1474
#define LPTIM_CR_RSTARE	LPTIM_CR_RSTARE50,1549
#define LPTIM_CFGR2_IN2SEL_SHIFT	LPTIM_CFGR2_IN2SEL_SHIFT56,1661
#define LPTIM_CFGR2_IN2SEL_MASK	LPTIM_CFGR2_IN2SEL_MASK57,1696
#define LPTIM_CFGR2_IN1SEL_SHIFT	LPTIM_CFGR2_IN1SEL_SHIFT59,1735
#define LPTIM_CFGR2_IN1SEL_MASK	LPTIM_CFGR2_IN1SEL_MASK60,1770

../../../../libopencm3/include/libopencm3/stm32/g0/doc-stm32g0.h,0

../../../../libopencm3/include/libopencm3/stm32/g0/flash.h,5377
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H30,987
#define FLASH_ACR	FLASH_ACR36,1121
#define FLASH_KEYR	FLASH_KEYR37,1181
#define FLASH_OPTKEYR	FLASH_OPTKEYR38,1242
#define FLASH_SR	FLASH_SR39,1305
#define FLASH_CR	FLASH_CR40,1364
#define FLASH_ECCR	FLASH_ECCR41,1423
#define FLASH_OPTR	FLASH_OPTR42,1484
#define FLASH_PCROP1ASR	FLASH_PCROP1ASR43,1545
#define FLASH_PCROP1AER	FLASH_PCROP1AER44,1610
#define FLASH_WRP1AR	FLASH_WRP1AR45,1675
#define FLASH_WRP1BR	FLASH_WRP1BR46,1737
#define FLASH_PCROP1BSR	FLASH_PCROP1BSR47,1799
#define FLASH_PCROP1BER	FLASH_PCROP1BER48,1864
#define FLASH_SECR	FLASH_SECR49,1929
#define FLASH_ACR_DBG_SWEN	FLASH_ACR_DBG_SWEN57,2114
#define FLASH_ACR_EMPTY	FLASH_ACR_EMPTY59,2198
#define FLASH_ACR_ICRST	FLASH_ACR_ICRST61,2281
#define FLASH_ACR_ICEN	FLASH_ACR_ICEN63,2364
#define FLASH_ACR_PRFTEN	FLASH_ACR_PRFTEN65,2438
#define FLASH_ACR_LATENCY_SHIFT	FLASH_ACR_LATENCY_SHIFT67,2474
#define FLASH_ACR_LATENCY_MASK	FLASH_ACR_LATENCY_MASK68,2509
#define FLASH_ACR_LATENCY_0WS	FLASH_ACR_LATENCY_0WS72,2747
#define FLASH_ACR_LATENCY_1WS	FLASH_ACR_LATENCY_1WS73,2783
#define FLASH_ACR_LATENCY_2WS	FLASH_ACR_LATENCY_2WS74,2819
#define FLASH_KEYR_KEY1	FLASH_KEYR_KEY183,2964
#define FLASH_KEYR_KEY2	FLASH_KEYR_KEY285,3049
#define FLASH_OPTKEYR_KEY1	FLASH_OPTKEYR_KEY193,3215
#define FLASH_OPTKEYR_KEY2	FLASH_OPTKEYR_KEY295,3306
#define FLASH_SR_CFGBSY	FLASH_SR_CFGBSY103,3480
#define FLASH_SR_BSY	FLASH_SR_BSY105,3542
#define FLASH_SR_OPTVERR	FLASH_SR_OPTVERR107,3651
#define FLASH_SR_RDERR	FLASH_SR_RDERR109,3727
#define FLASH_SR_FASTERR	FLASH_SR_FASTERR111,3810
#define FLASH_SR_MISERR	FLASH_SR_MISERR113,3902
#define FLASH_SR_PGSERR	FLASH_SR_PGSERR115,3988
#define FLASH_SR_SIZERR	FLASH_SR_SIZERR117,4058
#define FLASH_SR_PGAERR	FLASH_SR_PGAERR119,4145
#define FLASH_SR_WRPERR	FLASH_SR_WRPERR121,4226
#define FLASH_SR_PROGERR	FLASH_SR_PROGERR123,4304
#define FLASH_SR_OPERR	FLASH_SR_OPERR125,4378
#define FLASH_SR_EOP	FLASH_SR_EOP127,4450
#define FLASH_CR_LOCK	FLASH_CR_LOCK135,4583
#define FLASH_CR_OPTLOCK	FLASH_CR_OPTLOCK137,4655
#define FLASH_CR_SEC_PROT	FLASH_CR_SEC_PROT139,4757
#define FLASH_CR_OBL_LAUNCH	FLASH_CR_OBL_LAUNCH141,4852
#define FLASH_CR_RDERRIE	FLASH_CR_RDERRIE143,4950
#define FLASH_CR_ERRIE	FLASH_CR_ERRIE145,5032
#define FLASH_CR_EOPIE	FLASH_CR_EOPIE147,5124
#define FLASH_CR_FSTPG	FLASH_CR_FSTPG149,5199
#define FLASH_CR_OPTSTRT	FLASH_CR_OPTSTRT151,5286
#define FLASH_CR_STRT	FLASH_CR_STRT153,5350
#define FLASH_CR_PNB_SHIFT	FLASH_CR_PNB_SHIFT155,5384
#define FLASH_CR_PNB_MASK	FLASH_CR_PNB_MASK156,5414
#define FLASH_CR_MER	FLASH_CR_MER159,5479
#define FLASH_CR_PER	FLASH_CR_PER161,5543
#define FLASH_CR_PG	FLASH_CR_PG163,5607
#define FLASH_ECCR_ECCD	FLASH_ECCR_ECCD170,5740
#define FLASH_ECCR_ECCC	FLASH_ECCR_ECCC172,5816
#define FLASH_ECCR_ECCIE	FLASH_ECCR_ECCIE174,5910
#define FLASH_ECCR_SYSF_ECC	FLASH_ECCR_SYSF_ECC176,6042
#define FLASH_ECCR_ADDR_ECC_SHIFT	FLASH_ECCR_ADDR_ECC_SHIFT178,6083
#define FLASH_ECCR_ADDR_ECC_MASK	FLASH_ECCR_ADDR_ECC_MASK179,6119
#define FLASH_OPTR_IRHEN	FLASH_OPTR_IRHEN187,6285
#define FLASH_OPTR_NRST_MODE_SHIFT	FLASH_OPTR_NRST_MODE_SHIFT189,6323
#define FLASH_OPTR_NRST_MODE_MASK	FLASH_OPTR_NRST_MODE_MASK190,6361
#define FLASH_OPTR_NRST_MODE_RESET	FLASH_OPTR_NRST_MODE_RESET194,6469
#define FLASH_OPTR_NRST_MODE_GPIO	FLASH_OPTR_NRST_MODE_GPIO195,6506
#define FLASH_OPTR_NRST_MODE_BIDIR	FLASH_OPTR_NRST_MODE_BIDIR196,6542
#define FLASH_OPTR_nBOOT0	FLASH_OPTR_nBOOT0200,6632
#define FLASH_OPTR_nBOOT1	FLASH_OPTR_nBOOT1202,6715
#define FLASH_OPTR_nBOOT_SEL	FLASH_OPTR_nBOOT_SEL204,6792
#define FLASH_OPTR_RAM_PARITY_CHECK	FLASH_OPTR_RAM_PARITY_CHECK206,6895
#define FLASH_OPTR_WWDG_SW	FLASH_OPTR_WWDG_SW208,6995
#define FLASH_OPTR_IWDG_STDBY	FLASH_OPTR_IWDG_STDBY210,7116
#define FLASH_OPTR_IWDG_STOP	FLASH_OPTR_IWDG_STOP212,7236
#define FLASH_OPTR_IDWG_SW	FLASH_OPTR_IDWG_SW214,7335
#define FLASH_OPTR_nRSTS_HDW	FLASH_OPTR_nRSTS_HDW216,7413
#define FLASH_OPTR_nRST_STDBY	FLASH_OPTR_nRST_STDBY218,7495
#define FLASH_OPTR_nRST_STOP	FLASH_OPTR_nRST_STOP220,7576
#define FLASH_OPTR_BORR_LEV_SHIFT	FLASH_OPTR_BORR_LEV_SHIFT222,7618
#define FLASH_OPTR_BORR_LEV_MASK	FLASH_OPTR_BORR_LEV_MASK223,7655
#define FLASH_OPTR_BORR_LEV_2V1	FLASH_OPTR_BORR_LEV_2V1227,7825
#define FLASH_OPTR_BORR_LEV_2V3	FLASH_OPTR_BORR_LEV_2V3228,7860
#define FLASH_OPTR_BORR_LEV_2V6	FLASH_OPTR_BORR_LEV_2V6229,7895
#define FLASH_OPTR_BORR_LEV_2V9	FLASH_OPTR_BORR_LEV_2V9230,7930
#define FLASH_OPTR_BORF_LEV_SHIFT	FLASH_OPTR_BORF_LEV_SHIFT233,7974
#define FLASH_OPTR_BORF_LEV_MASK	FLASH_OPTR_BORF_LEV_MASK234,8010
#define FLASH_OPTR_BORF_LEV_2V0	FLASH_OPTR_BORF_LEV_2V0238,8180
#define FLASH_OPTR_BORF_LEV_2V2	FLASH_OPTR_BORF_LEV_2V2239,8215
#define FLASH_OPTR_BORF_LEV_2V5	FLASH_OPTR_BORF_LEV_2V5240,8250
#define FLASH_OPTR_BORF_LEV_2V8	FLASH_OPTR_BORF_LEV_2V8241,8285
#define FLASH_OPTR_BOREN	FLASH_OPTR_BOREN245,8370
#define FLASH_OPTR_RDP_SHIFT	FLASH_OPTR_RDP_SHIFT247,8407
#define FLASH_OPTR_RDP_MASK	FLASH_OPTR_RDP_MASK248,8439
#define FLASH_OPTR_RDP_LEVEL_0	FLASH_OPTR_RDP_LEVEL_0252,8543
#define FLASH_OPTR_RDP_LEVEL_1	FLASH_OPTR_RDP_LEVEL_1253,8580
#define FLASH_OPTR_RDP_LEVEL_2	FLASH_OPTR_RDP_LEVEL_2254,8643

../../../../libopencm3/include/libopencm3/stm32/g0/pwr.h,4142
#define LIBOPENCM3_PWR_HLIBOPENCM3_PWR_H29,968
#define PWR_CR1	PWR_CR135,1091
#define PWR_CR2	PWR_CR238,1187
#define PWR_CR3	PWR_CR341,1283
#define PWR_CR4	PWR_CR444,1379
#define PWR_SR1	PWR_SR147,1474
#define PWR_SR2	PWR_SR250,1570
#define PWR_SCR	PWR_SCR53,1669
#define PWR_PORT_A	PWR_PORT_A55,1723
#define PWR_PORT_B	PWR_PORT_B56,1777
#define PWR_PORT_C	PWR_PORT_C57,1831
#define PWR_PORT_D	PWR_PORT_D58,1885
#define PWR_PORT_E	PWR_PORT_E59,1939
#define PWR_PORT_F	PWR_PORT_F60,1993
#define PWR_PUCR(PWR_PUCR62,2048
#define PWR_PDCR(PWR_PDCR63,2101
#define PWR_CR1_LPR	PWR_CR1_LPR68,2245
#define PWR_CR1_VOS_SHIFT	PWR_CR1_VOS_SHIFT70,2279
#define PWR_CR1_VOS_MASK	PWR_CR1_VOS_MASK71,2308
#define PWR_CR1_VOS_RANGE_1	PWR_CR1_VOS_RANGE_175,2416
#define PWR_CR1_VOS_RANGE_2	PWR_CR1_VOS_RANGE_276,2447
#define PWR_CR1_DBP	PWR_CR1_DBP79,2487
#define PWR_CR1_FPD_LPSLP	PWR_CR1_FPD_LPSLP81,2520
#define PWR_CR1_FPD_LPRUN	PWR_CR1_FPD_LPRUN82,2556
#define PWR_CR1_FPD_STOP	PWR_CR1_FPD_STOP83,2592
#define PWR_CR1_LPMS_SHIFT	PWR_CR1_LPMS_SHIFT85,2628
#define PWR_CR1_LPMS_MASK	PWR_CR1_LPMS_MASK86,2658
#define PWR_CR1_LPMS_STOP_0	PWR_CR1_LPMS_STOP_091,2796
#define PWR_CR1_LPMS_STOP_1	PWR_CR1_LPMS_STOP_192,2827
#define PWR_CR1_LPMS_STANDBY	PWR_CR1_LPMS_STANDBY93,2858
#define PWR_CR1_LPMS_SHUTDOWN	PWR_CR1_LPMS_SHUTDOWN94,2889
#define PWR_CR2_PVDRT_SHIFT	PWR_CR2_PVDRT_SHIFT99,3012
#define PWR_CR2_PVDRT_MASK	PWR_CR2_PVDRT_MASK100,3042
#define PWR_CR2_PVDRT_2V1	PWR_CR2_PVDRT_2V1104,3173
#define PWR_CR2_PVDRT_2V2	PWR_CR2_PVDRT_2V2105,3204
#define PWR_CR2_PVDRT_2V5	PWR_CR2_PVDRT_2V5106,3235
#define PWR_CR2_PVDRT_2V6	PWR_CR2_PVDRT_2V6107,3266
#define PWR_CR2_PVDRT_2V7	PWR_CR2_PVDRT_2V7108,3297
#define PWR_CR2_PVDRT_2V9	PWR_CR2_PVDRT_2V9109,3328
#define PWR_CR2_PVDRT_3V0	PWR_CR2_PVDRT_3V0110,3359
#define PWR_CR2_PVDRT_PVD_IN	PWR_CR2_PVDRT_PVD_IN111,3390
#define PWR_CR2_PVDFT_SHIFT	PWR_CR2_PVDFT_SHIFT114,3433
#define PWR_CR2_PVDFT_MASK	PWR_CR2_PVDFT_MASK115,3463
#define PWR_CR2_PVDFT_2V0	PWR_CR2_PVDFT_2V0119,3595
#define PWR_CR2_PVDFT_2V2	PWR_CR2_PVDFT_2V2120,3626
#define PWR_CR2_PVDFT_2V4	PWR_CR2_PVDFT_2V4121,3657
#define PWR_CR2_PVDFT_2V5	PWR_CR2_PVDFT_2V5122,3688
#define PWR_CR2_PVDFT_2V6	PWR_CR2_PVDFT_2V6123,3719
#define PWR_CR2_PVDFT_2V8	PWR_CR2_PVDFT_2V8124,3750
#define PWR_CR2_PVDFT_2V9	PWR_CR2_PVDFT_2V9125,3781
#define PWR_CR2_PVDE	PWR_CR2_PVDE128,3821
#define PWR_CR3_EIWUL	PWR_CR3_EIWUL132,3935
#define PWR_CR3_APC	PWR_CR3_APC133,3968
#define PWR_CR3_ULPEN	PWR_CR3_ULPEN134,4000
#define PWR_CR3_RRS	PWR_CR3_RRS135,4032
#define PWR_CR3_EWUP6	PWR_CR3_EWUP6136,4063
#define PWR_CR3_EWUP5	PWR_CR3_EWUP5137,4095
#define PWR_CR3_EWUP4	PWR_CR3_EWUP4138,4127
#define PWR_CR3_EWUP2	PWR_CR3_EWUP2139,4159
#define PWR_CR3_EWUP1	PWR_CR3_EWUP1140,4191
#define PWR_CR4_VBRS	PWR_CR4_VBRS144,4306
#define PWR_CR4_VBE	PWR_CR4_VBE145,4337
#define PWR_CR4_WP6	PWR_CR4_WP6146,4368
#define PWR_CR4_WP5	PWR_CR4_WP5147,4399
#define PWR_CR4_WP4	PWR_CR4_WP4148,4430
#define PWR_CR4_WP2	PWR_CR4_WP2149,4461
#define PWR_CR4_WP1	PWR_CR4_WP1150,4492
#define PWR_SR1_WUFI	PWR_SR1_WUFI154,4606
#define PWR_SR1_SBF	PWR_SR1_SBF155,4638
#define PWR_SR1_WUF6	PWR_SR1_WUF6156,4669
#define PWR_SR1_WUF5	PWR_SR1_WUF5157,4700
#define PWR_SR1_WUF4	PWR_SR1_WUF4158,4731
#define PWR_SR1_WUF2	PWR_SR1_WUF2159,4762
#define PWR_SR1_WUF1	PWR_SR1_WUF1160,4793
#define PWR_SR2_PVDO	PWR_SR2_PVDO164,4907
#define PWR_SR2_VOSF	PWR_SR2_VOSF165,4939
#define PWR_SR2_REGLPF	PWR_SR2_REGLPF166,4971
#define PWR_SR2_REGLPS	PWR_SR2_REGLPS167,5004
#define PWR_SR2_FLASHRDY	PWR_SR2_FLASHRDY168,5037
#define PWR_SCR_CSBF	PWR_SCR_CSBF172,5154
#define PWR_SCR_CWUF6	PWR_SCR_CWUF6173,5185
#define PWR_SCR_CWUF5	PWR_SCR_CWUF5174,5217
#define PWR_SCR_CWUF4	PWR_SCR_CWUF4175,5249
#define PWR_SCR_CWUF2	PWR_SCR_CWUF2176,5281
#define PWR_SCR_CWUF1	PWR_SCR_CWUF1177,5313
enum pwr_vos_scale {pwr_vos_scale181,5427
	PWR_SCALE1 = PWR_CR1_VOS_RANGE_1,PWR_SCALE1182,5448
	PWR_SCALE2 = PWR_CR1_VOS_RANGE_2,PWR_SCALE2183,5483

../../../../libopencm3/include/libopencm3/stm32/g0/usart.h,210
#define LIBOPENCM3_USART_HLIBOPENCM3_USART_H29,971
#define USART1	USART140,1233
#define USART2	USART241,1263
#define USART3	USART342,1293
#define USART4	USART443,1323
#define LPUART1	LPUART144,1353

../../../../libopencm3/include/libopencm3/stm32/g0/adc.h,6908
#define LIBOPENCM3_ADC_HLIBOPENCM3_ADC_H33,1093
#define ADC1	ADC140,1291
#define ADC_CHANNEL_TEMP	ADC_CHANNEL_TEMP45,1379
#define ADC_CHANNEL_VREF	ADC_CHANNEL_VREF46,1407
#define ADC_CHANNEL_VBAT	ADC_CHANNEL_VBAT47,1435
#define ADC_AWD1TR(ADC_AWD1TR54,1637
#define ADC_AWD2TR(ADC_AWD2TR56,1731
#define ADC_AWD3TR(ADC_AWD3TR58,1825
#define ADC_AWD2CR(ADC_AWD2CR61,1924
#define ADC_AWD3CR(ADC_AWD3CR63,2022
#define ADC_CALFACT(ADC_CALFACT66,2116
#define ADC_ISR_CCRDY	ADC_ISR_CCRDY75,2330
#define ADC_IER_CCRDYIE	ADC_IER_CCRDYIE83,2470
#define ADC_CCR_PRESC_MASK	ADC_CCR_PRESC_MASK90,2547
#define ADC_CCR_PRESC_SHIFT	ADC_CCR_PRESC_SHIFT91,2581
#define ADC_CCR_PRESC_NODIV	ADC_CCR_PRESC_NODIV94,2670
#define ADC_CCR_PRESC_DIV2	ADC_CCR_PRESC_DIV295,2705
#define ADC_CCR_PRESC_DIV4	ADC_CCR_PRESC_DIV496,2739
#define ADC_CCR_PRESC_DIV6	ADC_CCR_PRESC_DIV697,2773
#define ADC_CCR_PRESC_DIV8	ADC_CCR_PRESC_DIV898,2807
#define ADC_CCR_PRESC_DIV10	ADC_CCR_PRESC_DIV1099,2841
#define ADC_CCR_PRESC_DIV12	ADC_CCR_PRESC_DIV12100,2876
#define ADC_CCR_PRESC_DIV16	ADC_CCR_PRESC_DIV16101,2911
#define ADC_CCR_PRESC_DIV32	ADC_CCR_PRESC_DIV32102,2946
#define ADC_CCR_PRESC_DIV64	ADC_CCR_PRESC_DIV64103,2981
#define ADC_CCR_PRESC_DIV128	ADC_CCR_PRESC_DIV128104,3016
#define ADC_CCR_PRESC_DIV256	ADC_CCR_PRESC_DIV256105,3051
#define ADC_CR_ADVREGEN	ADC_CR_ADVREGEN114,3179
#define ADC_CFGR1_ALIGN	ADC_CFGR1_ALIGN122,3287
#define ADC_CFGR1_EXTSEL_SHIFT	ADC_CFGR1_EXTSEL_SHIFT125,3388
#define ADC_CFGR1_EXTSEL	ADC_CFGR1_EXTSEL126,3423
#define ADC_CFGR1_EXTSEL_VAL(ADC_CFGR1_EXTSEL_VAL127,3482
#define ADC_CFGR1_EXTSEL_TIM1_TRGO2	ADC_CFGR1_EXTSEL_TIM1_TRGO2130,3624
#define ADC_CFGR1_EXTSEL_TIM1_CC4	ADC_CFGR1_EXTSEL_TIM1_CC4131,3664
#define ADC_CFGR1_EXTSEL_TIM2_TRGO	ADC_CFGR1_EXTSEL_TIM2_TRGO132,3702
#define ADC_CFGR1_EXTSEL_TIM3_TRGO	ADC_CFGR1_EXTSEL_TIM3_TRGO133,3741
#define ADC_CFGR1_EXTSEL_TIM15_TRGO	ADC_CFGR1_EXTSEL_TIM15_TRGO134,3780
#define ADC_CFGR1_EXTSEL_TIM6_TRGO	ADC_CFGR1_EXTSEL_TIM6_TRGO135,3820
#define ADC_CFGR1_EXTSEL_TIM4_TRGO	ADC_CFGR1_EXTSEL_TIM4_TRGO136,3859
#define ADC_CFGR1_EXTSEL_EXTI11	ADC_CFGR1_EXTSEL_EXTI11137,3898
#define ADC_CFGR1_CHSELRMOD	ADC_CFGR1_CHSELRMOD141,4004
#define ADC_CFGR2_CKMODE_SHIFT	ADC_CFGR2_CKMODE_SHIFT148,4086
#define ADC_CFGR2_CKMODE_MASK	ADC_CFGR2_CKMODE_MASK149,4123
#define ADC_CFGR2_CKMODE_ADCCLK	ADC_CFGR2_CKMODE_ADCCLK152,4213
#define ADC_CFGR2_CKMODE_PCLK_DIV2	ADC_CFGR2_CKMODE_PCLK_DIV2153,4252
#define ADC_CFGR2_CKMODE_PCLK_DIV4	ADC_CFGR2_CKMODE_PCLK_DIV4154,4293
#define ADC_CFGR2_CKMODE_PCLK	ADC_CFGR2_CKMODE_PCLK155,4334
#define ADC_CFGR2_LFTRIG	ADC_CFGR2_LFTRIG159,4433
#define ADC_CFGR2_TOVS	ADC_CFGR2_TOVS162,4507
#define ADC_CFGR2_OVSS_SHIFT	ADC_CFGR2_OVSS_SHIFT164,4543
#define ADC_CFGR2_OVSS_MASK	ADC_CFGR2_OVSS_MASK165,4577
#define ADC_CFGR2_OVSS_BITS(ADC_CFGR2_OVSS_BITS168,4672
#define ADC_CFGR2_OVSR_SHIFT	ADC_CFGR2_OVSR_SHIFT171,4722
#define ADC_CFGR2_OVSR_MASK	ADC_CFGR2_OVSR_MASK172,4756
#define ADC_CFGR2_OVSR_2x ADC_CFGR2_OVSR_2x175,4851
#define ADC_CFGR2_OVSR_4x ADC_CFGR2_OVSR_4x176,4883
#define ADC_CFGR2_OVSR_8x ADC_CFGR2_OVSR_8x177,4915
#define ADC_CFGR2_OVSR_16x ADC_CFGR2_OVSR_16x178,4947
#define ADC_CFGR2_OVSR_32x ADC_CFGR2_OVSR_32x179,4980
#define ADC_CFGR2_OVSR_64x ADC_CFGR2_OVSR_64x180,5013
#define ADC_CFGR2_OVSR_128x ADC_CFGR2_OVSR_128x181,5046
#define ADC_CFGR2_OVSR_256x ADC_CFGR2_OVSR_256x182,5080
#define ADC_CFGR2_OVSE	ADC_CFGR2_OVSE186,5164
#define ADC_SMPR_SMPSEL_SHIFT	ADC_SMPR_SMPSEL_SHIFT194,5285
#define ADC_SMPR_SMPSEL_MASK	ADC_SMPR_SMPSEL_MASK195,5321
#define ADC_SMPR_SMPSEL_CHANNEL_SHIFT(ADC_SMPR_SMPSEL_CHANNEL_SHIFT196,5360
#define ADC_SMPR_SMPSEL_CHANNEL_MASK	ADC_SMPR_SMPSEL_CHANNEL_MASK197,5443
#define ADC_SMPR_SMPSEL_SMP1	ADC_SMPR_SMPSEL_SMP1200,5547
#define ADC_SMPR_SMPSEL_SMP2	ADC_SMPR_SMPSEL_SMP2201,5580
#define ADC_SMPR_SMP1_SHIFT	ADC_SMPR_SMP1_SHIFT205,5663
#define ADC_SMPR_SMP1_MASK	ADC_SMPR_SMP1_MASK206,5697
#define ADC_SMPR_SMP2_SHIFT	ADC_SMPR_SMP2_SHIFT209,5772
#define ADC_SMPR_SMP2_MASK	ADC_SMPR_SMP2_MASK210,5806
#define ADC_SMPR_SMPx_001DOT5CYC	ADC_SMPR_SMPx_001DOT5CYC214,5905
#define ADC_SMPR_SMPx_003DOT5CYC	ADC_SMPR_SMPx_003DOT5CYC215,5943
#define ADC_SMPR_SMPx_007DOT5CYC	ADC_SMPR_SMPx_007DOT5CYC216,5981
#define ADC_SMPR_SMPx_012DOT5CYC	ADC_SMPR_SMPx_012DOT5CYC217,6019
#define ADC_SMPR_SMPx_019DOT5CYC	ADC_SMPR_SMPx_019DOT5CYC218,6057
#define ADC_SMPR_SMPx_039DOT5CYC	ADC_SMPR_SMPx_039DOT5CYC219,6095
#define ADC_SMPR_SMPx_079DOT5CYC	ADC_SMPR_SMPx_079DOT5CYC220,6133
#define ADC_SMPR_SMPx_160DOT5CYC	ADC_SMPR_SMPx_160DOT5CYC221,6171
#define ADC_AWDTR1_LT_SHIFT	ADC_AWDTR1_LT_SHIFT230,6346
#define ADC_AWDTR1_LT	ADC_AWDTR1_LT231,6377
#define ADC_AWDTR1_LT_VAL(ADC_AWDTR1_LT_VAL232,6429
#define ADC_AWDTR1_HT_SHIFT	ADC_AWDTR1_HT_SHIFT234,6486
#define ADC_AWDTR1_HT	ADC_AWDTR1_HT235,6518
#define ADC_AWDTR1_HT_VAL(ADC_AWDTR1_HT_VAL236,6570
#define ADC_AWDTR2_LT_SHIFT	ADC_AWDTR2_LT_SHIFT243,6708
#define ADC_AWDTR2_LT	ADC_AWDTR2_LT244,6739
#define ADC_AWDTR2_LT_VAL(ADC_AWDTR2_LT_VAL245,6791
#define ADC_AWDTR2_HT_SHIFT	ADC_AWDTR2_HT_SHIFT247,6848
#define ADC_AWDTR2_HT	ADC_AWDTR2_HT248,6880
#define ADC_AWDTR2_HT_VAL(ADC_AWDTR2_HT_VAL249,6932
#define ADC_CHSELR_MAX_CHANNELS	ADC_CHSELR_MAX_CHANNELS257,7108
#define ADC_CHSELR_MAX_SQS	ADC_CHSELR_MAX_SQS260,7233
#define ADC_CHSELR_SQS_MAX_CHANNEL	ADC_CHSELR_SQS_MAX_CHANNEL262,7353
#define ADC_CHSELR_SQx_MASK	ADC_CHSELR_SQx_MASK264,7393
#define ADC_CHSELR_SQx_SHIFT(ADC_CHSELR_SQx_SHIFT265,7426
#define ADC_CHSELR_SQx(ADC_CHSELR_SQx268,7558
#define ADC_CHSELR_SQx_EOS	ADC_CHSELR_SQx_EOS271,7681
#define ADC_AWDTR3_LT_SHIFT	ADC_AWDTR3_LT_SHIFT278,7795
#define ADC_AWDTR3_LT	ADC_AWDTR3_LT279,7826
#define ADC_AWDTR3_LT_VAL(ADC_AWDTR3_LT_VAL280,7878
#define ADC_AWDTR3_HT_SHIFT	ADC_AWDTR3_HT_SHIFT282,7935
#define ADC_AWDTR3_HT	ADC_AWDTR3_HT283,7967
#define ADC_AWDTR3_HT_VAL(ADC_AWDTR3_HT_VAL284,8019
#define ADC_AW2CR_AWD2CHx_EN(ADC_AW2CR_AWD2CHx_EN292,8216
#define ADC_AW3CR_AWD3CHx_EN(ADC_AW3CR_AWD3CHx_EN300,8400
#define ADC_CLKSOURCE_ADC	ADC_CLKSOURCE_ADC308,8589
#define ADC_CLKSOURCE_PCLK	ADC_CLKSOURCE_PCLK309,8641
#define ADC_CLKSOURCE_PCLK_DIV2	ADC_CLKSOURCE_PCLK_DIV2310,8692
#define ADC_CLKSOURCE_PCLK_DIV4	ADC_CLKSOURCE_PCLK_DIV4311,8752
#define ADC_SMPTIME_001DOT5	ADC_SMPTIME_001DOT5316,8876
#define ADC_SMPTIME_003DOT5	ADC_SMPTIME_003DOT5317,8930
#define ADC_SMPTIME_007DOT5	ADC_SMPTIME_007DOT5318,8984
#define ADC_SMPTIME_012DOT5	ADC_SMPTIME_012DOT5319,9038
#define ADC_SMPTIME_019DOT5	ADC_SMPTIME_019DOT5320,9092
#define ADC_SMPTIME_039DOT5	ADC_SMPTIME_039DOT5321,9146
#define ADC_SMPTIME_079DOT5	ADC_SMPTIME_079DOT5322,9200
#define ADC_SMPTIME_160DOT5	ADC_SMPTIME_160DOT5323,9254

../../../../libopencm3/include/libopencm3/stm32/rng.h,0

../../../../libopencm3/include/libopencm3/stm32/quadspi.h,0

../../../../libopencm3/include/libopencm3/stm32/dma2d.h,0

../../../../libopencm3/include/libopencm3/stm32/crs.h,0

../../../../libopencm3/include/libopencm3/stm32/st_usbfs.h,59
#define LIBOPENCM3_ST_USBFS_HLIBOPENCM3_ST_USBFS_H21,833

../../../../libopencm3/include/libopencm3/stm32/dbgmcu.h,1688
#define LIBOPENCM3_STM32_DBGMCU_HLIBOPENCM3_STM32_DBGMCU_H21,828
#define DBGMCU_IDCODE	DBGMCU_IDCODE29,1068
#define DBGMCU_CR	DBGMCU_CR33,1212
#define DBGMCU_IDCODE_DEV_ID_MASK	DBGMCU_IDCODE_DEV_ID_MASK37,1341
#define DBGMCU_IDCODE_REV_ID_MASK	DBGMCU_IDCODE_REV_ID_MASK38,1386
#define DBGMCU_CR_SLEEP	DBGMCU_CR_SLEEP48,1620
#define DBGMCU_CR_STOP	DBGMCU_CR_STOP49,1657
#define DBGMCU_CR_STANDBY	DBGMCU_CR_STANDBY50,1693
#define DBGMCU_CR_TRACE_IOEN	DBGMCU_CR_TRACE_IOEN51,1731
#define DBGMCU_CR_TRACE_MODE_MASK	DBGMCU_CR_TRACE_MODE_MASK52,1772
#define DBGMCU_CR_TRACE_MODE_ASYNC	DBGMCU_CR_TRACE_MODE_ASYNC53,1817
#define DBGMCU_CR_TRACE_MODE_SYNC_1	DBGMCU_CR_TRACE_MODE_SYNC_154,1863
#define DBGMCU_CR_TRACE_MODE_SYNC_2	DBGMCU_CR_TRACE_MODE_SYNC_255,1910
#define DBGMCU_CR_TRACE_MODE_SYNC_4	DBGMCU_CR_TRACE_MODE_SYNC_456,1957
#define DBGMCU_CR_IWDG_STOP	DBGMCU_CR_IWDG_STOP57,2004
#define DBGMCU_CR_WWDG_STOP	DBGMCU_CR_WWDG_STOP58,2044
#define DBGMCU_CR_TIM1_STOP	DBGMCU_CR_TIM1_STOP59,2084
#define DBGMCU_CR_TIM2_STOP	DBGMCU_CR_TIM2_STOP60,2124
#define DBGMCU_CR_TIM3_STOP	DBGMCU_CR_TIM3_STOP61,2164
#define DBGMCU_CR_TIM4_STOP	DBGMCU_CR_TIM4_STOP62,2204
#define DBGMCU_CR_CAN1_STOP	DBGMCU_CR_CAN1_STOP63,2244
#define DBGMCU_CR_I2C1_SMBUS_TIMEOUT	DBGMCU_CR_I2C1_SMBUS_TIMEOUT64,2284
#define DBGMCU_CR_I2C2_SMBUS_TIMEOUT	DBGMCU_CR_I2C2_SMBUS_TIMEOUT65,2332
#define DBGMCU_CR_TIM8_STOP	DBGMCU_CR_TIM8_STOP66,2380
#define DBGMCU_CR_TIM5_STOP	DBGMCU_CR_TIM5_STOP67,2420
#define DBGMCU_CR_TIM6_STOP	DBGMCU_CR_TIM6_STOP68,2460
#define DBGMCU_CR_TIM7_STOP	DBGMCU_CR_TIM7_STOP69,2500
#define DBGMCU_CR_CAN2_STOP	DBGMCU_CR_CAN2_STOP70,2540

../../../../libopencm3/include/libopencm3/stm32/lptimer.h,0

../../../../libopencm3/include/libopencm3/stm32/fdcan.h,17225
#define FDCAN_FIFO0	FDCAN_FIFO038,1119
#define FDCAN_FIFO1	FDCAN_FIFO139,1146
#define FDCAN_BLOCK_ID(FDCAN_BLOCK_ID42,1182
#define FDCAN_CREL(FDCAN_CREL46,1313
#define FDCAN_ENDN(FDCAN_ENDN47,1370
#define FDCAN_DBTP(FDCAN_DBTP48,1427
#define FDCAN_TEST(FDCAN_TEST49,1484
#define FDCAN_RWD(FDCAN_RWD50,1541
#define FDCAN_CCCR(FDCAN_CCCR51,1598
#define FDCAN_NBTP(FDCAN_NBTP52,1655
#define FDCAN_TSCC(FDCAN_TSCC53,1712
#define FDCAN_TSCV(FDCAN_TSCV54,1769
#define FDCAN_TOCC(FDCAN_TOCC55,1826
#define FDCAN_TOCV(FDCAN_TOCV56,1883
#define FDCAN_ECR(FDCAN_ECR57,1940
#define FDCAN_PSR(FDCAN_PSR58,1997
#define FDCAN_TDCR(FDCAN_TDCR59,2054
#define FDCAN_IR(FDCAN_IR60,2111
#define FDCAN_IE(FDCAN_IE61,2167
#define FDCAN_ILS(FDCAN_ILS62,2223
#define FDCAN_ILE(FDCAN_ILE63,2280
#define FDCAN_RXFIS(FDCAN_RXFIS70,2489
#define FDCAN_RXF0S(FDCAN_RXF0S73,2600
#define FDCAN_RXF1S(FDCAN_RXF1S74,2657
#define FDCAN_RXFIA(FDCAN_RXFIA81,2871
#define FDCAN_RXF0A(FDCAN_RXF0A84,2982
#define FDCAN_RXF1A(FDCAN_RXF1A85,3039
#define FDCAN_TXBC(FDCAN_TXBC87,3097
#define FDCAN_TXFQS(FDCAN_TXFQS88,3154
#define FDCAN_CREL_DAY_SHIFT	FDCAN_CREL_DAY_SHIFT91,3255
#define FDCAN_CREL_DAY_MASK	FDCAN_CREL_DAY_MASK92,3288
#define FDCAN_CREL_MON_SHIFT	FDCAN_CREL_MON_SHIFT95,3368
#define FDCAN_CREL_MON_MASK	FDCAN_CREL_MON_MASK96,3401
#define FDCAN_CREL_YEAR_SHIFT	FDCAN_CREL_YEAR_SHIFT99,3481
#define FDCAN_CREL_YEAR_MASK	FDCAN_CREL_YEAR_MASK100,3516
#define FDCAN_CREL_SUBSTEP_SHIFT	FDCAN_CREL_SUBSTEP_SHIFT103,3605
#define FDCAN_CREL_SUBSTEP_MASK	FDCAN_CREL_SUBSTEP_MASK104,3642
#define FDCAN_CREL_STEP_SHIFT	FDCAN_CREL_STEP_SHIFT107,3727
#define FDCAN_CREL_STEP_MASK	FDCAN_CREL_STEP_MASK108,3762
#define FDCAN_CREL_REL_SHIFT	FDCAN_CREL_REL_SHIFT111,3841
#define FDCAN_CREL_REL_MASK	FDCAN_CREL_REL_MASK112,3875
#define FDCAN_DBTP_DSJW_SHIFT	FDCAN_DBTP_DSJW_SHIFT116,3957
#define FDCAN_DBTP_DSJW_MASK	FDCAN_DBTP_DSJW_MASK117,3991
#define FDCAN_DBTP_DTSEG2_SHIFT	FDCAN_DBTP_DTSEG2_SHIFT120,4084
#define FDCAN_DBTP_DTSEG2_MASK	FDCAN_DBTP_DTSEG2_MASK121,4120
#define FDCAN_DBTP_DTSEG1_SHIFT	FDCAN_DBTP_DTSEG1_SHIFT124,4216
#define FDCAN_DBTP_DTSEG1_MASK	FDCAN_DBTP_DTSEG1_MASK125,4252
#define FDCAN_DBTP_DBRP_SHIFT	FDCAN_DBTP_DBRP_SHIFT128,4333
#define FDCAN_DBTP_DBRP_MASK	FDCAN_DBTP_DBRP_MASK129,4368
#define FDCAN_DBTP_TDC	FDCAN_DBTP_TDC131,4405
#define FDCAN_TEST_LBCK	FDCAN_TEST_LBCK133,4443
#define FDCAN_TEST_TX_SHIFT	FDCAN_TEST_TX_SHIFT135,4520
#define FDCAN_TEST_TX_MASK	FDCAN_TEST_TX_MASK136,4553
#define FDCAN_TEST_RX	FDCAN_TEST_RX138,4588
#define FDCAN_RWD_WDC_SHIFT	FDCAN_RWD_WDC_SHIFT141,4668
#define FDCAN_RWD_WDC_MASK	FDCAN_RWD_WDC_MASK142,4701
#define FDCAN_RWD_WDV_SHIFT	FDCAN_RWD_WDV_SHIFT145,4780
#define FDCAN_RWD_WDV_MASK	FDCAN_RWD_WDV_MASK146,4813
#define FDCAN_CCCR_INIT	FDCAN_CCCR_INIT151,4915
#define FDCAN_CCCR_CCE	FDCAN_CCCR_CCE152,4952
#define FDCAN_CCCR_ASM	FDCAN_CCCR_ASM153,4988
#define FDCAN_CCCR_CSA	FDCAN_CCCR_CSA154,5024
#define FDCAN_CCCR_CSR	FDCAN_CCCR_CSR155,5060
#define FDCAN_CCCR_MON	FDCAN_CCCR_MON156,5096
#define FDCAN_CCCR_DAR	FDCAN_CCCR_DAR157,5132
#define FDCAN_CCCR_TEST	FDCAN_CCCR_TEST158,5168
#define FDCAN_CCCR_FDOE	FDCAN_CCCR_FDOE159,5205
#define FDCAN_CCCR_BRSE	FDCAN_CCCR_BRSE160,5242
#define FDCAN_CCCR_PXHD	FDCAN_CCCR_PXHD161,5279
#define FDCAN_CCCR_EFBI	FDCAN_CCCR_EFBI162,5317
#define FDCAN_CCCR_TXP	FDCAN_CCCR_TXP163,5355
#define FDCAN_CCCR_NISO	FDCAN_CCCR_NISO164,5392
#define FDCAN_CCCR_INIT_TIMEOUT	FDCAN_CCCR_INIT_TIMEOUT176,5885
#define FDCAN_NBTP_NTSEG2_SHIFT	FDCAN_NBTP_NTSEG2_SHIFT179,5999
#define FDCAN_NBTP_NTSEG2_MASK	FDCAN_NBTP_NTSEG2_MASK180,6035
#define FDCAN_NBTP_NTSEG1_SHIFT	FDCAN_NBTP_NTSEG1_SHIFT183,6144
#define FDCAN_NBTP_NTSEG1_MASK	FDCAN_NBTP_NTSEG1_MASK184,6180
#define FDCAN_NBTP_NBRP_SHIFT	FDCAN_NBTP_NBRP_SHIFT187,6272
#define FDCAN_NBTP_NBRP_MASK	FDCAN_NBTP_NBRP_MASK188,6307
#define FDCAN_NBTP_NSJW_SHIFT	FDCAN_NBTP_NSJW_SHIFT191,6407
#define FDCAN_NBTP_NSJW_MASK	FDCAN_NBTP_NSJW_MASK192,6442
#define FDCAN_TSCC_TSS_SHIFT	FDCAN_TSCC_TSS_SHIFT195,6513
#define FDCAN_TSCC_TSS_MASK	FDCAN_TSCC_TSS_MASK196,6546
#define FDCAN_TSCC_TCP_SHIFT	FDCAN_TSCC_TCP_SHIFT199,6627
#define FDCAN_TSCC_TCP_MASK	FDCAN_TSCC_TCP_MASK200,6661
#define FDCAN_TSCV_TSC_SHIFT	FDCAN_TSCV_TSC_SHIFT204,6740
#define FDCAN_TSCV_TSC_MASK	FDCAN_TSCV_TSC_MASK205,6773
#define FDCAN_TOCC_ETOC	FDCAN_TOCC_ETOC207,6812
#define FDCAN_TOCC_TOS_SHIFT	FDCAN_TOCC_TOS_SHIFT209,6881
#define FDCAN_TOCC_TOS_MASK	FDCAN_TOCC_TOS_MASK210,6914
#define FDCAN_TOCC_TOP_SHIFT	FDCAN_TOCC_TOP_SHIFT213,6983
#define FDCAN_TOCC_TOP_MASK	FDCAN_TOCC_TOP_MASK214,7017
#define FDCAN_TOCV_TOC_SHIFT	FDCAN_TOCV_TOC_SHIFT217,7090
#define FDCAN_TOCV_TOC_MASK	FDCAN_TOCV_TOC_MASK218,7123
#define FDCAN_ECR_TEC_SHIFT	FDCAN_ECR_TEC_SHIFT221,7202
#define FDCAN_ECR_TEC_MASK	FDCAN_ECR_TEC_MASK222,7235
#define FDCAN_ECR_REC_SHIFT	FDCAN_ECR_REC_SHIFT225,7310
#define FDCAN_ECR_REC_MASK	FDCAN_ECR_REC_MASK226,7343
#define FDCAN_ECR_RP	FDCAN_ECR_RP228,7379
#define FDCAN_ECR_CEL_SHIFT	FDCAN_ECR_CEL_SHIFT230,7449
#define FDCAN_ECR_CEL_MASK	FDCAN_ECR_CEL_MASK231,7483
#define FDCAN_PSR_LEC_SHIFT	FDCAN_PSR_LEC_SHIFT235,7553
#define FDCAN_PSR_LEC_MASK	FDCAN_PSR_LEC_MASK236,7586
#define FDCAN_PSR_ACT_SHIFT	FDCAN_PSR_ACT_SHIFT239,7657
#define FDCAN_PSR_ACT_MASK	FDCAN_PSR_ACT_MASK240,7690
#define FDCAN_PSR_EP	FDCAN_PSR_EP242,7725
#define FDCAN_PSR_EW	FDCAN_PSR_EW243,7759
#define FDCAN_PSR_BO	FDCAN_PSR_BO244,7793
#define FDCAN_PSR_DLEC_SHIFT	FDCAN_PSR_DLEC_SHIFT246,7877
#define FDCAN_PSR_DLEC_MASK	FDCAN_PSR_DLEC_MASK247,7910
#define FDCAN_PSR_RESI	FDCAN_PSR_RESI249,7946
#define FDCAN_PSR_RBRSRESI1	FDCAN_PSR_RBRSRESI1252,8000
#define FDCAN_PSR_REDL	FDCAN_PSR_REDL253,8041
#define FDCAN_PSR_PXE	FDCAN_PSR_PXE254,8078
#define FDCAN_PSR_TDCV_SHIFT	FDCAN_PSR_TDCV_SHIFT257,8170
#define FDCAN_PSR_TDCV_MASK	FDCAN_PSR_TDCV_MASK258,8204
#define FDCAN_TDCR_TDCF_SHIFT	FDCAN_TDCR_TDCF_SHIFT261,8311
#define FDCAN_TDCR_TDCF_MASK	FDCAN_TDCR_TDCF_MASK262,8345
#define FDCAN_TDCR_TDCO_SHIFT	FDCAN_TDCR_TDCO_SHIFT265,8438
#define FDCAN_TDCR_TDCO_MASK	FDCAN_TDCR_TDCO_MASK266,8472
#define FDCAN_IR_RF0N	FDCAN_IR_RF0N271,8573
#define FDCAN_IR_RF0F	FDCAN_IR_RF0F272,8608
#define FDCAN_IR_RF0L	FDCAN_IR_RF0L273,8643
#define FDCAN_IR_RF1N	FDCAN_IR_RF1N274,8678
#define FDCAN_IR_RF1F	FDCAN_IR_RF1F275,8713
#define FDCAN_IR_RF1L	FDCAN_IR_RF1L276,8748
#define FDCAN_IR_HPM	FDCAN_IR_HPM277,8783
#define FDCAN_IR_TC	FDCAN_IR_TC278,8817
#define FDCAN_IR_TCF	FDCAN_IR_TCF279,8851
#define FDCAN_IR_TFE	FDCAN_IR_TFE280,8885
#define FDCAN_IR_TEFN	FDCAN_IR_TEFN281,8919
#define FDCAN_IR_TEFF	FDCAN_IR_TEFF282,8955
#define FDCAN_IR_TEFL	FDCAN_IR_TEFL283,8991
#define FDCAN_IR_TSW	FDCAN_IR_TSW284,9027
#define FDCAN_IR_MRAF	FDCAN_IR_MRAF285,9062
#define FDCAN_IR_TOO	FDCAN_IR_TOO286,9098
#define FDCAN_IR_ELO	FDCAN_IR_ELO287,9133
#define FDCAN_IR_EP	FDCAN_IR_EP288,9168
#define FDCAN_IR_EW	FDCAN_IR_EW289,9203
#define FDCAN_IR_BO	FDCAN_IR_BO290,9238
#define FDCAN_IR_WDI	FDCAN_IR_WDI291,9273
#define FDCAN_IR_PEA	FDCAN_IR_PEA292,9308
#define FDCAN_IR_PED	FDCAN_IR_PED293,9343
#define FDCAN_IR_ARA	FDCAN_IR_ARA294,9378
#define FDCAN_IE_RF0NE	FDCAN_IE_RF0NE300,9484
#define FDCAN_IE_RF0FE	FDCAN_IE_RF0FE301,9520
#define FDCAN_IE_RF0LE	FDCAN_IE_RF0LE302,9556
#define FDCAN_IE_RF1NE	FDCAN_IE_RF1NE303,9592
#define FDCAN_IE_RF1FE	FDCAN_IE_RF1FE304,9628
#define FDCAN_IE_RF1LE	FDCAN_IE_RF1LE305,9664
#define FDCAN_IE_HPME	FDCAN_IE_HPME306,9700
#define FDCAN_IE_TCE	FDCAN_IE_TCE307,9735
#define FDCAN_IE_TCFE	FDCAN_IE_TCFE308,9769
#define FDCAN_IE_TFEE	FDCAN_IE_TFEE309,9804
#define FDCAN_IE_TEFNE	FDCAN_IE_TEFNE310,9839
#define FDCAN_IE_TEFFE	FDCAN_IE_TEFFE311,9876
#define FDCAN_IE_TEFLE	FDCAN_IE_TEFLE312,9913
#define FDCAN_IE_TSWE	FDCAN_IE_TSWE313,9950
#define FDCAN_IE_MRAFE	FDCAN_IE_MRAFE314,9986
#define FDCAN_IE_TOOE	FDCAN_IE_TOOE315,10023
#define FDCAN_IE_ELOE	FDCAN_IE_ELOE316,10059
#define FDCAN_IE_EPE	FDCAN_IE_EPE317,10095
#define FDCAN_IE_EWE	FDCAN_IE_EWE318,10130
#define FDCAN_IE_BOE	FDCAN_IE_BOE319,10165
#define FDCAN_IE_WDIE	FDCAN_IE_WDIE320,10200
#define FDCAN_IE_PEAE	FDCAN_IE_PEAE321,10236
#define FDCAN_IE_PEDE	FDCAN_IE_PEDE322,10272
#define FDCAN_IE_ARAE	FDCAN_IE_ARAE323,10308
#define FDCAN_ILS_RxFIFO0	FDCAN_ILS_RxFIFO0329,10425
#define FDCAN_ILS_RxFIFO1	FDCAN_ILS_RxFIFO1330,10463
#define FDCAN_ILS_SMSG	FDCAN_ILS_SMSG331,10501
#define FDCAN_ILS_TFERR	FDCAN_ILS_TFERR332,10537
#define FDCAN_ILS_MISC	FDCAN_ILS_MISC333,10574
#define FDCAN_ILS_BERR	FDCAN_ILS_BERR334,10610
#define FDCAN_ILS_PERR	FDCAN_ILS_PERR335,10646
#define FDCAN_ILE_INT0	FDCAN_ILE_INT0338,10691
#define FDCAN_ILE_INT1	FDCAN_ILE_INT1339,10727
#define FDCAN_XIDAM_EIDM_SHIFT	FDCAN_XIDAM_EIDM_SHIFT343,10815
#define FDCAN_XIDAM_EIDM_MASK	FDCAN_XIDAM_EIDM_MASK344,10850
#define FDCAN_HPMS_BIDX_SHIFT	FDCAN_HPMS_BIDX_SHIFT348,10926
#define FDCAN_HPMS_BIDX_MASK	FDCAN_HPMS_BIDX_MASK349,10960
#define FDCAN_HPMS_MSI_SHIFT	FDCAN_HPMS_MSI_SHIFT352,11039
#define FDCAN_HPMS_MSI_MASK	FDCAN_HPMS_MSI_MASK353,11072
#define FDCAN_HPMS_FIDX_SHIFT	FDCAN_HPMS_FIDX_SHIFT356,11139
#define FDCAN_HPMS_FIDX_MASK	FDCAN_HPMS_FIDX_MASK357,11173
#define FDCAN_HPMS_FLS	FDCAN_HPMS_FLS359,11210
#define FDCAN_RXFIFO_FL_SHIFT	FDCAN_RXFIFO_FL_SHIFT362,11278
#define FDCAN_RXFIFO_GI_SHIFT	FDCAN_RXFIFO_GI_SHIFT365,11342
#define FDCAN_RXFIFO_PI_SHIFT	FDCAN_RXFIFO_PI_SHIFT368,11406
#define FDCAN_RXFIFO_FF	FDCAN_RXFIFO_FF370,11442
#define FDCAN_RXFIFO_RFL	FDCAN_RXFIFO_RFL371,11480
#define FDCAN_RXF0S_F0FL_SHIFT	FDCAN_RXF0S_F0FL_SHIFT374,11561
#define FDCAN_RXF0S_F0FL_MASK	FDCAN_RXF0S_F0FL_MASK375,11616
#define FDCAN_RXF0S_F0GI_SHIFT	FDCAN_RXF0S_F0GI_SHIFT378,11711
#define FDCAN_RXF0S_F0GI_MASK	FDCAN_RXF0S_F0GI_MASK379,11766
#define FDCAN_RXF0S_F0PI_SHIFT	FDCAN_RXF0S_F0PI_SHIFT382,11861
#define FDCAN_RXF0S_F0PI_MASK	FDCAN_RXF0S_F0PI_MASK383,11916
#define FDCAN_RXF0S_F0F	FDCAN_RXF0S_F0F385,11970
#define FDCAN_RXF0S_RF0L	FDCAN_RXF0S_RF0L386,12014
#define FDCAN_RXFIFO_AI_SHIFT	FDCAN_RXFIFO_AI_SHIFT389,12094
#define FDCAN_RXF0A_R0AI_SHIFT	FDCAN_RXF0A_R0AI_SHIFT392,12175
#define FDCAN_RXF0A_R0AI_MASK	FDCAN_RXF0A_R0AI_MASK393,12230
#define FDCAN_RXF1S_F1FL_SHIFT	FDCAN_RXF1S_F1FL_SHIFT396,12326
#define FDCAN_RXF1S_F1FL_MASK	FDCAN_RXF1S_F1FL_MASK397,12381
#define FDCAN_RXF1S_F1GI_SHIFT	FDCAN_RXF1S_F1GI_SHIFT400,12476
#define FDCAN_RXF1S_F1GI_MASK	FDCAN_RXF1S_F1GI_MASK401,12531
#define FDCAN_RXF1S_F1PI_SHIFT	FDCAN_RXF1S_F1PI_SHIFT404,12626
#define FDCAN_RXF1S_F1PI_MASK	FDCAN_RXF1S_F1PI_MASK405,12681
#define FDCAN_RXF1S_F1F	FDCAN_RXF1S_F1F407,12735
#define FDCAN_RXF1S_RF1L	FDCAN_RXF1S_RF1L408,12779
#define FDCAN_RXF1A_R1AI_SHIFT	FDCAN_RXF1A_R1AI_SHIFT411,12871
#define FDCAN_RXF1A_R1AI_MASK	FDCAN_RXF1A_R1AI_MASK412,12926
#define FDCAN_TXBC_TFQM	FDCAN_TXBC_TFQM414,12980
#define FDCAN_TXFQS_TFFL_SHIFT	FDCAN_TXFQS_TFFL_SHIFT417,13056
#define FDCAN_TXFQS_TFGI_SHIFT	FDCAN_TXFQS_TFGI_SHIFT420,13128
#define FDCAN_TXFQS_TFQPI_SHIFT	FDCAN_TXFQS_TFQPI_SHIFT423,13201
#define FDCAN_TXFQS_TFQF	FDCAN_TXFQS_TFQF425,13239
#define FDCAN_TXBRP_TRP0	FDCAN_TXBRP_TRP0430,13356
#define FDCAN_TXBRP_TRP1	FDCAN_TXBRP_TRP1431,13393
#define FDCAN_TXBRP_TRP2	FDCAN_TXBRP_TRP2432,13430
#define FDCAN_TXBAR_AR0	FDCAN_TXBAR_AR0438,13557
#define FDCAN_TXBAR_AR1	FDCAN_TXBAR_AR1439,13594
#define FDCAN_TXBAR_AR2	FDCAN_TXBAR_AR2440,13631
#define FDCAN_TXBCR_CR0	FDCAN_TXBCR_CR0446,13761
#define FDCAN_TXBCR_CR1	FDCAN_TXBCR_CR1447,13798
#define FDCAN_TXBCR_CR2	FDCAN_TXBCR_CR2448,13835
#define FDCAN_TXBTO_TO0	FDCAN_TXBTO_TO0454,13967
#define FDCAN_TXBTO_TO1	FDCAN_TXBTO_TO1455,14004
#define FDCAN_TXBTO_TO2	FDCAN_TXBTO_TO2456,14041
#define FDCAN_TXBCF_CF0	FDCAN_TXBCF_CF0462,14178
#define FDCAN_TXBCF_CF1	FDCAN_TXBCF_CF1463,14215
#define FDCAN_TXBCF_CF2	FDCAN_TXBCF_CF2464,14252
#define FDCAN_TXBTIE_TIE0	FDCAN_TXBTIE_TIE0473,14462
#define FDCAN_TXBTIE_TIE1	FDCAN_TXBTIE_TIE1474,14500
#define FDCAN_TXBTIE_TIE2	FDCAN_TXBTIE_TIE2475,14538
#define FDCAN_TXBCIE_CFIE0	FDCAN_TXBCIE_CFIE0484,14769
#define FDCAN_TXBCIE_CFIE1	FDCAN_TXBCIE_CFIE1485,14808
#define FDCAN_TXBCIE_CFIE2	FDCAN_TXBCIE_CFIE2486,14847
#define FDCAN_TXEFS_EFFL_SHIFT	FDCAN_TXEFS_EFFL_SHIFT490,14934
#define FDCAN_TXEFS_EFGI_SHIFT	FDCAN_TXEFS_EFGI_SHIFT493,15008
#define FDCAN_TXEFS_EFPI_SHIFT	FDCAN_TXEFS_EFPI_SHIFT496,15083
#define FDCAN_TXEFS_EFF	FDCAN_TXEFS_EFF498,15120
#define FDCAN_TXEFS_TEF	FDCAN_TXEFS_TEF499,15158
#define FDCAN_TXEFA_EFAI_SHIFT	FDCAN_TXEFA_EFAI_SHIFT502,15244
#define FDCAN_TXEFA_EFAI_MASK	FDCAN_TXEFA_EFAI_MASK503,15279
struct fdcan_standard_filter {fdcan_standard_filter512,15577
	uint32_t type_id1_conf_id2;type_id1_conf_id2514,15668
#define FDCAN_SFT_SHIFT	FDCAN_SFT_SHIFT517,15701
#define FDCAN_SFT_MASK	FDCAN_SFT_MASK518,15732
#define FDCAN_SFT_RANGE	FDCAN_SFT_RANGE526,15938
#define FDCAN_SFT_DUAL	FDCAN_SFT_DUAL529,16018
#define FDCAN_SFT_ID_MASK	FDCAN_SFT_ID_MASK533,16132
#define FDCAN_SFT_DISABLE	FDCAN_SFT_DISABLE536,16194
#define FDCAN_SFEC_SHIFT	FDCAN_SFEC_SHIFT539,16236
#define FDCAN_SFEC_MASK	FDCAN_SFEC_MASK540,16267
#define FDCAN_SFEC_DISABLE	FDCAN_SFEC_DISABLE552,16677
#define FDCAN_SFEC_FIFO0	FDCAN_SFEC_FIFO0555,16742
#define FDCAN_SFEC_FIFO1	FDCAN_SFEC_FIFO1558,16805
#define FDCAN_SFEC_REJECT	FDCAN_SFEC_REJECT561,16860
#define FDCAN_SFEC_PRIO	FDCAN_SFEC_PRIO564,16975
#define FDCAN_SFEC_PRIO_FIFO0	FDCAN_SFEC_PRIO_FIFO0567,17063
#define FDCAN_SFEC_PRIO_FIFO1	FDCAN_SFEC_PRIO_FIFO1570,17155
#define FDCAN_SFID1_SHIFT	FDCAN_SFID1_SHIFT575,17228
#define FDCAN_SFID1_MASK	FDCAN_SFID1_MASK576,17260
#define FDCAN_SFID2_SHIFT	FDCAN_SFID2_SHIFT578,17295
#define FDCAN_SFID2_MASK	FDCAN_SFID2_MASK579,17326
struct fdcan_extended_filter {fdcan_extended_filter585,17542
	uint32_t conf_id1;conf_id1587,17624
	uint32_t type_id2;type_id2589,17701
#define FDCAN_EFEC_SHIFT	FDCAN_EFEC_SHIFT592,17725
#define FDCAN_EFEC_MASK	FDCAN_EFEC_MASK593,17756
#define FDCAN_EFEC_DISABLE	FDCAN_EFEC_DISABLE605,18168
#define FDCAN_EFEC_FIFO0	FDCAN_EFEC_FIFO0608,18233
#define FDCAN_EFEC_FIFO1	FDCAN_EFEC_FIFO1611,18296
#define FDCAN_EFEC_REJECT	FDCAN_EFEC_REJECT614,18351
#define FDCAN_EFEC_PRIO	FDCAN_EFEC_PRIO617,18466
#define FDCAN_EFEC_PRIO_FIFO0	FDCAN_EFEC_PRIO_FIFO0620,18554
#define FDCAN_EFEC_PRIO_FIFO1	FDCAN_EFEC_PRIO_FIFO1623,18646
#define FDCAN_EFID1_SHIFT	FDCAN_EFID1_SHIFT626,18691
#define FDCAN_EFID1_MASK	FDCAN_EFID1_MASK627,18722
#define FDCAN_EFT_SHIFT	FDCAN_EFT_SHIFT629,18762
#define FDCAN_EFT_MASK	FDCAN_EFT_MASK630,18793
#define FDCAN_EFT_RANGE	FDCAN_EFT_RANGE638,18999
#define FDCAN_EFT_DUAL	FDCAN_EFT_DUAL641,19079
#define FDCAN_EFT_ID_MASK	FDCAN_EFT_ID_MASK645,19193
#define FDCAN_EFT_RANGE_NOXIDAM	FDCAN_EFT_RANGE_NOXIDAM650,19338
#define FDCAN_EFID2_SHIFT	FDCAN_EFID2_SHIFT653,19385
#define FDCAN_EFID2_MASK	FDCAN_EFID2_MASK654,19416
struct fdcan_rx_fifo_element {fdcan_rx_fifo_element661,19677
	uint32_t identifier_flags;identifier_flags663,19759
	uint32_t filt_fmt_dlc_ts;filt_fmt_dlc_ts665,19860
	uint32_t data[64 / sizeof(uint32_t)];data667,19916
struct fdcan_tx_event_element {fdcan_tx_event_element674,20130
	uint32_t identifier_flags;identifier_flags676,20213
	uint32_t evt_fmt_dlc_ts;evt_fmt_dlc_ts679,20308
struct fdcan_tx_buffer_element {fdcan_tx_buffer_element687,20557
	uint32_t identifier_flags;identifier_flags689,20641
	uint32_t evt_fmt_dlc_res;evt_fmt_dlc_res692,20725
	uint32_t data[64 / sizeof(uint32_t)];data694,20781
#define FDCAN_FIFO_ESI	FDCAN_FIFO_ESI700,20885
#define FDCAN_FIFO_XTD	FDCAN_FIFO_XTD701,20922
#define FDCAN_FIFO_RTR	FDCAN_FIFO_RTR702,20959
#define FDCAN_FIFO_EFC	FDCAN_FIFO_EFC703,20996
#define FDCAN_FIFO_FDF	FDCAN_FIFO_FDF704,21033
#define FDCAN_FIFO_BRS	FDCAN_FIFO_BRS705,21070
#define FDCAN_FIFO_EID_SHIFT	FDCAN_FIFO_EID_SHIFT708,21116
#define FDCAN_FIFO_EID_MASK	FDCAN_FIFO_EID_MASK709,21149
#define FDCAN_FIFO_SID_SHIFT	FDCAN_FIFO_SID_SHIFT711,21192
#define FDCAN_FIFO_SID_MASK	FDCAN_FIFO_SID_MASK712,21226
#define FDCAN_FIFO_DLC_SHIFT	FDCAN_FIFO_DLC_SHIFT714,21264
#define FDCAN_FIFO_DLC_MASK	FDCAN_FIFO_DLC_MASK715,21298
#define FDCAN_FIFO_MM_SHIFT	FDCAN_FIFO_MM_SHIFT717,21334
#define FDCAN_FIFO_MM_MASK	FDCAN_FIFO_MM_MASK718,21368
#define FDCAN_FIFO_ANMF	FDCAN_FIFO_ANMF720,21404
#define FDCAN_FIFO_FIDX_SHIFT	FDCAN_FIFO_FIDX_SHIFT721,21442
#define FDCAN_FIFO_FIDX_MASK	FDCAN_FIFO_FIDX_MASK722,21477
#define FDCAN_FIFO_RXTS_SHIFT	FDCAN_FIFO_RXTS_SHIFT724,21514
#define FDCAN_FIFO_RXTS_MASK	FDCAN_FIFO_RXTS_MASK725,21548
#define FDCAN_E_OK	FDCAN_E_OK733,21700
#define FDCAN_E_OUTOFRANGE	FDCAN_E_OUTOFRANGE736,21766
#define FDCAN_E_TIMEOUT	FDCAN_E_TIMEOUT739,21865
#define FDCAN_E_INVALID	FDCAN_E_INVALID742,21984
#define FDCAN_E_BUSY	FDCAN_E_BUSY746,22174
#define FDCAN_E_NOTAVAIL	FDCAN_E_NOTAVAIL749,22266

../../../../libopencm3/include/libopencm3/stm32/flash.h,0

../../../../libopencm3/include/libopencm3/stm32/pwr.h,0

../../../../libopencm3/include/libopencm3/stm32/usart.h,0

../../../../libopencm3/include/libopencm3/stm32/adc.h,0

../../../../libopencm3/include/libopencm3/license.dox,0

../../../../libopencm3/include/libopencm3/efm32/g/nvic.h,1561
#define LIBOPENCM3_EFM32G_NVIC_HLIBOPENCM3_EFM32G_NVIC_H7,177
#define NVIC_DMA_IRQ NVIC_DMA_IRQ16,361
#define NVIC_GPIO_EVEN_IRQ NVIC_GPIO_EVEN_IRQ17,384
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ18,413
#define NVIC_USART0_RX_IRQ NVIC_USART0_RX_IRQ19,439
#define NVIC_USART0_TX_IRQ NVIC_USART0_TX_IRQ20,468
#define NVIC_ACMP01_IRQ NVIC_ACMP01_IRQ21,497
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ22,523
#define NVIC_DAC0_IRQ NVIC_DAC0_IRQ23,547
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ24,571
#define NVIC_GPIO_ODD_IRQ NVIC_GPIO_ODD_IRQ25,595
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ26,623
#define NVIC_TIMER2_IRQ NVIC_TIMER2_IRQ27,650
#define NVIC_USART1_RX_IRQ NVIC_USART1_RX_IRQ28,677
#define NVIC_USART1_TX_IRQ NVIC_USART1_TX_IRQ29,707
#define NVIC_USART2_RX_IRQ NVIC_USART2_RX_IRQ30,737
#define NVIC_USART2_TX_IRQ NVIC_USART2_TX_IRQ31,767
#define NVIC_UART0_RX_IRQ NVIC_UART0_RX_IRQ32,797
#define NVIC_UART0_TX_IRQ NVIC_UART0_TX_IRQ33,826
#define NVIC_LEUART0_IRQ NVIC_LEUART0_IRQ34,855
#define NVIC_LEUART1_IRQ NVIC_LEUART1_IRQ35,883
#define NVIC_LETIMER0_IRQ NVIC_LETIMER0_IRQ36,911
#define NVIC_PCNT0_IRQ NVIC_PCNT0_IRQ37,940
#define NVIC_PCNT1_IRQ NVIC_PCNT1_IRQ38,966
#define NVIC_PCNT2_IRQ NVIC_PCNT2_IRQ39,992
#define NVIC_RTC_IRQ NVIC_RTC_IRQ40,1018
#define NVIC_CMU_IRQ NVIC_CMU_IRQ41,1042
#define NVIC_VCMP_IRQ NVIC_VCMP_IRQ42,1066
#define NVIC_LCD_IRQ NVIC_LCD_IRQ43,1091
#define NVIC_MSC_IRQ NVIC_MSC_IRQ44,1115
#define NVIC_AES_IRQ NVIC_AES_IRQ45,1139
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT47,1164

../../../../libopencm3/include/libopencm3/efm32/g/doc-efm32g.h,0

../../../../libopencm3/include/libopencm3/efm32/g/irq.json,1197
    "_source": "The names and sequence are taken from d0001_efm32g_reference_manual.pdf table 4._source2,2
        "dma", 04,117
        "gpio_even", 15,133
        "timer0", 26,155
        "usart0_rx", 37,174
        "usart0_tx", 48,196
        "acmp01", 59,218
        "adc0", 610,237
        "dac0", 711,254
        "i2c0", 812,271
        "gpio_odd", 913,288
        "timer1", 1014,309
        "timer2", 1115,328
        "usart1_rx", 1216,347
        "usart1_tx", 1317,369
        "usart2_rx", 1418,391
        "usart2_tx", 1519,413
        "uart0_rx", 1620,435
        "uart0_tx", 1721,456
        "leuart0", 1822,477
        "leuart1", 1923,497
        "letimer0", 2024,517
        "pcnt0", 2125,538
        "pcnt1", 2226,556
        "pcnt2", 2327,574
        "rtc", 2428,592
        "cmu", 2529,608
        "vcmp", 2630,624
        "lcd", 2731,641
        "msc", 2832,657
        "aes"2933,673
    "irqs": [irqs3,103
    "partname_humanreadable": "EFM32 Gecko series", partname_humanreadable35,695
    "partname_doxygen": "EFM32G", partname_doxygen36,748
    "includeguard": "LIBOPENCM3_EFM32G_NVIC_H"includeguard37,783

../../../../libopencm3/include/libopencm3/efm32/emu.h,0

../../../../libopencm3/include/libopencm3/efm32/memorymap.h,0

../../../../libopencm3/include/libopencm3/efm32/dac.h,0

../../../../libopencm3/include/libopencm3/efm32/letimer.h,0

../../../../libopencm3/include/libopencm3/efm32/rtc.h,0

../../../../libopencm3/include/libopencm3/efm32/burtc.h,0

../../../../libopencm3/include/libopencm3/efm32/cmu.h,0

../../../../libopencm3/include/libopencm3/efm32/common/emu_common.h,5905
#define EMU_CTRL	EMU_CTRL29,928
#define EMU_LOCK	EMU_LOCK30,972
#define EMU_AUXCTRL	EMU_AUXCTRL31,1016
#define EMU_EM4CONF	EMU_EM4CONF32,1063
#define EMU_BUCTRL	EMU_BUCTRL33,1110
#define EMU_PWRCONF	EMU_PWRCONF34,1156
#define EMU_BUINACT	EMU_BUINACT35,1203
#define EMU_BUACT	EMU_BUACT36,1250
#define EMU_STATUS	EMU_STATUS37,1295
#define EMU_ROUTE	EMU_ROUTE38,1341
#define EMU_IF	EMU_IF39,1386
#define EMU_IFS	EMU_IFS40,1429
#define EMU_IFC	EMU_IFC41,1473
#define EMU_IEN	EMU_IEN42,1517
#define EMU_BUBODBUVINCAL	EMU_BUBODBUVINCAL43,1561
#define EMU_BUBODUNREGCAL	EMU_BUBODUNREGCAL44,1613
#define EMU_CTRL_EM4CTRL_SHIFT	EMU_CTRL_EM4CTRL_SHIFT47,1681
#define EMU_CTRL_EM4CTRL_MASK	EMU_CTRL_EM4CTRL_MASK48,1717
#define EMU_CTLR_EM4CTRL(EMU_CTLR_EM4CTRL49,1780
#define EMU_CTRL_EM2BLOCK	EMU_CTRL_EM2BLOCK52,1871
#define EMU_CTRL_EMVREG	EMU_CTRL_EMVREG53,1907
#define EMU_LOCK_LOCKKEY_MASK	EMU_LOCK_LOCKKEY_MASK56,1958
#define EMU_LOCK_LOCKKEY_LOCK	EMU_LOCK_LOCKKEY_LOCK57,1998
#define EMU_LOCK_LOCKKEY_UNLOCK	EMU_LOCK_LOCKKEY_UNLOCK58,2033
#define EMU_AUXCTRL_HRCCLR	EMU_AUXCTRL_HRCCLR61,2094
#define EMU_EM4CONF_LOCKCONF	EMU_EM4CONF_LOCKCONF64,2150
#define EMU_EM4CONF_BUBODRSTDIS	EMU_EM4CONF_BUBODRSTDIS65,2190
#define EMU_EM4CONF_OSC_SHIFT	EMU_EM4CONF_OSC_SHIFT67,2233
#define EMU_EM4CONF_OSC_MASK	EMU_EM4CONF_OSC_MASK68,2268
#define EMU_EM4CONF_OSC(EMU_EM4CONF_OSC69,2329
#define EMU_EM4CONF_OSC_ULFRCO	EMU_EM4CONF_OSC_ULFRCO71,2416
#define EMU_EM4CONF_OSC_LFRCO	EMU_EM4CONF_OSC_LFRCO72,2449
#define EMU_EM4CONF_OSC_LFXO	EMU_EM4CONF_OSC_LFXO73,2481
#define EMU_EM4CONF_BURTCWU	EMU_EM4CONF_BURTCWU75,2513
#define EMU_EM4CONF_VREGEN	EMU_EM4CONF_VREGEN76,2551
#define EMU_BUCTRL_PROBE_SHIFT	EMU_BUCTRL_PROBE_SHIFT79,2606
#define EMU_BUCTRL_PROBE_MASK	EMU_BUCTRL_PROBE_MASK80,2642
#define EMU_BUCTRL_PROBE(EMU_BUCTRL_PROBE81,2705
#define EMU_BUCTRL_PROBE_DISABLE	EMU_BUCTRL_PROBE_DISABLE83,2795
#define EMU_BUCTRL_PROBE_VDDDREG	EMU_BUCTRL_PROBE_VDDDREG84,2830
#define EMU_BUCTRL_PROBE_BUIN	EMU_BUCTRL_PROBE_BUIN85,2865
#define EMU_BUCTRL_PROBE_BUOUT	EMU_BUCTRL_PROBE_BUOUT86,2898
#define EMU_BUCTRL_BUMODEBODEN	EMU_BUCTRL_BUMODEBODEN88,2933
#define EMU_BUCTRL_BODCAL	EMU_BUCTRL_BODCAL89,2974
#define EMU_BUCTRL_STATEN	EMU_BUCTRL_STATEN90,3010
#define EMU_BUCTRL_EN	EMU_BUCTRL_EN91,3046
#define EMU_PWRCONF_PWRRES_SHIFT	EMU_PWRCONF_PWRRES_SHIFT94,3098
#define EMU_PWRCONF_PWRRES_MASK	EMU_PWRCONF_PWRRES_MASK95,3135
#define EMU_PWRCONF_PWRRES(EMU_PWRCONF_PWRRES96,3202
#define EMU_PWRCONF_PWRRES_DISABLE	EMU_PWRCONF_PWRRES_DISABLE98,3298
#define EMU_PWRCONF_PWRRES_VDDDREG	EMU_PWRCONF_PWRRES_VDDDREG99,3335
#define EMU_PWRCONF_PWRRES_BUIN	EMU_PWRCONF_PWRRES_BUIN100,3372
#define EMU_PWRCONF_PWRRES_BUOUT	EMU_PWRCONF_PWRRES_BUOUT101,3407
#define EMU_PWRCONF_VOUTSTRONG	EMU_PWRCONF_VOUTSTRONG103,3443
#define EMU_PWRCONF_VOUTMED	EMU_PWRCONF_VOUTMED104,3484
#define EMU_PWRCONF_VOUTWEAK	EMU_PWRCONF_VOUTWEAK105,3522
#define EMU_BUINACT_PWRCON_SHIFT	EMU_BUINACT_PWRCON_SHIFT108,3580
#define EMU_BUINACT_PWRCON_MASK	EMU_BUINACT_PWRCON_MASK109,3617
#define EMU_BUINACT_PWRCON(EMU_BUINACT_PWRCON110,3684
#define EMU_BUINACT_PWRCON_NONE	EMU_BUINACT_PWRCON_NONE112,3780
#define EMU_BUINACT_PWRCON_BUMAIN	EMU_BUINACT_PWRCON_BUMAIN113,3815
#define EMU_BUINACT_PWRCON_MAINBU	EMU_BUINACT_PWRCON_MAINBU114,3851
#define EMU_BUINACT_PWRCON_NODIODE	EMU_BUINACT_PWRCON_NODIODE115,3887
#define EMU_BUINACT_BUENRANGE_SHIFT	EMU_BUINACT_BUENRANGE_SHIFT117,3925
#define EMU_BUINACT_BUENRANGE_MASK	EMU_BUINACT_BUENRANGE_MASK118,3965
#define EMU_BUINACT_BUENRANGE(EMU_BUINACT_BUENRANGE119,4037
#define EMU_BUINACT_BUENTHRES_SHIFT	EMU_BUINACT_BUENTHRES_SHIFT122,4142
#define EMU_BUINACT_BUENTHRES_MASK	EMU_BUINACT_BUENTHRES_MASK123,4182
#define EMU_BUINACT_BUENTHRES(EMU_BUINACT_BUENTHRES124,4254
#define EMU_BUACT_PWRCON_SHIFT	EMU_BUACT_PWRCON_SHIFT128,4375
#define EMU_BUACT_PWRCON_MASK	EMU_BUACT_PWRCON_MASK129,4411
#define EMU_BUACT_PWRCON(EMU_BUACT_PWRCON130,4474
#define EMU_BUACT_PWRCON_NONE	EMU_BUACT_PWRCON_NONE132,4565
#define EMU_BUACT_PWRCON_BUMAIN	EMU_BUACT_PWRCON_BUMAIN133,4598
#define EMU_BUACT_PWRCON_MAINBU	EMU_BUACT_PWRCON_MAINBU134,4633
#define EMU_BUACT_PWRCON_NODIODE	EMU_BUACT_PWRCON_NODIODE135,4668
#define EMU_BUACT_BUEXRANGE_SHIFT	EMU_BUACT_BUEXRANGE_SHIFT137,4704
#define EMU_BUACT_BUEXRANGE_MASK	EMU_BUACT_BUEXRANGE_MASK138,4742
#define EMU_BUACT_BUEXRANGE(EMU_BUACT_BUEXRANGE139,4810
#define EMU_BUACT_BUEXTHRES_SHIFT	EMU_BUACT_BUEXTHRES_SHIFT142,4910
#define EMU_BUACT_BUEXTHRES_MASK	EMU_BUACT_BUEXTHRES_MASK143,4948
#define EMU_BUACT_BUEXTHRES(EMU_BUACT_BUEXTHRES144,5016
#define EMU_STATUS_BURDY	EMU_STATUS_BURDY148,5133
#define EMU_ROUTE_BUVINPEN	EMU_ROUTE_BUVINPEN151,5185
#define EMU_IF_BURDY	EMU_IF_BURDY154,5236
#define EMU_IFS_BURDY	EMU_IFS_BURDY157,5283
#define EMU_IFC_BURDY	EMU_IFC_BURDY160,5331
#define EMU_IEN_BURDY	EMU_IEN_BURDY163,5379
#define EMU_BUBODBUVINCAL_RANGE_SHIFT	EMU_BUBODBUVINCAL_RANGE_SHIFT166,5437
#define EMU_BUBODBUVINCAL_RANGE_MASK	EMU_BUBODBUVINCAL_RANGE_MASK167,5479
#define EMU_BUBODBUVINCAL_RANGE(EMU_BUBODBUVINCAL_RANGE168,5555
#define EMU_BUBODBUVINCAL_THRES_SHIFT	EMU_BUBODBUVINCAL_THRES_SHIFT172,5670
#define EMU_BUBODBUVINCAL_THRES_MASK	EMU_BUBODBUVINCAL_THRES_MASK173,5712
#define EMU_BUBODBUVINCAL_THRES(EMU_BUBODBUVINCAL_THRES174,5788
#define EMU_BUBODUNREGCAL_RANGE_SHIFT	EMU_BUBODUNREGCAL_RANGE_SHIFT179,5927
#define EMU_BUBODUNREGCAL_RANGE_MASK	EMU_BUBODUNREGCAL_RANGE_MASK180,5969
#define EMU_BUBODUNREGCAL_RANGE(EMU_BUBODUNREGCAL_RANGE181,6045
#define EMU_BUBODUNREGCAL_THRES_SHIFT	EMU_BUBODUNREGCAL_THRES_SHIFT185,6160
#define EMU_BUBODUNREGCAL_THRES_MASK	EMU_BUBODUNREGCAL_THRES_MASK186,6202
#define EMU_BUBODUNREGCAL_THRES(EMU_BUBODUNREGCAL_THRES187,6278

../../../../libopencm3/include/libopencm3/efm32/common/letimer_common.h,6055
#define LETIMER_CTRL(LETIMER_CTRL29,932
#define LETIMER_CMD(LETIMER_CMD30,977
#define LETIMER_STATUS(LETIMER_STATUS31,1021
#define LETIMER_CNT(LETIMER_CNT32,1068
#define LETIMER_COMP0(LETIMER_COMP033,1112
#define LETIMER_COMP1(LETIMER_COMP134,1158
#define LETIMER_REP0(LETIMER_REP035,1204
#define LETIMER_REP1(LETIMER_REP136,1249
#define LETIMER_IF(LETIMER_IF37,1294
#define LETIMER_IFS(LETIMER_IFS38,1337
#define LETIMER_IFC(LETIMER_IFC39,1381
#define LETIMER_IEN(LETIMER_IEN40,1425
#define LETIMER_FREEZE(LETIMER_FREEZE41,1469
#define LETIMER_SYNCBUSY(LETIMER_SYNCBUSY42,1516
#define LETIMER_ROUTE(LETIMER_ROUTE43,1565
#define LETIMER_CTRL_DEBUG	LETIMER_CTRL_DEBUG46,1631
#define LETIMER_CTRL_RTCC1TEN	LETIMER_CTRL_RTCC1TEN47,1669
#define LETIMER_CTRL_RTCC0TEN	LETIMER_CTRL_RTCC0TEN48,1710
#define LETIMER_CTRL_COMP0TOP	LETIMER_CTRL_COMP0TOP49,1751
#define LETIMER_CTRL_BUFTOP	LETIMER_CTRL_BUFTOP50,1791
#define LETIMER_CTRL_OPOL1	LETIMER_CTRL_OPOL151,1829
#define LETIMER_CTRL_OPOL0	LETIMER_CTRL_OPOL052,1866
#define LETIMER_CTRL_UFOA1_SHIFT	LETIMER_CTRL_UFOA1_SHIFT54,1904
#define LETIMER_CTRL_UFOA1_MASK	LETIMER_CTRL_UFOA1_MASK55,1941
#define LETIMER_CTRL_UFOA1(LETIMER_CTRL_UFOA156,2008
#define LETIMER_CTRL_UFOA1_NONE	LETIMER_CTRL_UFOA1_NONE58,2104
#define LETIMER_CTRL_UFOA1_TOGGLE	LETIMER_CTRL_UFOA1_TOGGLE59,2139
#define LETIMER_CTRL_UFOA1_PULSE	LETIMER_CTRL_UFOA1_PULSE60,2175
#define LETIMER_CTRL_UFOA1_PWM	LETIMER_CTRL_UFOA1_PWM61,2210
#define LETIMER_CTRL_UFOA0_SHIFT	LETIMER_CTRL_UFOA0_SHIFT63,2245
#define LETIMER_CTRL_UFOA0_MASK	LETIMER_CTRL_UFOA0_MASK64,2282
#define LETIMER_CTRL_UFOA0(LETIMER_CTRL_UFOA065,2349
#define LETIMER_CTRL_UFOA0_NONE	LETIMER_CTRL_UFOA0_NONE67,2445
#define LETIMER_CTRL_UFOA0_TOGGLE	LETIMER_CTRL_UFOA0_TOGGLE68,2480
#define LETIMER_CTRL_UFOA0_PULSE	LETIMER_CTRL_UFOA0_PULSE69,2516
#define LETIMER_CTRL_UFOA0_PWM	LETIMER_CTRL_UFOA0_PWM70,2551
#define LETIMER_CTRL_REPMODE_SHIFT	LETIMER_CTRL_REPMODE_SHIFT72,2586
#define LETIMER_CTRL_REPMODE_MASK	LETIMER_CTRL_REPMODE_MASK73,2625
#define LETIMER_CTRL_REPMODE(LETIMER_CTRL_REPMODE74,2695
#define LETIMER_CTRL_REPMODE_FREE	LETIMER_CTRL_REPMODE_FREE76,2797
#define LETIMER_CTRL_REPMODE_ONESHOT	LETIMER_CTRL_REPMODE_ONESHOT77,2833
#define LETIMER_CTRL_REPMODE_BUFFERED	LETIMER_CTRL_REPMODE_BUFFERED78,2872
#define LETIMER_CTRL_REPMODE_DOUBLE	LETIMER_CTRL_REPMODE_DOUBLE79,2912
#define LETIMER_CTRL_REPMODE_ONE_SHOT	LETIMER_CTRL_REPMODE_ONE_SHOT80,2950
#define LETIMER_CMD_CTO1	LETIMER_CMD_CTO183,3036
#define LETIMER_CMD_CTO0	LETIMER_CMD_CTO084,3071
#define LETIMER_CMD_CLEAR	LETIMER_CMD_CLEAR85,3106
#define LETIMER_CMD_STOP	LETIMER_CMD_STOP86,3142
#define LETIMER_CMD_START	LETIMER_CMD_START87,3177
#define LETIMER_STATUS_RUNNING	LETIMER_STATUS_RUNNING90,3235
#define LETIMER_IF_REP1	LETIMER_IF_REP193,3294
#define LETIMER_IF_REP0	LETIMER_IF_REP094,3329
#define LETIMER_IF_UF	LETIMER_IF_UF95,3364
#define LETIMER_IF_COMP1	LETIMER_IF_COMP196,3397
#define LETIMER_IF_COMP0	LETIMER_IF_COMP097,3432
#define LETIMER_IFS_REP1	LETIMER_IFS_REP1100,3486
#define LETIMER_IFS_REP0	LETIMER_IFS_REP0101,3521
#define LETIMER_IFS_UF	LETIMER_IFS_UF102,3556
#define LETIMER_IFS_COMP1	LETIMER_IFS_COMP1103,3590
#define LETIMER_IFS_COMP0	LETIMER_IFS_COMP0104,3626
#define LETIMER_IFC_REP1	LETIMER_IFC_REP1107,3681
#define LETIMER_IFC_REP0	LETIMER_IFC_REP0108,3716
#define LETIMER_IFC_UF	LETIMER_IFC_UF109,3751
#define LETIMER_IFC_COMP1	LETIMER_IFC_COMP1110,3785
#define LETIMER_IFC_COMP0	LETIMER_IFC_COMP0111,3821
#define LETIMER_IFE_REP1	LETIMER_IFE_REP1114,3876
#define LETIMER_IFE_REP0	LETIMER_IFE_REP0115,3911
#define LETIMER_IFE_UF	LETIMER_IFE_UF116,3946
#define LETIMER_IFE_COMP1	LETIMER_IFE_COMP1117,3980
#define LETIMER_IFE_COMP0	LETIMER_IFE_COMP0118,4016
#define LETIMER_FREEZE_REGFREEZE	LETIMER_FREEZE_REGFREEZE121,4074
#define LETIMER_SYNCBUSY_REP1	LETIMER_SYNCBUSY_REP1124,4140
#define LETIMER_SYNCBUSY_REP0	LETIMER_SYNCBUSY_REP0125,4180
#define LETIMER_SYNCBUSY_COMP1	LETIMER_SYNCBUSY_COMP1126,4220
#define LETIMER_SYNCBUSY_COMP0	LETIMER_SYNCBUSY_COMP0127,4261
#define LETIMER_SYNCBUSY_CMD	LETIMER_SYNCBUSY_CMD128,4302
#define LETIMER_SYNCBUSY_CTRL	LETIMER_SYNCBUSY_CTRL129,4341
#define LETIMER_ROUTE_LOCATION_SHIFT	LETIMER_ROUTE_LOCATION_SHIFT132,4402
#define LETIMER_ROUTE_LOCATION_MASK	LETIMER_ROUTE_LOCATION_MASK133,4443
#define LETIMER_ROUTE_LOCATION(LETIMER_ROUTE_LOCATION134,4517
#define LETIMER_ROUTE_LOCATION_LOCx(LETIMER_ROUTE_LOCATION_LOCx136,4624
#define LETIMER_ROUTE_LOCATION_LOC0	LETIMER_ROUTE_LOCATION_LOC0137,4689
#define LETIMER_ROUTE_LOCATION_LOC1	LETIMER_ROUTE_LOCATION_LOC1138,4727
#define LETIMER_ROUTE_LOCATION_LOC2	LETIMER_ROUTE_LOCATION_LOC2139,4765
#define LETIMER_ROUTE_LOCATION_LOC3	LETIMER_ROUTE_LOCATION_LOC3140,4803
#define LETIMER_ROUTE_LOCATION_LOC4	LETIMER_ROUTE_LOCATION_LOC4141,4841
#define LETIMER_ROUTE_LOCATION_LOC5	LETIMER_ROUTE_LOCATION_LOC5142,4879
#define LETIMER_ROUTE_LOCATION_LOC6	LETIMER_ROUTE_LOCATION_LOC6143,4917
#define LETIMER_ROUTE_LOCATION_LOC7	LETIMER_ROUTE_LOCATION_LOC7144,4955
#define LETIMER_ROUTE_OUT1PEN	LETIMER_ROUTE_OUT1PEN146,4994
#define LETIMER_ROUTE_OUT0PEN	LETIMER_ROUTE_OUT0PEN147,5034
#define LETIMER0	LETIMER0150,5090
#define LETIMER0_CTRL	LETIMER0_CTRL151,5123
#define LETIMER0_CMD	LETIMER0_CMD152,5170
#define LETIMER0_STATUS	LETIMER0_STATUS153,5215
#define LETIMER0_CNT	LETIMER0_CNT154,5266
#define LETIMER0_COMP0	LETIMER0_COMP0155,5311
#define LETIMER0_COMP1	LETIMER0_COMP1156,5360
#define LETIMER0_REP0	LETIMER0_REP0157,5409
#define LETIMER0_REP1	LETIMER0_REP1158,5456
#define LETIMER0_IF	LETIMER0_IF159,5503
#define LETIMER0_IFS	LETIMER0_IFS160,5546
#define LETIMER0_IFC	LETIMER0_IFC161,5591
#define LETIMER0_IEN	LETIMER0_IEN162,5636
#define LETIMER0_FREEZE	LETIMER0_FREEZE163,5681
#define LETIMER0_SYNCBUSY	LETIMER0_SYNCBUSY164,5732
#define LETIMER0_ROUTE	LETIMER0_ROUTE165,5786

../../../../libopencm3/include/libopencm3/efm32/common/burtc_common.h,5874
#define BURTC_CTRL	BURTC_CTRL29,930
#define BURTC_LPMODE	BURTC_LPMODE30,976
#define BURTC_CNT	BURTC_CNT31,1024
#define BURTC_COMP0	BURTC_COMP032,1069
#define BURTC_TIMESTAMP	BURTC_TIMESTAMP33,1116
#define BURTC_LFXOFDET	BURTC_LFXOFDET34,1167
#define BURTC_STATUS	BURTC_STATUS35,1217
#define BURTC_CMD	BURTC_CMD36,1265
#define BURTC_POWERDOWN	BURTC_POWERDOWN37,1310
#define BURTC_LOCK	BURTC_LOCK38,1361
#define BURTC_IF	BURTC_IF39,1407
#define BURTC_IFS	BURTC_IFS40,1451
#define BURTC_IFC	BURTC_IFC41,1496
#define BURTC_IEN	BURTC_IEN42,1541
#define BURTC_FREEZE	BURTC_FREEZE43,1586
#define BURTC_SYNCBUSY	BURTC_SYNCBUSY44,1634
#define RETx_REG(RETx_REG46,1685
#define BURTC_RETx(BURTC_RETx48,1761
#define BURTC_CTRL_BUMODETSEN	BURTC_CTRL_BUMODETSEN51,1813
#define BURTC_CTRL_CLKSEL_SHIFT	BURTC_CTRL_CLKSEL_SHIFT53,1855
#define BURTC_CTRL_CLKSEL_MASK	BURTC_CTRL_CLKSEL_MASK54,1892
#define BURTC_CTRL_CLKSEL(BURTC_CTRL_CLKSEL55,1957
#define BURTC_CTRL_CLKSEL_NONE	BURTC_CTRL_CLKSEL_NONE57,2050
#define BURTC_CTRL_CLKSEL_LFRCO	BURTC_CTRL_CLKSEL_LFRCO58,2084
#define BURTC_CTRL_CLKSEL_LFXO	BURTC_CTRL_CLKSEL_LFXO59,2119
#define BURTC_CTRL_CLKSEL_ULFRCO	BURTC_CTRL_CLKSEL_ULFRCO60,2153
#define BURTC_CTRL_PRESC_SHIFT	BURTC_CTRL_PRESC_SHIFT62,2189
#define BURTC_CTRL_PRESC_MASK	BURTC_CTRL_PRESC_MASK63,2225
#define BURTC_CTRL_PRESC(BURTC_CTRL_PRESC64,2287
#define BURTC_CTRL_PRESC_DIV1	BURTC_CTRL_PRESC_DIV166,2376
#define BURTC_CTRL_PRESC_DIV2	BURTC_CTRL_PRESC_DIV267,2408
#define BURTC_CTRL_PRESC_DIV4	BURTC_CTRL_PRESC_DIV468,2440
#define BURTC_CTRL_PRESC_DIV8	BURTC_CTRL_PRESC_DIV869,2472
#define BURTC_CTRL_PRESC_DIV16	BURTC_CTRL_PRESC_DIV1670,2504
#define BURTC_CTRL_PRESC_DIV32	BURTC_CTRL_PRESC_DIV3271,2537
#define BURTC_CTRL_PRESC_DIV64	BURTC_CTRL_PRESC_DIV6472,2570
#define BURTC_CTRL_PRESC_DIV128	BURTC_CTRL_PRESC_DIV12873,2603
#define BURTC_CTRL_PRESC_NODIV	BURTC_CTRL_PRESC_NODIV74,2637
#define BURTC_CTRL_LPCOMPC_SHIFT	BURTC_CTRL_LPCOMPC_SHIFT76,2691
#define BURTC_CTRL_LPCOMPC_MASK	BURTC_CTRL_LPCOMPC_MASK77,2728
#define BURTC_CTRL_LPCOMPC(BURTC_CTRL_LPCOMPC78,2795
#define BURTC_CTRL_LPCOMPC_IGNxLSB(BURTC_CTRL_LPCOMPC_IGNxLSB80,2891
#define BURTC_CTRL_LPCOMPC_IGN0LSB	BURTC_CTRL_LPCOMPC_IGN0LSB81,2951
#define BURTC_CTRL_LPCOMPC_IGN1LSB	BURTC_CTRL_LPCOMPC_IGN1LSB82,2988
#define BURTC_CTRL_LPCOMPC_IGN2LSB	BURTC_CTRL_LPCOMPC_IGN2LSB83,3025
#define BURTC_CTRL_LPCOMPC_IGN3LSB	BURTC_CTRL_LPCOMPC_IGN3LSB84,3062
#define BURTC_CTRL_LPCOMPC_IGN4LSB	BURTC_CTRL_LPCOMPC_IGN4LSB85,3099
#define BURTC_CTRL_LPCOMPC_IGN5LSB	BURTC_CTRL_LPCOMPC_IGN5LSB86,3136
#define BURTC_CTRL_LPCOMPC_IGN6LSB	BURTC_CTRL_LPCOMPC_IGN6LSB87,3173
#define BURTC_CTRL_LPCOMPC_IGN7LSB	BURTC_CTRL_LPCOMPC_IGN7LSB88,3210
#define BURTC_CTRL_COMP0TOP	BURTC_CTRL_COMP0TOP90,3248
#define BURTC_CTRL_RSTEN	BURTC_CTRL_RSTEN91,3285
#define BURTC_CTRL_DEBUGRUN	BURTC_CTRL_DEBUGRUN92,3319
#define BURTC_CTRL_MODE_SHIFT	BURTC_CTRL_MODE_SHIFT94,3357
#define BURTC_CTRL_MODE_MASK	BURTC_CTRL_MODE_MASK95,3392
#define BURTC_CTRL_MODE(BURTC_CTRL_MODE96,3453
#define BURTC_CTRL_MODE_DISABLE	BURTC_CTRL_MODE_DISABLE98,3540
#define BURTC_CTRL_MODE_EM2EN	BURTC_CTRL_MODE_EM2EN99,3575
#define BURTC_CTRL_MODE_EM3EN	BURTC_CTRL_MODE_EM3EN100,3608
#define BURTC_CTRL_MODE_EM4EN	BURTC_CTRL_MODE_EM4EN101,3641
#define BURTC_LPMODE_LPMODE_SHIFT	BURTC_LPMODE_LPMODE_SHIFT104,3694
#define BURTC_LPMODE_LPMODE_MASK	BURTC_LPMODE_LPMODE_MASK105,3732
#define BURTC_LPMODE_LPMODE(BURTC_LPMODE_LPMODE106,3800
#define BURTC_LPMODE_LPMODE_DISABLE	BURTC_LPMODE_LPMODE_DISABLE108,3899
#define BURTC_LPMODE_LPMODE_ENABLE	BURTC_LPMODE_LPMODE_ENABLE109,3937
#define BURTC_LPMODE_LPMODE_BUEN	BURTC_LPMODE_LPMODE_BUEN110,3974
#define BURTC_LFXOFDET_TOP_SHIFT	BURTC_LFXOFDET_TOP_SHIFT113,4031
#define BURTC_LFXOFDET_TOP_MASK	BURTC_LFXOFDET_TOP_MASK114,4068
#define BURTC_LFXOFDET_TOP(BURTC_LFXOFDET_TOP115,4135
#define BURTC_LFXOFDET_OSC_SHIFT	BURTC_LFXOFDET_OSC_SHIFT118,4232
#define BURTC_LFXOFDET_OSC_MASK	BURTC_LFXOFDET_OSC_MASK119,4269
#define BURTC_LFXOFDET_OSC(BURTC_LFXOFDET_OSC120,4336
#define BURTC_LFXOFDET_OSC_DISABLE	BURTC_LFXOFDET_OSC_DISABLE122,4432
#define BURTC_LFXOFDET_OSC_LFRCO	BURTC_LFXOFDET_OSC_LFRCO123,4469
#define BURTC_LFXOFDET_OSC_ULFRCO	BURTC_LFXOFDET_OSC_ULFRCO124,4504
#define BURTC_STATUS_RAMWERR	BURTC_STATUS_RAMWERR127,4560
#define BURTC_STATUS_BUMODETS	BURTC_STATUS_BUMODETS128,4599
#define BURTC_STATUS_LPMODEACT	BURTC_STATUS_LPMODEACT129,4639
#define BURTC_CMD_CLRSTATUS	BURTC_CMD_CLRSTATUS132,4697
#define BURTC_POWERDOWN_RAM	BURTC_POWERDOWN_RAM135,4758
#define BURTC_LOCK_LOCKKEY_SHIFT	BURTC_LOCK_LOCKKEY_SHIFT138,4814
#define BURTC_LOCK_LOCKKEY_MASK	BURTC_LOCK_LOCKKEY_MASK139,4851
#define BURTC_LOCK_LOCKKEY_UNLOCKED	BURTC_LOCK_LOCKKEY_UNLOCKED140,4921
#define BURTC_LOCK_LOCKKEY_LOCKED	BURTC_LOCK_LOCKKEY_LOCKED141,4994
#define BURTC_LOCK_LOCKKEY_LOCK	BURTC_LOCK_LOCKKEY_LOCK142,5065
#define BURTC_LOCK_LOCKKEY_UNLOCK	BURTC_LOCK_LOCKKEY_UNLOCK143,5135
#define BURTC_IF_LFXOFAIL	BURTC_IF_LFXOFAIL146,5222
#define BURTC_IF_COMP0	BURTC_IF_COMP0147,5258
#define BURTC_IF_OF	BURTC_IF_OF148,5292
#define BURTC_IFS_LFXOFAIL	BURTC_IFS_LFXOFAIL151,5340
#define BURTC_IFS_COMP0	BURTC_IFS_COMP0152,5377
#define BURTC_IFS_OF	BURTC_IFS_OF153,5412
#define BURTC_IFC_LFXOFAIL	BURTC_IFC_LFXOFAIL156,5461
#define BURTC_IFC_COMP0	BURTC_IFC_COMP0157,5498
#define BURTC_IFC_OF	BURTC_IFC_OF158,5533
#define BURTC_IEN_LFXOFAIL	BURTC_IEN_LFXOFAIL161,5582
#define BURTC_IEN_COMP0	BURTC_IEN_COMP0162,5619
#define BURTC_IEN_OF	BURTC_IEN_OF163,5654
#define BURTC_FREEZE_REGFREEZE	BURTC_FREEZE_REGFREEZE166,5706
#define BURTC_SYNCBUSY_COMP0	BURTC_SYNCBUSY_COMP0169,5769
#define BURTC_SYNCBUSY_LPMODE	BURTC_SYNCBUSY_LPMODE170,5808

../../../../libopencm3/include/libopencm3/efm32/common/timer_common.h,24956
#define TIMER_CTRL(TIMER_CTRL29,930
#define TIMER_CMD(TIMER_CMD30,979
#define TIMER_STATUS(TIMER_STATUS31,1028
#define TIMER_IEN(TIMER_IEN32,1079
#define TIMER_IF(TIMER_IF33,1128
#define TIMER_IFS(TIMER_IFS34,1176
#define TIMER_IFC(TIMER_IFC35,1225
#define TIMER_TOP(TIMER_TOP36,1274
#define TIMER_TOPB(TIMER_TOPB37,1323
#define TIMER_CNT(TIMER_CNT38,1372
#define TIMER_ROUTE(TIMER_ROUTE39,1421
#define TIMER_CCx_CTRL(TIMER_CCx_CTRL41,1472
#define TIMER_CCx_CCV(TIMER_CCx_CCV42,1543
#define TIMER_CCx_CCVP(TIMER_CCx_CCVP43,1613
#define TIMER_CCx_CCVB(TIMER_CCx_CCVB44,1684
#define TIMER_CC0_CTRL(TIMER_CC0_CTRL46,1756
#define TIMER_CC0_CCV(TIMER_CC0_CCV47,1810
#define TIMER_CC0_CCVP(TIMER_CC0_CCVP48,1862
#define TIMER_CC0_CCVB(TIMER_CC0_CCVB49,1916
#define TIMER_CC1_CTRL(TIMER_CC1_CTRL51,1971
#define TIMER_CC1_CCV(TIMER_CC1_CCV52,2025
#define TIMER_CC1_CCVP(TIMER_CC1_CCVP53,2077
#define TIMER_CC1_CCVB(TIMER_CC1_CCVB54,2131
#define TIMER_CC2_CTRL(TIMER_CC2_CTRL56,2186
#define TIMER_CC2_CCV(TIMER_CC2_CCV57,2240
#define TIMER_CC2_CCVP(TIMER_CC2_CCVP58,2292
#define TIMER_CC2_CCVB(TIMER_CC2_CCVB59,2346
#define TIMER_DTCTRL(TIMER_DTCTRL61,2401
#define TIMER_DTTIME(TIMER_DTTIME62,2452
#define TIMER_DTFC(TIMER_DTFC63,2503
#define TIMER_DTOGEN(TIMER_DTOGEN64,2552
#define TIMER_DTFAULT(TIMER_DTFAULT65,2603
#define TIMER_DTFAULTC(TIMER_DTFAULTC66,2655
#define TIMER_DTLOCK(TIMER_DTLOCK67,2708
#define TIMER_CTRL_RSSCOIST	TIMER_CTRL_RSSCOIST70,2777
#define TIMER_CTRL_ATI	TIMER_CTRL_ATI71,2816
#define TIMER_CTRL_PRESC_SHIFT	TIMER_CTRL_PRESC_SHIFT73,2852
#define TIMER_CTRL_PRESC_MASK	TIMER_CTRL_PRESC_MASK74,2889
#define TIMER_CTRL_PRESC(TIMER_CTRL_PRESC75,2952
#define TIMER_CTRL_PRESC_DIV1	TIMER_CTRL_PRESC_DIV177,3043
#define TIMER_CTRL_PRESC_DIV2	TIMER_CTRL_PRESC_DIV278,3076
#define TIMER_CTRL_PRESC_DIV4	TIMER_CTRL_PRESC_DIV479,3109
#define TIMER_CTRL_PRESC_DIV8	TIMER_CTRL_PRESC_DIV880,3142
#define TIMER_CTRL_PRESC_DIV16	TIMER_CTRL_PRESC_DIV1681,3175
#define TIMER_CTRL_PRESC_DIV32	TIMER_CTRL_PRESC_DIV3282,3209
#define TIMER_CTRL_PRESC_DIV64	TIMER_CTRL_PRESC_DIV6483,3243
#define TIMER_CTRL_PRESC_DIV128	TIMER_CTRL_PRESC_DIV12884,3277
#define TIMER_CTRL_PRESC_DIV256	TIMER_CTRL_PRESC_DIV25685,3312
#define TIMER_CTRL_PRESC_DIV512	TIMER_CTRL_PRESC_DIV51286,3347
#define TIMER_CTRL_PRESC_DIV1024	TIMER_CTRL_PRESC_DIV102487,3382
#define TIMER_CTRL_PRESC_NODIV	TIMER_CTRL_PRESC_NODIV88,3418
#define TIMER_CTRL_CLKSEL_SHIFT	TIMER_CTRL_CLKSEL_SHIFT90,3473
#define TIMER_CTRL_CLKSEL_MASK	TIMER_CTRL_CLKSEL_MASK91,3511
#define TIMER_CTRL_CLKSEL(TIMER_CTRL_CLKSEL92,3576
#define TIMER_CTRL_CLKSEL_PRESCHFPERCLK	TIMER_CTRL_CLKSEL_PRESCHFPERCLK94,3669
#define TIMER_CTRL_CLKSEL_CC1	TIMER_CTRL_CLKSEL_CC195,3711
#define TIMER_CTRL_CLKSEL_TIMEROUF	TIMER_CTRL_CLKSEL_TIMEROUF96,3744
#define TIMER_CTRL_X2CNT	TIMER_CTRL_X2CNT98,3782
#define TIMER_CTRL_FALLA_SHIFT	TIMER_CTRL_FALLA_SHIFT100,3819
#define TIMER_CTRL_FALLA_MASK	TIMER_CTRL_FALLA_MASK101,3856
#define TIMER_CTRL_FALLA(TIMER_CTRL_FALLA102,3919
#define TIMER_CTRL_FALLA_NONE	TIMER_CTRL_FALLA_NONE104,4009
#define TIMER_CTRL_FALLA_START	TIMER_CTRL_FALLA_START105,4042
#define TIMER_CTRL_FALLA_STOP	TIMER_CTRL_FALLA_STOP106,4076
#define TIMER_CTRL_FALLA_RELOADSTART	TIMER_CTRL_FALLA_RELOADSTART107,4109
#define TIMER_CTRL_RISEA_SHIFT	TIMER_CTRL_RISEA_SHIFT109,4149
#define TIMER_CTRL_RISEA_MASK	TIMER_CTRL_RISEA_MASK110,4185
#define TIMER_CTRL_RISEA(TIMER_CTRL_RISEA111,4248
#define TIMER_CTRL_RISEA_NONE	TIMER_CTRL_RISEA_NONE113,4338
#define TIMER_CTRL_RISEA_START	TIMER_CTRL_RISEA_START114,4371
#define TIMER_CTRL_RISEA_STOP	TIMER_CTRL_RISEA_STOP115,4405
#define TIMER_CTRL_RISEA_RELOADSTART	TIMER_CTRL_RISEA_RELOADSTART116,4438
#define TIMER_CTRL_DMACLRACT	TIMER_CTRL_DMACLRACT124,4678
#define TIMER_CTRL_DEBUGRUN	TIMER_CTRL_DEBUGRUN125,4717
#define TIMER_CTRL_QDM	TIMER_CTRL_QDM126,4755
#define TIMER_CTRL_OSMEN	TIMER_CTRL_OSMEN127,4789
#define TIMER_CTRL_SYNC	TIMER_CTRL_SYNC128,4824
#define TIMER_CTRL_MODE_SHIFT	TIMER_CTRL_MODE_SHIFT130,4860
#define TIMER_CTRL_MODE_MASK	TIMER_CTRL_MODE_MASK131,4895
#define TIMER_CTRL_MODE(TIMER_CTRL_MODE132,4956
#define TIMER_CTRL_MODE_UP	TIMER_CTRL_MODE_UP134,5043
#define TIMER_CTRL_MODE_DOWN	TIMER_CTRL_MODE_DOWN135,5073
#define TIMER_CTRL_MODE_UPDOWN	TIMER_CTRL_MODE_UPDOWN136,5105
#define TIMER_CTRL_MODE_QDEC	TIMER_CTRL_MODE_QDEC137,5139
#define TIMER_CMD_STOP	TIMER_CMD_STOP140,5188
#define TIMER_CMD_START	TIMER_CMD_START141,5222
#define TIMER_STATUS_CCPOLx(TIMER_STATUS_CCPOLx144,5277
#define TIMER_STATUS_CCPOL2	TIMER_STATUS_CCPOL2145,5327
#define TIMER_STATUS_CCPOL1	TIMER_STATUS_CCPOL1146,5379
#define TIMER_STATUS_CCPOL0	TIMER_STATUS_CCPOL0147,5431
#define TIMER_STATUS_ICVx(TIMER_STATUS_ICVx149,5484
#define TIMER_STATUS_ICV2	TIMER_STATUS_ICV2150,5532
#define TIMER_STATUS_ICV1	TIMER_STATUS_ICV1151,5580
#define TIMER_STATUS_ICV0	TIMER_STATUS_ICV0152,5628
#define TIMER_STATUS_CCVBVx(TIMER_STATUS_CCVBVx154,5677
#define TIMER_STATUS_CCVBV2	TIMER_STATUS_CCVBV2155,5726
#define TIMER_STATUS_CCVBV1	TIMER_STATUS_CCVBV1156,5778
#define TIMER_STATUS_CCVBV0	TIMER_STATUS_CCVBV0157,5830
#define TIMER_STATUS_TOPBV	TIMER_STATUS_TOPBV159,5883
#define TIMER_STATUS_DIR	TIMER_STATUS_DIR160,5920
#define TIMER_STATUS_RUNNING	TIMER_STATUS_RUNNING161,5955
#define TIMER_IEN_ICBOFx(TIMER_IEN_ICBOFx164,6011
#define TIMER_IEN_ICBOF0	TIMER_IEN_ICBOF0165,6057
#define TIMER_IEN_ICBOF1	TIMER_IEN_ICBOF1166,6103
#define TIMER_IEN_ICBOF2	TIMER_IEN_ICBOF2167,6149
#define TIMER_IEN_CCx(TIMER_IEN_CCx169,6196
#define TIMER_IEN_CC0	TIMER_IEN_CC0170,6239
#define TIMER_IEN_CC1	TIMER_IEN_CC1171,6280
#define TIMER_IEN_CC2	TIMER_IEN_CC2172,6321
#define TIMER_IEN_UF	TIMER_IEN_UF174,6363
#define TIMER_IEN_OF	TIMER_IEN_OF175,6395
#define TIMER_IF_ICBOFx(TIMER_IF_ICBOFx179,6444
#define TIMER_IF_ICBOF0	TIMER_IF_ICBOF0180,6489
#define TIMER_IF_ICBOF1	TIMER_IF_ICBOF1181,6534
#define TIMER_IF_ICBOF2	TIMER_IF_ICBOF2182,6579
#define TIMER_IF_CCx(TIMER_IF_CCx184,6625
#define TIMER_IF_CC0	TIMER_IF_CC0185,6668
#define TIMER_IF_CC1	TIMER_IF_CC1186,6707
#define TIMER_IF_CC2	TIMER_IF_CC2187,6746
#define TIMER_IF_UF	TIMER_IF_UF189,6786
#define TIMER_IF_OF	TIMER_IF_OF190,6817
#define TIMER_IFS_ICBOFx(TIMER_IFS_ICBOFx193,6865
#define TIMER_IFS_ICBOF0	TIMER_IFS_ICBOF0194,6911
#define TIMER_IFS_ICBOF1	TIMER_IFS_ICBOF1195,6957
#define TIMER_IFS_ICBOF2	TIMER_IFS_ICBOF2196,7003
#define TIMER_IFS_CCx(TIMER_IFS_CCx198,7050
#define TIMER_IFS_CC0	TIMER_IFS_CC0199,7093
#define TIMER_IFS_CC1	TIMER_IFS_CC1200,7134
#define TIMER_IFS_CC2	TIMER_IFS_CC2201,7175
#define TIMER_IFS_UF	TIMER_IFS_UF203,7217
#define TIMER_IFS_OF	TIMER_IFS_OF204,7249
#define TIMER_IFC_ICBOFx(TIMER_IFC_ICBOFx208,7299
#define TIMER_IFC_ICBOF0	TIMER_IFC_ICBOF0209,7345
#define TIMER_IFC_ICBOF1	TIMER_IFC_ICBOF1210,7391
#define TIMER_IFC_ICBOF2	TIMER_IFC_ICBOF2211,7437
#define TIMER_IFC_CCx(TIMER_IFC_CCx213,7484
#define TIMER_IFC_CC0	TIMER_IFC_CC0214,7527
#define TIMER_IFC_CC1	TIMER_IFC_CC1215,7568
#define TIMER_IFC_CC2	TIMER_IFC_CC2216,7609
#define TIMER_IFC_UF	TIMER_IFC_UF218,7651
#define TIMER_IFC_OF	TIMER_IFC_OF219,7683
#define TIMER_ROUTE_LOCATION_SHIFT	TIMER_ROUTE_LOCATION_SHIFT222,7734
#define TIMER_ROUTE_LOCATION_MASK	TIMER_ROUTE_LOCATION_MASK223,7774
#define TIMER_ROUTE_LOCATION(TIMER_ROUTE_LOCATION224,7844
#define TIMER_ROUTE_LOCATION_LOCx(TIMER_ROUTE_LOCATION_LOCx226,7946
#define TIMER_ROUTE_LOCATION_LOC0	TIMER_ROUTE_LOCATION_LOC0227,8007
#define TIMER_ROUTE_LOCATION_LOC1	TIMER_ROUTE_LOCATION_LOC1228,8043
#define TIMER_ROUTE_LOCATION_LOC2	TIMER_ROUTE_LOCATION_LOC2229,8079
#define TIMER_ROUTE_LOCATION_LOC3	TIMER_ROUTE_LOCATION_LOC3230,8115
#define TIMER_ROUTE_LOCATION_LOC4	TIMER_ROUTE_LOCATION_LOC4231,8151
#define TIMER_ROUTE_LOCATION_LOC5	TIMER_ROUTE_LOCATION_LOC5232,8187
#define TIMER_ROUTE_CDTIxPEN(TIMER_ROUTE_CDTIxPEN234,8224
#define TIMER_ROUTE_CDTI0PEN	TIMER_ROUTE_CDTI0PEN235,8274
#define TIMER_ROUTE_CDTI1PEN	TIMER_ROUTE_CDTI1PEN236,8328
#define TIMER_ROUTE_CDTI2PEN	TIMER_ROUTE_CDTI2PEN237,8382
#define TIMER_ROUTE_CCxPEN(TIMER_ROUTE_CCxPEN239,8437
#define TIMER_ROUTE_CC0PEN	TIMER_ROUTE_CC0PEN240,8485
#define TIMER_ROUTE_CC1PEN	TIMER_ROUTE_CC1PEN241,8535
#define TIMER_ROUTE_CC2PEN	TIMER_ROUTE_CC2PEN242,8585
#define TIMER_CC_CTRL_ICEVCTRL_SHIFT	TIMER_CC_CTRL_ICEVCTRL_SHIFT245,8657
#define TIMER_CC_CTRL_ICEVCTRL_MASK	TIMER_CC_CTRL_ICEVCTRL_MASK246,8699
#define TIMER_CC_CTRL_ICEVCTRL(TIMER_CC_CTRL_ICEVCTRL247,8773
#define TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE	TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE249,8880
#define TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE	TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE250,8923
#define TIMER_CC_CTRL_ICEVCTRL_RISING	TIMER_CC_CTRL_ICEVCTRL_RISING251,8972
#define TIMER_CC_CTRL_ICEVCTRL_FALLING	TIMER_CC_CTRL_ICEVCTRL_FALLING252,9013
#define TIMER_CC_CTRL_ICEVCTRL_EVERY_EDGE	TIMER_CC_CTRL_ICEVCTRL_EVERY_EDGE254,9056
#define TIMER_CC_CTRL_ICEVCTRL_EVERY_SECOND_EDGE	TIMER_CC_CTRL_ICEVCTRL_EVERY_SECOND_EDGE256,9134
#define TIMER_CC_CTRL_ICEDGE_SHIFT	TIMER_CC_CTRL_ICEDGE_SHIFT259,9226
#define TIMER_CC_CTRL_ICEDGE_MASK	TIMER_CC_CTRL_ICEDGE_MASK260,9266
#define TIMER_CC_CTRL_ICEDGE(TIMER_CC_CTRL_ICEDGE261,9336
#define TIMER_CC_CTRL_ICEDGE_RISING	TIMER_CC_CTRL_ICEDGE_RISING263,9438
#define TIMER_CC_CTRL_ICEDGE_FALLING	TIMER_CC_CTRL_ICEDGE_FALLING264,9476
#define TIMER_CC_CTRL_ICEDGE_BOTH	TIMER_CC_CTRL_ICEDGE_BOTH265,9515
#define TIMER_CC_CTRL_ICEDGE_NONE	TIMER_CC_CTRL_ICEDGE_NONE266,9551
#define TIMER_CC_CTRL_FILT	TIMER_CC_CTRL_FILT268,9588
#define TIMER_CC_CTRL_INSEL	TIMER_CC_CTRL_INSEL269,9626
#define TIMER_CC_CTRL_PRSSEL_SHIFT	TIMER_CC_CTRL_PRSSEL_SHIFT272,9667
#define TIMER_CC_CTRL_PRSSEL_MASK	TIMER_CC_CTRL_PRSSEL_MASK273,9707
#define TIMER_CC_CTRL_PRSSEL(TIMER_CC_CTRL_PRSSEL274,9777
#define TIMER_CC_CTRL_PRSSEL_PRSCHx(TIMER_CC_CTRL_PRSSEL_PRSCHx276,9879
#define TIMER_CC_CTRL_PRSSEL_PRSCH0	TIMER_CC_CTRL_PRSSEL_PRSCH0277,9942
#define TIMER_CC_CTRL_PRSSEL_PRSCH1	TIMER_CC_CTRL_PRSSEL_PRSCH1278,9980
#define TIMER_CC_CTRL_PRSSEL_PRSCH2	TIMER_CC_CTRL_PRSSEL_PRSCH2279,10018
#define TIMER_CC_CTRL_PRSSEL_PRSCH3	TIMER_CC_CTRL_PRSSEL_PRSCH3280,10056
#define TIMER_CC_CTRL_PRSSEL_PRSCH4	TIMER_CC_CTRL_PRSSEL_PRSCH4281,10094
#define TIMER_CC_CTRL_PRSSEL_PRSCH5	TIMER_CC_CTRL_PRSSEL_PRSCH5282,10132
#define TIMER_CC_CTRL_PRSSEL_PRSCH6	TIMER_CC_CTRL_PRSSEL_PRSCH6283,10170
#define TIMER_CC_CTRL_PRSSEL_PRSCH7	TIMER_CC_CTRL_PRSSEL_PRSCH7284,10208
#define TIMER_CC_CTRL_PRSSEL_PRSCH8	TIMER_CC_CTRL_PRSSEL_PRSCH8285,10246
#define TIMER_CC_CTRL_PRSSEL_PRSCH9	TIMER_CC_CTRL_PRSSEL_PRSCH9286,10284
#define TIMER_CC_CTRL_PRSSEL_PRSCH10	TIMER_CC_CTRL_PRSSEL_PRSCH10287,10322
#define TIMER_CC_CTRL_PRSSEL_PRSCH11	TIMER_CC_CTRL_PRSSEL_PRSCH11288,10362
#define TIMER_CC_CTRL_CUFOA_SHIFT	TIMER_CC_CTRL_CUFOA_SHIFT290,10403
#define TIMER_CC_CTRL_CUFOA_MASK	TIMER_CC_CTRL_CUFOA_MASK291,10442
#define TIMER_CC_CTRL_CUFOA(TIMER_CC_CTRL_CUFOA292,10510
#define TIMER_CC_CTRL_CUFOA_NONE	TIMER_CC_CTRL_CUFOA_NONE294,10609
#define TIMER_CC_CTRL_CUFOA_TOGGLE	TIMER_CC_CTRL_CUFOA_TOGGLE295,10644
#define TIMER_CC_CTRL_CUFOA_CLEAR	TIMER_CC_CTRL_CUFOA_CLEAR296,10681
#define TIMER_CC_CTRL_CUFOA_SET	TIMER_CC_CTRL_CUFOA_SET297,10717
#define TIMER_CC_CTRL_COFOA_SHIFT	TIMER_CC_CTRL_COFOA_SHIFT299,10753
#define TIMER_CC_CTRL_COFOA_MASK	TIMER_CC_CTRL_COFOA_MASK300,10792
#define TIMER_CC_CTRL_COFOA(TIMER_CC_CTRL_COFOA301,10860
#define TIMER_CC_CTRL_COFOA_NONE	TIMER_CC_CTRL_COFOA_NONE303,10959
#define TIMER_CC_CTRL_COFOA_TOGGLE	TIMER_CC_CTRL_COFOA_TOGGLE304,10994
#define TIMER_CC_CTRL_COFOA_CLEAR	TIMER_CC_CTRL_COFOA_CLEAR305,11031
#define TIMER_CC_CTRL_COFOA_SET	TIMER_CC_CTRL_COFOA_SET306,11067
#define TIMER_CC_CTRL_CMOA_SHIFT	TIMER_CC_CTRL_CMOA_SHIFT308,11103
#define TIMER_CC_CTRL_CMOA_MASK	TIMER_CC_CTRL_CMOA_MASK309,11140
#define TIMER_CC_CTRL_CMOA(TIMER_CC_CTRL_CMOA310,11207
#define TIMER_CC_CTRL_CMOA_NONE	TIMER_CC_CTRL_CMOA_NONE312,11303
#define TIMER_CC_CTRL_CMOA_TOGGLE	TIMER_CC_CTRL_CMOA_TOGGLE313,11338
#define TIMER_CC_CTRL_CMOA_CLEAR	TIMER_CC_CTRL_CMOA_CLEAR314,11374
#define TIMER_CC_CTRL_CMOA_SET	TIMER_CC_CTRL_CMOA_SET315,11409
#define TIMER_CC_CTRL_COIST	TIMER_CC_CTRL_COIST317,11444
#define TIMER_CC_CTRL_OUTINV	TIMER_CC_CTRL_OUTINV318,11482
#define TIMER_CC_CTRL_MODE_SHIFT	TIMER_CC_CTRL_MODE_SHIFT320,11522
#define TIMER_CC_CTRL_MODE_MASK	TIMER_CC_CTRL_MODE_MASK321,11559
#define TIMER_CC_CTRL_MODE(TIMER_CC_CTRL_MODE322,11626
#define TIMER_CC_CTRL_MODE_OFF	TIMER_CC_CTRL_MODE_OFF324,11722
#define TIMER_CC_CTRL_MODE_INPUTCAPTURE	TIMER_CC_CTRL_MODE_INPUTCAPTURE325,11756
#define TIMER_CC_CTRL_MODE_OUTPUTCOMPARE	TIMER_CC_CTRL_MODE_OUTPUTCOMPARE326,11799
#define TIMER_CC_CTRL_MODE_PWM	TIMER_CC_CTRL_MODE_PWM327,11842
#define TIMER_CC_CTRL_MODE_INPUT_CAPTURE	TIMER_CC_CTRL_MODE_INPUT_CAPTURE329,11877
#define TIMER_CC_CTRL_MODE_OUTPUT_CAPTURE	TIMER_CC_CTRL_MODE_OUTPUT_CAPTURE331,11953
#define TIMER_DTCTRL_DTPRSEN	TIMER_DTCTRL_DTPRSEN335,12051
#define TIMER_DTCTRL_DTPRSSEL_SHIFT	TIMER_DTCTRL_DTPRSSEL_SHIFT337,12092
#define TIMER_DTCTRL_DTPRSSEL_MASK	TIMER_DTCTRL_DTPRSSEL_MASK338,12132
#define TIMER_DTCTRL_DTPRSSEL(TIMER_DTCTRL_DTPRSSEL339,12204
#define TIMER_DTCTRL_DTPRSSEL_PRSCHx(TIMER_DTCTRL_DTPRSSEL_PRSCHx341,12308
#define TIMER_DTCTRL_DTPRSSEL_PRSCH0	TIMER_DTCTRL_DTPRSSEL_PRSCH0342,12373
#define TIMER_DTCTRL_DTPRSSEL_PRSCH1	TIMER_DTCTRL_DTPRSSEL_PRSCH1343,12412
#define TIMER_DTCTRL_DTPRSSEL_PRSCH2	TIMER_DTCTRL_DTPRSSEL_PRSCH2344,12451
#define TIMER_DTCTRL_DTPRSSEL_PRSCH3	TIMER_DTCTRL_DTPRSSEL_PRSCH3345,12490
#define TIMER_DTCTRL_DTPRSSEL_PRSCH4	TIMER_DTCTRL_DTPRSSEL_PRSCH4346,12529
#define TIMER_DTCTRL_DTPRSSEL_PRSCH5	TIMER_DTCTRL_DTPRSSEL_PRSCH5347,12568
#define TIMER_DTCTRL_DTPRSSEL_PRSCH6	TIMER_DTCTRL_DTPRSSEL_PRSCH6348,12607
#define TIMER_DTCTRL_DTPRSSEL_PRSCH7	TIMER_DTCTRL_DTPRSSEL_PRSCH7349,12646
#define TIMER_DTCTRL_DTPRSSEL_PRSCH8	TIMER_DTCTRL_DTPRSSEL_PRSCH8350,12685
#define TIMER_DTCTRL_DTPRSSEL_PRSCH9	TIMER_DTCTRL_DTPRSSEL_PRSCH9351,12724
#define TIMER_DTCTRL_DTPRSSEL_PRSCH10	TIMER_DTCTRL_DTPRSSEL_PRSCH10352,12763
#define TIMER_DTCTRL_DTPRSSEL_PRSCH11	TIMER_DTCTRL_DTPRSSEL_PRSCH11353,12804
#define TIMER_DTCTRL_DTCINV	TIMER_DTCTRL_DTCINV355,12846
#define TIMER_DTCTRL_DTIPOL	TIMER_DTCTRL_DTIPOL356,12884
#define TIMER_DTCTRL_DTDAS	TIMER_DTCTRL_DTDAS357,12922
#define TIMER_DTCTRL_DTEN	TIMER_DTCTRL_DTEN358,12959
#define TIMER_DTTIME_DTFALLT_SHIFT	TIMER_DTTIME_DTFALLT_SHIFT361,13015
#define TIMER_DTTIME_DTFALLT_MASK	TIMER_DTTIME_DTFALLT_MASK362,13055
#define TIMER_DTTIME_DTFALLT(TIMER_DTTIME_DTFALLT363,13126
#define TIMER_DTTIME_DTRISET_SHIFT	TIMER_DTTIME_DTRISET_SHIFT366,13229
#define TIMER_DTTIME_DTRISET_MASK	TIMER_DTTIME_DTRISET_MASK367,13268
#define TIMER_DTTIME_DTRISET(TIMER_DTTIME_DTRISET368,13339
#define TIMER_DTTIME_DTPRESC_SHIFT	TIMER_DTTIME_DTPRESC_SHIFT372,13443
#define TIMER_DTTIME_DTPRESC_MASK	TIMER_DTTIME_DTPRESC_MASK373,13482
#define TIMER_DTTIME_DTPRESC(TIMER_DTTIME_DTPRESC374,13552
#define TIMER_DTTIME_DTPRESC_DIV1	TIMER_DTTIME_DTPRESC_DIV1376,13654
#define TIMER_DTTIME_DTPRESC_DIV2	TIMER_DTTIME_DTPRESC_DIV2377,13690
#define TIMER_DTTIME_DTPRESC_DIV4	TIMER_DTTIME_DTPRESC_DIV4378,13726
#define TIMER_DTTIME_DTPRESC_DIV8	TIMER_DTTIME_DTPRESC_DIV8379,13762
#define TIMER_DTTIME_DTPRESC_DIV16	TIMER_DTTIME_DTPRESC_DIV16380,13798
#define TIMER_DTTIME_DTPRESC_DIV32	TIMER_DTTIME_DTPRESC_DIV32381,13835
#define TIMER_DTTIME_DTPRESC_DIV64	TIMER_DTTIME_DTPRESC_DIV64382,13872
#define TIMER_DTTIME_DTPRESC_DIV128	TIMER_DTTIME_DTPRESC_DIV128383,13909
#define TIMER_DTTIME_DTPRESC_DIV256	TIMER_DTTIME_DTPRESC_DIV256384,13947
#define TIMER_DTTIME_DTPRESC_DIV512	TIMER_DTTIME_DTPRESC_DIV512385,13985
#define TIMER_DTTIME_DTPRESC_DIV1024	TIMER_DTTIME_DTPRESC_DIV1024386,14023
#define TIMER_DTTIME_DTPRESC_NODIV	TIMER_DTTIME_DTPRESC_NODIV387,14063
#define TIMER_DTFC_DTLOCKUPFEN	TIMER_DTFC_DTLOCKUPFEN390,14142
#define TIMER_DTFC_DTDBGFEN	TIMER_DTFC_DTDBGFEN391,14184
#define TIMER_DTFC_DTPRS1FEN	TIMER_DTFC_DTPRS1FEN392,14223
#define TIMER_DTFC_DTPRS0FEN	TIMER_DTFC_DTPRS0FEN393,14263
#define TIMER_DTFC_DTFA_SHIFT	TIMER_DTFC_DTFA_SHIFT395,14304
#define TIMER_DTFC_DTFA_MASK	TIMER_DTFC_DTFA_MASK396,14340
#define TIMER_DTFC_DTFA(TIMER_DTFC_DTFA397,14401
#define TIMER_DTFC_DTFA_NONE	TIMER_DTFC_DTFA_NONE399,14488
#define TIMER_DTFC_DTFA_INACTIVE	TIMER_DTFC_DTFA_INACTIVE400,14520
#define TIMER_DTFC_DTFA_CLEAR	TIMER_DTFC_DTFA_CLEAR401,14555
#define TIMER_DTFC_DTFA_TRISTATE	TIMER_DTFC_DTFA_TRISTATE402,14588
#define TIMER_DTFC_DTPRS1FSEL_SHIFT	TIMER_DTFC_DTPRS1FSEL_SHIFT404,14624
#define TIMER_DTFC_DTPRS1FSEL_MASK	TIMER_DTFC_DTPRS1FSEL_MASK405,14664
#define TIMER_DTFC_DTPRS1FSEL(TIMER_DTFC_DTPRS1FSEL406,14736
#define TIMER_DTFC_DTPRS1FSEL_PRSCHx(TIMER_DTFC_DTPRS1FSEL_PRSCHx408,14840
#define TIMER_DTFC_DTPRS1FSEL_PRSCH0	TIMER_DTFC_DTPRS1FSEL_PRSCH0409,14905
#define TIMER_DTFC_DTPRS1FSEL_PRSCH1	TIMER_DTFC_DTPRS1FSEL_PRSCH1410,14944
#define TIMER_DTFC_DTPRS1FSEL_PRSCH2	TIMER_DTFC_DTPRS1FSEL_PRSCH2411,14983
#define TIMER_DTFC_DTPRS1FSEL_PRSCH3	TIMER_DTFC_DTPRS1FSEL_PRSCH3412,15022
#define TIMER_DTFC_DTPRS1FSEL_PRSCH4	TIMER_DTFC_DTPRS1FSEL_PRSCH4413,15061
#define TIMER_DTFC_DTPRS1FSEL_PRSCH5	TIMER_DTFC_DTPRS1FSEL_PRSCH5414,15100
#define TIMER_DTFC_DTPRS1FSEL_PRSCH6	TIMER_DTFC_DTPRS1FSEL_PRSCH6415,15139
#define TIMER_DTFC_DTPRS1FSEL_PRSCH7	TIMER_DTFC_DTPRS1FSEL_PRSCH7416,15178
#define TIMER_DTFC_DTPRS0FSEL_SHIFT	TIMER_DTFC_DTPRS0FSEL_SHIFT418,15218
#define TIMER_DTFC_DTPRS0FSEL_MASK	TIMER_DTFC_DTPRS0FSEL_MASK419,15258
#define TIMER_DTFC_DTPRS0FSEL(TIMER_DTFC_DTPRS0FSEL420,15330
#define TIMER_DTFC_DTPRS0FSEL_PRSCHx(TIMER_DTFC_DTPRS0FSEL_PRSCHx422,15434
#define TIMER_DTFC_DTPRS0FSEL_PRSCH0	TIMER_DTFC_DTPRS0FSEL_PRSCH0423,15499
#define TIMER_DTFC_DTPRS0FSEL_PRSCH1	TIMER_DTFC_DTPRS0FSEL_PRSCH1424,15538
#define TIMER_DTFC_DTPRS0FSEL_PRSCH2	TIMER_DTFC_DTPRS0FSEL_PRSCH2425,15577
#define TIMER_DTFC_DTPRS0FSEL_PRSCH3	TIMER_DTFC_DTPRS0FSEL_PRSCH3426,15616
#define TIMER_DTFC_DTPRS0FSEL_PRSCH4	TIMER_DTFC_DTPRS0FSEL_PRSCH4427,15655
#define TIMER_DTFC_DTPRS0FSEL_PRSCH5	TIMER_DTFC_DTPRS0FSEL_PRSCH5428,15694
#define TIMER_DTFC_DTPRS0FSEL_PRSCH6	TIMER_DTFC_DTPRS0FSEL_PRSCH6429,15733
#define TIMER_DTFC_DTPRS0FSEL_PRSCH7	TIMER_DTFC_DTPRS0FSEL_PRSCH7430,15772
#define TIMER_DTOGEN_DTOGCDTI2EN	TIMER_DTOGEN_DTOGCDTI2EN433,15831
#define TIMER_DTOGEN_DTOGCDTI1EN	TIMER_DTOGEN_DTOGCDTI1EN434,15873
#define TIMER_DTOGEN_DTOGCDTI0EN	TIMER_DTOGEN_DTOGCDTI0EN435,15915
#define TIMER_DTOGEN_DTOGCC2EN	TIMER_DTOGEN_DTOGCC2EN436,15957
#define TIMER_DTOGEN_DTOGCC1EN	TIMER_DTOGEN_DTOGCC1EN437,15998
#define TIMER_DTOGEN_DTOGCC0EN	TIMER_DTOGEN_DTOGCC0EN438,16039
#define TIMER_DTFAULT_DTLOCKUPF	TIMER_DTFAULT_DTLOCKUPF441,16101
#define TIMER_DTFAULT_DTDBGF	TIMER_DTFAULT_DTDBGF442,16143
#define TIMER_DTFAULT_DTPRS1F	TIMER_DTFAULT_DTPRS1F443,16182
#define TIMER_DTFAULT_DTPRS0F	TIMER_DTFAULT_DTPRS0F444,16222
#define TIMER_DTFAULTC_TLOCKUPFC	TIMER_DTFAULTC_TLOCKUPFC447,16284
#define TIMER_DTFAULTC_DTDBGFC	TIMER_DTFAULTC_DTDBGFC448,16326
#define TIMER_DTFAULTC_DTPRS1FC	TIMER_DTFAULTC_DTPRS1FC449,16367
#define TIMER_DTFAULTC_DTPRS0FC	TIMER_DTFAULTC_DTPRS0FC450,16409
#define TIMER_DTLOCK_LOCKKEY_SHIFT	TIMER_DTLOCK_LOCKKEY_SHIFT453,16471
#define TIMER_DTLOCK_LOCKKEY_MASK	TIMER_DTLOCK_LOCKKEY_MASK454,16510
#define TIMER_DTLOCK_LOCKKEY_UNLOCKED	TIMER_DTLOCK_LOCKKEY_UNLOCKED455,16583
#define TIMER_DTLOCK_LOCKKEY_LOCKED	TIMER_DTLOCK_LOCKKEY_LOCKED456,16660
#define TIMER_DTLOCK_LOCKKEY_LOCK	TIMER_DTLOCK_LOCKKEY_LOCK457,16735
#define TIMER_DTLOCK_LOCKKEY_UNLOCK	TIMER_DTLOCK_LOCKKEY_UNLOCK458,16808
#define TIMER0	TIMER0461,16897
#define TIMER0_CTRL	TIMER0_CTRL462,16927
#define TIMER0_CMD	TIMER0_CMD463,16968
#define TIMER0_STATUS	TIMER0_STATUS464,17007
#define TIMER0_IEN	TIMER0_IEN465,17052
#define TIMER0_IF	TIMER0_IF466,17091
#define TIMER0_IFS	TIMER0_IFS467,17128
#define TIMER0_IFC	TIMER0_IFC468,17167
#define TIMER0_TOP	TIMER0_TOP469,17206
#define TIMER0_TOPB	TIMER0_TOPB470,17245
#define TIMER0_CNT	TIMER0_CNT471,17286
#define TIMER0_ROUTE	TIMER0_ROUTE472,17325
#define TIMER0_CC0_CTRL	TIMER0_CC0_CTRL474,17369
#define TIMER0_CC0_CCV	TIMER0_CC0_CCV475,17418
#define TIMER0_CC0_CCVP	TIMER0_CC0_CCVP476,17465
#define TIMER0_CC0_CCVB	TIMER0_CC0_CCVB477,17514
#define TIMER0_CC1_CTRL	TIMER0_CC1_CTRL479,17564
#define TIMER0_CC1_CCV	TIMER0_CC1_CCV480,17613
#define TIMER0_CC1_CCVP	TIMER0_CC1_CCVP481,17660
#define TIMER0_CC1_CCVB	TIMER0_CC1_CCVB482,17709
#define TIMER0_CC2_CTRL	TIMER0_CC2_CTRL484,17759
#define TIMER0_CC2_CCV	TIMER0_CC2_CCV485,17808
#define TIMER0_CC2_CCVP	TIMER0_CC2_CCVP486,17855
#define TIMER0_CC2_CCVB	TIMER0_CC2_CCVB487,17904
#define TIMER0_DTCTRL	TIMER0_DTCTRL489,17954
#define TIMER0_DTTIME	TIMER0_DTTIME490,17999
#define TIMER0_DTFC	TIMER0_DTFC491,18044
#define TIMER0_DTOGEN	TIMER0_DTOGEN492,18085
#define TIMER0_DTFAULT	TIMER0_DTFAULT493,18130
#define TIMER0_DTFAULTC	TIMER0_DTFAULTC494,18177
#define TIMER0_DTLOCK	TIMER0_DTLOCK495,18226
#define TIMER1	TIMER1498,18285
#define TIMER1_CTRL	TIMER1_CTRL499,18315
#define TIMER1_CMD	TIMER1_CMD500,18356
#define TIMER1_STATUS	TIMER1_STATUS501,18395
#define TIMER1_IEN	TIMER1_IEN502,18440
#define TIMER1_IF	TIMER1_IF503,18479
#define TIMER1_IFS	TIMER1_IFS504,18516
#define TIMER1_IFC	TIMER1_IFC505,18555
#define TIMER1_TOP	TIMER1_TOP506,18594
#define TIMER1_TOPB	TIMER1_TOPB507,18633
#define TIMER1_CNT	TIMER1_CNT508,18674
#define TIMER1_ROUTE	TIMER1_ROUTE509,18713
#define TIMER1_CC0_CTRL	TIMER1_CC0_CTRL511,18757
#define TIMER1_CC0_CCV	TIMER1_CC0_CCV512,18806
#define TIMER1_CC0_CCVP	TIMER1_CC0_CCVP513,18853
#define TIMER1_CC0_CCVB	TIMER1_CC0_CCVB514,18902
#define TIMER1_CC1_CTRL	TIMER1_CC1_CTRL516,18952
#define TIMER1_CC1_CCV	TIMER1_CC1_CCV517,19001
#define TIMER1_CC1_CCVP	TIMER1_CC1_CCVP518,19048
#define TIMER1_CC1_CCVB	TIMER1_CC1_CCVB519,19097
#define TIMER1_CC2_CTRL	TIMER1_CC2_CTRL521,19147
#define TIMER1_CC2_CCV	TIMER1_CC2_CCV522,19196
#define TIMER1_CC2_CCVP	TIMER1_CC2_CCVP523,19243
#define TIMER1_CC2_CCVB	TIMER1_CC2_CCVB524,19292
#define TIMER2	TIMER2527,19355
#define TIMER2_CTRL	TIMER2_CTRL528,19385
#define TIMER2_CMD	TIMER2_CMD529,19426
#define TIMER2_STATUS	TIMER2_STATUS530,19465
#define TIMER2_IEN	TIMER2_IEN531,19510
#define TIMER2_IF	TIMER2_IF532,19549
#define TIMER2_IFS	TIMER2_IFS533,19586
#define TIMER2_IFC	TIMER2_IFC534,19625
#define TIMER2_TOP	TIMER2_TOP535,19664
#define TIMER2_TOPB	TIMER2_TOPB536,19703
#define TIMER2_CNT	TIMER2_CNT537,19744
#define TIMER2_ROUTE	TIMER2_ROUTE538,19783
#define TIMER2_CC0_CTRL	TIMER2_CC0_CTRL540,19827
#define TIMER2_CC0_CCV	TIMER2_CC0_CCV541,19876
#define TIMER2_CC0_CCVP	TIMER2_CC0_CCVP542,19923
#define TIMER2_CC0_CCVB	TIMER2_CC0_CCVB543,19972
#define TIMER2_CC1_CTRL	TIMER2_CC1_CTRL545,20022
#define TIMER2_CC1_CCV	TIMER2_CC1_CCV546,20071
#define TIMER2_CC1_CCVP	TIMER2_CC1_CCVP547,20118
#define TIMER2_CC1_CCVB	TIMER2_CC1_CCVB548,20167
#define TIMER2_CC2_CTRL	TIMER2_CC2_CTRL550,20217
#define TIMER2_CC2_CCV	TIMER2_CC2_CCV551,20266
#define TIMER2_CC2_CCVP	TIMER2_CC2_CCVP552,20313
#define TIMER2_CC2_CCVB	TIMER2_CC2_CCVB553,20362
#define TIMER3	TIMER3556,20425
#define TIMER3_CTRL	TIMER3_CTRL557,20455
#define TIMER3_CMD	TIMER3_CMD558,20496
#define TIMER3_STATUS	TIMER3_STATUS559,20535
#define TIMER3_IEN	TIMER3_IEN560,20580
#define TIMER3_IF	TIMER3_IF561,20619
#define TIMER3_IFS	TIMER3_IFS562,20656
#define TIMER3_IFC	TIMER3_IFC563,20695
#define TIMER3_TOP	TIMER3_TOP564,20734
#define TIMER3_TOPB	TIMER3_TOPB565,20773
#define TIMER3_CNT	TIMER3_CNT566,20814
#define TIMER3_ROUTE	TIMER3_ROUTE567,20853
#define TIMER3_CC0_CTRL	TIMER3_CC0_CTRL569,20897
#define TIMER3_CC0_CCV	TIMER3_CC0_CCV570,20946
#define TIMER3_CC0_CCVP	TIMER3_CC0_CCVP571,20993
#define TIMER3_CC0_CCVB	TIMER3_CC0_CCVB572,21042
#define TIMER3_CC1_CTRL	TIMER3_CC1_CTRL574,21092
#define TIMER3_CC1_CCV	TIMER3_CC1_CCV575,21141
#define TIMER3_CC1_CCVP	TIMER3_CC1_CCVP576,21188
#define TIMER3_CC1_CCVB	TIMER3_CC1_CCVB577,21237
#define TIMER3_CC2_CTRL	TIMER3_CC2_CTRL579,21287
#define TIMER3_CC2_CCV	TIMER3_CC2_CCV580,21336
#define TIMER3_CC2_CCVP	TIMER3_CC2_CCVP581,21383
#define TIMER3_CC2_CCVB	TIMER3_CC2_CCVB582,21432
enum tim_ch {tim_ch588,21555
	TIM_CH0 = 0,TIM_CH0589,21569
	TIM_CH1,TIM_CH1590,21583
	TIM_CH2TIM_CH2591,21593

../../../../libopencm3/include/libopencm3/efm32/common/i2c_common.h,9505
#define I2C_CTRL(I2C_CTRL29,928
#define I2C_CMD(I2C_CMD30,975
#define I2C_STATE(I2C_STATE31,1021
#define I2C_STATUS(I2C_STATUS32,1069
#define I2C_CLKDIV(I2C_CLKDIV33,1117
#define I2C_SADDR(I2C_SADDR34,1165
#define I2C_SADDRMASK(I2C_SADDRMASK35,1213
#define I2C_RXDATA(I2C_RXDATA36,1264
#define I2C_RXDATAP(I2C_RXDATAP37,1312
#define I2C_TXDATA(I2C_TXDATA38,1361
#define I2C_IF(I2C_IF39,1409
#define I2C_IFS(I2C_IFS40,1454
#define I2C_IFC(I2C_IFC41,1500
#define I2C_IEN(I2C_IEN42,1546
#define I2C_ROUTE(I2C_ROUTE43,1592
#define I2C_CTRL_CLTO_SHIFT	I2C_CTRL_CLTO_SHIFT46,1656
#define I2C_CTRL_CLTO_MASK	I2C_CTRL_CLTO_MASK47,1689
#define I2C_CTRL_CLTO(I2C_CTRL_CLTO48,1745
#define I2C_CTRL_CLTO_OFF	I2C_CTRL_CLTO_OFF50,1825
#define I2C_CTRL_CLTO_40PCC	I2C_CTRL_CLTO_40PCC51,1853
#define I2C_CTRL_CLTO_80PCC	I2C_CTRL_CLTO_80PCC52,1883
#define I2C_CTRL_CLTO_160PCC	I2C_CTRL_CLTO_160PCC53,1913
#define I2C_CTRL_CLTO_320PPC	I2C_CTRL_CLTO_320PPC54,1944
#define I2C_CTRL_CLTO_1024PPC	I2C_CTRL_CLTO_1024PPC55,1975
#define I2C_CTRL_GIBITO	I2C_CTRL_GIBITO57,2008
#define I2C_CTRL_BTO_SHIFT	I2C_CTRL_BTO_SHIFT59,2044
#define I2C_CTRL_BTO_MASK	I2C_CTRL_BTO_MASK60,2076
#define I2C_CTRL_BTO(I2C_CTRL_BTO61,2130
#define I2C_CTRL_BTO_OFF	I2C_CTRL_BTO_OFF63,2208
#define I2C_CTRL_BTO_40PCC	I2C_CTRL_BTO_40PCC64,2235
#define I2C_CTRL_BTO_80PCC	I2C_CTRL_BTO_80PCC65,2264
#define I2C_CTRL_BTO_160PCC	I2C_CTRL_BTO_160PCC66,2293
#define I2C_CTRL_CLHR_SHIFT	I2C_CTRL_CLHR_SHIFT68,2324
#define I2C_CTRL_CLHR_MASK	I2C_CTRL_CLHR_MASK69,2358
#define I2C_CTRL_CLHR(I2C_CTRL_CLHR70,2415
#define I2C_CTRL_CLHR_STANDARD	I2C_CTRL_CLHR_STANDARD72,2496
#define I2C_CTRL_CLHR_ASYMMETRIC	I2C_CTRL_CLHR_ASYMMETRIC73,2530
#define I2C_CTRL_CLHR_FAST	I2C_CTRL_CLHR_FAST74,2565
#define I2C_CTRL_GCAMEN	I2C_CTRL_GCAMEN76,2596
#define I2C_CTRL_ARBDIS	I2C_CTRL_ARBDIS77,2630
#define I2C_CTRL_AUTOSN	I2C_CTRL_AUTOSN78,2664
#define I2C_CTRL_AUTOSE	I2C_CTRL_AUTOSE79,2698
#define I2C_CTRL_AUTOACK	I2C_CTRL_AUTOACK80,2732
#define I2C_CTRL_SLAVE	I2C_CTRL_SLAVE81,2766
#define I2C_CTRL_EN	I2C_CTRL_EN82,2799
#define I2C_CMD_CLEARPC	I2C_CMD_CLEARPC85,2844
#define I2C_CMD_CLEARTX	I2C_CMD_CLEARTX86,2878
#define I2C_CMD_ABORT	I2C_CMD_ABORT87,2912
#define I2C_CMD_CONT	I2C_CMD_CONT88,2944
#define I2C_CMD_NACK	I2C_CMD_NACK89,2975
#define I2C_CMD_ACK	I2C_CMD_ACK90,3006
#define I2C_CMD_STOP	I2C_CMD_STOP91,3036
#define I2C_CMD_START	I2C_CMD_START92,3067
#define I2C_STATE_STATE_SHIFT	I2C_STATE_STATE_SHIFT95,3116
#define I2C_STATE_STATE_MASK	I2C_STATE_STATE_MASK96,3150
#define I2C_STATE_STATE(I2C_STATE_STATE97,3210
#define I2C_STATE_STATE_IDLE	I2C_STATE_STATE_IDLE99,3296
#define I2C_STATE_STATE_WAIT	I2C_STATE_STATE_WAIT100,3327
#define I2C_STATE_STATE_START	I2C_STATE_STATE_START101,3358
#define I2C_STATE_STATE_ADDR	I2C_STATE_STATE_ADDR102,3390
#define I2C_STATE_STATE_ADDRACK	I2C_STATE_STATE_ADDRACK103,3421
#define I2C_STATE_STATE_DATA	I2C_STATE_STATE_DATA104,3455
#define I2C_STATE_STATE_DATAACK	I2C_STATE_STATE_DATAACK105,3486
#define I2C_STATE_BUSHOLD	I2C_STATE_BUSHOLD107,3521
#define I2C_STATE_NACKED	I2C_STATE_NACKED108,3556
#define I2C_STATE_TRANSMITTER	I2C_STATE_TRANSMITTER109,3590
#define I2C_STATE_MASTER	I2C_STATE_MASTER110,3629
#define I2C_STATE_BUSY	I2C_STATE_BUSY111,3663
#define I2C_STATUS_RXDATAV	I2C_STATUS_RXDATAV114,3714
#define I2C_STATUS_TXBL	I2C_STATUS_TXBL115,3750
#define I2C_STATUS_TXC	I2C_STATUS_TXC116,3784
#define I2C_STATUS_PABORT	I2C_STATUS_PABORT117,3817
#define I2C_STATUS_PCONT	I2C_STATUS_PCONT118,3852
#define I2C_STATUS_PNACK	I2C_STATUS_PNACK119,3886
#define I2C_STATUS_PACK	I2C_STATUS_PACK120,3920
#define I2C_STATUS_PSTOP	I2C_STATUS_PSTOP121,3954
#define I2C_STATUS_PSTART	I2C_STATUS_PSTART122,3988
#define I2C_CLKDIV_DIV_SHIFT	I2C_CLKDIV_DIV_SHIFT125,4041
#define I2C_CLKDIV_DIV_MASK	I2C_CLKDIV_DIV_MASK126,4074
#define I2C_CLKDIV_DIV(I2C_CLKDIV_DIV127,4133
#define I2C_SADDR_ADDR_SHIFT	I2C_SADDR_ADDR_SHIFT131,4233
#define I2C_SADDR_ADDR_MASK	I2C_SADDR_ADDR_MASK132,4266
#define I2C_SADDR_ADDR(I2C_SADDR_ADDR133,4325
#define I2C_SADDRMASK_MASK_SHIFT	I2C_SADDRMASK_MASK_SHIFT137,4429
#define I2C_SADDRMASK_MASK_MASK	I2C_SADDRMASK_MASK_MASK138,4466
#define I2C_SADDRMASK_MASK(I2C_SADDRMASK_MASK139,4534
#define I2C_IF_SSTOP	I2C_IF_SSTOP143,4644
#define I2C_IF_CLTO	I2C_IF_CLTO144,4676
#define I2C_IF_BITO	I2C_IF_BITO145,4707
#define I2C_IF_RXUF	I2C_IF_RXUF146,4738
#define I2C_IF_TXOF	I2C_IF_TXOF147,4769
#define I2C_IF_BUSHOLD	I2C_IF_BUSHOLD148,4800
#define I2C_IF_BUSERR	I2C_IF_BUSERR149,4834
#define I2C_IF_ARBLOST	I2C_IF_ARBLOST150,4867
#define I2C_IF_MSTOP	I2C_IF_MSTOP151,4900
#define I2C_IF_NACK	I2C_IF_NACK152,4931
#define I2C_IF_ACK	I2C_IF_ACK153,4961
#define I2C_IF_RXDATAV	I2C_IF_RXDATAV154,4990
#define I2C_IF_TXBL	I2C_IF_TXBL155,5023
#define I2C_IF_TXC	I2C_IF_TXC156,5053
#define I2C_IF_ADDR	I2C_IF_ADDR157,5082
#define I2C_IF_RSTART	I2C_IF_RSTART158,5112
#define I2C_IF_START	I2C_IF_START159,5144
#define I2C_IFS_SSTOP	I2C_IFS_SSTOP162,5190
#define I2C_IFS_CLTO	I2C_IFS_CLTO163,5223
#define I2C_IFS_BITO	I2C_IFS_BITO164,5255
#define I2C_IFS_RXUF	I2C_IFS_RXUF165,5287
#define I2C_IFS_TXOF	I2C_IFS_TXOF166,5319
#define I2C_IFS_BUSHOLD	I2C_IFS_BUSHOLD167,5351
#define I2C_IFS_BUSERR	I2C_IFS_BUSERR168,5386
#define I2C_IFS_ARBLOST	I2C_IFS_ARBLOST169,5420
#define I2C_IFS_MSTOP	I2C_IFS_MSTOP170,5454
#define I2C_IFS_NACK	I2C_IFS_NACK171,5486
#define I2C_IFS_ACK	I2C_IFS_ACK172,5517
#define I2C_IFS_RXDATAV	I2C_IFS_RXDATAV173,5547
#define I2C_IFS_TXBL	I2C_IFS_TXBL174,5581
#define I2C_IFS_TXC	I2C_IFS_TXC175,5612
#define I2C_IFS_ADDR	I2C_IFS_ADDR176,5642
#define I2C_IFS_RSTART	I2C_IFS_RSTART177,5673
#define I2C_IFS_START	I2C_IFS_START178,5706
#define I2C_IFC_SSTOP	I2C_IFC_SSTOP181,5753
#define I2C_IFC_CLTO	I2C_IFC_CLTO182,5786
#define I2C_IFC_BITO	I2C_IFC_BITO183,5818
#define I2C_IFC_RXUF	I2C_IFC_RXUF184,5850
#define I2C_IFC_TXOF	I2C_IFC_TXOF185,5882
#define I2C_IFC_BUSHOLD	I2C_IFC_BUSHOLD186,5914
#define I2C_IFC_BUSERR	I2C_IFC_BUSERR187,5949
#define I2C_IFC_ARBLOST	I2C_IFC_ARBLOST188,5983
#define I2C_IFC_MSTOP	I2C_IFC_MSTOP189,6017
#define I2C_IFC_NACK	I2C_IFC_NACK190,6049
#define I2C_IFC_ACK	I2C_IFC_ACK191,6080
#define I2C_IFC_RXDATAV	I2C_IFC_RXDATAV192,6110
#define I2C_IFC_TXBL	I2C_IFC_TXBL193,6144
#define I2C_IFC_TXC	I2C_IFC_TXC194,6175
#define I2C_IFC_ADDR	I2C_IFC_ADDR195,6205
#define I2C_IFC_RSTART	I2C_IFC_RSTART196,6236
#define I2C_IFC_START	I2C_IFC_START197,6269
#define I2C_IEN_SSTOP	I2C_IEN_SSTOP200,6316
#define I2C_IEN_CLTO	I2C_IEN_CLTO201,6349
#define I2C_IEN_BITO	I2C_IEN_BITO202,6381
#define I2C_IEN_RXUF	I2C_IEN_RXUF203,6413
#define I2C_IEN_TXOF	I2C_IEN_TXOF204,6445
#define I2C_IEN_BUSHOLD	I2C_IEN_BUSHOLD205,6477
#define I2C_IEN_BUSERR	I2C_IEN_BUSERR206,6512
#define I2C_IEN_ARBLOST	I2C_IEN_ARBLOST207,6546
#define I2C_IEN_MSTOP	I2C_IEN_MSTOP208,6580
#define I2C_IEN_NACK	I2C_IEN_NACK209,6612
#define I2C_IEN_ACK	I2C_IEN_ACK210,6643
#define I2C_IEN_RXDATAV	I2C_IEN_RXDATAV211,6673
#define I2C_IEN_TXBL	I2C_IEN_TXBL212,6707
#define I2C_IEN_TXC	I2C_IEN_TXC213,6738
#define I2C_IEN_ADDR	I2C_IEN_ADDR214,6768
#define I2C_IEN_RSTART	I2C_IEN_RSTART215,6799
#define I2C_IEN_START	I2C_IEN_START216,6832
#define I2C_ROUTE_LOCATION_SHIFT	I2C_ROUTE_LOCATION_SHIFT219,6881
#define I2C_ROUTE_LOCATION_MASK	I2C_ROUTE_LOCATION_MASK220,6918
#define I2C_ROUTE_LOCATION(I2C_ROUTE_LOCATION221,6985
#define I2C_ROUTE_LOCATION_LOCx(I2C_ROUTE_LOCATION_LOCx223,7081
#define I2C_ROUTE_LOCATION_LOC0	I2C_ROUTE_LOCATION_LOC0224,7138
#define I2C_ROUTE_LOCATION_LOC1	I2C_ROUTE_LOCATION_LOC1225,7173
#define I2C_ROUTE_LOCATION_LOC2	I2C_ROUTE_LOCATION_LOC2226,7208
#define I2C_ROUTE_LOCATION_LOC3	I2C_ROUTE_LOCATION_LOC3227,7243
#define I2C_ROUTE_LOCATION_LOC4	I2C_ROUTE_LOCATION_LOC4228,7278
#define I2C_ROUTE_LOCATION_LOC5	I2C_ROUTE_LOCATION_LOC5229,7313
#define I2C_ROUTE_LOCATION_LOC6	I2C_ROUTE_LOCATION_LOC6230,7348
#define I2C_ROUTE_SCLPEN	I2C_ROUTE_SCLPEN232,7384
#define I2C_ROUTE_SDAPEN	I2C_ROUTE_SDAPEN233,7419
#define I2C0	I2C0236,7466
#define I2C0_CTRL	I2C0_CTRL237,7491
#define I2C0_CMD	I2C0_CMD238,7525
#define I2C0_STATE	I2C0_STATE239,7557
#define I2C0_STATUS	I2C0_STATUS240,7593
#define I2C0_CLKDIV	I2C0_CLKDIV241,7631
#define I2C0_SADDR	I2C0_SADDR242,7669
#define I2C0_SADDRMASK	I2C0_SADDRMASK243,7705
#define I2C0_RXDATA	I2C0_RXDATA244,7749
#define I2C0_RXDATAP	I2C0_RXDATAP245,7787
#define I2C0_TXDATA	I2C0_TXDATA246,7827
#define I2C0_IF	I2C0_IF247,7865
#define I2C0_IFS	I2C0_IFS248,7896
#define I2C0_IFC	I2C0_IFC249,7928
#define I2C0_IEN	I2C0_IEN250,7960
#define I2C0_ROUTE	I2C0_ROUTE251,7992
#define I2C1	I2C1254,8040
#define I2C1_CTRL	I2C1_CTRL255,8065
#define I2C1_CMD	I2C1_CMD256,8099
#define I2C1_STATE	I2C1_STATE257,8131
#define I2C1_STATUS	I2C1_STATUS258,8167
#define I2C1_CLKDIV	I2C1_CLKDIV259,8205
#define I2C1_SADDR	I2C1_SADDR260,8243
#define I2C1_SADDRMASK	I2C1_SADDRMASK261,8279
#define I2C1_RXDATA	I2C1_RXDATA262,8323
#define I2C1_RXDATAP	I2C1_RXDATAP263,8361
#define I2C1_TXDATA	I2C1_TXDATA264,8401
#define I2C1_IF	I2C1_IF265,8439
#define I2C1_IFS	I2C1_IFS266,8470
#define I2C1_IFC	I2C1_IFC267,8502
#define I2C1_IEN	I2C1_IEN268,8534
#define I2C1_ROUTE	I2C1_ROUTE269,8566

../../../../libopencm3/include/libopencm3/efm32/common/prs_common.h,17955
#define PRS_SWPULSE	PRS_SWPULSE29,928
#define PRS_SWLEVEL	PRS_SWLEVEL30,974
#define PRS_ROUTE	PRS_ROUTE31,1020
#define PRS_CHx_CTRL(PRS_CHx_CTRL32,1064
#define PRS_CH0_CTRL	PRS_CH0_CTRL33,1130
#define PRS_CH1_CTRL	PRS_CH1_CTRL34,1168
#define PRS_CH2_CTRL	PRS_CH2_CTRL35,1206
#define PRS_CH3_CTRL	PRS_CH3_CTRL36,1244
#define PRS_CH4_CTRL	PRS_CH4_CTRL37,1282
#define PRS_CH5_CTRL	PRS_CH5_CTRL38,1320
#define PRS_CH6_CTRL	PRS_CH6_CTRL39,1358
#define PRS_CH7_CTRL	PRS_CH7_CTRL40,1396
#define PRS_CH8_CTRL	PRS_CH8_CTRL41,1435
#define PRS_CH9_CTRL	PRS_CH9_CTRL42,1473
#define PRS_CH10_CTRL	PRS_CH10_CTRL43,1511
#define PRS_CH11_CTRL	PRS_CH11_CTRL44,1551
#define PRS_SWPULSE_CHxPULSE(PRS_SWPULSE_CHxPULSE47,1610
#define PRS_SWPULSE_CH0PULSE	PRS_SWPULSE_CH0PULSE48,1653
#define PRS_SWPULSE_CH1PULSE	PRS_SWPULSE_CH1PULSE49,1706
#define PRS_SWPULSE_CH2PULSE	PRS_SWPULSE_CH2PULSE50,1759
#define PRS_SWPULSE_CH3PULSE	PRS_SWPULSE_CH3PULSE51,1812
#define PRS_SWPULSE_CH4PULSE	PRS_SWPULSE_CH4PULSE52,1865
#define PRS_SWPULSE_CH5PULSE	PRS_SWPULSE_CH5PULSE53,1918
#define PRS_SWPULSE_CH6PULSE	PRS_SWPULSE_CH6PULSE54,1971
#define PRS_SWPULSE_CH7PULSE	PRS_SWPULSE_CH7PULSE55,2024
#define PRS_SWPULSE_CH8PULSE	PRS_SWPULSE_CH8PULSE56,2077
#define PRS_SWPULSE_CH9PULSE	PRS_SWPULSE_CH9PULSE57,2130
#define PRS_SWPULSE_CH10PULSE	PRS_SWPULSE_CH10PULSE58,2183
#define PRS_SWPULSE_CH11PULSE	PRS_SWPULSE_CH11PULSE59,2238
#define PRS_SWLEVEL_CHxLEVEL(PRS_SWLEVEL_CHxLEVEL62,2312
#define PRS_SWLEVEL_CH0LEVEL	PRS_SWLEVEL_CH0LEVEL63,2355
#define PRS_SWLEVEL_CH1LEVEL	PRS_SWLEVEL_CH1LEVEL64,2408
#define PRS_SWLEVEL_CH2LEVEL	PRS_SWLEVEL_CH2LEVEL65,2461
#define PRS_SWLEVEL_CH3LEVEL	PRS_SWLEVEL_CH3LEVEL66,2514
#define PRS_SWLEVEL_CH4LEVEL	PRS_SWLEVEL_CH4LEVEL67,2567
#define PRS_SWLEVEL_CH5LEVEL	PRS_SWLEVEL_CH5LEVEL68,2620
#define PRS_SWLEVEL_CH6LEVEL	PRS_SWLEVEL_CH6LEVEL69,2673
#define PRS_SWLEVEL_CH7LEVEL	PRS_SWLEVEL_CH7LEVEL70,2726
#define PRS_SWLEVEL_CH8LEVEL	PRS_SWLEVEL_CH8LEVEL71,2779
#define PRS_SWLEVEL_CH9LEVEL	PRS_SWLEVEL_CH9LEVEL72,2832
#define PRS_SWLEVEL_CH10LEVEL	PRS_SWLEVEL_CH10LEVEL73,2885
#define PRS_SWLEVEL_CH11LEVEL	PRS_SWLEVEL_CH11LEVEL74,2940
#define PRS_ROUTE_LOCATION_SHIFT	PRS_ROUTE_LOCATION_SHIFT77,3012
#define PRS_ROUTE_LOCATION_MASK	PRS_ROUTE_LOCATION_MASK78,3049
#define PRS_ROUTE_LOCATION(PRS_ROUTE_LOCATION79,3116
#define PRS_ROUTE_LOCATION_LOCx(PRS_ROUTE_LOCATION_LOCx81,3212
#define PRS_ROUTE_LOCATION_LOC0	PRS_ROUTE_LOCATION_LOC082,3269
#define PRS_ROUTE_LOCATION_LOC1	PRS_ROUTE_LOCATION_LOC183,3304
#define PRS_ROUTE_CHxPEN(PRS_ROUTE_CHxPEN85,3340
#define PRS_ROUTE_CH3PEN	PRS_ROUTE_CH3PEN86,3380
#define PRS_ROUTE_CH2PEN	PRS_ROUTE_CH2PEN87,3426
#define PRS_ROUTE_CH1PEN	PRS_ROUTE_CH1PEN88,3472
#define PRS_ROUTE_CH0PEN	PRS_ROUTE_CH0PEN89,3518
#define PRS_CH_CTRL_ASYNC	PRS_CH_CTRL_ASYNC92,3584
#define PRS_CH_CTRL_EDSEL_SHIFT	PRS_CH_CTRL_EDSEL_SHIFT94,3622
#define PRS_CH_CTRL_EDSEL_MASK	PRS_CH_CTRL_EDSEL_MASK95,3660
#define PRS_CH_CTRL_EDSEL_OFF	PRS_CH_CTRL_EDSEL_OFF96,3725
#define PRS_CH_CTRL_EDSEL_POSEDGE	PRS_CH_CTRL_EDSEL_POSEDGE97,3787
#define PRS_CH_CTRL_EDSEL_NEGEDGE	PRS_CH_CTRL_EDSEL_NEGEDGE98,3852
#define PRS_CH_CTRL_EDSEL_BOTHEDGES	PRS_CH_CTRL_EDSEL_BOTHEDGES99,3917
#define PRS_CH_CTRL_SOURCESEL_SHIFT	PRS_CH_CTRL_SOURCESEL_SHIFT101,3985
#define PRS_CH_CTRL_SOURCESEL_MASK	PRS_CH_CTRL_SOURCESEL_MASK102,4026
#define PRS_CH_CTRL_SOURCESEL(PRS_CH_CTRL_SOURCESEL103,4099
#define PRS_CH_CTRL_SOURCESEL_NONE	PRS_CH_CTRL_SOURCESEL_NONE105,4203
#define PRS_CH_CTRL_SOURCESEL_VCMP	PRS_CH_CTRL_SOURCESEL_VCMP106,4247
#define PRS_CH_CTRL_SOURCESEL_ACMP0	PRS_CH_CTRL_SOURCESEL_ACMP0107,4291
#define PRS_CH_CTRL_SOURCESEL_ACMP1	PRS_CH_CTRL_SOURCESEL_ACMP1108,4336
#define PRS_CH_CTRL_SOURCESEL_DAC0	PRS_CH_CTRL_SOURCESEL_DAC0109,4381
#define PRS_CH_CTRL_SOURCESEL_ADC0	PRS_CH_CTRL_SOURCESEL_ADC0110,4425
#define PRS_CH_CTRL_SOURCESEL_USART0	PRS_CH_CTRL_SOURCESEL_USART0111,4469
#define PRS_CH_CTRL_SOURCESEL_USART1	PRS_CH_CTRL_SOURCESEL_USART1112,4515
#define PRS_CH_CTRL_SOURCESEL_USART2	PRS_CH_CTRL_SOURCESEL_USART2113,4561
#define PRS_CH_CTRL_SOURCESEL_TIMER0	PRS_CH_CTRL_SOURCESEL_TIMER0114,4607
#define PRS_CH_CTRL_SOURCESEL_TIMER1	PRS_CH_CTRL_SOURCESEL_TIMER1115,4653
#define PRS_CH_CTRL_SOURCESEL_TIMER2	PRS_CH_CTRL_SOURCESEL_TIMER2116,4699
#define PRS_CH_CTRL_SOURCESEL_TIMER3	PRS_CH_CTRL_SOURCESEL_TIMER3117,4745
#define PRS_CH_CTRL_SOURCESEL_USB	PRS_CH_CTRL_SOURCESEL_USB118,4791
#define PRS_CH_CTRL_SOURCESEL_RTC	PRS_CH_CTRL_SOURCESEL_RTC119,4834
#define PRS_CH_CTRL_SOURCESEL_UART0	PRS_CH_CTRL_SOURCESEL_UART0120,4877
#define PRS_CH_CTRL_SOURCESEL_UART1	PRS_CH_CTRL_SOURCESEL_UART1121,4922
#define PRS_CH_CTRL_SOURCESEL_GPIOL	PRS_CH_CTRL_SOURCESEL_GPIOL122,4967
#define PRS_CH_CTRL_SOURCESEL_GPIOH	PRS_CH_CTRL_SOURCESEL_GPIOH123,5012
#define PRS_CH_CTRL_SOURCESEL_LETIMER0	PRS_CH_CTRL_SOURCESEL_LETIMER0124,5057
#define PRS_CH_CTRL_SOURCESEL_BURTC	PRS_CH_CTRL_SOURCESEL_BURTC125,5105
#define PRS_CH_CTRL_SOURCESEL_LESENSEL	PRS_CH_CTRL_SOURCESEL_LESENSEL126,5150
#define PRS_CH_CTRL_SOURCESEL_LESENSEH	PRS_CH_CTRL_SOURCESEL_LESENSEH127,5198
#define PRS_CH_CTRL_SOURCESEL_LESENSED	PRS_CH_CTRL_SOURCESEL_LESENSED128,5246
#define PRS_CH_CTRL_SIGSEL_SHIFT	PRS_CH_CTRL_SIGSEL_SHIFT130,5295
#define PRS_CH_CTRL_SIGSEL_MASK	PRS_CH_CTRL_SIGSEL_MASK131,5332
#define PRS_CH_CTRL_SIGSEL(PRS_CH_CTRL_SIGSEL132,5399
#define PRS_CH_CTRL_SIGSEL_OFF	PRS_CH_CTRL_SIGSEL_OFF134,5495
#define PRS_CH_CTRL_SIGSEL_VCMPOUT	PRS_CH_CTRL_SIGSEL_VCMPOUT135,5530
#define PRS_CH_CTRL_SIGSEL_ACMP0OUT	PRS_CH_CTRL_SIGSEL_ACMP0OUT136,5568
#define PRS_CH_CTRL_SIGSEL_ACMP1OUT	PRS_CH_CTRL_SIGSEL_ACMP1OUT137,5607
#define PRS_CH_CTRL_SIGSEL_DAC0CH0	PRS_CH_CTRL_SIGSEL_DAC0CH0138,5646
#define PRS_CH_CTRL_SIGSEL_DAC0CH1	PRS_CH_CTRL_SIGSEL_DAC0CH1139,5684
#define PRS_CH_CTRL_SIGSEL_ADCSINGLE	PRS_CH_CTRL_SIGSEL_ADCSINGLE140,5722
#define PRS_CH_CTRL_SIGSEL_ADCSCAN	PRS_CH_CTRL_SIGSEL_ADCSCAN141,5762
#define PRS_CH_CTRL_SIGSEL_USART0IRTX	PRS_CH_CTRL_SIGSEL_USART0IRTX142,5800
#define PRS_CH_CTRL_SIGSEL_USART0TXC	PRS_CH_CTRL_SIGSEL_USART0TXC143,5841
#define PRS_CH_CTRL_SIGSEL_USART0RXDATA	PRS_CH_CTRL_SIGSEL_USART0RXDATA144,5881
#define PRS_CH_CTRL_SIGSEL_USART1TXC	PRS_CH_CTRL_SIGSEL_USART1TXC145,5924
#define PRS_CH_CTRL_SIGSEL_USART1RXDATAV	PRS_CH_CTRL_SIGSEL_USART1RXDATAV146,5964
#define PRS_CH_CTRL_SIGSEL_USART2TXC	PRS_CH_CTRL_SIGSEL_USART2TXC147,6007
#define PRS_CH_CTRL_SIGSEL_USART2RXDATAV	PRS_CH_CTRL_SIGSEL_USART2RXDATAV148,6047
#define PRS_CH_CTRL_SIGSEL_TIMER0UF	PRS_CH_CTRL_SIGSEL_TIMER0UF149,6090
#define PRS_CH_CTRL_SIGSEL_TIMER0OF	PRS_CH_CTRL_SIGSEL_TIMER0OF150,6129
#define PRS_CH_CTRL_SIGSEL_TIMER0CC0	PRS_CH_CTRL_SIGSEL_TIMER0CC0151,6168
#define PRS_CH_CTRL_SIGSEL_TIMER0CC1	PRS_CH_CTRL_SIGSEL_TIMER0CC1152,6208
#define PRS_CH_CTRL_SIGSEL_TIMER0CC2	PRS_CH_CTRL_SIGSEL_TIMER0CC2153,6248
#define PRS_CH_CTRL_SIGSEL_TIMER1UF	PRS_CH_CTRL_SIGSEL_TIMER1UF154,6288
#define PRS_CH_CTRL_SIGSEL_TIMER1OF	PRS_CH_CTRL_SIGSEL_TIMER1OF155,6327
#define PRS_CH_CTRL_SIGSEL_TIMER1CC0	PRS_CH_CTRL_SIGSEL_TIMER1CC0156,6366
#define PRS_CH_CTRL_SIGSEL_TIMER1CC1	PRS_CH_CTRL_SIGSEL_TIMER1CC1157,6406
#define PRS_CH_CTRL_SIGSEL_TIMER1CC2	PRS_CH_CTRL_SIGSEL_TIMER1CC2158,6446
#define PRS_CH_CTRL_SIGSEL_TIMER2UF	PRS_CH_CTRL_SIGSEL_TIMER2UF159,6486
#define PRS_CH_CTRL_SIGSEL_TIMER2OF	PRS_CH_CTRL_SIGSEL_TIMER2OF160,6525
#define PRS_CH_CTRL_SIGSEL_TIMER2CC0	PRS_CH_CTRL_SIGSEL_TIMER2CC0161,6564
#define PRS_CH_CTRL_SIGSEL_TIMER2CC1	PRS_CH_CTRL_SIGSEL_TIMER2CC1162,6604
#define PRS_CH_CTRL_SIGSEL_TIMER2CC2	PRS_CH_CTRL_SIGSEL_TIMER2CC2163,6644
#define PRS_CH_CTRL_SIGSEL_TIMER3UF	PRS_CH_CTRL_SIGSEL_TIMER3UF164,6684
#define PRS_CH_CTRL_SIGSEL_TIMER3OF	PRS_CH_CTRL_SIGSEL_TIMER3OF165,6723
#define PRS_CH_CTRL_SIGSEL_TIMER3CC0	PRS_CH_CTRL_SIGSEL_TIMER3CC0166,6762
#define PRS_CH_CTRL_SIGSEL_TIMER3CC1	PRS_CH_CTRL_SIGSEL_TIMER3CC1167,6802
#define PRS_CH_CTRL_SIGSEL_TIMER3CC2	PRS_CH_CTRL_SIGSEL_TIMER3CC2168,6842
#define PRS_CH_CTRL_SIGSEL_USBSOF	PRS_CH_CTRL_SIGSEL_USBSOF169,6882
#define PRS_CH_CTRL_SIGSEL_USBSOFSR	PRS_CH_CTRL_SIGSEL_USBSOFSR170,6919
#define PRS_CH_CTRL_SIGSEL_RTCOF	PRS_CH_CTRL_SIGSEL_RTCOF171,6958
#define PRS_CH_CTRL_SIGSEL_RTCCOMP0	PRS_CH_CTRL_SIGSEL_RTCCOMP0172,6994
#define PRS_CH_CTRL_SIGSEL_RTCCOMP1	PRS_CH_CTRL_SIGSEL_RTCCOMP1173,7033
#define PRS_CH_CTRL_SIGSEL_UART0TXC	PRS_CH_CTRL_SIGSEL_UART0TXC174,7072
#define PRS_CH_CTRL_SIGSEL_UART0RXDATAV	PRS_CH_CTRL_SIGSEL_UART0RXDATAV175,7111
#define PRS_CH_CTRL_SIGSEL_UART1TXC	PRS_CH_CTRL_SIGSEL_UART1TXC176,7154
#define PRS_CH_CTRL_SIGSEL_UART1RXDATAV	PRS_CH_CTRL_SIGSEL_UART1RXDATAV177,7193
#define PRS_CH_CTRL_SIGSEL_GPIOPIN0	PRS_CH_CTRL_SIGSEL_GPIOPIN0178,7236
#define PRS_CH_CTRL_SIGSEL_GPIOPIN1	PRS_CH_CTRL_SIGSEL_GPIOPIN1179,7275
#define PRS_CH_CTRL_SIGSEL_GPIOPIN2	PRS_CH_CTRL_SIGSEL_GPIOPIN2180,7314
#define PRS_CH_CTRL_SIGSEL_GPIOPIN3	PRS_CH_CTRL_SIGSEL_GPIOPIN3181,7353
#define PRS_CH_CTRL_SIGSEL_GPIOPIN4	PRS_CH_CTRL_SIGSEL_GPIOPIN4182,7392
#define PRS_CH_CTRL_SIGSEL_GPIOPIN5	PRS_CH_CTRL_SIGSEL_GPIOPIN5183,7431
#define PRS_CH_CTRL_SIGSEL_GPIOPIN6	PRS_CH_CTRL_SIGSEL_GPIOPIN6184,7470
#define PRS_CH_CTRL_SIGSEL_GPIOPIN7	PRS_CH_CTRL_SIGSEL_GPIOPIN7185,7509
#define PRS_CH_CTRL_SIGSEL_GPIOPIN8	PRS_CH_CTRL_SIGSEL_GPIOPIN8186,7548
#define PRS_CH_CTRL_SIGSEL_GPIOPIN9	PRS_CH_CTRL_SIGSEL_GPIOPIN9187,7587
#define PRS_CH_CTRL_SIGSEL_GPIOPIN10	PRS_CH_CTRL_SIGSEL_GPIOPIN10188,7626
#define PRS_CH_CTRL_SIGSEL_GPIOPIN11	PRS_CH_CTRL_SIGSEL_GPIOPIN11189,7666
#define PRS_CH_CTRL_SIGSEL_GPIOPIN12	PRS_CH_CTRL_SIGSEL_GPIOPIN12190,7706
#define PRS_CH_CTRL_SIGSEL_GPIOPIN13	PRS_CH_CTRL_SIGSEL_GPIOPIN13191,7746
#define PRS_CH_CTRL_SIGSEL_GPIOPIN14	PRS_CH_CTRL_SIGSEL_GPIOPIN14192,7786
#define PRS_CH_CTRL_SIGSEL_GPIOPIN15	PRS_CH_CTRL_SIGSEL_GPIOPIN15193,7826
#define PRS_CH_CTRL_SIGSEL_LETIMER0CH0	PRS_CH_CTRL_SIGSEL_LETIMER0CH0194,7866
#define PRS_CH_CTRL_SIGSEL_LETIMER0CH1	PRS_CH_CTRL_SIGSEL_LETIMER0CH1195,7908
#define PRS_CH_CTRL_SIGSEL_BURTCOF	PRS_CH_CTRL_SIGSEL_BURTCOF196,7950
#define PRS_CH_CTRL_SIGSEL_BURTCCOMP0	PRS_CH_CTRL_SIGSEL_BURTCCOMP0197,7988
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES0	PRS_CH_CTRL_SIGSEL_LESENSESCANRES0198,8029
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES1	PRS_CH_CTRL_SIGSEL_LESENSESCANRES1199,8074
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES2	PRS_CH_CTRL_SIGSEL_LESENSESCANRES2200,8119
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES3	PRS_CH_CTRL_SIGSEL_LESENSESCANRES3201,8164
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES4	PRS_CH_CTRL_SIGSEL_LESENSESCANRES4202,8209
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES5	PRS_CH_CTRL_SIGSEL_LESENSESCANRES5203,8254
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES6	PRS_CH_CTRL_SIGSEL_LESENSESCANRES6204,8299
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES7	PRS_CH_CTRL_SIGSEL_LESENSESCANRES7205,8344
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES8	PRS_CH_CTRL_SIGSEL_LESENSESCANRES8206,8389
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES9	PRS_CH_CTRL_SIGSEL_LESENSESCANRES9207,8434
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES10	PRS_CH_CTRL_SIGSEL_LESENSESCANRES10208,8479
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES11	PRS_CH_CTRL_SIGSEL_LESENSESCANRES11209,8525
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES12	PRS_CH_CTRL_SIGSEL_LESENSESCANRES12210,8571
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES13	PRS_CH_CTRL_SIGSEL_LESENSESCANRES13211,8617
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES14	PRS_CH_CTRL_SIGSEL_LESENSESCANRES14212,8663
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES15	PRS_CH_CTRL_SIGSEL_LESENSESCANRES15213,8709
#define PRS_CH_CTRL_SIGSEL_LESENSEDEC0	PRS_CH_CTRL_SIGSEL_LESENSEDEC0214,8755
#define PRS_CH_CTRL_SIGSEL_LESENSEDEC1	PRS_CH_CTRL_SIGSEL_LESENSEDEC1215,8797
#define PRS_CH_CTRL_SIGSEL_LESENSEDEC2	PRS_CH_CTRL_SIGSEL_LESENSEDEC2216,8839
#define PRS_CH_CTRL_SIGSEL_VCMP_OUT	PRS_CH_CTRL_SIGSEL_VCMP_OUT219,8905
#define PRS_CH_CTRL_SIGSEL_ACMP_OUT	PRS_CH_CTRL_SIGSEL_ACMP_OUT220,8944
#define PRS_CH_CTRL_SIGSEL_DAC_CHx(PRS_CH_CTRL_SIGSEL_DAC_CHx221,8983
#define PRS_CH_CTRL_SIGSEL_DAC_CH0	PRS_CH_CTRL_SIGSEL_DAC_CH0222,9044
#define PRS_CH_CTRL_SIGSEL_DAC_CH1	PRS_CH_CTRL_SIGSEL_DAC_CH1223,9082
#define PRS_CH_CTRL_SIGSEL_ADC_SINGLE	PRS_CH_CTRL_SIGSEL_ADC_SINGLE224,9120
#define PRS_CH_CTRL_SIGSEL_ADC_SCAN	PRS_CH_CTRL_SIGSEL_ADC_SCAN225,9161
#define PRS_CH_CTRL_SIGSEL_USART_IRTX	PRS_CH_CTRL_SIGSEL_USART_IRTX226,9200
#define PRS_CH_CTRL_SIGSEL_USART_TXC	PRS_CH_CTRL_SIGSEL_USART_TXC227,9241
#define PRS_CH_CTRL_SIGSEL_USART_RXDATAV	PRS_CH_CTRL_SIGSEL_USART_RXDATAV228,9281
#define PRS_CH_CTRL_SIGSEL_TIMER_UF	PRS_CH_CTRL_SIGSEL_TIMER_UF229,9324
#define PRS_CH_CTRL_SIGSEL_TIMER_OF	PRS_CH_CTRL_SIGSEL_TIMER_OF230,9363
#define PRS_CH_CTRL_SIGSEL_TIMER_CCx(PRS_CH_CTRL_SIGSEL_TIMER_CCx231,9402
#define PRS_CH_CTRL_SIGSEL_TIMER_CC0	PRS_CH_CTRL_SIGSEL_TIMER_CC0232,9471
#define PRS_CH_CTRL_SIGSEL_TIMER_CC1	PRS_CH_CTRL_SIGSEL_TIMER_CC1233,9541
#define PRS_CH_CTRL_SIGSEL_TIMER_CC2	PRS_CH_CTRL_SIGSEL_TIMER_CC2234,9611
#define PRS_CH_CTRL_SIGSEL_USB_SOF	PRS_CH_CTRL_SIGSEL_USB_SOF235,9681
#define PRS_CH_CTRL_SIGSEL_USB_SOFSR	PRS_CH_CTRL_SIGSEL_USB_SOFSR236,9719
#define PRS_CH_CTRL_SIGSEL_RTC_OF	PRS_CH_CTRL_SIGSEL_RTC_OF237,9759
#define PRS_CH_CTRL_SIGSEL_RTC_COMPx(PRS_CH_CTRL_SIGSEL_RTC_COMPx238,9796
#define PRS_CH_CTRL_SIGSEL_RTC_COMP0	PRS_CH_CTRL_SIGSEL_RTC_COMP0239,9865
#define PRS_CH_CTRL_SIGSEL_RTC_COMP1	PRS_CH_CTRL_SIGSEL_RTC_COMP1240,9935
#define PRS_CH_CTRL_SIGSEL_UART_TXC	PRS_CH_CTRL_SIGSEL_UART_TXC241,10005
#define PRS_CH_CTRL_SIGSEL_UART_RXDATAV	PRS_CH_CTRL_SIGSEL_UART_RXDATAV242,10044
#define PRS_CH_CTRL_SIGSEL_GPIOL_PINx(PRS_CH_CTRL_SIGSEL_GPIOL_PINx243,10087
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN0	PRS_CH_CTRL_SIGSEL_GPIO_PIN0244,10150
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN1	PRS_CH_CTRL_SIGSEL_GPIO_PIN1246,10192
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN2	PRS_CH_CTRL_SIGSEL_GPIO_PIN2248,10234
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN3	PRS_CH_CTRL_SIGSEL_GPIO_PIN3250,10276
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN4	PRS_CH_CTRL_SIGSEL_GPIO_PIN4252,10318
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN5	PRS_CH_CTRL_SIGSEL_GPIO_PIN5254,10360
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN6	PRS_CH_CTRL_SIGSEL_GPIO_PIN6256,10402
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN7	PRS_CH_CTRL_SIGSEL_GPIO_PIN7258,10444
#define PRS_CH_CTRL_SIGSEL_GPIOH_PINx(PRS_CH_CTRL_SIGSEL_GPIOH_PINx260,10486
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN8	PRS_CH_CTRL_SIGSEL_GPIO_PIN8261,10555
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN9	PRS_CH_CTRL_SIGSEL_GPIO_PIN9263,10628
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN10	PRS_CH_CTRL_SIGSEL_GPIO_PIN10265,10701
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN11	PRS_CH_CTRL_SIGSEL_GPIO_PIN11267,10776
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN12	PRS_CH_CTRL_SIGSEL_GPIO_PIN12269,10851
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN13	PRS_CH_CTRL_SIGSEL_GPIO_PIN13271,10926
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN14	PRS_CH_CTRL_SIGSEL_GPIO_PIN14273,11001
#define PRS_CH_CTRL_SIGSEL_GPIO_PIN15	PRS_CH_CTRL_SIGSEL_GPIO_PIN15275,11076
#define PRS_CH_CTRL_SIGSEL_LETIMER_CHx(PRS_CH_CTRL_SIGSEL_LETIMER_CHx277,11151
#define PRS_CH_CTRL_SIGSEL_LETIMER_CH0	PRS_CH_CTRL_SIGSEL_LETIMER_CH0278,11215
#define PRS_CH_CTRL_SIGSEL_LETIMER_CH1	PRS_CH_CTRL_SIGSEL_LETIMER_CH1280,11259
#define PRS_CH_CTRL_SIGSEL_BURTC_OF	PRS_CH_CTRL_SIGSEL_BURTC_OF282,11303
#define PRS_CH_CTRL_SIGSEL_BURTC_COMP0	PRS_CH_CTRL_SIGSEL_BURTC_COMP0283,11342
#define PRS_CH_CTRL_SIGSEL_LESENSEL_SCANRESx(PRS_CH_CTRL_SIGSEL_LESENSEL_SCANRESx284,11384
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES0	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES0285,11455
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES1	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES1287,11504
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES2	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES2289,11553
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES3	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES3291,11602
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES4	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES4293,11651
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES5	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES5295,11700
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES6	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES6297,11749
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES7	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES7299,11798
#define PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx(PRS_CH_CTRL_SIGSEL_LESENSEH_SCANRESx301,11847
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES8	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES8303,11926
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES9	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES9305,12013
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES10	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES10307,12100
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES11	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES11309,12189
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES12	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES12311,12278
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES13	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES13313,12367
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES14	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES14315,12456
#define PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES15	PRS_CH_CTRL_SIGSEL_LESENSE_SCANRES15317,12545
#define PRS_CH_CTRL_SIGSEL_LESENSED_DECx(PRS_CH_CTRL_SIGSEL_LESENSED_DECx319,12634
#define PRS_CH_CTRL_SIGSEL_LESENSE_DEC0	PRS_CH_CTRL_SIGSEL_LESENSE_DEC0320,12700
#define PRS_CH_CTRL_SIGSEL_LESENSE_DEC1	PRS_CH_CTRL_SIGSEL_LESENSE_DEC1322,12745
#define PRS_CH_CTRL_SIGSEL_LESENSE_DEC2	PRS_CH_CTRL_SIGSEL_LESENSE_DEC2324,12790
enum prs_ch {prs_ch331,12903
	PRS_CH0 = 0,PRS_CH0332,12917
	PRS_CH1,PRS_CH1333,12931
	PRS_CH2,PRS_CH2334,12941
	PRS_CH3,PRS_CH3335,12951
	PRS_CH4,PRS_CH4336,12961
	PRS_CH5,PRS_CH5337,12971
	PRS_CH6,PRS_CH6338,12981
	PRS_CH7,PRS_CH7339,12991
	PRS_CH8,PRS_CH8340,13001
	PRS_CH9,PRS_CH9341,13011
	PRS_CH10,PRS_CH10342,13021
	PRS_CH11PRS_CH11343,13032

../../../../libopencm3/include/libopencm3/efm32/common/usb_common.h,12886
#define USB_CTRL	USB_CTRL29,921
#define USB_STATUS	USB_STATUS30,965
#define USB_IF	USB_IF31,1011
#define USB_IFS	USB_IFS32,1054
#define USB_IFC	USB_IFC33,1098
#define USB_IEN	USB_IEN34,1142
#define USB_ROUTE	USB_ROUTE35,1186
#define USB_CTRL_DMPUAP	USB_CTRL_DMPUAP38,1247
#define USB_ROUTE_DMPUPEN	USB_ROUTE_DMPUPEN41,1299
#define USB_ROUTE_VBUSENPEN	USB_ROUTE_VBUSENPEN42,1335
#define USB_ROUTE_PHYPEN	USB_ROUTE_PHYPEN43,1373
#define USB_OTG_BASE	USB_OTG_BASE46,1456
#define USB_GOTGCTL	USB_GOTGCTL47,1500
#define USB_GOTGINT	USB_GOTGINT48,1551
#define USB_GAHBCFG	USB_GAHBCFG49,1602
#define USB_GUSBCFG	USB_GUSBCFG50,1653
#define USB_GRSTCTL	USB_GRSTCTL51,1704
#define USB_GINTSTS	USB_GINTSTS52,1755
#define USB_GINTMSK	USB_GINTMSK53,1806
#define USB_GRXSTSR	USB_GRXSTSR54,1857
#define USB_GRXSTSP	USB_GRXSTSP55,1908
#define USB_GRXFSIZ	USB_GRXFSIZ56,1959
#define USB_GNPTXFSIZ	USB_GNPTXFSIZ57,2010
#define USB_GNPTXSTS	USB_GNPTXSTS58,2063
#define USB_GDFIFOCFG	USB_GDFIFOCFG59,2115
#define USB_HPTXFSIZ	USB_HPTXFSIZ60,2168
#define USB_DIEPTXF(USB_DIEPTXF61,2220
#define USB_HCFG	USB_HCFG65,2341
#define USB_HFIR	USB_HFIR66,2389
#define USB_HFNUM	USB_HFNUM67,2437
#define USB_HPTXSTS	USB_HPTXSTS68,2486
#define USB_HAINT	USB_HAINT69,2537
#define USB_HAINTMSK	USB_HAINTMSK70,2586
#define USB_HPRT	USB_HPRT71,2638
#define USB_HCx_CHAR(USB_HCx_CHAR72,2686
#define USB_HCx_INT(USB_HCx_INT74,2759
#define USB_HCx_INTMSK(USB_HCx_INTMSK76,2831
#define USB_HCx_TSIZ(USB_HCx_TSIZ78,2905
#define USB_HCx_DMAADDR(USB_HCx_DMAADDR80,2978
#define USB_DCFG	USB_DCFG84,3101
#define USB_DCTL	USB_DCTL85,3149
#define USB_DSTS	USB_DSTS86,3197
#define USB_DIEPMSK	USB_DIEPMSK87,3245
#define USB_DOEPMSK	USB_DOEPMSK88,3296
#define USB_DAINT	USB_DAINT89,3347
#define USB_DAINTMSK	USB_DAINTMSK90,3396
#define USB_DVBUSDIS	USB_DVBUSDIS91,3448
#define USB_DVBUSPULSE	USB_DVBUSPULSE92,3500
#define USB_DIEPEMPMSK	USB_DIEPEMPMSK93,3554
#define USB_DIEPx_CTL(USB_DIEPx_CTL95,3609
#define USB_DIEPx_INT(USB_DIEPx_INT97,3682
#define USB_DIEPx_TSIZ(USB_DIEPx_TSIZ99,3755
#define USB_DIEP0CTL	USB_DIEP0CTL101,3829
#define USB_DIEP0TSIZ	USB_DIEP0TSIZ102,3869
#define USB_DIEP0INT	USB_DIEP0INT103,3911
#define USB_DOEPx_CTL(USB_DOEPx_CTL105,3952
#define USB_DOEPx_INT(USB_DOEPx_INT107,4025
#define USB_DOEPx_TSIZ(USB_DOEPx_TSIZ109,4098
#define USB_DOEP0CTL	USB_DOEP0CTL111,4172
#define USB_DOEP0TSIZ	USB_DOEP0TSIZ112,4212
#define USB_DOEP0INT	USB_DOEP0INT113,4254
#define USB_PCGCCTL	USB_PCGCCTL116,4352
#define USB_FIFOxD(USB_FIFOxD119,4420
#define USB_GOTGCTL_BSVLD	USB_GOTGCTL_BSVLD124,4555
#define USB_GOTGCTL_ASVLD	USB_GOTGCTL_ASVLD125,4592
#define USB_GOTGCTL_DBCT	USB_GOTGCTL_DBCT126,4629
#define USB_GOTGCTL_CIDSTS	USB_GOTGCTL_CIDSTS127,4665
#define USB_GOTGCTL_DHNPEN	USB_GOTGCTL_DHNPEN128,4703
#define USB_GOTGCTL_HSHNPEN	USB_GOTGCTL_HSHNPEN129,4741
#define USB_GOTGCTL_HNPRQ	USB_GOTGCTL_HNPRQ130,4780
#define USB_GOTGCTL_HNGSCS	USB_GOTGCTL_HNGSCS131,4816
#define USB_GOTGCTL_SRQ	USB_GOTGCTL_SRQ132,4853
#define USB_GOTGCTL_SRQSCS	USB_GOTGCTL_SRQSCS133,4888
#define USB_GAHBCFG_GLBLINTRMSK	USB_GAHBCFG_GLBLINTRMSK136,4973
#define USB_GAHBCFG_TXFELVL	USB_GAHBCFG_TXFELVL137,5013
#define USB_GAHBCFG_PTXFELVL	USB_GAHBCFG_PTXFELVL138,5049
#define USB_GUSBCFG_TOCAL	USB_GUSBCFG_TOCAL141,5134
#define USB_GUSBCFG_SRPCAP	USB_GUSBCFG_SRPCAP142,5172
#define USB_GUSBCFG_HNPCAP	USB_GUSBCFG_HNPCAP143,5211
#define USB_GUSBCFG_TRDT_MASK	USB_GUSBCFG_TRDT_MASK144,5250
#define USB_GUSBCFG_TRDT_16BIT	USB_GUSBCFG_TRDT_16BIT145,5293
#define USB_GUSBCFG_TRDT_8BIT	USB_GUSBCFG_TRDT_8BIT146,5337
#define USB_GUSBCFG_NPTXRWEN	USB_GUSBCFG_NPTXRWEN147,5380
#define USB_GUSBCFG_FHMOD	USB_GUSBCFG_FHMOD148,5421
#define USB_GUSBCFG_FDMOD	USB_GUSBCFG_FDMOD149,5459
#define USB_GUSBCFG_CTXPKT	USB_GUSBCFG_CTXPKT150,5497
#define USB_GUSBCFG_PHYSEL	USB_GUSBCFG_PHYSEL151,5536
#define USB_GRSTCTL_AHBIDL	USB_GRSTCTL_AHBIDL154,5609
#define USB_GRSTCTL_TXFNUM_MASK	USB_GRSTCTL_TXFNUM_MASK156,5675
#define USB_GRSTCTL_TXFFLSH	USB_GRSTCTL_TXFFLSH157,5720
#define USB_GRSTCTL_RXFFLSH	USB_GRSTCTL_RXFFLSH158,5758
#define USB_GRSTCTL_FCRST	USB_GRSTCTL_FCRST160,5819
#define USB_GRSTCTL_HSRST	USB_GRSTCTL_HSRST161,5855
#define USB_GRSTCTL_CSRST	USB_GRSTCTL_CSRST162,5891
#define USB_GINTSTS_WKUPINT	USB_GINTSTS_WKUPINT165,5974
#define USB_GINTSTS_SRQINT	USB_GINTSTS_SRQINT166,6013
#define USB_GINTSTS_DISCINT	USB_GINTSTS_DISCINT167,6051
#define USB_GINTSTS_CIDSCHG	USB_GINTSTS_CIDSCHG168,6090
#define USB_GINTSTS_PTXFE	USB_GINTSTS_PTXFE170,6153
#define USB_GINTSTS_HCINT	USB_GINTSTS_HCINT171,6190
#define USB_GINTSTS_HPRTINT	USB_GINTSTS_HPRTINT172,6227
#define USB_GINTSTS_IPXFR	USB_GINTSTS_IPXFR174,6294
#define USB_GINTSTS_INCOMPISOOUT	USB_GINTSTS_INCOMPISOOUT175,6331
#define USB_GINTSTS_IISOIXFR	USB_GINTSTS_IISOIXFR176,6374
#define USB_GINTSTS_OEPINT	USB_GINTSTS_OEPINT177,6414
#define USB_GINTSTS_IEPINT	USB_GINTSTS_IEPINT178,6452
#define USB_GINTSTS_EOPF	USB_GINTSTS_EOPF180,6518
#define USB_GINTSTS_ISOODRP	USB_GINTSTS_ISOODRP181,6554
#define USB_GINTSTS_ENUMDNE	USB_GINTSTS_ENUMDNE182,6593
#define USB_GINTSTS_USBRST	USB_GINTSTS_USBRST183,6632
#define USB_GINTSTS_USBSUSP	USB_GINTSTS_USBSUSP184,6670
#define USB_GINTSTS_ESUSP	USB_GINTSTS_ESUSP185,6709
#define USB_GINTSTS_GONAKEFF	USB_GINTSTS_GONAKEFF187,6772
#define USB_GINTSTS_GINAKEFF	USB_GINTSTS_GINAKEFF188,6811
#define USB_GINTSTS_NPTXFE	USB_GINTSTS_NPTXFE189,6850
#define USB_GINTSTS_RXFLVL	USB_GINTSTS_RXFLVL190,6887
#define USB_GINTSTS_SOF	USB_GINTSTS_SOF191,6924
#define USB_GINTSTS_OTGINT	USB_GINTSTS_OTGINT192,6959
#define USB_GINTSTS_MMIS	USB_GINTSTS_MMIS193,6996
#define USB_GINTSTS_CMOD	USB_GINTSTS_CMOD194,7031
#define USB_GINTMSK_MMISM	USB_GINTMSK_MMISM197,7111
#define USB_GINTMSK_OTGINT	USB_GINTMSK_OTGINT198,7149
#define USB_GINTMSK_SOFM	USB_GINTMSK_SOFM199,7188
#define USB_GINTMSK_RXFLVLM	USB_GINTMSK_RXFLVLM200,7225
#define USB_GINTMSK_NPTXFEM	USB_GINTMSK_NPTXFEM201,7265
#define USB_GINTMSK_GINAKEFFM	USB_GINTMSK_GINAKEFFM202,7305
#define USB_GINTMSK_GONAKEFFM	USB_GINTMSK_GONAKEFFM203,7347
#define USB_GINTMSK_ESUSPM	USB_GINTMSK_ESUSPM204,7389
#define USB_GINTMSK_USBSUSPM	USB_GINTMSK_USBSUSPM205,7428
#define USB_GINTMSK_USBRST	USB_GINTMSK_USBRST206,7469
#define USB_GINTMSK_ENUMDNEM	USB_GINTMSK_ENUMDNEM207,7508
#define USB_GINTMSK_ISOODRPM	USB_GINTMSK_ISOODRPM208,7549
#define USB_GINTMSK_EOPFM	USB_GINTMSK_EOPFM209,7590
#define USB_GINTMSK_EPMISM	USB_GINTMSK_EPMISM210,7628
#define USB_GINTMSK_IEPINT	USB_GINTMSK_IEPINT211,7667
#define USB_GINTMSK_OEPINT	USB_GINTMSK_OEPINT212,7706
#define USB_GINTMSK_IISOIXFRM	USB_GINTMSK_IISOIXFRM213,7745
#define USB_GINTMSK_IISOOXFRM	USB_GINTMSK_IISOOXFRM214,7787
#define USB_GINTMSK_IPXFRM	USB_GINTMSK_IPXFRM215,7829
#define USB_GINTMSK_PRTIM	USB_GINTMSK_PRTIM216,7868
#define USB_GINTMSK_HCIM	USB_GINTMSK_HCIM217,7906
#define USB_GINTMSK_PTXFEM	USB_GINTMSK_PTXFEM218,7943
#define USB_GINTMSK_CIDSCHGM	USB_GINTMSK_CIDSCHGM219,7982
#define USB_GINTMSK_DISCINT	USB_GINTMSK_DISCINT220,8023
#define USB_GINTMSK_SRQIM	USB_GINTMSK_SRQIM221,8063
#define USB_GINTMSK_WUIM	USB_GINTMSK_WUIM222,8101
#define USB_GRXSTSP_FRMNUM_MASK	USB_GRXSTSP_FRMNUM_MASK226,8215
#define USB_GRXSTSP_PKTSTS_MASK	USB_GRXSTSP_PKTSTS_MASK227,8260
#define USB_GRXSTSP_PKTSTS_GOUTNAK	USB_GRXSTSP_PKTSTS_GOUTNAK228,8305
#define USB_GRXSTSP_PKTSTS_OUT	USB_GRXSTSP_PKTSTS_OUT229,8352
#define USB_GRXSTSP_PKTSTS_OUT_COMP	USB_GRXSTSP_PKTSTS_OUT_COMP230,8396
#define USB_GRXSTSP_PKTSTS_SETUP_COMP	USB_GRXSTSP_PKTSTS_SETUP_COMP231,8444
#define USB_GRXSTSP_PKTSTS_SETUP	USB_GRXSTSP_PKTSTS_SETUP232,8494
#define USB_GRXSTSP_DPID_MASK	USB_GRXSTSP_DPID_MASK233,8539
#define USB_GRXSTSP_DPID_DATA0	USB_GRXSTSP_DPID_DATA0234,8582
#define USB_GRXSTSP_DPID_DATA1	USB_GRXSTSP_DPID_DATA1235,8626
#define USB_GRXSTSP_DPID_DATA2	USB_GRXSTSP_DPID_DATA2236,8670
#define USB_GRXSTSP_DPID_MDATA	USB_GRXSTSP_DPID_MDATA237,8714
#define USB_GRXSTSP_BCNT_MASK	USB_GRXSTSP_BCNT_MASK238,8758
#define USB_GRXSTSP_EPNUM_MASK	USB_GRXSTSP_EPNUM_MASK239,8802
#define USB_GCCFG_NOVBUSSENS	USB_GCCFG_NOVBUSSENS243,8928
#define USB_GCCFG_SOFOUTEN	USB_GCCFG_SOFOUTEN244,8968
#define USB_GCCFG_VBUSBSEN	USB_GCCFG_VBUSBSEN245,9006
#define USB_GCCFG_VBUSASEN	USB_GCCFG_VBUSASEN246,9044
#define USB_GCCFG_PWRDWN	USB_GCCFG_PWRDWN248,9106
#define USB_DCTL_POPRGDNE	USB_DCTL_POPRGDNE255,9263
#define USB_DCTL_CGONAK	USB_DCTL_CGONAK256,9300
#define USB_DCTL_SGONAK	USB_DCTL_SGONAK257,9336
#define USB_DCTL_SGINAK	USB_DCTL_SGINAK258,9371
#define USB_DCTL_TCTL_MASK	USB_DCTL_TCTL_MASK259,9406
#define USB_DCTL_GONSTS	USB_DCTL_GONSTS260,9443
#define USB_DCTL_GINSTS	USB_DCTL_GINSTS261,9478
#define USB_DCTL_SDIS	USB_DCTL_SDIS262,9513
#define USB_DCTL_RWUSIG	USB_DCTL_RWUSIG263,9546
#define USB_DCFG_DSPD	USB_DCFG_DSPD266,9629
#define USB_DCFG_NZLSOHSK	USB_DCFG_NZLSOHSK267,9660
#define USB_DCFG_DAD	USB_DCFG_DAD268,9694
#define USB_DCFG_PFIVL	USB_DCFG_PFIVL269,9724
#define USB_DIEPMSK_BIM	USB_DIEPMSK_BIM273,9855
#define USB_DIEPMSK_TXFURM	USB_DIEPMSK_TXFURM274,9890
#define USB_DIEPMSK_INEPNEM	USB_DIEPMSK_INEPNEM276,9950
#define USB_DIEPMSK_INEPNMM	USB_DIEPMSK_INEPNMM277,9988
#define USB_DIEPMSK_ITTXFEMSK	USB_DIEPMSK_ITTXFEMSK278,10026
#define USB_DIEPMSK_TOM	USB_DIEPMSK_TOM279,10066
#define USB_DIEPMSK_EPDM	USB_DIEPMSK_EPDM281,10124
#define USB_DIEPMSK_XFRCM	USB_DIEPMSK_XFRCM282,10159
#define USB_DOEPMSK_BOIM	USB_DOEPMSK_BOIM286,10295
#define USB_DOEPMSK_OPEM	USB_DOEPMSK_OPEM287,10330
#define USB_DOEPMSK_B2BSTUP	USB_DOEPMSK_B2BSTUP289,10388
#define USB_DOEPMSK_OTEPDM	USB_DOEPMSK_OTEPDM291,10449
#define USB_DOEPMSK_STUPM	USB_DOEPMSK_STUPM292,10486
#define USB_DOEPMSK_EPDM	USB_DOEPMSK_EPDM294,10545
#define USB_DOEPMSK_XFRCM	USB_DOEPMSK_XFRCM295,10580
#define USB_DIEP0CTL_EPENA	USB_DIEP0CTL_EPENA298,10684
#define USB_DIEP0CTL_EPDIS	USB_DIEP0CTL_EPDIS299,10722
#define USB_DIEP0CTL_SD0PID	USB_DIEP0CTL_SD0PID301,10788
#define USB_DIEP0CTL_SNAK	USB_DIEP0CTL_SNAK302,10827
#define USB_DIEP0CTL_CNAK	USB_DIEP0CTL_CNAK303,10864
#define USB_DIEP0CTL_TXFNUM_MASK	USB_DIEP0CTL_TXFNUM_MASK304,10901
#define USB_DIEP0CTL_STALL	USB_DIEP0CTL_STALL305,10946
#define USB_DIEP0CTL_EPTYP_MASK	USB_DIEP0CTL_EPTYP_MASK307,11008
#define USB_DIEP0CTL_NAKSTS	USB_DIEP0CTL_NAKSTS308,11053
#define USB_DIEP0CTL_USBAEP	USB_DIEP0CTL_USBAEP310,11116
#define USB_DIEP0CTL_MPSIZ_MASK	USB_DIEP0CTL_MPSIZ_MASK312,11182
#define USB_DIEP0CTL_MPSIZ_64	USB_DIEP0CTL_MPSIZ_64313,11226
#define USB_DIEP0CTL_MPSIZ_32	USB_DIEP0CTL_MPSIZ_32314,11268
#define USB_DIEP0CTL_MPSIZ_16	USB_DIEP0CTL_MPSIZ_16315,11310
#define USB_DIEP0CTL_MPSIZ_8	USB_DIEP0CTL_MPSIZ_8316,11352
#define USB_DOEP0CTL_EPENA	USB_DOEP0CTL_EPENA319,11462
#define USB_DOEP0CTL_EPDIS	USB_DOEP0CTL_EPDIS320,11500
#define USB_DOEP0CTL_SD0PID	USB_DOEP0CTL_SD0PID322,11566
#define USB_DOEP0CTL_SNAK	USB_DOEP0CTL_SNAK323,11605
#define USB_DOEP0CTL_CNAK	USB_DOEP0CTL_CNAK324,11642
#define USB_DOEP0CTL_STALL	USB_DOEP0CTL_STALL326,11707
#define USB_DOEP0CTL_SNPM	USB_DOEP0CTL_SNPM327,11745
#define USB_DOEP0CTL_EPTYP_MASK	USB_DOEP0CTL_EPTYP_MASK328,11782
#define USB_DOEP0CTL_NAKSTS	USB_DOEP0CTL_NAKSTS329,11827
#define USB_DOEP0CTL_USBAEP	USB_DOEP0CTL_USBAEP331,11890
#define USB_DOEP0CTL_MPSIZ_MASK	USB_DOEP0CTL_MPSIZ_MASK333,11956
#define USB_DOEP0CTL_MPSIZ_64	USB_DOEP0CTL_MPSIZ_64334,12000
#define USB_DOEP0CTL_MPSIZ_32	USB_DOEP0CTL_MPSIZ_32335,12042
#define USB_DOEP0CTL_MPSIZ_16	USB_DOEP0CTL_MPSIZ_16336,12084
#define USB_DOEP0CTL_MPSIZ_8	USB_DOEP0CTL_MPSIZ_8337,12126
#define USB_DIEP_INT_TXFE	USB_DIEP_INT_TXFE341,12254
#define USB_DIEP_INT_INEPNE	USB_DIEP_INT_INEPNE342,12290
#define USB_DIEP_INT_ITTXFE	USB_DIEP_INT_ITTXFE344,12351
#define USB_DIEP_INT_TOC	USB_DIEP_INT_TOC345,12389
#define USB_DIEP_INT_EPDISD	USB_DIEP_INT_EPDISD347,12447
#define USB_DIEP_INT_XFRC	USB_DIEP_INT_XFRC348,12485
#define USB_DOEP_INT_B2BSTUP	USB_DOEP_INT_B2BSTUP352,12608
#define USB_DOEP_INT_OTEPDIS	USB_DOEP_INT_OTEPDIS354,12670
#define USB_DOEP_INT_SETUP	USB_DOEP_INT_SETUP355,12709
#define USB_DOEP_INT_EPDISD	USB_DOEP_INT_EPDISD357,12769
#define USB_DOEP_INT_XFRC	USB_DOEP_INT_XFRC358,12807
#define USB_DIEP0TSIZ_STUPCNT_1	USB_DIEP0TSIZ_STUPCNT_1362,12935
#define USB_DIEP0TSIZ_STUPCNT_2	USB_DIEP0TSIZ_STUPCNT_2363,12980
#define USB_DIEP0TSIZ_STUPCNT_3	USB_DIEP0TSIZ_STUPCNT_3364,13025
#define USB_DIEP0TSIZ_STUPCNT_MASK	USB_DIEP0TSIZ_STUPCNT_MASK365,13070
#define USB_DIEP0TSIZ_PKTCNT	USB_DIEP0TSIZ_PKTCNT367,13145
#define USB_DIEP0TSIZ_XFRSIZ_MASK	USB_DIEP0TSIZ_XFRSIZ_MASK369,13212

../../../../libopencm3/include/libopencm3/efm32/common/dma_common.h,37569
#define DMA	DMA40,1310
#define DMA_STATUS	DMA_STATUS42,1334
#define DMA_CONFIG	DMA_CONFIG43,1379
#define DMA_CTRLBASE	DMA_CTRLBASE44,1424
#define DMA_ALTCTRLBASE	DMA_ALTCTRLBASE45,1471
#define DMA_CHWAITSTATUS	DMA_CHWAITSTATUS47,1522
#define DMA_CHSWREQ	DMA_CHSWREQ48,1572
#define DMA_CHUSEBURSTS	DMA_CHUSEBURSTS49,1618
#define DMA_CHUSEBURSTC	DMA_CHUSEBURSTC50,1668
#define DMA_CHREQMASKS	DMA_CHREQMASKS51,1718
#define DMA_CHREQMASKC	DMA_CHREQMASKC52,1767
#define DMA_CHENS	DMA_CHENS53,1816
#define DMA_CHENC	DMA_CHENC54,1860
#define DMA_CHALTS	DMA_CHALTS55,1904
#define DMA_CHALTC	DMA_CHALTC56,1949
#define DMA_CHPRIS	DMA_CHPRIS57,1994
#define DMA_CHPRIC	DMA_CHPRIC58,2039
#define DMA_ERRORC	DMA_ERRORC59,2084
#define DMA_CHREQSTATUS	DMA_CHREQSTATUS60,2129
#define DMA_CHSREQSTATUS	DMA_CHSREQSTATUS61,2179
#define DMA_IF	DMA_IF62,2229
#define DMA_IFS	DMA_IFS63,2272
#define DMA_IFC	DMA_IFC64,2316
#define DMA_IEN	DMA_IEN65,2360
#define DMA_CTRL	DMA_CTRL66,2404
#define DMA_RDS	DMA_RDS67,2448
#define DMA_LOOPx(DMA_LOOPx69,2493
#define DMA_LOOP0	DMA_LOOP070,2555
#define DMA_LOOP1	DMA_LOOP171,2587
#define DMA_RECTx(DMA_RECTx73,2620
#define DMA_RECT0	DMA_RECT074,2682
#define DMA_CHx_CTRL(DMA_CHx_CTRL76,2714
#define DMA_CH0_CTRL	DMA_CH0_CTRL77,2779
#define DMA_CH1_CTRL	DMA_CH1_CTRL78,2817
#define DMA_CH2_CTRL	DMA_CH2_CTRL79,2855
#define DMA_CH3_CTRL	DMA_CH3_CTRL80,2893
#define DMA_CH4_CTRL	DMA_CH4_CTRL81,2931
#define DMA_CH5_CTRL	DMA_CH5_CTRL82,2969
#define DMA_CH6_CTRL	DMA_CH6_CTRL83,3007
#define DMA_CH7_CTRL	DMA_CH7_CTRL84,3045
#define DMA_CH8_CTRL	DMA_CH8_CTRL85,3083
#define DMA_CH9_CTRL	DMA_CH9_CTRL86,3121
#define DMA_CH10_CTRL	DMA_CH10_CTRL87,3159
#define DMA_CH11_CTRL	DMA_CH11_CTRL88,3199
#define DMA_STATUS_CHNUM_SHIFT	DMA_STATUS_CHNUM_SHIFT91,3257
#define DMA_STATUS_CHNUM_MASK	DMA_STATUS_CHNUM_MASK92,3293
#define DMA_STATUS_STATE_SHIFT	DMA_STATUS_STATE_SHIFT94,3357
#define DMA_STATUS_STATE_MASK	DMA_STATUS_STATE_MASK95,3392
#define DMA_STATUS_STATE(DMA_STATUS_STATE96,3454
#define DMA_STATUS_STATE_IDLE	DMA_STATUS_STATE_IDLE98,3546
#define DMA_STATUS_STATE_RDCHCTRLDATA	DMA_STATUS_STATE_RDCHCTRLDATA99,3579
#define DMA_STATUS_STATE_RDSRCENDPTR	DMA_STATUS_STATE_RDSRCENDPTR100,3619
#define DMA_STATUS_STATE_RDDSTENDPTR	DMA_STATUS_STATE_RDDSTENDPTR101,3658
#define DMA_STATUS_STATE_RDSRCDATA	DMA_STATUS_STATE_RDSRCDATA102,3697
#define DMA_STATUS_STATE_WRDSTDATA	DMA_STATUS_STATE_WRDSTDATA103,3734
#define DMA_STATUS_STATE_WAITREQCLR	DMA_STATUS_STATE_WAITREQCLR104,3771
#define DMA_STATUS_STATE_WRCHCTRLDATA	DMA_STATUS_STATE_WRCHCTRLDATA105,3809
#define DMA_STATUS_STATE_STALLED	DMA_STATUS_STATE_STALLED106,3849
#define DMA_STATUS_STATE_DONE	DMA_STATUS_STATE_DONE107,3884
#define DMA_STATUS_STATE_PERSCATTRANS	DMA_STATUS_STATE_PERSCATTRANS108,3917
#define DMA_STATUS_EN	DMA_STATUS_EN110,3959
#define DMA_CONFIG_CHPROT	DMA_CONFIG_CHPROT113,4010
#define DMA_CONFIG_EN	DMA_CONFIG_EN114,4046
#define DMA_CHWAITSTATUS_CHxWAITSTATUS(DMA_CHWAITSTATUS_CHxWAITSTATUS117,4103
#define DMA_CHWAITSTATUS_CH11WAITSTATUS	DMA_CHWAITSTATUS_CH11WAITSTATUS118,4156
#define DMA_CHWAITSTATUS_CH10WAITSTATUS	DMA_CHWAITSTATUS_CH10WAITSTATUS119,4231
#define DMA_CHWAITSTATUS_CH9WAITSTATUS	DMA_CHWAITSTATUS_CH9WAITSTATUS120,4306
#define DMA_CHWAITSTATUS_CH8WAITSTATUS	DMA_CHWAITSTATUS_CH8WAITSTATUS121,4379
#define DMA_CHWAITSTATUS_CH7WAITSTATUS	DMA_CHWAITSTATUS_CH7WAITSTATUS122,4452
#define DMA_CHWAITSTATUS_CH6WAITSTATUS	DMA_CHWAITSTATUS_CH6WAITSTATUS123,4525
#define DMA_CHWAITSTATUS_CH5WAITSTATUS	DMA_CHWAITSTATUS_CH5WAITSTATUS124,4598
#define DMA_CHWAITSTATUS_CH4WAITSTATUS	DMA_CHWAITSTATUS_CH4WAITSTATUS125,4671
#define DMA_CHWAITSTATUS_CH3WAITSTATUS	DMA_CHWAITSTATUS_CH3WAITSTATUS126,4744
#define DMA_CHWAITSTATUS_CH2WAITSTATUS	DMA_CHWAITSTATUS_CH2WAITSTATUS127,4817
#define DMA_CHWAITSTATUS_CH1WAITSTATUS	DMA_CHWAITSTATUS_CH1WAITSTATUS128,4890
#define DMA_CHWAITSTATUS_CH0WAITSTATUS	DMA_CHWAITSTATUS_CH0WAITSTATUS129,4963
#define DMA_CHSWREQ_CHxSWREQ(DMA_CHSWREQ_CHxSWREQ132,5055
#define DMA_CHSWREQ_CH11SWREQ	DMA_CHSWREQ_CH11SWREQ133,5099
#define DMA_CHSWREQ_CH10SWREQ	DMA_CHSWREQ_CH10SWREQ134,5155
#define DMA_CHSWREQ_CH9SWREQ	DMA_CHSWREQ_CH9SWREQ135,5211
#define DMA_CHSWREQ_CH8SWREQ	DMA_CHSWREQ_CH8SWREQ136,5265
#define DMA_CHSWREQ_CH7SWREQ	DMA_CHSWREQ_CH7SWREQ137,5319
#define DMA_CHSWREQ_CH6SWREQ	DMA_CHSWREQ_CH6SWREQ138,5373
#define DMA_CHSWREQ_CH5SWREQ	DMA_CHSWREQ_CH5SWREQ139,5427
#define DMA_CHSWREQ_CH4SWREQ	DMA_CHSWREQ_CH4SWREQ140,5481
#define DMA_CHSWREQ_CH3SWREQ	DMA_CHSWREQ_CH3SWREQ141,5535
#define DMA_CHSWREQ_CH2SWREQ	DMA_CHSWREQ_CH2SWREQ142,5589
#define DMA_CHSWREQ_CH1SWREQ	DMA_CHSWREQ_CH1SWREQ143,5643
#define DMA_CHSWREQ_CH0SWREQ	DMA_CHSWREQ_CH0SWREQ144,5697
#define DMA_CHUSEBURSTS_CHxSUSEBURSTS(DMA_CHUSEBURSTS_CHxSUSEBURSTS147,5774
#define DMA_CHUSEBURSTS_CH11SUSEBURSTS	DMA_CHUSEBURSTS_CH11SUSEBURSTS148,5826
#define DMA_CHUSEBURSTS_CH10SUSEBURSTS	DMA_CHUSEBURSTS_CH10SUSEBURSTS149,5899
#define DMA_CHUSEBURSTS_CH9SUSEBURSTS	DMA_CHUSEBURSTS_CH9SUSEBURSTS150,5972
#define DMA_CHUSEBURSTS_CH8SUSEBURSTS	DMA_CHUSEBURSTS_CH8SUSEBURSTS151,6043
#define DMA_CHUSEBURSTS_CH7SUSEBURSTS	DMA_CHUSEBURSTS_CH7SUSEBURSTS152,6114
#define DMA_CHUSEBURSTS_CH6SUSEBURSTS	DMA_CHUSEBURSTS_CH6SUSEBURSTS153,6185
#define DMA_CHUSEBURSTS_CH5SUSEBURSTS	DMA_CHUSEBURSTS_CH5SUSEBURSTS154,6256
#define DMA_CHUSEBURSTS_CH4SUSEBURSTS	DMA_CHUSEBURSTS_CH4SUSEBURSTS155,6327
#define DMA_CHUSEBURSTS_CH3SUSEBURSTS	DMA_CHUSEBURSTS_CH3SUSEBURSTS156,6398
#define DMA_CHUSEBURSTS_CH2SUSEBURSTS	DMA_CHUSEBURSTS_CH2SUSEBURSTS157,6469
#define DMA_CHUSEBURSTS_CH1SUSEBURSTS	DMA_CHUSEBURSTS_CH1SUSEBURSTS158,6540
#define DMA_CHUSEBURSTS_CH0SUSEBURSTS	DMA_CHUSEBURSTS_CH0SUSEBURSTS159,6611
#define DMA_CHUSEBURSTC_CHxSUSEBURSTC(DMA_CHUSEBURSTC_CHxSUSEBURSTC162,6705
#define DMA_CHUSEBURSTC_CH11SUSEBURSTC	DMA_CHUSEBURSTC_CH11SUSEBURSTC163,6757
#define DMA_CHUSEBURSTC_CH10SUSEBURSTC	DMA_CHUSEBURSTC_CH10SUSEBURSTC164,6830
#define DMA_CHUSEBURSTC_CH9SUSEBURSTC	DMA_CHUSEBURSTC_CH9SUSEBURSTC165,6903
#define DMA_CHUSEBURSTC_CH8SUSEBURSTC	DMA_CHUSEBURSTC_CH8SUSEBURSTC166,6974
#define DMA_CHUSEBURSTC_CH7SUSEBURSTC	DMA_CHUSEBURSTC_CH7SUSEBURSTC167,7045
#define DMA_CHUSEBURSTC_CH6SUSEBURSTC	DMA_CHUSEBURSTC_CH6SUSEBURSTC168,7116
#define DMA_CHUSEBURSTC_CH5SUSEBURSTC	DMA_CHUSEBURSTC_CH5SUSEBURSTC169,7187
#define DMA_CHUSEBURSTC_CH4SUSEBURSTC	DMA_CHUSEBURSTC_CH4SUSEBURSTC170,7258
#define DMA_CHUSEBURSTC_CH3SUSEBURSTC	DMA_CHUSEBURSTC_CH3SUSEBURSTC171,7329
#define DMA_CHUSEBURSTC_CH2SUSEBURSTC	DMA_CHUSEBURSTC_CH2SUSEBURSTC172,7400
#define DMA_CHUSEBURSTC_CH1SUSEBURSTC	DMA_CHUSEBURSTC_CH1SUSEBURSTC173,7471
#define DMA_CHUSEBURSTC_CH0SUSEBURSTC	DMA_CHUSEBURSTC_CH0SUSEBURSTC174,7542
#define DMA_CHREQMASKS_CHxSREQMASKS(DMA_CHREQMASKS_CHxSREQMASKS177,7635
#define DMA_CHREQMASKS_CH11SREQMASKS	DMA_CHREQMASKS_CH11SREQMASKS178,7685
#define DMA_CHREQMASKS_CH10SREQMASKS	DMA_CHREQMASKS_CH10SREQMASKS179,7754
#define DMA_CHREQMASKS_CH9SREQMASKS	DMA_CHREQMASKS_CH9SREQMASKS180,7823
#define DMA_CHREQMASKS_CH8SREQMASKS	DMA_CHREQMASKS_CH8SREQMASKS181,7890
#define DMA_CHREQMASKS_CH7SREQMASKS	DMA_CHREQMASKS_CH7SREQMASKS182,7957
#define DMA_CHREQMASKS_CH6SREQMASKS	DMA_CHREQMASKS_CH6SREQMASKS183,8024
#define DMA_CHREQMASKS_CH5SREQMASKS	DMA_CHREQMASKS_CH5SREQMASKS184,8091
#define DMA_CHREQMASKS_CH4SREQMASKS	DMA_CHREQMASKS_CH4SREQMASKS185,8158
#define DMA_CHREQMASKS_CH3SREQMASKS	DMA_CHREQMASKS_CH3SREQMASKS186,8225
#define DMA_CHREQMASKS_CH2SREQMASKS	DMA_CHREQMASKS_CH2SREQMASKS187,8292
#define DMA_CHREQMASKS_CH1SREQMASKS	DMA_CHREQMASKS_CH1SREQMASKS188,8359
#define DMA_CHREQMASKS_CH0SREQMASKS	DMA_CHREQMASKS_CH0SREQMASKS189,8426
#define DMA_CHREQMASKC_CHxSREQMASKC(DMA_CHREQMASKC_CHxSREQMASKC192,8515
#define DMA_CHREQMASKC_CH11SREQMASKC	DMA_CHREQMASKC_CH11SREQMASKC193,8565
#define DMA_CHREQMASKC_CH10SREQMASKC	DMA_CHREQMASKC_CH10SREQMASKC194,8634
#define DMA_CHREQMASKC_CH9SREQMASKC	DMA_CHREQMASKC_CH9SREQMASKC195,8703
#define DMA_CHREQMASKC_CH8SREQMASKC	DMA_CHREQMASKC_CH8SREQMASKC196,8770
#define DMA_CHREQMASKC_CH7SREQMASKC	DMA_CHREQMASKC_CH7SREQMASKC197,8837
#define DMA_CHREQMASKC_CH6SREQMASKC	DMA_CHREQMASKC_CH6SREQMASKC198,8904
#define DMA_CHREQMASKC_CH5SREQMASKC	DMA_CHREQMASKC_CH5SREQMASKC199,8971
#define DMA_CHREQMASKC_CH4SREQMASKC	DMA_CHREQMASKC_CH4SREQMASKC200,9038
#define DMA_CHREQMASKC_CH3SREQMASKC	DMA_CHREQMASKC_CH3SREQMASKC201,9105
#define DMA_CHREQMASKC_CH2SREQMASKC	DMA_CHREQMASKC_CH2SREQMASKC202,9172
#define DMA_CHREQMASKC_CH1SREQMASKC	DMA_CHREQMASKC_CH1SREQMASKC203,9239
#define DMA_CHREQMASKC_CH0SREQMASKC	DMA_CHREQMASKC_CH0SREQMASKC204,9306
#define DMA_CHENS_CHxSENS(DMA_CHENS_CHxSENS207,9390
#define DMA_CHENS_CH11SENS	DMA_CHENS_CH11SENS208,9431
#define DMA_CHENS_CH10SENS	DMA_CHENS_CH10SENS209,9481
#define DMA_CHENS_CH9SENS	DMA_CHENS_CH9SENS210,9531
#define DMA_CHENS_CH8SENS	DMA_CHENS_CH8SENS211,9579
#define DMA_CHENS_CH7SENS	DMA_CHENS_CH7SENS212,9627
#define DMA_CHENS_CH6SENS	DMA_CHENS_CH6SENS213,9675
#define DMA_CHENS_CH5SENS	DMA_CHENS_CH5SENS214,9723
#define DMA_CHENS_CH4SENS	DMA_CHENS_CH4SENS215,9771
#define DMA_CHENS_CH3SENS	DMA_CHENS_CH3SENS216,9819
#define DMA_CHENS_CH2SENS	DMA_CHENS_CH2SENS217,9867
#define DMA_CHENS_CH1SENS	DMA_CHENS_CH1SENS218,9915
#define DMA_CHENS_CH0SENS	DMA_CHENS_CH0SENS219,9963
#define DMA_CHENC_CHxSENC(DMA_CHENC_CHxSENC222,10028
#define DMA_CHENC_CH11SENC	DMA_CHENC_CH11SENC223,10069
#define DMA_CHENC_CH10SENC	DMA_CHENC_CH10SENC224,10119
#define DMA_CHENC_CH9SENC	DMA_CHENC_CH9SENC225,10169
#define DMA_CHENC_CH8SENC	DMA_CHENC_CH8SENC226,10217
#define DMA_CHENC_CH7SENC	DMA_CHENC_CH7SENC227,10265
#define DMA_CHENC_CH6SENC	DMA_CHENC_CH6SENC228,10313
#define DMA_CHENC_CH5SENC	DMA_CHENC_CH5SENC229,10361
#define DMA_CHENC_CH4SENC	DMA_CHENC_CH4SENC230,10409
#define DMA_CHENC_CH3SENC	DMA_CHENC_CH3SENC231,10457
#define DMA_CHENC_CH2SENC	DMA_CHENC_CH2SENC232,10505
#define DMA_CHENC_CH1SENC	DMA_CHENC_CH1SENC233,10553
#define DMA_CHENC_CH0SENC	DMA_CHENC_CH0SENC234,10601
#define DMA_CHALTS_CHxSALTS(DMA_CHALTS_CHxSALTS237,10667
#define DMA_CHALTS_CH11SALTS	DMA_CHALTS_CH11SALTS238,10709
#define DMA_CHALTS_CH10SALTS	DMA_CHALTS_CH10SALTS239,10762
#define DMA_CHALTS_CH9SALTS	DMA_CHALTS_CH9SALTS240,10815
#define DMA_CHALTS_CH8SALTS	DMA_CHALTS_CH8SALTS241,10866
#define DMA_CHALTS_CH7SALTS	DMA_CHALTS_CH7SALTS242,10917
#define DMA_CHALTS_CH6SALTS	DMA_CHALTS_CH6SALTS243,10968
#define DMA_CHALTS_CH5SALTS	DMA_CHALTS_CH5SALTS244,11019
#define DMA_CHALTS_CH4SALTS	DMA_CHALTS_CH4SALTS245,11070
#define DMA_CHALTS_CH3SALTS	DMA_CHALTS_CH3SALTS246,11121
#define DMA_CHALTS_CH2SALTS	DMA_CHALTS_CH2SALTS247,11172
#define DMA_CHALTS_CH1SALTS	DMA_CHALTS_CH1SALTS248,11223
#define DMA_CHALTS_CH0SALTS	DMA_CHALTS_CH0SALTS249,11274
#define DMA_CHALTC_CHxSALTC(DMA_CHALTC_CHxSALTC252,11343
#define DMA_CHALTC_CH11SALTC	DMA_CHALTC_CH11SALTC253,11385
#define DMA_CHALTC_CH10SALTC	DMA_CHALTC_CH10SALTC254,11438
#define DMA_CHALTC_CH9SALTC	DMA_CHALTC_CH9SALTC255,11491
#define DMA_CHALTC_CH8SALTC	DMA_CHALTC_CH8SALTC256,11542
#define DMA_CHALTC_CH7SALTC	DMA_CHALTC_CH7SALTC257,11593
#define DMA_CHALTC_CH6SALTC	DMA_CHALTC_CH6SALTC258,11644
#define DMA_CHALTC_CH5SALTC	DMA_CHALTC_CH5SALTC259,11695
#define DMA_CHALTC_CH4SALTC	DMA_CHALTC_CH4SALTC260,11746
#define DMA_CHALTC_CH3SALTC	DMA_CHALTC_CH3SALTC261,11797
#define DMA_CHALTC_CH2SALTC	DMA_CHALTC_CH2SALTC262,11848
#define DMA_CHALTC_CH1SALTC	DMA_CHALTC_CH1SALTC263,11899
#define DMA_CHALTC_CH0SALTC	DMA_CHALTC_CH0SALTC264,11950
#define DMA_CHPRIS_CHxSPRIC(DMA_CHPRIS_CHxSPRIC267,12019
#define DMA_CHPRIS_CH11SPRIC	DMA_CHPRIS_CH11SPRIC268,12061
#define DMA_CHPRIS_CH10SPRIC	DMA_CHPRIS_CH10SPRIC269,12114
#define DMA_CHPRIS_CH9SPRIC	DMA_CHPRIS_CH9SPRIC270,12167
#define DMA_CHPRIS_CH8SPRIC	DMA_CHPRIS_CH8SPRIC271,12218
#define DMA_CHPRIS_CH7SPRIC	DMA_CHPRIS_CH7SPRIC272,12269
#define DMA_CHPRIS_CH6SPRIC	DMA_CHPRIS_CH6SPRIC273,12320
#define DMA_CHPRIS_CH5SPRIC	DMA_CHPRIS_CH5SPRIC274,12371
#define DMA_CHPRIS_CH4SPRIC	DMA_CHPRIS_CH4SPRIC275,12422
#define DMA_CHPRIS_CH3SPRIC	DMA_CHPRIS_CH3SPRIC276,12473
#define DMA_CHPRIS_CH2SPRIC	DMA_CHPRIS_CH2SPRIC277,12524
#define DMA_CHPRIS_CH1SPRIC	DMA_CHPRIS_CH1SPRIC278,12575
#define DMA_CHPRIS_CH0SPRIC	DMA_CHPRIS_CH0SPRIC279,12626
#define DMA_CHPRIC_CHxSPRIC(DMA_CHPRIC_CHxSPRIC282,12695
#define DMA_CHPRIC_CH11SPRIC	DMA_CHPRIC_CH11SPRIC283,12737
#define DMA_CHPRIC_CH10SPRIC	DMA_CHPRIC_CH10SPRIC284,12790
#define DMA_CHPRIC_CH9SPRIC	DMA_CHPRIC_CH9SPRIC285,12843
#define DMA_CHPRIC_CH8SPRIC	DMA_CHPRIC_CH8SPRIC286,12894
#define DMA_CHPRIC_CH7SPRIC	DMA_CHPRIC_CH7SPRIC287,12945
#define DMA_CHPRIC_CH6SPRIC	DMA_CHPRIC_CH6SPRIC288,12996
#define DMA_CHPRIC_CH5SPRIC	DMA_CHPRIC_CH5SPRIC289,13047
#define DMA_CHPRIC_CH4SPRIC	DMA_CHPRIC_CH4SPRIC290,13098
#define DMA_CHPRIC_CH3SPRIC	DMA_CHPRIC_CH3SPRIC291,13149
#define DMA_CHPRIC_CH2SPRIC	DMA_CHPRIC_CH2SPRIC292,13200
#define DMA_CHPRIC_CH1SPRIC	DMA_CHPRIC_CH1SPRIC293,13251
#define DMA_CHPRIC_CH0SPRIC	DMA_CHPRIC_CH0SPRIC294,13302
#define DMA_ERRORC_ERRORC	DMA_ERRORC_ERRORC297,13371
#define DMA_CHREQSTATUS_CHxSREQSTATUS(DMA_CHREQSTATUS_CHxSREQSTATUS300,13429
#define DMA_CHREQSTATUS_CH11SREQSTATUS	DMA_CHREQSTATUS_CH11SREQSTATUS301,13481
#define DMA_CHREQSTATUS_CH10SREQSTATUS	DMA_CHREQSTATUS_CH10SREQSTATUS302,13554
#define DMA_CHREQSTATUS_CH9SREQSTATUS	DMA_CHREQSTATUS_CH9SREQSTATUS303,13627
#define DMA_CHREQSTATUS_CH8SREQSTATUS	DMA_CHREQSTATUS_CH8SREQSTATUS304,13698
#define DMA_CHREQSTATUS_CH7SREQSTATUS	DMA_CHREQSTATUS_CH7SREQSTATUS305,13769
#define DMA_CHREQSTATUS_CH6SREQSTATUS	DMA_CHREQSTATUS_CH6SREQSTATUS306,13840
#define DMA_CHREQSTATUS_CH5SREQSTATUS	DMA_CHREQSTATUS_CH5SREQSTATUS307,13911
#define DMA_CHREQSTATUS_CH4SREQSTATUS	DMA_CHREQSTATUS_CH4SREQSTATUS308,13982
#define DMA_CHREQSTATUS_CH3SREQSTATUS	DMA_CHREQSTATUS_CH3SREQSTATUS309,14053
#define DMA_CHREQSTATUS_CH2SREQSTATUS	DMA_CHREQSTATUS_CH2SREQSTATUS310,14124
#define DMA_CHREQSTATUS_CH1SREQSTATUS	DMA_CHREQSTATUS_CH1SREQSTATUS311,14195
#define DMA_CHREQSTATUS_CH0SREQSTATUS	DMA_CHREQSTATUS_CH0SREQSTATUS312,14266
#define DMA_CHSREQSTATUS_CHxSREQSTATUS(DMA_CHSREQSTATUS_CHxSREQSTATUS315,14361
#define DMA_CHSREQSTATUS_CH11SREQSTATUS	DMA_CHSREQSTATUS_CH11SREQSTATUS316,14414
#define DMA_CHSREQSTATUS_CH10SREQSTATUS	DMA_CHSREQSTATUS_CH10SREQSTATUS317,14489
#define DMA_CHSREQSTATUS_CH9SREQSTATUS	DMA_CHSREQSTATUS_CH9SREQSTATUS318,14564
#define DMA_CHSREQSTATUS_CH8SREQSTATUS	DMA_CHSREQSTATUS_CH8SREQSTATUS319,14637
#define DMA_CHSREQSTATUS_CH7SREQSTATUS	DMA_CHSREQSTATUS_CH7SREQSTATUS320,14710
#define DMA_CHSREQSTATUS_CH6SREQSTATUS	DMA_CHSREQSTATUS_CH6SREQSTATUS321,14783
#define DMA_CHSREQSTATUS_CH5SREQSTATUS	DMA_CHSREQSTATUS_CH5SREQSTATUS322,14856
#define DMA_CHSREQSTATUS_CH4SREQSTATUS	DMA_CHSREQSTATUS_CH4SREQSTATUS323,14929
#define DMA_CHSREQSTATUS_CH3SREQSTATUS	DMA_CHSREQSTATUS_CH3SREQSTATUS324,15002
#define DMA_CHSREQSTATUS_CH2SREQSTATUS	DMA_CHSREQSTATUS_CH2SREQSTATUS325,15075
#define DMA_CHSREQSTATUS_CH1SREQSTATUS	DMA_CHSREQSTATUS_CH1SREQSTATUS326,15148
#define DMA_CHSREQSTATUS_CH0SREQSTATUS	DMA_CHSREQSTATUS_CH0SREQSTATUS327,15221
#define DMA_IF_ERR	DMA_IF_ERR330,15308
#define DMA_IF_CHxDONE(DMA_IF_CHxDONE331,15340
#define DMA_IF_CH11DONE	DMA_IF_CH11DONE332,15377
#define DMA_IF_CH10DONE	DMA_IF_CH10DONE333,15421
#define DMA_IF_CH9DONE	DMA_IF_CH9DONE334,15465
#define DMA_IF_CH8DONE	DMA_IF_CH8DONE335,15507
#define DMA_IF_CH7DONE	DMA_IF_CH7DONE336,15549
#define DMA_IF_CH6DONE	DMA_IF_CH6DONE337,15591
#define DMA_IF_CH5DONE	DMA_IF_CH5DONE338,15633
#define DMA_IF_CH4DONE	DMA_IF_CH4DONE339,15675
#define DMA_IF_CH3DONE	DMA_IF_CH3DONE340,15717
#define DMA_IF_CH2DONE	DMA_IF_CH2DONE341,15759
#define DMA_IF_CH1DONE	DMA_IF_CH1DONE342,15801
#define DMA_IF_CH0DONE	DMA_IF_CH0DONE343,15843
#define DMA_IFS_ERR	DMA_IFS_ERR347,15901
#define DMA_IFS_CHxDONE(DMA_IFS_CHxDONE348,15932
#define DMA_IFS_CH11DONE	DMA_IFS_CH11DONE349,15970
#define DMA_IFS_CH10DONE	DMA_IFS_CH10DONE350,16015
#define DMA_IFS_CH9DONE	DMA_IFS_CH9DONE351,16060
#define DMA_IFS_CH8DONE	DMA_IFS_CH8DONE352,16104
#define DMA_IFS_CH7DONE	DMA_IFS_CH7DONE353,16148
#define DMA_IFS_CH6DONE	DMA_IFS_CH6DONE354,16192
#define DMA_IFS_CH5DONE	DMA_IFS_CH5DONE355,16236
#define DMA_IFS_CH4DONE	DMA_IFS_CH4DONE356,16280
#define DMA_IFS_CH3DONE	DMA_IFS_CH3DONE357,16324
#define DMA_IFS_CH2DONE	DMA_IFS_CH2DONE358,16368
#define DMA_IFS_CH1DONE	DMA_IFS_CH1DONE359,16412
#define DMA_IFS_CH0DONE	DMA_IFS_CH0DONE360,16456
#define DMA_IFC_ERR	DMA_IFC_ERR363,16515
#define DMA_IFC_CHxDONE(DMA_IFC_CHxDONE364,16546
#define DMA_IFC_CH11DONE	DMA_IFC_CH11DONE365,16584
#define DMA_IFC_CH10DONE	DMA_IFC_CH10DONE366,16629
#define DMA_IFC_CH9DONE	DMA_IFC_CH9DONE367,16674
#define DMA_IFC_CH8DONE	DMA_IFC_CH8DONE368,16718
#define DMA_IFC_CH7DONE	DMA_IFC_CH7DONE369,16762
#define DMA_IFC_CH6DONE	DMA_IFC_CH6DONE370,16806
#define DMA_IFC_CH5DONE	DMA_IFC_CH5DONE371,16850
#define DMA_IFC_CH4DONE	DMA_IFC_CH4DONE372,16894
#define DMA_IFC_CH3DONE	DMA_IFC_CH3DONE373,16938
#define DMA_IFC_CH2DONE	DMA_IFC_CH2DONE374,16982
#define DMA_IFC_CH1DONE	DMA_IFC_CH1DONE375,17026
#define DMA_IFC_CH0DONE	DMA_IFC_CH0DONE376,17070
#define DMA_IEN_ERR	DMA_IEN_ERR379,17129
#define DMA_IEN_CHxDONE(DMA_IEN_CHxDONE380,17160
#define DMA_IEN_CH11DONE	DMA_IEN_CH11DONE381,17198
#define DMA_IEN_CH10DONE	DMA_IEN_CH10DONE382,17243
#define DMA_IEN_CH9DONE	DMA_IEN_CH9DONE383,17288
#define DMA_IEN_CH8DONE	DMA_IEN_CH8DONE384,17332
#define DMA_IEN_CH7DONE	DMA_IEN_CH7DONE385,17376
#define DMA_IEN_CH6DONE	DMA_IEN_CH6DONE386,17420
#define DMA_IEN_CH5DONE	DMA_IEN_CH5DONE387,17464
#define DMA_IEN_CH4DONE	DMA_IEN_CH4DONE388,17508
#define DMA_IEN_CH3DONE	DMA_IEN_CH3DONE389,17552
#define DMA_IEN_CH2DONE	DMA_IEN_CH2DONE390,17596
#define DMA_IEN_CH1DONE	DMA_IEN_CH1DONE391,17640
#define DMA_IEN_CH0DONE	DMA_IEN_CH0DONE392,17684
#define DMA_CTRL_PRDU	DMA_CTRL_PRDU395,17744
#define DMA_CTRL_DESCRECT	DMA_CTRL_DESCRECT396,17776
#define DMA_RDS_RDSCHx(DMA_RDS_RDSCHx399,17826
#define DMA_RDS_RDSCH11	DMA_RDS_RDSCH11400,17863
#define DMA_RDS_RDSCH10	DMA_RDS_RDSCH10401,17907
#define DMA_RDS_RDSCH9	DMA_RDS_RDSCH9402,17951
#define DMA_RDS_RDSCH8	DMA_RDS_RDSCH8403,17993
#define DMA_RDS_RDSCH7	DMA_RDS_RDSCH7404,18035
#define DMA_RDS_RDSCH6	DMA_RDS_RDSCH6405,18077
#define DMA_RDS_RDSCH5	DMA_RDS_RDSCH5406,18119
#define DMA_RDS_RDSCH4	DMA_RDS_RDSCH4407,18161
#define DMA_RDS_RDSCH3	DMA_RDS_RDSCH3408,18203
#define DMA_RDS_RDSCH2	DMA_RDS_RDSCH2409,18245
#define DMA_RDS_RDSCH1	DMA_RDS_RDSCH1410,18287
#define DMA_RDS_RDSCH0	DMA_RDS_RDSCH0411,18329
#define DMA_LOOP_EN	DMA_LOOP_EN414,18387
#define DMA_LOOP_WIDTH_SHIFT	DMA_LOOP_WIDTH_SHIFT415,18418
#define DMA_LOOP_WIDTH_MASK	DMA_LOOP_WIDTH_MASK416,18451
#define DMA_LOOP_WIDTH(DMA_LOOP_WIDTH417,18511
#define DMA_RECT_DSTSTRIDE_SHIFT	DMA_RECT_DSTSTRIDE_SHIFT421,18610
#define DMA_RECT_DSTSTRIDE_MASK	DMA_RECT_DSTSTRIDE_MASK422,18648
#define DMA_RECT_DSTSTRIDE(DMA_RECT_DSTSTRIDE423,18717
#define DMA_RECT_SRCSTRIDE_SHIFT	DMA_RECT_SRCSTRIDE_SHIFT426,18814
#define DMA_RECT_SRCSTRIDE_MASK	DMA_RECT_SRCSTRIDE_MASK427,18852
#define DMA_RECT_SRCSTRIDE(DMA_RECT_SRCSTRIDE428,18921
#define DMA_RECT_HEIGHT_SHIFT	DMA_RECT_HEIGHT_SHIFT431,19018
#define DMA_RECT_HEIGHT_MASK	DMA_RECT_HEIGHT_MASK432,19053
#define DMA_RECT_HEIGHT(DMA_RECT_HEIGHT433,19116
#define DMA_CH_CTRL_SOURCESEL_SHIFT	DMA_CH_CTRL_SOURCESEL_SHIFT437,19224
#define DMA_CH_CTRL_SOURCESEL_MASK	DMA_CH_CTRL_SOURCESEL_MASK438,19265
#define DMA_CH_CTRL_SOURCESEL(DMA_CH_CTRL_SOURCESEL439,19338
#define DMA_CH_CTRL_SOURCESEL_NONE	DMA_CH_CTRL_SOURCESEL_NONE441,19442
#define DMA_CH_CTRL_SOURCESEL_ADC0	DMA_CH_CTRL_SOURCESEL_ADC0442,19486
#define DMA_CH_CTRL_SOURCESEL_DAC0	DMA_CH_CTRL_SOURCESEL_DAC0443,19530
#define DMA_CH_CTRL_SOURCESEL_USART0	DMA_CH_CTRL_SOURCESEL_USART0444,19574
#define DMA_CH_CTRL_SOURCESEL_USART1	DMA_CH_CTRL_SOURCESEL_USART1445,19620
#define DMA_CH_CTRL_SOURCESEL_USART2	DMA_CH_CTRL_SOURCESEL_USART2446,19666
#define DMA_CH_CTRL_SOURCESEL_LEUART0	DMA_CH_CTRL_SOURCESEL_LEUART0447,19712
#define DMA_CH_CTRL_SOURCESEL_LEUART1	DMA_CH_CTRL_SOURCESEL_LEUART1448,19759
#define DMA_CH_CTRL_SOURCESEL_I2C0	DMA_CH_CTRL_SOURCESEL_I2C0449,19806
#define DMA_CH_CTRL_SOURCESEL_I2C1	DMA_CH_CTRL_SOURCESEL_I2C1450,19850
#define DMA_CH_CTRL_SOURCESEL_TIMER0	DMA_CH_CTRL_SOURCESEL_TIMER0451,19894
#define DMA_CH_CTRL_SOURCESEL_TIMER1	DMA_CH_CTRL_SOURCESEL_TIMER1452,19940
#define DMA_CH_CTRL_SOURCESEL_TIMER2	DMA_CH_CTRL_SOURCESEL_TIMER2453,19986
#define DMA_CH_CTRL_SOURCESEL_TIMER3	DMA_CH_CTRL_SOURCESEL_TIMER3454,20032
#define DMA_CH_CTRL_SOURCESEL_UART0	DMA_CH_CTRL_SOURCESEL_UART0455,20078
#define DMA_CH_CTRL_SOURCESEL_UART1	DMA_CH_CTRL_SOURCESEL_UART1456,20123
#define DMA_CH_CTRL_SOURCESEL_MSC	DMA_CH_CTRL_SOURCESEL_MSC457,20168
#define DMA_CH_CTRL_SOURCESEL_AES	DMA_CH_CTRL_SOURCESEL_AES458,20211
#define DMA_CH_CTRL_SOURCESEL_LESENSE	DMA_CH_CTRL_SOURCESEL_LESENSE459,20254
#define DMA_CH_CTRL_SOURCESEL_EBI	DMA_CH_CTRL_SOURCESEL_EBI460,20301
#define DMA_CH_CTRL_SIGSEL_SHIFT	DMA_CH_CTRL_SIGSEL_SHIFT462,20345
#define DMA_CH_CTRL_SIGSEL_MASK	DMA_CH_CTRL_SIGSEL_MASK463,20382
#define DMA_CH_CTRL_SIGSEL(DMA_CH_CTRL_SIGSEL464,20449
#define DMA_CH_CTRL_SIGSEL_OFF	DMA_CH_CTRL_SIGSEL_OFF467,20546
#define DMA_CH_CTRL_SIGSEL_ADC0SINGLE	DMA_CH_CTRL_SIGSEL_ADC0SINGLE468,20581
#define DMA_CH_CTRL_SIGSEL_ADC0SCAN	DMA_CH_CTRL_SIGSEL_ADC0SCAN469,20622
#define DMA_CH_CTRL_SIGSEL_DAC0CH0	DMA_CH_CTRL_SIGSEL_DAC0CH0470,20661
#define DMA_CH_CTRL_SIGSEL_DAC0CH1	DMA_CH_CTRL_SIGSEL_DAC0CH1471,20699
#define DMA_CH_CTRL_SIGSEL_USART0RXDATAV	DMA_CH_CTRL_SIGSEL_USART0RXDATAV472,20737
#define DMA_CH_CTRL_SIGSEL_USART0TXBL	DMA_CH_CTRL_SIGSEL_USART0TXBL473,20780
#define DMA_CH_CTRL_SIGSEL_USART0TXEMPTY	DMA_CH_CTRL_SIGSEL_USART0TXEMPTY474,20821
#define DMA_CH_CTRL_SIGSEL_USART1RXDATAV	DMA_CH_CTRL_SIGSEL_USART1RXDATAV475,20864
#define DMA_CH_CTRL_SIGSEL_USART1TXBL	DMA_CH_CTRL_SIGSEL_USART1TXBL476,20907
#define DMA_CH_CTRL_SIGSEL_USART1TXEMPTY	DMA_CH_CTRL_SIGSEL_USART1TXEMPTY477,20948
#define DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT	DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT478,20991
#define DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT	DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT479,21039
#define DMA_CH_CTRL_SIGSEL_USART2RXDATAV	DMA_CH_CTRL_SIGSEL_USART2RXDATAV480,21084
#define DMA_CH_CTRL_SIGSEL_USART2TXBL	DMA_CH_CTRL_SIGSEL_USART2TXBL481,21127
#define DMA_CH_CTRL_SIGSEL_USART2TXEMPTY	DMA_CH_CTRL_SIGSEL_USART2TXEMPTY482,21168
#define DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT	DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT483,21211
#define DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT	DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT484,21259
#define DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV	DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV485,21304
#define DMA_CH_CTRL_SIGSEL_LEUART0TXBL	DMA_CH_CTRL_SIGSEL_LEUART0TXBL486,21348
#define DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY	DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY487,21390
#define DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV	DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV488,21434
#define DMA_CH_CTRL_SIGSEL_LEUART1TXBL	DMA_CH_CTRL_SIGSEL_LEUART1TXBL489,21478
#define DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY	DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY490,21520
#define DMA_CH_CTRL_SIGSEL_I2C0RXDATAV	DMA_CH_CTRL_SIGSEL_I2C0RXDATAV491,21564
#define DMA_CH_CTRL_SIGSEL_I2C0TXBL	DMA_CH_CTRL_SIGSEL_I2C0TXBL492,21606
#define DMA_CH_CTRL_SIGSEL_I2C1RXDATAV	DMA_CH_CTRL_SIGSEL_I2C1RXDATAV493,21645
#define DMA_CH_CTRL_SIGSEL_I2C1TXBL	DMA_CH_CTRL_SIGSEL_I2C1TXBL494,21687
#define DMA_CH_CTRL_SIGSEL_TIMER0UFOF	DMA_CH_CTRL_SIGSEL_TIMER0UFOF495,21726
#define DMA_CH_CTRL_SIGSEL_TIMER0CC0	DMA_CH_CTRL_SIGSEL_TIMER0CC0496,21767
#define DMA_CH_CTRL_SIGSEL_TIMER0CC1	DMA_CH_CTRL_SIGSEL_TIMER0CC1497,21807
#define DMA_CH_CTRL_SIGSEL_TIMER0CC2	DMA_CH_CTRL_SIGSEL_TIMER0CC2498,21847
#define DMA_CH_CTRL_SIGSEL_TIMER1UFOF	DMA_CH_CTRL_SIGSEL_TIMER1UFOF499,21887
#define DMA_CH_CTRL_SIGSEL_TIMER1CC0	DMA_CH_CTRL_SIGSEL_TIMER1CC0500,21928
#define DMA_CH_CTRL_SIGSEL_TIMER1CC1	DMA_CH_CTRL_SIGSEL_TIMER1CC1501,21968
#define DMA_CH_CTRL_SIGSEL_TIMER1CC2	DMA_CH_CTRL_SIGSEL_TIMER1CC2502,22008
#define DMA_CH_CTRL_SIGSEL_TIMER2UFOF	DMA_CH_CTRL_SIGSEL_TIMER2UFOF503,22048
#define DMA_CH_CTRL_SIGSEL_TIMER2CC0	DMA_CH_CTRL_SIGSEL_TIMER2CC0504,22089
#define DMA_CH_CTRL_SIGSEL_TIMER2CC1	DMA_CH_CTRL_SIGSEL_TIMER2CC1505,22129
#define DMA_CH_CTRL_SIGSEL_TIMER2CC2	DMA_CH_CTRL_SIGSEL_TIMER2CC2506,22169
#define DMA_CH_CTRL_SIGSEL_TIMER3UFOF	DMA_CH_CTRL_SIGSEL_TIMER3UFOF507,22209
#define DMA_CH_CTRL_SIGSEL_TIMER3CC0	DMA_CH_CTRL_SIGSEL_TIMER3CC0508,22250
#define DMA_CH_CTRL_SIGSEL_TIMER3CC1	DMA_CH_CTRL_SIGSEL_TIMER3CC1509,22290
#define DMA_CH_CTRL_SIGSEL_TIMER3CC2	DMA_CH_CTRL_SIGSEL_TIMER3CC2510,22330
#define DMA_CH_CTRL_SIGSEL_UART0RXDATAV	DMA_CH_CTRL_SIGSEL_UART0RXDATAV511,22370
#define DMA_CH_CTRL_SIGSEL_UART0TXBL	DMA_CH_CTRL_SIGSEL_UART0TXBL512,22413
#define DMA_CH_CTRL_SIGSEL_UART0TXEMPTY	DMA_CH_CTRL_SIGSEL_UART0TXEMPTY513,22453
#define DMA_CH_CTRL_SIGSEL_UART1RXDATAV	DMA_CH_CTRL_SIGSEL_UART1RXDATAV514,22496
#define DMA_CH_CTRL_SIGSEL_UART1TXBL	DMA_CH_CTRL_SIGSEL_UART1TXBL515,22539
#define DMA_CH_CTRL_SIGSEL_UART1TXEMPTY	DMA_CH_CTRL_SIGSEL_UART1TXEMPTY516,22579
#define DMA_CH_CTRL_SIGSEL_MSCWDATA	DMA_CH_CTRL_SIGSEL_MSCWDATA517,22622
#define DMA_CH_CTRL_SIGSEL_AESDATAWR	DMA_CH_CTRL_SIGSEL_AESDATAWR518,22661
#define DMA_CH_CTRL_SIGSEL_AESXORDATAWR	DMA_CH_CTRL_SIGSEL_AESXORDATAWR519,22701
#define DMA_CH_CTRL_SIGSEL_AESDATARD	DMA_CH_CTRL_SIGSEL_AESDATARD520,22744
#define DMA_CH_CTRL_SIGSEL_AESKEYWR	DMA_CH_CTRL_SIGSEL_AESKEYWR521,22784
#define DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV	DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV522,22823
#define DMA_CH_CTRL_SIGSEL_EBIPXL0EMPTY	DMA_CH_CTRL_SIGSEL_EBIPXL0EMPTY523,22868
#define DMA_CH_CTRL_SIGSEL_EBIPXL1EMPTY	DMA_CH_CTRL_SIGSEL_EBIPXL1EMPTY524,22911
#define DMA_CH_CTRL_SIGSEL_EBIPXLFULL	DMA_CH_CTRL_SIGSEL_EBIPXLFULL525,22954
#define DMA_CH_CTRL_SIGSEL_EBIDDEMPTY	DMA_CH_CTRL_SIGSEL_EBIDDEMPTY526,22995
#define DMA_CH_CTRL_SIGSEL_ADC_SINGLE	DMA_CH_CTRL_SIGSEL_ADC_SINGLE529,23060
#define DMA_CH_CTRL_SIGSEL_ADC_SCAN	DMA_CH_CTRL_SIGSEL_ADC_SCAN530,23101
#define DMA_CH_CTRL_SIGSEL_DAC_CHx(DMA_CH_CTRL_SIGSEL_DAC_CHx531,23140
#define DMA_CH_CTRL_SIGSEL_DAC_CH0	DMA_CH_CTRL_SIGSEL_DAC_CH0532,23201
#define DMA_CH_CTRL_SIGSEL_DAC_CH1	DMA_CH_CTRL_SIGSEL_DAC_CH1533,23239
#define DMA_CH_CTRL_SIGSEL_USART_RXDATAV	DMA_CH_CTRL_SIGSEL_USART_RXDATAV534,23277
#define DMA_CH_CTRL_SIGSEL_USART_TXBL	DMA_CH_CTRL_SIGSEL_USART_TXBL535,23320
#define DMA_CH_CTRL_SIGSEL_USART_TXEMPTY	DMA_CH_CTRL_SIGSEL_USART_TXEMPTY536,23361
#define DMA_CH_CTRL_SIGSEL_USART_RXDATAVRIGHT	DMA_CH_CTRL_SIGSEL_USART_RXDATAVRIGHT537,23404
#define DMA_CH_CTRL_SIGSEL_USART_TXBLRIGHT	DMA_CH_CTRL_SIGSEL_USART_TXBLRIGHT538,23452
#define DMA_CH_CTRL_SIGSEL_LEUART_RXDATAV	DMA_CH_CTRL_SIGSEL_LEUART_RXDATAV539,23497
#define DMA_CH_CTRL_SIGSEL_LEUART_TXBL	DMA_CH_CTRL_SIGSEL_LEUART_TXBL540,23541
#define DMA_CH_CTRL_SIGSEL_LEUART_TXEMPTY	DMA_CH_CTRL_SIGSEL_LEUART_TXEMPTY541,23583
#define DMA_CH_CTRL_SIGSEL_I2C_RXDATAV	DMA_CH_CTRL_SIGSEL_I2C_RXDATAV542,23627
#define DMA_CH_CTRL_SIGSEL_I2C_TXBL	DMA_CH_CTRL_SIGSEL_I2C_TXBL543,23669
#define DMA_CH_CTRL_SIGSEL_I2C_RXDATAV	DMA_CH_CTRL_SIGSEL_I2C_RXDATAV544,23708
#define DMA_CH_CTRL_SIGSEL_I2C_TXBL	DMA_CH_CTRL_SIGSEL_I2C_TXBL545,23750
#define DMA_CH_CTRL_SIGSEL_TIMER_UFOF	DMA_CH_CTRL_SIGSEL_TIMER_UFOF546,23789
#define DMA_CH_CTRL_SIGSEL_TIMER_CCx(DMA_CH_CTRL_SIGSEL_TIMER_CCx547,23830
#define DMA_CH_CTRL_SIGSEL_TIMER_CC0	DMA_CH_CTRL_SIGSEL_TIMER_CC0548,23899
#define DMA_CH_CTRL_SIGSEL_TIMER_CC1	DMA_CH_CTRL_SIGSEL_TIMER_CC1549,23969
#define DMA_CH_CTRL_SIGSEL_TIMER_CC2	DMA_CH_CTRL_SIGSEL_TIMER_CC2550,24039
#define DMA_CH_CTRL_SIGSEL_UART_RXDATAV	DMA_CH_CTRL_SIGSEL_UART_RXDATAV551,24109
#define DMA_CH_CTRL_SIGSEL_UART_TXBL	DMA_CH_CTRL_SIGSEL_UART_TXBL552,24152
#define DMA_CH_CTRL_SIGSEL_UART_TXEMPTY	DMA_CH_CTRL_SIGSEL_UART_TXEMPTY553,24192
#define DMA_CH_CTRL_SIGSEL_MSC_WDATA	DMA_CH_CTRL_SIGSEL_MSC_WDATA554,24235
#define DMA_CH_CTRL_SIGSEL_AES_DATA_WR	DMA_CH_CTRL_SIGSEL_AES_DATA_WR555,24275
#define DMA_CH_CTRL_SIGSEL_AES_XOR_DATA_WR	DMA_CH_CTRL_SIGSEL_AES_XOR_DATA_WR556,24317
#define DMA_CH_CTRL_SIGSEL_AES_DATA_RD	DMA_CH_CTRL_SIGSEL_AES_DATA_RD557,24362
#define DMA_CH_CTRL_SIGSEL_AES_KEY_WR	DMA_CH_CTRL_SIGSEL_AES_KEY_WR558,24404
#define DMA_CH_CTRL_SIGSEL_LESENSE_BUF_DATAV	DMA_CH_CTRL_SIGSEL_LESENSE_BUF_DATAV559,24445
#define DMA_CH_CTRL_SIGSEL_EBI_PXLx_EMPTY(DMA_CH_CTRL_SIGSEL_EBI_PXLx_EMPTY560,24492
#define DMA_CH_CTRL_SIGSEL_EBI_PXL0_EMPTY	DMA_CH_CTRL_SIGSEL_EBI_PXL0_EMPTY561,24559
#define DMA_CH_CTRL_SIGSEL_EBI_PXL1_EMPTY	DMA_CH_CTRL_SIGSEL_EBI_PXL1_EMPTY563,24606
#define DMA_CH_CTRL_SIGSEL_EBI_PXL_FULL	DMA_CH_CTRL_SIGSEL_EBI_PXL_FULL565,24653
#define DMA_CH_CTRL_SIGSEL_EBI_DD_EMPTY	DMA_CH_CTRL_SIGSEL_EBI_DD_EMPTY566,24696
#define DMA_DESC_CH_SIZE	DMA_DESC_CH_SIZE584,25397
#define DMA_DESC_CHx_BASE(DMA_DESC_CHx_BASE585,25436
#define DMA_DESC_CHx_SRC_DATA_END_PTR(DMA_DESC_CHx_SRC_DATA_END_PTR587,25511
#define DMA_DESC_CHx_DEST_DATA_END_PTR(DMA_DESC_CHx_DEST_DATA_END_PTR589,25603
#define DMA_DESC_CHx_CFG(DMA_DESC_CHx_CFG591,25696
#define DMA_DESC_CHx_USER_DATA(DMA_DESC_CHx_USER_DATA593,25776
#define DMA_DESC_CH_CFG_DEST_INC_SHIFT	DMA_DESC_CH_CFG_DEST_INC_SHIFT597,25885
#define DMA_DESC_CH_CFG_DEST_INC_MASK	DMA_DESC_CH_CFG_DEST_INC_MASK598,25930
#define DMA_DESC_CH_CFG_DEST_INC(DMA_DESC_CH_CFG_DEST_INC600,26012
#define DMA_DESC_CH_CFG_DEST_INC_BYTE	DMA_DESC_CH_CFG_DEST_INC_BYTE603,26129
#define DMA_DESC_CH_CFG_DEST_INC_HALFWORD	DMA_DESC_CH_CFG_DEST_INC_HALFWORD604,26196
#define DMA_DESC_CH_CFG_DEST_INC_WORD	DMA_DESC_CH_CFG_DEST_INC_WORD605,26266
#define DMA_DESC_CH_CFG_DEST_INC_NOINC	DMA_DESC_CH_CFG_DEST_INC_NOINC606,26333
#define DMA_DESC_CH_CFG_DEST_SIZE_SHIFT	DMA_DESC_CH_CFG_DEST_SIZE_SHIFT608,26402
#define DMA_DESC_CH_CFG_DEST_SIZE_MASK	DMA_DESC_CH_CFG_DEST_SIZE_MASK609,26449
#define DMA_DESC_CH_CFG_DEST_SIZE(DMA_DESC_CH_CFG_DEST_SIZE611,26533
#define DMA_DESC_CH_CFG_DEST_SIZE_BYTE	DMA_DESC_CH_CFG_DEST_SIZE_BYTE614,26653
#define DMA_DESC_CH_CFG_DEST_SIZE_HALFWORD	DMA_DESC_CH_CFG_DEST_SIZE_HALFWORD615,26722
#define DMA_DESC_CH_CFG_DEST_SIZE_WORD	DMA_DESC_CH_CFG_DEST_SIZE_WORD616,26794
#define DMA_DESC_CH_CFG_DEST_SIZE_NOINC	DMA_DESC_CH_CFG_DEST_SIZE_NOINC617,26863
#define DMA_DESC_CH_CFG_SRC_INC_SHIFT	DMA_DESC_CH_CFG_SRC_INC_SHIFT619,26934
#define DMA_DESC_CH_CFG_SRC_INC_MASK	DMA_DESC_CH_CFG_SRC_INC_MASK620,26978
#define DMA_DESC_CH_CFG_SRC_INC(DMA_DESC_CH_CFG_SRC_INC622,27058
#define DMA_DESC_CH_CFG_SRC_INC_BYTE	DMA_DESC_CH_CFG_SRC_INC_BYTE625,27172
#define DMA_DESC_CH_CFG_SRC_INC_HALFWORD	DMA_DESC_CH_CFG_SRC_INC_HALFWORD626,27237
#define DMA_DESC_CH_CFG_SRC_INC_WORD	DMA_DESC_CH_CFG_SRC_INC_WORD627,27305
#define DMA_DESC_CH_CFG_SRC_INC_NOINC	DMA_DESC_CH_CFG_SRC_INC_NOINC628,27370
#define DMA_DESC_CH_CFG_SRC_SIZE_SHIFT	DMA_DESC_CH_CFG_SRC_SIZE_SHIFT630,27437
#define DMA_DESC_CH_CFG_SRC_SIZE_MASK	DMA_DESC_CH_CFG_SRC_SIZE_MASK631,27482
#define DMA_DESC_CH_CFG_SRC_SIZE(DMA_DESC_CH_CFG_SRC_SIZE633,27564
#define DMA_DESC_CH_CFG_SRC_SIZE_BYTE	DMA_DESC_CH_CFG_SRC_SIZE_BYTE636,27681
#define DMA_DESC_CH_CFG_SRC_SIZE_HALFWORD	DMA_DESC_CH_CFG_SRC_SIZE_HALFWORD637,27748
#define DMA_DESC_CH_CFG_SRC_SIZE_WORD	DMA_DESC_CH_CFG_SRC_SIZE_WORD638,27818
#define DMA_DESC_CH_CFG_SRC_SIZE_NOINC	DMA_DESC_CH_CFG_SRC_SIZE_NOINC639,27885
#define DMA_DESC_CH_CFG_R_POWER_SHIFT	DMA_DESC_CH_CFG_R_POWER_SHIFT641,27954
#define DMA_DESC_CH_CFG_R_POWER_MASK	DMA_DESC_CH_CFG_R_POWER_MASK642,27998
#define DMA_DESC_CH_CFG_R_POWER(DMA_DESC_CH_CFG_R_POWER644,28078
#define DMA_DESC_CH_CFG_CYCLE_CTRL_SHIFT	DMA_DESC_CH_CFG_CYCLE_CTRL_SHIFT648,28194
#define DMA_DESC_CH_CFG_CYCLE_CTRL_MASK	DMA_DESC_CH_CFG_CYCLE_CTRL_MASK649,28239
#define DMA_DESC_CH_CFG_CYCLE_CTRL(DMA_DESC_CH_CFG_CYCLE_CTRL651,28325
#define DMA_DESC_CH_CFG_CYCLE_CTRL_INVALD	DMA_DESC_CH_CFG_CYCLE_CTRL_INVALD654,28448
#define DMA_DESC_CH_CFG_CYCLE_CTRL_BASIC	DMA_DESC_CH_CFG_CYCLE_CTRL_BASIC656,28524
#define DMA_DESC_CH_CFG_CYCLE_CTRL_AUTOREQUEST	DMA_DESC_CH_CFG_CYCLE_CTRL_AUTOREQUEST658,28599
#define DMA_DESC_CH_CFG_CYCLE_CTRL_PINGPONG	DMA_DESC_CH_CFG_CYCLE_CTRL_PINGPONG660,28680
#define DMA_DESC_CH_CFG_CYCLE_CTRL_MEM_SCAT_GATH_PRIM	DMA_DESC_CH_CFG_CYCLE_CTRL_MEM_SCAT_GATH_PRIM662,28758
#define DMA_DESC_CH_CFG_CYCLE_CTRL_MEM_SCAT_GATH_ALT	DMA_DESC_CH_CFG_CYCLE_CTRL_MEM_SCAT_GATH_ALT664,28845
#define DMA_DESC_CH_CFG_CYCLE_CTRL_PERIPH_SCAT_GATH_PRIM	DMA_DESC_CH_CFG_CYCLE_CTRL_PERIPH_SCAT_GATH_PRIM666,28931
#define DMA_DESC_CH_CFG_CYCLE_CTRL_PERIPH_SCAT_GATH_ALT	DMA_DESC_CH_CFG_CYCLE_CTRL_PERIPH_SCAT_GATH_ALT668,29021
#define DMA_DESC_CH_CFG_DEST_PROT_CTRL_SHIFT	DMA_DESC_CH_CFG_DEST_PROT_CTRL_SHIFT671,29111
#define DMA_DESC_CH_CFG_DEST_PROT_CTRL_MASK	DMA_DESC_CH_CFG_DEST_PROT_CTRL_MASK672,29161
#define DMA_DESC_CH_CFG_DEST_PROT_CTRL(DMA_DESC_CH_CFG_DEST_PROT_CTRL674,29254
#define DMA_DESC_CH_CFG_SRC_PROT_CTRL_SHIFT	DMA_DESC_CH_CFG_SRC_PROT_CTRL_SHIFT678,29389
#define DMA_DESC_CH_CFG_SRC_PROT_CTRL_MASK	DMA_DESC_CH_CFG_SRC_PROT_CTRL_MASK679,29438
#define DMA_DESC_CH_CFG_SRC_PROT_CTRL(DMA_DESC_CH_CFG_SRC_PROT_CTRL681,29529
#define DMA_DESC_CH_CFG_N_MINUS_1_SHIFT	DMA_DESC_CH_CFG_N_MINUS_1_SHIFT685,29662
#define DMA_DESC_CH_CFG_N_MINUS_1_MASK	DMA_DESC_CH_CFG_N_MINUS_1_MASK686,29707
#define DMA_DESC_CH_CFG_N_MINUS_1(DMA_DESC_CH_CFG_N_MINUS_1688,29793
#define DMA_DESC_CH_CFG_NEXT_USEBURST	DMA_DESC_CH_CFG_NEXT_USEBURST692,29914
struct dma_chan_desc {dma_chan_desc695,30011
	uint32_t src_data_end_ptr;src_data_end_ptr696,30034
	uint32_t dst_data_end_ptr;dst_data_end_ptr697,30062
	uint32_t cfg;cfg698,30090
	uint32_t user_data;user_data699,30105
enum dma_ch {dma_ch706,30221
	DMA_CH0 = 0,DMA_CH0707,30235
	DMA_CH1,DMA_CH1708,30249
	DMA_CH2,DMA_CH2709,30259
	DMA_CH3,DMA_CH3710,30269
	DMA_CH4,DMA_CH4711,30279
	DMA_CH5,DMA_CH5712,30289
	DMA_CH6,DMA_CH6713,30299
	DMA_CH7,DMA_CH7714,30309
	DMA_CH8,DMA_CH8715,30319
	DMA_CH9,DMA_CH9716,30329
	DMA_CH10,DMA_CH10717,30339
	DMA_CH11DMA_CH11718,30350
enum dma_mem {dma_mem723,30420
	DMA_MEM_BYTE = 0,DMA_MEM_BYTE724,30435
	DMA_MEM_HALF_WORD,DMA_MEM_HALF_WORD725,30454
	DMA_MEM_WORD,DMA_MEM_WORD726,30474
	DMA_MEM_NONEDMA_MEM_NONE727,30489
enum dma_mode {dma_mode731,30557
	DMA_MODE_INVALID = 0,DMA_MODE_INVALID732,30573
	DMA_MODE_BASIC,DMA_MODE_BASIC733,30596
	DMA_MODE_AUTO_REQUEST,DMA_MODE_AUTO_REQUEST734,30613
	DMA_MODE_PING_PONG,DMA_MODE_PING_PONG735,30637
	DMA_MODE_MEM_SCAT_GATH_PRIM,DMA_MODE_MEM_SCAT_GATH_PRIM736,30658
	DMA_MODE_MEM_SCAT_GATH_ALT,DMA_MODE_MEM_SCAT_GATH_ALT737,30688
	DMA_MODE_PERIPH_SCAT_GATH_PRIM,DMA_MODE_PERIPH_SCAT_GATH_PRIM738,30717
	DMA_MODE_PERIPH_SCAT_GATH_ALT,DMA_MODE_PERIPH_SCAT_GATH_ALT739,30750
enum dma_r_power {dma_r_power743,30833
	DMA_R_POWER_1 = 0,DMA_R_POWER_1744,30852
	DMA_R_POWER_2,DMA_R_POWER_2745,30872
	DMA_R_POWER_4,DMA_R_POWER_4746,30888
	DMA_R_POWER_8,DMA_R_POWER_8747,30904
	DMA_R_POWER_16,DMA_R_POWER_16748,30920
	DMA_R_POWER_32,DMA_R_POWER_32749,30937
	DMA_R_POWER_64,DMA_R_POWER_64750,30954
	DMA_R_POWER_128,DMA_R_POWER_128751,30971
	DMA_R_POWER_256,DMA_R_POWER_256752,30989
	DMA_R_POWER_512,DMA_R_POWER_512753,31007
	DMA_R_POWER_1024DMA_R_POWER_1024754,31025
#define dma_set_dest_size(dma_set_dest_size851,34094
#define dma_set_dest_inc(dma_set_dest_inc853,34180
#define dma_set_src_size(dma_set_src_size855,34262
#define dma_set_src_inc(dma_set_src_inc857,34346
#define dma_set_alt_dest_size(dma_set_alt_dest_size860,34427
#define dma_set_alt_dest_inc(dma_set_alt_dest_inc862,34520
#define dma_set_alt_src_size(dma_set_alt_src_size864,34609
#define dma_set_alt_src_inc(dma_set_alt_src_inc866,34700
#define dma_set_r_power(dma_set_r_power869,34788
#define dma_set_alt_r_power(dma_set_alt_r_power871,34881
#define dma_enable_next_useburst(dma_enable_next_useburst874,34981
#define dma_disable_next_useburst(dma_disable_next_useburst876,35074
#define dma_enable_alt_next_useburst(dma_enable_alt_next_useburst878,35169
#define dma_disable_alt_next_useburst(dma_disable_alt_next_useburst880,35269
#define dma_set_count(dma_set_count883,35372
#define dma_set_alt_count(dma_set_alt_count885,35457
#define dma_set_user_data(dma_set_user_data888,35550
#define dma_set_alt_user_data(dma_set_alt_user_data890,35650
#define dma_get_user_data(dma_get_user_data893,35757
#define dma_get_alt_user_data(dma_get_alt_user_data895,35831
#define dma_set_src_address(dma_set_src_address898,35913
#define dma_set_alt_src_address(dma_set_alt_src_address900,36006
#define dma_set_dest_address(dma_set_dest_address902,36105
#define dma_set_alt_dest_address(dma_set_alt_dest_address904,36202
#define dma_set_mode(dma_set_mode907,36306
#define dma_set_alt_mode(dma_set_alt_mode909,36382

../../../../libopencm3/include/libopencm3/efm32/common/wdog_common_hglg.h,2292
#define WDOG_CTRL	WDOG_CTRL29,929
#define WDOG_CMD	WDOG_CMD30,975
#define WDOG_SYNCBUSY	WDOG_SYNCBUSY31,1020
#define WDOG_CTRL_CLKSEL_SHIFT	WDOG_CTRL_CLKSEL_SHIFT34,1087
#define WDOG_CTRL_CLKSEL_MASK	WDOG_CTRL_CLKSEL_MASK35,1124
#define WDOG_CTRL_CLKSEL(WDOG_CTRL_CLKSEL36,1187
#define WDOG_CTRL_CLKSEL_ULFRCO	WDOG_CTRL_CLKSEL_ULFRCO38,1277
#define WDOG_CTRL_CLKSEL_LFRCO	WDOG_CTRL_CLKSEL_LFRCO39,1330
#define WDOG_CTRL_CLKSEL_LFXO	WDOG_CTRL_CLKSEL_LFXO40,1382
#define WDOG_CTRL_PERSEL_SHIFT	WDOG_CTRL_PERSEL_SHIFT42,1434
#define WDOG_CTRL_PERSEL_MASK	WDOG_CTRL_PERSEL_MASK43,1470
#define WDOG_CTRL_PERSEL(WDOG_CTRL_PERSEL44,1533
#define WDOG_CTRL_PERSEL_9CYCLES	WDOG_CTRL_PERSEL_9CYCLES46,1625
#define WDOG_CTRL_PERSEL_17CYCLES	WDOG_CTRL_PERSEL_17CYCLES47,1678
#define WDOG_CTRL_PERSEL_33CYCLES	WDOG_CTRL_PERSEL_33CYCLES48,1732
#define WDOG_CTRL_PERSEL_65CYCLES	WDOG_CTRL_PERSEL_65CYCLES49,1786
#define WDOG_CTRL_PERSEL_129CYCLES	WDOG_CTRL_PERSEL_129CYCLES50,1840
#define WDOG_CTRL_PERSEL_257CYCLES	WDOG_CTRL_PERSEL_257CYCLES51,1895
#define WDOG_CTRL_PERSEL_513CYCLES	WDOG_CTRL_PERSEL_513CYCLES52,1950
#define WDOG_CTRL_PERSEL_1KCYCLES	WDOG_CTRL_PERSEL_1KCYCLES53,2005
#define WDOG_CTRL_PERSEL_2KCYCLES	WDOG_CTRL_PERSEL_2KCYCLES54,2059
#define WDOG_CTRL_PERSEL_4KCYCLES	WDOG_CTRL_PERSEL_4KCYCLES55,2113
#define WDOG_CTRL_PERSEL_8KCYCLES	WDOG_CTRL_PERSEL_8KCYCLES56,2167
#define WDOG_CTRL_PERSEL_16KCYCLES	WDOG_CTRL_PERSEL_16KCYCLES57,2222
#define WDOG_CTRL_PERSEL_32KCYCLES	WDOG_CTRL_PERSEL_32KCYCLES58,2278
#define WDOG_CTRL_PERSEL_64KCYCLES	WDOG_CTRL_PERSEL_64KCYCLES59,2334
#define WDOG_CTRL_PERSEL_128KCYCLES	WDOG_CTRL_PERSEL_128KCYCLES60,2390
#define WDOG_CTRL_PERSEL_256KCYCLES	WDOG_CTRL_PERSEL_256KCYCLES61,2447
#define WDOG_CTRL_SWOSCBLOCK	WDOG_CTRL_SWOSCBLOCK63,2505
#define WDOG_CTRL_EM4BLOCK	WDOG_CTRL_EM4BLOCK64,2544
#define WDOG_CTRL_LOCK	WDOG_CTRL_LOCK65,2581
#define WDOG_CTRL_EM3RUN	WDOG_CTRL_EM3RUN66,2615
#define WDOG_CTRL_EM2RUN	WDOG_CTRL_EM2RUN67,2650
#define WDOG_CTRL_DEBUGRUN	WDOG_CTRL_DEBUGRUN68,2685
#define WDOG_CTRL_EN	WDOG_CTRL_EN69,2722
#define WDOG_CMD_CLEAR	WDOG_CMD_CLEAR72,2770
#define WDOG_SYNCBUSY_CMD	WDOG_SYNCBUSY_CMD75,2825
#define WDOG_SYNCBUSY_CTRL	WDOG_SYNCBUSY_CTRL76,2861

../../../../libopencm3/include/libopencm3/efm32/common/wdog_common.h,2292
#define WDOG_CTRL	WDOG_CTRL29,929
#define WDOG_CMD	WDOG_CMD30,975
#define WDOG_SYNCBUSY	WDOG_SYNCBUSY31,1020
#define WDOG_CTRL_CLKSEL_SHIFT	WDOG_CTRL_CLKSEL_SHIFT34,1087
#define WDOG_CTRL_CLKSEL_MASK	WDOG_CTRL_CLKSEL_MASK35,1124
#define WDOG_CTRL_CLKSEL(WDOG_CTRL_CLKSEL36,1187
#define WDOG_CTRL_CLKSEL_ULFRCO	WDOG_CTRL_CLKSEL_ULFRCO38,1277
#define WDOG_CTRL_CLKSEL_LFRCO	WDOG_CTRL_CLKSEL_LFRCO39,1312
#define WDOG_CTRL_CLKSEL_LFXO	WDOG_CTRL_CLKSEL_LFXO40,1346
#define WDOG_CTRL_PERSEL_SHIFT	WDOG_CTRL_PERSEL_SHIFT42,1380
#define WDOG_CTRL_PERSEL_MASK	WDOG_CTRL_PERSEL_MASK43,1416
#define WDOG_CTRL_PERSEL(WDOG_CTRL_PERSEL44,1479
#define WDOG_CTRL_PERSEL_9CYCLES	WDOG_CTRL_PERSEL_9CYCLES46,1571
#define WDOG_CTRL_PERSEL_17CYCLES	WDOG_CTRL_PERSEL_17CYCLES47,1606
#define WDOG_CTRL_PERSEL_33CYCLES	WDOG_CTRL_PERSEL_33CYCLES48,1642
#define WDOG_CTRL_PERSEL_65CYCLES	WDOG_CTRL_PERSEL_65CYCLES49,1678
#define WDOG_CTRL_PERSEL_129CYCLES	WDOG_CTRL_PERSEL_129CYCLES50,1714
#define WDOG_CTRL_PERSEL_257CYCLES	WDOG_CTRL_PERSEL_257CYCLES51,1751
#define WDOG_CTRL_PERSEL_513CYCLES	WDOG_CTRL_PERSEL_513CYCLES52,1788
#define WDOG_CTRL_PERSEL_1KCYCLES	WDOG_CTRL_PERSEL_1KCYCLES53,1825
#define WDOG_CTRL_PERSEL_2KCYCLES	WDOG_CTRL_PERSEL_2KCYCLES54,1861
#define WDOG_CTRL_PERSEL_4KCYCLES	WDOG_CTRL_PERSEL_4KCYCLES55,1897
#define WDOG_CTRL_PERSEL_8KCYCLES	WDOG_CTRL_PERSEL_8KCYCLES56,1933
#define WDOG_CTRL_PERSEL_16KCYCLES	WDOG_CTRL_PERSEL_16KCYCLES57,1970
#define WDOG_CTRL_PERSEL_32KCYCLES	WDOG_CTRL_PERSEL_32KCYCLES58,2008
#define WDOG_CTRL_PERSEL_64KCYCLES	WDOG_CTRL_PERSEL_64KCYCLES59,2046
#define WDOG_CTRL_PERSEL_128KCYCLES	WDOG_CTRL_PERSEL_128KCYCLES60,2084
#define WDOG_CTRL_PERSEL_256KCYCLES	WDOG_CTRL_PERSEL_256KCYCLES61,2123
#define WDOG_CTRL_SWOSCBLOCK	WDOG_CTRL_SWOSCBLOCK63,2163
#define WDOG_CTRL_EM4BLOCK	WDOG_CTRL_EM4BLOCK64,2202
#define WDOG_CTRL_LOCK	WDOG_CTRL_LOCK65,2239
#define WDOG_CTRL_EM3RUN	WDOG_CTRL_EM3RUN66,2273
#define WDOG_CTRL_EM2RUN	WDOG_CTRL_EM2RUN67,2308
#define WDOG_CTRL_DEBUGRUN	WDOG_CTRL_DEBUGRUN68,2343
#define WDOG_CTRL_EN	WDOG_CTRL_EN69,2380
#define WDOG_CMD_CLEAR	WDOG_CMD_CLEAR72,2428
#define WDOG_SYNCBUSY_CMD	WDOG_SYNCBUSY_CMD75,2483
#define WDOG_SYNCBUSY_CTRL	WDOG_SYNCBUSY_CTRL76,2519

../../../../libopencm3/include/libopencm3/efm32/common/rtc_common.h,1231
#define RTC_CTRL	RTC_CTRL29,928
#define RTC_CNT	RTC_CNT30,965
#define RTC_COMP0	RTC_COMP031,1002
#define RTC_COMP1	RTC_COMP132,1040
#define RTC_IF	RTC_IF33,1078
#define RTC_IFS	RTC_IFS34,1114
#define RTC_IFC	RTC_IFC35,1151
#define RTC_IEN	RTC_IEN36,1188
#define RTC_FREEZE	RTC_FREEZE37,1225
#define RTC_SYNCBUSY	RTC_SYNCBUSY38,1264
#define RTC_CTRL_COMP0TOP	RTC_CTRL_COMP0TOP41,1320
#define RTC_CTRL_DEBUGRUN	RTC_CTRL_DEBUGRUN42,1356
#define RTC_CTRL_EN	RTC_CTRL_EN43,1392
#define RTC_IF_COMP1	RTC_IF_COMP146,1438
#define RTC_IF_COMP0	RTC_IF_COMP047,1470
#define RTC_IF_OF	RTC_IF_OF48,1502
#define RTC_IFS_COMP1	RTC_IFS_COMP151,1547
#define RTC_IFS_COMP0	RTC_IFS_COMP052,1580
#define RTC_IFS_OF	RTC_IFS_OF53,1613
#define RTC_IFC_COMP1	RTC_IFC_COMP156,1659
#define RTC_IFC_COMP0	RTC_IFC_COMP057,1692
#define RTC_IFC_OF	RTC_IFC_OF58,1725
#define RTC_IFE_COMP1	RTC_IFE_COMP161,1771
#define RTC_IFE_COMP0	RTC_IFE_COMP062,1804
#define RTC_IFE_OF	RTC_IFE_OF63,1837
#define RTC_FREEZE_REGFREEZE	RTC_FREEZE_REGFREEZE66,1886
#define RTC_SYNCBUSY_COMP1	RTC_SYNCBUSY_COMP169,1944
#define RTC_SYNCBUSY_COMP0	RTC_SYNCBUSY_COMP070,1981
#define RTC_SYNCBUSY_CTRL	RTC_SYNCBUSY_CTRL71,2018

../../../../libopencm3/include/libopencm3/efm32/common/gpio_common.h,11457
#define GPIO_P(GPIO_P29,929
#define GPIO_PA	GPIO_PA30,975
#define GPIO_PB	GPIO_PB31,1003
#define GPIO_PC	GPIO_PC32,1031
#define GPIO_PD	GPIO_PD33,1059
#define GPIO_PE	GPIO_PE34,1087
#define GPIO_PF	GPIO_PF35,1115
#define GPIO_P_CTRL(GPIO_P_CTRL37,1144
#define GPIO_PA_CTRL	GPIO_PA_CTRL38,1192
#define GPIO_PB_CTRL	GPIO_PB_CTRL39,1235
#define GPIO_PC_CTRL	GPIO_PC_CTRL40,1278
#define GPIO_PD_CTRL	GPIO_PD_CTRL41,1321
#define GPIO_PE_CTRL	GPIO_PE_CTRL42,1364
#define GPIO_PF_CTRL	GPIO_PF_CTRL43,1407
#define GPIO_P_CTRL_DRIVEMODE_SHIFT	GPIO_P_CTRL_DRIVEMODE_SHIFT45,1451
#define GPIO_P_CTRL_DRIVEMODE_MASK	GPIO_P_CTRL_DRIVEMODE_MASK46,1491
#define GPIO_P_CTRL_DRIVEMODE(GPIO_P_CTRL_DRIVEMODE47,1564
#define GPIO_P_CTRL_DRIVEMODE_STANDARD	GPIO_P_CTRL_DRIVEMODE_STANDARD49,1668
#define GPIO_P_CTRL_DRIVEMODE_LOWEST	GPIO_P_CTRL_DRIVEMODE_LOWEST50,1709
#define GPIO_P_CTRL_DRIVEMODE_HIGH	GPIO_P_CTRL_DRIVEMODE_HIGH51,1748
#define GPIO_P_CTRL_DRIVEMODE_LOW	GPIO_P_CTRL_DRIVEMODE_LOW52,1785
#define GPIO_P_MODE_MODEx_MASK(GPIO_P_MODE_MODEx_MASK56,1931
#define GPIO_P_MODE_MODEx(GPIO_P_MODE_MODEx58,2025
#define GPIO_P_MODEL(GPIO_P_MODEL61,2124
#define GPIO_PA_MODEL	GPIO_PA_MODEL62,2173
#define GPIO_PB_MODEL	GPIO_PB_MODEL63,2218
#define GPIO_PC_MODEL	GPIO_PC_MODEL64,2263
#define GPIO_PD_MODEL	GPIO_PD_MODEL65,2308
#define GPIO_PE_MODEL	GPIO_PE_MODEL66,2353
#define GPIO_P_MODEL_MODEx_MASK(GPIO_P_MODEL_MODEx_MASK68,2399
#define GPIO_P_MODEL_MODEx(GPIO_P_MODEL_MODEx69,2460
#define GPIO_P_MODEL_MODE0_MASK	GPIO_P_MODEL_MODE0_MASK71,2524
#define GPIO_P_MODEL_MODE0(GPIO_P_MODEL_MODE072,2584
#define GPIO_P_MODEL_MODE1_MASK	GPIO_P_MODEL_MODE1_MASK74,2646
#define GPIO_P_MODEL_MODE1(GPIO_P_MODEL_MODE175,2706
#define GPIO_P_MODEL_MODE2_MASK	GPIO_P_MODEL_MODE2_MASK77,2768
#define GPIO_P_MODEL_MODE2(GPIO_P_MODEL_MODE278,2828
#define GPIO_P_MODEL_MODE3_MASK	GPIO_P_MODEL_MODE3_MASK80,2890
#define GPIO_P_MODEL_MODE3(GPIO_P_MODEL_MODE381,2950
#define GPIO_P_MODEL_MODE4_MASK	GPIO_P_MODEL_MODE4_MASK83,3012
#define GPIO_P_MODEL_MODE4(GPIO_P_MODEL_MODE484,3072
#define GPIO_P_MODEL_MODE5_MASK	GPIO_P_MODEL_MODE5_MASK86,3134
#define GPIO_P_MODEL_MODE5(GPIO_P_MODEL_MODE587,3194
#define GPIO_P_MODEL_MODE6_MASK	GPIO_P_MODEL_MODE6_MASK89,3256
#define GPIO_P_MODEL_MODE6(GPIO_P_MODEL_MODE690,3316
#define GPIO_P_MODEL_MODE7_MASK	GPIO_P_MODEL_MODE7_MASK92,3378
#define GPIO_P_MODEL_MODE7(GPIO_P_MODEL_MODE793,3438
#define GPIO_P_MODEH(GPIO_P_MODEH95,3500
#define GPIO_PA_MODEH	GPIO_PA_MODEH96,3550
#define GPIO_PB_MODEH	GPIO_PB_MODEH97,3596
#define GPIO_PC_MODEH	GPIO_PC_MODEH98,3642
#define GPIO_PD_MODEH	GPIO_PD_MODEH99,3688
#define GPIO_PE_MODEH	GPIO_PE_MODEH100,3734
#define GPIO_P_MODEH_MODEx_MASK(GPIO_P_MODEH_MODEx_MASK103,3848
#define GPIO_P_MODEH_MODEx(GPIO_P_MODEH_MODEx104,3915
#define GPIO_P_MODEH_MODE8_MASK	GPIO_P_MODEH_MODE8_MASK106,3985
#define GPIO_P_MODEH_MODE8(GPIO_P_MODEH_MODE8107,4045
#define GPIO_P_MODEH_MODE9_MASK	GPIO_P_MODEH_MODE9_MASK109,4107
#define GPIO_P_MODEH_MODE9(GPIO_P_MODEH_MODE9110,4167
#define GPIO_P_MODEH_MODE10_MASK	GPIO_P_MODEH_MODE10_MASK112,4229
#define GPIO_P_MODEH_MODE10(GPIO_P_MODEH_MODE10113,4290
#define GPIO_P_MODEH_MODE11_MASK	GPIO_P_MODEH_MODE11_MASK115,4354
#define GPIO_P_MODEH_MODE11(GPIO_P_MODEH_MODE11116,4415
#define GPIO_P_MODEH_MODE12_MASK	GPIO_P_MODEH_MODE12_MASK118,4479
#define GPIO_P_MODEH_MODE12(GPIO_P_MODEH_MODE12119,4540
#define GPIO_P_MODEH_MODE13_MASK	GPIO_P_MODEH_MODE13_MASK121,4604
#define GPIO_P_MODEH_MODE13(GPIO_P_MODEH_MODE13122,4665
#define GPIO_P_MODEH_MODE14_MASK	GPIO_P_MODEH_MODE14_MASK124,4729
#define GPIO_P_MODEH_MODE14(GPIO_P_MODEH_MODE14125,4790
#define GPIO_P_MODEH_MODE15_MASK	GPIO_P_MODEH_MODE15_MASK127,4854
#define GPIO_P_MODEH_MODE15(GPIO_P_MODEH_MODE15128,4915
#define GPIO_P_DOUT(GPIO_P_DOUT130,4979
#define GPIO_PA_DOUT	GPIO_PA_DOUT131,5028
#define GPIO_PB_DOUT	GPIO_PB_DOUT132,5072
#define GPIO_PC_DOUT	GPIO_PC_DOUT133,5116
#define GPIO_PD_DOUT	GPIO_PD_DOUT134,5160
#define GPIO_PE_DOUT	GPIO_PE_DOUT135,5204
#define GPIO_P_DOUTSET(GPIO_P_DOUTSET137,5249
#define GPIO_PA_DOUTSET	GPIO_PA_DOUTSET138,5301
#define GPIO_PB_DOUTSET	GPIO_PB_DOUTSET139,5351
#define GPIO_PC_DOUTSET	GPIO_PC_DOUTSET140,5401
#define GPIO_PD_DOUTSET	GPIO_PD_DOUTSET141,5451
#define GPIO_PE_DOUTSET	GPIO_PE_DOUTSET142,5501
#define GPIO_P_DOUTCLR(GPIO_P_DOUTCLR144,5552
#define GPIO_PA_DOUTCLR	GPIO_PA_DOUTCLR145,5604
#define GPIO_PB_DOUTCLR	GPIO_PB_DOUTCLR146,5654
#define GPIO_PC_DOUTCLR	GPIO_PC_DOUTCLR147,5704
#define GPIO_PD_DOUTCLR	GPIO_PD_DOUTCLR148,5754
#define GPIO_PE_DOUTCLR	GPIO_PE_DOUTCLR149,5804
#define GPIO_P_DOUTTGL(GPIO_P_DOUTTGL151,5855
#define GPIO_PA_DOUTTGL	GPIO_PA_DOUTTGL152,5907
#define GPIO_PB_DOUTTGL	GPIO_PB_DOUTTGL153,5957
#define GPIO_PC_DOUTTGL	GPIO_PC_DOUTTGL154,6007
#define GPIO_PD_DOUTTGL	GPIO_PD_DOUTTGL155,6057
#define GPIO_PE_DOUTTGL	GPIO_PE_DOUTTGL156,6107
#define GPIO_P_DIN(GPIO_P_DIN158,6158
#define GPIO_PA_DIN	GPIO_PA_DIN159,6206
#define GPIO_PB_DIN	GPIO_PB_DIN160,6248
#define GPIO_PC_DIN	GPIO_PC_DIN161,6290
#define GPIO_PD_DIN	GPIO_PD_DIN162,6332
#define GPIO_PE_DIN	GPIO_PE_DIN163,6374
#define GPIO_P_PINLOCKN(GPIO_P_PINLOCKN165,6417
#define GPIO_PA_PINLOCKN	GPIO_PA_PINLOCKN166,6470
#define GPIO_PB_PINLOCKN	GPIO_PB_PINLOCKN167,6521
#define GPIO_PC_PINLOCKN	GPIO_PC_PINLOCKN168,6572
#define GPIO_PD_PINLOCKN	GPIO_PD_PINLOCKN169,6623
#define GPIO_PE_PINLOCKN	GPIO_PE_PINLOCKN170,6674
#define GPIO_EXTIPSELL	GPIO_EXTIPSELL172,6726
#define GPIO_EXTIPSELH	GPIO_EXTIPSELH173,6777
#define GPIO_EXTIRISE	GPIO_EXTIRISE174,6828
#define GPIO_EXTIFALL	GPIO_EXTIFALL175,6878
#define GPIO_IEN	GPIO_IEN176,6928
#define GPIO_IF	GPIO_IF177,6973
#define GPIO_IFS	GPIO_IFS178,7018
#define GPIO_IFC	GPIO_IFC179,7063
#define GPIO_ROUTE	GPIO_ROUTE180,7108
#define GPIO_INSENSE	GPIO_INSENSE181,7155
#define GPIO_LOCK	GPIO_LOCK182,7204
#define GPIO_CTRL	GPIO_CTRL183,7250
#define GPIO_CMD	GPIO_CMD184,7296
#define GPIO_EM4WUEN	GPIO_EM4WUEN185,7341
#define GPIO_EM4WUPOL	GPIO_EM4WUPOL186,7390
#define GPIO_EM4WUCAUSE	GPIO_EM4WUCAUSE187,7440
#define GPIO_EXTIPSEL_MASK(GPIO_EXTIPSEL_MASK190,7550
#define GPIO_EXTIPSEL_PORTMASK(GPIO_EXTIPSEL_PORTMASK191,7602
#define GPIO_EXTIPSEL_PORTA	GPIO_EXTIPSEL_PORTA192,7660
#define GPIO_EXTIPSEL_PORTB	GPIO_EXTIPSEL_PORTB193,7693
#define GPIO_EXTIPSEL_PORTC	GPIO_EXTIPSEL_PORTC194,7726
#define GPIO_EXTIPSEL_PORTD	GPIO_EXTIPSEL_PORTD195,7759
#define GPIO_EXTIPSEL_PORTE	GPIO_EXTIPSEL_PORTE196,7792
#define GPIO_EXTIPSEL_PORTF	GPIO_EXTIPSEL_PORTF197,7825
#define GPIO_ROUTE_SWCLKPEN	GPIO_ROUTE_SWCLKPEN199,7859
#define GPIO_ROUTE_SWDIOPEN	GPIO_ROUTE_SWDIOPEN200,7897
#define GPIO_ROUTE_SWOPEN	GPIO_ROUTE_SWOPEN201,7935
#define GPIO_ROUTE_SWLOCATION_SHIFT	GPIO_ROUTE_SWLOCATION_SHIFT203,7972
#define GPIO_ROUTE_SWLOCATION_MASK	GPIO_ROUTE_SWLOCATION_MASK204,8012
#define GPIO_ROUTE_SWLOCATION(GPIO_ROUTE_SWLOCATION205,8084
#define GPIO_ROUTE_TCLKPEN	GPIO_ROUTE_TCLKPEN208,8189
#define GPIO_ROUTE_TD0PEN	GPIO_ROUTE_TD0PEN209,8227
#define GPIO_ROUTE_TD1PEN	GPIO_ROUTE_TD1PEN210,8264
#define GPIO_ROUTE_TD2PEN	GPIO_ROUTE_TD2PEN211,8301
#define GPIO_ROUTE_TD3PEN	GPIO_ROUTE_TD3PEN212,8338
#define GPIO_ROUTE_ETMLOCATION_SHIFT	GPIO_ROUTE_ETMLOCATION_SHIFT214,8376
#define GPIO_ROUTE_ETMLOCATION_MASK	GPIO_ROUTE_ETMLOCATION_MASK215,8418
#define GPIO_ROUTE_ETMLOCATION(GPIO_ROUTE_ETMLOCATION216,8492
#define GPIO_ROUTE_ETMLOCATION_LOCx(GPIO_ROUTE_ETMLOCATION_LOCx218,8599
#define GPIO_ROUTE_ETMLOCATION_LOC0	GPIO_ROUTE_ETMLOCATION_LOC0219,8664
#define GPIO_ROUTE_ETMLOCATION_LOC1	GPIO_ROUTE_ETMLOCATION_LOC1220,8702
#define GPIO_ROUTE_ETMLOCATION_LOC2	GPIO_ROUTE_ETMLOCATION_LOC2221,8740
#define GPIO_ROUTE_ETMLOCATION_LOC3	GPIO_ROUTE_ETMLOCATION_LOC3222,8778
#define GPIO_INSENSE_INT	GPIO_INSENSE_INT224,8817
#define GPIO_INSENSE_PRS	GPIO_INSENSE_PRS225,8852
#define GPIO_LOCK_LOCKKEY_SHIFT	GPIO_LOCK_LOCKKEY_SHIFT227,8888
#define GPIO_LOCK_LOCKKEY_MASK	GPIO_LOCK_LOCKKEY_MASK228,8925
#define GPIO_LOCK_LOCKKEY_UNLOCKED	GPIO_LOCK_LOCKKEY_UNLOCKED229,8993
#define GPIO_LOCK_LOCKKEY_LOCKED	GPIO_LOCK_LOCKKEY_LOCKED230,9064
#define GPIO_LOCK_LOCKKEY_LOCK	GPIO_LOCK_LOCKKEY_LOCK231,9133
#define GPIO_LOCK_LOCKKEY_UNLOCK	GPIO_LOCK_LOCKKEY_UNLOCK232,9201
#define GPIO_CTRL_EM4RET	GPIO_CTRL_EM4RET234,9271
#define GPIO_CMD_EM4WUCLR	GPIO_CMD_EM4WUCLR236,9307
#define GPIO_EM4WUEN_EM4WUEN_A0	GPIO_EM4WUEN_EM4WUEN_A0238,9344
#define GPIO_EM4WUEN_EM4WUEN_A6	GPIO_EM4WUEN_EM4WUEN_A6239,9386
#define GPIO_EM4WUEN_EM4WUEN_C9	GPIO_EM4WUEN_EM4WUEN_C9240,9428
#define GPIO_EM4WUEN_EM4WUEN_F1	GPIO_EM4WUEN_EM4WUEN_F1241,9470
#define GPIO_EM4WUEN_EM4WUEN_F2	GPIO_EM4WUEN_EM4WUEN_F2242,9512
#define GPIO_EM4WUEN_EM4WUEN_E13	GPIO_EM4WUEN_EM4WUEN_E13243,9554
#define GPIO_EM4WUPOL_EM4WUPOL_A0	GPIO_EM4WUPOL_EM4WUPOL_A0245,9597
#define GPIO_EM4WUPOL_EM4WUPOL_A6	GPIO_EM4WUPOL_EM4WUPOL_A6246,9640
#define GPIO_EM4WUPOL_EM4WUPOL_C9	GPIO_EM4WUPOL_EM4WUPOL_C9247,9683
#define GPIO_EM4WUPOL_EM4WUPOL_F1	GPIO_EM4WUPOL_EM4WUPOL_F1248,9726
#define GPIO_EM4WUPOL_EM4WUPOL_F2	GPIO_EM4WUPOL_EM4WUPOL_F2249,9769
#define GPIO_EM4WUPOL_EM4WUPOL_E13	GPIO_EM4WUPOL_EM4WUPOL_E13250,9812
#define GPIO0	GPIO0252,9857
#define GPIO1	GPIO1253,9883
#define GPIO2	GPIO2254,9909
#define GPIO3	GPIO3255,9935
#define GPIO4	GPIO4256,9961
#define GPIO5	GPIO5257,9987
#define GPIO6	GPIO6258,10013
#define GPIO7	GPIO7259,10039
#define GPIO8	GPIO8260,10065
#define GPIO9	GPIO9261,10091
#define GPIO10	GPIO10262,10117
#define GPIO11	GPIO11263,10145
#define GPIO12	GPIO12264,10173
#define GPIO13	GPIO13265,10201
#define GPIO14	GPIO14266,10229
#define GPIO15	GPIO15267,10257
#define GPIO_ALL	GPIO_ALL268,10285
enum gpio_mode {gpio_mode274,10444
	GPIO_MODE_DISABLE = 0,GPIO_MODE_DISABLE275,10461
	GPIO_MODE_INPUT,GPIO_MODE_INPUT276,10485
	GPIO_MODE_INPUT_PULL,GPIO_MODE_INPUT_PULL277,10503
	GPIO_MODE_INPUT_PULL_FILTER,GPIO_MODE_INPUT_PULL_FILTER278,10526
	GPIO_MODE_PUSH_PULL,GPIO_MODE_PUSH_PULL279,10556
	GPIO_MODE_PUSH_PULL_DRIVE,GPIO_MODE_PUSH_PULL_DRIVE280,10578
	GPIO_MODE_WIRED_OR,GPIO_MODE_WIRED_OR281,10606
	GPIO_MODE_WIRED_OR_PULL_DOWN,GPIO_MODE_WIRED_OR_PULL_DOWN282,10627
	GPIO_MODE_WIRED_AND,GPIO_MODE_WIRED_AND283,10658
	GPIO_MODE_WIRED_AND_FILTER,GPIO_MODE_WIRED_AND_FILTER284,10680
	GPIO_MODE_WIRED_AND_PULLUP,GPIO_MODE_WIRED_AND_PULLUP285,10709
	GPIO_MODE_WIRED_AND_PULLUP_FILTER,GPIO_MODE_WIRED_AND_PULLUP_FILTER286,10738
	GPIO_MODE_WIRED_AND_DRIVE,GPIO_MODE_WIRED_AND_DRIVE287,10774
	GPIO_MODE_WIRED_AND_DRIVE_FILTER,GPIO_MODE_WIRED_AND_DRIVE_FILTER288,10802
	GPIO_MODE_WIRED_AND_DRIVE_PULLUP,GPIO_MODE_WIRED_AND_DRIVE_PULLUP289,10837
	GPIO_MODE_WIRED_AND_DRIVE_PULLUP_FILTERGPIO_MODE_WIRED_AND_DRIVE_PULLUP_FILTER290,10872
enum gpio_drive_strength {gpio_drive_strength294,10940
	GPIO_STRENGTH_STANDARD = 0,GPIO_STRENGTH_STANDARD295,10967
	GPIO_STRENGTH_LOWEST,GPIO_STRENGTH_LOWEST296,10996
	GPIO_STRENGTH_HIGH,GPIO_STRENGTH_HIGH297,11019
	GPIO_STRENGTH_LOWGPIO_STRENGTH_LOW298,11040
#define GPIOA GPIOA302,11085
#define GPIOB GPIOB303,11107
#define GPIOC GPIOC304,11129
#define GPIOD GPIOD305,11151
#define GPIOE GPIOE306,11173
#define GPIOF GPIOF307,11195

../../../../libopencm3/include/libopencm3/efm32/common/cmu_common.h,30736
#define CMU_CTRL	CMU_CTRL29,928
#define CMU_HFCORECLKDIV	CMU_HFCORECLKDIV30,971
#define CMU_HFPERCLKDIV	CMU_HFPERCLKDIV31,1021
#define CMU_HFRCOCTRL	CMU_HFRCOCTRL32,1071
#define CMU_LFRCOCTRL	CMU_LFRCOCTRL33,1119
#define CMU_AUXHFRCOCTRL	CMU_AUXHFRCOCTRL34,1167
#define CMU_CALCTRL	CMU_CALCTRL35,1217
#define CMU_CALCNT	CMU_CALCNT36,1263
#define CMU_OSCENCMD	CMU_OSCENCMD37,1308
#define CMU_CMD	CMU_CMD38,1355
#define CMU_LFCLKSEL	CMU_LFCLKSEL39,1398
#define CMU_STATUS	CMU_STATUS40,1445
#define CMU_IF	CMU_IF41,1490
#define CMU_IFS	CMU_IFS42,1532
#define CMU_IFC	CMU_IFC43,1575
#define CMU_IEN	CMU_IEN44,1618
#define CMU_HFCORECLKEN0	CMU_HFCORECLKEN045,1661
#define CMU_HFPERCLKEN0	CMU_HFPERCLKEN046,1711
#define CMU_SYNCBUSY	CMU_SYNCBUSY47,1761
#define CMU_FREEZE	CMU_FREEZE48,1808
#define CMU_LFACLKEN0	CMU_LFACLKEN049,1853
#define CMU_LFBCLKEN0	CMU_LFBCLKEN050,1901
#define CMU_LFAPRESC0	CMU_LFAPRESC051,1949
#define CMU_LFBPRESC0	CMU_LFBPRESC052,1997
#define CMU_PCNTCTRL	CMU_PCNTCTRL53,2045
#define CMU_LCDCTRL	CMU_LCDCTRL54,2092
#define CMU_ROUTE	CMU_ROUTE55,2138
#define CMU_LOCK	CMU_LOCK56,2182
#define CMU_CTRL_HFLE	CMU_CTRL_HFLE59,2241
#define CMU_CTRL_DBGCLK	CMU_CTRL_DBGCLK60,2274
#define CMU_CTRL_CLKOUTSEL1_SHIFT	CMU_CTRL_CLKOUTSEL1_SHIFT63,2311
#define CMU_CTRL_CLKOUTSEL1_MASK	CMU_CTRL_CLKOUTSEL1_MASK64,2350
#define CMU_CTRL_CLKOUTSEL1(CMU_CTRL_CLKOUTSEL165,2418
#define CMU_CTRL_CLKOUTSEL1_LFRCO	CMU_CTRL_CLKOUTSEL1_LFRCO67,2517
#define CMU_CTRL_CLKOUTSEL1_LFXO	CMU_CTRL_CLKOUTSEL1_LFXO68,2553
#define CMU_CTRL_CLKOUTSEL1_HFCLK	CMU_CTRL_CLKOUTSEL1_HFCLK69,2588
#define CMU_CTRL_CLKOUTSEL1_LFXOQ	CMU_CTRL_CLKOUTSEL1_LFXOQ70,2624
#define CMU_CTRL_CLKOUTSEL1_HFXOQ	CMU_CTRL_CLKOUTSEL1_HFXOQ71,2660
#define CMU_CTRL_CLKOUTSEL1_LFRCOQ	CMU_CTRL_CLKOUTSEL1_LFRCOQ72,2696
#define CMU_CTRL_CLKOUTSEL1_HFRCOQ	CMU_CTRL_CLKOUTSEL1_HFRCOQ73,2733
#define CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ	CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ74,2770
#define CMU_CTRL_CLKOUTSEL0_SHIFT	CMU_CTRL_CLKOUTSEL0_SHIFT76,2811
#define CMU_CTRL_CLKOUTSEL0_MASK	CMU_CTRL_CLKOUTSEL0_MASK77,2850
#define CMU_CTRL_CLKOUTSEL0(CMU_CTRL_CLKOUTSEL078,2918
#define CMU_CTRL_CLKOUTSEL0_HFRCO	CMU_CTRL_CLKOUTSEL0_HFRCO80,3017
#define CMU_CTRL_CLKOUTSEL0_HFXO	CMU_CTRL_CLKOUTSEL0_HFXO81,3053
#define CMU_CTRL_CLKOUTSEL0_HFCLK2	CMU_CTRL_CLKOUTSEL0_HFCLK282,3088
#define CMU_CTRL_CLKOUTSEL0_HFCLK4	CMU_CTRL_CLKOUTSEL0_HFCLK483,3125
#define CMU_CTRL_CLKOUTSEL0_HFCLK8	CMU_CTRL_CLKOUTSEL0_HFCLK884,3162
#define CMU_CTRL_CLKOUTSEL0_HFCLK16	CMU_CTRL_CLKOUTSEL0_HFCLK1685,3199
#define CMU_CTRL_CLKOUTSEL0_ULFRCO	CMU_CTRL_CLKOUTSEL0_ULFRCO86,3237
#define CMU_CTRL_CLKOUTSEL0_AUXHFRCO	CMU_CTRL_CLKOUTSEL0_AUXHFRCO87,3274
#define CMU_CTRL_LFXOTIMEOUT_SHIFT	CMU_CTRL_LFXOTIMEOUT_SHIFT89,3314
#define CMU_CTRL_LFXOTIMEOUT_MASK	CMU_CTRL_LFXOTIMEOUT_MASK90,3354
#define CMU_CTRL_LFXOTIMEOUT(CMU_CTRL_LFXOTIMEOUT91,3424
#define CMU_CTRL_LFXOTIMEOUT_8CYCLES	CMU_CTRL_LFXOTIMEOUT_8CYCLES93,3526
#define CMU_CTRL_LFXOTIMEOUT_1KCYCLES	CMU_CTRL_LFXOTIMEOUT_1KCYCLES94,3565
#define CMU_CTRL_LFXOTIMEOUT_16KCYCLES	CMU_CTRL_LFXOTIMEOUT_16KCYCLES95,3605
#define CMU_CTRL_LFXOTIMEOUT_32KCYCLES	CMU_CTRL_LFXOTIMEOUT_32KCYCLES96,3646
#define CMU_CTRL_LFXOBUFCUR	CMU_CTRL_LFXOBUFCUR98,3688
#define CMU_CTRL_HFCLKDIV_SHIFT	CMU_CTRL_HFCLKDIV_SHIFT100,3728
#define CMU_CTRL_HFCLKDIV_MASK	CMU_CTRL_HFCLKDIV_MASK101,3766
#define CMU_CTRL_HFCLKDIV(CMU_CTRL_HFCLKDIV102,3831
#define CMU_CTRL_HFCLKDIV_NODIV	CMU_CTRL_HFCLKDIV_NODIV104,3924
#define CMU_CTRL_HFCLKDIV_DIV2	CMU_CTRL_HFCLKDIV_DIV2105,3959
#define CMU_CTRL_HFCLKDIV_DIV3	CMU_CTRL_HFCLKDIV_DIV3106,3993
#define CMU_CTRL_HFCLKDIV_DIV4	CMU_CTRL_HFCLKDIV_DIV4107,4027
#define CMU_CTRL_HFCLKDIV_DIV5	CMU_CTRL_HFCLKDIV_DIV5108,4061
#define CMU_CTRL_HFCLKDIV_DIV6	CMU_CTRL_HFCLKDIV_DIV6109,4095
#define CMU_CTRL_HFCLKDIV_DIV7	CMU_CTRL_HFCLKDIV_DIV7110,4129
#define CMU_CTRL_HFCLKDIV_DIV8	CMU_CTRL_HFCLKDIV_DIV8111,4163
#define CMU_CTRL_LFXOBOOST	CMU_CTRL_LFXOBOOST113,4198
#define CMU_CTRL_LFXOMODE_SHIFT	CMU_CTRL_LFXOMODE_SHIFT115,4237
#define CMU_CTRL_LFXOMODE_MASK	CMU_CTRL_LFXOMODE_MASK116,4275
#define CMU_CTRL_LFXOMODE(CMU_CTRL_LFXOMODE117,4340
#define CMU_CTRL_LFXOMODE_XTAL	CMU_CTRL_LFXOMODE_XTAL119,4433
#define CMU_CTRL_LFXOMODE_BUFEXTCLK	CMU_CTRL_LFXOMODE_BUFEXTCLK120,4467
#define CMU_CTRL_LFXOMODE_DIGEXTCLK	CMU_CTRL_LFXOMODE_DIGEXTCLK121,4505
#define CMU_CTRL_HFXOTIMEOUT_SHIFT	CMU_CTRL_HFXOTIMEOUT_SHIFT123,4544
#define CMU_CTRL_HFXOTIMEOUT_MASK	CMU_CTRL_HFXOTIMEOUT_MASK124,4583
#define CMU_CTRL_HFXOTIMEOUT(CMU_CTRL_HFXOTIMEOUT125,4653
#define CMU_CTRL_HFXOTIMEOUT_8CYCLES	CMU_CTRL_HFXOTIMEOUT_8CYCLES127,4755
#define CMU_CTRL_HFXOTIMEOUT_256CYCLES	CMU_CTRL_HFXOTIMEOUT_256CYCLES128,4794
#define CMU_CTRL_HFXOTIMEOUT_1KCYCLES	CMU_CTRL_HFXOTIMEOUT_1KCYCLES129,4835
#define CMU_CTRL_HFXOTIMEOUT_16KCYCLES	CMU_CTRL_HFXOTIMEOUT_16KCYCLES130,4875
#define CMU_CTRL_HFXOGLITCHDETEN	CMU_CTRL_HFXOGLITCHDETEN132,4917
#define CMU_CTRL_HFXOBUFCUR_SHIFT	CMU_CTRL_HFXOBUFCUR_SHIFT134,4960
#define CMU_CTRL_HFXOBUFCUR_MASK	CMU_CTRL_HFXOBUFCUR_MASK135,4998
#define CMU_CTRL_HFXOBUFCUR(CMU_CTRL_HFXOBUFCUR136,5066
#define CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ	CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ138,5165
#define CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ	CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ139,5210
#define CMU_CTRL_HFXOBOOST_SHIFT	CMU_CTRL_HFXOBOOST_SHIFT141,5257
#define CMU_CTRL_HFXOBOOST_MASK	CMU_CTRL_HFXOBOOST_MASK142,5294
#define CMU_CTRL_HFXOBOOST(CMU_CTRL_HFXOBOOST143,5361
#define CMU_CTRL_HFXOBOOST_50PCENT	CMU_CTRL_HFXOBOOST_50PCENT145,5457
#define CMU_CTRL_HFXOBOOST_70PCENT	CMU_CTRL_HFXOBOOST_70PCENT146,5494
#define CMU_CTRL_HFXOBOOST_80PCENT	CMU_CTRL_HFXOBOOST_80PCENT147,5531
#define CMU_CTRL_HFXOBOOST_100PCENT	CMU_CTRL_HFXOBOOST_100PCENT148,5568
#define CMU_CTRL_HFXOMODE_SHIFT	CMU_CTRL_HFXOMODE_SHIFT150,5607
#define CMU_CTRL_HFXOMODE_MASK	CMU_CTRL_HFXOMODE_MASK151,5644
#define CMU_CTRL_HFXOMODE(CMU_CTRL_HFXOMODE152,5709
#define CMU_CTRL_HFXOMODE_XTAL	CMU_CTRL_HFXOMODE_XTAL154,5802
#define CMU_CTRL_HFXOMODE_BUFEXTCLK	CMU_CTRL_HFXOMODE_BUFEXTCLK155,5836
#define CMU_CTRL_HFXOMODE_DIGEXTCLK	CMU_CTRL_HFXOMODE_DIGEXTCLK156,5874
#define CMU_HFCORECLKDIV_HFCORECLKLEDIV	CMU_HFCORECLKDIV_HFCORECLKLEDIV159,5936
#define CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT	CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT161,5987
#define CMU_HFCORECLKDIV_HFCORECLKDIV_MASK	CMU_HFCORECLKDIV_HFCORECLKDIV_MASK162,6035
#define CMU_HFCORECLKDIV_HFCORECLKDIV(CMU_HFCORECLKDIV_HFCORECLKDIV164,6126
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK167,6257
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2169,6337
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4171,6418
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8173,6499
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16175,6580
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32177,6662
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64179,6744
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128181,6826
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256183,6909
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512185,6992
#define CMU_HFCORECLKDIV_HFCORECLKDIV_NODIV	CMU_HFCORECLKDIV_HFCORECLKDIV_NODIV188,7076
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV2	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV2190,7159
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV4	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV4192,7242
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV8	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV8194,7325
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV16	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV16196,7408
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV32	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV32198,7493
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV64	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV64200,7578
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV128	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV128202,7663
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV256	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV256204,7750
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV512	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV512206,7837
#define CMU_HFPERCLKDIV_HFPERCLKEN CMU_HFPERCLKDIV_HFPERCLKEN210,7947
#define CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT	CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT212,7992
#define CMU_HFPERCLKDIV_HFPERCLKDIV_MASK	CMU_HFPERCLKDIV_HFPERCLKDIV_MASK213,8038
#define CMU_HFPERCLKDIV_HFPERCLKDIV(CMU_HFPERCLKDIV_HFPERCLKDIV215,8125
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK218,8252
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK2	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK2219,8327
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK4	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK4220,8403
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK8	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK8221,8479
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK16	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK16222,8555
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK32	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK32223,8632
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK64	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK64224,8709
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK128	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK128225,8786
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK256	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK256226,8864
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK512	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK512227,8942
#define CMU_HFPERCLKDIV_HFPERCLKDIV_NODIV	CMU_HFPERCLKDIV_HFPERCLKDIV_NODIV230,9102
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV2	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV2232,9181
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV4	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV4234,9260
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV8	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV8236,9339
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV16	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV16238,9418
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV32	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV32240,9499
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV64	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV64242,9580
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV128	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV128244,9661
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV256	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV256246,9744
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV512	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV512248,9827
#define CMU_HFRCOCTRL_SUDELAY_SHIFT	CMU_HFRCOCTRL_SUDELAY_SHIFT252,9931
#define CMU_HFRCOCTRL_SUDELAY_MASK	CMU_HFRCOCTRL_SUDELAY_MASK253,9972
#define CMU_HFRCOCTRL_SUDELAY(CMU_HFRCOCTRL_SUDELAY254,10045
#define CMU_HFRCOCTRL_BAND_SHIFT	CMU_HFRCOCTRL_BAND_SHIFT257,10152
#define CMU_HFRCOCTRL_BAND_MASK	CMU_HFRCOCTRL_BAND_MASK258,10189
#define CMU_HFRCOCTRL_BAND(CMU_HFRCOCTRL_BAND259,10256
#define CMU_HFRCOCTRL_BAND_1MHZ	CMU_HFRCOCTRL_BAND_1MHZ261,10352
#define CMU_HFRCOCTRL_BAND_7MHZ	CMU_HFRCOCTRL_BAND_7MHZ262,10387
#define CMU_HFRCOCTRL_BAND_11MHZ	CMU_HFRCOCTRL_BAND_11MHZ263,10422
#define CMU_HFRCOCTRL_BAND_14MHZ	CMU_HFRCOCTRL_BAND_14MHZ264,10457
#define CMU_HFRCOCTRL_BAND_21MHZ	CMU_HFRCOCTRL_BAND_21MHZ265,10492
#define CMU_HFRCOCTRL_BAND_28MHZ	CMU_HFRCOCTRL_BAND_28MHZ266,10527
#define CMU_HFRCOCTRL_TUNING_SHIFT	CMU_HFRCOCTRL_TUNING_SHIFT268,10563
#define CMU_HFRCOCTRL_TUNING_MASK	CMU_HFRCOCTRL_TUNING_MASK269,10602
#define CMU_HFRCOCTRL_TUNING(CMU_HFRCOCTRL_TUNING270,10673
#define CMU_LFRCOCTRL_TUNING_SHIFT	CMU_LFRCOCTRL_TUNING_SHIFT274,10796
#define CMU_LFRCOCTRL_TUNING_MASK	CMU_LFRCOCTRL_TUNING_MASK275,10835
#define CMU_LFRCOCTRL_TUNING(CMU_LFRCOCTRL_TUNING276,10906
#define CMU_AUXHFRCOCTRL_BAND_SHIFT	CMU_AUXHFRCOCTRL_BAND_SHIFT280,11033
#define CMU_AUXHFRCOCTRL_BAND_MASK	CMU_AUXHFRCOCTRL_BAND_MASK281,11073
#define CMU_AUXHFRCOCTRL_BAND(CMU_AUXHFRCOCTRL_BAND282,11145
#define CMU_AUXHFRCOCTRL_BAND_1MHZ	CMU_AUXHFRCOCTRL_BAND_1MHZ284,11249
#define CMU_AUXHFRCOCTRL_BAND_7MHZ	CMU_AUXHFRCOCTRL_BAND_7MHZ285,11286
#define CMU_AUXHFRCOCTRL_BAND_11MHZ	CMU_AUXHFRCOCTRL_BAND_11MHZ286,11323
#define CMU_AUXHFRCOCTRL_BAND_14MHZ	CMU_AUXHFRCOCTRL_BAND_14MHZ287,11361
#define CMU_AUXHFRCOCTRL_BAND_28MHZ	CMU_AUXHFRCOCTRL_BAND_28MHZ288,11399
#define CMU_AUXHFRCOCTRL_BAND_21MHZ	CMU_AUXHFRCOCTRL_BAND_21MHZ289,11437
#define CMU_AUXHFRCOCTRL_TUNING_SHIFT	CMU_AUXHFRCOCTRL_TUNING_SHIFT291,11476
#define CMU_AUXHFRCOCTRL_TUNING_MASK	CMU_AUXHFRCOCTRL_TUNING_MASK292,11518
#define CMU_AUXHFRCOCTRL_TUNING(CMU_AUXHFRCOCTRL_TUNING293,11595
#define CMU_CALCTRL_CONT	CMU_CALCTRL_CONT297,11724
#define CMU_CALCTRL_DOWNSEL_SHIFT	CMU_CALCTRL_DOWNSEL_SHIFT299,11760
#define CMU_CALCTRL_DOWNSEL_MASK	CMU_CALCTRL_DOWNSEL_MASK300,11798
#define CMU_CALCTRL_DOWNSEL(CMU_CALCTRL_DOWNSEL301,11866
#define CMU_CALCTRL_DOWNSEL_HFCLK	CMU_CALCTRL_DOWNSEL_HFCLK303,11965
#define CMU_CALCTRL_DOWNSEL_HFXO	CMU_CALCTRL_DOWNSEL_HFXO304,12001
#define CMU_CALCTRL_DOWNSEL_LFXO	CMU_CALCTRL_DOWNSEL_LFXO305,12036
#define CMU_CALCTRL_DOWNSEL_HFRCO	CMU_CALCTRL_DOWNSEL_HFRCO306,12071
#define CMU_CALCTRL_DOWNSEL_LFRCO	CMU_CALCTRL_DOWNSEL_LFRCO307,12107
#define CMU_CALCTRL_DOWNSEL_AUXHFRCO	CMU_CALCTRL_DOWNSEL_AUXHFRCO308,12143
#define CMU_CALCTRL_UPSEL_SHIFT	CMU_CALCTRL_UPSEL_SHIFT310,12183
#define CMU_CALCTRL_UPSEL_MASK	CMU_CALCTRL_UPSEL_MASK311,12220
#define CMU_CALCTRL_UPSEL(CMU_CALCTRL_UPSEL312,12285
#define CMU_CALCTRL_UPSEL_HFXO	CMU_CALCTRL_UPSEL_HFXO314,12378
#define CMU_CALCTRL_UPSEL_LFXO	CMU_CALCTRL_UPSEL_LFXO315,12412
#define CMU_CALCTRL_UPSEL_HFRCO	CMU_CALCTRL_UPSEL_HFRCO316,12446
#define CMU_CALCTRL_UPSEL_LFRCO	CMU_CALCTRL_UPSEL_LFRCO317,12481
#define CMU_CALCTRL_UPSEL_AUXHFRCO	CMU_CALCTRL_UPSEL_AUXHFRCO318,12516
#define CMU_CALCNT_CALCNT_SHIFT	CMU_CALCNT_CALCNT_SHIFT321,12571
#define CMU_CALCNT_CALCNT_MASK	CMU_CALCNT_CALCNT_MASK322,12608
#define CMU_CALCNT_CALCNT(CMU_CALCNT_CALCNT323,12677
#define CMU_OSCENCMD_LFXODIS	CMU_OSCENCMD_LFXODIS327,12790
#define CMU_OSCENCMD_LFXOEN	CMU_OSCENCMD_LFXOEN328,12829
#define CMU_OSCENCMD_LFRCODIS	CMU_OSCENCMD_LFRCODIS329,12867
#define CMU_OSCENCMD_LFRCOEN	CMU_OSCENCMD_LFRCOEN330,12907
#define CMU_OSCENCMD_AUXHFRCODIS	CMU_OSCENCMD_AUXHFRCODIS331,12946
#define CMU_OSCENCMD_AUXHFRCOEN	CMU_OSCENCMD_AUXHFRCOEN332,12988
#define CMU_OSCENCMD_HFXODIS	CMU_OSCENCMD_HFXODIS333,13030
#define CMU_OSCENCMD_HFXOEN	CMU_OSCENCMD_HFXOEN334,13069
#define CMU_OSCENCMD_HFRCODIS	CMU_OSCENCMD_HFRCODIS335,13107
#define CMU_OSCENCMD_HFRCOEN	CMU_OSCENCMD_HFRCOEN336,13147
#define CMU_CMD_USBCCLKSEL_SHIFT	CMU_CMD_USBCCLKSEL_SHIFT339,13201
#define CMU_CMD_USBCCLKSEL_MASK	CMU_CMD_USBCCLKSEL_MASK340,13238
#define CMU_CMD_USBCCLKSEL(CMU_CMD_USBCCLKSEL341,13305
#define CMU_CMD_USBCCLKSEL_HFCLKNODIV	CMU_CMD_USBCCLKSEL_HFCLKNODIV343,13401
#define CMU_CMD_USBCCLKSEL_LFXO	CMU_CMD_USBCCLKSEL_LFXO344,13441
#define CMU_CMD_USBCCLKSEL_LFRCO	CMU_CMD_USBCCLKSEL_LFRCO345,13476
#define CMU_CMD_CALSTOP	CMU_CMD_CALSTOP347,13512
#define CMU_CMD_CALSTART	CMU_CMD_CALSTART348,13546
#define CMU_CMD_HFCLKSEL_SHIFT	CMU_CMD_HFCLKSEL_SHIFT350,13581
#define CMU_CMD_HFCLKSEL_MASK	CMU_CMD_HFCLKSEL_MASK351,13616
#define CMU_CMD_HFCLKSEL(CMU_CMD_HFCLKSEL352,13678
#define CMU_CMD_HFCLKSEL_HFRCO	CMU_CMD_HFCLKSEL_HFRCO354,13767
#define CMU_CMD_HFCLKSEL_HFXO	CMU_CMD_HFCLKSEL_HFXO355,13800
#define CMU_CMD_HFCLKSEL_LFRCO	CMU_CMD_HFCLKSEL_LFRCO356,13832
#define CMU_CMD_HFCLKSEL_LFXO	CMU_CMD_HFCLKSEL_LFXO357,13865
#define CMU_LFCLKSEL_LFBE CMU_LFCLKSEL_LFBE360,13917
#define CMU_LFCLKSEL_LFAE CMU_LFCLKSEL_LFAE361,13953
#define CMU_LFCLKSEL_LFB_SHIFT	CMU_LFCLKSEL_LFB_SHIFT363,13990
#define CMU_LFCLKSEL_LFB_MASK	CMU_LFCLKSEL_LFB_MASK364,14025
#define CMU_LFCLKSEL_LFB(CMU_LFCLKSEL_LFB365,14086
#define CMU_LFCLKSEL_LFA_SHIFT	CMU_LFCLKSEL_LFA_SHIFT368,14175
#define CMU_LFCLKSEL_LFA_MASK	CMU_LFCLKSEL_LFA_MASK369,14210
#define CMU_LFCLKSEL_LFA(CMU_LFCLKSEL_LFA370,14271
#define CMU_STATUS_USBCLFRCOSEL	CMU_STATUS_USBCLFRCOSEL374,14377
#define CMU_STATUS_USBCLFXOSEL	CMU_STATUS_USBCLFXOSEL375,14419
#define CMU_STATUS_USBCHFCLKSEL	CMU_STATUS_USBCHFCLKSEL376,14460
#define CMU_STATUS_CALBSY	CMU_STATUS_CALBSY377,14502
#define CMU_STATUS_LFXOSEL	CMU_STATUS_LFXOSEL378,14538
#define CMU_STATUS_LFRCOSEL	CMU_STATUS_LFRCOSEL379,14575
#define CMU_STATUS_HFXOSEL	CMU_STATUS_HFXOSEL380,14613
#define CMU_STATUS_HFRCOSEL	CMU_STATUS_HFRCOSEL381,14650
#define CMU_STATUS_LFXORDY	CMU_STATUS_LFXORDY382,14688
#define CMU_STATUS_LFXOENS	CMU_STATUS_LFXOENS383,14724
#define CMU_STATUS_LFRCORDY	CMU_STATUS_LFRCORDY384,14760
#define CMU_STATUS_LFRCOENS	CMU_STATUS_LFRCOENS385,14797
#define CMU_STATUS_AUXHFRCORDY	CMU_STATUS_AUXHFRCORDY386,14834
#define CMU_STATUS_AUXHFRCOENS	CMU_STATUS_AUXHFRCOENS387,14874
#define CMU_STATUS_HFXORDY	CMU_STATUS_HFXORDY388,14914
#define CMU_STATUS_HFXOENS	CMU_STATUS_HFXOENS389,14950
#define CMU_STATUS_HFRCORDY	CMU_STATUS_HFRCORDY390,14986
#define CMU_STATUS_HFRCOENS	CMU_STATUS_HFRCOENS391,15023
#define CMU_IF_USBCHFCLKSEL	CMU_IF_USBCHFCLKSEL394,15074
#define CMU_IF_CALOF	CMU_IF_CALOF395,15111
#define CMU_IF_CALRDY	CMU_IF_CALRDY396,15142
#define CMU_IF_AUXHFRCORDY	CMU_IF_AUXHFRCORDY397,15174
#define CMU_IF_LFXORDY	CMU_IF_LFXORDY398,15210
#define CMU_IF_LFRCORDY	CMU_IF_LFRCORDY399,15243
#define CMU_IF_HFXORDY	CMU_IF_HFXORDY400,15277
#define CMU_IF_HFRCORDY	CMU_IF_HFRCORDY401,15310
#define CMU_IFS_USBCHFCLKSEL	CMU_IFS_USBCHFCLKSEL404,15359
#define CMU_IFS_CALOF	CMU_IFS_CALOF405,15397
#define CMU_IFS_CALRDY	CMU_IFS_CALRDY406,15429
#define CMU_IFS_AUXHFRCORDY	CMU_IFS_AUXHFRCORDY407,15462
#define CMU_IFS_LFXORDY	CMU_IFS_LFXORDY408,15499
#define CMU_IFS_LFRCORDY	CMU_IFS_LFRCORDY409,15533
#define CMU_IFS_HFXORDY	CMU_IFS_HFXORDY410,15567
#define CMU_IFS_HFRCORDY	CMU_IFS_HFRCORDY411,15601
#define CMU_IFC_USBCHFCLKSEL	CMU_IFC_USBCHFCLKSEL414,15650
#define CMU_IFC_CALOF	CMU_IFC_CALOF415,15688
#define CMU_IFC_CALRDY	CMU_IFC_CALRDY416,15720
#define CMU_IFC_AUXHFRCORDY	CMU_IFC_AUXHFRCORDY417,15753
#define CMU_IFC_LFXORDY	CMU_IFC_LFXORDY418,15790
#define CMU_IFC_LFRCORDY	CMU_IFC_LFRCORDY419,15824
#define CMU_IFC_HFXORDY	CMU_IFC_HFXORDY420,15858
#define CMU_IFC_HFRCORDY	CMU_IFC_HFRCORDY421,15892
#define CMU_IEN_USBCHFCLKSEL	CMU_IEN_USBCHFCLKSEL424,15941
#define CMU_IEN_CALOF	CMU_IEN_CALOF425,15979
#define CMU_IEN_CALRDY	CMU_IEN_CALRDY426,16011
#define CMU_IEN_AUXHFRCORDY	CMU_IEN_AUXHFRCORDY427,16044
#define CMU_IEN_LFXORDY	CMU_IEN_LFXORDY428,16081
#define CMU_IEN_LFRCORDY	CMU_IEN_LFRCORDY429,16115
#define CMU_IEN_HFXORDY	CMU_IEN_HFXORDY430,16149
#define CMU_IEN_HFRCORDY	CMU_IEN_HFRCORDY431,16183
#define CMU_HFCORECLKEN0_EBI	CMU_HFCORECLKEN0_EBI434,16241
#define CMU_HFCORECLKEN0_LE	CMU_HFCORECLKEN0_LE435,16279
#define CMU_HFCORECLKEN0_USB	CMU_HFCORECLKEN0_USB436,16316
#define CMU_HFCORECLKEN0_USBC	CMU_HFCORECLKEN0_USBC437,16354
#define CMU_HFCORECLKEN0_AES	CMU_HFCORECLKEN0_AES438,16393
#define CMU_HFCORECLKEN0_DMA	CMU_HFCORECLKEN0_DMA439,16431
#define CMU_HFPERCLKEN0_DAC0	CMU_HFPERCLKEN0_DAC0442,16492
#define CMU_HFPERCLKEN0_ADC0	CMU_HFPERCLKEN0_ADC0443,16531
#define CMU_HFPERCLKEN0_PRS	CMU_HFPERCLKEN0_PRS444,16570
#define CMU_HFPERCLKEN0_VCMP	CMU_HFPERCLKEN0_VCMP445,16608
#define CMU_HFPERCLKEN0_GPIO	CMU_HFPERCLKEN0_GPIO446,16647
#define CMU_HFPERCLKEN0_I2C1	CMU_HFPERCLKEN0_I2C1447,16686
#define CMU_HFPERCLKEN0_I2C0	CMU_HFPERCLKEN0_I2C0448,16725
#define CMU_HFPERCLKEN0_ACMP1	CMU_HFPERCLKEN0_ACMP1449,16764
#define CMU_HFPERCLKEN0_ACMP0	CMU_HFPERCLKEN0_ACMP0450,16804
#define CMU_HFPERCLKEN0_TIMER3	CMU_HFPERCLKEN0_TIMER3451,16843
#define CMU_HFPERCLKEN0_TIMER2	CMU_HFPERCLKEN0_TIMER2452,16883
#define CMU_HFPERCLKEN0_TIMER1	CMU_HFPERCLKEN0_TIMER1453,16923
#define CMU_HFPERCLKEN0_TIMER0	CMU_HFPERCLKEN0_TIMER0454,16963
#define CMU_HFPERCLKEN0_UART1	CMU_HFPERCLKEN0_UART1455,17003
#define CMU_HFPERCLKEN0_UART0	CMU_HFPERCLKEN0_UART0456,17042
#define CMU_HFPERCLKEN0_USART2	CMU_HFPERCLKEN0_USART2457,17081
#define CMU_HFPERCLKEN0_USART1	CMU_HFPERCLKEN0_USART1458,17121
#define CMU_HFPERCLKEN0_USART0	CMU_HFPERCLKEN0_USART0459,17161
#define CMU_SYNCBUSY_LFBPRESC0	CMU_SYNCBUSY_LFBPRESC0462,17221
#define CMU_SYNCBUSY_LFBCLKEN0	CMU_SYNCBUSY_LFBCLKEN0463,17261
#define CMU_SYNCBUSY_LFAPRESC0	CMU_SYNCBUSY_LFAPRESC0464,17301
#define CMU_SYNCBUSY_LFACLKEN0	CMU_SYNCBUSY_LFACLKEN0465,17341
#define CMU_FREEZE_REGFREEZE	CMU_FREEZE_REGFREEZE468,17399
#define CMU_LFACLKEN0_LCD	CMU_LFACLKEN0_LCD471,17458
#define CMU_LFACLKEN0_LETIMER0	CMU_LFACLKEN0_LETIMER0472,17493
#define CMU_LFACLKEN0_RTC	CMU_LFACLKEN0_RTC473,17533
#define CMU_LFACLKEN0_LESENSE	CMU_LFACLKEN0_LESENSE474,17568
#define CMU_LFBCLKEN0_LEUART1	CMU_LFBCLKEN0_LEUART1477,17628
#define CMU_LFBCLKEN0_LEUART0	CMU_LFBCLKEN0_LEUART0478,17667
#define CMU_LFAPRESC0_LCD_SHIFT	CMU_LFAPRESC0_LCD_SHIFT481,17727
#define CMU_LFAPRESC0_LCD_MASK	CMU_LFAPRESC0_LCD_MASK482,17765
#define CMU_LFAPRESC0_LCD(CMU_LFAPRESC0_LCD483,17830
#define CMU_LFAPRESC0_LCD_DIV16	CMU_LFAPRESC0_LCD_DIV16485,17923
#define CMU_LFAPRESC0_LCD_DIV32	CMU_LFAPRESC0_LCD_DIV32486,17958
#define CMU_LFAPRESC0_LCD_DIV64	CMU_LFAPRESC0_LCD_DIV64487,17993
#define CMU_LFAPRESC0_LCD_DIV128	CMU_LFAPRESC0_LCD_DIV128488,18028
#define CMU_LFAPRESC0_LETIMER0_SHIFT	CMU_LFAPRESC0_LETIMER0_SHIFT490,18064
#define CMU_LFAPRESC0_LETIMER0_MASK	CMU_LFAPRESC0_LETIMER0_MASK491,18105
#define CMU_LFAPRESC0_LETIMER0(CMU_LFAPRESC0_LETIMER0492,18179
#define CMU_LFAPRESC0_LETIMER0_DIV1	CMU_LFAPRESC0_LETIMER0_DIV1494,18286
#define CMU_LFAPRESC0_LETIMER0_DIV2	CMU_LFAPRESC0_LETIMER0_DIV2495,18324
#define CMU_LFAPRESC0_LETIMER0_DIV4	CMU_LFAPRESC0_LETIMER0_DIV4496,18362
#define CMU_LFAPRESC0_LETIMER0_DIV8	CMU_LFAPRESC0_LETIMER0_DIV8497,18400
#define CMU_LFAPRESC0_LETIMER0_DIV16	CMU_LFAPRESC0_LETIMER0_DIV16498,18438
#define CMU_LFAPRESC0_LETIMER0_DIV32	CMU_LFAPRESC0_LETIMER0_DIV32499,18477
#define CMU_LFAPRESC0_LETIMER0_DIV64	CMU_LFAPRESC0_LETIMER0_DIV64500,18516
#define CMU_LFAPRESC0_LETIMER0_DIV128	CMU_LFAPRESC0_LETIMER0_DIV128501,18555
#define CMU_LFAPRESC0_LETIMER0_DIV256	CMU_LFAPRESC0_LETIMER0_DIV256502,18595
#define CMU_LFAPRESC0_LETIMER0_DIV512	CMU_LFAPRESC0_LETIMER0_DIV512503,18635
#define CMU_LFAPRESC0_LETIMER0_DIV1024	CMU_LFAPRESC0_LETIMER0_DIV1024504,18675
#define CMU_LFAPRESC0_LETIMER0_DIV2048	CMU_LFAPRESC0_LETIMER0_DIV2048505,18717
#define CMU_LFAPRESC0_LETIMER0_DIV4096	CMU_LFAPRESC0_LETIMER0_DIV4096506,18759
#define CMU_LFAPRESC0_LETIMER0_DIV8192	CMU_LFAPRESC0_LETIMER0_DIV8192507,18801
#define CMU_LFAPRESC0_LETIMER0_DIV16384	CMU_LFAPRESC0_LETIMER0_DIV16384508,18843
#define CMU_LFAPRESC0_LETIMER0_DIV32768	CMU_LFAPRESC0_LETIMER0_DIV32768509,18886
#define CMU_LFAPRESC0_LETIMER0_NODIV	CMU_LFAPRESC0_LETIMER0_NODIV510,18929
#define CMU_LFAPRESC0_RTC_SHIFT	CMU_LFAPRESC0_RTC_SHIFT512,18995
#define CMU_LFAPRESC0_RTC_MASK	CMU_LFAPRESC0_RTC_MASK513,19032
#define CMU_LFAPRESC0_RTC(CMU_LFAPRESC0_RTC514,19097
#define CMU_LFAPRESC0_RTC_DIV1	CMU_LFAPRESC0_RTC_DIV1516,19190
#define CMU_LFAPRESC0_RTC_DIV2	CMU_LFAPRESC0_RTC_DIV2517,19224
#define CMU_LFAPRESC0_RTC_DIV4	CMU_LFAPRESC0_RTC_DIV4518,19258
#define CMU_LFAPRESC0_RTC_DIV8	CMU_LFAPRESC0_RTC_DIV8519,19292
#define CMU_LFAPRESC0_RTC_DIV16	CMU_LFAPRESC0_RTC_DIV16520,19326
#define CMU_LFAPRESC0_RTC_DIV32	CMU_LFAPRESC0_RTC_DIV32521,19361
#define CMU_LFAPRESC0_RTC_DIV64	CMU_LFAPRESC0_RTC_DIV64522,19396
#define CMU_LFAPRESC0_RTC_DIV128	CMU_LFAPRESC0_RTC_DIV128523,19431
#define CMU_LFAPRESC0_RTC_DIV256	CMU_LFAPRESC0_RTC_DIV256524,19466
#define CMU_LFAPRESC0_RTC_DIV512	CMU_LFAPRESC0_RTC_DIV512525,19501
#define CMU_LFAPRESC0_RTC_DIV1024	CMU_LFAPRESC0_RTC_DIV1024526,19536
#define CMU_LFAPRESC0_RTC_DIV2048	CMU_LFAPRESC0_RTC_DIV2048527,19573
#define CMU_LFAPRESC0_RTC_DIV4096	CMU_LFAPRESC0_RTC_DIV4096528,19610
#define CMU_LFAPRESC0_RTC_DIV8192	CMU_LFAPRESC0_RTC_DIV8192529,19647
#define CMU_LFAPRESC0_RTC_DIV16384	CMU_LFAPRESC0_RTC_DIV16384530,19684
#define CMU_LFAPRESC0_RTC_DIV32768	CMU_LFAPRESC0_RTC_DIV32768531,19722
#define CMU_LFAPRESC0_RTC_NODIV	CMU_LFAPRESC0_RTC_NODIV532,19760
#define CMU_LFAPRESC0_LESENSE_SHIFT	CMU_LFAPRESC0_LESENSE_SHIFT534,19817
#define CMU_LFAPRESC0_LESENSE_MASK	CMU_LFAPRESC0_LESENSE_MASK535,19858
#define CMU_LFAPRESC0_LESENSE(CMU_LFAPRESC0_LESENSE536,19930
#define CMU_LFAPRESC0_LESENSE_DIV1	CMU_LFAPRESC0_LESENSE_DIV1538,20034
#define CMU_LFAPRESC0_LESENSE_DIV2	CMU_LFAPRESC0_LESENSE_DIV2539,20071
#define CMU_LFAPRESC0_LESENSE_DIV4	CMU_LFAPRESC0_LESENSE_DIV4540,20108
#define CMU_LFAPRESC0_LESENSE_DIV8	CMU_LFAPRESC0_LESENSE_DIV8541,20145
#define CMU_LFAPRESC0_LESENSE_NODIV	CMU_LFAPRESC0_LESENSE_NODIV542,20182
#define CMU_LFBPRESC0_LEUART1_SHIFT	CMU_LFBPRESC0_LEUART1_SHIFT545,20266
#define CMU_LFBPRESC0_LEUART1_MASK	CMU_LFBPRESC0_LEUART1_MASK546,20306
#define CMU_LFBPRESC0_LEUART1(CMU_LFBPRESC0_LEUART1547,20378
#define CMU_LFBPRESC0_LEUART1_DIV1	CMU_LFBPRESC0_LEUART1_DIV1549,20482
#define CMU_LFBPRESC0_LEUART1_DIV2	CMU_LFBPRESC0_LEUART1_DIV2550,20519
#define CMU_LFBPRESC0_LEUART1_DIV4	CMU_LFBPRESC0_LEUART1_DIV4551,20556
#define CMU_LFBPRESC0_LEUART1_DIV8	CMU_LFBPRESC0_LEUART1_DIV8552,20593
#define CMU_LFBPRESC0_LEUART1_NODIV	CMU_LFBPRESC0_LEUART1_NODIV553,20630
#define CMU_LFBPRESC0_LEUART0_SHIFT	CMU_LFBPRESC0_LEUART0_SHIFT555,20694
#define CMU_LFBPRESC0_LEUART0_MASK	CMU_LFBPRESC0_LEUART0_MASK556,20734
#define CMU_LFBPRESC0_LEUART0(CMU_LFBPRESC0_LEUART0557,20806
#define CMU_LFBPRESC0_LEUART0_DIV1	CMU_LFBPRESC0_LEUART0_DIV1559,20910
#define CMU_LFBPRESC0_LEUART0_DIV2	CMU_LFBPRESC0_LEUART0_DIV2560,20947
#define CMU_LFBPRESC0_LEUART0_DIV4	CMU_LFBPRESC0_LEUART0_DIV4561,20984
#define CMU_LFBPRESC0_LEUART0_DIV8	CMU_LFBPRESC0_LEUART0_DIV8562,21021
#define CMU_LFBPRESC0_LEUART0_NODIV	CMU_LFBPRESC0_LEUART0_NODIV563,21058
#define CMU_PCNTCTRL_PCNT2CLKSE	CMU_PCNTCTRL_PCNT2CLKSE566,21141
#define CMU_PCNTCTRL_PCNT2CLKEN	CMU_PCNTCTRL_PCNT2CLKEN567,21183
#define CMU_PCNTCTRL_PCNT1CLKSEL	CMU_PCNTCTRL_PCNT1CLKSEL568,21225
#define CMU_PCNTCTRL_PCNT1CLKEN	CMU_PCNTCTRL_PCNT1CLKEN569,21267
#define CMU_PCNTCTRL_PCNT0CLKSEL	CMU_PCNTCTRL_PCNT0CLKSEL570,21309
#define CMU_PCNTCTRL_PCNT0CLKEN	CMU_PCNTCTRL_PCNT0CLKEN571,21351
#define CMU_LCDCTRL_VBFDIV_SHIFT	CMU_LCDCTRL_VBFDIV_SHIFT574,21412
#define CMU_LCDCTRL_VBFDIV_MASK	CMU_LCDCTRL_VBFDIV_MASK575,21449
#define CMU_LCDCTRL_VBFDIV(CMU_LCDCTRL_VBFDIV576,21516
#define CMU_LCDCTRL_VBFDIV_DIV1	CMU_LCDCTRL_VBFDIV_DIV1578,21612
#define CMU_LCDCTRL_VBFDIV_DIV2	CMU_LCDCTRL_VBFDIV_DIV2579,21647
#define CMU_LCDCTRL_VBFDIV_DIV4	CMU_LCDCTRL_VBFDIV_DIV4580,21682
#define CMU_LCDCTRL_VBFDIV_DIV8	CMU_LCDCTRL_VBFDIV_DIV8581,21717
#define CMU_LCDCTRL_VBFDIV_DIV16	CMU_LCDCTRL_VBFDIV_DIV16582,21752
#define CMU_LCDCTRL_VBFDIV_DIV32	CMU_LCDCTRL_VBFDIV_DIV32583,21787
#define CMU_LCDCTRL_VBFDIV_DIV64	CMU_LCDCTRL_VBFDIV_DIV64584,21822
#define CMU_LCDCTRL_VBFDIV_DIV128	CMU_LCDCTRL_VBFDIV_DIV128585,21857
#define CMU_LCDCTRL_VBFDIV_NODIV	CMU_LCDCTRL_VBFDIV_NODIV586,21893
#define CMU_LCDCTRL_VBOOSTEN	CMU_LCDCTRL_VBOOSTEN588,21951
#define CMU_LCDCTRL_FDIV_SHIFT	CMU_LCDCTRL_FDIV_SHIFT590,21991
#define CMU_LCDCTRL_FDIV_MASK	CMU_LCDCTRL_FDIV_MASK591,22027
#define CMU_LCDCTRL_FDIV(CMU_LCDCTRL_FDIV592,22090
#define CMU_ROUTE_LOCATION_SHIFT	CMU_ROUTE_LOCATION_SHIFT596,22197
#define CMU_ROUTE_LOCATION_MASK	CMU_ROUTE_LOCATION_MASK597,22234
#define CMU_ROUTE_LOCATION_LOCx(CMU_ROUTE_LOCATION_LOCx598,22301
#define CMU_ROUTE_LOCATION_LOC0	CMU_ROUTE_LOCATION_LOC0600,22401
#define CMU_ROUTE_LOCATION_LOC1	CMU_ROUTE_LOCATION_LOC1601,22436
#define CMU_ROUTE_LOCATION_LOC2	CMU_ROUTE_LOCATION_LOC2602,22471
#define CMU_ROUTE_CLKOUT1PEN	CMU_ROUTE_CLKOUT1PEN604,22507
#define CMU_ROUTE_CLKOUT0PEN	CMU_ROUTE_CLKOUT0PEN605,22546
#define CMU_LOCK_LOCKKEY_SHIFT	CMU_LOCK_LOCKKEY_SHIFT608,22601
#define CMU_LOCK_LOCKKEY_MASK	CMU_LOCK_LOCKKEY_MASK609,22637
#define CMU_LOCK_LOCKKEY_UNLOCKED	CMU_LOCK_LOCKKEY_UNLOCKED610,22703
#define CMU_LOCK_LOCKKEY_LOCKED	CMU_LOCK_LOCKKEY_LOCKED611,22772
#define CMU_LOCK_LOCKKEY_LOCK	CMU_LOCK_LOCKKEY_LOCK612,22840
#define CMU_LOCK_LOCKKEY_UNLOCK	CMU_LOCK_LOCKKEY_UNLOCK613,22906
#define _REG_BIT(_REG_BIT615,22975
enum cmu_periph_clken {cmu_periph_clken617,23029
	CMU_PCNT2 = _REG_BIT(0x078, 4),CMU_PCNT2619,23073
	CMU_PCNT1 = _REG_BIT(0x078, 2),CMU_PCNT1620,23106
	CMU_PCNT0 = _REG_BIT(0x078, 0),CMU_PCNT0621,23139
	CMU_LEUART1 = _REG_BIT(0x060, 1),CMU_LEUART1624,23194
	CMU_LEUART0 = _REG_BIT(0x060, 0),CMU_LEUART0625,23229
	CMU_LCD		= _REG_BIT(0x058, 3),CMU_LCD628,23286
	CMU_LETIMER0	= _REG_BIT(0x058, 2),CMU_LETIMER0629,23318
	CMU_RTC		= _REG_BIT(0x058, 1),CMU_RTC630,23354
	CMU_LESENSE	= _REG_BIT(0x058, 0),CMU_LESENSE631,23386
	CMU_DAC0	= _REG_BIT(0x044, 17),CMU_DAC0634,23445
	CMU_ADC0	= _REG_BIT(0x044, 16),CMU_ADC0635,23478
	CMU_PRS		= _REG_BIT(0x044, 15),CMU_PRS636,23511
	CMU_VCMP	= _REG_BIT(0x044, 14),CMU_VCMP637,23544
	CMU_GPIO	= _REG_BIT(0x044, 13),CMU_GPIO638,23577
	CMU_I2C1	= _REG_BIT(0x044, 12),CMU_I2C1639,23610
	CMU_I2C0	= _REG_BIT(0x044, 11),CMU_I2C0640,23643
	CMU_ACMP1	= _REG_BIT(0x044, 10),CMU_ACMP1641,23676
	CMU_ACMP0	= _REG_BIT(0x044, 9),CMU_ACMP0642,23710
	CMU_TIMER3	= _REG_BIT(0x044, 8),CMU_TIMER3643,23743
	CMU_TIMER2	= _REG_BIT(0x044, 7),CMU_TIMER2644,23777
	CMU_TIMER1	= _REG_BIT(0x044, 6),CMU_TIMER1645,23811
	CMU_TIMER0	= _REG_BIT(0x044, 5),CMU_TIMER0646,23845
	CMU_UART1	= _REG_BIT(0x044, 4),CMU_UART1647,23879
	CMU_UART0	= _REG_BIT(0x044, 3),CMU_UART0648,23912
	CMU_USART2	= _REG_BIT(0x044, 2),CMU_USART2649,23945
	CMU_USART1	= _REG_BIT(0x044, 1),CMU_USART1650,23979
	CMU_USART0	= _REG_BIT(0x044, 0),CMU_USART0651,24013
	CMU_EBI		= _REG_BIT(0x040, 5),CMU_EBI654,24072
	CMU_LE		= _REG_BIT(0x040, 4),CMU_LE655,24104
	CMU_USB		= _REG_BIT(0x040, 3),CMU_USB656,24135
	CMU_USBC	= _REG_BIT(0x040, 2),CMU_USBC657,24167
	CMU_AES		= _REG_BIT(0x040, 1),CMU_AES658,24199
	CMU_DMA		= _REG_BIT(0x040, 0)CMU_DMA659,24231
enum cmu_osc {cmu_osc662,24266
	HFRCO, /**< Internal, 1 - 28Mhz */HFRCO663,24281
	LFRCO, /**< Internal, 32.768kHz */LFRCO664,24317
	ULFRCO, /**< Internal, 1Khz */ULFRCO665,24353
	HFXO, /**< External, 4-48Mhz */HFXO666,24385
	LFXO, /**< External, 32.768kHz */LFXO667,24418
	AUXHFRCO, /**< Internal, 1-28Mhz */AUXHFRCO668,24453

../../../../libopencm3/include/libopencm3/efm32/common/opamp_common.h,0

../../../../libopencm3/include/libopencm3/efm32/common/acmp_common.h,7129
#define ACMP_CTRL(ACMP_CTRL29,929
#define ACMP_INPUTSEL(ACMP_INPUTSEL30,971
#define ACMP_STATUS(ACMP_STATUS31,1016
#define ACMP_IEN(ACMP_IEN32,1059
#define ACMP_IF(ACMP_IF33,1100
#define ACMP_IFS(ACMP_IFS34,1140
#define ACMP_IFC(ACMP_IFC35,1181
#define ACMP_ROUTE(ACMP_ROUTE36,1222
#define ACMP_CTRL_FULLBIAS	ACMP_CTRL_FULLBIAS39,1281
#define ACMP_CTRL_HALFBIAS	ACMP_CTRL_HALFBIAS40,1318
#define ACMP_CTRL_BIASPROG_SHIFT	ACMP_CTRL_BIASPROG_SHIFT42,1356
#define ACMP_CTRL_BIASPROG_MASK	ACMP_CTRL_BIASPROG_MASK43,1394
#define ACMP_CTRL_BIASPROG(ACMP_CTRL_BIASPROG44,1461
#define ACMP_CTRL_IFALL	ACMP_CTRL_IFALL47,1558
#define ACMP_CTRL_IRISE	ACMP_CTRL_IRISE48,1593
#define ACMP_CTRL_WARMTIME_SHIFT	ACMP_CTRL_WARMTIME_SHIFT50,1629
#define ACMP_CTRL_WARMTIME_MASK	ACMP_CTRL_WARMTIME_MASK51,1666
#define ACMP_CTRL_WARMTIME(ACMP_CTRL_WARMTIME52,1733
#define ACMP_CTRL_WARMTIME_4CYCLES	ACMP_CTRL_WARMTIME_4CYCLES54,1829
#define ACMP_CTRL_WARMTIME_8CYCLES	ACMP_CTRL_WARMTIME_8CYCLES55,1866
#define ACMP_CTRL_WARMTIME_16CYCLES	ACMP_CTRL_WARMTIME_16CYCLES56,1903
#define ACMP_CTRL_WARMTIME_32CYCLES	ACMP_CTRL_WARMTIME_32CYCLES57,1941
#define ACMP_CTRL_WARMTIME_64CYCLES	ACMP_CTRL_WARMTIME_64CYCLES58,1979
#define ACMP_CTRL_WARMTIME_128CYCLES	ACMP_CTRL_WARMTIME_128CYCLES59,2017
#define ACMP_CTRL_WARMTIME_256CYCLES	ACMP_CTRL_WARMTIME_256CYCLES60,2056
#define ACMP_CTRL_WARMTIME_512CYCLES	ACMP_CTRL_WARMTIME_512CYCLES61,2095
#define ACMP_CTRL_HYSTSEL_SHIFT	ACMP_CTRL_HYSTSEL_SHIFT63,2135
#define ACMP_CTRL_HYSTSEL_MASK	ACMP_CTRL_HYSTSEL_MASK64,2171
#define ACMP_CTRL_HYSTSEL(ACMP_CTRL_HYSTSEL65,2236
#define ACMP_CTRL_HYSTSEL_HYSTx(ACMP_CTRL_HYSTSEL_HYSTx67,2329
#define ACMP_CTRL_HYSTSEL_HYST0	ACMP_CTRL_HYSTSEL_HYST068,2385
#define ACMP_CTRL_HYSTSEL_HYST1	ACMP_CTRL_HYSTSEL_HYST169,2420
#define ACMP_CTRL_HYSTSEL_HYST2	ACMP_CTRL_HYSTSEL_HYST270,2455
#define ACMP_CTRL_HYSTSEL_HYST3	ACMP_CTRL_HYSTSEL_HYST371,2490
#define ACMP_CTRL_HYSTSEL_HYST4	ACMP_CTRL_HYSTSEL_HYST472,2525
#define ACMP_CTRL_HYSTSEL_HYST5	ACMP_CTRL_HYSTSEL_HYST573,2560
#define ACMP_CTRL_HYSTSEL_HYST6	ACMP_CTRL_HYSTSEL_HYST674,2595
#define ACMP_CTRL_HYSTSEL_HYST7	ACMP_CTRL_HYSTSEL_HYST775,2630
#define ACMP_CTRL_GPIOINV	ACMP_CTRL_GPIOINV77,2666
#define ACMP_CTRL_INACTVAL	ACMP_CTRL_INACTVAL78,2702
#define ACMP_CTRL_MUXEN	ACMP_CTRL_MUXEN79,2739
#define ACMP_CTRL_EN	ACMP_CTRL_EN80,2774
#define ACMP_INPUTSEL_CSRESSEL_SHIFT	ACMP_INPUTSEL_CSRESSEL_SHIFT83,2827
#define ACMP_INPUTSEL_CSRESSEL_MASK	ACMP_INPUTSEL_CSRESSEL_MASK84,2869
#define ACMP_INPUTSEL_CSRESSEL(ACMP_INPUTSEL_CSRESSEL85,2943
#define ACMP_INPUTSEL_CSRESSEL_RESx(ACMP_INPUTSEL_CSRESSEL_RESx87,3051
#define ACMP_INPUTSEL_CSRESSEL_RES0	ACMP_INPUTSEL_CSRESSEL_RES088,3120
#define ACMP_INPUTSEL_CSRESSEL_RES1	ACMP_INPUTSEL_CSRESSEL_RES189,3187
#define ACMP_INPUTSEL_CSRESSEL_RES2	ACMP_INPUTSEL_CSRESSEL_RES290,3254
#define ACMP_INPUTSEL_CSRESSEL_RES3	ACMP_INPUTSEL_CSRESSEL_RES391,3321
#define ACMP_INPUTSEL_CSRESEN	ACMP_INPUTSEL_CSRESEN93,3389
#define ACMP_INPUTSEL_LPREF	ACMP_INPUTSEL_LPREF94,3430
#define ACMP_INPUTSEL_VDDLEVEL_SHIFT	ACMP_INPUTSEL_VDDLEVEL_SHIFT96,3470
#define ACMP_INPUTSEL_VDDLEVEL_MASK	ACMP_INPUTSEL_VDDLEVEL_MASK97,3511
#define ACMP_INPUTSEL_VDDLEVEL(ACMP_INPUTSEL_VDDLEVEL98,3586
#define ACMP_INPUTSEL_NEGSEL_SHIFT	ACMP_INPUTSEL_NEGSEL_SHIFT101,3694
#define ACMP_INPUTSEL_NEGSEL_MASK	ACMP_INPUTSEL_NEGSEL_MASK102,3733
#define ACMP_INPUTSEL_NEGSEL(ACMP_INPUTSEL_NEGSEL103,3804
#define ACMP_INPUTSEL_NEGSEL_CHx(ACMP_INPUTSEL_NEGSEL_CHx105,3906
#define ACMP_INPUTSEL_NEGSEL_CH0	ACMP_INPUTSEL_NEGSEL_CH0106,3966
#define ACMP_INPUTSEL_NEGSEL_CH1	ACMP_INPUTSEL_NEGSEL_CH1107,4001
#define ACMP_INPUTSEL_NEGSEL_CH2	ACMP_INPUTSEL_NEGSEL_CH2108,4036
#define ACMP_INPUTSEL_NEGSEL_CH3	ACMP_INPUTSEL_NEGSEL_CH3109,4071
#define ACMP_INPUTSEL_NEGSEL_CH4	ACMP_INPUTSEL_NEGSEL_CH4110,4106
#define ACMP_INPUTSEL_NEGSEL_CH5	ACMP_INPUTSEL_NEGSEL_CH5111,4141
#define ACMP_INPUTSEL_NEGSEL_CH6	ACMP_INPUTSEL_NEGSEL_CH6112,4176
#define ACMP_INPUTSEL_NEGSEL_CH7	ACMP_INPUTSEL_NEGSEL_CH7113,4211
#define ACMP_INPUTSEL_NEGSEL_1V25	ACMP_INPUTSEL_NEGSEL_1V25114,4246
#define ACMP_INPUTSEL_NEGSEL_2V5	ACMP_INPUTSEL_NEGSEL_2V5115,4282
#define ACMP_INPUTSEL_NEGSEL_VDD	ACMP_INPUTSEL_NEGSEL_VDD116,4317
#define ACMP_INPUTSEL_NEGSEL_CAPSENSE	ACMP_INPUTSEL_NEGSEL_CAPSENSE117,4353
#define ACMP_INPUTSEL_NEGSEL_DAC0CH0	ACMP_INPUTSEL_NEGSEL_DAC0CH0118,4394
#define ACMP_INPUTSEL_NEGSEL_DAC0CH1	ACMP_INPUTSEL_NEGSEL_DAC0CH1119,4434
#define ACMP_INPUTSEL_POSSEL_SHIFT	ACMP_INPUTSEL_POSSEL_SHIFT121,4475
#define ACMP_INPUTSEL_POSSEL_MASK	ACMP_INPUTSEL_POSSEL_MASK122,4514
#define ACMP_INPUTSEL_POSSEL(ACMP_INPUTSEL_POSSEL123,4584
#define ACMP_INPUTSEL_POSSEL_CHx(ACMP_INPUTSEL_POSSEL_CHx125,4690
#define ACMP_INPUTSEL_POSSEL_CH0	ACMP_INPUTSEL_POSSEL_CH0126,4750
#define ACMP_INPUTSEL_POSSEL_CH1	ACMP_INPUTSEL_POSSEL_CH1127,4785
#define ACMP_INPUTSEL_POSSEL_CH2	ACMP_INPUTSEL_POSSEL_CH2128,4820
#define ACMP_INPUTSEL_POSSEL_CH3	ACMP_INPUTSEL_POSSEL_CH3129,4855
#define ACMP_INPUTSEL_POSSEL_CH4	ACMP_INPUTSEL_POSSEL_CH4130,4890
#define ACMP_INPUTSEL_POSSEL_CH5	ACMP_INPUTSEL_POSSEL_CH5131,4925
#define ACMP_INPUTSEL_POSSEL_CH6	ACMP_INPUTSEL_POSSEL_CH6132,4960
#define ACMP_INPUTSEL_POSSEL_CH7	ACMP_INPUTSEL_POSSEL_CH7133,4995
#define ACMP_STATUS_ACMPOUT	ACMP_STATUS_ACMPOUT136,5049
#define ACMP_STATUS_ACMPACT	ACMP_STATUS_ACMPACT137,5087
#define ACMP_IEN_WARMUP	ACMP_IEN_WARMUP140,5141
#define ACMP_IEN_EDGE	ACMP_IEN_EDGE141,5176
#define ACMP_IF_WARMUP	ACMP_IF_WARMUP144,5224
#define ACMP_IF_EDGE	ACMP_IF_EDGE145,5258
#define ACMP_IFS_WARMUP	ACMP_IFS_WARMUP148,5306
#define ACMP_IFS_EDGE	ACMP_IFS_EDGE149,5341
#define ACMP_IFC_WARMUP	ACMP_IFC_WARMUP152,5390
#define ACMP_IFC_EDGE	ACMP_IFC_EDGE153,5425
#define ACMP_ROUTE_LOCATION_SHIFT	ACMP_ROUTE_LOCATION_SHIFT156,5476
#define ACMP_ROUTE_LOCATION_MASK	ACMP_ROUTE_LOCATION_MASK157,5514
#define ACMP_ROUTE_LOCATION(ACMP_ROUTE_LOCATION158,5582
#define ACMP_ROUTE_LOCATION_LOCx(ACMP_ROUTE_LOCATION_LOCx160,5681
#define ACMP_ROUTE_LOCATION_LOC0	ACMP_ROUTE_LOCATION_LOC0161,5740
#define ACMP_ROUTE_LOCATION_LOC1	ACMP_ROUTE_LOCATION_LOC1162,5797
#define ACMP_ROUTE_LOCATION_LOC2	ACMP_ROUTE_LOCATION_LOC2163,5854
#define ACMP_ROUTE_ACMPPEN	ACMP_ROUTE_ACMPPEN165,5912
#define ACMP0	ACMP0167,5950
#define ACMP0_CTRL	ACMP0_CTRL168,5977
#define ACMP0_INPUTSEL	ACMP0_INPUTSEL169,6014
#define ACMP0_STATUS	ACMP0_STATUS170,6059
#define ACMP0_IEN	ACMP0_IEN171,6100
#define ACMP0_IF	ACMP0_IF172,6135
#define ACMP0_IFS	ACMP0_IFS173,6168
#define ACMP0_IFC	ACMP0_IFC174,6203
#define ACMP0_ROUTE	ACMP0_ROUTE175,6238
#define ACMP1	ACMP1177,6278
#define ACMP1_CTRL	ACMP1_CTRL178,6305
#define ACMP1_INPUTSEL	ACMP1_INPUTSEL179,6342
#define ACMP1_STATUS	ACMP1_STATUS180,6387
#define ACMP1_IEN	ACMP1_IEN181,6428
#define ACMP1_IF	ACMP1_IF182,6463
#define ACMP1_IFS	ACMP1_IFS183,6496
#define ACMP1_IFC	ACMP1_IFC184,6531
#define ACMP1_ROUTE	ACMP1_ROUTE185,6566

../../../../libopencm3/include/libopencm3/efm32/common/msc_common.h,5052
#define MSC_CTRL	MSC_CTRL29,928
#define MSC_READCTRL	MSC_READCTRL30,971
#define MSC_WRITECTRL	MSC_WRITECTRL31,1018
#define MSC_WRITECMD	MSC_WRITECMD32,1066
#define MSC_ADDRB	MSC_ADDRB33,1113
#define MSC_WDATA	MSC_WDATA34,1157
#define MSC_STATUS	MSC_STATUS35,1201
#define MSC_IF	MSC_IF36,1246
#define MSC_IFS	MSC_IFS37,1288
#define MSC_IFC	MSC_IFC38,1331
#define MSC_IEN	MSC_IEN39,1374
#define MSC_LOCK	MSC_LOCK40,1417
#define MSC_CMD	MSC_CMD41,1460
#define MSC_CACHEHITS	MSC_CACHEHITS42,1503
#define MSC_CACHEMISSES	MSC_CACHEMISSES43,1551
#define MSC_TIMEBASE	MSC_TIMEBASE44,1601
#define MSC_MASSLOCK	MSC_MASSLOCK45,1648
#define MSC_CTRL_BUSFAULT	MSC_CTRL_BUSFAULT48,1711
#define MSC_READCTRL_BUSSTRATEGY_SHIFT	MSC_READCTRL_BUSSTRATEGY_SHIFT51,1766
#define MSC_READCTRL_BUSSTRATEGY_MASK	MSC_READCTRL_BUSSTRATEGY_MASK52,1810
#define MSC_READCTRL_BUSSTRATEGY(MSC_READCTRL_BUSSTRATEGY54,1891
#define MSC_READCTRL_BUSSTRATEGY_CPU	MSC_READCTRL_BUSSTRATEGY_CPU58,2008
#define MSC_READCTRL_BUSSTRATEGY_DMA	MSC_READCTRL_BUSSTRATEGY_DMA59,2073
#define MSC_READCTRL_BUSSTRATEGY_DMAEM1	MSC_READCTRL_BUSSTRATEGY_DMAEM160,2138
#define MSC_READCTRL_BUSSTRATEGY_NONE	MSC_READCTRL_BUSSTRATEGY_NONE61,2206
#define MSC_READCTRL_RAMCEN	MSC_READCTRL_RAMCEN63,2273
#define MSC_READCTRL_EBICDIS	MSC_READCTRL_EBICDIS64,2310
#define MSC_READCTRL_ICCDIS	MSC_READCTRL_ICCDIS65,2348
#define MSC_READCTRL_AIDIS	MSC_READCTRL_AIDIS66,2385
#define MSC_READCTRL_IFCDIS	MSC_READCTRL_IFCDIS67,2421
#define MSC_READCTRL_MODE_SHIFT	MSC_READCTRL_MODE_SHIFT69,2459
#define MSC_READCTRL_MODE_MASK	MSC_READCTRL_MODE_MASK70,2496
#define MSC_READCTRL_MODE(MSC_READCTRL_MODE71,2561
#define MSC_READCTRL_MODE_WS0	MSC_READCTRL_MODE_WS073,2654
#define MSC_READCTRL_MODE_WS1	MSC_READCTRL_MODE_WS174,2687
#define MSC_READCTRL_MODE_WS0SCBTP	MSC_READCTRL_MODE_WS0SCBTP75,2720
#define MSC_READCTRL_MODE_WS1SCBTP	MSC_READCTRL_MODE_WS1SCBTP76,2757
#define MSC_READCTRL_MODE_WS2	MSC_READCTRL_MODE_WS277,2794
#define MSC_READCTRL_MODE_WS2SCBTP	MSC_READCTRL_MODE_WS2SCBTP78,2827
#define MSC_WRITECTRL_IRQERASEABORT	MSC_WRITECTRL_IRQERASEABORT81,2885
#define MSC_WRITECTRL_WREN	MSC_WRITECTRL_WREN82,2930
#define MSC_WRITECMD_CLEARWDATA	MSC_WRITECMD_CLEARWDATA85,2987
#define MSC_WRITECMD_ERASEMAIN0	MSC_WRITECMD_ERASEMAIN086,3030
#define MSC_WRITECMD_ERASEABORT	MSC_WRITECMD_ERASEABORT87,3072
#define MSC_WRITECMD_WRITETRIG	MSC_WRITECMD_WRITETRIG88,3114
#define MSC_WRITECMD_WRITEONCE	MSC_WRITECMD_WRITEONCE89,3155
#define MSC_WRITECMD_WRITEEND	MSC_WRITECMD_WRITEEND90,3196
#define MSC_WRITECMD_ERASEPAGE	MSC_WRITECMD_ERASEPAGE91,3236
#define MSC_WRITECMD_LADDRIM	MSC_WRITECMD_LADDRIM92,3277
#define MSC_STATUS_PCRUNNING	MSC_STATUS_PCRUNNING95,3334
#define MSC_STATUS_ERASEABORTED	MSC_STATUS_ERASEABORTED96,3373
#define MSC_STATUS_WORDTIMEOUT	MSC_STATUS_WORDTIMEOUT97,3415
#define MSC_STATUS_WDATAREADY	MSC_STATUS_WDATAREADY98,3456
#define MSC_STATUS_INVADDR	MSC_STATUS_INVADDR99,3496
#define MSC_STATUS_LOCKED	MSC_STATUS_LOCKED100,3533
#define MSC_STATUS_BUSY	MSC_STATUS_BUSY101,3569
#define MSC_IF_CMOF	MSC_IF_CMOF104,3618
#define MSC_IF_CHOF	MSC_IF_CHOF105,3648
#define MSC_IF_WRITE	MSC_IF_WRITE106,3678
#define MSC_IF_ERASE	MSC_IF_ERASE107,3709
#define MSC_IFS_CMOF	MSC_IFS_CMOF110,3755
#define MSC_IFS_CHOF	MSC_IFS_CHOF111,3786
#define MSC_IFS_WRITE	MSC_IFS_WRITE112,3817
#define MSC_IFS_ERASE	MSC_IFS_ERASE113,3849
#define MSC_IFC_CMOF	MSC_IFC_CMOF116,3896
#define MSC_IFC_CHOF	MSC_IFC_CHOF117,3927
#define MSC_IFC_WRITE	MSC_IFC_WRITE118,3958
#define MSC_IFC_ERASE	MSC_IFC_ERASE119,3990
#define MSC_IEN_CMOF	MSC_IEN_CMOF122,4038
#define MSC_IEN_CHOF	MSC_IEN_CHOF123,4069
#define MSC_IEN_WRITE	MSC_IEN_WRITE124,4100
#define MSC_IEN_ERASE	MSC_IEN_ERASE125,4132
#define MSC_LOCK_LOCKKEY_SHIFT	MSC_LOCK_LOCKKEY_SHIFT128,4180
#define MSC_LOCK_LOCKKEY(MSC_LOCK_LOCKKEY129,4216
#define MSC_LOCK_LOCKKEY_UNLOCKED	MSC_LOCK_LOCKKEY_UNLOCKED130,4277
#define MSC_LOCK_LOCKKEY_LOCKED	MSC_LOCK_LOCKKEY_LOCKED131,4331
#define MSC_LOCK_LOCKKEY_LOCK	MSC_LOCK_LOCKKEY_LOCK132,4384
#define MSC_LOCK_LOCKKEY_UNLOCK	MSC_LOCK_LOCKKEY_UNLOCK133,4435
#define MSC_CMD_STOPPC	MSC_CMD_STOPPC136,4508
#define MSC_CMD_STARTPC	MSC_CMD_STARTPC137,4542
#define MSC_CMD_INVCACHE	MSC_CMD_INVCACHE138,4577
#define MSC_TIMEBASE_PERIOD	MSC_TIMEBASE_PERIOD141,4632
#define MSC_TIMEBASE_BASE_SHIFT	MSC_TIMEBASE_BASE_SHIFT143,4672
#define MSC_TIMEBASE_BASE_MASK	MSC_TIMEBASE_BASE_MASK144,4709
#define MSC_TIMEBASE_BASE(MSC_TIMEBASE_BASE145,4775
#define MSC_MASSLOCK_LOCKKEY_SHIFT	MSC_MASSLOCK_LOCKKEY_SHIFT149,4888
#define MSC_MASSLOCK_LOCKKEY(MSC_MASSLOCK_LOCKKEY150,4927
#define MSC_MASSLOCK_LOCKKEY_UNLOCKED	MSC_MASSLOCK_LOCKKEY_UNLOCKED151,4996
#define MSC_MASSLOCK_LOCKKEY_LOCKED	MSC_MASSLOCK_LOCKKEY_LOCKED152,5058
#define MSC_MASSLOCK_LOCKKEY_LOCK	MSC_MASSLOCK_LOCKKEY_LOCK153,5118
#define MSC_MASSLOCK_LOCKKEY_UNLOCK	MSC_MASSLOCK_LOCKKEY_UNLOCK154,5176

../../../../libopencm3/include/libopencm3/efm32/common/adc_common.h,16324
#define ADC_CTRL(ADC_CTRL29,928
#define ADC_CMD(ADC_CMD30,975
#define ADC_STATUS(ADC_STATUS31,1021
#define ADC_SINGLECTRL(ADC_SINGLECTRL32,1069
#define ADC_SCANCTRL(ADC_SCANCTRL33,1121
#define ADC_IEN(ADC_IEN34,1171
#define ADC_IF(ADC_IF35,1217
#define ADC_IFS(ADC_IFS36,1262
#define ADC_IFC(ADC_IFC37,1308
#define ADC_SINGLEDATA(ADC_SINGLEDATA38,1354
#define ADC_SCANDATA(ADC_SCANDATA39,1406
#define ADC_SINGLEDATAP(ADC_SINGLEDATAP40,1456
#define ADC_SCANDATAP(ADC_SCANDATAP41,1509
#define ADC_CAL(ADC_CAL42,1560
#define ADC_BIASPROG(ADC_BIASPROG43,1606
#define ADC_CTRL_OVERSEL_SHIFT	ADC_CTRL_OVERSEL_SHIFT46,1672
#define ADC_CTRL_OVERSEL_MASK	ADC_CTRL_OVERSEL_MASK47,1708
#define ADC_CTRL_OVERSEL(ADC_CTRL_OVERSEL48,1770
#define ADC_CTRL_OVERSEL_X2	ADC_CTRL_OVERSEL_X250,1859
#define ADC_CTRL_OVERSEL_X4	ADC_CTRL_OVERSEL_X451,1889
#define ADC_CTRL_OVERSEL_X8	ADC_CTRL_OVERSEL_X852,1919
#define ADC_CTRL_OVERSEL_X16	ADC_CTRL_OVERSEL_X1653,1949
#define ADC_CTRL_OVERSEL_X32	ADC_CTRL_OVERSEL_X3254,1980
#define ADC_CTRL_OVERSEL_X64	ADC_CTRL_OVERSEL_X6455,2011
#define ADC_CTRL_OVERSEL_X128	ADC_CTRL_OVERSEL_X12856,2042
#define ADC_CTRL_OVERSEL_X256	ADC_CTRL_OVERSEL_X25657,2074
#define ADC_CTRL_OVERSEL_X512	ADC_CTRL_OVERSEL_X51258,2106
#define ADC_CTRL_OVERSEL_X1024	ADC_CTRL_OVERSEL_X102459,2138
#define ADC_CTRL_OVERSEL_X2048	ADC_CTRL_OVERSEL_X204860,2171
#define ADC_CTRL_OVERSEL_X4096	ADC_CTRL_OVERSEL_X409661,2205
#define ADC_CTRL_TIMEBASE_SHIFT	ADC_CTRL_TIMEBASE_SHIFT63,2240
#define ADC_CTRL_TIMEBASE_MASK	ADC_CTRL_TIMEBASE_MASK64,2277
#define ADC_CTRL_TIMEBASE(ADC_CTRL_TIMEBASE65,2342
#define ADC_CTRL_PRESC_SHIFT	ADC_CTRL_PRESC_SHIFT68,2435
#define ADC_CTRL_PRESC_MASK	ADC_CTRL_PRESC_MASK69,2468
#define ADC_CTRL_PRESC(ADC_CTRL_PRESC70,2527
#define ADC_CTRL_LPFMODE_SHIFT	ADC_CTRL_LPFMODE_SHIFT73,2611
#define ADC_CTRL_LPFMODE_MASK	ADC_CTRL_LPFMODE_MASK74,2646
#define ADC_CTRL_LPFMODE(ADC_CTRL_LPFMODE75,2708
#define ADC_CTRL_LPFMODE_BYPASS	ADC_CTRL_LPFMODE_BYPASS77,2797
#define ADC_CTRL_LPFMODE_DECAP	ADC_CTRL_LPFMODE_DECAP78,2831
#define ADC_CTRL_LPFMODE_RCFILT	ADC_CTRL_LPFMODE_RCFILT79,2864
#define ADC_CTRL_TAILGATE	ADC_CTRL_TAILGATE81,2899
#define ADC_CTRL_WARMUPMODE_SHIFT	ADC_CTRL_WARMUPMODE_SHIFT83,2935
#define ADC_CTRL_WARMUPMODE_MASK	ADC_CTRL_WARMUPMODE_MASK84,2973
#define ADC_CTRL_WARMUPMODE(ADC_CTRL_WARMUPMODE85,3041
#define ADC_CTRL_WARMUPMODE_NORMAL	ADC_CTRL_WARMUPMODE_NORMAL87,3140
#define ADC_CTRL_WARMUPMODE_FASTBG	ADC_CTRL_WARMUPMODE_FASTBG88,3177
#define ADC_CTRL_WARMUPMODE_KEEPSCANREFWARM	ADC_CTRL_WARMUPMODE_KEEPSCANREFWARM89,3214
#define ADC_CTRL_WARMUPMODE_KEEPADCWARM	ADC_CTRL_WARMUPMODE_KEEPADCWARM90,3260
#define ADC_CMD_SCANSTOP	ADC_CMD_SCANSTOP93,3318
#define ADC_CMD_SCANSTART	ADC_CMD_SCANSTART94,3352
#define ADC_CMD_SINGLESTOP	ADC_CMD_SINGLESTOP95,3387
#define ADC_CMD_SINGLESTART	ADC_CMD_SINGLESTART96,3423
#define ADC_STATUS_SCANDATASRC_SHIFT	ADC_STATUS_SCANDATASRC_SHIFT99,3478
#define ADC_STATUS_SCANDATASRC_MASK	ADC_STATUS_SCANDATASRC_MASK100,3519
#define ADC_STATUS_SCANDATASRC(ADC_STATUS_SCANDATASRC101,3593
#define ADC_STATUS_SCANDV	ADC_STATUS_SCANDV104,3701
#define ADC_STATUS_SINGLEDV	ADC_STATUS_SINGLEDV105,3738
#define ADC_STATUS_WARM	ADC_STATUS_WARM106,3777
#define ADC_STATUS_SCANREFWARM	ADC_STATUS_SCANREFWARM107,3813
#define ADC_STATUS_SINGLEREFWARM	ADC_STATUS_SINGLEREFWARM108,3854
#define ADC_STATUS_SCANACT	ADC_STATUS_SCANACT109,3896
#define ADC_STATUS_SINGLEACT	ADC_STATUS_SINGLEACT110,3933
#define ADC_SINGLECTRL_PRSSEL_SHIFT	ADC_SINGLECTRL_PRSSEL_SHIFT113,3994
#define ADC_SINGLECTRL_PRSSEL_MASK	ADC_SINGLECTRL_PRSSEL_MASK114,4035
#define ADC_SINGLECTRL_PRSSEL(ADC_SINGLECTRL_PRSSEL115,4107
#define ADC_SINGLECTRL_PRSSEL_PRSCHx(ADC_SINGLECTRL_PRSSEL_PRSCHx117,4212
#define ADC_SINGLECTRL_PRSSEL_PRSCH0	ADC_SINGLECTRL_PRSSEL_PRSCH0118,4277
#define ADC_SINGLECTRL_PRSSEL_PRSCH1	ADC_SINGLECTRL_PRSSEL_PRSCH1119,4316
#define ADC_SINGLECTRL_PRSSEL_PRSCH2	ADC_SINGLECTRL_PRSSEL_PRSCH2120,4355
#define ADC_SINGLECTRL_PRSSEL_PRSCH3	ADC_SINGLECTRL_PRSSEL_PRSCH3121,4394
#define ADC_SINGLECTRL_PRSSEL_PRSCH4	ADC_SINGLECTRL_PRSSEL_PRSCH4122,4433
#define ADC_SINGLECTRL_PRSSEL_PRSCH5	ADC_SINGLECTRL_PRSSEL_PRSCH5123,4472
#define ADC_SINGLECTRL_PRSSEL_PRSCH6	ADC_SINGLECTRL_PRSSEL_PRSCH6124,4511
#define ADC_SINGLECTRL_PRSSEL_PRSCH7	ADC_SINGLECTRL_PRSSEL_PRSCH7125,4550
#define ADC_SINGLECTRL_PRSSEL_PRSCH8	ADC_SINGLECTRL_PRSSEL_PRSCH8126,4589
#define ADC_SINGLECTRL_PRSSEL_PRSCH9	ADC_SINGLECTRL_PRSSEL_PRSCH9127,4628
#define ADC_SINGLECTRL_PRSSEL_PRSCH10	ADC_SINGLECTRL_PRSSEL_PRSCH10128,4667
#define ADC_SINGLECTRL_PRSSEL_PRSCH11	ADC_SINGLECTRL_PRSSEL_PRSCH11129,4708
#define ADC_SINGLECTRL_PRSEN	ADC_SINGLECTRL_PRSEN131,4750
#define ADC_SINGLECTRL_AT_SHIFT	ADC_SINGLECTRL_AT_SHIFT133,4790
#define ADC_SINGLECTRL_AT_MASK	ADC_SINGLECTRL_AT_MASK134,4827
#define ADC_SINGLECTRL_AT(ADC_SINGLECTRL_AT135,4891
#define ADC_SINGLECTRL_AT_1CYCLE	ADC_SINGLECTRL_AT_1CYCLE137,4983
#define ADC_SINGLECTRL_AT_2CYCLES	ADC_SINGLECTRL_AT_2CYCLES138,5020
#define ADC_SINGLECTRL_AT_4CYCLES	ADC_SINGLECTRL_AT_4CYCLES139,5058
#define ADC_SINGLECTRL_AT_8CYCLES	ADC_SINGLECTRL_AT_8CYCLES140,5096
#define ADC_SINGLECTRL_AT_16CYCLES	ADC_SINGLECTRL_AT_16CYCLES141,5134
#define ADC_SINGLECTRL_AT_32CYCLES	ADC_SINGLECTRL_AT_32CYCLES142,5173
#define ADC_SINGLECTRL_AT_64CYCLES	ADC_SINGLECTRL_AT_64CYCLES143,5212
#define ADC_SINGLECTRL_AT_128CYCLES	ADC_SINGLECTRL_AT_128CYCLES144,5251
#define ADC_SINGLECTRL_AT_256CYCLES	ADC_SINGLECTRL_AT_256CYCLES145,5291
#define ADC_SINGLECTRL_REF_SHIFT	ADC_SINGLECTRL_REF_SHIFT147,5332
#define ADC_SINGLECTRL_REF_MASK	ADC_SINGLECTRL_REF_MASK148,5370
#define ADC_SINGLECTRL_REF(ADC_SINGLECTRL_REF149,5437
#define ADC_SINGLECTRL_REF_1V25	ADC_SINGLECTRL_REF_1V25151,5533
#define ADC_SINGLECTRL_REF_2V5	ADC_SINGLECTRL_REF_2V5152,5568
#define ADC_SINGLECTRL_REF_VDD	ADC_SINGLECTRL_REF_VDD153,5602
#define ADC_SINGLECTRL_REF_5VDIFF	ADC_SINGLECTRL_REF_5VDIFF154,5636
#define ADC_SINGLECTRL_REF_EXTSINGLE	ADC_SINGLECTRL_REF_EXTSINGLE155,5672
#define ADC_SINGLECTRL_REF_2XEXTDIFF	ADC_SINGLECTRL_REF_2XEXTDIFF156,5711
#define ADC_SINGLECTRL_REF_2XVDD	ADC_SINGLECTRL_REF_2XVDD157,5750
#define ADC_SINGLECTRL_INPUTSEL_SHIFT	ADC_SINGLECTRL_INPUTSEL_SHIFT159,5786
#define ADC_SINGLECTRL_INPUTSEL_MASK	ADC_SINGLECTRL_INPUTSEL_MASK160,5828
#define ADC_SINGLECTRL_INPUTSEL(ADC_SINGLECTRL_INPUTSEL161,5904
#define ADC_SINGLECTRL_INPUTSEL_CHx(ADC_SINGLECTRL_INPUTSEL_CHx164,6027
#define ADC_SINGLECTRL_INPUTSEL_CH0	ADC_SINGLECTRL_INPUTSEL_CH0165,6094
#define ADC_SINGLECTRL_INPUTSEL_CH1	ADC_SINGLECTRL_INPUTSEL_CH1166,6133
#define ADC_SINGLECTRL_INPUTSEL_CH2	ADC_SINGLECTRL_INPUTSEL_CH2167,6172
#define ADC_SINGLECTRL_INPUTSEL_CH3	ADC_SINGLECTRL_INPUTSEL_CH3168,6211
#define ADC_SINGLECTRL_INPUTSEL_CH4	ADC_SINGLECTRL_INPUTSEL_CH4169,6250
#define ADC_SINGLECTRL_INPUTSEL_CH5	ADC_SINGLECTRL_INPUTSEL_CH5170,6289
#define ADC_SINGLECTRL_INPUTSEL_CH6	ADC_SINGLECTRL_INPUTSEL_CH6171,6328
#define ADC_SINGLECTRL_INPUTSEL_CH7	ADC_SINGLECTRL_INPUTSEL_CH7172,6367
#define ADC_SINGLECTRL_INPUTSEL_TEMP	ADC_SINGLECTRL_INPUTSEL_TEMP173,6406
#define ADC_SINGLECTRL_INPUTSEL_VDDDIV3	ADC_SINGLECTRL_INPUTSEL_VDDDIV3174,6446
#define ADC_SINGLECTRL_INPUTSEL_VDD	ADC_SINGLECTRL_INPUTSEL_VDD175,6489
#define ADC_SINGLECTRL_INPUTSEL_VSS	ADC_SINGLECTRL_INPUTSEL_VSS176,6529
#define ADC_SINGLECTRL_INPUTSEL_VREFDIV2	ADC_SINGLECTRL_INPUTSEL_VREFDIV2177,6569
#define ADC_SINGLECTRL_INPUTSEL_DAC0OUT0	ADC_SINGLECTRL_INPUTSEL_DAC0OUT0178,6613
#define ADC_SINGLECTRL_INPUTSEL_DAC0OUT1	ADC_SINGLECTRL_INPUTSEL_DAC0OUT1179,6657
#define ADC_SINGLECTRL_INPUTSEL_CH0CH1	ADC_SINGLECTRL_INPUTSEL_CH0CH1181,6714
#define ADC_SINGLECTRL_INPUTSEL_CH2CH3	ADC_SINGLECTRL_INPUTSEL_CH2CH3182,6756
#define ADC_SINGLECTRL_INPUTSEL_CH4CH5	ADC_SINGLECTRL_INPUTSEL_CH4CH5183,6798
#define ADC_SINGLECTRL_INPUTSEL_CH6CH7	ADC_SINGLECTRL_INPUTSEL_CH6CH7184,6840
#define ADC_SINGLECTRL_INPUTSEL_DIFF0	ADC_SINGLECTRL_INPUTSEL_DIFF0185,6882
#define ADC_SINGLECTRL_RES_SHIFT	ADC_SINGLECTRL_RES_SHIFT187,6924
#define ADC_SINGLECTRL_RES_MASK	ADC_SINGLECTRL_RES_MASK188,6961
#define ADC_SINGLECTRL_RES(ADC_SINGLECTRL_RES189,7028
#define ADC_SINGLECTRL_RES_12BIT	ADC_SINGLECTRL_RES_12BIT191,7124
#define ADC_SINGLECTRL_RES_8BIT	ADC_SINGLECTRL_RES_8BIT192,7159
#define ADC_SINGLECTRL_RES_6BIT	ADC_SINGLECTRL_RES_6BIT193,7194
#define ADC_SINGLECTRL_RES_OVS	ADC_SINGLECTRL_RES_OVS194,7229
#define ADC_SINGLECTRL_ADJ	ADC_SINGLECTRL_ADJ196,7264
#define ADC_SINGLECTRL_DIFF	ADC_SINGLECTRL_DIFF197,7300
#define ADC_SINGLECTRL_REP	ADC_SINGLECTRL_REP198,7337
#define ADC_SCANCTRL_PRSSEL_SHIFT	ADC_SCANCTRL_PRSSEL_SHIFT201,7393
#define ADC_SCANCTRL_PRSSEL_MASK	ADC_SCANCTRL_PRSSEL_MASK202,7432
#define ADC_SCANCTRL_PRSSEL(ADC_SCANCTRL_PRSSEL203,7500
#define ADC_SCANCTRL_PRSSEL_PRSCHx(ADC_SCANCTRL_PRSSEL_PRSCHx205,7600
#define ADC_SCANCTRL_PRSSEL_PRSCH0	ADC_SCANCTRL_PRSSEL_PRSCH0206,7661
#define ADC_SCANCTRL_PRSSEL_PRSCH1	ADC_SCANCTRL_PRSSEL_PRSCH1207,7698
#define ADC_SCANCTRL_PRSSEL_PRSCH2	ADC_SCANCTRL_PRSSEL_PRSCH2208,7735
#define ADC_SCANCTRL_PRSSEL_PRSCH3	ADC_SCANCTRL_PRSSEL_PRSCH3209,7772
#define ADC_SCANCTRL_PRSSEL_PRSCH4	ADC_SCANCTRL_PRSSEL_PRSCH4210,7809
#define ADC_SCANCTRL_PRSSEL_PRSCH5	ADC_SCANCTRL_PRSSEL_PRSCH5211,7846
#define ADC_SCANCTRL_PRSSEL_PRSCH6	ADC_SCANCTRL_PRSSEL_PRSCH6212,7883
#define ADC_SCANCTRL_PRSSEL_PRSCH7	ADC_SCANCTRL_PRSSEL_PRSCH7213,7920
#define ADC_SCANCTRL_PRSSEL_PRSCH8	ADC_SCANCTRL_PRSSEL_PRSCH8214,7957
#define ADC_SCANCTRL_PRSSEL_PRSCH9	ADC_SCANCTRL_PRSSEL_PRSCH9215,7994
#define ADC_SCANCTRL_PRSSEL_PRSCH10	ADC_SCANCTRL_PRSSEL_PRSCH10216,8031
#define ADC_SCANCTRL_PRSSEL_PRSCH11	ADC_SCANCTRL_PRSSEL_PRSCH11217,8070
#define ADC_SCANCTRL_PRSEN	ADC_SCANCTRL_PRSEN219,8110
#define ADC_SCANCTRL_AT_SHIFT	ADC_SCANCTRL_AT_SHIFT221,8148
#define ADC_SCANCTRL_AT_MASK	ADC_SCANCTRL_AT_MASK222,8183
#define ADC_SCANCTRL_AT(ADC_SCANCTRL_AT223,8243
#define ADC_SCANCTRL_AT_1CYCLE	ADC_SCANCTRL_AT_1CYCLE225,8331
#define ADC_SCANCTRL_AT_2CYCLES	ADC_SCANCTRL_AT_2CYCLES226,8365
#define ADC_SCANCTRL_AT_4CYCLES	ADC_SCANCTRL_AT_4CYCLES227,8400
#define ADC_SCANCTRL_AT_8CYCLES	ADC_SCANCTRL_AT_8CYCLES228,8435
#define ADC_SCANCTRL_AT_16CYCLES	ADC_SCANCTRL_AT_16CYCLES229,8470
#define ADC_SCANCTRL_AT_32CYCLES	ADC_SCANCTRL_AT_32CYCLES230,8505
#define ADC_SCANCTRL_AT_64CYCLES	ADC_SCANCTRL_AT_64CYCLES231,8540
#define ADC_SCANCTRL_AT_128CYCLES	ADC_SCANCTRL_AT_128CYCLES232,8575
#define ADC_SCANCTRL_AT_256CYCLES	ADC_SCANCTRL_AT_256CYCLES233,8611
#define ADC_SCANCTRL_REF_SHIFT	ADC_SCANCTRL_REF_SHIFT235,8648
#define ADC_SCANCTRL_REF_MASK	ADC_SCANCTRL_REF_MASK236,8684
#define ADC_SCANCTRL_REF(ADC_SCANCTRL_REF237,8746
#define ADC_SCANCTRL_REF_1V25	ADC_SCANCTRL_REF_1V25239,8837
#define ADC_SCANCTRL_REF_2V5	ADC_SCANCTRL_REF_2V5240,8870
#define ADC_SCANCTRL_REF_VDD	ADC_SCANCTRL_REF_VDD241,8902
#define ADC_SCANCTRL_REF_5VDIFF	ADC_SCANCTRL_REF_5VDIFF242,8934
#define ADC_SCANCTRL_REF_EXTSCAN	ADC_SCANCTRL_REF_EXTSCAN243,8969
#define ADC_SCANCTRL_REF_2XEXTDIFF	ADC_SCANCTRL_REF_2XEXTDIFF244,9004
#define ADC_SCANCTRL_REF_2XVDD	ADC_SCANCTRL_REF_2XVDD245,9041
#define ADC_SCANCTRL_INPUTSEL_SHIFT	ADC_SCANCTRL_INPUTSEL_SHIFT248,9077
#define ADC_SCANCTRL_INPUTSEL_MASK	ADC_SCANCTRL_INPUTSEL_MASK249,9117
#define ADC_SCANCTRL_INPUTSEL(ADC_SCANCTRL_INPUTSEL250,9190
#define ADC_SCANCTRL_INPUTSEL_CHx(ADC_SCANCTRL_INPUTSEL_CHx253,9308
#define ADC_SCANCTRL_INPUTSEL_CH0	ADC_SCANCTRL_INPUTSEL_CH0254,9377
#define ADC_SCANCTRL_INPUTSEL_CH1	ADC_SCANCTRL_INPUTSEL_CH1255,9440
#define ADC_SCANCTRL_INPUTSEL_CH2	ADC_SCANCTRL_INPUTSEL_CH2256,9503
#define ADC_SCANCTRL_INPUTSEL_CH3	ADC_SCANCTRL_INPUTSEL_CH3257,9566
#define ADC_SCANCTRL_INPUTSEL_CH4	ADC_SCANCTRL_INPUTSEL_CH4258,9629
#define ADC_SCANCTRL_INPUTSEL_CH5	ADC_SCANCTRL_INPUTSEL_CH5259,9692
#define ADC_SCANCTRL_INPUTSEL_CH6	ADC_SCANCTRL_INPUTSEL_CH6260,9755
#define ADC_SCANCTRL_INPUTSEL_CH7	ADC_SCANCTRL_INPUTSEL_CH7261,9818
#define ADC_SCANCTRL_INPUTSEL_CH0CH1	ADC_SCANCTRL_INPUTSEL_CH0CH1263,9894
#define ADC_SCANCTRL_INPUTSEL_CH2CH3	ADC_SCANCTRL_INPUTSEL_CH2CH3264,9961
#define ADC_SCANCTRL_INPUTSEL_CH4CH5	ADC_SCANCTRL_INPUTSEL_CH4CH5265,10028
#define ADC_SCANCTRL_INPUTSEL_CH6CH7	ADC_SCANCTRL_INPUTSEL_CH6CH7266,10095
#define ADC_SCANCTRL_RES_SHIFT	ADC_SCANCTRL_RES_SHIFT268,10163
#define ADC_SCANCTRL_RES_MASK	ADC_SCANCTRL_RES_MASK269,10199
#define ADC_SCANCTRL_RES(ADC_SCANCTRL_RES270,10262
#define ADC_SCANCTRL_RES_12BIT	ADC_SCANCTRL_RES_12BIT272,10353
#define ADC_SCANCTRL_RES_8BIT	ADC_SCANCTRL_RES_8BIT273,10387
#define ADC_SCANCTRL_RES_6BIT	ADC_SCANCTRL_RES_6BIT274,10420
#define ADC_SCANCTRL_RES_OVS	ADC_SCANCTRL_RES_OVS275,10453
#define ADC_SCANCTRL_ADJ	ADC_SCANCTRL_ADJ277,10486
#define ADC_SCANCTRL_DIFF	ADC_SCANCTRL_DIFF278,10520
#define ADC_SCANCTRL_REP	ADC_SCANCTRL_REP279,10555
#define ADC_IEN_SCANOF	ADC_IEN_SCANOF282,10604
#define ADC_IEN_SINGLEOF	ADC_IEN_SINGLEOF283,10637
#define ADC_IEN_SCAN	ADC_IEN_SCAN284,10671
#define ADC_IEN_SINGLE	ADC_IEN_SINGLE285,10702
#define ADC_IF_SCANOF	ADC_IF_SCANOF288,10749
#define ADC_IF_SINGLEOF	ADC_IF_SINGLEOF289,10781
#define ADC_IF_SCAN	ADC_IF_SCAN290,10815
#define ADC_IF_SINGLE	ADC_IF_SINGLE291,10845
#define ADC_IFS_SCANOF	ADC_IFS_SCANOF294,10892
#define ADC_IFS_SINGLEOF	ADC_IFS_SINGLEOF295,10925
#define ADC_IFS_SCAN	ADC_IFS_SCAN296,10959
#define ADC_IFS_SINGLE	ADC_IFS_SINGLE297,10990
#define ADC_IFC_SCANOF	ADC_IFC_SCANOF300,11038
#define ADC_IFC_SINGLEOF	ADC_IFC_SINGLEOF301,11071
#define ADC_IFC_SCAN	ADC_IFC_SCAN302,11105
#define ADC_IFC_SINGLE	ADC_IFC_SINGLE303,11136
#define ADC_CAL_SCANGAIN_SHIFT	ADC_CAL_SCANGAIN_SHIFT306,11184
#define ADC_CAL_SCANGAIN_MASK	ADC_CAL_SCANGAIN_MASK307,11220
#define ADC_CAL_SCANOFF_SHIFT	ADC_CAL_SCANOFF_SHIFT309,11258
#define ADC_CAL_SCANOFF_MASK	ADC_CAL_SCANOFF_MASK310,11293
#define ADC_CAL_SINGLEGAIN_SHIFT ADC_CAL_SINGLEGAIN_SHIFT312,11330
#define ADC_CAL_SINGLEGAIN_MASK	ADC_CAL_SINGLEGAIN_MASK313,11367
#define ADC_CAL_SINGLEOFF_SHIFT	ADC_CAL_SINGLEOFF_SHIFT315,11407
#define ADC_CAL_SINGLEOFF_MASK	ADC_CAL_SINGLEOFF_MASK316,11443
#define ADC_BIASPROG_COMPBIAS_SHIFT	ADC_BIASPROG_COMPBIAS_SHIFT319,11501
#define ADC_BIASPROG_COMPBIAS_MASK	ADC_BIASPROG_COMPBIAS_MASK320,11541
#define ADC_BIASPROG_HALFBIAS	ADC_BIASPROG_HALFBIAS322,11583
#define ADC_BIASPROG_BIASPROG_SHIFT	ADC_BIASPROG_BIASPROG_SHIFT324,11624
#define ADC_BIASPROG_BIASPROG_MASK	ADC_BIASPROG_BIASPROG_MASK325,11664
#define ADC0	ADC0328,11717
#define ADC0_CTRL	ADC0_CTRL329,11742
#define ADC0_CMD	ADC0_CMD330,11776
#define ADC0_STATUS	ADC0_STATUS331,11808
#define ADC0_SINGLECTRL	ADC0_SINGLECTRL332,11846
#define ADC0_SCANCTRL	ADC0_SCANCTRL333,11892
#define ADC0_IEN	ADC0_IEN334,11934
#define ADC0_IF	ADC0_IF335,11966
#define ADC0_IFS	ADC0_IFS336,11997
#define ADC0_IFC	ADC0_IFC337,12029
#define ADC0_SINGLEDATA	ADC0_SINGLEDATA338,12061
#define ADC0_SCANDATA	ADC0_SCANDATA339,12107
#define ADC0_SINGLEDATAP	ADC0_SINGLEDATAP340,12149
#define ADC0_SCANDATAP	ADC0_SCANDATAP341,12196
#define ADC0_CAL	ADC0_CAL342,12240
#define ADC0_BIASPROG	ADC0_BIASPROG343,12272
#define ADC_CH0	ADC_CH0347,12360
#define ADC_CH1	ADC_CH1348,12380
#define ADC_CH2	ADC_CH2349,12400
#define ADC_CH3	ADC_CH3350,12420
#define ADC_CH4	ADC_CH4351,12440
#define ADC_CH5	ADC_CH5352,12460
#define ADC_CH6	ADC_CH6353,12480
#define ADC_CH7	ADC_CH7354,12500
#define ADC_CH_TEMP	ADC_CH_TEMP355,12520
#define ADC_CH_VDDDIV3	ADC_CH_VDDDIV3356,12543
#define ADC_CH_VDD	ADC_CH_VDD357,12569
#define ADC_CH_VSS	ADC_CH_VSS358,12592
#define ADC_CH_VREFDIV2	ADC_CH_VREFDIV2359,12615
#define ADC_CH_DAC0OUT0	ADC_CH_DAC0OUT0360,12643
#define ADC_CH_DAC0OUT1	ADC_CH_DAC0OUT1361,12671
#define ADC_CH_CH0CH1	ADC_CH_CH0CH1363,12700
#define ADC_CH_CH2CH3	ADC_CH_CH2CH3364,12725
#define ADC_CH_CH4CH5	ADC_CH_CH4CH5365,12750
#define ADC_CH_CH6CH7	ADC_CH_CH6CH7366,12775
#define ADC_CH_DIFF0	ADC_CH_DIFF0367,12800

../../../../libopencm3/include/libopencm3/efm32/common/rmu_common.h,1252
#define RMU_CTRL	RMU_CTRL29,928
#define RMU_RSTCAUSE	RMU_RSTCAUSE30,970
#define RMU_CMD	RMU_CMD31,1015
#define RMU_CTRL_BURSTEN	RMU_CTRL_BURSTEN34,1073
#define RMU_CTRL_LOCKUPRDIS	RMU_CTRL_LOCKUPRDIS35,1107
#define RMU_RSTCAUSE_BUMODERST	RMU_RSTCAUSE_BUMODERST38,1164
#define RMU_RSTCAUSE_BUBODREG	RMU_RSTCAUSE_BUBODREG39,1206
#define RMU_RSTCAUSE_BUBODUNREG	RMU_RSTCAUSE_BUBODUNREG40,1247
#define RMU_RSTCAUSE_BUBODBUVIN	RMU_RSTCAUSE_BUBODBUVIN41,1290
#define RMU_RSTCAUSE_BUBODVDDDREG	RMU_RSTCAUSE_BUBODVDDDREG42,1333
#define RMU_RSTCAUSE_BODAVDD1	RMU_RSTCAUSE_BODAVDD143,1377
#define RMU_RSTCAUSE_BODAVDD0	RMU_RSTCAUSE_BODAVDD044,1418
#define RMU_RSTCAUSE_EM4WURST	RMU_RSTCAUSE_EM4WURST45,1458
#define RMU_RSTCAUSE_EM4RST	RMU_RSTCAUSE_EM4RST46,1498
#define RMU_RSTCAUSE_SYSREQRST	RMU_RSTCAUSE_SYSREQRST47,1537
#define RMU_RSTCAUSE_LOCKUPRST	RMU_RSTCAUSE_LOCKUPRST48,1578
#define RMU_RSTCAUSE_WDOGRST	RMU_RSTCAUSE_WDOGRST49,1619
#define RMU_RSTCAUSE_EXTRST	RMU_RSTCAUSE_EXTRST50,1658
#define RMU_RSTCAUSE_BODREGRST	RMU_RSTCAUSE_BODREGRST51,1697
#define RMU_RSTCAUSE_BODUNREGRST	RMU_RSTCAUSE_BODUNREGRST52,1738
#define RMU_RSTCAUSE_PORST	RMU_RSTCAUSE_PORST53,1780
#define RMU_CMD_RCCLR	RMU_CMD_RCCLR56,1833

../../../../libopencm3/include/libopencm3/efm32/common/gpio_common_hglg.h,11464
#define GPIO_P(GPIO_P29,929
#define GPIO_PA	GPIO_PA30,975
#define GPIO_PB	GPIO_PB31,1003
#define GPIO_PC	GPIO_PC32,1031
#define GPIO_PD	GPIO_PD33,1059
#define GPIO_PE	GPIO_PE34,1087
#define GPIO_PF	GPIO_PF35,1115
#define GPIO_P_CTRL(GPIO_P_CTRL37,1144
#define GPIO_PA_CTRL	GPIO_PA_CTRL38,1192
#define GPIO_PB_CTRL	GPIO_PB_CTRL39,1235
#define GPIO_PC_CTRL	GPIO_PC_CTRL40,1278
#define GPIO_PD_CTRL	GPIO_PD_CTRL41,1321
#define GPIO_PE_CTRL	GPIO_PE_CTRL42,1364
#define GPIO_PF_CTRL	GPIO_PF_CTRL43,1407
#define GPIO_P_CTRL_DRIVEMODE_SHIFT	GPIO_P_CTRL_DRIVEMODE_SHIFT45,1451
#define GPIO_P_CTRL_DRIVEMODE_MASK	GPIO_P_CTRL_DRIVEMODE_MASK46,1491
#define GPIO_P_CTRL_DRIVEMODE(GPIO_P_CTRL_DRIVEMODE47,1564
#define GPIO_P_CTRL_DRIVEMODE_STANDARD	GPIO_P_CTRL_DRIVEMODE_STANDARD49,1668
#define GPIO_P_CTRL_DRIVEMODE_LOWEST	GPIO_P_CTRL_DRIVEMODE_LOWEST50,1732
#define GPIO_P_CTRL_DRIVEMODE_HIGH	GPIO_P_CTRL_DRIVEMODE_HIGH51,1794
#define GPIO_P_CTRL_DRIVEMODE_LOW	GPIO_P_CTRL_DRIVEMODE_LOW52,1854
#define GPIO_P_MODE_MODEx_MASK(GPIO_P_MODE_MODEx_MASK56,2023
#define GPIO_P_MODE_MODEx(GPIO_P_MODE_MODEx58,2117
#define GPIO_P_MODEL(GPIO_P_MODEL61,2216
#define GPIO_PA_MODEL	GPIO_PA_MODEL62,2265
#define GPIO_PB_MODEL	GPIO_PB_MODEL63,2310
#define GPIO_PC_MODEL	GPIO_PC_MODEL64,2355
#define GPIO_PD_MODEL	GPIO_PD_MODEL65,2400
#define GPIO_PE_MODEL	GPIO_PE_MODEL66,2445
#define GPIO_P_MODEL_MODEx_MASK(GPIO_P_MODEL_MODEx_MASK68,2491
#define GPIO_P_MODEL_MODEx(GPIO_P_MODEL_MODEx69,2552
#define GPIO_P_MODEL_MODE0_MASK	GPIO_P_MODEL_MODE0_MASK71,2616
#define GPIO_P_MODEL_MODE0(GPIO_P_MODEL_MODE072,2676
#define GPIO_P_MODEL_MODE1_MASK	GPIO_P_MODEL_MODE1_MASK74,2738
#define GPIO_P_MODEL_MODE1(GPIO_P_MODEL_MODE175,2798
#define GPIO_P_MODEL_MODE2_MASK	GPIO_P_MODEL_MODE2_MASK77,2860
#define GPIO_P_MODEL_MODE2(GPIO_P_MODEL_MODE278,2920
#define GPIO_P_MODEL_MODE3_MASK	GPIO_P_MODEL_MODE3_MASK80,2982
#define GPIO_P_MODEL_MODE3(GPIO_P_MODEL_MODE381,3042
#define GPIO_P_MODEL_MODE4_MASK	GPIO_P_MODEL_MODE4_MASK83,3104
#define GPIO_P_MODEL_MODE4(GPIO_P_MODEL_MODE484,3164
#define GPIO_P_MODEL_MODE5_MASK	GPIO_P_MODEL_MODE5_MASK86,3226
#define GPIO_P_MODEL_MODE5(GPIO_P_MODEL_MODE587,3286
#define GPIO_P_MODEL_MODE6_MASK	GPIO_P_MODEL_MODE6_MASK89,3348
#define GPIO_P_MODEL_MODE6(GPIO_P_MODEL_MODE690,3408
#define GPIO_P_MODEL_MODE7_MASK	GPIO_P_MODEL_MODE7_MASK92,3470
#define GPIO_P_MODEL_MODE7(GPIO_P_MODEL_MODE793,3530
#define GPIO_P_MODEH(GPIO_P_MODEH95,3592
#define GPIO_PA_MODEH	GPIO_PA_MODEH96,3642
#define GPIO_PB_MODEH	GPIO_PB_MODEH97,3688
#define GPIO_PC_MODEH	GPIO_PC_MODEH98,3734
#define GPIO_PD_MODEH	GPIO_PD_MODEH99,3780
#define GPIO_PE_MODEH	GPIO_PE_MODEH100,3826
#define GPIO_P_MODEH_MODEx_MASK(GPIO_P_MODEH_MODEx_MASK103,3940
#define GPIO_P_MODEH_MODEx(GPIO_P_MODEH_MODEx104,4007
#define GPIO_P_MODEH_MODE8_MASK	GPIO_P_MODEH_MODE8_MASK106,4077
#define GPIO_P_MODEH_MODE8(GPIO_P_MODEH_MODE8107,4137
#define GPIO_P_MODEH_MODE9_MASK	GPIO_P_MODEH_MODE9_MASK109,4199
#define GPIO_P_MODEH_MODE9(GPIO_P_MODEH_MODE9110,4259
#define GPIO_P_MODEH_MODE10_MASK	GPIO_P_MODEH_MODE10_MASK112,4321
#define GPIO_P_MODEH_MODE10(GPIO_P_MODEH_MODE10113,4382
#define GPIO_P_MODEH_MODE11_MASK	GPIO_P_MODEH_MODE11_MASK115,4446
#define GPIO_P_MODEH_MODE11(GPIO_P_MODEH_MODE11116,4507
#define GPIO_P_MODEH_MODE12_MASK	GPIO_P_MODEH_MODE12_MASK118,4571
#define GPIO_P_MODEH_MODE12(GPIO_P_MODEH_MODE12119,4632
#define GPIO_P_MODEH_MODE13_MASK	GPIO_P_MODEH_MODE13_MASK121,4696
#define GPIO_P_MODEH_MODE13(GPIO_P_MODEH_MODE13122,4757
#define GPIO_P_MODEH_MODE14_MASK	GPIO_P_MODEH_MODE14_MASK124,4821
#define GPIO_P_MODEH_MODE14(GPIO_P_MODEH_MODE14125,4882
#define GPIO_P_MODEH_MODE15_MASK	GPIO_P_MODEH_MODE15_MASK127,4946
#define GPIO_P_MODEH_MODE15(GPIO_P_MODEH_MODE15128,5007
#define GPIO_P_DOUT(GPIO_P_DOUT130,5071
#define GPIO_PA_DOUT	GPIO_PA_DOUT131,5120
#define GPIO_PB_DOUT	GPIO_PB_DOUT132,5164
#define GPIO_PC_DOUT	GPIO_PC_DOUT133,5208
#define GPIO_PD_DOUT	GPIO_PD_DOUT134,5252
#define GPIO_PE_DOUT	GPIO_PE_DOUT135,5296
#define GPIO_P_DOUTSET(GPIO_P_DOUTSET137,5341
#define GPIO_PA_DOUTSET	GPIO_PA_DOUTSET138,5393
#define GPIO_PB_DOUTSET	GPIO_PB_DOUTSET139,5443
#define GPIO_PC_DOUTSET	GPIO_PC_DOUTSET140,5493
#define GPIO_PD_DOUTSET	GPIO_PD_DOUTSET141,5543
#define GPIO_PE_DOUTSET	GPIO_PE_DOUTSET142,5593
#define GPIO_P_DOUTCLR(GPIO_P_DOUTCLR144,5644
#define GPIO_PA_DOUTCLR	GPIO_PA_DOUTCLR145,5696
#define GPIO_PB_DOUTCLR	GPIO_PB_DOUTCLR146,5746
#define GPIO_PC_DOUTCLR	GPIO_PC_DOUTCLR147,5796
#define GPIO_PD_DOUTCLR	GPIO_PD_DOUTCLR148,5846
#define GPIO_PE_DOUTCLR	GPIO_PE_DOUTCLR149,5896
#define GPIO_P_DOUTTGL(GPIO_P_DOUTTGL151,5947
#define GPIO_PA_DOUTTGL	GPIO_PA_DOUTTGL152,5999
#define GPIO_PB_DOUTTGL	GPIO_PB_DOUTTGL153,6049
#define GPIO_PC_DOUTTGL	GPIO_PC_DOUTTGL154,6099
#define GPIO_PD_DOUTTGL	GPIO_PD_DOUTTGL155,6149
#define GPIO_PE_DOUTTGL	GPIO_PE_DOUTTGL156,6199
#define GPIO_P_DIN(GPIO_P_DIN158,6250
#define GPIO_PA_DIN	GPIO_PA_DIN159,6298
#define GPIO_PB_DIN	GPIO_PB_DIN160,6340
#define GPIO_PC_DIN	GPIO_PC_DIN161,6382
#define GPIO_PD_DIN	GPIO_PD_DIN162,6424
#define GPIO_PE_DIN	GPIO_PE_DIN163,6466
#define GPIO_P_PINLOCKN(GPIO_P_PINLOCKN165,6509
#define GPIO_PA_PINLOCKN	GPIO_PA_PINLOCKN166,6562
#define GPIO_PB_PINLOCKN	GPIO_PB_PINLOCKN167,6613
#define GPIO_PC_PINLOCKN	GPIO_PC_PINLOCKN168,6664
#define GPIO_PD_PINLOCKN	GPIO_PD_PINLOCKN169,6715
#define GPIO_PE_PINLOCKN	GPIO_PE_PINLOCKN170,6766
#define GPIO_EXTIPSELL	GPIO_EXTIPSELL172,6818
#define GPIO_EXTIPSELH	GPIO_EXTIPSELH173,6869
#define GPIO_EXTIRISE	GPIO_EXTIRISE174,6920
#define GPIO_EXTIFALL	GPIO_EXTIFALL175,6970
#define GPIO_IEN	GPIO_IEN176,7020
#define GPIO_IF	GPIO_IF177,7065
#define GPIO_IFS	GPIO_IFS178,7110
#define GPIO_IFC	GPIO_IFC179,7155
#define GPIO_ROUTE	GPIO_ROUTE180,7200
#define GPIO_INSENSE	GPIO_INSENSE181,7247
#define GPIO_LOCK	GPIO_LOCK182,7296
#define GPIO_CTRL	GPIO_CTRL183,7342
#define GPIO_CMD	GPIO_CMD184,7388
#define GPIO_EM4WUEN	GPIO_EM4WUEN185,7433
#define GPIO_EM4WUPOL	GPIO_EM4WUPOL186,7482
#define GPIO_EM4WUCAUSE	GPIO_EM4WUCAUSE187,7532
#define GPIO_EXTIPSEL_MASK(GPIO_EXTIPSEL_MASK190,7642
#define GPIO_EXTIPSEL_PORTMASK(GPIO_EXTIPSEL_PORTMASK191,7694
#define GPIO_EXTIPSEL_PORTA	GPIO_EXTIPSEL_PORTA192,7752
#define GPIO_EXTIPSEL_PORTB	GPIO_EXTIPSEL_PORTB193,7785
#define GPIO_EXTIPSEL_PORTC	GPIO_EXTIPSEL_PORTC194,7818
#define GPIO_EXTIPSEL_PORTD	GPIO_EXTIPSEL_PORTD195,7851
#define GPIO_EXTIPSEL_PORTE	GPIO_EXTIPSEL_PORTE196,7884
#define GPIO_EXTIPSEL_PORTF	GPIO_EXTIPSEL_PORTF197,7917
#define GPIO_ROUTE_SWCLKPEN	GPIO_ROUTE_SWCLKPEN199,7951
#define GPIO_ROUTE_SWDIOPEN	GPIO_ROUTE_SWDIOPEN200,7989
#define GPIO_ROUTE_SWOPEN	GPIO_ROUTE_SWOPEN201,8027
#define GPIO_ROUTE_SWLOCATION_SHIFT	GPIO_ROUTE_SWLOCATION_SHIFT203,8064
#define GPIO_ROUTE_SWLOCATION_MASK	GPIO_ROUTE_SWLOCATION_MASK204,8104
#define GPIO_ROUTE_SWLOCATION(GPIO_ROUTE_SWLOCATION205,8176
#define GPIO_ROUTE_TCLKPEN	GPIO_ROUTE_TCLKPEN208,8281
#define GPIO_ROUTE_TD0PEN	GPIO_ROUTE_TD0PEN209,8319
#define GPIO_ROUTE_TD1PEN	GPIO_ROUTE_TD1PEN210,8356
#define GPIO_ROUTE_TD2PEN	GPIO_ROUTE_TD2PEN211,8393
#define GPIO_ROUTE_TD3PEN	GPIO_ROUTE_TD3PEN212,8430
#define GPIO_ROUTE_ETMLOCATION_SHIFT	GPIO_ROUTE_ETMLOCATION_SHIFT214,8468
#define GPIO_ROUTE_ETMLOCATION_MASK	GPIO_ROUTE_ETMLOCATION_MASK215,8510
#define GPIO_ROUTE_ETMLOCATION(GPIO_ROUTE_ETMLOCATION216,8584
#define GPIO_ROUTE_ETMLOCATION_LOCx(GPIO_ROUTE_ETMLOCATION_LOCx218,8691
#define GPIO_ROUTE_ETMLOCATION_LOC0	GPIO_ROUTE_ETMLOCATION_LOC0219,8756
#define GPIO_ROUTE_ETMLOCATION_LOC1	GPIO_ROUTE_ETMLOCATION_LOC1220,8823
#define GPIO_ROUTE_ETMLOCATION_LOC2	GPIO_ROUTE_ETMLOCATION_LOC2221,8890
#define GPIO_ROUTE_ETMLOCATION_LOC3	GPIO_ROUTE_ETMLOCATION_LOC3222,8957
#define GPIO_INSENSE_INT	GPIO_INSENSE_INT224,9025
#define GPIO_INSENSE_PRS	GPIO_INSENSE_PRS225,9060
#define GPIO_LOCK_LOCKKEY_SHIFT	GPIO_LOCK_LOCKKEY_SHIFT227,9096
#define GPIO_LOCK_LOCKKEY_MASK	GPIO_LOCK_LOCKKEY_MASK228,9133
#define GPIO_LOCK_LOCKKEY_UNLOCKED	GPIO_LOCK_LOCKKEY_UNLOCKED229,9201
#define GPIO_LOCK_LOCKKEY_LOCKED	GPIO_LOCK_LOCKKEY_LOCKED230,9272
#define GPIO_LOCK_LOCKKEY_LOCK	GPIO_LOCK_LOCKKEY_LOCK231,9341
#define GPIO_LOCK_LOCKKEY_UNLOCK	GPIO_LOCK_LOCKKEY_UNLOCK232,9409
#define GPIO_CTRL_EM4RET	GPIO_CTRL_EM4RET234,9479
#define GPIO_CMD_EM4WUCLR	GPIO_CMD_EM4WUCLR236,9515
#define GPIO_EM4WUEN_EM4WUEN_A0	GPIO_EM4WUEN_EM4WUEN_A0238,9552
#define GPIO_EM4WUEN_EM4WUEN_A6	GPIO_EM4WUEN_EM4WUEN_A6239,9594
#define GPIO_EM4WUEN_EM4WUEN_C9	GPIO_EM4WUEN_EM4WUEN_C9240,9636
#define GPIO_EM4WUEN_EM4WUEN_F1	GPIO_EM4WUEN_EM4WUEN_F1241,9678
#define GPIO_EM4WUEN_EM4WUEN_F2	GPIO_EM4WUEN_EM4WUEN_F2242,9720
#define GPIO_EM4WUEN_EM4WUEN_E13	GPIO_EM4WUEN_EM4WUEN_E13243,9762
#define GPIO_EM4WUPOL_EM4WUPOL_A0	GPIO_EM4WUPOL_EM4WUPOL_A0245,9805
#define GPIO_EM4WUPOL_EM4WUPOL_A6	GPIO_EM4WUPOL_EM4WUPOL_A6246,9848
#define GPIO_EM4WUPOL_EM4WUPOL_C9	GPIO_EM4WUPOL_EM4WUPOL_C9247,9891
#define GPIO_EM4WUPOL_EM4WUPOL_F1	GPIO_EM4WUPOL_EM4WUPOL_F1248,9934
#define GPIO_EM4WUPOL_EM4WUPOL_F2	GPIO_EM4WUPOL_EM4WUPOL_F2249,9977
#define GPIO_EM4WUPOL_EM4WUPOL_E13	GPIO_EM4WUPOL_EM4WUPOL_E13250,10020
#define GPIO0	GPIO0252,10065
#define GPIO1	GPIO1253,10091
#define GPIO2	GPIO2254,10117
#define GPIO3	GPIO3255,10143
#define GPIO4	GPIO4256,10169
#define GPIO5	GPIO5257,10195
#define GPIO6	GPIO6258,10221
#define GPIO7	GPIO7259,10247
#define GPIO8	GPIO8260,10273
#define GPIO9	GPIO9261,10299
#define GPIO10	GPIO10262,10325
#define GPIO11	GPIO11263,10353
#define GPIO12	GPIO12264,10381
#define GPIO13	GPIO13265,10409
#define GPIO14	GPIO14266,10437
#define GPIO15	GPIO15267,10465
#define GPIO_ALL	GPIO_ALL268,10493
enum gpio_mode {gpio_mode274,10652
	GPIO_MODE_DISABLE = 0,GPIO_MODE_DISABLE275,10669
	GPIO_MODE_INPUT,GPIO_MODE_INPUT276,10693
	GPIO_MODE_INPUT_PULL,GPIO_MODE_INPUT_PULL277,10711
	GPIO_MODE_INPUT_PULL_FILTER,GPIO_MODE_INPUT_PULL_FILTER278,10734
	GPIO_MODE_PUSH_PULL,GPIO_MODE_PUSH_PULL279,10764
	GPIO_MODE_PUSH_PULL_DRIVE,GPIO_MODE_PUSH_PULL_DRIVE280,10786
	GPIO_MODE_WIRED_OR,GPIO_MODE_WIRED_OR281,10814
	GPIO_MODE_WIRED_OR_PULL_DOWN,GPIO_MODE_WIRED_OR_PULL_DOWN282,10835
	GPIO_MODE_WIRED_AND,GPIO_MODE_WIRED_AND283,10866
	GPIO_MODE_WIRED_AND_FILTER,GPIO_MODE_WIRED_AND_FILTER284,10888
	GPIO_MODE_WIRED_AND_PULLUP,GPIO_MODE_WIRED_AND_PULLUP285,10917
	GPIO_MODE_WIRED_AND_PULLUP_FILTER,GPIO_MODE_WIRED_AND_PULLUP_FILTER286,10946
	GPIO_MODE_WIRED_AND_DRIVE,GPIO_MODE_WIRED_AND_DRIVE287,10982
	GPIO_MODE_WIRED_AND_DRIVE_FILTER,GPIO_MODE_WIRED_AND_DRIVE_FILTER288,11010
	GPIO_MODE_WIRED_AND_DRIVE_PULLUP,GPIO_MODE_WIRED_AND_DRIVE_PULLUP289,11045
	GPIO_MODE_WIRED_AND_DRIVE_PULLUP_FILTERGPIO_MODE_WIRED_AND_DRIVE_PULLUP_FILTER290,11080
enum gpio_drive_strength {gpio_drive_strength294,11148
	GPIO_STRENGTH_STANDARD = 0,GPIO_STRENGTH_STANDARD295,11175
	GPIO_STRENGTH_LOWEST,GPIO_STRENGTH_LOWEST296,11204
	GPIO_STRENGTH_HIGH,GPIO_STRENGTH_HIGH297,11227
	GPIO_STRENGTH_LOWGPIO_STRENGTH_LOW298,11248
#define GPIOA GPIOA302,11293
#define GPIOB GPIOB303,11315
#define GPIOC GPIOC304,11337
#define GPIOD GPIOD305,11359
#define GPIOE GPIOE306,11381
#define GPIOF GPIOF307,11403

../../../../libopencm3/include/libopencm3/efm32/common/usart_common.h,22469
#define USART_CTRL(USART_CTRL29,930
#define USART_FRAME(USART_FRAME30,979
#define USART_TRIGCTRL(USART_TRIGCTRL31,1029
#define USART_CMD(USART_CMD32,1082
#define USART_STATUS(USART_STATUS33,1131
#define USART_CLKDIV(USART_CLKDIV34,1182
#define USART_RXDATAX(USART_RXDATAX35,1233
#define USART_RXDATA(USART_RXDATA36,1285
#define USART_RXDOUBLEX(USART_RXDOUBLEX37,1336
#define USART_RXDOUBLE(USART_RXDOUBLE38,1390
#define USART_RXDATAXP(USART_RXDATAXP39,1443
#define USART_RXDOUBLEXP(USART_RXDOUBLEXP40,1496
#define USART_TXDATAX(USART_TXDATAX41,1551
#define USART_TXDATA(USART_TXDATA42,1603
#define USART_TXDOUBLEX(USART_TXDOUBLEX43,1654
#define USART_TXDOUBLE(USART_TXDOUBLE44,1708
#define USART_IF(USART_IF45,1761
#define USART_IFS(USART_IFS46,1809
#define USART_IFC(USART_IFC47,1858
#define USART_IEN(USART_IEN48,1907
#define USART_IRCTRL(USART_IRCTRL49,1956
#define USART_ROUTE(USART_ROUTE50,2007
#define USART_INPUT(USART_INPUT51,2057
#define USART_I2SCTRL(USART_I2SCTRL52,2107
#define USART_CTRL_SMSDELAY	USART_CTRL_SMSDELAY55,2177
#define USART_CTRL_MVDIS	USART_CTRL_MVDIS56,2216
#define USART_CTRL_AUTOTX	USART_CTRL_AUTOTX57,2252
#define USART_CTRL_BYTESWAP	USART_CTRL_BYTESWAP58,2289
#define USART_CTRL_TXDELAY_SHIFT	USART_CTRL_TXDELAY_SHIFT60,2329
#define USART_CTRL_TXDELAY_MASK	USART_CTRL_TXDELAY_MASK61,2367
#define USART_CTRL_TXDELAY(USART_CTRL_TXDELAY62,2434
#define USART_CTRL_TXDELAY_NONE	USART_CTRL_TXDELAY_NONE64,2531
#define USART_CTRL_TXDELAY_SINGLE	USART_CTRL_TXDELAY_SINGLE65,2566
#define USART_CTRL_TXDELAY_DOUBLE	USART_CTRL_TXDELAY_DOUBLE66,2602
#define USART_CTRL_TXDELAY_TRIPLE	USART_CTRL_TXDELAY_TRIPLE67,2638
#define USART_CTRL_SSSEARLY	USART_CTRL_SSSEARLY69,2675
#define USART_CTRL_ERRSTX	USART_CTRL_ERRSTX70,2714
#define USART_CTRL_ERRSRX	USART_CTRL_ERRSRX71,2751
#define USART_CTRL_ERRSDMA	USART_CTRL_ERRSDMA72,2788
#define USART_CTRL_BIT8DV	USART_CTRL_BIT8DV73,2826
#define USART_CTRL_SKIPPERRF	USART_CTRL_SKIPPERRF74,2863
#define USART_CTRL_SCRETRANS	USART_CTRL_SCRETRANS75,2903
#define USART_CTRL_SCMODE	USART_CTRL_SCMODE76,2943
#define USART_CTRL_AUTOTRI	USART_CTRL_AUTOTRI77,2980
#define USART_CTRL_AUTOCS	USART_CTRL_AUTOCS78,3018
#define USART_CTRL_CSINV	USART_CTRL_CSINV79,3055
#define USART_CTRL_TXINV	USART_CTRL_TXINV80,3091
#define USART_CTRL_RXINV	USART_CTRL_RXINV81,3127
#define USART_CTRL_TXBIL	USART_CTRL_TXBIL82,3163
#define USART_CTRL_CSMA	USART_CTRL_CSMA83,3199
#define USART_CTRL_MSBF	USART_CTRL_MSBF84,3235
#define USART_CTRL_CLKPHA	USART_CTRL_CLKPHA85,3271
#define USART_CTRL_CLKPOL	USART_CTRL_CLKPOL86,3307
#define USART_CTRL_OVS_SHIFT	USART_CTRL_OVS_SHIFT88,3344
#define USART_CTRL_OVS_MASK	USART_CTRL_OVS_MASK89,3378
#define USART_CTRL_OVS(USART_CTRL_OVS90,3437
#define USART_CTRL_OVS_X16	USART_CTRL_OVS_X1692,3522
#define USART_CTRL_OVS_X8	USART_CTRL_OVS_X893,3552
#define USART_CTRL_OVS_X6	USART_CTRL_OVS_X694,3581
#define USART_CTRL_OVS_X4	USART_CTRL_OVS_X495,3610
#define USART_CTRL_MPAB	USART_CTRL_MPAB97,3640
#define USART_CTRL_MPM	USART_CTRL_MPM98,3675
#define USART_CTRL_CCEN	USART_CTRL_CCEN99,3709
#define USART_CTRL_LOOPBK	USART_CTRL_LOOPBK100,3744
#define USART_CTRL_SYNC	USART_CTRL_SYNC101,3780
#define USART_FRAME_STOPBITS_SHIFT	USART_FRAME_STOPBITS_SHIFT105,3835
#define USART_FRAME_STOPBITS_MASK	USART_FRAME_STOPBITS_MASK106,3875
#define USART_FRAME_STOPBITS(USART_FRAME_STOPBITS107,3945
#define USART_FRAME_STOPBITS_HALF	USART_FRAME_STOPBITS_HALF109,4048
#define USART_FRAME_STOPBITS_ONE	USART_FRAME_STOPBITS_ONE110,4084
#define USART_FRAME_STOPBITS_ONEANDAHALF	USART_FRAME_STOPBITS_ONEANDAHALF111,4119
#define USART_FRAME_STOPBITS_ONE_AND_A_HALF	USART_FRAME_STOPBITS_ONE_AND_A_HALF112,4162
#define USART_FRAME_STOPBITS_TWO	USART_FRAME_STOPBITS_TWO114,4242
#define USART_FRAME_PARITY_SHIFT	USART_FRAME_PARITY_SHIFT116,4278
#define USART_FRAME_PARITY_MASK	USART_FRAME_PARITY_MASK117,4315
#define USART_FRAME_PARITY(USART_FRAME_PARITY118,4382
#define USART_FRAME_PARITY_NONE	USART_FRAME_PARITY_NONE120,4479
#define USART_FRAME_PARITY_EVEN	USART_FRAME_PARITY_EVEN121,4514
#define USART_FRAME_PARITY_ODD	USART_FRAME_PARITY_ODD122,4549
#define USART_FRAME_DATABITS_SHIFT	USART_FRAME_DATABITS_SHIFT124,4584
#define USART_FRAME_DATABITS_MASK	USART_FRAME_DATABITS_MASK125,4623
#define USART_FRAME_DATABITS(USART_FRAME_DATABITS126,4693
#define USART_FRAME_DATABITS_FOUR	USART_FRAME_DATABITS_FOUR128,4796
#define USART_FRAME_DATABITS_FIVE	USART_FRAME_DATABITS_FIVE129,4832
#define USART_FRAME_DATABITS_SIX	USART_FRAME_DATABITS_SIX130,4868
#define USART_FRAME_DATABITS_SEVEN	USART_FRAME_DATABITS_SEVEN131,4903
#define USART_FRAME_DATABITS_EIGHT	USART_FRAME_DATABITS_EIGHT132,4940
#define USART_FRAME_DATABITS_NINE	USART_FRAME_DATABITS_NINE133,4977
#define USART_FRAME_DATABITS_TEN	USART_FRAME_DATABITS_TEN134,5013
#define USART_FRAME_DATABITS_ELEVEN	USART_FRAME_DATABITS_ELEVEN135,5048
#define USART_FRAME_DATABITS_TWELVE	USART_FRAME_DATABITS_TWELVE136,5086
#define USART_FRAME_DATABITS_THIRTEEN	USART_FRAME_DATABITS_THIRTEEN137,5124
#define USART_FRAME_DATABITS_FOURTEEN	USART_FRAME_DATABITS_FOURTEEN138,5165
#define USART_FRAME_DATABITS_FIFTEEN	USART_FRAME_DATABITS_FIFTEEN139,5206
#define USART_FRAME_DATABITS_SIXTEEN	USART_FRAME_DATABITS_SIXTEEN140,5246
#define USART_TRIGCTRL_AUTOTXTEN	USART_TRIGCTRL_AUTOTXTEN143,5308
#define USART_TRIGCTRL_TXTEN	USART_TRIGCTRL_TXTEN144,5350
#define USART_TRIGCTRL_RXTEN	USART_TRIGCTRL_RXTEN145,5389
#define USART_TRIGCTRL_TSEL_SHIFT	USART_TRIGCTRL_TSEL_SHIFT147,5429
#define USART_TRIGCTRL_TSEL_MASK	USART_TRIGCTRL_TSEL_MASK148,5467
#define USART_TRIGCTRL_TSEL_PRSCHx(USART_TRIGCTRL_TSEL_PRSCHx149,5535
#define USART_TRIGCTRL_TSEL_PRSCH0	USART_TRIGCTRL_TSEL_PRSCH0151,5640
#define USART_TRIGCTRL_TSEL_PRSCH1	USART_TRIGCTRL_TSEL_PRSCH1152,5677
#define USART_TRIGCTRL_TSEL_PRSCH2	USART_TRIGCTRL_TSEL_PRSCH2153,5714
#define USART_TRIGCTRL_TSEL_PRSCH3	USART_TRIGCTRL_TSEL_PRSCH3154,5751
#define USART_TRIGCTRL_TSEL_PRSCH4	USART_TRIGCTRL_TSEL_PRSCH4155,5788
#define USART_TRIGCTRL_TSEL_PRSCH5	USART_TRIGCTRL_TSEL_PRSCH5156,5825
#define USART_TRIGCTRL_TSEL_PRSCH6	USART_TRIGCTRL_TSEL_PRSCH6157,5862
#define USART_TRIGCTRL_TSEL_PRSCH7	USART_TRIGCTRL_TSEL_PRSCH7158,5899
#define USART_CMD_CLEARRX	USART_CMD_CLEARRX161,5953
#define USART_CMD_CLEARTX	USART_CMD_CLEARTX162,5990
#define USART_CMD_TXTRIDIS	USART_CMD_TXTRIDIS163,6027
#define USART_CMD_TXTRIEN	USART_CMD_TXTRIEN164,6064
#define USART_CMD_RXBLOCKDIS	USART_CMD_RXBLOCKDIS165,6100
#define USART_CMD_RXBLOCKEN	USART_CMD_RXBLOCKEN166,6139
#define USART_CMD_MASTERDIS	USART_CMD_MASTERDIS167,6177
#define USART_CMD_MASTEREN	USART_CMD_MASTEREN168,6215
#define USART_CMD_TXDIS	USART_CMD_TXDIS169,6252
#define USART_CMD_TXEN	USART_CMD_TXEN170,6287
#define USART_CMD_RXDIS	USART_CMD_RXDIS171,6321
#define USART_CMD_RXEN	USART_CMD_RXEN172,6356
#define USART_STATUS_RXFULLRIGHT	USART_STATUS_RXFULLRIGHT175,6410
#define USART_STATUS_RXDATAVRIGHT	USART_STATUS_RXDATAVRIGHT176,6453
#define USART_STATUS_TXBSRIGHT	USART_STATUS_TXBSRIGHT177,6497
#define USART_STATUS_TXBDRIGHT	USART_STATUS_TXBDRIGHT178,6539
#define USART_STATUS_RXFULL	USART_STATUS_RXFULL179,6580
#define USART_STATUS_RXDATAV	USART_STATUS_RXDATAV180,6618
#define USART_STATUS_TXBL	USART_STATUS_TXBL181,6657
#define USART_STATUS_TXC	USART_STATUS_TXC182,6693
#define USART_STATUS_TXTRI	USART_STATUS_TXTRI183,6728
#define USART_STATUS_RXBLOCK	USART_STATUS_RXBLOCK184,6765
#define USART_STATUS_MASTER	USART_STATUS_MASTER185,6804
#define USART_STATUS_TXENS	USART_STATUS_TXENS186,6842
#define USART_STATUS_RXENS	USART_STATUS_RXENS187,6879
#define USART_CLKDIV_DIV_SHIFT	USART_CLKDIV_DIV_SHIFT190,6936
#define USART_CLKDIV_DIV_MASK	USART_CLKDIV_DIV_MASK191,6972
#define USART_CLKDIV_DIV(USART_CLKDIV_DIV192,7038
#define USART_RXDATAX_FERR	USART_RXDATAX_FERR196,7149
#define USART_RXDATAX_PERR	USART_RXDATAX_PERR197,7187
#define USART_RXDATAX_RXDATA_SHIFT	USART_RXDATAX_RXDATA_SHIFT199,7226
#define USART_RXDATAX_RXDATA_MASK	USART_RXDATAX_RXDATA_MASK200,7265
#define USART_RXDOUBLEX_FERR1	USART_RXDOUBLEX_FERR1203,7360
#define USART_RXDOUBLEX_PERR1	USART_RXDOUBLEX_PERR1204,7401
#define USART_RXDOUBLEX_RXDATA1_SHIFT	USART_RXDOUBLEX_RXDATA1_SHIFT206,7443
#define USART_RXDOUBLEX_RXDATA1_MASK	USART_RXDOUBLEX_RXDATA1_MASK207,7486
#define USART_RXDOUBLEX_FERR0	USART_RXDOUBLEX_FERR0210,7568
#define USART_RXDOUBLEX_PERR0	USART_RXDOUBLEX_PERR0211,7609
#define USART_RXDOUBLEX_RXDATA0_SHIFT	USART_RXDOUBLEX_RXDATA0_SHIFT213,7651
#define USART_RXDOUBLEX_RXDATA0_MASK	USART_RXDOUBLEX_RXDATA0_MASK214,7693
#define USART_RXDOUBLE_RXDATA1_SHIFT	USART_RXDOUBLE_RXDATA1_SHIFT218,7796
#define USART_RXDOUBLE_RXDATA1_MASK	USART_RXDOUBLE_RXDATA1_MASK219,7837
#define USART_RXDOUBLE_RXDATA0_SHIFT	USART_RXDOUBLE_RXDATA0_SHIFT221,7913
#define USART_RXDOUBLE_RXDATA0_MASK	USART_RXDOUBLE_RXDATA0_MASK222,7954
#define USART_RXDATAXP_FERRP	USART_RXDATAXP_FERRP225,8051
#define USART_RXDATAXP_PERRP	USART_RXDATAXP_PERRP226,8091
#define USART_RXDATAXP_RXDATAP_SHIFT	USART_RXDATAXP_RXDATAP_SHIFT228,8132
#define USART_RXDATAXP_RXDATAP_MASK	USART_RXDATAXP_RXDATAP_MASK229,8173
#define USART_RXDOUBLEXP_FERR1	USART_RXDOUBLEXP_FERR1232,8273
#define USART_RXDOUBLEXP_PERR1	USART_RXDOUBLEXP_PERR1233,8315
#define USART_RXDOUBLEXP_RXDATA1_SHIFT	USART_RXDOUBLEXP_RXDATA1_SHIFT235,8358
#define USART_RXDOUBLEXP_RXDATA1_MASK	USART_RXDOUBLEXP_RXDATA1_MASK236,8402
#define USART_RXDOUBLEXP_FERR0	USART_RXDOUBLEXP_FERR0239,8486
#define USART_RXDOUBLEXP_PERR0	USART_RXDOUBLEXP_PERR0240,8528
#define USART_RXDOUBLEXP_RXDATA0_SHIFT	USART_RXDOUBLEXP_RXDATA0_SHIFT242,8571
#define USART_RXDOUBLEXP_RXDATA0_MASK	USART_RXDOUBLEXP_RXDATA0_MASK243,8614
#define USART_TXDATAX_RXENAT	USART_TXDATAX_RXENAT247,8718
#define USART_TXDATAX_TXDISAT	USART_TXDATAX_TXDISAT248,8758
#define USART_TXDATAX_TXBREAK	USART_TXDATAX_TXBREAK249,8799
#define USART_TXDATAX_TXTRIAT	USART_TXDATAX_TXTRIAT250,8840
#define USART_TXDATAX_UBRXAT	USART_TXDATAX_UBRXAT251,8881
#define USART_TXDATAX_TXDATAX_SHIFT	USART_TXDATAX_TXDATAX_SHIFT253,8922
#define USART_TXDATAX_TXDATAX_MASK	USART_TXDATAX_TXDATAX_MASK254,8962
#define USART_TXDOUBLEX_RXENAT1	USART_TXDOUBLEX_RXENAT1257,9059
#define USART_TXDOUBLEX_TXDISAT1	USART_TXDOUBLEX_TXDISAT1258,9102
#define USART_TXDOUBLEX_TXBREAK1	USART_TXDOUBLEX_TXBREAK1259,9145
#define USART_TXDOUBLEX_TXTRIAT1	USART_TXDOUBLEX_TXTRIAT1260,9188
#define USART_TXDOUBLEX_UBRXAT1	USART_TXDOUBLEX_UBRXAT1261,9231
#define USART_TXDOUBLEX_TXDATA1_SHIFT	USART_TXDOUBLEX_TXDATA1_SHIFT263,9275
#define USART_TXDOUBLEX_TXDATA1_MASK	USART_TXDOUBLEX_TXDATA1_MASK264,9318
#define USART_TXDOUBLEX_RXENAT0	USART_TXDOUBLEX_RXENAT0267,9400
#define USART_TXDOUBLEX_TXDISAT0	USART_TXDOUBLEX_TXDISAT0268,9443
#define USART_TXDOUBLEX_TXBREAK0	USART_TXDOUBLEX_TXBREAK0269,9486
#define USART_TXDOUBLEX_TXTRIAT0	USART_TXDOUBLEX_TXTRIAT0270,9529
#define USART_TXDOUBLEX_UBRXAT0	USART_TXDOUBLEX_UBRXAT0271,9572
#define USART_TXDOUBLEX_TXDATA0_SHIFT	USART_TXDOUBLEX_TXDATA0_SHIFT273,9616
#define USART_TXDOUBLEX_TXDATA0_MASK	USART_TXDOUBLEX_TXDATA0_MASK274,9658
#define USART_TXDOUBLE_TXDATA1_SHIFT	USART_TXDOUBLE_TXDATA1_SHIFT278,9761
#define USART_TXDOUBLE_TXDATA1_MASK	USART_TXDOUBLE_TXDATA1_MASK279,9802
#define USART_TXDOUBLE_TXDATA0_SHIFT	USART_TXDOUBLE_TXDATA0_SHIFT281,9878
#define USART_TXDOUBLE_TXDATA0_MASK	USART_TXDOUBLE_TXDATA0_MASK282,9919
#define USART_IF_CCF	USART_IF_CCF285,10010
#define USART_IF_SSM	USART_IF_SSM286,10043
#define USART_IF_MPAF	USART_IF_MPAF287,10076
#define USART_IF_FERR	USART_IF_FERR288,10110
#define USART_IF_PERR	USART_IF_PERR289,10143
#define USART_IF_TXUF	USART_IF_TXUF290,10176
#define USART_IF_TXOF	USART_IF_TXOF291,10209
#define USART_IF_RXUF	USART_IF_RXUF292,10242
#define USART_IF_RXOF	USART_IF_RXOF293,10275
#define USART_IF_RXFULL	USART_IF_RXFULL294,10308
#define USART_IF_RXDATAV	USART_IF_RXDATAV295,10343
#define USART_IF_TXBL	USART_IF_TXBL296,10378
#define USART_IF_TXC	USART_IF_TXC297,10411
#define USART_IFS_CCF	USART_IFS_CCF300,10460
#define USART_IFS_SSM	USART_IFS_SSM301,10494
#define USART_IFS_MPAF	USART_IFS_MPAF302,10528
#define USART_IFS_FERR	USART_IFS_FERR303,10563
#define USART_IFS_PERR	USART_IFS_PERR304,10597
#define USART_IFS_TXUF	USART_IFS_TXUF305,10631
#define USART_IFS_TXOF	USART_IFS_TXOF306,10665
#define USART_IFS_RXUF	USART_IFS_RXUF307,10699
#define USART_IFS_RXOF	USART_IFS_RXOF308,10733
#define USART_IFS_RXFULL	USART_IFS_RXFULL309,10767
#define USART_IFS_RXDATAV	USART_IFS_RXDATAV310,10802
#define USART_IFS_TXBL	USART_IFS_TXBL311,10838
#define USART_IFS_TXC	USART_IFS_TXC312,10872
#define USART_IFC_CCF	USART_IFC_CCF315,10922
#define USART_IFC_SSM	USART_IFC_SSM316,10956
#define USART_IFC_MPAF	USART_IFC_MPAF317,10990
#define USART_IFC_FERR	USART_IFC_FERR318,11025
#define USART_IFC_PERR	USART_IFC_PERR319,11059
#define USART_IFC_TXUF	USART_IFC_TXUF320,11093
#define USART_IFC_TXOF	USART_IFC_TXOF321,11127
#define USART_IFC_RXUF	USART_IFC_RXUF322,11161
#define USART_IFC_RXOF	USART_IFC_RXOF323,11195
#define USART_IFC_RXFULL	USART_IFC_RXFULL324,11229
#define USART_IFC_RXDATAV	USART_IFC_RXDATAV325,11264
#define USART_IFC_TXBL	USART_IFC_TXBL326,11300
#define USART_IFC_TXC	USART_IFC_TXC327,11334
#define USART_IEN_CCF	USART_IEN_CCF330,11384
#define USART_IEN_SSM	USART_IEN_SSM331,11418
#define USART_IEN_MPAF	USART_IEN_MPAF332,11452
#define USART_IEN_FERR	USART_IEN_FERR333,11487
#define USART_IEN_PERR	USART_IEN_PERR334,11521
#define USART_IEN_TXUF	USART_IEN_TXUF335,11555
#define USART_IEN_TXOF	USART_IEN_TXOF336,11589
#define USART_IEN_RXUF	USART_IEN_RXUF337,11623
#define USART_IEN_RXOF	USART_IEN_RXOF338,11657
#define USART_IEN_RXFULL	USART_IEN_RXFULL339,11691
#define USART_IEN_RXDATAV	USART_IEN_RXDATAV340,11726
#define USART_IEN_TXBL	USART_IEN_TXBL341,11762
#define USART_IEN_TXC	USART_IEN_TXC342,11796
#define USART_IRCTRL_IRPRSEN	USART_IRCTRL_IRPRSEN345,11849
#define USART_IRCTRL_IRPRSSEL_SHIFT	USART_IRCTRL_IRPRSSEL_SHIFT347,11889
#define USART_IRCTRL_IRPRSSEL_MASK	USART_IRCTRL_IRPRSSEL_MASK348,11929
#define USART_IRCTRL_IRPRSSEL(USART_IRCTRL_IRPRSSEL349,12001
#define USART_IRCTRL_IRPRSSEL_PRSCHx(USART_IRCTRL_IRPRSSEL_PRSCHx351,12105
#define USART_IRCTRL_IRPRSSEL_PRSCH0	USART_IRCTRL_IRPRSSEL_PRSCH0352,12170
#define USART_IRCTRL_IRPRSSEL_PRSCH1	USART_IRCTRL_IRPRSSEL_PRSCH1353,12209
#define USART_IRCTRL_IRPRSSEL_PRSCH2	USART_IRCTRL_IRPRSSEL_PRSCH2354,12248
#define USART_IRCTRL_IRPRSSEL_PRSCH3	USART_IRCTRL_IRPRSSEL_PRSCH3355,12287
#define USART_IRCTRL_IRPRSSEL_PRSCH4	USART_IRCTRL_IRPRSSEL_PRSCH4356,12326
#define USART_IRCTRL_IRPRSSEL_PRSCH5	USART_IRCTRL_IRPRSSEL_PRSCH5357,12365
#define USART_IRCTRL_IRPRSSEL_PRSCH6	USART_IRCTRL_IRPRSSEL_PRSCH6358,12404
#define USART_IRCTRL_IRPRSSEL_PRSCH7	USART_IRCTRL_IRPRSSEL_PRSCH7359,12443
#define USART_IRCTRL_IRFILT	USART_IRCTRL_IRFILT361,12483
#define USART_IRCTRL_IRPW_SHIFT	USART_IRCTRL_IRPW_SHIFT363,12522
#define USART_IRCTRL_IRPW_MASK	USART_IRCTRL_IRPW_MASK364,12559
#define USART_IRCTRL_IRPW(USART_IRCTRL_IRPW365,12624
#define USART_IRCTRL_IRPW_ONE	USART_IRCTRL_IRPW_ONE367,12717
#define USART_IRCTRL_IRPW_TWO	USART_IRCTRL_IRPW_TWO368,12750
#define USART_IRCTRL_IRPW_THREE	USART_IRCTRL_IRPW_THREE369,12783
#define USART_IRCTRL_IRPW_FOUR	USART_IRCTRL_IRPW_FOUR370,12818
#define USART_IRCTRL_IREN	USART_IRCTRL_IREN372,12853
#define USART_ROUTE_LOCATION_SHIFT	USART_ROUTE_LOCATION_SHIFT375,12908
#define USART_ROUTE_LOCATION_MASK	USART_ROUTE_LOCATION_MASK376,12947
#define USART_ROUTE_LOCATION(USART_ROUTE_LOCATION377,13017
#define USART_ROUTE_LOCATION_LOCx(USART_ROUTE_LOCATION_LOCx379,13119
#define USART_ROUTE_LOCATION_LOC0	USART_ROUTE_LOCATION_LOC0380,13180
#define USART_ROUTE_LOCATION_LOC1	USART_ROUTE_LOCATION_LOC1381,13216
#define USART_ROUTE_LOCATION_LOC2	USART_ROUTE_LOCATION_LOC2382,13252
#define USART_ROUTE_LOCATION_LOC3	USART_ROUTE_LOCATION_LOC3383,13288
#define USART_ROUTE_LOCATION_LOC4	USART_ROUTE_LOCATION_LOC4384,13324
#define USART_ROUTE_LOCATION_LOC5	USART_ROUTE_LOCATION_LOC5385,13360
#define USART_ROUTE_CLKPEN	USART_ROUTE_CLKPEN387,13397
#define USART_ROUTE_CSPEN	USART_ROUTE_CSPEN388,13434
#define USART_ROUTE_TXPEN	USART_ROUTE_TXPEN389,13470
#define USART_ROUTE_RXPEN	USART_ROUTE_RXPEN390,13506
#define USART_INPUT_RXPRS	USART_INPUT_RXPRS393,13561
#define USART_INPUT_RXPRSSEL_SHIFT	USART_INPUT_RXPRSSEL_SHIFT395,13598
#define USART_INPUT_RXPRSSEL_MASK	USART_INPUT_RXPRSSEL_MASK396,13637
#define USART_INPUT_RXPRSSEL(USART_INPUT_RXPRSSEL397,13707
#define USART_INPUT_RXPRSSEL_PRSCHx(USART_INPUT_RXPRSSEL_PRSCHx399,13808
#define USART_INPUT_RXPRSSEL_PRSCH0	USART_INPUT_RXPRSSEL_PRSCH0400,13871
#define USART_INPUT_RXPRSSEL_PRSCH1	USART_INPUT_RXPRSSEL_PRSCH1401,13909
#define USART_INPUT_RXPRSSEL_PRSCH2	USART_INPUT_RXPRSSEL_PRSCH2402,13947
#define USART_INPUT_RXPRSSEL_PRSCH3	USART_INPUT_RXPRSSEL_PRSCH3403,13985
#define USART_INPUT_RXPRSSEL_PRSCH4	USART_INPUT_RXPRSSEL_PRSCH4404,14023
#define USART_INPUT_RXPRSSEL_PRSCH5	USART_INPUT_RXPRSSEL_PRSCH5405,14061
#define USART_INPUT_RXPRSSEL_PRSCH6	USART_INPUT_RXPRSSEL_PRSCH6406,14099
#define USART_INPUT_RXPRSSEL_PRSCH7	USART_INPUT_RXPRSSEL_PRSCH7407,14137
#define USART_INPUT_RXPRSSEL_PRSCH8	USART_INPUT_RXPRSSEL_PRSCH8408,14175
#define USART_INPUT_RXPRSSEL_PRSCH9	USART_INPUT_RXPRSSEL_PRSCH9409,14213
#define USART_INPUT_RXPRSSEL_PRSCH10	USART_INPUT_RXPRSSEL_PRSCH10410,14251
#define USART_INPUT_RXPRSSEL_PRSCH11	USART_INPUT_RXPRSSEL_PRSCH11411,14291
#define USART_I2SCTRL_FORMAT_SHIFT	USART_I2SCTRL_FORMAT_SHIFT414,14352
#define USART_I2SCTRL_FORMAT_MASK	USART_I2SCTRL_FORMAT_MASK415,14391
#define USART_I2SCTRL_FORMAT(USART_I2SCTRL_FORMAT416,14461
#define USART_I2SCTRL_FORMAT_W32D32	USART_I2SCTRL_FORMAT_W32D32418,14562
#define USART_I2SCTRL_FORMAT_W32D24M	USART_I2SCTRL_FORMAT_W32D24M419,14600
#define USART_I2SCTRL_FORMAT_W32D24	USART_I2SCTRL_FORMAT_W32D24420,14639
#define USART_I2SCTRL_FORMAT_W32D16	USART_I2SCTRL_FORMAT_W32D16421,14677
#define USART_I2SCTRL_FORMAT_W32D8	USART_I2SCTRL_FORMAT_W32D8422,14715
#define USART_I2SCTRL_FORMAT_W16D16	USART_I2SCTRL_FORMAT_W16D16423,14752
#define USART_I2SCTRL_FORMAT_W16D8	USART_I2SCTRL_FORMAT_W16D8424,14790
#define USART_I2SCTRL_FORMAT_W8D8	USART_I2SCTRL_FORMAT_W8D8425,14827
#define USART_I2SCTRL_DELAY	USART_I2SCTRL_DELAY427,14864
#define USART_I2SCTRL_DMASPLIT	USART_I2SCTRL_DMASPLIT428,14902
#define USART_I2SCTRL_JUSTIFY	USART_I2SCTRL_JUSTIFY429,14943
#define USART_I2SCTRL_MONO	USART_I2SCTRL_MONO430,14983
#define USART_I2SCTRL_EN	USART_I2SCTRL_EN431,15020
#define USART0	USART0434,15069
#define USART0_CTRL	USART0_CTRL435,15099
#define USART0_FRAME	USART0_FRAME436,15140
#define USART0_TRIGCTRL	USART0_TRIGCTRL437,15183
#define USART0_CMD	USART0_CMD438,15232
#define USART0_STATUS	USART0_STATUS439,15271
#define USART0_CLKDIV	USART0_CLKDIV440,15316
#define USART0_RXDATAX	USART0_RXDATAX441,15361
#define USART0_RXDATA	USART0_RXDATA442,15408
#define USART0_RXDOUBLEX	USART0_RXDOUBLEX443,15453
#define USART0_RXDOUBLE	USART0_RXDOUBLE444,15503
#define USART0_RXDATAXP	USART0_RXDATAXP445,15552
#define USART0_RXDOUBLEXP	USART0_RXDOUBLEXP446,15601
#define USART0_TXDATAX	USART0_TXDATAX447,15653
#define USART0_TXDATA	USART0_TXDATA448,15700
#define USART0_TXDOUBLEX	USART0_TXDOUBLEX449,15745
#define USART0_TXDOUBLE	USART0_TXDOUBLE450,15795
#define USART0_IF	USART0_IF451,15844
#define USART0_IFS	USART0_IFS452,15881
#define USART0_IFC	USART0_IFC453,15920
#define USART0_IEN	USART0_IEN454,15959
#define USART0_IRCTRL	USART0_IRCTRL455,15998
#define USART0_ROUTE	USART0_ROUTE456,16043
#define USART0_INPUT	USART0_INPUT457,16086
#define USART0_I2SCTRL	USART0_I2SCTRL458,16129
#define USART1	USART1461,16190
#define USART1_CTRL	USART1_CTRL462,16220
#define USART1_FRAME	USART1_FRAME463,16261
#define USART1_TRIGCTRL	USART1_TRIGCTRL464,16304
#define USART1_CMD	USART1_CMD465,16353
#define USART1_STATUS	USART1_STATUS466,16392
#define USART1_CLKDIV	USART1_CLKDIV467,16437
#define USART1_RXDATAX	USART1_RXDATAX468,16482
#define USART1_RXDATA	USART1_RXDATA469,16529
#define USART1_RXDOUBLEX	USART1_RXDOUBLEX470,16574
#define USART1_RXDOUBLE	USART1_RXDOUBLE471,16624
#define USART1_RXDATAXP	USART1_RXDATAXP472,16673
#define USART1_RXDOUBLEXP	USART1_RXDOUBLEXP473,16722
#define USART1_TXDATAX	USART1_TXDATAX474,16774
#define USART1_TXDATA	USART1_TXDATA475,16821
#define USART1_TXDOUBLEX	USART1_TXDOUBLEX476,16866
#define USART1_TXDOUBLE	USART1_TXDOUBLE477,16916
#define USART1_IF	USART1_IF478,16965
#define USART1_IFS	USART1_IFS479,17002
#define USART1_IFC	USART1_IFC480,17041
#define USART1_IEN	USART1_IEN481,17080
#define USART1_IRCTRL	USART1_IRCTRL482,17119
#define USART1_ROUTE	USART1_ROUTE483,17164
#define USART1_INPUT	USART1_INPUT484,17207
#define USART1_I2SCTRL	USART1_I2SCTRL485,17250
#define USART2	USART2488,17311
#define USART2_CTRL	USART2_CTRL489,17341
#define USART2_FRAME	USART2_FRAME490,17382
#define USART2_TRIGCTRL	USART2_TRIGCTRL491,17425
#define USART2_CMD	USART2_CMD492,17474
#define USART2_STATUS	USART2_STATUS493,17513
#define USART2_CLKDIV	USART2_CLKDIV494,17558
#define USART2_RXDATAX	USART2_RXDATAX495,17603
#define USART2_RXDATA	USART2_RXDATA496,17650
#define USART2_RXDOUBLEX	USART2_RXDOUBLEX497,17695
#define USART2_RXDOUBLE	USART2_RXDOUBLE498,17745
#define USART2_RXDATAXP	USART2_RXDATAXP499,17794
#define USART2_RXDOUBLEXP	USART2_RXDOUBLEXP500,17843
#define USART2_TXDATAX	USART2_TXDATAX501,17895
#define USART2_TXDATA	USART2_TXDATA502,17942
#define USART2_TXDOUBLEX	USART2_TXDOUBLEX503,17987
#define USART2_TXDOUBLE	USART2_TXDOUBLE504,18037
#define USART2_IF	USART2_IF505,18086
#define USART2_IFS	USART2_IFS506,18123
#define USART2_IFC	USART2_IFC507,18162
#define USART2_IEN	USART2_IEN508,18201
#define USART2_IRCTRL	USART2_IRCTRL509,18240
#define USART2_ROUTE	USART2_ROUTE510,18285
#define USART2_INPUT	USART2_INPUT511,18328
#define USART2_I2SCTRL	USART2_I2SCTRL512,18371

../../../../libopencm3/include/libopencm3/efm32/common/dac_common.h,21978
#define DAC_CTRL(DAC_CTRL30,962
#define DAC_STATUS(DAC_STATUS31,1008
#define DAC_CHx_CTRL(DAC_CHx_CTRL32,1055
#define DAC_CH0CTRL(DAC_CH0CTRL33,1122
#define DAC_CH1CTRL(DAC_CH1CTRL34,1170
#define DAC_IEN(DAC_IEN35,1218
#define DAC_IF(DAC_IF36,1264
#define DAC_IFS(DAC_IFS37,1309
#define DAC_IFC(DAC_IFC38,1355
#define DAC_CH0DATA(DAC_CH0DATA39,1401
#define DAC_CH1DATA(DAC_CH1DATA40,1450
#define DAC_COMBDATA(DAC_COMBDATA41,1499
#define DAC_CAL(DAC_CAL42,1549
#define DAC_BIASPROG(DAC_BIASPROG43,1595
#define DAC_OPACTRL(DAC_OPACTRL44,1645
#define DAC_OPAOFFSET(DAC_OPAOFFSET45,1694
#define DAC_OPA0MUX(DAC_OPA0MUX46,1745
#define DAC_OPA1MUX(DAC_OPA1MUX47,1794
#define DAC_OPA2MUX(DAC_OPA2MUX48,1843
#define DAC_CTRL_REFRSEL_SHIFT	DAC_CTRL_REFRSEL_SHIFT51,1908
#define DAC_CTRL_REFRSEL_MASK	DAC_CTRL_REFRSEL_MASK52,1945
#define DAC_CTRL_REFRSEL(DAC_CTRL_REFRSEL53,2008
#define DAC_CTRL_REFRSEL_8CYCLES	DAC_CTRL_REFRSEL_8CYCLES55,2099
#define DAC_CTRL_REFRSEL_16CYCLES	DAC_CTRL_REFRSEL_16CYCLES56,2134
#define DAC_CTRL_REFRSEL_32CYCLES	DAC_CTRL_REFRSEL_32CYCLES57,2170
#define DAC_CTRL_REFRSEL_64CYCLES	DAC_CTRL_REFRSEL_64CYCLES58,2206
#define DAC_CTRL_PRESC_SHIFT	DAC_CTRL_PRESC_SHIFT60,2243
#define DAC_CTRL_PRESC_MASK	DAC_CTRL_PRESC_MASK61,2278
#define DAC_CTRL_PRESC(DAC_CTRL_PRESC62,2337
#define DAC_CTRL_PRESC_DIV1	DAC_CTRL_PRESC_DIV164,2421
#define DAC_CTRL_PRESC_DIV2	DAC_CTRL_PRESC_DIV265,2452
#define DAC_CTRL_PRESC_DIV4	DAC_CTRL_PRESC_DIV466,2483
#define DAC_CTRL_PRESC_DIV8	DAC_CTRL_PRESC_DIV867,2514
#define DAC_CTRL_PRESC_DIV16	DAC_CTRL_PRESC_DIV1668,2545
#define DAC_CTRL_PRESC_DIV32	DAC_CTRL_PRESC_DIV3269,2577
#define DAC_CTRL_PRESC_DIV64	DAC_CTRL_PRESC_DIV6470,2609
#define DAC_CTRL_PRESC_DIV128	DAC_CTRL_PRESC_DIV12871,2641
#define DAC_CTRL_PRESC_NODIV	DAC_CTRL_PRESC_NODIV72,2674
#define DAC_CTRL_REFSEL_SHIFT	DAC_CTRL_REFSEL_SHIFT74,2725
#define DAC_CTRL_REFSEL_MASK	DAC_CTRL_REFSEL_MASK75,2760
#define DAC_CTRL_REFSEL(DAC_CTRL_REFSEL76,2821
#define DAC_CTRL_REFSEL_1V25	DAC_CTRL_REFSEL_1V2578,2908
#define DAC_CTRL_REFSEL_2V5	DAC_CTRL_REFSEL_2V579,2940
#define DAC_CTRL_REFSEL_VDD	DAC_CTRL_REFSEL_VDD80,2971
#define DAC_CTRL_CH0PRESCRST	DAC_CTRL_CH0PRESCRST82,3003
#define DAC_CTRL_OUTENPRS	DAC_CTRL_OUTENPRS83,3042
#define DAC_CTRL_OUTMODE_SHIFT	DAC_CTRL_OUTMODE_SHIFT85,3079
#define DAC_CTRL_OUTMODE_MASK	DAC_CTRL_OUTMODE_MASK86,3115
#define DAC_CTRL_OUTMODE(DAC_CTRL_OUTMODE87,3178
#define DAC_CTRL_OUTMODE_DISABLE	DAC_CTRL_OUTMODE_DISABLE89,3268
#define DAC_CTRL_OUTMODE_PIN	DAC_CTRL_OUTMODE_PIN90,3303
#define DAC_CTRL_OUTMODE_ADC	DAC_CTRL_OUTMODE_ADC91,3335
#define DAC_CTRL_OUTMODE_PINADC	DAC_CTRL_OUTMODE_PINADC92,3367
#define DAC_CTRL_CONVMODE_SHIFT	DAC_CTRL_CONVMODE_SHIFT94,3403
#define DAC_CTRL_CONVMODE_MASK	DAC_CTRL_CONVMODE_MASK95,3440
#define DAC_CTRL_CONVMODE(DAC_CTRL_CONVMODE96,3505
#define DAC_CTRL_CONVMODE_CONTINUOUS	DAC_CTRL_CONVMODE_CONTINUOUS98,3598
#define DAC_CTRL_CONVMODE_SAMPLEHOLD	DAC_CTRL_CONVMODE_SAMPLEHOLD99,3637
#define DAC_CTRL_CONVMODE_SAMPLEOFF	DAC_CTRL_CONVMODE_SAMPLEOFF100,3676
#define DAC_CTRL_SINMODE	DAC_CTRL_SINMODE102,3715
#define DAC_CTRL_DIFF	DAC_CTRL_DIFF103,3750
#define DAC_STATUS_CH1DV	DAC_STATUS_CH1DV106,3801
#define DAC_STATUS_CH0DV	DAC_STATUS_CH0DV107,3836
#define DAC_CH_CTRL_PRSSEL_SHIFT	DAC_CH_CTRL_PRSSEL_SHIFT110,3890
#define DAC_CH_CTRL_PRSSEL_MASK	DAC_CH_CTRL_PRSSEL_MASK111,3927
#define DAC_CH_CTRL_PRSSEL(DAC_CH_CTRL_PRSSEL112,3994
#define DAC_CH_CTRL_PRSSEL_PRSCHx(DAC_CH_CTRL_PRSSEL_PRSCHx114,4090
#define DAC_CH_CTRL_PRSSEL_PRSCH0	DAC_CH_CTRL_PRSSEL_PRSCH0115,4149
#define DAC_CH_CTRL_PRSSEL_PRSCH1	DAC_CH_CTRL_PRSSEL_PRSCH1116,4185
#define DAC_CH_CTRL_PRSSEL_PRSCH2	DAC_CH_CTRL_PRSSEL_PRSCH2117,4221
#define DAC_CH_CTRL_PRSSEL_PRSCH3	DAC_CH_CTRL_PRSSEL_PRSCH3118,4257
#define DAC_CH_CTRL_PRSSEL_PRSCH4	DAC_CH_CTRL_PRSSEL_PRSCH4119,4293
#define DAC_CH_CTRL_PRSSEL_PRSCH5	DAC_CH_CTRL_PRSSEL_PRSCH5120,4329
#define DAC_CH_CTRL_PRSSEL_PRSCH6	DAC_CH_CTRL_PRSSEL_PRSCH6121,4365
#define DAC_CH_CTRL_PRSSEL_PRSCH7	DAC_CH_CTRL_PRSSEL_PRSCH7122,4401
#define DAC_CH_CTRL_PRSSEL_PRSCH8	DAC_CH_CTRL_PRSSEL_PRSCH8123,4437
#define DAC_CH_CTRL_PRSSEL_PRSCH9	DAC_CH_CTRL_PRSSEL_PRSCH9124,4473
#define DAC_CH_CTRL_PRSSEL_PRSCH10	DAC_CH_CTRL_PRSSEL_PRSCH10125,4509
#define DAC_CH_CTRL_PRSSEL_PRSCH11	DAC_CH_CTRL_PRSSEL_PRSCH11126,4547
#define DAC_CH_CTRL_PRSEN	DAC_CH_CTRL_PRSEN128,4586
#define DAC_CH_CTRL_REFREN	DAC_CH_CTRL_REFREN129,4621
#define DAC_CH_CTRL_EN	DAC_CH_CTRL_EN130,4657
#define DAC_CH0CTRL_PRSSEL_SHIFT	DAC_CH0CTRL_PRSSEL_SHIFT133,4709
#define DAC_CH0CTRL_PRSSEL_MASK	DAC_CH0CTRL_PRSSEL_MASK134,4767
#define DAC_CH0CTRL_PRSSEL(DAC_CH0CTRL_PRSSEL135,4824
#define DAC_CH0CTRL_PRSSEL_PRSCHx(DAC_CH0CTRL_PRSSEL_PRSCHx136,4877
#define DAC_CH0CTRL_PRSSEL_PRSCH0	DAC_CH0CTRL_PRSSEL_PRSCH0137,4943
#define DAC_CH0CTRL_PRSSEL_PRSCH1	DAC_CH0CTRL_PRSSEL_PRSCH1138,5003
#define DAC_CH0CTRL_PRSSEL_PRSCH2	DAC_CH0CTRL_PRSSEL_PRSCH2139,5063
#define DAC_CH0CTRL_PRSSEL_PRSCH3	DAC_CH0CTRL_PRSSEL_PRSCH3140,5123
#define DAC_CH0CTRL_PRSSEL_PRSCH4	DAC_CH0CTRL_PRSSEL_PRSCH4141,5183
#define DAC_CH0CTRL_PRSSEL_PRSCH5	DAC_CH0CTRL_PRSSEL_PRSCH5142,5243
#define DAC_CH0CTRL_PRSSEL_PRSCH6	DAC_CH0CTRL_PRSSEL_PRSCH6143,5303
#define DAC_CH0CTRL_PRSSEL_PRSCH7	DAC_CH0CTRL_PRSSEL_PRSCH7144,5363
#define DAC_CH0CTRL_PRSSEL_PRSCH8	DAC_CH0CTRL_PRSSEL_PRSCH8145,5423
#define DAC_CH0CTRL_PRSSEL_PRSCH9	DAC_CH0CTRL_PRSSEL_PRSCH9146,5483
#define DAC_CH0CTRL_PRSSEL_PRSCH10	DAC_CH0CTRL_PRSSEL_PRSCH10147,5543
#define DAC_CH0CTRL_PRSSEL_PRSCH11	DAC_CH0CTRL_PRSSEL_PRSCH11148,5605
#define DAC_CH0CTRL_PRSEN	DAC_CH0CTRL_PRSEN150,5668
#define DAC_CH0CTRL_REFREN	DAC_CH0CTRL_REFREN151,5712
#define DAC_CH0CTRL_EN	DAC_CH0CTRL_EN152,5758
#define DAC_CH1CTRL_PRSSEL_SHIFT	DAC_CH1CTRL_PRSSEL_SHIFT155,5816
#define DAC_CH1CTRL_PRSSEL_MASK	DAC_CH1CTRL_PRSSEL_MASK156,5874
#define DAC_CH1CTRL_PRSSEL(DAC_CH1CTRL_PRSSEL157,5931
#define DAC_CH1CTRL_PRSSEL_PRSCHx(DAC_CH1CTRL_PRSSEL_PRSCHx158,5984
#define DAC_CH1CTRL_PRSSEL_PRSCH0	DAC_CH1CTRL_PRSSEL_PRSCH0159,6050
#define DAC_CH1CTRL_PRSSEL_PRSCH1	DAC_CH1CTRL_PRSSEL_PRSCH1160,6110
#define DAC_CH1CTRL_PRSSEL_PRSCH2	DAC_CH1CTRL_PRSSEL_PRSCH2161,6170
#define DAC_CH1CTRL_PRSSEL_PRSCH3	DAC_CH1CTRL_PRSSEL_PRSCH3162,6230
#define DAC_CH1CTRL_PRSSEL_PRSCH4	DAC_CH1CTRL_PRSSEL_PRSCH4163,6290
#define DAC_CH1CTRL_PRSSEL_PRSCH5	DAC_CH1CTRL_PRSSEL_PRSCH5164,6350
#define DAC_CH1CTRL_PRSSEL_PRSCH6	DAC_CH1CTRL_PRSSEL_PRSCH6165,6410
#define DAC_CH1CTRL_PRSSEL_PRSCH7	DAC_CH1CTRL_PRSSEL_PRSCH7166,6470
#define DAC_CH1CTRL_PRSSEL_PRSCH8	DAC_CH1CTRL_PRSSEL_PRSCH8167,6530
#define DAC_CH1CTRL_PRSSEL_PRSCH9	DAC_CH1CTRL_PRSSEL_PRSCH9168,6590
#define DAC_CH1CTRL_PRSSEL_PRSCH10	DAC_CH1CTRL_PRSSEL_PRSCH10169,6650
#define DAC_CH1CTRL_PRSSEL_PRSCH11	DAC_CH1CTRL_PRSSEL_PRSCH11170,6712
#define DAC_CH1CTRL_PRSEN	DAC_CH1CTRL_PRSEN172,6775
#define DAC_CH1CTRL_REFREN	DAC_CH1CTRL_REFREN173,6819
#define DAC_CH1CTRL_EN	DAC_CH1CTRL_EN174,6865
#define DAC_IEN_CH1UF	DAC_IEN_CH1UF177,6919
#define DAC_IEN_CH0UF	DAC_IEN_CH0UF178,6950
#define DAC_IEN_CH1	DAC_IEN_CH1179,6981
#define DAC_IEN_CH0	DAC_IEN_CH0180,7010
#define DAC_IF_CH1UF	DAC_IF_CH1UF183,7053
#define DAC_IF_CH0UF	DAC_IF_CH0UF184,7083
#define DAC_IF_CH1	DAC_IF_CH1185,7113
#define DAC_IF_CH0	DAC_IF_CH0186,7141
#define DAC_IFS_CH1UF	DAC_IFS_CH1UF189,7184
#define DAC_IFS_CH0UF	DAC_IFS_CH0UF190,7215
#define DAC_IFS_CH1	DAC_IFS_CH1191,7246
#define DAC_IFS_CH0	DAC_IFS_CH0192,7275
#define DAC_IFC_CH1UF	DAC_IFC_CH1UF195,7319
#define DAC_IFC_CH0UF	DAC_IFC_CH0UF196,7350
#define DAC_IFC_CH1	DAC_IFC_CH1197,7381
#define DAC_IFC_CH0	DAC_IFC_CH0198,7410
#define DAC_CAL_GAIN_SHIFT	DAC_CAL_GAIN_SHIFT201,7454
#define DAC_CAL_GAIN_MASK	DAC_CAL_GAIN_MASK202,7486
#define DAC_CAL_GAIN(DAC_CAL_GAIN203,7541
#define DAC_CAL_CH1OFFSET_SHIFT	DAC_CAL_CH1OFFSET_SHIFT206,7620
#define DAC_CAL_CH1OFFSET_MASK	DAC_CAL_CH1OFFSET_MASK207,7656
#define DAC_CAL_CH1OFFSET(DAC_CAL_CH1OFFSET208,7721
#define DAC_CAL_CH0OFFSET_SHIFT	DAC_CAL_CH0OFFSET_SHIFT211,7814
#define DAC_CAL_CH0OFFSET_MASK	DAC_CAL_CH0OFFSET_MASK212,7850
#define DAC_CAL_CH0OFFSET(DAC_CAL_CH0OFFSET213,7915
#define DAC_BIASPROG_OPA2HALFBIAS	DAC_BIASPROG_OPA2HALFBIAS217,8027
#define DAC_BIASPROG_OPA2BIASPROG_SHIFT	DAC_BIASPROG_OPA2BIASPROG_SHIFT219,8072
#define DAC_BIASPROG_OPA2BIASPROG_MASK	DAC_BIASPROG_OPA2BIASPROG_MASK220,8116
#define DAC_BIASPROG_OPA2BIASPROG(DAC_BIASPROG_OPA2BIASPROG221,8196
#define DAC_BIASPROG_HALFBIAS	DAC_BIASPROG_HALFBIAS225,8319
#define DAC_BIASPROG_BIASPROG_SHIFT	DAC_BIASPROG_BIASPROG_SHIFT227,8360
#define DAC_BIASPROG_BIASPROG_MASK	DAC_BIASPROG_BIASPROG_MASK228,8400
#define DAC_BIASPROG_BIASPROG(DAC_BIASPROG_BIASPROG229,8472
#define DAC_OPACTRL_OPA2SHORT	DAC_OPACTRL_OPA2SHORT233,8597
#define DAC_OPACTRL_OPA1SHORT	DAC_OPACTRL_OPA1SHORT234,8638
#define DAC_OPACTRL_OPA0SHORT	DAC_OPACTRL_OPA0SHORT235,8679
#define DAC_OPACTRL_OPA2LPFDIS_SHIFT	DAC_OPACTRL_OPA2LPFDIS_SHIFT237,8721
#define DAC_OPACTRL_OPA2LPFDIS_MASK	DAC_OPACTRL_OPA2LPFDIS_MASK238,8763
#define DAC_OPACTRL_OPA2LPFDIS(DAC_OPACTRL_OPA2LPFDIS239,8837
#define DAC_OPACTRL_OPA2LPFDIS_PLPFDIS	DAC_OPACTRL_OPA2LPFDIS_PLPFDIS241,8944
#define DAC_OPACTRL_OPA2LPFDIS_NLPFDIS	DAC_OPACTRL_OPA2LPFDIS_NLPFDIS242,8988
#define DAC_OPACTRL_OPA1LPFDIS_SHIFT	DAC_OPACTRL_OPA1LPFDIS_SHIFT244,9033
#define DAC_OPACTRL_OPA1LPFDIS_MASK	DAC_OPACTRL_OPA1LPFDIS_MASK245,9075
#define DAC_OPACTRL_OPA1LPFDIS(DAC_OPACTRL_OPA1LPFDIS246,9149
#define DAC_OPACTRL_OPA1LPFDIS_PLPFDIS	DAC_OPACTRL_OPA1LPFDIS_PLPFDIS248,9256
#define DAC_OPACTRL_OPA1LPFDIS_NLPFDIS	DAC_OPACTRL_OPA1LPFDIS_NLPFDIS249,9300
#define DAC_OPACTRL_OPA0LPFDIS_SHIFT	DAC_OPACTRL_OPA0LPFDIS_SHIFT251,9345
#define DAC_OPACTRL_OPA0LPFDIS_MASK	DAC_OPACTRL_OPA0LPFDIS_MASK252,9387
#define DAC_OPACTRL_OPA0LPFDIS(DAC_OPACTRL_OPA0LPFDIS253,9461
#define DAC_OPACTRL_OPA0LPFDIS_PLPFDIS	DAC_OPACTRL_OPA0LPFDIS_PLPFDIS255,9568
#define DAC_OPACTRL_OPA0LPFDIS_NLPFDIS	DAC_OPACTRL_OPA0LPFDIS_NLPFDIS256,9612
#define DAC_OPACTRL_OPA2HCMDIS	DAC_OPACTRL_OPA2HCMDIS258,9657
#define DAC_OPACTRL_OPA1HCMDIS	DAC_OPACTRL_OPA1HCMDIS259,9698
#define DAC_OPACTRL_OPA0HCMDIS	DAC_OPACTRL_OPA0HCMDIS260,9739
#define DAC_OPACTRL_OPA2EN	DAC_OPACTRL_OPA2EN262,9781
#define DAC_OPACTRL_OPA1EN	DAC_OPACTRL_OPA1EN263,9818
#define DAC_OPACTRL_OPA0EN	DAC_OPACTRL_OPA0EN264,9855
#define DAC_OPA0MUX_RESSEL_SHIFT	DAC_OPA0MUX_RESSEL_SHIFT267,9911
#define DAC_OPA0MUX_RESSEL_MASK	DAC_OPA0MUX_RESSEL_MASK268,9949
#define DAC_OPA0MUX_RESSEL_RESSEL(DAC_OPA0MUX_RESSEL_RESSEL269,10016
#define DAC_OPA0MUX_RESSEL_RESSEL_RESx(DAC_OPA0MUX_RESSEL_RESSEL_RESx271,10120
#define DAC_OPA0MUX_RESSEL_RESSEL_RES0	DAC_OPA0MUX_RESSEL_RESSEL_RES0272,10191
#define DAC_OPA0MUX_RESSEL_RESSEL_RES1	DAC_OPA0MUX_RESSEL_RESSEL_RES1273,10264
#define DAC_OPA0MUX_RESSEL_RESSEL_RES2	DAC_OPA0MUX_RESSEL_RESSEL_RES2274,10337
#define DAC_OPA0MUX_RESSEL_RESSEL_RES3	DAC_OPA0MUX_RESSEL_RESSEL_RES3275,10410
#define DAC_OPA0MUX_RESSEL_RESSEL_RES4	DAC_OPA0MUX_RESSEL_RESSEL_RES4276,10483
#define DAC_OPA0MUX_RESSEL_RESSEL_RES5	DAC_OPA0MUX_RESSEL_RESSEL_RES5277,10556
#define DAC_OPA0MUX_RESSEL_RESSEL_RES6	DAC_OPA0MUX_RESSEL_RESSEL_RES6278,10629
#define DAC_OPA0MUX_RESSEL_RESSEL_RES7	DAC_OPA0MUX_RESSEL_RESSEL_RES7279,10702
#define DAC_OPA0MUX_NEXTOUT	DAC_OPA0MUX_NEXTOUT281,10776
#define DAC_OPA0MUX_OUTMODE_SHIFT	DAC_OPA0MUX_OUTMODE_SHIFT283,10816
#define DAC_OPA0MUX_OUTMODE_MASK	DAC_OPA0MUX_OUTMODE_MASK284,10855
#define DAC_OPA0MUX_OUTMODE(DAC_OPA0MUX_OUTMODE285,10923
#define DAC_OPA0MUX_OUTMODE_DISABLE	DAC_OPA0MUX_OUTMODE_DISABLE287,11022
#define DAC_OPA0MUX_OUTMODE_MAIN	DAC_OPA0MUX_OUTMODE_MAIN288,11060
#define DAC_OPA0MUX_OUTMODE_ALT	DAC_OPA0MUX_OUTMODE_ALT289,11095
#define DAC_OPA0MUX_OUTMODE_ALL	DAC_OPA0MUX_OUTMODE_ALL290,11130
#define DAC_OPA0MUX_OUTPEN_SHIFT	DAC_OPA0MUX_OUTPEN_SHIFT292,11166
#define DAC_OPA0MUX_OUTPEN_MASK	DAC_OPA0MUX_OUTPEN_MASK293,11204
#define DAC_OPA0MUX_OUTPEN(DAC_OPA0MUX_OUTPEN294,11272
#define DAC_OPA0MUX_OUTPEN_OUT0	DAC_OPA0MUX_OUTPEN_OUT0296,11368
#define DAC_OPA0MUX_OUTPEN_OUT1	DAC_OPA0MUX_OUTPEN_OUT1297,11428
#define DAC_OPA0MUX_OUTPEN_OUT2	DAC_OPA0MUX_OUTPEN_OUT2298,11488
#define DAC_OPA0MUX_OUTPEN_OUT3	DAC_OPA0MUX_OUTPEN_OUT3299,11548
#define DAC_OPA0MUX_OUTPEN_OUT4	DAC_OPA0MUX_OUTPEN_OUT4300,11608
#define DAC_OPA0MUX_NPEN	DAC_OPA0MUX_NPEN302,11669
#define DAC_OPA0MUX_PPEN	DAC_OPA0MUX_PPEN303,11705
#define DAC_OPA0MUX_RESINMUX_SHIFT	DAC_OPA0MUX_RESINMUX_SHIFT305,11742
#define DAC_OPA0MUX_RESINMUX_MASK	DAC_OPA0MUX_RESINMUX_MASK306,11781
#define DAC_OPA0MUX_RESINMUX(DAC_OPA0MUX_RESINMUX307,11851
#define DAC_OPA0MUX_RESINMUX_DISABLE	DAC_OPA0MUX_RESINMUX_DISABLE309,11953
#define DAC_OPA0MUX_RESINMUX_OPA0INP	DAC_OPA0MUX_RESINMUX_OPA0INP310,11992
#define DAC_OPA0MUX_RESINMUX_NEGPAD	DAC_OPA0MUX_RESINMUX_NEGPAD311,12031
#define DAC_OPA0MUX_RESINMUX_POSPAD	DAC_OPA0MUX_RESINMUX_POSPAD312,12069
#define DAC_OPA0MUX_RESINMUX_VSS	DAC_OPA0MUX_RESINMUX_VSS313,12107
#define DAC_OPA0MUX_NEGSEL_SHIFT	DAC_OPA0MUX_NEGSEL_SHIFT315,12143
#define DAC_OPA0MUX_NEGSEL_MASK	DAC_OPA0MUX_NEGSEL_MASK316,12180
#define DAC_OPA0MUX_NEGSEL(DAC_OPA0MUX_NEGSEL317,12247
#define DAC_OPA0MUX_NEGSEL_DISABLE	DAC_OPA0MUX_NEGSEL_DISABLE319,12343
#define DAC_OPA0MUX_NEGSEL_UG	DAC_OPA0MUX_NEGSEL_UG320,12380
#define DAC_OPA0MUX_NEGSEL_OPATAP	DAC_OPA0MUX_NEGSEL_OPATAP321,12413
#define DAC_OPA0MUX_NEGSEL_NEGPAD	DAC_OPA0MUX_NEGSEL_NEGPAD322,12449
#define DAC_OPA0MUX_POSSEL_SHIFT	DAC_OPA0MUX_POSSEL_SHIFT324,12486
#define DAC_OPA0MUX_POSSEL_MASK	DAC_OPA0MUX_POSSEL_MASK325,12523
#define DAC_OPA0MUX_POSSEL(DAC_OPA0MUX_POSSEL326,12590
#define DAC_OPA0MUX_POSSEL_DISABLE	DAC_OPA0MUX_POSSEL_DISABLE328,12686
#define DAC_OPA0MUX_POSSEL_DAC	DAC_OPA0MUX_POSSEL_DAC329,12723
#define DAC_OPA0MUX_POSSEL_POSPAD	DAC_OPA0MUX_POSSEL_POSPAD330,12757
#define DAC_OPA0MUX_POSSEL_OPA0INP	DAC_OPA0MUX_POSSEL_OPA0INP331,12793
#define DAC_OPA0MUX_POSSEL_OPATAP	DAC_OPA0MUX_POSSEL_OPATAP332,12830
#define DAC_OPA1MUX_RESSEL_SHIFT	DAC_OPA1MUX_RESSEL_SHIFT335,12885
#define DAC_OPA1MUX_RESSEL_MASK	DAC_OPA1MUX_RESSEL_MASK336,12923
#define DAC_OPA1MUX_RESSEL_RESSEL(DAC_OPA1MUX_RESSEL_RESSEL337,12990
#define DAC_OPA1MUX_RESSEL_RESSEL_RESx(DAC_OPA1MUX_RESSEL_RESSEL_RESx339,13094
#define DAC_OPA1MUX_RESSEL_RESSEL_RES0	DAC_OPA1MUX_RESSEL_RESSEL_RES0340,13165
#define DAC_OPA1MUX_RESSEL_RESSEL_RES1	DAC_OPA1MUX_RESSEL_RESSEL_RES1341,13238
#define DAC_OPA1MUX_RESSEL_RESSEL_RES2	DAC_OPA1MUX_RESSEL_RESSEL_RES2342,13311
#define DAC_OPA1MUX_RESSEL_RESSEL_RES3	DAC_OPA1MUX_RESSEL_RESSEL_RES3343,13384
#define DAC_OPA1MUX_RESSEL_RESSEL_RES4	DAC_OPA1MUX_RESSEL_RESSEL_RES4344,13457
#define DAC_OPA1MUX_RESSEL_RESSEL_RES5	DAC_OPA1MUX_RESSEL_RESSEL_RES5345,13530
#define DAC_OPA1MUX_RESSEL_RESSEL_RES6	DAC_OPA1MUX_RESSEL_RESSEL_RES6346,13603
#define DAC_OPA1MUX_RESSEL_RESSEL_RES7	DAC_OPA1MUX_RESSEL_RESSEL_RES7347,13676
#define DAC_OPA1MUX_NEXTOUT	DAC_OPA1MUX_NEXTOUT349,13750
#define DAC_OPA1MUX_OUTMODE_SHIFT	DAC_OPA1MUX_OUTMODE_SHIFT351,13789
#define DAC_OPA1MUX_OUTMODE_MASK	DAC_OPA1MUX_OUTMODE_MASK352,13828
#define DAC_OPA1MUX_OUTMODE(DAC_OPA1MUX_OUTMODE353,13896
#define DAC_OPA1MUX_OUTMODE_DISABLE	DAC_OPA1MUX_OUTMODE_DISABLE355,13995
#define DAC_OPA1MUX_OUTMODE_MAIN	DAC_OPA1MUX_OUTMODE_MAIN356,14033
#define DAC_OPA1MUX_OUTMODE_ALT	DAC_OPA1MUX_OUTMODE_ALT357,14068
#define DAC_OPA1MUX_OUTMODE_ALL	DAC_OPA1MUX_OUTMODE_ALL358,14103
#define DAC_OPA1MUX_OUTPEN_SHIFT	DAC_OPA1MUX_OUTPEN_SHIFT360,14139
#define DAC_OPA1MUX_OUTPEN_MASK	DAC_OPA1MUX_OUTPEN_MASK361,14177
#define DAC_OPA1MUX_OUTPEN(DAC_OPA1MUX_OUTPEN362,14245
#define DAC_OPA1MUX_OUTPEN_OUT0	DAC_OPA1MUX_OUTPEN_OUT0364,14341
#define DAC_OPA1MUX_OUTPEN_OUT1	DAC_OPA1MUX_OUTPEN_OUT1365,14401
#define DAC_OPA1MUX_OUTPEN_OUT2	DAC_OPA1MUX_OUTPEN_OUT2366,14461
#define DAC_OPA1MUX_OUTPEN_OUT3	DAC_OPA1MUX_OUTPEN_OUT3367,14521
#define DAC_OPA1MUX_OUTPEN_OUT4	DAC_OPA1MUX_OUTPEN_OUT4368,14581
#define DAC_OPA1MUX_NPEN	DAC_OPA1MUX_NPEN370,14642
#define DAC_OPA1MUX_PPEN	DAC_OPA1MUX_PPEN371,14678
#define DAC_OPA1MUX_RESINMUX_SHIFT	DAC_OPA1MUX_RESINMUX_SHIFT373,14715
#define DAC_OPA1MUX_RESINMUX_MASK	DAC_OPA1MUX_RESINMUX_MASK374,14754
#define DAC_OPA1MUX_RESINMUX(DAC_OPA1MUX_RESINMUX375,14824
#define DAC_OPA1MUX_RESINMUX_DISABLE	DAC_OPA1MUX_RESINMUX_DISABLE377,14926
#define DAC_OPA1MUX_RESINMUX_OPA0INP	DAC_OPA1MUX_RESINMUX_OPA0INP378,14965
#define DAC_OPA1MUX_RESINMUX_NEGPAD	DAC_OPA1MUX_RESINMUX_NEGPAD379,15004
#define DAC_OPA1MUX_RESINMUX_POSPAD	DAC_OPA1MUX_RESINMUX_POSPAD380,15042
#define DAC_OPA1MUX_RESINMUX_VSS	DAC_OPA1MUX_RESINMUX_VSS381,15080
#define DAC_OPA1MUX_NEGSEL_SHIFT	DAC_OPA1MUX_NEGSEL_SHIFT383,15116
#define DAC_OPA1MUX_NEGSEL_MASK	DAC_OPA1MUX_NEGSEL_MASK384,15153
#define DAC_OPA1MUX_NEGSEL(DAC_OPA1MUX_NEGSEL385,15220
#define DAC_OPA1MUX_NEGSEL_DISABLE	DAC_OPA1MUX_NEGSEL_DISABLE387,15316
#define DAC_OPA1MUX_NEGSEL_UG	DAC_OPA1MUX_NEGSEL_UG388,15353
#define DAC_OPA1MUX_NEGSEL_OPATAP	DAC_OPA1MUX_NEGSEL_OPATAP389,15386
#define DAC_OPA1MUX_NEGSEL_NEGPAD	DAC_OPA1MUX_NEGSEL_NEGPAD390,15422
#define DAC_OPA1MUX_POSSEL_SHIFT	DAC_OPA1MUX_POSSEL_SHIFT392,15459
#define DAC_OPA1MUX_POSSEL_MASK	DAC_OPA1MUX_POSSEL_MASK393,15496
#define DAC_OPA1MUX_POSSEL(DAC_OPA1MUX_POSSEL394,15563
#define DAC_OPA1MUX_POSSEL_DISABLE	DAC_OPA1MUX_POSSEL_DISABLE396,15659
#define DAC_OPA1MUX_POSSEL_DAC	DAC_OPA1MUX_POSSEL_DAC397,15696
#define DAC_OPA1MUX_POSSEL_POSPAD	DAC_OPA1MUX_POSSEL_POSPAD398,15730
#define DAC_OPA1MUX_POSSEL_OPA0INP	DAC_OPA1MUX_POSSEL_OPA0INP399,15766
#define DAC_OPA1MUX_POSSEL_OPATAP	DAC_OPA1MUX_POSSEL_OPATAP400,15803
#define DAC_OPA2MUX_RESSEL_SHIFT	DAC_OPA2MUX_RESSEL_SHIFT404,15859
#define DAC_OPA2MUX_RESSEL_MASK	DAC_OPA2MUX_RESSEL_MASK405,15897
#define DAC_OPA2MUX_RESSEL_RESSEL(DAC_OPA2MUX_RESSEL_RESSEL406,15964
#define DAC_OPA2MUX_RESSEL_RESSEL_RESx(DAC_OPA2MUX_RESSEL_RESSEL_RESx408,16068
#define DAC_OPA2MUX_RESSEL_RESSEL_RES0	DAC_OPA2MUX_RESSEL_RESSEL_RES0409,16139
#define DAC_OPA2MUX_RESSEL_RESSEL_RES1	DAC_OPA2MUX_RESSEL_RESSEL_RES1410,16212
#define DAC_OPA2MUX_RESSEL_RESSEL_RES2	DAC_OPA2MUX_RESSEL_RESSEL_RES2411,16285
#define DAC_OPA2MUX_RESSEL_RESSEL_RES3	DAC_OPA2MUX_RESSEL_RESSEL_RES3412,16358
#define DAC_OPA2MUX_RESSEL_RESSEL_RES4	DAC_OPA2MUX_RESSEL_RESSEL_RES4413,16431
#define DAC_OPA2MUX_RESSEL_RESSEL_RES5	DAC_OPA2MUX_RESSEL_RESSEL_RES5414,16504
#define DAC_OPA2MUX_RESSEL_RESSEL_RES6	DAC_OPA2MUX_RESSEL_RESSEL_RES6415,16577
#define DAC_OPA2MUX_RESSEL_RESSEL_RES7	DAC_OPA2MUX_RESSEL_RESSEL_RES7416,16650
#define DAC_OPA2MUX_NEXTOUT	DAC_OPA2MUX_NEXTOUT418,16724
#define DAC_OPA2MUX_OUTMODE	DAC_OPA2MUX_OUTMODE420,16763
#define DAC_OPA2MUX_OUTPEN_SHIFT	DAC_OPA2MUX_OUTPEN_SHIFT422,16802
#define DAC_OPA2MUX_OUTPEN_MASK	DAC_OPA2MUX_OUTPEN_MASK423,16840
#define DAC_OPA2MUX_OUTPEN(DAC_OPA2MUX_OUTPEN424,16907
#define DAC_OPA2MUX_OUTPEN_OUT0	DAC_OPA2MUX_OUTPEN_OUT0426,17003
#define DAC_OPA2MUX_OUTPEN_OUT1	DAC_OPA2MUX_OUTPEN_OUT1427,17038
#define DAC_OPA2MUX_NPEN	DAC_OPA2MUX_NPEN429,17074
#define DAC_OPA2MUX_PPEN	DAC_OPA2MUX_PPEN430,17109
#define DAC_OPA2MUX_RESINMUX_SHIFT	DAC_OPA2MUX_RESINMUX_SHIFT432,17145
#define DAC_OPA2MUX_RESINMUX_MASK	DAC_OPA2MUX_RESINMUX_MASK433,17184
#define DAC_OPA2MUX_RESINMUX(DAC_OPA2MUX_RESINMUX434,17254
#define DAC_OPA2MUX_RESINMUX_DISABLE	DAC_OPA2MUX_RESINMUX_DISABLE436,17356
#define DAC_OPA2MUX_RESINMUX_OPA1INP	DAC_OPA2MUX_RESINMUX_OPA1INP437,17395
#define DAC_OPA2MUX_RESINMUX_NEGPAD	DAC_OPA2MUX_RESINMUX_NEGPAD438,17434
#define DAC_OPA2MUX_RESINMUX_POSPAD	DAC_OPA2MUX_RESINMUX_POSPAD439,17473
#define DAC_OPA2MUX_RESINMUX_VSS	DAC_OPA2MUX_RESINMUX_VSS440,17512
#define DAC_OPA2MUX_NEGSEL_SHIFT	DAC_OPA2MUX_NEGSEL_SHIFT442,17549
#define DAC_OPA2MUX_NEGSEL_MASK	DAC_OPA2MUX_NEGSEL_MASK443,17586
#define DAC_OPA2MUX_NEGSEL(DAC_OPA2MUX_NEGSEL444,17653
#define DAC_OPA2MUX_NEGSEL_DISABLE	DAC_OPA2MUX_NEGSEL_DISABLE446,17749
#define DAC_OPA2MUX_NEGSEL_UG	DAC_OPA2MUX_NEGSEL_UG447,17786
#define DAC_OPA2MUX_NEGSEL_OPATAP	DAC_OPA2MUX_NEGSEL_OPATAP448,17819
#define DAC_OPA2MUX_NEGSEL_NEGPAD	DAC_OPA2MUX_NEGSEL_NEGPAD449,17855
#define DAC_OPA2MUX_POSSEL_SHIFT	DAC_OPA2MUX_POSSEL_SHIFT451,17892
#define DAC_OPA2MUX_POSSEL_MASK	DAC_OPA2MUX_POSSEL_MASK452,17929
#define DAC_OPA2MUX_POSSEL(DAC_OPA2MUX_POSSEL453,17996
#define DAC_OPA2MUX_POSSEL_DISABLE	DAC_OPA2MUX_POSSEL_DISABLE455,18092
#define DAC_OPA2MUX_POSSEL_DAC	DAC_OPA2MUX_POSSEL_DAC456,18129
#define DAC_OPA2MUX_POSSEL_POSPAD	DAC_OPA2MUX_POSSEL_POSPAD457,18163
#define DAC_OPA2MUX_POSSEL_OPA1INP	DAC_OPA2MUX_POSSEL_OPA1INP458,18199
#define DAC_OPA2MUX_POSSEL_OPATAP	DAC_OPA2MUX_POSSEL_OPATAP459,18236
#define DAC0	DAC0462,18284
#define DAC0_CTRL	DAC0_CTRL463,18309
#define DAC0_STATUS	DAC0_STATUS464,18343
#define DAC0_CH0CTRL	DAC0_CH0CTRL465,18381
#define DAC0_CH1CTRL	DAC0_CH1CTRL466,18421
#define DAC0_IEN	DAC0_IEN467,18461
#define DAC0_IF	DAC0_IF468,18493
#define DAC0_IFS	DAC0_IFS469,18524
#define DAC0_IFC	DAC0_IFC470,18556
#define DAC0_CH0DATA	DAC0_CH0DATA471,18588
#define DAC0_CH1DATA	DAC0_CH1DATA472,18628
#define DAC0_COMBDATA	DAC0_COMBDATA473,18668
#define DAC0_CAL	DAC0_CAL474,18710
#define DAC0_BIASPROG	DAC0_BIASPROG475,18742
#define DAC0_OPACTRL	DAC0_OPACTRL476,18784
#define DAC0_OPAOFFSET	DAC0_OPAOFFSET477,18824
#define DAC0_OPAOFFSET	DAC0_OPAOFFSET478,18868
#define DAC0_OPA1MUX	DAC0_OPA1MUX479,18912
#define DAC0_OPA2MUX	DAC0_OPA2MUX480,18952
enum dac_ch {dac_ch486,19060
	DAC_CH0 = 0,DAC_CH0487,19074
	DAC_CH1DAC_CH1488,19088

../../../../libopencm3/include/libopencm3/efm32/common/uart_common.h,2125
#define UART0	UART051,1790
#define UART0_CTRL	UART0_CTRL52,1818
#define UART0_FRAME	UART0_FRAME53,1857
#define UART0_TRIGCTRL	UART0_TRIGCTRL54,1898
#define UART0_CMD	UART0_CMD55,1944
#define UART0_STATUS	UART0_STATUS56,1981
#define UART0_CLKDIV	UART0_CLKDIV57,2023
#define UART0_RXDATAX	UART0_RXDATAX58,2065
#define UART0_RXDATA	UART0_RXDATA59,2109
#define UART0_RXDOUBLEX	UART0_RXDOUBLEX60,2151
#define UART0_RXDOUBLE	UART0_RXDOUBLE61,2199
#define UART0_RXDATAXP	UART0_RXDATAXP62,2245
#define UART0_RXDOUBLEXP	UART0_RXDOUBLEXP63,2291
#define UART0_TXDATAX	UART0_TXDATAX64,2340
#define UART0_TXDATA	UART0_TXDATA65,2384
#define UART0_TXDOUBLEX	UART0_TXDOUBLEX66,2426
#define UART0_TXDOUBLE	UART0_TXDOUBLE67,2474
#define UART0_IF	UART0_IF68,2520
#define UART0_IFS	UART0_IFS69,2555
#define UART0_IFC	UART0_IFC70,2592
#define UART0_IEN	UART0_IEN71,2629
#define UART0_IRCTRL	UART0_IRCTRL72,2666
#define UART0_ROUTE	UART0_ROUTE73,2708
#define UART0_INPUT	UART0_INPUT74,2749
#define UART0_I2SCTRL	UART0_I2SCTRL75,2790
#define UART1	UART178,2847
#define UART1_CTRL	UART1_CTRL79,2875
#define UART1_FRAME	UART1_FRAME80,2914
#define UART1_TRIGCTRL	UART1_TRIGCTRL81,2955
#define UART1_CMD	UART1_CMD82,3001
#define UART1_STATUS	UART1_STATUS83,3038
#define UART1_CLKDIV	UART1_CLKDIV84,3080
#define UART1_RXDATAX	UART1_RXDATAX85,3122
#define UART1_RXDATA	UART1_RXDATA86,3166
#define UART1_RXDOUBLEX	UART1_RXDOUBLEX87,3208
#define UART1_RXDOUBLE	UART1_RXDOUBLE88,3256
#define UART1_RXDATAXP	UART1_RXDATAXP89,3302
#define UART1_RXDOUBLEXP	UART1_RXDOUBLEXP90,3348
#define UART1_TXDATAX	UART1_TXDATAX91,3397
#define UART1_TXDATA	UART1_TXDATA92,3441
#define UART1_TXDOUBLEX	UART1_TXDOUBLEX93,3483
#define UART1_TXDOUBLE	UART1_TXDOUBLE94,3531
#define UART1_IF	UART1_IF95,3577
#define UART1_IFS	UART1_IFS96,3612
#define UART1_IFC	UART1_IFC97,3649
#define UART1_IEN	UART1_IEN98,3686
#define UART1_IRCTRL	UART1_IRCTRL99,3723
#define UART1_ROUTE	UART1_ROUTE100,3765
#define UART1_INPUT	UART1_INPUT101,3806
#define UART1_I2SCTRL	UART1_I2SCTRL102,3847

../../../../libopencm3/include/libopencm3/efm32/i2c.h,0

../../../../libopencm3/include/libopencm3/efm32/hg/memorymap.h,3390
#define LIBOPENCM3_EFM32_MEMORYMAP_HLIBOPENCM3_EFM32_MEMORYMAP_H22,891
#define PERIPH_BASE	PERIPH_BASE26,968
#define DI_BASE	DI_BASE29,1030
#define DI_CMU_LFRCOCTRL	DI_CMU_LFRCOCTRL32,1098
#define DI_CMU_HFRCOCTRL	DI_CMU_HFRCOCTRL33,1148
#define DI_CMU_AUXHFRCOCTRL	DI_CMU_AUXHFRCOCTRL34,1198
#define DI_ADC0_CAL	DI_ADC0_CAL35,1251
#define DI_ADC0_BIASPROG	DI_ADC0_BIASPROG36,1297
#define DI_ACMP0_CTRL	DI_ACMP0_CTRL37,1347
#define DI_CMU_LCDCTRL	DI_CMU_LCDCTRL38,1395
#define DI_IDAC0_CAL	DI_IDAC0_CAL39,1444
#define DI_USHFRCOCTRL	DI_USHFRCOCTRL40,1491
#define DI_DI_CRC	DI_DI_CRC41,1540
#define DI_CAL_TEMP_0	DI_CAL_TEMP_042,1584
#define DI_ADC0_CAL_1V25	DI_ADC0_CAL_1V2543,1631
#define DI_ADC0_CAL_2V5	DI_ADC0_CAL_2V544,1681
#define DI_ADC0_CAL_VDD	DI_ADC0_CAL_VDD45,1731
#define DI_ADC0_CAL_5VDIFF	DI_ADC0_CAL_5VDIFF46,1781
#define DI_ADC0_CAL_2XVDD	DI_ADC0_CAL_2XVDD47,1833
#define DI_ADC0_TEMP_0_READ_1V25	DI_ADC0_TEMP_0_READ_1V2548,1884
#define DI_IDAC0_CAL_RANGE0	DI_IDAC0_CAL_RANGE049,1941
#define DI_IDAC0_CAL_RANGE1	DI_IDAC0_CAL_RANGE150,1994
#define DI_IDAC0_CAL_RANGE2	DI_IDAC0_CAL_RANGE251,2047
#define DI_IDAC0_CAL_RANGE3	DI_IDAC0_CAL_RANGE352,2100
#define DI_USHFRCO_COARSECAL_BAND_25	DI_USHFRCO_COARSECAL_BAND_2553,2153
#define DI_USHFRCO_FINECAL_BAND_25	DI_USHFRCO_FINECAL_BAND_2554,2214
#define DI_USHFRCO_COARSECAL_BAND_48	DI_USHFRCO_COARSECAL_BAND_4855,2273
#define DI_USHFRCO_FINECAL_BAND_48	DI_USHFRCO_FINECAL_BAND_4856,2334
#define DI_AUXHFRCO_CALIB_BAND_1	DI_AUXHFRCO_CALIB_BAND_157,2393
#define DI_AUXHFRCO_CALIB_BAND_7	DI_AUXHFRCO_CALIB_BAND_758,2449
#define DI_AUXHFRCO_CALIB_BAND_11	DI_AUXHFRCO_CALIB_BAND_1159,2505
#define DI_AUXHFRCO_CALIB_BAND_14	DI_AUXHFRCO_CALIB_BAND_1460,2562
#define DI_AUXHFRCO_CALIB_BAND_21	DI_AUXHFRCO_CALIB_BAND_2161,2619
#define DI_HFRCO_CALIB_BAND_1	DI_HFRCO_CALIB_BAND_162,2676
#define DI_HFRCO_CALIB_BAND_7	DI_HFRCO_CALIB_BAND_763,2730
#define DI_HFRCO_CALIB_BAND_11	DI_HFRCO_CALIB_BAND_1164,2784
#define DI_HFRCO_CALIB_BAND_14	DI_HFRCO_CALIB_BAND_1465,2839
#define DI_HFRCO_CALIB_BAND_21	DI_HFRCO_CALIB_BAND_2166,2894
#define DI_UNIQUE_0	DI_UNIQUE_067,2949
#define DI_UNIQUE_1	DI_UNIQUE_168,2995
#define DI_MEM_INFO_FLASH	DI_MEM_INFO_FLASH69,3041
#define DI_MEM_INFO_RAM	DI_MEM_INFO_RAM70,3092
#define DI_PART_NUMBER	DI_PART_NUMBER71,3142
#define DI_PART_FAMILY	DI_PART_FAMILY72,3191
#define DI_PROD_REV	DI_PROD_REV73,3239
#define AES_BASE	AES_BASE75,3285
#define PRS_BASE	PRS_BASE76,3328
#define RMU_BASE	RMU_BASE77,3371
#define CMU_BASE	CMU_BASE78,3414
#define EMU_BASE	EMU_BASE79,3457
#define USB_BASE	USB_BASE80,3500
#define DMA_BASE	DMA_BASE81,3543
#define MSC_BASE	MSC_BASE82,3586
#define WDOG_BASE	WDOG_BASE83,3629
#define PCNT0_BASE	PCNT0_BASE84,3673
#define LEUART0_BASE	LEUART0_BASE85,3718
#define RTC_BASE	RTC_BASE86,3765
#define TIMER2_BASE	TIMER2_BASE87,3808
#define TIMER1_BASE	TIMER1_BASE88,3854
#define TIMER0_BASE	TIMER0_BASE89,3900
#define USART1_BASE	USART1_BASE90,3946
#define USART0_BASE	USART0_BASE91,3992
#define I2C0_BASE	I2C0_BASE92,4038
#define GPIO_BASE	GPIO_BASE93,4082
#define IDAC0_BASE	IDAC0_BASE94,4126
#define ADC0_BASE	ADC0_BASE95,4171
#define ACMP0_BASE	ACMP0_BASE96,4215
#define VCMP_BASE	VCMP_BASE97,4260
#define USB_OTG_FS_BASE	USB_OTG_FS_BASE99,4305

../../../../libopencm3/include/libopencm3/efm32/hg/nvic.h,1104
#define LIBOPENCM3_EFM32HG_NVIC_HLIBOPENCM3_EFM32HG_NVIC_H7,179
#define NVIC_DMA_IRQ NVIC_DMA_IRQ16,370
#define NVIC_GPIO_EVEN_IRQ NVIC_GPIO_EVEN_IRQ17,393
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ18,422
#define NVIC_ACMP0_IRQ NVIC_ACMP0_IRQ19,448
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ20,473
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ21,497
#define NVIC_GPIO_ODD_IRQ NVIC_GPIO_ODD_IRQ22,521
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ23,549
#define NVIC_USART1_RX_IRQ NVIC_USART1_RX_IRQ24,575
#define NVIC_USART1_TX_IRQ NVIC_USART1_TX_IRQ25,604
#define NVIC_LEUART0_IRQ NVIC_LEUART0_IRQ26,633
#define NVIC_PCNT0_IRQ NVIC_PCNT0_IRQ27,661
#define NVIC_RTC_IRQ NVIC_RTC_IRQ28,687
#define NVIC_CMU_IRQ NVIC_CMU_IRQ29,711
#define NVIC_VCMP_IRQ NVIC_VCMP_IRQ30,735
#define NVIC_MSC_IRQ NVIC_MSC_IRQ31,760
#define NVIC_AES_IRQ NVIC_AES_IRQ32,784
#define NVIC_USART0_RX_IRQ NVIC_USART0_RX_IRQ33,808
#define NVIC_USART0_TX_IRQ NVIC_USART0_TX_IRQ34,838
#define NVIC_USB_IRQ NVIC_USB_IRQ35,868
#define NVIC_TIMER2_IRQ NVIC_TIMER2_IRQ36,892
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT38,920

../../../../libopencm3/include/libopencm3/efm32/hg/cmu.h,27012
#define CMU_CTRL	CMU_CTRL36,1156
#define CMU_HFCORECLKDIV	CMU_HFCORECLKDIV37,1200
#define CMU_HFPERCLKDIV	CMU_HFPERCLKDIV38,1251
#define CMU_HFRCOCTRL	CMU_HFRCOCTRL39,1302
#define CMU_LFRCOCTRL	CMU_LFRCOCTRL40,1351
#define CMU_AUXHFRCOCTR	CMU_AUXHFRCOCTR41,1400
#define CMU_CALCTRL	CMU_CALCTRL42,1451
#define CMU_CALCNT	CMU_CALCNT43,1498
#define CMU_OSCENCMD	CMU_OSCENCMD44,1544
#define CMU_CMD	CMU_CMD45,1592
#define CMU_LFCLKSEL	CMU_LFCLKSEL46,1636
#define CMU_STATUS	CMU_STATUS47,1684
#define CMU_IF	CMU_IF48,1730
#define CMU_IFS	CMU_IFS49,1773
#define CMU_IFC	CMU_IFC50,1817
#define CMU_IEN	CMU_IEN51,1861
#define CMU_HFCORECLKEN0	CMU_HFCORECLKEN052,1905
#define CMU_HFPERCLKEN0	CMU_HFPERCLKEN053,1956
#define CMU_SYNCBUSY	CMU_SYNCBUSY54,2007
#define CMU_FREEZE	CMU_FREEZE55,2055
#define CMU_LFACLKEN0	CMU_LFACLKEN056,2101
#define CMU_LFBCLKEN0	CMU_LFBCLKEN057,2150
#define CMU_LFCCLKEN0	CMU_LFCCLKEN058,2199
#define CMU_LFAPRESC0	CMU_LFAPRESC059,2248
#define CMU_LFBPRESC0	CMU_LFBPRESC060,2297
#define CMU_PCNTCTRL	CMU_PCNTCTRL61,2346
#define CMU_ROUTE	CMU_ROUTE62,2394
#define CMU_LOCK	CMU_LOCK63,2439
#define CMU_USBCRCTRL	CMU_USBCRCTRL64,2483
#define CMU_USHFRCOCTRL	CMU_USHFRCOCTRL65,2532
#define CMU_USHFRCOTUNE	CMU_USHFRCOTUNE66,2583
#define CMU_USHFRCOCONF	CMU_USHFRCOCONF67,2634
#define CMU_CTRL_CLKOUTSEL1_SHIFT	CMU_CTRL_CLKOUTSEL1_SHIFT70,2701
#define CMU_CTRL_CLKOUTSEL1_MASK	CMU_CTRL_CLKOUTSEL1_MASK71,2740
#define CMU_CTRL_CLKOUTSEL1(CMU_CTRL_CLKOUTSEL172,2808
#define CMU_CTRL_CLKOUTSEL1_LFRCO	CMU_CTRL_CLKOUTSEL1_LFRCO74,2907
#define CMU_CTRL_CLKOUTSEL1_LFXO	CMU_CTRL_CLKOUTSEL1_LFXO75,2964
#define CMU_CTRL_CLKOUTSEL1_HFCLK	CMU_CTRL_CLKOUTSEL1_HFCLK76,3020
#define CMU_CTRL_CLKOUTSEL1_LFXOQ	CMU_CTRL_CLKOUTSEL1_LFXOQ77,3077
#define CMU_CTRL_CLKOUTSEL1_HFXOQ	CMU_CTRL_CLKOUTSEL1_HFXOQ78,3134
#define CMU_CTRL_CLKOUTSEL1_LFRCOQ	CMU_CTRL_CLKOUTSEL1_LFRCOQ79,3191
#define CMU_CTRL_CLKOUTSEL1_HFRCOQ	CMU_CTRL_CLKOUTSEL1_HFRCOQ80,3249
#define CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ	CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ81,3307
#define CMU_CTRL_CLKOUTSEL1_USHFRCO	CMU_CTRL_CLKOUTSEL1_USHFRCO82,3368
#define CMU_CTRL_CLKOUTSEL0_SHIFT	CMU_CTRL_CLKOUTSEL0_SHIFT84,3428
#define CMU_CTRL_CLKOUTSEL0_MASK	CMU_CTRL_CLKOUTSEL0_MASK85,3467
#define CMU_CTRL_CLKOUTSEL0(CMU_CTRL_CLKOUTSEL086,3535
#define CMU_CTRL_CLKOUTSEL0_HFRCO	CMU_CTRL_CLKOUTSEL0_HFRCO88,3634
#define CMU_CTRL_CLKOUTSEL0_HFXO	CMU_CTRL_CLKOUTSEL0_HFXO89,3691
#define CMU_CTRL_CLKOUTSEL0_HFCLK2	CMU_CTRL_CLKOUTSEL0_HFCLK290,3747
#define CMU_CTRL_CLKOUTSEL0_HFCLK4	CMU_CTRL_CLKOUTSEL0_HFCLK491,3805
#define CMU_CTRL_CLKOUTSEL0_HFCLK8	CMU_CTRL_CLKOUTSEL0_HFCLK892,3863
#define CMU_CTRL_CLKOUTSEL0_HFCLK16	CMU_CTRL_CLKOUTSEL0_HFCLK1693,3921
#define CMU_CTRL_CLKOUTSEL0_ULFRCO	CMU_CTRL_CLKOUTSEL0_ULFRCO94,3980
#define CMU_CTRL_CLKOUTSEL0_AUXHFRCO	CMU_CTRL_CLKOUTSEL0_AUXHFRCO95,4038
#define CMU_CTRL_LFXOTIMEOUT_SHIFT	CMU_CTRL_LFXOTIMEOUT_SHIFT97,4099
#define CMU_CTRL_LFXOTIMEOUT_MASK	CMU_CTRL_LFXOTIMEOUT_MASK98,4139
#define CMU_CTRL_LFXOTIMEOUT(CMU_CTRL_LFXOTIMEOUT99,4209
#define CMU_CTRL_LFXOTIMEOUT_8CYCLES	CMU_CTRL_LFXOTIMEOUT_8CYCLES101,4311
#define CMU_CTRL_LFXOTIMEOUT_1KCYCLES	CMU_CTRL_LFXOTIMEOUT_1KCYCLES102,4372
#define CMU_CTRL_LFXOTIMEOUT_16KCYCLES	CMU_CTRL_LFXOTIMEOUT_16KCYCLES103,4434
#define CMU_CTRL_LFXOTIMEOUT_32KCYCLES	CMU_CTRL_LFXOTIMEOUT_32KCYCLES104,4497
#define CMU_CTRL_LFXOBUFCUR	CMU_CTRL_LFXOBUFCUR106,4561
#define CMU_CTRL_HFCLKDIV_SHIFT	CMU_CTRL_HFCLKDIV_SHIFT108,4601
#define CMU_CTRL_HFCLKDIV_MASK	CMU_CTRL_HFCLKDIV_MASK109,4639
#define CMU_CTRL_HFCLKDIV(CMU_CTRL_HFCLKDIV110,4704
#define CMU_CTRL_HFCLKDIV_NODIV	CMU_CTRL_HFCLKDIV_NODIV112,4797
#define CMU_CTRL_HFCLKDIV_DIV2	CMU_CTRL_HFCLKDIV_DIV2113,4851
#define CMU_CTRL_HFCLKDIV_DIV3	CMU_CTRL_HFCLKDIV_DIV3114,4904
#define CMU_CTRL_HFCLKDIV_DIV4	CMU_CTRL_HFCLKDIV_DIV4115,4957
#define CMU_CTRL_HFCLKDIV_DIV5	CMU_CTRL_HFCLKDIV_DIV5116,5010
#define CMU_CTRL_HFCLKDIV_DIV6	CMU_CTRL_HFCLKDIV_DIV6117,5063
#define CMU_CTRL_HFCLKDIV_DIV7	CMU_CTRL_HFCLKDIV_DIV7118,5116
#define CMU_CTRL_HFCLKDIV_DIV8	CMU_CTRL_HFCLKDIV_DIV8119,5169
#define CMU_CTRL_LFXOBOOST	CMU_CTRL_LFXOBOOST121,5223
#define CMU_CTRL_LFXOMODE_SHIFT	CMU_CTRL_LFXOMODE_SHIFT123,5262
#define CMU_CTRL_LFXOMODE_MASK	CMU_CTRL_LFXOMODE_MASK124,5300
#define CMU_CTRL_LFXOMODE(CMU_CTRL_LFXOMODE125,5365
#define CMU_CTRL_LFXOMODE_XTAL	CMU_CTRL_LFXOMODE_XTAL127,5458
#define CMU_CTRL_LFXOMODE_BUFEXTCLK	CMU_CTRL_LFXOMODE_BUFEXTCLK128,5511
#define CMU_CTRL_LFXOMODE_DIGEXTCLK	CMU_CTRL_LFXOMODE_DIGEXTCLK129,5568
#define CMU_CTRL_HFXOTIMEOUT_SHIFT	CMU_CTRL_HFXOTIMEOUT_SHIFT131,5626
#define CMU_CTRL_HFXOTIMEOUT_MASK	CMU_CTRL_HFXOTIMEOUT_MASK132,5665
#define CMU_CTRL_HFXOTIMEOUT(CMU_CTRL_HFXOTIMEOUT133,5735
#define CMU_CTRL_HFXOTIMEOUT_8CYCLES	CMU_CTRL_HFXOTIMEOUT_8CYCLES135,5837
#define CMU_CTRL_HFXOTIMEOUT_256CYCLES	CMU_CTRL_HFXOTIMEOUT_256CYCLES136,5898
#define CMU_CTRL_HFXOTIMEOUT_1KCYCLES	CMU_CTRL_HFXOTIMEOUT_1KCYCLES137,5961
#define CMU_CTRL_HFXOTIMEOUT_16KCYCLES	CMU_CTRL_HFXOTIMEOUT_16KCYCLES138,6023
#define CMU_CTRL_HFXOGLITCHDETEN	CMU_CTRL_HFXOGLITCHDETEN140,6087
#define CMU_CTRL_HFXOBUFCUR_MASK	CMU_CTRL_HFXOBUFCUR_MASK141,6129
#define CMU_CTRL_HFXOBOOST_SHIFT	CMU_CTRL_HFXOBOOST_SHIFT143,6174
#define CMU_CTRL_HFXOBOOST_MASK	CMU_CTRL_HFXOBOOST_MASK144,6211
#define CMU_CTRL_HFXOBOOST(CMU_CTRL_HFXOBOOST145,6278
#define CMU_CTRL_HFXOBOOST_50PCENT	CMU_CTRL_HFXOBOOST_50PCENT147,6374
#define CMU_CTRL_HFXOBOOST_70PCENT	CMU_CTRL_HFXOBOOST_70PCENT148,6431
#define CMU_CTRL_HFXOBOOST_80PCENT	CMU_CTRL_HFXOBOOST_80PCENT149,6488
#define CMU_CTRL_HFXOBOOST_100PCENT	CMU_CTRL_HFXOBOOST_100PCENT150,6545
#define CMU_CTRL_HFXOMODE_SHIFT	CMU_CTRL_HFXOMODE_SHIFT152,6604
#define CMU_CTRL_HFXOMODE_MASK	CMU_CTRL_HFXOMODE_MASK153,6641
#define CMU_CTRL_HFXOMODE(CMU_CTRL_HFXOMODE154,6706
#define CMU_CTRL_HFXOMODE_XTAL	CMU_CTRL_HFXOMODE_XTAL156,6799
#define CMU_CTRL_HFXOMODE_BUFEXTCLK	CMU_CTRL_HFXOMODE_BUFEXTCLK157,6852
#define CMU_CTRL_HFXOMODE_DIGEXTCLK	CMU_CTRL_HFXOMODE_DIGEXTCLK158,6909
#define CMU_HFCORECLKDIV_HFCORECLKLEDIV	CMU_HFCORECLKDIV_HFCORECLKLEDIV161,6990
#define CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT	CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT163,7041
#define CMU_HFCORECLKDIV_HFCORECLKDIV_MASK	CMU_HFCORECLKDIV_HFCORECLKDIV_MASK164,7089
#define CMU_HFCORECLKDIV_HFCORECLKDIV(CMU_HFCORECLKDIV_HFCORECLKDIV166,7180
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK169,7311
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2171,7391
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4173,7472
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8175,7553
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16177,7634
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32179,7716
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64181,7798
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128183,7880
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256185,7963
#define CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512	CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512187,8046
#define CMU_HFCORECLKDIV_HFCORECLKDIV_NODIV	CMU_HFCORECLKDIV_HFCORECLKDIV_NODIV190,8130
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV2	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV2192,8213
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV4	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV4194,8296
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV8	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV8196,8379
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV16	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV16198,8462
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV32	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV32200,8547
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV64	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV64202,8632
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV128	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV128204,8717
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV256	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV256206,8804
#define CMU_HFCORECLKDIV_HFCORECLKDIV_DIV512	CMU_HFCORECLKDIV_HFCORECLKDIV_DIV512208,8891
#define CMU_HFPERCLKDIV_HFPERCLKEN	CMU_HFPERCLKDIV_HFPERCLKEN212,9001
#define CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT	CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT214,9047
#define CMU_HFPERCLKDIV_HFPERCLKDIV_MASK	CMU_HFPERCLKDIV_HFPERCLKDIV_MASK215,9093
#define CMU_HFPERCLKDIV_HFPERCLKDIV(CMU_HFPERCLKDIV_HFPERCLKDIV217,9180
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK220,9307
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK2	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK2221,9382
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK4	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK4222,9458
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK8	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK8223,9534
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK16	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK16224,9610
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK32	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK32225,9687
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK64	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK64226,9764
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK128	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK128227,9841
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK256	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK256228,9919
#define CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK512	CMU_HFPERCLKDIV_HFPERCLKHFCLK_HFCLK512229,9997
#define CMU_HFPERCLKDIV_HFPERCLKDIV_NODIV	CMU_HFPERCLKDIV_HFPERCLKDIV_NODIV232,10157
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV2	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV2234,10236
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV4	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV4236,10315
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV8	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV8238,10394
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV16	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV16240,10473
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV32	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV32242,10554
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV64	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV64244,10635
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV128	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV128246,10716
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV256	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV256248,10799
#define CMU_HFPERCLKDIV_HFPERCLKDIV_DIV512	CMU_HFPERCLKDIV_HFPERCLKDIV_DIV512250,10882
#define CMU_HFRCOCTRL_SUDELAY_SHIFT	CMU_HFRCOCTRL_SUDELAY_SHIFT254,10986
#define CMU_HFRCOCTRL_SUDELAY_MASK	CMU_HFRCOCTRL_SUDELAY_MASK255,11027
#define CMU_HFRCOCTRL_SUDELAY(CMU_HFRCOCTRL_SUDELAY256,11100
#define CMU_HFRCOCTRL_BAND_SHIFT	CMU_HFRCOCTRL_BAND_SHIFT259,11207
#define CMU_HFRCOCTRL_BAND_MASK	CMU_HFRCOCTRL_BAND_MASK260,11244
#define CMU_HFRCOCTRL_BAND(CMU_HFRCOCTRL_BAND261,11311
#define CMU_HFRCOCTRL_BAND_1MHZ	CMU_HFRCOCTRL_BAND_1MHZ263,11407
#define CMU_HFRCOCTRL_BAND_7MHZ	CMU_HFRCOCTRL_BAND_7MHZ264,11462
#define CMU_HFRCOCTRL_BAND_11MHZ	CMU_HFRCOCTRL_BAND_11MHZ265,11517
#define CMU_HFRCOCTRL_BAND_14MHZ	CMU_HFRCOCTRL_BAND_14MHZ266,11572
#define CMU_HFRCOCTRL_BAND_21MHZ	CMU_HFRCOCTRL_BAND_21MHZ267,11627
#define CMU_HFRCOCTRL_TUNING_SHIFT	CMU_HFRCOCTRL_TUNING_SHIFT269,11683
#define CMU_HFRCOCTRL_TUNING_MASK	CMU_HFRCOCTRL_TUNING_MASK270,11722
#define CMU_HFRCOCTRL_TUNING(CMU_HFRCOCTRL_TUNING271,11793
#define CMU_LFRCOCTRL_TUNING_SHIFT	CMU_LFRCOCTRL_TUNING_SHIFT275,11916
#define CMU_LFRCOCTRL_TUNING_MASK	CMU_LFRCOCTRL_TUNING_MASK276,11955
#define CMU_LFRCOCTRL_TUNING(CMU_LFRCOCTRL_TUNING277,12026
#define CMU_AUXHFRCOCTRL_BAND_SHIFT	CMU_AUXHFRCOCTRL_BAND_SHIFT281,12152
#define CMU_AUXHFRCOCTRL_BAND_MASK	CMU_AUXHFRCOCTRL_BAND_MASK282,12192
#define CMU_AUXHFRCOCTRL_BAND(CMU_AUXHFRCOCTRL_BAND283,12264
#define CMU_AUXHFRCOCTRL_BAND_14MHZ	CMU_AUXHFRCOCTRL_BAND_14MHZ285,12368
#define CMU_AUXHFRCOCTRL_BAND_11MHZ	CMU_AUXHFRCOCTRL_BAND_11MHZ286,12429
#define CMU_AUXHFRCOCTRL_BAND_7MHZ	CMU_AUXHFRCOCTRL_BAND_7MHZ287,12490
#define CMU_AUXHFRCOCTRL_BAND_1MHZ	CMU_AUXHFRCOCTRL_BAND_1MHZ288,12550
#define CMU_AUXHFRCOCTRL_BAND_28MHZ	CMU_AUXHFRCOCTRL_BAND_28MHZ289,12610
#define CMU_AUXHFRCOCTRL_BAND_21MHZ	CMU_AUXHFRCOCTRL_BAND_21MHZ290,12671
#define CMU_AUXHFRCOCTRL_TUNING_SHIFT	CMU_AUXHFRCOCTRL_TUNING_SHIFT292,12733
#define CMU_AUXHFRCOCTRL_TUNING_MASK	CMU_AUXHFRCOCTRL_TUNING_MASK293,12775
#define CMU_AUXHFRCOCTRL_TUNING(CMU_AUXHFRCOCTRL_TUNING294,12852
#define CMU_CALCTRL_CONT	CMU_CALCTRL_CONT298,12981
#define CMU_CALCTRL_DOWNSEL_SHIFT	CMU_CALCTRL_DOWNSEL_SHIFT300,13017
#define CMU_CALCTRL_DOWNSEL_MASK	CMU_CALCTRL_DOWNSEL_MASK301,13055
#define CMU_CALCTRL_DOWNSEL(CMU_CALCTRL_DOWNSEL302,13123
#define CMU_CALCTRL_DOWNSEL_HFCLK	CMU_CALCTRL_DOWNSEL_HFCLK304,13222
#define CMU_CALCTRL_DOWNSEL_HFXO	CMU_CALCTRL_DOWNSEL_HFXO305,13279
#define CMU_CALCTRL_DOWNSEL_LFXO	CMU_CALCTRL_DOWNSEL_LFXO306,13335
#define CMU_CALCTRL_DOWNSEL_HFRCO	CMU_CALCTRL_DOWNSEL_HFRCO307,13391
#define CMU_CALCTRL_DOWNSEL_LFRCO	CMU_CALCTRL_DOWNSEL_LFRCO308,13448
#define CMU_CALCTRL_DOWNSEL_AUXHFRCO	CMU_CALCTRL_DOWNSEL_AUXHFRCO309,13505
#define CMU_CALCTRL_DOWNSEL_USHFRCO	CMU_CALCTRL_DOWNSEL_USHFRCO310,13565
#define CMU_CALCTRL_UPSEL_SHIFT	CMU_CALCTRL_UPSEL_SHIFT312,13625
#define CMU_CALCTRL_UPSEL_MASK	CMU_CALCTRL_UPSEL_MASK313,13662
#define CMU_CALCTRL_UPSEL(CMU_CALCTRL_UPSEL314,13727
#define CMU_CALCTRL_UPSEL_HFXO	CMU_CALCTRL_UPSEL_HFXO316,13820
#define CMU_CALCTRL_UPSEL_LFXO	CMU_CALCTRL_UPSEL_LFXO317,13873
#define CMU_CALCTRL_UPSEL_HFRCO	CMU_CALCTRL_UPSEL_HFRCO318,13926
#define CMU_CALCTRL_UPSEL_LFRCO	CMU_CALCTRL_UPSEL_LFRCO319,13980
#define CMU_CALCTRL_UPSEL_AUXHFRCO	CMU_CALCTRL_UPSEL_AUXHFRCO320,14034
#define CMU_CALCTRL_UPSEL_USHFRCO	CMU_CALCTRL_UPSEL_USHFRCO321,14090
#define CMU_CALCNT_CALCNT_SHIFT	CMU_CALCNT_CALCNT_SHIFT324,14163
#define CMU_CALCNT_CALCNT_MASK	CMU_CALCNT_CALCNT_MASK325,14200
#define CMU_CALCNT_CALCNT(CMU_CALCNT_CALCNT326,14269
#define CMU_OSCENCMD_USHFRCODIS	CMU_OSCENCMD_USHFRCODIS331,14410
#define CMU_OSCENCMD_USHFRCOEN	CMU_OSCENCMD_USHFRCOEN332,14453
#define CMU_OSCENCMD_LFXODIS	CMU_OSCENCMD_LFXODIS333,14495
#define CMU_OSCENCMD_LFXOEN	CMU_OSCENCMD_LFXOEN334,14534
#define CMU_OSCENCMD_LFRCODIS	CMU_OSCENCMD_LFRCODIS335,14572
#define CMU_OSCENCMD_LFRCOEN	CMU_OSCENCMD_LFRCOEN336,14612
#define CMU_OSCENCMD_AUXHFRCODIS	CMU_OSCENCMD_AUXHFRCODIS337,14651
#define CMU_OSCENCMD_AUXHFRCOEN	CMU_OSCENCMD_AUXHFRCOEN338,14693
#define CMU_OSCENCMD_HFXODIS	CMU_OSCENCMD_HFXODIS339,14735
#define CMU_OSCENCMD_HFXOEN	CMU_OSCENCMD_HFXOEN340,14774
#define CMU_OSCENCMD_HFRCODIS	CMU_OSCENCMD_HFRCODIS341,14812
#define CMU_OSCENCMD_HFRCOEN	CMU_OSCENCMD_HFRCOEN342,14852
#define CMU_CMD_USBCCLKSEL_SHIFT	CMU_CMD_USBCCLKSEL_SHIFT345,14906
#define CMU_CMD_USBCCLKSEL_MASK	CMU_CMD_USBCCLKSEL_MASK346,14943
#define CMU_CMD_USBCCLKSEL(CMU_CMD_USBCCLKSEL347,15010
#define CMU_CMD_USBCCLKSEL_LFXO	CMU_CMD_USBCCLKSEL_LFXO349,15106
#define CMU_CMD_USBCCLKSEL_LFRCO	CMU_CMD_USBCCLKSEL_LFRCO350,15161
#define CMU_CMD_USBCCLKSEL_USHFRCO	CMU_CMD_USBCCLKSEL_USHFRCO351,15216
#define CMU_CMD_CALSTOP	CMU_CMD_CALSTOP353,15274
#define CMU_CMD_CALSTART	CMU_CMD_CALSTART354,15309
#define CMU_CMD_HFCLKSEL_SHIFT	CMU_CMD_HFCLKSEL_SHIFT356,15345
#define CMU_CMD_HFCLKSEL_MASK	CMU_CMD_HFCLKSEL_MASK357,15381
#define CMU_CMD_HFCLKSEL(CMU_CMD_HFCLKSEL358,15444
#define CMU_CMD_HFCLKSEL_HFRCO	CMU_CMD_HFCLKSEL_HFRCO360,15534
#define CMU_CMD_HFCLKSEL_HFXO	CMU_CMD_HFCLKSEL_HFXO361,15586
#define CMU_CMD_HFCLKSEL_LFRCO	CMU_CMD_HFCLKSEL_LFRCO362,15637
#define CMU_CMD_HFCLKSEL_LFXO	CMU_CMD_HFCLKSEL_LFXO363,15689
#define CMU_CMD_HFCLKSEL_USHFRCODIV2	CMU_CMD_HFCLKSEL_USHFRCODIV2364,15740
#define CMU_LFCLKSEL_LFBE	CMU_LFCLKSEL_LFBE368,15845
#define CMU_LFCLKSEL_LFAE	CMU_LFCLKSEL_LFAE370,15910
#define CMU_LFCLKSEL_LFC_SHIFT	CMU_LFCLKSEL_LFC_SHIFT373,15975
#define CMU_LFCLKSEL_LFC_MASK	CMU_LFCLKSEL_LFC_MASK374,16011
#define CMU_LFCLKSEL_LFC(CMU_LFCLKSEL_LFC375,16074
#define CMU_LFCLKSEL_LFC_DISABLED	CMU_LFCLKSEL_LFC_DISABLED377,16164
#define CMU_LFCLKSEL_LFC_LFRCO	CMU_LFCLKSEL_LFC_LFRCO378,16218
#define CMU_LFCLKSEL_LFC_LFXO	CMU_LFCLKSEL_LFC_LFXO379,16270
#define CMU_LFCLKSEL_LFB_SHIFT	CMU_LFCLKSEL_LFB_SHIFT381,16322
#define CMU_LFCLKSEL_LFB_MASK	CMU_LFCLKSEL_LFB_MASK382,16358
#define CMU_LFCLKSEL_LFB(CMU_LFCLKSEL_LFB383,16421
#define CMU_LFCLKSEL_LFA_SHIFT	CMU_LFCLKSEL_LFA_SHIFT386,16512
#define CMU_LFCLKSEL_LFA_MASK	CMU_LFCLKSEL_LFA_MASK387,16548
#define CMU_LFCLKSEL_LFA(CMU_LFCLKSEL_LFA388,16611
#define CMU_STATUS_USHFRCODIV2SEL	CMU_STATUS_USHFRCODIV2SEL393,16747
#define CMU_STATUS_USHFRCOSUSPEND	CMU_STATUS_USHFRCOSUSPEND395,16819
#define CMU_STATUS_USHFRCORDY	CMU_STATUS_USHFRCORDY396,16863
#define CMU_STATUS_USHFRCOENS	CMU_STATUS_USHFRCOENS397,16904
#define CMU_STATUS_USBCHFCLKSYNC	CMU_STATUS_USBCHFCLKSYNC398,16945
#define CMU_STATUS_USBCUSHFRCOSEL	CMU_STATUS_USBCUSHFRCOSEL400,17012
#define CMU_STATUS_USBCLFRCOSEL	CMU_STATUS_USBCLFRCOSEL401,17056
#define CMU_STATUS_USBCLFXOSEL	CMU_STATUS_USBCLFXOSEL402,17099
#define CMU_STATUS_CALBSY	CMU_STATUS_CALBSY404,17165
#define CMU_STATUS_LFXOSEL	CMU_STATUS_LFXOSEL405,17202
#define CMU_STATUS_LFRCOSEL	CMU_STATUS_LFRCOSEL406,17240
#define CMU_STATUS_HFXOSEL	CMU_STATUS_HFXOSEL407,17279
#define CMU_STATUS_HFRCOSEL	CMU_STATUS_HFRCOSEL408,17317
#define CMU_STATUS_LFXORDY	CMU_STATUS_LFXORDY409,17356
#define CMU_STATUS_LFXOENS	CMU_STATUS_LFXOENS410,17393
#define CMU_STATUS_LFRCORDY	CMU_STATUS_LFRCORDY411,17430
#define CMU_STATUS_LFRCOENS	CMU_STATUS_LFRCOENS412,17468
#define CMU_STATUS_AUXHFRCORDY	CMU_STATUS_AUXHFRCORDY413,17506
#define CMU_STATUS_AUXHFRCOENS	CMU_STATUS_AUXHFRCOENS414,17547
#define CMU_STATUS_HFXORDY	CMU_STATUS_HFXORDY415,17588
#define CMU_STATUS_HFXOENS	CMU_STATUS_HFXOENS416,17625
#define CMU_STATUS_HFRCORDY	CMU_STATUS_HFRCORDY417,17662
#define CMU_STATUS_HFRCOENS	CMU_STATUS_HFRCOENS418,17700
#define CMU_IF_USBCHFOSCSEL	CMU_IF_USBCHFOSCSEL422,17780
#define CMU_IF_USHFRCORDY	CMU_IF_USHFRCORDY423,17818
#define CMU_IF_CALOF	CMU_IF_CALOF425,17877
#define CMU_IF_CALRDY	CMU_IF_CALRDY426,17909
#define CMU_IF_AUXHFRCORDY	CMU_IF_AUXHFRCORDY427,17942
#define CMU_IF_LFXORDY	CMU_IF_LFXORDY428,17979
#define CMU_IF_LFRCORDY	CMU_IF_LFRCORDY429,18013
#define CMU_IF_HFXORDY	CMU_IF_HFXORDY430,18048
#define CMU_IF_HFRCORDY	CMU_IF_HFRCORDY431,18082
#define CMU_IFS_USBCHFOSCSEL	CMU_IFS_USBCHFOSCSEL435,18160
#define CMU_IFS_USHFRCORDY	CMU_IFS_USHFRCORDY436,18199
#define CMU_IFS_CALOF	CMU_IFS_CALOF438,18259
#define CMU_IFS_CALRDY	CMU_IFS_CALRDY439,18292
#define CMU_IFS_AUXHFRCORDY	CMU_IFS_AUXHFRCORDY440,18326
#define CMU_IFS_LFXORDY	CMU_IFS_LFXORDY441,18364
#define CMU_IFS_LFRCORDY	CMU_IFS_LFRCORDY442,18399
#define CMU_IFS_HFXORDY	CMU_IFS_HFXORDY443,18434
#define CMU_IFS_HFRCORDY	CMU_IFS_HFRCORDY444,18469
#define CMU_IFC_USBCHFOSCSEL	CMU_IFC_USBCHFOSCSEL448,18547
#define CMU_IFC_USHFRCORDY	CMU_IFC_USHFRCORDY449,18586
#define CMU_IFC_CALOF	CMU_IFC_CALOF451,18646
#define CMU_IFC_CALRDY	CMU_IFC_CALRDY452,18679
#define CMU_IFC_AUXHFRCORDY	CMU_IFC_AUXHFRCORDY453,18713
#define CMU_IFC_LFXORDY	CMU_IFC_LFXORDY454,18751
#define CMU_IFC_LFRCORDY	CMU_IFC_LFRCORDY455,18786
#define CMU_IFC_HFXORDY	CMU_IFC_HFXORDY456,18821
#define CMU_IFC_HFRCORDY	CMU_IFC_HFRCORDY457,18856
#define CMU_IEN_USBCHFOSCSEL	CMU_IEN_USBCHFOSCSEL461,18934
#define CMU_IEN_USHFRCORDY	CMU_IEN_USHFRCORDY462,18973
#define CMU_IEN_CALOF	CMU_IEN_CALOF464,19033
#define CMU_IEN_CALRDY	CMU_IEN_CALRDY465,19066
#define CMU_IEN_AUXHFRCORDY	CMU_IEN_AUXHFRCORDY466,19100
#define CMU_IEN_LFXORDY	CMU_IEN_LFXORDY467,19138
#define CMU_IEN_LFRCORDY	CMU_IEN_LFRCORDY468,19173
#define CMU_IEN_HFXORDY	CMU_IEN_HFXORDY469,19208
#define CMU_IEN_HFRCORDY	CMU_IEN_HFRCORDY470,19243
#define CMU_HFCORECLKEN0_USB	CMU_HFCORECLKEN0_USB474,19329
#define CMU_HFCORECLKEN0_USBC	CMU_HFCORECLKEN0_USBC475,19368
#define CMU_HFCORECLKEN0_LE	CMU_HFCORECLKEN0_LE476,19408
#define CMU_HFCORECLKEN0_DMA	CMU_HFCORECLKEN0_DMA477,19446
#define CMU_HFCORECLKEN0_AES	CMU_HFCORECLKEN0_AES478,19485
#define CMU_HFPERCLKEN0_I2C0	CMU_HFPERCLKEN0_I2C0482,19575
#define CMU_HFPERCLKEN0_ADC0	CMU_HFPERCLKEN0_ADC0483,19615
#define CMU_HFPERCLKEN0_VCMP	CMU_HFPERCLKEN0_VCMP484,19655
#define CMU_HFPERCLKEN0_GPIO	CMU_HFPERCLKEN0_GPIO485,19694
#define CMU_HFPERCLKEN0_IDAC0	CMU_HFPERCLKEN0_IDAC0486,19733
#define CMU_HFPERCLKEN0_PRS	CMU_HFPERCLKEN0_PRS487,19773
#define CMU_HFPERCLKEN0_ACMP0	CMU_HFPERCLKEN0_ACMP0488,19811
#define CMU_HFPERCLKEN0_USART1	CMU_HFPERCLKEN0_USART1489,19851
#define CMU_HFPERCLKEN0_USART0	CMU_HFPERCLKEN0_USART0490,19892
#define CMU_HFPERCLKEN0_TIMER2	CMU_HFPERCLKEN0_TIMER2491,19933
#define CMU_HFPERCLKEN0_TIMER1	CMU_HFPERCLKEN0_TIMER1492,19974
#define CMU_HFPERCLKEN0_TIMER0	CMU_HFPERCLKEN0_TIMER0493,20015
#define CMU_SYNCBUSY_LFCCLKEN0	CMU_SYNCBUSY_LFCCLKEN0497,20103
#define CMU_SYNCBUSY_LFBPRESC0	CMU_SYNCBUSY_LFBPRESC0499,20167
#define CMU_SYNCBUSY_LFBCLKEN0	CMU_SYNCBUSY_LFBCLKEN0501,20231
#define CMU_SYNCBUSY_LFAPRESC0	CMU_SYNCBUSY_LFAPRESC0503,20295
#define CMU_SYNCBUSY_LFACLKEN0	CMU_SYNCBUSY_LFACLKEN0505,20359
#define CMU_FREEZE_REGFREEZE	CMU_FREEZE_REGFREEZE508,20418
#define CMU_LFACLKEN0_RTC	CMU_LFACLKEN0_RTC511,20478
#define CMU_LFBCLKEN0_LEUART0	CMU_LFBCLKEN0_LEUART0514,20535
#define CMU_LFCCLKEN0_USBLE	CMU_LFCCLKEN0_USBLE517,20596
#define CMU_LFAPRESC0_RTC_SHIFT	CMU_LFAPRESC0_RTC_SHIFT520,20655
#define CMU_LFAPRESC0_RTC_MASK	CMU_LFAPRESC0_RTC_MASK521,20692
#define CMU_LFAPRESC0_RTC(CMU_LFAPRESC0_RTC522,20757
#define CMU_LFAPRESC0_RTC_DIV1	CMU_LFAPRESC0_RTC_DIV1524,20850
#define CMU_LFAPRESC0_RTC_DIV2	CMU_LFAPRESC0_RTC_DIV2525,20903
#define CMU_LFAPRESC0_RTC_DIV4	CMU_LFAPRESC0_RTC_DIV4526,20956
#define CMU_LFAPRESC0_RTC_DIV8	CMU_LFAPRESC0_RTC_DIV8527,21009
#define CMU_LFAPRESC0_RTC_DIV16	CMU_LFAPRESC0_RTC_DIV16528,21062
#define CMU_LFAPRESC0_RTC_DIV32	CMU_LFAPRESC0_RTC_DIV32529,21116
#define CMU_LFAPRESC0_RTC_DIV64	CMU_LFAPRESC0_RTC_DIV64530,21170
#define CMU_LFAPRESC0_RTC_DIV128	CMU_LFAPRESC0_RTC_DIV128531,21224
#define CMU_LFAPRESC0_RTC_DIV256	CMU_LFAPRESC0_RTC_DIV256532,21278
#define CMU_LFAPRESC0_RTC_DIV512	CMU_LFAPRESC0_RTC_DIV512533,21332
#define CMU_LFAPRESC0_RTC_DIV1024	CMU_LFAPRESC0_RTC_DIV1024534,21386
#define CMU_LFAPRESC0_RTC_DIV2048	CMU_LFAPRESC0_RTC_DIV2048535,21442
#define CMU_LFAPRESC0_RTC_DIV4096	CMU_LFAPRESC0_RTC_DIV4096536,21498
#define CMU_LFAPRESC0_RTC_DIV8192	CMU_LFAPRESC0_RTC_DIV8192537,21554
#define CMU_LFAPRESC0_RTC_DIV16384	CMU_LFAPRESC0_RTC_DIV16384538,21610
#define CMU_LFAPRESC0_RTC_DIV32768	CMU_LFAPRESC0_RTC_DIV32768539,21667
#define CMU_LFAPRESC0_RTC_NODIV	CMU_LFAPRESC0_RTC_NODIV540,21724
#define CMU_LFBPRESC0_LEUART0_SHIFT	CMU_LFBPRESC0_LEUART0_SHIFT543,21801
#define CMU_LFBPRESC0_LEUART0_MASK	CMU_LFBPRESC0_LEUART0_MASK544,21841
#define CMU_LFBPRESC0_LEUART0(CMU_LFBPRESC0_LEUART0545,21913
#define CMU_LFBPRESC0_LEUART0_DIV1	CMU_LFBPRESC0_LEUART0_DIV1547,22017
#define CMU_LFBPRESC0_LEUART0_DIV2	CMU_LFBPRESC0_LEUART0_DIV2548,22077
#define CMU_LFBPRESC0_LEUART0_DIV4	CMU_LFBPRESC0_LEUART0_DIV4549,22137
#define CMU_LFBPRESC0_LEUART0_DIV8	CMU_LFBPRESC0_LEUART0_DIV8550,22197
#define CMU_LFBPRESC0_LEUART0_NODIV	CMU_LFBPRESC0_LEUART0_NODIV551,22257
#define CMU_PCNTCTRL_PCNT0CLKSEL	CMU_PCNTCTRL_PCNT0CLKSEL554,22340
#define CMU_PCNTCTRL_PCNT0CLKEN	CMU_PCNTCTRL_PCNT0CLKEN555,22382
#define CMU_ROUTE_LOCATION_SHIFT	CMU_ROUTE_LOCATION_SHIFT558,22441
#define CMU_ROUTE_LOCATION_MASK	CMU_ROUTE_LOCATION_MASK559,22478
#define CMU_ROUTE_LOCATION_LOCx(CMU_ROUTE_LOCATION_LOCx560,22545
#define CMU_ROUTE_LOCATION_LOC0	CMU_ROUTE_LOCATION_LOC0562,22645
#define CMU_ROUTE_LOCATION_LOC1	CMU_ROUTE_LOCATION_LOC1563,22705
#define CMU_ROUTE_LOCATION_LOC2	CMU_ROUTE_LOCATION_LOC2564,22765
#define CMU_ROUTE_LOCATION_LOC3	CMU_ROUTE_LOCATION_LOC3565,22825
#define CMU_ROUTE_CLKOUT1PEN	CMU_ROUTE_CLKOUT1PEN567,22886
#define CMU_ROUTE_CLKOUT0PEN	CMU_ROUTE_CLKOUT0PEN568,22925
#define CMU_LOCK_LOCKKEY_SHIFT	CMU_LOCK_LOCKKEY_SHIFT571,22980
#define CMU_LOCK_LOCKKEY_MASK	CMU_LOCK_LOCKKEY_MASK572,23016
#define CMU_LOCK_LOCKKEY_UNLOCKED	CMU_LOCK_LOCKKEY_UNLOCKED573,23082
#define CMU_LOCK_LOCKKEY_LOCKED	CMU_LOCK_LOCKKEY_LOCKED574,23151
#define CMU_LOCK_LOCKKEY_LOCK	CMU_LOCK_LOCKKEY_LOCK575,23219
#define CMU_LOCK_LOCKKEY_UNLOCK	CMU_LOCK_LOCKKEY_UNLOCK576,23285
#define CMU_USBCRCTRL_LSMODE	CMU_USBCRCTRL_LSMODE579,23374
#define CMU_USBCRCTRL_EN	CMU_USBCRCTRL_EN580,23413
#define CMU_USHFRCOCTRL_TIMEOUT_MASK	CMU_USHFRCOCTRL_TIMEOUT_MASK584,23499
#define CMU_USHFRCOCTRL_SUSPEND	CMU_USHFRCOCTRL_SUSPEND586,23577
#define CMU_USHFRCOCTRL_DITHEN	CMU_USHFRCOCTRL_DITHEN587,23619
#define CMU_USHFRCOCTRL_TUNING_MASK	CMU_USHFRCOCTRL_TUNING_MASK589,23683
#define CMU_USHFRCOTUNE_FINETUNING_MASK	CMU_USHFRCOTUNE_FINETUNING_MASK593,23781
#define CMU_USHFRCOTUNE_USHFRCODIV2DIS	CMU_USHFRCOTUNE_USHFRCODIV2DIS597,23883
#define CMU_USHFRCOCONF_BAND_MASK	CMU_USHFRCOCONF_BAND_MASK599,23954
#define CMU_USHFRCOCONF_BAND_48MHZ	CMU_USHFRCOCONF_BAND_48MHZ600,23999
#define CMU_USHFRCOCONF_BAND_24MHZ	CMU_USHFRCOCONF_BAND_24MHZ601,24045
#define _REG_BIT(_REG_BIT603,24092
enum cmu_periph_clken {cmu_periph_clken605,24146
	CMU_PCNT0	= _REG_BIT(0x078, 1),CMU_PCNT0607,24190
	CMU_USBLE	= _REG_BIT(0x064, 0),CMU_USBLE610,24245
	CMU_LEUART0	= _REG_BIT(0x060, 0),CMU_LEUART0613,24300
	CMU_RTC		= _REG_BIT(0x058, 0),CMU_RTC616,24357
	CMU_I2C0	= _REG_BIT(0x044, 11),CMU_I2C0619,24413
	CMU_ADC0	= _REG_BIT(0x044, 10),CMU_ADC0620,24446
	CMU_VCMP	= _REG_BIT(0x044, 9),CMU_VCMP621,24479
	CMU_GPIO	= _REG_BIT(0x044, 8),CMU_GPIO622,24511
	CMU_IDAC0	= _REG_BIT(0x044, 7),CMU_IDAC0623,24543
	CMU_PRS		= _REG_BIT(0x044, 6),CMU_PRS624,24576
	CMU_ACMP0	= _REG_BIT(0x044, 5),CMU_ACMP0625,24608
	CMU_USART1	= _REG_BIT(0x044, 4),CMU_USART1626,24641
	CMU_USART0	= _REG_BIT(0x044, 3),CMU_USART0627,24675
	CMU_TIMER2	= _REG_BIT(0x044, 2),CMU_TIMER2628,24709
	CMU_TIMER1	= _REG_BIT(0x044, 1),CMU_TIMER1629,24743
	CMU_TIMER0	= _REG_BIT(0x044, 0),CMU_TIMER0630,24777
	CMU_USB		= _REG_BIT(0x040, 4),CMU_USB633,24836
	CMU_USBC	= _REG_BIT(0x040, 3),CMU_USBC634,24868
	CMU_LE		= _REG_BIT(0x040, 2),CMU_LE635,24900
	CMU_DMA		= _REG_BIT(0x040, 1)CMU_DMA636,24931
enum cmu_osc {cmu_osc639,24966
	HFRCO, /**< Internal, 1 - 28Mhz */HFRCO640,24981
	LFRCO, /**< Internal, 32.768kHz */LFRCO641,25017
	HFXO, /**< External, 4-48Mhz */HFXO642,25053
	LFXO, /**< External, 32.768kHz */LFXO643,25086
	AUXHFRCO, /**< Internal, 1-28Mhz */AUXHFRCO644,25121
	USHFRCO, /**< Internal, 48MHz */USHFRCO645,25158
	USHFRCODIV2, /**< Internal, 24MHz */USHFRCODIV2646,25192

../../../../libopencm3/include/libopencm3/efm32/hg/timer.h,130
#define TIMER_ROUTE_LOCATION_LOC6	TIMER_ROUTE_LOCATION_LOC633,1032
#define TIMER_CC_CTRL_PRSCONF	TIMER_CC_CTRL_PRSCONF36,1117

../../../../libopencm3/include/libopencm3/efm32/hg/gpio.h,0

../../../../libopencm3/include/libopencm3/efm32/hg/irq.json,895
    "_source": "The names and sequence are taken from EFM32HG-RM.pdf table 4.1.",_source2,2
        "dma",04,98
        "gpio_even",15,113
        "timer0",26,134
        "acmp0",37,152
        "adc0",48,169
        "i2c0",59,185
        "gpio_odd",610,201
        "timer1",711,221
        "usart1_rx",812,239
        "usart1_tx",913,260
        "leuart0",1014,281
        "pcnt0",1115,300
        "rtc",1216,317
        "cmu",1317,332
        "vcmp",1418,347
        "msc",1519,363
        "aes",1620,378
        "usart0_rx",1721,393
        "usart0_tx",1822,414
        "usb",1923,435
        "timer2"2024,450
    "irqs": [irqs3,84
    "partname_humanreadable": "EFM32 Happy Gecko series",partname_humanreadable26,474
    "partname_doxygen": "EFM32HG",partname_doxygen27,532
    "includeguard": "LIBOPENCM3_EFM32HG_NVIC_H"includeguard28,567

../../../../libopencm3/include/libopencm3/efm32/hg/wdog.h,0

../../../../libopencm3/include/libopencm3/efm32/hg/doc-efm32hg.h,0

../../../../libopencm3/include/libopencm3/efm32/hg/usb.h,953
#define USB_CTRL	USB_CTRL36,1136
#define USB_STATUS	USB_STATUS37,1180
#define USB_IF	USB_IF38,1226
#define USB_IFS	USB_IFS39,1269
#define USB_IFC	USB_IFC40,1313
#define USB_IEN	USB_IEN41,1357
#define USB_ROUTE	USB_ROUTE42,1401
#define USB_CTRL_BIASPROGEM23_MASK	USB_CTRL_BIASPROGEM23_MASK46,1490
#define USB_CTRL_BIASPROGEM01_MASK	USB_CTRL_BIASPROGEM01_MASK48,1565
#define USB_CTRL_VREGOSEN	USB_CTRL_VREGOSEN50,1640
#define USB_CTRL_VREGDIS	USB_CTRL_VREGDIS51,1677
#define USB_CTRL_LEMIDLEEN	USB_CTRL_LEMIDLEEN53,1741
#define USB_CTRL_LEMPHYCTRL	USB_CTRL_LEMPHYCTRL55,1801
#define USB_CTRL_LEMOSCCTRL_MASK	USB_CTRL_LEMOSCCTRL_MASK57,1862
#define USB_CTRL_LEMOSCCTRL_NONE	USB_CTRL_LEMOSCCTRL_NONE58,1906
#define USB_CTRL_LEMOSCCTRL_GATE	USB_CTRL_LEMOSCCTRL_GATE59,1950
#define USB_CTRL_DMPUAP	USB_CTRL_DMPUAP61,2020
#define USB_ROUTE_DMPUPEN	USB_ROUTE_DMPUPEN66,2122
#define USB_ROUTE_PHYPEN	USB_ROUTE_PHYPEN68,2181

../../../../libopencm3/include/libopencm3/efm32/opamp.h,0

../../../../libopencm3/include/libopencm3/efm32/timer.h,0

../../../../libopencm3/include/libopencm3/efm32/gpio.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/emu.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/memorymap.h,4309
#define LIBOPENCM3_EZR32WG_MEMORYMAP_HLIBOPENCM3_EZR32WG_MEMORYMAP_H21,837
#define PERIPH_BASE	PERIPH_BASE25,916
#define DI_BASE	DI_BASE28,978
#define DI_CMU_LFRCOCTRL	DI_CMU_LFRCOCTRL31,1046
#define DI_CMU_HFRCOCTRL	DI_CMU_HFRCOCTRL32,1096
#define DI_CMU_AUXHFRCOCTRL	DI_CMU_AUXHFRCOCTRL33,1146
#define DI_ADC0_CAL	DI_ADC0_CAL34,1199
#define DI_ADC0_BIASPROG	DI_ADC0_BIASPROG35,1245
#define DI_DAC0_CAL	DI_DAC0_CAL36,1295
#define DI_DAC0_BIASPROG	DI_DAC0_BIASPROG37,1341
#define DI_ACMP0_CTRL	DI_ACMP0_CTRL38,1391
#define DI_ACMP1_CTRL	DI_ACMP1_CTRL39,1439
#define DI_CMU_LCDCTRL	DI_CMU_LCDCTRL40,1487
#define DI_DAC0_OPACTRL	DI_DAC0_OPACTRL41,1536
#define DI_DAC0_OPAOFFSET	DI_DAC0_OPAOFFSET42,1586
#define DI_EMU_BUINACT	DI_EMU_BUINACT43,1637
#define DI_EMU_BUACT	DI_EMU_BUACT44,1686
#define DI_EMU_BUBODBUVINCAL	DI_EMU_BUBODBUVINCAL45,1733
#define DI_EMU_BUBODUNREGCAL	DI_EMU_BUBODUNREGCAL46,1787
#define DI_MCM_REV_MIN	DI_MCM_REV_MIN47,1841
#define DI_MCM_REV_MAJ	DI_MCM_REV_MAJ48,1889
#define DI_RADIO_REV_MIN	DI_RADIO_REV_MIN49,1937
#define DI_RADIO_REV_MAJ	DI_RADIO_REV_MAJ50,1986
#define DI_RADIO_OPN	DI_RADIO_OPN51,2035
#define DI_DI_CRC	DI_DI_CRC52,2081
#define DI_CAL_TEMP_0	DI_CAL_TEMP_053,2125
#define DI_ADC0_CAL_1V25	DI_ADC0_CAL_1V2554,2172
#define DI_ADC0_CAL_2V5	DI_ADC0_CAL_2V555,2222
#define DI_ADC0_CAL_VDD	DI_ADC0_CAL_VDD56,2272
#define DI_ADC0_CAL_5VDIFF	DI_ADC0_CAL_5VDIFF57,2322
#define DI_ADC0_CAL_2XVDD	DI_ADC0_CAL_2XVDD58,2374
#define DI_ADC0_TEMP_0_READ_1V25	DI_ADC0_TEMP_0_READ_1V2559,2425
#define DI_DAC0_CAL_1V25	DI_DAC0_CAL_1V2560,2482
#define DI_DAC0_CAL_2V5	DI_DAC0_CAL_2V561,2532
#define DI_DAC0_CAL_VDD	DI_DAC0_CAL_VDD62,2582
#define DI_AUXHFRCO_CALIB_BAND_1	DI_AUXHFRCO_CALIB_BAND_163,2632
#define DI_AUXHFRCO_CALIB_BAND_7	DI_AUXHFRCO_CALIB_BAND_764,2688
#define DI_AUXHFRCO_CALIB_BAND_11	DI_AUXHFRCO_CALIB_BAND_1165,2744
#define DI_AUXHFRCO_CALIB_BAND_14	DI_AUXHFRCO_CALIB_BAND_1466,2801
#define DI_AUXHFRCO_CALIB_BAND_21	DI_AUXHFRCO_CALIB_BAND_2167,2858
#define DI_AUXHFRCO_CALIB_BAND_28	DI_AUXHFRCO_CALIB_BAND_2868,2915
#define DI_HFRCO_CALIB_BAND_1	DI_HFRCO_CALIB_BAND_169,2972
#define DI_HFRCO_CALIB_BAND_7	DI_HFRCO_CALIB_BAND_770,3026
#define DI_HFRCO_CALIB_BAND_11	DI_HFRCO_CALIB_BAND_1171,3080
#define DI_HFRCO_CALIB_BAND_14	DI_HFRCO_CALIB_BAND_1472,3135
#define DI_HFRCO_CALIB_BAND_21	DI_HFRCO_CALIB_BAND_2173,3190
#define DI_HFRCO_CALIB_BAND_28	DI_HFRCO_CALIB_BAND_2874,3245
#define DI_MEM_INFO_PAGE_SIZE	DI_MEM_INFO_PAGE_SIZE75,3300
#define DI_RADIO_ID DI_RADIO_ID76,3354
#define DI_UNIQUE_0	DI_UNIQUE_077,3418
#define DI_UNIQUE_1	DI_UNIQUE_178,3464
#define DI_MEM_INFO_FLASH	DI_MEM_INFO_FLASH79,3510
#define DI_MEM_INFO_RAM	DI_MEM_INFO_RAM80,3561
#define DI_PART_NUMBER	DI_PART_NUMBER81,3611
#define DI_PART_FAMILY	DI_PART_FAMILY82,3660
#define DI_PROD_REV	DI_PROD_REV83,3708
#define AES_BASE	AES_BASE85,3754
#define RMU_BASE	RMU_BASE86,3797
#define CMU_BASE	CMU_BASE87,3840
#define EMU_BASE	EMU_BASE88,3883
#define USB_BASE	USB_BASE89,3926
#define DMA_BASE	DMA_BASE90,3969
#define MSC_BASE	MSC_BASE91,4012
#define LESENSE_BASE	LESENSE_BASE92,4055
#define WDOG_BASE	WDOG_BASE93,4102
#define PCNT2_BASE	PCNT2_BASE94,4146
#define PCNT1_BASE	PCNT1_BASE95,4191
#define PCNT0_BASE	PCNT0_BASE96,4236
#define LEUART1_BASE	LEUART1_BASE97,4281
#define LEUART0_BASE	LEUART0_BASE98,4328
#define LETIMER0_BASE	LETIMER0_BASE99,4375
#define BURTC_BASE	BURTC_BASE100,4423
#define RTC_BASE	RTC_BASE101,4468
#define PRS_BASE	PRS_BASE102,4511
#define TIMER3_BASE	TIMER3_BASE103,4554
#define TIMER2_BASE	TIMER2_BASE104,4600
#define TIMER1_BASE	TIMER1_BASE105,4646
#define TIMER0_BASE	TIMER0_BASE106,4692
#define UART1_BASE	UART1_BASE107,4738
#define UART0_BASE	UART0_BASE108,4783
#define USART2_BASE	USART2_BASE109,4828
#define USART1_BASE	USART1_BASE110,4874
#define USARTRF0_BASE	USARTRF0_BASE111,4920
#define I2C1_BASE	I2C1_BASE112,4968
#define I2C0_BASE	I2C0_BASE113,5012
#define GPIO_BASE	GPIO_BASE114,5056
#define DAC0_BASE	DAC0_BASE115,5100
#define ADC0_BASE	ADC0_BASE116,5144
#define ACMP1_BASE	ACMP1_BASE117,5188
#define ACMP0_BASE	ACMP0_BASE118,5233
#define VCMP_BASE	VCMP_BASE119,5278

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/dac.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/nvic.h,1991
#define LIBOPENCM3_EZR32WG_NVIC_HLIBOPENCM3_EZR32WG_NVIC_H7,184
#define NVIC_DMA_IRQ NVIC_DMA_IRQ16,376
#define NVIC_GPIO_EVEN_IRQ NVIC_GPIO_EVEN_IRQ17,399
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ18,428
#define NVIC_USART0_RX_IRQ NVIC_USART0_RX_IRQ19,454
#define NVIC_USART0_TX_IRQ NVIC_USART0_TX_IRQ20,483
#define NVIC_USB_IRQ NVIC_USB_IRQ21,512
#define NVIC_ACMP01_IRQ NVIC_ACMP01_IRQ22,535
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ23,561
#define NVIC_DAC0_IRQ NVIC_DAC0_IRQ24,585
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ25,609
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ26,633
#define NVIC_GPIO_ODD_IRQ NVIC_GPIO_ODD_IRQ27,658
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ28,687
#define NVIC_TIMER2_IRQ NVIC_TIMER2_IRQ29,714
#define NVIC_TIMER3_IRQ NVIC_TIMER3_IRQ30,741
#define NVIC_USART1_RX_IRQ NVIC_USART1_RX_IRQ31,768
#define NVIC_USART1_TX_IRQ NVIC_USART1_TX_IRQ32,798
#define NVIC_LESENSE_IRQ NVIC_LESENSE_IRQ33,828
#define NVIC_USART2_RX_IRQ NVIC_USART2_RX_IRQ34,856
#define NVIC_USART2_TX_IRQ NVIC_USART2_TX_IRQ35,886
#define NVIC_UART0_RX_IRQ NVIC_UART0_RX_IRQ36,916
#define NVIC_UART0_TX_IRQ NVIC_UART0_TX_IRQ37,945
#define NVIC_UART1_RX_IRQ NVIC_UART1_RX_IRQ38,974
#define NVIC_UART1_TX_IRQ NVIC_UART1_TX_IRQ39,1003
#define NVIC_LEUART0_IRQ NVIC_LEUART0_IRQ40,1032
#define NVIC_LEUART1_IRQ NVIC_LEUART1_IRQ41,1060
#define NVIC_LETIMER0_IRQ NVIC_LETIMER0_IRQ42,1088
#define NVIC_PCNT0_IRQ NVIC_PCNT0_IRQ43,1117
#define NVIC_PCNT1_IRQ NVIC_PCNT1_IRQ44,1143
#define NVIC_PCNT2_IRQ NVIC_PCNT2_IRQ45,1169
#define NVIC_RTC_IRQ NVIC_RTC_IRQ46,1195
#define NVIC_BURTC_IRQ NVIC_BURTC_IRQ47,1219
#define NVIC_CMU_IRQ NVIC_CMU_IRQ48,1245
#define NVIC_VCMP_IRQ NVIC_VCMP_IRQ49,1269
#define NVIC_LCD_IRQ NVIC_LCD_IRQ50,1294
#define NVIC_MSC_IRQ NVIC_MSC_IRQ51,1318
#define NVIC_AES_IRQ NVIC_AES_IRQ52,1342
#define NVIC_EBI_IRQ NVIC_EBI_IRQ53,1366
#define NVIC_EMU_IRQ NVIC_EMU_IRQ54,1390
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT56,1415

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/letimer.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/rtc.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/burtc.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/cmu.h,110
#define CMU_HFPERCLKEN0_USARTRF0 CMU_HFPERCLKEN0_USARTRF038,1148
#define CMU_USARTRF0 CMU_USARTRF039,1204

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/i2c.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/opamp.h,81
#define LIBOPENCM3_EFM32_EZR32WG_OPAMP_HLIBOPENCM3_EFM32_EZR32WG_OPAMP_H21,825

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/timer.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/gpio.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/doc-ezr32wg.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/acmp.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/dma.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/irq.json,1452
    "_source": "The names and sequence are taken from d0334_ezr32wg_reference_manual.pdf table 5_source2,2
        "dma", 04,118
        "gpio_even", 15,134
        "timer0", 26,156
        "usart0_rx", 37,175
        "usart0_tx", 48,197
        "usb", 59,219
        "acmp01", 610,235
        "adc0", 711,254
        "dac0", 812,271
        "i2c0", 913,288
        "i2c1", 1014,305
        "gpio_odd", 1115,322
        "timer1", 1216,343
        "timer2", 1317,362
        "timer3", 1418,381
        "usart1_rx", 1519,400
        "usart1_tx", 1620,422
        "lesense", 1721,444
        "usart2_rx", 1822,464
        "usart2_tx", 1923,486
        "uart0_rx", 2024,508
        "uart0_tx", 2125,529
        "uart1_rx", 2226,550
        "uart1_tx", 2327,571
        "leuart0", 2428,592
        "leuart1", 2529,612
        "letimer0", 2630,632
        "pcnt0", 2731,653
        "pcnt1", 2832,671
        "pcnt2", 2933,689
        "rtc", 3034,707
        "burtc", 3135,723
        "cmu", 3236,741
        "vcmp", 3337,757
        "lcd", 3438,774
        "msc", 3539,790
        "aes", 3640,806
        "ebi",3741,822
	"emu"3842,837
    "irqs": [irqs3,104
    "partname_humanreadable": "EZR32 Wonder Gecko series", partname_humanreadable44,852
    "partname_doxygen": "EZR32WG", partname_doxygen45,912
    "includeguard": "LIBOPENCM3_EZR32WG_NVIC_H"includeguard46,948

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/wdog.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/uart.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/prs.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/usb.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/rmu.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/usart.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/msc.h,0

../../../../libopencm3/include/libopencm3/efm32/ezr32wg/adc.h,0

../../../../libopencm3/include/libopencm3/efm32/acmp.h,0

../../../../libopencm3/include/libopencm3/efm32/dma.h,0

../../../../libopencm3/include/libopencm3/efm32/wdog.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/emu.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/memorymap.h,4087
#define LIBOPENCM3_EFM32_MEMORYMAP_HLIBOPENCM3_EFM32_MEMORYMAP_H21,833
#define PERIPH_BASE	PERIPH_BASE25,910
#define DI_BASE	DI_BASE28,972
#define DI_CMU_LFRCOCTRL	DI_CMU_LFRCOCTRL31,1040
#define DI_CMU_HFRCOCTRL	DI_CMU_HFRCOCTRL32,1090
#define DI_CMU_AUXHFRCOCTRL	DI_CMU_AUXHFRCOCTRL33,1140
#define DI_ADC0_CAL	DI_ADC0_CAL34,1193
#define DI_ADC0_BIASPROG	DI_ADC0_BIASPROG35,1239
#define DI_DAC0_CAL	DI_DAC0_CAL36,1289
#define DI_DAC0_BIASPROG	DI_DAC0_BIASPROG37,1335
#define DI_ACMP0_CTRL	DI_ACMP0_CTRL38,1385
#define DI_ACMP1_CTRL	DI_ACMP1_CTRL39,1433
#define DI_CMU_LCDCTRL	DI_CMU_LCDCTRL40,1481
#define DI_DAC0_OPACTRL	DI_DAC0_OPACTRL41,1530
#define DI_DAC0_OPAOFFSET	DI_DAC0_OPAOFFSET42,1580
#define DI_EMU_BUINACT	DI_EMU_BUINACT43,1631
#define DI_EMU_BUACT	DI_EMU_BUACT44,1680
#define DI_EMU_BUBODBUVINCAL	DI_EMU_BUBODBUVINCAL45,1727
#define DI_EMU_BUBODUNREGCAL	DI_EMU_BUBODUNREGCAL46,1781
#define DI_DI_CRC	DI_DI_CRC47,1835
#define DI_CAL_TEMP_0	DI_CAL_TEMP_048,1879
#define DI_ADC0_CAL_1V25	DI_ADC0_CAL_1V2549,1926
#define DI_ADC0_CAL_2V5	DI_ADC0_CAL_2V550,1976
#define DI_ADC0_CAL_VDD	DI_ADC0_CAL_VDD51,2026
#define DI_ADC0_CAL_5VDIFF	DI_ADC0_CAL_5VDIFF52,2076
#define DI_ADC0_CAL_2XVDD	DI_ADC0_CAL_2XVDD53,2128
#define DI_ADC0_TEMP_0_READ_1V25	DI_ADC0_TEMP_0_READ_1V2554,2179
#define DI_DAC0_CAL_1V25	DI_DAC0_CAL_1V2555,2236
#define DI_DAC0_CAL_2V5	DI_DAC0_CAL_2V556,2286
#define DI_DAC0_CAL_VDD	DI_DAC0_CAL_VDD57,2336
#define DI_AUXHFRCO_CALIB_BAND_1	DI_AUXHFRCO_CALIB_BAND_158,2386
#define DI_AUXHFRCO_CALIB_BAND_7	DI_AUXHFRCO_CALIB_BAND_759,2442
#define DI_AUXHFRCO_CALIB_BAND_11	DI_AUXHFRCO_CALIB_BAND_1160,2498
#define DI_AUXHFRCO_CALIB_BAND_14	DI_AUXHFRCO_CALIB_BAND_1461,2555
#define DI_AUXHFRCO_CALIB_BAND_21	DI_AUXHFRCO_CALIB_BAND_2162,2612
#define DI_AUXHFRCO_CALIB_BAND_28	DI_AUXHFRCO_CALIB_BAND_2863,2669
#define DI_HFRCO_CALIB_BAND_1	DI_HFRCO_CALIB_BAND_164,2726
#define DI_HFRCO_CALIB_BAND_7	DI_HFRCO_CALIB_BAND_765,2780
#define DI_HFRCO_CALIB_BAND_11	DI_HFRCO_CALIB_BAND_1166,2834
#define DI_HFRCO_CALIB_BAND_14	DI_HFRCO_CALIB_BAND_1467,2889
#define DI_HFRCO_CALIB_BAND_21	DI_HFRCO_CALIB_BAND_2168,2944
#define DI_HFRCO_CALIB_BAND_28	DI_HFRCO_CALIB_BAND_2869,2999
#define DI_MEM_INFO_PAGE_SIZE	DI_MEM_INFO_PAGE_SIZE70,3054
#define DI_UNIQUE_0	DI_UNIQUE_071,3108
#define DI_UNIQUE_1	DI_UNIQUE_172,3154
#define DI_MEM_INFO_FLASH	DI_MEM_INFO_FLASH73,3200
#define DI_MEM_INFO_RAM	DI_MEM_INFO_RAM74,3251
#define DI_PART_NUMBER	DI_PART_NUMBER75,3301
#define DI_PART_FAMILY	DI_PART_FAMILY76,3350
#define DI_PROD_REV	DI_PROD_REV77,3398
#define AES_BASE	AES_BASE79,3444
#define PRS_BASE	PRS_BASE80,3487
#define RMU_BASE	RMU_BASE81,3530
#define CMU_BASE	CMU_BASE82,3573
#define EMU_BASE	EMU_BASE83,3616
#define USB_BASE	USB_BASE84,3659
#define DMA_BASE	DMA_BASE85,3702
#define MSC_BASE	MSC_BASE86,3745
#define LESENSE_BASE	LESENSE_BASE87,3788
#define LCD_BASE	LCD_BASE88,3835
#define WDOG_BASE	WDOG_BASE89,3878
#define PCNT2_BASE	PCNT2_BASE90,3922
#define PCNT1_BASE	PCNT1_BASE91,3967
#define PCNT0_BASE	PCNT0_BASE92,4012
#define LEUART1_BASE	LEUART1_BASE93,4057
#define LEUART0_BASE	LEUART0_BASE94,4104
#define LETIMER0_BASE	LETIMER0_BASE95,4151
#define BURTC_BASE	BURTC_BASE96,4199
#define RTC_BASE	RTC_BASE97,4244
#define TIMER3_BASE	TIMER3_BASE98,4287
#define TIMER2_BASE	TIMER2_BASE99,4333
#define TIMER1_BASE	TIMER1_BASE100,4379
#define TIMER0_BASE	TIMER0_BASE101,4425
#define UART1_BASE	UART1_BASE102,4471
#define UART0_BASE	UART0_BASE103,4516
#define USART2_BASE	USART2_BASE104,4561
#define USART1_BASE	USART1_BASE105,4607
#define USART0_BASE	USART0_BASE106,4653
#define I2C1_BASE	I2C1_BASE107,4699
#define I2C0_BASE	I2C0_BASE108,4743
#define EBI_BASE	EBI_BASE109,4787
#define GPIO_BASE	GPIO_BASE110,4830
#define DAC0_BASE	DAC0_BASE111,4874
#define ADC0_BASE	ADC0_BASE112,4918
#define ACMP1_BASE	ACMP1_BASE113,4962
#define ACMP0_BASE	ACMP0_BASE114,5007
#define VCMP_BASE	VCMP_BASE115,5052

../../../../libopencm3/include/libopencm3/efm32/wg/dac.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/nvic.h,1990
#define LIBOPENCM3_EFM32WG_NVIC_HLIBOPENCM3_EFM32WG_NVIC_H7,179
#define NVIC_DMA_IRQ NVIC_DMA_IRQ16,371
#define NVIC_GPIO_EVEN_IRQ NVIC_GPIO_EVEN_IRQ17,394
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ18,423
#define NVIC_USART0_RX_IRQ NVIC_USART0_RX_IRQ19,449
#define NVIC_USART0_TX_IRQ NVIC_USART0_TX_IRQ20,478
#define NVIC_USB_IRQ NVIC_USB_IRQ21,507
#define NVIC_ACMP01_IRQ NVIC_ACMP01_IRQ22,530
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ23,556
#define NVIC_DAC0_IRQ NVIC_DAC0_IRQ24,580
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ25,604
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ26,628
#define NVIC_GPIO_ODD_IRQ NVIC_GPIO_ODD_IRQ27,653
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ28,682
#define NVIC_TIMER2_IRQ NVIC_TIMER2_IRQ29,709
#define NVIC_TIMER3_IRQ NVIC_TIMER3_IRQ30,736
#define NVIC_USART1_RX_IRQ NVIC_USART1_RX_IRQ31,763
#define NVIC_USART1_TX_IRQ NVIC_USART1_TX_IRQ32,793
#define NVIC_LESENSE_IRQ NVIC_LESENSE_IRQ33,823
#define NVIC_USART2_RX_IRQ NVIC_USART2_RX_IRQ34,851
#define NVIC_USART2_TX_IRQ NVIC_USART2_TX_IRQ35,881
#define NVIC_UART0_RX_IRQ NVIC_UART0_RX_IRQ36,911
#define NVIC_UART0_TX_IRQ NVIC_UART0_TX_IRQ37,940
#define NVIC_UART1_RX_IRQ NVIC_UART1_RX_IRQ38,969
#define NVIC_UART1_TX_IRQ NVIC_UART1_TX_IRQ39,998
#define NVIC_LEUART0_IRQ NVIC_LEUART0_IRQ40,1027
#define NVIC_LEUART1_IRQ NVIC_LEUART1_IRQ41,1055
#define NVIC_LETIMER0_IRQ NVIC_LETIMER0_IRQ42,1083
#define NVIC_PCNT0_IRQ NVIC_PCNT0_IRQ43,1112
#define NVIC_PCNT1_IRQ NVIC_PCNT1_IRQ44,1138
#define NVIC_PCNT2_IRQ NVIC_PCNT2_IRQ45,1164
#define NVIC_RTC_IRQ NVIC_RTC_IRQ46,1190
#define NVIC_BURTC_IRQ NVIC_BURTC_IRQ47,1214
#define NVIC_CMU_IRQ NVIC_CMU_IRQ48,1240
#define NVIC_VCMP_IRQ NVIC_VCMP_IRQ49,1264
#define NVIC_LCD_IRQ NVIC_LCD_IRQ50,1289
#define NVIC_MSC_IRQ NVIC_MSC_IRQ51,1313
#define NVIC_AES_IRQ NVIC_AES_IRQ52,1337
#define NVIC_EBI_IRQ NVIC_EBI_IRQ53,1361
#define NVIC_EMU_IRQ NVIC_EMU_IRQ54,1385
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT56,1410

../../../../libopencm3/include/libopencm3/efm32/wg/letimer.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/rtc.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/burtc.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/cmu.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/i2c.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/opamp.h,71
#define LIBOPENCM3_EFM32_WG_OPAMP_HLIBOPENCM3_EFM32_WG_OPAMP_H21,820

../../../../libopencm3/include/libopencm3/efm32/wg/timer.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/gpio.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/acmp.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/dma.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/irq.json,1452
    "_source": "The names and sequence are taken from d0233_efm32wg_reference_manual.pdf table 4_source2,2
        "dma", 04,118
        "gpio_even", 15,134
        "timer0", 26,156
        "usart0_rx", 37,175
        "usart0_tx", 48,197
        "usb", 59,219
        "acmp01", 610,235
        "adc0", 711,254
        "dac0", 812,271
        "i2c0", 913,288
        "i2c1", 1014,305
        "gpio_odd", 1115,322
        "timer1", 1216,343
        "timer2", 1317,362
        "timer3", 1418,381
        "usart1_rx", 1519,400
        "usart1_tx", 1620,422
        "lesense", 1721,444
        "usart2_rx", 1822,464
        "usart2_tx", 1923,486
        "uart0_rx", 2024,508
        "uart0_tx", 2125,529
        "uart1_rx", 2226,550
        "uart1_tx", 2327,571
        "leuart0", 2428,592
        "leuart1", 2529,612
        "letimer0", 2630,632
        "pcnt0", 2731,653
        "pcnt1", 2832,671
        "pcnt2", 2933,689
        "rtc", 3034,707
        "burtc", 3135,723
        "cmu", 3236,741
        "vcmp", 3337,757
        "lcd", 3438,774
        "msc", 3539,790
        "aes", 3640,806
        "ebi",3741,822
	"emu"3842,837
    "irqs": [irqs3,104
    "partname_humanreadable": "EFM32 Wonder Gecko series", partname_humanreadable44,852
    "partname_doxygen": "EFM32WG", partname_doxygen45,912
    "includeguard": "LIBOPENCM3_EFM32WG_NVIC_H"includeguard46,948

../../../../libopencm3/include/libopencm3/efm32/wg/wdog.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/doc-efm32wg.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/uart.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/prs.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/usb.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/rmu.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/usart.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/msc.h,0

../../../../libopencm3/include/libopencm3/efm32/wg/adc.h,0

../../../../libopencm3/include/libopencm3/efm32/uart.h,0

../../../../libopencm3/include/libopencm3/efm32/prs.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/emu.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/memorymap.h,4087
#define LIBOPENCM3_EFM32_MEMORYMAP_HLIBOPENCM3_EFM32_MEMORYMAP_H21,833
#define PERIPH_BASE	PERIPH_BASE25,910
#define DI_BASE	DI_BASE28,972
#define DI_CMU_LFRCOCTRL	DI_CMU_LFRCOCTRL31,1040
#define DI_CMU_HFRCOCTRL	DI_CMU_HFRCOCTRL32,1090
#define DI_CMU_AUXHFRCOCTRL	DI_CMU_AUXHFRCOCTRL33,1140
#define DI_ADC0_CAL	DI_ADC0_CAL34,1193
#define DI_ADC0_BIASPROG	DI_ADC0_BIASPROG35,1239
#define DI_DAC0_CAL	DI_DAC0_CAL36,1289
#define DI_DAC0_BIASPROG	DI_DAC0_BIASPROG37,1335
#define DI_ACMP0_CTRL	DI_ACMP0_CTRL38,1385
#define DI_ACMP1_CTRL	DI_ACMP1_CTRL39,1433
#define DI_CMU_LCDCTRL	DI_CMU_LCDCTRL40,1481
#define DI_DAC0_OPACTRL	DI_DAC0_OPACTRL41,1530
#define DI_DAC0_OPAOFFSET	DI_DAC0_OPAOFFSET42,1580
#define DI_EMU_BUINACT	DI_EMU_BUINACT43,1631
#define DI_EMU_BUACT	DI_EMU_BUACT44,1680
#define DI_EMU_BUBODBUVINCAL	DI_EMU_BUBODBUVINCAL45,1727
#define DI_EMU_BUBODUNREGCAL	DI_EMU_BUBODUNREGCAL46,1781
#define DI_DI_CRC	DI_DI_CRC47,1835
#define DI_CAL_TEMP_0	DI_CAL_TEMP_048,1879
#define DI_ADC0_CAL_1V25	DI_ADC0_CAL_1V2549,1926
#define DI_ADC0_CAL_2V5	DI_ADC0_CAL_2V550,1976
#define DI_ADC0_CAL_VDD	DI_ADC0_CAL_VDD51,2026
#define DI_ADC0_CAL_5VDIFF	DI_ADC0_CAL_5VDIFF52,2076
#define DI_ADC0_CAL_2XVDD	DI_ADC0_CAL_2XVDD53,2128
#define DI_ADC0_TEMP_0_READ_1V25	DI_ADC0_TEMP_0_READ_1V2554,2179
#define DI_DAC0_CAL_1V25	DI_DAC0_CAL_1V2555,2236
#define DI_DAC0_CAL_2V5	DI_DAC0_CAL_2V556,2286
#define DI_DAC0_CAL_VDD	DI_DAC0_CAL_VDD57,2336
#define DI_AUXHFRCO_CALIB_BAND_1	DI_AUXHFRCO_CALIB_BAND_158,2386
#define DI_AUXHFRCO_CALIB_BAND_7	DI_AUXHFRCO_CALIB_BAND_759,2442
#define DI_AUXHFRCO_CALIB_BAND_11	DI_AUXHFRCO_CALIB_BAND_1160,2498
#define DI_AUXHFRCO_CALIB_BAND_14	DI_AUXHFRCO_CALIB_BAND_1461,2555
#define DI_AUXHFRCO_CALIB_BAND_21	DI_AUXHFRCO_CALIB_BAND_2162,2612
#define DI_AUXHFRCO_CALIB_BAND_28	DI_AUXHFRCO_CALIB_BAND_2863,2669
#define DI_HFRCO_CALIB_BAND_1	DI_HFRCO_CALIB_BAND_164,2726
#define DI_HFRCO_CALIB_BAND_7	DI_HFRCO_CALIB_BAND_765,2780
#define DI_HFRCO_CALIB_BAND_11	DI_HFRCO_CALIB_BAND_1166,2834
#define DI_HFRCO_CALIB_BAND_14	DI_HFRCO_CALIB_BAND_1467,2889
#define DI_HFRCO_CALIB_BAND_21	DI_HFRCO_CALIB_BAND_2168,2944
#define DI_HFRCO_CALIB_BAND_28	DI_HFRCO_CALIB_BAND_2869,2999
#define DI_MEM_INFO_PAGE_SIZE	DI_MEM_INFO_PAGE_SIZE70,3054
#define DI_UNIQUE_0	DI_UNIQUE_071,3108
#define DI_UNIQUE_1	DI_UNIQUE_172,3154
#define DI_MEM_INFO_FLASH	DI_MEM_INFO_FLASH73,3200
#define DI_MEM_INFO_RAM	DI_MEM_INFO_RAM74,3251
#define DI_PART_NUMBER	DI_PART_NUMBER75,3301
#define DI_PART_FAMILY	DI_PART_FAMILY76,3350
#define DI_PROD_REV	DI_PROD_REV77,3398
#define AES_BASE	AES_BASE79,3444
#define PRS_BASE	PRS_BASE80,3487
#define RMU_BASE	RMU_BASE81,3530
#define CMU_BASE	CMU_BASE82,3573
#define EMU_BASE	EMU_BASE83,3616
#define USB_BASE	USB_BASE84,3659
#define DMA_BASE	DMA_BASE85,3702
#define MSC_BASE	MSC_BASE86,3745
#define LESENSE_BASE	LESENSE_BASE87,3788
#define LCD_BASE	LCD_BASE88,3835
#define WDOG_BASE	WDOG_BASE89,3878
#define PCNT2_BASE	PCNT2_BASE90,3922
#define PCNT1_BASE	PCNT1_BASE91,3967
#define PCNT0_BASE	PCNT0_BASE92,4012
#define LEUART1_BASE	LEUART1_BASE93,4057
#define LEUART0_BASE	LEUART0_BASE94,4104
#define LETIMER0_BASE	LETIMER0_BASE95,4151
#define BURTC_BASE	BURTC_BASE96,4199
#define RTC_BASE	RTC_BASE97,4244
#define TIMER3_BASE	TIMER3_BASE98,4287
#define TIMER2_BASE	TIMER2_BASE99,4333
#define TIMER1_BASE	TIMER1_BASE100,4379
#define TIMER0_BASE	TIMER0_BASE101,4425
#define UART1_BASE	UART1_BASE102,4471
#define UART0_BASE	UART0_BASE103,4516
#define USART2_BASE	USART2_BASE104,4561
#define USART1_BASE	USART1_BASE105,4607
#define USART0_BASE	USART0_BASE106,4653
#define I2C1_BASE	I2C1_BASE107,4699
#define I2C0_BASE	I2C0_BASE108,4743
#define EBI_BASE	EBI_BASE109,4787
#define GPIO_BASE	GPIO_BASE110,4830
#define DAC0_BASE	DAC0_BASE111,4874
#define ADC0_BASE	ADC0_BASE112,4918
#define ACMP1_BASE	ACMP1_BASE113,4962
#define ACMP0_BASE	ACMP0_BASE114,5007
#define VCMP_BASE	VCMP_BASE115,5052

../../../../libopencm3/include/libopencm3/efm32/lg/doc-efm32lg.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/dac.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/nvic.h,1990
#define LIBOPENCM3_EFM32LG_NVIC_HLIBOPENCM3_EFM32LG_NVIC_H7,179
#define NVIC_DMA_IRQ NVIC_DMA_IRQ16,372
#define NVIC_GPIO_EVEN_IRQ NVIC_GPIO_EVEN_IRQ17,395
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ18,424
#define NVIC_USART0_RX_IRQ NVIC_USART0_RX_IRQ19,450
#define NVIC_USART0_TX_IRQ NVIC_USART0_TX_IRQ20,479
#define NVIC_USB_IRQ NVIC_USB_IRQ21,508
#define NVIC_ACMP01_IRQ NVIC_ACMP01_IRQ22,531
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ23,557
#define NVIC_DAC0_IRQ NVIC_DAC0_IRQ24,581
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ25,605
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ26,629
#define NVIC_GPIO_ODD_IRQ NVIC_GPIO_ODD_IRQ27,654
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ28,683
#define NVIC_TIMER2_IRQ NVIC_TIMER2_IRQ29,710
#define NVIC_TIMER3_IRQ NVIC_TIMER3_IRQ30,737
#define NVIC_USART1_RX_IRQ NVIC_USART1_RX_IRQ31,764
#define NVIC_USART1_TX_IRQ NVIC_USART1_TX_IRQ32,794
#define NVIC_LESENSE_IRQ NVIC_LESENSE_IRQ33,824
#define NVIC_USART2_RX_IRQ NVIC_USART2_RX_IRQ34,852
#define NVIC_USART2_TX_IRQ NVIC_USART2_TX_IRQ35,882
#define NVIC_UART0_RX_IRQ NVIC_UART0_RX_IRQ36,912
#define NVIC_UART0_TX_IRQ NVIC_UART0_TX_IRQ37,941
#define NVIC_UART1_RX_IRQ NVIC_UART1_RX_IRQ38,970
#define NVIC_UART1_TX_IRQ NVIC_UART1_TX_IRQ39,999
#define NVIC_LEUART0_IRQ NVIC_LEUART0_IRQ40,1028
#define NVIC_LEUART1_IRQ NVIC_LEUART1_IRQ41,1056
#define NVIC_LETIMER0_IRQ NVIC_LETIMER0_IRQ42,1084
#define NVIC_PCNT0_IRQ NVIC_PCNT0_IRQ43,1113
#define NVIC_PCNT1_IRQ NVIC_PCNT1_IRQ44,1139
#define NVIC_PCNT2_IRQ NVIC_PCNT2_IRQ45,1165
#define NVIC_RTC_IRQ NVIC_RTC_IRQ46,1191
#define NVIC_BURTC_IRQ NVIC_BURTC_IRQ47,1215
#define NVIC_CMU_IRQ NVIC_CMU_IRQ48,1241
#define NVIC_VCMP_IRQ NVIC_VCMP_IRQ49,1265
#define NVIC_LCD_IRQ NVIC_LCD_IRQ50,1290
#define NVIC_MSC_IRQ NVIC_MSC_IRQ51,1314
#define NVIC_AES_IRQ NVIC_AES_IRQ52,1338
#define NVIC_EBI_IRQ NVIC_EBI_IRQ53,1362
#define NVIC_EMU_IRQ NVIC_EMU_IRQ54,1386
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT56,1411

../../../../libopencm3/include/libopencm3/efm32/lg/letimer.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/rtc.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/burtc.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/cmu.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/i2c.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/opamp.h,71
#define LIBOPENCM3_EFM32_LG_OPAMP_HLIBOPENCM3_EFM32_LG_OPAMP_H21,820

../../../../libopencm3/include/libopencm3/efm32/lg/timer.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/gpio.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/acmp.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/dma.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/irq.json,1460
    "_source": "The names and sequence are taken from d0183_efm32lg_reference_manual.pdf table 4_source2,2
        "dma", 04,118
        "gpio_even", 15,134
        "timer0", 26,156
        "usart0_rx", 37,175
        "usart0_tx", 48,197
        "usb", 59,219
        "acmp01", 610,235
        "adc0", 711,254
        "dac0", 812,271
        "i2c0", 913,288
        "i2c1", 1014,305
        "gpio_odd", 1115,322
        "timer1", 1216,343
        "timer2", 1317,362
        "timer3", 1418,381
        "usart1_rx", 1519,400
        "usart1_tx", 1620,422
        "lesense", 1721,444
        "usart2_rx", 1822,464
        "usart2_tx", 1923,486
        "uart0_rx", 2024,508
        "uart0_tx", 2125,529
        "uart1_rx", 2226,550
        "uart1_tx", 2327,571
        "leuart0", 2428,592
        "leuart1", 2529,612
        "letimer0", 2630,632
        "pcnt0", 2731,653
        "pcnt1", 2832,671
        "pcnt2", 2933,689
        "rtc", 3034,707
        "burtc", 3135,723
        "cmu", 3236,741
        "vcmp", 3337,757
        "lcd", 3438,774
        "msc", 3539,790
        "aes", 3640,806
        "ebi",3741,822
        "emu"3842,837
    "irqs": [irqs3,104
    "partname_humanreadable": "EFM32 Leopard Gecko series", partname_humanreadable44,859
    "partname_doxygen": "EFM32LG", partname_doxygen45,920
    "includeguard": "LIBOPENCM3_EFM32LG_NVIC_H"includeguard46,956

../../../../libopencm3/include/libopencm3/efm32/lg/wdog.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/uart.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/prs.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/usb.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/rmu.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/usart.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/msc.h,0

../../../../libopencm3/include/libopencm3/efm32/lg/adc.h,0

../../../../libopencm3/include/libopencm3/efm32/usb.h,0

../../../../libopencm3/include/libopencm3/efm32/gg/nvic.h,1947
#define LIBOPENCM3_EFM32GG_NVIC_HLIBOPENCM3_EFM32GG_NVIC_H7,179
#define NVIC_DMA_IRQ NVIC_DMA_IRQ16,370
#define NVIC_GPIO_EVEN_IRQ NVIC_GPIO_EVEN_IRQ17,393
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ18,422
#define NVIC_USART0_RX_IRQ NVIC_USART0_RX_IRQ19,448
#define NVIC_USART0_TX_IRQ NVIC_USART0_TX_IRQ20,477
#define NVIC_USB_IRQ NVIC_USB_IRQ21,506
#define NVIC_ACMP01_IRQ NVIC_ACMP01_IRQ22,529
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ23,555
#define NVIC_DAC0_IRQ NVIC_DAC0_IRQ24,579
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ25,603
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ26,627
#define NVIC_GPIO_ODD_IRQ NVIC_GPIO_ODD_IRQ27,652
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ28,681
#define NVIC_TIMER2_IRQ NVIC_TIMER2_IRQ29,708
#define NVIC_TIMER3_IRQ NVIC_TIMER3_IRQ30,735
#define NVIC_USART1_RX_IRQ NVIC_USART1_RX_IRQ31,762
#define NVIC_USART1_TX_IRQ NVIC_USART1_TX_IRQ32,792
#define NVIC_LESENSE_IRQ NVIC_LESENSE_IRQ33,822
#define NVIC_USART2_RX_IRQ NVIC_USART2_RX_IRQ34,850
#define NVIC_USART2_TX_IRQ NVIC_USART2_TX_IRQ35,880
#define NVIC_UART0_RX_IRQ NVIC_UART0_RX_IRQ36,910
#define NVIC_UART0_TX_IRQ NVIC_UART0_TX_IRQ37,939
#define NVIC_UART1_RX_IRQ NVIC_UART1_RX_IRQ38,968
#define NVIC_UART1_TX_IRQ NVIC_UART1_TX_IRQ39,997
#define NVIC_LEUART0_IRQ NVIC_LEUART0_IRQ40,1026
#define NVIC_LEUART1_IRQ NVIC_LEUART1_IRQ41,1054
#define NVIC_LETIMER0_IRQ NVIC_LETIMER0_IRQ42,1082
#define NVIC_PCNT0_IRQ NVIC_PCNT0_IRQ43,1111
#define NVIC_PCNT1_IRQ NVIC_PCNT1_IRQ44,1137
#define NVIC_PCNT2_IRQ NVIC_PCNT2_IRQ45,1163
#define NVIC_RTC_IRQ NVIC_RTC_IRQ46,1189
#define NVIC_BURTC_IRQ NVIC_BURTC_IRQ47,1213
#define NVIC_CMU_IRQ NVIC_CMU_IRQ48,1239
#define NVIC_VCMP_IRQ NVIC_VCMP_IRQ49,1263
#define NVIC_LCD_IRQ NVIC_LCD_IRQ50,1288
#define NVIC_MSC_IRQ NVIC_MSC_IRQ51,1312
#define NVIC_AES_IRQ NVIC_AES_IRQ52,1336
#define NVIC_EBI_IRQ NVIC_EBI_IRQ53,1360
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT55,1385

../../../../libopencm3/include/libopencm3/efm32/gg/doc-efm32gg.h,0

../../../../libopencm3/include/libopencm3/efm32/gg/irq.json,1433
    "_source": "The names and sequence are taken from d0053_efm32gg_refreence_manual.pdf table 4_source2,2
        "dma", 04,118
        "gpio_even", 15,134
        "timer0", 26,156
        "usart0_rx", 37,175
        "usart0_tx", 48,197
        "usb", 59,219
        "acmp01", 610,235
        "adc0", 711,254
        "dac0", 812,271
        "i2c0", 913,288
        "i2c1", 1014,305
        "gpio_odd", 1115,322
        "timer1", 1216,343
        "timer2", 1317,362
        "timer3", 1418,381
        "usart1_rx", 1519,400
        "usart1_tx", 1620,422
        "lesense", 1721,444
        "usart2_rx", 1822,464
        "usart2_tx", 1923,486
        "uart0_rx", 2024,508
        "uart0_tx", 2125,529
        "uart1_rx", 2226,550
        "uart1_tx", 2327,571
        "leuart0", 2428,592
        "leuart1", 2529,612
        "letimer0", 2630,632
        "pcnt0", 2731,653
        "pcnt1", 2832,671
        "pcnt2", 2933,689
        "rtc", 3034,707
        "burtc", 3135,723
        "cmu", 3236,741
        "vcmp", 3337,757
        "lcd", 3438,774
        "msc", 3539,790
        "aes", 3640,806
        "ebi"3741,822
    "irqs": [irqs3,104
    "partname_humanreadable": "EFM32 Giant Gecko series", partname_humanreadable43,844
    "partname_doxygen": "EFM32GG", partname_doxygen44,903
    "includeguard": "LIBOPENCM3_EFM32GG_NVIC_H"includeguard45,939

../../../../libopencm3/include/libopencm3/efm32/rmu.h,0

../../../../libopencm3/include/libopencm3/efm32/usart.h,0

../../../../libopencm3/include/libopencm3/efm32/msc.h,0

../../../../libopencm3/include/libopencm3/efm32/adc.h,0

../../../../libopencm3/include/libopencm3/efm32/tg/memorymap.h,1405
#define CODE_BASE	CODE_BASE34,1284
#define SRAM_BASE	SRAM_BASE36,1318
#define SRAM_BASE_BITBAND	SRAM_BASE_BITBAND37,1351
#define PERIPH_BASE	PERIPH_BASE39,1392
#define PERIPH_BASE_BITBAND	PERIPH_BASE_BITBAND40,1427
#define FLASH_BASE	FLASH_BASE44,1507
#define USERDATA_BASE	USERDATA_BASE45,1552
#define LOCKBITS_BASE	LOCKBITS_BASE46,1600
#define CHIPCONFIG_BASE	CHIPCONFIG_BASE47,1648
#define CODESPACESRAM_BASE	CODESPACESRAM_BASE48,1698
#define	VCMP_BASE	VCMP_BASE52,1793
#define	ACMP0_BASE	ACMP0_BASE53,1839
#define	ACMP1_BASE	ACMP1_BASE54,1886
#define	ADC_BASE	ADC_BASE55,1933
#define	DAC0_BASE	DAC0_BASE56,1978
#define	GPIO_BASE	GPIO_BASE57,2024
#define	I2C0_BASE	I2C0_BASE58,2090
#define	USART0_BASE	USART0_BASE59,2136
#define	USART1_BASE	USART1_BASE60,2184
#define	TIMER0_BASE	TIMER0_BASE61,2232
#define	TIMER1_BASE	TIMER1_BASE62,2280
#define	RTC_BASE	RTC_BASE63,2328
#define	LETIMER0_BASE	LETIMER0_BASE64,2373
#define	LEUART0_BASE	LEUART0_BASE65,2423
#define	PCNT0_BASE	PCNT0_BASE66,2472
#define	WDOG_BASE	WDOG_BASE67,2519
#define	LCD_BASE	LCD_BASE68,2565
#define	LESENSE_BASE	LESENSE_BASE69,2610
#define	MSC_BASE	MSC_BASE70,2659
#define	DMA_BASE	DMA_BASE71,2704
#define	EMU_BASE	EMU_BASE72,2749
#define	CMU_BASE	CMU_BASE73,2794
#define	RMU_BASE	RMU_BASE74,2858
#define	PRS_BASE	PRS_BASE75,2903
#define	AES_BASE	AES_BASE76,2948

../../../../libopencm3/include/libopencm3/efm32/tg/nvic.h,1204
#define LIBOPENCM3_EFM32TG_NVIC_HLIBOPENCM3_EFM32TG_NVIC_H7,179
#define NVIC_DMA_IRQ NVIC_DMA_IRQ16,369
#define NVIC_GPIO_EVEN_IRQ NVIC_GPIO_EVEN_IRQ17,392
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ18,421
#define NVIC_USART0_RX_IRQ NVIC_USART0_RX_IRQ19,447
#define NVIC_USART0_TX_IRQ NVIC_USART0_TX_IRQ20,476
#define NVIC_ACMP01_IRQ NVIC_ACMP01_IRQ21,505
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ22,531
#define NVIC_DAC0_IRQ NVIC_DAC0_IRQ23,555
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ24,579
#define NVIC_GPIO_ODD_IRQ NVIC_GPIO_ODD_IRQ25,603
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ26,631
#define NVIC_USART1_RX_IRQ NVIC_USART1_RX_IRQ27,658
#define NVIC_USART1_TX_IRQ NVIC_USART1_TX_IRQ28,688
#define NVIC_LESENSE_IRQ NVIC_LESENSE_IRQ29,718
#define NVIC_LEUART0_IRQ NVIC_LEUART0_IRQ30,746
#define NVIC_LETIMER0_IRQ NVIC_LETIMER0_IRQ31,774
#define NVIC_PCNT0_IRQ NVIC_PCNT0_IRQ32,803
#define NVIC_RTC_IRQ NVIC_RTC_IRQ33,829
#define NVIC_CMU_IRQ NVIC_CMU_IRQ34,853
#define NVIC_VCMP_IRQ NVIC_VCMP_IRQ35,877
#define NVIC_LCD_IRQ NVIC_LCD_IRQ36,902
#define NVIC_MSC_IRQ NVIC_MSC_IRQ37,926
#define NVIC_AES_IRQ NVIC_AES_IRQ38,950
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT40,975

../../../../libopencm3/include/libopencm3/efm32/tg/doc-efm32tg.h,0

../../../../libopencm3/include/libopencm3/efm32/tg/irq.json,993
    "_source": "The names and sequence are taken from d0034_efm32tg_reference_manual.pdf table 4_source2,2
        "dma", 04,118
        "gpio_even", 15,134
        "timer0", 26,156
        "usart0_rx", 37,175
        "usart0_tx", 48,197
        "acmp01", 59,219
        "adc0", 610,238
        "dac0", 711,255
        "i2c0", 812,272
        "gpio_odd", 913,289
        "timer1", 1014,310
        "usart1_rx", 1115,329
        "usart1_tx", 1216,351
        "lesense", 1317,373
        "leuart0", 1418,393
        "letimer0", 1519,413
        "pcnt0", 1620,434
        "rtc", 1721,452
        "cmu", 1822,468
        "vcmp", 1923,484
        "lcd", 2024,501
        "msc", 2125,517
        "aes"2226,533
    "irqs": [irqs3,104
    "partname_humanreadable": "EFM32 Tiny Gecko series", partname_humanreadable28,555
    "partname_doxygen": "EFM32TG", partname_doxygen29,613
    "includeguard": "LIBOPENCM3_EFM32TG_NVIC_H"includeguard30,649

../../../../libopencm3/include/libopencm3/nrf/uicr.h,0

../../../../libopencm3/include/libopencm3/nrf/memorymap.h,0

../../../../libopencm3/include/libopencm3/nrf/51/uicr.h,0

../../../../libopencm3/include/libopencm3/nrf/51/memorymap.h,0

../../../../libopencm3/include/libopencm3/nrf/51/nvic.h,1320
#define LIBOPENCM3_NRF51_NVIC_HLIBOPENCM3_NRF51_NVIC_H7,175
#define NVIC_POWER_CLOCK_IRQ NVIC_POWER_CLOCK_IRQ16,364
#define NVIC_RADIO_IRQ NVIC_RADIO_IRQ17,395
#define NVIC_UART0_IRQ NVIC_UART0_IRQ18,420
#define NVIC_SPI0_TWI0_IRQ NVIC_SPI0_TWI0_IRQ19,445
#define NVIC_SPI1_TWI1_IRQ NVIC_SPI1_TWI1_IRQ20,474
#define NVIC_RESERVED0_IRQ NVIC_RESERVED0_IRQ21,503
#define NVIC_GPIOTE_IRQ NVIC_GPIOTE_IRQ22,532
#define NVIC_ADC_IRQ NVIC_ADC_IRQ23,558
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ24,581
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ25,607
#define NVIC_TIMER2_IRQ NVIC_TIMER2_IRQ26,633
#define NVIC_RTC0_IRQ NVIC_RTC0_IRQ27,660
#define NVIC_TEMP_IRQ NVIC_TEMP_IRQ28,685
#define NVIC_RNG_IRQ NVIC_RNG_IRQ29,710
#define NVIC_ECB_IRQ NVIC_ECB_IRQ30,734
#define NVIC_CCM_AAR_IRQ NVIC_CCM_AAR_IRQ31,758
#define NVIC_WDT_IRQ NVIC_WDT_IRQ32,786
#define NVIC_RTC1_IRQ NVIC_RTC1_IRQ33,810
#define NVIC_QDEC_IRQ NVIC_QDEC_IRQ34,835
#define NVIC_LPCOMP_IRQ NVIC_LPCOMP_IRQ35,860
#define NVIC_SWI0_IRQ NVIC_SWI0_IRQ36,887
#define NVIC_SWI1_IRQ NVIC_SWI1_IRQ37,912
#define NVIC_SWI2_IRQ NVIC_SWI2_IRQ38,937
#define NVIC_SWI3_IRQ NVIC_SWI3_IRQ39,962
#define NVIC_SWI4_IRQ NVIC_SWI4_IRQ40,987
#define NVIC_SWI5_IRQ NVIC_SWI5_IRQ41,1012
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT43,1038

../../../../libopencm3/include/libopencm3/nrf/51/clock.h,248
#define CLOCK_XTALFREQ CLOCK_XTALFREQ42,1290
#define CLOCK_PCLK CLOCK_PCLK44,1350
enum clock_xtal_freq {clock_xtal_freq46,1392
	CLOCK_XTAL_FREQ_32MHZ,CLOCK_XTAL_FREQ_32MHZ47,1415
	CLOCK_XTAL_FREQ_16MHZ = 0xff,CLOCK_XTAL_FREQ_16MHZ48,1439

../../../../libopencm3/include/libopencm3/nrf/51/rtc.h,0

../../../../libopencm3/include/libopencm3/nrf/51/ficr.h,1053
#define FICR_CLENR0 FICR_CLENR041,1303
#define FICR_PPFC FICR_PPFC43,1384
#define FICR_NUMRAMBLOCK FICR_NUMRAMBLOCK45,1439
#define FICR_SIZERAMBLOCKS FICR_SIZERAMBLOCKS46,1493
#define FICR_SIZERAMBLOCK(FICR_SIZERAMBLOCK49,1575
#define FICR_CONFIGID FICR_CONFIGID51,1646
#define FICR_OVERRIDEEN FICR_OVERRIDEEN53,1705
#define FICR_NRF_1MBIT(FICR_NRF_1MBIT56,1829
#define FICR_NRF_1MBIT0 FICR_NRF_1MBIT057,1899
#define FICR_NRF_1MBIT1 FICR_NRF_1MBIT158,1949
#define FICR_NRF_1MBIT2 FICR_NRF_1MBIT259,1999
#define FICR_NRF_1MBIT3 FICR_NRF_1MBIT360,2049
#define FICR_NRF_1MBIT4 FICR_NRF_1MBIT461,2099
#define FICR_BLE_1MBIT(FICR_BLE_1MBIT64,2191
#define FICR_BLE_1MBIT0 FICR_BLE_1MBIT065,2261
#define FICR_BLE_1MBIT1 FICR_BLE_1MBIT166,2311
#define FICR_BLE_1MBIT2 FICR_BLE_1MBIT267,2361
#define FICR_BLE_1MBIT3 FICR_BLE_1MBIT368,2411
#define FICR_BLE_1MBIT4 FICR_BLE_1MBIT469,2461
#define FICR_OVERRIDEEN_NRF_1MBIT FICR_OVERRIDEEN_NRF_1MBIT71,2512
#define FICR_OVERRIDEEN_BLE_1MBIT FICR_OVERRIDEEN_BLE_1MBIT72,2565

../../../../libopencm3/include/libopencm3/nrf/51/doc-nrf51.h,0

../../../../libopencm3/include/libopencm3/nrf/51/i2c.h,0

../../../../libopencm3/include/libopencm3/nrf/51/timer.h,0

../../../../libopencm3/include/libopencm3/nrf/51/gpio.h,0

../../../../libopencm3/include/libopencm3/nrf/51/irq.json,920
        "power_clock",03,16
        "radio",14,39
        "uart0",25,56
        "spi0_twi0",36,73
        "spi1_twi1",47,94
        "reserved0",58,115
        "gpiote",69,136
        "adc",710,154
        "timer0",811,169
        "timer1",912,187
        "timer2",1013,205
        "rtc0",1114,223
        "temp",1215,239
        "rng",1316,255
        "ecb",1417,270
        "ccm_aar",1518,285
        "wdt",1619,304
        "rtc1",1720,319
        "qdec",1821,335
        "lpcomp",1922,351
        "swi0",2023,369
        "swi1",2124,385
        "swi2",2225,401
        "swi3",2326,417
        "swi4",2427,433
        "swi5"2528,449
    "irqs": [irqs2,2
    "partname_humanreadable": "Nordic Semi NRF51 series",partname_humanreadable30,471
    "partname_doxygen": "NRF51",partname_doxygen31,529
    "includeguard": "LIBOPENCM3_NRF51_NVIC_H"includeguard32,562

../../../../libopencm3/include/libopencm3/nrf/51/periph.h,0

../../../../libopencm3/include/libopencm3/nrf/51/ppi.h,0

../../../../libopencm3/include/libopencm3/nrf/51/uart.h,0

../../../../libopencm3/include/libopencm3/nrf/51/power.h,0

../../../../libopencm3/include/libopencm3/nrf/51/radio.h,249
enum radio_mode {radio_mode40,1280
	RADIO_MODE_NRF_1MBIT,RADIO_MODE_NRF_1MBIT41,1298
	RADIO_MODE_NRF_2MBIT,RADIO_MODE_NRF_2MBIT42,1321
	RADIO_MODE_NRF_250KBIT,RADIO_MODE_NRF_250KBIT43,1344
	RADIO_MODE_BLE_1MBIT,RADIO_MODE_BLE_1MBIT44,1369

../../../../libopencm3/include/libopencm3/nrf/clock.h,0

../../../../libopencm3/include/libopencm3/nrf/rtc.h,0

../../../../libopencm3/include/libopencm3/nrf/ficr.h,0

../../../../libopencm3/include/libopencm3/nrf/common/uicr.h,346
#define UICR_CLENR0	UICR_CLENR036,1231
#define UICR_RBPCONF	UICR_RBPCONF37,1279
#define UICR_XTALFREQ	UICR_XTALFREQ38,1328
#define UICR_FWID	UICR_FWID39,1378
#define UICR_BOOTLOADERADDR	UICR_BOOTLOADERADDR40,1424
#define UICR_NRFFW(UICR_NRFFW43,1534
#define UICR_NRFHW(UICR_NRFHW46,1650
#define UICR_CUSTOMER(UICR_CUSTOMER49,1751

../../../../libopencm3/include/libopencm3/nrf/common/memorymap.h,1563
#define FICR_BASE	FICR_BASE26,978
#define UICR_BASE	UICR_BASE29,1060
#define APB_BASE	APB_BASE31,1095
#define AHB_BASE	AHB_BASE32,1128
#define PPB_BASE	PPB_BASE33,1161
#define CLOCK_BASE	CLOCK_BASE36,1196
#define POWER_BASE	POWER_BASE39,1249
#define RADIO_BASE	RADIO_BASE42,1302
#define UART0_BASE	UART0_BASE44,1344
#define SPI0_BASE	SPI0_BASE46,1386
#define TWI0_BASE	TWI0_BASE47,1426
#define I2C0_BASE	I2C0_BASE48,1466
#define SPI1_BASE	SPI1_BASE50,1507
#define SPIS1_BASE	SPIS1_BASE51,1547
#define TWI1_BASE	TWI1_BASE52,1588
#define I2C1_BASE	I2C1_BASE53,1628
#define GPIOTE_BASE	GPIOTE_BASE55,1669
#define ADC_BASE	ADC_BASE57,1712
#define TIMER0_BASE	TIMER0_BASE59,1752
#define TIMER1_BASE	TIMER1_BASE60,1794
#define TIMER2_BASE	TIMER2_BASE61,1836
#define RTC0_BASE	RTC0_BASE63,1879
#define TEMP_BASE	TEMP_BASE65,1920
#define RNG_BASE	RNG_BASE67,1961
#define ECB_BASE	ECB_BASE70,2031
#define AAR_BASE	AAR_BASE73,2106
#define CCM_BASE	CCM_BASE76,2176
#define WDT_BASE	WDT_BASE78,2216
#define RTC1_BASE	RTC1_BASE79,2256
#define QDEC_BASE	QDEC_BASE80,2297
#define LPCOMP_BASE	LPCOMP_BASE81,2338
#define SWI0_BASE	SWI0_BASE82,2381
#define SWI1_BASE	SWI1_BASE83,2422
#define SWI2_BASE	SWI2_BASE84,2463
#define SWI3_BASE	SWI3_BASE85,2504
#define SWI4_BASE	SWI4_BASE86,2545
#define SWI5_BASE	SWI5_BASE87,2586
#define NVMC_BASE	NVMC_BASE90,2665
#define PPI_BASE	PPI_BASE91,2706
#define RTC2_BASE	RTC2_BASE92,2746
#define GPIO_BASE	GPIO_BASE94,2788
#define NVMC_BASE	NVMC_BASE96,2820

../../../../libopencm3/include/libopencm3/nrf/common/clock.h,1979
#define CLOCK_TASK_HFCLKSTART CLOCK_TASK_HFCLKSTART37,1225
#define CLOCK_TASK_HFCLKSTOP CLOCK_TASK_HFCLKSTOP38,1288
#define CLOCK_TASK_LFCLKSTART CLOCK_TASK_LFCLKSTART39,1351
#define CLOCK_TASK_LFCLKSTOP CLOCK_TASK_LFCLKSTOP40,1414
#define CLOCK_TASK_CAL CLOCK_TASK_CAL41,1477
#define CLOCK_TASK_CTSTART CLOCK_TASK_CTSTART42,1540
#define CLOCK_TASK_CTSTOP CLOCK_TASK_CTSTOP43,1603
#define CLOCK_EVENT_HFCLKSTARTED CLOCK_EVENT_HFCLKSTARTED46,1686
#define CLOCK_EVENT_LFCLKSTARTED CLOCK_EVENT_LFCLKSTARTED47,1749
#define CLOCK_EVENT_DONE CLOCK_EVENT_DONE48,1812
#define CLOCK_EVENT_CTTO CLOCK_EVENT_CTTO49,1875
#define CLOCK_INTENSET CLOCK_INTENSET52,1961
#define CLOCK_INTENCLR CLOCK_INTENCLR53,2024
#define CLOCK_HFCLKRUN CLOCK_HFCLKRUN54,2087
#define CLOCK_HFCLKSTAT CLOCK_HFCLKSTAT55,2150
#define CLOCK_LFCLKRUN CLOCK_LFCLKRUN56,2213
#define CLOCK_LFCLKSTAT CLOCK_LFCLKSTAT57,2276
#define CLOCK_LFCLKSRCCOPY CLOCK_LFCLKSRCCOPY58,2339
#define CLOCK_LFCLKSRC CLOCK_LFCLKSRC59,2402
#define CLOCK_CTIV CLOCK_CTIV60,2465
#define CLOCK_INTEN_HFCLKSTARTED CLOCK_INTEN_HFCLKSTARTED63,2553
#define CLOCK_INTEN_LFCLKSTARTED CLOCK_INTEN_LFCLKSTARTED64,2598
#define CLOCK_INTEN_DONE CLOCK_INTEN_DONE65,2643
#define CLOCK_INTEN_CTTO CLOCK_INTEN_CTTO66,2688
#define CLOCK_HFCLKRUN_STATUS CLOCK_HFCLKRUN_STATUS68,2734
#define CLOCK_HFCLKSTAT_SRC CLOCK_HFCLKSTAT_SRC70,2780
#define CLOCK_HFCLKSTAT_STATE CLOCK_HFCLKSTAT_STATE71,2825
#define CLOCK_LFCLKRUN_STATUS CLOCK_LFCLKRUN_STATUS73,2872
#define CLOCK_LFCLK_SRC_SHIFT CLOCK_LFCLK_SRC_SHIFT75,2918
#define CLOCK_LFCLK_SRC_MASK CLOCK_LFCLK_SRC_MASK76,2958
#define CLOCK_LFCLK_SRC_MASKED(CLOCK_LFCLK_SRC_MASKED77,3027
#define CLOCK_LFCLKSTAT_STATE CLOCK_LFCLKSTAT_STATE79,3128
enum clock_lfclk_src {clock_lfclk_src81,3175
	CLOCK_LFCLK_SRC_RC,CLOCK_LFCLK_SRC_RC82,3198
	CLOCK_LFCLK_SRC_XTAL,CLOCK_LFCLK_SRC_XTAL83,3219
	CLOCK_LFCLK_SRC_SYNTH,CLOCK_LFCLK_SRC_SYNTH84,3242

../../../../libopencm3/include/libopencm3/nrf/common/rtc.h,915
#define RTC0	RTC039,1304
#define RTC1	RTC140,1329
#define RTC_TASK_START(RTC_TASK_START45,1376
#define RTC_TASK_STOP(RTC_TASK_STOP46,1428
#define RTC_TASK_CLEAR(RTC_TASK_CLEAR47,1479
#define RTC_TASK_TRIGOVRFLW(RTC_TASK_TRIGOVRFLW48,1531
#define RTC_EVENT_TICK(RTC_EVENT_TICK51,1602
#define RTC_EVENT_OVRFLW(RTC_EVENT_OVRFLW52,1654
#define RTC_EVENT_COMPARE(RTC_EVENT_COMPARE53,1708
#define RTC_INTEN(RTC_INTEN56,1795
#define RTC_INTENSET(RTC_INTENSET57,1840
#define RTC_INTENCLR(RTC_INTENCLR58,1890
#define RTC_EVTEN(RTC_EVTEN59,1940
#define RTC_EVTENSET(RTC_EVTENSET60,1988
#define RTC_EVTENCLR(RTC_EVTENCLR61,2038
#define RTC_COUNTER(RTC_COUNTER62,2088
#define RTC_PRESCALER(RTC_PRESCALER63,2137
#define RTC_CC(RTC_CC64,2188
#define RTC_INTEN_TICK	RTC_INTEN_TICK67,2271
#define RTC_INTEN_OVRFLW	RTC_INTEN_OVRFLW68,2305
#define RTC_INTEN_COMPARE(RTC_INTEN_COMPARE69,2341

../../../../libopencm3/include/libopencm3/nrf/common/ficr.h,417
#define FICR_CODEPAGESIZE FICR_CODEPAGESIZE36,1234
#define FICR_CODESIZE FICR_CODESIZE37,1288
#define FICR_DEVICEID0 FICR_DEVICEID039,1343
#define FICR_DEVICEID1 FICR_DEVICEID140,1401
#define FICR_ER(FICR_ER43,1482
#define FICR_IR(FICR_IR45,1568
#define FICR_DEVICEADDRTYPE FICR_DEVICEADDRTYPE46,1634
#define FICR_DEVICEADDR0 FICR_DEVICEADDR047,1696
#define FICR_DEVICEADDR1 FICR_DEVICEADDR148,1758

../../../../libopencm3/include/libopencm3/nrf/common/i2c.h,1948
#define I2C0 I2C040,1283
#define I2C1 I2C141,1317
#define I2C_TASK_STARTRX(I2C_TASK_STARTRX47,1374
#define I2C_TASK_STARTTX(I2C_TASK_STARTTX48,1431
#define I2C_TASK_STOP(I2C_TASK_STOP49,1488
#define I2C_TASK_SUSPEND(I2C_TASK_SUSPEND50,1545
#define I2C_TASK_RESUME(I2C_TASK_RESUME51,1602
#define I2C_EVENT_STOPPED(I2C_EVENT_STOPPED54,1673
#define I2C_EVENT_RXDREADY(I2C_EVENT_RXDREADY55,1730
#define I2C_EVENT_TXDSENT(I2C_EVENT_TXDSENT56,1787
#define I2C_EVENT_ERROR(I2C_EVENT_ERROR57,1844
#define I2C_EVENT_BB(I2C_EVENT_BB58,1901
#define I2C_EVENT_SUSPENDED(I2C_EVENT_SUSPENDED59,1958
#define I2C_SHORTS(I2C_SHORTS62,2032
#define I2C_INTEN(I2C_INTEN63,2089
#define I2C_INTENSET(I2C_INTENSET64,2146
#define I2C_INTENCLR(I2C_INTENCLR65,2203
#define I2C_ERRORSRC(I2C_ERRORSRC66,2260
#define I2C_ENABLE(I2C_ENABLE67,2317
#define I2C_PSELSCL(I2C_PSELSCL68,2374
#define I2C_PSELSDA(I2C_PSELSDA69,2431
#define I2C_RXD(I2C_RXD70,2488
#define I2C_TXD(I2C_TXD71,2545
#define I2C_FREQUENCY(I2C_FREQUENCY72,2602
#define I2C_ADDRESS(I2C_ADDRESS73,2659
#define I2C_SHORTS_BB_SUSPEND I2C_SHORTS_BB_SUSPEND85,3022
#define I2C_SHORTS_BB_STOP I2C_SHORTS_BB_STOP88,3112
#define I2C_INTEN_STOPPED I2C_INTEN_STOPPED95,3222
#define I2C_INTEN_RXDREADY I2C_INTEN_RXDREADY96,3266
#define I2C_INTEN_TXDSENT I2C_INTEN_TXDSENT97,3310
#define I2C_INTEN_ERROR I2C_INTEN_ERROR98,3354
#define I2C_INTEN_BB I2C_INTEN_BB99,3398
#define I2C_ERRORSRC_OVERRUN I2C_ERRORSRC_OVERRUN103,3453
#define I2C_ERRORSRC_ANACK I2C_ERRORSRC_ANACK104,3497
#define I2C_ERRORSRC_DNACK I2C_ERRORSRC_DNACK105,3541
#define I2C_MODE_LEGACY I2C_MODE_LEGACY114,3765
#define I2C_FREQUENCY_100K I2C_FREQUENCY_100K122,3892
#define I2C_FREQUENCY_250K I2C_FREQUENCY_250K124,3954
#define I2C_FREQUENCY_390K I2C_FREQUENCY_390K129,4120
#define I2C_FREQUENCY_400K I2C_FREQUENCY_400K136,4384
#define I2C_PSEL_OFF I2C_PSEL_OFF139,4441

../../../../libopencm3/include/libopencm3/nrf/common/timer.h,1451
#define TIMER0	TIMER040,1279
#define TIMER1	TIMER141,1311
#define TIMER2	TIMER242,1343
#define TIMER_TASK_START(TIMER_TASK_START48,1398
#define TIMER_TASK_STOP(TIMER_TASK_STOP49,1448
#define TIMER_TASK_COUNT(TIMER_TASK_COUNT50,1497
#define TIMER_TASK_CLEAR(TIMER_TASK_CLEAR51,1547
#define TIMER_TASK_SHUTDOWN(TIMER_TASK_SHUTDOWN52,1597
#define TIMER_TASK_CAPTURE(TIMER_TASK_CAPTURE53,1650
#define TIMER_EVENT_COMPARE(TIMER_EVENT_COMPARE60,1747
#define TIMER_SHORTS(TIMER_SHORTS64,1845
#define TIMER_INTENSET(TIMER_INTENSET65,1889
#define TIMER_INTENCLR(TIMER_INTENCLR66,1937
#define TIMER_MODE(TIMER_MODE67,1985
#define TIMER_BITMODE(TIMER_BITMODE68,2029
#define TIMER_PRESCALER(TIMER_PRESCALER69,2076
#define TIMER_PRESCALER_MASK	TIMER_PRESCALER_MASK70,2125
#define TIMER_CC(TIMER_CC72,2163
#define TIMER_SHORTS_COMPARE_CLEAR(TIMER_SHORTS_COMPARE_CLEAR83,2319
#define TIMER_SHORTS_COMPARE_STOP(TIMER_SHORTS_COMPARE_STOP84,2370
#define TIMER_INTEN_COMPARE(TIMER_INTEN_COMPARE87,2435
#define TIMER_MODE_SELECT	TIMER_MODE_SELECT89,2489
enum timer_mode {timer_mode91,2527
	TIMER_MODE_TIMER,TIMER_MODE_TIMER92,2545
	TIMER_MODE_COUNTER,TIMER_MODE_COUNTER93,2564
enum timer_bitmode {timer_bitmode96,2589
	TIMER_BITMODE_16BIT,TIMER_BITMODE_16BIT97,2610
	TIMER_BITMODE_08BIT,TIMER_BITMODE_08BIT98,2632
	TIMER_BITMODE_24BIT,TIMER_BITMODE_24BIT99,2654
	TIMER_BITMODE_32BIT,TIMER_BITMODE_32BIT100,2676

../../../../libopencm3/include/libopencm3/nrf/common/gpio.h,4246
#define GPIO	GPIO38,1251
#define GPIO_OUT	GPIO_OUT42,1289
#define GPIO_OUTSET	GPIO_OUTSET43,1334
#define GPIO_OUTCLR	GPIO_OUTCLR44,1381
#define GPIO_IN	GPIO_IN46,1429
#define GPIO_DIR	GPIO_DIR48,1474
#define GPIO_DIRSET	GPIO_DIRSET49,1519
#define GPIO_DIRCLR	GPIO_DIRCLR50,1566
#define GPIO_PIN_CNF(GPIO_PIN_CNF52,1614
#define GPIO_CNF_MODE_MASK	GPIO_CNF_MODE_MASK57,1749
#define GPIO_CNF_MODE_SHIFT	GPIO_CNF_MODE_SHIFT58,1780
#define GPIO_MODE_INPUT	GPIO_MODE_INPUT64,1912
#define GPIO_MODE_OUTPUT	GPIO_MODE_OUTPUT65,1941
#define GPIO_MODE_ANALOG	GPIO_MODE_ANALOG66,1970
#define GPIO_CNF_PUPD_MASK	GPIO_CNF_PUPD_MASK69,2008
#define GPIO_CNF_PUPD_SHIFT	GPIO_CNF_PUPD_SHIFT70,2039
#define GPIO_PUPD_NONE	GPIO_PUPD_NONE75,2146
#define GPIO_PUPD_PULLDOWN	GPIO_PUPD_PULLDOWN76,2174
#define GPIO_PUPD_PULLUP	GPIO_PUPD_PULLUP77,2205
#define GPIO_CNF_DRIVE_SHIFT	GPIO_CNF_DRIVE_SHIFT80,2244
#define GPIO_CNF_DRIVE_MASK	GPIO_CNF_DRIVE_MASK81,2276
#define GPIO_CNF_DRIVE_S0S1	GPIO_CNF_DRIVE_S0S187,2401
#define GPIO_CNF_DRIVE_H0S1	GPIO_CNF_DRIVE_H0S190,2468
#define GPIO_CNF_DRIVE_S0H1	GPIO_CNF_DRIVE_S0H193,2535
#define GPIO_CNF_DRIVE_H0H1	GPIO_CNF_DRIVE_H0H196,2604
#define GPIO_CNF_DRIVE_D0S1	GPIO_CNF_DRIVE_D0S199,2694
#define GPIO_CNF_DRIVE_D0H1	GPIO_CNF_DRIVE_D0H1102,2786
#define GPIO_CNF_DRIVE_S0D1	GPIO_CNF_DRIVE_S0D1105,2877
#define GPIO_CNF_DRIVE_H0D1	GPIO_CNF_DRIVE_H0D1108,2970
#define GPIO_CNF_SENSE_SHIFT	GPIO_CNF_SENSE_SHIFT112,3014
#define GPIO_CNF_SENSE_MASK	GPIO_CNF_SENSE_MASK113,3049
#define GPIO_CNF_SENSE_DISABLE	GPIO_CNF_SENSE_DISABLE119,3175
#define GPIO_CNF_SENSE_HIGH	GPIO_CNF_SENSE_HIGH122,3256
#define GPIO_CNF_SENSE_LOW	GPIO_CNF_SENSE_LOW125,3334
#define GPIO_TASK_OUT(GPIO_TASK_OUT130,3414
#define GPIO_EVENT_IN(GPIO_EVENT_IN131,3474
#define GPIO_EVENT_PORT	GPIO_EVENT_PORT133,3543
#define GPIO_INTEN	GPIO_INTEN135,3600
#define GPIO_INTENSET	GPIO_INTENSET136,3652
#define GPIO_INTENCLR	GPIO_INTENCLR137,3706
#define GPIO_TE_CONFIG(GPIO_TE_CONFIG139,3761
#define GPIO_INTEN_IN(GPIO_INTEN_IN142,3854
#define GPIO_INTEN_PORT	GPIO_INTEN_PORT144,3895
#define GPIO_TE_CONFIG_MODE_SHIFT	GPIO_TE_CONFIG_MODE_SHIFT148,3962
#define GPIO_TE_CONFIG_MODE_MASK	GPIO_TE_CONFIG_MODE_MASK149,4000
#define GPIO_TE_CONFIG_PSEL_SHIFT	GPIO_TE_CONFIG_PSEL_SHIFT151,4038
#define GPIO_TE_CONFIG_PSEL_MASK	GPIO_TE_CONFIG_PSEL_MASK152,4076
#define GPIO_TE_CONFIG_POLARITY_SHIFT	GPIO_TE_CONFIG_POLARITY_SHIFT154,4117
#define GPIO_TE_CONFIG_POLARITY_MASK	GPIO_TE_CONFIG_POLARITY_MASK155,4159
#define GPIO_TE_CONFIG_OUTINIT	GPIO_TE_CONFIG_OUTINIT157,4200
#define GPIO_TE_MODE_DISABLED	GPIO_TE_MODE_DISABLED159,4245
#define GPIO_TE_MODE_EVENT	GPIO_TE_MODE_EVENT160,4280
#define GPIO_TE_MODE_TASK	GPIO_TE_MODE_TASK161,4313
#define GPIO_TE_POLARITY_NONE	GPIO_TE_POLARITY_NONE163,4346
#define GPIO_TE_POLARITY_LO_TO_HI	GPIO_TE_POLARITY_LO_TO_HI164,4381
#define GPIO_TE_POLARITY_HI_TO_LO	GPIO_TE_POLARITY_HI_TO_LO165,4419
#define GPIO_TE_POLARITY_TOGGLE	GPIO_TE_POLARITY_TOGGLE166,4457
#define GPIO_TE_OUTINIT_LOW	GPIO_TE_OUTINIT_LOW168,4495
#define GPIO_TE_OUTINIT_HIGH	GPIO_TE_OUTINIT_HIGH169,4529
#define GPIO0	GPIO0176,4687
#define GPIO1	GPIO1177,4717
#define GPIO2	GPIO2178,4747
#define GPIO3	GPIO3179,4777
#define GPIO4	GPIO4180,4807
#define GPIO5	GPIO5181,4837
#define GPIO6	GPIO6182,4867
#define GPIO7	GPIO7183,4897
#define GPIO8	GPIO8184,4927
#define GPIO9	GPIO9185,4957
#define GPIO10	GPIO10186,4987
#define GPIO11	GPIO11187,5019
#define GPIO12	GPIO12188,5051
#define GPIO13	GPIO13189,5083
#define GPIO14	GPIO14190,5115
#define GPIO15	GPIO15191,5147
#define GPIO16	GPIO16192,5179
#define GPIO17	GPIO17193,5211
#define GPIO18	GPIO18194,5243
#define GPIO19	GPIO19195,5275
#define GPIO20	GPIO20196,5307
#define GPIO21	GPIO21197,5339
#define GPIO22	GPIO22198,5371
#define GPIO23	GPIO23199,5403
#define GPIO24	GPIO24200,5435
#define GPIO25	GPIO25201,5467
#define GPIO26	GPIO26202,5499
#define GPIO27	GPIO27203,5531
#define GPIO28	GPIO28204,5563
#define GPIO29	GPIO29205,5595
#define GPIO30	GPIO30206,5627
#define GPIO31	GPIO31207,5659
#define GPIO_ALL	GPIO_ALL208,5691

../../../../libopencm3/include/libopencm3/nrf/common/periph.h,3031
#define PERIPH_CLOCK_ID PERIPH_CLOCK_ID40,1474
#define PERIPH_POWER_ID PERIPH_POWER_ID41,1516
#define PERIPH_MPU_ID PERIPH_MPU_ID42,1558
#define PERIPH_RADIO_ID PERIPH_RADIO_ID43,1600
#define PERIPH_UART_ID PERIPH_UART_ID44,1642
#define PERIPH_SPI0_ID PERIPH_SPI0_ID45,1684
#define PERIPH_TWI0_ID PERIPH_TWI0_ID46,1726
#define PERIPH_I2C0_ID PERIPH_I2C0_ID47,1768
#define PERIPH_SPI1_ID PERIPH_SPI1_ID48,1810
#define PERIPH_SPIS1_ID PERIPH_SPIS1_ID49,1852
#define PERIPH_TWI1_ID PERIPH_TWI1_ID50,1894
#define PERIPH_I2C1_ID PERIPH_I2C1_ID51,1936
#define PERIPH_GPIOTE_ID PERIPH_GPIOTE_ID52,1978
#define PERIPH_ADC_ID PERIPH_ADC_ID53,2020
#define PERIPH_TIMER0_ID PERIPH_TIMER0_ID54,2062
#define PERIPH_TIMER1_ID PERIPH_TIMER1_ID55,2104
#define PERIPH_TIMER2_ID PERIPH_TIMER2_ID56,2146
#define PERIPH_RTC0_ID PERIPH_RTC0_ID57,2188
#define PERIPH_TEMP_ID PERIPH_TEMP_ID58,2230
#define PERIPH_RNG_ID PERIPH_RNG_ID59,2272
#define PERIPH_ECB_ID PERIPH_ECB_ID60,2314
#define PERIPH_AAR_ID PERIPH_AAR_ID61,2356
#define PERIPH_CCM_ID PERIPH_CCM_ID62,2398
#define PERIPH_WDT_ID PERIPH_WDT_ID63,2440
#define PERIPH_RTC1_ID PERIPH_RTC1_ID64,2482
#define PERIPH_QDEC_ID PERIPH_QDEC_ID65,2524
#define PERIPH_LPCOMP_ID PERIPH_LPCOMP_ID66,2566
#define PERIPH_SWI0_ID PERIPH_SWI0_ID67,2608
#define PERIPH_SWI1_ID PERIPH_SWI1_ID68,2650
#define PERIPH_SWI2_ID PERIPH_SWI2_ID69,2692
#define PERIPH_SWI3_ID PERIPH_SWI3_ID70,2734
#define PERIPH_SWI4_ID PERIPH_SWI4_ID71,2776
#define PERIPH_SWI5_ID PERIPH_SWI5_ID72,2818
#define PERIPH_NVMC_ID PERIPH_NVMC_ID73,2860
#define PERIPH_PPI_ID PERIPH_PPI_ID74,2902
#define PERIPH_BASE_FROM_ID(PERIPH_BASE_FROM_ID76,2945
#define PERIPH_ID_FROM_BASE(PERIPH_ID_FROM_BASE77,3024
#define PERIPH_BASE_FROM_REG(PERIPH_BASE_FROM_REG78,3097
#define PERIPH_TASK_OFFSET PERIPH_TASK_OFFSET91,3650
#define PERIPH_EVENT_OFFSET PERIPH_EVENT_OFFSET103,4215
#define PERIPH_TRIGGER_TASK(PERIPH_TRIGGER_TASK105,4259
#define PERIPH_ENABLE_IRQ(PERIPH_ENABLE_IRQ113,4593
#define PERIPH_DISABLE_IRQ(PERIPH_DISABLE_IRQ114,4671
#define PERIPH_SHORTS_OFFSET PERIPH_SHORTS_OFFSET119,4873
#define PERIPH_INTEN_OFFSET PERIPH_INTEN_OFFSET120,4916
#define PERIPH_INTENSET_OFFSET PERIPH_INTENSET_OFFSET121,4959
#define PERIPH_INTENCLR_OFFSET PERIPH_INTENCLR_OFFSET122,5002
#define _PERIPH_SHORTS(_PERIPH_SHORTS124,5046
#define _PERIPH_INTEN(_PERIPH_INTEN125,5120
#define _PERIPH_INTENSET(_PERIPH_INTENSET126,5193
#define _PERIPH_INTENCLR(_PERIPH_INTENCLR127,5269
#define periph_enable_shorts(periph_enable_shorts130,5385
#define periph_disable_shorts(periph_disable_shorts131,5463
#define periph_clear_shorts(periph_clear_shorts132,5544
#define periph_enable_interrupts(periph_enable_interrupts134,5617
#define periph_disable_interrupts(periph_disable_interrupts135,5698
#define periph_clear_interrupts(periph_clear_interrupts136,5778
#define GPIO_UNCONNECTED	GPIO_UNCONNECTED139,5917
#define __GPIO2PIN(__GPIO2PIN146,6189

../../../../libopencm3/include/libopencm3/nrf/common/ppi.h,2210
#define PPI_TASK_CHG_EN(PPI_TASK_CHG_EN38,1240
#define PPI_TASK_CHG_DIS(PPI_TASK_CHG_DIS39,1298
#define PPI_CHEN	PPI_CHEN43,1381
#define PPI_CHENSET	PPI_CHENSET44,1425
#define PPI_CHENCLR	PPI_CHENCLR45,1472
#define PPI_CH_EEP(PPI_CH_EEP48,1554
#define PPI_CH_TEP(PPI_CH_TEP50,1648
#define PPI_CHG(PPI_CHG53,1731
#define PPI_CH(PPI_CH55,1790
#define PPI_CH0	PPI_CH059,1871
#define PPI_CH1	PPI_CH160,1898
#define PPI_CH2	PPI_CH261,1925
#define PPI_CH3	PPI_CH362,1952
#define PPI_CH4	PPI_CH463,1979
#define PPI_CH5	PPI_CH564,2006
#define PPI_CH6	PPI_CH665,2033
#define PPI_CH7	PPI_CH766,2060
#define PPI_CH8	PPI_CH867,2087
#define PPI_CH9	PPI_CH968,2114
#define PPI_CH10	PPI_CH1069,2141
#define PPI_CH11	PPI_CH1170,2170
#define PPI_CH12	PPI_CH1271,2199
#define PPI_CH13	PPI_CH1372,2228
#define PPI_CH14	PPI_CH1473,2257
#define PPI_CH15	PPI_CH1574,2286
#define PPI_CH20	PPI_CH2076,2349
#define PPI_CH21	PPI_CH2177,2378
#define PPI_CH22	PPI_CH2278,2407
#define PPI_CH23	PPI_CH2379,2436
#define PPI_CH24	PPI_CH2480,2465
#define PPI_CH25	PPI_CH2581,2494
#define PPI_CH26	PPI_CH2682,2523
#define PPI_CH27	PPI_CH2783,2552
#define PPI_CH28	PPI_CH2884,2581
#define PPI_CH29	PPI_CH2985,2610
#define PPI_CH30	PPI_CH3086,2639
#define PPI_CH31	PPI_CH3187,2668
#define PPI_MAX_PROG_CHANNEL	PPI_MAX_PROG_CHANNEL91,2707
#define PPI_CH_TMR0CC0_RADIOTXEN	PPI_CH_TMR0CC0_RADIOTXEN95,2824
#define PPI_CH_TMR0CC0_RADIORXEN	PPI_CH_TMR0CC0_RADIORXEN98,2920
#define PPI_CH_TMR0CC1_RADIODIS	PPI_CH_TMR0CC1_RADIODIS101,3019
#define PPI_CH_RADIOBCMATCH_AARSTART	PPI_CH_RADIOBCMATCH_AARSTART104,3111
#define PPI_CH_RADIOREADY_CCMKSGEN	PPI_CH_RADIOREADY_CCMKSGEN107,3206
#define PPI_CH_RADIOADDR_CCMCRYPT	PPI_CH_RADIOADDR_CCMCRYPT110,3301
#define PPI_CH_RADIOADDR_TMR0CAPT1	PPI_CH_RADIOADDR_TMR0CAPT1113,3401
#define PPI_CH_RADIOEND_TMR0CAPT2	PPI_CH_RADIOEND_TMR0CAPT2116,3498
#define PPI_CH_RTC0CC0_RADIOTXEN	PPI_CH_RTC0CC0_RADIOTXEN119,3595
#define PPI_CH_RTC0CC0_RADIORXEN	PPI_CH_RTC0CC0_RADIORXEN122,3691
#define PPI_CH_RTC0CC0_TMR0CLEAR	PPI_CH_RTC0CC0_TMR0CLEAR125,3789
#define PPI_CH_RTC0CC0_TMR0START	PPI_CH_RTC0CC0_TMR0START128,3887

../../../../libopencm3/include/libopencm3/nrf/common/uart.h,2962
#define UART0 UART041,1322
#define UART_TASK_STARTRX(UART_TASK_STARTRX47,1374
#define UART_TASK_STOPRX(UART_TASK_STOPRX48,1430
#define UART_TASK_STARTTX(UART_TASK_STARTTX49,1486
#define UART_TASK_STOPTX(UART_TASK_STOPTX50,1542
#define UART_TASK_SUSPEND(UART_TASK_SUSPEND51,1598
#define UART_EVENT_CTS(UART_EVENT_CTS55,1669
#define UART_EVENT_NCTS(UART_EVENT_NCTS56,1725
#define UART_EVENT_RXDRDY(UART_EVENT_RXDRDY57,1781
#define UART_EVENT_TXDRDY(UART_EVENT_TXDRDY58,1837
#define UART_EVENT_ERROR(UART_EVENT_ERROR59,1893
#define UART_EVENT_RXTO(UART_EVENT_RXTO60,1949
#define UART_INTEN(UART_INTEN64,2023
#define UART_INTENSET(UART_INTENSET65,2076
#define UART_INTENCLR(UART_INTENCLR66,2132
#define UART_ERRORSRC(UART_ERRORSRC67,2188
#define UART_ENABLE(UART_ENABLE68,2244
#define UART_PSELRTS(UART_PSELRTS69,2300
#define UART_PSELTXD(UART_PSELTXD70,2356
#define UART_PSELCTS(UART_PSELCTS71,2412
#define UART_PSELRXD(UART_PSELRXD72,2468
#define UART_RXD(UART_RXD73,2524
#define UART_TXD(UART_TXD74,2580
#define UART_BAUDRATE(UART_BAUDRATE75,2636
#define UART_CONFIG(UART_CONFIG76,2692
#define UART_INTEN_CTS UART_INTEN_CTS83,2834
#define UART_INTEN_NCTS UART_INTEN_NCTS84,2876
#define UART_INTEN_RXDRDY UART_INTEN_RXDRDY85,2918
#define UART_INTEN_TXDRDY UART_INTEN_TXDRDY86,2960
#define UART_INTEN_ERROR UART_INTEN_ERROR87,3002
#define UART_INTEN_RXTO UART_INTEN_RXTO88,3044
#define UART_ERRORSRC_OVERRUN UART_ERRORSRC_OVERRUN92,3097
#define UART_ERRORSRC_PARITY UART_ERRORSRC_PARITY93,3139
#define UART_ERRORSRC_FRAMING UART_ERRORSRC_FRAMING94,3181
#define UART_ERRORSRC_BREAK UART_ERRORSRC_BREAK95,3223
#define UART_ENABLE_ENABLED UART_ENABLE_ENABLED97,3266
#define UART_ENABLE_DISABLED UART_ENABLE_DISABLED98,3303
#define UART_CONFIG_HWFC UART_CONFIG_HWFC99,3340
#define UART_CONFIG_PARITY UART_CONFIG_PARITY100,3377
#define UART_PSEL_OFF UART_PSEL_OFF102,3420
#define UART_MAX_PIN UART_MAX_PIN103,3460
#define UART_PSEL_VAL(UART_PSEL_VAL104,3498
enum uart_baud {uart_baud107,3581
	UART_BAUD_1200 = 0x0004F000,UART_BAUD_1200108,3598
	UART_BAUD_2400 = 0x0009D000,UART_BAUD_2400109,3628
	UART_BAUD_4800 = 0x0013B000,UART_BAUD_4800110,3658
	UART_BAUD_9600 = 0x00275000,UART_BAUD_9600111,3688
	UART_BAUD_14400 = 0x003B0000,UART_BAUD_14400112,3718
	UART_BAUD_19200 = 0x004EA000,UART_BAUD_19200113,3749
	UART_BAUD_28800 = 0x0075F000,UART_BAUD_28800114,3780
	UART_BAUD_38400 = 0x009D5000,UART_BAUD_38400115,3811
	UART_BAUD_57600 = 0x00EBF000,UART_BAUD_57600116,3842
	UART_BAUD_76800 = 0x013A9000,UART_BAUD_76800117,3873
	UART_BAUD_115200 = 0x01D7E000,UART_BAUD_115200118,3904
	UART_BAUD_230400 = 0x03AFB000,UART_BAUD_230400119,3936
	UART_BAUD_250000 = 0x04000000,UART_BAUD_250000120,3968
	UART_BAUD_460800 = 0x075F7000,UART_BAUD_460800121,4000
	UART_BAUD_921600 = 0x0EBEDFA4,UART_BAUD_921600122,4032
	UART_BAUD_1M = 0x10000000,UART_BAUD_1M123,4064

../../../../libopencm3/include/libopencm3/nrf/common/power.h,2720
#define POWER_TASK_CONSTLAT	POWER_TASK_CONSTLAT36,1232
#define POWER_TASK_LOWPWR	POWER_TASK_LOWPWR37,1289
#define POWER_EVENT_POFWARN	POWER_EVENT_POFWARN40,1358
#define POWER_INTENSET	POWER_INTENSET43,1432
#define POWER_INTENCLR	POWER_INTENCLR44,1486
#define POWER_RESETREAS	POWER_RESETREAS45,1540
#define POWER_RAMSTATUS	POWER_RAMSTATUS46,1593
#define POWER_SYSTEMOFF	POWER_SYSTEMOFF47,1646
#define POWER_POFCON	POWER_POFCON48,1699
#define POWER_GPREGRET	POWER_GPREGRET49,1749
#define POWER_RAMON	POWER_RAMON50,1801
#define POWER_RESET	POWER_RESET51,1850
#define POWER_RAMONB	POWER_RAMONB52,1899
#define POWER_DCDCEN	POWER_DCDCEN53,1949
#define POWER_INTEN_POFWARN	POWER_INTEN_POFWARN56,2024
#define POWER_RESETREAS_RESETPIN	POWER_RESETREAS_RESETPIN58,2064
#define POWER_RESETREAS_DOG	POWER_RESETREAS_DOG59,2108
#define POWER_RESETREAS_SREQ	POWER_RESETREAS_SREQ60,2147
#define POWER_RESETREAS_LOCKUP	POWER_RESETREAS_LOCKUP61,2187
#define POWER_RESETREAS_OFF	POWER_RESETREAS_OFF63,2230
#define POWER_RESETREAS_LPCOMP	POWER_RESETREAS_LPCOMP64,2268
#define POWER_RESETREAS_DIF	POWER_RESETREAS_DIF65,2309
#define POWER_RAMSTATUS_RAMBLOCK(POWER_RAMSTATUS_RAMBLOCK67,2348
#define POWER_RAMSTATUS_RAMBLOCK0	POWER_RAMSTATUS_RAMBLOCK068,2397
#define POWER_RAMSTATUS_RAMBLOCK1	POWER_RAMSTATUS_RAMBLOCK169,2461
#define POWER_RAMSTATUS_RAMBLOCK2	POWER_RAMSTATUS_RAMBLOCK270,2525
#define POWER_RAMSTATUS_RAMBLOCK3	POWER_RAMSTATUS_RAMBLOCK371,2589
#define POWER_SYSTEMOFF_SYSTEMOFF	POWER_SYSTEMOFF_SYSTEMOFF73,2654
#define POWER_POFCON_POF	POWER_POFCON_POF75,2700
#define POWER_POFCON_THRESHOLD_SHIFT	POWER_POFCON_THRESHOLD_SHIFT76,2736
#define POWER_POFCON_THRESHOLD_MASK	POWER_POFCON_THRESHOLD_MASK77,2779
#define POWER_POFCON_THRESHOLD_MASKED(POWER_POFCON_THRESHOLD_MASKED78,2853
#define POWER_RAMON_ONRAM0	POWER_RAMON_ONRAM081,2969
#define POWER_RAMON_ONRAM1	POWER_RAMON_ONRAM182,3007
#define POWER_RAMON_OFFRAM0	POWER_RAMON_OFFRAM084,3046
#define POWER_RAMON_OFFRAM1	POWER_RAMON_OFFRAM185,3086
#define POWER_RAMONB_ONRAM2	POWER_RAMONB_ONRAM287,3127
#define POWER_RAMONB_ONRAM3	POWER_RAMONB_ONRAM388,3166
#define POWER_RAMONB_OFFRAM2	POWER_RAMONB_OFFRAM290,3206
#define POWER_RAMONB_OFFRAM3	POWER_RAMONB_OFFRAM391,3247
#define POWER_RESET_RESET	POWER_RESET_RESET93,3289
#define POWER_DCDCEN_DCDCEN	POWER_DCDCEN_DCDCEN95,3327
enum power_pofcon_threshold {power_pofcon_threshold98,3368
	POWER_POFCON_THRESHOLD_V21,POWER_POFCON_THRESHOLD_V2199,3398
	POWER_POFCON_THRESHOLD_V23,POWER_POFCON_THRESHOLD_V23100,3427
	POWER_POFCON_THRESHOLD_V25,POWER_POFCON_THRESHOLD_V25101,3456
	POWER_POFCON_THRESHOLD_V27,POWER_POFCON_THRESHOLD_V27102,3485

../../../../libopencm3/include/libopencm3/nrf/common/radio.h,10128
#define RADIO_TASK_TXEN	RADIO_TASK_TXEN39,1254
#define RADIO_TASK_RXEN	RADIO_TASK_RXEN40,1307
#define RADIO_TASK_START	RADIO_TASK_START41,1360
#define RADIO_TASK_STOP	RADIO_TASK_STOP42,1414
#define RADIO_TASK_DISABLE	RADIO_TASK_DISABLE43,1467
#define RADIO_TASK_RSSISTART	RADIO_TASK_RSSISTART44,1523
#define RADIO_TASK_RSSISTOP	RADIO_TASK_RSSISTOP45,1581
#define RADIO_TASK_BCSTART	RADIO_TASK_BCSTART46,1638
#define RADIO_TASK_BCSTOP	RADIO_TASK_BCSTOP47,1694
#define RADIO_EVENT_READY	RADIO_EVENT_READY51,1764
#define RADIO_EVENT_ADDRESS	RADIO_EVENT_ADDRESS52,1819
#define RADIO_EVENT_PAYLOAD	RADIO_EVENT_PAYLOAD53,1876
#define RADIO_EVENT_END	RADIO_EVENT_END54,1933
#define RADIO_EVENT_DISABLED	RADIO_EVENT_DISABLED55,1986
#define RADIO_EVENT_DEVMATCH	RADIO_EVENT_DEVMATCH56,2044
#define RADIO_EVENT_DEVMISS	RADIO_EVENT_DEVMISS57,2102
#define RADIO_EVENT_RSSIEND	RADIO_EVENT_RSSIEND58,2159
#define RADIO_SHORTS	RADIO_SHORTS62,2234
#define RADIO_INTENSET	RADIO_INTENSET63,2284
#define RADIO_INTENCLR	RADIO_INTENCLR64,2338
#define RADIO_CRCSTATUS	RADIO_CRCSTATUS65,2392
#define RADIO_RXMATCH	RADIO_RXMATCH66,2445
#define RADIO_RXCRC	RADIO_RXCRC67,2496
#define RADIO_DAI	RADIO_DAI68,2545
#define RADIO_PACKETPTR	RADIO_PACKETPTR69,2592
#define RADIO_FREQUENCY	RADIO_FREQUENCY70,2645
#define RADIO_TXPOWER	RADIO_TXPOWER71,2698
#define RADIO_MODE	RADIO_MODE72,2749
#define RADIO_PCNF0	RADIO_PCNF073,2797
#define RADIO_PCNF1	RADIO_PCNF174,2846
#define RADIO_BASE0	RADIO_BASE075,2895
#define RADIO_BASE1	RADIO_BASE176,2944
#define RADIO_PREFIX0	RADIO_PREFIX077,2993
#define RADIO_PREFIX1	RADIO_PREFIX178,3044
#define RADIO_TXADDRESS	RADIO_TXADDRESS79,3095
#define RADIO_RXADDRESSES	RADIO_RXADDRESSES80,3148
#define RADIO_CRCCNF	RADIO_CRCCNF81,3203
#define RADIO_CRCPOLY	RADIO_CRCPOLY82,3253
#define RADIO_CRCINIT	RADIO_CRCINIT83,3304
#define RADIO_TEST	RADIO_TEST84,3355
#define RADIO_TIFS	RADIO_TIFS85,3403
#define RADIO_RSSISAMPLE	RADIO_RSSISAMPLE86,3451
#define RADIO_STATE	RADIO_STATE87,3505
#define RADIO_DATAWHITEIV	RADIO_DATAWHITEIV88,3554
#define RADIO_BCC	RADIO_BCC89,3609
#define RADIO_DAB(RADIO_DAB92,3691
#define RADIO_DAP(RADIO_DAP94,3789
#define RADIO_DACNF	RADIO_DACNF95,3851
#define RADIO_OVERRIDE(RADIO_OVERRIDE98,3926
#define RADIO_POWER	RADIO_POWER99,3993
#define RADIO_SHORTS_READY_START	RADIO_SHORTS_READY_START106,4136
#define RADIO_SHORTS_END_DISABLE	RADIO_SHORTS_END_DISABLE107,4180
#define RADIO_SHORTS_DISABLED_TXEN	RADIO_SHORTS_DISABLED_TXEN108,4224
#define RADIO_SHORTS_DISABLED_RXEN	RADIO_SHORTS_DISABLED_RXEN109,4270
#define RADIO_SHORTS_ADDRESS_RSSISTART	RADIO_SHORTS_ADDRESS_RSSISTART110,4316
#define RADIO_SHORTS_END_START	RADIO_SHORTS_END_START111,4366
#define RADIO_SHORTS_ADDRESS_BCSTART	RADIO_SHORTS_ADDRESS_BCSTART112,4408
#define RADIO_SHORTS_DISABLED_RSSISTOP	RADIO_SHORTS_DISABLED_RSSISTOP113,4456
#define RADIO_INTEN_READY	RADIO_INTEN_READY120,4571
#define RADIO_INTEN_ADDRESS	RADIO_INTEN_ADDRESS121,4608
#define RADIO_INTEN_PAYLOAD	RADIO_INTEN_PAYLOAD122,4647
#define RADIO_INTEN_END	RADIO_INTEN_END123,4686
#define RADIO_INTEN_DISABLED	RADIO_INTEN_DISABLED124,4721
#define RADIO_INTEN_DEVMATCH	RADIO_INTEN_DEVMATCH125,4761
#define RADIO_INTEN_DEVMISS	RADIO_INTEN_DEVMISS126,4801
#define RADIO_INTEN_RSSIEND	RADIO_INTEN_RSSIEND127,4840
#define RADIO_INTEN_BCMATCH	RADIO_INTEN_BCMATCH128,4879
#define RADIO_PCNF0_LFLEN_SHIFT	RADIO_PCNF0_LFLEN_SHIFT132,4929
#define RADIO_PCNF0_LFLEN_MASK	RADIO_PCNF0_LFLEN_MASK133,4967
#define RADIO_PCNF0_LFLEN_MASKED(RADIO_PCNF0_LFLEN_MASKED134,5033
#define RADIO_PCNF0_S0LEN_SHIFT	RADIO_PCNF0_S0LEN_SHIFT137,5136
#define RADIO_PCNF0_S0LEN_MASK	RADIO_PCNF0_S0LEN_MASK138,5174
#define RADIO_PCNF0_S0LEN_MASKED(RADIO_PCNF0_S0LEN_MASKED139,5238
#define RADIO_PCNF0_S1LEN_SHIFT	RADIO_PCNF0_S1LEN_SHIFT142,5341
#define RADIO_PCNF0_S1LEN_MASK	RADIO_PCNF0_S1LEN_MASK143,5380
#define RADIO_PCNF0_S1LEN_MASKED(RADIO_PCNF0_S1LEN_MASKED144,5446
#define RADIO_PCNF1_MAXLEN_SHIFT	RADIO_PCNF1_MAXLEN_SHIFT147,5549
#define RADIO_PCNF1_MAXLEN_MASK	RADIO_PCNF1_MAXLEN_MASK148,5588
#define RADIO_PCNF1_MAXLEN_MASKED(RADIO_PCNF1_MAXLEN_MASKED149,5657
#define RADIO_PCNF1_STATLEN_SHIFT	RADIO_PCNF1_STATLEN_SHIFT152,5763
#define RADIO_PCNF1_STATLEN_MASK	RADIO_PCNF1_STATLEN_MASK153,5803
#define RADIO_PCNF1_STATLEN_MASKED(RADIO_PCNF1_STATLEN_MASKED154,5874
#define RADIO_PCNF1_BALEN_SHIFT	RADIO_PCNF1_BALEN_SHIFT157,5983
#define RADIO_PCNF1_BALEN_MASK	RADIO_PCNF1_BALEN_MASK158,6022
#define RADIO_PCNF1_BALEN_MASKED(RADIO_PCNF1_BALEN_MASKED159,6086
#define RADIO_PCNF1_ENDIAN_BIG	RADIO_PCNF1_ENDIAN_BIG162,6189
#define RADIO_PCNF1_WHITEEN	RADIO_PCNF1_WHITEEN163,6232
#define RADIO_PREFIX0_AP0_SHIFT	RADIO_PREFIX0_AP0_SHIFT165,6273
#define RADIO_PREFIX0_AP0_MASK	RADIO_PREFIX0_AP0_MASK166,6311
#define RADIO_PREFIX0_AP0_MASKED(RADIO_PREFIX0_AP0_MASKED167,6378
#define RADIO_PREFIX0_AP1_SHIFT	RADIO_PREFIX0_AP1_SHIFT170,6481
#define RADIO_PREFIX0_AP1_MASK	RADIO_PREFIX0_AP1_MASK171,6519
#define RADIO_PREFIX0_AP1_MASKED(RADIO_PREFIX0_AP1_MASKED172,6586
#define RADIO_PREFIX0_AP2_SHIFT	RADIO_PREFIX0_AP2_SHIFT175,6689
#define RADIO_PREFIX0_AP2_MASK	RADIO_PREFIX0_AP2_MASK176,6728
#define RADIO_PREFIX0_AP2_MASKED(RADIO_PREFIX0_AP2_MASKED177,6795
#define RADIO_PREFIX0_AP3_SHIFT	RADIO_PREFIX0_AP3_SHIFT180,6898
#define RADIO_PREFIX0_AP3_MASK	RADIO_PREFIX0_AP3_MASK181,6937
#define RADIO_PREFIX0_AP3_MASKED(RADIO_PREFIX0_AP3_MASKED182,7004
#define RADIO_PREFIX1_AP4_SHIFT	RADIO_PREFIX1_AP4_SHIFT185,7107
#define RADIO_PREFIX1_AP4_MASK	RADIO_PREFIX1_AP4_MASK186,7145
#define RADIO_PREFIX1_AP4_MASKED(RADIO_PREFIX1_AP4_MASKED187,7212
#define RADIO_PREFIX1_AP5_SHIFT	RADIO_PREFIX1_AP5_SHIFT190,7315
#define RADIO_PREFIX1_AP5_MASK	RADIO_PREFIX1_AP5_MASK191,7353
#define RADIO_PREFIX1_AP5_MASKED(RADIO_PREFIX1_AP5_MASKED192,7420
#define RADIO_PREFIX1_AP6_SHIFT	RADIO_PREFIX1_AP6_SHIFT195,7523
#define RADIO_PREFIX1_AP6_MASK	RADIO_PREFIX1_AP6_MASK196,7562
#define RADIO_PREFIX1_AP6_MASKED(RADIO_PREFIX1_AP6_MASKED197,7629
#define RADIO_PREFIX1_AP7_SHIFT	RADIO_PREFIX1_AP7_SHIFT200,7732
#define RADIO_PREFIX1_AP7_MASK	RADIO_PREFIX1_AP7_MASK201,7771
#define RADIO_PREFIX1_AP7_MASKED(RADIO_PREFIX1_AP7_MASKED202,7838
#define RADIO_PREFIX_AP(RADIO_PREFIX_AP205,7941
#define RADIO_PREFIX_AP_SHIFT(RADIO_PREFIX_AP_SHIFT206,8012
#define RADIO_PREFIX_AP_MASK(RADIO_PREFIX_AP_MASK207,8061
#define RADIO_PREFIX_AP_MASKED(RADIO_PREFIX_AP_MASKED208,8130
#define RADIO_PREFIX_AP_SET(RADIO_PREFIX_AP_SET212,8264
#define RADIO_TXADDRESSES_ADDR0	RADIO_TXADDRESSES_ADDR0217,8378
#define RADIO_TXADDRESSES_ADDR1	RADIO_TXADDRESSES_ADDR1218,8421
#define RADIO_TXADDRESSES_ADDR2	RADIO_TXADDRESSES_ADDR2219,8464
#define RADIO_TXADDRESSES_ADDR3	RADIO_TXADDRESSES_ADDR3220,8507
#define RADIO_TXADDRESSES_ADDR4	RADIO_TXADDRESSES_ADDR4221,8550
#define RADIO_TXADDRESSES_ADDR5	RADIO_TXADDRESSES_ADDR5222,8593
#define RADIO_TXADDRESSES_ADDR6	RADIO_TXADDRESSES_ADDR6223,8636
#define RADIO_TXADDRESSES_ADDR7	RADIO_TXADDRESSES_ADDR7224,8679
#define RADIO_TXADDRESSES_ADDR(RADIO_TXADDRESSES_ADDR225,8722
#define RADIO_CRCCNF_LEN_SHIFT	RADIO_CRCCNF_LEN_SHIFT227,8770
#define RADIO_CRCCNF_LEN_MASK	RADIO_CRCCNF_LEN_MASK228,8807
#define RADIO_CRCCNF_LEN_MASKED(RADIO_CRCCNF_LEN_MASKED229,8869
#define RADIO_CRCCNF_SKIPADDR	RADIO_CRCCNF_SKIPADDR232,8969
#define RADIO_TEST_CONSTCARRIER	RADIO_TEST_CONSTCARRIER234,9011
#define RADIO_TEST_PLLLOCK	RADIO_TEST_PLLLOCK235,9054
#define RADIO_DACNF_ENA(RADIO_DACNF_ENA237,9093
#define RADIO_DACNF_ENA0	RADIO_DACNF_ENA0238,9133
#define RADIO_DACNF_ENA1	RADIO_DACNF_ENA1239,9179
#define RADIO_DACNF_ENA2	RADIO_DACNF_ENA2240,9225
#define RADIO_DACNF_ENA3	RADIO_DACNF_ENA3241,9271
#define RADIO_DACNF_ENA4	RADIO_DACNF_ENA4242,9317
#define RADIO_DACNF_ENA5	RADIO_DACNF_ENA5243,9363
#define RADIO_DACNF_ENA6	RADIO_DACNF_ENA6244,9409
#define RADIO_DACNF_ENA7	RADIO_DACNF_ENA7245,9455
#define RADIO_DACNF_TXADD(RADIO_DACNF_TXADD247,9502
#define RADIO_DACNF_TXADD0	RADIO_DACNF_TXADD0248,9550
#define RADIO_DACNF_TXADD1	RADIO_DACNF_TXADD1249,9600
#define RADIO_DACNF_TXADD2	RADIO_DACNF_TXADD2250,9650
#define RADIO_DACNF_TXADD3	RADIO_DACNF_TXADD3251,9700
#define RADIO_DACNF_TXADD4	RADIO_DACNF_TXADD4252,9750
#define RADIO_DACNF_TXADD5	RADIO_DACNF_TXADD5253,9800
#define RADIO_DACNF_TXADD6	RADIO_DACNF_TXADD6254,9850
#define RADIO_DACNF_TXADD7	RADIO_DACNF_TXADD7255,9900
#define RADIO_OVERRIDE4_ENABLE	RADIO_OVERRIDE4_ENABLE258,10027
#define RADIO_OVERRIDE4_OVERRIDE_MASK	RADIO_OVERRIDE4_OVERRIDE_MASK259,10070
#define RADIO_POWER_ENABLED	RADIO_POWER_ENABLED261,10124
#define RADIO_POWER_DISABLED	RADIO_POWER_DISABLED262,10158
#define RADIO_BLE_TIFS	RADIO_BLE_TIFS265,10232
#define RADIO_BLE_CRCLEN	RADIO_BLE_CRCLEN266,10263
#define RADIO_BLE_CRCPOLY	RADIO_BLE_CRCPOLY267,10294
#define RADIO_BLE_CRCINIT	RADIO_BLE_CRCINIT268,10330
enum radio_txpower {radio_txpower270,10370
	RADIO_TXPOWER_POS_4DBM = 0x4,RADIO_TXPOWER_POS_4DBM271,10391
	RADIO_TXPOWER_0DBM = 0,RADIO_TXPOWER_0DBM272,10422
	RADIO_TXPOWER_NEG_4DBM = 0xFC,RADIO_TXPOWER_NEG_4DBM273,10447
	RADIO_TXPOWER_NEG_8DBM = 0xF8,RADIO_TXPOWER_NEG_8DBM274,10479
	RADIO_TXPOWER_NEG_12DBM = 0xF4,RADIO_TXPOWER_NEG_12DBM275,10511
	RADIO_TXPOWER_NEG_16DBM = 0xF0,RADIO_TXPOWER_NEG_16DBM276,10544
	RADIO_TXPOWER_NEG_20DBM = 0xEC,RADIO_TXPOWER_NEG_20DBM277,10577
	RADIO_TXPOWER_NEG_30DBM = 0xD8,RADIO_TXPOWER_NEG_30DBM278,10610
enum radio_state {radio_state281,10647
	RADIO_STATE_DISABLED,RADIO_STATE_DISABLED282,10666
	RADIO_STATE_RXRU,RADIO_STATE_RXRU283,10689
	RADIO_STATE_RXIDLE,RADIO_STATE_RXIDLE284,10708
	RADIO_STATE_RX,RADIO_STATE_RX285,10729
	RADIO_STATE_RXDISABLE,RADIO_STATE_RXDISABLE286,10746
	RADIO_STATE_TXRU = 9,RADIO_STATE_TXRU287,10770
	RADIO_STATE_TXIDLE,RADIO_STATE_TXIDLE288,10793
	RADIO_STATE_TX,RADIO_STATE_TX289,10814
	RADIO_STATE_TXDISABLE,RADIO_STATE_TXDISABLE290,10831

../../../../libopencm3/include/libopencm3/nrf/i2c.h,0

../../../../libopencm3/include/libopencm3/nrf/timer.h,0

../../../../libopencm3/include/libopencm3/nrf/gpio.h,0

../../../../libopencm3/include/libopencm3/nrf/periph.h,0

../../../../libopencm3/include/libopencm3/nrf/ppi.h,0

../../../../libopencm3/include/libopencm3/nrf/uart.h,0

../../../../libopencm3/include/libopencm3/nrf/power.h,0

../../../../libopencm3/include/libopencm3/nrf/radio.h,0

../../../../libopencm3/include/libopencm3/nrf/52/uicr.h,0

../../../../libopencm3/include/libopencm3/nrf/52/memorymap.h,81
#define TIMER3_BASE	TIMER3_BASE26,973
#define TIMER4_BASE	TIMER4_BASE27,1016

../../../../libopencm3/include/libopencm3/nrf/52/nvic.h,1418
#define LIBOPENCM3_NRF52_NVIC_HLIBOPENCM3_NRF52_NVIC_H7,175
#define NVIC_POWER_CLOCK_IRQ NVIC_POWER_CLOCK_IRQ16,364
#define NVIC_RADIO_IRQ NVIC_RADIO_IRQ17,395
#define NVIC_UART0_IRQ NVIC_UART0_IRQ18,420
#define NVIC_SPI0_TWI0_IRQ NVIC_SPI0_TWI0_IRQ19,445
#define NVIC_SPI1_TWI1_IRQ NVIC_SPI1_TWI1_IRQ20,474
#define NVIC_RESERVED0_IRQ NVIC_RESERVED0_IRQ21,503
#define NVIC_GPIOTE_IRQ NVIC_GPIOTE_IRQ22,532
#define NVIC_ADC_IRQ NVIC_ADC_IRQ23,558
#define NVIC_TIMER0_IRQ NVIC_TIMER0_IRQ24,581
#define NVIC_TIMER1_IRQ NVIC_TIMER1_IRQ25,607
#define NVIC_TIMER2_IRQ NVIC_TIMER2_IRQ26,633
#define NVIC_TIMER3_IRQ NVIC_TIMER3_IRQ27,660
#define NVIC_TIMER4_IRQ NVIC_TIMER4_IRQ28,687
#define NVIC_RTC0_IRQ NVIC_RTC0_IRQ29,714
#define NVIC_TEMP_IRQ NVIC_TEMP_IRQ30,739
#define NVIC_RNG_IRQ NVIC_RNG_IRQ31,764
#define NVIC_ECB_IRQ NVIC_ECB_IRQ32,788
#define NVIC_CCM_AAR_IRQ NVIC_CCM_AAR_IRQ33,812
#define NVIC_WDT_IRQ NVIC_WDT_IRQ34,840
#define NVIC_RTC1_IRQ NVIC_RTC1_IRQ35,864
#define NVIC_QDEC_IRQ NVIC_QDEC_IRQ36,889
#define NVIC_LPCOMP_IRQ NVIC_LPCOMP_IRQ37,914
#define NVIC_SWI0_IRQ NVIC_SWI0_IRQ38,941
#define NVIC_SWI1_IRQ NVIC_SWI1_IRQ39,966
#define NVIC_SWI2_IRQ NVIC_SWI2_IRQ40,991
#define NVIC_SWI3_IRQ NVIC_SWI3_IRQ41,1016
#define NVIC_SWI4_IRQ NVIC_SWI4_IRQ42,1041
#define NVIC_SWI5_IRQ NVIC_SWI5_IRQ43,1066
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT45,1092

../../../../libopencm3/include/libopencm3/nrf/52/clock.h,92
#define CLOCK_TRACECONFIG CLOCK_TRACECONFIG42,1290
#define CLOCK_PCLK CLOCK_PCLK44,1350

../../../../libopencm3/include/libopencm3/nrf/52/rtc.h,0

../../../../libopencm3/include/libopencm3/nrf/52/ficr.h,0

../../../../libopencm3/include/libopencm3/nrf/52/i2c.h,1211
#define I2C_EVENT_RXSTARTED(I2C_EVENT_RXSTARTED42,1274
#define I2C_EVENT_TXSTARTED(I2C_EVENT_TXSTARTED43,1329
#define I2C_EVENT_LASTRX(I2C_EVENT_LASTRX44,1384
#define I2C_EVENT_LASTTX(I2C_EVENT_LASTTX45,1437
#define I2C_RXDPTR(I2C_RXDPTR47,1491
#define I2C_RXDMAXCNT(I2C_RXDMAXCNT48,1540
#define I2C_RXDAMOUNT(I2C_RXDAMOUNT49,1591
#define I2C_RXDLIST(I2C_RXDLIST50,1642
#define I2C_TXDPTR(I2C_TXDPTR51,1691
#define I2C_TXDMAXCNT(I2C_TXDMAXCNT52,1740
#define I2C_TXDAMOUNT(I2C_TXDAMOUNT53,1791
#define I2C_TXDLIST(I2C_TXDLIST54,1842
#define I2C_SHORTS_LASTTX_STARTRX	I2C_SHORTS_LASTTX_STARTRX61,2006
#define I2C_SHORTS_LASTTX_SUSPEND	I2C_SHORTS_LASTTX_SUSPEND64,2115
#define I2C_SHORTS_LASTTX_STOP	I2C_SHORTS_LASTTX_STOP67,2221
#define I2C_SHORTS_LASTRX_STARTTX	I2C_SHORTS_LASTRX_STARTTX70,2339
#define I2C_SHORTS_LASTRX_STOP	I2C_SHORTS_LASTRX_STOP73,2443
#define I2C_INTEN_SUSPENDED	I2C_INTEN_SUSPENDED79,2559
#define I2C_INTEN_RXSTARTED	I2C_INTEN_RXSTARTED80,2599
#define I2C_INTEN_TXSTARTED	I2C_INTEN_TXSTARTED81,2639
#define I2C_INTEN_LASTRX	I2C_INTEN_LASTRX82,2679
#define I2C_INTEN_LASTTX	I2C_INTEN_LASTTX83,2716
#define I2C_MODE_MASTER I2C_MODE_MASTER92,2872

../../../../libopencm3/include/libopencm3/nrf/52/timer.h,62
#define TIMER4	TIMER445,1355
#define TIMER3	TIMER346,1384

../../../../libopencm3/include/libopencm3/nrf/52/gpio.h,0

../../../../libopencm3/include/libopencm3/nrf/52/doc-nrf52.h,0

../../../../libopencm3/include/libopencm3/nrf/52/irq.json,976
        "power_clock",03,16
        "radio",14,39
        "uart0",25,56
        "spi0_twi0",36,73
        "spi1_twi1",47,94
        "reserved0",58,115
        "gpiote",69,136
        "adc",710,154
        "timer0",811,169
        "timer1",912,187
        "timer2",1013,205
        "timer3",1114,223
        "timer4",1215,241
        "rtc0",1316,259
        "temp",1417,275
        "rng",1518,291
        "ecb",1619,306
        "ccm_aar",1720,321
        "wdt",1821,340
        "rtc1",1922,355
        "qdec",2023,371
        "lpcomp",2124,387
        "swi0",2225,405
        "swi1",2326,421
        "swi2",2427,437
        "swi3",2528,453
        "swi4",2629,469
        "swi5"2730,485
    "irqs": [irqs2,2
    "partname_humanreadable": "Nordic Semi NRF52 series",partname_humanreadable32,507
    "partname_doxygen": "NRF52",partname_doxygen33,565
    "includeguard": "LIBOPENCM3_NRF52_NVIC_H"includeguard34,598

../../../../libopencm3/include/libopencm3/nrf/52/periph.h,0

../../../../libopencm3/include/libopencm3/nrf/52/ppi.h,0

../../../../libopencm3/include/libopencm3/nrf/52/uart.h,0

../../../../libopencm3/include/libopencm3/nrf/52/power.h,0

../../../../libopencm3/include/libopencm3/nrf/52/radio.h,0

../../../../libopencm3/include/libopencm3/gd32/memorymap.h,75
#define LIBOPENCM3_MEMORYMAP_COMMON_HLIBOPENCM3_MEMORYMAP_COMMON_H21,821

../../../../libopencm3/include/libopencm3/gd32/rcc.h,0

../../../../libopencm3/include/libopencm3/gd32/gpio.h,0

../../../../libopencm3/include/libopencm3/gd32/f1x0/memorymap.h,2204
#define LIBOPENCM3_MEMORYMAP_HLIBOPENCM3_MEMORYMAP_H21,814
#define FLASH_BASE	FLASH_BASE28,996
#define PERIPH_BASE	PERIPH_BASE29,1031
#define INFO_BASE	INFO_BASE30,1067
#define PERIPH_BASE_APB1	PERIPH_BASE_APB131,1101
#define PERIPH_BASE_APB2	PERIPH_BASE_APB232,1151
#define PERIPH_BASE_AHB1	PERIPH_BASE_AHB133,1201
#define PERIPH_BASE_AHB2	PERIPH_BASE_AHB234,1251
#define TIM2_BASE	TIM2_BASE39,1350
#define TIM3_BASE	TIM3_BASE40,1398
#define TIM6_BASE	TIM6_BASE41,1446
#define TIM14_BASE	TIM14_BASE42,1494
#define RTC_BASE	RTC_BASE44,1613
#define WWDG_BASE	WWDG_BASE45,1660
#define IWDG_BASE	IWDG_BASE46,1708
#define SPI2_BASE	SPI2_BASE48,1826
#define USART2_BASE	USART2_BASE50,1944
#define I2C1_BASE	I2C1_BASE51,1994
#define I2C2_BASE	I2C2_BASE52,2042
#define USB_DEV_FS_BASE	USB_DEV_FS_BASE54,2091
#define USB_PMA_BASE	USB_PMA_BASE55,2145
#define USB_SRAM_BASE	USB_SRAM_BASE56,2196
#define BACKUP_REGS_BASE	BACKUP_REGS_BASE58,2249
#define POWER_CONTROL_BASE	POWER_CONTROL_BASE59,2294
#define DAC_BASE	DAC_BASE60,2350
#define CEC_BASE	CEC_BASE61,2397
#define SYSCFG_COMP_BASE	SYSCFG_COMP_BASE65,2526
#define EXTI_BASE	EXTI_BASE66,2580
#define ADC1_BASE	ADC1_BASE68,2629
#define TIM1_BASE	TIM1_BASE70,2678
#define SPI1_BASE	SPI1_BASE71,2726
#define USART1_BASE	USART1_BASE73,2775
#define TIM15_BASE	TIM15_BASE75,2826
#define TIM16_BASE	TIM16_BASE76,2875
#define TIM17_BASE	TIM17_BASE77,2924
#define DMA1_BASE	DMA1_BASE83,3057
#define RCC_BASE	RCC_BASE85,3107
#define FLASH_MEM_INTERFACE_BASE	FLASH_MEM_INTERFACE_BASE87,3156
#define CRC_BASE	CRC_BASE88,3218
#define TSC_BASE	TSC_BASE89,3266
#define GPIO_PORT_A_BASE	GPIO_PORT_A_BASE94,3329
#define GPIO_PORT_B_BASE	GPIO_PORT_B_BASE95,3383
#define GPIO_PORT_C_BASE	GPIO_PORT_C_BASE96,3437
#define GPIO_PORT_D_BASE	GPIO_PORT_D_BASE97,3491
#define GPIO_PORT_F_BASE	GPIO_PORT_F_BASE98,3545
#define DESIG_FLASH_SIZE_BASE	DESIG_FLASH_SIZE_BASE101,3634
#define DESIG_UNIQUE_ID_BASE	DESIG_UNIQUE_ID_BASE102,3685
#define DESIG_UNIQUE_ID0	DESIG_UNIQUE_ID0104,3801
#define DESIG_UNIQUE_ID1	DESIG_UNIQUE_ID1105,3856
#define DESIG_UNIQUE_ID2	DESIG_UNIQUE_ID2106,3915

../../../../libopencm3/include/libopencm3/gd32/f1x0/nvic.h,2799
#define LIBOPENCM3_GD32F1X0_NVIC_HLIBOPENCM3_GD32F1X0_NVIC_H7,181
#define NVIC_WWDG_IRQ NVIC_WWDG_IRQ16,364
#define NVIC_PVD_IRQ NVIC_PVD_IRQ17,388
#define NVIC_RTC_IRQ NVIC_RTC_IRQ18,411
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ19,434
#define NVIC_RCC_IRQ NVIC_RCC_IRQ20,459
#define NVIC_EXTI0_1_IRQ NVIC_EXTI0_1_IRQ21,482
#define NVIC_EXTI2_3_IRQ NVIC_EXTI2_3_IRQ22,509
#define NVIC_EXTI4_15_IRQ NVIC_EXTI4_15_IRQ23,536
#define NVIC_TSC_IRQ NVIC_TSC_IRQ24,564
#define NVIC_DMA_CHANNEL1_IRQ NVIC_DMA_CHANNEL1_IRQ25,587
#define NVIC_DMA_CHANNEL2_3_IRQ NVIC_DMA_CHANNEL2_3_IRQ26,619
#define NVIC_DMA_CHANNEL4_5_IRQ NVIC_DMA_CHANNEL4_5_IRQ27,654
#define NVIC_ADC_COMP_IRQ NVIC_ADC_COMP_IRQ28,689
#define NVIC_TIM1_BRK_UP_TRG_COM_IRQ NVIC_TIM1_BRK_UP_TRG_COM_IRQ29,718
#define NVIC_TIM1_CC_IRQ NVIC_TIM1_CC_IRQ30,758
#define NVIC_TIM2_IRQ NVIC_TIM2_IRQ31,786
#define NVIC_TIM3_IRQ NVIC_TIM3_IRQ32,811
#define NVIC_TIM6_DAC_IRQ NVIC_TIM6_DAC_IRQ33,836
#define NVIC_RESERVED0_IRQ NVIC_RESERVED0_IRQ34,865
#define NVIC_TIM14_IRQ NVIC_TIM14_IRQ35,895
#define NVIC_TIM15_IRQ NVIC_TIM15_IRQ36,921
#define NVIC_TIM16_IRQ NVIC_TIM16_IRQ37,947
#define NVIC_TIM17_IRQ NVIC_TIM17_IRQ38,973
#define NVIC_I2C1_EV_IRQ NVIC_I2C1_EV_IRQ39,999
#define NVIC_I2C2_EV_IRQ NVIC_I2C2_EV_IRQ40,1027
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ41,1055
#define NVIC_SPI2_IRQ NVIC_SPI2_IRQ42,1080
#define NVIC_USART1_IRQ NVIC_USART1_IRQ43,1105
#define NVIC_USART2_IRQ NVIC_USART2_IRQ44,1132
#define NVIC_RESERVED1_IRQ NVIC_RESERVED1_IRQ45,1159
#define NVIC_CEC_CAN_IRQ NVIC_CEC_CAN_IRQ46,1189
#define NVIC_RESERVED2_IRQ NVIC_RESERVED2_IRQ47,1217
#define NVIC_I2C1_ER_IRQ NVIC_I2C1_ER_IRQ48,1247
#define NVIC_RESERVED3_IRQ NVIC_RESERVED3_IRQ49,1275
#define NVIC_I2C2_ER_IRQ NVIC_I2C2_ER_IRQ50,1305
#define NVIC_I2C3_EV_IRQ NVIC_I2C3_EV_IRQ51,1333
#define NVIC_I2C3_ER_IRQ NVIC_I2C3_ER_IRQ52,1361
#define NVIC_USB_LP_IRQ NVIC_USB_LP_IRQ53,1389
#define NVIC_USB_HP_IRQ NVIC_USB_HP_IRQ54,1416
#define NVIC_RESERVED4_IRQ NVIC_RESERVED4_IRQ55,1443
#define NVIC_RESERVED5_IRQ NVIC_RESERVED5_IRQ56,1473
#define NVIC_RESERVED6_IRQ NVIC_RESERVED6_IRQ57,1503
#define NVIC_USB_WAKEUP_IRQ NVIC_USB_WAKEUP_IRQ58,1533
#define NVIC_RESERVED7_IRQ NVIC_RESERVED7_IRQ59,1564
#define NVIC_RESERVED8_IRQ NVIC_RESERVED8_IRQ60,1594
#define NVIC_RESERVED9_IRQ NVIC_RESERVED9_IRQ61,1624
#define NVIC_RESERVED10_IRQ NVIC_RESERVED10_IRQ62,1654
#define NVIC_RESERVED11_IRQ NVIC_RESERVED11_IRQ63,1685
#define NVIC_DMA_CHANNEL6_7_IRQ NVIC_DMA_CHANNEL6_7_IRQ64,1716
#define NVIC_RESERVED12_IRQ NVIC_RESERVED12_IRQ65,1751
#define NVIC_RESERVED13_IRQ NVIC_RESERVED13_IRQ66,1782
#define NVIC_SPI3_IRQ NVIC_SPI3_IRQ67,1813
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT69,1839

../../../../libopencm3/include/libopencm3/gd32/f1x0/rcc.h,19599
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H42,1387
#define RCC_CR	RCC_CR46,1494
#define RCC_CFGR	RCC_CFGR47,1537
#define RCC_CIR	RCC_CIR48,1581
#define RCC_APB2RSTR	RCC_APB2RSTR49,1625
#define RCC_APB1RSTR	RCC_APB1RSTR50,1673
#define RCC_AHBENR	RCC_AHBENR51,1721
#define RCC_APB2ENR	RCC_APB2ENR52,1767
#define RCC_APB1ENR	RCC_APB1ENR53,1814
#define RCC_BDCR	RCC_BDCR54,1861
#define RCC_CSR	RCC_CSR55,1905
#define RCC_AHBRSTR	RCC_AHBRSTR56,1949
#define RCC_CFGR2	RCC_CFGR257,1996
#define RCC_CFGR3	RCC_CFGR358,2041
#define RCC_CR2	RCC_CR259,2086
#define RCC_CR_PLLRDY	RCC_CR_PLLRDY64,2213
#define RCC_CR_PLLON	RCC_CR_PLLON65,2248
#define RCC_CR_CSSON	RCC_CR_CSSON66,2282
#define RCC_CR_HSEBYP	RCC_CR_HSEBYP67,2316
#define RCC_CR_HSERDY	RCC_CR_HSERDY68,2351
#define RCC_CR_HSEON	RCC_CR_HSEON69,2386
#define RCC_CR_HSIRDY	RCC_CR_HSIRDY72,2462
#define RCC_CR_HSION	RCC_CR_HSION73,2496
#define RCC_CFGR_PLLNODIV	RCC_CFGR_PLLNODIV77,2611
#define RCC_CFGR_MCOPRE_SHIFT	RCC_CFGR_MCOPRE_SHIFT79,2650
#define RCC_CFGR_MCOPRE	RCC_CFGR_MCOPRE80,2685
#define RCC_CFGR_MCOPRE_DIV1	RCC_CFGR_MCOPRE_DIV181,2741
#define RCC_CFGR_MCOPRE_DIV2	RCC_CFGR_MCOPRE_DIV282,2801
#define RCC_CFGR_MCOPRE_DIV4	RCC_CFGR_MCOPRE_DIV483,2861
#define RCC_CFGR_MCOPRE_DIV8	RCC_CFGR_MCOPRE_DIV884,2921
#define RCC_CFGR_MCOPRE_DIV16	RCC_CFGR_MCOPRE_DIV1685,2981
#define RCC_CFGR_MCOPRE_DIV32	RCC_CFGR_MCOPRE_DIV3286,3042
#define RCC_CFGR_MCOPRE_DIV64	RCC_CFGR_MCOPRE_DIV6487,3103
#define RCC_CFGR_MCOPRE_DIV128	RCC_CFGR_MCOPRE_DIV12888,3164
#define RCC_CFGR_PLLMUL_4_SHIFT	RCC_CFGR_PLLMUL_4_SHIFT90,3227
#define RCC_CFGR_PLLMUL_4	RCC_CFGR_PLLMUL_491,3264
#define RCC_CFGR_MCO_SHIFT	RCC_CFGR_MCO_SHIFT93,3324
#define RCC_CFGR_MCO_MASK	RCC_CFGR_MCO_MASK94,3356
#define RCC_CFGR_MCO_NOCLK	RCC_CFGR_MCO_NOCLK95,3388
#define RCC_CFGR_MCO_HSI14	RCC_CFGR_MCO_HSI1496,3419
#define RCC_CFGR_MCO_LSI	RCC_CFGR_MCO_LSI97,3450
#define RCC_CFGR_MCO_LSE	RCC_CFGR_MCO_LSE98,3479
#define RCC_CFGR_MCO_SYSCLK	RCC_CFGR_MCO_SYSCLK99,3508
#define RCC_CFGR_MCO_HSI	RCC_CFGR_MCO_HSI100,3540
#define RCC_CFGR_MCO_HSE	RCC_CFGR_MCO_HSE101,3569
#define RCC_CFGR_MCO_PLL	RCC_CFGR_MCO_PLL102,3598
#define RCC_CFGR_USBPRE_SHIFT	RCC_CFGR_USBPRE_SHIFT104,3628
#define RCC_CFGR_USBPRE	RCC_CFGR_USBPRE105,3663
#define RCC_CFGR_PLLMUL_0_3_SHIFT	RCC_CFGR_PLLMUL_0_3_SHIFT107,3720
#define RCC_CFGR_PLLMUL_0_3	RCC_CFGR_PLLMUL_0_3108,3758
#define RCC_CFGR_PLLXTPRE	RCC_CFGR_PLLXTPRE110,3824
#define RCC_CFGR_PLLSRC	RCC_CFGR_PLLSRC111,3862
#define RCC_CFGR_ADCPRE_SHIFT	RCC_CFGR_ADCPRE_SHIFT113,3900
#define RCC_CFGR_ADCPRE	RCC_CFGR_ADCPRE114,3935
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT116,3992
#define RCC_CFGR_PPRE2	RCC_CFGR_PPRE2117,4026
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT119,4081
#define RCC_CFGR_PPRE1	RCC_CFGR_PPRE1120,4114
#define RCC_CFGR_HPRE_SHIFT	RCC_CFGR_HPRE_SHIFT122,4169
#define RCC_CFGR_HPRE	RCC_CFGR_HPRE123,4201
#define RCC_CFGR_SWS_SHIFT	RCC_CFGR_SWS_SHIFT125,4256
#define RCC_CFGR_SWS	RCC_CFGR_SWS126,4287
#define RCC_CFGR_SW_SHIFT	RCC_CFGR_SW_SHIFT128,4338
#define RCC_CFGR_SW	RCC_CFGR_SW129,4368
#define RCC_CFGR_USBPRE_PLL_CLK_DIV1_5	RCC_CFGR_USBPRE_PLL_CLK_DIV1_5134,4497
#define RCC_CFGR_USBPRE_PLL_CLK_NODIV	RCC_CFGR_USBPRE_PLL_CLK_NODIV135,4541
#define RCC_CFGR_USBPRE_PLL_CLK_DIV2_5	RCC_CFGR_USBPRE_PLL_CLK_DIV2_5136,4584
#define RCC_CFGR_USBPRE_PLL_CLK_DIV2	RCC_CFGR_USBPRE_PLL_CLK_DIV2137,4628
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL2	RCC_CFGR_PLLMUL_PLL_CLK_MUL2143,4750
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL3	RCC_CFGR_PLLMUL_PLL_CLK_MUL3144,4792
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL4	RCC_CFGR_PLLMUL_PLL_CLK_MUL4145,4834
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL5	RCC_CFGR_PLLMUL_PLL_CLK_MUL5146,4876
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL6	RCC_CFGR_PLLMUL_PLL_CLK_MUL6147,4918
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL7	RCC_CFGR_PLLMUL_PLL_CLK_MUL7148,4960
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL8	RCC_CFGR_PLLMUL_PLL_CLK_MUL8149,5002
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL9	RCC_CFGR_PLLMUL_PLL_CLK_MUL9150,5044
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL10	RCC_CFGR_PLLMUL_PLL_CLK_MUL10151,5086
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL11	RCC_CFGR_PLLMUL_PLL_CLK_MUL11152,5129
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL12	RCC_CFGR_PLLMUL_PLL_CLK_MUL12153,5172
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL13	RCC_CFGR_PLLMUL_PLL_CLK_MUL13154,5215
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL14	RCC_CFGR_PLLMUL_PLL_CLK_MUL14155,5258
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL15	RCC_CFGR_PLLMUL_PLL_CLK_MUL15156,5301
#define RCC_CFGR_PLLMUL_PLL_CLK_MUL16	RCC_CFGR_PLLMUL_PLL_CLK_MUL16157,5344
#define RCC_CFGR_PLLXTPRE_HSE_CLK	RCC_CFGR_PLLXTPRE_HSE_CLK163,5472
#define RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2	RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2164,5511
#define RCC_CFGR_PLLSRC_HSI_CLK_DIV2	RCC_CFGR_PLLSRC_HSI_CLK_DIV2170,5632
#define RCC_CFGR_PLLSRC_HSE_CLK	RCC_CFGR_PLLSRC_HSE_CLK171,5674
#define RCC_CFGR_ADCPRE_DIV2	RCC_CFGR_ADCPRE_DIV2177,5783
#define RCC_CFGR_ADCPRE_DIV4	RCC_CFGR_ADCPRE_DIV4178,5817
#define RCC_CFGR_ADCPRE_DIV6	RCC_CFGR_ADCPRE_DIV6179,5851
#define RCC_CFGR_ADCPRE_DIV8	RCC_CFGR_ADCPRE_DIV8180,5885
#define RCC_CFGR_PPRE2_SHIFT	RCC_CFGR_PPRE2_SHIFT183,5928
#define RCC_CFGR_PPRE2_MASK	RCC_CFGR_PPRE2_MASK184,5962
#define RCC_CFGR_PPRE1_SHIFT	RCC_CFGR_PPRE1_SHIFT185,5996
#define RCC_CFGR_PPRE1_MASK	RCC_CFGR_PPRE1_MASK186,6029
#define RCC_CFGR_PPRE_NODIV	RCC_CFGR_PPRE_NODIV191,6190
#define RCC_CFGR_PPRE_DIV2	RCC_CFGR_PPRE_DIV2192,6224
#define RCC_CFGR_PPRE_DIV4	RCC_CFGR_PPRE_DIV4193,6257
#define RCC_CFGR_PPRE_DIV8	RCC_CFGR_PPRE_DIV8194,6290
#define RCC_CFGR_PPRE_DIV16	RCC_CFGR_PPRE_DIV16195,6323
#define RCC_CFGR_HPRE_NODIV	RCC_CFGR_HPRE_NODIV201,6426
#define RCC_CFGR_HPRE_DIV2	RCC_CFGR_HPRE_DIV2202,6459
#define RCC_CFGR_HPRE_DIV4	RCC_CFGR_HPRE_DIV4203,6491
#define RCC_CFGR_HPRE_DIV8	RCC_CFGR_HPRE_DIV8204,6523
#define RCC_CFGR_HPRE_DIV16	RCC_CFGR_HPRE_DIV16205,6555
#define RCC_CFGR_HPRE_DIV64	RCC_CFGR_HPRE_DIV64206,6588
#define RCC_CFGR_HPRE_DIV128	RCC_CFGR_HPRE_DIV128207,6621
#define RCC_CFGR_HPRE_DIV256	RCC_CFGR_HPRE_DIV256208,6655
#define RCC_CFGR_HPRE_DIV512	RCC_CFGR_HPRE_DIV512209,6689
#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK	RCC_CFGR_SWS_SYSCLKSEL_HSICLK213,6770
#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK	RCC_CFGR_SWS_SYSCLKSEL_HSECLK214,6813
#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK	RCC_CFGR_SWS_SYSCLKSEL_PLLCLK215,6856
#define RCC_CFGR_SW_SYSCLKSEL_HSICLK	RCC_CFGR_SW_SYSCLKSEL_HSICLK220,6961
#define RCC_CFGR_SW_SYSCLKSEL_HSECLK	RCC_CFGR_SW_SYSCLKSEL_HSECLK221,7003
#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK	RCC_CFGR_SW_SYSCLKSEL_PLLCLK222,7045
#define RCC_CFGR_ADCPRE_PCLK2_DIV2	RCC_CFGR_ADCPRE_PCLK2_DIV2230,7288
#define RCC_CFGR_ADCPRE_PCLK2_DIV4	RCC_CFGR_ADCPRE_PCLK2_DIV4231,7328
#define RCC_CFGR_ADCPRE_PCLK2_DIV6	RCC_CFGR_ADCPRE_PCLK2_DIV6232,7368
#define RCC_CFGR_ADCPRE_PCLK2_DIV8	RCC_CFGR_ADCPRE_PCLK2_DIV8233,7408
#define RCC_CFGR_PPRE2_HCLK_NODIV	RCC_CFGR_PPRE2_HCLK_NODIV235,7449
#define RCC_CFGR_PPRE2_HCLK_DIV2	RCC_CFGR_PPRE2_HCLK_DIV2236,7488
#define RCC_CFGR_PPRE2_HCLK_DIV4	RCC_CFGR_PPRE2_HCLK_DIV4237,7526
#define RCC_CFGR_PPRE2_HCLK_DIV8	RCC_CFGR_PPRE2_HCLK_DIV8238,7564
#define RCC_CFGR_PPRE2_HCLK_DIV16	RCC_CFGR_PPRE2_HCLK_DIV16239,7602
#define RCC_CFGR_PPRE1_HCLK_NODIV	RCC_CFGR_PPRE1_HCLK_NODIV241,7642
#define RCC_CFGR_PPRE1_HCLK_DIV2	RCC_CFGR_PPRE1_HCLK_DIV2242,7681
#define RCC_CFGR_PPRE1_HCLK_DIV4	RCC_CFGR_PPRE1_HCLK_DIV4243,7719
#define RCC_CFGR_PPRE1_HCLK_DIV8	RCC_CFGR_PPRE1_HCLK_DIV8244,7757
#define RCC_CFGR_PPRE1_HCLK_DIV16	RCC_CFGR_PPRE1_HCLK_DIV16245,7795
#define RCC_CFGR_HPRE_SYSCLK_NODIV	RCC_CFGR_HPRE_SYSCLK_NODIV247,7835
#define RCC_CFGR_HPRE_SYSCLK_DIV2	RCC_CFGR_HPRE_SYSCLK_DIV2248,7875
#define RCC_CFGR_HPRE_SYSCLK_DIV4	RCC_CFGR_HPRE_SYSCLK_DIV4249,7914
#define RCC_CFGR_HPRE_SYSCLK_DIV8	RCC_CFGR_HPRE_SYSCLK_DIV8250,7953
#define RCC_CFGR_HPRE_SYSCLK_DIV16	RCC_CFGR_HPRE_SYSCLK_DIV16251,7992
#define RCC_CFGR_HPRE_SYSCLK_DIV64	RCC_CFGR_HPRE_SYSCLK_DIV64252,8032
#define RCC_CFGR_HPRE_SYSCLK_DIV128	RCC_CFGR_HPRE_SYSCLK_DIV128253,8072
#define RCC_CFGR_HPRE_SYSCLK_DIV256	RCC_CFGR_HPRE_SYSCLK_DIV256254,8113
#define RCC_CFGR_HPRE_SYSCLK_DIV512	RCC_CFGR_HPRE_SYSCLK_DIV512255,8154
#define RCC_CIR_CSSC	RCC_CIR_CSSC261,8333
#define RCC_CIR_HSI14RDYC	RCC_CIR_HSI14RDYC264,8405
#define RCC_CIR_PLLRDYC	RCC_CIR_PLLRDYC265,8443
#define RCC_CIR_HSERDYC	RCC_CIR_HSERDYC266,8480
#define RCC_CIR_HSIRDYC	RCC_CIR_HSIRDYC267,8517
#define RCC_CIR_LSERDYC	RCC_CIR_LSERDYC268,8554
#define RCC_CIR_LSIRDYC	RCC_CIR_LSIRDYC269,8591
#define RCC_CIR_HSI14RDYIE	RCC_CIR_HSI14RDYIE272,8667
#define RCC_CIR_PLLRDYIE	RCC_CIR_PLLRDYIE273,8706
#define RCC_CIR_HSERDYIE	RCC_CIR_HSERDYIE274,8743
#define RCC_CIR_HSIRDYIE	RCC_CIR_HSIRDYIE275,8780
#define RCC_CIR_LSERDYIE	RCC_CIR_LSERDYIE276,8817
#define RCC_CIR_LSIRDYIE	RCC_CIR_LSIRDYIE277,8853
#define RCC_CIR_CSSF	RCC_CIR_CSSF280,8937
#define RCC_CIR_HSI14RDYF	RCC_CIR_HSI14RDYF283,9007
#define RCC_CIR_PLLRDYF	RCC_CIR_PLLRDYF284,9044
#define RCC_CIR_HSERDYF	RCC_CIR_HSERDYF285,9080
#define RCC_CIR_HSIRDYF	RCC_CIR_HSIRDYF286,9116
#define RCC_CIR_LSERDYF	RCC_CIR_LSERDYF287,9152
#define RCC_CIR_LSIRDYF	RCC_CIR_LSIRDYF288,9188
#define RCC_APB2RSTR_TIM17RST	RCC_APB2RSTR_TIM17RST292,9294
#define RCC_APB2RSTR_TIM16RST	RCC_APB2RSTR_TIM16RST293,9336
#define RCC_APB2RSTR_TIM15RST	RCC_APB2RSTR_TIM15RST294,9378
#define RCC_APB2RSTR_USART1RST	RCC_APB2RSTR_USART1RST295,9420
#define RCC_APB2RSTR_SPI1RST	RCC_APB2RSTR_SPI1RST296,9463
#define RCC_APB2RSTR_TIM1RST	RCC_APB2RSTR_TIM1RST297,9504
#define RCC_APB2RSTR_ADCRST	RCC_APB2RSTR_ADCRST298,9545
#define RCC_APB2RSTR_SYSCFGRST	RCC_APB2RSTR_SYSCFGRST299,9584
#define RCC_APB1RSTR_CECRST	RCC_APB1RSTR_CECRST304,9704
#define RCC_APB1RSTR_DACRST	RCC_APB1RSTR_DACRST305,9744
#define RCC_APB1RSTR_PWRRST	RCC_APB1RSTR_PWRRST306,9784
#define RCC_APB1RSTR_USBRST	RCC_APB1RSTR_USBRST307,9824
#define RCC_APB1RSTR_I2C2RST	RCC_APB1RSTR_I2C2RST308,9864
#define RCC_APB1RSTR_I2C1RST	RCC_APB1RSTR_I2C1RST309,9905
#define RCC_APB1RSTR_USART2RST	RCC_APB1RSTR_USART2RST310,9946
#define RCC_APB1RSTR_SPI3RST	RCC_APB1RSTR_SPI3RST311,9989
#define RCC_APB1RSTR_SPI2RST	RCC_APB1RSTR_SPI2RST312,10030
#define RCC_APB1RSTR_WWDGRST	RCC_APB1RSTR_WWDGRST313,10071
#define RCC_APB1RSTR_TIM14RST	RCC_APB1RSTR_TIM14RST314,10112
#define RCC_APB1RSTR_TIM6RST	RCC_APB1RSTR_TIM6RST315,10153
#define RCC_APB1RSTR_TIM3RST	RCC_APB1RSTR_TIM3RST316,10193
#define RCC_APB1RSTR_TIM2RST	RCC_APB1RSTR_TIM2RST317,10233
#define RCC_AHBENR_TSCEN	RCC_AHBENR_TSCEN322,10340
#define RCC_AHBENR_GPIOFEN	RCC_AHBENR_GPIOFEN323,10377
#define RCC_AHBENR_GPIOEEN	RCC_AHBENR_GPIOEEN324,10416
#define RCC_AHBENR_GPIODEN	RCC_AHBENR_GPIODEN325,10455
#define RCC_AHBENR_GPIOCEN	RCC_AHBENR_GPIOCEN326,10494
#define RCC_AHBENR_GPIOBEN	RCC_AHBENR_GPIOBEN327,10533
#define RCC_AHBENR_GPIOAEN	RCC_AHBENR_GPIOAEN328,10572
#define RCC_AHBENR_CRCEN	RCC_AHBENR_CRCEN329,10611
#define RCC_AHBENR_FLTFEN	RCC_AHBENR_FLTFEN330,10647
#define RCC_AHBENR_SRAMEN	RCC_AHBENR_SRAMEN331,10684
#define RCC_AHBENR_DMAEN	RCC_AHBENR_DMAEN332,10721
#define RCC_APB2ENR_TIM17EN	RCC_APB2ENR_TIM17EN337,10826
#define RCC_APB2ENR_TIM16EN	RCC_APB2ENR_TIM16EN338,10866
#define RCC_APB2ENR_TIM15EN	RCC_APB2ENR_TIM15EN339,10906
#define RCC_APB2ENR_USART1EN	RCC_APB2ENR_USART1EN340,10946
#define RCC_APB2ENR_SPI1EN	RCC_APB2ENR_SPI1EN341,10987
#define RCC_APB2ENR_TIM1EN	RCC_APB2ENR_TIM1EN342,11026
#define RCC_APB2ENR_ADCEN	RCC_APB2ENR_ADCEN343,11065
#define RCC_APB2ENR_SYSCFGCOMPEN	RCC_APB2ENR_SYSCFGCOMPEN344,11102
#define RCC_APB1ENR_CECEN	RCC_APB1ENR_CECEN349,11214
#define RCC_APB1ENR_DACEN	RCC_APB1ENR_DACEN350,11252
#define RCC_APB1ENR_PWREN	RCC_APB1ENR_PWREN351,11290
#define RCC_APB1ENR_USBEN	RCC_APB1ENR_USBEN352,11328
#define RCC_APB1ENR_I2C2EN	RCC_APB1ENR_I2C2EN353,11366
#define RCC_APB1ENR_I2C1EN	RCC_APB1ENR_I2C1EN354,11405
#define RCC_APB1ENR_USART2EN	RCC_APB1ENR_USART2EN355,11444
#define RCC_APB1ENR_SPI3EN	RCC_APB1ENR_SPI3EN356,11485
#define RCC_APB1ENR_SPI2EN	RCC_APB1ENR_SPI2EN357,11524
#define RCC_APB1ENR_WWDGEN	RCC_APB1ENR_WWDGEN358,11563
#define RCC_APB1ENR_TIM14EN	RCC_APB1ENR_TIM14EN359,11602
#define RCC_APB1ENR_TIM6EN	RCC_APB1ENR_TIM6EN360,11641
#define RCC_APB1ENR_TIM3EN	RCC_APB1ENR_TIM3EN361,11679
#define RCC_APB1ENR_TIM2EN	RCC_APB1ENR_TIM2EN362,11717
#define RCC_BDCR_BDRST	RCC_BDCR_BDRST367,11845
#define RCC_BDCR_RTCEN	RCC_BDCR_RTCEN368,11881
#define RCC_BDCR_LSEBYP	RCC_BDCR_LSEBYP370,11945
#define RCC_BDCR_LSERDY	RCC_BDCR_LSERDY371,11981
#define RCC_BDCR_LSEON	RCC_BDCR_LSEON372,12017
#define RCC_CSR_LPWRRSTF	RCC_CSR_LPWRRSTF376,12134
#define RCC_CSR_WWDGRSTF	RCC_CSR_WWDGRSTF377,12171
#define RCC_CSR_IWDGRSTF	RCC_CSR_IWDGRSTF378,12208
#define RCC_CSR_SFTRSTF	RCC_CSR_SFTRSTF379,12245
#define RCC_CSR_PORRSTF	RCC_CSR_PORRSTF380,12282
#define RCC_CSR_PINRSTF	RCC_CSR_PINRSTF381,12319
#define RCC_CSR_RMVF	RCC_CSR_RMVF382,12356
#define RCC_CSR_LSIRDY	RCC_CSR_LSIRDY383,12390
#define RCC_CSR_LSION	RCC_CSR_LSION384,12425
#define RCC_AHBRSTR_ETHMACRST	RCC_AHBRSTR_ETHMACRST388,12527
#define RCC_AHBRSTR_OTGFSRST	RCC_AHBRSTR_OTGFSRST389,12569
#define RCC_CFGR2_PREDIV	RCC_CFGR2_PREDIV394,12700
#define RCC_CFGR2_PREDIV_NODIV	RCC_CFGR2_PREDIV_NODIV395,12731
#define RCC_CFGR2_PREDIV_DIV2	RCC_CFGR2_PREDIV_DIV2396,12768
#define RCC_CFGR2_PREDIV_DIV3	RCC_CFGR2_PREDIV_DIV3397,12804
#define RCC_CFGR2_PREDIV_DIV4	RCC_CFGR2_PREDIV_DIV4398,12840
#define RCC_CFGR2_PREDIV_DIV5	RCC_CFGR2_PREDIV_DIV5399,12876
#define RCC_CFGR2_PREDIV_DIV6	RCC_CFGR2_PREDIV_DIV6400,12912
#define RCC_CFGR2_PREDIV_DIV7	RCC_CFGR2_PREDIV_DIV7401,12948
#define RCC_CFGR2_PREDIV_DIV8	RCC_CFGR2_PREDIV_DIV8402,12984
#define RCC_CFGR2_PREDIV_DIV9	RCC_CFGR2_PREDIV_DIV9403,13020
#define RCC_CFGR2_PREDIV_DIV10	RCC_CFGR2_PREDIV_DIV10404,13056
#define RCC_CFGR2_PREDIV_DIV11	RCC_CFGR2_PREDIV_DIV11405,13093
#define RCC_CFGR2_PREDIV_DIV12	RCC_CFGR2_PREDIV_DIV12406,13130
#define RCC_CFGR2_PREDIV_DIV13	RCC_CFGR2_PREDIV_DIV13407,13167
#define RCC_CFGR2_PREDIV_DIV14	RCC_CFGR2_PREDIV_DIV14408,13204
#define RCC_CFGR2_PREDIV_DIV15	RCC_CFGR2_PREDIV_DIV15409,13241
#define RCC_CFGR2_PREDIV_DIV16	RCC_CFGR2_PREDIV_DIV16410,13278
#define RCC_CFGR3_USART2SW_SHIFT	RCC_CFGR3_USART2SW_SHIFT414,13397
#define RCC_CFGR3_USART2SW	RCC_CFGR3_USART2SW415,13434
#define RCC_CFGR3_USART2SW_PCLK	RCC_CFGR3_USART2SW_PCLK416,13495
#define RCC_CFGR3_USART2SW_SYSCLK	RCC_CFGR3_USART2SW_SYSCLK417,13561
#define RCC_CFGR3_USART2SW_LSE	RCC_CFGR3_USART2SW_LSE418,13628
#define RCC_CFGR3_USART2SW_HSI	RCC_CFGR3_USART2SW_HSI419,13693
#define RCC_CFGR3_ADCSW	RCC_CFGR3_ADCSW421,13759
#define RCC_CFGR3_CECSW	RCC_CFGR3_CECSW422,13795
enum rcc_clock_hsi {rcc_clock_hsi431,14101
	RCC_CLOCK_HSI_48MHZ,RCC_CLOCK_HSI_48MHZ432,14122
	RCC_CLOCK_HSI_64MHZ,RCC_CLOCK_HSI_64MHZ433,14144
	RCC_CLOCK_HSI_ENDRCC_CLOCK_HSI_END434,14166
enum rcc_clock_hse8 {rcc_clock_hse8437,14189
	RCC_CLOCK_HSE8_72MHZ,RCC_CLOCK_HSE8_72MHZ438,14211
	RCC_CLOCK_HSE8_ENDRCC_CLOCK_HSE8_END439,14234
struct rcc_clock_scale {rcc_clock_scale442,14258
	uint8_t pllmul;pllmul443,14283
	uint8_t hpre;hpre444,14300
	uint8_t ppre1;ppre1445,14315
	uint8_t ppre2;ppre2446,14331
	uint8_t adcpre;adcpre447,14347
	uint8_t usbpre; /* Only valid if HSE used */usbpre448,14364
	bool use_hse; /* PLL source is HSE if set, HSI/2 if unset */use_hse449,14410
	uint8_t pll_hse_prediv; /* Only valid if HSE used */pll_hse_prediv450,14472
	uint32_t ahb_frequency;ahb_frequency451,14526
	uint32_t apb1_frequency;apb1_frequency452,14551
	uint32_t apb2_frequency;apb2_frequency453,14577
enum rcc_osc {rcc_osc459,14754
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_PLL460,14769
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_HSE460,14769
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_HSI460,14769
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_LSE460,14769
	RCC_PLL, RCC_HSE, RCC_HSI, RCC_LSE, RCC_LSIRCC_LSI460,14769
#define _REG_BIT(_REG_BIT463,14818
enum rcc_periph_clken {rcc_periph_clken469,14974
	RCC_DMA		= _REG_BIT(0x14, 0),RCC_DMA472,15022
	RCC_SRAM	= _REG_BIT(0x14, 2),RCC_SRAM473,15053
	RCC_FLTF	= _REG_BIT(0x14, 4),RCC_FLTF474,15084
	RCC_CRC		= _REG_BIT(0x14, 6),RCC_CRC475,15115
	RCC_GPIOA	= _REG_BIT(0x14, 17),RCC_GPIOA476,15146
	RCC_GPIOB	= _REG_BIT(0x14, 18),RCC_GPIOB477,15179
	RCC_GPIOC	= _REG_BIT(0x14, 19),RCC_GPIOC478,15212
	RCC_GPIOD	= _REG_BIT(0x14, 20),RCC_GPIOD479,15245
	RCC_GPIOF	= _REG_BIT(0x14, 22),RCC_GPIOF480,15278
	RCC_TSC		= _REG_BIT(0x14, 24),RCC_TSC481,15311
	RCC_SYSCFG_COMP	= _REG_BIT(0x18, 0),RCC_SYSCFG_COMP484,15368
	RCC_ADC		= _REG_BIT(0x18, 9),RCC_ADC485,15406
	RCC_TIM1	= _REG_BIT(0x18, 11),RCC_TIM1486,15437
	RCC_SPI1	= _REG_BIT(0x18, 12),RCC_SPI1487,15469
	RCC_USART1	= _REG_BIT(0x18, 14),RCC_USART1488,15501
	RCC_TIM15	= _REG_BIT(0x18, 16),RCC_TIM15489,15535
	RCC_TIM16	= _REG_BIT(0x18, 17),RCC_TIM16490,15568
	RCC_TIM17	= _REG_BIT(0x18, 18),RCC_TIM17491,15601
	RCC_TIM2	= _REG_BIT(0x1C, 0),RCC_TIM2494,15659
	RCC_TIM3	= _REG_BIT(0x1C, 1),RCC_TIM3495,15690
	RCC_TIM6	= _REG_BIT(0x1C, 4),RCC_TIM6496,15721
	RCC_TIM14	= _REG_BIT(0x1C, 8),RCC_TIM14497,15752
	RCC_WWDG	= _REG_BIT(0x1C, 11),RCC_WWDG498,15784
	RCC_SPI2	= _REG_BIT(0x1C, 14),RCC_SPI2499,15816
	RCC_SPI3	= _REG_BIT(0x1C, 15),RCC_SPI3500,15848
	RCC_USART2	= _REG_BIT(0x1C, 17),RCC_USART2501,15880
	RCC_I2C1	= _REG_BIT(0x1C, 21),RCC_I2C1502,15914
	RCC_I2C2	= _REG_BIT(0x1C, 22),RCC_I2C2503,15946
	RCC_USB		= _REG_BIT(0x1C, 23),RCC_USB504,15978
	RCC_PWR		= _REG_BIT(0x1C, 28),RCC_PWR505,16010
	RCC_DAC		= _REG_BIT(0x1C, 29),RCC_DAC506,16042
	RCC_CEC		= _REG_BIT(0x1C, 30),RCC_CEC507,16074
enum rcc_periph_rst {rcc_periph_rst510,16110
	RST_BACKUPDOMAIN = _REG_BIT(0x20, 16),/* BDCR[16] */RST_BACKUPDOMAIN513,16161
	RST_GPIOA	= _REG_BIT(0x28, 17),RST_GPIOA516,16239
	RST_GPIOB	= _REG_BIT(0x28, 18),RST_GPIOB517,16272
	RST_GPIOC	= _REG_BIT(0x28, 19),RST_GPIOC518,16305
	RST_GPIOD	= _REG_BIT(0x28, 20),RST_GPIOD519,16338
	RST_GPIOE	= _REG_BIT(0x28, 21),RST_GPIOE520,16371
	RST_GPIOF	= _REG_BIT(0x28, 22),RST_GPIOF521,16404
	RST_TSC		= _REG_BIT(0x28, 24),RST_TSC522,16437
	RST_SYSCFG	= _REG_BIT(0x0C, 0),RST_SYSCFG525,16494
	RST_ADC		= _REG_BIT(0x0C, 9),RST_ADC526,16527
	RST_TIM1	= _REG_BIT(0x0C, 11),RST_TIM1527,16558
	RST_SPI1	= _REG_BIT(0x0C, 12),RST_SPI1528,16590
	RST_USART1	= _REG_BIT(0x0C, 14),RST_USART1529,16622
	RST_TIM15	= _REG_BIT(0x0C, 16),RST_TIM15530,16656
	RST_TIM16	= _REG_BIT(0x0C, 17),RST_TIM16531,16689
	RST_TIM17	= _REG_BIT(0x0C, 18),RST_TIM17532,16722
	RST_TIM2	= _REG_BIT(0x10, 0),RST_TIM2535,16780
	RST_TIM3	= _REG_BIT(0x10, 1),RST_TIM3536,16811
	RST_TIM6	= _REG_BIT(0x10, 4),RST_TIM6537,16842
	RST_TIM14	= _REG_BIT(0x10, 8),RST_TIM14538,16873
	RST_WWDG	= _REG_BIT(0x10, 11),RST_WWDG539,16905
	RST_SPI2	= _REG_BIT(0x10, 14),RST_SPI2540,16937
	RST_SPI3	= _REG_BIT(0x10, 15),RST_SPI3541,16969
	RST_USART2	= _REG_BIT(0x10, 17),RST_USART2542,17001
	RST_I2C1	= _REG_BIT(0x10, 21),RST_I2C1543,17035
	RST_I2C2	= _REG_BIT(0x10, 22),RST_I2C2544,17067
	RST_USB		= _REG_BIT(0x10, 23),RST_USB545,17099
	RST_PWR		= _REG_BIT(0x10, 28),RST_PWR546,17131
	RST_DAC		= _REG_BIT(0x10, 29),RST_DAC547,17163
	RST_CEC		= _REG_BIT(0x10, 30),RST_CEC548,17195

../../../../libopencm3/include/libopencm3/gd32/f1x0/doc-gd32f1x0.h,0

../../../../libopencm3/include/libopencm3/gd32/f1x0/gpio.h,0

../../../../libopencm3/include/libopencm3/gd32/f1x0/irq.json,1629
        "wwdg", 03,16
        "pvd", 14,33
        "rtc", 25,49
        "flash", 36,65
        "rcc", 47,83
        "exti0_1", 58,99
        "exti2_3", 69,119
        "exti4_15", 710,139
        "tsc", 811,160
        "dma_channel1", 912,176
        "dma_channel2_3", 1013,201
        "dma_channel4_5", 1114,228
        "adc_comp", 1215,255
        "tim1_brk_up_trg_com", 1316,276
        "tim1_cc", 1417,308
        "tim2", 1518,328
        "tim3", 1619,345
        "tim6_dac", 1720,362
        "reserved0", 1821,383
        "tim14", 1922,405
        "tim15", 2023,423
        "tim16", 2124,441
        "tim17", 2225,459
        "i2c1_ev", 2326,477
        "i2c2_ev", 2427,497
        "spi1", 2528,517
        "spi2", 2629,534
        "usart1", 2730,551
        "usart2", 2831,570
        "reserved1", 2932,589
        "cec_can",3033,611
	"reserved2",3134,630
	"i2c1_er",3235,644
	"reserved3",3336,656
	"i2c2_er",3437,670
	"i2c3_ev",3538,682
	"i2c3_er",3639,694
	"usb_lp",3740,706
	"usb_hp",3841,717
	"reserved4",3942,728
	"reserved5",4043,742
	"reserved6",4144,756
	"usb_wakeup",4245,770
	"reserved7",4346,785
	"reserved8",4447,799
	"reserved9",4548,813
	"reserved10",4649,827
	"reserved11",4750,842
	"dma_channel6_7",4851,857
	"reserved12",4952,876
	"reserved13",5053,891
	"spi3"5154,906
    "irqs": [irqs2,2
    "partname_humanreadable": "GD32F1x0 Series", partname_humanreadable56,922
    "partname_doxygen": "GD32F1x0", partname_doxygen57,972
    "includeguard": "LIBOPENCM3_GD32F1X0_NVIC_H"includeguard58,1009

../../../../libopencm3/include/libopencm3/gd32/f1x0/flash.h,1374
#define LIBOPENCM3_FLASH_HLIBOPENCM3_FLASH_H36,1150
#define FLASH_ACR_LATENCY_000_024MHZ	FLASH_ACR_LATENCY_000_024MHZ52,1743
#define FLASH_ACR_LATENCY_024_048MHZ	FLASH_ACR_LATENCY_024_048MHZ53,1782
#define FLASH_ACR_LATENCY_048_072MHZ	FLASH_ACR_LATENCY_048_072MHZ54,1821
#define FLASH_ACR_LATENCY_0WS	FLASH_ACR_LATENCY_0WS55,1860
#define FLASH_ACR_LATENCY_1WS	FLASH_ACR_LATENCY_1WS56,1893
#define FLASH_ACR_LATENCY_2WS	FLASH_ACR_LATENCY_2WS57,1926
#define FLASH_SR_EOP	FLASH_SR_EOP62,2049
#define FLASH_SR_WRPRTERR	FLASH_SR_WRPRTERR63,2081
#define FLASH_SR_PGERR	FLASH_SR_PGERR64,2117
#define FLASH_SR_BSY	FLASH_SR_BSY65,2151
#define FLASH_CR_OBL_LAUNCH	FLASH_CR_OBL_LAUNCH69,2265
#define FLASH_OBR_DATA1_SHIFT	FLASH_OBR_DATA1_SHIFT73,2386
#define FLASH_OBR_DATA1	FLASH_OBR_DATA174,2420
#define FLASH_OBR_DATA0_SHIFT	FLASH_OBR_DATA0_SHIFT75,2478
#define FLASH_OBR_DATA0	FLASH_OBR_DATA076,2512
#define FLASH_OBR_USER_SHIFT	FLASH_OBR_USER_SHIFT77,2570
#define FLASH_OBR_USER	FLASH_OBR_USER78,2602
#define FLASH_OBR_RDPRT	FLASH_OBR_RDPRT80,2659
#define FLASH_OBR_RDPRT_L0	FLASH_OBR_RDPRT_L081,2714
#define FLASH_OBR_RDPRT_L1	FLASH_OBR_RDPRT_L182,2771
#define FLASH_OBR_RDPRT_L2	FLASH_OBR_RDPRT_L283,2828
#define FLASH_RDP_L0	FLASH_RDP_L090,3186
#define FLASH_RDP_L1	FLASH_RDP_L191,3225
#define FLASH_RDP_L2	FLASH_RDP_L292,3280

../../../../libopencm3/include/libopencm3/gd32/flash.h,0

../../../../libopencm3/include/libopencm3/msp432/e4/systemcontrol.h,36004
#define MSP432E4_SYSTEMCONTROL_HMSP432E4_SYSTEMCONTROL_H35,1153
#define SYSCTL_DID0 SYSCTL_DID047,1416
#define SYSCTL_DID1 SYSCTL_DID149,1507
#define SYSCTL_PTBOCTL SYSCTL_PTBOCTL51,1602
#define SYSCTL_RIS SYSCTL_RIS53,1690
#define SYSCTL_IMC SYSCTL_IMC55,1780
#define SYSCTL_MISC SYSCTL_MISC57,1886
#define SYSCTL_RESC SYSCTL_RESC59,1965
#define SYSCTL_PWRTC SYSCTL_PWRTC61,2061
#define SYSCTL_NMIC SYSCTL_NMIC63,2147
#define SYSCTL_MOSCCTL SYSCTL_MOSCCTL65,2238
#define SYSCTL_RSCLKCFG SYSCTL_RSCLKCFG67,2347
#define SYSCTL_MEMTIM0 SYSCTL_MEMTIM069,2475
#define SYSCTL_ALTCLKCFG SYSCTL_ALTCLKCFG71,2572
#define SYSCTL_DSCLKCFG SYSCTL_DSCLKCFG73,2679
#define SYSCTL_DIVSCLK SYSCTL_DIVSCLK75,2785
#define SYSCTL_SYSPROP SYSCTL_SYSPROP77,2870
#define SYSCTL_PIOSCCAL SYSCTL_PIOSCCAL79,2979
#define SYSCTL_PIOSCSTAT SYSCTL_PIOSCSTAT81,3087
#define SYSCTL_PLLFREQ0 SYSCTL_PLLFREQ083,3170
#define SYSCTL_PLLFREQ1 SYSCTL_PLLFREQ185,3253
#define SYSCTL_PLLSTAT SYSCTL_PLLSTAT87,3331
#define SYSCTL_SLPPWRCFG SYSCTL_SLPPWRCFG89,3424
#define SYSCTL_DSLPPWRCFG SYSCTL_DSLPPWRCFG91,3522
#define SYSCTL_NVMSTAT SYSCTL_NVMSTAT93,3621
#define SYSCTL_LDOSPCTL SYSCTL_LDOSPCTL95,3712
#define SYSCTL_LDOSPCAL SYSCTL_LDOSPCAL97,3807
#define SYSCTL_LDODPCTL SYSCTL_LDODPCTL99,3903
#define SYSCTL_LDODPCAL SYSCTL_LDODPCAL101,4003
#define SYSCTL_SDPMST SYSCTL_SDPMST103,4107
#define SYSCTL_RESBEHAVCTL SYSCTL_RESBEHAVCTL105,4206
#define SYSCTL_HSSR SYSCTL_HSSR107,4305
#define SYSCTL_USBPDS SYSCTL_USBPDS109,4396
#define SYSCTL_USBMPC SYSCTL_USBMPC111,4488
#define SYSCTL_EMACPDS SYSCTL_EMACPDS113,4588
#define SYSCTL_EMACMPC SYSCTL_EMACMPC115,4689
#define SYSCTL_LCDPDS SYSCTL_LCDPDS117,4780
#define SYSCTL_LCDMPC SYSCTL_LCDMPC119,4872
#define SYSCTL_CAN0PDS SYSCTL_CAN0PDS121,4965
#define SYSCTL_CAN0MPC SYSCTL_CAN0MPC123,5059
#define SYSCTL_CAN1PDS SYSCTL_CAN1PDS125,5152
#define SYSCTL_CAN1MPC SYSCTL_CAN1MPC127,5246
#define SYSCTL_PPWD SYSCTL_PPWD130,5348
#define SYSCTL_PPTIMER SYSCTL_PPTIMER132,5466
#define SYSCTL_PPGPIO SYSCTL_PPGPIO134,5581
#define SYSCTL_PPDMA SYSCTL_PPDMA136,5694
#define SYSCTL_PPEPI SYSCTL_PPEPI138,5784
#define SYSCTL_PPHIB SYSCTL_PPHIB140,5882
#define SYSCTL_PPUART SYSCTL_PPUART142,6012
#define SYSCTL_PPSSI SYSCTL_PPSSI144,6127
#define SYSCTL_PPI2C SYSCTL_PPI2C146,6238
#define SYSCTL_PPUSB SYSCTL_PPUSB148,6345
#define SYSCTL_PPEPHY SYSCTL_PPEPHY150,6444
#define SYSCTL_PPCAN SYSCTL_PPCAN152,6554
#define SYSCTL_PPADC SYSCTL_PPADC154,6668
#define SYSCTL_PPACMP SYSCTL_PPACMP156,6772
#define SYSCTL_PPPWM SYSCTL_PPPWM158,6880
#define SYSCTL_PPQEI SYSCTL_PPQEI160,6995
#define SYSCTL_PPEEPROM SYSCTL_PPEEPROM162,7088
#define SYSCTL_PPCCM SYSCTL_PPCCM164,7204
#define SYSCTL_PPLCD SYSCTL_PPLCD166,7294
#define SYSCTL_PPOWIRE SYSCTL_PPOWIRE168,7387
#define SYSCTL_PPEMAC SYSCTL_PPEMAC170,7486
#define SYSCTL_PPPRB SYSCTL_PPPRB172,7592
#define SYSCTL_SRWD SYSCTL_SRWD175,7690
#define SYSCTL_SRTIMER SYSCTL_SRTIMER177,7804
#define SYSCTL_SRGPIO SYSCTL_SRGPIO179,7915
#define SYSCTL_SRDMA SYSCTL_SRDMA181,8024
#define SYSCTL_SREPI SYSCTL_SREPI183,8110
#define SYSCTL_SRHIB SYSCTL_SRHIB185,8204
#define SYSCTL_SRUART SYSCTL_SRUART187,8330
#define SYSCTL_SRSSI SYSCTL_SRSSI189,8441
#define SYSCTL_SRI2C SYSCTL_SRI2C191,8548
#define SYSCTL_SRUSB SYSCTL_SRUSB193,8651
#define SYSCTL_SREPHY SYSCTL_SREPHY195,8746
#define SYSCTL_SRCAN SYSCTL_SRCAN197,8852
#define SYSCTL_SRADC SYSCTL_SRADC199,8962
#define SYSCTL_SRACMP SYSCTL_SRACMP201,9062
#define SYSCTL_SRPWM SYSCTL_SRPWM203,9166
#define SYSCTL_SRQEI SYSCTL_SRQEI205,9277
#define SYSCTL_SREEPROM SYSCTL_SREEPROM207,9366
#define SYSCTL_SRCCM SYSCTL_SRCCM209,9478
#define SYSCTL_SRLCD SYSCTL_SRLCD211,9575
#define SYSCTL_SROWIRE SYSCTL_SROWIRE213,9664
#define SYSCTL_SREMAC SYSCTL_SREMAC215,9759
#define SYSCTL_RCGCWD SYSCTL_RCGCWD218,9872
#define SYSCTL_RCGCTIMER SYSCTL_RCGCTIMER220,9999
#define SYSCTL_RCGCGPIO SYSCTL_RCGCGPIO222,10125
#define SYSCTL_RCGCDMA SYSCTL_RCGCDMA224,10249
#define SYSCTL_RCGCEPI SYSCTL_RCGCEPI226,10350
#define SYSCTL_RCGCHIB SYSCTL_RCGCHIB228,10459
#define SYSCTL_RCGCUART SYSCTL_RCGCUART230,10599
#define SYSCTL_RCGCSSI SYSCTL_RCGCSSI232,10725
#define SYSCTL_RCGCI2C SYSCTL_RCGCI2C234,10847
#define SYSCTL_RCGCUSB SYSCTL_RCGCUSB236,10965
#define SYSCTL_RCGCEPHY SYSCTL_RCGCEPHY238,11075
#define SYSCTL_RCGCCAN SYSCTL_RCGCCAN240,11195
#define SYSCTL_RCGCADC SYSCTL_RCGCADC242,11320
#define SYSCTL_RCGCACMP SYSCTL_RCGCACMP244,11435
#define SYSCTL_RCGCPWM SYSCTL_RCGCPWM246,11554
#define SYSCTL_RCGCQEI SYSCTL_RCGCQEI248,11680
#define SYSCTL_RCGCEEPROM SYSCTL_RCGCEEPROM250,11784
#define SYSCTL_RCGCCCM SYSCTL_RCGCCCM252,11908
#define SYSCTL_RCGCLCD SYSCTL_RCGCLCD254,12020
#define SYSCTL_RCGCOWIRE SYSCTL_RCGCOWIRE256,12124
#define SYSCTL_RCGCEMAC SYSCTL_RCGCEMAC258,12234
#define SYSCTL_SCGCWD SYSCTL_SCGCWD261,12349
#define SYSCTL_SCGCTIMER SYSCTL_SCGCTIMER263,12480
#define SYSCTL_SCGCGPIO SYSCTL_SCGCGPIO265,12608
#define SYSCTL_SCGCDMA SYSCTL_SCGCDMA267,12734
#define SYSCTL_SCGCEPI SYSCTL_SCGCEPI269,12837
#define SYSCTL_SCGCHIB SYSCTL_SCGCHIB271,12948
#define SYSCTL_SCGCUART SYSCTL_SCGCUART273,13087
#define SYSCTL_SCGCSSI SYSCTL_SCGCSSI275,13215
#define SYSCTL_SCGCI2C SYSCTL_SCGCI2C277,13339
#define SYSCTL_SCGCUSB SYSCTL_SCGCUSB279,13459
#define SYSCTL_SCGCEPHY SYSCTL_SCGCEPHY281,13571
#define SYSCTL_SCGCCAN SYSCTL_SCGCCAN283,13694
#define SYSCTL_SCGCADC SYSCTL_SCGCADC285,13821
#define SYSCTL_SCGCACMP SYSCTL_SCGCACMP287,13938
#define SYSCTL_SCGCPWM SYSCTL_SCGCPWM289,14057
#define SYSCTL_SCGCQEI SYSCTL_SCGCQEI291,14185
#define SYSCTL_SCGCEEPROM SYSCTL_SCGCEEPROM293,14291
#define SYSCTL_SCGCCCM SYSCTL_SCGCCCM295,14420
#define SYSCTL_SCGCLCD SYSCTL_SCGCLCD297,14534
#define SYSCTL_SCGCOWIRE SYSCTL_SCGCOWIRE299,14640
#define SYSCTL_SCGCEMAC SYSCTL_SCGCEMAC301,14752
#define SYSCTL_DCGCWD SYSCTL_DCGCWD304,14871
#define SYSCTL_DCGCTIMER SYSCTL_DCGCTIMER306,15007
#define SYSCTL_DCGCGPIO SYSCTL_DCGCGPIO308,15140
#define SYSCTL_DCGCDMA SYSCTL_DCGCDMA310,15271
#define SYSCTL_DCGCEPI SYSCTL_DCGCEPI312,15379
#define SYSCTL_DCGCHIB SYSCTL_DCGCHIB314,15495
#define SYSCTL_DCGCUART SYSCTL_DCGCUART316,15635
#define SYSCTL_DCGCSSI SYSCTL_DCGCSSI318,15768
#define SYSCTL_DCGCI2C SYSCTL_DCGCI2C320,15897
#define SYSCTL_DCGCUSB SYSCTL_DCGCUSB322,16022
#define SYSCTL_DCGCEPHY SYSCTL_DCGCEPHY324,16139
#define SYSCTL_DCGCCAN SYSCTL_DCGCCAN326,16266
#define SYSCTL_DCGCADC SYSCTL_DCGCADC328,16398
#define SYSCTL_DCGCACMP SYSCTL_DCGCACMP330,16520
#define SYSCTL_DCGCPWM SYSCTL_DCGCPWM332,16646
#define SYSCTL_DCGCQEI SYSCTL_DCGCQEI334,16779
#define SYSCTL_DCGCEEPROM SYSCTL_DCGCEEPROM336,16890
#define SYSCTL_DCGCCCM SYSCTL_DCGCCCM338,17024
#define SYSCTL_DCGCLCD SYSCTL_DCGCLCD340,17143
#define SYSCTL_DCGCOWIRE SYSCTL_DCGCOWIRE342,17254
#define SYSCTL_DCGCEMAC SYSCTL_DCGCEMAC344,17371
#define SYSCTL_PCWD SYSCTL_PCWD347,17468
#define SYSCTL_PCTIMER SYSCTL_PCTIMER349,17581
#define SYSCTL_PCGPIO SYSCTL_PCGPIO351,17691
#define SYSCTL_PCDMA SYSCTL_PCDMA353,17799
#define SYSCTL_PCEPI SYSCTL_PCEPI355,17910
#define SYSCTL_PCHIB SYSCTL_PCHIB357,18003
#define SYSCTL_PCUART SYSCTL_PCUART359,18128
#define SYSCTL_PCSSI SYSCTL_PCSSI361,18238
#define SYSCTL_PCI2C SYSCTL_PCI2C363,18344
#define SYSCTL_PCUSB SYSCTL_PCUSB365,18446
#define SYSCTL_PCEPHY SYSCTL_PCEPHY367,18540
#define SYSCTL_PCCAN SYSCTL_PCCAN369,18645
#define SYSCTL_PCADC SYSCTL_PCADC371,18754
#define SYSCTL_PCACMP SYSCTL_PCACMP373,18853
#define SYSCTL_PCPWM SYSCTL_PCPWM375,18956
#define SYSCTL_PCQEI SYSCTL_PCQEI377,19066
#define SYSCTL_PCEEPROM SYSCTL_PCEEPROM379,19154
#define SYSCTL_PCCCM SYSCTL_PCCCM381,19265
#define SYSCTL_PCLCD SYSCTL_PCLCD383,19361
#define SYSCTL_PCOWIRE SYSCTL_PCOWIRE385,19449
#define SYSCTL_PCEMAC SYSCTL_PCEMAC387,19543
#define SYSCTL_PRWD SYSCTL_PRWD390,19643
#define SYSCTL_PRTIMER SYSCTL_PRTIMER392,19759
#define SYSCTL_PRGPIO SYSCTL_PRGPIO394,19872
#define SYSCTL_PRDMA SYSCTL_PRDMA396,19983
#define SYSCTL_PREPI SYSCTL_PREPI398,20071
#define SYSCTL_PRHIB SYSCTL_PRHIB400,20167
#define SYSCTL_PRUART SYSCTL_PRUART402,20295
#define SYSCTL_PRSSI SYSCTL_PRSSI404,20408
#define SYSCTL_PRI2C SYSCTL_PRI2C406,20517
#define SYSCTL_PRUSB SYSCTL_PRUSB408,20622
#define SYSCTL_PREPHY SYSCTL_PREPHY410,20719
#define SYSCTL_PRCAN SYSCTL_PRCAN412,20827
#define SYSCTL_PRADC SYSCTL_PRADC414,20939
#define SYSCTL_PRACMP SYSCTL_PRACMP416,21041
#define SYSCTL_PRPWM SYSCTL_PRPWM418,21147
#define SYSCTL_PRQEI SYSCTL_PRQEI420,21260
#define SYSCTL_PREEPROM SYSCTL_PREEPROM422,21351
#define SYSCTL_PRCCM SYSCTL_PRCCM424,21465
#define SYSCTL_PRLCD SYSCTL_PRLCD426,21564
#define SYSCTL_PROWIRE SYSCTL_PROWIRE428,21655
#define SYSCTL_PREMAC SYSCTL_PREMAC430,21752
#define SYSCTL_UNIQUEID0 SYSCTL_UNIQUEID0433,21832
#define SYSCTL_UNIQUEID1 SYSCTL_UNIQUEID1435,21911
#define SYSCTL_UNIQUEID2 SYSCTL_UNIQUEID2437,21990
#define SYSCTL_UNIQUEID3 SYSCTL_UNIQUEID3439,22069
#define SYSCTL_DID0_VER_SHIFT SYSCTL_DID0_VER_SHIFT446,22286
#define SYSCTL_DID0_VER_MASK SYSCTL_DID0_VER_MASK448,22352
#define SYSCTL_DID0_CLASS_SHIFT SYSCTL_DID0_CLASS_SHIFT450,22420
#define SYSCTL_DID0_CLASS_MASK SYSCTL_DID0_CLASS_MASK452,22486
#define SYSCTL_DID0_MAJOR_SHIFT SYSCTL_DID0_MAJOR_SHIFT454,22557
#define SYSCTL_DID0_MAJOR_MASK SYSCTL_DID0_MAJOR_MASK456,22624
#define SYSCTL_DID0_MINOR_SHIFT SYSCTL_DID0_MINOR_SHIFT458,22695
#define SYSCTL_DID0_MINOR_MASK SYSCTL_DID0_MINOR_MASK460,22762
#define SYSCTL_DID1_VER_SHIFT SYSCTL_DID1_VER_SHIFT467,22962
#define SYSCTL_DID1_VER_MASK SYSCTL_DID1_VER_MASK469,23028
#define SYSCTL_DID1_FAM_SHIFT SYSCTL_DID1_FAM_SHIFT471,23090
#define SYSCTL_DID1_FAM_MASK SYSCTL_DID1_FAM_MASK473,23150
#define SYSCTL_DID1_PARTNO_SHIFT SYSCTL_DID1_PARTNO_SHIFT475,23217
#define SYSCTL_DID1_PARTNO_MASK SYSCTL_DID1_PARTNO_MASK477,23282
#define SYSCTL_DID1_PINCOUNT_SHIFT SYSCTL_DID1_PINCOUNT_SHIFT479,23356
#define SYSCTL_DID1_PINCOUNT_MASK SYSCTL_DID1_PINCOUNT_MASK481,23427
#define SYSCTL_DID1_PINCOUNT_128P SYSCTL_DID1_PINCOUNT_128P483,23492
#define SYSCTL_DID1_PINCOUNT_212P SYSCTL_DID1_PINCOUNT_212P485,23557
#define SYSCTL_DID1_TEMP_SHIFT SYSCTL_DID1_TEMP_SHIFT487,23630
#define SYSCTL_DID1_TEMP_MASK SYSCTL_DID1_TEMP_MASK489,23700
#define SYSCTL_DID1_TEMP_COMMERCIAL SYSCTL_DID1_TEMP_COMMERCIAL491,23764
#define SYSCTL_DID1_TEMP_INDUSTRIAL SYSCTL_DID1_TEMP_INDUSTRIAL493,23830
#define SYSCTL_DID1_TEMP_EXTENDED SYSCTL_DID1_TEMP_EXTENDED495,23897
#define SYSCTL_DID1_PKG_SHIFT SYSCTL_DID1_PKG_SHIFT497,23965
#define SYSCTL_DID1_PKG_MASK SYSCTL_DID1_PKG_MASK499,24030
#define SYSCTL_DID1_PKG_QFP SYSCTL_DID1_PKG_QFP501,24091
#define SYSCTL_DID1_PKG_BGA SYSCTL_DID1_PKG_BGA503,24152
#define SYSCTL_DID1_ROHS SYSCTL_DID1_ROHS505,24217
#define SYSCTL_DID1_QUAL_SHIFT SYSCTL_DID1_QUAL_SHIFT507,24296
#define SYSCTL_DID1_QUAL_MASK SYSCTL_DID1_QUAL_MASK509,24369
#define SYSCTL_DID1_QUAL_SAMPLE SYSCTL_DID1_QUAL_SAMPLE511,24437
#define SYSCTL_DID1_QUAL_PILOT SYSCTL_DID1_QUAL_PILOT513,24503
#define SYSCTL_DID1_QUAL_QUALIFIED SYSCTL_DID1_QUAL_QUALIFIED515,24568
#define SYSCTL_PTBOCTL_VDDA_UBOR_SHIFT SYSCTL_PTBOCTL_VDDA_UBOR_SHIFT522,24793
#define SYSCTL_PTBOCTL_VDDA_UBOR_MASK SYSCTL_PTBOCTL_VDDA_UBOR_MASK524,24877
#define SYSCTL_PTBOCTL_VDDA_UBOR_NO SYSCTL_PTBOCTL_VDDA_UBOR_NO526,24970
#define SYSCTL_PTBOCTL_VDDA_UBOR_INT SYSCTL_PTBOCTL_VDDA_UBOR_INT528,25078
#define SYSCTL_PTBOCTL_VDDA_UBOR_NMI SYSCTL_PTBOCTL_VDDA_UBOR_NMI530,25184
#define SYSCTL_PTBOCTL_VDDA_UBOR_RESET SYSCTL_PTBOCTL_VDDA_UBOR_RESET532,25273
#define SYSCTL_PTBOCTL_VDD_UBOR_SHIFT SYSCTL_PTBOCTL_VDD_UBOR_SHIFT534,25359
#define SYSCTL_PTBOCTL_VDD_UBOR_MASK SYSCTL_PTBOCTL_VDD_UBOR_MASK536,25442
#define SYSCTL_PTBOCTL_VDD_UBOR_NO SYSCTL_PTBOCTL_VDD_UBOR_NO538,25534
#define SYSCTL_PTBOCTL_VDD_UBOR_INT SYSCTL_PTBOCTL_VDD_UBOR_INT540,25641
#define SYSCTL_PTBOCTL_VDD_UBOR_NMI SYSCTL_PTBOCTL_VDD_UBOR_NMI542,25746
#define SYSCTL_PTBOCTL_VDD_UBOR_RESET SYSCTL_PTBOCTL_VDD_UBOR_RESET544,25834
#define SYSCTL_RIS_MOSCPUPRIS SYSCTL_RIS_MOSCPUPRIS551,26048
#define SYSCTL_RIS_PLLLRIS SYSCTL_RIS_PLLLRIS553,26126
#define SYSCTL_RIS_MOFRIS SYSCTL_RIS_MOFRIS555,26219
#define SYSCTL_RIS_BORRIS SYSCTL_RIS_BORRIS557,26304
#define SYSCTL_IMC_MOSCPUPIM SYSCTL_IMC_MOSCPUPIM564,26513
#define SYSCTL_IMC_PLLLIM SYSCTL_IMC_PLLLIM566,26589
#define SYSCTL_IMC_MOFIM SYSCTL_IMC_MOFIM568,26680
#define SYSCTL_IMC_BORIM SYSCTL_IMC_BORIM570,26763
#define SYSCTL_MISC_MOSCPUPMIS SYSCTL_MISC_MOSCPUPMIS577,26986
#define SYSCTL_MISC_PLLLMIS SYSCTL_MISC_PLLLMIS579,27064
#define SYSCTL_MISC_MOFMIS SYSCTL_MISC_MOFMIS581,27157
#define SYSCTL_MISC_BORMIS SYSCTL_MISC_BORMIS583,27242
#define SYSCTL_RESC_MOSCFAIL SYSCTL_RESC_MOSCFAIL590,27428
#define SYSCTL_RESC_HSSR SYSCTL_RESC_HSSR592,27488
#define SYSCTL_RESC_WDT1 SYSCTL_RESC_WDT1594,27560
#define SYSCTL_RESC_SW SYSCTL_RESC_SW596,27623
#define SYSCTL_RESC_WDT0 SYSCTL_RESC_WDT0598,27694
#define SYSCTL_RESC_BOR SYSCTL_RESC_BOR600,27758
#define SYSCTL_RESC_POR SYSCTL_RESC_POR602,27821
#define SYSCTL_RESC_EXT SYSCTL_RESC_EXT604,27884
#define SYSCTL_PWRTC_VDDA_UBOR SYSCTL_PWRTC_VDDA_UBOR611,28087
#define SYSCTL_PWRTC_VDD_UBOR SYSCTL_PWRTC_VDD_UBOR613,28156
#define SYSCTL_NMIC_MOSCFAIL SYSCTL_NMIC_MOSCFAIL620,28338
#define SYSCTL_NMIC_TAMPER SYSCTL_NMIC_TAMPER622,28404
#define SYSCTL_NMIC_WDT1 SYSCTL_NMIC_WDT1624,28461
#define SYSCTL_NMIC_WDT0 SYSCTL_NMIC_WDT0626,28518
#define SYSCTL_NMIC_POWER SYSCTL_NMIC_POWER628,28591
#define SYSCTL_NMIC_EXTERNAL SYSCTL_NMIC_EXTERNAL630,28656
#define SYSCTL_MOSCCTL_OSCRNG SYSCTL_MOSCCTL_OSCRNG637,28858
#define SYSCTL_MOSCCTL_PWRDN SYSCTL_MOSCCTL_PWRDN639,28917
#define SYSCTL_MOSCCTL_NOXTAL SYSCTL_MOSCCTL_NOXTAL641,28994
#define SYSCTL_MOSCCTL_MOSCIM SYSCTL_MOSCCTL_MOSCIM643,29062
#define SYSCTL_MOSCCTL_CVAL SYSCTL_MOSCCTL_CVAL645,29136
#define SYSCTL_RSCLKCFG_MEMTIMU SYSCTL_RSCLKCFG_MEMTIMU652,29362
#define SYSCTL_RSCLKCFG_NEWFREQ SYSCTL_RSCLKCFG_NEWFREQ654,29438
#define SYSCTL_RSCLKCFG_ACG SYSCTL_RSCLKCFG_ACG656,29513
#define SYSCTL_RSCLKCFG_USEPLL SYSCTL_RSCLKCFG_USEPLL658,29578
#define SYSCTL_RSCLKCFG_PLLSRC_SHIFT SYSCTL_RSCLKCFG_PLLSRC_SHIFT660,29652
#define SYSCTL_RSCLKCFG_PLLSRC_MASK SYSCTL_RSCLKCFG_PLLSRC_MASK662,29720
#define SYSCTL_RSCLKCFG_PLLSRC_MOSC SYSCTL_RSCLKCFG_PLLSRC_MOSC664,29791
#define SYSCTL_RSCLKCFG_OSCSRC_SHIFT SYSCTL_RSCLKCFG_OSCSRC_SHIFT666,29868
#define SYSCTL_RSCLKCFG_OSCSRC_MASK SYSCTL_RSCLKCFG_OSCSRC_MASK668,29943
#define SYSCTL_RSCLKCFG_OSCSRC_LFIOSC SYSCTL_RSCLKCFG_OSCSRC_LFIOSC670,30023
#define SYSCTL_RSCLKCFG_OSCSRC_MOSC SYSCTL_RSCLKCFG_OSCSRC_MOSC672,30101
#define SYSCTL_RSCLKCFG_OSCSRC_RTCOSC SYSCTL_RSCLKCFG_OSCSRC_RTCOSC674,30181
#define SYSCTL_RSCLKCFG_OSYSDIV_SHIFT SYSCTL_RSCLKCFG_OSYSDIV_SHIFT676,30272
#define SYSCTL_RSCLKCFG_OSYSDIV_MASK SYSCTL_RSCLKCFG_OSYSDIV_MASK678,30361
#define SYSCTL_RSCLKCFG_PSYSDIV_SHIFT SYSCTL_RSCLKCFG_PSYSDIV_SHIFT680,30447
#define SYSCTL_RSCLKCFG_PSYSDIV_MASK SYSCTL_RSCLKCFG_PSYSDIV_MASK682,30528
#define SYSCTL_MEMTIM0_EBCHT_SHIFT SYSCTL_MEMTIM0_EBCHT_SHIFT700,31427
#define SYSCTL_MEMTIM0_EBCHT_MASK SYSCTL_MEMTIM0_EBCHT_MASK702,31507
#define SYSCTL_MEMTIM0_EBCHT_0_POINT_5 SYSCTL_MEMTIM0_EBCHT_0_POINT_5704,31589
#define SYSCTL_MEMTIM0_EBCHT_1 SYSCTL_MEMTIM0_EBCHT_1706,31669
#define SYSCTL_MEMTIM0_EBCHT_1_POINT_5 SYSCTL_MEMTIM0_EBCHT_1_POINT_5708,31751
#define SYSCTL_MEMTIM0_EBCHT_2 SYSCTL_MEMTIM0_EBCHT_2710,31831
#define SYSCTL_MEMTIM0_EBCHT_2_POINT_5 SYSCTL_MEMTIM0_EBCHT_2_POINT_5712,31913
#define SYSCTL_MEMTIM0_EBCHT_3 SYSCTL_MEMTIM0_EBCHT_3714,31993
#define SYSCTL_MEMTIM0_EBCHT_3_POINT_5 SYSCTL_MEMTIM0_EBCHT_3_POINT_5716,32075
#define SYSCTL_MEMTIM0_EBCHT_4 SYSCTL_MEMTIM0_EBCHT_4718,32155
#define SYSCTL_MEMTIM0_EBCHT_4_POINT_5 SYSCTL_MEMTIM0_EBCHT_4_POINT_5720,32237
#define SYSCTL_MEMTIM0_EBCE SYSCTL_MEMTIM0_EBCE722,32313
#define SYSCTL_MEMTIM0_EWS_SHIFT SYSCTL_MEMTIM0_EWS_SHIFT724,32395
#define SYSCTL_MEMTIM0_EWS_MASK SYSCTL_MEMTIM0_EWS_MASK726,32471
#define SYSCTL_MEMTIM0_EWS_1 SYSCTL_MEMTIM0_EWS_1728,32543
#define SYSCTL_MEMTIM0_EWS_2 SYSCTL_MEMTIM0_EWS_2730,32615
#define SYSCTL_MEMTIM0_EWS_3 SYSCTL_MEMTIM0_EWS_3732,32687
#define SYSCTL_MEMTIM0_EWS_4 SYSCTL_MEMTIM0_EWS_4734,32759
#define SYSCTL_MEMTIM0_EWS_5 SYSCTL_MEMTIM0_EWS_5736,32831
#define SYSCTL_MEMTIM0_EWS_6 SYSCTL_MEMTIM0_EWS_6738,32903
#define SYSCTL_MEMTIM0_EWS_7 SYSCTL_MEMTIM0_EWS_7740,32975
#define SYSCTL_MEMTIM0_FBCHT_SHIFT SYSCTL_MEMTIM0_FBCHT_SHIFT742,33056
#define SYSCTL_MEMTIM0_FBCHT_MASK SYSCTL_MEMTIM0_FBCHT_MASK744,33134
#define SYSCTL_MEMTIM0_FBCHT_0_POINT_5 SYSCTL_MEMTIM0_FBCHT_0_POINT_5746,33216
#define SYSCTL_MEMTIM0_FBCHT_1 SYSCTL_MEMTIM0_FBCHT_1748,33298
#define SYSCTL_MEMTIM0_FBCHT_1_POINT_5 SYSCTL_MEMTIM0_FBCHT_1_POINT_5750,33380
#define SYSCTL_MEMTIM0_FBCHT_2 SYSCTL_MEMTIM0_FBCHT_2752,33462
#define SYSCTL_MEMTIM0_FBCHT_2_POINT_5 SYSCTL_MEMTIM0_FBCHT_2_POINT_5754,33544
#define SYSCTL_MEMTIM0_FBCHT_3 SYSCTL_MEMTIM0_FBCHT_3756,33626
#define SYSCTL_MEMTIM0_FBCHT_3_POINT_5 SYSCTL_MEMTIM0_FBCHT_3_POINT_5758,33708
#define SYSCTL_MEMTIM0_FBCHT_4 SYSCTL_MEMTIM0_FBCHT_4760,33790
#define SYSCTL_MEMTIM0_FBCHT_4_POINT_5 SYSCTL_MEMTIM0_FBCHT_4_POINT_5762,33872
#define SYSCTL_MEMTIM0_FBCE SYSCTL_MEMTIM0_FBCE764,33947
#define SYSCTL_MEMTIM0_FWS_SHIFT SYSCTL_MEMTIM0_FWS_SHIFT766,34027
#define SYSCTL_MEMTIM0_FWS_MASK SYSCTL_MEMTIM0_FWS_MASK768,34101
#define SYSCTL_MEMTIM0_FWS_1 SYSCTL_MEMTIM0_FWS_1770,34173
#define SYSCTL_MEMTIM0_FWS_2 SYSCTL_MEMTIM0_FWS_2772,34245
#define SYSCTL_MEMTIM0_FWS_3 SYSCTL_MEMTIM0_FWS_3774,34317
#define SYSCTL_MEMTIM0_FWS_4 SYSCTL_MEMTIM0_FWS_4776,34389
#define SYSCTL_MEMTIM0_FWS_5 SYSCTL_MEMTIM0_FWS_5778,34461
#define SYSCTL_MEMTIM0_FWS_6 SYSCTL_MEMTIM0_FWS_6780,34533
#define SYSCTL_MEMTIM0_FWS_7 SYSCTL_MEMTIM0_FWS_7782,34605
#define SYSCTL_ALTCLKCFG_ALTCLK_SHIFT SYSCTL_ALTCLKCFG_ALTCLK_SHIFT789,34834
#define SYSCTL_ALTCLKCFG_ALTCLK_MASK SYSCTL_ALTCLKCFG_ALTCLK_MASK791,34913
#define SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC793,34998
#define SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC795,35083
#define SYSCTL_DSCLKCFG_PIOSCPD SYSCTL_DSCLKCFG_PIOSCPD802,35299
#define SYSCTL_DSCLKCFG_MOSCDPD SYSCTL_DSCLKCFG_MOSCDPD804,35380
#define SYSCTL_DSCLKCFG_DSOSCSRC_SHIFT SYSCTL_DSCLKCFG_DSOSCSRC_SHIFT806,35472
#define SYSCTL_DSCLKCFG_DSOSCSRC_MASK SYSCTL_DSCLKCFG_DSOSCSRC_MASK808,35558
#define SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC810,35649
#define SYSCTL_DSCLKCFG_DSOSCSRC_MOSC SYSCTL_DSCLKCFG_DSOSCSRC_MOSC812,35738
#define SYSCTL_DSCLKCFG_DSOSCSRC_RTCOSC SYSCTL_DSCLKCFG_DSOSCSRC_RTCOSC814,35829
#define SYSCTL_DSCLKCFG_DSSYSDIV_SHIFT SYSCTL_DSCLKCFG_DSSYSDIV_SHIFT816,35913
#define SYSCTL_DSCLKCFG_DSSYSDIV_MASK SYSCTL_DSCLKCFG_DSSYSDIV_MASK818,35994
#define SYSCTL_DIVSCLK_EN SYSCTL_DIVSCLK_EN825,36216
#define SYSCTL_DIVSCLK_SRC_SHIFT SYSCTL_DIVSCLK_SRC_SHIFT827,36286
#define SYSCTL_DIVSCLK_SRC_MASK SYSCTL_DIVSCLK_SRC_MASK829,36350
#define SYSCTL_DIVSCLK_SRC_PIOSC SYSCTL_DIVSCLK_SRC_PIOSC831,36419
#define SYSCTL_DIVSCLK_SRC_MOSC SYSCTL_DIVSCLK_SRC_MOSC833,36486
#define SYSCTL_DIVSCLK_DIV_SHIFT SYSCTL_DIVSCLK_DIV_SHIFT835,36553
#define SYSCTL_DIVSCLK_DIV_MASK SYSCTL_DIVSCLK_DIV_MASK837,36617
#define SYSCTL_DIVSCLK_DIV_1 SYSCTL_DIVSCLK_DIV_1839,36682
#define SYSCTL_DIVSCLK_DIV_2 SYSCTL_DIVSCLK_DIV_2841,36747
#define SYSCTL_SYSPROP_LDOSME SYSCTL_SYSPROP_LDOSME848,36947
#define SYSCTL_SYSPROP_TSPDE SYSCTL_SYSPROP_TSPDE850,37026
#define SYSCTL_SYSPROP_PIOSCPDE SYSCTL_SYSPROP_PIOSCPDE852,37101
#define SYSCTL_SYSPROP_SRAMSM SYSCTL_SYSPROP_SRAMSM854,37194
#define SYSCTL_SYSPROP_SRAMLPM SYSCTL_SYSPROP_SRAMLPM856,37289
#define SYSCTL_SYSPROP_FLASHLPM SYSCTL_SYSPROP_FLASHLPM858,37392
#define SYSCTL_SYSPROP_LDOSEQ SYSCTL_SYSPROP_LDOSEQ860,37480
#define SYSCTL_SYSPROP_FPU SYSCTL_SYSPROP_FPU862,37541
#define SYSCTL_PIOSCCAL_UTEN SYSCTL_PIOSCCAL_UTEN870,37777
#define SYSCTL_PIOSCCAL_CAL SYSCTL_PIOSCCAL_CAL872,37846
#define SYSCTL_PIOSCCAL_UPDATE SYSCTL_PIOSCCAL_UPDATE874,37908
#define SYSCTL_PIOSCCAL_UT_SHIFT SYSCTL_PIOSCCAL_UT_SHIFT876,37980
#define SYSCTL_PIOSCCAL_UT_MASK SYSCTL_PIOSCCAL_UT_MASK878,38046
#define SYSCTL_PIOSCSTAT_DT_SHIFT SYSCTL_PIOSCSTAT_DT_SHIFT886,38287
#define SYSCTL_PIOSCSTAT_DT_MASK SYSCTL_PIOSCSTAT_DT_MASK888,38367
#define SYSCTL_PIOSCSTAT_RESULT_SHIFT SYSCTL_PIOSCSTAT_RESULT_SHIFT890,38450
#define SYSCTL_PIOSCSTAT_RESULT_MASK SYSCTL_PIOSCSTAT_RESULT_MASK892,38529
#define SYSCTL_PIOSCSTAT_RESULT_NOT_ATTEMPT SYSCTL_PIOSCSTAT_RESULT_NOT_ATTEMPT894,38612
#define SYSCTL_PIOSCSTAT_RESULT_COMPLETE SYSCTL_PIOSCSTAT_RESULT_COMPLETE896,38691
#define SYSCTL_PIOSCSTAT_RESULT_FAIL SYSCTL_PIOSCSTAT_RESULT_FAIL898,38767
#define SYSCTL_PIOSCSTAT_CT_SHIFT SYSCTL_PIOSCSTAT_CT_SHIFT900,38848
#define SYSCTL_PIOSCSTAT_CT_MASK SYSCTL_PIOSCSTAT_CT_MASK902,38926
#define SYSCTL_PLLFREQ0_PLLPWR SYSCTL_PLLFREQ0_PLLPWR909,39125
#define SYSCTL_PLLFREQ0_MFRAC_SHIFT SYSCTL_PLLFREQ0_MFRAC_SHIFT911,39207
#define SYSCTL_PLLFREQ0_MFRAC_MASK SYSCTL_PLLFREQ0_MFRAC_MASK913,39283
#define SYSCTL_PLLFREQ0_MINT_SHIFT SYSCTL_PLLFREQ0_MINT_SHIFT915,39360
#define SYSCTL_PLLFREQ0_MINT_MASK SYSCTL_PLLFREQ0_MINT_MASK917,39432
#define SYSCTL_PLLFREQ1_Q_SHIFT SYSCTL_PLLFREQ1_Q_SHIFT924,39632
#define SYSCTL_PLLFREQ1_Q_MASK SYSCTL_PLLFREQ1_Q_MASK926,39692
#define SYSCTL_PLLFREQ1_N_SHIFT SYSCTL_PLLFREQ1_N_SHIFT928,39756
#define SYSCTL_PLLFREQ1_N_MASK SYSCTL_PLLFREQ1_N_MASK930,39816
#define SYSCTL_PLLSTAT_LOCK SYSCTL_PLLSTAT_LOCK937,39995
#define SYSCTL_SLPPWRCFG_FLASHPM_SHIFT SYSCTL_SLPPWRCFG_FLASHPM_SHIFT944,40210
#define SYSCTL_SLPPWRCFG_FLASHPM_MASK SYSCTL_SLPPWRCFG_FLASHPM_MASK946,40285
#define SYSCTL_SLPPWRCFG_FLASHPM_ACTIVE SYSCTL_SLPPWRCFG_FLASHPM_ACTIVE948,40370
#define SYSCTL_SLPPWRCFG_FLASHPM_LP SYSCTL_SLPPWRCFG_FLASHPM_LP950,40458
#define SYSCTL_SLPPWRCFG_SRAMPM_SHIFT SYSCTL_SLPPWRCFG_SRAMPM_SHIFT952,40535
#define SYSCTL_SLPPWRCFG_SRAMPM_MASK SYSCTL_SLPPWRCFG_SRAMPM_MASK954,40609
#define SYSCTL_SLPPWRCFG_SRAMPM_ACTIVE SYSCTL_SLPPWRCFG_SRAMPM_ACTIVE956,40693
#define SYSCTL_SLPPWRCFG_SRAMPM_STANDBY SYSCTL_SLPPWRCFG_SRAMPM_STANDBY958,40778
#define SYSCTL_SLPPWRCFG_SRAMPM_LP SYSCTL_SLPPWRCFG_SRAMPM_LP960,40865
#define SYSCTL_DSLPPWRCFG_LDOSM SYSCTL_DSLPPWRCFG_LDOSM967,41084
#define SYSCTL_DSLPPWRCFG_TSPD SYSCTL_DSLPPWRCFG_TSPD969,41164
#define SYSCTL_DSLPPWRCFG_FLASHPM_SHIFT SYSCTL_DSLPPWRCFG_FLASHPM_SHIFT971,41246
#define SYSCTL_DSLPPWRCFG_FLASHPM_MASK SYSCTL_DSLPPWRCFG_FLASHPM_MASK973,41322
#define SYSCTL_DSLPPWRCFG_FLASHPM_ACTIVE SYSCTL_DSLPPWRCFG_FLASHPM_ACTIVE975,41408
#define SYSCTL_DSLPPWRCFG_FLASHPM_LP SYSCTL_DSLPPWRCFG_FLASHPM_LP977,41497
#define SYSCTL_DSLPPWRCFG_SRAMPM_SHIFT SYSCTL_DSLPPWRCFG_SRAMPM_SHIFT979,41575
#define SYSCTL_DSLPPWRCFG_SRAMPM_MASK SYSCTL_DSLPPWRCFG_SRAMPM_MASK981,41650
#define SYSCTL_DSLPPWRCFG_SRAMPM_ACTIVE SYSCTL_DSLPPWRCFG_SRAMPM_ACTIVE983,41735
#define SYSCTL_DSLPPWRCFG_SRAMPM_STANDBY SYSCTL_DSLPPWRCFG_SRAMPM_STANDBY985,41821
#define SYSCTL_DSLPPWRCFG_SRAMPM_LP SYSCTL_DSLPPWRCFG_SRAMPM_LP987,41909
#define SYSCTL_NVMSTAT_FWB SYSCTL_NVMSTAT_FWB994,42146
#define SYSCTL_LDOSPCTL_VADJEN SYSCTL_LDOSPCTL_VADJEN1001,42351
#define SYSCTL_LDOSPCTL_VLDO_SHIFT SYSCTL_LDOSPCTL_VLDO_SHIFT1003,42431
#define SYSCTL_LDOSPCTL_VLDO_MASK SYSCTL_LDOSPCTL_VLDO_MASK1005,42504
#define SYSCTL_LDOSPCTL_VLDO_0_POINT_90 SYSCTL_LDOSPCTL_VLDO_0_POINT_901007,42583
#define SYSCTL_LDOSPCTL_VLDO_0_POINT_95 SYSCTL_LDOSPCTL_VLDO_0_POINT_951009,42662
#define SYSCTL_LDOSPCTL_VLDO_1_POINT_00 SYSCTL_LDOSPCTL_VLDO_1_POINT_001011,42741
#define SYSCTL_LDOSPCTL_VLDO_1_POINT_05 SYSCTL_LDOSPCTL_VLDO_1_POINT_051013,42820
#define SYSCTL_LDOSPCTL_VLDO_1_POINT_10 SYSCTL_LDOSPCTL_VLDO_1_POINT_101015,42899
#define SYSCTL_LDOSPCTL_VLDO_1_POINT_15 SYSCTL_LDOSPCTL_VLDO_1_POINT_151017,42978
#define SYSCTL_LDOSPCTL_VLDO_1_POINT_20 SYSCTL_LDOSPCTL_VLDO_1_POINT_201019,43057
#define SYSCTL_LDOSPCAL_WITHPLL_SHIFT SYSCTL_LDOSPCAL_WITHPLL_SHIFT1026,43276
#define SYSCTL_LDOSPCAL_WITHPLL_MASK SYSCTL_LDOSPCAL_WITHPLL_MASK1028,43346
#define SYSCTL_LDOSPCAL_NOPLL_SHIFT SYSCTL_LDOSPCAL_NOPLL_SHIFT1030,43423
#define SYSCTL_LDOSPCAL_NOPLL_MASK SYSCTL_LDOSPCAL_NOPLL_MASK1032,43496
#define SYSCTL_LDODPCTL_VADJEN SYSCTL_LDODPCTL_VADJEN1039,43715
#define SYSCTL_LDODPCTL_VLDO_SHIFT SYSCTL_LDODPCTL_VLDO_SHIFT1041,43795
#define SYSCTL_LDODPCTL_VLDO_MASK SYSCTL_LDODPCTL_VLDO_MASK1043,43868
#define SYSCTL_LDODPCTL_VLDO_0_POINT_90 SYSCTL_LDODPCTL_VLDO_0_POINT_901045,43947
#define SYSCTL_LDODPCTL_VLDO_0_POINT_95 SYSCTL_LDODPCTL_VLDO_0_POINT_951047,44026
#define SYSCTL_LDODPCTL_VLDO_1_POINT_00 SYSCTL_LDODPCTL_VLDO_1_POINT_001049,44105
#define SYSCTL_LDODPCTL_VLDO_1_POINT_05 SYSCTL_LDODPCTL_VLDO_1_POINT_051051,44184
#define SYSCTL_LDODPCTL_VLDO_1_POINT_10 SYSCTL_LDODPCTL_VLDO_1_POINT_101053,44263
#define SYSCTL_LDODPCTL_VLDO_1_POINT_15 SYSCTL_LDODPCTL_VLDO_1_POINT_151055,44342
#define SYSCTL_LDODPCTL_VLDO_1_POINT_20 SYSCTL_LDODPCTL_VLDO_1_POINT_201057,44421
#define SYSCTL_LDODPCAL_NOPLL_SHIFT SYSCTL_LDODPCAL_NOPLL_SHIFT1064,44653
#define SYSCTL_LDODPCAL_NOPLL_MASK SYSCTL_LDODPCAL_NOPLL_MASK1066,44729
#define SYSCTL_LDODPCAL_30KHZ_SHIFT SYSCTL_LDODPCAL_30KHZ_SHIFT1068,44807
#define SYSCTL_LDODPCAL_30KHZ_MASK SYSCTL_LDODPCAL_30KHZ_MASK1070,44881
#define SYSCTL_SDPMST_LDOUA SYSCTL_SDPMST_LDOUA1077,45096
#define SYSCTL_SDPMST_FLASHLP SYSCTL_SDPMST_FLASHLP1079,45177
#define SYSCTL_SDPMST_LOWPWR SYSCTL_SDPMST_LOWPWR1081,45251
#define SYSCTL_SDPMST_PRACT SYSCTL_SDPMST_PRACT1083,45341
#define SYSCTL_SDPMST_PPDW SYSCTL_SDPMST_PPDW1085,45423
#define SYSCTL_SDPMST_LMAXERR SYSCTL_SDPMST_LMAXERR1087,45498
#define SYSCTL_SDPMST_LSMINERR SYSCTL_SDPMST_LSMINERR1089,45591
#define SYSCTL_SDPMST_LDMINERR SYSCTL_SDPMST_LDMINERR1091,45689
#define SYSCTL_SDPMST_PPDERR SYSCTL_SDPMST_PPDERR1093,45768
#define SYSCTL_SDPMST_FPDERR SYSCTL_SDPMST_FPDERR1095,45854
#define SYSCTL_SDPMST_SPDERR SYSCTL_SDPMST_SPDERR1097,45932
#define SYSCTL_RESBEHAVCTL_SYSRES SYSCTL_RESBEHAVCTL_SYSRES1104,46155
#define SYSCTL_RESBEHAVCTL_POR SYSCTL_RESBEHAVCTL_POR1106,46242
#define SYSCTL_RESBEHAVCTL_WDOG1_SHIFT SYSCTL_RESBEHAVCTL_WDOG1_SHIFT1108,46329
#define SYSCTL_RESBEHAVCTL_WDOG1_MASK SYSCTL_RESBEHAVCTL_WDOG1_MASK1110,46413
#define SYSCTL_RESBEHAVCTL_WDOG0_SHIFT SYSCTL_RESBEHAVCTL_WDOG0_SHIFT1112,46500
#define SYSCTL_RESBEHAVCTL_WDOG0_MASK SYSCTL_RESBEHAVCTL_WDOG0_MASK1114,46584
#define SYSCTL_RESBEHAVCTL_BOR_SHIFT SYSCTL_RESBEHAVCTL_BOR_SHIFT1116,46664
#define SYSCTL_RESBEHAVCTL_BOR_MASK SYSCTL_RESBEHAVCTL_BOR_MASK1118,46742
#define SYSCTL_RESBEHAVCTL_EXTRES_SHIFT SYSCTL_RESBEHAVCTL_EXTRES_SHIFT1120,46822
#define SYSCTL_RESBEHAVCTL_EXTRES_MASK SYSCTL_RESBEHAVCTL_EXTRES_MASK1122,46899
#define SYSCTL_HSSR_KEY_SHIFT SYSCTL_HSSR_KEY_SHIFT1129,47108
#define SYSCTL_HSSR_KEY_MASK SYSCTL_HSSR_KEY_MASK1131,47173
#define SYSCTL_HSSR_KEY_VALUE SYSCTL_HSSR_KEY_VALUE1133,47256
#define SYSCTL_HSSR_CDOFF_SHIFT SYSCTL_HSSR_CDOFF_SHIFT1135,47341
#define SYSCTL_HSSR_CDOFF_MASK SYSCTL_HSSR_CDOFF_MASK1137,47422
#define SYSCTL_HSSR_CDOFF_NO_REQUEST SYSCTL_HSSR_CDOFF_NO_REQUEST1139,47510
#define SYSCTL_HSSR_CDOFF_ERROR SYSCTL_HSSR_CDOFF_ERROR1141,47615
#define SYSCTL_USBPDS_MEMSTAT_SHIFT SYSCTL_USBPDS_MEMSTAT_SHIFT1148,47838
#define SYSCTL_USBPDS_MEMSTAT_MASK SYSCTL_USBPDS_MEMSTAT_MASK1150,47920
#define SYSCTL_USBPDS_MEMSTAT_ARR_OFF SYSCTL_USBPDS_MEMSTAT_ARR_OFF1152,48005
#define SYSCTL_USBPDS_MEMSTAT_SRAM_RET SYSCTL_USBPDS_MEMSTAT_SRAM_RET1154,48101
#define SYSCTL_USBPDS_MEMSTAT_ARR_ON SYSCTL_USBPDS_MEMSTAT_ARR_ON1156,48185
#define SYSCTL_USBPDS_PWRSTAT_SHIFT SYSCTL_USBPDS_PWRSTAT_SHIFT1158,48264
#define SYSCTL_USBPDS_PWRSTAT_MASK SYSCTL_USBPDS_PWRSTAT_MASK1160,48340
#define SYSCTL_USBPDS_PWRSTAT_OFF SYSCTL_USBPDS_PWRSTAT_OFF1162,48419
#define SYSCTL_USBPDS_PWRSTAT_ON SYSCTL_USBPDS_PWRSTAT_ON1164,48497
#define SYSCTL_USBMPC_PWRCTL_SHIFT SYSCTL_USBMPC_PWRCTL_SHIFT1171,48719
#define SYSCTL_USBMPC_PWRCTL_MASK SYSCTL_USBMPC_PWRCTL_MASK1173,48800
#define SYSCTL_USBMPC_PWRCTL_ARR_OFF SYSCTL_USBMPC_PWRCTL_ARR_OFF1175,48884
#define SYSCTL_USBMPC_PWRCTL_SRAM_RET SYSCTL_USBMPC_PWRCTL_SRAM_RET1177,48979
#define SYSCTL_USBMPC_PWRCTL_ARR_ON SYSCTL_USBMPC_PWRCTL_ARR_ON1179,49062
#define SYSCTL_EMACPDS_MEMSTAT_SHIFT SYSCTL_EMACPDS_MEMSTAT_SHIFT1186,49291
#define SYSCTL_EMACPDS_MEMSTAT_MASK SYSCTL_EMACPDS_MEMSTAT_MASK1188,49374
#define SYSCTL_EMACPDS_MEMSTAT_ARR_OFF SYSCTL_EMACPDS_MEMSTAT_ARR_OFF1190,49460
#define SYSCTL_EMACPDS_MEMSTAT_ARR_ON SYSCTL_EMACPDS_MEMSTAT_ARR_ON1192,49545
#define SYSCTL_EMACPDS_PWRSTAT_SHIFT SYSCTL_EMACPDS_PWRSTAT_SHIFT1194,49624
#define SYSCTL_EMACPDS_PWRSTAT_MASK SYSCTL_EMACPDS_PWRSTAT_MASK1196,49701
#define SYSCTL_EMACPDS_PWRSTAT_OFF SYSCTL_EMACPDS_PWRSTAT_OFF1198,49781
#define SYSCTL_EMACPDS_PWRSTAT_ON SYSCTL_EMACPDS_PWRSTAT_ON1200,49860
#define SYSCTL_EMACMPC_PWRCTL_SHIFT SYSCTL_EMACMPC_PWRCTL_SHIFT1207,50094
#define SYSCTL_EMACMPC_PWRCTL_MASK SYSCTL_EMACMPC_PWRCTL_MASK1209,50176
#define SYSCTL_EMACMPC_PWRCTL_ARR_OFF SYSCTL_EMACMPC_PWRCTL_ARR_OFF1211,50261
#define SYSCTL_EMACMPC_PWRCTL_ARR_ON SYSCTL_EMACMPC_PWRCTL_ARR_ON1213,50345
#define SYSCTL_LCDPDS_MEMSTAT_SHIFT SYSCTL_LCDPDS_MEMSTAT_SHIFT1220,50564
#define SYSCTL_LCDPDS_MEMSTAT_MASK SYSCTL_LCDPDS_MEMSTAT_MASK1222,50646
#define SYSCTL_LCDPDS_MEMSTAT_ARR_OFF SYSCTL_LCDPDS_MEMSTAT_ARR_OFF1224,50731
#define SYSCTL_LCDPDS_MEMSTAT_ARR_ON SYSCTL_LCDPDS_MEMSTAT_ARR_ON1226,50815
#define SYSCTL_LCDPDS_PWRSTAT_SHIFT SYSCTL_LCDPDS_PWRSTAT_SHIFT1228,50893
#define SYSCTL_LCDPDS_PWRSTAT_MASK SYSCTL_LCDPDS_PWRSTAT_MASK1230,50969
#define SYSCTL_LCDPDS_PWRSTAT_OFF SYSCTL_LCDPDS_PWRSTAT_OFF1232,51048
#define SYSCTL_LCDPDS_PWRSTAT_ON SYSCTL_LCDPDS_PWRSTAT_ON1234,51126
#define SYSCTL_LCDMPC_PWRCTL_SHIFT SYSCTL_LCDMPC_PWRCTL_SHIFT1241,51348
#define SYSCTL_LCDMPC_PWRCTL_MASK SYSCTL_LCDMPC_PWRCTL_MASK1243,51429
#define SYSCTL_LCDMPC_PWRCTL_ARR_OFF SYSCTL_LCDMPC_PWRCTL_ARR_OFF1245,51513
#define SYSCTL_LCDMPC_PWRCTL_ARR_ON SYSCTL_LCDMPC_PWRCTL_ARR_ON1247,51596
#define SYSCTL_CAN0PDS_MEMSTAT_SHIFT SYSCTL_CAN0PDS_MEMSTAT_SHIFT1254,51818
#define SYSCTL_CAN0PDS_MEMSTAT_MASK SYSCTL_CAN0PDS_MEMSTAT_MASK1256,51901
#define SYSCTL_CAN0PDS_MEMSTAT_ARR_OFF SYSCTL_CAN0PDS_MEMSTAT_ARR_OFF1258,51987
#define SYSCTL_CAN0PDS_MEMSTAT_ARR_ON SYSCTL_CAN0PDS_MEMSTAT_ARR_ON1260,52072
#define SYSCTL_CAN0PDS_PWRSTAT_SHIFT SYSCTL_CAN0PDS_PWRSTAT_SHIFT1262,52151
#define SYSCTL_CAN0PDS_PWRSTAT_MASK SYSCTL_CAN0PDS_PWRSTAT_MASK1264,52228
#define SYSCTL_CAN0PDS_PWRSTAT_OFF SYSCTL_CAN0PDS_PWRSTAT_OFF1266,52308
#define SYSCTL_CAN0PDS_PWRSTAT_ON SYSCTL_CAN0PDS_PWRSTAT_ON1268,52387
#define SYSCTL_CAN0MPC_PWRCTL_SHIFT SYSCTL_CAN0MPC_PWRCTL_SHIFT1275,52614
#define SYSCTL_CAN0MPC_PWRCTL_MASK SYSCTL_CAN0MPC_PWRCTL_MASK1277,52696
#define SYSCTL_CAN0MPC_PWRCTL_ARR_OFF SYSCTL_CAN0MPC_PWRCTL_ARR_OFF1279,52781
#define SYSCTL_CAN0MPC_PWRCTL_ARR_ON SYSCTL_CAN0MPC_PWRCTL_ARR_ON1281,52865
#define SYSCTL_CAN1PDS_MEMSTAT_SHIFT SYSCTL_CAN1PDS_MEMSTAT_SHIFT1288,53088
#define SYSCTL_CAN1PDS_MEMSTAT_MASK SYSCTL_CAN1PDS_MEMSTAT_MASK1290,53171
#define SYSCTL_CAN1PDS_MEMSTAT_ARR_OFF SYSCTL_CAN1PDS_MEMSTAT_ARR_OFF1292,53257
#define SYSCTL_CAN1PDS_MEMSTAT_ARR_ON SYSCTL_CAN1PDS_MEMSTAT_ARR_ON1294,53342
#define SYSCTL_CAN1PDS_PWRSTAT_SHIFT SYSCTL_CAN1PDS_PWRSTAT_SHIFT1296,53421
#define SYSCTL_CAN1PDS_PWRSTAT_MASK SYSCTL_CAN1PDS_PWRSTAT_MASK1298,53498
#define SYSCTL_CAN1PDS_PWRSTAT_OFF SYSCTL_CAN1PDS_PWRSTAT_OFF1300,53578
#define SYSCTL_CAN1PDS_PWRSTAT_ON SYSCTL_CAN1PDS_PWRSTAT_ON1302,53657
#define SYSCTL_CAN1MPC_PWRCTL_SHIFT SYSCTL_CAN1MPC_PWRCTL_SHIFT1309,53884
#define SYSCTL_CAN1MPC_PWRCTL_MASK SYSCTL_CAN1MPC_PWRCTL_MASK1311,53966
#define SYSCTL_CAN1MPC_PWRCTL_ARR_OFF SYSCTL_CAN1MPC_PWRCTL_ARR_OFF1313,54051
#define SYSCTL_CAN1MPC_PWRCTL_ARR_ON SYSCTL_CAN1MPC_PWRCTL_ARR_ON1315,54135
enum msp432_clock_mode {msp432_clock_mode1326,54416
	CLOCK_RUN = 0x600,CLOCK_RUN1327,54441
	CLOCK_SLEEP = 0x700,CLOCK_SLEEP1328,54461
	CLOCK_DEEP_SLEEP = 0x800CLOCK_DEEP_SLEEP1329,54483
enum msp432_power_mode {msp432_power_mode1341,54850
	POWER_DISABLE = false,POWER_DISABLE1342,54875
	POWER_ENABLE = truePOWER_ENABLE1343,54899
#define _REG_BIT(_REG_BIT1346,54924
enum msp432_periph {msp432_periph1355,55200
	PERIPH_WD0 = _REG_BIT(0x00, 0),PERIPH_WD01357,55222
	PERIPH_WD1,PERIPH_WD11358,55255
	PERIPH_TIMER0 = _REG_BIT(0x04, 0),PERIPH_TIMER01360,55269
	PERIPH_TIMER1,PERIPH_TIMER11361,55305
	PERIPH_TIMER2,PERIPH_TIMER21362,55321
	PERIPH_TIMER3,PERIPH_TIMER31363,55337
	PERIPH_TIMER4,PERIPH_TIMER41364,55353
	PERIPH_TIMER5,PERIPH_TIMER51365,55369
	PERIPH_TIMER6,PERIPH_TIMER61366,55385
	PERIPH_TIMER7,PERIPH_TIMER71367,55401
	PERIPH_GPIOA = _REG_BIT(0x08, 0),PERIPH_GPIOA1369,55418
	PERIPH_GPIOB,PERIPH_GPIOB1370,55453
	PERIPH_GPIOC,PERIPH_GPIOC1371,55468
	PERIPH_GPIOD,PERIPH_GPIOD1372,55483
	PERIPH_GPIOE,PERIPH_GPIOE1373,55498
	PERIPH_GPIOF,PERIPH_GPIOF1374,55513
	PERIPH_GPIOG,PERIPH_GPIOG1375,55528
	PERIPH_GPIOH,PERIPH_GPIOH1376,55543
	PERIPH_GPIOJ,PERIPH_GPIOJ1377,55558
	PERIPH_GPIOK,PERIPH_GPIOK1378,55573
	PERIPH_GPIOL,PERIPH_GPIOL1379,55588
	PERIPH_GPIOM,PERIPH_GPIOM1380,55603
	PERIPH_GPION,PERIPH_GPION1381,55618
	PERIPH_GPIOP,PERIPH_GPIOP1382,55633
	PERIPH_GPIOQ,PERIPH_GPIOQ1383,55648
	PERIPH_GPIOR,PERIPH_GPIOR1384,55663
	PERIPH_GPIOS,PERIPH_GPIOS1385,55678
	PERIPH_GPIOT,PERIPH_GPIOT1386,55693
	PERIPH_DMA = _REG_BIT(0x0C, 0),PERIPH_DMA1388,55709
	PERIPH_EPI = _REG_BIT(0x10, 0),PERIPH_EPI1390,55743
	PERIPH_HIB = _REG_BIT(0x14, 0),PERIPH_HIB1392,55777
	PERIPH_UART0 = _REG_BIT(0x18, 0),PERIPH_UART01394,55811
	PERIPH_UART1,PERIPH_UART11395,55846
	PERIPH_UART2,PERIPH_UART21396,55861
	PERIPH_UART3,PERIPH_UART31397,55876
	PERIPH_UART4,PERIPH_UART41398,55891
	PERIPH_UART5,PERIPH_UART51399,55906
	PERIPH_UART6,PERIPH_UART61400,55921
	PERIPH_UART7,PERIPH_UART71401,55936
	PERIPH_SSI0 = _REG_BIT(0x1C, 0),PERIPH_SSI01403,55952
	PERIPH_SSI1,PERIPH_SSI11404,55986
	PERIPH_SSI2,PERIPH_SSI21405,56000
	PERIPH_SSI3,PERIPH_SSI31406,56014
	PERIPH_I2C0 = _REG_BIT(0x20, 0),PERIPH_I2C01408,56029
	PERIPH_I2C1,PERIPH_I2C11409,56063
	PERIPH_I2C2,PERIPH_I2C21410,56077
	PERIPH_I2C3,PERIPH_I2C31411,56091
	PERIPH_I2C4,PERIPH_I2C41412,56105
	PERIPH_I2C5,PERIPH_I2C51413,56119
	PERIPH_I2C6,PERIPH_I2C61414,56133
	PERIPH_I2C7,PERIPH_I2C71415,56147
	PERIPH_I2C8,PERIPH_I2C81416,56161
	PERIPH_I2C9,PERIPH_I2C91417,56175
	PERIPH_USB0 = _REG_BIT(0x28, 0),PERIPH_USB01419,56190
	PERIPH_EPHY = _REG_BIT(0x30, 0),PERIPH_EPHY1421,56225
	PERIPH_CAN0 = _REG_BIT(0x34, 0),PERIPH_CAN01423,56260
	PERIPH_CAN1,PERIPH_CAN11424,56294
	PERIPH_ADC0 = _REG_BIT(0x38, 0),PERIPH_ADC01426,56309
	PERIPH_ADC1,PERIPH_ADC11427,56343
	PERIPH_ACMP = _REG_BIT(0x3C, 0),PERIPH_ACMP1429,56358
	PERIPH_PWM = _REG_BIT(0x40, 0),PERIPH_PWM1431,56393
	PERIPH_QEI = _REG_BIT(0x44, 0),PERIPH_QEI1433,56427
	PERIPH_EEPROM = _REG_BIT(0x58, 0),PERIPH_EEPROM1435,56461
	PERIPH_CCM = _REG_BIT(0x74, 0),PERIPH_CCM1437,56498
	PERIPH_LCD = _REG_BIT(0x90, 0),PERIPH_LCD1439,56532
	PERIPH_OWIRE = _REG_BIT(0x98, 0),PERIPH_OWIRE1441,56566
	PERIPH_EMAC = _REG_BIT(0x9C, 0),PERIPH_EMAC1443,56602
	PERIPH_PRB = _REG_BIT(0xA0, 0)PERIPH_PRB1445,56637

../../../../libopencm3/include/libopencm3/msp432/e4/memorymap.h,3102
#define MSP432E4_MEMORYMAP_HMSP432E4_MEMORYMAP_H37,1132
#define SYSCTL_BASE SYSCTL_BASE44,1315
#define HIB_BASE HIB_BASE47,1397
#define FLASH_CTRL_BASE FLASH_CTRL_BASE50,1477
#define EEPROM_BASE EEPROM_BASE53,1558
#define DMA_BASE DMA_BASE56,1648
#define AES_BASE AES_BASE59,1751
#define ADC0_BASE ADC0_BASE62,1842
#define ADC1_BASE ADC1_BASE63,1884
#define CAN0_BASE CAN0_BASE66,1971
#define CAN1_BASE CAN1_BASE67,2013
#define ACMP_BASE ACMP_BASE70,2094
#define CRC_BASE CRC_BASE73,2183
#define DES_BASE DES_BASE76,2283
#define EMAC_BASE EMAC_BASE79,2366
#define EPI0_BASE EPI0_BASE82,2459
#define GPIOA_APB_BASE GPIOA_APB_BASE85,2552
#define GPIOB_APB_BASE GPIOB_APB_BASE86,2594
#define GPIOC_APB_BASE GPIOC_APB_BASE87,2636
#define GPIOD_APB_BASE GPIOD_APB_BASE88,2678
#define GPIOE_APB_BASE GPIOE_APB_BASE89,2720
#define GPIOF_APB_BASE GPIOF_APB_BASE90,2762
#define GPIOG_APB_BASE GPIOG_APB_BASE91,2804
#define GPIOH_APB_BASE GPIOH_APB_BASE92,2846
#define GPIOJ_APB_BASE GPIOJ_APB_BASE93,2888
#define GPIOA_BASE GPIOA_BASE96,2987
#define GPIOB_BASE GPIOB_BASE97,3029
#define GPIOC_BASE GPIOC_BASE98,3071
#define GPIOD_BASE GPIOD_BASE99,3113
#define GPIOE_BASE GPIOE_BASE100,3155
#define GPIOF_BASE GPIOF_BASE101,3197
#define GPIOG_BASE GPIOG_BASE102,3239
#define GPIOH_BASE GPIOH_BASE103,3281
#define GPIOJ_BASE GPIOJ_BASE104,3323
#define GPIOK_BASE GPIOK_BASE105,3365
#define GPIOL_BASE GPIOL_BASE106,3407
#define GPIOM_BASE GPIOM_BASE107,3449
#define GPION_BASE GPION_BASE108,3491
#define GPIOP_BASE GPIOP_BASE109,3533
#define GPIOQ_BASE GPIOQ_BASE110,3575
#define TIM0_BASE TIM0_BASE113,3661
#define TIM1_BASE TIM1_BASE114,3703
#define TIM2_BASE TIM2_BASE115,3745
#define TIM3_BASE TIM3_BASE116,3787
#define TIM4_BASE TIM4_BASE117,3829
#define TIM5_BASE TIM5_BASE118,3871
#define TIM6_BASE TIM6_BASE119,3913
#define TIM7_BASE TIM7_BASE120,3955
#define I2C0_BASE I2C0_BASE123,4043
#define I2C1_BASE I2C1_BASE124,4085
#define I2C2_BASE I2C2_BASE125,4127
#define I2C3_BASE I2C3_BASE126,4169
#define I2C4_BASE I2C4_BASE127,4211
#define I2C5_BASE I2C5_BASE128,4253
#define I2C6_BASE I2C6_BASE129,4295
#define I2C7_BASE I2C7_BASE130,4337
#define I2C8_BASE I2C8_BASE131,4379
#define I2C9_BASE I2C9_BASE132,4421
#define LCD_BASE LCD_BASE135,4499
#define PWM0_BASE PWM0_BASE138,4584
#define ONEWIRE_BASE ONEWIRE_BASE141,4668
#define SSI0_BASE SSI0_BASE144,4765
#define SSI1_BASE SSI1_BASE145,4807
#define SSI2_BASE SSI2_BASE146,4849
#define SSI3_BASE SSI3_BASE147,4891
#define QEI0_BASE QEI0_BASE150,4983
#define SHA_BASE SHA_BASE153,5066
#define UART0_BASE UART0_BASE156,5173
#define UART1_BASE UART1_BASE157,5215
#define UART2_BASE UART2_BASE158,5257
#define UART3_BASE UART3_BASE159,5299
#define UART4_BASE UART4_BASE160,5341
#define UART5_BASE UART5_BASE161,5383
#define UART6_BASE UART6_BASE162,5425
#define UART7_BASE UART7_BASE163,5467
#define USB_BASE USB_BASE166,5562
#define WDT0_BASE WDT0_BASE169,5641
#define WDT1_BASE WDT1_BASE170,5683

../../../../libopencm3/include/libopencm3/msp432/e4/nvic.h,4696
#define LIBOPENCM3_MSP432_E4_NVIC_HLIBOPENCM3_MSP432_E4_NVIC_H7,182
#define NVIC_GPIOA_IRQ NVIC_GPIOA_IRQ16,367
#define NVIC_GPIOB_IRQ NVIC_GPIOB_IRQ17,392
#define NVIC_GPIOC_IRQ NVIC_GPIOC_IRQ18,417
#define NVIC_GPIOD_IRQ NVIC_GPIOD_IRQ19,442
#define NVIC_GPIOE_IRQ NVIC_GPIOE_IRQ20,467
#define NVIC_UART0_IRQ NVIC_UART0_IRQ21,492
#define NVIC_UART1_IRQ NVIC_UART1_IRQ22,517
#define NVIC_SSI0_IRQ NVIC_SSI0_IRQ23,542
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ24,566
#define NVIC_PWM0_FAULT_IRQ NVIC_PWM0_FAULT_IRQ25,590
#define NVIC_PWM0_0_IRQ NVIC_PWM0_0_IRQ26,620
#define NVIC_PWM0_1_IRQ NVIC_PWM0_1_IRQ27,647
#define NVIC_PWM0_2_IRQ NVIC_PWM0_2_IRQ28,674
#define NVIC_QEI0_IRQ NVIC_QEI0_IRQ29,701
#define NVIC_ADC0SS0_IRQ NVIC_ADC0SS0_IRQ30,726
#define NVIC_ADC0SS1_IRQ NVIC_ADC0SS1_IRQ31,754
#define NVIC_ADC0SS2_IRQ NVIC_ADC0SS2_IRQ32,782
#define NVIC_ADC0SS3_IRQ NVIC_ADC0SS3_IRQ33,810
#define NVIC_WATCHDOG0_IRQ NVIC_WATCHDOG0_IRQ34,838
#define NVIC_TIMER0A_IRQ NVIC_TIMER0A_IRQ35,868
#define NVIC_TIMER0B_IRQ NVIC_TIMER0B_IRQ36,896
#define NVIC_TIMER1A_IRQ NVIC_TIMER1A_IRQ37,924
#define NVIC_TIMER1B_IRQ NVIC_TIMER1B_IRQ38,952
#define NVIC_TIMER2A_IRQ NVIC_TIMER2A_IRQ39,980
#define NVIC_TIMER2B_IRQ NVIC_TIMER2B_IRQ40,1008
#define NVIC_COMP0_IRQ NVIC_COMP0_IRQ41,1036
#define NVIC_COMP1_IRQ NVIC_COMP1_IRQ42,1062
#define NVIC_COMP2_IRQ NVIC_COMP2_IRQ43,1088
#define NVIC_SYSCTL_IRQ NVIC_SYSCTL_IRQ44,1114
#define NVIC_FLASH_CTRL_IRQ NVIC_FLASH_CTRL_IRQ45,1141
#define NVIC_GPIOF_IRQ NVIC_GPIOF_IRQ46,1172
#define NVIC_GPIOG_IRQ NVIC_GPIOG_IRQ47,1198
#define NVIC_GPIOH_IRQ NVIC_GPIOH_IRQ48,1224
#define NVIC_UART2_IRQ NVIC_UART2_IRQ49,1250
#define NVIC_SSI1_IRQ NVIC_SSI1_IRQ50,1276
#define NVIC_TIMER3A_IRQ NVIC_TIMER3A_IRQ51,1301
#define NVIC_TIMER3B_IRQ NVIC_TIMER3B_IRQ52,1329
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ53,1357
#define NVIC_CAN0_IRQ NVIC_CAN0_IRQ54,1382
#define NVIC_CAN1_IRQ NVIC_CAN1_IRQ55,1407
#define NVIC_EMAC0_IRQ NVIC_EMAC0_IRQ56,1432
#define NVIC_HIB_IRQ NVIC_HIB_IRQ57,1458
#define NVIC_USB0_IRQ NVIC_USB0_IRQ58,1482
#define NVIC_PWM0_3_IRQ NVIC_PWM0_3_IRQ59,1507
#define NVIC_UDMA_IRQ NVIC_UDMA_IRQ60,1534
#define NVIC_UDMAERR_IRQ NVIC_UDMAERR_IRQ61,1559
#define NVIC_ADC1SS0_IRQ NVIC_ADC1SS0_IRQ62,1587
#define NVIC_ADC1SS1_IRQ NVIC_ADC1SS1_IRQ63,1615
#define NVIC_ADC1SS2_IRQ NVIC_ADC1SS2_IRQ64,1643
#define NVIC_ADC1SS3_IRQ NVIC_ADC1SS3_IRQ65,1671
#define NVIC_EPI0_IRQ NVIC_EPI0_IRQ66,1699
#define NVIC_GPIOJ_IRQ NVIC_GPIOJ_IRQ67,1724
#define NVIC_GPIOK_IRQ NVIC_GPIOK_IRQ68,1750
#define NVIC_GPIOL_IRQ NVIC_GPIOL_IRQ69,1776
#define NVIC_SSI2_IRQ NVIC_SSI2_IRQ70,1802
#define NVIC_SSI3_IRQ NVIC_SSI3_IRQ71,1827
#define NVIC_UART3_IRQ NVIC_UART3_IRQ72,1852
#define NVIC_UART4_IRQ NVIC_UART4_IRQ73,1878
#define NVIC_UART5_IRQ NVIC_UART5_IRQ74,1904
#define NVIC_UART6_IRQ NVIC_UART6_IRQ75,1930
#define NVIC_UART7_IRQ NVIC_UART7_IRQ76,1956
#define NVIC_I2C2_IRQ NVIC_I2C2_IRQ77,1982
#define NVIC_I2C3_IRQ NVIC_I2C3_IRQ78,2007
#define NVIC_TIMER4A_IRQ NVIC_TIMER4A_IRQ79,2032
#define NVIC_TIMER4B_IRQ NVIC_TIMER4B_IRQ80,2060
#define NVIC_TIMER5A_IRQ NVIC_TIMER5A_IRQ81,2088
#define NVIC_TIMER5B_IRQ NVIC_TIMER5B_IRQ82,2116
#define NVIC_SYSEXC_IRQ NVIC_SYSEXC_IRQ83,2144
#define NVIC_I2C4_IRQ NVIC_I2C4_IRQ84,2171
#define NVIC_I2C5_IRQ NVIC_I2C5_IRQ85,2196
#define NVIC_GPIOM_IRQ NVIC_GPIOM_IRQ86,2221
#define NVIC_GPION_IRQ NVIC_GPION_IRQ87,2247
#define NVIC_GPIOP0_IRQ NVIC_GPIOP0_IRQ88,2273
#define NVIC_GPIOP1_IRQ NVIC_GPIOP1_IRQ89,2300
#define NVIC_GPIOP3_IRQ NVIC_GPIOP3_IRQ90,2327
#define NVIC_GPIOP4_IRQ NVIC_GPIOP4_IRQ91,2354
#define NVIC_GPIOP5_IRQ NVIC_GPIOP5_IRQ92,2381
#define NVIC_GPIOP6_IRQ NVIC_GPIOP6_IRQ93,2408
#define NVIC_GPIOP7_IRQ NVIC_GPIOP7_IRQ94,2435
#define NVIC_GPIOQ0_IRQ NVIC_GPIOQ0_IRQ95,2462
#define NVIC_GPIOQ1_IRQ NVIC_GPIOQ1_IRQ96,2489
#define NVIC_GPIOQ2_IRQ NVIC_GPIOQ2_IRQ97,2516
#define NVIC_GPIOQ3_IRQ NVIC_GPIOQ3_IRQ98,2543
#define NVIC_GPIOQ4_IRQ NVIC_GPIOQ4_IRQ99,2570
#define NVIC_GPIOQ5_IRQ NVIC_GPIOQ5_IRQ100,2597
#define NVIC_GPIOQ6_IRQ NVIC_GPIOQ6_IRQ101,2624
#define NVIC_GPIOQ7_IRQ NVIC_GPIOQ7_IRQ102,2651
#define NVIC_TIMER6A_IRQ NVIC_TIMER6A_IRQ103,2678
#define NVIC_TIMER6B_IRQ NVIC_TIMER6B_IRQ104,2706
#define NVIC_TIMER7A_IRQ NVIC_TIMER7A_IRQ105,2734
#define NVIC_TIMER7B_IRQ NVIC_TIMER7B_IRQ106,2762
#define NVIC_I2C6_IRQ NVIC_I2C6_IRQ107,2790
#define NVIC_I2C7_IRQ NVIC_I2C7_IRQ108,2815
#define NVIC_I2C8_IRQ NVIC_I2C8_IRQ109,2840
#define NVIC_I2C9_IRQ NVIC_I2C9_IRQ110,2865
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT112,2891

../../../../libopencm3/include/libopencm3/msp432/e4/doc-msp432e4.h,0

../../../../libopencm3/include/libopencm3/msp432/e4/gpio.h,30922
#define MSP432E4_GPIO_HMSP432E4_GPIO_H36,1213
#define GPIOA GPIOA48,1475
#define GPIOB GPIOB50,1540
#define GPIOC GPIOC52,1605
#define GPIOD GPIOD54,1670
#define GPIOE GPIOE56,1735
#define GPIOF GPIOF58,1800
#define GPIOG GPIOG60,1865
#define GPIOH GPIOH62,1930
#define GPIOJ GPIOJ64,1995
#define GPIOK GPIOK66,2060
#define GPIOL GPIOL68,2125
#define GPIOM GPIOM70,2190
#define GPION GPION72,2255
#define GPIOP GPIOP74,2320
#define GPIOQ GPIOQ76,2385
#define GPIO0 GPIO083,2545
#define GPIO1 GPIO185,2611
#define GPIO2 GPIO287,2677
#define GPIO3 GPIO389,2743
#define GPIO4 GPIO491,2809
#define GPIO5 GPIO593,2875
#define GPIO6 GPIO695,2941
#define GPIO7 GPIO797,3007
#define GPIO_ALL GPIO_ALL99,3076
#define GPIO_AF1 GPIO_AF1106,3278
#define GPIO_AF2 GPIO_AF2108,3354
#define GPIO_AF3 GPIO_AF3110,3430
#define GPIO_AF4 GPIO_AF4112,3506
#define GPIO_AF5 GPIO_AF5114,3582
#define GPIO_AF6 GPIO_AF6116,3658
#define GPIO_AF7 GPIO_AF7118,3734
#define GPIO_AF8 GPIO_AF8120,3810
#define GPIO_AF11 GPIO_AF11122,3887
#define GPIO_AF13 GPIO_AF13124,3964
#define GPIO_AF14 GPIO_AF14126,4041
#define GPIO_AF15 GPIO_AF15128,4118
#define GPIO_AF_DISABLE GPIO_AF_DISABLE130,4189
#define GPIO_DATA(GPIO_DATA137,4321
#define GPIO_DIR(GPIO_DIR139,4401
#define GPIO_IS(GPIO_IS141,4484
#define GPIO_IBE(GPIO_IBE143,4572
#define GPIO_IEV(GPIO_IEV145,4655
#define GPIO_IM(GPIO_IM147,4737
#define GPIO_RIS(GPIO_RIS149,4825
#define GPIO_MIS(GPIO_MIS151,4916
#define GPIO_ICR(GPIO_ICR153,4999
#define GPIO_AFSEL(GPIO_AFSEL155,5092
#define GPIO_DR2R(GPIO_DR2R157,5177
#define GPIO_DR4R(GPIO_DR4R159,5262
#define GPIO_DR8R(GPIO_DR8R161,5347
#define GPIO_ODR(GPIO_ODR163,5432
#define GPIO_PUR(GPIO_PUR165,5514
#define GPIO_PDR(GPIO_PDR167,5598
#define GPIO_SLR(GPIO_SLR169,5690
#define GPIO_DEN(GPIO_DEN171,5772
#define GPIO_LOCK(GPIO_LOCK173,5844
#define GPIO_CR(GPIO_CR175,5918
#define GPIO_AMSEL(GPIO_AMSEL177,6004
#define GPIO_PCTL(GPIO_PCTL179,6084
#define GPIO_ADCCTL(GPIO_ADCCTL181,6163
#define GPIO_DMACTL(GPIO_DMACTL183,6242
#define GPIO_SI(GPIO_SI185,6326
#define GPIO_DR12R(GPIO_DR12R187,6412
#define GPIO_WAKEPEN(GPIO_WAKEPEN190,6546
#define GPIO_WAKELVL(GPIO_WAKELVL193,6675
#define GPIO_WAKESTAT(GPIO_WAKESTAT196,6805
#define GPIO_PP(GPIO_PP198,6892
#define GPIO_PC(GPIO_PC200,6984
#define GPIO_PERIPH_ID0(GPIO_PERIPH_ID0203,7080
#define GPIO_PERIPH_ID1(GPIO_PERIPH_ID1205,7175
#define GPIO_PERIPH_ID2(GPIO_PERIPH_ID2207,7270
#define GPIO_PERIPH_ID3(GPIO_PERIPH_ID3209,7365
#define GPIO_PERIPH_ID4(GPIO_PERIPH_ID4211,7460
#define GPIO_PERIPH_ID5(GPIO_PERIPH_ID5213,7555
#define GPIO_PERIPH_ID6(GPIO_PERIPH_ID6215,7650
#define GPIO_PERIPH_ID7(GPIO_PERIPH_ID7217,7745
#define GPIO_PCELL_ID0(GPIO_PCELL_ID0220,7840
#define GPIO_PCELL_ID1(GPIO_PCELL_ID1222,7934
#define GPIO_PCELL_ID2(GPIO_PCELL_ID2224,8028
#define GPIO_PCELL_ID3(GPIO_PCELL_ID3226,8122
#define GPIO_IM_DMAIME GPIO_IM_DMAIME233,8347
#define GPIO_RIS_DMARIS GPIO_RIS_DMARIS240,8565
#define GPIO_MIS_DMAMIS GPIO_MIS_DMAMIS247,8789
#define GPIO_ICR_DMAIC GPIO_ICR_DMAIC254,8992
#define GPIO_LOCK_UNLOCK_CODE GPIO_LOCK_UNLOCK_CODE261,9195
#define GPIO_LOCK_STATUS GPIO_LOCK_STATUS263,9264
#define GPIO_PCTL_AF(GPIO_PCTL_AF270,9451
#define GPIO_PCTL_MASK(GPIO_PCTL_MASK272,9542
#define GPIO_SI_SUM GPIO_SI_SUM279,9730
#define GPIO_WAKEPEN_WAKEP7 GPIO_WAKEPEN_WAKEP7287,9960
#define GPIO_WAKEPEN_WAKEP6 GPIO_WAKEPEN_WAKEP6289,10024
#define GPIO_WAKEPEN_WAKEP5 GPIO_WAKEPEN_WAKEP5291,10088
#define GPIO_WAKEPEN_WAKEP4 GPIO_WAKEPEN_WAKEP4293,10152
#define GPIO_WAKELVL_WAKELVL7 GPIO_WAKELVL_WAKELVL7300,10325
#define GPIO_WAKELVL_WAKELVL6 GPIO_WAKELVL_WAKELVL6302,10388
#define GPIO_WAKELVL_WAKELVL5 GPIO_WAKELVL_WAKELVL5304,10451
#define GPIO_WAKELVL_WAKELVL4 GPIO_WAKELVL_WAKELVL4306,10514
#define GPIO_WAKESTAT_STAT7 GPIO_WAKESTAT_STAT7313,10691
#define GPIO_WAKESTAT_STAT6 GPIO_WAKESTAT_STAT6315,10755
#define GPIO_WAKESTAT_STAT5 GPIO_WAKESTAT_STAT5317,10819
#define GPIO_WAKESTAT_STAT4 GPIO_WAKESTAT_STAT4319,10883
#define GPIO_PP_EDE GPIO_PP_EDE326,11062
#define GPIO_PC_EDM(GPIO_PC_EDM333,11250
#define GPIO_PC_EDM_MASK(GPIO_PC_EDM_MASK335,11342
#define GPIO_PC_EDM_NORMAL GPIO_PC_EDM_NORMAL337,11445
#define GPIO_PC_EDM_ADD_6MA GPIO_PC_EDM_ADD_6MA340,11572
#define GPIO_PC_EDM_FULL_RANGE GPIO_PC_EDM_FULL_RANGE343,11712
#define GPIO_AF_PA0_U0RX GPIO_AF_PA0_U0RX354,12025
#define GPIO_AF_PA0_I2C9SCL GPIO_AF_PA0_I2C9SCL356,12092
#define GPIO_AF_PA0_T0CCP0 GPIO_AF_PA0_T0CCP0358,12190
#define GPIO_AF_PA0_CAN0RX GPIO_AF_PA0_CAN0RX360,12259
#define GPIO_AF_PA1_U0TX GPIO_AF_PA1_U0TX371,12578
#define GPIO_AF_PA1_I2C9SDA GPIO_AF_PA1_I2C9SDA373,12644
#define GPIO_AF_PA1_T0CCP1 GPIO_AF_PA1_T0CCP1375,12742
#define GPIO_AF_PA1_CAN0TX GPIO_AF_PA1_CAN0TX377,12812
#define GPIO_AF_PA2_U4RX GPIO_AF_PA2_U4RX388,13130
#define GPIO_AF_PA2_I2C8SCL GPIO_AF_PA2_I2C8SCL390,13197
#define GPIO_AF_PA2_T1CCP0 GPIO_AF_PA2_T1CCP0392,13295
#define GPIO_AF_PA2_SSI0CLK GPIO_AF_PA2_SSI0CLK394,13362
#define GPIO_AF_PA3_U4TX GPIO_AF_PA3_U4TX405,13682
#define GPIO_AF_PA3_I2C8SDA GPIO_AF_PA3_I2C8SDA407,13748
#define GPIO_AF_PA3_T1CCP1 GPIO_AF_PA3_T1CCP1409,13846
#define GPIO_AF_PA3_SSI0FSS GPIO_AF_PA3_SSI0FSS411,13920
#define GPIO_AF_PA4_U3RX GPIO_AF_PA4_U3RX422,14239
#define GPIO_AF_PA4_I2C7SCL GPIO_AF_PA4_I2C7SCL424,14306
#define GPIO_AF_PA4_T2CCP0 GPIO_AF_PA4_T2CCP0426,14404
#define GPIO_AF_PA4_SSI0XDAT0 GPIO_AF_PA4_SSI0XDAT0428,14490
#define GPIO_AF_PA5_U3TX GPIO_AF_PA5_U3TX439,14810
#define GPIO_AF_PA5_I2C7SDA GPIO_AF_PA5_I2C7SDA441,14876
#define GPIO_AF_PA5_T2CCP1 GPIO_AF_PA5_T2CCP1443,14974
#define GPIO_AF_PA5_SSI0XDAT1 GPIO_AF_PA5_SSI0XDAT1445,15060
#define GPIO_AF_PA6_U2RX GPIO_AF_PA6_U2RX456,15379
#define GPIO_AF_PA6_I2C6SCL GPIO_AF_PA6_I2C6SCL458,15446
#define GPIO_AF_PA6_T3CCP0 GPIO_AF_PA6_T3CCP0460,15544
#define GPIO_AF_PA6_USB0EPEN GPIO_AF_PA6_USB0EPEN462,15642
#define GPIO_AF_PA6_SSI0XDAT2 GPIO_AF_PA6_SSI0XDAT2464,15728
#define GPIO_AF_PA6_EN0RXCK GPIO_AF_PA6_EN0RXCK466,15802
#define GPIO_AF_PA6_EPI0S8 GPIO_AF_PA6_EPI0S8468,15873
#define GPIO_AF_PA7_U2TX GPIO_AF_PA7_U2TX479,16193
#define GPIO_AF_PA7_I2C6SDA GPIO_AF_PA7_I2C6SDA481,16259
#define GPIO_AF_PA7_T3CCP1 GPIO_AF_PA7_T3CCP1483,16357
#define GPIO_AF_PA7_USB0PFLT GPIO_AF_PA7_USB0PFLT485,16440
#define GPIO_AF_PA7_USB0EPEN GPIO_AF_PA7_USB0EPEN487,16538
#define GPIO_AF_PA7_SSI0XDAT3 GPIO_AF_PA7_SSI0XDAT3489,16625
#define GPIO_AF_PA7_EPI0S9 GPIO_AF_PA7_EPI0S9491,16696
#define GPIO_AF_PB0_U1RX GPIO_AF_PB0_U1RX502,17015
#define GPIO_AF_PB0_I2C5SCL GPIO_AF_PB0_I2C5SCL504,17082
#define GPIO_AF_PB0_T4CCP0 GPIO_AF_PB0_T4CCP0506,17180
#define GPIO_AF_PB0_CAN1RX GPIO_AF_PB0_CAN1RX508,17249
#define GPIO_AF_PB1_U1TX GPIO_AF_PB1_U1TX519,17568
#define GPIO_AF_PB1_I2C5SDA GPIO_AF_PB1_I2C5SDA521,17634
#define GPIO_AF_PB1_T4CCP1 GPIO_AF_PB1_T4CCP1523,17732
#define GPIO_AF_PB1_CAN1TX GPIO_AF_PB1_CAN1TX525,17802
#define GPIO_AF_PB2_I2C0SCL GPIO_AF_PB2_I2C0SCL536,18117
#define GPIO_AF_PB2_T5CCP0 GPIO_AF_PB2_T5CCP0538,18215
#define GPIO_AF_PB2_EN0MDC GPIO_AF_PB2_EN0MDC540,18296
#define GPIO_AF_PB2_USB0STP GPIO_AF_PB2_USB0STP543,18454
#define GPIO_AF_PB2_EPI0S27 GPIO_AF_PB2_EPI0S27545,18526
#define GPIO_AF_PB3_I2C0SDA GPIO_AF_PB3_I2C0SDA556,18841
#define GPIO_AF_PB3_T5CCP1 GPIO_AF_PB3_T5CCP1558,18939
#define GPIO_AF_PB3_EN0MDIO GPIO_AF_PB3_EN0MDIO560,19034
#define GPIO_AF_PB3_USB0CLK GPIO_AF_PB3_USB0CLK562,19119
#define GPIO_AF_PB3_EPI0S28 GPIO_AF_PB3_EPI0S28564,19191
#define GPIO_AF_PB4_U0CTS GPIO_AF_PB4_U0CTS575,19548
#define GPIO_AF_PB4_I2C5SCL GPIO_AF_PB4_I2C5SCL577,19615
#define GPIO_AF_PB4_SSI1FSS GPIO_AF_PB4_SSI1FSS579,19689
#define GPIO_AF_PB5_U0RTS GPIO_AF_PB5_U0RTS590,20049
#define GPIO_AF_PB5_I2C5SDA GPIO_AF_PB5_I2C5SDA592,20115
#define GPIO_AF_PB5_SSI1CLK GPIO_AF_PB5_SSI1CLK594,20182
#define GPIO_AF_PB6_I2C6SCL GPIO_AF_PB6_I2C6SCL605,20498
#define GPIO_AF_PB6_T6CCP0 GPIO_AF_PB6_T6CCP0607,20596
#define GPIO_AF_PB7_I2C6SDA GPIO_AF_PB7_I2C6SDA618,20910
#define GPIO_AF_PB7_T6CCP1 GPIO_AF_PB7_T6CCP1620,21010
#define GPIO_AF_PC0_TCK GPIO_AF_PC0_TCK631,21327
#define GPIO_AF_PC1_TMS GPIO_AF_PC1_TMS642,21642
#define GPIO_AF_PC2_TDI GPIO_AF_PC2_TDI653,21947
#define GPIO_AF_PC3_TDO GPIO_AF_PC3_TDO664,22260
#define GPIO_AF_PC4_U7RX GPIO_AF_PC4_U7RX675,22578
#define GPIO_AF_PC4_T7CCP0 GPIO_AF_PC4_T7CCP0677,22676
#define GPIO_AF_PC4_EPI0S7 GPIO_AF_PC4_EPI0S7679,22746
#define GPIO_AF_PC5_U7TX GPIO_AF_PC5_U7TX690,23066
#define GPIO_AF_PC5_T7CCP1 GPIO_AF_PC5_T7CCP1692,23164
#define GPIO_AF_PC5_RTCCLK GPIO_AF_PC5_RTCCLK694,23279
#define GPIO_AF_PC5_EPI0S6 GPIO_AF_PC5_EPI0S6696,23349
#define GPIO_AF_PC6_U5RX GPIO_AF_PC6_U5RX707,23668
#define GPIO_AF_PC6_EPI0S5 GPIO_AF_PC6_EPI0S5709,23738
#define GPIO_AF_PC7_U5TX GPIO_AF_PC7_U5TX720,24058
#define GPIO_AF_PC7_EPI0S4 GPIO_AF_PC7_EPI0S4722,24128
#define GPIO_AF_PD0_I2C7SCL GPIO_AF_PD0_I2C7SCL733,24444
#define GPIO_AF_PD0_T0CCP0 GPIO_AF_PD0_T0CCP0735,24542
#define GPIO_AF_PD0_C0O GPIO_AF_PD0_C0O737,24617
#define GPIO_AF_PD0_SSI2XDAT1 GPIO_AF_PD0_SSI2XDAT1739,24703
#define GPIO_AF_PD1_I2C7SDA GPIO_AF_PD1_I2C7SDA750,25018
#define GPIO_AF_PD1_T0CCP1 GPIO_AF_PD1_T0CCP1752,25116
#define GPIO_AF_PD1_C1O GPIO_AF_PD1_C1O754,25191
#define GPIO_AF_PD1_SSI2XDAT0 GPIO_AF_PD1_SSI2XDAT0756,25277
#define GPIO_AF_PD2_I2C8SCL GPIO_AF_PD2_I2C8SCL767,25593
#define GPIO_AF_PD2_T1CCP0 GPIO_AF_PD2_T1CCP0769,25691
#define GPIO_AF_PD2_C2O GPIO_AF_PD2_C2O771,25766
#define GPIO_AF_PD2_SSI2FSS GPIO_AF_PD2_SSI2FSS773,25840
#define GPIO_AF_PD3_I2C8SDA GPIO_AF_PD3_I2C8SDA784,26155
#define GPIO_AF_PD3_T1CCP1 GPIO_AF_PD3_T1CCP1786,26253
#define GPIO_AF_PD3_SSI2CLK GPIO_AF_PD3_SSI2CLK788,26320
#define GPIO_AF_PD4_U2RX GPIO_AF_PD4_U2RX799,26639
#define GPIO_AF_PD4_T3CCP0 GPIO_AF_PD4_T3CCP0801,26737
#define GPIO_AF_PD4_SSI1XDAT2 GPIO_AF_PD4_SSI1XDAT2803,26823
#define GPIO_AF_PD5_U2TX GPIO_AF_PD5_U2TX814,27143
#define GPIO_AF_PD5_T3CCP1 GPIO_AF_PD5_T3CCP1816,27241
#define GPIO_AF_PD5_SSI1XDAT3 GPIO_AF_PD5_SSI1XDAT3818,27327
#define GPIO_AF_PD6_U2RTS GPIO_AF_PD6_U2RTS829,27685
#define GPIO_AF_PD6_T4CCP0 GPIO_AF_PD6_T4CCP0831,27783
#define GPIO_AF_PD6_USB0EPEN GPIO_AF_PD6_USB0EPEN833,27881
#define GPIO_AF_PD6_SSI2XDAT3 GPIO_AF_PD6_SSI2XDAT3835,27967
#define GPIO_AF_PD7_U2CTS GPIO_AF_PD7_U2CTS846,28324
#define GPIO_AF_PD7_T4CCP1 GPIO_AF_PD7_T4CCP1848,28422
#define GPIO_AF_PD7_USB0PFLT GPIO_AF_PD7_USB0PFLT850,28505
#define GPIO_AF_PD7_NMI GPIO_AF_PD7_NMI852,28575
#define GPIO_AF_PD7_SSI2XDAT2 GPIO_AF_PD7_SSI2XDAT2854,28661
#define GPIO_AF_PE0_U1RTS GPIO_AF_PE0_U1RTS865,29019
#define GPIO_AF_PE1_U1DSR GPIO_AF_PE1_U1DSR876,29370
#define GPIO_AF_PE2_U1DCD GPIO_AF_PE2_U1DCD887,29726
#define GPIO_AF_PE3_U1DTR GPIO_AF_PE3_U1DTR898,30082
#define GPIO_AF_PE3_OWIRE GPIO_AF_PE3_OWIRE900,30152
#define GPIO_AF_PE4_U1RI GPIO_AF_PE4_U1RI911,30503
#define GPIO_AF_PE4_SSI1XDAT0 GPIO_AF_PE4_SSI1XDAT0913,30589
#define GPIO_AF_PE5_SSI1XDAT1 GPIO_AF_PE5_SSI1XDAT1924,30924
#define GPIO_AF_PE6_U0CTS GPIO_AF_PE6_U0CTS935,31281
#define GPIO_AF_PE6_I2C9SCL GPIO_AF_PE6_I2C9SCL937,31348
#define GPIO_AF_PE7_U0RTS GPIO_AF_PE7_U0RTS948,31707
#define GPIO_AF_PE7_I2C9SDA GPIO_AF_PE7_I2C9SDA950,31773
#define GPIO_AF_PE7_NMI GPIO_AF_PE7_NMI952,31843
#define GPIO_AF_PF0_EN0LED0 GPIO_AF_PF0_EN0LED0963,32156
#define GPIO_AF_PF0_M0PWM0 GPIO_AF_PF0_M0PWM0965,32234
#define GPIO_AF_PF0_SSI3XDAT1 GPIO_AF_PF0_SSI3XDAT1967,32320
#define GPIO_AF_PF0_TRD2 GPIO_AF_PF0_TRD2969,32382
#define GPIO_AF_PF1_EN0LED2 GPIO_AF_PF1_EN0LED2980,32696
#define GPIO_AF_PF1_M0PWM1 GPIO_AF_PF1_M0PWM1982,32774
#define GPIO_AF_PF1_SSI3XDAT0 GPIO_AF_PF1_SSI3XDAT0984,32860
#define GPIO_AF_PF1_TRD1 GPIO_AF_PF1_TRD1986,32922
#define GPIO_AF_PF2_EN0MDC GPIO_AF_PF2_EN0MDC997,33252
#define GPIO_AF_PF2_M0PWM2 GPIO_AF_PF2_M0PWM2999,33330
#define GPIO_AF_PF2_SSI3FSS GPIO_AF_PF2_SSI3FSS1001,33404
#define GPIO_AF_PF2_TRD0 GPIO_AF_PF2_TRD01003,33466
#define GPIO_AF_PF3_EN0MDIO GPIO_AF_PF3_EN0MDIO1014,33810
#define GPIO_AF_PF3_M0PWM3 GPIO_AF_PF3_M0PWM31016,33888
#define GPIO_AF_PF3_SSI3CLK GPIO_AF_PF3_SSI3CLK1018,33955
#define GPIO_AF_PF3_TRCLK GPIO_AF_PF3_TRCLK1020,34016
#define GPIO_AF_PF4_EN0LED1 GPIO_AF_PF4_EN0LED11031,34330
#define GPIO_AF_PF4_M0FAULT0 GPIO_AF_PF4_M0FAULT01033,34414
#define GPIO_AF_PF4_SSI3XDAT2 GPIO_AF_PF4_SSI3XDAT21035,34500
#define GPIO_AF_PF4_TRD3 GPIO_AF_PF4_TRD31037,34562
#define GPIO_AF_PF5_SSI3XDAT3 GPIO_AF_PF5_SSI3XDAT31048,34897
#define GPIO_AF_PF6_LCDMCLK GPIO_AF_PF6_LCDMCLK1059,35266
#define GPIO_AF_PF7_LCDDATA02 GPIO_AF_PF7_LCDDATA021070,35591
#define GPIO_AF_PG0_I2C1SCL GPIO_AF_PG0_I2C1SCL1081,35907
#define GPIO_AF_PG0_EN0PPS GPIO_AF_PG0_EN0PPS1083,35996
#define GPIO_AF_PG0_M0PWM4 GPIO_AF_PG0_M0PWM41085,36074
#define GPIO_AF_PG0_EPI0S11 GPIO_AF_PG0_EPI0S111087,36145
#define GPIO_AF_PG1_I2C1SDA GPIO_AF_PG1_I2C1SDA1098,36460
#define GPIO_AF_PG1_M0PWM5 GPIO_AF_PG1_M0PWM51100,36538
#define GPIO_AF_PG1_EPI0S10 GPIO_AF_PG1_EPI0S101102,36609
#define GPIO_AF_PG2_I2C2SCL GPIO_AF_PG2_I2C2SCL1113,36925
#define GPIO_AF_PG2_EN0TXCK GPIO_AF_PG2_EN0TXCK1115,36999
#define GPIO_AF_PG2_SSI2XDAT3 GPIO_AF_PG2_SSI2XDAT31117,37086
#define GPIO_AF_PG3_I2C2SDA GPIO_AF_PG3_I2C2SDA1128,37401
#define GPIO_AF_PG3_EN0TXEN GPIO_AF_PG3_EN0TXEN1130,37476
#define GPIO_AF_PG3_SSI2XDAT2 GPIO_AF_PG3_SSI2XDAT21132,37563
#define GPIO_AF_PG4_U0CTS GPIO_AF_PG4_U0CTS1143,37920
#define GPIO_AF_PG4_I2C3SCL GPIO_AF_PG4_I2C3SCL1145,37987
#define GPIO_AF_PG4_OWIRE GPIO_AF_PG4_OWIRE1147,38057
#define GPIO_AF_PG4_EN0TXD0 GPIO_AF_PG4_EN0TXD01149,38132
#define GPIO_AF_PG4_SSI2XDAT1 GPIO_AF_PG4_SSI2XDAT11151,38219
#define GPIO_AF_PG5_U0RTS GPIO_AF_PG5_U0RTS1162,38579
#define GPIO_AF_PG5_I2C3SDA GPIO_AF_PG5_I2C3SDA1164,38645
#define GPIO_AF_PG5_OWALT GPIO_AF_PG5_OWALT1166,38744
#define GPIO_AF_PG5_EN0TXD1 GPIO_AF_PG5_EN0TXD11168,38819
#define GPIO_AF_PG5_SSI2XDAT0 GPIO_AF_PG5_SSI2XDAT01170,38906
#define GPIO_AF_PG6_I2C4SCL GPIO_AF_PG6_I2C4SCL1181,39222
#define GPIO_AF_PG6_OWIRE GPIO_AF_PG6_OWIRE1183,39292
#define GPIO_AF_PG6_EN0RXER GPIO_AF_PG6_EN0RXER1185,39365
#define GPIO_AF_PG6_SSI2FSS GPIO_AF_PG6_SSI2FSS1187,39440
#define GPIO_AF_PG7_I2C4SDA GPIO_AF_PG7_I2C4SDA1198,39755
#define GPIO_AF_PG7_OWIRE GPIO_AF_PG7_OWIRE1200,39825
#define GPIO_AF_PG7_EN0RXDV GPIO_AF_PG7_EN0RXDV1202,39903
#define GPIO_AF_PG7_SSI2CLK GPIO_AF_PG7_SSI2CLK1204,39971
#define GPIO_AF_PH0_U0RTS GPIO_AF_PH0_U0RTS1215,40331
#define GPIO_AF_PH0_EPI0S0 GPIO_AF_PH0_EPI0S01217,40401
#define GPIO_AF_PH1_U0CTS GPIO_AF_PH1_U0CTS1228,40758
#define GPIO_AF_PH1_EPI0S1 GPIO_AF_PH1_EPI0S11230,40828
#define GPIO_AF_PH2_U0DCD GPIO_AF_PH2_U0DCD1241,41185
#define GPIO_AF_PH2_EPI0S2 GPIO_AF_PH2_EPI0S21243,41255
#define GPIO_AF_PH3_U0DSR GPIO_AF_PH3_U0DSR1254,41607
#define GPIO_AF_PH3_EPI0S3 GPIO_AF_PH3_EPI0S31256,41677
#define GPIO_AF_PH4_U0DTR GPIO_AF_PH4_U0DTR1267,42034
#define GPIO_AF_PH5_U0RI GPIO_AF_PH5_U0RI1278,42385
#define GPIO_AF_PH5_EN0PPS GPIO_AF_PH5_EN0PPS1280,42474
#define GPIO_AF_PH6_U5RX GPIO_AF_PH6_U5RX1291,42793
#define GPIO_AF_PH6_U7RX GPIO_AF_PH6_U7RX1293,42863
#define GPIO_AF_PH7_U5TX GPIO_AF_PH7_U5TX1304,43182
#define GPIO_AF_PH7_U7TX GPIO_AF_PH7_U7TX1306,43253
#define GPIO_AF_PJ0_U3RX GPIO_AF_PJ0_U3RX1317,43571
#define GPIO_AF_PJ0_EN0PPS GPIO_AF_PJ0_EN0PPS1319,43660
#define GPIO_AF_PJ1_U3TX GPIO_AF_PJ1_U3TX1330,43979
#define GPIO_AF_PJ2_U2RTS GPIO_AF_PJ2_U2RTS1341,44336
#define GPIO_AF_PJ2_LCDDATA14 GPIO_AF_PJ2_LCDDATA141343,44413
#define GPIO_AF_PJ3_U2CTS GPIO_AF_PJ3_U2CTS1354,44770
#define GPIO_AF_PJ3_LCDDATA15 GPIO_AF_PJ3_LCDDATA151356,44847
#define GPIO_AF_PJ4_U3RTS GPIO_AF_PJ4_U3RTS1367,45205
#define GPIO_AF_PJ4_LCDDATA16 GPIO_AF_PJ4_LCDDATA161369,45276
#define GPIO_AF_PJ5_U3CTS GPIO_AF_PJ5_U3CTS1380,45633
#define GPIO_AF_PJ5_LCDDATA17 GPIO_AF_PJ5_LCDDATA171382,45704
#define GPIO_AF_PJ6_U4RTS GPIO_AF_PJ6_U4RTS1393,46062
#define GPIO_AF_PJ6_LCDAC GPIO_AF_PJ6_LCDAC1395,46153
#define GPIO_AF_PJ7_U4CTS GPIO_AF_PJ7_U4CTS1406,46510
#define GPIO_AF_PK0_U4RX GPIO_AF_PK0_U4RX1417,46828
#define GPIO_AF_PK0_EPI0S0 GPIO_AF_PK0_EPI0S01419,46898
#define GPIO_AF_PK1_U4TX GPIO_AF_PK1_U4TX1430,47218
#define GPIO_AF_PK1_EPI0S1 GPIO_AF_PK1_EPI0S11432,47288
#define GPIO_AF_PK2_U4RTS GPIO_AF_PK2_U4RTS1443,47646
#define GPIO_AF_PK2_EPI0S2 GPIO_AF_PK2_EPI0S21445,47716
#define GPIO_AF_PK3_U4CTS GPIO_AF_PK3_U4CTS1456,48073
#define GPIO_AF_PK3_EPI0S3 GPIO_AF_PK3_EPI0S31458,48143
#define GPIO_AF_PK4_I2C3SCL GPIO_AF_PK4_I2C3SCL1469,48459
#define GPIO_AF_PK4_EN0LED0 GPIO_AF_PK4_EN0LED01471,48524
#define GPIO_AF_PK4_M0PWM6 GPIO_AF_PK4_M0PWM61473,48602
#define GPIO_AF_PK4_EN0INTRN GPIO_AF_PK4_EN0INTRN1475,48693
#define GPIO_AF_PK4_EN0RXD3 GPIO_AF_PK4_EN0RXD31477,48767
#define GPIO_AF_PK4_EPI0S32 GPIO_AF_PK4_EPI0S321479,48839
#define GPIO_AF_PK5_I2C3SDA GPIO_AF_PK5_I2C3SDA1490,49154
#define GPIO_AF_PK5_EN0LED2 GPIO_AF_PK5_EN0LED21492,49219
#define GPIO_AF_PK5_M0PWM7 GPIO_AF_PK5_M0PWM71494,49297
#define GPIO_AF_PK5_EN0RXD2 GPIO_AF_PK5_EN0RXD21496,49371
#define GPIO_AF_PK5_EPI0S31 GPIO_AF_PK5_EPI0S311498,49443
#define GPIO_AF_PK6_I2C4SCL GPIO_AF_PK6_I2C4SCL1509,49759
#define GPIO_AF_PK6_EN0LED1 GPIO_AF_PK6_EN0LED11511,49824
#define GPIO_AF_PK6_M0FAULT1 GPIO_AF_PK6_M0FAULT11513,49908
#define GPIO_AF_PK6_EN0TXD2 GPIO_AF_PK6_EN0TXD21515,49983
#define GPIO_AF_PK6_EPI0S25 GPIO_AF_PK6_EPI0S251517,50055
#define GPIO_AF_PK7_U0RI GPIO_AF_PK7_U0RI1528,50407
#define GPIO_AF_PK7_I2C4SDA GPIO_AF_PK7_I2C4SDA1530,50473
#define GPIO_AF_PK7_RTCCLK GPIO_AF_PK7_RTCCLK1532,50588
#define GPIO_AF_PK7_M0FAULT2 GPIO_AF_PK7_M0FAULT21534,50672
#define GPIO_AF_PK7_EN0TXD3 GPIO_AF_PK7_EN0TXD31536,50747
#define GPIO_AF_PK7_EPI0S24 GPIO_AF_PK7_EPI0S241538,50819
#define GPIO_AF_PL0_I2C2SDA GPIO_AF_PL0_I2C2SDA1549,51134
#define GPIO_AF_PL0_M0FAULT3 GPIO_AF_PL0_M0FAULT31551,51218
#define GPIO_AF_PL0_USB0D0 GPIO_AF_PL0_USB0D01553,51277
#define GPIO_AF_PL0_EPI0S16 GPIO_AF_PL0_EPI0S161555,51349
#define GPIO_AF_PL1_I2C2SCL GPIO_AF_PL1_I2C2SCL1566,51665
#define GPIO_AF_PL1_PHA0 GPIO_AF_PL1_PHA01568,51734
#define GPIO_AF_PL1_USB0D1 GPIO_AF_PL1_USB0D11570,51793
#define GPIO_AF_PL1_EPI0S17 GPIO_AF_PL1_EPI0S171572,51865
#define GPIO_AF_PL2_C0O GPIO_AF_PL2_C0O1583,52189
#define GPIO_AF_PL2_PHB0 GPIO_AF_PL2_PHB01585,52258
#define GPIO_AF_PL2_USB0D2 GPIO_AF_PL2_USB0D21587,52317
#define GPIO_AF_PL2_EPI0S18 GPIO_AF_PL2_EPI0S181589,52389
#define GPIO_AF_PL3_C1O GPIO_AF_PL3_C1O1600,52713
#define GPIO_AF_PL3_IDX0 GPIO_AF_PL3_IDX01602,52780
#define GPIO_AF_PL3_USB0D3 GPIO_AF_PL3_USB0D31604,52839
#define GPIO_AF_PL3_EPI0S19 GPIO_AF_PL3_EPI0S191606,52911
#define GPIO_AF_PL4_T0CCP0 GPIO_AF_PL4_T0CCP01617,53258
#define GPIO_AF_PL4_USB0D4 GPIO_AF_PL4_USB0D41619,53317
#define GPIO_AF_PL4_EPI0S26 GPIO_AF_PL4_EPI0S261621,53389
#define GPIO_AF_PL5_T0CCP1 GPIO_AF_PL5_T0CCP11632,53736
#define GPIO_AF_PL5_USB0D5 GPIO_AF_PL5_USB0D51634,53795
#define GPIO_AF_PL5_EPI0S33 GPIO_AF_PL5_EPI0S331636,53867
#define GPIO_AF_PL6_T1CCP0 GPIO_AF_PL6_T1CCP01647,54214
#define GPIO_AF_PL7_T1CCP1 GPIO_AF_PL7_T1CCP11658,54560
#define GPIO_AF_PM0_T2CCP0 GPIO_AF_PM0_T2CCP01669,54906
#define GPIO_AF_PM0_EPI0S15 GPIO_AF_PM0_EPI0S151671,54977
#define GPIO_AF_PM1_T2CCP1 GPIO_AF_PM1_T2CCP11682,55324
#define GPIO_AF_PM1_EPI0S14 GPIO_AF_PM1_EPI0S141684,55395
#define GPIO_AF_PM2_T3CCP0 GPIO_AF_PM2_T3CCP01695,55742
#define GPIO_AF_PM2_EPI0S13 GPIO_AF_PM2_EPI0S131697,55813
#define GPIO_AF_PM3_T3CCP1 GPIO_AF_PM3_T3CCP11708,56160
#define GPIO_AF_PM3_EPI0S12 GPIO_AF_PM3_EPI0S121710,56231
#define GPIO_AF_PM4_U0CTS GPIO_AF_PM4_U0CTS1721,56588
#define GPIO_AF_PM4_T4CCP0 GPIO_AF_PM4_T4CCP01723,56686
#define GPIO_AF_PM4_EN0RREF_CLK GPIO_AF_PM4_EN0RREF_CLK1725,56761
#define GPIO_AF_PM5_U0DCD GPIO_AF_PM5_U0DCD1736,57118
#define GPIO_AF_PM5_T4CCP1 GPIO_AF_PM5_T4CCP11738,57216
#define GPIO_AF_PM6_U0DSR GPIO_AF_PM6_U0DSR1749,57567
#define GPIO_AF_PM6_T5CCP0 GPIO_AF_PM6_T5CCP01751,57665
#define GPIO_AF_PM6_EN0CRS GPIO_AF_PM6_EN0CRS1753,57738
#define GPIO_AF_PM7_U0RI GPIO_AF_PM7_U0RI1764,58090
#define GPIO_AF_PM7_T5CCP1 GPIO_AF_PM7_T5CCP11766,58188
#define GPIO_AF_PM7_EN0COL GPIO_AF_PM7_EN0COL1768,58264
#define GPIO_AF_PN0_U1RTS GPIO_AF_PN0_U1RTS1779,58622
#define GPIO_AF_PN1_U1CTS GPIO_AF_PN1_U1CTS1790,58978
#define GPIO_AF_PN2_U1DCD GPIO_AF_PN2_U1DCD1801,59334
#define GPIO_AF_PN2_U2RTS GPIO_AF_PN2_U2RTS1803,59443
#define GPIO_AF_PN2_EPI0S29 GPIO_AF_PN2_EPI0S291805,59514
#define GPIO_AF_PN3_U1DSR GPIO_AF_PN3_U1DSR1816,59866
#define GPIO_AF_PN3_U2CTS GPIO_AF_PN3_U2CTS1818,59974
#define GPIO_AF_PN3_EPI0S30 GPIO_AF_PN3_EPI0S301820,60045
#define GPIO_AF_PN4_U1DTR GPIO_AF_PN4_U1DTR1831,60402
#define GPIO_AF_PN4_U3RTS GPIO_AF_PN4_U3RTS1833,60511
#define GPIO_AF_PN4_I2C2SDA GPIO_AF_PN4_I2C2SDA1835,60577
#define GPIO_AF_PN4_EPI0S34 GPIO_AF_PN4_EPI0S341837,60648
#define GPIO_AF_PN5_U1RI GPIO_AF_PN5_U1RI1848,61000
#define GPIO_AF_PN5_U3CTS GPIO_AF_PN5_U3CTS1850,61108
#define GPIO_AF_PN5_I2C2SCL GPIO_AF_PN5_I2C2SCL1852,61175
#define GPIO_AF_PN5_EPI0S35 GPIO_AF_PN5_EPI0S351854,61246
#define GPIO_AF_PN6_U4RTS GPIO_AF_PN6_U4RTS1865,61604
#define GPIO_AF_PN6_EN0TXER GPIO_AF_PN6_EN0TXER1867,61678
#define GPIO_AF_PN6_LCDDATA13 GPIO_AF_PN6_LCDDATA131869,61756
#define GPIO_AF_PN7_U1RTS GPIO_AF_PN7_U1RTS1880,62114
#define GPIO_AF_PN7_U4CTS GPIO_AF_PN7_U4CTS1882,62222
#define GPIO_AF_PN7_LCDDATA12 GPIO_AF_PN7_LCDDATA121884,62299
#define GPIO_AF_PP0_U6RX GPIO_AF_PP0_U6RX1895,62618
#define GPIO_AF_PP0_T6CCP0 GPIO_AF_PP0_T6CCP01897,62716
#define GPIO_AF_PP0_EN0INTRN GPIO_AF_PP0_EN0INTRN1899,62807
#define GPIO_AF_PP0_SSI3XDAT2 GPIO_AF_PP0_SSI3XDAT21901,62893
#define GPIO_AF_PP1_U6TX GPIO_AF_PP1_U6TX1912,63213
#define GPIO_AF_PP1_T6CCP1 GPIO_AF_PP1_T6CCP11914,63311
#define GPIO_AF_PP1_SSI3XDAT3 GPIO_AF_PP1_SSI3XDAT31916,63397
#define GPIO_AF_PP2_U0DTR GPIO_AF_PP2_U0DTR1927,63754
#define GPIO_AF_PP2_USB0NXT GPIO_AF_PP2_USB0NXT1929,63862
#define GPIO_AF_PP2_EPI0S29 GPIO_AF_PP2_EPI0S291931,63934
#define GPIO_AF_PP3_U1CTS GPIO_AF_PP3_U1CTS1942,64291
#define GPIO_AF_PP3_U0DCD GPIO_AF_PP3_U0DCD1944,64399
#define GPIO_AF_PP3_RTCCLK GPIO_AF_PP3_RTCCLK1946,64514
#define GPIO_AF_PP3_USB0DIR GPIO_AF_PP3_USB0DIR1949,64649
#define GPIO_AF_PP3_EPI0S30 GPIO_AF_PP3_EPI0S301951,64721
#define GPIO_AF_PP4_U3RTS GPIO_AF_PP4_U3RTS1962,65079
#define GPIO_AF_PP4_U0DSR GPIO_AF_PP4_U0DSR1964,65182
#define GPIO_AF_PP4_OWIRE GPIO_AF_PP4_OWIRE1966,65252
#define GPIO_AF_PP4_USB0D7 GPIO_AF_PP4_USB0D71968,65311
#define GPIO_AF_PP5_U3CTS GPIO_AF_PP5_U3CTS1979,65668
#define GPIO_AF_PP5_I2C2SCL GPIO_AF_PP5_I2C2SCL1981,65735
#define GPIO_AF_PP5_OWALT GPIO_AF_PP5_OWALT1983,65834
#define GPIO_AF_PP5_USB0D6 GPIO_AF_PP5_USB0D61985,65893
#define GPIO_AF_PP6_U1DCD GPIO_AF_PP6_U1DCD1996,66250
#define GPIO_AF_PP6_I2C2SDA GPIO_AF_PP6_I2C2SDA1998,66316
#define GPIO_AF_PP7_OWIRE GPIO_AF_PP7_OWIRE2009,66634
#define GPIO_AF_PQ0_T6CCP0 GPIO_AF_PQ0_T6CCP02020,66980
#define GPIO_AF_PQ0_SSI3CLK GPIO_AF_PQ0_SSI3CLK2022,67047
#define GPIO_AF_PQ0_EPI0S20 GPIO_AF_PQ0_EPI0S202024,67119
#define GPIO_AF_PQ1_T6CCP1 GPIO_AF_PQ1_T6CCP12035,67466
#define GPIO_AF_PQ1_SSI3FSS GPIO_AF_PQ1_SSI3FSS2037,67540
#define GPIO_AF_PQ1_EPI0S21 GPIO_AF_PQ1_EPI0S212039,67612
#define GPIO_AF_PQ2_T7CCP0 GPIO_AF_PQ2_T7CCP02050,67959
#define GPIO_AF_PQ2_SSI3XDAT0 GPIO_AF_PQ2_SSI3XDAT02052,68045
#define GPIO_AF_PQ2_EPI0S22 GPIO_AF_PQ2_EPI0S222054,68117
#define GPIO_AF_PQ3_T7CCP1 GPIO_AF_PQ3_T7CCP12065,68464
#define GPIO_AF_PQ3_SSI3XDAT1 GPIO_AF_PQ3_SSI3XDAT12067,68550
#define GPIO_AF_PQ3_EPI0S23 GPIO_AF_PQ3_EPI0S232069,68622
#define GPIO_AF_PQ4_U1RX GPIO_AF_PQ4_U1RX2080,68941
#define GPIO_AF_PQ4_DIVSCLK GPIO_AF_PQ4_DIVSCLK2082,69020
#define GPIO_AF_PQ5_U1TX GPIO_AF_PQ5_U1TX2093,69339
#define GPIO_AF_PQ5_EN0RXD0 GPIO_AF_PQ5_EN0RXD02095,69413
#define GPIO_AF_PQ6_U1DTR GPIO_AF_PQ6_U1DTR2106,69770
#define GPIO_AF_PQ6_EN0RXD1 GPIO_AF_PQ6_EN0RXD12108,69844
#define GPIO_AF_PQ7_U1RI GPIO_AF_PQ7_U1RI2119,70196
#define GPIO_AF_PR0_U4TX GPIO_AF_PR0_U4TX2130,70515
#define GPIO_AF_PR0_I2C1SCL GPIO_AF_PR0_I2C1SCL2132,70582
#define GPIO_AF_PR0_M0PWM0 GPIO_AF_PR0_M0PWM02134,70660
#define GPIO_AF_PR0_LCDCP GPIO_AF_PR0_LCDCP2136,70739
#define GPIO_AF_PR1_U4RX GPIO_AF_PR1_U4RX2147,71058
#define GPIO_AF_PR1_I2C1SDA GPIO_AF_PR1_I2C1SDA2149,71124
#define GPIO_AF_PR1_M0PWM1 GPIO_AF_PR1_M0PWM12151,71202
#define GPIO_AF_PR1_LCDFP GPIO_AF_PR1_LCDFP2153,71290
#define GPIO_AF_PR2_I2C2SCL GPIO_AF_PR2_I2C2SCL2164,71606
#define GPIO_AF_PR2_M0PWM2 GPIO_AF_PR2_M0PWM22166,71684
#define GPIO_AF_PR2_LCDLP GPIO_AF_PR2_LCDLP2168,71771
#define GPIO_AF_PR3_I2C2SDA GPIO_AF_PR3_I2C2SDA2179,72086
#define GPIO_AF_PR3_M0PWM3 GPIO_AF_PR3_M0PWM32181,72164
#define GPIO_AF_PR3_LCDDATA03 GPIO_AF_PR3_LCDDATA032183,72240
#define GPIO_AF_PR4_I2C3SCL GPIO_AF_PR4_I2C3SCL2194,72556
#define GPIO_AF_PR4_T0CCP0 GPIO_AF_PR4_T0CCP02196,72654
#define GPIO_AF_PR4_M0PWM4 GPIO_AF_PR4_M0PWM42198,72732
#define GPIO_AF_PR4_LCDDATA00 GPIO_AF_PR4_LCDDATA002200,72808
#define GPIO_AF_PR5_U1RX GPIO_AF_PR5_U1RX2211,73127
#define GPIO_AF_PR5_I2C3SDA GPIO_AF_PR5_I2C3SDA2213,73193
#define GPIO_AF_PR5_T0CCP1 GPIO_AF_PR5_T0CCP12215,73291
#define GPIO_AF_PR5_M0PWM5 GPIO_AF_PR5_M0PWM52217,73369
#define GPIO_AF_PR5_LCDDATA01 GPIO_AF_PR5_LCDDATA012219,73445
#define GPIO_AF_PR6_U1TX GPIO_AF_PR6_U1TX2230,73765
#define GPIO_AF_PR6_I2C4SCL GPIO_AF_PR6_I2C4SCL2232,73832
#define GPIO_AF_PR6_T1CCP0 GPIO_AF_PR6_T1CCP02234,73930
#define GPIO_AF_PR6_M0PWM6 GPIO_AF_PR6_M0PWM62236,74008
#define GPIO_AF_PR6_LCDDATA04 GPIO_AF_PR6_LCDDATA042238,74084
#define GPIO_AF_PR7_I2C4SDA GPIO_AF_PR7_I2C4SDA2249,74399
#define GPIO_AF_PR7_T1CCP1 GPIO_AF_PR7_T1CCP12251,74497
#define GPIO_AF_PR7_M0PWM7 GPIO_AF_PR7_M0PWM72253,74575
#define GPIO_AF_PR7_EN0TXEN GPIO_AF_PR7_EN0TXEN2255,74650
#define GPIO_AF_PR7_LCDDATA05 GPIO_AF_PR7_LCDDATA052257,74727
#define GPIO_AF_PS0_T2CCP0 GPIO_AF_PS0_T2CCP02268,75074
#define GPIO_AF_PS0_M0FAULT0 GPIO_AF_PS0_M0FAULT02270,75158
#define GPIO_AF_PS0_LCDDATA20 GPIO_AF_PS0_LCDDATA202272,75229
#define GPIO_AF_PS1_T2CCP1 GPIO_AF_PS1_T2CCP12283,75576
#define GPIO_AF_PS1_M0FAULT1 GPIO_AF_PS1_M0FAULT12285,75660
#define GPIO_AF_PS1_LCDDATA21 GPIO_AF_PS1_LCDDATA212287,75731
#define GPIO_AF_PS2_U1DSR GPIO_AF_PS2_U1DSR2298,76083
#define GPIO_AF_PS2_T3CCP0 GPIO_AF_PS2_T3CCP02300,76181
#define GPIO_AF_PS2_M0FAULT2 GPIO_AF_PS2_M0FAULT22302,76265
#define GPIO_AF_PS2_LCDDATA22 GPIO_AF_PS2_LCDDATA222304,76336
#define GPIO_AF_PS3_T3CCP1 GPIO_AF_PS3_T3CCP12315,76683
#define GPIO_AF_PS3_M0FAULT3 GPIO_AF_PS3_M0FAULT32317,76769
#define GPIO_AF_PS3_LCDDATA23 GPIO_AF_PS3_LCDDATA232319,76842
#define GPIO_AF_PS4_T4CCP0 GPIO_AF_PS4_T4CCP02330,77191
#define GPIO_AF_PS4_PHA0 GPIO_AF_PS4_PHA02332,77260
#define GPIO_AF_PS4_EN0TXD0 GPIO_AF_PS4_EN0TXD02334,77335
#define GPIO_AF_PS4_LCDDATA06 GPIO_AF_PS4_LCDDATA062336,77412
#define GPIO_AF_PS5_T4CCP1 GPIO_AF_PS5_T4CCP12347,77759
#define GPIO_AF_PS5_PHB0 GPIO_AF_PS5_PHB02349,77828
#define GPIO_AF_PS5_EN0TXD1 GPIO_AF_PS5_EN0TXD12351,77903
#define GPIO_AF_PS5_LCDDATA07 GPIO_AF_PS5_LCDDATA072353,77980
#define GPIO_AF_PS6_T5CCP0 GPIO_AF_PS6_T5CCP02364,78327
#define GPIO_AF_PS6_IDX0 GPIO_AF_PS6_IDX02366,78394
#define GPIO_AF_PS6_EN0RXER GPIO_AF_PS6_EN0RXER2368,78467
#define GPIO_AF_PS6_LCDDATA08 GPIO_AF_PS6_LCDDATA082370,78544
#define GPIO_AF_PS7_T5CCP1 GPIO_AF_PS7_T5CCP12381,78891
#define GPIO_AF_PS7_EN0RXDV GPIO_AF_PS7_EN0RXDV2383,78969
#define GPIO_AF_PS7_LCDDATA09 GPIO_AF_PS7_LCDDATA092385,79046
#define GPIO_AF_PT0_T6CCP0 GPIO_AF_PT0_T6CCP02396,79393
#define GPIO_AF_PT0_CAN0RX GPIO_AF_PT0_CAN0RX2398,79462
#define GPIO_AF_PT0_EN0RXD0 GPIO_AF_PT0_EN0RXD02400,79536
#define GPIO_AF_PT0_LCDDATA10 GPIO_AF_PT0_LCDDATA102402,79614
#define GPIO_AF_PT1_T6CCP1 GPIO_AF_PT1_T6CCP12413,79961
#define GPIO_AF_PT1_CAN0TX GPIO_AF_PT1_CAN0TX2415,80031
#define GPIO_AF_PT1_EN0RXD1 GPIO_AF_PT1_EN0RXD12417,80105
#define GPIO_AF_PT1_LCDDATA11 GPIO_AF_PT1_LCDDATA112419,80183
#define GPIO_AF_PT2_T7CCP0 GPIO_AF_PT2_T7CCP02430,80530
#define GPIO_AF_PT2_CAN1RX GPIO_AF_PT2_CAN1RX2432,80599
#define GPIO_AF_PT2_LCDDATA18 GPIO_AF_PT2_LCDDATA182434,80670
#define GPIO_AF_PT3_T7CCP1 GPIO_AF_PT3_T7CCP12445,81017
#define GPIO_AF_PT3_CAN1TX GPIO_AF_PT3_CAN1TX2447,81087
#define GPIO_AF_PT3_LCDDATA19 GPIO_AF_PT3_LCDDATA192449,81158
enum gpio_mode {gpio_mode2453,81245
	GPIO_MODE_OUTPUT, /**< Configure pin as output */GPIO_MODE_OUTPUT2454,81262
	GPIO_MODE_INPUT, /**< Configure pin as input */GPIO_MODE_INPUT2455,81313
	GPIO_MODE_ANALOG /**< Configure pin as analog function */GPIO_MODE_ANALOG2456,81362
enum gpio_pull_up_down {gpio_pull_up_down2460,81474
	GPIO_PUPD_NONE, /**< Do not pull the pin high or low */GPIO_PUPD_NONE2461,81499
	GPIO_PUPD_PULLUP, /**< Pull the pin high */GPIO_PUPD_PULLUP2462,81556
	GPIO_PUPD_PULLDOWN, /**< Pull the pin low */GPIO_PUPD_PULLDOWN2463,81601
enum gpio_output_type {gpio_output_type2467,81694
	GPIO_OTYPE_PP, /**< Push-pull configuration */GPIO_OTYPE_PP2468,81718
	GPIO_OTYPE_OD, /**< Open drain configuration */GPIO_OTYPE_OD2469,81766
enum gpio_drive_strength {gpio_drive_strength2473,81865
	GPIO_DRIVE_2MA, /**< 2mA drive */GPIO_DRIVE_2MA2474,81892
	GPIO_DRIVE_4MA, /**< 4mA drive */GPIO_DRIVE_4MA2475,81927
	GPIO_DRIVE_6MA, /**< 6mA drive */GPIO_DRIVE_6MA2476,81962
	GPIO_DRIVE_8MA, /**< 8mA drive */GPIO_DRIVE_8MA2477,81997
	GPIO_DRIVE_10MA, /**< 10mA drive */GPIO_DRIVE_10MA2478,82032
	GPIO_DRIVE_12MA /**< 12mA drive */GPIO_DRIVE_12MA2479,82069
enum gpio_slew_ctl {gpio_slew_ctl2483,82153
	GPIO_SLEW_CTL_ENABLE, /**< Slew rate control enable */GPIO_SLEW_CTL_ENABLE2484,82174
	GPIO_SLEW_CTL_DISABLE /**< Slew rate control disable */GPIO_SLEW_CTL_DISABLE2485,82230
enum gpio_trigger {gpio_trigger2489,82341
	GPIO_TRIG_LVL_LOW, /**< Level trigger, signal low */GPIO_TRIG_LVL_LOW2490,82361
	GPIO_TRIG_LVL_HIGH, /**< Level trigger, signal high */GPIO_TRIG_LVL_HIGH2491,82415
	GPIO_TRIG_EDGE_FALL, /**< Falling edge trigger */GPIO_TRIG_EDGE_FALL2492,82471
	GPIO_TRIG_EDGE_RISE, /**< Rising edge trigger */GPIO_TRIG_EDGE_RISE2493,82522
	GPIO_TRIG_EDGE_BOTH /**< Both edges trigger */GPIO_TRIG_EDGE_BOTH2494,82572

../../../../libopencm3/include/libopencm3/msp432/e4/irq.json,2882
        "gpioa",03,16
        "gpiob",14,33
        "gpioc",25,50
        "gpiod",36,67
        "gpioe",47,84
        "uart0",58,101
        "uart1",69,118
        "ssi0",710,135
        "i2c0",811,151
        "pwm0_fault",912,167
        "pwm0_0",1013,189
        "pwm0_1",1114,207
        "pwm0_2",1215,225
        "qei0",1316,243
        "adc0ss0",1417,259
        "adc0ss1",1518,278
        "adc0ss2",1619,297
        "adc0ss3",1720,316
        "watchdog0",1821,335
        "timer0a",1922,356
        "timer0b",2023,375
        "timer1a",2124,394
        "timer1b",2225,413
        "timer2a",2326,432
        "timer2b",2427,451
        "comp0",2528,470
        "comp1",2629,487
        "comp2",2730,504
        "sysctl",2831,521
        "flash_ctrl",2932,539
        "gpiof",3033,561
        "gpiog",3134,578
        "gpioh",3235,595
        "uart2",3336,612
        "ssi1",3437,629
        "timer3a",3538,645
        "timer3b",3639,664
        "i2c1",3740,683
        "can0",3841,699
        "can1",3942,715
        "emac0",4043,731
        "hib",4144,748
        "usb0",4245,763
        "pwm0_3",4346,779
        "udma",4447,797
        "udmaerr",4548,813
        "adc1ss0",4649,832
        "adc1ss1",4750,851
        "adc1ss2",4851,870
        "adc1ss3",4952,889
        "epi0",5053,908
        "gpioj",5154,924
        "gpiok",5255,941
        "gpiol",5356,958
        "ssi2",5457,975
        "ssi3",5558,991
        "uart3",5659,1007
        "uart4",5760,1024
        "uart5",5861,1041
        "uart6",5962,1058
        "uart7",6063,1075
        "i2c2",6164,1092
        "i2c3",6265,1108
        "timer4a",6366,1124
        "timer4b",6467,1143
        "timer5a",6568,1162
        "timer5b",6669,1181
        "sysexc",6770,1200
        "i2c4",6871,1218
        "i2c5",6972,1234
        "gpiom",7073,1250
        "gpion",7174,1267
        "gpiop0",7275,1284
        "gpiop1",7376,1302
        "gpiop3",7477,1320
        "gpiop4",7578,1338
        "gpiop5",7679,1356
        "gpiop6",7780,1374
        "gpiop7",7881,1392
        "gpioq0",7982,1410
        "gpioq1",8083,1428
        "gpioq2",8184,1446
        "gpioq3",8285,1464
        "gpioq4",8386,1482
        "gpioq5",8487,1500
        "gpioq6",8588,1518
        "gpioq7",8689,1536
        "timer6a",8790,1554
        "timer6b",8891,1573
        "timer7a",8992,1592
        "timer7b",9093,1611
        "i2c6",9194,1630
        "i2c7",9295,1646
        "i2c8",9396,1662
        "i2c9"9497,1678
    "irqs": [irqs2,2
    "partname_humanreadable": "MSP432 E4 series",partname_humanreadable99,1700
    "partname_doxygen": "MSP432E4",partname_doxygen100,1750
    "includeguard": "LIBOPENCM3_MSP432_E4_NVIC_H"includeguard101,1786

../../../../libopencm3/include/libopencm3/sam/3u/memorymap.h,1284
#define SAM3U_MEMORYMAP_HSAM3U_MEMORYMAP_H22,885
#define HSMCI_BASE	HSMCI_BASE27,1026
#define SSC_BASE	SSC_BASE28,1061
#define SPI_BASE	SPI_BASE29,1094
#define TC0_BASE	TC0_BASE30,1127
#define TC1_BASE	TC1_BASE31,1160
#define TC2_BASE	TC2_BASE32,1193
#define TWI0_BASE	TWI0_BASE33,1226
#define TWI1_BASE	TWI1_BASE34,1260
#define PWM_BASE	PWM_BASE35,1294
#define USART0_BASE	USART0_BASE36,1327
#define USART1_BASE	USART1_BASE37,1363
#define USART2_BASE	USART2_BASE38,1399
#define USART3_BASE	USART3_BASE39,1435
#define UDPHS_BASE	UDPHS_BASE40,1471
#define ADC12B_BASE	ADC12B_BASE41,1506
#define ADC_BASE	ADC_BASE42,1542
#define DMAC_BASE	DMAC_BASE43,1575
#define SMC_BASE	SMC_BASE46,1688
#define MATRIX_BASE	MATRIX_BASE47,1721
#define PMC_BASE	PMC_BASE48,1757
#define UART_BASE	UART_BASE49,1790
#define CHIPID_BASE	CHIPID_BASE50,1824
#define EEFC0_BASE	EEFC0_BASE51,1860
#define EEFC1_BASE	EEFC1_BASE52,1895
#define PIOA_BASE	PIOA_BASE53,1930
#define PIOB_BASE	PIOB_BASE54,1964
#define PIOC_BASE	PIOC_BASE55,1998
#define RSTC_BASE	RSTC_BASE56,2032
#define SUPC_BASE	SUPC_BASE57,2066
#define RTT_BASE	RTT_BASE58,2100
#define WDT_BASE	WDT_BASE59,2133
#define RTC_BASE	RTC_BASE60,2166
#define GPBR_BASE	GPBR_BASE61,2199

../../../../libopencm3/include/libopencm3/sam/3u/nvic.h,1436
#define LIBOPENCM3_SAM3U_NVIC_HLIBOPENCM3_SAM3U_NVIC_H7,175
#define NVIC_SUPC_IRQ NVIC_SUPC_IRQ16,358
#define NVIC_RSTC_IRQ NVIC_RSTC_IRQ17,382
#define NVIC_RTC_IRQ NVIC_RTC_IRQ18,406
#define NVIC_RTT_IRQ NVIC_RTT_IRQ19,429
#define NVIC_WDT_IRQ NVIC_WDT_IRQ20,452
#define NVIC_PMC_IRQ NVIC_PMC_IRQ21,475
#define NVIC_EEFC0_IRQ NVIC_EEFC0_IRQ22,498
#define NVIC_EEFC1_IRQ NVIC_EEFC1_IRQ23,523
#define NVIC_UART_IRQ NVIC_UART_IRQ24,548
#define NVIC_SMC_IRQ NVIC_SMC_IRQ25,572
#define NVIC_PIOA_IRQ NVIC_PIOA_IRQ26,595
#define NVIC_PIOB_IRQ NVIC_PIOB_IRQ27,620
#define NVIC_PIOC_IRQ NVIC_PIOC_IRQ28,645
#define NVIC_USART0_IRQ NVIC_USART0_IRQ29,670
#define NVIC_USART1_IRQ NVIC_USART1_IRQ30,697
#define NVIC_USART2_IRQ NVIC_USART2_IRQ31,724
#define NVIC_USART3_IRQ NVIC_USART3_IRQ32,751
#define NVIC_HSMCI_IRQ NVIC_HSMCI_IRQ33,778
#define NVIC_TWI0_IRQ NVIC_TWI0_IRQ34,804
#define NVIC_TWI1_IRQ NVIC_TWI1_IRQ35,829
#define NVIC_SPI_IRQ NVIC_SPI_IRQ36,854
#define NVIC_SSC_IRQ NVIC_SSC_IRQ37,878
#define NVIC_TC0_IRQ NVIC_TC0_IRQ38,902
#define NVIC_TC1_IRQ NVIC_TC1_IRQ39,926
#define NVIC_TC2_IRQ NVIC_TC2_IRQ40,950
#define NVIC_PWM_IRQ NVIC_PWM_IRQ41,974
#define NVIC_ADC12B_IRQ NVIC_ADC12B_IRQ42,998
#define NVIC_ADC_IRQ NVIC_ADC_IRQ43,1025
#define NVIC_DMAC_IRQ NVIC_DMAC_IRQ44,1049
#define NVIC_UDPHS_IRQ NVIC_UDPHS_IRQ45,1074
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT47,1101

../../../../libopencm3/include/libopencm3/sam/3u/pio.h,49
#define LIBOPENCM3_PIO_HLIBOPENCM3_PIO_H21,819

../../../../libopencm3/include/libopencm3/sam/3u/gpio.h,51
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H21,820

../../../../libopencm3/include/libopencm3/sam/3u/irq.json,986
        "supc",03,16
        "rstc",14,32
        "rtc",25,48
        "rtt",36,63
        "wdt",47,78
        "pmc",58,93
        "eefc0",69,108
        "eefc1",710,125
        "uart",811,142
        "smc",912,158
        "pioa",1013,173
        "piob",1114,189
        "pioc",1215,205
        "usart0",1316,221
        "usart1",1417,239
        "usart2",1518,257
        "usart3",1619,275
        "hsmci",1720,293
        "twi0",1821,310
        "twi1",1922,326
        "spi",2023,342
        "ssc",2124,357
        "tc0",2225,372
        "tc1",2326,387
        "tc2",2427,402
        "pwm",2528,417
        "adc12b",2629,432
        "adc",2730,450
        "dmac",2831,465
        "udphs"2932,481
    "irqs": [irqs2,2
    "partname_humanreadable": "Atmel SAM3U series",partname_humanreadable34,504
    "partname_doxygen": "SAM3U",partname_doxygen35,556
    "includeguard": "LIBOPENCM3_SAM3U_NVIC_H"includeguard36,589

../../../../libopencm3/include/libopencm3/sam/3u/periph.h,1285
#define LIBOPENCM3_PERIPH_HLIBOPENCM3_PERIPH_H21,822
#define PERIPH_SUPC	PERIPH_SUPC24,931
#define PERIPH_RSTC	PERIPH_RSTC25,954
#define PERIPH_RTC	PERIPH_RTC26,977
#define PERIPH_RTT	PERIPH_RTT27,999
#define PERIPH_WDG	PERIPH_WDG28,1021
#define PERIPH_PMC	PERIPH_PMC29,1043
#define PERIPH_EEFC0	PERIPH_EEFC030,1065
#define PERIPH_EEFC1	PERIPH_EEFC131,1089
#define PERIPH_UART	PERIPH_UART32,1113
#define PERIPH_SMC	PERIPH_SMC33,1136
#define PERIPH_PIOA	PERIPH_PIOA34,1158
#define PERIPH_PIOB	PERIPH_PIOB35,1182
#define PERIPH_PIOC	PERIPH_PIOC36,1206
#define PERIPH_USART0	PERIPH_USART037,1230
#define PERIPH_USART1	PERIPH_USART138,1256
#define PERIPH_USART2	PERIPH_USART239,1282
#define PERIPH_USART3	PERIPH_USART340,1308
#define PERIPH_HSMCI	PERIPH_HSMCI41,1334
#define PERIPH_TWI0	PERIPH_TWI042,1359
#define PERIPH_TWI1	PERIPH_TWI143,1383
#define PERIPH_SPI	PERIPH_SPI44,1407
#define PERIPH_SSC	PERIPH_SSC45,1430
#define PERIPH_TC0	PERIPH_TC046,1453
#define PERIPH_TC1	PERIPH_TC147,1476
#define PERIPH_TC2	PERIPH_TC248,1499
#define PERIPH_PWM	PERIPH_PWM49,1522
#define PERIPH_ADC12B	PERIPH_ADC12B50,1545
#define PERIPH_ADC	PERIPH_ADC51,1571
#define PERIPH_DMAC	PERIPH_DMAC52,1594
#define PERIPH_UDPHS	PERIPH_UDPHS53,1618

../../../../libopencm3/include/libopencm3/sam/3u/pmc.h,102
#define LIBOPENCM3_PMC_HLIBOPENCM3_PMC_H22,884
#define CKGR_MOR_WAITMODE	CKGR_MOR_WAITMODE35,1290

../../../../libopencm3/include/libopencm3/sam/memorymap.h,47
#define SAM_MEMORYMAP_HSAM_MEMORYMAP_H22,883

../../../../libopencm3/include/libopencm3/sam/pio.h,0

../../../../libopencm3/include/libopencm3/sam/eefc.h,1529
#define SAM3X_EEFC_HSAM3X_EEFC_H21,815
#define EEFC	EEFC27,989
#define EEFC0	EEFC028,1015
#define EEFC1	EEFC129,1043
#define EEFC_FMR(EEFC_FMR32,1150
#define EEFC_FCR(EEFC_FCR33,1197
#define EEFC_FSR(EEFC_FSR34,1244
#define EEFC_FRR(EEFC_FRR35,1291
#define EEFC_FMR_FAM	EEFC_FMR_FAM41,1435
#define EEFC_FMR_FWS_MASK	EEFC_FMR_FWS_MASK43,1500
#define EEFC_FMR_FRDY	EEFC_FMR_FRDY45,1566
#define EEFC_FCR_FKEY	EEFC_FCR_FKEY48,1648
#define EEFC_FCR_FARG_MASK	EEFC_FCR_FARG_MASK49,1685
#define EEFC_FCR_FCMD_MASK	EEFC_FCR_FCMD_MASK50,1727
#define EEFC_FCR_FCMD_GETD	EEFC_FCR_FCMD_GETD51,1767
#define EEFC_FCR_FCMD_WP	EEFC_FCR_FCMD_WP52,1807
#define EEFC_FCR_FCMD_WPL	EEFC_FCR_FCMD_WPL53,1845
#define EEFC_FCR_FCMD_EWP	EEFC_FCR_FCMD_EWP54,1884
#define EEFC_FCR_FCMD_EWPL	EEFC_FCR_FCMD_EWPL55,1923
#define EEFC_FCR_FCMD_EA	EEFC_FCR_FCMD_EA56,1963
#define EEFC_FCR_FCMD_SLB	EEFC_FCR_FCMD_SLB57,2001
#define EEFC_FCR_FCMD_CLB	EEFC_FCR_FCMD_CLB58,2040
#define EEFC_FCR_FCMD_GLB	EEFC_FCR_FCMD_GLB59,2079
#define EEFC_FCR_FCMD_SGPB	EEFC_FCR_FCMD_SGPB60,2118
#define EEFC_FCR_FCMD_CGPB	EEFC_FCR_FCMD_CGPB61,2158
#define EEFC_FCR_FCMD_GGPB	EEFC_FCR_FCMD_GGPB62,2198
#define EEFC_FCR_FCMD_STUI	EEFC_FCR_FCMD_STUI63,2238
#define EEFC_FCR_FCMD_SPUI	EEFC_FCR_FCMD_SPUI64,2278
#define EEFC_FSR_FLOCKE	EEFC_FSR_FLOCKE68,2391
#define EEFC_FSR_FCMDE	EEFC_FSR_FCMDE69,2429
#define EEFC_FSR_FRDY	EEFC_FSR_FRDY70,2466
static inline void eefc_set_latency(uint8_t wait)eefc_set_latency72,2503

../../../../libopencm3/include/libopencm3/sam/d/memorymap.h,865
#define SAMD_MEMORYMAP_HSAMD_MEMORYMAP_H21,810
#define PM_BASE	PM_BASE26,949
#define SYSCTRL_BASE	SYSCTRL_BASE27,982
#define GCLK_BASE	GCLK_BASE28,1019
#define WDT_BASE	WDT_BASE29,1053
#define RTC_BASE	RTC_BASE30,1086
#define EIC_BASE	EIC_BASE31,1119
#define DSU_BASE	DSU_BASE33,1229
#define NVMCTRL_BASE	NVMCTRL_BASE34,1262
#define PORT_BASE	PORT_BASE35,1299
#define DMAC_BASE	DMAC_BASE36,1333
#define MTB_BASE	MTB_BASE37,1367
#define EVSYS_BASE	EVSYS_BASE39,1477
#define SERCOM0_BASE	SERCOM0_BASE40,1512
#define SERCOM1_BASE	SERCOM1_BASE41,1549
#define SERCOM2_BASE	SERCOM2_BASE42,1586
#define TCC0_BASE	TCC0_BASE43,1623
#define TC1_BASE	TC1_BASE44,1657
#define TC2_BASE	TC2_BASE45,1690
#define ADC_BASE	ADC_BASE46,1723
#define AC_BASE	AC_BASE47,1756
#define DAC_BASE	DAC_BASE48,1789
#define PTC_BASE	PTC_BASE49,1822

../../../../libopencm3/include/libopencm3/sam/d/nvic.h,960
#define LIBOPENCM3_SAMD_NVIC_HLIBOPENCM3_SAMD_NVIC_H7,173
#define NVIC_PM_IRQ NVIC_PM_IRQ16,354
#define NVIC_SYSCTRL_IRQ NVIC_SYSCTRL_IRQ17,376
#define NVIC_WDT_IRQ NVIC_WDT_IRQ18,403
#define NVIC_RTC_IRQ NVIC_RTC_IRQ19,426
#define NVIC_EIC_IRQ NVIC_EIC_IRQ20,449
#define NVIC_NVMCTRL_IRQ NVIC_NVMCTRL_IRQ21,472
#define NVIC_DMAC_IRQ NVIC_DMAC_IRQ22,499
#define NVIC_RESERVED1_IRQ NVIC_RESERVED1_IRQ23,523
#define NVIC_EVSYS_IRQ NVIC_EVSYS_IRQ24,552
#define NVIC_SERCOM0_IRQ NVIC_SERCOM0_IRQ25,577
#define NVIC_SERCOM1_IRQ NVIC_SERCOM1_IRQ26,604
#define NVIC_SERCOM2_IRQ NVIC_SERCOM2_IRQ27,632
#define NVIC_TCC0_IRQ NVIC_TCC0_IRQ28,660
#define NVIC_TC1_IRQ NVIC_TC1_IRQ29,685
#define NVIC_TC2_IRQ NVIC_TC2_IRQ30,709
#define NVIC_ADC_IRQ NVIC_ADC_IRQ31,733
#define NVIC_AC_IRQ NVIC_AC_IRQ32,757
#define NVIC_DAC_IRQ NVIC_DAC_IRQ33,780
#define NVIC_PTC_IRQ NVIC_PTC_IRQ34,804
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT36,829

../../../../libopencm3/include/libopencm3/sam/d/port.h,3185
#define PORTA	PORTA24,553
#define PORTB	PORTB25,586
#define GPIO0	GPIO031,731
#define GPIO1	GPIO132,756
#define GPIO2	GPIO233,781
#define GPIO3	GPIO334,806
#define GPIO4	GPIO435,831
#define GPIO5	GPIO536,856
#define GPIO6	GPIO637,881
#define GPIO7	GPIO738,906
#define GPIO8	GPIO839,931
#define GPIO9	GPIO940,956
#define GPIO10	GPIO1041,981
#define GPIO11	GPIO1142,1008
#define GPIO12	GPIO1243,1035
#define GPIO13	GPIO1344,1062
#define GPIO14	GPIO1445,1089
#define GPIO15	GPIO1546,1116
#define GPIO16	GPIO1647,1143
#define GPIO17	GPIO1748,1170
#define GPIO18	GPIO1849,1197
#define GPIO19	GPIO1950,1224
#define GPIO20	GPIO2051,1251
#define GPIO21	GPIO2152,1278
#define GPIO22	GPIO2253,1305
#define GPIO23	GPIO2354,1332
#define GPIO24	GPIO2455,1359
#define GPIO25	GPIO2556,1386
#define GPIO26	GPIO2657,1413
#define GPIO27	GPIO2758,1440
#define GPIO28	GPIO2859,1467
#define GPIO29	GPIO2960,1494
#define GPIO30	GPIO3061,1521
#define GPIO31	GPIO3162,1548
#define GPIO_ALL	GPIO_ALL63,1575
enum port_mux {port_mux69,1705
	PORT_PMUX_FUN_A = 0,PORT_PMUX_FUN_A70,1721
	PORT_PMUX_FUN_B,PORT_PMUX_FUN_B71,1743
	PORT_PMUX_FUN_C,PORT_PMUX_FUN_C72,1761
	PORT_PMUX_FUN_D,PORT_PMUX_FUN_D73,1779
	PORT_PMUX_FUN_E,PORT_PMUX_FUN_E74,1797
	PORT_PMUX_FUN_F,PORT_PMUX_FUN_F75,1815
	PORT_PMUX_FUN_G,PORT_PMUX_FUN_G76,1833
	PORT_PMUX_FUN_H,PORT_PMUX_FUN_H77,1851
	PORT_PMUX_FUN_IPORT_PMUX_FUN_I78,1869
#define PORT_DIR(PORT_DIR86,1978
#define PORT_DIRCLR(PORT_DIRCLR89,2060
#define PORT_DIRSET(PORT_DIRSET92,2142
#define PORT_DIRTGL(PORT_DIRTGL95,2227
#define PORT_OUT(PORT_OUT98,2302
#define PORT_OUTCLR(PORT_OUTCLR101,2381
#define PORT_OUTSET(PORT_OUTSET104,2460
#define PORT_OUTTGL(PORT_OUTTGL107,2542
#define PORT_IN(PORT_IN110,2616
#define PORT_CTRL(PORT_CTRL113,2689
#define PORT_WRCONFIG(PORT_WRCONFIG116,2776
#define PORT_PMUX(PORT_PMUX119,2871
#define PORT_PINCFG(PORT_PINCFG122,2964
#define PORT_WRCONFIG_HWSEL PORT_WRCONFIG_HWSEL169,4680
#define PORT_WRCONFIG_WRPINCFG PORT_WRCONFIG_WRPINCFG172,4799
#define PORT_WRCONFIG_WRPMUX PORT_WRCONFIG_WRPMUX175,4919
#define PORT_WRCONFIG_PMUX(PORT_WRCONFIG_PMUX178,5048
#define PORT_WRCONFIG_DRVSTR PORT_WRCONFIG_DRVSTR181,5195
#define PORT_WRCONFIG_PULLEN PORT_WRCONFIG_PULLEN184,5312
#define PORT_WRCONFIG_INEN PORT_WRCONFIG_INEN187,5426
#define PORT_WRCONFIG_PMUXEN PORT_WRCONFIG_PMUXEN190,5561
#define PORT_WRCONFIG_PINMASK(PORT_WRCONFIG_PINMASK195,5745
#define PORT_PMUX_PMUXO(PORT_PMUX_PMUXO201,5979
#define PORT_PMUX_PMUXE(PORT_PMUX_PMUXE204,6119
#define PORT_PINCFG_DRVSTR PORT_PINCFG_DRVSTR211,6329
#define PORT_PINCFG_PULLEN PORT_PINCFG_PULLEN214,6393
#define PORT_PINCFG_INEN PORT_PINCFG_INEN217,6456
#define PORT_PINCFG_PMUXEN PORT_PINCFG_PMUXEN220,6538
#define GPIO_MODE_INPUT	GPIO_MODE_INPUT226,6709
#define GPIO_MODE_OUTPUT	GPIO_MODE_OUTPUT227,6739
#define GPIO_MODE_INOUT	GPIO_MODE_INOUT228,6769
#define GPIO_CNF_FLOAT	GPIO_CNF_FLOAT237,6917
#define GPIO_CNF_PULLDOWN	GPIO_CNF_PULLDOWN238,6946
#define GPIO_CNF_PULLUP	GPIO_CNF_PULLUP239,6977
#define GPIO_CNF_AF	GPIO_CNF_AF240,7007

../../../../libopencm3/include/libopencm3/sam/d/irq.json,704
        "pm",03,16
        "sysctrl",14,30
        "wdt",25,49
        "rtc",36,64
        "eic",47,79
        "nvmctrl",58,94
        "dmac",69,113
        "reserved1",710,129
        "evsys",811,150
        "sercom0",912,167
        "sercom1",1013,186
        "sercom2",1114,205
        "tcc0",1215,224
        "tc1",1316,240
        "tc2",1417,255
        "adc",1518,270
        "ac",1619,285
        "dac",1720,299
        "ptc"1821,314
    "irqs": [irqs2,2
    "partname_humanreadable": "Atmel SAMD series",partname_humanreadable23,335
    "partname_doxygen": "SAMD",partname_doxygen24,386
    "includeguard": "LIBOPENCM3_SAMD_NVIC_H"includeguard25,418

../../../../libopencm3/include/libopencm3/sam/d/doc-samd.h,0

../../../../libopencm3/include/libopencm3/sam/3x/memorymap.h,1827
#define SAM3X_MEMORYMAP_HSAM3X_MEMORYMAP_H21,820
#define HSMCI_BASE	HSMCI_BASE27,962
#define SSC_BASE	SSC_BASE28,997
#define SPI0_BASE	SPI0_BASE29,1030
#define SPI1_BASE	SPI1_BASE30,1064
#define TC0_BASE	TC0_BASE31,1098
#define TC1_BASE	TC1_BASE32,1131
#define TC2_BASE	TC2_BASE33,1164
#define TC3_BASE	TC3_BASE34,1197
#define TC4_BASE	TC4_BASE35,1230
#define TC5_BASE	TC5_BASE36,1263
#define TC6_BASE	TC6_BASE37,1296
#define TC7_BASE	TC7_BASE38,1329
#define TC8_BASE	TC8_BASE39,1362
#define TWI0_BASE	TWI0_BASE40,1395
#define TWI1_BASE	TWI1_BASE41,1429
#define PWM_BASE	PWM_BASE42,1463
#define USART0_BASE	USART0_BASE43,1496
#define USART1_BASE	USART1_BASE44,1532
#define USART2_BASE	USART2_BASE45,1568
#define USART3_BASE	USART3_BASE46,1604
#define UOTGHS_BASE	UOTGHS_BASE47,1640
#define EMAC_BASE	EMAC_BASE48,1676
#define CAN0_BASE	CAN0_BASE49,1710
#define CAN1_BASE	CAN1_BASE50,1744
#define TRNG_BASE	TRNG_BASE51,1778
#define ADC_BASE	ADC_BASE52,1812
#define DMAC_BASE	DMAC_BASE53,1845
#define DACC_BASE	DACC_BASE54,1879
#define SMC_BASE	SMC_BASE57,1992
#define SDRAM_BASE	SDRAM_BASE58,2025
#define MATRIX_BASE	MATRIX_BASE59,2060
#define PMC_BASE	PMC_BASE60,2096
#define UART_BASE	UART_BASE61,2129
#define CHIPID_BASE	CHIPID_BASE62,2163
#define EEFC0_BASE	EEFC0_BASE63,2199
#define EEFC1_BASE	EEFC1_BASE64,2234
#define PIOA_BASE	PIOA_BASE65,2269
#define PIOB_BASE	PIOB_BASE66,2303
#define PIOC_BASE	PIOC_BASE67,2337
#define PIOD_BASE	PIOD_BASE68,2371
#define PIOE_BASE	PIOE_BASE69,2405
#define PIOF_BASE	PIOF_BASE70,2439
#define RSTC_BASE	RSTC_BASE71,2473
#define SUPC_BASE	SUPC_BASE72,2507
#define RTT_BASE	RTT_BASE73,2541
#define WDT_BASE	WDT_BASE74,2574
#define RTC_BASE	RTC_BASE75,2607
#define GPBR_BASE	GPBR_BASE76,2640

../../../../libopencm3/include/libopencm3/sam/3x/nvic.h,2118
#define LIBOPENCM3_SAM3X_NVIC_HLIBOPENCM3_SAM3X_NVIC_H7,175
#define NVIC_SUPC_IRQ NVIC_SUPC_IRQ16,358
#define NVIC_RSTC_IRQ NVIC_RSTC_IRQ17,382
#define NVIC_RTC_IRQ NVIC_RTC_IRQ18,406
#define NVIC_RTT_IRQ NVIC_RTT_IRQ19,429
#define NVIC_WDT_IRQ NVIC_WDT_IRQ20,452
#define NVIC_PMC_IRQ NVIC_PMC_IRQ21,475
#define NVIC_EEFC0_IRQ NVIC_EEFC0_IRQ22,498
#define NVIC_EEFC1_IRQ NVIC_EEFC1_IRQ23,523
#define NVIC_UART_IRQ NVIC_UART_IRQ24,548
#define NVIC_SMC_SDRAMC_IRQ NVIC_SMC_SDRAMC_IRQ25,572
#define NVIC_SDRAMC_IRQ NVIC_SDRAMC_IRQ26,602
#define NVIC_PIOA_IRQ NVIC_PIOA_IRQ27,629
#define NVIC_PIOB_IRQ NVIC_PIOB_IRQ28,654
#define NVIC_PIOC_IRQ NVIC_PIOC_IRQ29,679
#define NVIC_PIOD_IRQ NVIC_PIOD_IRQ30,704
#define NVIC_PIOE_IRQ NVIC_PIOE_IRQ31,729
#define NVIC_PIOF_IRQ NVIC_PIOF_IRQ32,754
#define NVIC_USART0_IRQ NVIC_USART0_IRQ33,779
#define NVIC_USART1_IRQ NVIC_USART1_IRQ34,806
#define NVIC_USART2_IRQ NVIC_USART2_IRQ35,833
#define NVIC_USART3_IRQ NVIC_USART3_IRQ36,860
#define NVIC_HSMCI_IRQ NVIC_HSMCI_IRQ37,887
#define NVIC_TWI0_IRQ NVIC_TWI0_IRQ38,913
#define NVIC_TWI1_IRQ NVIC_TWI1_IRQ39,938
#define NVIC_SPI0_IRQ NVIC_SPI0_IRQ40,963
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ41,988
#define NVIC_SSC_IRQ NVIC_SSC_IRQ42,1013
#define NVIC_TC0_IRQ NVIC_TC0_IRQ43,1037
#define NVIC_TC1_IRQ NVIC_TC1_IRQ44,1061
#define NVIC_TC2_IRQ NVIC_TC2_IRQ45,1085
#define NVIC_TC3_IRQ NVIC_TC3_IRQ46,1109
#define NVIC_TC4_IRQ NVIC_TC4_IRQ47,1133
#define NVIC_TC5_IRQ NVIC_TC5_IRQ48,1157
#define NVIC_TC6_IRQ NVIC_TC6_IRQ49,1181
#define NVIC_TC7_IRQ NVIC_TC7_IRQ50,1205
#define NVIC_TC8_IRQ NVIC_TC8_IRQ51,1229
#define NVIC_PWM_IRQ NVIC_PWM_IRQ52,1253
#define NVIC_ADC_IRQ NVIC_ADC_IRQ53,1277
#define NVIC_DACC_IRQ NVIC_DACC_IRQ54,1301
#define NVIC_DMAC_IRQ NVIC_DMAC_IRQ55,1326
#define NVIC_UOTGHS_IRQ NVIC_UOTGHS_IRQ56,1351
#define NVIC_TRNG_IRQ NVIC_TRNG_IRQ57,1378
#define NVIC_EMAC_IRQ NVIC_EMAC_IRQ58,1403
#define NVIC_CAN0_IRQ NVIC_CAN0_IRQ59,1428
#define NVIC_CAN1_IRQ NVIC_CAN1_IRQ60,1453
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT62,1479

../../../../libopencm3/include/libopencm3/sam/3x/pio.h,49
#define LIBOPENCM3_PIO_HLIBOPENCM3_PIO_H21,819

../../../../libopencm3/include/libopencm3/sam/3x/gpio.h,51
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H21,820

../../../../libopencm3/include/libopencm3/sam/3x/irq.json,1424
        "supc", 03,16
        "rstc", 14,33
        "rtc", 25,50
        "rtt", 36,66
        "wdt",47,82
        "pmc", 58,97
        "eefc0", 69,113
        "eefc1", 710,131
        "uart", 811,149
        "smc_sdramc", 912,166
        "sdramc", 1013,189
        "pioa", 1114,208
        "piob", 1215,225
        "pioc", 1316,242
        "piod", 1417,259
        "pioe", 1518,276
        "piof", 1619,293
        "usart0", 1720,310
        "usart1", 1821,329
        "usart2", 1922,348
        "usart3", 2023,367
        "hsmci", 2124,386
        "twi0", 2225,404
        "twi1", 2326,421
        "spi0", 2427,438
        "spi1", 2528,455
        "ssc", 2629,472
        "tc0", 2730,488
        "tc1", 2831,504
        "tc2", 2932,520
        "tc3", 3033,536
        "tc4", 3134,552
        "tc5", 3235,568
        "tc6", 3336,584
        "tc7", 3437,600
        "tc8", 3538,616
        "pwm", 3639,632
        "adc", 3740,648
        "dacc", 3841,664
        "dmac", 3942,681
        "uotghs", 4043,698
        "trng", 4144,717
        "emac", 4245,734
        "can0", 4346,751
        "can1"4447,768
    "irqs": [irqs2,2
    "partname_humanreadable": "Atmel SAM3X series", partname_humanreadable49,791
    "partname_doxygen": "SAM3X", partname_doxygen50,844
    "includeguard": "LIBOPENCM3_SAM3X_NVIC_H"includeguard51,878

../../../../libopencm3/include/libopencm3/sam/3x/pmc.h,640
#define LIBOPENCM3_PMC_HLIBOPENCM3_PMC_H22,884
#define PMC_PCR	PMC_PCR32,1218
#define PMC_MCKR_PLLADIV2	PMC_MCKR_PLLADIV241,1451
#define PMC_PCR_EN	PMC_PCR_EN47,1587
#define PMC_PCR_DIV_SHIFT	PMC_PCR_DIV_SHIFT50,1642
#define PMC_PCR_DIV_MASK	PMC_PCR_DIV_MASK51,1672
#define PMC_PCR_DIV_PERIPH_DIV_MCK	PMC_PCR_DIV_PERIPH_DIV_MCK52,1726
#define PMC_PCR_DIV_PERIPH_DIV2_MCK	PMC_PCR_DIV_PERIPH_DIV2_MCK53,1789
#define PMC_PCR_DIV_PERIPH_DIV4_MCK	PMC_PCR_DIV_PERIPH_DIV4_MCK54,1853
#define PMC_PCR_CMD	PMC_PCR_CMD57,1932
#define PMC_PCR_PID_SHIFT	PMC_PCR_PID_SHIFT60,1988
#define PMC_PCR_PID_MASK	PMC_PCR_PID_MASK61,2017

../../../../libopencm3/include/libopencm3/sam/tc.h,627
#define SAM3X_TC_HSAM3X_TC_H21,813
#define TC_CCR(TC_CCR28,986
#define TC_CMR(TC_CMR29,1040
#define TC_SMMR(TC_SMMR30,1094
#define TC_CV(TC_CV32,1186
#define TC_RA(TC_RA33,1239
#define TC_RB(TC_RB34,1292
#define TC_RC(TC_RC35,1345
#define TC_SR(TC_SR36,1398
#define TC_IER(TC_IER37,1451
#define TC_IDR(TC_IDR38,1505
#define TC_IMR(TC_IMR39,1559
#define TC_BCR	TC_BCR40,1613
#define TC_BMR	TC_BMR41,1654
#define TC_QIER	TC_QIER42,1695
#define TC_QIDR	TC_QIDR43,1737
#define TC_QIMR	TC_QIMR44,1779
#define TC_QISR	TC_QISR45,1821
#define TC_FMR	TC_FMR46,1863
#define TC_WPMR	TC_WPMR48,1939

../../../../libopencm3/include/libopencm3/sam/common/pmc_common_3a3u3x.h,776
#define LIBOPENCM3_PMC_COMMON_3A3U3X_HLIBOPENCM3_PMC_COMMON_3A3U3X_H24,929
#define CKGR_UCKR	CKGR_UCKR30,1075
#define CKGR_UCKR_UPLLCOUNT_SHIFT	CKGR_UCKR_UPLLCOUNT_SHIFT39,1315
#define CKGR_UCKR_UPLLCOUNT_MASK	CKGR_UCKR_UPLLCOUNT_MASK40,1352
#define CKGR_UCKR_UPLLEN	CKGR_UCKR_UPLLEN43,1444
#define PMC_MCKR_UPLLDIV2	PMC_MCKR_UPLLDIV248,1588
#define PMC_MCKR_CSS_UPLL_CLK	PMC_MCKR_CSS_UPLL_CLK51,1665
#define PMC_PCK0_CSS_UPLL_CLK	PMC_PCK0_CSS_UPLL_CLK57,1841
#define PMC_PCK1_CSS_UPLL_CLK	PMC_PCK1_CSS_UPLL_CLK63,2017
#define PMC_PCK2_CSS_UPLL_CLK	PMC_PCK2_CSS_UPLL_CLK69,2193
#define PMC_IER_LOCKU	PMC_IER_LOCKU75,2370
#define PMC_IDR_LOCKU	PMC_IDR_LOCKU81,2528
#define PMC_SR_LOCKU	PMC_SR_LOCKU87,2674
#define PMC_IMR_LOCKU	PMC_IMR_LOCKU93,2825

../../../../libopencm3/include/libopencm3/sam/common/pmc_common_3a3s3x.h,491
#define LIBOPENCM3_PMC_COMMON_3A3S3X_HLIBOPENCM3_PMC_COMMON_3A3S3X_H24,929
#define PMC_PCER0	PMC_PCER030,1090
#define PMC_PCDR0	PMC_PCDR033,1179
#define PMC_PCSR0	PMC_PCSR036,1267
#define PMC_USB	PMC_USB39,1339
#define PMC_PCER1	PMC_PCER142,1426
#define PMC_PCDR1	PMC_PCDR145,1515
#define PMC_PCSR1	PMC_PCSR148,1603
#define PMC_USB_USBDIV_SHIFT	PMC_USB_USBDIV_SHIFT57,1842
#define PMC_USB_USBDIV_MASK	PMC_USB_USBDIV_MASK58,1874
#define PMC_USB_USBS	PMC_USB_USBS61,1967

../../../../libopencm3/include/libopencm3/sam/common/gpio_common_3a3u3x.h,439
#define LIBOPENCM3_GPIO_COMMON_3A3U3X_HLIBOPENCM3_GPIO_COMMON_3A3U3X_H28,1134
enum gpio_flags {gpio_flags35,1319
	GPIO_FLAG_GPINPUT = 0,GPIO_FLAG_GPINPUT36,1337
	GPIO_FLAG_GPOUTPUT = 1,GPIO_FLAG_GPOUTPUT37,1361
	GPIO_FLAG_PERIPHA = 2,GPIO_FLAG_PERIPHA38,1386
	GPIO_FLAG_PERIPHB = 3,GPIO_FLAG_PERIPHB39,1410
	GPIO_FLAG_OPEN_DRAIN = (1 << 3),GPIO_FLAG_OPEN_DRAIN40,1434
	GPIO_FLAG_PULL_UP = (1 << 4),GPIO_FLAG_PULL_UP41,1468

../../../../libopencm3/include/libopencm3/sam/common/pio_common_3n3s.h,425
#define LIBOPENCM3_PIO_COMMON_3N3S_HLIBOPENCM3_PIO_COMMON_3N3S_H27,1063
#define PIO_ABCDSR1(PIO_ABCDSR134,1266
#define PIO_ABCDSR2(PIO_ABCDSR237,1353
#define PIO_IFSCDR(PIO_IFSCDR40,1452
#define PIO_IFSCER(PIO_IFSCER43,1549
#define PIO_IFSCSR(PIO_IFSCSR46,1646
#define PIO_PPDDR(PIO_PPDDR49,1734
#define PIO_PPDER(PIO_PPDER52,1821
#define PIO_PPDSR(PIO_PPDSR55,1908
#define PIO_SCHMITT(PIO_SCHMITT58,1990

../../../../libopencm3/include/libopencm3/sam/common/gpio_common_3n3s.h,535
#define LIBOPENCM3_GPIO_COMMON_3N3S_HLIBOPENCM3_GPIO_COMMON_3N3S_H28,1132
enum gpio_flags {gpio_flags35,1333
	GPIO_FLAG_GPINPUT = 0,GPIO_FLAG_GPINPUT36,1351
	GPIO_FLAG_GPOUTPUT = 1,GPIO_FLAG_GPOUTPUT37,1375
	GPIO_FLAG_PERIPHA = 2,GPIO_FLAG_PERIPHA38,1400
	GPIO_FLAG_PERIPHB = 3,GPIO_FLAG_PERIPHB39,1424
	GPIO_FLAG_PERIPHC = 4,GPIO_FLAG_PERIPHC40,1448
	GPIO_FLAG_PERIPHD = 5,GPIO_FLAG_PERIPHD41,1472
	GPIO_FLAG_OPEN_DRAIN = (1 << 3),GPIO_FLAG_OPEN_DRAIN42,1496
	GPIO_FLAG_PULL_UP = (1 << 4),GPIO_FLAG_PULL_UP43,1530

../../../../libopencm3/include/libopencm3/sam/common/periph_common_3a3x.h,1906
#define LIBOPENCM3_PERIPH_HLIBOPENCM3_PERIPH_H21,822
#define PERIPH_SUPC	PERIPH_SUPC24,931
#define PERIPH_RSTC	PERIPH_RSTC25,954
#define PERIPH_RTC	PERIPH_RTC26,977
#define PERIPH_RTT	PERIPH_RTT27,999
#define PERIPH_WDG	PERIPH_WDG28,1021
#define PERIPH_PMC	PERIPH_PMC29,1043
#define PERIPH_EEFC0	PERIPH_EEFC030,1065
#define PERIPH_EEFC1	PERIPH_EEFC131,1089
#define PERIPH_UART	PERIPH_UART32,1113
#define PERIPH_SMC_SDRAMC	PERIPH_SMC_SDRAMC33,1136
#define PERIPH_SDRAMC	PERIPH_SDRAMC34,1164
#define PERIPH_PIOA	PERIPH_PIOA35,1190
#define PERIPH_PIOB	PERIPH_PIOB36,1214
#define PERIPH_PIOC	PERIPH_PIOC37,1238
#define PERIPH_PIOD	PERIPH_PIOD38,1262
#define PERIPH_PIOE	PERIPH_PIOE39,1286
#define PERIPH_PIOF	PERIPH_PIOF40,1310
#define PERIPH_USART0	PERIPH_USART041,1334
#define PERIPH_USART1	PERIPH_USART142,1360
#define PERIPH_USART2	PERIPH_USART243,1386
#define PERIPH_USART3	PERIPH_USART344,1412
#define PERIPH_HSMCI	PERIPH_HSMCI45,1438
#define PERIPH_TWI0	PERIPH_TWI046,1463
#define PERIPH_TWI1	PERIPH_TWI147,1487
#define PERIPH_SPI0	PERIPH_SPI048,1511
#define PERIPH_SPI1	PERIPH_SPI149,1535
#define PERIPH_SSC	PERIPH_SSC50,1559
#define PERIPH_TC0	PERIPH_TC051,1582
#define PERIPH_TC1	PERIPH_TC152,1605
#define PERIPH_TC2	PERIPH_TC253,1628
#define PERIPH_TC3	PERIPH_TC354,1651
#define PERIPH_TC4	PERIPH_TC455,1674
#define PERIPH_TC5	PERIPH_TC556,1697
#define PERIPH_TC6	PERIPH_TC657,1720
#define PERIPH_TC7	PERIPH_TC758,1743
#define PERIPH_TC8	PERIPH_TC859,1766
#define PERIPH_PWM	PERIPH_PWM60,1789
#define PERIPH_ADC	PERIPH_ADC61,1812
#define PERIPH_DACC	PERIPH_DACC62,1835
#define PERIPH_DMAC	PERIPH_DMAC63,1859
#define PERIPH_UOTGHS	PERIPH_UOTGHS64,1883
#define PERIPH_TRNG	PERIPH_TRNG65,1909
#define PERIPH_EMAC	PERIPH_EMAC66,1933
#define PERIPH_CAN0	PERIPH_CAN067,1957
#define PERIPH_CAN1	PERIPH_CAN168,1981

../../../../libopencm3/include/libopencm3/sam/common/smc_common_3a3u3x.h,9969
#define LIBOPENCM3_SMC_HLIBOPENCM3_SMC_H21,819
#define SMC_CS_0	SMC_CS_027,911
#define SMC_CS_1	SMC_CS_128,932
#define SMC_CS_2	SMC_CS_229,953
#define SMC_CS_3	SMC_CS_330,974
#define SMC_CFG	SMC_CFG36,1111
#define SMC_CTRL	SMC_CTRL39,1182
#define SMC_SR	SMC_SR42,1252
#define SMC_IER	SMC_IER45,1331
#define SMC_IDR	SMC_IDR48,1412
#define SMC_IMR	SMC_IMR51,1486
#define SMC_ADDR	SMC_ADDR54,1568
#define SMC_BANK	SMC_BANK57,1640
#define SMC_ECC_CTRL	SMC_ECC_CTRL60,1711
#define SMC_ECC_MD	SMC_ECC_MD63,1783
#define SMC_ECC_SR1	SMC_ECC_SR166,1857
#define SMC_ECC_PR0	SMC_ECC_PR069,1932
#define SMC_ECC_PR1	SMC_ECC_PR172,2007
#define SMC_ECC_SR2	SMC_ECC_SR275,2082
#define SMC_ECC_PR2	SMC_ECC_PR278,2157
#define SMC_ECC_PR3	SMC_ECC_PR381,2232
#define SMC_ECC_PR4	SMC_ECC_PR484,2307
#define SMC_ECC_PR5	SMC_ECC_PR587,2382
#define SMC_ECC_PR6	SMC_ECC_PR690,2457
#define SMC_ECC_PR7	SMC_ECC_PR793,2532
#define SMC_ECC_PR8	SMC_ECC_PR896,2607
#define SMC_ECC_PR9	SMC_ECC_PR999,2682
#define SMC_ECC_PR10	SMC_ECC_PR10102,2758
#define SMC_ECC_PR11	SMC_ECC_PR11105,2835
#define SMC_ECC_PR12	SMC_ECC_PR12108,2912
#define SMC_ECC_PR13	SMC_ECC_PR13111,2989
#define SMC_ECC_PR14	SMC_ECC_PR14114,3066
#define SMC_ECC_PR15	SMC_ECC_PR15117,3143
#define SMC_SETUP(SMC_SETUP120,3212
#define SMC_PULSE(SMC_PULSE124,3315
#define SMC_CYCLE(SMC_CYCLE128,3418
#define SMC_TIMINGS(SMC_TIMINGS132,3523
#define SMC_MODE(SMC_MODE136,3627
#define SMC_OCMS	SMC_OCMS140,3755
#define SMC_KEY1	SMC_KEY1143,3847
#define SMC_KEY2	SMC_KEY2146,3939
#define SMC_WPCR	SMC_WPCR149,4024
#define SMC_WPSR	SMC_WPSR152,4105
#define SMC_CFG_DTOMUL_SHIFT	SMC_CFG_DTOMUL_SHIFT161,4344
#define SMC_CFG_DTOMUL_MASK	SMC_CFG_DTOMUL_MASK162,4377
#define SMC_CFG_DTOMUL_X1	SMC_CFG_DTOMUL_X1165,4471
#define SMC_CFG_DTOMUL_X16	SMC_CFG_DTOMUL_X16166,4525
#define SMC_CFG_DTOMUL_X128	SMC_CFG_DTOMUL_X128167,4580
#define SMC_CFG_DTOMUL_X256	SMC_CFG_DTOMUL_X256168,4636
#define SMC_CFG_DTOMUL_X1024	SMC_CFG_DTOMUL_X1024169,4692
#define SMC_CFG_DTOMUL_X4096	SMC_CFG_DTOMUL_X4096170,4749
#define SMC_CFG_DTOMUL_X65536	SMC_CFG_DTOMUL_X65536171,4806
#define SMC_CFG_DTOMUL_X1048576	SMC_CFG_DTOMUL_X1048576172,4864
#define SMC_CFG_DTOCYC_SHIFT	SMC_CFG_DTOCYC_SHIFT175,4957
#define SMC_CFG_DTOCYC_MASK	SMC_CFG_DTOCYC_MASK176,4990
#define SMC_CFG_RBEDGE	SMC_CFG_RBEDGE179,5086
#define SMC_CFG_EDGECTRL	SMC_CFG_EDGECTRL182,5166
#define SMC_CFG_RSPARE	SMC_CFG_RSPARE185,5225
#define SMC_CFG_WSPARE	SMC_CFG_WSPARE188,5283
#define SMC_CFG_PAGESIZE_SHIFT	SMC_CFG_PAGESIZE_SHIFT191,5345
#define SMC_CFG_PAGESIZE_MASK	SMC_CFG_PAGESIZE_MASK192,5379
#define SMC_CFG_PAGESIZE_PS512_16	SMC_CFG_PAGESIZE_PS512_16195,5478
#define SMC_CFG_PAGESIZE_PS1024_32	SMC_CFG_PAGESIZE_PS1024_32196,5545
#define SMC_CFG_PAGESIZE_PS2048_64	SMC_CFG_PAGESIZE_PS2048_64197,5613
#define SMC_CFG_PAGESIZE_PS4096_128	SMC_CFG_PAGESIZE_PS4096_128198,5681
#define SMC_CTRL_NFCDIS	SMC_CTRL_NFCDIS204,5869
#define SMC_CTRL_NFCEN	SMC_CTRL_NFCEN207,5940
#define SMC_SR_RB_EDGE0	SMC_SR_RB_EDGE0213,6095
#define SMC_SR_NFCASE	SMC_SR_NFCASE216,6160
#define SMC_SR_AWB	SMC_SR_AWB219,6222
#define SMC_SR_UNDEF	SMC_SR_UNDEF222,6281
#define SMC_SR_DTOE	SMC_SR_DTOE225,6340
#define SMC_SR_CMDDONE	SMC_SR_CMDDONE228,6392
#define SMC_SR_XFRDONE	SMC_SR_XFRDONE231,6463
#define SMC_SR_NFCSID_SHIFT	SMC_SR_NFCSID_SHIFT234,6524
#define SMC_SR_NFCSID_MASK	SMC_SR_NFCSID_MASK235,6556
#define SMC_SR_NFCWR	SMC_SR_NFCWR238,6646
#define SMC_SR_NFCBUSY	SMC_SR_NFCBUSY241,6695
#define SMC_SR_RB_FALL	SMC_SR_RB_FALL244,6778
#define SMC_SR_RB_RISE	SMC_SR_RB_RISE247,6860
#define SMC_SR_SMCSTS	SMC_SR_SMCSTS250,6930
#define SMC_IER_RB_EDGE0	SMC_IER_RB_EDGE0256,7087
#define SMC_IER_NFCASE	SMC_IER_NFCASE259,7169
#define SMC_IER_AWB	SMC_IER_AWB262,7249
#define SMC_IER_UNDEF	SMC_IER_UNDEF265,7327
#define SMC_IER_DTOE	SMC_IER_DTOE268,7404
#define SMC_IER_CMDDONE	SMC_IER_CMDDONE271,7474
#define SMC_IER_XFRDONE	SMC_IER_XFRDONE274,7548
#define SMC_IER_RB_FALL	SMC_IER_RB_FALL277,7642
#define SMC_IER_RB_RISE	SMC_IER_RB_RISE280,7734
#define SMC_IDR_RB_EDGE0	SMC_IDR_RB_EDGE0286,7894
#define SMC_IDR_NFCASE	SMC_IDR_NFCASE289,7977
#define SMC_IDR_AWB	SMC_IDR_AWB292,8058
#define SMC_IDR_UNDEF	SMC_IDR_UNDEF295,8137
#define SMC_IDR_DTOE	SMC_IDR_DTOE298,8215
#define SMC_IDR_CMDDONE	SMC_IDR_CMDDONE301,8286
#define SMC_IDR_XFRDONE	SMC_IDR_XFRDONE304,8361
#define SMC_IDR_RB_FALL	SMC_IDR_RB_FALL307,8456
#define SMC_IDR_RB_RISE	SMC_IDR_RB_RISE310,8549
#define SMC_IMR_RB_EDGE0	SMC_IMR_RB_EDGE0316,8706
#define SMC_IMR_NFCASE	SMC_IMR_NFCASE319,8786
#define SMC_IMR_AWB	SMC_IMR_AWB322,8864
#define SMC_IMR_UNDEF	SMC_IMR_UNDEF325,8940
#define SMC_IMR_DTOE	SMC_IMR_DTOE328,9015
#define SMC_IMR_CMDDONE	SMC_IMR_CMDDONE331,9083
#define SMC_IMR_XFRDONE	SMC_IMR_XFRDONE334,9155
#define SMC_IMR_RB_FALL	SMC_IMR_RB_FALL337,9247
#define SMC_IMR_RB_RISE	SMC_IMR_RB_RISE340,9337
#define SMC_ADDR_ADDR_CYCLE0_SHIFT	SMC_ADDR_ADDR_CYCLE0_SHIFT346,9494
#define SMC_ADDR_ADDR_CYCLE0_MASK	SMC_ADDR_ADDR_CYCLE0_MASK347,9531
#define SMC_BANK_BANK_SHIFT	SMC_BANK_BANK_SHIFT353,9707
#define SMC_BANK_BANK_MASK	SMC_BANK_BANK_MASK354,9738
#define SMC_ECC_CTRL_SWRST	SMC_ECC_CTRL_SWRST360,9900
#define SMC_ECC_CTRL_RST	SMC_ECC_CTRL_RST363,9954
#define SMC_ECC_MD_TYPCORREC_SHIFT	SMC_ECC_MD_TYPCORREC_SHIFT369,10097
#define SMC_ECC_MD_TYPCORREC_MASK	SMC_ECC_MD_TYPCORREC_MASK370,10134
#define SMC_ECC_MD_TYPCORREC_CPAGE	SMC_ECC_MD_TYPCORREC_CPAGE373,10238
#define SMC_ECC_MD_TYPCORREC_C256B	SMC_ECC_MD_TYPCORREC_C256B374,10310
#define SMC_ECC_MD_TYPCORREC_C512B	SMC_ECC_MD_TYPCORREC_C512B375,10382
#define SMC_ECC_MD_ECC_PAGESIZE_SHIFT	SMC_ECC_MD_ECC_PAGESIZE_SHIFT378,10475
#define SMC_ECC_MD_ECC_PAGESIZE_MASK	SMC_ECC_MD_ECC_PAGESIZE_MASK379,10515
#define SMC_ECC_MD_ECC_PAGESIZE_PS512_16	SMC_ECC_MD_ECC_PAGESIZE_PS512_16382,10620
#define SMC_ECC_MD_ECC_PAGESIZE_PS1024_32	SMC_ECC_MD_ECC_PAGESIZE_PS1024_32384,10704
#define SMC_ECC_MD_ECC_PAGESIZE_PS2048_64	SMC_ECC_MD_ECC_PAGESIZE_PS2048_64386,10789
#define SMC_ECC_MD_ECC_PAGESIZE_PS4096_128	SMC_ECC_MD_ECC_PAGESIZE_PS4096_128388,10874
#define SMC_SETUP_NCS_RD_SETUP_SHIFT	SMC_SETUP_NCS_RD_SETUP_SHIFT415,11641
#define SMC_SETUP_NCS_RD_SETUP_MASK	SMC_SETUP_NCS_RD_SETUP_MASK416,11681
#define SMC_SETUP_NRD_SETUP_SHIFT	SMC_SETUP_NRD_SETUP_SHIFT419,11780
#define SMC_SETUP_NRD_SETUP_MASK	SMC_SETUP_NRD_SETUP_MASK420,11817
#define SMC_SETUP_NCS_WR_SETUP_SHIFT	SMC_SETUP_NCS_WR_SETUP_SHIFT423,11926
#define SMC_SETUP_NCS_WR_SETUP_MASK	SMC_SETUP_NCS_WR_SETUP_MASK424,11965
#define SMC_SETUP_NWE_SETUP_SHIFT	SMC_SETUP_NWE_SETUP_SHIFT427,12064
#define SMC_SETUP_NWE_SETUP_MASK	SMC_SETUP_NWE_SETUP_MASK428,12100
#define SMC_PULSE_NCS_RD_PULSE_SHIFT	SMC_PULSE_NCS_RD_PULSE_SHIFT434,12290
#define SMC_PULSE_NCS_RD_PULSE_MASK	SMC_PULSE_NCS_RD_PULSE_MASK435,12330
#define SMC_PULSE_NRD_PULSE_SHIFT	SMC_PULSE_NRD_PULSE_SHIFT438,12429
#define SMC_PULSE_NRD_PULSE_MASK	SMC_PULSE_NRD_PULSE_MASK439,12466
#define SMC_PULSE_NCS_WR_PULSE_SHIFT	SMC_PULSE_NCS_WR_PULSE_SHIFT442,12575
#define SMC_PULSE_NCS_WR_PULSE_MASK	SMC_PULSE_NCS_WR_PULSE_MASK443,12614
#define SMC_PULSE_NWE_PULSE_SHIFT	SMC_PULSE_NWE_PULSE_SHIFT446,12713
#define SMC_PULSE_NWE_PULSE_MASK	SMC_PULSE_NWE_PULSE_MASK447,12749
#define SMC_CYCLE_NRD_CYCLE_SHIFT	SMC_CYCLE_NRD_CYCLE_SHIFT453,12931
#define SMC_CYCLE_NRD_CYCLE_MASK	SMC_CYCLE_NRD_CYCLE_MASK454,12968
#define SMC_CYCLE_NWE_CYCLE_SHIFT	SMC_CYCLE_NWE_CYCLE_SHIFT457,13070
#define SMC_CYCLE_NWE_CYCLE_MASK	SMC_CYCLE_NWE_CYCLE_MASK458,13106
#define SMC_TIMINGS_NFSEL	SMC_TIMINGS_NFSEL464,13286
#define SMC_TIMINGS_RBNSEL_SHIFT	SMC_TIMINGS_RBNSEL_SHIFT467,13356
#define SMC_TIMINGS_RBNSEL_MASK	SMC_TIMINGS_RBNSEL_MASK468,13392
#define SMC_TIMINGS_TWB_SHIFT	SMC_TIMINGS_TWB_SHIFT471,13491
#define SMC_TIMINGS_TWB_MASK	SMC_TIMINGS_TWB_MASK472,13525
#define SMC_TIMINGS_TRR_SHIFT	SMC_TIMINGS_TRR_SHIFT475,13617
#define SMC_TIMINGS_TRR_MASK	SMC_TIMINGS_TRR_MASK476,13651
#define SMC_TIMINGS_OCMS	SMC_TIMINGS_OCMS479,13754
#define SMC_TIMINGS_TAR_SHIFT	SMC_TIMINGS_TAR_SHIFT482,13818
#define SMC_TIMINGS_TAR_MASK	SMC_TIMINGS_TAR_MASK483,13851
#define SMC_TIMINGS_TADL_SHIFT	SMC_TIMINGS_TADL_SHIFT486,13938
#define SMC_TIMINGS_TADL_MASK	SMC_TIMINGS_TADL_MASK487,13972
#define SMC_TIMINGS_TCLR_SHIFT	SMC_TIMINGS_TCLR_SHIFT490,14064
#define SMC_TIMINGS_TCLR_MASK	SMC_TIMINGS_TCLR_MASK491,14098
#define SMC_MODE_TDF_MODE	SMC_MODE_TDF_MODE497,14268
#define SMC_MODE_TDF_CYCLES_SHIFT	SMC_MODE_TDF_CYCLES_SHIFT500,14328
#define SMC_MODE_TDF_CYCLES_MASK	SMC_MODE_TDF_CYCLES_MASK501,14365
#define SMC_MODE_DBW	SMC_MODE_DBW504,14456
#define SMC_MODE_DBW_BIT_8	SMC_MODE_DBW_BIT_8507,14518
#define SMC_MODE_DBW_BIT_16	SMC_MODE_DBW_BIT_16508,14556
#define SMC_MODE_BAT	SMC_MODE_BAT511,14619
#define SMC_MODE_EXNW_MODE_SHIFT	SMC_MODE_EXNW_MODE_SHIFT514,14669
#define SMC_MODE_EXNW_MODE_MASK	SMC_MODE_EXNW_MODE_MASK515,14704
#define SMC_MODE_EXNW_MODE_DISABLED	SMC_MODE_EXNW_MODE_DISABLED518,14797
#define SMC_MODE_EXNW_MODE_FROZEN	SMC_MODE_EXNW_MODE_FROZEN519,14868
#define SMC_MODE_EXNW_MODE_READY	SMC_MODE_EXNW_MODE_READY520,14937
#define SMC_MODE_WRITE_MODE	SMC_MODE_WRITE_MODE523,15023
#define SMC_MODE_READ_MODE	SMC_MODE_READ_MODE526,15078
#define SMC_OCMS_SRSE	SMC_OCMS_SRSE532,15227
#define SMC_OCMS_SMSE	SMC_OCMS_SMSE535,15310
#define SMC_WPCR_WPKEY_SHIFT	SMC_WPCR_WPKEY_SHIFT541,15450
#define SMC_WPCR_WPKEY_KEY	SMC_WPCR_WPKEY_KEY542,15482
#define SMC_WPCR_WPEN	SMC_WPCR_WPEN545,15573
#define SMC_WPSR_WP_VSRC_SHIFT	SMC_WPSR_WP_VSRC_SHIFT551,15729
#define SMC_WPSR_WP_VSRC_MASK	SMC_WPSR_WP_VSRC_MASK552,15763
#define SMC_WPSR_WP_VS_SHIFT	SMC_WPSR_WP_VS_SHIFT555,15870
#define SMC_WPSR_WP_VS_MASK	SMC_WPSR_WP_VS_MASK556,15902

../../../../libopencm3/include/libopencm3/sam/common/pmc_common_all.h,10279
#define LIBOPENCM3_PMC_COMMON_ALL_HLIBOPENCM3_PMC_COMMON_ALL_H24,926
#define PMC_SCER	PMC_SCER31,1113
#define PMC_SCDR	PMC_SCDR34,1195
#define PMC_SCSR	PMC_SCSR37,1276
#define CKGR_MOR	CKGR_MOR40,1353
#define CKGR_MCFR	CKGR_MCFR43,1435
#define CKGR_PLLAR	CKGR_PLLAR46,1502
#define PMC_MCKR	PMC_MCKR49,1578
#define PMC_PCK0	PMC_PCK052,1660
#define PMC_PCK1	PMC_PCK155,1742
#define PMC_PCK2	PMC_PCK258,1824
#define PMC_IER	PMC_IER61,1902
#define PMC_IDR	PMC_IDR64,1981
#define PMC_SR	PMC_SR67,2049
#define PMC_IMR	PMC_IMR70,2124
#define PMC_FSMR	PMC_FSMR73,2203
#define PMC_FSPR	PMC_FSPR76,2286
#define PMC_FOCR	PMC_FOCR79,2366
#define PMC_WPMR	PMC_WPMR82,2446
#define PMC_WPSR	PMC_WPSR85,2528
#define PMC_SCER_PCK0	PMC_SCER_PCK094,2777
#define PMC_SCER_PCK1	PMC_SCER_PCK195,2813
#define PMC_SCER_PCK2	PMC_SCER_PCK296,2849
#define PMC_SCDR_PCK0	PMC_SCDR_PCK0102,3009
#define PMC_SCDR_PCK1	PMC_SCDR_PCK1103,3045
#define PMC_SCDR_PCK2	PMC_SCDR_PCK2104,3081
#define PMC_SCSR_PCK0	PMC_SCSR_PCK0110,3240
#define PMC_SCSR_PCK1	PMC_SCSR_PCK1111,3276
#define PMC_SCSR_PCK2	PMC_SCSR_PCK2112,3312
#define CKGR_MOR_CFDEN	CKGR_MOR_CFDEN122,3564
#define CKGR_MOR_MOSCSEL	CKGR_MOR_MOSCSEL125,3635
#define CKGR_MOR_KEY	CKGR_MOR_KEY128,3712
#define CKGR_MOR_MOSCXTST_SHIFT	CKGR_MOR_MOSCXTST_SHIFT131,3793
#define CKGR_MOR_MOSCXTST_MASK	CKGR_MOR_MOSCXTST_MASK132,3828
#define CKGR_MOR_MOSCRCF_SHIFT	CKGR_MOR_MOSCRCF_SHIFT135,3926
#define CKGR_MOR_MOSCRCF_MASK	CKGR_MOR_MOSCRCF_MASK136,3960
#define CKGR_MOR_MOSCRCF_4MHZ	CKGR_MOR_MOSCRCF_4MHZ139,4081
#define CKGR_MOR_MOSCRCF_8MHZ	CKGR_MOR_MOSCRCF_8MHZ140,4142
#define CKGR_MOR_MOSCRCF_12MHZ	CKGR_MOR_MOSCRCF_12MHZ141,4203
#define CKGR_MOR_MOSCRCEN	CKGR_MOR_MOSCRCEN144,4306
#define CKGR_MOR_MOSCXTBY	CKGR_MOR_MOSCXTBY147,4383
#define CKGR_MOR_MOSCXTEN	CKGR_MOR_MOSCXTEN150,4460
#define CKGR_MCFR_MAINFRDY	CKGR_MCFR_MAINFRDY156,4605
#define CKGR_MCFR_MAINF_SHIFT	CKGR_MCFR_MAINF_SHIFT159,4674
#define CKGR_MCFR_MAINF_MASK	CKGR_MCFR_MAINF_MASK160,4707
#define CKGR_PLLAR_ONE	CKGR_PLLAR_ONE166,4894
#define CKGR_PLLAR_MULA_SHIFT	CKGR_PLLAR_MULA_SHIFT169,4955
#define CKGR_PLLAR_MULA_MASK	CKGR_PLLAR_MULA_MASK170,4989
#define CKGR_PLLAR_PLLACOUNT_SHIFT	CKGR_PLLAR_PLLACOUNT_SHIFT173,5072
#define CKGR_PLLAR_PLLACOUNT_MASK	CKGR_PLLAR_PLLACOUNT_MASK174,5109
#define CKGR_PLLAR_DIVA_SHIFT	CKGR_PLLAR_DIVA_SHIFT177,5195
#define CKGR_PLLAR_DIVA_MASK	CKGR_PLLAR_DIVA_MASK178,5228
#define PMC_MCKR_PRES_SHIFT	PMC_MCKR_PRES_SHIFT184,5405
#define PMC_MCKR_PRES_MASK	PMC_MCKR_PRES_MASK185,5436
#define PMC_MCKR_PRES_CLK_1	PMC_MCKR_PRES_CLK_1186,5494
#define PMC_MCKR_PRES_CLK_2	PMC_MCKR_PRES_CLK_2187,5550
#define PMC_MCKR_PRES_CLK_4	PMC_MCKR_PRES_CLK_4188,5606
#define PMC_MCKR_PRES_CLK_8	PMC_MCKR_PRES_CLK_8189,5662
#define PMC_MCKR_PRES_CLK_16	PMC_MCKR_PRES_CLK_16190,5718
#define PMC_MCKR_PRES_CLK_32	PMC_MCKR_PRES_CLK_32191,5775
#define PMC_MCKR_PRES_CLK_64	PMC_MCKR_PRES_CLK_64192,5832
#define PMC_MCKR_PRES_CLK_3	PMC_MCKR_PRES_CLK_3193,5889
#define PMC_MCKR_CSS_SHIFT	PMC_MCKR_CSS_SHIFT196,5982
#define PMC_MCKR_CSS_MASK	PMC_MCKR_CSS_MASK197,6012
#define PMC_MCKR_CSS_SLOW_CLK	PMC_MCKR_CSS_SLOW_CLK198,6068
#define PMC_MCKR_CSS_MAIN_CLK	PMC_MCKR_CSS_MAIN_CLK199,6125
#define PMC_MCKR_CSS_PLLA_CLK	PMC_MCKR_CSS_PLLA_CLK200,6182
#define PMC_PCK0_PRES_SHIFT	PMC_PCK0_PRES_SHIFT206,6357
#define PMC_PCK0_PRES_MASK	PMC_PCK0_PRES_MASK207,6388
#define PMC_PCK0_PRES_CLK_1	PMC_PCK0_PRES_CLK_1208,6446
#define PMC_PCK0_PRES_CLK_2	PMC_PCK0_PRES_CLK_2209,6502
#define PMC_PCK0_PRES_CLK_4	PMC_PCK0_PRES_CLK_4210,6558
#define PMC_PCK0_PRES_CLK_8	PMC_PCK0_PRES_CLK_8211,6614
#define PMC_PCK0_PRES_CLK_16	PMC_PCK0_PRES_CLK_16212,6670
#define PMC_PCK0_PRES_CLK_32	PMC_PCK0_PRES_CLK_32213,6727
#define PMC_PCK0_PRES_CLK_64	PMC_PCK0_PRES_CLK_64214,6784
#define PMC_PCK0_CSS_SHIFT	PMC_PCK0_CSS_SHIFT217,6878
#define PMC_PCK0_CSS_MASK	PMC_PCK0_CSS_MASK218,6908
#define PMC_PCK0_CSS_SLOW_CLK	PMC_PCK0_CSS_SLOW_CLK219,6964
#define PMC_PCK0_CSS_MAIN_CLK	PMC_PCK0_CSS_MAIN_CLK220,7021
#define PMC_PCK0_CSS_PLLA_CLK	PMC_PCK0_CSS_PLLA_CLK221,7078
#define PMC_PCK0_CSS_MCK	PMC_PCK0_CSS_MCK222,7135
#define PMC_PCK1_PRES_SHIFT	PMC_PCK1_PRES_SHIFT228,7305
#define PMC_PCK1_PRES_MASK	PMC_PCK1_PRES_MASK229,7336
#define PMC_PCK1_PRES_CLK_1	PMC_PCK1_PRES_CLK_1230,7394
#define PMC_PCK1_PRES_CLK_2	PMC_PCK1_PRES_CLK_2231,7450
#define PMC_PCK1_PRES_CLK_4	PMC_PCK1_PRES_CLK_4232,7506
#define PMC_PCK1_PRES_CLK_8	PMC_PCK1_PRES_CLK_8233,7562
#define PMC_PCK1_PRES_CLK_16	PMC_PCK1_PRES_CLK_16234,7618
#define PMC_PCK1_PRES_CLK_32	PMC_PCK1_PRES_CLK_32235,7675
#define PMC_PCK1_PRES_CLK_64	PMC_PCK1_PRES_CLK_64236,7732
#define PMC_PCK1_CSS_SHIFT	PMC_PCK1_CSS_SHIFT239,7826
#define PMC_PCK1_CSS_MASK	PMC_PCK1_CSS_MASK240,7856
#define PMC_PCK1_CSS_SLOW_CLK	PMC_PCK1_CSS_SLOW_CLK241,7912
#define PMC_PCK1_CSS_MAIN_CLK	PMC_PCK1_CSS_MAIN_CLK242,7969
#define PMC_PCK1_CSS_PLLA_CLK	PMC_PCK1_CSS_PLLA_CLK243,8026
#define PMC_PCK1_CSS_MCK	PMC_PCK1_CSS_MCK244,8083
#define PMC_PCK2_PRES_SHIFT	PMC_PCK2_PRES_SHIFT250,8253
#define PMC_PCK2_PRES_MASK	PMC_PCK2_PRES_MASK251,8284
#define PMC_PCK2_PRES_CLK_1	PMC_PCK2_PRES_CLK_1252,8342
#define PMC_PCK2_PRES_CLK_2	PMC_PCK2_PRES_CLK_2253,8398
#define PMC_PCK2_PRES_CLK_4	PMC_PCK2_PRES_CLK_4254,8454
#define PMC_PCK2_PRES_CLK_8	PMC_PCK2_PRES_CLK_8255,8510
#define PMC_PCK2_PRES_CLK_16	PMC_PCK2_PRES_CLK_16256,8566
#define PMC_PCK2_PRES_CLK_32	PMC_PCK2_PRES_CLK_32257,8623
#define PMC_PCK2_PRES_CLK_64	PMC_PCK2_PRES_CLK_64258,8680
#define PMC_PCK2_CSS_SHIFT	PMC_PCK2_CSS_SHIFT261,8774
#define PMC_PCK2_CSS_MASK	PMC_PCK2_CSS_MASK262,8804
#define PMC_PCK2_CSS_SLOW_CLK	PMC_PCK2_CSS_SLOW_CLK263,8860
#define PMC_PCK2_CSS_MAIN_CLK	PMC_PCK2_CSS_MAIN_CLK264,8917
#define PMC_PCK2_CSS_PLLA_CLK	PMC_PCK2_CSS_PLLA_CLK265,8974
#define PMC_PCK2_CSS_MCK	PMC_PCK2_CSS_MCK266,9031
#define PMC_IER_CFDEV	PMC_IER_CFDEV272,9218
#define PMC_IER_MOSCRCS	PMC_IER_MOSCRCS275,9302
#define PMC_IER_MOSCSELS	PMC_IER_MOSCSELS278,9398
#define PMC_IER_PCKRDY2	PMC_IER_PCKRDY2281,9488
#define PMC_IER_PCKRDY1	PMC_IER_PCKRDY1284,9578
#define PMC_IER_PCKRDY0	PMC_IER_PCKRDY0287,9667
#define PMC_IER_MCKRDY	PMC_IER_MCKRDY290,9748
#define PMC_IER_LOCKA	PMC_IER_LOCKA293,9819
#define PMC_IER_MOSCXTS	PMC_IER_MOSCXTS296,9910
#define PMC_IDR_CFDEV	PMC_IDR_CFDEV302,10085
#define PMC_IDR_MOSCRCS	PMC_IDR_MOSCRCS305,10170
#define PMC_IDR_MOSCSELS	PMC_IDR_MOSCSELS308,10267
#define PMC_IDR_PCKRDY2	PMC_IDR_PCKRDY2311,10358
#define PMC_IDR_PCKRDY1	PMC_IDR_PCKRDY1314,10449
#define PMC_IDR_PCKRDY0	PMC_IDR_PCKRDY0317,10539
#define PMC_IDR_MCKRDY	PMC_IDR_MCKRDY320,10621
#define PMC_IDR_LOCKA	PMC_IDR_LOCKA323,10693
#define PMC_IDR_MOSCXTS	PMC_IDR_MOSCXTS326,10785
#define PMC_SR_FOS	PMC_SR_FOS332,10955
#define PMC_SR_CFDS	PMC_SR_CFDS335,11026
#define PMC_SR_CFDEV	PMC_SR_CFDEV338,11097
#define PMC_SR_MOSCRCS	PMC_SR_MOSCRCS341,11174
#define PMC_SR_MOSCSELS	PMC_SR_MOSCSELS344,11252
#define PMC_SR_PCKRDY2	PMC_SR_PCKRDY2347,11332
#define PMC_SR_PCKRDY1	PMC_SR_PCKRDY1350,11411
#define PMC_SR_PCKRDY0	PMC_SR_PCKRDY0353,11489
#define PMC_SR_OSCSELS	PMC_SR_OSCSELS356,11565
#define PMC_SR_MCKRDY	PMC_SR_MCKRDY359,11629
#define PMC_SR_LOCKA	PMC_SR_LOCKA362,11689
#define PMC_SR_MOSCXTS	PMC_SR_MOSCXTS365,11759
#define PMC_IMR_CFDEV	PMC_IMR_CFDEV371,11929
#define PMC_IMR_MOSCRCS	PMC_IMR_MOSCRCS374,12011
#define PMC_IMR_MOSCSELS	PMC_IMR_MOSCSELS377,12105
#define PMC_IMR_PCKRDY2	PMC_IMR_PCKRDY2380,12193
#define PMC_IMR_PCKRDY1	PMC_IMR_PCKRDY1383,12281
#define PMC_IMR_PCKRDY0	PMC_IMR_PCKRDY0386,12368
#define PMC_IMR_MCKRDY	PMC_IMR_MCKRDY389,12447
#define PMC_IMR_LOCKA	PMC_IMR_LOCKA392,12516
#define PMC_IMR_MOSCXTS	PMC_IMR_MOSCXTS395,12605
#define PMC_FSMR_LPM	PMC_FSMR_LPM401,12747
#define PMC_FSMR_USBAL	PMC_FSMR_USBAL404,12807
#define PMC_FSMR_RTCAL	PMC_FSMR_RTCAL407,12869
#define PMC_FSMR_RTTAL	PMC_FSMR_RTTAL410,12931
#define PMC_FSMR_FSTT15	PMC_FSMR_FSTT15413,13010
#define PMC_FSMR_FSTT14	PMC_FSMR_FSTT14414,13049
#define PMC_FSMR_FSTT13	PMC_FSMR_FSTT13415,13088
#define PMC_FSMR_FSTT12	PMC_FSMR_FSTT12416,13127
#define PMC_FSMR_FSTT11	PMC_FSMR_FSTT11417,13166
#define PMC_FSMR_FSTT10	PMC_FSMR_FSTT10418,13205
#define PMC_FSMR_FSTT9	PMC_FSMR_FSTT9419,13244
#define PMC_FSMR_FSTT8	PMC_FSMR_FSTT8420,13281
#define PMC_FSMR_FSTT7	PMC_FSMR_FSTT7421,13318
#define PMC_FSMR_FSTT6	PMC_FSMR_FSTT6422,13355
#define PMC_FSMR_FSTT5	PMC_FSMR_FSTT5423,13392
#define PMC_FSMR_FSTT4	PMC_FSMR_FSTT4424,13429
#define PMC_FSMR_FSTT3	PMC_FSMR_FSTT3425,13466
#define PMC_FSMR_FSTT2	PMC_FSMR_FSTT2426,13503
#define PMC_FSMR_FSTT1	PMC_FSMR_FSTT1427,13540
#define PMC_FSMR_FSTT0	PMC_FSMR_FSTT0428,13577
#define PMC_FSPR_FSTP15	PMC_FSPR_FSTP15434,13733
#define PMC_FSPR_FSTP14	PMC_FSPR_FSTP14435,13772
#define PMC_FSPR_FSTP13	PMC_FSPR_FSTP13436,13811
#define PMC_FSPR_FSTP12	PMC_FSPR_FSTP12437,13850
#define PMC_FSPR_FSTP11	PMC_FSPR_FSTP11438,13889
#define PMC_FSPR_FSTP10	PMC_FSPR_FSTP10439,13928
#define PMC_FSPR_FSTP9	PMC_FSPR_FSTP9440,13967
#define PMC_FSPR_FSTP8	PMC_FSPR_FSTP8441,14004
#define PMC_FSPR_FSTP7	PMC_FSPR_FSTP7442,14041
#define PMC_FSPR_FSTP6	PMC_FSPR_FSTP6443,14078
#define PMC_FSPR_FSTP5	PMC_FSPR_FSTP5444,14115
#define PMC_FSPR_FSTP4	PMC_FSPR_FSTP4445,14152
#define PMC_FSPR_FSTP3	PMC_FSPR_FSTP3446,14189
#define PMC_FSPR_FSTP2	PMC_FSPR_FSTP2447,14226
#define PMC_FSPR_FSTP1	PMC_FSPR_FSTP1448,14263
#define PMC_FSPR_FSTP0	PMC_FSPR_FSTP0449,14300
#define PMC_FOCR_FOCLR	PMC_FOCR_FOCLR455,14445
#define PMC_WPMR_WPKEY_SHIFT	PMC_WPMR_WPKEY_SHIFT461,14589
#define PMC_WPMR_WPKEY	PMC_WPMR_WPKEY462,14621
#define PMC_WPMR_WPEN	PMC_WPMR_WPEN465,14709
#define PMC_WPSR_WPVSRC_SHIFT	PMC_WPSR_WPVSRC_SHIFT471,14865
#define PMC_WPSR_WPVSRC_MASK	PMC_WPSR_WPVSRC_MASK472,14898
#define PMC_WPSR_WPVS	PMC_WPSR_WPVS475,15000
enum mck_src {mck_src482,15076
	MCK_SRC_SLOW = 0,MCK_SRC_SLOW483,15091
	MCK_SRC_MAIN = 1,MCK_SRC_MAIN484,15110
	MCK_SRC_PLLA = 2,MCK_SRC_PLLA485,15129
	MCK_SRC_UPLL = 3,MCK_SRC_UPLL486,15148

../../../../libopencm3/include/libopencm3/sam/common/pio_common_3a3u3x.h,228
#define LIBOPENCM3_PIO_COMMON_3A3U3X_HLIBOPENCM3_PIO_COMMON_3A3U3X_H27,1065
#define PIO_ABSR(PIO_ABSR34,1271
#define PIO_SCIFSR(PIO_SCIFSR37,1376
#define PIO_DIFSR(PIO_DIFSR40,1473
#define PIO_IFDGSR(PIO_IFDGSR43,1596

../../../../libopencm3/include/libopencm3/sam/common/gpio_common_all.h,74
#define LIBOPENCM3_GPIO_COMMON_ALL_HLIBOPENCM3_GPIO_COMMON_ALL_H28,1131

../../../../libopencm3/include/libopencm3/sam/common/pio_common_all.h,1672
#define LIBOPENCM3_PIO_COMMON_ALL_HLIBOPENCM3_PIO_COMMON_ALL_H28,1127
#define PIOA	PIOA35,1328
#define PIOB	PIOB36,1354
#define PIOC	PIOC37,1380
#define PIOD	PIOD38,1406
#define PIOE	PIOE39,1432
#define PIOF	PIOF40,1458
#define PIOG	PIOG41,1484
#define PIOH	PIOH42,1510
#define PIO_PER(PIO_PER47,1642
#define PIO_PDR(PIO_PDR50,1718
#define PIO_PSR(PIO_PSR53,1793
#define PIO_OER(PIO_OER56,1871
#define PIO_ODR(PIO_ODR59,1950
#define PIO_OSR(PIO_OSR62,2028
#define PIO_IFER(PIO_IFER65,2119
#define PIO_IFDR(PIO_IFDR68,2212
#define PIO_IFSR(PIO_IFSR71,2304
#define PIO_SODR(PIO_SODR74,2385
#define PIO_CODR(PIO_CODR77,2468
#define PIO_ODSR(PIO_ODSR80,2552
#define PIO_PDSR(PIO_PDSR83,2633
#define PIO_IER(PIO_IER86,2715
#define PIO_IDR(PIO_IDR89,2797
#define PIO_IMR(PIO_IMR92,2876
#define PIO_ISR(PIO_ISR95,2957
#define PIO_MDER(PIO_MDER98,3041
#define PIO_MDDR(PIO_MDDR101,3127
#define PIO_MDSR(PIO_MDSR104,3212
#define PIO_PUDR(PIO_PUDR107,3293
#define PIO_PUER(PIO_PUER110,3373
#define PIO_PUSR(PIO_PUSR113,3457
#define PIO_SCDR(PIO_SCDR116,3552
#define PIO_OWER(PIO_OWER119,3628
#define PIO_OWDR(PIO_OWDR122,3705
#define PIO_OWSR(PIO_OWSR125,3790
#define PIO_AIMER(PIO_AIMER128,3889
#define PIO_AIMDR(PIO_AIMDR131,3991
#define PIO_AIMMR(PIO_AIMMR134,4089
#define PIO_ESR(PIO_ESR137,4167
#define PIO_LSR(PIO_LSR140,4244
#define PIO_ELSR(PIO_ELSR143,4326
#define PIO_FELLSR(PIO_FELLSR146,4421
#define PIO_REHLSR(PIO_REHLSR149,4517
#define PIO_FRLHSR(PIO_FRLHSR152,4611
#define PIO_LOCKSR(PIO_LOCKSR155,4680
#define PIO_WPMR(PIO_WPMR158,4765
#define PIO_WPSR(PIO_WPSR161,4851

../../../../libopencm3/include/libopencm3/sam/common/pmc_common_3n3u.h,177
#define LIBOPENCM3_PMC_COMMON_3N3U_HLIBOPENCM3_PMC_COMMON_3N3U_H23,862
#define PMC_PCER	PMC_PCER26,939
#define PMC_PCDR	PMC_PCDR29,1025
#define PMC_PCSR	PMC_PCSR32,1110

../../../../libopencm3/include/libopencm3/sam/4l/memorymap.h,1869
#define SAM4L_MEMORYMAP_HSAM4L_MEMORYMAP_H19,752
#define PERIPH_BASE	PERIPH_BASE23,815
#define PERIPH_PBA_BASE	PERIPH_PBA_BASE26,933
#define I2SC_BASE	I2SC_BASE28,1013
#define SPI_BASE	SPI_BASE29,1061
#define TC0_BASE	TC0_BASE31,1151
#define TC1_BASE	TC1_BASE32,1198
#define TWIMS0_BASE	TWIMS0_BASE33,1245
#define TWIMS1_BASE	TWIMS1_BASE34,1295
#define USART0_BASE	USART0_BASE36,1388
#define USART1_BASE	USART1_BASE37,1438
#define USART2_BASE	USART2_BASE38,1487
#define USART3_BASE	USART3_BASE39,1537
#define ADCIFE_BASE	ADCIFE_BASE41,1630
#define DACC_BASE	DACC_BASE42,1680
#define ACIFC_BASE	ACIFC_BASE43,1728
#define GLOC_BASE	GLOC_BASE45,1851
#define ABDACB_BASE	ABDACB_BASE46,1899
#define TRNG_BASE	TRNG_BASE47,1949
#define PARC_BASE	PARC_BASE48,1997
#define CATB_BASE	CATB_BASE49,2045
#define TWIM2_BASE	TWIM2_BASE51,2136
#define TWIM3_BASE	TWIM3_BASE52,2185
#define LCDCA_BASE	LCDCA_BASE53,2234
#define PERIPH_PBB_BASE	PERIPH_PBB_BASE56,2365
#define FLASHCALW_BASE	FLASHCALW_BASE57,2416
#define PICOCACHE_BASE	PICOCACHE_BASE58,2459
#define HMATRIX_BASE	HMATRIX_BASE59,2510
#define PDCA_BASE	PDCA_BASE60,2560
#define SMAP_BASE	SMAP_BASE61,2607
#define CRCCU_BASE	CRCCU_BASE62,2654
#define USBC_BASE	USBC_BASE63,2702
#define PEVC_BASE	PEVC_BASE64,2749
#define AESA_BASE	AESA_BASE67,2863
#define PERIPH_PBC_BASE	PERIPH_PBC_BASE70,2989
#define PM_BASE	PM_BASE71,3039
#define CHIPID_BASE	CHIPID_BASE72,3075
#define SCIF_BASE	SCIF_BASE73,3123
#define FREQM_BASE	FREQM_BASE74,3169
#define GPIO_BASE	GPIO_BASE75,3216
#define PERIPH_PBD_BASE	PERIPH_PBD_BASE78,3345
#define BPM_BASE	BPM_BASE79,3396
#define BSCIF_BASE	BSCIF_BASE80,3433
#define AST_BASE	AST_BASE81,3480
#define WDT_BASE	WDT_BASE82,3525
#define EIC_BASE	EIC_BASE83,3570
#define PICOUART_BASE	PICOUART_BASE84,3616

../../../../libopencm3/include/libopencm3/sam/4l/nvic.h,3868
#define LIBOPENCM3_SAM4L_NVIC_HLIBOPENCM3_SAM4L_NVIC_H7,175
#define NVIC_HFLASHC_IRQ NVIC_HFLASHC_IRQ16,358
#define NVIC_PDCA0_IRQ NVIC_PDCA0_IRQ17,385
#define NVIC_PDCA1_IRQ NVIC_PDCA1_IRQ18,410
#define NVIC_PDCA2_IRQ NVIC_PDCA2_IRQ19,435
#define NVIC_PDCA3_IRQ NVIC_PDCA3_IRQ20,460
#define NVIC_PDCA4_IRQ NVIC_PDCA4_IRQ21,485
#define NVIC_PDCA5_IRQ NVIC_PDCA5_IRQ22,510
#define NVIC_PDCA6_IRQ NVIC_PDCA6_IRQ23,535
#define NVIC_PDCA7_IRQ NVIC_PDCA7_IRQ24,560
#define NVIC_PDCA8_IRQ NVIC_PDCA8_IRQ25,585
#define NVIC_PDCA9_IRQ NVIC_PDCA9_IRQ26,610
#define NVIC_PDCA10_IRQ NVIC_PDCA10_IRQ27,636
#define NVIC_PDCA11_IRQ NVIC_PDCA11_IRQ28,663
#define NVIC_PDCA12_IRQ NVIC_PDCA12_IRQ29,690
#define NVIC_PDCA13_IRQ NVIC_PDCA13_IRQ30,717
#define NVIC_PDCA14_IRQ NVIC_PDCA14_IRQ31,744
#define NVIC_PDCA15_IRQ NVIC_PDCA15_IRQ32,771
#define NVIC_CRCCU_IRQ NVIC_CRCCU_IRQ33,798
#define NVIC_USBC_IRQ NVIC_USBC_IRQ34,824
#define NVIC_PEVC_TR_IRQ NVIC_PEVC_TR_IRQ35,849
#define NVIC_PEVC_OV_IRQ NVIC_PEVC_OV_IRQ36,877
#define NVIC_AESA_IRQ NVIC_AESA_IRQ37,905
#define NVIC_PM_IRQ NVIC_PM_IRQ38,930
#define NVIC_SCIM_IRQ NVIC_SCIM_IRQ39,953
#define NVIC_FREQM_IRQ NVIC_FREQM_IRQ40,978
#define NVIC_GPIO0_IRQ NVIC_GPIO0_IRQ41,1004
#define NVIC_GPIO1_IRQ NVIC_GPIO1_IRQ42,1030
#define NVIC_GPIO2_IRQ NVIC_GPIO2_IRQ43,1056
#define NVIC_GPIO3_IRQ NVIC_GPIO3_IRQ44,1082
#define NVIC_GPIO4_IRQ NVIC_GPIO4_IRQ45,1108
#define NVIC_GPIO5_IRQ NVIC_GPIO5_IRQ46,1134
#define NVIC_GPIO6_IRQ NVIC_GPIO6_IRQ47,1160
#define NVIC_GPIO7_IRQ NVIC_GPIO7_IRQ48,1186
#define NVIC_GPIO8_IRQ NVIC_GPIO8_IRQ49,1212
#define NVIC_GPIO9_IRQ NVIC_GPIO9_IRQ50,1238
#define NVIC_GPIO10_IRQ NVIC_GPIO10_IRQ51,1264
#define NVIC_GPIO11_IRQ NVIC_GPIO11_IRQ52,1291
#define NVIC_BPM_IRQ NVIC_BPM_IRQ53,1318
#define NVIC_BSCIF_IRQ NVIC_BSCIF_IRQ54,1342
#define NVIC_AST_ALARM_IRQ NVIC_AST_ALARM_IRQ55,1368
#define NVIC_AST_PER_IRQ NVIC_AST_PER_IRQ56,1398
#define NVIC_AST_OVF_IRQ NVIC_AST_OVF_IRQ57,1426
#define NVIC_AST_READY_IRQ NVIC_AST_READY_IRQ58,1454
#define NVIC_AST_CLKREADY_IRQ NVIC_AST_CLKREADY_IRQ59,1484
#define NVIC_WDT_IRQ NVIC_WDT_IRQ60,1517
#define NVIC_EIC1_IRQ NVIC_EIC1_IRQ61,1541
#define NVIC_EIC2_IRQ NVIC_EIC2_IRQ62,1566
#define NVIC_EIC3_IRQ NVIC_EIC3_IRQ63,1591
#define NVIC_EIC4_IRQ NVIC_EIC4_IRQ64,1616
#define NVIC_EIC5_IRQ NVIC_EIC5_IRQ65,1641
#define NVIC_EIC6_IRQ NVIC_EIC6_IRQ66,1666
#define NVIC_EIC7_IRQ NVIC_EIC7_IRQ67,1691
#define NVIC_EIC8_IRQ NVIC_EIC8_IRQ68,1716
#define NVIC_IISC_IRQ NVIC_IISC_IRQ69,1741
#define NVIC_SPI_IRQ NVIC_SPI_IRQ70,1766
#define NVIC_TC00_IRQ NVIC_TC00_IRQ71,1790
#define NVIC_TC01_IRQ NVIC_TC01_IRQ72,1815
#define NVIC_TC02_IRQ NVIC_TC02_IRQ73,1840
#define NVIC_TC10_IRQ NVIC_TC10_IRQ74,1865
#define NVIC_TC11_IRQ NVIC_TC11_IRQ75,1890
#define NVIC_TC12_IRQ NVIC_TC12_IRQ76,1915
#define NVIC_TWIM0_IRQ NVIC_TWIM0_IRQ77,1940
#define NVIC_TWIS0_IRQ NVIC_TWIS0_IRQ78,1966
#define NVIC_TWIM1_IRQ NVIC_TWIM1_IRQ79,1992
#define NVIC_TWIS1_IRQ NVIC_TWIS1_IRQ80,2018
#define NVIC_USART0_IRQ NVIC_USART0_IRQ81,2044
#define NVIC_USART1_IRQ NVIC_USART1_IRQ82,2071
#define NVIC_USART2_IRQ NVIC_USART2_IRQ83,2098
#define NVIC_USART3_IRQ NVIC_USART3_IRQ84,2125
#define NVIC_ADCIFE_IRQ NVIC_ADCIFE_IRQ85,2152
#define NVIC_DACC_IRQ NVIC_DACC_IRQ86,2179
#define NVIC_ACIFC_IRQ NVIC_ACIFC_IRQ87,2204
#define NVIC_ABDACB_IRQ NVIC_ABDACB_IRQ88,2230
#define NVIC_TRNG_IRQ NVIC_TRNG_IRQ89,2257
#define NVIC_PARC_IRQ NVIC_PARC_IRQ90,2282
#define NVIC_CATB_IRQ NVIC_CATB_IRQ91,2307
#define NVIC_RESERVED0_IRQ NVIC_RESERVED0_IRQ92,2332
#define NVIC_TWIM2_IRQ NVIC_TWIM2_IRQ93,2362
#define NVIC_TWIM3_IRQ NVIC_TWIM3_IRQ94,2388
#define NVIC_LCDCA_IRQ NVIC_LCDCA_IRQ95,2414
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT97,2441

../../../../libopencm3/include/libopencm3/sam/4l/gpio.h,4455
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H19,752
#define GPIOA	GPIOA25,904
#define GPIOB	GPIOB26,930
#define GPIOC	GPIOC27,964
#define GPIO0	GPIO029,999
#define GPIO1	GPIO130,1024
#define GPIO2	GPIO231,1049
#define GPIO3	GPIO332,1074
#define GPIO4	GPIO433,1099
#define GPIO5	GPIO534,1124
#define GPIO6	GPIO635,1149
#define GPIO7	GPIO736,1174
#define GPIO8	GPIO837,1199
#define GPIO9	GPIO938,1224
#define GPIO10	GPIO1039,1249
#define GPIO11	GPIO1140,1276
#define GPIO12	GPIO1241,1303
#define GPIO13	GPIO1342,1330
#define GPIO14	GPIO1443,1357
#define GPIO15	GPIO1544,1384
#define GPIO16	GPIO1645,1411
#define GPIO17	GPIO1746,1438
#define GPIO18	GPIO1847,1465
#define GPIO19	GPIO1948,1492
#define GPIO20	GPIO2049,1519
#define GPIO21	GPIO2150,1546
#define GPIO22	GPIO2251,1573
#define GPIO23	GPIO2352,1600
#define GPIO24	GPIO2453,1627
#define GPIO25	GPIO2554,1654
#define GPIO26	GPIO2655,1681
#define GPIO27	GPIO2756,1708
#define GPIO28	GPIO2857,1735
#define GPIO29	GPIO2958,1762
#define GPIO30	GPIO3059,1789
#define GPIO31	GPIO3160,1816
#define GPIO_GPER(GPIO_GPER63,1845
#define GPIO_GPERS(GPIO_GPERS64,1878
#define GPIO_GPERC(GPIO_GPERC65,1922
#define GPIO_GPERT(GPIO_GPERT66,1966
#define GPIO_PMR(GPIO_PMR68,2011
#define GPIO_PMR_SETVAL(GPIO_PMR_SETVAL69,2067
#define GPIO_PMR0(GPIO_PMR071,2156
#define GPIO_PMR0S(GPIO_PMR0S72,2199
#define GPIO_PMR0C(GPIO_PMR0C73,2243
#define GPIO_PMR0T(GPIO_PMR0T74,2287
#define GPIO_PMR1(GPIO_PMR176,2332
#define GPIO_PMR1S(GPIO_PMR1S77,2375
#define GPIO_PMR1C(GPIO_PMR1C78,2419
#define GPIO_PMR1T(GPIO_PMR1T79,2463
#define GPIO_PMR2(GPIO_PMR281,2508
#define GPIO_PMR2S(GPIO_PMR2S82,2551
#define GPIO_PMR2C(GPIO_PMR2C83,2595
#define GPIO_PMR2T(GPIO_PMR2T84,2639
#define GPIO_ODER(GPIO_ODER86,2684
#define GPIO_ODERS(GPIO_ODERS87,2727
#define GPIO_ODERC(GPIO_ODERC88,2771
#define GPIO_ODERT(GPIO_ODERT89,2815
#define GPIO_OVR(GPIO_OVR91,2860
#define GPIO_OVRS(GPIO_OVRS92,2902
#define GPIO_OVRC(GPIO_OVRC93,2945
#define GPIO_OVRT(GPIO_OVRT94,2988
#define GPIO_PVR(GPIO_PVR96,3032
#define GPIO_PUER(GPIO_PUER98,3075
#define GPIO_PUERS(GPIO_PUERS99,3118
#define GPIO_PUERC(GPIO_PUERC100,3162
#define GPIO_PUERT(GPIO_PUERT101,3206
#define GPIO_PDER(GPIO_PDER103,3251
#define GPIO_PDERS(GPIO_PDERS104,3294
#define GPIO_PDERC(GPIO_PDERC105,3338
#define GPIO_PDERT(GPIO_PDERT106,3382
#define GPIO_IER(GPIO_IER108,3427
#define GPIO_IERS(GPIO_IERS109,3469
#define GPIO_IERC(GPIO_IERC110,3512
#define GPIO_IERT(GPIO_IERT111,3555
#define GPIO_IMR0(GPIO_IMR0113,3599
#define GPIO_IMR0S(GPIO_IMR0S114,3642
#define GPIO_IMR0C(GPIO_IMR0C115,3686
#define GPIO_IMR0T(GPIO_IMR0T116,3730
#define GPIO_IMR1(GPIO_IMR1118,3775
#define GPIO_IMR1S(GPIO_IMR1S119,3818
#define GPIO_IMR1C(GPIO_IMR1C120,3862
#define GPIO_IMR1T(GPIO_IMR1T121,3906
#define GPIO_GFER(GPIO_GFER123,3951
#define GPIO_GFERS(GPIO_GFERS124,3994
#define GPIO_GFERC(GPIO_GFERC125,4038
#define GPIO_GFERT(GPIO_GFERT126,4082
#define GPIO_IFR(GPIO_IFR128,4127
#define GPIO_IFRC(GPIO_IFRC129,4169
#define GPIO_ODCR0(GPIO_ODCR0131,4213
#define GPIO_ODCR0S(GPIO_ODCR0S132,4257
#define GPIO_ODCR0C(GPIO_ODCR0C133,4302
#define GPIO_ODCR0T(GPIO_ODCR0T134,4347
#define GPIO_ODCR1(GPIO_ODCR1136,4393
#define GPIO_ODCR1S(GPIO_ODCR1S137,4437
#define GPIO_ODCR1C(GPIO_ODCR1C138,4482
#define GPIO_ODCR1T(GPIO_ODCR1T139,4527
#define GPIO_OSRR0(GPIO_OSRR0141,4573
#define GPIO_OSRR0S(GPIO_OSRR0S142,4617
#define GPIO_OSRR0C(GPIO_OSRR0C143,4662
#define GPIO_OSRR0T(GPIO_OSRR0T144,4707
#define GPIO_STER(GPIO_STER146,4753
#define GPIO_STERS(GPIO_STERS147,4796
#define GPIO_STERC(GPIO_STERC148,4840
#define GPIO_STERT(GPIO_STERT149,4884
#define GPIO_EVER(GPIO_EVER151,4929
#define GPIO_EVERS(GPIO_EVERS152,4972
#define GPIO_EVERC(GPIO_EVERC153,5016
#define GPIO_EVERT(GPIO_EVERT154,5060
#define GPIO_PARAMETER(GPIO_PARAMETER156,5105
#define GPIO_VERSION(GPIO_VERSION157,5153
enum gpio_mode {gpio_mode159,5200
	GPIO_MODE_A = 0,GPIO_MODE_A161,5233
	GPIO_MODE_B,GPIO_MODE_B162,5251
	GPIO_MODE_C,GPIO_MODE_C163,5265
	GPIO_MODE_D,GPIO_MODE_D164,5279
	GPIO_MODE_E,GPIO_MODE_E165,5293
	GPIO_MODE_F,GPIO_MODE_F166,5307
	GPIO_MODE_G,GPIO_MODE_G167,5321
	GPIO_MODE_H,GPIO_MODE_H168,5335
	GPIO_MODE_IN,GPIO_MODE_IN169,5349
	GPIO_MODE_OUT,GPIO_MODE_OUT170,5364

../../../../libopencm3/include/libopencm3/sam/4l/adcife.h,7629
#define LIBOPENCM3_SAM4L_ADCIFE_HLIBOPENCM3_SAM4L_ADCIFE_H19,760
#define ADCIFE_CR	ADCIFE_CR27,955
#define ADCIFE_CFG	ADCIFE_CFG30,1067
#define ADCIFE_SR	ADCIFE_SR33,1171
#define ADCIFE_SCR	ADCIFE_SCR36,1281
#define ADCIFE_SEQCFG	ADCIFE_SEQCFG39,1407
#define ADCIFE_CDMA	ADCIFE_CDMA42,1545
#define ADCIFE_TIM	ADCIFE_TIM45,1666
#define ADCIFE_ITIMER	ADCIFE_ITIMER48,1783
#define ADCIFE_WCFG	ADCIFE_WCFG51,1915
#define ADCIFE_WTH	ADCIFE_WTH54,2054
#define ADCIFE_LCV	ADCIFE_LCV57,2183
#define ADCIFE_IER	ADCIFE_IER60,2299
#define ADCIFE_IDR	ADCIFE_IDR63,2416
#define ADCIFE_IMR	ADCIFE_IMR66,2529
#define ADCIFE_CALIB	ADCIFE_CALIB69,2642
#define ADCIFE_VERSION	ADCIFE_VERSION72,2745
#define ADCIFE_PARAMETER	ADCIFE_PARAMETER75,2854
#define ADCIFE_CR_SWRST	ADCIFE_CR_SWRST79,2974
#define ADCIFE_CR_TSTOP	ADCIFE_CR_TSTOP80,3009
#define ADCIFE_CR_TSTART	ADCIFE_CR_TSTART81,3044
#define ADCIFE_CR_STRIG	ADCIFE_CR_STRIG82,3080
#define ADCIFE_CR_REFBUFEN	ADCIFE_CR_REFBUFEN83,3115
#define ADCIFE_CR_REFBUFDIS	ADCIFE_CR_REFBUFDIS84,3153
#define ADCIFE_CR_EN	ADCIFE_CR_EN85,3192
#define ADCIFE_CR_DIS	ADCIFE_CR_DIS86,3224
#define ADCIFE_CR_BGREQEN	ADCIFE_CR_BGREQEN87,3257
#define ADCIFE_CR_BGREQDIS	ADCIFE_CR_BGREQDIS88,3295
#define _MASKED_VALUE(_MASKED_VALUE90,3335
#define ADCIFE_CFG_REFSEL_SHIFT	ADCIFE_CFG_REFSEL_SHIFT92,3390
#define ADCIFE_CFG_REFSEL_MASK	ADCIFE_CFG_REFSEL_MASK93,3428
#define ADCIFE_CFG_REFSEL_MASKED(ADCIFE_CFG_REFSEL_MASKED94,3492
#define ADCIFE_CFG_SPEED_SHIFT	ADCIFE_CFG_SPEED_SHIFT95,3598
#define ADCIFE_CFG_SPEED_MASK	ADCIFE_CFG_SPEED_MASK96,3635
#define ADCIFE_CFG_SPEED_MASKED(ADCIFE_CFG_SPEED_MASKED97,3697
#define ADCIFE_CFG_CLKSEL	ADCIFE_CFG_CLKSEL98,3800
#define ADCIFE_CFG_PRESCAL_SHIFT	ADCIFE_CFG_PRESCAL_SHIFT99,3837
#define ADCIFE_CFG_PRESCAL_MASK	ADCIFE_CFG_PRESCAL_MASK100,3876
#define ADCIFE_CFG_PRESCAL_MASKED(ADCIFE_CFG_PRESCAL_MASKED101,3942
#define ADCIFE_SR_SEOC	ADCIFE_SR_SEOC103,4052
#define ADCIFE_SR_LOVR	ADCIFE_SR_LOVR104,4086
#define ADCIFE_SR_WM	ADCIFE_SR_WM105,4120
#define ADCIFE_SR_SMTRG	ADCIFE_SR_SMTRG106,4152
#define ADCIFE_SR_TTO	ADCIFE_SR_TTO107,4187
#define ADCIFE_SR_EN	ADCIFE_SR_EN108,4220
#define ADCIFE_SR_TBUSY	ADCIFE_SR_TBUSY109,4253
#define ADCIFE_SR_SBUSY	ADCIFE_SR_SBUSY110,4289
#define ADCIFE_SR_CBUSY	ADCIFE_SR_CBUSY111,4325
#define ADCIFE_SR_REFBUF	ADCIFE_SR_REFBUF112,4361
#define ADCIFE_SR_BGREQ	ADCIFE_SR_BGREQ113,4398
#define ADCIFE_IR_SEOC	ADCIFE_IR_SEOC115,4435
#define ADCIFE_IR_LOVR	ADCIFE_IR_LOVR116,4469
#define ADCIFE_IR_WM	ADCIFE_IR_WM117,4503
#define ADCIFE_IR_SMTRG	ADCIFE_IR_SMTRG118,4535
#define ADCIFE_IR_TTO	ADCIFE_IR_TTO119,4570
#define ADCIFE_SEQCFG_HWLA	ADCIFE_SEQCFG_HWLA121,4604
#define ADCIFE_SEQCFG_BIPOLAR	ADCIFE_SEQCFG_BIPOLAR122,4642
#define ADCIFE_SEQCFG_GAIN_SHIFT	ADCIFE_SEQCFG_GAIN_SHIFT123,4683
#define ADCIFE_SEQCFG_GAIN_MASK	ADCIFE_SEQCFG_GAIN_MASK124,4721
#define ADCIFE_SEQCFG_GAIN_MASKED(ADCIFE_SEQCFG_GAIN_MASKED125,4787
#define ADCIFE_SEQCFG_GCOMP	ADCIFE_SEQCFG_GCOMP126,4894
#define ADCIFE_SEQCFG_TRGSEL_SHIFT	ADCIFE_SEQCFG_TRGSEL_SHIFT127,4933
#define ADCIFE_SEQCFG_TRGSEL_MASK	ADCIFE_SEQCFG_TRGSEL_MASK128,4973
#define ADCIFE_SEQCFG_TRGSEL_MASKED(ADCIFE_SEQCFG_TRGSEL_MASKED129,5042
#define ADCIFE_SEQCFG_RES	ADCIFE_SEQCFG_RES130,5155
#define ADCIFE_SEQCFG_INTERNAL_SHIFT	ADCIFE_SEQCFG_INTERNAL_SHIFT131,5193
#define ADCIFE_SEQCFG_INTERNAL_MASK	ADCIFE_SEQCFG_INTERNAL_MASK132,5235
#define ADCIFE_SEQCFG_INTERNAL_MASKED(ADCIFE_SEQCFG_INTERNAL_MASKED133,5308
#define ADCIFE_SEQCFG_MUXPOS_SHIFT	ADCIFE_SEQCFG_MUXPOS_SHIFT134,5427
#define ADCIFE_SEQCFG_MUXPOS_MASK	ADCIFE_SEQCFG_MUXPOS_MASK135,5468
#define ADCIFE_SEQCFG_MUXPOS_MASKED(ADCIFE_SEQCFG_MUXPOS_MASKED136,5539
#define ADCIFE_SEQCFG_MUXNEG_SHIFT	ADCIFE_SEQCFG_MUXNEG_SHIFT137,5652
#define ADCIFE_SEQCFG_MUXNEG_MASK	ADCIFE_SEQCFG_MUXNEG_MASK138,5693
#define ADCIFE_SEQCFG_MUXNEG_MASKED(ADCIFE_SEQCFG_MUXNEG_MASKED139,5762
#define ADCIFE_SEQCFG_ZOOMRANGE_SHIFT	ADCIFE_SEQCFG_ZOOMRANGE_SHIFT140,5875
#define ADCIFE_SEQCFG_ZOOMRANGE_MASK	ADCIFE_SEQCFG_ZOOMRANGE_MASK141,5919
#define ADCIFE_SEQCFG_ZOOMRANGE_MASKED(ADCIFE_SEQCFG_ZOOMRANGE_MASKED142,5994
enum adcife_prescal {adcife_prescal145,6192
	ADCIFE_PRESCAL_DIV4,ADCIFE_PRESCAL_DIV4146,6214
	ADCIFE_PRESCAL_DIV8,ADCIFE_PRESCAL_DIV8147,6236
	ADCIFE_PRESCAL_DIV16,ADCIFE_PRESCAL_DIV16148,6258
	ADCIFE_PRESCAL_DIV32,ADCIFE_PRESCAL_DIV32149,6281
	ADCIFE_PRESCAL_DIV64,ADCIFE_PRESCAL_DIV64150,6304
	ADCIFE_PRESCAL_DIV128,ADCIFE_PRESCAL_DIV128151,6327
	ADCIFE_PRESCAL_DIV256,ADCIFE_PRESCAL_DIV256152,6351
	ADCIFE_PRESCAL_DIV512,ADCIFE_PRESCAL_DIV512153,6375
enum adcife_speed {adcife_speed156,6403
	ADCIFE_SPEED_300KSPS,ADCIFE_SPEED_300KSPS157,6423
	ADCIFE_SPEED_225KSPS,ADCIFE_SPEED_225KSPS158,6446
	ADCIFE_SPEED_150KSPS,ADCIFE_SPEED_150KSPS159,6469
	ADCIFE_SPEED_75KSPS,ADCIFE_SPEED_75KSPS160,6492
enum adcife_refsel {adcife_refsel163,6518
	ADCIFE_REFSEL_INTERNAL1V,ADCIFE_REFSEL_INTERNAL1V164,6539
	ADCIFE_REFSEL_0_625xVCC,ADCIFE_REFSEL_0_625xVCC165,6566
	ADCIFE_REFSEL_EXTERNAL1,ADCIFE_REFSEL_EXTERNAL1166,6592
	ADCIFE_REFSEL_EXTERNAL2,ADCIFE_REFSEL_EXTERNAL2167,6618
	ADCIFE_REFSEL_HALF_VCC,ADCIFE_REFSEL_HALF_VCC168,6644
enum adcife_clk {adcife_clk171,6673
	ADCIFE_CLK_GENERIC,ADCIFE_CLK_GENERIC172,6691
	ADCIFE_CLK_APB = ADCIFE_CFG_CLKSEL,ADCIFE_CLK_APB173,6712
enum adcife_channel {adcife_channel176,6753
	ADCIFE_CHANNEL_AD0,ADCIFE_CHANNEL_AD0177,6775
	ADCIFE_CHANNEL_AD1,ADCIFE_CHANNEL_AD1178,6796
	ADCIFE_CHANNEL_AD2,ADCIFE_CHANNEL_AD2179,6817
	ADCIFE_CHANNEL_AD3,ADCIFE_CHANNEL_AD3180,6838
	ADCIFE_CHANNEL_AD4,ADCIFE_CHANNEL_AD4181,6859
	ADCIFE_CHANNEL_AD5,ADCIFE_CHANNEL_AD5182,6880
	ADCIFE_CHANNEL_AD6,ADCIFE_CHANNEL_AD6183,6901
	ADCIFE_CHANNEL_AD7,ADCIFE_CHANNEL_AD7184,6922
	ADCIFE_CHANNEL_AD8,ADCIFE_CHANNEL_AD8185,6943
	ADCIFE_CHANNEL_AD9,ADCIFE_CHANNEL_AD9186,6964
	ADCIFE_CHANNEL_AD10,ADCIFE_CHANNEL_AD10187,6985
	ADCIFE_CHANNEL_AD11,ADCIFE_CHANNEL_AD11188,7007
	ADCIFE_CHANNEL_AD12,ADCIFE_CHANNEL_AD12189,7029
	ADCIFE_CHANNEL_AD13,ADCIFE_CHANNEL_AD13190,7051
	ADCIFE_CHANNEL_AD14,ADCIFE_CHANNEL_AD14191,7073
enum adcife_resolution {adcife_resolution194,7099
	ADCIFE_RESOLUTION_12BITS,ADCIFE_RESOLUTION_12BITS195,7124
	ADCIFE_RESOLUTION_8BITS,ADCIFE_RESOLUTION_8BITS196,7151
enum adcife_trigger {adcife_trigger199,7181
	ADCIFE_TRIGGER_SW,ADCIFE_TRIGGER_SW200,7203
	ADCIFE_TRIGGER_IADC_TMR,ADCIFE_TRIGGER_IADC_TMR201,7223
	ADCIFE_TRIGGER_ITS,ADCIFE_TRIGGER_ITS202,7249
	ADCIFE_TRIGGER_CONT,ADCIFE_TRIGGER_CONT203,7270
	ADCIFE_TRIGGER_EXT_RIS,ADCIFE_TRIGGER_EXT_RIS204,7292
	ADCIFE_TRIGGER_EXT_FALL,ADCIFE_TRIGGER_EXT_FALL205,7317
	ADCIFE_TRIGGER_EXT_BOTH,ADCIFE_TRIGGER_EXT_BOTH206,7343
enum adcife_gain {adcife_gain209,7373
	ADCIFE_GAIN_1X,ADCIFE_GAIN_1X210,7392
	ADCIFE_GAIN_2X,ADCIFE_GAIN_2X211,7409
	ADCIFE_GAIN_4X,ADCIFE_GAIN_4X212,7426
	ADCIFE_GAIN_8X,ADCIFE_GAIN_8X213,7443
	ADCIFE_GAIN_16X,ADCIFE_GAIN_16X214,7460
	ADCIFE_GAIN_32X,ADCIFE_GAIN_32X215,7478
	ADCIFE_GAIN_64X,ADCIFE_GAIN_64X216,7496
	ADCIFE_GAIN_0_5X,ADCIFE_GAIN_0_5X217,7514
struct adcife_lcv {adcife_lcv220,7537
	union {__anon21643dab010a221,7557
		uint32_t lcv;lcv222,7566
		struct {__anon21643dab0208223,7582
			uint16_t value;value224,7593
			uint8_t channel;channel225,7612
			uint8_t reserved;reserved226,7632
		} _lc_s;_lc_s227,7653
	} _lc_u;_lc_u228,7664
#define lc_channel lc_channel231,7678
#define lc_value lc_value232,7717

../../../../libopencm3/include/libopencm3/sam/4l/irq.json,2402
        "hflashc",03,16
        "pdca0",14,35
        "pdca1",25,52
        "pdca2",36,69
        "pdca3",47,86
        "pdca4",58,103
        "pdca5",69,120
        "pdca6",710,137
        "pdca7",811,154
        "pdca8",912,171
        "pdca9",1013,188
        "pdca10",1114,205
        "pdca11",1215,223
        "pdca12",1316,241
        "pdca13",1417,259
        "pdca14",1518,277
        "pdca15",1619,295
        "crccu",1720,313
        "usbc",1821,330
        "pevc_tr",1922,346
        "pevc_ov",2023,365
        "aesa",2124,384
        "pm",2225,400
        "scim",2326,414
        "freqm",2427,430
        "gpio0",2528,447
        "gpio1",2629,464
        "gpio2",2730,481
        "gpio3",2831,498
        "gpio4",2932,515
        "gpio5",3033,532
        "gpio6",3134,549
        "gpio7",3235,566
        "gpio8",3336,583
        "gpio9",3437,600
        "gpio10",3538,617
        "gpio11",3639,635
        "bpm",3740,653
        "bscif",3841,668
        "ast_alarm",3942,685
        "ast_per",4043,706
        "ast_ovf",4144,725
        "ast_ready",4245,744
        "ast_clkready",4346,765
        "wdt",4447,789
        "eic1",4548,804
        "eic2",4649,820
        "eic3",4750,836
        "eic4",4851,852
        "eic5",4952,868
        "eic6",5053,884
        "eic7",5154,900
        "eic8",5255,916
        "iisc",5356,932
        "spi",5457,948
        "tc00",5558,963
        "tc01",5659,979
        "tc02",5760,995
        "tc10",5861,1011
        "tc11",5962,1027
        "tc12",6063,1043
        "twim0",6164,1059
        "twis0",6265,1076
        "twim1",6366,1093
        "twis1",6467,1110
        "usart0",6568,1127
        "usart1",6669,1145
        "usart2",6770,1163
        "usart3",6871,1181
        "adcife",6972,1199
        "dacc",7073,1217
        "acifc",7174,1233
        "abdacb",7275,1250
        "trng",7376,1268
        "parc",7477,1284
        "catb",7578,1300
        "reserved0",7679,1316
        "twim2",7780,1337
        "twim3",7881,1354
        "lcdca"7982,1371
    "irqs": [irqs2,2
    "partname_humanreadable": "Atmel SAM4L series",partname_humanreadable84,1394
    "partname_doxygen": "SAM4L",partname_doxygen85,1446
    "includeguard": "LIBOPENCM3_SAM4L_NVIC_H"includeguard86,1479

../../../../libopencm3/include/libopencm3/sam/4l/scif.h,7376
#define LIBOPENCM3_SCIF_HLIBOPENCM3_SCIF_H19,752
#define SCIF_IER	SCIF_IER27,966
#define SCIF_IDR	SCIF_IDR30,1052
#define SCIF_IMR	SCIF_IMR33,1143
#define SCIF_ISR	SCIF_ISR36,1236
#define SCIF_ICR	SCIF_ICR39,1329
#define SCIF_PCLKSR	SCIF_PCLKSR42,1432
#define SCIF_UNLOCK	SCIF_UNLOCK45,1522
#define SCIF_UNLOCK_KEY	SCIF_UNLOCK_KEY46,1571
#define SCIF_CSCR	SCIF_CSCR49,1669
#define SCIF_OSCCTRL0	SCIF_OSCCTRL052,1771
#define SCIF_OSCCTRL0_KEY	SCIF_OSCCTRL0_KEY53,1822
#define SCIF_PLL0	SCIF_PLL056,1921
#define SCIF_PLL0_KEY	SCIF_PLL0_KEY57,1968
#define SCIF_DFLL0CONF	SCIF_DFLL0CONF60,2069
#define SCIF_DFLL0VAL	SCIF_DFLL0VAL63,2168
#define SCIF_DFLL0MUL	SCIF_DFLL0MUL66,2272
#define SCIF_DFLL0STEP	SCIF_DFLL0STEP69,2371
#define SCIF_DFLL0SSG	SCIF_DFLL0SSG72,2499
#define SCIF_DFLL0RATIO	SCIF_DFLL0RATIO75,2599
#define SCIF_DFLL0SYNC	SCIF_DFLL0SYNC78,2711
#define SCIF_RCCR	SCIF_RCCR81,2828
#define SCIF_RCFASTCFG	SCIF_RCFASTCFG84,2950
#define SCIF_RCFASTSR	SCIF_RCFASTSR87,3068
#define SCIF_RC80MCR	SCIF_RC80MCR90,3174
#define SCIF_HPPCR	SCIF_HPPCR93,3291
#define SCIF_FPCR	SCIF_FPCR96,3400
#define SCIF_FPMUL	SCIF_FPMUL99,3512
#define SCIF_FPDIV	SCIF_FPDIV102,3622
#define SCIF_GCCTRL0	SCIF_GCCTRL0105,3719
#define SCIF_GCCTRL1	SCIF_GCCTRL1108,3818
#define SCIF_GCCTRL2	SCIF_GCCTRL2111,3917
#define SCIF_GCCTRL3	SCIF_GCCTRL3114,4016
#define SCIF_GCCTRL4	SCIF_GCCTRL4117,4115
#define SCIF_GCCTRL5	SCIF_GCCTRL5120,4214
#define SCIF_GCCTRL6	SCIF_GCCTRL6123,4313
#define SCIF_GCCTRL7	SCIF_GCCTRL7126,4412
#define SCIF_GCCTRL8	SCIF_GCCTRL8129,4511
#define SCIF_GCCTRL9	SCIF_GCCTRL9132,4610
#define SCIF_GCCTRL10	SCIF_GCCTRL10135,4711
#define SCIF_GCCTRL11	SCIF_GCCTRL11138,4813
#define SCIF_GCTRL(SCIF_GCTRL140,4865
#define SCIF_GCLK_MAX_NUM	SCIF_GCLK_MAX_NUM141,4931
#define SCIF_RCFASTVERSION	SCIF_RCFASTVERSION144,5034
#define SCIF_GCLKPRESCVERSION	SCIF_GCLKPRESCVERSION147,5165
#define SCIF_PLLIFAVERSION	SCIF_PLLIFAVERSION150,5276
#define SCIF_OSCIFAVERSION	SCIF_OSCIFAVERSION153,5392
#define SCIF_DFLLIFBVERSION	SCIF_DFLLIFBVERSION156,5502
#define SCIF_RCOSCIFAVERSION	SCIF_RCOSCIFAVERSION159,5630
#define SCIF_RC80MVERSION	SCIF_RC80MVERSION162,5755
#define SCIF_GCLKVERSION	SCIF_GCLKVERSION165,5870
#define SCIF_VERSION	SCIF_VERSION168,5971
#define SCIF_OSC0RDY	SCIF_OSC0RDY175,6197
#define SCIF_DFLL0LOCKC	SCIF_DFLL0LOCKC176,6229
#define SCIF_DFLL0LOCKF	SCIF_DFLL0LOCKF177,6264
#define SCIF_DFLL0RDY	SCIF_DFLL0RDY178,6299
#define SCIF_DFLL0RCS	SCIF_DFLL0RCS179,6332
#define SCIF_PLL0LOCK	SCIF_PLL0LOCK180,6365
#define SCIF_PLL0LOCKLOST	SCIF_PLL0LOCKLOST181,6398
#define SCIF_RCFASTLOCK	SCIF_RCFASTLOCK182,6435
#define SCIF_RCFASTLOCKLOST	SCIF_RCFASTLOCKLOST183,6471
#define SCIF_OSCCTRL_MODE	SCIF_OSCCTRL_MODE185,6512
#define SCIF_OSCCTRL_GAIN_SHIFT	SCIF_OSCCTRL_GAIN_SHIFT186,6549
#define SCIF_OSCCTRL_GAIN_MASK	SCIF_OSCCTRL_GAIN_MASK187,6585
#define SCIF_OSCCTRL_AGC	SCIF_OSCCTRL_AGC188,6648
#define SCIF_OSCCTRL_STARTUP_SHIFT	SCIF_OSCCTRL_STARTUP_SHIFT189,6684
#define SCIF_OSCCTRL_STARTUP_MASK	SCIF_OSCCTRL_STARTUP_MASK190,6723
#define SCIF_OSCCTRL_OSCEN	SCIF_OSCCTRL_OSCEN191,6793
#define _MASKED_VALUE(_MASKED_VALUE193,6833
#define SCIF_PLL0_PLLEN	SCIF_PLL0_PLLEN195,6888
#define SCIF_PLL0_PLLOSC_SHIFT	SCIF_PLL0_PLLOSC_SHIFT196,6923
#define SCIF_PLL0_PLLOSC_MASK	SCIF_PLL0_PLLOSC_MASK197,6958
#define SCIF_PLL0_PLLOSC_MASKED(SCIF_PLL0_PLLOSC_MASKED198,7020
#define SCIF_PLL0_PLLOPT_SHIFT	SCIF_PLL0_PLLOPT_SHIFT200,7124
#define SCIF_PLL0_PLLOPT_MASK	SCIF_PLL0_PLLOPT_MASK201,7159
#define SCIF_PLL0_PLLOPT_MASKED(SCIF_PLL0_PLLOPT_MASKED202,7221
#define SCIF_PLL0_PLLDIV_SHIFT	SCIF_PLL0_PLLDIV_SHIFT204,7325
#define SCIF_PLL0_PLLDIV_MASK	SCIF_PLL0_PLLDIV_MASK205,7360
#define SCIF_PLL0_PLLDIV_MASKED(SCIF_PLL0_PLLDIV_MASKED206,7424
#define SCIF_PLL0_PLLMUL_SHIFT	SCIF_PLL0_PLLMUL_SHIFT208,7528
#define SCIF_PLL0_PLLMUL_MASK	SCIF_PLL0_PLLMUL_MASK209,7564
#define SCIF_PLL0_PLLMUL_MASKED(SCIF_PLL0_PLLMUL_MASKED210,7628
#define SCIF_PLL0_PLLCOUNT_SHIFT	SCIF_PLL0_PLLCOUNT_SHIFT212,7732
#define SCIF_PLL0_PLLCOUNT_MASK	SCIF_PLL0_PLLCOUNT_MASK213,7770
#define SCIF_PLL0_PLLCOUNT_MASKED(SCIF_PLL0_PLLCOUNT_MASKED214,7839
#define SCIF_GCCTRL_CEN	SCIF_GCCTRL_CEN217,7950
#define SCIF_GCCTRL_DIVEN	SCIF_GCCTRL_DIVEN218,7985
#define SCIF_GCCTRL_OSCSEL_SHIFT	SCIF_GCCTRL_OSCSEL_SHIFT219,8022
#define SCIF_GCCTRL_OSCSEL_MASK	SCIF_GCCTRL_OSCSEL_MASK220,8059
#define SCIF_GCCTRL_OSCSEL_MASKED(SCIF_GCCTRL_OSCSEL_MASKED221,8128
#define SCIF_GCCTRL_DIV_SHIFT	SCIF_GCCTRL_DIV_SHIFT222,8235
#define SCIF_GCCTRL_DIV_MASK	SCIF_GCCTRL_DIV_MASK223,8270
#define SCIF_GCCTRL_DIV_MASKED(SCIF_GCCTRL_DIV_MASKED224,8335
enum osc_mode {osc_mode227,8435
	OSC_MODE_XIN = 0,OSC_MODE_XIN228,8451
	OSC_MODE_XIN_XOUT,OSC_MODE_XIN_XOUT229,8470
enum osc_startup {osc_startup232,8494
	OSC_STARTUP_0 = 0,OSC_STARTUP_0233,8513
	OSC_STARTUP_4 = 8,OSC_STARTUP_4234,8533
	OSC_STARTUP_8 = 9,OSC_STARTUP_8235,8553
	OSC_STARTUP_16 = 10,OSC_STARTUP_16236,8573
	OSC_STARTUP_32 = 11,OSC_STARTUP_32237,8595
	OSC_STARTUP_64 = 1,OSC_STARTUP_64238,8617
	OSC_STARTUP_128 = 2,OSC_STARTUP_128239,8638
	OSC_STARTUP_256 = 12,OSC_STARTUP_256240,8660
	OSC_STARTUP_512 = 13,OSC_STARTUP_512241,8683
	OSC_STARTUP_1K = 14,OSC_STARTUP_1K242,8706
	OSC_STARTUP_2K = 3,OSC_STARTUP_2K243,8728
	OSC_STARTUP_4K = 4,OSC_STARTUP_4K244,8749
	OSC_STARTUP_8K = 5,OSC_STARTUP_8K245,8770
	OSC_STARTUP_16K = 6,OSC_STARTUP_16K246,8791
	OSC_STARTUP_32K = 7,OSC_STARTUP_32K247,8813
enum pll_clk_src {pll_clk_src250,8839
	PLL_CLK_SRC_OSC0 = 0,PLL_CLK_SRC_OSC0251,8858
	PLL_CLK_SRC_GCLK9,PLL_CLK_SRC_GCLK9252,8881
enum gclk_src {gclk_src278,9747
	GCLK_SRC_RCSYS,GCLK_SRC_RCSYS279,9763
	GCLK_SRC_OSC32K,GCLK_SRC_OSC32K280,9780
	GCLK_SRC_DFLL0,GCLK_SRC_DFLL0281,9798
	GCLK_SRC_OSC0,GCLK_SRC_OSC0282,9815
	GCLK_SRC_RC80M,GCLK_SRC_RC80M283,9831
	GCLK_SRC_RCFAST,GCLK_SRC_RCFAST284,9848
	GCLK_SRC_RC1M,GCLK_SRC_RC1M285,9866
	GCLK_SRC_CLK_CPU,GCLK_SRC_CLK_CPU286,9882
	GCLK_SRC_CLK_HSB,GCLK_SRC_CLK_HSB287,9901
	GCLK_SRC_CLK_PBA,GCLK_SRC_CLK_PBA288,9920
	GCLK_SRC_CLK_PBB,GCLK_SRC_CLK_PBB289,9939
	GCLK_SRC_CLK_PBC,GCLK_SRC_CLK_PBC290,9958
	GCLK_SRC_CLK_PBD,GCLK_SRC_CLK_PBD291,9977
	GCLK_SRC_RC32K,GCLK_SRC_RC32K292,9996
	GCLK_SRC_RESERVED_,GCLK_SRC_RESERVED_293,10013
	GCLK_SRC_CLK_1K,GCLK_SRC_CLK_1K294,10034
	GCLK_SRC_PLL0,GCLK_SRC_PLL0295,10052
	GCLK_SRC_HRP,GCLK_SRC_HRP296,10068
	GCLK_SRC_FP,GCLK_SRC_FP297,10083
	GCLK_SRC_GCLK_IN0,GCLK_SRC_GCLK_IN0298,10097
	GCLK_SRC_GCLK_IN1,GCLK_SRC_GCLK_IN1299,10117
	GCLK_SRC_GCLK11,GCLK_SRC_GCLK11300,10137
enum generic_clock {generic_clock303,10159
	GENERIC_CLOCK0,GENERIC_CLOCK0304,10180
	GENERIC_CLOCK1,GENERIC_CLOCK1305,10197
	GENERIC_CLOCK2,GENERIC_CLOCK2306,10214
	GENERIC_CLOCK3,GENERIC_CLOCK3307,10231
	GENERIC_CLOCK4,GENERIC_CLOCK4308,10248
	GENERIC_CLOCK5,GENERIC_CLOCK5309,10265
	GENERIC_CLOCK6,GENERIC_CLOCK6310,10282
	GENERIC_CLOCK7,GENERIC_CLOCK7311,10299
	GENERIC_CLOCK8,GENERIC_CLOCK8312,10316
	GENERIC_CLOCK9,GENERIC_CLOCK9313,10333
	GENERIC_CLOCK10,GENERIC_CLOCK10314,10350
	GENERIC_CLOCK_ADCIFE = GENERIC_CLOCK10,GENERIC_CLOCK_ADCIFE315,10368
	GENERIC_CLOCK11,GENERIC_CLOCK11316,10409

../../../../libopencm3/include/libopencm3/sam/4l/pm.h,8138
#define LIBOPENCM3_PM_HLIBOPENCM3_PM_H19,750
#define PM_MCCTRL	PM_MCCTRL26,921
#define PM_MCCTRL_KEY	PM_MCCTRL_KEY27,965
#define PM_CKSEL(PM_CKSEL30,1046
#define PM_CKSEL_KEY(PM_CKSEL_KEY31,1108
#define PM_MASK(PM_MASK33,1176
#define PM_MASK_KEY(PM_MASK_KEY34,1237
#define PM_CPUMASK	PM_CPUMASK37,1338
#define PM_HSBMASK	PM_HSBMASK40,1418
#define PM_PBAMASK	PM_PBAMASK43,1498
#define PM_PBAMASK_KEY	PM_PBAMASK_KEY44,1543
#define PM_PBBMASK	PM_PBBMASK47,1626
#define PM_PBCMASK	PM_PBCMASK50,1706
#define PM_PBDMASK	PM_PBDMASK53,1786
#define PM_PBADIVMASK	PM_PBADIVMASK56,1877
#define PM_PBADIVMASK_KEY	PM_PBADIVMASK_KEY57,1925
#define PM_CFDCTRL	PM_CFDCTRL60,2032
#define PM_UNLOCK	PM_UNLOCK63,2118
#define PM_UNLOCK_KEY	PM_UNLOCK_KEY64,2162
#define PM_IER	PM_IER67,2246
#define PM_IDR	PM_IDR70,2337
#define PM_IMR	PM_IMR73,2424
#define PM_ISR	PM_ISR76,2513
#define PM_ICR	PM_ICR79,2602
#define PM_SR	PM_SR82,2680
#define PM_PPCR	PM_PPCR85,2778
#define PM_RCAUSE	PM_RCAUSE88,2866
#define PM_WCAUSE	PM_WCAUSE91,2954
#define PM_AWEN	PM_AWEN94,3046
#define PM_PROTCTRL	PM_PROTCTRL97,3144
#define PM_FASTSLEEP	PM_FASTSLEEP100,3238
#define PM_CONFIG	PM_CONFIG103,3332
#define PM_VERSION	PM_VERSION106,3418
#define PM_MCCTRL_MCSEL_SHIFT	PM_MCCTRL_MCSEL_SHIFT110,3545
#define PM_MCCTRL_MCSEL_MASK	PM_MCCTRL_MCSEL_MASK111,3579
#define PM_CKSEL_DIV	PM_CKSEL_DIV114,3652
#define PM_CKSEL_MASK	PM_CKSEL_MASK115,3684
#define PM_CPUMASK_OSC	PM_CPUMASK_OSC117,3713
#define PM_HSBMASK_PDCA	PM_HSBMASK_PDCA119,3748
#define PM_HSBMASK_FLASHCALW	PM_HSBMASK_FLASHCALW120,3783
#define PM_HSBMASK_FLASHCALW_PICO	PM_HSBMASK_FLASHCALW_PICO121,3823
#define PM_HSBMASK_USBC	PM_HSBMASK_USBC122,3868
#define PM_HSBMASK_CRCCU	PM_HSBMASK_CRCCU123,3903
#define PM_HSBMASK_APBA	PM_HSBMASK_APBA124,3939
#define PM_HSBMASK_APBB	PM_HSBMASK_APBB125,3974
#define PM_HSBMASK_APBC	PM_HSBMASK_APBC126,4009
#define PM_HSBMASK_APBD	PM_HSBMASK_APBD127,4044
#define PM_HSBMASK_AESA	PM_HSBMASK_AESA128,4079
#define PM_PBAMASK_IISC	PM_PBAMASK_IISC130,4115
#define PM_PBAMASK_SPI	PM_PBAMASK_SPI131,4150
#define PM_PBAMASK_TC0	PM_PBAMASK_TC0132,4184
#define PM_PBAMASK_TC1	PM_PBAMASK_TC1133,4218
#define PM_PBAMASK_TWIM0	PM_PBAMASK_TWIM0134,4252
#define PM_PBAMASK_TWIS0	PM_PBAMASK_TWIS0135,4288
#define PM_PBAMASK_TWIM1	PM_PBAMASK_TWIM1136,4324
#define PM_PBAMASK_TWIS1	PM_PBAMASK_TWIS1137,4360
#define PM_PBAMASK_USART0	PM_PBAMASK_USART0138,4396
#define PM_PBAMASK_USART1	PM_PBAMASK_USART1139,4433
#define PM_PBAMASK_USART2	PM_PBAMASK_USART2140,4470
#define PM_PBAMASK_USART3	PM_PBAMASK_USART3141,4508
#define PM_PBAMASK_ADCIFE	PM_PBAMASK_ADCIFE142,4546
#define PM_PBAMASK_DACC	PM_PBAMASK_DACC143,4584
#define PM_PBAMASK_ACIFC	PM_PBAMASK_ACIFC144,4620
#define PM_PBAMASK_GLOC	PM_PBAMASK_GLOC145,4657
#define PM_PBAMASK_ABDACB	PM_PBAMASK_ABDACB146,4693
#define PM_PBAMASK_TRNG	PM_PBAMASK_TRNG147,4731
#define PM_PBAMASK_PARC	PM_PBAMASK_PARC148,4767
#define PM_PBAMASK_CATB	PM_PBAMASK_CATB149,4803
#define PM_PBAMASK_TWIM2	PM_PBAMASK_TWIM2151,4848
#define PM_PBAMASK_TWIM3	PM_PBAMASK_TWIM3152,4885
#define PM_PBAMASK_LCDCA	PM_PBAMASK_LCDCA153,4922
#define PM_PBBMASK_FLASHCALW	PM_PBBMASK_FLASHCALW155,4960
#define PM_PBBMASK_HRAMC1	PM_PBBMASK_HRAMC1156,5000
#define PM_PBBMASK_HMATRIX	PM_PBBMASK_HMATRIX157,5037
#define PM_PBBMASK_PDCA	PM_PBBMASK_PDCA158,5075
#define PM_PBBMASK_CRCCU	PM_PBBMASK_CRCCU159,5110
#define PM_PBBMASK_USBC	PM_PBBMASK_USBC160,5146
#define PM_PBBMASK_PEVC	PM_PBBMASK_PEVC161,5181
#define PM_PBCMASK_PM	PM_PBCMASK_PM163,5217
#define PM_PBCMASK_CHIPID	PM_PBCMASK_CHIPID164,5250
#define PM_PBCMASK_SCIF	PM_PBCMASK_SCIF165,5287
#define PM_PBCMASK_FREQM	PM_PBCMASK_FREQM166,5322
#define PM_PBCMASK_GPIO	PM_PBCMASK_GPIO167,5358
#define PM_PBDMASK_BPM	PM_PBDMASK_BPM169,5394
#define PM_PBDMASK_BSCIF	PM_PBDMASK_BSCIF170,5428
#define PM_PBDMASK_AST	PM_PBDMASK_AST171,5464
#define PM_PBDMASK_WDT	PM_PBDMASK_WDT172,5498
#define PM_PBDMASK_EIC	PM_PBDMASK_EIC173,5532
#define PM_PBDMASK_PICOUART	PM_PBDMASK_PICOUART174,5566
#define PM_PBADIVMASK_TC2	PM_PBADIVMASK_TC2176,5606
#define PM_PBADIVMASK_USART0	PM_PBADIVMASK_USART0177,5642
#define PM_PBADIVMASK_USART1	PM_PBADIVMASK_USART1178,5680
#define PM_PBADIVMASK_USART2	PM_PBADIVMASK_USART2179,5718
#define PM_PBADIVMASK_USART3	PM_PBADIVMASK_USART3180,5756
#define PM_PBADIVMASK_TC3	PM_PBADIVMASK_TC3181,5794
#define PM_PBADIVMASK_TC4	PM_PBADIVMASK_TC4182,5829
#define PM_PBADIVMASK_TC5	PM_PBADIVMASK_TC5183,5864
#define PM_SR_CFD	PM_SR_CFD185,5900
#define PM_SR_CKRDY	PM_SR_CKRDY186,5929
#define PM_SR_WAKE	PM_SR_WAKE187,5960
enum mck_src {mck_src189,5991
	MCK_SRC_RCSYS = 0,MCK_SRC_RCSYS190,6006
	MCK_SRC_OSC0,MCK_SRC_OSC0191,6026
	MCK_SRC_PLL,MCK_SRC_PLL192,6041
	MCK_SRC_DFLL,MCK_SRC_DFLL193,6055
	MCK_SRC_RC80M,MCK_SRC_RC80M194,6070
	MCK_SRC_RCFAST,MCK_SRC_RCFAST195,6086
	MCK_SRC_RC1M,MCK_SRC_RC1M196,6103
enum pm_cksel {pm_cksel199,6122
	PM_CKSEL_CPU = 0,PM_CKSEL_CPU200,6138
	PM_CKSEL_PBA = 2,PM_CKSEL_PBA201,6157
	PM_CKSEL_PBB,PM_CKSEL_PBB202,6176
	PM_CKSEL_PBC,PM_CKSEL_PBC203,6191
	PM_CKSEL_PBD,PM_CKSEL_PBD204,6206
enum pm_peripheral {pm_peripheral212,6335
	PM_PERIPHERAL_OCD = 0,PM_PERIPHERAL_OCD213,6356
	PM_PERIPHERAL_PDCA = 32,PM_PERIPHERAL_PDCA214,6380
	PM_PERIPHERAL_FLASHCALW,PM_PERIPHERAL_FLASHCALW215,6406
	PM_PERIPHERAL_FLASHCALW_PICORAM,PM_PERIPHERAL_FLASHCALW_PICORAM216,6432
	PM_PERIPHERAL_USBC,PM_PERIPHERAL_USBC217,6466
	PM_PERIPHERAL_CRCCU,PM_PERIPHERAL_CRCCU218,6487
	PM_PERIPHERAL_APBA_BRIDGE,PM_PERIPHERAL_APBA_BRIDGE219,6509
	PM_PERIPHERAL_APBB_BRIDGE,PM_PERIPHERAL_APBB_BRIDGE220,6537
	PM_PERIPHERAL_APBC_BRIDGE,PM_PERIPHERAL_APBC_BRIDGE221,6565
	PM_PERIPHERAL_APBD_BRIDGE,PM_PERIPHERAL_APBD_BRIDGE222,6593
	PM_PERIPHERAL_AESA,PM_PERIPHERAL_AESA223,6621
	PM_PERIPHERAL_IISC = 64,PM_PERIPHERAL_IISC224,6642
	PM_PERIPHERAL_SPI,PM_PERIPHERAL_SPI225,6668
	PM_PERIPHERAL_TC0,PM_PERIPHERAL_TC0226,6688
	PM_PERIPHERAL_TC1,PM_PERIPHERAL_TC1227,6708
	PM_PERIPHERAL_TWIM0,PM_PERIPHERAL_TWIM0228,6728
	PM_PERIPHERAL_TWIS0,PM_PERIPHERAL_TWIS0229,6750
	PM_PERIPHERAL_TWIM1,PM_PERIPHERAL_TWIM1230,6772
	PM_PERIPHERAL_TWIS1,PM_PERIPHERAL_TWIS1231,6794
	PM_PERIPHERAL_USART0,PM_PERIPHERAL_USART0232,6816
	PM_PERIPHERAL_USART1,PM_PERIPHERAL_USART1233,6839
	PM_PERIPHERAL_USART2,PM_PERIPHERAL_USART2234,6862
	PM_PERIPHERAL_USART3,PM_PERIPHERAL_USART3235,6885
	PM_PERIPHERAL_ADCIFE,PM_PERIPHERAL_ADCIFE236,6908
	PM_PERIPHERAL_DACC,PM_PERIPHERAL_DACC237,6931
	PM_PERIPHERAL_ACIFC,PM_PERIPHERAL_ACIFC238,6952
	PM_PERIPHERAL_GLOC,PM_PERIPHERAL_GLOC239,6974
	PM_PERIPHERAL_ABDACB,PM_PERIPHERAL_ABDACB240,6995
	PM_PERIPHERAL_TRNG,PM_PERIPHERAL_TRNG241,7018
	PM_PERIPHERAL_PARC,PM_PERIPHERAL_PARC242,7039
	PM_PERIPHERAL_CATB,PM_PERIPHERAL_CATB243,7060
	PM_PERIPHERAL_RESERVED1,PM_PERIPHERAL_RESERVED1244,7081
	PM_PERIPHERAL_TWIM2,PM_PERIPHERAL_TWIM2245,7107
	PM_PERIPHERAL_TWIM3,PM_PERIPHERAL_TWIM3246,7129
	PM_PERIPHERAL_LCDCA,PM_PERIPHERAL_LCDCA247,7151
	PM_PERIPHERAL_FLASHCALW_ALT = 96,PM_PERIPHERAL_FLASHCALW_ALT248,7173
	PM_PERIPHERAL_HRAMC1,PM_PERIPHERAL_HRAMC1249,7208
	PM_PERIPHERAL_HMATRIX,PM_PERIPHERAL_HMATRIX250,7231
	PM_PERIPHERAL_PDCA_ALT,PM_PERIPHERAL_PDCA_ALT251,7255
	PM_PERIPHERAL_CRCCU_ALT,PM_PERIPHERAL_CRCCU_ALT252,7280
	PM_PERIPHERAL_USBC_ALT,PM_PERIPHERAL_USBC_ALT253,7306
	PM_PERIPHERAL_PEVC,PM_PERIPHERAL_PEVC254,7331
	PM_PERIPHERAL_PM = 128,PM_PERIPHERAL_PM255,7352
	PM_PERIPHERAL_CHIPID,PM_PERIPHERAL_CHIPID256,7377
	PM_PERIPHERAL_SCIF,PM_PERIPHERAL_SCIF257,7400
	PM_PERIPHERAL_FREQM,PM_PERIPHERAL_FREQM258,7421
	PM_PERIPHERAL_GPIO,PM_PERIPHERAL_GPIO259,7443
	PM_PERIPHERAL_BPM = 160,PM_PERIPHERAL_BPM260,7464
	PM_PERIPHERAL_BSCIF,PM_PERIPHERAL_BSCIF261,7490
	PM_PERIPHERAL_AST,PM_PERIPHERAL_AST262,7512
	PM_PERIPHERAL_WDT,PM_PERIPHERAL_WDT263,7532
	PM_PERIPHERAL_EIC,PM_PERIPHERAL_EIC264,7552
	PM_PERIPHERAL_PICOUART,PM_PERIPHERAL_PICOUART265,7572

../../../../libopencm3/include/libopencm3/sam/smc.h,0

../../../../libopencm3/include/libopencm3/sam/gpio.h,0

../../../../libopencm3/include/libopencm3/sam/3a/memorymap.h,1792
#define SAM3A_MEMORYMAP_HSAM3A_MEMORYMAP_H22,885
#define HSMCI_BASE	HSMCI_BASE27,1026
#define SSC_BASE	SSC_BASE28,1061
#define SPI0_BASE	SPI0_BASE29,1094
#define SPI1_BASE	SPI1_BASE30,1128
#define TC0_BASE	TC0_BASE31,1162
#define TC1_BASE	TC1_BASE32,1195
#define TC2_BASE	TC2_BASE33,1228
#define TC3_BASE	TC3_BASE34,1261
#define TC4_BASE	TC4_BASE35,1294
#define TC5_BASE	TC5_BASE36,1327
#define TC6_BASE	TC6_BASE37,1360
#define TC7_BASE	TC7_BASE38,1393
#define TC8_BASE	TC8_BASE39,1426
#define TWI0_BASE	TWI0_BASE40,1459
#define TWI1_BASE	TWI1_BASE41,1493
#define PWM_BASE	PWM_BASE42,1527
#define USART0_BASE	USART0_BASE43,1560
#define USART1_BASE	USART1_BASE44,1596
#define USART2_BASE	USART2_BASE45,1632
#define USART3_BASE	USART3_BASE46,1668
#define UOTGHS_BASE	UOTGHS_BASE47,1704
#define CAN0_BASE	CAN0_BASE48,1740
#define CAN1_BASE	CAN1_BASE49,1774
#define TRNG_BASE	TRNG_BASE50,1808
#define ADC_BASE	ADC_BASE51,1842
#define DMAC_BASE	DMAC_BASE52,1875
#define DACC_BASE	DACC_BASE53,1909
#define SMC_BASE	SMC_BASE56,2022
#define SDRAM_BASE	SDRAM_BASE57,2055
#define MATRIX_BASE	MATRIX_BASE58,2090
#define PMC_BASE	PMC_BASE59,2126
#define UART_BASE	UART_BASE60,2159
#define CHIPID_BASE	CHIPID_BASE61,2193
#define EEFC0_BASE	EEFC0_BASE62,2229
#define EEFC1_BASE	EEFC1_BASE63,2264
#define PIOA_BASE	PIOA_BASE64,2299
#define PIOB_BASE	PIOB_BASE65,2333
#define PIOC_BASE	PIOC_BASE66,2367
#define PIOD_BASE	PIOD_BASE67,2401
#define PIOE_BASE	PIOE_BASE68,2435
#define PIOF_BASE	PIOF_BASE69,2469
#define RSTC_BASE	RSTC_BASE70,2503
#define SUPC_BASE	SUPC_BASE71,2537
#define RTT_BASE	RTT_BASE72,2571
#define WDT_BASE	WDT_BASE73,2604
#define RTC_BASE	RTC_BASE74,2637
#define GPBR_BASE	GPBR_BASE75,2670

../../../../libopencm3/include/libopencm3/sam/3a/nvic.h,2128
#define LIBOPENCM3_SAM3A_NVIC_HLIBOPENCM3_SAM3A_NVIC_H7,175
#define NVIC_SUPC_IRQ NVIC_SUPC_IRQ16,358
#define NVIC_RSTC_IRQ NVIC_RSTC_IRQ17,382
#define NVIC_RTC_IRQ NVIC_RTC_IRQ18,406
#define NVIC_RTT_IRQ NVIC_RTT_IRQ19,429
#define NVIC_WDT_IRQ NVIC_WDT_IRQ20,452
#define NVIC_PMC_IRQ NVIC_PMC_IRQ21,475
#define NVIC_EEFC0_IRQ NVIC_EEFC0_IRQ22,498
#define NVIC_EEFC1_IRQ NVIC_EEFC1_IRQ23,523
#define NVIC_UART_IRQ NVIC_UART_IRQ24,548
#define NVIC_SMC_SDRAMC_IRQ NVIC_SMC_SDRAMC_IRQ25,572
#define NVIC_SDRAMC_IRQ NVIC_SDRAMC_IRQ26,602
#define NVIC_PIOA_IRQ NVIC_PIOA_IRQ27,629
#define NVIC_PIOB_IRQ NVIC_PIOB_IRQ28,654
#define NVIC_PIOC_IRQ NVIC_PIOC_IRQ29,679
#define NVIC_PIOD_IRQ NVIC_PIOD_IRQ30,704
#define NVIC_PIOE_IRQ NVIC_PIOE_IRQ31,729
#define NVIC_PIOF_IRQ NVIC_PIOF_IRQ32,754
#define NVIC_USART0_IRQ NVIC_USART0_IRQ33,779
#define NVIC_USART1_IRQ NVIC_USART1_IRQ34,806
#define NVIC_USART2_IRQ NVIC_USART2_IRQ35,833
#define NVIC_USART3_IRQ NVIC_USART3_IRQ36,860
#define NVIC_HSMCI_IRQ NVIC_HSMCI_IRQ37,887
#define NVIC_TWI0_IRQ NVIC_TWI0_IRQ38,913
#define NVIC_TWI1_IRQ NVIC_TWI1_IRQ39,938
#define NVIC_SPI0_IRQ NVIC_SPI0_IRQ40,963
#define NVIC_SPI1_IRQ NVIC_SPI1_IRQ41,988
#define NVIC_SSC_IRQ NVIC_SSC_IRQ42,1013
#define NVIC_TC0_IRQ NVIC_TC0_IRQ43,1037
#define NVIC_TC1_IRQ NVIC_TC1_IRQ44,1061
#define NVIC_TC2_IRQ NVIC_TC2_IRQ45,1085
#define NVIC_TC3_IRQ NVIC_TC3_IRQ46,1109
#define NVIC_TC4_IRQ NVIC_TC4_IRQ47,1133
#define NVIC_TC5_IRQ NVIC_TC5_IRQ48,1157
#define NVIC_TC6_IRQ NVIC_TC6_IRQ49,1181
#define NVIC_TC7_IRQ NVIC_TC7_IRQ50,1205
#define NVIC_TC8_IRQ NVIC_TC8_IRQ51,1229
#define NVIC_PWM_IRQ NVIC_PWM_IRQ52,1253
#define NVIC_ADC_IRQ NVIC_ADC_IRQ53,1277
#define NVIC_DACC_IRQ NVIC_DACC_IRQ54,1301
#define NVIC_DMAC_IRQ NVIC_DMAC_IRQ55,1326
#define NVIC_UOTGHS_IRQ NVIC_UOTGHS_IRQ56,1351
#define NVIC_TRNG_IRQ NVIC_TRNG_IRQ57,1378
#define NVIC_RESERVED0_IRQ NVIC_RESERVED0_IRQ58,1403
#define NVIC_CAN0_IRQ NVIC_CAN0_IRQ59,1433
#define NVIC_CAN1_IRQ NVIC_CAN1_IRQ60,1458
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT62,1484

../../../../libopencm3/include/libopencm3/sam/3a/pio.h,49
#define LIBOPENCM3_PIO_HLIBOPENCM3_PIO_H21,819

../../../../libopencm3/include/libopencm3/sam/3a/gpio.h,51
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H21,820

../../../../libopencm3/include/libopencm3/sam/3a/irq.json,1384
        "supc",03,16
        "rstc",14,32
        "rtc",25,48
        "rtt",36,63
        "wdt",47,78
        "pmc",58,93
        "eefc0",69,108
        "eefc1",710,125
        "uart",811,142
        "smc_sdramc",912,158
        "sdramc",1013,180
        "pioa",1114,198
        "piob",1215,214
        "pioc",1316,230
        "piod",1417,246
        "pioe",1518,262
        "piof",1619,278
        "usart0",1720,294
        "usart1",1821,312
        "usart2",1922,330
        "usart3",2023,348
        "hsmci",2124,366
        "twi0",2225,383
        "twi1",2326,399
        "spi0",2427,415
        "spi1",2528,431
        "ssc",2629,447
        "tc0",2730,462
        "tc1",2831,477
        "tc2",2932,492
        "tc3",3033,507
        "tc4",3134,522
        "tc5",3235,537
        "tc6",3336,552
        "tc7",3437,567
        "tc8",3538,582
        "pwm",3639,597
        "adc",3740,612
        "dacc",3841,627
        "dmac",3942,643
        "uotghs",4043,659
        "trng",4144,677
        "reserved0",4245,693
        "can0",4346,714
        "can1"4447,730
    "irqs": [irqs2,2
    "partname_humanreadable": "Atmel SAM3A series",partname_humanreadable49,752
    "partname_doxygen": "SAM3A",partname_doxygen50,804
    "includeguard": "LIBOPENCM3_SAM3A_NVIC_H"includeguard51,837

../../../../libopencm3/include/libopencm3/sam/3a/pmc.h,640
#define LIBOPENCM3_PMC_HLIBOPENCM3_PMC_H22,884
#define PMC_PCR	PMC_PCR32,1220
#define PMC_MCKR_PLLADIV2	PMC_MCKR_PLLADIV241,1453
#define PMC_PCR_EN	PMC_PCR_EN47,1589
#define PMC_PCR_DIV_SHIFT	PMC_PCR_DIV_SHIFT50,1644
#define PMC_PCR_DIV_MASK	PMC_PCR_DIV_MASK51,1674
#define PMC_PCR_DIV_PERIPH_DIV_MCK	PMC_PCR_DIV_PERIPH_DIV_MCK52,1728
#define PMC_PCR_DIV_PERIPH_DIV2_MCK	PMC_PCR_DIV_PERIPH_DIV2_MCK53,1791
#define PMC_PCR_DIV_PERIPH_DIV4_MCK	PMC_PCR_DIV_PERIPH_DIV4_MCK54,1855
#define PMC_PCR_CMD	PMC_PCR_CMD57,1934
#define PMC_PCR_PID_SHIFT	PMC_PCR_PID_SHIFT60,1990
#define PMC_PCR_PID_MASK	PMC_PCR_PID_MASK61,2019

../../../../libopencm3/include/libopencm3/sam/pwm.h,2010
#define SAM3X_PWM_HSAM3X_PWM_H21,814
#define PWM_CLK	PWM_CLK28,983
#define PWM_ENA	PWM_ENA29,1028
#define PWM_DIS	PWM_DIS30,1073
#define PWM_SR	PWM_SR31,1118
#define PWM_IER1	PWM_IER132,1162
#define PWM_IDR1	PWM_IDR133,1207
#define PWM_IMR1	PWM_IMR134,1252
#define PWM_ISR1	PWM_ISR135,1297
#define PWM_SCM	PWM_SCM36,1342
#define PWM_SCUC	PWM_SCUC38,1411
#define PWM_SCUP	PWM_SCUP39,1456
#define PWM_SCUPUPD	PWM_SCUPUPD40,1501
#define PWM_IER2	PWM_IER241,1549
#define PWM_IDR2	PWM_IDR242,1594
#define PWM_IMR2	PWM_IMR243,1639
#define PWM_ISR2	PWM_ISR244,1684
#define PWM_OOV	PWM_OOV45,1729
#define PWM_OS	PWM_OS46,1774
#define PWM_OSS	PWM_OSS47,1818
#define PWM_OSC	PWM_OSC48,1863
#define PWM_OSSUPD	PWM_OSSUPD49,1908
#define PWM_OSCUPD	PWM_OSCUPD50,1955
#define PWM_FMR	PWM_FMR51,2002
#define PWM_FSR	PWM_FSR52,2047
#define PWM_FCR	PWM_FCR53,2092
#define PWM_FPV	PWM_FPV54,2137
#define PWM_FPE1	PWM_FPE155,2182
#define PWM_FPE2	PWM_FPE256,2227
#define PWM_ELMR0	PWM_ELMR058,2303
#define PWM_ELMR1	PWM_ELMR159,2349
#define PWM_SMMR	PWM_SMMR61,2426
#define PWM_WPCR	PWM_WPCR63,2502
#define PWM_WPSR	PWM_WPSR64,2547
#define PWM_CMPV(PWM_CMPV67,2654
#define PWM_CMPVUPD(PWM_CMPVUPD68,2713
#define PWM_CMMV(PWM_CMMV69,2775
#define PWM_CMMVUPD(PWM_CMMVUPD70,2834
#define PWM_CMR(PWM_CMR72,2927
#define PWM_CDTY(PWM_CDTY73,2985
#	define PWM_CDTYUPD(PWM_CDTYUPD75,3063
#	define PWM_CPRD(PWM_CPRD76,3125
#	define PWM_CPRDUPD(PWM_CPRDUPD77,3184
#	define PWM_CCNT(PWM_CCNT78,3246
#	define PWM_DT(PWM_DT79,3305
#	define PWM_DTUPD(PWM_DTUPD80,3362
#	define PWM_CPRD(PWM_CPRD82,3443
#	define PWM_CCNT(PWM_CCNT83,3502
#	define PWM_CUPD(PWM_CUPD84,3561
static inline void pwm_set_period(int ch, uint32_t period)pwm_set_period89,3674
static inline void pwm_set_duty(int ch, uint32_t duty)pwm_set_duty94,3762
static inline void pwm_enable(int ch)pwm_enable99,3844
static inline void pwm_disable(int ch)pwm_disable104,3907

../../../../libopencm3/include/libopencm3/sam/3s/memorymap.h,1377
#define SAM3S_MEMORYMAP_HSAM3S_MEMORYMAP_H22,885
#define HSMCI_BASE	HSMCI_BASE27,1026
#define SSC_BASE	SSC_BASE28,1061
#define SPI_BASE	SPI_BASE29,1094
#define TC0_BASE	TC0_BASE30,1127
#define TC1_BASE	TC1_BASE31,1160
#define TC2_BASE	TC2_BASE32,1193
#define TC3_BASE	TC3_BASE33,1226
#define TC4_BASE	TC4_BASE34,1259
#define TC5_BASE	TC5_BASE35,1292
#define TWI0_BASE	TWI0_BASE36,1325
#define TWI1_BASE	TWI1_BASE37,1359
#define PWM_BASE	PWM_BASE38,1393
#define USART0_BASE	USART0_BASE39,1426
#define USART1_BASE	USART1_BASE40,1462
#define USART2_BASE	USART2_BASE41,1498
#define UDP_BASE	UDP_BASE42,1534
#define ADC_BASE	ADC_BASE43,1567
#define DACC_BASE	DACC_BASE44,1600
#define ACC_BASE	ACC_BASE45,1634
#define CRCCU_BASE	CRCCU_BASE46,1667
#define SMC_BASE	SMC_BASE49,1781
#define MATRIX_BASE	MATRIX_BASE50,1814
#define PMC_BASE	PMC_BASE51,1850
#define UART0_BASE	UART0_BASE52,1883
#define CHIPID_BASE	CHIPID_BASE53,1918
#define UART1_BASE	UART1_BASE54,1954
#define EEFC_BASE	EEFC_BASE55,1989
#define PIOA_BASE	PIOA_BASE56,2023
#define PIOB_BASE	PIOB_BASE57,2057
#define PIOC_BASE	PIOC_BASE58,2091
#define RSTC_BASE	RSTC_BASE59,2125
#define SUPC_BASE	SUPC_BASE60,2159
#define RTT_BASE	RTT_BASE61,2193
#define WDT_BASE	WDT_BASE62,2226
#define RTC_BASE	RTC_BASE63,2259
#define GPBR_BASE	GPBR_BASE64,2292

../../../../libopencm3/include/libopencm3/sam/3s/nvic.h,1664
#define LIBOPENCM3_SAM3S_NVIC_HLIBOPENCM3_SAM3S_NVIC_H7,175
#define NVIC_SUPC_IRQ NVIC_SUPC_IRQ16,358
#define NVIC_RSTC_IRQ NVIC_RSTC_IRQ17,382
#define NVIC_RTC_IRQ NVIC_RTC_IRQ18,406
#define NVIC_RTT_IRQ NVIC_RTT_IRQ19,429
#define NVIC_WDT_IRQ NVIC_WDT_IRQ20,452
#define NVIC_PMC_IRQ NVIC_PMC_IRQ21,475
#define NVIC_EEFC_IRQ NVIC_EEFC_IRQ22,498
#define NVIC_RESERVED0_IRQ NVIC_RESERVED0_IRQ23,522
#define NVIC_UART0_IRQ NVIC_UART0_IRQ24,551
#define NVIC_UART1_IRQ NVIC_UART1_IRQ25,576
#define NVIC_SMC_IRQ NVIC_SMC_IRQ26,601
#define NVIC_PIOA_IRQ NVIC_PIOA_IRQ27,625
#define NVIC_PIOB_IRQ NVIC_PIOB_IRQ28,650
#define NVIC_PIOC_IRQ NVIC_PIOC_IRQ29,675
#define NVIC_USART0_IRQ NVIC_USART0_IRQ30,700
#define NVIC_USART1_IRQ NVIC_USART1_IRQ31,727
#define NVIC_USART2_IRQ NVIC_USART2_IRQ32,754
#define NVIC_RESERVED1_IRQ NVIC_RESERVED1_IRQ33,781
#define NVIC_HSMCI_IRQ NVIC_HSMCI_IRQ34,811
#define NVIC_TWI0_IRQ NVIC_TWI0_IRQ35,837
#define NVIC_TWI1_IRQ NVIC_TWI1_IRQ36,862
#define NVIC_SPI_IRQ NVIC_SPI_IRQ37,887
#define NVIC_SSC_IRQ NVIC_SSC_IRQ38,911
#define NVIC_TC0_IRQ NVIC_TC0_IRQ39,935
#define NVIC_TC1_IRQ NVIC_TC1_IRQ40,959
#define NVIC_TC2_IRQ NVIC_TC2_IRQ41,983
#define NVIC_TC3_IRQ NVIC_TC3_IRQ42,1007
#define NVIC_TC4_IRQ NVIC_TC4_IRQ43,1031
#define NVIC_TC5_IRQ NVIC_TC5_IRQ44,1055
#define NVIC_ADC_IRQ NVIC_ADC_IRQ45,1079
#define NVIC_DACC_IRQ NVIC_DACC_IRQ46,1103
#define NVIC_PWM_IRQ NVIC_PWM_IRQ47,1128
#define NVIC_CRCCU_IRQ NVIC_CRCCU_IRQ48,1152
#define NVIC_ACC_IRQ NVIC_ACC_IRQ49,1178
#define NVIC_UDP_IRQ NVIC_UDP_IRQ50,1202
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT52,1227

../../../../libopencm3/include/libopencm3/sam/3s/pio.h,269
#define LIBOPENCM3_PIO_HLIBOPENCM3_PIO_H21,819
#define PIO_PCMR(PIO_PCMR29,1051
#define PIO_PCIER(PIO_PCIER32,1150
#define PIO_PCIDR(PIO_PCIDR35,1251
#define PIO_PCIMR(PIO_PCIMR38,1349
#define PIO_PCISR(PIO_PCISR41,1449
#define PIO_PCRHR(PIO_PCRHR44,1550

../../../../libopencm3/include/libopencm3/sam/3s/smc.h,3808
#define LIBOPENCM3_SMC_HLIBOPENCM3_SMC_H21,819
#define SMC_CS_0	SMC_CS_027,911
#define SMC_CS_1	SMC_CS_128,932
#define SMC_CS_2	SMC_CS_229,953
#define SMC_CS_3	SMC_CS_330,974
#define SMC_SETUP(SMC_SETUP36,1099
#define SMC_PULSE(SMC_PULSE40,1202
#define SMC_CYCLE(SMC_CYCLE44,1305
#define SMC_MODE(SMC_MODE48,1407
#define SMC_OCMS	SMC_OCMS52,1535
#define SMC_KEY1	SMC_KEY155,1626
#define SMC_KEY2	SMC_KEY258,1717
#define SMC_WPMR	SMC_WPMR61,1795
#define SMC_WPSR	SMC_WPSR64,1875
#define SMC_SETUP_NCS_RD_SETUP_SHIFT	SMC_SETUP_NCS_RD_SETUP_SHIFT73,2121
#define SMC_SETUP_NCS_RD_SETUP_MASK	SMC_SETUP_NCS_RD_SETUP_MASK74,2161
#define SMC_SETUP_NRD_SETUP_SHIFT	SMC_SETUP_NRD_SETUP_SHIFT77,2260
#define SMC_SETUP_NRD_SETUP_MASK	SMC_SETUP_NRD_SETUP_MASK78,2297
#define SMC_SETUP_NCS_WR_SETUP_SHIFT	SMC_SETUP_NCS_WR_SETUP_SHIFT81,2406
#define SMC_SETUP_NCS_WR_SETUP_MASK	SMC_SETUP_NCS_WR_SETUP_MASK82,2445
#define SMC_SETUP_NWE_SETUP_SHIFT	SMC_SETUP_NWE_SETUP_SHIFT85,2544
#define SMC_SETUP_NWE_SETUP_MASK	SMC_SETUP_NWE_SETUP_MASK86,2580
#define SMC_PULSE_NCS_RD_PULSE_SHIFT	SMC_PULSE_NCS_RD_PULSE_SHIFT92,2770
#define SMC_PULSE_NCS_RD_PULSE_MASK	SMC_PULSE_NCS_RD_PULSE_MASK93,2810
#define SMC_PULSE_NRD_PULSE_SHIFT	SMC_PULSE_NRD_PULSE_SHIFT96,2909
#define SMC_PULSE_NRD_PULSE_MASK	SMC_PULSE_NRD_PULSE_MASK97,2946
#define SMC_PULSE_NCS_WR_PULSE_SHIFT	SMC_PULSE_NCS_WR_PULSE_SHIFT100,3055
#define SMC_PULSE_NCS_WR_PULSE_MASK	SMC_PULSE_NCS_WR_PULSE_MASK101,3094
#define SMC_PULSE_NWE_PULSE_SHIFT	SMC_PULSE_NWE_PULSE_SHIFT104,3193
#define SMC_PULSE_NWE_PULSE_MASK	SMC_PULSE_NWE_PULSE_MASK105,3229
#define SMC_CYCLE_NRD_CYCLE_SHIFT	SMC_CYCLE_NRD_CYCLE_SHIFT111,3411
#define SMC_CYCLE_NRD_CYCLE_MASK	SMC_CYCLE_NRD_CYCLE_MASK112,3448
#define SMC_CYCLE_NWE_CYCLE_SHIFT	SMC_CYCLE_NWE_CYCLE_SHIFT115,3550
#define SMC_CYCLE_NWE_CYCLE_MASK	SMC_CYCLE_NWE_CYCLE_MASK116,3586
#define SMC_MODE_PS_SHIFT	SMC_MODE_PS_SHIFT122,3755
#define SMC_MODE_PS_MASK	SMC_MODE_PS_MASK123,3785
#define SMC_MODE_PS_4_BYTE	SMC_MODE_PS_4_BYTE126,3863
#define SMC_MODE_PS_8_BYTE	SMC_MODE_PS_8_BYTE127,3919
#define SMC_MODE_PS_16_BYTE	SMC_MODE_PS_16_BYTE128,3975
#define SMC_MODE_PS_32_BYTE	SMC_MODE_PS_32_BYTE129,4032
#define SMC_MODE_PMEN	SMC_MODE_PMEN132,4114
#define SMC_MODE_TDF_MODE	SMC_MODE_TDF_MODE135,4172
#define SMC_MODE_TDF_CYCLES_SHIFT	SMC_MODE_TDF_CYCLES_SHIFT138,4232
#define SMC_MODE_TDF_CYCLES_MASK	SMC_MODE_TDF_CYCLES_MASK139,4269
#define SMC_MODE_DBW_SHIFT	SMC_MODE_DBW_SHIFT142,4360
#define SMC_MODE_DBW_MASK	SMC_MODE_DBW_MASK143,4391
#define SMC_MODE_DBW_8_BIT	SMC_MODE_DBW_8_BIT146,4476
#define SMC_MODE_DBW_16_BIT	SMC_MODE_DBW_16_BIT147,4533
#define SMC_MODE_DBW_32_BIT	SMC_MODE_DBW_32_BIT148,4591
#define SMC_MODE_EXNW_MODE_SHIFT	SMC_MODE_EXNW_MODE_SHIFT151,4667
#define SMC_MODE_EXNW_MODE_MASK	SMC_MODE_EXNW_MODE_MASK152,4702
#define SMC_MODE_EXNW_MODE_DISABLED	SMC_MODE_EXNW_MODE_DISABLED155,4795
#define SMC_MODE_EXNW_MODE_FROZEN	SMC_MODE_EXNW_MODE_FROZEN156,4866
#define SMC_MODE_EXNW_MODE_READY	SMC_MODE_EXNW_MODE_READY157,4935
#define SMC_MODE_WRITE_MODE	SMC_MODE_WRITE_MODE160,5021
#define SMC_MODE_READ_MODE	SMC_MODE_READ_MODE163,5076
#define SMC_OCMS_CS3SE	SMC_OCMS_CS3SE169,5234
#define SMC_OCMS_CS2SE	SMC_OCMS_CS2SE172,5308
#define SMC_OCMS_CS1SE	SMC_OCMS_CS1SE175,5382
#define SMC_OCMS_CS0SE	SMC_OCMS_CS0SE178,5456
#define SMC_OCMS_SMSE	SMC_OCMS_SMSE181,5541
#define SMC_WPMR_WPKEY_SHIFT	SMC_WPMR_WPKEY_SHIFT187,5681
#define SMC_WPMR_WPKEY_KEY	SMC_WPMR_WPKEY_KEY188,5713
#define SMC_WPMR_WPEN	SMC_WPMR_WPEN191,5804
#define SMC_WPSR_WP_VSRC_SHIFT	SMC_WPSR_WP_VSRC_SHIFT197,5960
#define SMC_WPSR_WP_VSRC_MASK	SMC_WPSR_WP_VSRC_MASK198,5994
#define SMC_WPSR_WPVS	SMC_WPSR_WPVS201,6088

../../../../libopencm3/include/libopencm3/sam/3s/gpio.h,51
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H21,820

../../../../libopencm3/include/libopencm3/sam/3s/irq.json,1117
        "supc",03,16
        "rstc",14,32
        "rtc",25,48
        "rtt",36,63
        "wdt",47,78
        "pmc",58,93
        "eefc",69,108
        "reserved0",710,124
        "uart0",811,145
        "uart1",912,162
        "smc",1013,179
        "pioa",1114,194
        "piob",1215,210
        "pioc",1316,226
        "usart0",1417,242
        "usart1",1518,260
        "usart2",1619,278
        "reserved1",1720,296
        "hsmci",1821,317
        "twi0",1922,334
        "twi1",2023,350
        "spi",2124,366
        "ssc",2225,381
        "tc0",2326,396
        "tc1",2427,411
        "tc2",2528,426
        "tc3",2629,441
        "tc4",2730,456
        "tc5",2831,471
        "adc",2932,486
        "dacc",3033,501
        "pwm",3134,517
        "crccu",3235,532
        "acc",3336,549
        "udp"3437,564
    "irqs": [irqs2,2
    "partname_humanreadable": "Atmel SAM3S series",partname_humanreadable39,585
    "partname_doxygen": "SAM3S",partname_doxygen40,637
    "includeguard": "LIBOPENCM3_SAM3S_NVIC_H"includeguard41,670

../../../../libopencm3/include/libopencm3/sam/3s/periph.h,1390
#define LIBOPENCM3_PERIPH_HLIBOPENCM3_PERIPH_H21,822
#define PERIPH_SUPC	PERIPH_SUPC24,931
#define PERIPH_RSTC	PERIPH_RSTC25,954
#define PERIPH_RTC	PERIPH_RTC26,977
#define PERIPH_RTT	PERIPH_RTT27,999
#define PERIPH_WDG	PERIPH_WDG28,1021
#define PERIPH_PMC	PERIPH_PMC29,1043
#define PERIPH_EEFC	PERIPH_EEFC30,1065
#define PERIPH_UART0	PERIPH_UART031,1088
#define PERIPH_UART1	PERIPH_UART132,1112
#define PERIPH_SMC	PERIPH_SMC33,1136
#define PERIPH_PIOA	PERIPH_PIOA34,1159
#define PERIPH_PIOB	PERIPH_PIOB35,1183
#define PERIPH_PIOC	PERIPH_PIOC36,1207
#define PERIPH_USART0	PERIPH_USART037,1231
#define PERIPH_USART1	PERIPH_USART138,1257
#define PERIPH_USART2	PERIPH_USART239,1283
#define PERIPH_HSMCI	PERIPH_HSMCI40,1309
#define PERIPH_TWI0	PERIPH_TWI041,1334
#define PERIPH_TWI1	PERIPH_TWI142,1358
#define PERIPH_SPI	PERIPH_SPI43,1382
#define PERIPH_SSC	PERIPH_SSC44,1405
#define PERIPH_TC0	PERIPH_TC045,1428
#define PERIPH_TC1	PERIPH_TC146,1451
#define PERIPH_TC2	PERIPH_TC247,1474
#define PERIPH_TC3	PERIPH_TC348,1497
#define PERIPH_TC4	PERIPH_TC449,1520
#define PERIPH_TC5	PERIPH_TC550,1543
#define PERIPH_ADC	PERIPH_ADC51,1566
#define PERIPH_DACC	PERIPH_DACC52,1589
#define PERIPH_PWM	PERIPH_PWM53,1613
#define PERIPH_CRCCU	PERIPH_CRCCU54,1636
#define PERIPH_ACC	PERIPH_ACC55,1661
#define PERIPH_UDP	PERIPH_UDP56,1684

../../../../libopencm3/include/libopencm3/sam/3s/pmc.h,1550
#define LIBOPENCM3_PMC_HLIBOPENCM3_PMC_H21,819
#define CKGR_PLLBR	CKGR_PLLBR30,1086
#define PMC_OCR	PMC_OCR33,1172
#define CKGR_MCFR_RCMEAS	CKGR_MCFR_RCMEAS42,1451
#define CKGR_PLLBR_MULB_SHIFT	CKGR_PLLBR_MULB_SHIFT48,1595
#define CKGR_PLLBR_MULB_MASK	CKGR_PLLBR_MULB_MASK49,1629
#define CKGR_PLLBR_PLLBCOUNT_SHIFT	CKGR_PLLBR_PLLBCOUNT_SHIFT52,1712
#define CKGR_PLLBR_PLLBCOUNT_MASK	CKGR_PLLBR_PLLBCOUNT_MASK53,1749
#define CKGR_PLLBR_DIVB_SHIFT	CKGR_PLLBR_DIVB_SHIFT56,1835
#define CKGR_PLLBR_DIVB_MASK	CKGR_PLLBR_DIVB_MASK57,1868
#define PMC_MCKR_PLLBDIV2	PMC_MCKR_PLLBDIV263,2036
#define PMC_MCKR_PLLADIV2	PMC_MCKR_PLLADIV266,2100
#define PMC_MCKR_CSS_PLLB_CLK	PMC_MCKR_CSS_PLLB_CLK69,2177
#define PMC_PCK0_CSS_PLLB_CLK	PMC_PCK0_CSS_PLLB_CLK75,2353
#define PMC_PCK1_CSS_PLLB_CLK	PMC_PCK1_CSS_PLLB_CLK81,2529
#define PMC_PCK2_CSS_PLLB_CLK	PMC_PCK2_CSS_PLLB_CLK87,2705
#define PMC_IER_LOCKB	PMC_IER_LOCKB93,2878
#define PMC_IDR_LOCKB	PMC_IDR_LOCKB99,3031
#define PMC_SR_LOCKB	PMC_SR_LOCKB105,3173
#define PMC_IMR_LOCKB	PMC_IMR_LOCKB111,3322
#define PMC_OCR_SEL12	PMC_OCR_SEL12117,3502
#define PMC_OCR_CAL12_SHIFT	PMC_OCR_CAL12_SHIFT120,3588
#define PMC_OCR_CAL12_MASK	PMC_OCR_CAL12_MASK121,3620
#define PMC_OCR_SEL8	PMC_OCR_SEL8124,3739
#define PMC_OCR_CAL8_SHIFT	PMC_OCR_CAL8_SHIFT127,3823
#define PMC_OCR_CAL8_MASK	PMC_OCR_CAL8_MASK128,3853
#define PMC_OCR_SEL4	PMC_OCR_SEL4131,3970
#define PMC_OCR_CAL4_SHIFT	PMC_OCR_CAL4_SHIFT134,4053
#define PMC_OCR_CAL4_MASK	PMC_OCR_CAL4_MASK135,4083

../../../../libopencm3/include/libopencm3/sam/wdt.h,681
#define SAM3X_WDT_HSAM3X_WDT_H21,814
#define WDT_CR	WDT_CR29,989
#define WDT_MR	WDT_MR30,1031
#define WDT_SR	WDT_SR31,1073
#define WDT_CR_KEY	WDT_CR_KEY35,1196
#define WDT_CR_WDRSTT	WDT_CR_WDRSTT37,1259
#define WDT_MR_WDIDLEHLT	WDT_MR_WDIDLEHLT42,1403
#define WDT_MR_WDDBGHLT	WDT_MR_WDDBGHLT43,1439
#define WDT_MR_WDD_MASK	WDT_MR_WDD_MASK44,1475
#define WDT_MR_WDDIS	WDT_MR_WDDIS45,1515
#define WDT_MR_WDRPROC	WDT_MR_WDRPROC46,1548
#define WDT_MR_WDRSTEN	WDT_MR_WDRSTEN47,1583
#define WDT_MR_WDFIEN	WDT_MR_WDFIEN48,1618
#define WDT_MR_WDV_MASK	WDT_MR_WDV_MASK49,1652
#define WDT_SR_WDERR	WDT_SR_WDERR54,1801
#define WDT_SR_WDUNF	WDT_SR_WDUNF55,1833

../../../../libopencm3/include/libopencm3/sam/adcife.h,41
#define SAM_ADCIFE_HSAM_ADCIFE_H19,747

../../../../libopencm3/include/libopencm3/sam/3n/memorymap.h,1151
#define SAM3N_MEMORYMAP_HSAM3N_MEMORYMAP_H21,820
#define SPI_BASE	SPI_BASE27,962
#define TC0_BASE	TC0_BASE28,995
#define TC1_BASE	TC1_BASE29,1028
#define TC2_BASE	TC2_BASE30,1061
#define TC3_BASE	TC3_BASE31,1094
#define TC4_BASE	TC4_BASE32,1127
#define TC5_BASE	TC5_BASE33,1160
#define TWI0_BASE	TWI0_BASE34,1193
#define TWI1_BASE	TWI1_BASE35,1227
#define PWM_BASE	PWM_BASE36,1261
#define USART0_BASE	USART0_BASE37,1294
#define USART1_BASE	USART1_BASE38,1330
#define ADC_BASE	ADC_BASE39,1366
#define DACC_BASE	DACC_BASE40,1399
#define SMC_BASE	SMC_BASE43,1512
#define MATRIX_BASE	MATRIX_BASE44,1545
#define PMC_BASE	PMC_BASE45,1581
#define UART0_BASE	UART0_BASE46,1614
#define CHIPID_BASE	CHIPID_BASE47,1649
#define UART1_BASE	UART1_BASE48,1685
#define EEFC_BASE	EEFC_BASE49,1720
#define PIOA_BASE	PIOA_BASE50,1754
#define PIOB_BASE	PIOB_BASE51,1788
#define PIOC_BASE	PIOC_BASE52,1822
#define RSTC_BASE	RSTC_BASE53,1856
#define SUPC_BASE	SUPC_BASE54,1890
#define RTT_BASE	RTT_BASE55,1924
#define WDT_BASE	WDT_BASE56,1957
#define RTC_BASE	RTC_BASE57,1990
#define GPBR_BASE	GPBR_BASE58,2023

../../../../libopencm3/include/libopencm3/sam/3n/nvic.h,1570
#define LIBOPENCM3_SAM3N_NVIC_HLIBOPENCM3_SAM3N_NVIC_H7,175
#define NVIC_SUPC_IRQ NVIC_SUPC_IRQ16,358
#define NVIC_RSTC_IRQ NVIC_RSTC_IRQ17,382
#define NVIC_RTC_IRQ NVIC_RTC_IRQ18,406
#define NVIC_RTT_IRQ NVIC_RTT_IRQ19,429
#define NVIC_WDT_IRQ NVIC_WDT_IRQ20,452
#define NVIC_PMC_IRQ NVIC_PMC_IRQ21,475
#define NVIC_EEFC_IRQ NVIC_EEFC_IRQ22,498
#define NVIC_RESERVED0_IRQ NVIC_RESERVED0_IRQ23,522
#define NVIC_UART0_IRQ NVIC_UART0_IRQ24,551
#define NVIC_UART1_IRQ NVIC_UART1_IRQ25,576
#define NVIC_RESERVED1_IRQ NVIC_RESERVED1_IRQ26,601
#define NVIC_PIOA_IRQ NVIC_PIOA_IRQ27,631
#define NVIC_PIOB_IRQ NVIC_PIOB_IRQ28,656
#define NVIC_PIOC_IRQ NVIC_PIOC_IRQ29,681
#define NVIC_USART0_IRQ NVIC_USART0_IRQ30,706
#define NVIC_USART1_IRQ NVIC_USART1_IRQ31,733
#define NVIC_RESERVED2_IRQ NVIC_RESERVED2_IRQ32,760
#define NVIC_RESERVED3_IRQ NVIC_RESERVED3_IRQ33,790
#define NVIC_RESERVED4_IRQ NVIC_RESERVED4_IRQ34,820
#define NVIC_TWI0_IRQ NVIC_TWI0_IRQ35,850
#define NVIC_TWI1_IRQ NVIC_TWI1_IRQ36,875
#define NVIC_SPI_IRQ NVIC_SPI_IRQ37,900
#define NVIC_RESERVED5_IRQ NVIC_RESERVED5_IRQ38,924
#define NVIC_TC0_IRQ NVIC_TC0_IRQ39,954
#define NVIC_TC1_IRQ NVIC_TC1_IRQ40,978
#define NVIC_TC2_IRQ NVIC_TC2_IRQ41,1002
#define NVIC_TC3_IRQ NVIC_TC3_IRQ42,1026
#define NVIC_TC4_IRQ NVIC_TC4_IRQ43,1050
#define NVIC_TC5_IRQ NVIC_TC5_IRQ44,1074
#define NVIC_ADC_IRQ NVIC_ADC_IRQ45,1098
#define NVIC_DACC_IRQ NVIC_DACC_IRQ46,1122
#define NVIC_PWM_IRQ NVIC_PWM_IRQ47,1147
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT49,1172

../../../../libopencm3/include/libopencm3/sam/3n/pio.h,49
#define LIBOPENCM3_PIO_HLIBOPENCM3_PIO_H21,819

../../../../libopencm3/include/libopencm3/sam/3n/gpio.h,51
#define LIBOPENCM3_GPIO_HLIBOPENCM3_GPIO_H21,820

../../../../libopencm3/include/libopencm3/sam/3n/irq.json,1090
        "supc", 03,16
        "rstc", 14,33
        "rtc", 25,50
        "rtt", 36,66
        "wdt",47,82
        "pmc", 58,97
        "eefc",69,113
        "reserved0", 710,129
        "uart0", 811,151
        "uart1", 912,169
        "reserved1", 1013,187
        "pioa", 1114,209
        "piob", 1215,226
        "pioc", 1316,243
        "usart0", 1417,260
        "usart1", 1518,279
        "reserved2", 1619,298
        "reserved3", 1720,320
        "reserved4", 1821,342
        "twi0", 1922,364
        "twi1", 2023,381
        "spi", 2124,398
        "reserved5", 2225,414
        "tc0", 2326,436
        "tc1", 2427,452
        "tc2", 2528,468
        "tc3", 2629,484
        "tc4", 2730,500
        "tc5", 2831,516
        "adc", 2932,532
        "dacc", 3033,548
        "pwm"3134,565
    "irqs": [irqs2,2
    "partname_humanreadable": "Atmel SAM3N series", partname_humanreadable36,587
    "partname_doxygen": "SAM3N", partname_doxygen37,640
    "includeguard": "LIBOPENCM3_SAM3N_NVIC_H"includeguard38,674

../../../../libopencm3/include/libopencm3/sam/3n/periph.h,1103
#define LIBOPENCM3_PERIPH_HLIBOPENCM3_PERIPH_H21,822
#define PERIPH_SUPC	PERIPH_SUPC24,931
#define PERIPH_RSTC	PERIPH_RSTC25,954
#define PERIPH_RTC	PERIPH_RTC26,977
#define PERIPH_RTT	PERIPH_RTT27,999
#define PERIPH_WDG	PERIPH_WDG28,1021
#define PERIPH_PMC	PERIPH_PMC29,1043
#define PERIPH_EEFC	PERIPH_EEFC30,1065
#define PERIPH_UART0	PERIPH_UART031,1088
#define PERIPH_UART1	PERIPH_UART132,1112
#define PERIPH_PIOA	PERIPH_PIOA33,1136
#define PERIPH_PIOB	PERIPH_PIOB34,1160
#define PERIPH_PIOC	PERIPH_PIOC35,1184
#define PERIPH_USART0	PERIPH_USART036,1208
#define PERIPH_USART1	PERIPH_USART137,1234
#define PERIPH_TWI0	PERIPH_TWI038,1260
#define PERIPH_TWI1	PERIPH_TWI139,1284
#define PERIPH_SPI	PERIPH_SPI40,1308
#define PERIPH_TC0	PERIPH_TC041,1331
#define PERIPH_TC1	PERIPH_TC142,1354
#define PERIPH_TC2	PERIPH_TC243,1377
#define PERIPH_TC3	PERIPH_TC344,1400
#define PERIPH_TC4	PERIPH_TC445,1423
#define PERIPH_TC5	PERIPH_TC546,1446
#define PERIPH_ADC	PERIPH_ADC47,1469
#define PERIPH_DACC	PERIPH_DACC48,1492
#define PERIPH_PWM	PERIPH_PWM49,1516

../../../../libopencm3/include/libopencm3/sam/3n/pmc.h,1501
#define LIBOPENCM3_PMC_HLIBOPENCM3_PMC_H21,819
#define CKGR_PLLR	CKGR_PLLR30,1103
#define PMC_OCR	PMC_OCR33,1173
#define CKGR_MOR_WAITMODE	CKGR_MOR_WAITMODE42,1407
#define CKGR_PLLR_ONE	CKGR_PLLR_ONE49,1615
#define CKGR_PLLR_MUL_SHIFT	CKGR_PLLR_MUL_SHIFT52,1677
#define CKGR_PLLR_MUL_MASK	CKGR_PLLR_MUL_MASK53,1728
#define CKGR_PLLR_PLLCOUNT_SHIFT	CKGR_PLLR_PLLCOUNT_SHIFT56,1797
#define CKGR_PLLR_PLLCOUNT_MASK	CKGR_PLLR_PLLCOUNT_MASK57,1857
#define CKGR_PLLR_DIV_SHIFT	CKGR_PLLR_DIV_SHIFT60,1931
#define CKGR_PLLR_DIV_MASK	CKGR_PLLR_DIV_MASK61,1982
#define PMC_MCKR_PLLDIV2	PMC_MCKR_PLLDIV267,2136
#define PMC_MCKR_CSS_PLL_CLK	PMC_MCKR_CSS_PLL_CLK70,2212
#define PMC_PCK0_CSS_PLL_CLK	PMC_PCK0_CSS_PLL_CLK76,2387
#define PMC_PCK1_CSS_PLL_CLK	PMC_PCK1_CSS_PLL_CLK82,2562
#define PMC_PCK2_CSS_PLL_CLK	PMC_PCK2_CSS_PLL_CLK88,2737
#define PMC_IER_LOCK	PMC_IER_LOCK94,2908
#define PMC_IDR_LOCK	PMC_IDR_LOCK100,3062
#define PMC_SR_LOCK	PMC_SR_LOCK106,3204
#define PMC_IMR_LOCK	PMC_IMR_LOCK112,3350
#define PMC_OCR_SEL12	PMC_OCR_SEL12118,3531
#define PMC_OCR_CAL12_SHIFT	PMC_OCR_CAL12_SHIFT121,3617
#define PMC_OCR_CAL12_MASK	PMC_OCR_CAL12_MASK122,3649
#define PMC_OCR_SEL8	PMC_OCR_SEL8125,3768
#define PMC_OCR_CAL8_SHIFT	PMC_OCR_CAL8_SHIFT128,3852
#define PMC_OCR_CAL8_MASK	PMC_OCR_CAL8_MASK129,3882
#define PMC_OCR_SEL4	PMC_OCR_SEL4132,3999
#define PMC_OCR_CAL4_SHIFT	PMC_OCR_CAL4_SHIFT135,4082
#define PMC_OCR_CAL4_MASK	PMC_OCR_CAL4_MASK136,4112

../../../../libopencm3/include/libopencm3/sam/periph.h,0

../../../../libopencm3/include/libopencm3/sam/uart.h,1761
#define SAM3X_UART_HSAM3X_UART_H21,815
#define UART_CR	UART_CR27,990
#define UART_MR	UART_MR28,1036
#define UART_IER	UART_IER29,1082
#define UART_IDR	UART_IDR30,1128
#define UART_IMR	UART_IMR31,1174
#define UART_SR	UART_SR32,1220
#define UART_RHR	UART_RHR33,1266
#define UART_THR	UART_THR34,1312
#define UART_BRGR	UART_BRGR35,1358
#define UART_CR_RSTSTA	UART_CR_RSTSTA43,1567
#define UART_CR_TXDIS	UART_CR_TXDIS44,1604
#define UART_CR_TXEN	UART_CR_TXEN45,1640
#define UART_CR_RXDIS	UART_CR_RXDIS46,1675
#define UART_CR_RXEN	UART_CR_RXEN47,1711
#define UART_CR_RSTTX	UART_CR_RSTTX48,1746
#define UART_CR_RSTRX	UART_CR_RSTRX49,1782
#define UART_MR_CHMODE_MASK	UART_MR_CHMODE_MASK54,1911
#define UART_MR_CHMODE_NORMAL	UART_MR_CHMODE_NORMAL55,1953
#define UART_MR_CHMODE_AUTOMATIC	UART_MR_CHMODE_AUTOMATIC56,1997
#define UART_MR_CHMODE_LOCAL_LOOPBACK	UART_MR_CHMODE_LOCAL_LOOPBACK57,2043
#define UART_MR_CHMODE_REMOTE_LOOPBACK	UART_MR_CHMODE_REMOTE_LOOPBACK58,2094
#define UART_MR_PAR_MASK	UART_MR_PAR_MASK60,2176
#define UART_MR_PAR_EVEN	UART_MR_PAR_EVEN61,2214
#define UART_MR_PAR_ODD	UART_MR_PAR_ODD62,2252
#define UART_MR_PAR_SPACE	UART_MR_PAR_SPACE63,2290
#define UART_MR_PAR_MARK	UART_MR_PAR_MARK64,2329
#define UART_MR_PAR_NO	UART_MR_PAR_NO65,2367
#define UART_SR_RXBUFF	UART_SR_RXBUFF70,2500
#define UART_SR_TXBUFF	UART_SR_TXBUFF71,2538
#define UART_SR_TXEMPTY	UART_SR_TXEMPTY73,2602
#define UART_SR_PARE	UART_SR_PARE75,2665
#define UART_SR_FRAME	UART_SR_FRAME76,2700
#define UART_SR_OVRE	UART_SR_OVRE77,2736
#define UART_SR_ENDTX	UART_SR_ENDTX78,2771
#define UART_SR_ENDRX	UART_SR_ENDRX79,2807
#define UART_SR_TXRDY	UART_SR_TXRDY81,2868
#define UART_SR_RXRDY	UART_SR_RXRDY82,2904

../../../../libopencm3/include/libopencm3/sam/scif.h,0

../../../../libopencm3/include/libopencm3/sam/pmc.h,0

../../../../libopencm3/include/libopencm3/sam/pm.h,0

../../../../libopencm3/include/libopencm3/sam/usart.h,7501
#define SAM_USART_HSAM_USART_H21,814
#define USART0	USART026,909
#define USART1	USART127,937
#define USART2	USART228,965
#define USART3	USART329,993
#define USART_CR(USART_CR32,1096
#define USART_MR(USART_MR33,1139
#define USART_IER(USART_IER34,1182
#define USART_IDR(USART_IDR35,1226
#define USART_IMR(USART_IMR36,1270
#define USART_CSR(USART_CSR37,1314
#define USART_RHR(USART_RHR38,1358
#define USART_THR(USART_THR39,1402
#define USART_BRGR(USART_BRGR40,1446
#define USART_RTOR(USART_RTOR41,1491
#define USART_TTGR(USART_TTGR42,1536
#define USART_FIDI(USART_FIDI44,1612
#define USART_NER(USART_NER45,1657
#define USART_IF(USART_IF47,1725
#define USART_MAN(USART_MAN48,1768
#define USART_LINMR(USART_LINMR49,1812
#define USART_LINIR(USART_LINIR50,1858
#define USART_WPMR(USART_WPMR52,1935
#define USART_WPSR(USART_WPSR53,1980
#define USART_VERSION(USART_VERSION55,2056
#define USART_CR_LINWKUP	USART_CR_LINWKUP61,2206
#define USART_CR_LINABT	USART_CR_LINABT62,2245
#define USART_CR_RTSDIS	USART_CR_RTSDIS63,2284
#define USART_CR_RCS	USART_CR_RCS64,2323
#define USART_CR_RTSEN	USART_CR_RTSEN65,2359
#define USART_CR_FCS	USART_CR_FCS66,2397
#define USART_CR_RETTO	USART_CR_RETTO68,2463
#define USART_CR_RSTNACK	USART_CR_RSTNACK69,2501
#define USART_CR_RSTIT	USART_CR_RSTIT70,2540
#define USART_CR_SENDA	USART_CR_SENDA71,2578
#define USART_CR_STTTO	USART_CR_STTTO72,2616
#define USART_CR_STPBRK	USART_CR_STPBRK73,2654
#define USART_CR_STTBRK	USART_CR_STTBRK74,2693
#define USART_CR_RSTSTA	USART_CR_RSTSTA75,2731
#define USART_CR_TXDIS	USART_CR_TXDIS76,2769
#define USART_CR_TXEN	USART_CR_TXEN77,2806
#define USART_CR_RXDIS	USART_CR_RXDIS78,2842
#define USART_CR_RXEN	USART_CR_RXEN79,2879
#define USART_CR_RSTTX	USART_CR_RSTTX80,2915
#define USART_CR_RSTRX	USART_CR_RSTRX81,2952
#define USART_MR_ONEBIT	USART_MR_ONEBIT85,3055
#define USART_MR_MODSYNC	USART_MR_MODSYNC86,3094
#define USART_MR_MAN	USART_MR_MAN87,3133
#define USART_MR_FILTER	USART_MR_FILTER88,3169
#define USART_MR_MAX_ITERATION_MASK	USART_MR_MAX_ITERATION_MASK90,3234
#define USART_MR_INVDATA	USART_MR_INVDATA91,3283
#define USART_MR_VAR_SYNC	USART_MR_VAR_SYNC92,3322
#define USART_MR_DSNACK	USART_MR_DSNACK93,3362
#define USART_MR_INACK	USART_MR_INACK94,3401
#define USART_MR_OVER	USART_MR_OVER95,3439
#define USART_MR_CLKO	USART_MR_CLKO96,3476
#define USART_MR_MODE9	USART_MR_MODE997,3513
#define USART_MR_MSBF	USART_MR_MSBF98,3551
#define USART_MR_CPOL	USART_MR_CPOL99,3588
#define USART_MR_CHMODE_MASK	USART_MR_CHMODE_MASK100,3625
#define USART_MR_CHMODE_NORMAL	USART_MR_CHMODE_NORMAL101,3668
#define USART_MR_CHMODE_AUTOMATIC	USART_MR_CHMODE_AUTOMATIC102,3713
#define USART_MR_CHMODE_LOCAL_LOOPBACK	USART_MR_CHMODE_LOCAL_LOOPBACK103,3760
#define USART_MR_CHMODE_REMOTE_LOOPBACK	USART_MR_CHMODE_REMOTE_LOOPBACK104,3812
#define USART_MR_NBSTOP_MASK	USART_MR_NBSTOP_MASK105,3865
#define USART_MR_NBSTOP_1_BIT	USART_MR_NBSTOP_1_BIT106,3908
#define USART_MR_NBSTOP_1_5_BIT	USART_MR_NBSTOP_1_5_BIT107,3952
#define USART_MR_NBSTOP_2_BIT	USART_MR_NBSTOP_2_BIT108,3998
#define USART_MR_PAR_MASK	USART_MR_PAR_MASK110,4072
#define USART_MR_PAR_EVEN	USART_MR_PAR_EVEN111,4111
#define USART_MR_PAR_ODD	USART_MR_PAR_ODD112,4150
#define USART_MR_PAR_SPACE	USART_MR_PAR_SPACE113,4188
#define USART_MR_PAR_MARK	USART_MR_PAR_MARK114,4228
#define USART_MR_PAR_NO	USART_MR_PAR_NO115,4267
#define USART_MR_SYNC	USART_MR_SYNC117,4333
#define USART_MR_CPHA	USART_MR_CPHA118,4369
#define USART_MR_CHRL_SHIFT	USART_MR_CHRL_SHIFT119,4405
#define USART_MR_CHRL_MASK	USART_MR_CHRL_MASK120,4438
#define USART_MR_CHRL_5BIT	USART_MR_CHRL_5BIT121,4496
#define USART_MR_CHRL_6BIT	USART_MR_CHRL_6BIT122,4554
#define USART_MR_CHRL_7BIT	USART_MR_CHRL_7BIT123,4612
#define USART_MR_CHRL_8BIT	USART_MR_CHRL_8BIT124,4670
#define USART_MR_USCLKS_SHIFT	USART_MR_USCLKS_SHIFT125,4728
#define USART_MR_USCLKS_MASK	USART_MR_USCLKS_MASK126,4762
#define USART_MR_USCLKS_MCK	USART_MR_USCLKS_MCK127,4824
#define USART_MR_USCLKS_DIV	USART_MR_USCLKS_DIV128,4865
#define USART_MR_USCLKS_SCK	USART_MR_USCLKS_SCK129,4906
#define USART_MR_MODE_MASK	USART_MR_MODE_MASK130,4947
#define USART_MR_MODE_NORMAL	USART_MR_MODE_NORMAL131,4987
#define USART_MR_MODE_RS485	USART_MR_MODE_RS485132,5029
#define USART_MR_MODE_HW_HANDSHAKING	USART_MR_MODE_HW_HANDSHAKING133,5070
#define USART_MR_MODE_ISO7816_T_0	USART_MR_MODE_ISO7816_T_0134,5119
#define USART_MR_MODE_ISO7816_T_1	USART_MR_MODE_ISO7816_T_1135,5165
#define USART_MR_MODE_IRDA	USART_MR_MODE_IRDA136,5211
#define USART_MR_MODE_LIN_MASTER	USART_MR_MODE_LIN_MASTER137,5251
#define USART_MR_MODE_LIN_SLAVE	USART_MR_MODE_LIN_SLAVE138,5296
#define USART_MR_MODE_SPI_MASTER	USART_MR_MODE_SPI_MASTER139,5341
#define USART_MR_MODE_SPI_SLAVE	USART_MR_MODE_SPI_SLAVE140,5386
#define USART_CSR_LINSNRE	USART_CSR_LINSNRE144,5502
#define USART_CSR_LINCE	USART_CSR_LINCE145,5542
#define USART_CSR_LINIPE	USART_CSR_LINIPE146,5581
#define USART_CSR_LINSFE	USART_CSR_LINSFE147,5620
#define USART_CSR_LINBE	USART_CSR_LINBE148,5659
#define USART_CSR_MANERR	USART_CSR_MANERR149,5698
#define USART_CSR_CTS	USART_CSR_CTS150,5737
#define USART_CSR_LINBLS	USART_CSR_LINBLS151,5774
#define USART_CSR_CTSIC	USART_CSR_CTSIC153,5843
#define USART_CSR_LINTC	USART_CSR_LINTC155,5912
#define USART_CSR_LINID	USART_CSR_LINID156,5951
#define USART_CSR_NACK	USART_CSR_NACK157,5990
#define USART_CSR_LINBK	USART_CSR_LINBK158,6028
#define USART_CSR_RXBUFF	USART_CSR_RXBUFF159,6067
#define USART_CSR_TXBUFE	USART_CSR_TXBUFE160,6106
#define USART_CSR_TXEMPTY	USART_CSR_TXEMPTY162,6171
#define USART_CSR_PARE	USART_CSR_PARE164,6235
#define USART_CSR_FRAME	USART_CSR_FRAME165,6272
#define USART_CSR_OVRE	USART_CSR_OVRE166,6310
#define USART_CSR_ENDTX	USART_CSR_ENDTX167,6347
#define USART_CSR_ENDRX	USART_CSR_ENDRX168,6385
#define USART_CSR_TXRDY	USART_CSR_TXRDY170,6448
#define USART_CSR_RXRDY	USART_CSR_RXRDY171,6486
#define USART_WPMR_KEY	USART_WPMR_KEY173,6525
#define USART_WPMR_WPEN	USART_WPMR_WPEN174,6566
enum usart_stopbits {usart_stopbits176,6605
	USART_STOPBITS_1,USART_STOPBITS_1177,6627
	USART_STOPBITS_1_5,USART_STOPBITS_1_5178,6646
	USART_STOPBITS_2,USART_STOPBITS_2179,6667
enum usart_parity {usart_parity182,6690
	USART_PARITY_EVEN,USART_PARITY_EVEN183,6710
	USART_PARITY_ODD,USART_PARITY_ODD184,6730
	USART_PARITY_SPACE,USART_PARITY_SPACE185,6749
	USART_PARITY_MARK,USART_PARITY_MARK186,6770
	USART_PARITY_NONE,USART_PARITY_NONE187,6790
	USART_PARITY_MULTIDROP,USART_PARITY_MULTIDROP188,6810
enum usart_mode {usart_mode191,6839
	USART_MODE_DISABLED,USART_MODE_DISABLED192,6857
	USART_MODE_RX,USART_MODE_RX193,6879
	USART_MODE_TX,USART_MODE_TX194,6895
	USART_MODE_TX_RX,USART_MODE_TX_RX195,6911
enum usart_flowcontrol {usart_flowcontrol198,6934
	USART_FLOWCONTROL_NONE,USART_FLOWCONTROL_NONE199,6959
	USART_FLOWCONTROL_RTS_CTS,USART_FLOWCONTROL_RTS_CTS200,6984
enum usart_clock {usart_clock203,7016
	USART_CLOCK_CLK_USART,USART_CLOCK_CLK_USART204,7035
	USART_CLOCK_CLK_USART_DIV,USART_CLOCK_CLK_USART_DIV205,7059
	USART_CLOCK_CLK = 3,USART_CLOCK_CLK206,7087
enum usart_chrl {usart_chrl209,7113
	USART_CHRL_5BIT,USART_CHRL_5BIT210,7131
	USART_CHRL_6BIT,USART_CHRL_6BIT211,7149
	USART_CHRL_7BIT,USART_CHRL_7BIT212,7167
	USART_CHRL_8BIT,USART_CHRL_8BIT213,7185

../../../../libopencm3/include/libopencm3/pac55xx/memorymap.h,1393
#define INCLUDE_LIBOPENCM3_PAC55XX_MEMORYMAP_H_INCLUDE_LIBOPENCM3_PAC55XX_MEMORYMAP_H_26,964
#define FLASH_BASE FLASH_BASE32,1076
#define INFO1_FLASH_BASE INFO1_FLASH_BASE33,1110
#define INFO2_FLASH_BASE INFO2_FLASH_BASE34,1150
#define INFO3_FLASH_BASE INFO3_FLASH_BASE35,1190
#define SRAM_BASE SRAM_BASE36,1230
#define PERIPH_BASE PERIPH_BASE37,1263
#define ADC_BASE ADC_BASE41,1374
#define I2C_BASE I2C_BASE42,1415
#define USARTA_BASE USARTA_BASE43,1456
#define USARTB_BASE USARTB_BASE44,1500
#define USARTC_BASE USARTC_BASE45,1544
#define USARTD_BASE USARTD_BASE46,1588
#define TIMERA_BASE TIMERA_BASE47,1632
#define TIMERB_BASE TIMERB_BASE48,1676
#define TIMERC_BASE TIMERC_BASE49,1720
#define TIMERD_BASE TIMERD_BASE50,1764
#define CAN_BASE CAN_BASE51,1808
#define GPTIMERA_BASE GPTIMERA_BASE52,1849
#define GPTIMERB_BASE GPTIMERB_BASE53,1895
#define SYS_PERIPH_BASE SYS_PERIPH_BASE54,1941
#define MEMCTL_BASE MEMCTL_BASE58,2074
#define SCC_BASE SCC_BASE59,2121
#define WWDT_BASE WWDT_BASE60,2165
#define RTC_BASE RTC_BASE61,2210
#define CRC_BASE CRC_BASE62,2254
#define GPIOA_BASE GPIOA_BASE63,2298
#define GPIOB_BASE GPIOB_BASE64,2344
#define GPIOC_BASE GPIOC_BASE65,2390
#define GPIOD_BASE GPIOD_BASE66,2436
#define GPIOE_BASE GPIOE_BASE67,2482
#define GPIOF_BASE GPIOF_BASE68,2528
#define GPIOG_BASE GPIOG_BASE69,2574

../../../../libopencm3/include/libopencm3/pac55xx/can.h,4125
#define LIBOPENCM3_PAC55XX_CAN_H_LIBOPENCM3_PAC55XX_CAN_H_35,1351
#define CAN_ISR_SR_CMR_MR(CAN_ISR_SR_CMR_MR54,2056
#define CAN_ISR_SR_CMR_MR_SET(CAN_ISR_SR_CMR_MR_SET55,2132
#define CAN_ISR_SR_CMR_MR_CLEAR(CAN_ISR_SR_CMR_MR_CLEAR57,2270
#define CAN_BTR1_BTR0_RMC_IMR(CAN_BTR1_BTR0_RMC_IMR70,2815
#define CAN_TXBUF(CAN_TXBUF74,2958
#define CAN_RXBUF(CAN_RXBUF76,3075
#define CAN_ACR(CAN_ACR78,3193
#define CAN_AMR(CAN_AMR80,3311
#define CAN_ALC_TXERR_RXERR_ECC(CAN_ALC_TXERR_RXERR_ECC85,3451
#define CAN_ECC(CAN_ECC87,3578
#define CAN_RXERR(CAN_RXERR89,3706
#define CAN_TXERR(CAN_TXERR91,3841
#define CAN_ALC(CAN_ALC93,3990
#define CAN_MR_AFM CAN_MR_AFM100,4270
#define CAN_MR_LOM CAN_MR_LOM102,4328
#define CAN_MR_RM CAN_MR_RM104,4379
#define CAN_CMR_AT CAN_CMR_AT111,4599
#define CAN_CMR_TR CAN_CMR_TR113,4656
#define CAN_SR_BS CAN_SR_BS120,4862
#define CAN_SR_ES CAN_SR_ES122,4916
#define CAN_SR_TS CAN_SR_TS124,4973
#define CAN_SR_RS CAN_SR_RS126,5029
#define CAN_SR_TBS CAN_SR_TBS128,5094
#define CAN_SR_DSO CAN_SR_DSO130,5156
#define CAN_SR_RBS CAN_SR_RBS132,5220
#define CAN_ISR_DOI CAN_ISR_DOI142,5517
#define CAN_ISR_BEI CAN_ISR_BEI144,5579
#define CAN_ISR_TI CAN_ISR_TI146,5639
#define CAN_ISR_RI CAN_ISR_RI148,5698
#define CAN_ISR_EPI CAN_ISR_EPI150,5764
#define CAN_ISR_EWI CAN_ISR_EWI152,5830
#define CAN_ISR_ALI CAN_ISR_ALI154,5899
#define CAN_ISR_ACKNOWLEDGE(CAN_ISR_ACKNOWLEDGE156,5975
#define CAN_IMR_DOIM CAN_IMR_DOIM165,6270
#define CAN_IMR_BEIM CAN_IMR_BEIM167,6331
#define CAN_IMR_TIM CAN_IMR_TIM169,6390
#define CAN_IMR_RIM CAN_IMR_RIM171,6449
#define CAN_IMR_EPIM CAN_IMR_EPIM173,6510
#define CAN_IMR_EWIM CAN_IMR_EWIM175,6571
#define CAN_IMR_ALIM CAN_IMR_ALIM177,6632
#define CAN_RMC(CAN_RMC183,6800
#define CAN_BTR0_BRP_MASK CAN_BTR0_BRP_MASK189,6994
#define CAN_BTR0_BRP_SHIFT CAN_BTR0_BRP_SHIFT190,7029
#define CAN_BTR0_BRP(CAN_BTR0_BRP191,7060
#define CAN_BTR0_SJW_MASK CAN_BTR0_SJW_MASK192,7140
#define CAN_BTR0_SJW_SHIFT CAN_BTR0_SJW_SHIFT193,7175
#define CAN_BTR0_SJW(CAN_BTR0_SJW194,7206
#define CAN_BTR1_TSEG1_MASK CAN_BTR1_TSEG1_MASK200,7403
#define CAN_BTR1_TSEG1_SHIFT CAN_BTR1_TSEG1_SHIFT201,7442
#define CAN_BTR1_TSEG1(CAN_BTR1_TSEG1202,7477
#define CAN_BTR1_TSEG2_MASK CAN_BTR1_TSEG2_MASK204,7566
#define CAN_BTR1_TSEG2_SHIFT CAN_BTR1_TSEG2_SHIFT205,7605
#define CAN_BTR1_TSEG2(CAN_BTR1_TSEG2206,7640
#define CAN_BTR1_SAM CAN_BTR1_SAM207,7728
#define CAN_ECC_BER CAN_ECC_BER214,7924
#define CAN_ECC_STFER CAN_ECC_STFER216,7988
#define CAN_ECC_CRCER CAN_ECC_CRCER218,8050
#define CAN_ECC_FRMER CAN_ECC_FRMER220,8113
#define CAN_ECC_ACKER CAN_ECC_ACKER222,8175
#define CAN_ECC_EDIR CAN_ECC_EDIR224,8250
#define CAN_ECC_TXWRN CAN_ECC_TXWRN226,8318
#define CAN_ECC_RXWRN CAN_ECC_RXWRN228,8386
#define CAN_ACR_DUAL_DB_UPPER CAN_ACR_DUAL_DB_UPPER235,8631
#define CAN_ACR_DUAL_DB_LOWER CAN_ACR_DUAL_DB_LOWER236,8687
#define CAN_ACR_DUAL_ID1 CAN_ACR_DUAL_ID1237,8741
#define CAN_ACR_DUAL_ID2 CAN_ACR_DUAL_ID2238,8797
#define CAN_ACR_DUAL_RTR1 CAN_ACR_DUAL_RTR1239,8852
#define CAN_ACR_DUAL_RTR2 CAN_ACR_DUAL_RTR2240,8905
#define CAN_ACR_SINGLE_STD_ID CAN_ACR_SINGLE_STD_ID242,8958
#define CAN_ACR_SINGLE_STD_RTR CAN_ACR_SINGLE_STD_RTR243,9014
#define CAN_ACR_SINGLE_STD_DB1 CAN_ACR_SINGLE_STD_DB1244,9067
#define CAN_ACR_SINGLE_STD_DB2 CAN_ACR_SINGLE_STD_DB2245,9122
#define CAN_ACR_SINGLE_EXT_ID CAN_ACR_SINGLE_EXT_ID247,9177
#define CAN_ACR_SINGLE_EXT_RTR CAN_ACR_SINGLE_EXT_RTR248,9232
#define CAN_BITS_2_0 CAN_BITS_2_0254,9360
#define CAN_BITS_3_0 CAN_BITS_3_0255,9391
#define CAN_BITS_4_0 CAN_BITS_4_0256,9422
#define CAN_BITS_7_3 CAN_BITS_7_3257,9453
#define CAN_BITS_10_3 CAN_BITS_10_3258,9484
#define CAN_BITS_12_5 CAN_BITS_12_5259,9517
#define CAN_BITS_20_13 CAN_BITS_20_13260,9555
#define CAN_BITS_28_21 CAN_BITS_28_21261,9593
#define CAN_BITS_15_8 CAN_BITS_15_8262,9631
#define CAN_BITS_23_16 CAN_BITS_23_16263,9669
#define CAN_BITS_31_24 CAN_BITS_31_24264,9707
#define CAN_BITS_23_21 CAN_BITS_23_21265,9745

../../../../libopencm3/include/libopencm3/pac55xx/nvic.h,1579
#define LIBOPENCM3_PAC55XX_H_LIBOPENCM3_PAC55XX_H_7,174
#define NVIC_MEMCTL_IRQ NVIC_MEMCTL_IRQ16,351
#define NVIC_WDT_IRQ NVIC_WDT_IRQ17,377
#define NVIC_RTC_IRQ NVIC_RTC_IRQ18,400
#define NVIC_ADC0_IRQ NVIC_ADC0_IRQ19,423
#define NVIC_ADC1_IRQ NVIC_ADC1_IRQ20,447
#define NVIC_ADC2_IRQ NVIC_ADC2_IRQ21,471
#define NVIC_ADC3_IRQ NVIC_ADC3_IRQ22,495
#define NVIC_TIMERA_IRQ NVIC_TIMERA_IRQ23,519
#define NVIC_TIMERB_IRQ NVIC_TIMERB_IRQ24,545
#define NVIC_TIMERC_IRQ NVIC_TIMERC_IRQ25,571
#define NVIC_TIMERD_IRQ NVIC_TIMERD_IRQ26,597
#define NVIC_TIMERA_QEP_IRQ NVIC_TIMERA_QEP_IRQ27,624
#define NVIC_TIMERB_QEP_IRQ NVIC_TIMERB_QEP_IRQ28,655
#define NVIC_TIMERC_QEP_IRQ NVIC_TIMERC_QEP_IRQ29,686
#define NVIC_TIMERD_QEP_IRQ NVIC_TIMERD_QEP_IRQ30,717
#define NVIC_GPIOA_IRQ NVIC_GPIOA_IRQ31,748
#define NVIC_GPIOB_IRQ NVIC_GPIOB_IRQ32,774
#define NVIC_GPIOC_IRQ NVIC_GPIOC_IRQ33,800
#define NVIC_GPIOD_IRQ NVIC_GPIOD_IRQ34,826
#define NVIC_GPIOE_IRQ NVIC_GPIOE_IRQ35,852
#define NVIC_GPIOF_IRQ NVIC_GPIOF_IRQ36,878
#define NVIC_GPIOG_IRQ NVIC_GPIOG_IRQ37,904
#define NVIC_I2C_IRQ NVIC_I2C_IRQ38,930
#define NVIC_USARTA_IRQ NVIC_USARTA_IRQ39,954
#define NVIC_USARTB_IRQ NVIC_USARTB_IRQ40,981
#define NVIC_USARTC_IRQ NVIC_USARTC_IRQ41,1008
#define NVIC_USARTD_IRQ NVIC_USARTD_IRQ42,1035
#define NVIC_CAN_IRQ NVIC_CAN_IRQ43,1062
#define NVIC_GPTIMERA_IRQ NVIC_GPTIMERA_IRQ44,1086
#define NVIC_GPTIMERB_IRQ NVIC_GPTIMERB_IRQ45,1115
#define NVIC_SCC_IRQ NVIC_SCC_IRQ46,1144
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT48,1169

../../../../libopencm3/include/libopencm3/pac55xx/ccs.h,7523
#define LIBOPENCM3_PAC55XX_CCS_H_LIBOPENCM3_PAC55XX_CCS_H_31,1234
#define CCS_ROSC_FREQ CCS_ROSC_FREQ43,1517
#define CCS_CLKREF_FREQ CCS_CLKREF_FREQ45,1608
#define CCS_EXTCLK_MAX_FREQ CCS_EXTCLK_MAX_FREQ47,1687
#define CCSCTL CCSCTL52,1790
#define CCS_CTL_FRCLKMUXSEL_MASK CCS_CTL_FRCLKMUXSEL_MASK53,1822
#define CCS_CTL_FRCLKMUXSEL(CCS_CTL_FRCLKMUXSEL54,1862
#define CCS_CTL_FRCLKMUXSEL_ROSC CCS_CTL_FRCLKMUXSEL_ROSC55,1930
#define CCS_CTL_FRCLKMUXSEL_CLKREF CCS_CTL_FRCLKMUXSEL_CLKREF56,1970
#define CCS_CTL_FRCLKMUXSEL_EXTCLK CCS_CTL_FRCLKMUXSEL_EXTCLK57,2010
#define CCS_CTL_ROSCEN CCS_CTL_ROSCEN58,2050
#define CCS_CTL_SCLKMUXSEL CCS_CTL_SCLKMUXSEL59,2078
#define CCS_CTL_SCLKMUXSEL_FRCLK CCS_CTL_SCLKMUXSEL_FRCLK60,2110
#define CCS_CTL_SCLKMUXSEL_PLLCLK CCS_CTL_SCLKMUXSEL_PLLCLK61,2150
#define CCS_CTL_CLKFAILEN CCS_CTL_CLKFAILEN62,2190
#define CCS_CTL_CLKFAILMUXSEL CCS_CTL_CLKFAILMUXSEL63,2221
#define CCS_CTL_CLKFAILIF CCS_CTL_CLKFAILIF64,2256
#define CCS_CTL_LDOEN CCS_CTL_LDOEN65,2287
#define CCS_CTL_SWRESET CCS_CTL_SWRESET66,2314
#define CCS_CTL_PCLKEN CCS_CTL_PCLKEN67,2344
#define CCS_CTL_ACLKEN CCS_CTL_ACLKEN68,2373
#define CCS_CTL_ADCCLKEN CCS_CTL_ADCCLKEN69,2402
#define CCS_CTL_STCLKSLPEN CCS_CTL_STCLKSLPEN70,2433
#define CCS_CTL_PCLKDIV_MASK CCS_CTL_PCLKDIV_MASK71,2466
#define CCS_CTL_PCLKDIV_SHIFT CCS_CTL_PCLKDIV_SHIFT72,2502
#define CCS_CTL_PCLKDIV(CCS_CTL_PCLKDIV74,2572
#define CCS_CTL_ACLKDIV_MASK CCS_CTL_ACLKDIV_MASK75,2661
#define CCS_CTL_ACLKDIV_SHIFT CCS_CTL_ACLKDIV_SHIFT76,2697
#define CCS_CTL_ACLKDIV(CCS_CTL_ACLKDIV78,2767
#define CCS_CTL_HCLKDIV_MASK CCS_CTL_HCLKDIV_MASK79,2856
#define CCS_CTL_HCLKDIV_SHIFT CCS_CTL_HCLKDIV_SHIFT80,2892
#define CCS_CTL_HCLKDIV(CCS_CTL_HCLKDIV82,2962
#define CCS_CTL_USAMODE CCS_CTL_USAMODE83,3051
#define CCS_CTL_USBMODE CCS_CTL_USBMODE84,3081
#define CCS_CTL_USCMODE CCS_CTL_USCMODE85,3111
#define CCS_CTL_USDMODE CCS_CTL_USDMODE86,3141
#define CCSPLLCTL CCSPLLCTL91,3239
#define CCS_PLLCTL_PLLEN CCS_PLLCTL_PLLEN93,3299
#define CCS_PLLCTL_PLLBP CCS_PLLCTL_PLLBP95,3347
#define CCS_PLLCTL_PLLOUTDIV_MASK CCS_PLLCTL_PLLOUTDIV_MASK96,3377
#define CCS_PLLCTL_PLLOUTDIV_SHIFT CCS_PLLCTL_PLLOUTDIV_SHIFT97,3418
#define CCS_PLLCTL_PLLOUTDIV(CCS_PLLCTL_PLLOUTDIV99,3483
#define CCS_PLLCTL_PLLOUTDIV1 CCS_PLLCTL_PLLOUTDIV1100,3585
#define CCS_PLLCTL_PLLOUTDIV2 CCS_PLLCTL_PLLOUTDIV2101,3623
#define CCS_PLLCTL_PLLOUTDIV4 CCS_PLLCTL_PLLOUTDIV4102,3661
#define CCS_PLLCTL_PLLOUTDIV8 CCS_PLLCTL_PLLOUTDIV8103,3699
#define CCS_PLLCTL_PLLINDIV_MASK CCS_PLLCTL_PLLINDIV_MASK104,3737
#define CCS_PLLCTL_PLLINDIV_SHIFT CCS_PLLCTL_PLLINDIV_SHIFT105,3777
#define CCS_PLLCTL_PLLINDIV(CCS_PLLCTL_PLLINDIV107,3840
#define CCS_PLLCTL_PLLFBDIV_MASK CCS_PLLCTL_PLLFBDIV_MASK108,3939
#define CCS_PLLCTL_PLLFBDIV_SHIFT CCS_PLLCTL_PLLFBDIV_SHIFT109,3981
#define CCS_PLLCTL_PLLFBDIV(CCS_PLLCTL_PLLFBDIV111,4047
#define CCS_PLLCTL_PLLLOCK CCS_PLLCTL_PLLLOCK113,4162
#define CCSROSCTRIM_MASK CCSROSCTRIM_MASK118,4274
#define CCSROSCTRIM CCSROSCTRIM119,4306
#define CCS_PORTA CCS_PORTA125,4456
#define CCS_PORTB CCS_PORTB126,4492
#define CCS_PORTC CCS_PORTC127,4528
#define CCS_PORTD CCS_PORTD128,4564
#define CCS_PORTE CCS_PORTE129,4600
#define CCS_PORTF CCS_PORTF130,4636
#define CCS_PORTG CCS_PORTG131,4672
#define CCS_MUXSELR(CCS_MUXSELR137,4812
#define CCS_PAMUXSELR CCS_PAMUXSELR138,4851
#define CCS_PBMUXSELR CCS_PBMUXSELR139,4896
#define CCS_PCMUXSELR CCS_PCMUXSELR140,4941
#define CCS_PDMUXSELR CCS_PDMUXSELR141,4986
#define CCS_PEMUXSELR CCS_PEMUXSELR142,5031
#define CCS_PFMUXSELR CCS_PFMUXSELR143,5076
#define CCS_PGMUXSELR CCS_PGMUXSELR144,5121
#define CCS_MUXSELR_MASK CCS_MUXSELR_MASK145,5166
#define CCS_MUXSELR_MASK_PIN(CCS_MUXSELR_MASK_PIN146,5195
#define CCS_MUXSELR_VAL(CCS_MUXSELR_VAL147,5263
typedef enum {__anon15916dc60103150,5412
	CCS_MUXSEL_GPIO = 0,CCS_MUXSEL_GPIO151,5427
	CCS_MUXSEL_AF1 = 1,CCS_MUXSEL_AF1152,5449
	CCS_MUXSEL_AF2 = 2,CCS_MUXSEL_AF2153,5470
	CCS_MUXSEL_AF3 = 3,CCS_MUXSEL_AF3154,5491
	CCS_MUXSEL_AF4 = 4,CCS_MUXSEL_AF4155,5512
	CCS_MUXSEL_AF5 = 5,CCS_MUXSEL_AF5156,5533
	CCS_MUXSEL_AF6 = 6,CCS_MUXSEL_AF6157,5554
	CCS_MUXSEL_AF7 = 7,CCS_MUXSEL_AF7158,5575
} ccs_muxsel_func_t;ccs_muxsel_func_t159,5596
#define CCS_PUENR(CCS_PUENR165,5725
#define CCS_PAPUENR CCS_PAPUENR166,5769
#define CCS_PBPUENR CCS_PBPUENR167,5810
#define CCS_PCPUENR CCS_PCPUENR168,5851
#define CCS_PDPUENR CCS_PDPUENR169,5892
#define CCS_PEPUENR CCS_PEPUENR170,5933
#define CCS_PFPUENR CCS_PFPUENR171,5974
#define CCS_PGPUENR CCS_PGPUENR172,6015
#define CCS_PDENR(CCS_PDENR173,6056
#define CCS_PAPDENR CCS_PAPDENR174,6100
#define CCS_PBPDENR CCS_PBPDENR175,6141
#define CCS_PCPDENR CCS_PCPDENR176,6182
#define CCS_PDPDENR CCS_PDPDENR177,6223
#define CCS_PEPDENR CCS_PEPDENR178,6264
#define CCS_PFPDENR CCS_PFPDENR179,6305
#define CCS_PGPDENR CCS_PGPDENR180,6346
typedef enum {__anon15916dc60203182,6434
	CCS_IO_PULL_NONE = 0,CCS_IO_PULL_NONE183,6449
	CCS_IO_PULL_UP = 1,CCS_IO_PULL_UP184,6472
	CCS_IO_PULL_DOWN = 2CCS_IO_PULL_DOWN185,6493
} ccs_pull_updown_t;ccs_pull_updown_t186,6515
#define CCS_DSR(CCS_DSR192,6639
#define CCS_PADSR CCS_PADSR193,6681
#define CCS_PBDSR CCS_PBDSR194,6718
#define CCS_PCDSR CCS_PCDSR195,6755
#define CCS_PDDSR CCS_PDDSR196,6792
#define CCS_PEDSR CCS_PEDSR197,6829
#define CCS_PFDSR CCS_PFDSR198,6866
#define CCS_PGDSR CCS_PGDSR199,6903
#define CCS_DSR_MASK CCS_DSR_MASK200,6940
#define CCS_DSR_MASK_PIN(CCS_DSR_MASK_PIN201,6965
#define CCS_DSR_DS_VAL(CCS_DSR_DS_VAL202,7025
#define CCS_DSR_SCHMIDT_PIN(CCS_DSR_SCHMIDT_PIN203,7092
typedef enum {__anon15916dc60303206,7208
	CCS_DSR_DS_6MA = 0x00,CCS_DSR_DS_6MA207,7223
	CCS_DSR_DS_8MA = 0x01,CCS_DSR_DS_8MA208,7247
	CCS_DSR_DS_11MA = 0x02,CCS_DSR_DS_11MA209,7271
	CCS_DSR_DS_14MA = 0x03,CCS_DSR_DS_14MA210,7296
	CCS_DSR_DS_17MA = 0x04,CCS_DSR_DS_17MA211,7321
	CCS_DSR_DS_20MA = 0x05,CCS_DSR_DS_20MA212,7346
	CCS_DSR_DS_22MA = 0x06,CCS_DSR_DS_22MA213,7371
	CCS_DSR_DS_25MA = 0x07,CCS_DSR_DS_25MA214,7396
} ccs_drive_strength_t;ccs_drive_strength_t215,7421
struct ccs_clk_config {ccs_clk_config350,11607
	uint32_t frclk_source;              /**< FRCLK source input selection */frclk_source351,11631
	uint32_t extclk_frequency;          /**< EXTCLK frequency, 0 if none. */extclk_frequency352,11705
	uint32_t sclk_source;               /**< SCLK source selection */sclk_source353,11779
	uint32_t pll_indiv;                 /**< PLL Input Divider 1-15 */pll_indiv354,11846
	uint32_t pll_fbdiv;                 /**< PLL Feedback Divider 4-16383 */pll_fbdiv355,11914
	uint32_t pll_outdiv;                /**< PLL Output Divider */pll_outdiv356,11988
	uint32_t hclkdiv;                   /**< Divisor from SCLK to HCLK */hclkdiv357,12052
	uint32_t aclkdiv;                   /**< Divisor from SCLK to ACLK */aclkdiv358,12123
	uint32_t pclkdiv;                   /**< Divisor from HCLK to PCLK */pclkdiv359,12194
	uint32_t mem_wstate;                /**< Number of Flash Read wait states */mem_wstate360,12265
	uint32_t mem_mclkdiv;               /**< Divisor from HCLK to MCLK */mem_mclkdiv361,12343
	bool mem_mclksel;                   /**< false: ROSCLK, true: HCLK/MCLK */mem_mclksel362,12414
	bool mem_enable_cache;              /**< false: disable cache, true: enable cache */mem_enable_cache363,12490

../../../../libopencm3/include/libopencm3/pac55xx/doc-pac55xx.h,0

../../../../libopencm3/include/libopencm3/pac55xx/gpio.h,6067
#define INCLUDE_LIBOPENCM3_PAC55XX_GPIO_H_INCLUDE_LIBOPENCM3_PAC55XX_GPIO_H_30,1152
#define GPIOA GPIOA43,1500
#define GPIOB GPIOB44,1525
#define GPIOC GPIOC45,1550
#define GPIOD GPIOD46,1575
#define GPIOE GPIOE47,1600
#define GPIOF GPIOF48,1625
#define GPIOG GPIOG49,1650
#define GPIO_MAX_PIN GPIO_MAX_PIN55,1784
#define GPIO0 GPIO056,1810
#define GPIO1 GPIO157,1829
#define GPIO2 GPIO258,1848
#define GPIO3 GPIO359,1867
#define GPIO4 GPIO460,1886
#define GPIO5 GPIO561,1905
#define GPIO6 GPIO662,1924
#define GPIO7 GPIO763,1943
#define GPIO_ALL GPIO_ALL64,1962
typedef enum {__anond1fa993c010371,2149
	GPIO_ANALOG_INPUT = 0,GPIO_ANALOG_INPUT72,2164
	GPIO_PUSH_PULL_OUTPUT = 1,GPIO_PUSH_PULL_OUTPUT73,2188
	GPIO_OPEN_DRAIN_OUTPUT = 2,GPIO_OPEN_DRAIN_OUTPUT74,2216
	GPIO_HIGH_IMPEDENCE_INPUT = 3,GPIO_HIGH_IMPEDENCE_INPUT75,2245
} gpio_mode_t;gpio_mode_t76,2277
#define GPIO_MODER(GPIO_MODER77,2292
#define GPIOA_MODER GPIOA_MODER78,2339
#define GPIOB_MODER GPIOB_MODER79,2377
#define GPIOC_MODER GPIOC_MODER80,2415
#define GPIOD_MODER GPIOD_MODER81,2453
#define GPIOE_MODER GPIOE_MODER82,2491
#define GPIOF_MODER GPIOF_MODER83,2529
#define GPIOG_MODER GPIOG_MODER84,2567
#define GPIO_MODER_MASK GPIO_MODER_MASK85,2605
#define GPIO_MODER_MASK_PIN(GPIO_MODER_MASK_PIN86,2633
#define GPIO_MODER_MODE(GPIO_MODER_MODE87,2697
#define GPIO_OUTMASKR(GPIO_OUTMASKR94,3004
#define GPIOA_OUTMASKR GPIOA_OUTMASKR95,3054
#define GPIOB_OUTMASKR GPIOB_OUTMASKR96,3098
#define GPIOC_OUTMASKR GPIOC_OUTMASKR97,3142
#define GPIOD_OUTMASKR GPIOD_OUTMASKR98,3186
#define GPIOE_OUTMASKR GPIOE_OUTMASKR99,3230
#define GPIOF_OUTMASKR GPIOF_OUTMASKR100,3274
#define GPIOG_OUTMASKR GPIOG_OUTMASKR101,3318
#define GPIO_OUTR(GPIO_OUTR107,3471
#define GPIOA_OUTR GPIOA_OUTR108,3517
#define GPIOB_OUTR GPIOB_OUTR109,3553
#define GPIOC_OUTR GPIOC_OUTR110,3589
#define GPIOD_OUTR GPIOD_OUTR111,3625
#define GPIOE_OUTR GPIOE_OUTR112,3661
#define GPIOF_OUTR GPIOF_OUTR113,3697
#define GPIOG_OUTR GPIOG_OUTR114,3733
#define GPIO_INR(GPIO_INR120,3875
#define GPIOA_INR GPIOA_INR121,3920
#define GPIOB_INR GPIOB_INR122,3954
#define GPIOC_INR GPIOC_INR123,3988
#define GPIOD_INR GPIOD_INR124,4022
#define GPIOE_INR GPIOE_INR125,4056
#define GPIOF_INR GPIOF_INR126,4090
#define GPIOG_INR GPIOG_INR127,4124
#define GPIO_INTENR(GPIO_INTENR133,4281
#define GPIOA_INTENR GPIOA_INTENR134,4329
#define GPIOB_INTENR GPIOB_INTENR135,4369
#define GPIOC_INTENR GPIOC_INTENR136,4409
#define GPIOD_INTENR GPIOD_INTENR137,4449
#define GPIOE_INTENR GPIOE_INTENR138,4489
#define GPIOF_INTENR GPIOF_INTENR139,4529
#define GPIOG_INTENR GPIOG_INTENR140,4569
#define GPIO_INTFLAGR(GPIO_INTFLAGR146,4734
#define GPIOA_INTFLAGR GPIOA_INTFLAGR147,4784
#define GPIOB_INTFLAGR GPIOB_INTFLAGR148,4828
#define GPIOC_INTFLAGR GPIOC_INTFLAGR149,4872
#define GPIOD_INTFLAGR GPIOD_INTFLAGR150,4916
#define GPIOE_INTFLAGR GPIOE_INTFLAGR151,4960
#define GPIOF_INTFLAGR GPIOF_INTFLAGR152,5004
#define GPIOG_INTFLAGR GPIOG_INTFLAGR153,5048
#define GPIO_INTCLEARR(GPIO_INTCLEARR159,5220
#define GPIOA_INTCLEARR GPIOA_INTCLEARR160,5271
#define GPIOB_INTCLEARR GPIOB_INTCLEARR161,5317
#define GPIOC_INTCLEARR GPIOC_INTCLEARR162,5363
#define GPIOD_INTCLEARR GPIOD_INTCLEARR163,5409
#define GPIOE_INTCLEARR GPIOE_INTCLEARR164,5455
#define GPIOF_INTCLEARR GPIOF_INTCLEARR165,5501
#define GPIOG_INTCLEARR GPIOG_INTCLEARR166,5547
#define GPIO_INTTYPE_EDGE GPIO_INTTYPE_EDGE172,5718
#define GPIO_INTTYPE_LEVEL GPIO_INTTYPE_LEVEL173,5747
#define GPIO_INTTYPER(GPIO_INTTYPER174,5777
#define GPIOA_INTTYPER GPIOA_INTTYPER175,5827
#define GPIOB_INTTYPER GPIOB_INTTYPER176,5871
#define GPIOC_INTTYPER GPIOC_INTTYPER177,5915
#define GPIOD_INTTYPER GPIOD_INTTYPER178,5959
#define GPIOE_INTTYPER GPIOE_INTTYPER179,6003
#define GPIOF_INTTYPER GPIOF_INTTYPER180,6047
#define GPIOG_INTTYPER GPIOG_INTTYPER181,6091
#define GPIO_INTCFG_FALLING_LOW GPIO_INTCFG_FALLING_LOW187,6260
#define GPIO_INTCFG_RISING_HIGH GPIO_INTCFG_RISING_HIGH188,6295
#define GPIO_INTCFGR(GPIO_INTCFGR189,6330
#define GPIOA_INTCFGR GPIOA_INTCFGR190,6379
#define GPIOB_INTCFGR GPIOB_INTCFGR191,6421
#define GPIOC_INTCFGR GPIOC_INTCFGR192,6463
#define GPIOD_INTCFGR GPIOD_INTCFGR193,6505
#define GPIOE_INTCFGR GPIOE_INTCFGR194,6547
#define GPIOF_INTCFGR GPIOF_INTCFGR195,6589
#define GPIOG_INTCFGR GPIOG_INTCFGR196,6631
#define GPIO_INTEDGEBOTHR(GPIO_INTEDGEBOTHR202,6836
#define GPIOA_INTEDGEBOTHR GPIOA_INTEDGEBOTHR203,6890
#define GPIOB_INTEDGEBOTHR GPIOB_INTEDGEBOTHR204,6942
#define GPIOC_INTEDGEBOTHR GPIOC_INTEDGEBOTHR205,6994
#define GPIOD_INTEDGEBOTHR GPIOD_INTEDGEBOTHR206,7046
#define GPIOE_INTEDGEBOTHR GPIOE_INTEDGEBOTHR207,7098
#define GPIOF_INTEDGEBOTHR GPIOF_INTEDGEBOTHR208,7150
#define GPIOG_INTEDGEBOTHR GPIOG_INTEDGEBOTHR209,7202
#define GPIO_CLKSYNCR(GPIO_CLKSYNCR215,7427
#define GPIOA_CLKSYNCR GPIOA_CLKSYNCR216,7477
#define GPIOB_CLKSYNCR GPIOB_CLKSYNCR217,7521
#define GPIOC_CLKSYNCR GPIOC_CLKSYNCR218,7565
#define GPIOD_CLKSYNCR GPIOD_CLKSYNCR219,7609
#define GPIOE_CLKSYNCR GPIOE_CLKSYNCR220,7653
#define GPIOF_CLKSYNCR GPIOF_CLKSYNCR221,7697
#define GPIOG_CLKSYNCR GPIOG_CLKSYNCR222,7741
#define GPIO_DOSETR(GPIO_DOSETR228,7940
#define GPIOA_DOSETR GPIOA_DOSETR229,7988
#define GPIOB_DOSETR GPIOB_DOSETR230,8028
#define GPIOC_DOSETR GPIOC_DOSETR231,8068
#define GPIOD_DOSETR GPIOD_DOSETR232,8108
#define GPIOE_DOSETR GPIOE_DOSETR233,8148
#define GPIOF_DOSETR GPIOF_DOSETR234,8188
#define GPIOG_DOSETR GPIOG_DOSETR235,8228
#define GPIO_DOCLEARR(GPIO_DOCLEARR241,8427
#define GPIOA_DOCLEARR GPIOA_DOCLEARR242,8477
#define GPIOB_DOCLEARR GPIOB_DOCLEARR243,8521
#define GPIOC_DOCLEARR GPIOC_DOCLEARR244,8565
#define GPIOD_DOCLEARR GPIOD_DOCLEARR245,8609
#define GPIOE_DOCLEARR GPIOE_DOCLEARR246,8653
#define GPIOF_DOCLEARR GPIOF_DOCLEARR247,8697
#define GPIOG_DOCLEARR GPIOG_DOCLEARR248,8741

../../../../libopencm3/include/libopencm3/pac55xx/irq.json,1058
        "memctl",03,16
        "wdt",14,34
        "rtc",25,49
        "adc0",36,64
        "adc1",47,80
        "adc2",58,96
        "adc3",69,112
        "timera",710,128
        "timerb",811,146
        "timerc",912,164
        "timerd",1013,182
        "timera_qep",1114,200
        "timerb_qep",1215,222
        "timerc_qep",1316,244
        "timerd_qep",1417,266
        "gpioa",1518,288
        "gpiob",1619,305
        "gpioc",1720,322
        "gpiod",1821,339
        "gpioe",1922,356
        "gpiof",2023,373
        "gpiog",2124,390
        "i2c",2225,407
        "usarta",2326,422
        "usartb",2427,440
        "usartc",2528,458
        "usartd",2629,476
        "can",2730,494
        "gptimera",2831,509
        "gptimerb",2932,529
        "scc"3033,549
    "irqs": [irqs2,2
    "partname_humanreadable": "PAC55XX Series",partname_humanreadable35,570
    "partname_doxygen": "PAC55XX",partname_doxygen36,618
    "includeguard": "LIBOPENCM3_PAC55XX_H_"includeguard37,653

../../../../libopencm3/include/libopencm3/pac55xx/memctl.h,2884
#define LIBOPENCM3_PAC55XX_MEMCTL_H_LIBOPENCM3_PAC55XX_MEMCTL_H_32,1238
#define MEMCTL_MEMCTLR MEMCTL_MEMCTLR41,1481
#define MEMCTL_MEMCTLR_WSTATE_MASK MEMCTL_MEMCTLR_WSTATE_MASK42,1533
#define MEMCTL_MEMCTLR_WSTATE(MEMCTL_MEMCTLR_WSTATE43,1587
#define MEMCTL_MEMCTLR_MCLKDIV_MASK MEMCTL_MEMCTLR_MCLKDIV_MASK44,1671
#define MEMCTL_MEMCTLR_MCLKDIV_SHIFT MEMCTL_MEMCTLR_MCLKDIV_SHIFT45,1725
#define MEMCTL_MEMCTLR_MCLKDIV(MEMCTL_MEMCTLR_MCLKDIV47,1811
#define MEMCTL_MEMCTLR_WRITEWORDCNT_MASK MEMCTL_MEMCTLR_WRITEWORDCNT_MASK48,1933
#define MEMCTL_MEMCTLR_WRITEWORDCNT_SHIFT MEMCTL_MEMCTLR_WRITEWORDCNT_SHIFT49,1987
#define MEMCTL_MEMCTLR_WRITEWORDCNT(MEMCTL_MEMCTLR_WRITEWORDCNT50,2037
#define MEMCTL_MEMCTLR_SEIE MEMCTL_MEMCTLR_SEIE51,2167
#define MEMCTL_MEMCTLR_DEIE MEMCTL_MEMCTLR_DEIE52,2221
#define MEMCTL_MEMCTLR_INVADDRIE MEMCTL_MEMCTLR_INVADDRIE53,2275
#define MEMCTL_MEMCTLR_STBY MEMCTL_MEMCTLR_STBY54,2329
#define MEMCTL_MEMCTLR_ECCDIS MEMCTL_MEMCTLR_ECCDIS55,2383
#define MEMCTL_MEMCTLR_CACHEDIS MEMCTL_MEMCTLR_CACHEDIS56,2437
#define MEMCTL_MEMCTLR_MCLKSEL MEMCTL_MEMCTLR_MCLKSEL57,2491
#define MEMCTL_MEMSTATUS MEMCTL_MEMSTATUS63,2662
#define MEMCTL_MEMSTATUS_WBUSY MEMCTL_MEMSTATUS_WBUSY64,2722
#define MEMCTL_MEMSTATUS_EBUSY MEMCTL_MEMSTATUS_EBUSY65,2774
#define MEMCTL_MEMSTATUS_WRITEWORDCNT_MASK MEMCTL_MEMSTATUS_WRITEWORDCNT_MASK66,2826
#define MEMCTL_MEMSTATUS_WRITEWORDCNT_SHIFT MEMCTL_MEMSTATUS_WRITEWORDCNT_SHIFT67,2879
#define MEMCTL_MEMSTATUS_WRITEWORDCNT MEMCTL_MEMSTATUS_WRITEWORDCNT68,2928
#define MEMCTL_MEMSTATUS_WRITEWORDCNT_4BYTES MEMCTL_MEMSTATUS_WRITEWORDCNT_4BYTES69,3072
#define MEMCTL_MEMSTATUS_WRITEWORDCNT_8BYTES MEMCTL_MEMSTATUS_WRITEWORDCNT_8BYTES70,3123
#define MEMCTL_MEMSTATUS_WRITEWORDCNT_12BYTES MEMCTL_MEMSTATUS_WRITEWORDCNT_12BYTES71,3174
#define MEMCTL_MEMSTATUS_WRITEWORDCNT_16BYTES MEMCTL_MEMSTATUS_WRITEWORDCNT_16BYTES72,3225
#define MEMCTL_MEMSTATUS_SE MEMCTL_MEMSTATUS_SE73,3276
#define MEMCTL_MEMSTATUS_DE MEMCTL_MEMSTATUS_DE74,3329
#define MEMCTL_MEMSTATUS_INVADDR MEMCTL_MEMSTATUS_INVADDR75,3382
#define MEMCTL_FLASHLOCK MEMCTL_FLASHLOCK81,3552
#define MEMCTL_FLASHLOCK_CLEAR MEMCTL_FLASHLOCK_CLEAR82,3612
#define MEMCTL_FLASHLOCK_ALLOW_FLASH_WRITE MEMCTL_FLASHLOCK_ALLOW_FLASH_WRITE83,3663
#define MEMCTL_FLASHLOCK_ALLOW_MEMCTL_WRITE MEMCTL_FLASHLOCK_ALLOW_MEMCTL_WRITE84,3723
#define MEMCTL_FLASHLOCK_ALLOW_INFO2_SWDFUSE MEMCTL_FLASHLOCK_ALLOW_INFO2_SWDFUSE85,3783
#define MEMCTL_FLASHPAGE MEMCTL_FLASHPAGE89,3887
#define MEMCTL_SWDUNLOCK MEMCTL_SWDUNLOCK91,3974
#define MEMCTL_FLASHERASE MEMCTL_FLASHERASE96,4140
#define MEMCTL_FLASHERASE_PAGE_ERASE MEMCTL_FLASHERASE_PAGE_ERASE97,4200
#define MEMCTL_FLASHERASE_MASS_PAGE_ERASE MEMCTL_FLASHERASE_MASS_PAGE_ERASE98,4260
#define MEMCTL_FLASHERASE_INFO3_ERASE MEMCTL_FLASHERASE_INFO3_ERASE99,4320

../../../../libopencm3/include/libopencm3/pac55xx/usart.h,3452
#define LIBOPENCM3_PAC55XX_USART_H_LIBOPENCM3_PAC55XX_USART_H_33,1258
#define USART_RBR(USART_RBR43,1481
#define USART_THR(USART_THR45,1599
#define USART_DLR(USART_DLR47,1735
#define USART_IER(USART_IER49,1853
#define USART_IIR(USART_IIR51,1979
#define USART_FCR(USART_FCR53,2093
#define USART_LCR(USART_LCR55,2207
#define USART_LSR(USART_LSR57,2320
#define USART_SCR(USART_SCR59,2433
#define USART_EFR(USART_EFR61,2547
#define USART_IER_RLSIE USART_IER_RLSIE67,2722
#define USART_IER_THRIE USART_IER_THRIE69,2804
#define USART_IER_RBRIE USART_IER_RBRIE71,2888
#define USART_IIR_INTSTATUS USART_IIR_INTSTATUS77,3061
#define USART_IIR_TXEMPTY USART_IIR_TXEMPTY79,3131
#define USART_IIR_RXAVAIL USART_IIR_RXAVAIL81,3200
#define USART_IIR_RXLINESTAT USART_IIR_RXLINESTAT83,3266
#define USART_IIR_RXTIMEOUT USART_IIR_RXTIMEOUT85,3344
#define USART_FCR_FIFOEN USART_FCR_FIFOEN91,3533
#define USART_FCR_RXFIFORST USART_FCR_RXFIFORST93,3637
#define USART_FCR_TXFIFORST USART_FCR_TXFIFORST95,3741
#define USART_FCR_TXTL_MASK USART_FCR_TXTL_MASK96,3778
#define USART_FCR_TXTL_SHIFT USART_FCR_TXTL_SHIFT97,3814
#define USART_FCR_TXTL(USART_FCR_TXTL99,3872
#define USART_FCR_RXTL_MASK USART_FCR_RXTL_MASK100,3961
#define USART_FCR_RXTL_SHIFT USART_FCR_RXTL_SHIFT101,3997
#define USART_FCR_RXTL(USART_FCR_RXTL103,4055
#define USART_FIFO_TRIG_1CHAR USART_FIFO_TRIG_1CHAR104,4144
#define USART_FIFO_TRIG_4CHAR USART_FIFO_TRIG_4CHAR105,4180
#define USART_FIFO_TRIG_8CHAR USART_FIFO_TRIG_8CHAR106,4216
#define USART_FIFO_TRIG_14CHAR USART_FIFO_TRIG_14CHAR107,4252
#define USART_DATABITS_5 USART_DATABITS_5113,4396
#define USART_DATABITS_6 USART_DATABITS_6115,4470
#define USART_DATABITS_7 USART_DATABITS_7117,4547
#define USART_DATABITS_8 USART_DATABITS_8119,4624
#define USART_PSELPEN_ODD USART_PSELPEN_ODD121,4700
#define USART_PSELPEN_EVEN USART_PSELPEN_EVEN123,4777
#define USART_PSELPEN_FORCE1 USART_PSELPEN_FORCE1125,4863
#define USART_PSELPEN_FORCE0 USART_PSELPEN_FORCE0127,4949
#define USART_PARITY_DISABLE USART_PARITY_DISABLE129,5029
#define USART_PARITY_ODD USART_PARITY_ODD131,5102
#define USART_PARITY_EVEN USART_PARITY_EVEN133,5190
#define USART_PARITY_FORCE1 USART_PARITY_FORCE1135,5288
#define USART_PARITY_FORCE0 USART_PARITY_FORCE0137,5388
#define USART_STOPBITS_1 USART_STOPBITS_1139,5471
#define USART_STOPBITS_1P5 USART_STOPBITS_1P5141,5558
#define USART_STOPBITS_2 USART_STOPBITS_2143,5635
#define USART_LCR_WLS_MASK USART_LCR_WLS_MASK144,5681
#define USART_LCR_WLS(USART_LCR_WLS146,5757
#define USART_LCR_SBS USART_LCR_SBS148,5882
#define USART_LCR_PEN USART_LCR_PEN150,5949
#define USART_LCR_PSELPEN_MASK USART_LCR_PSELPEN_MASK151,5986
#define USART_LCR_PSELPEN_SHIFT USART_LCR_PSELPEN_SHIFT152,6022
#define USART_LCR_PSELPEN(USART_LCR_PSELPEN154,6099
#define USART_LCR_BCON USART_LCR_BCON156,6255
#define USART_LSR_RDR USART_LSR_RDR162,6388
#define USART_LSR_OE USART_LSR_OE164,6446
#define USART_LSR_PE USART_LSR_PE166,6503
#define USART_LSR_FE USART_LSR_FE168,6561
#define USART_LSR_BI USART_LSR_BI170,6621
#define USART_LSR_THRE USART_LSR_THRE172,6700
#define USART_LSR_TEMT USART_LSR_TEMT174,6762
#define USART_LSR_RXFE USART_LSR_RXFE176,6823
#define USART_TX_FIFO_DEPTH USART_TX_FIFO_DEPTH180,6890
#define USART_RX_FIFO_DETPH USART_RX_FIFO_DETPH182,6948
#define USART_EFR_ENMODE USART_EFR_ENMODE185,7061

../../../../libopencm3/include/libopencm3/ethernet/phy_ksz80x1.h,7902
#define LIBOPENCM3_PHY_KSZ80X1_HLIBOPENCM3_PHY_KSZ80X1_H36,1176
#define KSZ80X1_BCR	KSZ80X1_BCR65,2068
#define KSZ80X1_BSR	KSZ80X1_BSR66,2115
#define KSZ80X1_ID1	KSZ80X1_ID167,2162
#define KSZ80X1_ID2	KSZ80X1_ID268,2209
#define KSZ80X1_ANTX	KSZ80X1_ANTX69,2256
#define KSZ80X1_ANRX	KSZ80X1_ANRX70,2304
#define KSZ80X1_ANEXP	KSZ80X1_ANEXP71,2352
#define KSZ80X1_ANNPTX	KSZ80X1_ANNPTX72,2401
#define KSZ80X1_ANNPRX	KSZ80X1_ANNPRX73,2451
#define KSZ80X1_MMDCR	KSZ80X1_MMDCR75,2502
#define KSZ80X1_MMDAR	KSZ80X1_MMDAR76,2551
#define KSZ80X1_DRCTRL	KSZ80X1_DRCTRL78,2601
#define KSZ80X1_AFECTRL	KSZ80X1_AFECTRL79,2651
#define KSZ80X1_AFECTRL4	KSZ80X1_AFECTRL480,2702
#define KSZ80X1_MIICTRL	KSZ80X1_MIICTRL81,2753
#define KSZ80X1_RXERCTR	KSZ80X1_RXERCTR82,2804
#define KSZ80X1_STRAPOVRD	KSZ80X1_STRAPOVRD83,2855
#define KSZ80X1_STRAPSTAT	KSZ80X1_STRAPSTAT84,2907
#define KSZ80X1_ECR	KSZ80X1_ECR85,2959
#define KSZ80X1_ICSR	KSZ80X1_ICSR87,3007
#define KSZ80X1_LINKMD	KSZ80X1_LINKMD89,3056
#define KSZ80X1_CR1	KSZ80X1_CR190,3106
#define KSZ80X1_CR2	KSZ80X1_CR291,3153
#define KSZ80X1_MMDCR_OPMODE	KSZ80X1_MMDCR_OPMODE109,4244
#define KSZ80X1_MMDCR_OPMODE_REGISTER	KSZ80X1_MMDCR_OPMODE_REGISTER110,4304
#define KSZ80X1_MMDCR_OPMODE_DATA	KSZ80X1_MMDCR_OPMODE_DATA111,4372
#define KSZ80X1_MMDCR_OPMODE_DATA_POSTINC	KSZ80X1_MMDCR_OPMODE_DATA_POSTINC112,4436
#define KSZ80X1_MMDCR_OPMODE_DATA_WPOSTINC	KSZ80X1_MMDCR_OPMODE_DATA_WPOSTINC113,4507
#define KSZ80X1_MMDCR_DEVADDR	KSZ80X1_MMDCR_DEVADDR115,4580
#define KSZ80X1_DRCTRL_PLLOFF	KSZ80X1_DRCTRL_PLLOFF121,4805
#define KSZ80X1_AFECTRL_SLOWOSC	KSZ80X1_AFECTRL_SLOWOSC125,4947
#define KSZ80X1_AFECTRL4_10TE	KSZ80X1_AFECTRL4_10TE129,5091
#define KSZ8051_MIICTRL_PREAM_RESTORE_100M	KSZ8051_MIICTRL_PREAM_RESTORE_100M132,5232
#define KSZ8051_MIICTRL_PREAM_RESTORE_10M	KSZ8051_MIICTRL_PREAM_RESTORE_10M133,5303
#define KSZ80X1_STRAPOVRD_FACTORY	KSZ80X1_STRAPOVRD_FACTORY141,5615
#define KSZ80X1_STRAPOVRD_PMEWOL	KSZ80X1_STRAPOVRD_PMEWOL142,5679
#define KSZ80X1_STRAPOVRD_BCASTOFF	KSZ80X1_STRAPOVRD_BCASTOFF143,5742
#define KSZ80X1_STRAPOVRD_MIIBTOB	KSZ80X1_STRAPOVRD_MIIBTOB144,5806
#define KSZ80X1_STRAPOVRD_RMIIBTOB	KSZ80X1_STRAPOVRD_RMIIBTOB145,5869
#define KSZ80X1_STRAPOVRD_NANDTREE	KSZ80X1_STRAPOVRD_NANDTREE146,5933
#define KSZ80X1_STRAPOVRD_RMIIOVRD	KSZ80X1_STRAPOVRD_RMIIOVRD147,5997
#define KSZ80X1_STRAPOVRD_MIIOVRD	KSZ80X1_STRAPOVRD_MIIOVRD148,6061
#define KSZ80X1_STRAPSTAT_PHYAD_SHIFT	KSZ80X1_STRAPSTAT_PHYAD_SHIFT155,6364
#define KSZ80X1_STRAPSTAT_PHYAD	KSZ80X1_STRAPSTAT_PHYAD156,6425
#define KSZ80X1_STRAPSTAT_BCASTOFF	KSZ80X1_STRAPSTAT_BCASTOFF158,6496
#define KSZ80X1_STRAPSTAT_MIIBTOB	KSZ80X1_STRAPSTAT_MIIBTOB159,6560
#define KSZ80X1_STRAPSTAT_RMIIBTOB	KSZ80X1_STRAPSTAT_RMIIBTOB160,6623
#define KSZ80X1_STRAPSTAT_NANDTREE	KSZ80X1_STRAPSTAT_NANDTREE161,6687
#define KSZ80X1_STRAPSTAT_RMII	KSZ80X1_STRAPSTAT_RMII162,6751
#define KSZ80X1_STRAPSTAT_MII	KSZ80X1_STRAPSTAT_MII163,6812
#define KSZ8051_ECR_EDPDDIS	KSZ8051_ECR_EDPDDIS167,6954
#define KSZ8051_ECR_100TXPREAMBLE	KSZ8051_ECR_100TXPREAMBLE168,7013
#define KSZ8051_ECR_10TXPREAMBLE	KSZ8051_ECR_10TXPREAMBLE169,7077
#define KSZ80X1_ICSR_JABIE	KSZ80X1_ICSR_JABIE173,7222
#define KSZ80X1_ICSR_RERRIE	KSZ80X1_ICSR_RERRIE174,7280
#define KSZ80X1_ICSR_PRIE	KSZ80X1_ICSR_PRIE175,7339
#define KSZ80X1_ICSR_PDFLTIE	KSZ80X1_ICSR_PDFLTIE176,7396
#define KSZ80X1_ICSR_LPACKIE	KSZ80X1_ICSR_LPACKIE177,7456
#define KSZ80X1_ICSR_LDIE	KSZ80X1_ICSR_LDIE178,7516
#define KSZ80X1_ICSR_RFAULTIE	KSZ80X1_ICSR_RFAULTIE179,7573
#define KSZ80X1_ICSR_LINKUPIE	KSZ80X1_ICSR_LINKUPIE180,7633
#define KSZ80X1_ICSR_JABIF	KSZ80X1_ICSR_JABIF182,7694
#define KSZ80X1_ICSR_RERRIF	KSZ80X1_ICSR_RERRIF183,7751
#define KSZ80X1_ICSR_PRIF	KSZ80X1_ICSR_PRIF184,7809
#define KSZ80X1_ICSR_PDFLTIF	KSZ80X1_ICSR_PDFLTIF185,7865
#define KSZ80X1_ICSR_LPACKIF	KSZ80X1_ICSR_LPACKIF186,7924
#define KSZ80X1_ICSR_LDIF	KSZ80X1_ICSR_LDIF187,7983
#define KSZ80X1_ICSR_RFAULTIF	KSZ80X1_ICSR_RFAULTIF188,8039
#define KSZ80X1_ICSR_LINKUPIF	KSZ80X1_ICSR_LINKUPIF189,8099
#define KSZ80X1_LINKMD_TESTEN	KSZ80X1_LINKMD_TESTEN193,8241
#define KSZ80X1_LINKMD_TESTRES	KSZ80X1_LINKMD_TESTRES195,8303
#define KSZ80X1_LINKMD_TESTRES_NORMAL	KSZ80X1_LINKMD_TESTRES_NORMAL196,8365
#define KSZ80X1_LINKMD_TESTRES_OPEN	KSZ80X1_LINKMD_TESTRES_OPEN197,8433
#define KSZ80X1_LINKMD_TESTRES_SHORT	KSZ80X1_LINKMD_TESTRES_SHORT198,8499
#define KSZ80X1_LINKMD_TESTRES_FAILED	KSZ80X1_LINKMD_TESTRES_FAILED199,8566
#define KSZ80X1_LINKMD_SHORTCABLE	KSZ80X1_LINKMD_SHORTCABLE201,8635
#define KSZ80X1_LINKMD_DISTANCE	KSZ80X1_LINKMD_DISTANCE202,8700
#define KSZ80X1_CR1_LEDMODE	KSZ80X1_CR1_LEDMODE208,8897
#define KSZ80X1_CR1_LEDMODE_COL_FD_SPD_LNK	KSZ80X1_CR1_LEDMODE_COL_FD_SPD_LNK209,8956
#define KSZ80X1_CR1_LEDMODE_ACT_FD_SPD_LNK	KSZ80X1_CR1_LEDMODE_ACT_FD_SPD_LNK210,9027
#define KSZ80X1_CR1_LEDMODE_ACT_FD_100_10	KSZ80X1_CR1_LEDMODE_ACT_FD_100_10211,9098
#define KSZ80X1_CR1_LEDMODE_SPD_LNK	KSZ80X1_CR1_LEDMODE_SPD_LNK212,9168
#define KSZ80X1_CR1_LEDMODE_ACT_LNK	KSZ80X1_CR1_LEDMODE_ACT_LNK213,9233
#define KSZ8041_CR1_POLARITY	KSZ8041_CR1_POLARITY214,9298
#define KSZ80X1_CR1_FEFAULT	KSZ80X1_CR1_FEFAULT215,9357
#define KSZ8041_CR1_MDIX	KSZ8041_CR1_MDIX216,9415
#define KSZ80X1_CR1_LOOPBACK	KSZ80X1_CR1_LOOPBACK217,9470
#define KSZ80X1_CR1_FLOWCTRL	KSZ80X1_CR1_FLOWCTRL221,9550
#define KSZ80X1_CR1_LINK	KSZ80X1_CR1_LINK222,9609
#define KSZ80X1_CR1_POLARITY	KSZ80X1_CR1_POLARITY223,9664
#define KSZ80X1_CR1_MDIX	KSZ80X1_CR1_MDIX224,9723
#define KSZ80X1_CR1_ENERGY	KSZ80X1_CR1_ENERGY225,9778
#define KSZ80X1_CR1_ISOLATE	KSZ80X1_CR1_ISOLATE226,9835
#define KSZ80X1_CR1_MODE	KSZ80X1_CR1_MODE228,9894
#define KSZ80X1_CR1_MODE_AUTONEG	KSZ80X1_CR1_MODE_AUTONEG229,9949
#define KSZ80X1_CR1_MODE_10HD	KSZ80X1_CR1_MODE_10HD230,10011
#define KSZ80X1_CR1_MODE_100HD	KSZ80X1_CR1_MODE_100HD231,10071
#define KSZ80X1_CR1_MODE_10FD	KSZ80X1_CR1_MODE_10FD232,10132
#define KSZ80X1_CR1_MODE_100FD	KSZ80X1_CR1_MODE_100FD233,10192
#define KSZ80X1_CR2_HPMDIX	KSZ80X1_CR2_HPMDIX239,10407
#define KSZ80X1_CR2_MDIXSEL	KSZ80X1_CR2_MDIXSEL240,10465
#define KSZ80X1_CR2_MDIXEN	KSZ80X1_CR2_MDIXEN241,10523
#define KSZ80X1_CR2_ENERGY	KSZ80X1_CR2_ENERGY242,10581
#define KSZ80X1_CR2_FORCE	KSZ80X1_CR2_FORCE243,10639
#define KSZ80X1_CR2_POWERSAVE	KSZ80X1_CR2_POWERSAVE244,10696
#define KSZ80X1_CR2_IRQLVL	KSZ80X1_CR2_IRQLVL245,10757
#define KSZ80X1_CR2_JABEN	KSZ80X1_CR2_JABEN246,10814
#define KSZ80X1_CR2_ANDONE	KSZ80X1_CR2_ANDONE250,10891
#define KSZ80X1_CR2_PAUSEEN	KSZ80X1_CR2_PAUSEEN251,10948
#define KSZ80X1_CR2_ISOLATE	KSZ80X1_CR2_ISOLATE252,11006
#define KSZ80X1_CR2_MODE	KSZ80X1_CR2_MODE253,11064
#define KSZ80X1_CR2_MODE_AN	KSZ80X1_CR2_MODE_AN254,11112
#define KSZ80X1_CR2_MODE_10HD	KSZ80X1_CR2_MODE_10HD255,11163
#define KSZ80X1_CR2_MODE_100HD	KSZ80X1_CR2_MODE_100HD256,11216
#define KSZ80X1_CR2_MODE_DEFAULT	KSZ80X1_CR2_MODE_DEFAULT257,11270
#define KSZ80X1_CR2_MODE_10FD	KSZ80X1_CR2_MODE_10FD258,11324
#define KSZ80X1_CR2_MODE_100FD	KSZ80X1_CR2_MODE_100FD259,11377
#define KSZ80X1_CR2_MODE_ISOLATE	KSZ80X1_CR2_MODE_ISOLATE260,11431
#define KSZ80X1_CR2_REFCLK	KSZ80X1_CR2_REFCLK264,11506
#define KSZ80X1_CR2_REFCLK_25MHZ	KSZ80X1_CR2_REFCLK_25MHZ265,11563
#define KSZ80X1_CR2_REFCLK_50MHZ	KSZ80X1_CR2_REFCLK_50MHZ266,11625
#define KSZ80X1_CR2_LED	KSZ80X1_CR2_LED267,11687
#define KSZ80X1_CR2_LED_SPD_LNKACT	KSZ80X1_CR2_LED_SPD_LNKACT268,11742
#define KSZ80X1_CR2_LED_ACT_LNK	KSZ80X1_CR2_LED_ACT_LNK269,11806
#define KSZ80X1_CR2_TXDIS	KSZ80X1_CR2_TXDIS270,11868
#define KSZ80X1_CR2_REMLPB	KSZ80X1_CR2_REMLPB271,11924
#define KSZ80X1_CR2_SQEEN	KSZ80X1_CR2_SQEEN274,11983
#define KSZ80X1_CR2_SCRAMBEN	KSZ80X1_CR2_SCRAMBEN275,12039

../../../../libopencm3/include/libopencm3/ethernet/phy_lan87xx.h,8074
#define LIBOPENCM3_PHY_LAN87XX_HLIBOPENCM3_PHY_LAN87XX_H35,1166
#define LAN87XX_BCR	LAN87XX_BCR56,1679
#define LAN87XX_BSR	LAN87XX_BSR57,1720
#define LAN87XX_PID1	LAN87XX_PID158,1761
#define LAN87XX_PID2	LAN87XX_PID259,1803
#define LAN87XX_ANA	LAN87XX_ANA60,1845
#define LAN87XX_ANLPA	LAN87XX_ANLPA61,1886
#define LAN87XX_ANE	LAN87XX_ANE62,1929
#define LAN87XX_ANNPTX	LAN87XX_ANNPTX63,1970
#define LAN87XX_ANNPRX	LAN87XX_ANNPRX64,2014
#define LAN87XX_MMDACR	LAN87XX_MMDACR66,2059
#define LAN87XX_MMDADR	LAN87XX_MMDADR67,2103
#define LAN87XX_REVISION	LAN87XX_REVISION69,2148
#define LAN87XX_EDPDNLP	LAN87XX_EDPDNLP70,2193
#define LAN87XX_MCS	LAN87XX_MCS71,2238
#define LAN87XX_SM	LAN87XX_SM72,2279
#define LAN87XX_TDRDCR	LAN87XX_TDRDCR74,2320
#define LAN87XX_TDRCSR	LAN87XX_TDRCSR75,2364
#define LAN87XX_ERRCNT	LAN87XX_ERRCNT76,2408
#define LAN87XX_CSR	LAN87XX_CSR77,2452
#define LAN87XX_CBLN	LAN87XX_CBLN78,2493
#define LAN87XX_ISR	LAN87XX_ISR79,2535
#define LAN87XX_IMR	LAN87XX_IMR80,2576
#define LAN87XX_SCSR	LAN87XX_SCSR81,2617
#define LAN87XX_MMDACR_FUNC_SHIFT	LAN87XX_MMDACR_FUNC_SHIFT105,3887
#define LAN87XX_MMDACR_FUNC	LAN87XX_MMDACR_FUNC106,3939
#define LAN87XX_MMDACR_FUNC_ADDRESS	LAN87XX_MMDACR_FUNC_ADDRESS107,4002
#define LAN87XX_MMDACR_FUNC_DATA	LAN87XX_MMDACR_FUNC_DATA108,4072
#define LAN87XX_MMDACR_DEVAD	LAN87XX_MMDACR_DEVAD110,4140
#define LAN87XX_MMDACR_DEVAD_PCS	LAN87XX_MMDACR_DEVAD_PCS111,4194
#define LAN87XX_MMDACR_DEVAD_ANN	LAN87XX_MMDACR_DEVAD_ANN112,4250
#define LAN87XX_MMDACR_DEVAD_VENDOR	LAN87XX_MMDACR_DEVAD_VENDOR113,4306
#define LAN87XX_EDPDNLP_TXEN	LAN87XX_EDPDNLP_TXEN123,4739
#define LAN87XX_EDPDNLP_TXTIM_SHIFT	LAN87XX_EDPDNLP_TXTIM_SHIFT125,4794
#define LAN87XX_EDPDNLP_TXTIM	LAN87XX_EDPDNLP_TXTIM126,4848
#define LAN87XX_EDPDNLP_TXTIM_1024MS	LAN87XX_EDPDNLP_TXTIM_1024MS127,4913
#define LAN87XX_EDPDNLP_TXTIM_0768MS	LAN87XX_EDPDNLP_TXTIM_0768MS128,4984
#define LAN87XX_EDPDNLP_TXTIM_0512MS	LAN87XX_EDPDNLP_TXTIM_0512MS129,5055
#define LAN87XX_EDPDNLP_TXTIM_0256MS	LAN87XX_EDPDNLP_TXTIM_0256MS130,5126
#define LAN87XX_EDPDNLP_RXWAKEEN	LAN87XX_EDPDNLP_RXWAKEEN132,5198
#define LAN87XX_EDPDNLP_RXTIM_SHIFT	LAN87XX_EDPDNLP_RXTIM_SHIFT134,5256
#define LAN87XX_EDPDNLP_RXTIM	LAN87XX_EDPDNLP_RXTIM135,5310
#define LAN87XX_EDPDNLP_RXTIM_0064MS	LAN87XX_EDPDNLP_RXTIM_0064MS136,5375
#define LAN87XX_EDPDNLP_RXTIM_0256MS	LAN87XX_EDPDNLP_RXTIM_0256MS137,5446
#define LAN87XX_EDPDNLP_RXTIM_0512MS	LAN87XX_EDPDNLP_RXTIM_0512MS138,5517
#define LAN87XX_EDPDNLP_RXTIM_1024MS	LAN87XX_EDPDNLP_RXTIM_1024MS139,5588
#define LAN87XX_EDPDNLP_EXTCROSSOVER	LAN87XX_EDPDNLP_EXTCROSSOVER141,5660
#define LAN87XX_EDPDNLP_EXTMANCROSSOVER	LAN87XX_EDPDNLP_EXTMANCROSSOVER142,5720
#define LAN87XX_MCS_EDPWRDOWN	LAN87XX_MCS_EDPWRDOWN146,5865
#define LAN87XX_MCS_LOWSQEN	LAN87XX_MCS_LOWSQEN147,5920
#define LAN87XX_MCS_MDPREBP	LAN87XX_MCS_MDPREBP148,5973
#define LAN87XX_MCS_FARLOOPBACK	LAN87XX_MCS_FARLOOPBACK149,6026
#define LAN87XX_MCS_ALTINT	LAN87XX_MCS_ALTINT150,6082
#define LAN87XX_MCS_PHYADBP	LAN87XX_MCS_PHYADBP151,6133
#define LAN87XX_MCS_FORCELINK	LAN87XX_MCS_FORCELINK152,6185
#define LAN87XX_MCS_ENERGYON	LAN87XX_MCS_ENERGYON153,6239
#define LAN87XX_SM_MIIMODE	LAN87XX_SM_MIIMODE159,6497
#define LAN87XX_SM_MIIMODE_MII	LAN87XX_SM_MIIMODE_MII160,6549
#define LAN87XX_SM_MIIMODE_RMII	LAN87XX_SM_MIIMODE_RMII161,6605
#define LAN87XX_SM_MODE_SHIFT	LAN87XX_SM_MODE_SHIFT163,6663
#define LAN87XX_SM_MODE	LAN87XX_SM_MODE164,6711
#define LAN87XX_SM_MODE_10HD	LAN87XX_SM_MODE_10HD165,6767
#define LAN87XX_SM_MODE_10FD	LAN87XX_SM_MODE_10FD166,6827
#define LAN87XX_SM_MODE_100HD	LAN87XX_SM_MODE_100HD167,6887
#define LAN87XX_SM_MODE_100FD	LAN87XX_SM_MODE_100FD168,6948
#define LAN87XX_SM_MODE_100HD_AN	LAN87XX_SM_MODE_100HD_AN169,7009
#define LAN87XX_SM_MODE_REPEATER	LAN87XX_SM_MODE_REPEATER170,7072
#define LAN87XX_SM_MODE_POWERDOWN	LAN87XX_SM_MODE_POWERDOWN171,7135
#define LAN87XX_SM_MODE_ALL	LAN87XX_SM_MODE_ALL172,7199
#define LAN87XX_SM_PHYAD	LAN87XX_SM_PHYAD174,7259
#define LAN87XX_TDRDCR_DELAY	LAN87XX_TDRDCR_DELAY180,7459
#define LAN87XX_TDRDCR_DELAY	LAN87XX_TDRDCR_DELAY181,7513
#define LAN87XX_TDRDCR_LBCR_SHIFT	LAN87XX_TDRDCR_LBCR_SHIFT183,7568
#define LAN87XX_TDRDCR_LBCR	LAN87XX_TDRDCR_LBCR184,7620
#define LAN87XX_TDRDCR_LPAT_SHIFT	LAN87XX_TDRDCR_LPAT_SHIFT186,7684
#define LAN87XX_TDRDCR_LPAT	LAN87XX_TDRDCR_LPAT187,7735
#define LAN87XX_TDRDCR_HPAT_SHIFT	LAN87XX_TDRDCR_HPAT_SHIFT189,7799
#define LAN87XX_TDRDCR_HPAT	LAN87XX_TDRDCR_HPAT190,7850
#define LAN87XX_TDRCSR_ENABLE	LAN87XX_TDRCSR_ENABLE196,8061
#define LAN87XX_TDRCSR_ADFILTER	LAN87XX_TDRCSR_ADFILTER197,8116
#define LAN87XX_TDRCSR_COND_SHIFT	LAN87XX_TDRCSR_COND_SHIFT199,8174
#define LAN87XX_TDRCSR_COND_DEFAULT	LAN87XX_TDRCSR_COND_DEFAULT200,8225
#define LAN87XX_TDRCSR_COND_SHORTED	LAN87XX_TDRCSR_COND_SHORTED201,8295
#define LAN87XX_TDRCSR_COND_OPEN	LAN87XX_TDRCSR_COND_OPEN202,8365
#define LAN87XX_TDRCSR_COND_MATCH	LAN87XX_TDRCSR_COND_MATCH203,8432
#define LAN87XX_TDRCSR_STATUS	LAN87XX_TDRCSR_STATUS205,8501
#define LAN87XX_TDRCSR_LENGTH	LAN87XX_TDRCSR_LENGTH209,8714
#define LAN87XX_CSR_AMDIXCTRL	LAN87XX_CSR_AMDIXCTRL218,8987
#define LAN87XX_CSR_CH_SELECT	LAN87XX_CSR_CH_SELECT219,9042
#define LAN87XX_CSR_SQEOFF	LAN87XX_CSR_SQEOFF220,9097
#define LAN87XX_CSR_XPOL	LAN87XX_CSR_XPOL221,9149
#define LAN87XX_CBLN_CBLN_SHIFT	LAN87XX_CBLN_CBLN_SHIFT227,9339
#define LAN87XX_CBLN_CBLN	LAN87XX_CBLN_CBLN228,9390
#define LAN87XX_CBLN_CBLN_006M	LAN87XX_CBLN_CBLN_006M229,9450
#define LAN87XX_CBLN_CBLN_017M	LAN87XX_CBLN_CBLN_017M230,9514
#define LAN87XX_CBLN_CBLN_027M	LAN87XX_CBLN_CBLN_027M231,9578
#define LAN87XX_CBLN_CBLN_038M	LAN87XX_CBLN_CBLN_038M232,9642
#define LAN87XX_CBLN_CBLN_049M	LAN87XX_CBLN_CBLN_049M233,9706
#define LAN87XX_CBLN_CBLN_059M	LAN87XX_CBLN_CBLN_059M234,9770
#define LAN87XX_CBLN_CBLN_070M	LAN87XX_CBLN_CBLN_070M235,9834
#define LAN87XX_CBLN_CBLN_081M	LAN87XX_CBLN_CBLN_081M236,9899
#define LAN87XX_CBLN_CBLN_091M	LAN87XX_CBLN_CBLN_091M237,9964
#define LAN87XX_CBLN_CBLN_102M	LAN87XX_CBLN_CBLN_102M238,10029
#define LAN87XX_CBLN_CBLN_113M	LAN87XX_CBLN_CBLN_113M239,10094
#define LAN87XX_CBLN_CBLN_123M	LAN87XX_CBLN_CBLN_123M240,10159
#define LAN87XX_ISR_WOLF	LAN87XX_ISR_WOLF245,10307
#define LAN87XX_ISR_ENERGYONF	LAN87XX_ISR_ENERGYONF246,10356
#define LAN87XX_ISR_ANCOMPF	LAN87XX_ISR_ANCOMPF247,10410
#define LAN87XX_ISR_RFAULTF	LAN87XX_ISR_RFAULTF248,10462
#define LAN87XX_ISR_LINKDOWNF	LAN87XX_ISR_LINKDOWNF249,10514
#define LAN87XX_ISR_ANLPACKF	LAN87XX_ISR_ANLPACKF250,10568
#define LAN87XX_ISR_PDFAULTF	LAN87XX_ISR_PDFAULTF251,10621
#define LAN87XX_ISR_ANPAGEF	LAN87XX_ISR_ANPAGEF252,10674
#define LAN87XX_IMR_WOLE	LAN87XX_IMR_WOLE256,10808
#define LAN87XX_IMR_ENERGYONE	LAN87XX_IMR_ENERGYONE257,10857
#define LAN87XX_IMR_ANCOMPE	LAN87XX_IMR_ANCOMPE258,10911
#define LAN87XX_IMR_RFAULTE	LAN87XX_IMR_RFAULTE259,10963
#define LAN87XX_IMR_LINKDOWNE	LAN87XX_IMR_LINKDOWNE260,11015
#define LAN87XX_IMR_ANLPACKE	LAN87XX_IMR_ANLPACKE261,11069
#define LAN87XX_IMR_PDFAULTE	LAN87XX_IMR_PDFAULTE262,11122
#define LAN87XX_IMR_ANPAGEE	LAN87XX_IMR_ANPAGEE263,11175
#define LAN87XX_SCSR_AUTODONE	LAN87XX_SCSR_AUTODONE267,11309
#define LAN87XX_SCSR_GPO2	LAN87XX_SCSR_GPO2269,11365
#define LAN87XX_SCSR_GPO1	LAN87XX_SCSR_GPO1270,11415
#define LAN87XX_SCSR_GPO0	LAN87XX_SCSR_GPO0271,11465
#define LAN87XX_SCSR_ENABLE4B5B	LAN87XX_SCSR_ENABLE4B5B275,11587
#define LAN87XX_SCSR_SPEED_SHIFT	LAN87XX_SCSR_SPEED_SHIFT277,11644
#define LAN87XX_SCSR_SPEED	LAN87XX_SCSR_SPEED278,11694
#define LAN87XX_SCSR_SPEED_10HD	LAN87XX_SCSR_SPEED_10HD279,11755
#define LAN87XX_SCSR_SPEED_100HD	LAN87XX_SCSR_SPEED_100HD280,11821
#define LAN87XX_SCSR_SPEED_10FD	LAN87XX_SCSR_SPEED_10FD281,11887
#define LAN87XX_SCSR_SPEED_100FD	LAN87XX_SCSR_SPEED_100FD282,11953
#define LAN87XX_SCSR_NOSCRAMBLE	LAN87XX_SCSR_NOSCRAMBLE284,12020

../../../../libopencm3/include/libopencm3/ethernet/phy_ste100.h,2664
#define LIBOPENCM3_PHY_STE100_HLIBOPENCM3_PHY_STE100_H35,1161
#define STE100_XCR	STE100_XCR50,1523
#define STE100_XSR	STE100_XSR51,1550
#define STE100_PID1	STE100_PID152,1577
#define STE100_PID2	STE100_PID253,1605
#define STE100_ANA	STE100_ANA54,1633
#define STE100_ANLPA	STE100_ANLPA55,1660
#define STE100_ANE	STE100_ANE56,1689
#define STE100_XCIIS	STE100_XCIIS58,1717
#define STE100_XIE	STE100_XIE59,1746
#define STE100_100CTR	STE100_100CTR60,1773
#define STE100_XMC	STE100_XMC61,1803
#define STE100_XCIIS_SPEED	STE100_XCIIS_SPEED78,2715
#define STE100_XCIIS_DUPLEX	STE100_XCIIS_DUPLEX79,2753
#define STE100_XCIIS_PAUSE	STE100_XCIIS_PAUSE80,2792
#define STE100_XCIIS_ANC	STE100_XCIIS_ANC81,2830
#define STE100_XCIIS_RFD	STE100_XCIIS_RFD82,2866
#define STE100_XCIIS_LS	STE100_XCIIS_LS83,2902
#define STE100_XCIIS_ANAR	STE100_XCIIS_ANAR84,2938
#define STE100_XCIIS_PDF	STE100_XCIIS_PDF85,2975
#define STE100_XCIIS_ANPR	STE100_XCIIS_ANPR86,3011
#define STE100_XCIIS_REF	STE100_XCIIS_REF87,3048
#define STE100_XCIE_ANCE	STE100_XCIE_ANCE91,3166
#define STE100_XCIE_RFE	STE100_XCIE_RFE92,3202
#define STE100_XCIE_LDE	STE100_XCIE_LDE93,3238
#define STE100_XCIE_ANAE	STE100_XCIE_ANAE94,3274
#define STE100_XCIE_PDFE	STE100_XCIE_PDFE95,3310
#define STE100_XCIE_ANPE	STE100_XCIE_ANPE96,3346
#define STE100_XCIE_REFE	STE100_XCIE_REFE97,3382
#define STE100_100CTR_DISRER	STE100_100CTR_DISRER101,3500
#define STE100_100CTR_ANC	STE100_100CTR_ANC102,3541
#define STE100_100CTR_ENRLB	STE100_100CTR_ENRLB103,3579
#define STE100_100CTR_ENDCR	STE100_100CTR_ENDCR104,3618
#define STE100_100CTR_ENRZI	STE100_100CTR_ENRZI105,3657
#define STE100_100CTR_EN4B5B	STE100_100CTR_EN4B5B106,3696
#define STE100_100CTR_ISOTX	STE100_100CTR_ISOTX107,3736
#define STE100_100CTR_CMODE_SHIFT	STE100_100CTR_CMODE_SHIFT109,3776
#define STE100_100CTR_CMODE	STE100_100CTR_CMODE110,3813
#define STE100_100CTR_CMODE_AN	STE100_100CTR_CMODE_AN111,3876
#define STE100_100CTR_CMODE_10HD	STE100_100CTR_CMODE_10HD112,3942
#define STE100_100CTR_CMODE_100HD	STE100_100CTR_CMODE_100HD113,4009
#define STE100_100CTR_CMODE_10FD	STE100_100CTR_CMODE_10FD114,4077
#define STE100_100CTR_CMODE_100FD	STE100_100CTR_CMODE_100FD115,4144
#define STE100_100CTR_CMODE_ISOLATE	STE100_100CTR_CMODE_ISOLATE116,4212
#define STE100_100CTR_DISMLT	STE100_100CTR_DISMLT118,4283
#define STE100_100CTR_DISCRM	STE100_100CTR_DISCRM119,4323
#define STE100_XMC_LD	STE100_XMC_LD123,4445
#define STE100_XMC_PAD_SHIFT	STE100_XMC_PAD_SHIFT124,4480
#define STE100_XMC_PAD	STE100_XMC_PAD125,4513
#define STE100_XMC_MFPSE	STE100_XMC_MFPSE127,4569

../../../../libopencm3/include/libopencm3/ethernet/mac.h,0

../../../../libopencm3/include/libopencm3/ethernet/mac_stm32fxx7.h,23706
#define LIBOPENCM3_ETHERNET_HLIBOPENCM3_ETHERNET_H36,1177
#define ETH_MACCR	ETH_MACCR51,1775
#define ETH_MACFFR	ETH_MACFFR52,1824
#define ETH_MACHTHR	ETH_MACHTHR53,1874
#define ETH_MACHTLR	ETH_MACHTLR54,1925
#define ETH_MACMIIAR	ETH_MACMIIAR55,1976
#define ETH_MACMIIDR	ETH_MACMIIDR56,2028
#define ETH_MACFCR	ETH_MACFCR57,2080
#define ETH_MACVLANTR	ETH_MACVLANTR58,2130
#define ETH_MACRWUFFR	ETH_MACRWUFFR59,2183
#define ETH_MACPMTCSR	ETH_MACPMTCSR60,2236
#define ETH_MACDBGR	ETH_MACDBGR61,2289
#define ETH_MACSR	ETH_MACSR62,2361
#define ETH_MACIMR	ETH_MACIMR63,2410
#define ETH_MACAHR(ETH_MACAHR66,2476
#define ETH_MACALR(ETH_MACALR68,2550
#define ETH_MMCCR	ETH_MMCCR71,2639
#define ETH_MMCRIR	ETH_MMCRIR72,2689
#define ETH_MMCTIR	ETH_MMCTIR73,2740
#define ETH_MMCRIMR	ETH_MMCRIMR74,2791
#define ETH_MMCTIMR	ETH_MMCTIMR75,2843
#define ETH_MMCTGFSCCR	ETH_MMCTGFSCCR76,2895
#define ETH_MMCTGFMSCCR	ETH_MMCTGFMSCCR77,2950
#define ETH_MMCTGFCR	ETH_MMCTGFCR78,3006
#define ETH_MMCRFCECR	ETH_MMCRFCECR79,3059
#define ETH_MMCRFAECR	ETH_MMCRFAECR80,3113
#define ETH_MMCRGUFCR	ETH_MMCRGUFCR81,3167
#define ETH_PTPTSCR	ETH_PTPTSCR84,3268
#define ETH_PTPSSIR	ETH_PTPSSIR85,3320
#define ETH_PTPTSHR	ETH_PTPTSHR86,3372
#define ETH_PTPTSLR	ETH_PTPTSLR87,3424
#define ETH_PTPTSHUR	ETH_PTPTSHUR88,3476
#define ETH_PTPTSLUR	ETH_PTPTSLUR89,3529
#define ETH_PTPTSAR	ETH_PTPTSAR90,3582
#define ETH_PTPTTHR	ETH_PTPTTHR91,3634
#define ETH_PTPTTLR	ETH_PTPTTLR92,3686
#define ETH_PTPTSSR	ETH_PTPTSSR93,3738
#define ETH_PTPPPSCR	ETH_PTPPPSCR94,3811
#define ETH_DMABMR	ETH_DMABMR97,3915
#define ETH_DMATPDR	ETH_DMATPDR98,3967
#define ETH_DMARPDR	ETH_DMARPDR99,4020
#define ETH_DMARDLAR	ETH_DMARDLAR100,4073
#define ETH_DMATDLAR	ETH_DMATDLAR101,4127
#define ETH_DMASR	ETH_DMASR102,4181
#define ETH_DMAOMR	ETH_DMAOMR103,4232
#define ETH_DMAIER	ETH_DMAIER104,4284
#define ETH_DMAMFBOCR	ETH_DMAMFBOCR105,4336
#define ETH_DMARSWTR	ETH_DMARSWTR106,4391
#define ETH_DMACHTDR	ETH_DMACHTDR107,4466
#define ETH_DMACHRDR	ETH_DMACHRDR108,4520
#define ETH_DMACHTBAR	ETH_DMACHTBAR109,4574
#define ETH_DMACHRBAR	ETH_DMACHRBAR110,4629
#define	ETH_DES(ETH_DES113,4719
#define	ETH_DES0(ETH_DES0114,4768
#define	ETH_DES1(ETH_DES1115,4810
#define	ETH_DES2(ETH_DES2116,4852
#define	ETH_DES3(ETH_DES3117,4894
#define	ETH_DES4(ETH_DES4120,4980
#define	ETH_DES5(ETH_DES5121,5022
#define	ETH_DES6(ETH_DES6122,5064
#define	ETH_DES7(ETH_DES7123,5106
#define ETH_MACCR_RE	ETH_MACCR_RE132,5551
#define ETH_MACCR_TE	ETH_MACCR_TE133,5581
#define ETH_MACCR_DC	ETH_MACCR_DC134,5611
#define ETH_MACCR_BL_SHIFT	ETH_MACCR_BL_SHIFT136,5642
#define ETH_MACCR_BL	ETH_MACCR_BL137,5672
#define ETH_MACCR_BL_MIN10	ETH_MACCR_BL_MIN10138,5721
#define ETH_MACCR_BL_MIN8	ETH_MACCR_BL_MIN8139,5775
#define ETH_MACCR_BL_MIN4	ETH_MACCR_BL_MIN4140,5828
#define ETH_MACCR_BL_MIN1	ETH_MACCR_BL_MIN1141,5881
#define ETH_MACCR_APCS	ETH_MACCR_APCS143,5935
#define ETH_MACCR_RD	ETH_MACCR_RD144,5967
#define ETH_MACCR_IPCO	ETH_MACCR_IPCO145,5997
#define ETH_MACCR_DM	ETH_MACCR_DM146,6030
#define ETH_MACCR_LM	ETH_MACCR_LM147,6061
#define ETH_MACCR_ROD	ETH_MACCR_ROD148,6092
#define ETH_MACCR_FES	ETH_MACCR_FES149,6124
#define ETH_MACCR_CSD	ETH_MACCR_CSD150,6156
#define ETH_MACCR_IFG_SHIFT	ETH_MACCR_IFG_SHIFT152,6189
#define ETH_MACCR_IFG	ETH_MACCR_IFG153,6221
#define ETH_MACCR_JD	ETH_MACCR_JD155,6271
#define ETH_MACCR_WD	ETH_MACCR_WD156,6302
#define ETH_MACCR_CSTF	ETH_MACCR_CSTF157,6333
#define ETH_MACFFR_PM	ETH_MACFFR_PM161,6548
#define ETH_MACFFR_HU	ETH_MACFFR_HU162,6579
#define ETH_MACFFR_HM	ETH_MACFFR_HM163,6610
#define ETH_MACFFR_DAIF	ETH_MACFFR_DAIF164,6641
#define ETH_MACFFR_PAM	ETH_MACFFR_PAM165,6674
#define ETH_MACFFR_BFD	ETH_MACFFR_BFD166,6706
#define ETH_MACFFR_PCF_SHIFT	ETH_MACFFR_PCF_SHIFT168,6739
#define ETH_MACFFR_PCF	ETH_MACFFR_PCF169,6771
#define ETH_MACFFR_PCF_DISABLE	ETH_MACFFR_PCF_DISABLE170,6822
#define ETH_MACFFR_PCF_NOPAUSE	ETH_MACFFR_PCF_NOPAUSE171,6880
#define ETH_MACFFR_PCF_ALL	ETH_MACFFR_PCF_ALL172,6938
#define ETH_MACFFR_PCF_PASS	ETH_MACFFR_PCF_PASS173,6992
#define ETH_MACFFR_SAIF	ETH_MACFFR_SAIF175,7048
#define ETH_MACFFR_SAF	ETH_MACFFR_SAF176,7081
#define ETH_MACFFR_HPF	ETH_MACFFR_HPF177,7113
#define ETH_MACFFR_RA	ETH_MACFFR_RA178,7146
#define ETH_MACMIIAR_MB	ETH_MACMIIAR_MB183,7340
#define ETH_MACMIIAR_MW	ETH_MACMIIAR_MW184,7373
#define ETH_MACMIIAR_CR_SHIFT	ETH_MACMIIAR_CR_SHIFT186,7407
#define ETH_MACMIIAR_CR	ETH_MACMIIAR_CR187,7440
#define ETH_MACMIIAR_CR_HCLK_DIV_42	ETH_MACMIIAR_CR_HCLK_DIV_42189,7519
#define ETH_MACMIIAR_CR_HCLK_DIV_62	ETH_MACMIIAR_CR_HCLK_DIV_62191,7609
#define ETH_MACMIIAR_CR_HCLK_DIV_16	ETH_MACMIIAR_CR_HCLK_DIV_16193,7697
#define ETH_MACMIIAR_CR_HCLK_DIV_26	ETH_MACMIIAR_CR_HCLK_DIV_26195,7785
#define ETH_MACMIIAR_CR_HCLK_DIV_102	ETH_MACMIIAR_CR_HCLK_DIV_102197,7875
#define ETH_MACMIIAR_MR_SHIFT	ETH_MACMIIAR_MR_SHIFT199,7940
#define ETH_MACMIIAR_MR	ETH_MACMIIAR_MR200,7973
#define ETH_MACMIIAR_PA_SHIFT	ETH_MACMIIAR_PA_SHIFT202,8032
#define ETH_MACMIIAR_PA	ETH_MACMIIAR_PA203,8066
#define ETH_MACMIIDR_MD	ETH_MACMIIDR_MD208,8286
#define ETH_MACFCR_FCB	ETH_MACFCR_FCB212,8480
#define ETH_MACFCR_BPA	ETH_MACFCR_BPA213,8512
#define ETH_MACFCR_TFCE	ETH_MACFCR_TFCE214,8544
#define ETH_MACFCR_RFCE	ETH_MACFCR_RFCE215,8577
#define ETH_MACFCR_UPFD	ETH_MACFCR_UPFD216,8610
#define ETH_MACFCR_PLT_SHIFT	ETH_MACFCR_PLT_SHIFT218,8644
#define ETH_MACFCR_PLT	ETH_MACFCR_PLT219,8676
#define ETH_MACFCR_PLT_4	ETH_MACFCR_PLT_4220,8732
#define ETH_MACFCR_PLT_28	ETH_MACFCR_PLT_28221,8786
#define ETH_MACFCR_PLT_144	ETH_MACFCR_PLT_144222,8841
#define ETH_MACFCR_PLT_256	ETH_MACFCR_PLT_256223,8897
#define ETH_MACFCR_ZQPD	ETH_MACFCR_ZQPD225,8954
#define ETH_MACFCR_PT_SHIFT	ETH_MACFCR_PT_SHIFT227,8988
#define ETH_MACFCR_PT	ETH_MACFCR_PT228,9020
#define ETH_MACVLANTR_VLANTI_SHIFT	ETH_MACVLANTR_VLANTI_SHIFT232,9231
#define ETH_MACVLANTR_VLANTI	ETH_MACVLANTR_VLANTI233,9268
#define ETH_MACVLANTR_VLANTC	ETH_MACVLANTR_VLANTC234,9337
#define ETH_MACPMTCSR_PD	ETH_MACPMTCSR_PD239,9537
#define ETH_MACPMTCSR_MPE	ETH_MACPMTCSR_MPE240,9570
#define ETH_MACPMTCSR_WFE	ETH_MACPMTCSR_WFE241,9604
#define ETH_MACPMTCSR_MPR	ETH_MACPMTCSR_MPR242,9638
#define ETH_MACPMTCSR_WFR	ETH_MACPMTCSR_WFR243,9672
#define ETH_MACPMTCSR_GU	ETH_MACPMTCSR_GU244,9706
#define ETH_MACPMTCSR_WFFRPR	ETH_MACPMTCSR_WFFRPR245,9739
#define ETH_MACDBGR_MMRPEA	ETH_MACDBGR_MMRPEA251,9961
#define ETH_MACDBGR_MSFRWCS	ETH_MACDBGR_MSFRWCS252,9996
#define ETH_MACDBGR_RFWRA	ETH_MACDBGR_RFWRA253,10032
#define ETH_MACDBGR_RFRCS_SHIFT	ETH_MACDBGR_RFRCS_SHIFT255,10067
#define ETH_MACDBGR_RFRCS	ETH_MACDBGR_RFRCS256,10102
#define ETH_MACDBGR_RFRCS_IDLE	ETH_MACDBGR_RFRCS_IDLE257,10158
#define ETH_MACDBGR_RFRCS_RDATA	ETH_MACDBGR_RFRCS_RDATA258,10219
#define ETH_MACDBGR_RFRCS_RSTAT	ETH_MACDBGR_RFRCS_RSTAT259,10281
#define ETH_MACDBGR_RFRCS_FLUSH	ETH_MACDBGR_RFRCS_FLUSH260,10343
#define ETH_MACDBGR_RFFL_SHIFT	ETH_MACDBGR_RFFL_SHIFT262,10406
#define ETH_MACDBGR_RFFL	ETH_MACDBGR_RFFL263,10440
#define ETH_MACDBGR_RFFL_EMPTY	ETH_MACDBGR_RFFL_EMPTY264,10494
#define ETH_MACDBGR_RFFL_BELOW	ETH_MACDBGR_RFFL_BELOW265,10554
#define ETH_MACDBGR_RFFL_ABOVE	ETH_MACDBGR_RFFL_ABOVE266,10614
#define ETH_MACDBGR_RFFL_FULL	ETH_MACDBGR_RFFL_FULL267,10674
#define ETH_MACDBGR_MMTEA	ETH_MACDBGR_MMTEA269,10734
#define ETH_MACDBGR_MTFCS_SHIFT	ETH_MACDBGR_MTFCS_SHIFT271,10770
#define ETH_MACDBGR_MTFCS	ETH_MACDBGR_MTFCS272,10806
#define ETH_MACDBGR_MTFCS_IDLE	ETH_MACDBGR_MTFCS_IDLE273,10864
#define ETH_MACDBGR_MTFCS_WAIT	ETH_MACDBGR_MTFCS_WAIT274,10927
#define ETH_MACDBGR_MTFCS_PAUSE	ETH_MACDBGR_MTFCS_PAUSE275,10990
#define ETH_MACDBGR_MTFCS_TRANSFER	ETH_MACDBGR_MTFCS_TRANSFER276,11054
#define ETH_MACDBGR_MTP	ETH_MACDBGR_MTP278,11121
#define ETH_MACDBGR_TFRS_SHIFT	ETH_MACDBGR_TFRS_SHIFT280,11156
#define ETH_MACDBGR_TFRS	ETH_MACDBGR_TFRS281,11191
#define ETH_MACDBGR_TFRS_IDLE	ETH_MACDBGR_TFRS_IDLE282,11245
#define ETH_MACDBGR_TFRS_READ	ETH_MACDBGR_TFRS_READ283,11304
#define ETH_MACDBGR_TFRS_WAIT	ETH_MACDBGR_TFRS_WAIT284,11363
#define ETH_MACDBGR_TFRS_FLUSH	ETH_MACDBGR_TFRS_FLUSH285,11422
#define ETH_MACDBGR_TFWA	ETH_MACDBGR_TFWA287,11483
#define ETH_MACDBGR_TFNE	ETH_MACDBGR_TFNE288,11517
#define ETH_MACDBGR_TFF	ETH_MACDBGR_TFF289,11551
#define ETH_MACSR_PMTS	ETH_MACSR_PMTS295,11807
#define ETH_MACSR_MMCS	ETH_MACSR_MMCS296,11839
#define ETH_MACSR_MMCRS	ETH_MACSR_MMCRS297,11871
#define ETH_MACSR_MMCTS	ETH_MACSR_MMCTS298,11904
#define ETH_MACSR_TSTS	ETH_MACSR_TSTS299,11937
#define ETH_MACIMR_PMTIM	ETH_MACIMR_PMTIM305,12132
#define ETH_MACIMR_TSTIM	ETH_MACIMR_TSTIM306,12165
#define ETH_MACA0HR_MACA0H	ETH_MACA0HR_MACA0H311,12360
#define ETH_MACA0HR_MO	ETH_MACA0HR_MO312,12400
#define ETH_MACAHR_MACAH	ETH_MACAHR_MACAH317,12595
#define ETH_MACAHR_MBC_ALL	ETH_MACAHR_MBC_ALL318,12633
#define ETH_MACAHR_MBC_0	ETH_MACAHR_MBC_0319,12670
#define ETH_MACAHR_MBC_1	ETH_MACAHR_MBC_1320,12704
#define ETH_MACAHR_MBC_2	ETH_MACAHR_MBC_2321,12738
#define ETH_MACAHR_MBC_3	ETH_MACAHR_MBC_3322,12772
#define ETH_MACAHR_MBC_4	ETH_MACAHR_MBC_4323,12806
#define ETH_MACAHR_MBC_5	ETH_MACAHR_MBC_5324,12840
#define ETH_MACAHR_SA	ETH_MACAHR_SA325,12874
#define ETH_MACAHR_AE	ETH_MACAHR_AE326,12906
#define ETH_MMCCR_CR	ETH_MMCCR_CR331,13100
#define ETH_MMCCR_CSR	ETH_MMCCR_CSR332,13130
#define ETH_MMCCR_ROR	ETH_MMCCR_ROR333,13161
#define ETH_MMCCR_MCF	ETH_MMCCR_MCF334,13192
#define ETH_MMCCR_MCP	ETH_MMCCR_MCP335,13223
#define ETH_MMCCR_MCFHP	ETH_MMCCR_MCFHP336,13275
#define ETH_MMCRIR_RFCES	ETH_MMCRIR_RFCES342,13492
#define ETH_MMCRIR_RFAES	ETH_MMCRIR_RFAES343,13525
#define ETH_MMCRIR_RGUFS	ETH_MMCRIR_RGUFS344,13558
#define ETH_MMCTIR_TGFSCS	ETH_MMCTIR_TGFSCS349,13754
#define ETH_MMCTIR_TGFMSCS	ETH_MMCTIR_TGFMSCS350,13789
#define ETH_MMCTIR_TGFS	ETH_MMCTIR_TGFS351,13825
#define ETH_MMCRIMR_RFCEM	ETH_MMCRIMR_RFCEM356,14021
#define ETH_MMCRIMR_RFAEM	ETH_MMCRIMR_RFAEM357,14055
#define ETH_MMCRIMR_RGUFM	ETH_MMCRIMR_RGUFM358,14089
#define ETH_MMCTIMR_TGFSCS	ETH_MMCTIMR_TGFSCS363,14286
#define ETH_MMCTIMR_TGFMSCS	ETH_MMCTIMR_TGFMSCS364,14322
#define ETH_MMCTIMR_TGFS	ETH_MMCTIMR_TGFS365,14359
#define ETH_PTPTSCR_TSE	ETH_PTPTSCR_TSE370,14555
#define ETH_PTPTSCR_TSFCU	ETH_PTPTSCR_TSFCU371,14588
#define ETH_PTPTSCR_TSSTI	ETH_PTPTSCR_TSSTI372,14622
#define ETH_PTPTSCR_TSSTU	ETH_PTPTSCR_TSSTU373,14656
#define ETH_PTPTSCR_TSITE	ETH_PTPTSCR_TSITE374,14690
#define ETH_PTPTSCR_TTSARU	ETH_PTPTSCR_TTSARU375,14724
#define ETH_PTPTSCR_TSSARFE	ETH_PTPTSCR_TSSARFE378,14781
#define ETH_PTPTSCR_TSSSR	ETH_PTPTSCR_TSSSR379,14817
#define ETH_PTPTSCR_TSPTPPSV2E	ETH_PTPTSCR_TSPTPPSV2E380,14851
#define ETH_PTPTSCR_TSSPTPOEFE	ETH_PTPTSCR_TSSPTPOEFE381,14891
#define ETH_PTPTSCR_TSSIPV6FE	ETH_PTPTSCR_TSSIPV6FE382,14931
#define ETH_PTPTSCR_TSSIPV4FE	ETH_PTPTSCR_TSSIPV4FE383,14970
#define ETH_PTPTSCR_TSSEME	ETH_PTPTSCR_TSSEME384,15009
#define ETH_PTPTSCR_TSSMRME	ETH_PTPTSCR_TSSMRME385,15045
#define ETH_PTPTSCR_TSCNT_SHIFT	ETH_PTPTSCR_TSCNT_SHIFT387,15083
#define ETH_PTPTSCR_TSCNT	ETH_PTPTSCR_TSCNT388,15119
#define ETH_PTPTSCR_TSCNT_ORD	ETH_PTPTSCR_TSCNT_ORD389,15177
#define ETH_PTPTSCR_TSCNT_BOUND	ETH_PTPTSCR_TSCNT_BOUND390,15239
#define ETH_PTPTSCR_TSCNT_ETETC	ETH_PTPTSCR_TSCNT_ETETC391,15303
#define ETH_PTPTSCR_TSCNT_PTPTC	ETH_PTPTSCR_TSCNT_PTPTC392,15367
#define ETH_PTPTSCR_TSPFFMAE	ETH_PTPTSCR_TSPFFMAE394,15432
#define ETH_PTPSSIR_STSSI	ETH_PTPSSIR_STSSI400,15633
#define ETH_PTPTSLR_STSS	ETH_PTPTSLR_STSS405,15827
#define ETH_PTPTSLR_STPNS	ETH_PTPTSLR_STPNS406,15864
#define ETH_PTPTSLUR_TSUSS	ETH_PTPTSLUR_TSUSS411,16061
#define ETH_PTPTSLUR_TSUPNS	ETH_PTPTSLUR_TSUPNS412,16100
#define ETH_PTPTSSR_TSSO	ETH_PTPTSSR_TSSO418,16320
#define ETH_PTPTSSR_TSTTR	ETH_PTPTSSR_TSTTR419,16353
#define ETH_PTPPPSCR_PPSFREQ_MASK	ETH_PTPPPSCR_PPSFREQ_MASK426,16571
#define ETH_PTPPPSCR_PPSFREQ_1HZ	ETH_PTPPPSCR_PPSFREQ_1HZ427,16617
#define ETH_PTPPPSCR_PPSFREQ_2HZ	ETH_PTPPPSCR_PPSFREQ_2HZ428,16662
#define ETH_PTPPPSCR_PPSFREQ_4HZ	ETH_PTPPPSCR_PPSFREQ_4HZ429,16707
#define ETH_PTPPPSCR_PPSFREQ_8HZ	ETH_PTPPPSCR_PPSFREQ_8HZ430,16752
#define ETH_PTPPPSCR_PPSFREQ_16HZ	ETH_PTPPPSCR_PPSFREQ_16HZ431,16797
#define ETH_PTPPPSCR_PPSFREQ_32HZ	ETH_PTPPPSCR_PPSFREQ_32HZ432,16843
#define ETH_PTPPPSCR_PPSFREQ_64HZ	ETH_PTPPPSCR_PPSFREQ_64HZ433,16889
#define ETH_PTPPPSCR_PPSFREQ_128HZ	ETH_PTPPPSCR_PPSFREQ_128HZ434,16935
#define ETH_PTPPPSCR_PPSFREQ_256HZ	ETH_PTPPPSCR_PPSFREQ_256HZ435,16982
#define ETH_PTPPPSCR_PPSFREQ_512HZ	ETH_PTPPPSCR_PPSFREQ_512HZ436,17029
#define ETH_PTPPPSCR_PPSFREQ_1024HZ	ETH_PTPPPSCR_PPSFREQ_1024HZ437,17076
#define ETH_PTPPPSCR_PPSFREQ_2048HZ	ETH_PTPPPSCR_PPSFREQ_2048HZ438,17124
#define ETH_PTPPPSCR_PPSFREQ_4096HZ	ETH_PTPPPSCR_PPSFREQ_4096HZ439,17172
#define ETH_PTPPPSCR_PPSFREQ_8192HZ	ETH_PTPPPSCR_PPSFREQ_8192HZ440,17220
#define ETH_PTPPPSCR_PPSFREQ_16384HZ	ETH_PTPPPSCR_PPSFREQ_16384HZ441,17268
#define ETH_PTPPPSCR_PPSFREQ_32768HZ	ETH_PTPPPSCR_PPSFREQ_32768HZ442,17317
#define ETH_DMABMR_SR	ETH_DMABMR_SR448,17529
#define ETH_DMABMR_DA	ETH_DMABMR_DA449,17560
#define ETH_DMABMR_DSL_SHIFT	ETH_DMABMR_DSL_SHIFT451,17592
#define ETH_DMABMR_DSL	ETH_DMABMR_DSL452,17624
#define ETH_DMABMR_EDFE	ETH_DMABMR_EDFE454,17680
#define ETH_DMABMR_PBL_SHIFT	ETH_DMABMR_PBL_SHIFT456,17714
#define ETH_DMABMR_PBL	ETH_DMABMR_PBL457,17746
#define ETH_DMABMR_PM_SHIFT	ETH_DMABMR_PM_SHIFT459,17802
#define ETH_DMABMR_PM	ETH_DMABMR_PM460,17834
#define ETH_DMABMR_PM_1_1	ETH_DMABMR_PM_1_1461,17888
#define ETH_DMABMR_PM_2_1	ETH_DMABMR_PM_2_1462,17942
#define ETH_DMABMR_PM_3_1	ETH_DMABMR_PM_3_1463,17996
#define ETH_DMABMR_PM_4_1	ETH_DMABMR_PM_4_1464,18050
#define ETH_DMABMR_FB	ETH_DMABMR_FB466,18105
#define ETH_DMABMR_RDP_SHIFT	ETH_DMABMR_RDP_SHIFT468,18138
#define ETH_DMABMR_RDP	ETH_DMABMR_RDP469,18171
#define ETH_DMABMR_USP	ETH_DMABMR_USP471,18228
#define ETH_DMABMR_FPM	ETH_DMABMR_FPM472,18261
#define ETH_DMABMR_AAB	ETH_DMABMR_AAB473,18294
#define ETH_DMABMR_MB	ETH_DMABMR_MB474,18327
#define ETH_DMASR_TS	ETH_DMASR_TS479,18542
#define ETH_DMASR_TPSS	ETH_DMASR_TPSS480,18572
#define ETH_DMASR_TBUS	ETH_DMASR_TBUS481,18604
#define ETH_DMASR_TJTS	ETH_DMASR_TJTS482,18636
#define ETH_DMASR_ROS	ETH_DMASR_ROS483,18668
#define ETH_DMASR_TUS	ETH_DMASR_TUS484,18699
#define ETH_DMASR_RS	ETH_DMASR_RS485,18730
#define ETH_DMASR_RBUS	ETH_DMASR_RBUS486,18760
#define ETH_DMASR_RPSS	ETH_DMASR_RPSS487,18792
#define ETH_DMASR_RWTS	ETH_DMASR_RWTS488,18824
#define ETH_DMASR_ETS	ETH_DMASR_ETS489,18856
#define ETH_DMASR_FBES	ETH_DMASR_FBES490,18888
#define ETH_DMASR_ERS	ETH_DMASR_ERS491,18921
#define ETH_DMASR_AIS	ETH_DMASR_AIS492,18953
#define ETH_DMASR_NIS	ETH_DMASR_NIS493,18985
#define ETH_DMASR_RPS_SHIFT	ETH_DMASR_RPS_SHIFT495,19018
#define ETH_DMASR_RPS	ETH_DMASR_RPS496,19050
#define ETH_DMASR_RPS_STOP	ETH_DMASR_RPS_STOP497,19099
#define ETH_DMASR_RPS_FETCH	ETH_DMASR_RPS_FETCH498,19152
#define ETH_DMASR_RPS_WAIT	ETH_DMASR_RPS_WAIT499,19206
#define ETH_DMASR_RPS_SUSPEND	ETH_DMASR_RPS_SUSPEND500,19259
#define ETH_DMASR_RPS_CLOSE	ETH_DMASR_RPS_CLOSE501,19315
#define ETH_DMASR_RPS_TRANSFER	ETH_DMASR_RPS_TRANSFER502,19369
#define ETH_DMASR_TPS_SHIFT	ETH_DMASR_TPS_SHIFT504,19427
#define ETH_DMASR_TPS	ETH_DMASR_TPS505,19459
#define ETH_DMASR_TPS_STOP	ETH_DMASR_TPS_STOP506,19508
#define ETH_DMASR_TPS_FETCH	ETH_DMASR_TPS_FETCH507,19561
#define ETH_DMASR_TPS_WAIT	ETH_DMASR_TPS_WAIT508,19615
#define ETH_DMASR_TPS_TRANSFER	ETH_DMASR_TPS_TRANSFER509,19668
#define ETH_DMASR_TPS_SUSPEND	ETH_DMASR_TPS_SUSPEND510,19725
#define ETH_DMASR_TPS_CLOSE	ETH_DMASR_TPS_CLOSE511,19781
#define ETH_DMASR_EBS_SHIFT	ETH_DMASR_EBS_SHIFT513,19836
#define ETH_DMASR_EBS	ETH_DMASR_EBS514,19868
#define ETH_DMASR_MMCS	ETH_DMASR_MMCS516,19918
#define ETH_DMASR_PMTS	ETH_DMASR_PMTS517,19951
#define ETH_DMASR_TSTS	ETH_DMASR_TSTS518,19984
#define ETH_DMAOMR_SR	ETH_DMAOMR_SR523,20179
#define ETH_DMAOMR_OSF	ETH_DMAOMR_OSF524,20210
#define ETH_DMAOMR_RTC_SHIFT	ETH_DMAOMR_RTC_SHIFT526,20243
#define ETH_DMAOMR_RTC	ETH_DMAOMR_RTC527,20275
#define ETH_DMAOMR_RTC_64	ETH_DMAOMR_RTC_64528,20328
#define ETH_DMAOMR_RTC_32	ETH_DMAOMR_RTC_32529,20383
#define ETH_DMAOMR_RTC_96	ETH_DMAOMR_RTC_96530,20438
#define ETH_DMAOMR_RTC_128	ETH_DMAOMR_RTC_128531,20493
#define ETH_DMAOMR_FUGF	ETH_DMAOMR_FUGF533,20550
#define ETH_DMAOMR_FEF	ETH_DMAOMR_FEF534,20583
#define ETH_DMAOMR_ST	ETH_DMAOMR_ST535,20615
#define ETH_DMAOMR_TTC_SHIFT	ETH_DMAOMR_TTC_SHIFT537,20648
#define ETH_DMAOMR_TTC	ETH_DMAOMR_TTC538,20681
#define ETH_DMAOMR_TTC_64	ETH_DMAOMR_TTC_64539,20737
#define ETH_DMAOMR_TTC_128	ETH_DMAOMR_TTC_128540,20792
#define ETH_DMAOMR_TTC_192	ETH_DMAOMR_TTC_192541,20848
#define ETH_DMAOMR_TTC_256	ETH_DMAOMR_TTC_256542,20904
#define ETH_DMAOMR_TTC_40	ETH_DMAOMR_TTC_40543,20960
#define ETH_DMAOMR_TTC_32	ETH_DMAOMR_TTC_32544,21015
#define ETH_DMAOMR_TTC_24	ETH_DMAOMR_TTC_24545,21070
#define ETH_DMAOMR_TTC_16	ETH_DMAOMR_TTC_16546,21125
#define ETH_DMAOMR_FTF	ETH_DMAOMR_FTF548,21181
#define ETH_DMAOMR_TSF	ETH_DMAOMR_TSF549,21214
#define ETH_DMAOMR_DFRF	ETH_DMAOMR_DFRF550,21247
#define ETH_DMAOMR_RSF	ETH_DMAOMR_RSF551,21281
#define ETH_DMAOMR_DTCEFD	ETH_DMAOMR_DTCEFD552,21314
#define ETH_DMAIER_TIE	ETH_DMAIER_TIE557,21513
#define ETH_DMAIER_TPSIE	ETH_DMAIER_TPSIE558,21545
#define ETH_DMAIER_TBUIE	ETH_DMAIER_TBUIE559,21578
#define ETH_DMAIER_TJTIE	ETH_DMAIER_TJTIE560,21611
#define ETH_DMAIER_ROIE	ETH_DMAIER_ROIE561,21644
#define ETH_DMAIER_TUIE	ETH_DMAIER_TUIE562,21677
#define ETH_DMAIER_RIE	ETH_DMAIER_RIE563,21710
#define ETH_DMAIER_RBUIE	ETH_DMAIER_RBUIE564,21742
#define ETH_DMAIER_RPSIE	ETH_DMAIER_RPSIE565,21775
#define ETH_DMAIER_RWTIE	ETH_DMAIER_RWTIE566,21808
#define ETH_DMAIER_ETIE	ETH_DMAIER_ETIE567,21841
#define ETH_DMAIER_FBEIE	ETH_DMAIER_FBEIE568,21875
#define ETH_DMAIER_ERIE	ETH_DMAIER_ERIE569,21909
#define ETH_DMAIER_AISE	ETH_DMAIER_AISE570,21943
#define ETH_DMAIER_NISE	ETH_DMAIER_NISE571,21977
#define ETH_DMAMFBOCR_MFC_SHIFT	ETH_DMAMFBOCR_MFC_SHIFT576,22173
#define ETH_DMAMFBOCR_MFC	ETH_DMAMFBOCR_MFC577,22208
#define ETH_DMAMFBOCR_OMFC	ETH_DMAMFBOCR_OMFC578,22271
#define ETH_DMAMFBOCR_MFA	ETH_DMAMFBOCR_MFA579,22307
#define ETH_DMAMFBOCR_OFOC	ETH_DMAMFBOCR_OFOC580,22369
#define ETH_DMARSWTR_RSWTC	ETH_DMARSWTR_RSWTC586,22588
#define ETH_DES_STD_SIZE	ETH_DES_STD_SIZE593,22887
#define ETH_DES_EXT_SIZE	ETH_DES_EXT_SIZE594,22916
#define ETH_TDES0_DB	ETH_TDES0_DB598,23106
#define ETH_TDES0_UF	ETH_TDES0_UF599,23136
#define ETH_TDES0_ED	ETH_TDES0_ED600,23166
#define ETH_TDES0_CC_SHIFT	ETH_TDES0_CC_SHIFT602,23197
#define ETH_TDES0_CC	ETH_TDES0_CC603,23227
#define ETH_TDES0_VF	ETH_TDES0_VF605,23280
#define ETH_TDES0_EC	ETH_TDES0_EC606,23310
#define ETH_TDES0_LCO	ETH_TDES0_LCO607,23340
#define ETH_TDES0_NC	ETH_TDES0_NC608,23371
#define ETH_TDES0_LCA	ETH_TDES0_LCA609,23402
#define ETH_TDES0_IPE	ETH_TDES0_IPE610,23434
#define ETH_TDES0_FF	ETH_TDES0_FF611,23466
#define ETH_TDES0_JT	ETH_TDES0_JT612,23497
#define ETH_TDES0_ES	ETH_TDES0_ES613,23528
#define ETH_TDES0_IHE	ETH_TDES0_IHE614,23559
#define ETH_TDES0_TTSS	ETH_TDES0_TTSS615,23591
#define ETH_TDES0_TCH	ETH_TDES0_TCH616,23624
#define ETH_TDES0_TER	ETH_TDES0_TER617,23656
#define ETH_TDES0_CIC_SHIFT	ETH_TDES0_CIC_SHIFT619,23689
#define ETH_TDES0_CIC	ETH_TDES0_CIC620,23721
#define ETH_TDES0_CIC_DISABLED	ETH_TDES0_CIC_DISABLED621,23770
#define ETH_TDES0_CIC_IP	ETH_TDES0_CIC_IP622,23827
#define ETH_TDES0_CIC_IPPL	ETH_TDES0_CIC_IPPL623,23878
#define ETH_TDES0_CIC_IPPLPH	ETH_TDES0_CIC_IPPLPH624,23931
#define ETH_TDES0_TTSE	ETH_TDES0_TTSE626,23987
#define ETH_TDES0_DP	ETH_TDES0_DP627,24020
#define ETH_TDES0_DC	ETH_TDES0_DC628,24051
#define ETH_TDES0_FS	ETH_TDES0_FS629,24082
#define ETH_TDES0_LS	ETH_TDES0_LS630,24113
#define ETH_TDES0_IC	ETH_TDES0_IC631,24144
#define ETH_TDES0_OWN	ETH_TDES0_OWN632,24175
#define ETH_TDES1_TBS1_SHIFT	ETH_TDES1_TBS1_SHIFT637,24369
#define ETH_TDES1_TBS1	ETH_TDES1_TBS1638,24401
#define ETH_TDES1_TBS2_SHIFT	ETH_TDES1_TBS2_SHIFT640,24458
#define ETH_TDES1_TBS2	ETH_TDES1_TBS2641,24491
#define ETH_RDES0_PCE	ETH_RDES0_PCE651,24974
#define ETH_RDES0_ESA	ETH_RDES0_ESA652,25005
#define ETH_RDES0_CE	ETH_RDES0_CE653,25036
#define ETH_RDES0_DE	ETH_RDES0_DE654,25066
#define ETH_RDES0_RE	ETH_RDES0_RE655,25096
#define ETH_RDES0_RWT	ETH_RDES0_RWT656,25126
#define ETH_RDES0_FT	ETH_RDES0_FT657,25157
#define ETH_RDES0_LCO	ETH_RDES0_LCO658,25187
#define ETH_RDES0_IPHCE	ETH_RDES0_IPHCE659,25218
#define ETH_RDES0_TSV	ETH_RDES0_TSV660,25251
#define ETH_RDES0_LS	ETH_RDES0_LS661,25282
#define ETH_RDES0_FS	ETH_RDES0_FS662,25312
#define ETH_RDES0_VLAN	ETH_RDES0_VLAN663,25342
#define ETH_RDES0_OE	ETH_RDES0_OE664,25375
#define ETH_RDES0_LE	ETH_RDES0_LE665,25406
#define ETH_RDES0_SAF	ETH_RDES0_SAF666,25437
#define ETH_RDES0_DCE	ETH_RDES0_DCE667,25469
#define ETH_RDES0_ES	ETH_RDES0_ES668,25501
#define ETH_RDES0_FL_SHIFT	ETH_RDES0_FL_SHIFT670,25533
#define ETH_RDES0_FL	ETH_RDES0_FL671,25564
#define ETH_RDES0_AFM	ETH_RDES0_AFM673,25617
#define ETH_RDES0_OWN	ETH_RDES0_OWN674,25649
#define ETH_RDES1_RBS1_SHIFT	ETH_RDES1_RBS1_SHIFT679,25843
#define ETH_RDES1_RBS1	ETH_RDES1_RBS1680,25875
#define ETH_RDES1_RCH	ETH_RDES1_RCH682,25932
#define ETH_RDES1_RER	ETH_RDES1_RER683,25964
#define ETH_RDES1_RBS2_SHIFT	ETH_RDES1_RBS2_SHIFT685,25997
#define ETH_RDES1_RBS2	ETH_RDES1_RBS2686,26030
#define ETH_RDES1_DIC	ETH_RDES1_DIC688,26087
#define ETH_RDES4_IPPT_SHIFT	ETH_RDES4_IPPT_SHIFT693,26281
#define ETH_RDES4_IPPT	ETH_RDES4_IPPT694,26313
#define ETH_RDES4_IPPT_UNKNOWN	ETH_RDES4_IPPT_UNKNOWN695,26364
#define ETH_RDES4_IPPT_UDP	ETH_RDES4_IPPT_UDP696,26422
#define ETH_RDES4_IPPT_TCP	ETH_RDES4_IPPT_TCP697,26476
#define ETH_RDES4_IPPT_ICMP	ETH_RDES4_IPPT_ICMP698,26530
#define ETH_RDES4_IPHE	ETH_RDES4_IPHE700,26586
#define ETH_RDES4_IPPE	ETH_RDES4_IPPE701,26618
#define ETH_RDES4_IPCB	ETH_RDES4_IPCB702,26650
#define ETH_RDES4_IPV4PR	ETH_RDES4_IPV4PR703,26682
#define ETH_RDES4_IPV6PR	ETH_RDES4_IPV6PR704,26715
#define ETH_RDES4_PMT_SHIFT	ETH_RDES4_PMT_SHIFT706,26749
#define ETH_RDES4_PMT	ETH_RDES4_PMT707,26780
#define ETH_RDES4_PMT_NO	ETH_RDES4_PMT_NO708,26832
#define ETH_RDES4_PMT_SYNC	ETH_RDES4_PMT_SYNC709,26886
#define ETH_RDES4_PMT_FOLLOW	ETH_RDES4_PMT_FOLLOW710,26942
#define ETH_RDES4_PMT_DLYRQ	ETH_RDES4_PMT_DLYRQ711,27000
#define ETH_RDES4_PMT_DLYRSP	ETH_RDES4_PMT_DLYRSP712,27057
#define ETH_RDES4_PMT_PDLYRQ	ETH_RDES4_PMT_PDLYRQ713,27115
#define ETH_RDES4_PMT_PDLYRSP	ETH_RDES4_PMT_PDLYRSP714,27173
#define ETH_RDES4_PMT_PDLYRSPFUP	ETH_RDES4_PMT_PDLYRSPFUP715,27232
#define ETH_RDES4_PFT	ETH_RDES4_PFT717,27294
#define ETH_RDES4_PV	ETH_RDES4_PV718,27326
enum eth_clk {eth_clk724,27599
	ETH_CLK_025_035MHZ = ETH_MACMIIAR_CR_HCLK_DIV_16,ETH_CLK_025_035MHZ725,27614
	ETH_CLK_035_060MHZ = ETH_MACMIIAR_CR_HCLK_DIV_26,ETH_CLK_035_060MHZ726,27665
	ETH_CLK_060_100MHZ = ETH_MACMIIAR_CR_HCLK_DIV_42,ETH_CLK_060_100MHZ727,27716
	ETH_CLK_100_150MHZ = ETH_MACMIIAR_CR_HCLK_DIV_62,ETH_CLK_100_150MHZ728,27767
	ETH_CLK_150_168MHZ = ETH_MACMIIAR_CR_HCLK_DIV_102,ETH_CLK_150_168MHZ729,27818

../../../../libopencm3/include/libopencm3/ethernet/phy.h,1547
#define LIBOPENCM3_PHY_HLIBOPENCM3_PHY_H34,1136
#define PHY_REG_BCR	PHY_REG_BCR44,1434
#define PHY_REG_BSR	PHY_REG_BSR45,1461
#define PHY_REG_ID1	PHY_REG_ID146,1488
#define PHY_REG_ID2	PHY_REG_ID247,1515
#define PHY_REG_ANTX	PHY_REG_ANTX48,1542
#define PHY_REG_ANRX	PHY_REG_ANRX49,1570
#define PHY_REG_ANEXP	PHY_REG_ANEXP50,1598
#define PHY_REG_ANNPTX	PHY_REG_ANNPTX51,1627
#define PHY_REG_ANNPRX	PHY_REG_ANNPRX52,1657
#define PHY_REG_BCR_COLTEST	PHY_REG_BCR_COLTEST58,1929
#define PHY_REG_BCR_FD	PHY_REG_BCR_FD59,1967
#define PHY_REG_BCR_ANRST	PHY_REG_BCR_ANRST60,2001
#define PHY_REG_BCR_ISOLATE	PHY_REG_BCR_ISOLATE61,2037
#define PHY_REG_BCR_POWERDN	PHY_REG_BCR_POWERDN62,2076
#define PHY_REG_BCR_AN	PHY_REG_BCR_AN63,2115
#define PHY_REG_BCR_100M	PHY_REG_BCR_100M64,2150
#define PHY_REG_BCR_LOOPBACK	PHY_REG_BCR_LOOPBACK65,2186
#define PHY_REG_BCR_RESET	PHY_REG_BCR_RESET66,2226
#define PHY_REG_BSR_JABBER	PHY_REG_BSR_JABBER68,2264
#define PHY_REG_BSR_UP	PHY_REG_BSR_UP69,2301
#define PHY_REG_BSR_FAULT	PHY_REG_BSR_FAULT70,2335
#define PHY_REG_BSR_ANDONE	PHY_REG_BSR_ANDONE71,2371
#define PHY0 PHY079,2652
#define PHY1 PHY180,2667
enum phy_status {phy_status82,2683
	LINK_DOWN,LINK_DOWN83,2701
	LINK_HD_10M,LINK_HD_10M84,2713
	LINK_HD_100M,LINK_HD_100M85,2727
	LINK_HD_1000M,LINK_HD_1000M86,2742
	LINK_HD_10000M,LINK_HD_10000M87,2758
	LINK_FD_10M,LINK_FD_10M88,2775
	LINK_FD_100M,LINK_FD_100M89,2789
	LINK_FD_1000M,LINK_FD_1000M90,2804
	LINK_FD_10000M,LINK_FD_10000M91,2820

../../../../libopencm3/include/libopencm3/lm3s/systemcontrol.h,1974
#define LM3S_SYSTEMCONTROL_HLM3S_SYSTEMCONTROL_H37,1136
#define SYSTEMCONTROL_DID0	SYSTEMCONTROL_DID043,1211
#define SYSTEMCONTROL_DID1	SYSTEMCONTROL_DID144,1274
#define SYSTEMCONTROL_DC0	SYSTEMCONTROL_DC045,1337
#define SYSTEMCONTROL_DC1	SYSTEMCONTROL_DC146,1399
#define SYSTEMCONTROL_DC2	SYSTEMCONTROL_DC247,1461
#define SYSTEMCONTROL_DC3	SYSTEMCONTROL_DC348,1523
#define SYSTEMCONTROL_DC4	SYSTEMCONTROL_DC449,1585
#define SYSTEMCONTROL_DC5	SYSTEMCONTROL_DC550,1647
#define SYSTEMCONTROL_DC6	SYSTEMCONTROL_DC651,1709
#define SYSTEMCONTROL_DC7	SYSTEMCONTROL_DC752,1771
#define SYSTEMCONTROL_PBORCTL	SYSTEMCONTROL_PBORCTL53,1833
#define SYSTEMCONTROL_LDORCTL	SYSTEMCONTROL_LDORCTL54,1899
#define SYSTEMCONTROL_SRCR0	SYSTEMCONTROL_SRCR055,1965
#define SYSTEMCONTROL_SRCR1	SYSTEMCONTROL_SRCR156,2029
#define SYSTEMCONTROL_SRCR2	SYSTEMCONTROL_SRCR257,2093
#define SYSTEMCONTROL_RIS	SYSTEMCONTROL_RIS58,2157
#define SYSTEMCONTROL_IMC	SYSTEMCONTROL_IMC59,2219
#define SYSTEMCONTROL_MISC	SYSTEMCONTROL_MISC60,2281
#define SYSTEMCONTROL_RESC	SYSTEMCONTROL_RESC61,2344
#define SYSTEMCONTROL_RCC	SYSTEMCONTROL_RCC62,2407
#define SYSTEMCONTROL_PLLCFG	SYSTEMCONTROL_PLLCFG63,2469
#define SYSTEMCONTROL_GPIOHBCTL	SYSTEMCONTROL_GPIOHBCTL64,2534
#define SYSTEMCONTROL_RCC2	SYSTEMCONTROL_RCC265,2602
#define SYSTEMCONTROL_MOSCCTL	SYSTEMCONTROL_MOSCCTL66,2665
#define SYSTEMCONTROL_RCGC0	SYSTEMCONTROL_RCGC067,2731
#define SYSTEMCONTROL_RCGC1	SYSTEMCONTROL_RCGC168,2795
#define SYSTEMCONTROL_RCGC2	SYSTEMCONTROL_RCGC269,2859
#define SYSTEMCONTROL_SCGC0	SYSTEMCONTROL_SCGC070,2923
#define SYSTEMCONTROL_SCGC1	SYSTEMCONTROL_SCGC171,2987
#define SYSTEMCONTROL_SCGC2	SYSTEMCONTROL_SCGC272,3051
#define SYSTEMCONTROL_DCGC0	SYSTEMCONTROL_DCGC073,3115
#define SYSTEMCONTROL_DCGC1	SYSTEMCONTROL_DCGC174,3179
#define SYSTEMCONTROL_DCGC2	SYSTEMCONTROL_DCGC275,3243
#define SYSTEMCONTROL_DSLPCLKCFG	SYSTEMCONTROL_DSLPCLKCFG76,3307

../../../../libopencm3/include/libopencm3/lm3s/memorymap.h,790
#define LM3S_MEMORYMAP_HLM3S_MEMORYMAP_H21,819
#define GPIOA_APB_BASE	GPIOA_APB_BASE27,959
#define GPIOB_APB_BASE	GPIOB_APB_BASE28,998
#define GPIOC_APB_BASE	GPIOC_APB_BASE29,1037
#define GPIOD_APB_BASE	GPIOD_APB_BASE30,1076
#define GPIOE_APB_BASE	GPIOE_APB_BASE31,1115
#define GPIOF_APB_BASE	GPIOF_APB_BASE32,1154
#define GPIOG_APB_BASE	GPIOG_APB_BASE33,1193
#define GPIOH_APB_BASE	GPIOH_APB_BASE34,1232
#define GPIOA_BASE	GPIOA_BASE36,1272
#define GPIOB_BASE	GPIOB_BASE37,1307
#define GPIOC_BASE	GPIOC_BASE38,1342
#define GPIOD_BASE	GPIOD_BASE39,1377
#define GPIOE_BASE	GPIOE_BASE40,1412
#define GPIOF_BASE	GPIOF_BASE41,1447
#define GPIOG_BASE	GPIOG_BASE42,1482
#define GPIOH_BASE	GPIOH_BASE43,1517
#define SYSTEMCONTROL_BASE	SYSTEMCONTROL_BASE45,1553

../../../../libopencm3/include/libopencm3/lm3s/nvic.h,5523
#define LIBOPENCM3_LM3S_NVIC_HLIBOPENCM3_LM3S_NVIC_H7,172
#define NVIC_GPIOA_IRQ NVIC_GPIOA_IRQ16,347
#define NVIC_GPIOB_IRQ NVIC_GPIOB_IRQ17,372
#define NVIC_GPIOC_IRQ NVIC_GPIOC_IRQ18,397
#define NVIC_GPIOD_IRQ NVIC_GPIOD_IRQ19,422
#define NVIC_GPIOE_IRQ NVIC_GPIOE_IRQ20,447
#define NVIC_UART0_IRQ NVIC_UART0_IRQ21,472
#define NVIC_UART1_IRQ NVIC_UART1_IRQ22,497
#define NVIC_SSI0_IRQ NVIC_SSI0_IRQ23,522
#define NVIC_I2C0_IRQ NVIC_I2C0_IRQ24,546
#define NVIC_PWM0_FAULT_IRQ NVIC_PWM0_FAULT_IRQ25,570
#define NVIC_PWM0_0_IRQ NVIC_PWM0_0_IRQ26,600
#define NVIC_PWM0_1_IRQ NVIC_PWM0_1_IRQ27,627
#define NVIC_PWM0_2_IRQ NVIC_PWM0_2_IRQ28,654
#define NVIC_QEI0_IRQ NVIC_QEI0_IRQ29,681
#define NVIC_ADC0SS0_IRQ NVIC_ADC0SS0_IRQ30,706
#define NVIC_ADC0SS1_IRQ NVIC_ADC0SS1_IRQ31,734
#define NVIC_ADC0SS2_IRQ NVIC_ADC0SS2_IRQ32,762
#define NVIC_ADC0SS3_IRQ NVIC_ADC0SS3_IRQ33,790
#define NVIC_WATCHDOG_IRQ NVIC_WATCHDOG_IRQ34,818
#define NVIC_TIMER0A_IRQ NVIC_TIMER0A_IRQ35,847
#define NVIC_TIMER0B_IRQ NVIC_TIMER0B_IRQ36,875
#define NVIC_TIMER1A_IRQ NVIC_TIMER1A_IRQ37,903
#define NVIC_TIMER1B_IRQ NVIC_TIMER1B_IRQ38,931
#define NVIC_TIMER2A_IRQ NVIC_TIMER2A_IRQ39,959
#define NVIC_TIMER2B_IRQ NVIC_TIMER2B_IRQ40,987
#define NVIC_COMP0_IRQ NVIC_COMP0_IRQ41,1015
#define NVIC_COMP1_IRQ NVIC_COMP1_IRQ42,1041
#define NVIC_COMP2_IRQ NVIC_COMP2_IRQ43,1067
#define NVIC_SYSCTL_IRQ NVIC_SYSCTL_IRQ44,1093
#define NVIC_FLASH_IRQ NVIC_FLASH_IRQ45,1120
#define NVIC_GPIOF_IRQ NVIC_GPIOF_IRQ46,1146
#define NVIC_GPIOG_IRQ NVIC_GPIOG_IRQ47,1172
#define NVIC_GPIOH_IRQ NVIC_GPIOH_IRQ48,1198
#define NVIC_UART2_IRQ NVIC_UART2_IRQ49,1224
#define NVIC_SSI1_IRQ NVIC_SSI1_IRQ50,1250
#define NVIC_TIMER3A_IRQ NVIC_TIMER3A_IRQ51,1275
#define NVIC_TIMER3B_IRQ NVIC_TIMER3B_IRQ52,1303
#define NVIC_I2C1_IRQ NVIC_I2C1_IRQ53,1331
#define NVIC_QEI1_IRQ NVIC_QEI1_IRQ54,1356
#define NVIC_CAN0_IRQ NVIC_CAN0_IRQ55,1381
#define NVIC_CAN1_IRQ NVIC_CAN1_IRQ56,1406
#define NVIC_CAN2_IRQ NVIC_CAN2_IRQ57,1431
#define NVIC_ETH_IRQ NVIC_ETH_IRQ58,1456
#define NVIC_HIBERNATE_IRQ NVIC_HIBERNATE_IRQ59,1480
#define NVIC_USB0_IRQ NVIC_USB0_IRQ60,1510
#define NVIC_PWM0_3_IRQ NVIC_PWM0_3_IRQ61,1535
#define NVIC_UDMA_IRQ NVIC_UDMA_IRQ62,1562
#define NVIC_UDMAERR_IRQ NVIC_UDMAERR_IRQ63,1587
#define NVIC_ADC1SS0_IRQ NVIC_ADC1SS0_IRQ64,1615
#define NVIC_ADC1SS1_IRQ NVIC_ADC1SS1_IRQ65,1643
#define NVIC_ADC1SS2_IRQ NVIC_ADC1SS2_IRQ66,1671
#define NVIC_ADC1SS3_IRQ NVIC_ADC1SS3_IRQ67,1699
#define NVIC_I2S0_IRQ NVIC_I2S0_IRQ68,1727
#define NVIC_EPI0_IRQ NVIC_EPI0_IRQ69,1752
#define NVIC_GPIOJ_IRQ NVIC_GPIOJ_IRQ70,1777
#define NVIC_GPIOK_IRQ NVIC_GPIOK_IRQ71,1803
#define NVIC_GPIOL_IRQ NVIC_GPIOL_IRQ72,1829
#define NVIC_SSI2_IRQ NVIC_SSI2_IRQ73,1855
#define NVIC_SSI3_IRQ NVIC_SSI3_IRQ74,1880
#define NVIC_UART3_IRQ NVIC_UART3_IRQ75,1905
#define NVIC_UART4_IRQ NVIC_UART4_IRQ76,1931
#define NVIC_UART5_IRQ NVIC_UART5_IRQ77,1957
#define NVIC_UART6_IRQ NVIC_UART6_IRQ78,1983
#define NVIC_UART7_IRQ NVIC_UART7_IRQ79,2009
#define NVIC_I2C2_IRQ NVIC_I2C2_IRQ80,2035
#define NVIC_I2C3_IRQ NVIC_I2C3_IRQ81,2060
#define NVIC_TIMER4A_IRQ NVIC_TIMER4A_IRQ82,2085
#define NVIC_TIMER4B_IRQ NVIC_TIMER4B_IRQ83,2113
#define NVIC_TIMER5A_IRQ NVIC_TIMER5A_IRQ84,2141
#define NVIC_TIMER5B_IRQ NVIC_TIMER5B_IRQ85,2169
#define NVIC_WTIMER0A_IRQ NVIC_WTIMER0A_IRQ86,2197
#define NVIC_WTIMER0B_IRQ NVIC_WTIMER0B_IRQ87,2226
#define NVIC_WTIMER1A_IRQ NVIC_WTIMER1A_IRQ88,2255
#define NVIC_WTIMER1B_IRQ NVIC_WTIMER1B_IRQ89,2284
#define NVIC_WTIMER2A_IRQ NVIC_WTIMER2A_IRQ90,2313
#define NVIC_WTIMER2B_IRQ NVIC_WTIMER2B_IRQ91,2342
#define NVIC_WTIMER3A_IRQ NVIC_WTIMER3A_IRQ92,2371
#define NVIC_WTIMER3B_IRQ NVIC_WTIMER3B_IRQ93,2401
#define NVIC_WTIMER4A_IRQ NVIC_WTIMER4A_IRQ94,2431
#define NVIC_WTIMER4B_IRQ NVIC_WTIMER4B_IRQ95,2461
#define NVIC_WTIMER5A_IRQ NVIC_WTIMER5A_IRQ96,2491
#define NVIC_WTIMER5B_IRQ NVIC_WTIMER5B_IRQ97,2521
#define NVIC_SYSEXC_IRQ NVIC_SYSEXC_IRQ98,2551
#define NVIC_PECI0_IRQ NVIC_PECI0_IRQ99,2579
#define NVIC_LPC0_IRQ NVIC_LPC0_IRQ100,2606
#define NVIC_I2C4_IRQ NVIC_I2C4_IRQ101,2632
#define NVIC_I2C5_IRQ NVIC_I2C5_IRQ102,2658
#define NVIC_GPIOM_IRQ NVIC_GPIOM_IRQ103,2684
#define NVIC_GPION_IRQ NVIC_GPION_IRQ104,2711
#define NVIC_FAN0_IRQ NVIC_FAN0_IRQ105,2738
#define NVIC_GPIOP0_IRQ NVIC_GPIOP0_IRQ106,2764
#define NVIC_GPIOP1_IRQ NVIC_GPIOP1_IRQ107,2792
#define NVIC_GPIOP2_IRQ NVIC_GPIOP2_IRQ108,2820
#define NVIC_GPIOP3_IRQ NVIC_GPIOP3_IRQ109,2848
#define NVIC_GPIOP4_IRQ NVIC_GPIOP4_IRQ110,2876
#define NVIC_GPIOP5_IRQ NVIC_GPIOP5_IRQ111,2904
#define NVIC_GPIOP6_IRQ NVIC_GPIOP6_IRQ112,2932
#define NVIC_GPIOP7_IRQ NVIC_GPIOP7_IRQ113,2960
#define NVIC_GPIOQ0_IRQ NVIC_GPIOQ0_IRQ114,2988
#define NVIC_GPIOQ1_IRQ NVIC_GPIOQ1_IRQ115,3016
#define NVIC_GPIOQ2_IRQ NVIC_GPIOQ2_IRQ116,3044
#define NVIC_GPIOQ3_IRQ NVIC_GPIOQ3_IRQ117,3072
#define NVIC_GPIOQ4_IRQ NVIC_GPIOQ4_IRQ118,3100
#define NVIC_GPIOQ5_IRQ NVIC_GPIOQ5_IRQ119,3128
#define NVIC_GPIOQ6_IRQ NVIC_GPIOQ6_IRQ120,3156
#define NVIC_GPIOQ7_IRQ NVIC_GPIOQ7_IRQ121,3184
#define NVIC_PWM1_0_IRQ NVIC_PWM1_0_IRQ122,3212
#define NVIC_PWM1_1_IRQ NVIC_PWM1_1_IRQ123,3240
#define NVIC_PWM1_2_IRQ NVIC_PWM1_2_IRQ124,3268
#define NVIC_PWM1_3_IRQ NVIC_PWM1_3_IRQ125,3296
#define NVIC_PWM1_FAULT_IRQ NVIC_PWM1_FAULT_IRQ126,3324
#define NVIC_IRQ_COUNT NVIC_IRQ_COUNT128,3357

../../../../libopencm3/include/libopencm3/lm3s/rcc.h,1412
#define LIBOPENCM3_RCC_HLIBOPENCM3_RCC_H37,1169
#define RCC_RIS RCC_RIS42,1311
#define RCC_CR RCC_CR43,1358
#define RCC2_CR RCC2_CR44,1405
#define RCC_SYSDIV_MASK RCC_SYSDIV_MASK47,1469
#define RCC_SYSDIV_12_5MHZ RCC_SYSDIV_12_5MHZ48,1511
#define RCC_SYSDIV_50MHZ RCC_SYSDIV_50MHZ49,1553
#define RCC_USESYSDIV RCC_USESYSDIV51,1596
#define RCC_USEPWMDIV RCC_USEPWMDIV52,1628
#define RCC_PWMDIV_MASK RCC_PWMDIV_MASK54,1661
#define RCC_PWMDIV_64 RCC_PWMDIV_6455,1698
#define RCC_OFF RCC_OFF57,1736
#define RCC_BYPASS RCC_BYPASS58,1768
#define RCC_XTAL_MASK RCC_XTAL_MASK60,1801
#define RCC_XTAL_6MHZ_RESET RCC_XTAL_6MHZ_RESET62,1906
#define RCC_XTAL_8MHZ_400MHZ RCC_XTAL_8MHZ_400MHZ63,1950
#define RCC_OSCRC_MASK RCC_OSCRC_MASK66,1996
#define RCC_OSCRC_MOSC RCC_OSCRC_MOSC67,2033
#define RCC_OSCRC_IOSC RCC_OSCRC_IOSC68,2070
#define RCC_OSCRC_IOSC_Q RCC_OSCRC_IOSC_Q69,2107
#define RCC_OSCRC_30KHZ RCC_OSCRC_30KHZ70,2144
#define RCC_IOSCDIS RCC_IOSCDIS72,2182
#define RCC_MOSCDIS RCC_MOSCDIS73,2213
#define RCC2_USERRCC2 RCC2_USERRCC276,2261
#define RCC2_SYSDIV2_MASK	RCC2_SYSDIV2_MASK77,2299
#define RCC2_SYSDIV2_SHIFT	RCC2_SYSDIV2_SHIFT78,2330
#define RCC2_OFF RCC2_OFF80,2361
#define RCC2_BYPASS RCC2_BYPASS81,2394
#define RIS_PLLLRIS RIS_PLLLRIS84,2442
#define RCC_RESET_VALUE RCC_RESET_VALUE94,2622
#define RCC2_RESET_VALUE RCC2_RESET_VALUE99,2718

../../../../libopencm3/include/libopencm3/lm3s/doc-lm3s.h,0

../../../../libopencm3/include/libopencm3/lm3s/gpio.h,1251
#define LM3S_GPIO_HLM3S_GPIO_H36,1136
#define GPIOA	GPIOA46,1371
#define GPIOB	GPIOB47,1403
#define GPIOC	GPIOC48,1435
#define GPIOD	GPIOD49,1467
#define GPIOE	GPIOE50,1499
#define GPIOF	GPIOF51,1531
#define GPIOG	GPIOG52,1563
#define GPIOH	GPIOH53,1595
#define GPIO0	GPIO056,1676
#define GPIO1	GPIO157,1702
#define GPIO2	GPIO258,1728
#define GPIO3	GPIO359,1754
#define GPIO4	GPIO460,1780
#define GPIO5	GPIO561,1806
#define GPIO6	GPIO662,1832
#define GPIO7	GPIO763,1858
#define GPIO_DATA(GPIO_DATA67,1966
#define GPIO_DIR(GPIO_DIR68,2018
#define GPIO_IS(GPIO_IS69,2066
#define GPIO_IBE(GPIO_IBE70,2113
#define GPIO_IEV(GPIO_IEV71,2161
#define GPIO_IM(GPIO_IM72,2209
#define GPIO_RIS(GPIO_RIS73,2256
#define GPIO_MIS(GPIO_MIS74,2304
#define GPIO_ICR(GPIO_ICR75,2352
#define GPIO_AFSEL(GPIO_AFSEL76,2400
#define GPIO_DR2R(GPIO_DR2R77,2449
#define GPIO_DR4R(GPIO_DR4R78,2498
#define GPIO_DR8R(GPIO_DR8R79,2547
#define GPIO_ODR(GPIO_ODR80,2596
#define GPIO_PUR(GPIO_PUR81,2644
#define GPIO_PDR(GPIO_PDR82,2692
#define GPIO_SLR(GPIO_SLR83,2740
#define GPIO_DEN(GPIO_DEN84,2788
#define GPIO_LOCK(GPIO_LOCK85,2836
#define GPIO_CR(GPIO_CR86,2885
#define GPIO_AMSEL(GPIO_AMSEL87,2932

../../../../libopencm3/include/libopencm3/lm3s/irq.json,4767
        "Although this says LM3S, the interrupt table applies to the",03,20
        "LM4F as well Some interrupt vectores marked as reserved in LM3S are",14,91
        "used in LM4F, and some vectors in LM3S are marked reserved for LM4F.",25,170
        "However, the common vectors are identical, and we can safely use the",36,250
        "same interrupt table. Reserved vectors will never be triggered, so",47,330
        "having them is perfectly safe."58,408
    "_comment": [_comment2,2
        "0": "GPIOA", 011,470
        "1": "GPIOB", 112,493
        "2": "GPIOC", 213,516
        "3": "GPIOD", 314,539
        "4": "GPIOE", 415,562
        "5": "UART0", 516,585
        "6": "UART1", 617,608
        "7": "SSI0", 718,631
        "8": "I2C0", 819,653
        "9": "PWM0_FAULT", 920,675
        "10": "PWM0_0", 1021,703
        "11": "PWM0_1", 1122,728
        "12": "PWM0_2", 1223,753
        "13": "QEI0", 1324,778
        "14": "ADC0SS0", 1425,801
        "15": "ADC0SS1", 1526,827
        "16": "ADC0SS2", 1627,853
        "17": "ADC0SS3", 1728,879
        "18": "WATCHDOG", 1829,905
        "19": "TIMER0A", 1930,932
        "20": "TIMER0B", 2031,958
        "21": "TIMER1A", 2132,984
        "22": "TIMER1B", 2233,1010
        "23": "TIMER2A", 2334,1036
        "24": "TIMER2B", 2435,1062
        "25": "COMP0", 2536,1088
        "26": "COMP1", 2637,1112
        "27": "COMP2", 2738,1136
        "28": "SYSCTL", 2839,1160
        "29": "FLASH", 2940,1185
        "30": "GPIOF", 3041,1209
        "31": "GPIOG", 3142,1233
        "32": "GPIOH", 3243,1257
        "33": "UART2", 3344,1281
        "34": "SSI1", 3445,1305
        "35": "TIMER3A", 3546,1328
        "36": "TIMER3B", 3647,1354
        "37": "I2C1", 3748,1380
        "38": "QEI1", 3849,1403
        "39": "CAN0", 3950,1426
        "40": "CAN1", 4051,1449
        "41": "CAN2", 4152,1472
        "42": "ETH", 4253,1495
        "43": "HIBERNATE", 4354,1517
        "44": "USB0", 4455,1545
        "45": "PWM0_3", 4556,1568
        "46": "UDMA", 4657,1593
        "47": "UDMAERR", 4758,1616
        "48": "ADC1SS0", 4859,1642
        "49": "ADC1SS1", 4960,1668
        "50": "ADC1SS2", 5061,1694
        "51": "ADC1SS3", 5162,1720
        "52": "I2S0", 5263,1746
        "53": "EPI0", 5364,1769
        "54": "GPIOJ", 5465,1792
        "55": "GPIOK", 5566,1816
        "56": "GPIOL", 5667,1840
        "57": "SSI2", 5768,1864
        "58": "SSI3", 5869,1887
        "59": "UART3", 5970,1910
        "60": "UART4", 6071,1934
        "61": "UART5", 6172,1958
        "62": "UART6", 6273,1982
        "63": "UART7", 6374,2006
        "68": "I2C2", 6875,2030
        "69": "I2C3", 6976,2053
        "70": "TIMER4A", 7077,2076
        "71": "TIMER4B", 7178,2102
        "92": "TIMER5A", 9279,2128
        "93": "TIMER5B", 9380,2154
        "94": "WTIMER0A", 9481,2180
        "95": "WTIMER0B", 9582,2207
        "96": "WTIMER1A", 9683,2234
        "97": "WTIMER1B", 9784,2261
        "98": "WTIMER2A", 9885,2288
        "99": "WTIMER2B", 9986,2315
        "100": "WTIMER3A", 10087,2342
        "101": "WTIMER3B", 10188,2370
        "102": "WTIMER4A", 10289,2398
        "103": "WTIMER4B", 10390,2426
        "104": "WTIMER5A", 10491,2454
        "105": "WTIMER5B", 10592,2482
        "106": "SYSEXC", 10693,2510
        "107": "PECI0", 10794,2536
        "108": "LPC0", 10895,2561
        "109": "I2C4", 10996,2585
        "110": "I2C5", 11097,2609
        "111": "GPIOM", 11198,2633
        "112": "GPION", 11299,2658
        "114": "FAN0", 114100,2683
        "116": "GPIOP0", 116101,2707
        "117": "GPIOP1", 117102,2733
        "118": "GPIOP2", 118103,2759
        "119": "GPIOP3", 119104,2785
        "120": "GPIOP4", 120105,2811
        "121": "GPIOP5", 121106,2837
        "122": "GPIOP6", 122107,2863
        "123": "GPIOP7", 123108,2889
        "124": "GPIOQ0", 124109,2915
        "125": "GPIOQ1", 125110,2941
        "126": "GPIOQ2", 126111,2967
        "127": "GPIOQ3", 127112,2993
        "128": "GPIOQ4", 128113,3019
        "129": "GPIOQ5", 129114,3045
        "130": "GPIOQ6", 130115,3071
        "131": "GPIOQ7", 131116,3097
        "134": "PWM1_0", 134117,3123
        "135": "PWM1_1", 135118,3149
        "136": "PWM1_2", 136119,3175
        "137": "PWM1_3", 137120,3201
        "138": "PWM1_FAULT"138121,3227
    "irqs": {irqs10,456
    "partname_humanreadable": "LM3S series", partname_humanreadable123,3263
    "partname_doxygen": "LM3S", partname_doxygen124,3309
    "includeguard": "LIBOPENCM3_LM3S_NVIC_H"includeguard125,3342

../../../../libopencm3/include/libopencm3/lm3s/usart.h,2343
#define LM3S_USART_HLM3S_USART_H21,818
#define USART0_BASE USART0_BASE27,878
#define USART1_BASE USART1_BASE28,916
#define USART2_BASE USART2_BASE29,954
#define USART_DR(USART_DR32,1067
#define USART_IR(USART_IR33,1120
#define USART_FR(USART_FR34,1173
#define USART_ILPR(USART_ILPR35,1226
#define USART_IBRD(USART_IBRD36,1279
#define USART_FBRD(USART_FBRD37,1332
#define USART_LCRH(USART_LCRH38,1385
#define USART_CTL(USART_CTL39,1438
#define USART_IFLS(USART_IFLS40,1491
#define USART_IM(USART_IM41,1544
#define USART_RIS(USART_RIS42,1597
#define USART_MIS(USART_MIS43,1650
#define USART_IC(USART_IC44,1703
#define USART_DR_OE USART_DR_OE48,1824
#define USART_DR_BE USART_DR_BE49,1869
#define USART_DR_PE USART_DR_PE50,1914
#define USART_DR_FE USART_DR_FE51,1958
#define USART_FR_TXFE USART_FR_TXFE55,2070
#define USART_FR_RXFF USART_FR_RXFF56,2115
#define USART_FR_TXFF USART_FR_TXFF57,2160
#define USART_FR_RXFE USART_FR_RXFE58,2205
#define USART_FR_BUSY USART_FR_BUSY59,2250
#define USART_IM_OE USART_IM_OE64,2401
#define USART_IM_BE USART_IM_BE65,2446
#define USART_IM_PE USART_IM_PE66,2490
#define USART_IM_FE USART_IM_FE67,2534
#define USART_IM_RT USART_IM_RT68,2578
#define USART_IM_TX USART_IM_TX69,2622
#define USART_IM_RX USART_IM_RX70,2666
#define USART_IC_OE USART_IC_OE75,2817
#define USART_IC_BE USART_IC_BE76,2862
#define USART_IC_PE USART_IC_PE77,2906
#define USART_IC_FE USART_IC_FE78,2950
#define USART_IC_RT USART_IC_RT79,2994
#define USART_IC_TX USART_IC_TX80,3038
#define USART_IC_RX USART_IC_RX81,3082
enum usart_stopbits {usart_stopbits84,3155
	USART_STOPBITS_1,USART_STOPBITS_185,3177
	USART_STOPBITS_1_5,USART_STOPBITS_1_586,3196
	USART_STOPBITS_2,USART_STOPBITS_287,3217
enum usart_parity {usart_parity90,3240
	USART_PARITY_NONE,USART_PARITY_NONE91,3260
	USART_PARITY_ODD,USART_PARITY_ODD92,3280
	USART_PARITY_EVEN,USART_PARITY_EVEN93,3299
enum usart_mode {usart_mode96,3323
	USART_MODE_DISABLED,USART_MODE_DISABLED97,3341
	USART_MODE_RX,USART_MODE_RX98,3363
	USART_MODE_TX,USART_MODE_TX99,3379
	USART_MODE_TX_RX,USART_MODE_TX_RX100,3395
enum usart_flowcontrol {usart_flowcontrol103,3418
	USART_FLOWCONTROL_NONE,USART_FLOWCONTROL_NONE104,3443
	USART_FLOWCONTROL_RTS_CTS,USART_FLOWCONTROL_RTS_CTS105,3468

../../../../libopencm3/include/libopencm3/usb/usbd.h,998
#define __USBD_H__USBD_H39,1116
enum usbd_request_return_codes {usbd_request_return_codes46,1184
	USBD_REQ_NOTSUPP	= 0,USBD_REQ_NOTSUPP47,1217
	USBD_REQ_HANDLED	= 1,USBD_REQ_HANDLED48,1240
	USBD_REQ_NEXT_CALLBACK	= 2,USBD_REQ_NEXT_CALLBACK49,1263
typedef struct _usbd_driver usbd_driver;usbd_driver52,1296
typedef struct _usbd_device usbd_device;usbd_device53,1337
#define otgfs_usb_driver otgfs_usb_driver59,1571
#define otghs_usb_driver otghs_usb_driver60,1617
typedef void (*usbd_control_complete_callback)(usbd_device *usbd_dev,usbd_control_complete_callback117,4130
typedef enum usbd_request_return_codes (*usbd_control_callback)(usbd_control_callback120,4232
typedef void (*usbd_set_config_callback)(usbd_device *usbd_dev,usbd_set_config_callback125,4428
typedef void (*usbd_set_altsetting_callback)(usbd_device *usbd_dev,usbd_set_altsetting_callback128,4517
typedef void (*usbd_endpoint_callback)(usbd_device *usbd_dev, uint8_t ep);usbd_endpoint_callback131,4631

../../../../libopencm3/include/libopencm3/usb/usbstd.h,8119
#define __USBSTD_H__USBSTD_H44,1367
struct usb_setup_data {usb_setup_data56,1717
	uint8_t bmRequestType;bmRequestType57,1741
	uint8_t bRequest;bRequest58,1765
	uint16_t wValue;wValue59,1784
	uint16_t wIndex;wIndex60,1802
	uint16_t wLength;wLength61,1820
#define USB_CLASS_VENDOR	USB_CLASS_VENDOR65,1890
#define USB_REQ_TYPE_DIRECTION	USB_REQ_TYPE_DIRECTION69,1983
#define USB_REQ_TYPE_IN	USB_REQ_TYPE_IN70,2021
#define USB_REQ_TYPE_OUT	USB_REQ_TYPE_OUT71,2053
#define USB_REQ_TYPE_TYPE	USB_REQ_TYPE_TYPE73,2107
#define USB_REQ_TYPE_STANDARD	USB_REQ_TYPE_STANDARD74,2140
#define USB_REQ_TYPE_CLASS	USB_REQ_TYPE_CLASS75,2177
#define USB_REQ_TYPE_VENDOR	USB_REQ_TYPE_VENDOR76,2211
#define USB_REQ_TYPE_RECIPIENT	USB_REQ_TYPE_RECIPIENT78,2274
#define USB_REQ_TYPE_DEVICE	USB_REQ_TYPE_DEVICE79,2312
#define USB_REQ_TYPE_INTERFACE	USB_REQ_TYPE_INTERFACE80,2347
#define USB_REQ_TYPE_ENDPOINT	USB_REQ_TYPE_ENDPOINT81,2385
#define USB_REQ_TYPE_OTHER	USB_REQ_TYPE_OTHER82,2422
#define USB_REQ_GET_STATUS	USB_REQ_GET_STATUS85,2502
#define USB_REQ_CLEAR_FEATURE	USB_REQ_CLEAR_FEATURE86,2533
#define USB_REQ_SET_FEATURE	USB_REQ_SET_FEATURE88,2600
#define USB_REQ_SET_ADDRESS	USB_REQ_SET_ADDRESS90,2665
#define USB_REQ_GET_DESCRIPTOR	USB_REQ_GET_DESCRIPTOR91,2697
#define USB_REQ_SET_DESCRIPTOR	USB_REQ_SET_DESCRIPTOR92,2732
#define USB_REQ_GET_CONFIGURATION	USB_REQ_GET_CONFIGURATION93,2767
#define USB_REQ_SET_CONFIGURATION	USB_REQ_SET_CONFIGURATION94,2804
#define USB_REQ_GET_INTERFACE	USB_REQ_GET_INTERFACE95,2841
#define USB_REQ_SET_INTERFACE	USB_REQ_SET_INTERFACE96,2876
#define USB_REQ_SET_SYNCH_FRAME	USB_REQ_SET_SYNCH_FRAME97,2911
#define USB_DT_DEVICE	USB_DT_DEVICE100,2988
#define USB_DT_CONFIGURATION	USB_DT_CONFIGURATION101,3015
#define USB_DT_STRING	USB_DT_STRING102,3048
#define USB_DT_INTERFACE	USB_DT_INTERFACE103,3075
#define USB_DT_ENDPOINT	USB_DT_ENDPOINT104,3104
#define USB_DT_DEVICE_QUALIFIER	USB_DT_DEVICE_QUALIFIER105,3133
#define USB_DT_OTHER_SPEED_CONFIGURATION	USB_DT_OTHER_SPEED_CONFIGURATION106,3169
#define USB_DT_INTERFACE_POWER	USB_DT_INTERFACE_POWER107,3212
#define USB_DT_OTG	USB_DT_OTG109,3263
#define USB_DT_DEBUG	USB_DT_DEBUG110,3287
#define USB_DT_INTERFACE_ASSOCIATION	USB_DT_INTERFACE_ASSOCIATION111,3314
#define USB_FEAT_ENDPOINT_HALT	USB_FEAT_ENDPOINT_HALT114,3405
#define USB_FEAT_DEVICE_REMOTE_WAKEUP	USB_FEAT_DEVICE_REMOTE_WAKEUP115,3440
#define USB_FEAT_TEST_MODE	USB_FEAT_TEST_MODE116,3481
#define USB_DEV_STATUS_SELF_POWERED	USB_DEV_STATUS_SELF_POWERED119,3590
#define USB_DEV_STATUS_REMOTE_WAKEUP	USB_DEV_STATUS_REMOTE_WAKEUP120,3632
struct usb_device_descriptor {usb_device_descriptor123,3725
	uint8_t bLength;bLength124,3756
	uint8_t bDescriptorType;bDescriptorType125,3774
	uint16_t bcdUSB;bcdUSB126,3800
	uint8_t bDeviceClass;bDeviceClass127,3818
	uint8_t bDeviceSubClass;bDeviceSubClass128,3841
	uint8_t bDeviceProtocol;bDeviceProtocol129,3867
	uint8_t bMaxPacketSize0;bMaxPacketSize0130,3893
	uint16_t idVendor;idVendor131,3919
	uint16_t idProduct;idProduct132,3939
	uint16_t bcdDevice;bcdDevice133,3960
	uint8_t iManufacturer;iManufacturer134,3981
	uint8_t iProduct;iProduct135,4005
	uint8_t iSerialNumber;iSerialNumber136,4024
	uint8_t bNumConfigurations;bNumConfigurations137,4048
#define USB_DT_DEVICE_SIZE USB_DT_DEVICE_SIZE140,4105
struct usb_device_qualifier_descriptor {usb_device_qualifier_descriptor145,4257
	uint8_t bLength;bLength146,4298
	uint8_t bDescriptorType;bDescriptorType147,4316
	uint16_t bcdUSB;bcdUSB148,4342
	uint8_t bDeviceClass;bDeviceClass149,4360
	uint8_t bDeviceSubClass;bDeviceSubClass150,4383
	uint8_t bDeviceProtocol;bDeviceProtocol151,4409
	uint8_t bMaxPacketSize0;bMaxPacketSize0152,4435
	uint8_t bNumConfigurations;bNumConfigurations153,4461
	uint8_t bReserved;bReserved154,4490
struct usb_interface {usb_interface160,4690
	uint8_t *cur_altsetting;cur_altsetting161,4713
	uint8_t num_altsetting;num_altsetting162,4739
	const struct usb_iface_assoc_descriptor *iface_assoc;iface_assoc163,4764
	const struct usb_interface_descriptor *altsetting;altsetting164,4819
struct usb_config_descriptor {usb_config_descriptor168,4932
	uint8_t bLength;bLength169,4963
	uint8_t bDescriptorType;bDescriptorType170,4981
	uint16_t wTotalLength;wTotalLength171,5007
	uint8_t bNumInterfaces;bNumInterfaces172,5031
	uint8_t bConfigurationValue;bConfigurationValue173,5056
	uint8_t iConfiguration;iConfiguration174,5086
	uint8_t bmAttributes;bmAttributes175,5111
	uint8_t bMaxPower;bMaxPower176,5134
	const struct usb_interface *interface;interface179,5220
#define USB_DT_CONFIGURATION_SIZE	USB_DT_CONFIGURATION_SIZE181,5287
#define USB_CONFIG_ATTR_DEFAULT	USB_CONFIG_ATTR_DEFAULT184,5389
#define USB_CONFIG_ATTR_SELF_POWERED	USB_CONFIG_ATTR_SELF_POWERED185,5471
#define USB_CONFIG_ATTR_REMOTE_WAKEUP	USB_CONFIG_ATTR_REMOTE_WAKEUP186,5514
struct usb_interface_descriptor {usb_interface_descriptor193,5704
	uint8_t bLength;bLength194,5738
	uint8_t bDescriptorType;bDescriptorType195,5756
	uint8_t bInterfaceNumber;bInterfaceNumber196,5782
	uint8_t bAlternateSetting;bAlternateSetting197,5809
	uint8_t bNumEndpoints;bNumEndpoints198,5837
	uint8_t bInterfaceClass;bInterfaceClass199,5861
	uint8_t bInterfaceSubClass;bInterfaceSubClass200,5887
	uint8_t bInterfaceProtocol;bInterfaceProtocol201,5916
	uint8_t iInterface;iInterface202,5945
	const struct usb_endpoint_descriptor *endpoint;endpoint205,6032
	const void *extra;extra206,6081
	int extralen;extralen207,6101
#define USB_DT_INTERFACE_SIZE	USB_DT_INTERFACE_SIZE209,6143
struct usb_endpoint_descriptor {usb_endpoint_descriptor212,6230
	uint8_t bLength;bLength213,6263
	uint8_t bDescriptorType;bDescriptorType214,6281
	uint8_t bEndpointAddress;bEndpointAddress215,6307
	uint8_t bmAttributes;bmAttributes216,6334
	uint16_t wMaxPacketSize;wMaxPacketSize217,6357
	uint8_t bInterval;bInterval218,6383
	const void *extra;extra221,6469
	int extralen;extralen222,6489
#define USB_DT_ENDPOINT_SIZE	USB_DT_ENDPOINT_SIZE224,6531
#define USB_ENDPOINT_ADDR_OUT(USB_ENDPOINT_ADDR_OUT227,6605
#define USB_ENDPOINT_ADDR_IN(USB_ENDPOINT_ADDR_IN228,6642
#define USB_ENDPOINT_ATTR_CONTROL	USB_ENDPOINT_ATTR_CONTROL232,6792
#define USB_ENDPOINT_ATTR_ISOCHRONOUS	USB_ENDPOINT_ATTR_ISOCHRONOUS233,6832
#define USB_ENDPOINT_ATTR_BULK	USB_ENDPOINT_ATTR_BULK234,6876
#define USB_ENDPOINT_ATTR_INTERRUPT	USB_ENDPOINT_ATTR_INTERRUPT235,6914
#define USB_ENDPOINT_ATTR_TYPE	USB_ENDPOINT_ATTR_TYPE236,6956
#define USB_ENDPOINT_ATTR_NOSYNC	USB_ENDPOINT_ATTR_NOSYNC238,7043
#define USB_ENDPOINT_ATTR_ASYNC	USB_ENDPOINT_ATTR_ASYNC239,7082
#define USB_ENDPOINT_ATTR_ADAPTIVE	USB_ENDPOINT_ATTR_ADAPTIVE240,7121
#define USB_ENDPOINT_ATTR_SYNC	USB_ENDPOINT_ATTR_SYNC241,7162
#define USB_ENDPOINT_ATTR_SYNCTYPE	USB_ENDPOINT_ATTR_SYNCTYPE242,7200
#define USB_ENDPOINT_ATTR_DATA	USB_ENDPOINT_ATTR_DATA244,7292
#define USB_ENDPOINT_ATTR_FEEDBACK	USB_ENDPOINT_ATTR_FEEDBACK245,7330
#define USB_ENDPOINT_ATTR_IMPLICIT_FEEDBACK_DATA USB_ENDPOINT_ATTR_IMPLICIT_FEEDBACK_DATA246,7371
#define USB_ENDPOINT_ATTR_USAGETYPE	USB_ENDPOINT_ATTR_USAGETYPE247,7425
struct usb_string_descriptor {usb_string_descriptor252,7571
	uint8_t bLength;bLength253,7602
	uint8_t bDescriptorType;bDescriptorType254,7620
	uint16_t wData[];wData255,7646
struct usb_iface_assoc_descriptor {usb_iface_assoc_descriptor259,7754
	uint8_t bLength;bLength260,7790
	uint8_t bDescriptorType;bDescriptorType261,7808
	uint8_t bFirstInterface;bFirstInterface262,7834
	uint8_t bInterfaceCount;bInterfaceCount263,7860
	uint8_t bFunctionClass;bFunctionClass264,7886
	uint8_t bFunctionSubClass;bFunctionSubClass265,7911
	uint8_t bFunctionProtocol;bFunctionProtocol266,7939
	uint8_t iFunction;iFunction267,7967
#define USB_DT_INTERFACE_ASSOCIATION_SIZE USB_DT_INTERFACE_ASSOCIATION_SIZE269,8014
enum usb_language_id {usb_language_id272,8105
	USB_LANGID_ENGLISH_US = 0x409,USB_LANGID_ENGLISH_US273,8128

../../../../libopencm3/include/libopencm3/usb/dfu.h,2436
#define __DFU_H__DFU_H39,1138
#define USB_CLASS_DFU USB_CLASS_DFU43,1176
enum dfu_req {dfu_req45,1204
	DFU_DETACH,DFU_DETACH46,1219
	DFU_DNLOAD,DFU_DNLOAD47,1232
	DFU_UPLOAD,DFU_UPLOAD48,1245
	DFU_GETSTATUS,DFU_GETSTATUS49,1258
	DFU_CLRSTATUS,DFU_CLRSTATUS50,1274
	DFU_GETSTATE,DFU_GETSTATE51,1290
	DFU_ABORT,DFU_ABORT52,1305
enum dfu_status {dfu_status55,1321
	DFU_STATUS_OK,DFU_STATUS_OK56,1339
	DFU_STATUS_ERR_TARGET,DFU_STATUS_ERR_TARGET57,1355
	DFU_STATUS_ERR_FILE,DFU_STATUS_ERR_FILE58,1379
	DFU_STATUS_ERR_WRITE,DFU_STATUS_ERR_WRITE59,1401
	DFU_STATUS_ERR_ERASE,DFU_STATUS_ERR_ERASE60,1424
	DFU_STATUS_ERR_CHECK_ERASED,DFU_STATUS_ERR_CHECK_ERASED61,1447
	DFU_STATUS_ERR_PROG,DFU_STATUS_ERR_PROG62,1477
	DFU_STATUS_ERR_VERIFY,DFU_STATUS_ERR_VERIFY63,1499
	DFU_STATUS_ERR_ADDRESS,DFU_STATUS_ERR_ADDRESS64,1523
	DFU_STATUS_ERR_NOTDONE,DFU_STATUS_ERR_NOTDONE65,1548
	DFU_STATUS_ERR_FIRMWARE,DFU_STATUS_ERR_FIRMWARE66,1573
	DFU_STATUS_ERR_VENDOR,DFU_STATUS_ERR_VENDOR67,1599
	DFU_STATUS_ERR_USBR,DFU_STATUS_ERR_USBR68,1623
	DFU_STATUS_ERR_POR,DFU_STATUS_ERR_POR69,1645
	DFU_STATUS_ERR_UNKNOWN,DFU_STATUS_ERR_UNKNOWN70,1666
	DFU_STATUS_ERR_STALLEDPKT,DFU_STATUS_ERR_STALLEDPKT71,1691
enum dfu_state {dfu_state74,1723
	STATE_APP_IDLE,STATE_APP_IDLE75,1740
	STATE_APP_DETACH,STATE_APP_DETACH76,1757
	STATE_DFU_IDLE,STATE_DFU_IDLE77,1776
	STATE_DFU_DNLOAD_SYNC,STATE_DFU_DNLOAD_SYNC78,1793
	STATE_DFU_DNBUSY,STATE_DFU_DNBUSY79,1817
	STATE_DFU_DNLOAD_IDLE,STATE_DFU_DNLOAD_IDLE80,1836
	STATE_DFU_MANIFEST_SYNC,STATE_DFU_MANIFEST_SYNC81,1860
	STATE_DFU_MANIFEST,STATE_DFU_MANIFEST82,1886
	STATE_DFU_MANIFEST_WAIT_RESET,STATE_DFU_MANIFEST_WAIT_RESET83,1907
	STATE_DFU_UPLOAD_IDLE,STATE_DFU_UPLOAD_IDLE84,1939
	STATE_DFU_ERROR,STATE_DFU_ERROR85,1963
#define DFU_FUNCTIONAL	DFU_FUNCTIONAL88,1985
struct usb_dfu_descriptor {usb_dfu_descriptor89,2015
	uint8_t bLength;bLength90,2043
	uint8_t bDescriptorType;bDescriptorType91,2061
	uint8_t bmAttributes;bmAttributes92,2087
#define USB_DFU_CAN_DOWNLOAD	USB_DFU_CAN_DOWNLOAD93,2110
#define USB_DFU_CAN_UPLOAD	USB_DFU_CAN_UPLOAD94,2145
#define USB_DFU_MANIFEST_TOLERANT	USB_DFU_MANIFEST_TOLERANT95,2178
#define USB_DFU_WILL_DETACH	USB_DFU_WILL_DETACH96,2217
	uint16_t wDetachTimeout;wDetachTimeout98,2252
	uint16_t wTransferSize;wTransferSize99,2278
	uint16_t bcdDFUVersion;bcdDFUVersion100,2303

../../../../libopencm3/include/libopencm3/usb/audio.h,6312
#define LIBOPENCM3_USB_AUDIO_HLIBOPENCM3_USB_AUDIO_H41,1261
#define USB_CLASS_AUDIO	USB_CLASS_AUDIO51,1512
#define USB_AUDIO_SUBCLASS_UNDEFINED	USB_AUDIO_SUBCLASS_UNDEFINED54,1592
#define USB_AUDIO_SUBCLASS_CONTROL	USB_AUDIO_SUBCLASS_CONTROL55,1635
#define USB_AUDIO_SUBCLASS_AUDIOSTREAMING	USB_AUDIO_SUBCLASS_AUDIOSTREAMING56,1676
#define USB_AUDIO_SUBCLASS_MIDISTREAMING	USB_AUDIO_SUBCLASS_MIDISTREAMING57,1723
#define USB_AUDIO_DT_CS_UNDEFINED	USB_AUDIO_DT_CS_UNDEFINED60,1825
#define USB_AUDIO_DT_CS_DEVICE	USB_AUDIO_DT_CS_DEVICE61,1865
#define USB_AUDIO_DT_CS_CONFIGURATION	USB_AUDIO_DT_CS_CONFIGURATION62,1903
#define USB_AUDIO_DT_CS_STRING	USB_AUDIO_DT_CS_STRING63,1947
#define USB_AUDIO_DT_CS_INTERFACE	USB_AUDIO_DT_CS_INTERFACE64,1985
#define USB_AUDIO_DT_CS_ENDPOINT	USB_AUDIO_DT_CS_ENDPOINT65,2025
#define USB_AUDIO_TYPE_AC_DESCRIPTOR_UNDEFINED	USB_AUDIO_TYPE_AC_DESCRIPTOR_UNDEFINED68,2136
#define USB_AUDIO_TYPE_HEADER	USB_AUDIO_TYPE_HEADER69,2188
#define USB_AUDIO_TYPE_INPUT_TERMINAL	USB_AUDIO_TYPE_INPUT_TERMINAL70,2225
#define USB_AUDIO_TYPE_OUTPUT_TERMINAL	USB_AUDIO_TYPE_OUTPUT_TERMINAL71,2269
#define USB_AUDIO_TYPE_MIXER_UNIT	USB_AUDIO_TYPE_MIXER_UNIT72,2314
#define USB_AUDIO_TYPE_SELECTOR_UNIT	USB_AUDIO_TYPE_SELECTOR_UNIT73,2354
#define USB_AUDIO_TYPE_FEATURE_UNIT	USB_AUDIO_TYPE_FEATURE_UNIT74,2397
#define USB_AUDIO_TYPE_PROCESSING_UNIT	USB_AUDIO_TYPE_PROCESSING_UNIT75,2439
#define USB_AUDIO_TYPE_EXTENSION_UNIT	USB_AUDIO_TYPE_EXTENSION_UNIT76,2484
struct usb_audio_header_descriptor_head {usb_audio_header_descriptor_head79,2599
	uint8_t bLength;bLength80,2641
	uint8_t bDescriptorType;bDescriptorType81,2659
	uint8_t bDescriptorSubtype;bDescriptorSubtype82,2685
	uint16_t bcdADC;bcdADC83,2714
	uint16_t wTotalLength;wTotalLength84,2732
	uint8_t binCollection;binCollection85,2756
struct usb_audio_header_descriptor_body {usb_audio_header_descriptor_body90,2889
	uint8_t baInterfaceNr;baInterfaceNr92,2942
struct usb_audio_input_terminal_descriptor {usb_audio_input_terminal_descriptor96,3037
	uint8_t bLength;bLength97,3082
	uint8_t bDescriptorType;bDescriptorType98,3100
	uint8_t bDescriptorSubtype;bDescriptorSubtype99,3126
	uint8_t bTerminalID;bTerminalID100,3155
	uint16_t wTerminalType;wTerminalType101,3177
	uint8_t bAssocTerminal;bAssocTerminal102,3202
	uint8_t bNrChannels;bNrChannels103,3227
	uint16_t wChannelConfig;wChannelConfig104,3249
	uint8_t iChannelNames;iChannelNames105,3275
	uint8_t iTerminal;iTerminal106,3299
struct usb_audio_output_terminal_descriptor {usb_audio_output_terminal_descriptor110,3391
	uint8_t bLength;bLength111,3437
	uint8_t bDescriptorType;bDescriptorType112,3455
	uint8_t bDescriptorSubtype;bDescriptorSubtype113,3481
	uint8_t bTerminalID;bTerminalID114,3510
	uint16_t wTerminalType;wTerminalType115,3532
	uint8_t bAssocTerminal;bAssocTerminal116,3557
	uint8_t bSourceID;bSourceID117,3582
	uint8_t iTerminal;iTerminal118,3602
struct usb_audio_feature_unit_descriptor_head {usb_audio_feature_unit_descriptor_head122,3698
	uint8_t bLength;bLength123,3746
	uint8_t bDescriptorType;bDescriptorType124,3764
	uint8_t bDescriptorSubtype;bDescriptorSubtype125,3790
	uint8_t bUnitID;bUnitID126,3819
	uint8_t bSourceID;bSourceID127,3837
	uint8_t bControlSize;bControlSize128,3857
	uint16_t bmaControlMaster; /* device can assume 16-bit, given highestbmaControlMaster129,3880
struct usb_audio_feature_unit_descriptor_body {usb_audio_feature_unit_descriptor_body136,4129
	uint16_t bmaControl;bmaControl138,4188
struct usb_audio_feature_unit_descriptor_tail {usb_audio_feature_unit_descriptor_tail143,4297
	uint8_t iFeature;iFeature145,4356
struct usb_audio_feature_unit_descriptor_2ch {usb_audio_feature_unit_descriptor_2ch153,4585
	struct usb_audio_feature_unit_descriptor_head head;head154,4632
	struct usb_audio_feature_unit_descriptor_body channel_control[2];channel_control155,4685
	struct usb_audio_feature_unit_descriptor_tail tail;tail156,4752
struct usb_audio_stream_interface_descriptor {usb_audio_stream_interface_descriptor160,4890
	uint8_t bLength;bLength161,4937
	uint8_t bDescriptorType;bDescriptorType162,4955
	uint8_t bDescriptorSubtype;bDescriptorSubtype163,4981
	uint8_t bTerminalLink;bTerminalLink164,5010
	uint8_t bDelay;bDelay165,5034
	uint16_t wFormatTag;wFormatTag166,5051
struct usb_audio_stream_endpoint_descriptor {usb_audio_stream_endpoint_descriptor170,5174
	uint8_t bLength;bLength171,5220
	uint8_t bDescriptorType;bDescriptorType172,5238
	uint8_t bEndpointAddress;bEndpointAddress173,5264
	uint8_t bmAttributes;bmAttributes174,5291
	uint16_t wMaxPacketSize;wMaxPacketSize175,5314
	uint8_t bInterval;bInterval176,5340
	uint8_t bRefresh;bRefresh177,5360
	uint8_t bSynchAddress;bSynchAddress178,5379
struct usb_audio_stream_audio_endpoint_descriptor {usb_audio_stream_audio_endpoint_descriptor182,5510
	uint8_t bLength;bLength183,5562
	uint8_t bDescriptorType;bDescriptorType184,5580
	uint8_t bDescriptorSubtype;bDescriptorSubtype185,5606
	uint8_t bmAttributes;bmAttributes186,5635
	uint8_t bLockDelayUnits;bLockDelayUnits187,5658
	uint16_t wLockDelay;wLockDelay188,5684
struct usb_audio_format_type1_descriptor_head {usb_audio_format_type1_descriptor_head197,5967
	uint8_t bLength;bLength198,6015
	uint8_t bDescriptorType;bDescriptorType199,6033
	uint8_t bDescriptorSubtype;bDescriptorSubtype200,6059
	uint8_t bFormatType;bFormatType201,6088
	uint8_t bNrChannels;bNrChannels202,6110
	uint8_t bSubFrameSize;bSubFrameSize203,6132
	uint8_t bBitResolution;bBitResolution204,6156
	uint8_t bSamFreqType;bSamFreqType205,6181
struct usb_audio_format_continuous_sampling_frequency {usb_audio_format_continuous_sampling_frequency210,6290
	uint32_t tLowerSamFreq : 24;tLowerSamFreq212,6357
	uint32_t tUpperSamFreq : 24;tUpperSamFreq213,6387
struct usb_audio_format_discrete_sampling_frequency {usb_audio_format_discrete_sampling_frequency217,6502
	uint32_t tSamFreq : 24;tSamFreq219,6567
struct usb_audio_format_type1_descriptor_1freq {usb_audio_format_type1_descriptor_1freq227,6808
	struct usb_audio_format_type1_descriptor_head head;head228,6857
	struct usb_audio_format_discrete_sampling_frequency freqs[1];freqs229,6910

../../../../libopencm3/include/libopencm3/usb/doc-usb.h,0

../../../../libopencm3/include/libopencm3/usb/dwc/otg_fs.h,2392
#define LIBOPENCM3_USB_DWC_OTG_FS_HLIBOPENCM3_USB_DWC_OTG_FS_H25,909
#define OTG_FS_GOTGCTL	OTG_FS_GOTGCTL42,1477
#define OTG_FS_GOTGINT	OTG_FS_GOTGINT43,1539
#define OTG_FS_GAHBCFG	OTG_FS_GAHBCFG44,1601
#define OTG_FS_GUSBCFG	OTG_FS_GUSBCFG45,1663
#define OTG_FS_GRSTCTL	OTG_FS_GRSTCTL46,1725
#define OTG_FS_GINTSTS	OTG_FS_GINTSTS47,1787
#define OTG_FS_GINTMSK	OTG_FS_GINTMSK48,1849
#define OTG_FS_GRXSTSR	OTG_FS_GRXSTSR49,1911
#define OTG_FS_GRXSTSP	OTG_FS_GRXSTSP50,1973
#define OTG_FS_GRXFSIZ	OTG_FS_GRXFSIZ51,2035
#define OTG_FS_GNPTXFSIZ	OTG_FS_GNPTXFSIZ52,2097
#define OTG_FS_GNPTXSTS	OTG_FS_GNPTXSTS53,2162
#define OTG_FS_GCCFG	OTG_FS_GCCFG54,2226
#define OTG_FS_CID	OTG_FS_CID55,2284
#define OTG_FS_HPTXFSIZ	OTG_FS_HPTXFSIZ56,2338
#define OTG_FS_DIEPTXF(OTG_FS_DIEPTXF57,2402
#define OTG_FS_HCFG	OTG_FS_HCFG61,2516
#define OTG_FS_HFIR	OTG_FS_HFIR62,2572
#define OTG_FS_HFNUM	OTG_FS_HFNUM63,2628
#define OTG_FS_HPTXSTS	OTG_FS_HPTXSTS64,2686
#define OTG_FS_HAINT	OTG_FS_HAINT65,2748
#define OTG_FS_HAINTMSK	OTG_FS_HAINTMSK66,2806
#define OTG_FS_HPRT	OTG_FS_HPRT67,2870
#define OTG_FS_HCCHAR(OTG_FS_HCCHAR68,2926
#define OTG_FS_HCINT(OTG_FS_HCINT69,2991
#define OTG_FS_HCINTMSK(OTG_FS_HCINTMSK70,3055
#define OTG_FS_HCTSIZ(OTG_FS_HCTSIZ71,3124
#define OTG_FS_DCFG	OTG_FS_DCFG74,3237
#define OTG_FS_DCTL	OTG_FS_DCTL75,3293
#define OTG_FS_DSTS	OTG_FS_DSTS76,3349
#define OTG_FS_DIEPMSK	OTG_FS_DIEPMSK77,3405
#define OTG_FS_DOEPMSK	OTG_FS_DOEPMSK78,3467
#define OTG_FS_DAINT	OTG_FS_DAINT79,3529
#define OTG_FS_DAINTMSK	OTG_FS_DAINTMSK80,3587
#define OTG_FS_DVBUSDIS	OTG_FS_DVBUSDIS81,3651
#define OTG_FS_DVBUSPULSE	OTG_FS_DVBUSPULSE82,3715
#define OTG_FS_DIEPEMPMSK	OTG_FS_DIEPEMPMSK83,3782
#define OTG_FS_DIEPCTL0	OTG_FS_DIEPCTL084,3849
#define OTG_FS_DIEPCTL(OTG_FS_DIEPCTL85,3913
#define OTG_FS_DOEPCTL0	OTG_FS_DOEPCTL086,3980
#define OTG_FS_DOEPCTL(OTG_FS_DOEPCTL87,4044
#define OTG_FS_DIEPINT(OTG_FS_DIEPINT88,4111
#define OTG_FS_DOEPINT(OTG_FS_DOEPINT89,4178
#define OTG_FS_DIEPTSIZ0	OTG_FS_DIEPTSIZ090,4245
#define OTG_FS_DOEPTSIZ0	OTG_FS_DOEPTSIZ091,4310
#define OTG_FS_DIEPTSIZ(OTG_FS_DIEPTSIZ92,4375
#define OTG_FS_DTXFSTS(OTG_FS_DTXFSTS93,4444
#define OTG_FS_DOEPTSIZ(OTG_FS_DOEPTSIZ94,4511
#define OTG_FS_PCGCCTL	OTG_FS_PCGCCTL97,4638
#define OTG_FS_FIFO(OTG_FS_FIFO100,4717

../../../../libopencm3/include/libopencm3/usb/dwc/otg_common.h,18755
#define LIBOPENCM3_USB_DWC_OTG_COMMON_HLIBOPENCM3_USB_DWC_OTG_COMMON_H27,1032
#define OTG_GOTGCTL	OTG_GOTGCTL30,1120
#define OTG_GOTGINT	OTG_GOTGINT31,1148
#define OTG_GAHBCFG	OTG_GAHBCFG32,1176
#define OTG_GUSBCFG	OTG_GUSBCFG33,1204
#define OTG_GRSTCTL	OTG_GRSTCTL34,1232
#define OTG_GINTSTS	OTG_GINTSTS35,1260
#define OTG_GINTMSK	OTG_GINTMSK36,1288
#define OTG_GRXSTSR	OTG_GRXSTSR37,1316
#define OTG_GRXSTSP	OTG_GRXSTSP38,1344
#define OTG_GRXFSIZ	OTG_GRXFSIZ39,1372
#define OTG_GNPTXFSIZ	OTG_GNPTXFSIZ40,1400
#define OTG_GNPTXSTS	OTG_GNPTXSTS41,1430
#define OTG_GCCFG	OTG_GCCFG42,1459
#define OTG_CID	OTG_CID43,1485
#define OTG_HPTXFSIZ	OTG_HPTXFSIZ44,1510
#define OTG_DIEPTXF(OTG_DIEPTXF45,1539
#define OTG_HCFG	OTG_HCFG48,1630
#define OTG_HFIR	OTG_HFIR49,1655
#define OTG_HFNUM	OTG_HFNUM50,1680
#define OTG_HPTXSTS	OTG_HPTXSTS51,1706
#define OTG_HAINT	OTG_HAINT52,1734
#define OTG_HAINTMSK	OTG_HAINTMSK53,1760
#define OTG_HPRT	OTG_HPRT54,1789
#define OTG_HCCHAR(OTG_HCCHAR55,1814
#define OTG_HCINT(OTG_HCINT56,1857
#define OTG_HCINTMSK(OTG_HCINTMSK57,1899
#define OTG_HCTSIZ(OTG_HCTSIZ58,1944
#define OTG_DCFG	OTG_DCFG62,2036
#define OTG_DCTL	OTG_DCTL63,2061
#define OTG_DSTS	OTG_DSTS64,2086
#define OTG_DIEPMSK	OTG_DIEPMSK65,2111
#define OTG_DOEPMSK	OTG_DOEPMSK66,2139
#define OTG_DAINT	OTG_DAINT67,2167
#define OTG_DAINTMSK	OTG_DAINTMSK68,2193
#define OTG_DVBUSDIS	OTG_DVBUSDIS69,2222
#define OTG_DVBUSPULSE	OTG_DVBUSPULSE70,2251
#define OTG_DIEPEMPMSK	OTG_DIEPEMPMSK71,2282
#define OTG_DIEPCTL0	OTG_DIEPCTL073,2314
#define OTG_DIEPCTL(OTG_DIEPCTL74,2343
#define OTG_DOEPCTL0	OTG_DOEPCTL075,2387
#define OTG_DOEPCTL(OTG_DOEPCTL76,2416
#define OTG_DIEPINT(OTG_DIEPINT77,2460
#define OTG_DOEPINT(OTG_DOEPINT78,2504
#define OTG_DIEPTSIZ0	OTG_DIEPTSIZ079,2548
#define OTG_DIEPTSIZ(OTG_DIEPTSIZ80,2578
#define OTG_DOEPTSIZ0	OTG_DOEPTSIZ081,2623
#define OTG_DOEPTSIZ(OTG_DOEPTSIZ82,2653
#define OTG_DTXFSTS(OTG_DTXFSTS83,2698
#define OTG_PCGCCTL	OTG_PCGCCTL86,2800
#define OTG_FIFO(OTG_FIFO89,2845
#define OTG_GOTGCTL_BSVLD	OTG_GOTGCTL_BSVLD94,2951
#define OTG_GOTGCTL_ASVLD	OTG_GOTGCTL_ASVLD95,2988
#define OTG_GOTGCTL_DBCT	OTG_GOTGCTL_DBCT96,3025
#define OTG_GOTGCTL_CIDSTS	OTG_GOTGCTL_CIDSTS97,3061
#define OTG_GOTGCTL_DHNPEN	OTG_GOTGCTL_DHNPEN98,3099
#define OTG_GOTGCTL_HSHNPEN	OTG_GOTGCTL_HSHNPEN99,3137
#define OTG_GOTGCTL_HNPRQ	OTG_GOTGCTL_HNPRQ100,3176
#define OTG_GOTGCTL_HNGSCS	OTG_GOTGCTL_HNGSCS101,3212
#define OTG_GOTGCTL_SRQ	OTG_GOTGCTL_SRQ102,3249
#define OTG_GOTGCTL_SRQSCS	OTG_GOTGCTL_SRQSCS103,3284
#define OTG_GOTGINT_DBCDNE	OTG_GOTGINT_DBCDNE106,3368
#define OTG_GOTGINT_ADTOCHG	OTG_GOTGINT_ADTOCHG107,3406
#define OTG_GOTGINT_HNGDET	OTG_GOTGINT_HNGDET108,3445
#define OTG_GOTGINT_HNSSCHG	OTG_GOTGINT_HNSSCHG109,3483
#define OTG_GOTGINT_SRSSCHG	OTG_GOTGINT_SRSSCHG110,3521
#define OTG_GOTGINT_SEDET	OTG_GOTGINT_SEDET111,3559
#define OTG_GAHBCFG_GINT	OTG_GAHBCFG_GINT114,3647
#define OTG_GAHBCFG_TXFELVL	OTG_GAHBCFG_TXFELVL115,3680
#define OTG_GAHBCFG_PTXFELVL	OTG_GAHBCFG_PTXFELVL116,3716
#define OTG_GUSBCFG_TOCAL	OTG_GUSBCFG_TOCAL119,3805
#define OTG_GUSBCFG_SRPCAP	OTG_GUSBCFG_SRPCAP120,3843
#define OTG_GUSBCFG_HNPCAP	OTG_GUSBCFG_HNPCAP121,3882
#define OTG_GUSBCFG_TRDT_MASK	OTG_GUSBCFG_TRDT_MASK122,3921
#define OTG_GUSBCFG_NPTXRWEN	OTG_GUSBCFG_NPTXRWEN123,3964
#define OTG_GUSBCFG_FHMOD	OTG_GUSBCFG_FHMOD124,4005
#define OTG_GUSBCFG_FDMOD	OTG_GUSBCFG_FDMOD125,4043
#define OTG_GUSBCFG_CTXPKT	OTG_GUSBCFG_CTXPKT126,4081
#define OTG_GUSBCFG_PHYSEL	OTG_GUSBCFG_PHYSEL127,4120
#define OTG_GRSTCTL_AHBIDL	OTG_GRSTCTL_AHBIDL130,4197
#define OTG_GRSTCTL_TXFNUM_MASK	OTG_GRSTCTL_TXFNUM_MASK132,4263
#define OTG_GRSTCTL_TXFNUM_ALL	OTG_GRSTCTL_TXFNUM_ALL133,4308
#define OTG_GRSTCTL_TXFFLSH	OTG_GRSTCTL_TXFFLSH134,4352
#define OTG_GRSTCTL_RXFFLSH	OTG_GRSTCTL_RXFFLSH135,4390
#define OTG_GRSTCTL_FCRST	OTG_GRSTCTL_FCRST137,4451
#define OTG_GRSTCTL_HSRST	OTG_GRSTCTL_HSRST138,4487
#define OTG_GRSTCTL_CSRST	OTG_GRSTCTL_CSRST139,4523
#define OTG_GINTSTS_WKUPINT	OTG_GINTSTS_WKUPINT142,4610
#define OTG_GINTSTS_SRQINT	OTG_GINTSTS_SRQINT143,4649
#define OTG_GINTSTS_DISCINT	OTG_GINTSTS_DISCINT144,4687
#define OTG_GINTSTS_CIDSCHG	OTG_GINTSTS_CIDSCHG145,4726
#define OTG_GINTSTS_PTXFE	OTG_GINTSTS_PTXFE147,4789
#define OTG_GINTSTS_HCINT	OTG_GINTSTS_HCINT148,4826
#define OTG_GINTSTS_HPRTINT	OTG_GINTSTS_HPRTINT149,4863
#define OTG_GINTSTS_IPXFR	OTG_GINTSTS_IPXFR151,4930
#define OTG_GINTSTS_INCOMPISOOUT	OTG_GINTSTS_INCOMPISOOUT152,4967
#define OTG_GINTSTS_IISOIXFR	OTG_GINTSTS_IISOIXFR153,5010
#define OTG_GINTSTS_OEPINT	OTG_GINTSTS_OEPINT154,5050
#define OTG_GINTSTS_IEPINT	OTG_GINTSTS_IEPINT155,5088
#define OTG_GINTSTS_EOPF	OTG_GINTSTS_EOPF157,5154
#define OTG_GINTSTS_ISOODRP	OTG_GINTSTS_ISOODRP158,5190
#define OTG_GINTSTS_ENUMDNE	OTG_GINTSTS_ENUMDNE159,5229
#define OTG_GINTSTS_USBRST	OTG_GINTSTS_USBRST160,5268
#define OTG_GINTSTS_USBSUSP	OTG_GINTSTS_USBSUSP161,5306
#define OTG_GINTSTS_ESUSP	OTG_GINTSTS_ESUSP162,5345
#define OTG_GINTSTS_GONAKEFF	OTG_GINTSTS_GONAKEFF164,5408
#define OTG_GINTSTS_GINAKEFF	OTG_GINTSTS_GINAKEFF165,5447
#define OTG_GINTSTS_NPTXFE	OTG_GINTSTS_NPTXFE166,5486
#define OTG_GINTSTS_RXFLVL	OTG_GINTSTS_RXFLVL167,5523
#define OTG_GINTSTS_SOF	OTG_GINTSTS_SOF168,5560
#define OTG_GINTSTS_OTGINT	OTG_GINTSTS_OTGINT169,5595
#define OTG_GINTSTS_MMIS	OTG_GINTSTS_MMIS170,5632
#define OTG_GINTSTS_CMOD	OTG_GINTSTS_CMOD171,5667
#define OTG_GINTMSK_MMISM	OTG_GINTMSK_MMISM174,5751
#define OTG_GINTMSK_OTGINT	OTG_GINTMSK_OTGINT175,5789
#define OTG_GINTMSK_SOFM	OTG_GINTMSK_SOFM176,5828
#define OTG_GINTMSK_RXFLVLM	OTG_GINTMSK_RXFLVLM177,5865
#define OTG_GINTMSK_NPTXFEM	OTG_GINTMSK_NPTXFEM178,5905
#define OTG_GINTMSK_GINAKEFFM	OTG_GINTMSK_GINAKEFFM179,5945
#define OTG_GINTMSK_GONAKEFFM	OTG_GINTMSK_GONAKEFFM180,5987
#define OTG_GINTMSK_ESUSPM	OTG_GINTMSK_ESUSPM181,6029
#define OTG_GINTMSK_USBSUSPM	OTG_GINTMSK_USBSUSPM182,6068
#define OTG_GINTMSK_USBRST	OTG_GINTMSK_USBRST183,6109
#define OTG_GINTMSK_ENUMDNEM	OTG_GINTMSK_ENUMDNEM184,6148
#define OTG_GINTMSK_ISOODRPM	OTG_GINTMSK_ISOODRPM185,6189
#define OTG_GINTMSK_EOPFM	OTG_GINTMSK_EOPFM186,6230
#define OTG_GINTMSK_EPMISM	OTG_GINTMSK_EPMISM187,6268
#define OTG_GINTMSK_IEPINT	OTG_GINTMSK_IEPINT188,6307
#define OTG_GINTMSK_OEPINT	OTG_GINTMSK_OEPINT189,6346
#define OTG_GINTMSK_IISOIXFRM	OTG_GINTMSK_IISOIXFRM190,6385
#define OTG_GINTMSK_IISOOXFRM	OTG_GINTMSK_IISOOXFRM191,6427
#define OTG_GINTMSK_IPXFRM	OTG_GINTMSK_IPXFRM192,6469
#define OTG_GINTMSK_PRTIM	OTG_GINTMSK_PRTIM193,6508
#define OTG_GINTMSK_HCIM	OTG_GINTMSK_HCIM194,6546
#define OTG_GINTMSK_PTXFEM	OTG_GINTMSK_PTXFEM195,6583
#define OTG_GINTMSK_CIDSCHGM	OTG_GINTMSK_CIDSCHGM196,6622
#define OTG_GINTMSK_DISCINT	OTG_GINTMSK_DISCINT197,6663
#define OTG_GINTMSK_SRQIM	OTG_GINTMSK_SRQIM198,6703
#define OTG_GINTMSK_WUIM	OTG_GINTMSK_WUIM199,6741
#define OTG_GRXSTSP_FRMNUM_MASK	OTG_GRXSTSP_FRMNUM_MASK203,6859
#define OTG_GRXSTSP_PKTSTS_MASK	OTG_GRXSTSP_PKTSTS_MASK204,6904
#define OTG_GRXSTSP_PKTSTS_GOUTNAK	OTG_GRXSTSP_PKTSTS_GOUTNAK205,6949
#define OTG_GRXSTSP_PKTSTS_OUT	OTG_GRXSTSP_PKTSTS_OUT206,6996
#define OTG_GRXSTSP_PKTSTS_IN	OTG_GRXSTSP_PKTSTS_IN207,7040
#define OTG_GRXSTSP_PKTSTS_OUT_COMP	OTG_GRXSTSP_PKTSTS_OUT_COMP208,7083
#define OTG_GRXSTSP_PKTSTS_IN_COMP	OTG_GRXSTSP_PKTSTS_IN_COMP209,7131
#define OTG_GRXSTSP_PKTSTS_SETUP_COMP	OTG_GRXSTSP_PKTSTS_SETUP_COMP210,7178
#define OTG_GRXSTSP_PKTSTS_DTERR	OTG_GRXSTSP_PKTSTS_DTERR211,7228
#define OTG_GRXSTSP_PKTSTS_SETUP	OTG_GRXSTSP_PKTSTS_SETUP212,7273
#define OTG_GRXSTSP_PKTSTS_CHH	OTG_GRXSTSP_PKTSTS_CHH213,7318
#define OTG_GRXSTSP_DPID_MASK	OTG_GRXSTSP_DPID_MASK214,7362
#define OTG_GRXSTSP_DPID_DATA0	OTG_GRXSTSP_DPID_DATA0215,7405
#define OTG_GRXSTSP_DPID_DATA1	OTG_GRXSTSP_DPID_DATA1216,7449
#define OTG_GRXSTSP_DPID_DATA2	OTG_GRXSTSP_DPID_DATA2217,7493
#define OTG_GRXSTSP_DPID_MDATA	OTG_GRXSTSP_DPID_MDATA218,7537
#define OTG_GRXSTSP_BCNT_MASK	OTG_GRXSTSP_BCNT_MASK219,7581
#define OTG_GRXSTSP_EPNUM_MASK	OTG_GRXSTSP_EPNUM_MASK220,7625
#define OTG_GCCFG_NOVBUSSENS	OTG_GCCFG_NOVBUSSENS224,7727
#define OTG_GCCFG_VBDEN	OTG_GCCFG_VBDEN226,7797
#define OTG_GCCFG_SOFOUTEN	OTG_GCCFG_SOFOUTEN227,7833
#define OTG_GCCFG_VBUSBSEN	OTG_GCCFG_VBUSBSEN228,7871
#define OTG_GCCFG_VBUSASEN	OTG_GCCFG_VBUSASEN229,7909
#define OTG_GCCFG_PWRDWN	OTG_GCCFG_PWRDWN231,7971
#define OTG_CID_HAS_VBDEN	OTG_CID_HAS_VBDEN235,8078
#define OTG_DCTL_POPRGDNE	OTG_DCTL_POPRGDNE240,8212
#define OTG_DCTL_CGONAK	OTG_DCTL_CGONAK241,8248
#define OTG_DCTL_SGONAK	OTG_DCTL_SGONAK242,8283
#define OTG_DCTL_SGINAK	OTG_DCTL_SGINAK243,8317
#define OTG_DCTL_TCTL_MASK	OTG_DCTL_TCTL_MASK244,8351
#define OTG_DCTL_GONSTS	OTG_DCTL_GONSTS245,8387
#define OTG_DCTL_GINSTS	OTG_DCTL_GINSTS246,8421
#define OTG_DCTL_SDIS	OTG_DCTL_SDIS247,8455
#define OTG_DCTL_RWUSIG	OTG_DCTL_RWUSIG248,8487
#define OTG_DCFG_DSPD	OTG_DCFG_DSPD251,8573
#define OTG_DCFG_NZLSOHSK	OTG_DCFG_NZLSOHSK252,8603
#define OTG_DCFG_DAD	OTG_DCFG_DAD253,8636
#define OTG_DCFG_PFIVL	OTG_DCFG_PFIVL254,8665
#define OTG_DSTS_SUSPSTS	OTG_DSTS_SUSPSTS257,8741
#define OTG_DIEPMSK_BIM	OTG_DIEPMSK_BIM261,8878
#define OTG_DIEPMSK_TXFURM	OTG_DIEPMSK_TXFURM262,8912
#define OTG_DIEPMSK_INEPNEM	OTG_DIEPMSK_INEPNEM264,8971
#define OTG_DIEPMSK_INEPNMM	OTG_DIEPMSK_INEPNMM265,9008
#define OTG_DIEPMSK_ITTXFEMSK	OTG_DIEPMSK_ITTXFEMSK266,9045
#define OTG_DIEPMSK_TOM	OTG_DIEPMSK_TOM267,9084
#define OTG_DIEPMSK_EPDM	OTG_DIEPMSK_EPDM269,9141
#define OTG_DIEPMSK_XFRCM	OTG_DIEPMSK_XFRCM270,9175
#define OTG_DOEPMSK_BOIM	OTG_DOEPMSK_BOIM274,9314
#define OTG_DOEPMSK_OPEM	OTG_DOEPMSK_OPEM275,9348
#define OTG_DOEPMSK_B2BSTUP	OTG_DOEPMSK_B2BSTUP277,9405
#define OTG_DOEPMSK_OTEPDM	OTG_DOEPMSK_OTEPDM279,9465
#define OTG_DOEPMSK_STUPM	OTG_DOEPMSK_STUPM280,9501
#define OTG_DOEPMSK_EPDM	OTG_DOEPMSK_EPDM282,9559
#define OTG_DOEPMSK_XFRCM	OTG_DOEPMSK_XFRCM283,9593
#define OTG_DIEPCTL0_EPENA	OTG_DIEPCTL0_EPENA286,9700
#define OTG_DIEPCTL0_EPDIS	OTG_DIEPCTL0_EPDIS287,9738
#define OTG_DIEPCTLX_SD0PID	OTG_DIEPCTLX_SD0PID289,9804
#define OTG_DIEPCTL0_SNAK	OTG_DIEPCTL0_SNAK290,9843
#define OTG_DIEPCTL0_CNAK	OTG_DIEPCTL0_CNAK291,9880
#define OTG_DIEPCTL0_TXFNUM_MASK	OTG_DIEPCTL0_TXFNUM_MASK292,9917
#define OTG_DIEPCTL0_STALL	OTG_DIEPCTL0_STALL293,9962
#define OTG_DIEPCTL0_EPTYP_MASK	OTG_DIEPCTL0_EPTYP_MASK295,10024
#define OTG_DIEPCTL0_NAKSTS	OTG_DIEPCTL0_NAKSTS296,10069
#define OTG_DIEPCTL0_USBAEP	OTG_DIEPCTL0_USBAEP298,10132
#define OTG_DIEPCTL0_MPSIZ_MASK	OTG_DIEPCTL0_MPSIZ_MASK300,10198
#define OTG_DIEPCTL0_MPSIZ_64	OTG_DIEPCTL0_MPSIZ_64301,10242
#define OTG_DIEPCTL0_MPSIZ_32	OTG_DIEPCTL0_MPSIZ_32302,10284
#define OTG_DIEPCTL0_MPSIZ_16	OTG_DIEPCTL0_MPSIZ_16303,10326
#define OTG_DIEPCTL0_MPSIZ_8	OTG_DIEPCTL0_MPSIZ_8304,10368
#define OTG_DOEPCTL0_EPENA	OTG_DOEPCTL0_EPENA307,10482
#define OTG_DOEPCTL0_EPDIS	OTG_DOEPCTL0_EPDIS308,10520
#define OTG_DOEPCTLX_SD0PID	OTG_DOEPCTLX_SD0PID310,10586
#define OTG_DOEPCTL0_SNAK	OTG_DOEPCTL0_SNAK311,10625
#define OTG_DOEPCTL0_CNAK	OTG_DOEPCTL0_CNAK312,10662
#define OTG_DOEPCTL0_STALL	OTG_DOEPCTL0_STALL314,10727
#define OTG_DOEPCTL0_SNPM	OTG_DOEPCTL0_SNPM315,10765
#define OTG_DOEPCTL0_EPTYP_MASK	OTG_DOEPCTL0_EPTYP_MASK316,10802
#define OTG_DOEPCTL0_NAKSTS	OTG_DOEPCTL0_NAKSTS317,10847
#define OTG_DOEPCTL0_USBAEP	OTG_DOEPCTL0_USBAEP319,10910
#define OTG_DOEPCTL0_MPSIZ_MASK	OTG_DOEPCTL0_MPSIZ_MASK321,10976
#define OTG_DOEPCTL0_MPSIZ_64	OTG_DOEPCTL0_MPSIZ_64322,11020
#define OTG_DOEPCTL0_MPSIZ_32	OTG_DOEPCTL0_MPSIZ_32323,11062
#define OTG_DOEPCTL0_MPSIZ_16	OTG_DOEPCTL0_MPSIZ_16324,11104
#define OTG_DOEPCTL0_MPSIZ_8	OTG_DOEPCTL0_MPSIZ_8325,11146
#define OTG_DIEPINTX_TXFE	OTG_DIEPINTX_TXFE329,11278
#define OTG_DIEPINTX_INEPNE	OTG_DIEPINTX_INEPNE330,11314
#define OTG_DIEPINTX_ITTXFE	OTG_DIEPINTX_ITTXFE332,11375
#define OTG_DIEPINTX_TOC	OTG_DIEPINTX_TOC333,11413
#define OTG_DIEPINTX_EPDISD	OTG_DIEPINTX_EPDISD335,11471
#define OTG_DIEPINTX_XFRC	OTG_DIEPINTX_XFRC336,11509
#define OTG_DOEPINTX_B2BSTUP	OTG_DOEPINTX_B2BSTUP340,11636
#define OTG_DOEPINTX_OTEPDIS	OTG_DOEPINTX_OTEPDIS342,11698
#define OTG_DOEPINTX_STUP	OTG_DOEPINTX_STUP343,11737
#define OTG_DOEPINTX_EPDISD	OTG_DOEPINTX_EPDISD345,11796
#define OTG_DOEPINTX_XFRC	OTG_DOEPINTX_XFRC346,11834
#define OTG_DIEPSIZ0_STUPCNT_1	OTG_DIEPSIZ0_STUPCNT_1350,11966
#define OTG_DIEPSIZ0_STUPCNT_2	OTG_DIEPSIZ0_STUPCNT_2351,12010
#define OTG_DIEPSIZ0_STUPCNT_3	OTG_DIEPSIZ0_STUPCNT_3352,12054
#define OTG_DIEPSIZ0_STUPCNT_MASK	OTG_DIEPSIZ0_STUPCNT_MASK353,12098
#define OTG_DIEPSIZ0_PKTCNT	OTG_DIEPSIZ0_PKTCNT355,12172
#define OTG_DIEPSIZ0_XFRSIZ_MASK	OTG_DIEPSIZ0_XFRSIZ_MASK357,12238
#define OTG_HNPTXFSIZ_PTXFD_MASK	OTG_HNPTXFSIZ_PTXFD_MASK364,12424
#define OTG_HNPTXFSIZ_PTXSA_MASK	OTG_HNPTXFSIZ_PTXSA_MASK365,12470
#define OTG_HPTXFSIZ_PTXFD_MASK	OTG_HPTXFSIZ_PTXFD_MASK368,12584
#define OTG_HPTXFSIZ_PTXSA_MASK	OTG_HPTXFSIZ_PTXSA_MASK369,12630
#define OTG_HCFG_FSLSS	OTG_HCFG_FSLSS373,12753
#define OTG_HCFG_FSLSPCS_48MHz	OTG_HCFG_FSLSPCS_48MHz374,12786
#define OTG_HCFG_FSLSPCS_6MHz	OTG_HCFG_FSLSPCS_6MHz375,12828
#define OTG_HCFG_FSLSPCS_MASK	OTG_HCFG_FSLSPCS_MASK376,12869
#define OTG_HFIR_FRIVL_MASK	OTG_HFIR_FRIVL_MASK380,12989
#define OTG_HFNUM_FTREM_MASK	OTG_HFNUM_FTREM_MASK383,13102
#define OTG_HFNUM_FRNUM_MASK	OTG_HFNUM_FRNUM_MASK384,13145
#define OTG_HPTXSTS_PTXQTOP_MASK	OTG_HPTXSTS_PTXQTOP_MASK387,13263
#define OTG_HPTXSTS_PTXQTOP_ODDFRM	OTG_HPTXSTS_PTXQTOP_ODDFRM388,13311
#define OTG_HPTXSTS_PTXQTOP_EVENFRM	OTG_HPTXSTS_PTXQTOP_EVENFRM389,13356
#define OTG_HPTXSTS_PTXQTOP_CHANNEL_NUMBER_MASK	OTG_HPTXSTS_PTXQTOP_CHANNEL_NUMBER_MASK390,13402
#define OTG_HPTXSTS_PTXQTOP_ENDPOINT_NUMBER_MASK	OTG_HPTXSTS_PTXQTOP_ENDPOINT_NUMBER_MASK391,13461
#define OTG_HPTXSTS_PTXQTOP_TYPE_INOUT	OTG_HPTXSTS_PTXQTOP_TYPE_INOUT392,13520
#define OTG_HPTXSTS_PTXQTOP_TYPE_ZEROLENGTH	OTG_HPTXSTS_PTXQTOP_TYPE_ZEROLENGTH393,13572
#define OTG_HPTXSTS_PTXQTOP_TYPE_DISABLECMD	OTG_HPTXSTS_PTXQTOP_TYPE_DISABLECMD394,13628
#define OTG_HPTXSTS_PTXQTOP_TERMINATE	OTG_HPTXSTS_PTXQTOP_TERMINATE395,13684
#define OTG_HPTXSTS_PTXQSAV_MASK	OTG_HPTXSTS_PTXQSAV_MASK396,13732
#define OTG_HPTXSTS_PTXFSAVL_MASK	OTG_HPTXSTS_PTXFSAVL_MASK397,13780
#define OTG_HAINTMSK_HAINT_MASK	OTG_HAINTMSK_HAINT_MASK401,13922
#define OTG_HAINTMSK_HAINTM_MASK	OTG_HAINTMSK_HAINTM_MASK405,14064
#define OTG_HPRT_PSPD_HIGH	OTG_HPRT_PSPD_HIGH409,14198
#define OTG_HPRT_PSPD_FULL	OTG_HPRT_PSPD_FULL410,14238
#define OTG_HPRT_PSPD_LOW	OTG_HPRT_PSPD_LOW411,14278
#define OTG_HPRT_PSPD_MASK	OTG_HPRT_PSPD_MASK412,14317
#define OTG_HPRT_PTCTL_DISABLED	OTG_HPRT_PTCTL_DISABLED413,14357
#define OTG_HPRT_PTCTL_J	OTG_HPRT_PTCTL_J414,14402
#define OTG_HPRT_PTCTL_K	OTG_HPRT_PTCTL_K415,14440
#define OTG_HPRT_PTCTL_SE0_NAK	OTG_HPRT_PTCTL_SE0_NAK416,14478
#define OTG_HPRT_PTCTL_PACKET	OTG_HPRT_PTCTL_PACKET417,14522
#define OTG_HPRT_PTCTL_FORCE_ENABLE	OTG_HPRT_PTCTL_FORCE_ENABLE418,14565
#define OTG_HPRT_PPWR	OTG_HPRT_PPWR419,14613
#define OTG_HPRT_PLSTS_DM	OTG_HPRT_PLSTS_DM420,14647
#define OTG_HPRT_PLSTS_DP	OTG_HPRT_PLSTS_DP421,14684
#define OTG_HPRT_PRST	OTG_HPRT_PRST423,14744
#define OTG_HPRT_PSUSP	OTG_HPRT_PSUSP424,14776
#define OTG_HPRT_PRES	OTG_HPRT_PRES425,14809
#define OTG_HPRT_POCCHNG	OTG_HPRT_POCCHNG426,14841
#define OTG_HPRT_POCA	OTG_HPRT_POCA427,14875
#define OTG_HPRT_PENCHNG	OTG_HPRT_PENCHNG428,14907
#define OTG_HPRT_PENA	OTG_HPRT_PENA429,14941
#define OTG_HPRT_PCDET	OTG_HPRT_PCDET430,14973
#define OTG_HPRT_PCSTS	OTG_HPRT_PCSTS431,15006
#define OTG_HCCHAR_CHENA	OTG_HCCHAR_CHENA434,15104
#define OTG_HCCHAR_CHDIS	OTG_HCCHAR_CHDIS435,15140
#define OTG_HCCHAR_ODDFRM	OTG_HCCHAR_ODDFRM436,15176
#define OTG_HCCHAR_DAD_MASK	OTG_HCCHAR_DAD_MASK437,15213
#define OTG_HCCHAR_MCNT_1	OTG_HCCHAR_MCNT_1438,15255
#define OTG_HCCHAR_MCNT_2	OTG_HCCHAR_MCNT_2439,15294
#define OTG_HCCHAR_MCNT_3	OTG_HCCHAR_MCNT_3440,15333
#define OTG_HCCHAR_MCNT_MASK	OTG_HCCHAR_MCNT_MASK441,15372
#define OTG_HCCHAR_EPTYP_CONTROL	OTG_HCCHAR_EPTYP_CONTROL442,15414
#define OTG_HCCHAR_EPTYP_ISOCHRONOUS	OTG_HCCHAR_EPTYP_ISOCHRONOUS443,15457
#define OTG_HCCHAR_EPTYP_BULK	OTG_HCCHAR_EPTYP_BULK444,15504
#define OTG_HCCHAR_EPTYP_INTERRUPT	OTG_HCCHAR_EPTYP_INTERRUPT445,15545
#define OTG_HCCHAR_EPTYP_MASK	OTG_HCCHAR_EPTYP_MASK446,15590
#define OTG_HCCHAR_LSDEV	OTG_HCCHAR_LSDEV447,15631
#define OTG_HCCHAR_EPDIR_OUT	OTG_HCCHAR_EPDIR_OUT449,15691
#define OTG_HCCHAR_EPDIR_IN	OTG_HCCHAR_EPDIR_IN450,15731
#define OTG_HCCHAR_EPDIR_MASK	OTG_HCCHAR_EPDIR_MASK451,15770
#define OTG_HCCHAR_EPNUM_MASK	OTG_HCCHAR_EPNUM_MASK452,15811
#define OTG_HCCHAR_MPSIZ_MASK	OTG_HCCHAR_MPSIZ_MASK453,15854
#define OTG_HCINT_DTERR	OTG_HCINT_DTERR457,15984
#define OTG_HCINT_FRMOR	OTG_HCINT_FRMOR458,16019
#define OTG_HCINT_BBERR	OTG_HCINT_BBERR459,16053
#define OTG_HCINT_TXERR	OTG_HCINT_TXERR460,16087
#define OTG_HCINT_NYET	OTG_HCINT_NYET462,16164
#define OTG_HCINT_ACK	OTG_HCINT_ACK463,16197
#define OTG_HCINT_NAK	OTG_HCINT_NAK464,16229
#define OTG_HCINT_STALL	OTG_HCINT_STALL465,16261
#define OTG_HCINT_AHBERR	OTG_HCINT_AHBERR467,16340
#define OTG_HCINT_CHH	OTG_HCINT_CHH468,16374
#define OTG_HCINT_XFRC	OTG_HCINT_XFRC469,16406
#define OTG_HCINTMSK_DTERRM	OTG_HCINTMSK_DTERRM473,16533
#define OTG_HCINTMSK_FRMORM	OTG_HCINTMSK_FRMORM474,16572
#define OTG_HCINTMSK_BBERRM	OTG_HCINTMSK_BBERRM475,16610
#define OTG_HCINTMSK_TXERRM	OTG_HCINTMSK_TXERRM476,16648
#define OTG_HCINTMSK_NYET	OTG_HCINTMSK_NYET478,16732
#define OTG_HCINTMSK_ACKM	OTG_HCINTMSK_ACKM479,16768
#define OTG_HCINTMSK_NAKM	OTG_HCINTMSK_NAKM480,16804
#define OTG_HCINTMSK_STALLM	OTG_HCINTMSK_STALLM481,16840
#define OTG_HCINTMSK_AHBERR	OTG_HCINTMSK_AHBERR483,16926
#define OTG_HCINTMSK_CHHM	OTG_HCINTMSK_CHHM484,16964
#define OTG_HCINTMSK_XFRCM	OTG_HCINTMSK_XFRCM485,17000
#define OTG_HCTSIZ_DOPING	OTG_HCTSIZ_DOPING489,17146
#define OTG_HCTSIZ_DPID_DATA0	OTG_HCTSIZ_DPID_DATA0490,17182
#define OTG_HCTSIZ_DPID_DATA1	OTG_HCTSIZ_DPID_DATA1491,17224
#define OTG_HCTSIZ_DPID_DATA2	OTG_HCTSIZ_DPID_DATA2492,17266
#define OTG_HCTSIZ_DPID_MDATA	OTG_HCTSIZ_DPID_MDATA493,17308
#define OTG_HCTSIZ_DPID_MASK	OTG_HCTSIZ_DPID_MASK494,17350
#define OTG_HCTSIZ_PKTCNT_MASK	OTG_HCTSIZ_PKTCNT_MASK495,17391
#define OTG_HCTSIZ_XFRSIZ_MASK	OTG_HCTSIZ_XFRSIZ_MASK496,17436

../../../../libopencm3/include/libopencm3/usb/dwc/otg_hs.h,4887
#define LIBOPENCM3_USB_DWC_OTG_HS_HLIBOPENCM3_USB_DWC_OTG_HS_H25,909
#define OTG_HCSPLT(OTG_HCSPLT40,1329
#define OTG_HCDMA(OTG_HCDMA41,1371
#define OTG_DEACHHINT	OTG_DEACHHINT44,1460
#define OTG_DEACHHINTMSK	OTG_DEACHHINTMSK45,1489
#define OTG_DIEPEACHMSK1	OTG_DIEPEACHMSK146,1520
#define OTG_DOEPEACHMSK1	OTG_DOEPEACHMSK147,1551
#define OTG_DIEPDMA(OTG_DIEPDMA48,1582
#define OTG_DOEPDMA(OTG_DOEPDMA49,1625
#define OTG_HS_GOTGCTL	OTG_HS_GOTGCTL56,1793
#define OTG_HS_GOTGINT	OTG_HS_GOTGINT57,1855
#define OTG_HS_GAHBCFG	OTG_HS_GAHBCFG58,1917
#define OTG_HS_GUSBCFG	OTG_HS_GUSBCFG59,1979
#define OTG_HS_GRSTCTL	OTG_HS_GRSTCTL60,2041
#define OTG_HS_GINTSTS	OTG_HS_GINTSTS61,2103
#define OTG_HS_GINTMSK	OTG_HS_GINTMSK62,2165
#define OTG_HS_GRXSTSR	OTG_HS_GRXSTSR63,2227
#define OTG_HS_GRXSTSP	OTG_HS_GRXSTSP64,2289
#define OTG_HS_GRXFSIZ	OTG_HS_GRXFSIZ65,2351
#define OTG_HS_GNPTXFSIZ	OTG_HS_GNPTXFSIZ66,2413
#define OTG_HS_GNPTXSTS	OTG_HS_GNPTXSTS67,2478
#define OTG_HS_GCCFG	OTG_HS_GCCFG68,2542
#define OTG_HS_CID	OTG_HS_CID69,2600
#define OTG_HS_HPTXFSIZ	OTG_HS_HPTXFSIZ70,2654
#define OTG_HS_DIEPTXF(OTG_HS_DIEPTXF71,2718
#define OTG_HS_HCFG	OTG_HS_HCFG74,2831
#define OTG_HS_HFIR	OTG_HS_HFIR75,2887
#define OTG_HS_HFNUM	OTG_HS_HFNUM76,2943
#define OTG_HS_HPTXSTS	OTG_HS_HPTXSTS77,3001
#define OTG_HS_HAINT	OTG_HS_HAINT78,3063
#define OTG_HS_HAINTMSK	OTG_HS_HAINTMSK79,3121
#define OTG_HS_HPRT	OTG_HS_HPRT80,3185
#define OTG_HS_HCCHAR(OTG_HS_HCCHAR81,3241
#define OTG_HS_HCSPLT(OTG_HS_HCSPLT82,3306
#define OTG_HS_HCINT(OTG_HS_HCINT83,3371
#define OTG_HS_HCINTMSK(OTG_HS_HCINTMSK84,3435
#define OTG_HS_HCTSIZ(OTG_HS_HCTSIZ85,3504
#define OTG_HS_HCDMA(OTG_HS_HCDMA86,3569
#define OTG_HS_DCFG	OTG_HS_DCFG89,3681
#define OTG_HS_DCTL	OTG_HS_DCTL90,3737
#define OTG_HS_DSTS	OTG_HS_DSTS91,3793
#define OTG_HS_DIEPMSK	OTG_HS_DIEPMSK92,3849
#define OTG_HS_DOEPMSK	OTG_HS_DOEPMSK93,3911
#define OTG_HS_DAINT	OTG_HS_DAINT94,3973
#define OTG_HS_DAINTMSK	OTG_HS_DAINTMSK95,4031
#define OTG_HS_DVBUSDIS	OTG_HS_DVBUSDIS96,4095
#define OTG_HS_DVBUSPULSE	OTG_HS_DVBUSPULSE97,4159
#define OTG_HS_DIEPEMPMSK	OTG_HS_DIEPEMPMSK98,4226
#define OTG_HS_DIEPCTL0	OTG_HS_DIEPCTL099,4293
#define OTG_HS_DIEPCTL(OTG_HS_DIEPCTL100,4357
#define OTG_HS_DOEPCTL0	OTG_HS_DOEPCTL0101,4424
#define OTG_HS_DOEPCTL(OTG_HS_DOEPCTL102,4488
#define OTG_HS_DIEPINT(OTG_HS_DIEPINT103,4555
#define OTG_HS_DOEPINT(OTG_HS_DOEPINT104,4622
#define OTG_HS_DIEPTSIZ0	OTG_HS_DIEPTSIZ0105,4689
#define OTG_HS_DOEPTSIZ0	OTG_HS_DOEPTSIZ0106,4754
#define OTG_HS_DIEPTSIZ(OTG_HS_DIEPTSIZ107,4819
#define OTG_HS_DTXFSTS(OTG_HS_DTXFSTS109,4895
#define OTG_HS_DOEPTSIZ(OTG_HS_DOEPTSIZ110,4962
#define OTG_HS_DEACHHINT	OTG_HS_DEACHHINT112,5038
#define OTG_HS_DEACHHINTMSK	OTG_HS_DEACHHINTMSK113,5103
#define OTG_HS_DIEPEACHMSK	OTG_HS_DIEPEACHMSK114,5174
#define OTG_HS_DOEPEACHMSK	OTG_HS_DOEPEACHMSK115,5244
#define OTG_HS_DIEPDMA(OTG_HS_DIEPDMA116,5314
#define OTG_HS_DOEPDMA(OTG_HS_DOEPDMA117,5381
#define OTG_HS_PCGCCTL	OTG_HS_PCGCCTL120,5506
#define OTG_HS_FIFO(OTG_HS_FIFO123,5586
#define OTG_DEACHHINT_OEP1INT	OTG_DEACHHINT_OEP1INT128,5768
#define OTG_DEACHHINT_IEP1INT	OTG_DEACHHINT_IEP1INT130,5836
#define OTG_DIEPEACHMSK1_NAKM	OTG_DIEPEACHMSK1_NAKM135,6002
#define OTG_DIEPEACHMSK1_BIM	OTG_DIEPEACHMSK1_BIM137,6071
#define OTG_DIEPEACHMSK1_TXFURM	OTG_DIEPEACHMSK1_TXFURM138,6110
#define OTG_DIEPEACHMSK1_INEPNEM	OTG_DIEPEACHMSK1_INEPNEM140,6175
#define OTG_DIEPEACHMSK1_INEPNMM	OTG_DIEPEACHMSK1_INEPNMM141,6217
#define OTG_DIEPEACHMSK1_ITTXFEMSK	OTG_DIEPEACHMSK1_ITTXFEMSK142,6259
#define OTG_DIEPEACHMSK1_TOM	OTG_DIEPEACHMSK1_TOM143,6303
#define OTG_DIEPEACHMSK1_EPDM	OTG_DIEPEACHMSK1_EPDM145,6365
#define OTG_DIEPEACHMSK1_XFRCM	OTG_DIEPEACHMSK1_XFRCM146,6405
#define OTG_DOEPEACHMSK1_NYETM	OTG_DOEPEACHMSK1_NYETM150,6550
#define OTG_DOEPEACHMSK1_NAKM	OTG_DOEPEACHMSK1_NAKM151,6592
#define OTG_DOEPEACHMSK1_BERRM	OTG_DOEPEACHMSK1_BERRM152,6633
#define OTG_DOEPEACHMSK1_BIM	OTG_DOEPEACHMSK1_BIM154,6703
#define OTG_DOEPEACHMSK1_OPEM	OTG_DOEPEACHMSK1_OPEM155,6742
#define OTG_DOEPEACHMSK1_AHBERRM	OTG_DOEPEACHMSK1_AHBERRM157,6808
#define OTG_DOEPEACHMSK1_EPDM	OTG_DOEPEACHMSK1_EPDM158,6850
#define OTG_DOEPEACHMSK1_XFRCM	OTG_DOEPEACHMSK1_XFRCM159,6890
#define OTG_HCSPLT_SPLITEN	OTG_HCSPLT_SPLITEN163,7015
#define OTG_HCSPLT_COMPLSPLT	OTG_HCSPLT_COMPLSPLT165,7081
#define OTG_HCSPLT_XACTPOS_ALL	OTG_HCSPLT_XACTPOS_ALL166,7121
#define OTG_HCSPLT_XACTPOS_BEGIN	OTG_HCSPLT_XACTPOS_BEGIN167,7165
#define OTG_HCSPLT_XACTPOS_MID	OTG_HCSPLT_XACTPOS_MID168,7210
#define OTG_HCSPLT_XACTPOS_END	OTG_HCSPLT_XACTPOS_END169,7254
#define OTG_HCSPLT_HUBADDR_MASK	OTG_HCSPLT_HUBADDR_MASK170,7298
#define OTG_HCSPLT_PORTADDR_MASK	OTG_HCSPLT_PORTADDR_MASK171,7343

../../../../libopencm3/include/libopencm3/usb/midi.h,4275
#define LIBOPENCM3_USB_MIDI_HLIBOPENCM3_USB_MIDI_H39,1164
#define USB_MIDI_SUBTYPE_MS_DESCRIPTOR_UNDEFINED USB_MIDI_SUBTYPE_MS_DESCRIPTOR_UNDEFINED49,1435
#define USB_MIDI_SUBTYPE_MS_HEADER	USB_MIDI_SUBTYPE_MS_HEADER50,1489
#define USB_MIDI_SUBTYPE_MIDI_IN_JACK	USB_MIDI_SUBTYPE_MIDI_IN_JACK51,1530
#define USB_MIDI_SUBTYPE_MIDI_OUT_JACK	USB_MIDI_SUBTYPE_MIDI_OUT_JACK52,1574
#define USB_MIDI_SUBTYPE_MIDI_ELEMENT	USB_MIDI_SUBTYPE_MIDI_ELEMENT53,1619
#define USB_MIDI_SUBTYPE_DESCRIPTOR_UNDEFINED	USB_MIDI_SUBTYPE_DESCRIPTOR_UNDEFINED56,1731
#define USB_MIDI_SUBTYPE_MS_GENERAL	USB_MIDI_SUBTYPE_MS_GENERAL57,1782
#define USB_MIDI_JACK_TYPE_UNDEFINED	USB_MIDI_JACK_TYPE_UNDEFINED60,1875
#define USB_MIDI_JACK_TYPE_EMBEDDED	USB_MIDI_JACK_TYPE_EMBEDDED61,1918
#define USB_MIDI_JACK_TYPE_EXTERNAL	USB_MIDI_JACK_TYPE_EXTERNAL62,1960
#define USB_MIDI_EP_CONTROL_UNDEFINED	USB_MIDI_EP_CONTROL_UNDEFINED65,2051
#define USB_MIDI_ASSOCIATION_CONTROL	USB_MIDI_ASSOCIATION_CONTROL66,2095
struct usb_midi_header_descriptor {usb_midi_header_descriptor70,2203
	uint8_t bLength;bLength71,2239
	uint8_t bDescriptorType;bDescriptorType72,2257
	uint8_t bDescriptorSubtype;bDescriptorSubtype73,2283
	uint16_t bcdMSC;bcdMSC74,2312
	uint16_t wTotalLength;wTotalLength75,2330
struct usb_midi_in_jack_descriptor {usb_midi_in_jack_descriptor79,2423
	uint8_t bLength;bLength80,2460
	uint8_t bDescriptorType;bDescriptorType81,2478
	uint8_t bDescriptorSubtype;bDescriptorSubtype82,2504
	uint8_t bJackType;bJackType83,2533
	uint8_t bJackID;bJackID84,2553
	uint8_t iJack;iJack85,2571
struct usb_midi_out_jack_descriptor_head {usb_midi_out_jack_descriptor_head89,2664
	uint8_t bLength;bLength90,2707
	uint8_t bDescriptorType;bDescriptorType91,2725
	uint8_t bDescriptorSubtype;bDescriptorSubtype92,2751
	uint8_t bJackType;bJackType93,2780
	uint8_t bJackID;bJackID94,2800
	uint8_t bNrInputPins;bNrInputPins95,2818
struct usb_midi_out_jack_descriptor_body {usb_midi_out_jack_descriptor_body100,2929
	uint8_t baSourceID;baSourceID102,2983
	uint8_t baSourcePin;baSourcePin103,3004
struct usb_midi_out_jack_descriptor_tail {usb_midi_out_jack_descriptor_tail108,3114
	uint8_t iJack;iJack110,3168
struct usb_midi_out_jack_descriptor {usb_midi_out_jack_descriptor118,3367
	struct usb_midi_out_jack_descriptor_head head;head119,3405
	struct usb_midi_out_jack_descriptor_body source[1];source120,3453
	struct usb_midi_out_jack_descriptor_tail tail;tail121,3506
struct usb_midi_element_descriptor_head {usb_midi_element_descriptor_head125,3630
	uint8_t bLength;bLength126,3672
	uint8_t bDescriptorType;bDescriptorType127,3690
	uint8_t bDescriptorSubtype;bDescriptorSubtype128,3716
	uint8_t bElementID;bElementID129,3745
	uint8_t bNrInputPins;bNrInputPins130,3766
struct usb_midi_element_descriptor_body {usb_midi_element_descriptor_body135,3876
	uint8_t baSourceID;baSourceID137,3929
	uint8_t baSourcePin;baSourcePin138,3950
struct usb_midi_element_descriptor_tail {usb_midi_element_descriptor_tail143,4059
	uint8_t bNrOutputPins;bNrOutputPins145,4112
	uint8_t bInTerminalLink;bInTerminalLink146,4136
	uint8_t bOutTerminalLink;bOutTerminalLink147,4162
	uint8_t bElCapsSize;bElCapsSize148,4189
	uint16_t bmElementCaps; /* host cannot assume this is 16-bit but devicebmElementCaps149,4211
	uint8_t iElement;iElement152,4360
struct usb_midi_element_descriptor {usb_midi_element_descriptor160,4561
	struct usb_midi_element_descriptor_head head;head161,4598
	struct usb_midi_element_descriptor_body source[1];source162,4645
	struct usb_midi_element_descriptor_tail tail;tail163,4697
struct usb_midi_endpoint_descriptor_head {usb_midi_endpoint_descriptor_head167,4844
	uint8_t bLength;bLength168,4887
	uint8_t bDescriptorType;bDescriptorType169,4905
	uint8_t bDescriptorSubType;bDescriptorSubType170,4931
	uint8_t bNumEmbMIDIJack;bNumEmbMIDIJack171,4960
struct usb_midi_endpoint_descriptor_body {usb_midi_endpoint_descriptor_body175,5086
	uint8_t baAssocJackID;baAssocJackID176,5129
struct usb_midi_endpoint_descriptor {usb_midi_endpoint_descriptor184,5359
	struct usb_midi_endpoint_descriptor_head head;head185,5397
	struct usb_midi_endpoint_descriptor_body jack[1];jack186,5445

../../../../libopencm3/include/libopencm3/usb/cdc.h,3307
#define __CDC_H__CDC_H39,1138
#define USB_CLASS_CDC	USB_CLASS_CDC49,1367
#define USB_CDC_SUBCLASS_DLCM	USB_CDC_SUBCLASS_DLCM52,1432
#define USB_CDC_SUBCLASS_ACM	USB_CDC_SUBCLASS_ACM53,1468
#define USB_CDC_PROTOCOL_NONE	USB_CDC_PROTOCOL_NONE57,1582
#define USB_CDC_PROTOCOL_AT	USB_CDC_PROTOCOL_AT58,1618
#define USB_CLASS_DATA	USB_CLASS_DATA62,1704
#define CS_INTERFACE	CS_INTERFACE65,1793
#define CS_ENDPOINT	CS_ENDPOINT66,1821
#define USB_CDC_TYPE_HEADER	USB_CDC_TYPE_HEADER70,1935
#define USB_CDC_TYPE_CALL_MANAGEMENT	USB_CDC_TYPE_CALL_MANAGEMENT71,1969
#define USB_CDC_TYPE_ACM	USB_CDC_TYPE_ACM72,2011
#define USB_CDC_TYPE_UNION	USB_CDC_TYPE_UNION74,2052
struct usb_cdc_header_descriptor {usb_cdc_header_descriptor78,2152
	uint8_t bFunctionLength;bFunctionLength79,2187
	uint8_t bDescriptorType;bDescriptorType80,2213
	uint8_t bDescriptorSubtype;bDescriptorSubtype81,2239
	uint16_t bcdCDC;bcdCDC82,2268
struct usb_cdc_union_descriptor {usb_cdc_union_descriptor86,2368
	uint8_t bFunctionLength;bFunctionLength87,2402
	uint8_t bDescriptorType;bDescriptorType88,2428
	uint8_t bDescriptorSubtype;bDescriptorSubtype89,2454
	uint8_t bControlInterface;bControlInterface90,2483
	uint8_t bSubordinateInterface0;bSubordinateInterface091,2511
struct usb_cdc_call_management_descriptor {usb_cdc_call_management_descriptor102,2788
	uint8_t bFunctionLength;bFunctionLength103,2832
	uint8_t bDescriptorType;bDescriptorType104,2858
	uint8_t bDescriptorSubtype;bDescriptorSubtype105,2884
	uint8_t bmCapabilities;bmCapabilities106,2913
	uint8_t bDataInterface;bDataInterface107,2938
struct usb_cdc_acm_descriptor {usb_cdc_acm_descriptor111,3056
	uint8_t bFunctionLength;bFunctionLength112,3088
	uint8_t bDescriptorType;bDescriptorType113,3114
	uint8_t bDescriptorSubtype;bDescriptorSubtype114,3140
	uint8_t bmCapabilities;bmCapabilities115,3169
#define USB_CDC_REQ_SET_LINE_CODING	USB_CDC_REQ_SET_LINE_CODING120,3297
#define USB_CDC_REQ_GET_LINE_CODING	USB_CDC_REQ_GET_LINE_CODING121,3339
#define USB_CDC_REQ_SET_CONTROL_LINE_STATE	USB_CDC_REQ_SET_CONTROL_LINE_STATE122,3381
struct usb_cdc_line_coding {usb_cdc_line_coding126,3478
	uint32_t dwDTERate;dwDTERate127,3507
	uint8_t bCharFormat;bCharFormat128,3528
	uint8_t bParityType;bParityType129,3550
	uint8_t bDataBits;bDataBits130,3572
enum usb_cdc_line_coding_bCharFormat {usb_cdc_line_coding_bCharFormat133,3620
	USB_CDC_1_STOP_BITS			= 0,USB_CDC_1_STOP_BITS134,3659
	USB_CDC_1_5_STOP_BITS			= 1,USB_CDC_1_5_STOP_BITS135,3687
	USB_CDC_2_STOP_BITS			= 2,USB_CDC_2_STOP_BITS136,3717
enum usb_cdc_line_coding_bParityType {usb_cdc_line_coding_bParityType139,3749
	USB_CDC_NO_PARITY			= 0,USB_CDC_NO_PARITY140,3788
	USB_CDC_ODD_PARITY			= 1,USB_CDC_ODD_PARITY141,3814
	USB_CDC_EVEN_PARITY			= 2,USB_CDC_EVEN_PARITY142,3841
	USB_CDC_MARK_PARITY			= 3,USB_CDC_MARK_PARITY143,3869
	USB_CDC_SPACE_PARITY			= 4,USB_CDC_SPACE_PARITY144,3897
#define USB_CDC_NOTIFY_SERIAL_STATE	USB_CDC_NOTIFY_SERIAL_STATE149,4010
struct usb_cdc_notification {usb_cdc_notification153,4092
	uint8_t bmRequestType;bmRequestType154,4122
	uint8_t bNotification;bNotification155,4146
	uint16_t wValue;wValue156,4170
	uint16_t wIndex;wIndex157,4188
	uint16_t wLength;wLength158,4206

../../../../libopencm3/include/libopencm3/usb/hid.h,1752
#define __HID_H__HID_H39,1138
#define USB_CLASS_HID	USB_CLASS_HID43,1176
#define USB_HID_SUBCLASS_NO USB_HID_SUBCLASS_NO46,1219
#define USB_HID_SUBCLASS_BOOT_INTERFACE USB_HID_SUBCLASS_BOOT_INTERFACE47,1249
#define USB_HID_INTERFACE_PROTOCOL_NONE USB_HID_INTERFACE_PROTOCOL_NONE50,1310
#define USB_HID_INTERFACE_PROTOCOL_KEYBOARD USB_HID_INTERFACE_PROTOCOL_KEYBOARD51,1352
#define USB_HID_INTERFACE_PROTOCOL_MOUSE USB_HID_INTERFACE_PROTOCOL_MOUSE52,1398
#define USB_HID_DT_HID USB_HID_DT_HID55,1460
#define USB_HID_DT_REPORT USB_HID_DT_REPORT56,1488
#define USB_HID_DT_PHYSICAL USB_HID_DT_PHYSICAL57,1519
#define USB_DT_HID USB_DT_HID59,1595
#define USB_DT_REPORT USB_DT_REPORT61,1675
#define USB_HID_REQ_TYPE_GET_REPORT USB_HID_REQ_TYPE_GET_REPORT64,1734
#define USB_HID_REQ_TYPE_GET_IDLE USB_HID_REQ_TYPE_GET_IDLE65,1775
#define USB_HID_REQ_TYPE_GET_PROTOCOL USB_HID_REQ_TYPE_GET_PROTOCOL66,1814
#define USB_HID_REQ_TYPE_SET_REPORT USB_HID_REQ_TYPE_SET_REPORT67,1857
#define USB_HID_REQ_TYPE_SET_IDLE USB_HID_REQ_TYPE_SET_IDLE68,1898
#define USB_HID_REQ_TYPE_SET_PROTOCOL USB_HID_REQ_TYPE_SET_PROTOCOL69,1937
#define USB_HID_REPORT_TYPE_INPUT USB_HID_REPORT_TYPE_INPUT72,2001
#define USB_HID_REPORT_TYPE_OUTPUT USB_HID_REPORT_TYPE_OUTPUT73,2037
#define USB_HID_REPORT_TYPE_FEATURE USB_HID_REPORT_TYPE_FEATURE74,2074
#define USB_HID_PROTOCOL_BOOT USB_HID_PROTOCOL_BOOT77,2133
#define USB_HID_PROTOCOL_REPORT USB_HID_PROTOCOL_REPORT78,2165
struct usb_hid_descriptor {usb_hid_descriptor80,2200
	uint8_t bLength;bLength81,2228
	uint8_t bDescriptorType;bDescriptorType82,2246
	uint16_t bcdHID;bcdHID83,2272
	uint8_t bCountryCode;bCountryCode84,2290
	uint8_t bNumDescriptors;bNumDescriptors85,2313

../../../../libopencm3/include/libopencm3/usb/msc.h,1170
#define __MSC_H__MSC_H41,1229
typedef struct _usbd_mass_storage usbd_mass_storage;usbd_mass_storage46,1300
#define USB_CLASS_MSC	USB_CLASS_MSC58,1643
#define USB_MSC_SUBCLASS_RBC	USB_MSC_SUBCLASS_RBC61,1714
#define USB_MSC_SUBCLASS_ATAPI	USB_MSC_SUBCLASS_ATAPI62,1749
#define USB_MSC_SUBCLASS_UFI	USB_MSC_SUBCLASS_UFI63,1786
#define USB_MSC_SUBCLASS_SCSI	USB_MSC_SUBCLASS_SCSI64,1821
#define USB_MSC_SUBCLASS_LOCKABLE	USB_MSC_SUBCLASS_LOCKABLE65,1857
#define USB_MSC_SUBCLASS_IEEE1667	USB_MSC_SUBCLASS_IEEE166766,1896
#define USB_MSC_PROTOCOL_CBI	USB_MSC_PROTOCOL_CBI69,2008
#define USB_MSC_PROTOCOL_CBI_ALT	USB_MSC_PROTOCOL_CBI_ALT70,2043
#define USB_MSC_PROTOCOL_BBB	USB_MSC_PROTOCOL_BBB71,2081
#define USB_MSC_REQ_CODES_ADSC	USB_MSC_REQ_CODES_ADSC74,2164
#define USB_MSC_REQ_CODES_GET	USB_MSC_REQ_CODES_GET75,2201
#define USB_MSC_REQ_CODES_PUT	USB_MSC_REQ_CODES_PUT76,2237
#define USB_MSC_REQ_CODES_GML	USB_MSC_REQ_CODES_GML77,2273
#define USB_MSC_REQ_CODES_BOMSR	USB_MSC_REQ_CODES_BOMSR78,2309
#define USB_MSC_REQ_BULK_ONLY_RESET	USB_MSC_REQ_BULK_ONLY_RESET81,2401
#define USB_MSC_REQ_GET_MAX_LUN	USB_MSC_REQ_GET_MAX_LUN82,2442

../../../../libopencm3/include/libopencmsis/dispatch/irqhandlers.h,0

../../../../libopencm3/include/libopencmsis/lpc17xx/irqhandlers.h,1733
#define WDT_IRQHandler WDT_IRQHandler9,229
#define TIMER0_IRQHandler TIMER0_IRQHandler10,260
#define TIMER1_IRQHandler TIMER1_IRQHandler11,297
#define TIMER2_IRQHandler TIMER2_IRQHandler12,334
#define TIMER3_IRQHandler TIMER3_IRQHandler13,371
#define UART0_IRQHandler UART0_IRQHandler14,408
#define UART1_IRQHandler UART1_IRQHandler15,443
#define UART2_IRQHandler UART2_IRQHandler16,478
#define UART3_IRQHandler UART3_IRQHandler17,513
#define PWM_IRQHandler PWM_IRQHandler18,548
#define I2C0_IRQHandler I2C0_IRQHandler19,579
#define I2C1_IRQHandler I2C1_IRQHandler20,612
#define I2C2_IRQHandler I2C2_IRQHandler21,645
#define SPI_IRQHandler SPI_IRQHandler22,678
#define SSP0_IRQHandler SSP0_IRQHandler23,709
#define SSP1_IRQHandler SSP1_IRQHandler24,742
#define PLL0_IRQHandler PLL0_IRQHandler25,775
#define RTC_IRQHandler RTC_IRQHandler26,808
#define EINT0_IRQHandler EINT0_IRQHandler27,839
#define EINT1_IRQHandler EINT1_IRQHandler28,874
#define EINT2_IRQHandler EINT2_IRQHandler29,909
#define EINT3_IRQHandler EINT3_IRQHandler30,944
#define ADC_IRQHandler ADC_IRQHandler31,979
#define BOD_IRQHandler BOD_IRQHandler32,1010
#define USB_IRQHandler USB_IRQHandler33,1041
#define CAN_IRQHandler CAN_IRQHandler34,1072
#define GPDMA_IRQHandler GPDMA_IRQHandler35,1103
#define I2S_IRQHandler I2S_IRQHandler36,1138
#define ETHERNET_IRQHandler ETHERNET_IRQHandler37,1169
#define RIT_IRQHandler RIT_IRQHandler38,1210
#define MOTOR_PWM_IRQHandler MOTOR_PWM_IRQHandler39,1241
#define QEI_IRQHandler QEI_IRQHandler40,1284
#define PLL1_IRQHandler PLL1_IRQHandler41,1315
#define USB_ACT_IRQHandler USB_ACT_IRQHandler42,1348
#define CAN_ACT_IRQHandler CAN_ACT_IRQHandler43,1387

../../../../libopencm3/include/libopencmsis/vf6xx/irqhandlers.h,6204
#define CPU2CPU_INT0_IRQHandler CPU2CPU_INT0_IRQHandler9,229
#define CPU2CPU_INT1_IRQHandler CPU2CPU_INT1_IRQHandler10,278
#define CPU2CPU_INT2_IRQHandler CPU2CPU_INT2_IRQHandler11,327
#define CPU2CPU_INT3_IRQHandler CPU2CPU_INT3_IRQHandler12,376
#define DIRECTED0_SEMA4_IRQHandler DIRECTED0_SEMA4_IRQHandler13,425
#define DIRECTED1_MCM_IRQHandler DIRECTED1_MCM_IRQHandler14,480
#define DIRECTED2_IRQHandler DIRECTED2_IRQHandler15,531
#define DIRECTED3_IRQHandler DIRECTED3_IRQHandler16,574
#define DMA0_IRQHandler DMA0_IRQHandler17,617
#define DMA0_ERROR_IRQHandler DMA0_ERROR_IRQHandler18,650
#define DMA1_IRQHandler DMA1_IRQHandler19,695
#define DMA1_ERROR_IRQHandler DMA1_ERROR_IRQHandler20,728
#define RESERVED0_IRQHandler RESERVED0_IRQHandler21,773
#define RESERVED1_IRQHandler RESERVED1_IRQHandler22,816
#define MSCM_ECC0_IRQHandler MSCM_ECC0_IRQHandler23,859
#define MSCM_ECC1_IRQHandler MSCM_ECC1_IRQHandler24,902
#define CSU_ALARM_IRQHandler CSU_ALARM_IRQHandler25,945
#define RESERVED2_IRQHandler RESERVED2_IRQHandler26,988
#define MSCM_ACTZS_IRQHandler MSCM_ACTZS_IRQHandler27,1031
#define RESERVED3_IRQHandler RESERVED3_IRQHandler28,1076
#define WDOG_A5_IRQHandler WDOG_A5_IRQHandler29,1119
#define WDOG_M4_IRQHandler WDOG_M4_IRQHandler30,1158
#define WDOG_SNVS_IRQHandler WDOG_SNVS_IRQHandler31,1197
#define CP1_BOOT_FAIL_IRQHandler CP1_BOOT_FAIL_IRQHandler32,1240
#define QSPI0_IRQHandler QSPI0_IRQHandler33,1291
#define QSPI1_IRQHandler QSPI1_IRQHandler34,1326
#define DDRMC_IRQHandler DDRMC_IRQHandler35,1361
#define SDHC0_IRQHandler SDHC0_IRQHandler36,1396
#define SDHC1_IRQHandler SDHC1_IRQHandler37,1431
#define RESERVED4_IRQHandler RESERVED4_IRQHandler38,1466
#define DCU0_IRQHandler DCU0_IRQHandler39,1509
#define DCU1_IRQHandler DCU1_IRQHandler40,1542
#define VIU_IRQHandler VIU_IRQHandler41,1575
#define RESERVED5_IRQHandler RESERVED5_IRQHandler42,1606
#define RESERVED6_IRQHandler RESERVED6_IRQHandler43,1649
#define RLE_IRQHandler RLE_IRQHandler44,1692
#define SEG_LCD_IRQHandler SEG_LCD_IRQHandler45,1723
#define RESERVED7_IRQHandler RESERVED7_IRQHandler46,1762
#define RESERVED8_IRQHandler RESERVED8_IRQHandler47,1805
#define PIT_IRQHandler PIT_IRQHandler48,1848
#define LPTIMER0_IRQHandler LPTIMER0_IRQHandler49,1879
#define RESERVED9_IRQHandler RESERVED9_IRQHandler50,1920
#define FLEXTIMER0_IRQHandler FLEXTIMER0_IRQHandler51,1963
#define FLEXTIMER1_IRQHandler FLEXTIMER1_IRQHandler52,2008
#define FLEXTIMER2_IRQHandler FLEXTIMER2_IRQHandler53,2053
#define FLEXTIMER3_IRQHandler FLEXTIMER3_IRQHandler54,2098
#define RESERVED10_IRQHandler RESERVED10_IRQHandler55,2143
#define RESERVED11_IRQHandler RESERVED11_IRQHandler56,2188
#define RESERVED12_IRQHandler RESERVED12_IRQHandler57,2233
#define RESERVED13_IRQHandler RESERVED13_IRQHandler58,2278
#define USBPHY0_IRQHandler USBPHY0_IRQHandler59,2323
#define USBPHY1_IRQHandler USBPHY1_IRQHandler60,2362
#define RESERVED14_IRQHandler RESERVED14_IRQHandler61,2401
#define ADC0_IRQHandler ADC0_IRQHandler62,2446
#define ADC1_IRQHandler ADC1_IRQHandler63,2479
#define DAC0_IRQHandler DAC0_IRQHandler64,2512
#define DAC1_IRQHandler DAC1_IRQHandler65,2545
#define RESERVED15_IRQHandler RESERVED15_IRQHandler66,2578
#define FLEXCAN0_IRQHandler FLEXCAN0_IRQHandler67,2623
#define FLEXCAN1_IRQHandler FLEXCAN1_IRQHandler68,2664
#define RESERVED16_IRQHandler RESERVED16_IRQHandler69,2705
#define UART0_IRQHandler UART0_IRQHandler70,2750
#define UART1_IRQHandler UART1_IRQHandler71,2785
#define UART2_IRQHandler UART2_IRQHandler72,2820
#define UART3_IRQHandler UART3_IRQHandler73,2855
#define UART4_IRQHandler UART4_IRQHandler74,2890
#define UART5_IRQHandler UART5_IRQHandler75,2925
#define SPI0_IRQHandler SPI0_IRQHandler76,2960
#define SPI1_IRQHandler SPI1_IRQHandler77,2993
#define SPI2_IRQHandler SPI2_IRQHandler78,3026
#define SPI3_IRQHandler SPI3_IRQHandler79,3059
#define I2C0_IRQHandler I2C0_IRQHandler80,3092
#define I2C1_IRQHandler I2C1_IRQHandler81,3125
#define I2C2_IRQHandler I2C2_IRQHandler82,3158
#define I2C3_IRQHandler I2C3_IRQHandler83,3191
#define USBC0_IRQHandler USBC0_IRQHandler84,3224
#define USBC1_IRQHandler USBC1_IRQHandler85,3259
#define RESERVED17_IRQHandler RESERVED17_IRQHandler86,3294
#define ENET0_IRQHandler ENET0_IRQHandler87,3339
#define ENET1_IRQHandler ENET1_IRQHandler88,3374
#define ENET0_1588_IRQHandler ENET0_1588_IRQHandler89,3409
#define ENET1_1588_IRQHandler ENET1_1588_IRQHandler90,3454
#define ENET_SWITCH_IRQHandler ENET_SWITCH_IRQHandler91,3499
#define NFC_IRQHandler NFC_IRQHandler92,3546
#define SAI0_IRQHandler SAI0_IRQHandler93,3577
#define SAI1_IRQHandler SAI1_IRQHandler94,3610
#define SAI2_IRQHandler SAI2_IRQHandler95,3643
#define SAI3_IRQHandler SAI3_IRQHandler96,3676
#define ESAI_BIFIFO_IRQHandler ESAI_BIFIFO_IRQHandler97,3709
#define SPDIF_IRQHandler SPDIF_IRQHandler98,3756
#define ASRC_IRQHandler ASRC_IRQHandler99,3791
#define VREG_IRQHandler VREG_IRQHandler100,3824
#define WKPU0_IRQHandler WKPU0_IRQHandler101,3857
#define RESERVED18_IRQHandler RESERVED18_IRQHandler102,3892
#define CCM_FXOSC_IRQHandler CCM_FXOSC_IRQHandler103,3937
#define CCM_IRQHandler CCM_IRQHandler104,3980
#define SRC_IRQHandler SRC_IRQHandler105,4011
#define PDB_IRQHandler PDB_IRQHandler106,4042
#define EWM_IRQHandler EWM_IRQHandler107,4073
#define RESERVED19_IRQHandler RESERVED19_IRQHandler108,4104
#define RESERVED20_IRQHandler RESERVED20_IRQHandler109,4149
#define RESERVED21_IRQHandler RESERVED21_IRQHandler110,4194
#define RESERVED22_IRQHandler RESERVED22_IRQHandler111,4239
#define RESERVED23_IRQHandler RESERVED23_IRQHandler112,4284
#define RESERVED24_IRQHandler RESERVED24_IRQHandler113,4329
#define RESERVED25_IRQHandler RESERVED25_IRQHandler114,4374
#define RESERVED26_IRQHandler RESERVED26_IRQHandler115,4419
#define GPIO0_IRQHandler GPIO0_IRQHandler116,4464
#define GPIO1_IRQHandler GPIO1_IRQHandler117,4499
#define GPIO2_IRQHandler GPIO2_IRQHandler118,4534
#define GPIO3_IRQHandler GPIO3_IRQHandler119,4569
#define GPIO4_IRQHandler GPIO4_IRQHandler120,4604

../../../../libopencm3/include/libopencmsis/swm050/irqhandlers.h,725
#define TIMER_SE0_IRQHandler TIMER_SE0_IRQHandler9,229
#define TIMER_SE1_IRQHandler TIMER_SE1_IRQHandler10,272
#define WDT_IRQHandler WDT_IRQHandler11,315
#define CP_IRQHandler CP_IRQHandler12,346
#define GPIOA0_IRQHandler GPIOA0_IRQHandler13,375
#define GPIOA1_IRQHandler GPIOA1_IRQHandler14,412
#define GPIOA2_IRQHandler GPIOA2_IRQHandler15,449
#define GPIOA3_IRQHandler GPIOA3_IRQHandler16,486
#define GPIOA4_IRQHandler GPIOA4_IRQHandler17,523
#define GPIOA5_IRQHandler GPIOA5_IRQHandler18,560
#define GPIOA6_IRQHandler GPIOA6_IRQHandler19,597
#define GPIOA7_IRQHandler GPIOA7_IRQHandler20,634
#define GPIOA8_IRQHandler GPIOA8_IRQHandler21,671
#define GPIOA9_IRQHandler GPIOA9_IRQHandler22,708

../../../../libopencm3/include/libopencmsis/lpc13xx/irqhandlers.h,2908
#define PIO0_0_IRQHandler PIO0_0_IRQHandler9,229
#define PIO0_1_IRQHandler PIO0_1_IRQHandler10,266
#define PIO0_2_IRQHandler PIO0_2_IRQHandler11,303
#define PIO0_3_IRQHandler PIO0_3_IRQHandler12,340
#define PIO0_4_IRQHandler PIO0_4_IRQHandler13,377
#define PIO0_5_IRQHandler PIO0_5_IRQHandler14,414
#define PIO0_6_IRQHandler PIO0_6_IRQHandler15,451
#define PIO0_7_IRQHandler PIO0_7_IRQHandler16,488
#define PIO0_8_IRQHandler PIO0_8_IRQHandler17,525
#define PIO0_9_IRQHandler PIO0_9_IRQHandler18,562
#define PIO0_10_IRQHandler PIO0_10_IRQHandler19,599
#define PIO0_11_IRQHandler PIO0_11_IRQHandler20,638
#define PIO1_0_IRQHandler PIO1_0_IRQHandler21,677
#define PIO1_1_IRQHandler PIO1_1_IRQHandler22,714
#define PIO1_2_IRQHandler PIO1_2_IRQHandler23,751
#define PIO1_3_IRQHandler PIO1_3_IRQHandler24,788
#define PIO1_4_IRQHandler PIO1_4_IRQHandler25,825
#define PIO1_5_IRQHandler PIO1_5_IRQHandler26,862
#define PIO1_6_IRQHandler PIO1_6_IRQHandler27,899
#define PIO1_7_IRQHandler PIO1_7_IRQHandler28,936
#define PIO1_8_IRQHandler PIO1_8_IRQHandler29,973
#define PIO1_9_IRQHandler PIO1_9_IRQHandler30,1010
#define PIO1_10_IRQHandler PIO1_10_IRQHandler31,1047
#define PIO1_11_IRQHandler PIO1_11_IRQHandler32,1086
#define PIO2_0_IRQHandler PIO2_0_IRQHandler33,1125
#define PIO2_1_IRQHandler PIO2_1_IRQHandler34,1162
#define PIO2_2_IRQHandler PIO2_2_IRQHandler35,1199
#define PIO2_3_IRQHandler PIO2_3_IRQHandler36,1236
#define PIO2_4_IRQHandler PIO2_4_IRQHandler37,1273
#define PIO2_5_IRQHandler PIO2_5_IRQHandler38,1310
#define PIO2_6_IRQHandler PIO2_6_IRQHandler39,1347
#define PIO2_7_IRQHandler PIO2_7_IRQHandler40,1384
#define PIO2_8_IRQHandler PIO2_8_IRQHandler41,1421
#define PIO2_9_IRQHandler PIO2_9_IRQHandler42,1458
#define PIO2_10_IRQHandler PIO2_10_IRQHandler43,1495
#define PIO2_11_IRQHandler PIO2_11_IRQHandler44,1534
#define PIO3_0_IRQHandler PIO3_0_IRQHandler45,1573
#define PIO3_1_IRQHandler PIO3_1_IRQHandler46,1610
#define PIO3_2_IRQHandler PIO3_2_IRQHandler47,1647
#define PIO3_3_IRQHandler PIO3_3_IRQHandler48,1684
#define I2C0_IRQHandler I2C0_IRQHandler49,1721
#define CT16B0_IRQHandler CT16B0_IRQHandler50,1754
#define CT16B1_IRQHandler CT16B1_IRQHandler51,1791
#define CT32B0_IRQHandler CT32B0_IRQHandler52,1828
#define CT32B1_IRQHandler CT32B1_IRQHandler53,1865
#define SSP0_IRQHandler SSP0_IRQHandler54,1902
#define UART_IRQHandler UART_IRQHandler55,1935
#define USB_IRQHandler USB_IRQHandler56,1968
#define USB_FIQ_IRQHandler USB_FIQ_IRQHandler57,1999
#define ADC_IRQHandler ADC_IRQHandler58,2038
#define WDT_IRQHandler WDT_IRQHandler59,2069
#define BOD_IRQHandler BOD_IRQHandler60,2100
#define PIO3_IRQHandler PIO3_IRQHandler61,2131
#define PIO2_IRQHandler PIO2_IRQHandler62,2164
#define PIO1_IRQHandler PIO1_IRQHandler63,2197
#define SSP1_IRQHandler SSP1_IRQHandler64,2230

../../../../libopencm3/include/libopencmsis/lpc43xx/m0/irqhandlers.h,1577
#define RTC_IRQHandler RTC_IRQHandler9,229
#define M4CORE_IRQHandler M4CORE_IRQHandler10,260
#define DMA_IRQHandler DMA_IRQHandler11,297
#define FLASHEEPROMAT_IRQHandler FLASHEEPROMAT_IRQHandler12,328
#define ETHERNET_IRQHandler ETHERNET_IRQHandler13,379
#define SDIO_IRQHandler SDIO_IRQHandler14,420
#define LCD_IRQHandler LCD_IRQHandler15,453
#define USB0_IRQHandler USB0_IRQHandler16,484
#define USB1_IRQHandler USB1_IRQHandler17,517
#define SCT_IRQHandler SCT_IRQHandler18,550
#define RITIMER_OR_WWDT_IRQHandler RITIMER_OR_WWDT_IRQHandler19,581
#define TIMER0_IRQHandler TIMER0_IRQHandler20,636
#define GINT1_IRQHandler GINT1_IRQHandler21,673
#define PIN_INT4_IRQHandler PIN_INT4_IRQHandler22,708
#define TIMER3_IRQHandler TIMER3_IRQHandler23,749
#define MCPWM_IRQHandler MCPWM_IRQHandler24,786
#define ADC0_IRQHandler ADC0_IRQHandler25,821
#define I2C0_OR_IRC1_IRQHandler I2C0_OR_IRC1_IRQHandler26,854
#define SGPIO_IRQHandler SGPIO_IRQHandler27,903
#define SPI_OR_DAC_IRQHandler SPI_OR_DAC_IRQHandler28,938
#define ADC1_IRQHandler ADC1_IRQHandler29,983
#define SSP0_OR_SSP1_IRQHandler SSP0_OR_SSP1_IRQHandler30,1016
#define EVENTROUTER_IRQHandler EVENTROUTER_IRQHandler31,1065
#define USART0_IRQHandler USART0_IRQHandler32,1112
#define UART1_IRQHandler UART1_IRQHandler33,1149
#define USART2_OR_C_CAN1_IRQHandler USART2_OR_C_CAN1_IRQHandler34,1184
#define USART3_IRQHandler USART3_IRQHandler35,1241
#define I2S0_OR_I2S1_IRQHandler I2S0_OR_I2S1_IRQHandler36,1278
#define C_CAN0_IRQHandler C_CAN0_IRQHandler37,1327

../../../../libopencm3/include/libopencmsis/lpc43xx/m4/irqhandlers.h,2413
#define DAC_IRQHandler DAC_IRQHandler9,229
#define M0CORE_IRQHandler M0CORE_IRQHandler10,260
#define DMA_IRQHandler DMA_IRQHandler11,297
#define ETHERNET_IRQHandler ETHERNET_IRQHandler12,328
#define SDIO_IRQHandler SDIO_IRQHandler13,369
#define LCD_IRQHandler LCD_IRQHandler14,402
#define USB0_IRQHandler USB0_IRQHandler15,433
#define USB1_IRQHandler USB1_IRQHandler16,466
#define SCT_IRQHandler SCT_IRQHandler17,499
#define RITIMER_IRQHandler RITIMER_IRQHandler18,530
#define TIMER0_IRQHandler TIMER0_IRQHandler19,569
#define TIMER1_IRQHandler TIMER1_IRQHandler20,606
#define TIMER2_IRQHandler TIMER2_IRQHandler21,643
#define TIMER3_IRQHandler TIMER3_IRQHandler22,680
#define MCPWM_IRQHandler MCPWM_IRQHandler23,717
#define ADC0_IRQHandler ADC0_IRQHandler24,752
#define I2C0_IRQHandler I2C0_IRQHandler25,785
#define I2C1_IRQHandler I2C1_IRQHandler26,818
#define SPI_IRQHandler SPI_IRQHandler27,851
#define ADC1_IRQHandler ADC1_IRQHandler28,882
#define SSP0_IRQHandler SSP0_IRQHandler29,915
#define SSP1_IRQHandler SSP1_IRQHandler30,948
#define USART0_IRQHandler USART0_IRQHandler31,981
#define UART1_IRQHandler UART1_IRQHandler32,1018
#define USART2_IRQHandler USART2_IRQHandler33,1053
#define USART3_IRQHandler USART3_IRQHandler34,1090
#define I2S0_IRQHandler I2S0_IRQHandler35,1127
#define I2S1_IRQHandler I2S1_IRQHandler36,1160
#define SPIFI_IRQHandler SPIFI_IRQHandler37,1193
#define SGPIO_IRQHandler SGPIO_IRQHandler38,1228
#define PIN_INT0_IRQHandler PIN_INT0_IRQHandler39,1263
#define PIN_INT1_IRQHandler PIN_INT1_IRQHandler40,1304
#define PIN_INT2_IRQHandler PIN_INT2_IRQHandler41,1345
#define PIN_INT3_IRQHandler PIN_INT3_IRQHandler42,1386
#define PIN_INT4_IRQHandler PIN_INT4_IRQHandler43,1427
#define PIN_INT5_IRQHandler PIN_INT5_IRQHandler44,1468
#define PIN_INT6_IRQHandler PIN_INT6_IRQHandler45,1509
#define PIN_INT7_IRQHandler PIN_INT7_IRQHandler46,1550
#define GINT0_IRQHandler GINT0_IRQHandler47,1591
#define GINT1_IRQHandler GINT1_IRQHandler48,1626
#define EVENTROUTER_IRQHandler EVENTROUTER_IRQHandler49,1661
#define C_CAN1_IRQHandler C_CAN1_IRQHandler50,1708
#define ATIMER_IRQHandler ATIMER_IRQHandler51,1745
#define RTC_IRQHandler RTC_IRQHandler52,1782
#define WWDT_IRQHandler WWDT_IRQHandler53,1813
#define C_CAN0_IRQHandler C_CAN0_IRQHandler54,1846
#define QEI_IRQHandler QEI_IRQHandler55,1883

../../../../libopencm3/include/libopencmsis/stm32/f4/irqhandlers.h,5135
#define NVIC_WWDG_IRQHandler NVIC_WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,272
#define TAMP_STAMP_IRQHandler TAMP_STAMP_IRQHandler11,303
#define RTC_WKUP_IRQHandler RTC_WKUP_IRQHandler12,348
#define FLASH_IRQHandler FLASH_IRQHandler13,389
#define RCC_IRQHandler RCC_IRQHandler14,424
#define EXTI0_IRQHandler EXTI0_IRQHandler15,455
#define EXTI1_IRQHandler EXTI1_IRQHandler16,490
#define EXTI2_IRQHandler EXTI2_IRQHandler17,525
#define EXTI3_IRQHandler EXTI3_IRQHandler18,560
#define EXTI4_IRQHandler EXTI4_IRQHandler19,595
#define DMA1_STREAM0_IRQHandler DMA1_STREAM0_IRQHandler20,630
#define DMA1_STREAM1_IRQHandler DMA1_STREAM1_IRQHandler21,679
#define DMA1_STREAM2_IRQHandler DMA1_STREAM2_IRQHandler22,728
#define DMA1_STREAM3_IRQHandler DMA1_STREAM3_IRQHandler23,777
#define DMA1_STREAM4_IRQHandler DMA1_STREAM4_IRQHandler24,826
#define DMA1_STREAM5_IRQHandler DMA1_STREAM5_IRQHandler25,875
#define DMA1_STREAM6_IRQHandler DMA1_STREAM6_IRQHandler26,924
#define ADC_IRQHandler ADC_IRQHandler27,973
#define CAN1_TX_IRQHandler CAN1_TX_IRQHandler28,1004
#define CAN1_RX0_IRQHandler CAN1_RX0_IRQHandler29,1043
#define CAN1_RX1_IRQHandler CAN1_RX1_IRQHandler30,1084
#define CAN1_SCE_IRQHandler CAN1_SCE_IRQHandler31,1125
#define EXTI9_5_IRQHandler EXTI9_5_IRQHandler32,1166
#define TIM1_BRK_TIM9_IRQHandler TIM1_BRK_TIM9_IRQHandler33,1205
#define TIM1_UP_TIM10_IRQHandler TIM1_UP_TIM10_IRQHandler34,1256
#define TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_TIM11_IRQHandler35,1307
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler36,1368
#define TIM2_IRQHandler TIM2_IRQHandler37,1407
#define TIM3_IRQHandler TIM3_IRQHandler38,1440
#define TIM4_IRQHandler TIM4_IRQHandler39,1473
#define I2C1_EV_IRQHandler I2C1_EV_IRQHandler40,1506
#define I2C1_ER_IRQHandler I2C1_ER_IRQHandler41,1545
#define I2C2_EV_IRQHandler I2C2_EV_IRQHandler42,1584
#define I2C2_ER_IRQHandler I2C2_ER_IRQHandler43,1623
#define SPI1_IRQHandler SPI1_IRQHandler44,1662
#define SPI2_IRQHandler SPI2_IRQHandler45,1695
#define USART1_IRQHandler USART1_IRQHandler46,1728
#define USART2_IRQHandler USART2_IRQHandler47,1765
#define USART3_IRQHandler USART3_IRQHandler48,1802
#define EXTI15_10_IRQHandler EXTI15_10_IRQHandler49,1839
#define RTC_ALARM_IRQHandler RTC_ALARM_IRQHandler50,1882
#define USB_FS_WKUP_IRQHandler USB_FS_WKUP_IRQHandler51,1925
#define TIM8_BRK_TIM12_IRQHandler TIM8_BRK_TIM12_IRQHandler52,1972
#define TIM8_UP_TIM13_IRQHandler TIM8_UP_TIM13_IRQHandler53,2025
#define TIM8_TRG_COM_TIM14_IRQHandler TIM8_TRG_COM_TIM14_IRQHandler54,2076
#define TIM8_CC_IRQHandler TIM8_CC_IRQHandler55,2137
#define DMA1_STREAM7_IRQHandler DMA1_STREAM7_IRQHandler56,2176
#define FSMC_IRQHandler FSMC_IRQHandler57,2225
#define SDIO_IRQHandler SDIO_IRQHandler58,2258
#define TIM5_IRQHandler TIM5_IRQHandler59,2291
#define SPI3_IRQHandler SPI3_IRQHandler60,2324
#define UART4_IRQHandler UART4_IRQHandler61,2357
#define UART5_IRQHandler UART5_IRQHandler62,2392
#define TIM6_DAC_IRQHandler TIM6_DAC_IRQHandler63,2427
#define TIM7_IRQHandler TIM7_IRQHandler64,2468
#define DMA2_STREAM0_IRQHandler DMA2_STREAM0_IRQHandler65,2501
#define DMA2_STREAM1_IRQHandler DMA2_STREAM1_IRQHandler66,2550
#define DMA2_STREAM2_IRQHandler DMA2_STREAM2_IRQHandler67,2599
#define DMA2_STREAM3_IRQHandler DMA2_STREAM3_IRQHandler68,2648
#define DMA2_STREAM4_IRQHandler DMA2_STREAM4_IRQHandler69,2697
#define ETH_IRQHandler ETH_IRQHandler70,2746
#define ETH_WKUP_IRQHandler ETH_WKUP_IRQHandler71,2777
#define CAN2_TX_IRQHandler CAN2_TX_IRQHandler72,2818
#define CAN2_RX0_IRQHandler CAN2_RX0_IRQHandler73,2857
#define CAN2_RX1_IRQHandler CAN2_RX1_IRQHandler74,2898
#define CAN2_SCE_IRQHandler CAN2_SCE_IRQHandler75,2939
#define OTG_FS_IRQHandler OTG_FS_IRQHandler76,2980
#define DMA2_STREAM5_IRQHandler DMA2_STREAM5_IRQHandler77,3017
#define DMA2_STREAM6_IRQHandler DMA2_STREAM6_IRQHandler78,3066
#define DMA2_STREAM7_IRQHandler DMA2_STREAM7_IRQHandler79,3115
#define USART6_IRQHandler USART6_IRQHandler80,3164
#define I2C3_EV_IRQHandler I2C3_EV_IRQHandler81,3201
#define I2C3_ER_IRQHandler I2C3_ER_IRQHandler82,3240
#define OTG_HS_EP1_OUT_IRQHandler OTG_HS_EP1_OUT_IRQHandler83,3279
#define OTG_HS_EP1_IN_IRQHandler OTG_HS_EP1_IN_IRQHandler84,3332
#define OTG_HS_WKUP_IRQHandler OTG_HS_WKUP_IRQHandler85,3383
#define OTG_HS_IRQHandler OTG_HS_IRQHandler86,3430
#define DCMI_IRQHandler DCMI_IRQHandler87,3467
#define CRYP_IRQHandler CRYP_IRQHandler88,3500
#define HASH_RNG_IRQHandler HASH_RNG_IRQHandler89,3533
#define FPU_IRQHandler FPU_IRQHandler90,3574
#define UART7_IRQHandler UART7_IRQHandler91,3605
#define UART8_IRQHandler UART8_IRQHandler92,3640
#define SPI4_IRQHandler SPI4_IRQHandler93,3675
#define SPI5_IRQHandler SPI5_IRQHandler94,3708
#define SPI6_IRQHandler SPI6_IRQHandler95,3741
#define SAI1_IRQHandler SAI1_IRQHandler96,3774
#define LCD_TFT_IRQHandler LCD_TFT_IRQHandler97,3807
#define LCD_TFT_ERR_IRQHandler LCD_TFT_ERR_IRQHandler98,3846
#define DMA2D_IRQHandler DMA2D_IRQHandler99,3893

../../../../libopencm3/include/libopencmsis/stm32/l1/irqhandlers.h,3069
#define WWDG_IRQHandler WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,262
#define TAMPER_STAMP_IRQHandler TAMPER_STAMP_IRQHandler11,293
#define RTC_WKUP_IRQHandler RTC_WKUP_IRQHandler12,342
#define FLASH_IRQHandler FLASH_IRQHandler13,383
#define RCC_IRQHandler RCC_IRQHandler14,418
#define EXTI0_IRQHandler EXTI0_IRQHandler15,449
#define EXTI1_IRQHandler EXTI1_IRQHandler16,484
#define EXTI2_IRQHandler EXTI2_IRQHandler17,519
#define EXTI3_IRQHandler EXTI3_IRQHandler18,554
#define EXTI4_IRQHandler EXTI4_IRQHandler19,589
#define DMA1_CHANNEL1_IRQHandler DMA1_CHANNEL1_IRQHandler20,624
#define DMA1_CHANNEL2_IRQHandler DMA1_CHANNEL2_IRQHandler21,675
#define DMA1_CHANNEL3_IRQHandler DMA1_CHANNEL3_IRQHandler22,726
#define DMA1_CHANNEL4_IRQHandler DMA1_CHANNEL4_IRQHandler23,777
#define DMA1_CHANNEL5_IRQHandler DMA1_CHANNEL5_IRQHandler24,828
#define DMA1_CHANNEL6_IRQHandler DMA1_CHANNEL6_IRQHandler25,879
#define DMA1_CHANNEL7_IRQHandler DMA1_CHANNEL7_IRQHandler26,930
#define ADC1_IRQHandler ADC1_IRQHandler27,981
#define USB_HP_IRQHandler USB_HP_IRQHandler28,1014
#define USB_LP_IRQHandler USB_LP_IRQHandler29,1051
#define DAC_IRQHandler DAC_IRQHandler30,1088
#define COMP_IRQHandler COMP_IRQHandler31,1119
#define EXTI9_5_IRQHandler EXTI9_5_IRQHandler32,1152
#define LCD_IRQHandler LCD_IRQHandler33,1191
#define TIM9_IRQHandler TIM9_IRQHandler34,1222
#define TIM10_IRQHandler TIM10_IRQHandler35,1255
#define TIM11_IRQHandler TIM11_IRQHandler36,1290
#define TIM2_IRQHandler TIM2_IRQHandler37,1325
#define TIM3_IRQHandler TIM3_IRQHandler38,1358
#define TIM4_IRQHandler TIM4_IRQHandler39,1391
#define I2C1_EV_IRQHandler I2C1_EV_IRQHandler40,1424
#define I2C1_ER_IRQHandler I2C1_ER_IRQHandler41,1463
#define I2C2_EV_IRQHandler I2C2_EV_IRQHandler42,1502
#define I2C2_ER_IRQHandler I2C2_ER_IRQHandler43,1541
#define SPI1_IRQHandler SPI1_IRQHandler44,1580
#define SPI2_IRQHandler SPI2_IRQHandler45,1613
#define USART1_IRQHandler USART1_IRQHandler46,1646
#define USART2_IRQHandler USART2_IRQHandler47,1683
#define USART3_IRQHandler USART3_IRQHandler48,1720
#define EXTI15_10_IRQHandler EXTI15_10_IRQHandler49,1757
#define RTC_ALARM_IRQHandler RTC_ALARM_IRQHandler50,1800
#define USB_FS_WAKEUP_IRQHandler USB_FS_WAKEUP_IRQHandler51,1843
#define TIM6_IRQHandler TIM6_IRQHandler52,1894
#define TIM7_IRQHandler TIM7_IRQHandler53,1927
#define SDIO_IRQHandler SDIO_IRQHandler54,1960
#define TIM5_IRQHandler TIM5_IRQHandler55,1993
#define SPI3_IRQHandler SPI3_IRQHandler56,2026
#define UART4_IRQHandler UART4_IRQHandler57,2059
#define UART5_IRQHandler UART5_IRQHandler58,2094
#define DMA2_CH1_IRQHandler DMA2_CH1_IRQHandler59,2129
#define DMA2_CH2_IRQHandler DMA2_CH2_IRQHandler60,2170
#define DMA2_CH3_IRQHandler DMA2_CH3_IRQHandler61,2211
#define DMA2_CH4_IRQHandler DMA2_CH4_IRQHandler62,2252
#define DMA2_CH5_IRQHandler DMA2_CH5_IRQHandler63,2293
#define AES_IRQHandler AES_IRQHandler64,2334
#define COMP_ACQ_IRQHandler COMP_ACQ_IRQHandler65,2365

../../../../libopencm3/include/libopencmsis/stm32/h7/irqhandlers.h,8420
#define WWDG_IRQHandler WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,262
#define TAMP_STAMP_IRQHandler TAMP_STAMP_IRQHandler11,293
#define RTC_WKUP_IRQHandler RTC_WKUP_IRQHandler12,338
#define FLASH_IRQHandler FLASH_IRQHandler13,379
#define RCC_IRQHandler RCC_IRQHandler14,414
#define EXTI0_IRQHandler EXTI0_IRQHandler15,445
#define EXTI1_IRQHandler EXTI1_IRQHandler16,480
#define EXTI2_IRQHandler EXTI2_IRQHandler17,515
#define EXTI3_IRQHandler EXTI3_IRQHandler18,550
#define EXTI4_IRQHandler EXTI4_IRQHandler19,585
#define DMA1_STR0_IRQHandler DMA1_STR0_IRQHandler20,620
#define DMA1_STR1_IRQHandler DMA1_STR1_IRQHandler21,663
#define DMA1_STR2_IRQHandler DMA1_STR2_IRQHandler22,706
#define DMA1_STR3_IRQHandler DMA1_STR3_IRQHandler23,749
#define DMA1_STR4_IRQHandler DMA1_STR4_IRQHandler24,792
#define DMA1_STR5_IRQHandler DMA1_STR5_IRQHandler25,835
#define DMA1_STR6_IRQHandler DMA1_STR6_IRQHandler26,878
#define ADC1_2_IRQHandler ADC1_2_IRQHandler27,921
#define FDCAN1_IT0_IRQHandler FDCAN1_IT0_IRQHandler28,958
#define FDCAN2_IT0_IRQHandler FDCAN2_IT0_IRQHandler29,1003
#define FDCAN1_IT1_IRQHandler FDCAN1_IT1_IRQHandler30,1048
#define FDCAN2_IT1_IRQHandler FDCAN2_IT1_IRQHandler31,1093
#define EXTI9_5_IRQHandler EXTI9_5_IRQHandler32,1138
#define TIM1_BRK_TIM9_IRQHandler TIM1_BRK_TIM9_IRQHandler33,1177
#define TIM1_UP_TIM10_IRQHandler TIM1_UP_TIM10_IRQHandler34,1228
#define TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_TIM11_IRQHandler35,1279
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler36,1340
#define TIM2_IRQHandler TIM2_IRQHandler37,1379
#define TIM3_IRQHandler TIM3_IRQHandler38,1412
#define TIM4_IRQHandler TIM4_IRQHandler39,1445
#define I2C1_EV_IRQHandler I2C1_EV_IRQHandler40,1478
#define I2C1_ER_IRQHandler I2C1_ER_IRQHandler41,1517
#define I2C2_EV_IRQHandler I2C2_EV_IRQHandler42,1556
#define I2C2_ER_IRQHandler I2C2_ER_IRQHandler43,1595
#define SPI1_IRQHandler SPI1_IRQHandler44,1634
#define SPI2_IRQHandler SPI2_IRQHandler45,1667
#define USART1_IRQHandler USART1_IRQHandler46,1700
#define USART2_IRQHandler USART2_IRQHandler47,1737
#define USART3_IRQHandler USART3_IRQHandler48,1774
#define EXTI15_10_IRQHandler EXTI15_10_IRQHandler49,1811
#define RTC_ALARM_IRQHandler RTC_ALARM_IRQHandler50,1854
#define RESERVED1_IRQHandler RESERVED1_IRQHandler51,1897
#define TIM8_BRK_TIM12_IRQHandler TIM8_BRK_TIM12_IRQHandler52,1940
#define TIM8_UP_TIM13_IRQHandler TIM8_UP_TIM13_IRQHandler53,1993
#define TIM8_TRG_COM_TIM14_IRQHandler TIM8_TRG_COM_TIM14_IRQHandler54,2044
#define TIM8_CC_IRQHandler TIM8_CC_IRQHandler55,2105
#define DMA1_STR7_IRQHandler DMA1_STR7_IRQHandler56,2144
#define FSMC_IRQHandler FSMC_IRQHandler57,2187
#define SDMMC1_IRQHandler SDMMC1_IRQHandler58,2220
#define TIM5_IRQHandler TIM5_IRQHandler59,2257
#define SPI3_IRQHandler SPI3_IRQHandler60,2290
#define UART4_IRQHandler UART4_IRQHandler61,2323
#define UART5_IRQHandler UART5_IRQHandler62,2358
#define TIM6_DAC_IRQHandler TIM6_DAC_IRQHandler63,2393
#define TIM7_IRQHandler TIM7_IRQHandler64,2434
#define DMA2_STR0_IRQHandler DMA2_STR0_IRQHandler65,2467
#define DMA2_STR1_IRQHandler DMA2_STR1_IRQHandler66,2510
#define DMA2_STR2_IRQHandler DMA2_STR2_IRQHandler67,2553
#define DMA2_STR3_IRQHandler DMA2_STR3_IRQHandler68,2596
#define DMA2_STR4_IRQHandler DMA2_STR4_IRQHandler69,2639
#define ETH_IRQHandler ETH_IRQHandler70,2682
#define ETH_WKUP_IRQHandler ETH_WKUP_IRQHandler71,2713
#define FDCAN_CAL_IRQHandler FDCAN_CAL_IRQHandler72,2754
#define CM7_SEV_IRQHandler CM7_SEV_IRQHandler73,2797
#define RESERVED2_IRQHandler RESERVED2_IRQHandler74,2836
#define RESERVED3_IRQHandler RESERVED3_IRQHandler75,2879
#define RESERVED4_IRQHandler RESERVED4_IRQHandler76,2922
#define DMA2_STR5_IRQHandler DMA2_STR5_IRQHandler77,2965
#define DMA2_STR6_IRQHandler DMA2_STR6_IRQHandler78,3008
#define DMA2_STR7_IRQHandler DMA2_STR7_IRQHandler79,3051
#define USART6_IRQHandler USART6_IRQHandler80,3094
#define I2C3_EV_IRQHandler I2C3_EV_IRQHandler81,3131
#define I2C3_ER_IRQHandler I2C3_ER_IRQHandler82,3170
#define OTG_HS_EP1_OUT_IRQHandler OTG_HS_EP1_OUT_IRQHandler83,3209
#define OTG_HS_EP1_IN_IRQHandler OTG_HS_EP1_IN_IRQHandler84,3262
#define OTG_HS_WKUP_IRQHandler OTG_HS_WKUP_IRQHandler85,3313
#define OTG_HS_IRQHandler OTG_HS_IRQHandler86,3360
#define DCMI_IRQHandler DCMI_IRQHandler87,3397
#define CRYP_IRQHandler CRYP_IRQHandler88,3430
#define HASH_RNG_IRQHandler HASH_RNG_IRQHandler89,3463
#define FPU_IRQHandler FPU_IRQHandler90,3504
#define UART7_IRQHandler UART7_IRQHandler91,3535
#define UART8_IRQHandler UART8_IRQHandler92,3570
#define SPI4_IRQHandler SPI4_IRQHandler93,3605
#define SPI5_IRQHandler SPI5_IRQHandler94,3638
#define SPI6_IRQHandler SPI6_IRQHandler95,3671
#define SAI1_IRQHandler SAI1_IRQHandler96,3704
#define LTDC_IRQHandler LTDC_IRQHandler97,3737
#define LTDC_ER_IRQHandler LTDC_ER_IRQHandler98,3770
#define DMA2D_IRQHandler DMA2D_IRQHandler99,3809
#define SAI2_IRQHandler SAI2_IRQHandler100,3844
#define QUADSPI_IRQHandler QUADSPI_IRQHandler101,3877
#define LP_TIM1_IRQHandler LP_TIM1_IRQHandler102,3916
#define CEC_IRQHandler CEC_IRQHandler103,3955
#define I2C4_EV_IRQHandler I2C4_EV_IRQHandler104,3986
#define I2C4_ER_IRQHandler I2C4_ER_IRQHandler105,4025
#define SPDIFRX_IRQHandler SPDIFRX_IRQHandler106,4064
#define OTG_FS_EP1_OUT_IRQHandler OTG_FS_EP1_OUT_IRQHandler107,4103
#define OTG_FS_EP1_IN_IRQHandler OTG_FS_EP1_IN_IRQHandler108,4156
#define OTG_FS_WKUP_IRQHandler OTG_FS_WKUP_IRQHandler109,4207
#define OTG_FS_IRQHandler OTG_FS_IRQHandler110,4254
#define DMAMUX1_OV_IRQHandler DMAMUX1_OV_IRQHandler111,4291
#define HRTIM1_MST_IRQHandler HRTIM1_MST_IRQHandler112,4336
#define HRTIM1_TIMA_IRQHandler HRTIM1_TIMA_IRQHandler113,4381
#define HRTIM1_TIMB_IRQHandler HRTIM1_TIMB_IRQHandler114,4428
#define HRTIM1_TIMC_IRQHandler HRTIM1_TIMC_IRQHandler115,4475
#define HRTIM1_TIMD_IRQHandler HRTIM1_TIMD_IRQHandler116,4522
#define HRTIM1_TIME_IRQHandler HRTIM1_TIME_IRQHandler117,4569
#define HRTIM1_FLT_IRQHandler HRTIM1_FLT_IRQHandler118,4616
#define DFSDM1_IT0_IRQHandler DFSDM1_IT0_IRQHandler119,4661
#define DFSDM1_IT1_IRQHandler DFSDM1_IT1_IRQHandler120,4706
#define DFSDM1_IT2_IRQHandler DFSDM1_IT2_IRQHandler121,4751
#define DFSDM1_IT3_IRQHandler DFSDM1_IT3_IRQHandler122,4796
#define SAI3_IRQHandler SAI3_IRQHandler123,4841
#define SWPMI1_IRQHandler SWPMI1_IRQHandler124,4874
#define TIM15_IRQHandler TIM15_IRQHandler125,4911
#define TIM16_IRQHandler TIM16_IRQHandler126,4946
#define TIM17_IRQHandler TIM17_IRQHandler127,4981
#define MDIOS_WKUP_IRQHandler MDIOS_WKUP_IRQHandler128,5016
#define MDIOS_IRQHandler MDIOS_IRQHandler129,5061
#define JPEG_IRQHandler JPEG_IRQHandler130,5096
#define MDMA_IRQHandler MDMA_IRQHandler131,5129
#define RESERVED5_IRQHandler RESERVED5_IRQHandler132,5162
#define SDMMC2_IRQHandler SDMMC2_IRQHandler133,5205
#define HSEM0_IRQHandler HSEM0_IRQHandler134,5242
#define RESERVED6_IRQHandler RESERVED6_IRQHandler135,5277
#define ADC3_IRQHandler ADC3_IRQHandler136,5320
#define DMAMUX2_OVR_IRQHandler DMAMUX2_OVR_IRQHandler137,5353
#define BDMA_CH0_IRQHandler BDMA_CH0_IRQHandler138,5400
#define BDMA_CH1_IRQHandler BDMA_CH1_IRQHandler139,5441
#define BDMA_CH2_IRQHandler BDMA_CH2_IRQHandler140,5482
#define BDMA_CH3_IRQHandler BDMA_CH3_IRQHandler141,5523
#define BDMA_CH4_IRQHandler BDMA_CH4_IRQHandler142,5564
#define BDMA_CH5_IRQHandler BDMA_CH5_IRQHandler143,5605
#define BDMA_CH6_IRQHandler BDMA_CH6_IRQHandler144,5646
#define BDMA_CH7_IRQHandler BDMA_CH7_IRQHandler145,5687
#define COMP_IRQHandler COMP_IRQHandler146,5728
#define LPTIM2_IRQHandler LPTIM2_IRQHandler147,5761
#define LPTIM3_IRQHandler LPTIM3_IRQHandler148,5798
#define LPTIM4_IRQHandler LPTIM4_IRQHandler149,5835
#define LPTIM5_IRQHandler LPTIM5_IRQHandler150,5872
#define LPUART_IRQHandler LPUART_IRQHandler151,5909
#define WWDG1_RST_IRQHandler WWDG1_RST_IRQHandler152,5946
#define CRS_IRQHandler CRS_IRQHandler153,5989
#define RAMECC1_IRQHandler RAMECC1_IRQHandler154,6020
#define SAI4_IRQHandler SAI4_IRQHandler155,6059
#define RESERVED7_IRQHandler RESERVED7_IRQHandler156,6092
#define RESERVED8_IRQHandler RESERVED8_IRQHandler157,6135
#define WKUP_IRQHandler WKUP_IRQHandler158,6178

../../../../libopencm3/include/libopencmsis/stm32/f1/irqhandlers.h,3785
#define WWDG_IRQHandler WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,262
#define TAMPER_IRQHandler TAMPER_IRQHandler11,293
#define RTC_IRQHandler RTC_IRQHandler12,330
#define FLASH_IRQHandler FLASH_IRQHandler13,361
#define RCC_IRQHandler RCC_IRQHandler14,396
#define EXTI0_IRQHandler EXTI0_IRQHandler15,427
#define EXTI1_IRQHandler EXTI1_IRQHandler16,462
#define EXTI2_IRQHandler EXTI2_IRQHandler17,497
#define EXTI3_IRQHandler EXTI3_IRQHandler18,532
#define EXTI4_IRQHandler EXTI4_IRQHandler19,567
#define DMA1_CHANNEL1_IRQHandler DMA1_CHANNEL1_IRQHandler20,602
#define DMA1_CHANNEL2_IRQHandler DMA1_CHANNEL2_IRQHandler21,653
#define DMA1_CHANNEL3_IRQHandler DMA1_CHANNEL3_IRQHandler22,704
#define DMA1_CHANNEL4_IRQHandler DMA1_CHANNEL4_IRQHandler23,755
#define DMA1_CHANNEL5_IRQHandler DMA1_CHANNEL5_IRQHandler24,806
#define DMA1_CHANNEL6_IRQHandler DMA1_CHANNEL6_IRQHandler25,857
#define DMA1_CHANNEL7_IRQHandler DMA1_CHANNEL7_IRQHandler26,908
#define ADC1_2_IRQHandler ADC1_2_IRQHandler27,959
#define USB_HP_CAN_TX_IRQHandler USB_HP_CAN_TX_IRQHandler28,996
#define USB_LP_CAN_RX0_IRQHandler USB_LP_CAN_RX0_IRQHandler29,1047
#define CAN_RX1_IRQHandler CAN_RX1_IRQHandler30,1100
#define CAN_SCE_IRQHandler CAN_SCE_IRQHandler31,1139
#define EXTI9_5_IRQHandler EXTI9_5_IRQHandler32,1178
#define TIM1_BRK_IRQHandler TIM1_BRK_IRQHandler33,1217
#define TIM1_UP_IRQHandler TIM1_UP_IRQHandler34,1258
#define TIM1_TRG_COM_IRQHandler TIM1_TRG_COM_IRQHandler35,1297
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler36,1346
#define TIM2_IRQHandler TIM2_IRQHandler37,1385
#define TIM3_IRQHandler TIM3_IRQHandler38,1418
#define TIM4_IRQHandler TIM4_IRQHandler39,1451
#define I2C1_EV_IRQHandler I2C1_EV_IRQHandler40,1484
#define I2C1_ER_IRQHandler I2C1_ER_IRQHandler41,1523
#define I2C2_EV_IRQHandler I2C2_EV_IRQHandler42,1562
#define I2C2_ER_IRQHandler I2C2_ER_IRQHandler43,1601
#define SPI1_IRQHandler SPI1_IRQHandler44,1640
#define SPI2_IRQHandler SPI2_IRQHandler45,1673
#define USART1_IRQHandler USART1_IRQHandler46,1706
#define USART2_IRQHandler USART2_IRQHandler47,1743
#define USART3_IRQHandler USART3_IRQHandler48,1780
#define EXTI15_10_IRQHandler EXTI15_10_IRQHandler49,1817
#define RTC_ALARM_IRQHandler RTC_ALARM_IRQHandler50,1860
#define USB_WAKEUP_IRQHandler USB_WAKEUP_IRQHandler51,1903
#define TIM8_BRK_IRQHandler TIM8_BRK_IRQHandler52,1948
#define TIM8_UP_IRQHandler TIM8_UP_IRQHandler53,1989
#define TIM8_TRG_COM_IRQHandler TIM8_TRG_COM_IRQHandler54,2028
#define TIM8_CC_IRQHandler TIM8_CC_IRQHandler55,2077
#define ADC3_IRQHandler ADC3_IRQHandler56,2116
#define FSMC_IRQHandler FSMC_IRQHandler57,2149
#define SDIO_IRQHandler SDIO_IRQHandler58,2182
#define TIM5_IRQHandler TIM5_IRQHandler59,2215
#define SPI3_IRQHandler SPI3_IRQHandler60,2248
#define UART4_IRQHandler UART4_IRQHandler61,2281
#define UART5_IRQHandler UART5_IRQHandler62,2316
#define TIM6_IRQHandler TIM6_IRQHandler63,2351
#define TIM7_IRQHandler TIM7_IRQHandler64,2384
#define DMA2_CHANNEL1_IRQHandler DMA2_CHANNEL1_IRQHandler65,2417
#define DMA2_CHANNEL2_IRQHandler DMA2_CHANNEL2_IRQHandler66,2468
#define DMA2_CHANNEL3_IRQHandler DMA2_CHANNEL3_IRQHandler67,2519
#define DMA2_CHANNEL4_5_IRQHandler DMA2_CHANNEL4_5_IRQHandler68,2570
#define DMA2_CHANNEL5_IRQHandler DMA2_CHANNEL5_IRQHandler69,2625
#define ETH_IRQHandler ETH_IRQHandler70,2676
#define ETH_WKUP_IRQHandler ETH_WKUP_IRQHandler71,2707
#define CAN2_TX_IRQHandler CAN2_TX_IRQHandler72,2748
#define CAN2_RX0_IRQHandler CAN2_RX0_IRQHandler73,2787
#define CAN2_RX1_IRQHandler CAN2_RX1_IRQHandler74,2828
#define CAN2_SCE_IRQHandler CAN2_SCE_IRQHandler75,2869
#define OTG_FS_IRQHandler OTG_FS_IRQHandler76,2910

../../../../libopencm3/include/libopencmsis/stm32/f7/irqhandlers.h,5897
#define NVIC_WWDG_IRQHandler NVIC_WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,272
#define TAMP_STAMP_IRQHandler TAMP_STAMP_IRQHandler11,303
#define RTC_WKUP_IRQHandler RTC_WKUP_IRQHandler12,348
#define FLASH_IRQHandler FLASH_IRQHandler13,389
#define RCC_IRQHandler RCC_IRQHandler14,424
#define EXTI0_IRQHandler EXTI0_IRQHandler15,455
#define EXTI1_IRQHandler EXTI1_IRQHandler16,490
#define EXTI2_IRQHandler EXTI2_IRQHandler17,525
#define EXTI3_IRQHandler EXTI3_IRQHandler18,560
#define EXTI4_IRQHandler EXTI4_IRQHandler19,595
#define DMA1_STREAM0_IRQHandler DMA1_STREAM0_IRQHandler20,630
#define DMA1_STREAM1_IRQHandler DMA1_STREAM1_IRQHandler21,679
#define DMA1_STREAM2_IRQHandler DMA1_STREAM2_IRQHandler22,728
#define DMA1_STREAM3_IRQHandler DMA1_STREAM3_IRQHandler23,777
#define DMA1_STREAM4_IRQHandler DMA1_STREAM4_IRQHandler24,826
#define DMA1_STREAM5_IRQHandler DMA1_STREAM5_IRQHandler25,875
#define DMA1_STREAM6_IRQHandler DMA1_STREAM6_IRQHandler26,924
#define ADC_IRQHandler ADC_IRQHandler27,973
#define CAN1_TX_IRQHandler CAN1_TX_IRQHandler28,1004
#define CAN1_RX0_IRQHandler CAN1_RX0_IRQHandler29,1043
#define CAN1_RX1_IRQHandler CAN1_RX1_IRQHandler30,1084
#define CAN1_SCE_IRQHandler CAN1_SCE_IRQHandler31,1125
#define EXTI9_5_IRQHandler EXTI9_5_IRQHandler32,1166
#define TIM1_BRK_TIM9_IRQHandler TIM1_BRK_TIM9_IRQHandler33,1205
#define TIM1_UP_TIM10_IRQHandler TIM1_UP_TIM10_IRQHandler34,1256
#define TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_TIM11_IRQHandler35,1307
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler36,1368
#define TIM2_IRQHandler TIM2_IRQHandler37,1407
#define TIM3_IRQHandler TIM3_IRQHandler38,1440
#define TIM4_IRQHandler TIM4_IRQHandler39,1473
#define I2C1_EV_IRQHandler I2C1_EV_IRQHandler40,1506
#define I2C1_ER_IRQHandler I2C1_ER_IRQHandler41,1545
#define I2C2_EV_IRQHandler I2C2_EV_IRQHandler42,1584
#define I2C2_ER_IRQHandler I2C2_ER_IRQHandler43,1623
#define SPI1_IRQHandler SPI1_IRQHandler44,1662
#define SPI2_IRQHandler SPI2_IRQHandler45,1695
#define USART1_IRQHandler USART1_IRQHandler46,1728
#define USART2_IRQHandler USART2_IRQHandler47,1765
#define USART3_IRQHandler USART3_IRQHandler48,1802
#define EXTI15_10_IRQHandler EXTI15_10_IRQHandler49,1839
#define RTC_ALARM_IRQHandler RTC_ALARM_IRQHandler50,1882
#define USB_FS_WKUP_IRQHandler USB_FS_WKUP_IRQHandler51,1925
#define TIM8_BRK_TIM12_IRQHandler TIM8_BRK_TIM12_IRQHandler52,1972
#define TIM8_UP_TIM13_IRQHandler TIM8_UP_TIM13_IRQHandler53,2025
#define TIM8_TRG_COM_TIM14_IRQHandler TIM8_TRG_COM_TIM14_IRQHandler54,2076
#define TIM8_CC_IRQHandler TIM8_CC_IRQHandler55,2137
#define DMA1_STREAM7_IRQHandler DMA1_STREAM7_IRQHandler56,2176
#define FSMC_IRQHandler FSMC_IRQHandler57,2225
#define SDMMC1_IRQHandler SDMMC1_IRQHandler58,2258
#define TIM5_IRQHandler TIM5_IRQHandler59,2295
#define SPI3_IRQHandler SPI3_IRQHandler60,2328
#define UART4_IRQHandler UART4_IRQHandler61,2361
#define UART5_IRQHandler UART5_IRQHandler62,2396
#define TIM6_DAC_IRQHandler TIM6_DAC_IRQHandler63,2431
#define TIM7_IRQHandler TIM7_IRQHandler64,2472
#define DMA2_STREAM0_IRQHandler DMA2_STREAM0_IRQHandler65,2505
#define DMA2_STREAM1_IRQHandler DMA2_STREAM1_IRQHandler66,2554
#define DMA2_STREAM2_IRQHandler DMA2_STREAM2_IRQHandler67,2603
#define DMA2_STREAM3_IRQHandler DMA2_STREAM3_IRQHandler68,2652
#define DMA2_STREAM4_IRQHandler DMA2_STREAM4_IRQHandler69,2701
#define ETH_IRQHandler ETH_IRQHandler70,2750
#define ETH_WKUP_IRQHandler ETH_WKUP_IRQHandler71,2781
#define CAN2_TX_IRQHandler CAN2_TX_IRQHandler72,2822
#define CAN2_RX0_IRQHandler CAN2_RX0_IRQHandler73,2861
#define CAN2_RX1_IRQHandler CAN2_RX1_IRQHandler74,2902
#define CAN2_SCE_IRQHandler CAN2_SCE_IRQHandler75,2943
#define OTG_FS_IRQHandler OTG_FS_IRQHandler76,2984
#define DMA2_STREAM5_IRQHandler DMA2_STREAM5_IRQHandler77,3021
#define DMA2_STREAM6_IRQHandler DMA2_STREAM6_IRQHandler78,3070
#define DMA2_STREAM7_IRQHandler DMA2_STREAM7_IRQHandler79,3119
#define USART6_IRQHandler USART6_IRQHandler80,3168
#define I2C3_EV_IRQHandler I2C3_EV_IRQHandler81,3205
#define I2C3_ER_IRQHandler I2C3_ER_IRQHandler82,3244
#define OTG_HS_EP1_OUT_IRQHandler OTG_HS_EP1_OUT_IRQHandler83,3283
#define OTG_HS_EP1_IN_IRQHandler OTG_HS_EP1_IN_IRQHandler84,3336
#define OTG_HS_WKUP_IRQHandler OTG_HS_WKUP_IRQHandler85,3387
#define OTG_HS_IRQHandler OTG_HS_IRQHandler86,3434
#define DCMI_IRQHandler DCMI_IRQHandler87,3471
#define CRYP_IRQHandler CRYP_IRQHandler88,3504
#define HASH_RNG_IRQHandler HASH_RNG_IRQHandler89,3537
#define FPU_IRQHandler FPU_IRQHandler90,3578
#define UART7_IRQHandler UART7_IRQHandler91,3609
#define UART8_IRQHandler UART8_IRQHandler92,3644
#define SPI4_IRQHandler SPI4_IRQHandler93,3679
#define SPI5_IRQHandler SPI5_IRQHandler94,3712
#define SPI6_IRQHandler SPI6_IRQHandler95,3745
#define SAI1_IRQHandler SAI1_IRQHandler96,3778
#define LCD_TFT_IRQHandler LCD_TFT_IRQHandler97,3811
#define LCD_TFT_ERR_IRQHandler LCD_TFT_ERR_IRQHandler98,3850
#define DMA2D_IRQHandler DMA2D_IRQHandler99,3897
#define SAI2_IRQHandler SAI2_IRQHandler100,3932
#define QUADSPI_IRQHandler QUADSPI_IRQHandler101,3965
#define LP_TIMER1_IRQHandler LP_TIMER1_IRQHandler102,4004
#define HDMI_CEC_IRQHandler HDMI_CEC_IRQHandler103,4047
#define I2C4_EV_IRQHandler I2C4_EV_IRQHandler104,4088
#define I2C4_ER_IRQHandler I2C4_ER_IRQHandler105,4127
#define SPDIFRX_IRQHandler SPDIFRX_IRQHandler106,4166
#define DSIHOST_IRQHandler DSIHOST_IRQHandler107,4205
#define DFSDM1_FLT0_IRQHandler DFSDM1_FLT0_IRQHandler108,4244
#define DFSDM1_FLT1_IRQHandler DFSDM1_FLT1_IRQHandler109,4291
#define DFSDM1_FLT2_IRQHandler DFSDM1_FLT2_IRQHandler110,4338
#define DFSDM1_FLT3_IRQHandler DFSDM1_FLT3_IRQHandler111,4385
#define SDMMC2_IRQHandler SDMMC2_IRQHandler112,4432

../../../../libopencm3/include/libopencmsis/stm32/g4/irqhandlers.h,5803
#define WWDG_IRQHandler WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,262
#define RTC_TAMP_CSS_IRQHandler RTC_TAMP_CSS_IRQHandler11,293
#define RTC_WKUP_IRQHandler RTC_WKUP_IRQHandler12,342
#define FLASH_IRQHandler FLASH_IRQHandler13,383
#define RCC_IRQHandler RCC_IRQHandler14,418
#define EXTI0_IRQHandler EXTI0_IRQHandler15,449
#define EXTI1_IRQHandler EXTI1_IRQHandler16,484
#define EXTI2_IRQHandler EXTI2_IRQHandler17,519
#define EXTI3_IRQHandler EXTI3_IRQHandler18,554
#define EXTI4_IRQHandler EXTI4_IRQHandler19,589
#define DMA1_CHANNEL1_IRQHandler DMA1_CHANNEL1_IRQHandler20,624
#define DMA1_CHANNEL2_IRQHandler DMA1_CHANNEL2_IRQHandler21,675
#define DMA1_CHANNEL3_IRQHandler DMA1_CHANNEL3_IRQHandler22,726
#define DMA1_CHANNEL4_IRQHandler DMA1_CHANNEL4_IRQHandler23,777
#define DMA1_CHANNEL5_IRQHandler DMA1_CHANNEL5_IRQHandler24,828
#define DMA1_CHANNEL6_IRQHandler DMA1_CHANNEL6_IRQHandler25,879
#define DMA1_CHANNEL7_IRQHandler DMA1_CHANNEL7_IRQHandler26,930
#define ADC12_IRQHandler ADC12_IRQHandler27,981
#define USB_HP_IRQHandler USB_HP_IRQHandler28,1016
#define USB_LP_IRQHandler USB_LP_IRQHandler29,1053
#define FDCAN1_IT0_IRQHandler FDCAN1_IT0_IRQHandler30,1090
#define FDCAN1_IT1_IRQHandler FDCAN1_IT1_IRQHandler31,1135
#define EXTI9_5_IRQHandler EXTI9_5_IRQHandler32,1180
#define TIM1_BRK_TIM15_IRQHandler TIM1_BRK_TIM15_IRQHandler33,1219
#define TIM1_UP_TIM16_IRQHandler TIM1_UP_TIM16_IRQHandler34,1272
#define TIM1_TRG_TIM17_IRQHandler TIM1_TRG_TIM17_IRQHandler35,1323
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler36,1376
#define TIM2_IRQHandler TIM2_IRQHandler37,1415
#define TIM3_IRQHandler TIM3_IRQHandler38,1448
#define TIM4_IRQHandler TIM4_IRQHandler39,1481
#define I2C1_EV_IRQHandler I2C1_EV_IRQHandler40,1514
#define I2C1_ER_IRQHandler I2C1_ER_IRQHandler41,1553
#define I2C2_EV_IRQHandler I2C2_EV_IRQHandler42,1592
#define I2C2_ER_IRQHandler I2C2_ER_IRQHandler43,1631
#define SPI1_IRQHandler SPI1_IRQHandler44,1670
#define SPI2_IRQHandler SPI2_IRQHandler45,1703
#define USART1_IRQHandler USART1_IRQHandler46,1736
#define USART2_IRQHandler USART2_IRQHandler47,1773
#define USART3_IRQHandler USART3_IRQHandler48,1810
#define EXTI15_10_IRQHandler EXTI15_10_IRQHandler49,1847
#define RTC_ALARM_IRQHandler RTC_ALARM_IRQHandler50,1890
#define USB_WAKEUP_IRQHandler USB_WAKEUP_IRQHandler51,1933
#define TIM8_BRK_IRQHandler TIM8_BRK_IRQHandler52,1978
#define TIM8_UP_IRQHandler TIM8_UP_IRQHandler53,2019
#define TIM8_TRG_IRQHandler TIM8_TRG_IRQHandler54,2058
#define TIM8_CC_IRQHandler TIM8_CC_IRQHandler55,2099
#define ADC3_IRQHandler ADC3_IRQHandler56,2138
#define FSMC_IRQHandler FSMC_IRQHandler57,2171
#define LPTIM1_IRQHandler LPTIM1_IRQHandler58,2204
#define TIM5_IRQHandler TIM5_IRQHandler59,2241
#define SPI3_IRQHandler SPI3_IRQHandler60,2274
#define UART4_IRQHandler UART4_IRQHandler61,2307
#define UART5_IRQHandler UART5_IRQHandler62,2342
#define TIM6_DAC13UNDER_IRQHandler TIM6_DAC13UNDER_IRQHandler63,2377
#define TIM7_DAC24UNDER_IRQHandler TIM7_DAC24UNDER_IRQHandler64,2432
#define DMA2_CHANNEL1_IRQHandler DMA2_CHANNEL1_IRQHandler65,2487
#define DMA2_CHANNEL2_IRQHandler DMA2_CHANNEL2_IRQHandler66,2538
#define DMA2_CHANNEL3_IRQHandler DMA2_CHANNEL3_IRQHandler67,2589
#define DMA2_CHANNEL4_IRQHandler DMA2_CHANNEL4_IRQHandler68,2640
#define DMA2_CHANNEL5_IRQHandler DMA2_CHANNEL5_IRQHandler69,2691
#define ADC4_IRQHandler ADC4_IRQHandler70,2742
#define ADC5_IRQHandler ADC5_IRQHandler71,2775
#define UCPD1_IRQHandler UCPD1_IRQHandler72,2808
#define COMP123_IRQHandler COMP123_IRQHandler73,2843
#define COMP456_IRQHandler COMP456_IRQHandler74,2882
#define COMP7_IRQHandler COMP7_IRQHandler75,2921
#define HRTIM_MASTER_IRQHandler HRTIM_MASTER_IRQHandler76,2956
#define HRTIM_TIMA_IRQHandler HRTIM_TIMA_IRQHandler77,3005
#define HRTIM_TIMB_IRQHandler HRTIM_TIMB_IRQHandler78,3050
#define HRTIM_TIMC_IRQHandler HRTIM_TIMC_IRQHandler79,3095
#define HRTIM_TIMD_IRQHandler HRTIM_TIMD_IRQHandler80,3140
#define HRTIM_TIME_IRQHandler HRTIM_TIME_IRQHandler81,3185
#define HRTIM_FAULT_IRQHandler HRTIM_FAULT_IRQHandler82,3230
#define HRTIM_TIMF_IRQHandler HRTIM_TIMF_IRQHandler83,3277
#define CRS_IRQHandler CRS_IRQHandler84,3322
#define SAI_IRQHandler SAI_IRQHandler85,3353
#define TIM20_BRK_IRQHandler TIM20_BRK_IRQHandler86,3384
#define TIM20_UP_IRQHandler TIM20_UP_IRQHandler87,3427
#define TIM20_TRG_IRQHandler TIM20_TRG_IRQHandler88,3468
#define TIM20_CC_IRQHandler TIM20_CC_IRQHandler89,3511
#define FPU_IRQHandler FPU_IRQHandler90,3552
#define I2C4_EV_IRQHandler I2C4_EV_IRQHandler91,3583
#define I2C4_ER_IRQHandler I2C4_ER_IRQHandler92,3622
#define SPI4_IRQHandler SPI4_IRQHandler93,3661
#define AES_IRQHandler AES_IRQHandler94,3694
#define FDCAN2_IT0_IRQHandler FDCAN2_IT0_IRQHandler95,3725
#define FDCAN2_IT1_IRQHandler FDCAN2_IT1_IRQHandler96,3770
#define FDCAN3_IT0_IRQHandler FDCAN3_IT0_IRQHandler97,3815
#define FDCAN3_IT1_IRQHandler FDCAN3_IT1_IRQHandler98,3860
#define RNG_IRQHandler RNG_IRQHandler99,3905
#define LPUART_IRQHandler LPUART_IRQHandler100,3936
#define I2C3_EV_IRQHandler I2C3_EV_IRQHandler101,3973
#define I2C3_ER_IRQHandler I2C3_ER_IRQHandler102,4012
#define DMAMUX_OVR_IRQHandler DMAMUX_OVR_IRQHandler103,4051
#define QUADSPI_IRQHandler QUADSPI_IRQHandler104,4096
#define DMA1_CHANNEL8_IRQHandler DMA1_CHANNEL8_IRQHandler105,4135
#define DMA2_CHANNEL6_IRQHandler DMA2_CHANNEL6_IRQHandler106,4186
#define DMA2_CHANNEL7_IRQHandler DMA2_CHANNEL7_IRQHandler107,4237
#define DMA2_CHANNEL8_IRQHandler DMA2_CHANNEL8_IRQHandler108,4288
#define CORDIC_IRQHandler CORDIC_IRQHandler109,4339
#define FMAC_IRQHandler FMAC_IRQHandler110,4376

../../../../libopencm3/include/libopencmsis/stm32/l0/irqhandlers.h,1691
#define WWDG_IRQHandler WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,262
#define RTC_IRQHandler RTC_IRQHandler11,293
#define FLASH_IRQHandler FLASH_IRQHandler12,324
#define RCC_IRQHandler RCC_IRQHandler13,359
#define EXTI0_1_IRQHandler EXTI0_1_IRQHandler14,390
#define EXTI2_3_IRQHandler EXTI2_3_IRQHandler15,429
#define EXTI4_15_IRQHandler EXTI4_15_IRQHandler16,468
#define TSC_IRQHandler TSC_IRQHandler17,509
#define DMA1_CHANNEL1_IRQHandler DMA1_CHANNEL1_IRQHandler18,540
#define DMA1_CHANNEL2_3_IRQHandler DMA1_CHANNEL2_3_IRQHandler19,591
#define DMA1_CHANNEL4_5_IRQHandler DMA1_CHANNEL4_5_IRQHandler20,646
#define ADC_COMP_IRQHandler ADC_COMP_IRQHandler21,701
#define LPTIM1_IRQHandler LPTIM1_IRQHandler22,742
#define USART4_5_IRQHandler USART4_5_IRQHandler23,779
#define TIM2_IRQHandler TIM2_IRQHandler24,820
#define TIM3_IRQHandler TIM3_IRQHandler25,853
#define TIM6_DAC_IRQHandler TIM6_DAC_IRQHandler26,886
#define TIM7_IRQHandler TIM7_IRQHandler27,927
#define RESERVED4_IRQHandler RESERVED4_IRQHandler28,960
#define TIM21_IRQHandler TIM21_IRQHandler29,1003
#define I2C3_IRQHandler I2C3_IRQHandler30,1038
#define TIM22_IRQHandler TIM22_IRQHandler31,1071
#define I2C1_IRQHandler I2C1_IRQHandler32,1106
#define I2C2_IRQHandler I2C2_IRQHandler33,1139
#define SPI1_IRQHandler SPI1_IRQHandler34,1172
#define SPI2_IRQHandler SPI2_IRQHandler35,1205
#define USART1_IRQHandler USART1_IRQHandler36,1238
#define USART2_IRQHandler USART2_IRQHandler37,1275
#define LPUART1_AES_RNG_IRQHandler LPUART1_AES_RNG_IRQHandler38,1312
#define LCD_IRQHandler LCD_IRQHandler39,1367
#define USB_IRQHandler USB_IRQHandler40,1398

../../../../libopencm3/include/libopencmsis/stm32/f3/irqhandlers.h,4795
#define NVIC_WWDG_IRQHandler NVIC_WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,272
#define TAMP_STAMP_IRQHandler TAMP_STAMP_IRQHandler11,303
#define RTC_WKUP_IRQHandler RTC_WKUP_IRQHandler12,348
#define FLASH_IRQHandler FLASH_IRQHandler13,389
#define RCC_IRQHandler RCC_IRQHandler14,424
#define EXTI0_IRQHandler EXTI0_IRQHandler15,455
#define EXTI1_IRQHandler EXTI1_IRQHandler16,490
#define EXTI2_TSC_IRQHandler EXTI2_TSC_IRQHandler17,525
#define EXTI3_IRQHandler EXTI3_IRQHandler18,568
#define EXTI4_IRQHandler EXTI4_IRQHandler19,603
#define DMA1_CHANNEL1_IRQHandler DMA1_CHANNEL1_IRQHandler20,638
#define DMA1_CHANNEL2_IRQHandler DMA1_CHANNEL2_IRQHandler21,689
#define DMA1_CHANNEL3_IRQHandler DMA1_CHANNEL3_IRQHandler22,740
#define DMA1_CHANNEL4_IRQHandler DMA1_CHANNEL4_IRQHandler23,791
#define DMA1_CHANNEL5_IRQHandler DMA1_CHANNEL5_IRQHandler24,842
#define DMA1_CHANNEL6_IRQHandler DMA1_CHANNEL6_IRQHandler25,893
#define DMA1_CHANNEL7_IRQHandler DMA1_CHANNEL7_IRQHandler26,944
#define ADC1_2_IRQHandler ADC1_2_IRQHandler27,995
#define USB_HP_CAN1_TX_IRQHandler USB_HP_CAN1_TX_IRQHandler28,1032
#define USB_LP_CAN1_RX0_IRQHandler USB_LP_CAN1_RX0_IRQHandler29,1085
#define CAN1_RX1_IRQHandler CAN1_RX1_IRQHandler30,1140
#define CAN1_SCE_IRQHandler CAN1_SCE_IRQHandler31,1181
#define EXTI9_5_IRQHandler EXTI9_5_IRQHandler32,1222
#define TIM1_BRK_TIM15_IRQHandler TIM1_BRK_TIM15_IRQHandler33,1261
#define TIM1_UP_TIM16_IRQHandler TIM1_UP_TIM16_IRQHandler34,1314
#define TIM1_TRG_COM_TIM17_IRQHandler TIM1_TRG_COM_TIM17_IRQHandler35,1365
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler36,1426
#define TIM2_IRQHandler TIM2_IRQHandler37,1465
#define TIM3_IRQHandler TIM3_IRQHandler38,1498
#define TIM4_IRQHandler TIM4_IRQHandler39,1531
#define I2C1_EV_EXTI23_IRQHandler I2C1_EV_EXTI23_IRQHandler40,1564
#define I2C1_ER_IRQHandler I2C1_ER_IRQHandler41,1617
#define I2C2_EV_EXTI24_IRQHandler I2C2_EV_EXTI24_IRQHandler42,1656
#define I2C2_ER_IRQHandler I2C2_ER_IRQHandler43,1709
#define SPI1_IRQHandler SPI1_IRQHandler44,1748
#define SPI2_IRQHandler SPI2_IRQHandler45,1781
#define USART1_EXTI25_IRQHandler USART1_EXTI25_IRQHandler46,1814
#define USART2_EXTI26_IRQHandler USART2_EXTI26_IRQHandler47,1865
#define USART3_EXTI28_IRQHandler USART3_EXTI28_IRQHandler48,1916
#define EXTI15_10_IRQHandler EXTI15_10_IRQHandler49,1967
#define RTC_ALARM_IRQHandler RTC_ALARM_IRQHandler50,2010
#define USB_WKUP_A_IRQHandler USB_WKUP_A_IRQHandler51,2053
#define TIM8_BRK_IRQHandler TIM8_BRK_IRQHandler52,2098
#define TIM8_UP_IRQHandler TIM8_UP_IRQHandler53,2139
#define TIM8_TRG_COM_IRQHandler TIM8_TRG_COM_IRQHandler54,2178
#define TIM8_CC_IRQHandler TIM8_CC_IRQHandler55,2227
#define ADC3_IRQHandler ADC3_IRQHandler56,2266
#define RESERVED_1_IRQHandler RESERVED_1_IRQHandler57,2299
#define RESERVED_2_IRQHandler RESERVED_2_IRQHandler58,2344
#define RESERVED_3_IRQHandler RESERVED_3_IRQHandler59,2389
#define SPI3_IRQHandler SPI3_IRQHandler60,2434
#define UART4_EXTI34_IRQHandler UART4_EXTI34_IRQHandler61,2467
#define UART5_EXTI35_IRQHandler UART5_EXTI35_IRQHandler62,2516
#define TIM6_DAC_IRQHandler TIM6_DAC_IRQHandler63,2565
#define TIM7_IRQHandler TIM7_IRQHandler64,2606
#define DMA2_CHANNEL1_IRQHandler DMA2_CHANNEL1_IRQHandler65,2639
#define DMA2_CHANNEL2_IRQHandler DMA2_CHANNEL2_IRQHandler66,2690
#define DMA2_CHANNEL3_IRQHandler DMA2_CHANNEL3_IRQHandler67,2741
#define DMA2_CHANNEL4_IRQHandler DMA2_CHANNEL4_IRQHandler68,2792
#define DMA2_CHANNEL5_IRQHandler DMA2_CHANNEL5_IRQHandler69,2843
#define ETH_IRQHandler ETH_IRQHandler70,2894
#define RESERVED_4_IRQHandler RESERVED_4_IRQHandler71,2925
#define RESERVED_5_IRQHandler RESERVED_5_IRQHandler72,2970
#define COMP123_IRQHandler COMP123_IRQHandler73,3015
#define COMP456_IRQHandler COMP456_IRQHandler74,3054
#define COMP7_IRQHandler COMP7_IRQHandler75,3093
#define HRTIM_MASTER_IRQHandler HRTIM_MASTER_IRQHandler76,3128
#define HRTIM_TIMA_IRQHandler HRTIM_TIMA_IRQHandler77,3177
#define HRTIM_TIMB_IRQHandler HRTIM_TIMB_IRQHandler78,3222
#define HRTIM_TIMC_IRQHandler HRTIM_TIMC_IRQHandler79,3267
#define HRTIM_TIMD_IRQHandler HRTIM_TIMD_IRQHandler80,3312
#define HRTIM_TIME_IRQHandler HRTIM_TIME_IRQHandler81,3357
#define HRTIM_FLT_IRQHandler HRTIM_FLT_IRQHandler82,3402
#define USB_HP_IRQHandler USB_HP_IRQHandler83,3445
#define USB_LP_IRQHandler USB_LP_IRQHandler84,3482
#define USB_WKUP_IRQHandler USB_WKUP_IRQHandler85,3519
#define RESERVED_13_IRQHandler RESERVED_13_IRQHandler86,3560
#define RESERVED_14_IRQHandler RESERVED_14_IRQHandler87,3607
#define RESERVED_15_IRQHandler RESERVED_15_IRQHandler88,3654
#define RESERVED_16_IRQHandler RESERVED_16_IRQHandler89,3701

../../../../libopencm3/include/libopencmsis/stm32/l4/irqhandlers.h,5053
#define WWDG_IRQHandler WWDG_IRQHandler9,229
#define PVD_PVM_IRQHandler PVD_PVM_IRQHandler10,262
#define TAMP_STAMP_IRQHandler TAMP_STAMP_IRQHandler11,301
#define RTC_WKUP_IRQHandler RTC_WKUP_IRQHandler12,346
#define FLASH_IRQHandler FLASH_IRQHandler13,387
#define RCC_IRQHandler RCC_IRQHandler14,422
#define EXTI0_IRQHandler EXTI0_IRQHandler15,453
#define EXTI1_IRQHandler EXTI1_IRQHandler16,488
#define EXTI2_IRQHandler EXTI2_IRQHandler17,523
#define EXTI3_IRQHandler EXTI3_IRQHandler18,558
#define EXTI4_IRQHandler EXTI4_IRQHandler19,593
#define DMA1_CHANNEL1_IRQHandler DMA1_CHANNEL1_IRQHandler20,628
#define DMA1_CHANNEL2_IRQHandler DMA1_CHANNEL2_IRQHandler21,679
#define DMA1_CHANNEL3_IRQHandler DMA1_CHANNEL3_IRQHandler22,730
#define DMA1_CHANNEL4_IRQHandler DMA1_CHANNEL4_IRQHandler23,781
#define DMA1_CHANNEL5_IRQHandler DMA1_CHANNEL5_IRQHandler24,832
#define DMA1_CHANNEL6_IRQHandler DMA1_CHANNEL6_IRQHandler25,883
#define DMA1_CHANNEL7_IRQHandler DMA1_CHANNEL7_IRQHandler26,934
#define ADC1_2_IRQHandler ADC1_2_IRQHandler27,985
#define CAN1_TX_IRQHandler CAN1_TX_IRQHandler28,1022
#define CAN1_RX0_IRQHandler CAN1_RX0_IRQHandler29,1061
#define CAN1_RX1_IRQHandler CAN1_RX1_IRQHandler30,1102
#define CAN1_SCE_IRQHandler CAN1_SCE_IRQHandler31,1143
#define EXTI9_5_IRQHandler EXTI9_5_IRQHandler32,1184
#define TIM1_BRK_TIM15_IRQHandler TIM1_BRK_TIM15_IRQHandler33,1223
#define TIM1_UP_TIM16_IRQHandler TIM1_UP_TIM16_IRQHandler34,1276
#define TIM1_TRG_COM_TIM17_IRQHandler TIM1_TRG_COM_TIM17_IRQHandler35,1327
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler36,1388
#define TIM2_IRQHandler TIM2_IRQHandler37,1427
#define TIM3_IRQHandler TIM3_IRQHandler38,1460
#define TIM4_IRQHandler TIM4_IRQHandler39,1493
#define I2C1_EV_IRQHandler I2C1_EV_IRQHandler40,1526
#define I2C1_ER_IRQHandler I2C1_ER_IRQHandler41,1565
#define I2C2_EV_IRQHandler I2C2_EV_IRQHandler42,1604
#define I2C2_ER_IRQHandler I2C2_ER_IRQHandler43,1643
#define SPI1_IRQHandler SPI1_IRQHandler44,1682
#define SPI2_IRQHandler SPI2_IRQHandler45,1715
#define USART1_IRQHandler USART1_IRQHandler46,1748
#define USART2_IRQHandler USART2_IRQHandler47,1785
#define USART3_IRQHandler USART3_IRQHandler48,1822
#define EXTI15_10_IRQHandler EXTI15_10_IRQHandler49,1859
#define RTC_ALARM_IRQHandler RTC_ALARM_IRQHandler50,1902
#define DFSDM3_IRQHandler DFSDM3_IRQHandler51,1945
#define TIM8_BRK_IRQHandler TIM8_BRK_IRQHandler52,1982
#define TIM8_UP_IRQHandler TIM8_UP_IRQHandler53,2023
#define TIM8_TRG_COM_IRQHandler TIM8_TRG_COM_IRQHandler54,2062
#define TIM8_CC_IRQHandler TIM8_CC_IRQHandler55,2111
#define ADC3_IRQHandler ADC3_IRQHandler56,2150
#define FMC_IRQHandler FMC_IRQHandler57,2183
#define SDMMC1_IRQHandler SDMMC1_IRQHandler58,2214
#define TIM5_IRQHandler TIM5_IRQHandler59,2251
#define SPI3_IRQHandler SPI3_IRQHandler60,2284
#define UART4_IRQHandler UART4_IRQHandler61,2317
#define UART5_IRQHandler UART5_IRQHandler62,2352
#define TIM6_DACUNDER_IRQHandler TIM6_DACUNDER_IRQHandler63,2387
#define TIM7_IRQHandler TIM7_IRQHandler64,2438
#define DMA2_CHANNEL1_IRQHandler DMA2_CHANNEL1_IRQHandler65,2471
#define DMA2_CHANNEL2_IRQHandler DMA2_CHANNEL2_IRQHandler66,2522
#define DMA2_CHANNEL3_IRQHandler DMA2_CHANNEL3_IRQHandler67,2573
#define DMA2_CHANNEL4_IRQHandler DMA2_CHANNEL4_IRQHandler68,2624
#define DMA2_CHANNEL5_IRQHandler DMA2_CHANNEL5_IRQHandler69,2675
#define DFSDM0_IRQHandler DFSDM0_IRQHandler70,2726
#define DFSDM1_IRQHandler DFSDM1_IRQHandler71,2763
#define DFSDM2_IRQHandler DFSDM2_IRQHandler72,2800
#define COMP_IRQHandler COMP_IRQHandler73,2837
#define LPTIM1_IRQHandler LPTIM1_IRQHandler74,2870
#define LPTIM2_IRQHandler LPTIM2_IRQHandler75,2907
#define OTG_FS_IRQHandler OTG_FS_IRQHandler76,2944
#define DMA2_CHANNEL6_IRQHandler DMA2_CHANNEL6_IRQHandler77,2981
#define DMA2_CHANNEL7_IRQHandler DMA2_CHANNEL7_IRQHandler78,3032
#define LPUART1_IRQHandler LPUART1_IRQHandler79,3083
#define QUADSPI_IRQHandler QUADSPI_IRQHandler80,3122
#define I2C3_EV_IRQHandler I2C3_EV_IRQHandler81,3161
#define I2C3_ER_IRQHandler I2C3_ER_IRQHandler82,3200
#define SAI1_IRQHandler SAI1_IRQHandler83,3239
#define SAI2_IRQHandler SAI2_IRQHandler84,3272
#define SWPMI1_IRQHandler SWPMI1_IRQHandler85,3305
#define TSC_IRQHandler TSC_IRQHandler86,3342
#define LCD_IRQHandler LCD_IRQHandler87,3373
#define AES_IRQHandler AES_IRQHandler88,3404
#define RNG_IRQHandler RNG_IRQHandler89,3435
#define FPU_IRQHandler FPU_IRQHandler90,3466
#define HASH_CRS_IRQHandler HASH_CRS_IRQHandler91,3497
#define I2C4_EV_IRQHandler I2C4_EV_IRQHandler92,3538
#define I2C4_ER_IRQHandler I2C4_ER_IRQHandler93,3577
#define DCMI_IRQHandler DCMI_IRQHandler94,3616
#define CAN2_TX_IRQHandler CAN2_TX_IRQHandler95,3649
#define CAN2_RX0_IRQHandler CAN2_RX0_IRQHandler96,3688
#define CAN2_RX1_IRQHandler CAN2_RX1_IRQHandler97,3729
#define CAN2_SCE_IRQHandler CAN2_SCE_IRQHandler98,3770
#define DMA2D_IRQHandler DMA2D_IRQHandler99,3811

../../../../libopencm3/include/libopencmsis/stm32/f0/irqhandlers.h,1769
#define WWDG_IRQHandler WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,262
#define RTC_IRQHandler RTC_IRQHandler11,293
#define FLASH_IRQHandler FLASH_IRQHandler12,324
#define RCC_IRQHandler RCC_IRQHandler13,359
#define EXTI0_1_IRQHandler EXTI0_1_IRQHandler14,390
#define EXTI2_3_IRQHandler EXTI2_3_IRQHandler15,429
#define EXTI4_15_IRQHandler EXTI4_15_IRQHandler16,468
#define TSC_IRQHandler TSC_IRQHandler17,509
#define DMA1_CHANNEL1_IRQHandler DMA1_CHANNEL1_IRQHandler18,540
#define DMA1_CHANNEL2_3_DMA2_CHANNEL1_2_IRQHandler DMA1_CHANNEL2_3_DMA2_CHANNEL1_2_IRQHandler19,591
#define DMA1_CHANNEL4_7_DMA2_CHANNEL3_5_IRQHandler DMA1_CHANNEL4_7_DMA2_CHANNEL3_5_IRQHandler20,678
#define ADC_COMP_IRQHandler ADC_COMP_IRQHandler21,765
#define TIM1_BRK_UP_TRG_COM_IRQHandler TIM1_BRK_UP_TRG_COM_IRQHandler22,806
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler23,869
#define TIM2_IRQHandler TIM2_IRQHandler24,908
#define TIM3_IRQHandler TIM3_IRQHandler25,941
#define TIM6_DAC_IRQHandler TIM6_DAC_IRQHandler26,974
#define TIM7_IRQHandler TIM7_IRQHandler27,1015
#define TIM14_IRQHandler TIM14_IRQHandler28,1048
#define TIM15_IRQHandler TIM15_IRQHandler29,1083
#define TIM16_IRQHandler TIM16_IRQHandler30,1118
#define TIM17_IRQHandler TIM17_IRQHandler31,1153
#define I2C1_IRQHandler I2C1_IRQHandler32,1188
#define I2C2_IRQHandler I2C2_IRQHandler33,1221
#define SPI1_IRQHandler SPI1_IRQHandler34,1254
#define SPI2_IRQHandler SPI2_IRQHandler35,1287
#define USART1_IRQHandler USART1_IRQHandler36,1320
#define USART2_IRQHandler USART2_IRQHandler37,1357
#define USART3_4_IRQHandler USART3_4_IRQHandler38,1394
#define CEC_CAN_IRQHandler CEC_CAN_IRQHandler39,1435
#define USB_IRQHandler USB_IRQHandler40,1474

../../../../libopencm3/include/libopencmsis/stm32/f2/irqhandlers.h,4621
#define NVIC_WWDG_IRQHandler NVIC_WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,272
#define TAMP_STAMP_IRQHandler TAMP_STAMP_IRQHandler11,303
#define RTC_WKUP_IRQHandler RTC_WKUP_IRQHandler12,348
#define FLASH_IRQHandler FLASH_IRQHandler13,389
#define RCC_IRQHandler RCC_IRQHandler14,424
#define EXTI0_IRQHandler EXTI0_IRQHandler15,455
#define EXTI1_IRQHandler EXTI1_IRQHandler16,490
#define EXTI2_IRQHandler EXTI2_IRQHandler17,525
#define EXTI3_IRQHandler EXTI3_IRQHandler18,560
#define EXTI4_IRQHandler EXTI4_IRQHandler19,595
#define DMA1_STREAM0_IRQHandler DMA1_STREAM0_IRQHandler20,630
#define DMA1_STREAM1_IRQHandler DMA1_STREAM1_IRQHandler21,679
#define DMA1_STREAM2_IRQHandler DMA1_STREAM2_IRQHandler22,728
#define DMA1_STREAM3_IRQHandler DMA1_STREAM3_IRQHandler23,777
#define DMA1_STREAM4_IRQHandler DMA1_STREAM4_IRQHandler24,826
#define DMA1_STREAM5_IRQHandler DMA1_STREAM5_IRQHandler25,875
#define DMA1_STREAM6_IRQHandler DMA1_STREAM6_IRQHandler26,924
#define ADC_IRQHandler ADC_IRQHandler27,973
#define CAN1_TX_IRQHandler CAN1_TX_IRQHandler28,1004
#define CAN1_RX0_IRQHandler CAN1_RX0_IRQHandler29,1043
#define CAN1_RX1_IRQHandler CAN1_RX1_IRQHandler30,1084
#define CAN1_SCE_IRQHandler CAN1_SCE_IRQHandler31,1125
#define EXTI9_5_IRQHandler EXTI9_5_IRQHandler32,1166
#define TIM1_BRK_TIM9_IRQHandler TIM1_BRK_TIM9_IRQHandler33,1205
#define TIM1_UP_TIM10_IRQHandler TIM1_UP_TIM10_IRQHandler34,1256
#define TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_TIM11_IRQHandler35,1307
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler36,1368
#define TIM2_IRQHandler TIM2_IRQHandler37,1407
#define TIM3_IRQHandler TIM3_IRQHandler38,1440
#define TIM4_IRQHandler TIM4_IRQHandler39,1473
#define I2C1_EV_IRQHandler I2C1_EV_IRQHandler40,1506
#define I2C1_ER_IRQHandler I2C1_ER_IRQHandler41,1545
#define I2C2_EV_IRQHandler I2C2_EV_IRQHandler42,1584
#define I2C2_ER_IRQHandler I2C2_ER_IRQHandler43,1623
#define SPI1_IRQHandler SPI1_IRQHandler44,1662
#define SPI2_IRQHandler SPI2_IRQHandler45,1695
#define USART1_IRQHandler USART1_IRQHandler46,1728
#define USART2_IRQHandler USART2_IRQHandler47,1765
#define USART3_IRQHandler USART3_IRQHandler48,1802
#define EXTI15_10_IRQHandler EXTI15_10_IRQHandler49,1839
#define RTC_ALARM_IRQHandler RTC_ALARM_IRQHandler50,1882
#define USB_FS_WKUP_IRQHandler USB_FS_WKUP_IRQHandler51,1925
#define TIM8_BRK_TIM12_IRQHandler TIM8_BRK_TIM12_IRQHandler52,1972
#define TIM8_UP_TIM13_IRQHandler TIM8_UP_TIM13_IRQHandler53,2025
#define TIM8_TRG_COM_TIM14_IRQHandler TIM8_TRG_COM_TIM14_IRQHandler54,2076
#define TIM8_CC_IRQHandler TIM8_CC_IRQHandler55,2137
#define DMA1_STREAM7_IRQHandler DMA1_STREAM7_IRQHandler56,2176
#define FSMC_IRQHandler FSMC_IRQHandler57,2225
#define SDIO_IRQHandler SDIO_IRQHandler58,2258
#define TIM5_IRQHandler TIM5_IRQHandler59,2291
#define SPI3_IRQHandler SPI3_IRQHandler60,2324
#define UART4_IRQHandler UART4_IRQHandler61,2357
#define UART5_IRQHandler UART5_IRQHandler62,2392
#define TIM6_DAC_IRQHandler TIM6_DAC_IRQHandler63,2427
#define TIM7_IRQHandler TIM7_IRQHandler64,2468
#define DMA2_STREAM0_IRQHandler DMA2_STREAM0_IRQHandler65,2501
#define DMA2_STREAM1_IRQHandler DMA2_STREAM1_IRQHandler66,2550
#define DMA2_STREAM2_IRQHandler DMA2_STREAM2_IRQHandler67,2599
#define DMA2_STREAM3_IRQHandler DMA2_STREAM3_IRQHandler68,2648
#define DMA2_STREAM4_IRQHandler DMA2_STREAM4_IRQHandler69,2697
#define ETH_IRQHandler ETH_IRQHandler70,2746
#define ETH_WKUP_IRQHandler ETH_WKUP_IRQHandler71,2777
#define CAN2_TX_IRQHandler CAN2_TX_IRQHandler72,2818
#define CAN2_RX0_IRQHandler CAN2_RX0_IRQHandler73,2857
#define CAN2_RX1_IRQHandler CAN2_RX1_IRQHandler74,2898
#define CAN2_SCE_IRQHandler CAN2_SCE_IRQHandler75,2939
#define OTG_FS_IRQHandler OTG_FS_IRQHandler76,2980
#define DMA2_STREAM5_IRQHandler DMA2_STREAM5_IRQHandler77,3017
#define DMA2_STREAM6_IRQHandler DMA2_STREAM6_IRQHandler78,3066
#define DMA2_STREAM7_IRQHandler DMA2_STREAM7_IRQHandler79,3115
#define USART6_IRQHandler USART6_IRQHandler80,3164
#define I2C3_EV_IRQHandler I2C3_EV_IRQHandler81,3201
#define I2C3_ER_IRQHandler I2C3_ER_IRQHandler82,3240
#define OTG_HS_EP1_OUT_IRQHandler OTG_HS_EP1_OUT_IRQHandler83,3279
#define OTG_HS_EP1_IN_IRQHandler OTG_HS_EP1_IN_IRQHandler84,3332
#define OTG_HS_WKUP_IRQHandler OTG_HS_WKUP_IRQHandler85,3383
#define OTG_HS_IRQHandler OTG_HS_IRQHandler86,3430
#define DCMI_IRQHandler DCMI_IRQHandler87,3467
#define CRYP_IRQHandler CRYP_IRQHandler88,3500
#define HASH_RNG_IRQHandler HASH_RNG_IRQHandler89,3533

../../../../libopencm3/include/libopencmsis/stm32/g0/irqhandlers.h,1842
#define WWDG_IRQHandler WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,262
#define RTC_IRQHandler RTC_IRQHandler11,293
#define FLASH_IRQHandler FLASH_IRQHandler12,324
#define RCC_IRQHandler RCC_IRQHandler13,359
#define EXTI0_1_IRQHandler EXTI0_1_IRQHandler14,390
#define EXTI2_3_IRQHandler EXTI2_3_IRQHandler15,429
#define EXTI4_15_IRQHandler EXTI4_15_IRQHandler16,468
#define UCPD1_UCPD2_IRQHandler UCPD1_UCPD2_IRQHandler17,509
#define DMA1_CHANNEL1_IRQHandler DMA1_CHANNEL1_IRQHandler18,556
#define DMA1_CHANNEL2_3_IRQHandler DMA1_CHANNEL2_3_IRQHandler19,607
#define DMA1_CHANNEL4_7_DMAMUX_IRQHandler DMA1_CHANNEL4_7_DMAMUX_IRQHandler20,662
#define ADC_COMP_IRQHandler ADC_COMP_IRQHandler21,731
#define TIM1_BRK_UP_TRG_COM_IRQHandler TIM1_BRK_UP_TRG_COM_IRQHandler22,772
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler23,835
#define TIM2_IRQHandler TIM2_IRQHandler24,874
#define TIM34_IRQHandler TIM34_IRQHandler25,907
#define TIM6_DAC_LPTIM1_IRQHandler TIM6_DAC_LPTIM1_IRQHandler26,942
#define TIM7_LPTIM2_IRQHandler TIM7_LPTIM2_IRQHandler27,997
#define TIM14_IRQHandler TIM14_IRQHandler28,1044
#define TIM15_IRQHandler TIM15_IRQHandler29,1079
#define TIM16_FDCAN_IT0_IRQHandler TIM16_FDCAN_IT0_IRQHandler30,1114
#define TIM17_FDCAN_IT1_IRQHandler TIM17_FDCAN_IT1_IRQHandler31,1169
#define I2C1_IRQHandler I2C1_IRQHandler32,1224
#define I2C23_IRQHandler I2C23_IRQHandler33,1257
#define SPI1_IRQHandler SPI1_IRQHandler34,1292
#define SPI23_IRQHandler SPI23_IRQHandler35,1325
#define USART1_IRQHandler USART1_IRQHandler36,1360
#define USART2_LPUART2_IRQHandler USART2_LPUART2_IRQHandler37,1397
#define USART3456_LPUART1_IRQHandler USART3456_LPUART1_IRQHandler38,1450
#define CEC_IRQHandler CEC_IRQHandler39,1509
#define AES_RNG_IRQHandler AES_RNG_IRQHandler40,1540

../../../../libopencm3/include/libopencmsis/core_cm3.h,2853
#define OPENCMSIS_CORECM3_HOPENCMSIS_CORECM3_H11,350
#define __INLINE __INLINE21,634
#define __STATIC_INLINE __STATIC_INLINE23,684
#define __IO __IO27,860
#define __O __O28,882
#define __I __I29,903
#define SCB_SCR_SLEEPDEEP_Msk SCB_SCR_SLEEPDEEP_Msk35,1083
typedef struct {__anona14ef577010840,1274
	__IO uint32_t CPUID;CPUID41,1291
	__IO uint32_t ICSR;ICSR42,1313
	__IO uint32_t VTOR;VTOR43,1334
	__IO uint32_t AIRCR;AIRCR44,1355
	__IO uint32_t SCR;SCR45,1377
	__IO uint32_t CCR;CCR46,1397
	__IO uint8_t SHPR[12]; /* FIXME: how is this properly indexed? */SHPR47,1417
	__IO uint32_t SHCSR;SHCSR48,1484
} SCB_TypeDef;SCB_TypeDef49,1506
#define SCB SCB50,1521
#define __WFI(__WFI54,1664
#define __CLZ(__CLZ57,1769
#define __REV(__REV62,1967
typedef struct {__anona14ef577020865,2034
	uint32_t DHCSR;DHCSR66,2051
	uint32_t DEMCR; /* needed by efm32tg stk trace.c */DEMCR67,2068
} CoreDebug_TypeDef;CoreDebug_TypeDef68,2121
#define CoreDebug CoreDebug70,2200
#define CoreDebug_DHCSR_C_DEBUGEN_Msk CoreDebug_DHCSR_C_DEBUGEN_Msk71,2244
#define CoreDebug_DEMCR_TRCENA_Msk CoreDebug_DEMCR_TRCENA_Msk72,2284
static inline void NVIC_ClearPendingIRQ(uint8_t irqn)NVIC_ClearPendingIRQ76,2349
static inline void NVIC_EnableIRQ(uint8_t irqn)NVIC_EnableIRQ80,2438
static inline void NVIC_DisableIRQ(uint8_t irqn)NVIC_DisableIRQ84,2514
static inline void __enable_irq(void)__enable_irq91,2620
static inline void __disable_irq(void)__disable_irq95,2687
#define SCB_SHCSR_MEMFAULTENA_Msk SCB_SHCSR_MEMFAULTENA_Msk102,2790
typedef struct {__anona14ef5770308104,2827
	uint32_t CTRL;CTRL105,2844
	uint32_t RNR;RNR106,2860
	uint32_t RBAR;RBAR107,2875
	uint32_t RASR;RASR108,2891
} MPU_TypeDef;MPU_TypeDef109,2907
#define MPU MPU111,2949
#define MPU_CTRL_ENABLE_Msk MPU_CTRL_ENABLE_Msk112,2981
#define MPU_RASR_XN_Pos MPU_RASR_XN_Pos113,3011
#define MPU_RASR_AP_Pos MPU_RASR_AP_Pos114,3037
#define MPU_RASR_TEX_Pos MPU_RASR_TEX_Pos115,3063
#define MPU_RASR_S_Pos MPU_RASR_S_Pos116,3090
#define MPU_RASR_C_Pos MPU_RASR_C_Pos117,3115
#define MPU_RASR_B_Pos MPU_RASR_B_Pos118,3140
#define MPU_RASR_SRD_Pos MPU_RASR_SRD_Pos119,3165
#define MPU_RASR_SIZE_Pos MPU_RASR_SIZE_Pos120,3192
#define MPU_RASR_ENABLE_Pos MPU_RASR_ENABLE_Pos121,3220
typedef struct {__anona14ef5770408142,4116
	uint32_t CTRL;CTRL143,4133
	uint32_t LOAD;LOAD144,4149
	uint32_t VAL;VAL145,4165
	uint32_t CALIB;CALIB146,4180
} SysTick_TypeDef;SysTick_TypeDef147,4197
#define SysTick SysTick148,4216
static inline uint32_t SysTick_Config(uint32_t n_ticks)SysTick_Config150,4269
typedef struct {__anona14ef5770508167,4674
	uint32_t LAR;LAR168,4691
	uint32_t TCR;TCR169,4706
} ITM_TypeDef;ITM_TypeDef170,4721
#define ITM ITM172,4763
#define SysTick_Handler SysTick_Handler178,4968

../../../../libopencm3/include/libopencmsis/efm32/g/irqhandlers.h,1573
#define DMA_IRQHandler DMA_IRQHandler9,229
#define GPIO_EVEN_IRQHandler GPIO_EVEN_IRQHandler10,260
#define TIMER0_IRQHandler TIMER0_IRQHandler11,303
#define USART0_RX_IRQHandler USART0_RX_IRQHandler12,340
#define USART0_TX_IRQHandler USART0_TX_IRQHandler13,383
#define ACMP01_IRQHandler ACMP01_IRQHandler14,426
#define ADC0_IRQHandler ADC0_IRQHandler15,463
#define DAC0_IRQHandler DAC0_IRQHandler16,496
#define I2C0_IRQHandler I2C0_IRQHandler17,529
#define GPIO_ODD_IRQHandler GPIO_ODD_IRQHandler18,562
#define TIMER1_IRQHandler TIMER1_IRQHandler19,603
#define TIMER2_IRQHandler TIMER2_IRQHandler20,640
#define USART1_RX_IRQHandler USART1_RX_IRQHandler21,677
#define USART1_TX_IRQHandler USART1_TX_IRQHandler22,720
#define USART2_RX_IRQHandler USART2_RX_IRQHandler23,763
#define USART2_TX_IRQHandler USART2_TX_IRQHandler24,806
#define UART0_RX_IRQHandler UART0_RX_IRQHandler25,849
#define UART0_TX_IRQHandler UART0_TX_IRQHandler26,890
#define LEUART0_IRQHandler LEUART0_IRQHandler27,931
#define LEUART1_IRQHandler LEUART1_IRQHandler28,970
#define LETIMER0_IRQHandler LETIMER0_IRQHandler29,1009
#define PCNT0_IRQHandler PCNT0_IRQHandler30,1050
#define PCNT1_IRQHandler PCNT1_IRQHandler31,1085
#define PCNT2_IRQHandler PCNT2_IRQHandler32,1120
#define RTC_IRQHandler RTC_IRQHandler33,1155
#define CMU_IRQHandler CMU_IRQHandler34,1186
#define VCMP_IRQHandler VCMP_IRQHandler35,1217
#define LCD_IRQHandler LCD_IRQHandler36,1250
#define MSC_IRQHandler MSC_IRQHandler37,1281
#define AES_IRQHandler AES_IRQHandler38,1312

../../../../libopencm3/include/libopencmsis/efm32/hg/irqhandlers.h,1075
#define DMA_IRQHandler DMA_IRQHandler9,229
#define GPIO_EVEN_IRQHandler GPIO_EVEN_IRQHandler10,260
#define TIMER0_IRQHandler TIMER0_IRQHandler11,303
#define ACMP0_IRQHandler ACMP0_IRQHandler12,340
#define ADC0_IRQHandler ADC0_IRQHandler13,375
#define I2C0_IRQHandler I2C0_IRQHandler14,408
#define GPIO_ODD_IRQHandler GPIO_ODD_IRQHandler15,441
#define TIMER1_IRQHandler TIMER1_IRQHandler16,482
#define USART1_RX_IRQHandler USART1_RX_IRQHandler17,519
#define USART1_TX_IRQHandler USART1_TX_IRQHandler18,562
#define LEUART0_IRQHandler LEUART0_IRQHandler19,605
#define PCNT0_IRQHandler PCNT0_IRQHandler20,644
#define RTC_IRQHandler RTC_IRQHandler21,679
#define CMU_IRQHandler CMU_IRQHandler22,710
#define VCMP_IRQHandler VCMP_IRQHandler23,741
#define MSC_IRQHandler MSC_IRQHandler24,774
#define AES_IRQHandler AES_IRQHandler25,805
#define USART0_RX_IRQHandler USART0_RX_IRQHandler26,836
#define USART0_TX_IRQHandler USART0_TX_IRQHandler27,879
#define USB_IRQHandler USB_IRQHandler28,922
#define TIMER2_IRQHandler TIMER2_IRQHandler29,953

../../../../libopencm3/include/libopencmsis/efm32/ezr32wg/irqhandlers.h,2035
#define DMA_IRQHandler DMA_IRQHandler9,229
#define GPIO_EVEN_IRQHandler GPIO_EVEN_IRQHandler10,260
#define TIMER0_IRQHandler TIMER0_IRQHandler11,303
#define USART0_RX_IRQHandler USART0_RX_IRQHandler12,340
#define USART0_TX_IRQHandler USART0_TX_IRQHandler13,383
#define USB_IRQHandler USB_IRQHandler14,426
#define ACMP01_IRQHandler ACMP01_IRQHandler15,457
#define ADC0_IRQHandler ADC0_IRQHandler16,494
#define DAC0_IRQHandler DAC0_IRQHandler17,527
#define I2C0_IRQHandler I2C0_IRQHandler18,560
#define I2C1_IRQHandler I2C1_IRQHandler19,593
#define GPIO_ODD_IRQHandler GPIO_ODD_IRQHandler20,626
#define TIMER1_IRQHandler TIMER1_IRQHandler21,667
#define TIMER2_IRQHandler TIMER2_IRQHandler22,704
#define TIMER3_IRQHandler TIMER3_IRQHandler23,741
#define USART1_RX_IRQHandler USART1_RX_IRQHandler24,778
#define USART1_TX_IRQHandler USART1_TX_IRQHandler25,821
#define LESENSE_IRQHandler LESENSE_IRQHandler26,864
#define USART2_RX_IRQHandler USART2_RX_IRQHandler27,903
#define USART2_TX_IRQHandler USART2_TX_IRQHandler28,946
#define UART0_RX_IRQHandler UART0_RX_IRQHandler29,989
#define UART0_TX_IRQHandler UART0_TX_IRQHandler30,1030
#define UART1_RX_IRQHandler UART1_RX_IRQHandler31,1071
#define UART1_TX_IRQHandler UART1_TX_IRQHandler32,1112
#define LEUART0_IRQHandler LEUART0_IRQHandler33,1153
#define LEUART1_IRQHandler LEUART1_IRQHandler34,1192
#define LETIMER0_IRQHandler LETIMER0_IRQHandler35,1231
#define PCNT0_IRQHandler PCNT0_IRQHandler36,1272
#define PCNT1_IRQHandler PCNT1_IRQHandler37,1307
#define PCNT2_IRQHandler PCNT2_IRQHandler38,1342
#define RTC_IRQHandler RTC_IRQHandler39,1377
#define BURTC_IRQHandler BURTC_IRQHandler40,1408
#define CMU_IRQHandler CMU_IRQHandler41,1443
#define VCMP_IRQHandler VCMP_IRQHandler42,1474
#define LCD_IRQHandler LCD_IRQHandler43,1507
#define MSC_IRQHandler MSC_IRQHandler44,1538
#define AES_IRQHandler AES_IRQHandler45,1569
#define EBI_IRQHandler EBI_IRQHandler46,1600
#define EMU_IRQHandler EMU_IRQHandler47,1631

../../../../libopencm3/include/libopencmsis/efm32/wg/irqhandlers.h,2035
#define DMA_IRQHandler DMA_IRQHandler9,229
#define GPIO_EVEN_IRQHandler GPIO_EVEN_IRQHandler10,260
#define TIMER0_IRQHandler TIMER0_IRQHandler11,303
#define USART0_RX_IRQHandler USART0_RX_IRQHandler12,340
#define USART0_TX_IRQHandler USART0_TX_IRQHandler13,383
#define USB_IRQHandler USB_IRQHandler14,426
#define ACMP01_IRQHandler ACMP01_IRQHandler15,457
#define ADC0_IRQHandler ADC0_IRQHandler16,494
#define DAC0_IRQHandler DAC0_IRQHandler17,527
#define I2C0_IRQHandler I2C0_IRQHandler18,560
#define I2C1_IRQHandler I2C1_IRQHandler19,593
#define GPIO_ODD_IRQHandler GPIO_ODD_IRQHandler20,626
#define TIMER1_IRQHandler TIMER1_IRQHandler21,667
#define TIMER2_IRQHandler TIMER2_IRQHandler22,704
#define TIMER3_IRQHandler TIMER3_IRQHandler23,741
#define USART1_RX_IRQHandler USART1_RX_IRQHandler24,778
#define USART1_TX_IRQHandler USART1_TX_IRQHandler25,821
#define LESENSE_IRQHandler LESENSE_IRQHandler26,864
#define USART2_RX_IRQHandler USART2_RX_IRQHandler27,903
#define USART2_TX_IRQHandler USART2_TX_IRQHandler28,946
#define UART0_RX_IRQHandler UART0_RX_IRQHandler29,989
#define UART0_TX_IRQHandler UART0_TX_IRQHandler30,1030
#define UART1_RX_IRQHandler UART1_RX_IRQHandler31,1071
#define UART1_TX_IRQHandler UART1_TX_IRQHandler32,1112
#define LEUART0_IRQHandler LEUART0_IRQHandler33,1153
#define LEUART1_IRQHandler LEUART1_IRQHandler34,1192
#define LETIMER0_IRQHandler LETIMER0_IRQHandler35,1231
#define PCNT0_IRQHandler PCNT0_IRQHandler36,1272
#define PCNT1_IRQHandler PCNT1_IRQHandler37,1307
#define PCNT2_IRQHandler PCNT2_IRQHandler38,1342
#define RTC_IRQHandler RTC_IRQHandler39,1377
#define BURTC_IRQHandler BURTC_IRQHandler40,1408
#define CMU_IRQHandler CMU_IRQHandler41,1443
#define VCMP_IRQHandler VCMP_IRQHandler42,1474
#define LCD_IRQHandler LCD_IRQHandler43,1507
#define MSC_IRQHandler MSC_IRQHandler44,1538
#define AES_IRQHandler AES_IRQHandler45,1569
#define EBI_IRQHandler EBI_IRQHandler46,1600
#define EMU_IRQHandler EMU_IRQHandler47,1631

../../../../libopencm3/include/libopencmsis/efm32/lg/irqhandlers.h,2035
#define DMA_IRQHandler DMA_IRQHandler9,229
#define GPIO_EVEN_IRQHandler GPIO_EVEN_IRQHandler10,260
#define TIMER0_IRQHandler TIMER0_IRQHandler11,303
#define USART0_RX_IRQHandler USART0_RX_IRQHandler12,340
#define USART0_TX_IRQHandler USART0_TX_IRQHandler13,383
#define USB_IRQHandler USB_IRQHandler14,426
#define ACMP01_IRQHandler ACMP01_IRQHandler15,457
#define ADC0_IRQHandler ADC0_IRQHandler16,494
#define DAC0_IRQHandler DAC0_IRQHandler17,527
#define I2C0_IRQHandler I2C0_IRQHandler18,560
#define I2C1_IRQHandler I2C1_IRQHandler19,593
#define GPIO_ODD_IRQHandler GPIO_ODD_IRQHandler20,626
#define TIMER1_IRQHandler TIMER1_IRQHandler21,667
#define TIMER2_IRQHandler TIMER2_IRQHandler22,704
#define TIMER3_IRQHandler TIMER3_IRQHandler23,741
#define USART1_RX_IRQHandler USART1_RX_IRQHandler24,778
#define USART1_TX_IRQHandler USART1_TX_IRQHandler25,821
#define LESENSE_IRQHandler LESENSE_IRQHandler26,864
#define USART2_RX_IRQHandler USART2_RX_IRQHandler27,903
#define USART2_TX_IRQHandler USART2_TX_IRQHandler28,946
#define UART0_RX_IRQHandler UART0_RX_IRQHandler29,989
#define UART0_TX_IRQHandler UART0_TX_IRQHandler30,1030
#define UART1_RX_IRQHandler UART1_RX_IRQHandler31,1071
#define UART1_TX_IRQHandler UART1_TX_IRQHandler32,1112
#define LEUART0_IRQHandler LEUART0_IRQHandler33,1153
#define LEUART1_IRQHandler LEUART1_IRQHandler34,1192
#define LETIMER0_IRQHandler LETIMER0_IRQHandler35,1231
#define PCNT0_IRQHandler PCNT0_IRQHandler36,1272
#define PCNT1_IRQHandler PCNT1_IRQHandler37,1307
#define PCNT2_IRQHandler PCNT2_IRQHandler38,1342
#define RTC_IRQHandler RTC_IRQHandler39,1377
#define BURTC_IRQHandler BURTC_IRQHandler40,1408
#define CMU_IRQHandler CMU_IRQHandler41,1443
#define VCMP_IRQHandler VCMP_IRQHandler42,1474
#define LCD_IRQHandler LCD_IRQHandler43,1507
#define MSC_IRQHandler MSC_IRQHandler44,1538
#define AES_IRQHandler AES_IRQHandler45,1569
#define EBI_IRQHandler EBI_IRQHandler46,1600
#define EMU_IRQHandler EMU_IRQHandler47,1631

../../../../libopencm3/include/libopencmsis/efm32/gg/irqhandlers.h,1988
#define DMA_IRQHandler DMA_IRQHandler9,229
#define GPIO_EVEN_IRQHandler GPIO_EVEN_IRQHandler10,260
#define TIMER0_IRQHandler TIMER0_IRQHandler11,303
#define USART0_RX_IRQHandler USART0_RX_IRQHandler12,340
#define USART0_TX_IRQHandler USART0_TX_IRQHandler13,383
#define USB_IRQHandler USB_IRQHandler14,426
#define ACMP01_IRQHandler ACMP01_IRQHandler15,457
#define ADC0_IRQHandler ADC0_IRQHandler16,494
#define DAC0_IRQHandler DAC0_IRQHandler17,527
#define I2C0_IRQHandler I2C0_IRQHandler18,560
#define I2C1_IRQHandler I2C1_IRQHandler19,593
#define GPIO_ODD_IRQHandler GPIO_ODD_IRQHandler20,626
#define TIMER1_IRQHandler TIMER1_IRQHandler21,667
#define TIMER2_IRQHandler TIMER2_IRQHandler22,704
#define TIMER3_IRQHandler TIMER3_IRQHandler23,741
#define USART1_RX_IRQHandler USART1_RX_IRQHandler24,778
#define USART1_TX_IRQHandler USART1_TX_IRQHandler25,821
#define LESENSE_IRQHandler LESENSE_IRQHandler26,864
#define USART2_RX_IRQHandler USART2_RX_IRQHandler27,903
#define USART2_TX_IRQHandler USART2_TX_IRQHandler28,946
#define UART0_RX_IRQHandler UART0_RX_IRQHandler29,989
#define UART0_TX_IRQHandler UART0_TX_IRQHandler30,1030
#define UART1_RX_IRQHandler UART1_RX_IRQHandler31,1071
#define UART1_TX_IRQHandler UART1_TX_IRQHandler32,1112
#define LEUART0_IRQHandler LEUART0_IRQHandler33,1153
#define LEUART1_IRQHandler LEUART1_IRQHandler34,1192
#define LETIMER0_IRQHandler LETIMER0_IRQHandler35,1231
#define PCNT0_IRQHandler PCNT0_IRQHandler36,1272
#define PCNT1_IRQHandler PCNT1_IRQHandler37,1307
#define PCNT2_IRQHandler PCNT2_IRQHandler38,1342
#define RTC_IRQHandler RTC_IRQHandler39,1377
#define BURTC_IRQHandler BURTC_IRQHandler40,1408
#define CMU_IRQHandler CMU_IRQHandler41,1443
#define VCMP_IRQHandler VCMP_IRQHandler42,1474
#define LCD_IRQHandler LCD_IRQHandler43,1507
#define MSC_IRQHandler MSC_IRQHandler44,1538
#define AES_IRQHandler AES_IRQHandler45,1569
#define EBI_IRQHandler EBI_IRQHandler46,1600

../../../../libopencm3/include/libopencmsis/efm32/tg/irqhandlers.h,1185
#define DMA_IRQHandler DMA_IRQHandler9,229
#define GPIO_EVEN_IRQHandler GPIO_EVEN_IRQHandler10,260
#define TIMER0_IRQHandler TIMER0_IRQHandler11,303
#define USART0_RX_IRQHandler USART0_RX_IRQHandler12,340
#define USART0_TX_IRQHandler USART0_TX_IRQHandler13,383
#define ACMP01_IRQHandler ACMP01_IRQHandler14,426
#define ADC0_IRQHandler ADC0_IRQHandler15,463
#define DAC0_IRQHandler DAC0_IRQHandler16,496
#define I2C0_IRQHandler I2C0_IRQHandler17,529
#define GPIO_ODD_IRQHandler GPIO_ODD_IRQHandler18,562
#define TIMER1_IRQHandler TIMER1_IRQHandler19,603
#define USART1_RX_IRQHandler USART1_RX_IRQHandler20,640
#define USART1_TX_IRQHandler USART1_TX_IRQHandler21,683
#define LESENSE_IRQHandler LESENSE_IRQHandler22,726
#define LEUART0_IRQHandler LEUART0_IRQHandler23,765
#define LETIMER0_IRQHandler LETIMER0_IRQHandler24,804
#define PCNT0_IRQHandler PCNT0_IRQHandler25,845
#define RTC_IRQHandler RTC_IRQHandler26,880
#define CMU_IRQHandler CMU_IRQHandler27,911
#define VCMP_IRQHandler VCMP_IRQHandler28,942
#define LCD_IRQHandler LCD_IRQHandler29,975
#define MSC_IRQHandler MSC_IRQHandler30,1006
#define AES_IRQHandler AES_IRQHandler31,1037

../../../../libopencm3/include/libopencmsis/nrf/51/irqhandlers.h,1317
#define POWER_CLOCK_IRQHandler POWER_CLOCK_IRQHandler9,229
#define RADIO_IRQHandler RADIO_IRQHandler10,276
#define UART0_IRQHandler UART0_IRQHandler11,311
#define SPI0_TWI0_IRQHandler SPI0_TWI0_IRQHandler12,346
#define SPI1_TWI1_IRQHandler SPI1_TWI1_IRQHandler13,389
#define RESERVED0_IRQHandler RESERVED0_IRQHandler14,432
#define GPIOTE_IRQHandler GPIOTE_IRQHandler15,475
#define ADC_IRQHandler ADC_IRQHandler16,512
#define TIMER0_IRQHandler TIMER0_IRQHandler17,543
#define TIMER1_IRQHandler TIMER1_IRQHandler18,580
#define TIMER2_IRQHandler TIMER2_IRQHandler19,617
#define RTC0_IRQHandler RTC0_IRQHandler20,654
#define TEMP_IRQHandler TEMP_IRQHandler21,687
#define RNG_IRQHandler RNG_IRQHandler22,720
#define ECB_IRQHandler ECB_IRQHandler23,751
#define CCM_AAR_IRQHandler CCM_AAR_IRQHandler24,782
#define WDT_IRQHandler WDT_IRQHandler25,821
#define RTC1_IRQHandler RTC1_IRQHandler26,852
#define QDEC_IRQHandler QDEC_IRQHandler27,885
#define LPCOMP_IRQHandler LPCOMP_IRQHandler28,918
#define SWI0_IRQHandler SWI0_IRQHandler29,955
#define SWI1_IRQHandler SWI1_IRQHandler30,988
#define SWI2_IRQHandler SWI2_IRQHandler31,1021
#define SWI3_IRQHandler SWI3_IRQHandler32,1054
#define SWI4_IRQHandler SWI4_IRQHandler33,1087
#define SWI5_IRQHandler SWI5_IRQHandler34,1120

../../../../libopencm3/include/libopencmsis/nrf/52/irqhandlers.h,1423
#define POWER_CLOCK_IRQHandler POWER_CLOCK_IRQHandler9,229
#define RADIO_IRQHandler RADIO_IRQHandler10,276
#define UART0_IRQHandler UART0_IRQHandler11,311
#define SPI0_TWI0_IRQHandler SPI0_TWI0_IRQHandler12,346
#define SPI1_TWI1_IRQHandler SPI1_TWI1_IRQHandler13,389
#define RESERVED0_IRQHandler RESERVED0_IRQHandler14,432
#define GPIOTE_IRQHandler GPIOTE_IRQHandler15,475
#define ADC_IRQHandler ADC_IRQHandler16,512
#define TIMER0_IRQHandler TIMER0_IRQHandler17,543
#define TIMER1_IRQHandler TIMER1_IRQHandler18,580
#define TIMER2_IRQHandler TIMER2_IRQHandler19,617
#define TIMER3_IRQHandler TIMER3_IRQHandler20,654
#define TIMER4_IRQHandler TIMER4_IRQHandler21,691
#define RTC0_IRQHandler RTC0_IRQHandler22,728
#define TEMP_IRQHandler TEMP_IRQHandler23,761
#define RNG_IRQHandler RNG_IRQHandler24,794
#define ECB_IRQHandler ECB_IRQHandler25,825
#define CCM_AAR_IRQHandler CCM_AAR_IRQHandler26,856
#define WDT_IRQHandler WDT_IRQHandler27,895
#define RTC1_IRQHandler RTC1_IRQHandler28,926
#define QDEC_IRQHandler QDEC_IRQHandler29,959
#define LPCOMP_IRQHandler LPCOMP_IRQHandler30,992
#define SWI0_IRQHandler SWI0_IRQHandler31,1029
#define SWI1_IRQHandler SWI1_IRQHandler32,1062
#define SWI2_IRQHandler SWI2_IRQHandler33,1095
#define SWI3_IRQHandler SWI3_IRQHandler34,1128
#define SWI4_IRQHandler SWI4_IRQHandler35,1161
#define SWI5_IRQHandler SWI5_IRQHandler36,1194

../../../../libopencm3/include/libopencmsis/gd32/f1x0/irqhandlers.h,2895
#define WWDG_IRQHandler WWDG_IRQHandler9,229
#define PVD_IRQHandler PVD_IRQHandler10,262
#define RTC_IRQHandler RTC_IRQHandler11,293
#define FLASH_IRQHandler FLASH_IRQHandler12,324
#define RCC_IRQHandler RCC_IRQHandler13,359
#define EXTI0_1_IRQHandler EXTI0_1_IRQHandler14,390
#define EXTI2_3_IRQHandler EXTI2_3_IRQHandler15,429
#define EXTI4_15_IRQHandler EXTI4_15_IRQHandler16,468
#define TSC_IRQHandler TSC_IRQHandler17,509
#define DMA_CHANNEL1_IRQHandler DMA_CHANNEL1_IRQHandler18,540
#define DMA_CHANNEL2_3_IRQHandler DMA_CHANNEL2_3_IRQHandler19,589
#define DMA_CHANNEL4_5_IRQHandler DMA_CHANNEL4_5_IRQHandler20,642
#define ADC_COMP_IRQHandler ADC_COMP_IRQHandler21,695
#define TIM1_BRK_UP_TRG_COM_IRQHandler TIM1_BRK_UP_TRG_COM_IRQHandler22,736
#define TIM1_CC_IRQHandler TIM1_CC_IRQHandler23,799
#define TIM2_IRQHandler TIM2_IRQHandler24,838
#define TIM3_IRQHandler TIM3_IRQHandler25,871
#define TIM6_DAC_IRQHandler TIM6_DAC_IRQHandler26,904
#define RESERVED0_IRQHandler RESERVED0_IRQHandler27,945
#define TIM14_IRQHandler TIM14_IRQHandler28,988
#define TIM15_IRQHandler TIM15_IRQHandler29,1023
#define TIM16_IRQHandler TIM16_IRQHandler30,1058
#define TIM17_IRQHandler TIM17_IRQHandler31,1093
#define I2C1_EV_IRQHandler I2C1_EV_IRQHandler32,1128
#define I2C2_EV_IRQHandler I2C2_EV_IRQHandler33,1167
#define SPI1_IRQHandler SPI1_IRQHandler34,1206
#define SPI2_IRQHandler SPI2_IRQHandler35,1239
#define USART1_IRQHandler USART1_IRQHandler36,1272
#define USART2_IRQHandler USART2_IRQHandler37,1309
#define RESERVED1_IRQHandler RESERVED1_IRQHandler38,1346
#define CEC_CAN_IRQHandler CEC_CAN_IRQHandler39,1389
#define RESERVED2_IRQHandler RESERVED2_IRQHandler40,1428
#define I2C1_ER_IRQHandler I2C1_ER_IRQHandler41,1471
#define RESERVED3_IRQHandler RESERVED3_IRQHandler42,1510
#define I2C2_ER_IRQHandler I2C2_ER_IRQHandler43,1553
#define I2C3_EV_IRQHandler I2C3_EV_IRQHandler44,1592
#define I2C3_ER_IRQHandler I2C3_ER_IRQHandler45,1631
#define USB_LP_IRQHandler USB_LP_IRQHandler46,1670
#define USB_HP_IRQHandler USB_HP_IRQHandler47,1707
#define RESERVED4_IRQHandler RESERVED4_IRQHandler48,1744
#define RESERVED5_IRQHandler RESERVED5_IRQHandler49,1787
#define RESERVED6_IRQHandler RESERVED6_IRQHandler50,1830
#define USB_WAKEUP_IRQHandler USB_WAKEUP_IRQHandler51,1873
#define RESERVED7_IRQHandler RESERVED7_IRQHandler52,1918
#define RESERVED8_IRQHandler RESERVED8_IRQHandler53,1961
#define RESERVED9_IRQHandler RESERVED9_IRQHandler54,2004
#define RESERVED10_IRQHandler RESERVED10_IRQHandler55,2047
#define RESERVED11_IRQHandler RESERVED11_IRQHandler56,2092
#define DMA_CHANNEL6_7_IRQHandler DMA_CHANNEL6_7_IRQHandler57,2137
#define RESERVED12_IRQHandler RESERVED12_IRQHandler58,2190
#define RESERVED13_IRQHandler RESERVED13_IRQHandler59,2235
#define SPI3_IRQHandler SPI3_IRQHandler60,2280

../../../../libopencm3/include/libopencmsis/msp432/e4/irqhandlers.h,4953
#define GPIOA_IRQHandler GPIOA_IRQHandler9,229
#define GPIOB_IRQHandler GPIOB_IRQHandler10,264
#define GPIOC_IRQHandler GPIOC_IRQHandler11,299
#define GPIOD_IRQHandler GPIOD_IRQHandler12,334
#define GPIOE_IRQHandler GPIOE_IRQHandler13,369
#define UART0_IRQHandler UART0_IRQHandler14,404
#define UART1_IRQHandler UART1_IRQHandler15,439
#define SSI0_IRQHandler SSI0_IRQHandler16,474
#define I2C0_IRQHandler I2C0_IRQHandler17,507
#define PWM0_FAULT_IRQHandler PWM0_FAULT_IRQHandler18,540
#define PWM0_0_IRQHandler PWM0_0_IRQHandler19,585
#define PWM0_1_IRQHandler PWM0_1_IRQHandler20,622
#define PWM0_2_IRQHandler PWM0_2_IRQHandler21,659
#define QEI0_IRQHandler QEI0_IRQHandler22,696
#define ADC0SS0_IRQHandler ADC0SS0_IRQHandler23,729
#define ADC0SS1_IRQHandler ADC0SS1_IRQHandler24,768
#define ADC0SS2_IRQHandler ADC0SS2_IRQHandler25,807
#define ADC0SS3_IRQHandler ADC0SS3_IRQHandler26,846
#define WATCHDOG0_IRQHandler WATCHDOG0_IRQHandler27,885
#define TIMER0A_IRQHandler TIMER0A_IRQHandler28,928
#define TIMER0B_IRQHandler TIMER0B_IRQHandler29,967
#define TIMER1A_IRQHandler TIMER1A_IRQHandler30,1006
#define TIMER1B_IRQHandler TIMER1B_IRQHandler31,1045
#define TIMER2A_IRQHandler TIMER2A_IRQHandler32,1084
#define TIMER2B_IRQHandler TIMER2B_IRQHandler33,1123
#define COMP0_IRQHandler COMP0_IRQHandler34,1162
#define COMP1_IRQHandler COMP1_IRQHandler35,1197
#define COMP2_IRQHandler COMP2_IRQHandler36,1232
#define SYSCTL_IRQHandler SYSCTL_IRQHandler37,1267
#define FLASH_CTRL_IRQHandler FLASH_CTRL_IRQHandler38,1304
#define GPIOF_IRQHandler GPIOF_IRQHandler39,1349
#define GPIOG_IRQHandler GPIOG_IRQHandler40,1384
#define GPIOH_IRQHandler GPIOH_IRQHandler41,1419
#define UART2_IRQHandler UART2_IRQHandler42,1454
#define SSI1_IRQHandler SSI1_IRQHandler43,1489
#define TIMER3A_IRQHandler TIMER3A_IRQHandler44,1522
#define TIMER3B_IRQHandler TIMER3B_IRQHandler45,1561
#define I2C1_IRQHandler I2C1_IRQHandler46,1600
#define CAN0_IRQHandler CAN0_IRQHandler47,1633
#define CAN1_IRQHandler CAN1_IRQHandler48,1666
#define EMAC0_IRQHandler EMAC0_IRQHandler49,1699
#define HIB_IRQHandler HIB_IRQHandler50,1734
#define USB0_IRQHandler USB0_IRQHandler51,1765
#define PWM0_3_IRQHandler PWM0_3_IRQHandler52,1798
#define UDMA_IRQHandler UDMA_IRQHandler53,1835
#define UDMAERR_IRQHandler UDMAERR_IRQHandler54,1868
#define ADC1SS0_IRQHandler ADC1SS0_IRQHandler55,1907
#define ADC1SS1_IRQHandler ADC1SS1_IRQHandler56,1946
#define ADC1SS2_IRQHandler ADC1SS2_IRQHandler57,1985
#define ADC1SS3_IRQHandler ADC1SS3_IRQHandler58,2024
#define EPI0_IRQHandler EPI0_IRQHandler59,2063
#define GPIOJ_IRQHandler GPIOJ_IRQHandler60,2096
#define GPIOK_IRQHandler GPIOK_IRQHandler61,2131
#define GPIOL_IRQHandler GPIOL_IRQHandler62,2166
#define SSI2_IRQHandler SSI2_IRQHandler63,2201
#define SSI3_IRQHandler SSI3_IRQHandler64,2234
#define UART3_IRQHandler UART3_IRQHandler65,2267
#define UART4_IRQHandler UART4_IRQHandler66,2302
#define UART5_IRQHandler UART5_IRQHandler67,2337
#define UART6_IRQHandler UART6_IRQHandler68,2372
#define UART7_IRQHandler UART7_IRQHandler69,2407
#define I2C2_IRQHandler I2C2_IRQHandler70,2442
#define I2C3_IRQHandler I2C3_IRQHandler71,2475
#define TIMER4A_IRQHandler TIMER4A_IRQHandler72,2508
#define TIMER4B_IRQHandler TIMER4B_IRQHandler73,2547
#define TIMER5A_IRQHandler TIMER5A_IRQHandler74,2586
#define TIMER5B_IRQHandler TIMER5B_IRQHandler75,2625
#define SYSEXC_IRQHandler SYSEXC_IRQHandler76,2664
#define I2C4_IRQHandler I2C4_IRQHandler77,2701
#define I2C5_IRQHandler I2C5_IRQHandler78,2734
#define GPIOM_IRQHandler GPIOM_IRQHandler79,2767
#define GPION_IRQHandler GPION_IRQHandler80,2802
#define GPIOP0_IRQHandler GPIOP0_IRQHandler81,2837
#define GPIOP1_IRQHandler GPIOP1_IRQHandler82,2874
#define GPIOP3_IRQHandler GPIOP3_IRQHandler83,2911
#define GPIOP4_IRQHandler GPIOP4_IRQHandler84,2948
#define GPIOP5_IRQHandler GPIOP5_IRQHandler85,2985
#define GPIOP6_IRQHandler GPIOP6_IRQHandler86,3022
#define GPIOP7_IRQHandler GPIOP7_IRQHandler87,3059
#define GPIOQ0_IRQHandler GPIOQ0_IRQHandler88,3096
#define GPIOQ1_IRQHandler GPIOQ1_IRQHandler89,3133
#define GPIOQ2_IRQHandler GPIOQ2_IRQHandler90,3170
#define GPIOQ3_IRQHandler GPIOQ3_IRQHandler91,3207
#define GPIOQ4_IRQHandler GPIOQ4_IRQHandler92,3244
#define GPIOQ5_IRQHandler GPIOQ5_IRQHandler93,3281
#define GPIOQ6_IRQHandler GPIOQ6_IRQHandler94,3318
#define GPIOQ7_IRQHandler GPIOQ7_IRQHandler95,3355
#define TIMER6A_IRQHandler TIMER6A_IRQHandler96,3392
#define TIMER6B_IRQHandler TIMER6B_IRQHandler97,3431
#define TIMER7A_IRQHandler TIMER7A_IRQHandler98,3470
#define TIMER7B_IRQHandler TIMER7B_IRQHandler99,3509
#define I2C6_IRQHandler I2C6_IRQHandler100,3548
#define I2C7_IRQHandler I2C7_IRQHandler101,3581
#define I2C8_IRQHandler I2C8_IRQHandler102,3614
#define I2C9_IRQHandler I2C9_IRQHandler103,3647

../../../../libopencm3/include/libopencmsis/sam/3u/irqhandlers.h,1449
#define SUPC_IRQHandler SUPC_IRQHandler9,229
#define RSTC_IRQHandler RSTC_IRQHandler10,262
#define RTC_IRQHandler RTC_IRQHandler11,295
#define RTT_IRQHandler RTT_IRQHandler12,326
#define WDT_IRQHandler WDT_IRQHandler13,357
#define PMC_IRQHandler PMC_IRQHandler14,388
#define EEFC0_IRQHandler EEFC0_IRQHandler15,419
#define EEFC1_IRQHandler EEFC1_IRQHandler16,454
#define UART_IRQHandler UART_IRQHandler17,489
#define SMC_IRQHandler SMC_IRQHandler18,522
#define PIOA_IRQHandler PIOA_IRQHandler19,553
#define PIOB_IRQHandler PIOB_IRQHandler20,586
#define PIOC_IRQHandler PIOC_IRQHandler21,619
#define USART0_IRQHandler USART0_IRQHandler22,652
#define USART1_IRQHandler USART1_IRQHandler23,689
#define USART2_IRQHandler USART2_IRQHandler24,726
#define USART3_IRQHandler USART3_IRQHandler25,763
#define HSMCI_IRQHandler HSMCI_IRQHandler26,800
#define TWI0_IRQHandler TWI0_IRQHandler27,835
#define TWI1_IRQHandler TWI1_IRQHandler28,868
#define SPI_IRQHandler SPI_IRQHandler29,901
#define SSC_IRQHandler SSC_IRQHandler30,932
#define TC0_IRQHandler TC0_IRQHandler31,963
#define TC1_IRQHandler TC1_IRQHandler32,994
#define TC2_IRQHandler TC2_IRQHandler33,1025
#define PWM_IRQHandler PWM_IRQHandler34,1056
#define ADC12B_IRQHandler ADC12B_IRQHandler35,1087
#define ADC_IRQHandler ADC_IRQHandler36,1124
#define DMAC_IRQHandler DMAC_IRQHandler37,1155
#define UDPHS_IRQHandler UDPHS_IRQHandler38,1188

../../../../libopencm3/include/libopencmsis/sam/d/irqhandlers.h,929
#define PM_IRQHandler PM_IRQHandler9,229
#define SYSCTRL_IRQHandler SYSCTRL_IRQHandler10,258
#define WDT_IRQHandler WDT_IRQHandler11,297
#define RTC_IRQHandler RTC_IRQHandler12,328
#define EIC_IRQHandler EIC_IRQHandler13,359
#define NVMCTRL_IRQHandler NVMCTRL_IRQHandler14,390
#define DMAC_IRQHandler DMAC_IRQHandler15,429
#define RESERVED1_IRQHandler RESERVED1_IRQHandler16,462
#define EVSYS_IRQHandler EVSYS_IRQHandler17,505
#define SERCOM0_IRQHandler SERCOM0_IRQHandler18,540
#define SERCOM1_IRQHandler SERCOM1_IRQHandler19,579
#define SERCOM2_IRQHandler SERCOM2_IRQHandler20,618
#define TCC0_IRQHandler TCC0_IRQHandler21,657
#define TC1_IRQHandler TC1_IRQHandler22,690
#define TC2_IRQHandler TC2_IRQHandler23,721
#define ADC_IRQHandler ADC_IRQHandler24,752
#define AC_IRQHandler AC_IRQHandler25,783
#define DAC_IRQHandler DAC_IRQHandler26,812
#define PTC_IRQHandler PTC_IRQHandler27,843

../../../../libopencm3/include/libopencmsis/sam/3x/irqhandlers.h,2191
#define SUPC_IRQHandler SUPC_IRQHandler9,229
#define RSTC_IRQHandler RSTC_IRQHandler10,262
#define RTC_IRQHandler RTC_IRQHandler11,295
#define RTT_IRQHandler RTT_IRQHandler12,326
#define WDT_IRQHandler WDT_IRQHandler13,357
#define PMC_IRQHandler PMC_IRQHandler14,388
#define EEFC0_IRQHandler EEFC0_IRQHandler15,419
#define EEFC1_IRQHandler EEFC1_IRQHandler16,454
#define UART_IRQHandler UART_IRQHandler17,489
#define SMC_SDRAMC_IRQHandler SMC_SDRAMC_IRQHandler18,522
#define SDRAMC_IRQHandler SDRAMC_IRQHandler19,567
#define PIOA_IRQHandler PIOA_IRQHandler20,604
#define PIOB_IRQHandler PIOB_IRQHandler21,637
#define PIOC_IRQHandler PIOC_IRQHandler22,670
#define PIOD_IRQHandler PIOD_IRQHandler23,703
#define PIOE_IRQHandler PIOE_IRQHandler24,736
#define PIOF_IRQHandler PIOF_IRQHandler25,769
#define USART0_IRQHandler USART0_IRQHandler26,802
#define USART1_IRQHandler USART1_IRQHandler27,839
#define USART2_IRQHandler USART2_IRQHandler28,876
#define USART3_IRQHandler USART3_IRQHandler29,913
#define HSMCI_IRQHandler HSMCI_IRQHandler30,950
#define TWI0_IRQHandler TWI0_IRQHandler31,985
#define TWI1_IRQHandler TWI1_IRQHandler32,1018
#define SPI0_IRQHandler SPI0_IRQHandler33,1051
#define SPI1_IRQHandler SPI1_IRQHandler34,1084
#define SSC_IRQHandler SSC_IRQHandler35,1117
#define TC0_IRQHandler TC0_IRQHandler36,1148
#define TC1_IRQHandler TC1_IRQHandler37,1179
#define TC2_IRQHandler TC2_IRQHandler38,1210
#define TC3_IRQHandler TC3_IRQHandler39,1241
#define TC4_IRQHandler TC4_IRQHandler40,1272
#define TC5_IRQHandler TC5_IRQHandler41,1303
#define TC6_IRQHandler TC6_IRQHandler42,1334
#define TC7_IRQHandler TC7_IRQHandler43,1365
#define TC8_IRQHandler TC8_IRQHandler44,1396
#define PWM_IRQHandler PWM_IRQHandler45,1427
#define ADC_IRQHandler ADC_IRQHandler46,1458
#define DACC_IRQHandler DACC_IRQHandler47,1489
#define DMAC_IRQHandler DMAC_IRQHandler48,1522
#define UOTGHS_IRQHandler UOTGHS_IRQHandler49,1555
#define TRNG_IRQHandler TRNG_IRQHandler50,1592
#define EMAC_IRQHandler EMAC_IRQHandler51,1625
#define CAN0_IRQHandler CAN0_IRQHandler52,1658
#define CAN1_IRQHandler CAN1_IRQHandler53,1691

../../../../libopencm3/include/libopencmsis/sam/4l/irqhandlers.h,4081
#define HFLASHC_IRQHandler HFLASHC_IRQHandler9,229
#define PDCA0_IRQHandler PDCA0_IRQHandler10,268
#define PDCA1_IRQHandler PDCA1_IRQHandler11,303
#define PDCA2_IRQHandler PDCA2_IRQHandler12,338
#define PDCA3_IRQHandler PDCA3_IRQHandler13,373
#define PDCA4_IRQHandler PDCA4_IRQHandler14,408
#define PDCA5_IRQHandler PDCA5_IRQHandler15,443
#define PDCA6_IRQHandler PDCA6_IRQHandler16,478
#define PDCA7_IRQHandler PDCA7_IRQHandler17,513
#define PDCA8_IRQHandler PDCA8_IRQHandler18,548
#define PDCA9_IRQHandler PDCA9_IRQHandler19,583
#define PDCA10_IRQHandler PDCA10_IRQHandler20,618
#define PDCA11_IRQHandler PDCA11_IRQHandler21,655
#define PDCA12_IRQHandler PDCA12_IRQHandler22,692
#define PDCA13_IRQHandler PDCA13_IRQHandler23,729
#define PDCA14_IRQHandler PDCA14_IRQHandler24,766
#define PDCA15_IRQHandler PDCA15_IRQHandler25,803
#define CRCCU_IRQHandler CRCCU_IRQHandler26,840
#define USBC_IRQHandler USBC_IRQHandler27,875
#define PEVC_TR_IRQHandler PEVC_TR_IRQHandler28,908
#define PEVC_OV_IRQHandler PEVC_OV_IRQHandler29,947
#define AESA_IRQHandler AESA_IRQHandler30,986
#define PM_IRQHandler PM_IRQHandler31,1019
#define SCIM_IRQHandler SCIM_IRQHandler32,1048
#define FREQM_IRQHandler FREQM_IRQHandler33,1081
#define GPIO0_IRQHandler GPIO0_IRQHandler34,1116
#define GPIO1_IRQHandler GPIO1_IRQHandler35,1151
#define GPIO2_IRQHandler GPIO2_IRQHandler36,1186
#define GPIO3_IRQHandler GPIO3_IRQHandler37,1221
#define GPIO4_IRQHandler GPIO4_IRQHandler38,1256
#define GPIO5_IRQHandler GPIO5_IRQHandler39,1291
#define GPIO6_IRQHandler GPIO6_IRQHandler40,1326
#define GPIO7_IRQHandler GPIO7_IRQHandler41,1361
#define GPIO8_IRQHandler GPIO8_IRQHandler42,1396
#define GPIO9_IRQHandler GPIO9_IRQHandler43,1431
#define GPIO10_IRQHandler GPIO10_IRQHandler44,1466
#define GPIO11_IRQHandler GPIO11_IRQHandler45,1503
#define BPM_IRQHandler BPM_IRQHandler46,1540
#define BSCIF_IRQHandler BSCIF_IRQHandler47,1571
#define AST_ALARM_IRQHandler AST_ALARM_IRQHandler48,1606
#define AST_PER_IRQHandler AST_PER_IRQHandler49,1649
#define AST_OVF_IRQHandler AST_OVF_IRQHandler50,1688
#define AST_READY_IRQHandler AST_READY_IRQHandler51,1727
#define AST_CLKREADY_IRQHandler AST_CLKREADY_IRQHandler52,1770
#define WDT_IRQHandler WDT_IRQHandler53,1819
#define EIC1_IRQHandler EIC1_IRQHandler54,1850
#define EIC2_IRQHandler EIC2_IRQHandler55,1883
#define EIC3_IRQHandler EIC3_IRQHandler56,1916
#define EIC4_IRQHandler EIC4_IRQHandler57,1949
#define EIC5_IRQHandler EIC5_IRQHandler58,1982
#define EIC6_IRQHandler EIC6_IRQHandler59,2015
#define EIC7_IRQHandler EIC7_IRQHandler60,2048
#define EIC8_IRQHandler EIC8_IRQHandler61,2081
#define IISC_IRQHandler IISC_IRQHandler62,2114
#define SPI_IRQHandler SPI_IRQHandler63,2147
#define TC00_IRQHandler TC00_IRQHandler64,2178
#define TC01_IRQHandler TC01_IRQHandler65,2211
#define TC02_IRQHandler TC02_IRQHandler66,2244
#define TC10_IRQHandler TC10_IRQHandler67,2277
#define TC11_IRQHandler TC11_IRQHandler68,2310
#define TC12_IRQHandler TC12_IRQHandler69,2343
#define TWIM0_IRQHandler TWIM0_IRQHandler70,2376
#define TWIS0_IRQHandler TWIS0_IRQHandler71,2411
#define TWIM1_IRQHandler TWIM1_IRQHandler72,2446
#define TWIS1_IRQHandler TWIS1_IRQHandler73,2481
#define USART0_IRQHandler USART0_IRQHandler74,2516
#define USART1_IRQHandler USART1_IRQHandler75,2553
#define USART2_IRQHandler USART2_IRQHandler76,2590
#define USART3_IRQHandler USART3_IRQHandler77,2627
#define ADCIFE_IRQHandler ADCIFE_IRQHandler78,2664
#define DACC_IRQHandler DACC_IRQHandler79,2701
#define ACIFC_IRQHandler ACIFC_IRQHandler80,2734
#define ABDACB_IRQHandler ABDACB_IRQHandler81,2769
#define TRNG_IRQHandler TRNG_IRQHandler82,2806
#define PARC_IRQHandler PARC_IRQHandler83,2839
#define CATB_IRQHandler CATB_IRQHandler84,2872
#define RESERVED0_IRQHandler RESERVED0_IRQHandler85,2905
#define TWIM2_IRQHandler TWIM2_IRQHandler86,2948
#define TWIM3_IRQHandler TWIM3_IRQHandler87,2983
#define LCDCA_IRQHandler LCDCA_IRQHandler88,3018

../../../../libopencm3/include/libopencmsis/sam/3a/irqhandlers.h,2201
#define SUPC_IRQHandler SUPC_IRQHandler9,229
#define RSTC_IRQHandler RSTC_IRQHandler10,262
#define RTC_IRQHandler RTC_IRQHandler11,295
#define RTT_IRQHandler RTT_IRQHandler12,326
#define WDT_IRQHandler WDT_IRQHandler13,357
#define PMC_IRQHandler PMC_IRQHandler14,388
#define EEFC0_IRQHandler EEFC0_IRQHandler15,419
#define EEFC1_IRQHandler EEFC1_IRQHandler16,454
#define UART_IRQHandler UART_IRQHandler17,489
#define SMC_SDRAMC_IRQHandler SMC_SDRAMC_IRQHandler18,522
#define SDRAMC_IRQHandler SDRAMC_IRQHandler19,567
#define PIOA_IRQHandler PIOA_IRQHandler20,604
#define PIOB_IRQHandler PIOB_IRQHandler21,637
#define PIOC_IRQHandler PIOC_IRQHandler22,670
#define PIOD_IRQHandler PIOD_IRQHandler23,703
#define PIOE_IRQHandler PIOE_IRQHandler24,736
#define PIOF_IRQHandler PIOF_IRQHandler25,769
#define USART0_IRQHandler USART0_IRQHandler26,802
#define USART1_IRQHandler USART1_IRQHandler27,839
#define USART2_IRQHandler USART2_IRQHandler28,876
#define USART3_IRQHandler USART3_IRQHandler29,913
#define HSMCI_IRQHandler HSMCI_IRQHandler30,950
#define TWI0_IRQHandler TWI0_IRQHandler31,985
#define TWI1_IRQHandler TWI1_IRQHandler32,1018
#define SPI0_IRQHandler SPI0_IRQHandler33,1051
#define SPI1_IRQHandler SPI1_IRQHandler34,1084
#define SSC_IRQHandler SSC_IRQHandler35,1117
#define TC0_IRQHandler TC0_IRQHandler36,1148
#define TC1_IRQHandler TC1_IRQHandler37,1179
#define TC2_IRQHandler TC2_IRQHandler38,1210
#define TC3_IRQHandler TC3_IRQHandler39,1241
#define TC4_IRQHandler TC4_IRQHandler40,1272
#define TC5_IRQHandler TC5_IRQHandler41,1303
#define TC6_IRQHandler TC6_IRQHandler42,1334
#define TC7_IRQHandler TC7_IRQHandler43,1365
#define TC8_IRQHandler TC8_IRQHandler44,1396
#define PWM_IRQHandler PWM_IRQHandler45,1427
#define ADC_IRQHandler ADC_IRQHandler46,1458
#define DACC_IRQHandler DACC_IRQHandler47,1489
#define DMAC_IRQHandler DMAC_IRQHandler48,1522
#define UOTGHS_IRQHandler UOTGHS_IRQHandler49,1555
#define TRNG_IRQHandler TRNG_IRQHandler50,1592
#define RESERVED0_IRQHandler RESERVED0_IRQHandler51,1625
#define CAN0_IRQHandler CAN0_IRQHandler52,1668
#define CAN1_IRQHandler CAN1_IRQHandler53,1701

../../../../libopencm3/include/libopencmsis/sam/3s/irqhandlers.h,1697
#define SUPC_IRQHandler SUPC_IRQHandler9,229
#define RSTC_IRQHandler RSTC_IRQHandler10,262
#define RTC_IRQHandler RTC_IRQHandler11,295
#define RTT_IRQHandler RTT_IRQHandler12,326
#define WDT_IRQHandler WDT_IRQHandler13,357
#define PMC_IRQHandler PMC_IRQHandler14,388
#define EEFC_IRQHandler EEFC_IRQHandler15,419
#define RESERVED0_IRQHandler RESERVED0_IRQHandler16,452
#define UART0_IRQHandler UART0_IRQHandler17,495
#define UART1_IRQHandler UART1_IRQHandler18,530
#define SMC_IRQHandler SMC_IRQHandler19,565
#define PIOA_IRQHandler PIOA_IRQHandler20,596
#define PIOB_IRQHandler PIOB_IRQHandler21,629
#define PIOC_IRQHandler PIOC_IRQHandler22,662
#define USART0_IRQHandler USART0_IRQHandler23,695
#define USART1_IRQHandler USART1_IRQHandler24,732
#define USART2_IRQHandler USART2_IRQHandler25,769
#define RESERVED1_IRQHandler RESERVED1_IRQHandler26,806
#define HSMCI_IRQHandler HSMCI_IRQHandler27,849
#define TWI0_IRQHandler TWI0_IRQHandler28,884
#define TWI1_IRQHandler TWI1_IRQHandler29,917
#define SPI_IRQHandler SPI_IRQHandler30,950
#define SSC_IRQHandler SSC_IRQHandler31,981
#define TC0_IRQHandler TC0_IRQHandler32,1012
#define TC1_IRQHandler TC1_IRQHandler33,1043
#define TC2_IRQHandler TC2_IRQHandler34,1074
#define TC3_IRQHandler TC3_IRQHandler35,1105
#define TC4_IRQHandler TC4_IRQHandler36,1136
#define TC5_IRQHandler TC5_IRQHandler37,1167
#define ADC_IRQHandler ADC_IRQHandler38,1198
#define DACC_IRQHandler DACC_IRQHandler39,1229
#define PWM_IRQHandler PWM_IRQHandler40,1262
#define CRCCU_IRQHandler CRCCU_IRQHandler41,1293
#define ACC_IRQHandler ACC_IRQHandler42,1328
#define UDP_IRQHandler UDP_IRQHandler43,1359

../../../../libopencm3/include/libopencmsis/sam/3n/irqhandlers.h,1591
#define SUPC_IRQHandler SUPC_IRQHandler9,229
#define RSTC_IRQHandler RSTC_IRQHandler10,262
#define RTC_IRQHandler RTC_IRQHandler11,295
#define RTT_IRQHandler RTT_IRQHandler12,326
#define WDT_IRQHandler WDT_IRQHandler13,357
#define PMC_IRQHandler PMC_IRQHandler14,388
#define EEFC_IRQHandler EEFC_IRQHandler15,419
#define RESERVED0_IRQHandler RESERVED0_IRQHandler16,452
#define UART0_IRQHandler UART0_IRQHandler17,495
#define UART1_IRQHandler UART1_IRQHandler18,530
#define RESERVED1_IRQHandler RESERVED1_IRQHandler19,565
#define PIOA_IRQHandler PIOA_IRQHandler20,608
#define PIOB_IRQHandler PIOB_IRQHandler21,641
#define PIOC_IRQHandler PIOC_IRQHandler22,674
#define USART0_IRQHandler USART0_IRQHandler23,707
#define USART1_IRQHandler USART1_IRQHandler24,744
#define RESERVED2_IRQHandler RESERVED2_IRQHandler25,781
#define RESERVED3_IRQHandler RESERVED3_IRQHandler26,824
#define RESERVED4_IRQHandler RESERVED4_IRQHandler27,867
#define TWI0_IRQHandler TWI0_IRQHandler28,910
#define TWI1_IRQHandler TWI1_IRQHandler29,943
#define SPI_IRQHandler SPI_IRQHandler30,976
#define RESERVED5_IRQHandler RESERVED5_IRQHandler31,1007
#define TC0_IRQHandler TC0_IRQHandler32,1050
#define TC1_IRQHandler TC1_IRQHandler33,1081
#define TC2_IRQHandler TC2_IRQHandler34,1112
#define TC3_IRQHandler TC3_IRQHandler35,1143
#define TC4_IRQHandler TC4_IRQHandler36,1174
#define TC5_IRQHandler TC5_IRQHandler37,1205
#define ADC_IRQHandler ADC_IRQHandler38,1236
#define DACC_IRQHandler DACC_IRQHandler39,1267
#define PWM_IRQHandler PWM_IRQHandler40,1300

../../../../libopencm3/include/libopencmsis/pac55xx/irqhandlers.h,1600
#define MEMCTL_IRQHandler MEMCTL_IRQHandler9,229
#define WDT_IRQHandler WDT_IRQHandler10,266
#define RTC_IRQHandler RTC_IRQHandler11,297
#define ADC0_IRQHandler ADC0_IRQHandler12,328
#define ADC1_IRQHandler ADC1_IRQHandler13,361
#define ADC2_IRQHandler ADC2_IRQHandler14,394
#define ADC3_IRQHandler ADC3_IRQHandler15,427
#define TIMERA_IRQHandler TIMERA_IRQHandler16,460
#define TIMERB_IRQHandler TIMERB_IRQHandler17,497
#define TIMERC_IRQHandler TIMERC_IRQHandler18,534
#define TIMERD_IRQHandler TIMERD_IRQHandler19,571
#define TIMERA_QEP_IRQHandler TIMERA_QEP_IRQHandler20,608
#define TIMERB_QEP_IRQHandler TIMERB_QEP_IRQHandler21,653
#define TIMERC_QEP_IRQHandler TIMERC_QEP_IRQHandler22,698
#define TIMERD_QEP_IRQHandler TIMERD_QEP_IRQHandler23,743
#define GPIOA_IRQHandler GPIOA_IRQHandler24,788
#define GPIOB_IRQHandler GPIOB_IRQHandler25,823
#define GPIOC_IRQHandler GPIOC_IRQHandler26,858
#define GPIOD_IRQHandler GPIOD_IRQHandler27,893
#define GPIOE_IRQHandler GPIOE_IRQHandler28,928
#define GPIOF_IRQHandler GPIOF_IRQHandler29,963
#define GPIOG_IRQHandler GPIOG_IRQHandler30,998
#define I2C_IRQHandler I2C_IRQHandler31,1033
#define USARTA_IRQHandler USARTA_IRQHandler32,1064
#define USARTB_IRQHandler USARTB_IRQHandler33,1101
#define USARTC_IRQHandler USARTC_IRQHandler34,1138
#define USARTD_IRQHandler USARTD_IRQHandler35,1175
#define CAN_IRQHandler CAN_IRQHandler36,1212
#define GPTIMERA_IRQHandler GPTIMERA_IRQHandler37,1243
#define GPTIMERB_IRQHandler GPTIMERB_IRQHandler38,1284
#define SCC_IRQHandler SCC_IRQHandler39,1325

../../../../libopencm3/include/libopencmsis/lm3s/irqhandlers.h,5855
#define GPIOA_IRQHandler GPIOA_IRQHandler9,229
#define GPIOB_IRQHandler GPIOB_IRQHandler10,264
#define GPIOC_IRQHandler GPIOC_IRQHandler11,299
#define GPIOD_IRQHandler GPIOD_IRQHandler12,334
#define GPIOE_IRQHandler GPIOE_IRQHandler13,369
#define UART0_IRQHandler UART0_IRQHandler14,404
#define UART1_IRQHandler UART1_IRQHandler15,439
#define SSI0_IRQHandler SSI0_IRQHandler16,474
#define I2C0_IRQHandler I2C0_IRQHandler17,507
#define PWM0_FAULT_IRQHandler PWM0_FAULT_IRQHandler18,540
#define PWM0_0_IRQHandler PWM0_0_IRQHandler19,585
#define PWM0_1_IRQHandler PWM0_1_IRQHandler20,622
#define PWM0_2_IRQHandler PWM0_2_IRQHandler21,659
#define QEI0_IRQHandler QEI0_IRQHandler22,696
#define ADC0SS0_IRQHandler ADC0SS0_IRQHandler23,729
#define ADC0SS1_IRQHandler ADC0SS1_IRQHandler24,768
#define ADC0SS2_IRQHandler ADC0SS2_IRQHandler25,807
#define ADC0SS3_IRQHandler ADC0SS3_IRQHandler26,846
#define WATCHDOG_IRQHandler WATCHDOG_IRQHandler27,885
#define TIMER0A_IRQHandler TIMER0A_IRQHandler28,926
#define TIMER0B_IRQHandler TIMER0B_IRQHandler29,965
#define TIMER1A_IRQHandler TIMER1A_IRQHandler30,1004
#define TIMER1B_IRQHandler TIMER1B_IRQHandler31,1043
#define TIMER2A_IRQHandler TIMER2A_IRQHandler32,1082
#define TIMER2B_IRQHandler TIMER2B_IRQHandler33,1121
#define COMP0_IRQHandler COMP0_IRQHandler34,1160
#define COMP1_IRQHandler COMP1_IRQHandler35,1195
#define COMP2_IRQHandler COMP2_IRQHandler36,1230
#define SYSCTL_IRQHandler SYSCTL_IRQHandler37,1265
#define FLASH_IRQHandler FLASH_IRQHandler38,1302
#define GPIOF_IRQHandler GPIOF_IRQHandler39,1337
#define GPIOG_IRQHandler GPIOG_IRQHandler40,1372
#define GPIOH_IRQHandler GPIOH_IRQHandler41,1407
#define UART2_IRQHandler UART2_IRQHandler42,1442
#define SSI1_IRQHandler SSI1_IRQHandler43,1477
#define TIMER3A_IRQHandler TIMER3A_IRQHandler44,1510
#define TIMER3B_IRQHandler TIMER3B_IRQHandler45,1549
#define I2C1_IRQHandler I2C1_IRQHandler46,1588
#define QEI1_IRQHandler QEI1_IRQHandler47,1621
#define CAN0_IRQHandler CAN0_IRQHandler48,1654
#define CAN1_IRQHandler CAN1_IRQHandler49,1687
#define CAN2_IRQHandler CAN2_IRQHandler50,1720
#define ETH_IRQHandler ETH_IRQHandler51,1753
#define HIBERNATE_IRQHandler HIBERNATE_IRQHandler52,1784
#define USB0_IRQHandler USB0_IRQHandler53,1827
#define PWM0_3_IRQHandler PWM0_3_IRQHandler54,1860
#define UDMA_IRQHandler UDMA_IRQHandler55,1897
#define UDMAERR_IRQHandler UDMAERR_IRQHandler56,1930
#define ADC1SS0_IRQHandler ADC1SS0_IRQHandler57,1969
#define ADC1SS1_IRQHandler ADC1SS1_IRQHandler58,2008
#define ADC1SS2_IRQHandler ADC1SS2_IRQHandler59,2047
#define ADC1SS3_IRQHandler ADC1SS3_IRQHandler60,2086
#define I2S0_IRQHandler I2S0_IRQHandler61,2125
#define EPI0_IRQHandler EPI0_IRQHandler62,2158
#define GPIOJ_IRQHandler GPIOJ_IRQHandler63,2191
#define GPIOK_IRQHandler GPIOK_IRQHandler64,2226
#define GPIOL_IRQHandler GPIOL_IRQHandler65,2261
#define SSI2_IRQHandler SSI2_IRQHandler66,2296
#define SSI3_IRQHandler SSI3_IRQHandler67,2329
#define UART3_IRQHandler UART3_IRQHandler68,2362
#define UART4_IRQHandler UART4_IRQHandler69,2397
#define UART5_IRQHandler UART5_IRQHandler70,2432
#define UART6_IRQHandler UART6_IRQHandler71,2467
#define UART7_IRQHandler UART7_IRQHandler72,2502
#define I2C2_IRQHandler I2C2_IRQHandler73,2537
#define I2C3_IRQHandler I2C3_IRQHandler74,2570
#define TIMER4A_IRQHandler TIMER4A_IRQHandler75,2603
#define TIMER4B_IRQHandler TIMER4B_IRQHandler76,2642
#define TIMER5A_IRQHandler TIMER5A_IRQHandler77,2681
#define TIMER5B_IRQHandler TIMER5B_IRQHandler78,2720
#define WTIMER0A_IRQHandler WTIMER0A_IRQHandler79,2759
#define WTIMER0B_IRQHandler WTIMER0B_IRQHandler80,2800
#define WTIMER1A_IRQHandler WTIMER1A_IRQHandler81,2841
#define WTIMER1B_IRQHandler WTIMER1B_IRQHandler82,2882
#define WTIMER2A_IRQHandler WTIMER2A_IRQHandler83,2923
#define WTIMER2B_IRQHandler WTIMER2B_IRQHandler84,2964
#define WTIMER3A_IRQHandler WTIMER3A_IRQHandler85,3005
#define WTIMER3B_IRQHandler WTIMER3B_IRQHandler86,3046
#define WTIMER4A_IRQHandler WTIMER4A_IRQHandler87,3087
#define WTIMER4B_IRQHandler WTIMER4B_IRQHandler88,3128
#define WTIMER5A_IRQHandler WTIMER5A_IRQHandler89,3169
#define WTIMER5B_IRQHandler WTIMER5B_IRQHandler90,3210
#define SYSEXC_IRQHandler SYSEXC_IRQHandler91,3251
#define PECI0_IRQHandler PECI0_IRQHandler92,3288
#define LPC0_IRQHandler LPC0_IRQHandler93,3323
#define I2C4_IRQHandler I2C4_IRQHandler94,3356
#define I2C5_IRQHandler I2C5_IRQHandler95,3389
#define GPIOM_IRQHandler GPIOM_IRQHandler96,3422
#define GPION_IRQHandler GPION_IRQHandler97,3457
#define FAN0_IRQHandler FAN0_IRQHandler98,3492
#define GPIOP0_IRQHandler GPIOP0_IRQHandler99,3525
#define GPIOP1_IRQHandler GPIOP1_IRQHandler100,3562
#define GPIOP2_IRQHandler GPIOP2_IRQHandler101,3599
#define GPIOP3_IRQHandler GPIOP3_IRQHandler102,3636
#define GPIOP4_IRQHandler GPIOP4_IRQHandler103,3673
#define GPIOP5_IRQHandler GPIOP5_IRQHandler104,3710
#define GPIOP6_IRQHandler GPIOP6_IRQHandler105,3747
#define GPIOP7_IRQHandler GPIOP7_IRQHandler106,3784
#define GPIOQ0_IRQHandler GPIOQ0_IRQHandler107,3821
#define GPIOQ1_IRQHandler GPIOQ1_IRQHandler108,3858
#define GPIOQ2_IRQHandler GPIOQ2_IRQHandler109,3895
#define GPIOQ3_IRQHandler GPIOQ3_IRQHandler110,3932
#define GPIOQ4_IRQHandler GPIOQ4_IRQHandler111,3969
#define GPIOQ5_IRQHandler GPIOQ5_IRQHandler112,4006
#define GPIOQ6_IRQHandler GPIOQ6_IRQHandler113,4043
#define GPIOQ7_IRQHandler GPIOQ7_IRQHandler114,4080
#define PWM1_0_IRQHandler PWM1_0_IRQHandler115,4117
#define PWM1_1_IRQHandler PWM1_1_IRQHandler116,4154
#define PWM1_2_IRQHandler PWM1_2_IRQHandler117,4191
#define PWM1_3_IRQHandler PWM1_3_IRQHandler118,4228
#define PWM1_FAULT_IRQHandler PWM1_FAULT_IRQHandler119,4265

../../../../libopencm3/Makefile,2124
PREFIX		?= arm-none-eabi-PREFIX20,783
STYLECHECK      := scripts/checkpatch.plSTYLECHECK22,810
STYLECHECKFLAGS := --no-tree -f --terse --mailbackSTYLECHECKFLAGS23,851
TARGETS ?=	stm32/f0 stm32/f1 stm32/f2 stm32/f3 stm32/f4 stm32/f7 \TARGETS25,903
Q := @Q43,1382
IRQ_DEFN_FILES  := $(foreach TARGET,$(TARGETS),$(wildcard include/libopencm3/$(TARGET)/irq.json)IRQ_DEFN_FILES49,1528
NVIC_H := $(IRQ_DEFN_FILES:%/irq.json=%/nvic.h)NVIC_H50,1626
VECTOR_NVIC_C := $(IRQ_DEFN_FILES:./include/libopencm3/%/irq.json=./lib/%/vector_nvic.c)VECTOR_NVIC_C51,1674
IRQHANDLERS_H := $(IRQ_DEFN_FILES:./include/libopencm3/%/irq.json=./include/libopencmsis/%/irqhaIRQHANDLERS_H52,1763
IRQ_GENERATED_FILES = $(NVIC_H) $(VECTOR_NVIC_C) $(IRQHANDLERS_H)IRQ_GENERATED_FILES53,1869
STYLECHECKFILES := $(wildcard include/*/*.h include/*/*/*.h include/*/*/*/*.h)STYLECHECKFILES54,1935
all: buildall58,2149
build: libbuild60,2161
include/libopencm3/%/nvic.h lib/%/vector_nvic.c include/libopencmsis/%/irqhandlers.h: include/liinclude/libopencm3/%/nvic.h62,2173
include/libopencm3/%/nvic.h lib/%/vector_nvic.c include/libopencmsis/%/irqhandlers.h: include/lilib/%/vector_nvic.c62,2173
include/libopencm3/%/nvic.h lib/%/vector_nvic.c include/libopencmsis/%/irqhandlers.h: include/liinclude/libopencmsis/%/irqhandlers.h62,2173
%.cleanhdr:%.cleanhdr66,2370
LIB_DIRS:=$(wildcard $(addprefix lib/,$(TARGETS)))LIB_DIRS70,2450
$(LIB_DIRS): $(IRQ_GENERATED_FILES)$(LIB_DIRS)71,2501
lib: $(LIB_DIRS)lib77,2733
html doc:html84,2976
html doc:doc84,2976
clean: $(IRQ_DEFN_FILES:=.cleanhdr) $(LIB_DIRS:=.clean) $(EXAMPLE_DIRS:=.clean) doc.clean stylecclean87,3033
%.clean:%.clean89,3154
stylecheck: $(STYLECHECKFILES:=.stylecheck)stylecheck97,3290
styleclean: $(STYLECHECKFILES:=.styleclean)styleclean98,3334
%.stylecheck: %%.stylecheck101,3478
%.styleclean:%.styleclean111,3735
LDTESTS		:=$(wildcard ld/tests/*.data)LDTESTS115,3777
genlinktests: $(LDTESTS:.data=.ldtest)genlinktests117,3817
genlinktests.clean:genlinktests.clean118,3856
%.ldtest:%.ldtest121,3910
list-targets:list-targets128,4058

../../../../libopencm3/COPYING.LGPL3,0

../../../../libopencm3/tests/gadget-zero/main-efm32hg309-generic.c,251
#define ER_DPRINTF(ER_DPRINTF31,1079
#define ER_DPRINTF(ER_DPRINTF34,1163
const uint32_t ahb_frequency = 14000000;ahb_frequency38,1220
void trace_send_blocking8(int stimulus_port, char c)trace_send_blocking841,1281
int main(void)main47,1371

../../../../libopencm3/tests/gadget-zero/main-stm32f4disco.c,138
#define ER_DEBUGER_DEBUG27,933
#define ER_DPRINTF(ER_DPRINTF29,966
#define ER_DPRINTF(ER_DPRINTF32,1050
int main(void)main36,1107

../../../../libopencm3/tests/gadget-zero/Makefile.stm32f4disco,0

../../../../libopencm3/tests/gadget-zero/main-tilm4f120xl.c,275
#define ER_DEBUGER_DEBUG29,993
#define ER_DPRINTF(ER_DPRINTF31,1026
#define ER_DPRINTF(ER_DPRINTF34,1110
void delay_setup(void) {delay_setup40,1237
void delay_us(uint16_t us) {delay_us43,1265
int main(void)main47,1308
#define PLL_DIV_80MHZ PLL_DIV_80MHZ50,1354

../../../../libopencm3/tests/gadget-zero/Makefile.stm32f3-disco,0

../../../../libopencm3/tests/gadget-zero/test_gadget0.py,4443
import usb.util as uuuu16,560
VENDOR_ID=0xcafeVENDOR_ID22,625
PRODUCT_ID=0xcafePRODUCT_ID23,642
DUT_SERIAL=NoneDUT_SERIAL27,808
GZ_REQ_SET_PATTERN=1GZ_REQ_SET_PATTERN35,1015
GZ_REQ_PRODUCE=2GZ_REQ_PRODUCE36,1036
GZ_REQ_SET_ALIGNED=3GZ_REQ_SET_ALIGNED37,1053
GZ_REQ_SET_UNALIGNED=4GZ_REQ_SET_UNALIGNED38,1074
GZ_REQ_WRITE_LOOPBACK_BUFFER=10GZ_REQ_WRITE_LOOPBACK_BUFFER39,1097
GZ_REQ_READ_LOOPBACK_BUFFER=11GZ_REQ_READ_LOOPBACK_BUFFER40,1129
GZ_REQ_INTEL_WRITE=0x5bGZ_REQ_INTEL_WRITE41,1160
GZ_REQ_INTEL_READ=0x5cGZ_REQ_INTEL_READ42,1184
class find_by_serial(object):find_by_serial44,1208
    def __init__(self, serial):__init__45,1238
    def __call__(self, device):__call__48,1301
class TestGadget0(unittest.TestCase):TestGadget052,1400
    def setUp(self):setUp55,1573
    def tearDown(self):tearDown60,1820
    def test_sanity(self):test_sanity63,1884
    def test_config_switch_2(self):test_config_switch_266,1994
    def test_config_switch_3(self):test_config_switch_374,2279
    def test_config_zero_addressed(self):test_config_zero_addressed80,2406
    def test_fetch_config(self):test_fetch_config86,2635
    def test_invalid_config(self):test_invalid_config92,2916
class TestIntelCompliance(unittest.TestCase):TestIntelCompliance101,3305
    def setUp(self):setUp105,3452
    def tearDown(self):tearDown113,3848
    def inner_t(self, mylen):inner_t116,3912
    def test_ctrl_loopbacks(self):test_ctrl_loopbacks127,4669
class TestConfigSourceSink(unittest.TestCase):TestConfigSourceSink137,4882
    def setUp(self):setUp142,5048
    def tearDown(self):tearDown154,5739
    def test_write_simple(self):test_write_simple157,5803
    def test_write_zlp(self):test_write_zlp166,6191
    def test_write_batch(self):test_write_batch170,6354
    def test_write_mixed(self):test_write_mixed180,6778
    def test_read_zeros(self):test_read_zeros186,7089
    def test_read_sequence(self):test_read_sequence199,7954
    def test_read_write_interleaved(self):test_read_write_interleaved212,8931
    def test_control_known(self):test_control_known220,9342
    def test_control_unknown(self):test_control_unknown226,9798
class TestConfigLoopBack(unittest.TestCase):TestConfigLoopBack235,10141
    def setUp(self):setUp240,10305
    def tearDown(self):tearDown252,10992
    def _inner_basic(self, ep_out, ep_in, data):_inner_basic255,11056
    def test_simple_loop(self):test_simple_loop264,11465
    def test_dual_loop(self):test_dual_loop271,11733
    def test_dual_loop_back_to_back(self):test_dual_loop_back_to_back281,12108
class TestConfigSourceSinkPerformance(unittest.TestCase):TestConfigSourceSinkPerformance308,13116
    def setUp(self):setUp313,13226
    def tearDown(self):tearDown325,13917
    def tput(self, xc, te):tput328,13981
    def test_read_perf(self):test_read_perf332,14120
    def test_write_perf(self):test_write_perf344,14601
class TestControlTransfer_Reads(unittest.TestCase):TestControlTransfer_Reads357,15086
    def setUp(self):setUp364,15271
    def inner_t(self, wVal, read_len):inner_t373,15749
    def tearDown(self):tearDown379,16011
    def test_basic(self):test_basic382,16075
    def test_matching_sizes(self):test_matching_sizes386,16211
        def inner(x):inner391,16361
    def test_waytoobig(self):test_waytoobig404,16780
    def test_read_longer(self):test_read_longer416,17341
    def test_read_needs_zlp(self):test_read_needs_zlp429,17825
    def test_read_zero(self):test_read_zero434,18000
    def test_read_nothing(self):test_read_nothing441,18195
    def test_mean_limits(self):test_mean_limits447,18347
class TestUnaligned(unittest.TestCase):TestUnaligned456,18704
    def setUp(self):setUp464,19007
    def tearDown(self):tearDown477,19782
    def set_unaligned(self):set_unaligned480,19846
    def set_aligned(self):set_aligned484,19976
    def do_readwrite(self):do_readwrite488,20100
    def test_aligned(self):test_aligned500,20643
    def test_unaligned(self):test_unaligned504,20727
def run_ci_test(dut):run_ci_test509,20816
def run_user_test(dut):run_user_test516,21115
def get_parser():get_parser520,21236
    p = get_parser()p528,21753
    opts = p.parse_args()opts529,21774
    runner = run_user_testrunner530,21800
        runner = run_ci_testrunner532,21846
            DUT_SERIAL = dev.serial_numberDUT_SERIAL540,22086

../../../../libopencm3/tests/gadget-zero/usb-gadget0.h,43
#define USB_GADGET0_HUSB_GADGET0_H21,807

../../../../libopencm3/tests/gadget-zero/main-stm32l1-generic.c,217
#define ER_DEBUGER_DEBUG33,1148
#define ER_DPRINTF(ER_DPRINTF35,1181
#define ER_DPRINTF(ER_DPRINTF38,1265
const struct rcc_clock_scale this_clock_config = {this_clock_config42,1322
int main(void)main58,1812

../../../../libopencm3/tests/gadget-zero/Makefile.efm32hg309-generic,0

../../../../libopencm3/tests/gadget-zero/openocd.stm32l1-generic.cfg,0

../../../../libopencm3/tests/gadget-zero/openocd.stm32f072disco.cfg,0

../../../../libopencm3/tests/gadget-zero/stub.py,76
__author__ = 'karlp'__author__1,0
def config_switch():config_switch3,22

../../../../libopencm3/tests/gadget-zero/Makefile,158
GZ_ALL := $(wildcard Makefile.*)GZ_ALL6,192
all: $(GZ_ALL:=.all)all8,226
clean: $(GZ_ALL:=.clean)clean9,247
%.all:%.all11,273
%.clean:%.clean13,299

../../../../libopencm3/tests/gadget-zero/usb-gadget0.c,2474
#define ER_DEBUGER_DEBUG34,1169
#define ER_DPRINTF(ER_DPRINTF37,1221
#define ER_DPRINTF(ER_DPRINTF40,1305
#define GZ_REQ_SET_PATTERN	GZ_REQ_SET_PATTERN47,1411
#define GZ_REQ_PRODUCE	GZ_REQ_PRODUCE48,1440
#define GZ_REQ_SET_ALIGNED	GZ_REQ_SET_ALIGNED49,1466
#define GZ_REQ_SET_UNALIGNED	GZ_REQ_SET_UNALIGNED50,1495
#define INTEL_COMPLIANCE_WRITE INTEL_COMPLIANCE_WRITE51,1526
#define INTEL_COMPLIANCE_READ INTEL_COMPLIANCE_READ52,1562
#define GZ_CFG_SOURCESINK	GZ_CFG_SOURCESINK55,1623
#define GZ_CFG_LOOPBACK	GZ_CFG_LOOPBACK56,1651
#define BULK_EP_MAXPACKET	BULK_EP_MAXPACKET58,1679
static const struct usb_device_descriptor dev = {dev60,1709
static const struct usb_endpoint_descriptor endp_bulk[] = {endp_bulk82,2250
static const struct usb_interface_descriptor iface_sourcesink[] = {iface_sourcesink117,3141
static const struct usb_interface_descriptor iface_loopback[] = {iface_loopback130,3450
static const struct usb_interface ifaces_sourcesink[] = {ifaces_sourcesink143,3803
static const struct usb_interface ifaces_loopback[] = {ifaces_loopback150,3928
static const struct usb_config_descriptor config[] = {config157,4049
static char serial[] = "0123456789.0123456789.0123456789";serial182,4701
static const char *usb_strings[] = {usb_strings183,4760
static uint8_t usbd_control_buffer[5*BULK_EP_MAXPACKET];usbd_control_buffer192,4936
static usbd_device *our_dev;our_dev193,4993
static struct {__anon566e68ba0108196,5054
	uint8_t pattern;pattern197,5070
	int pattern_counter;pattern_counter198,5088
	int test_unaligned;	/* If 0 (default), use 16-bit aligned buffers. This should not be declared test_unaligned199,5110
} state = {state200,5217
static void gadget0_ss_out_cb(usbd_device *usbd_dev, uint8_t ep)gadget0_ss_out_cb206,5293
static void gadget0_ss_in_cb(usbd_device *usbd_dev, uint8_t ep)gadget0_ss_in_cb225,5797
static void gadget0_in_cb_loopback(usbd_device *usbd_dev, uint8_t ep)gadget0_in_cb_loopback258,6554
static void gadget0_out_cb_loopback(usbd_device *usbd_dev, uint8_t ep)gadget0_out_cb_loopback265,6746
static enum usbd_request_return_codes gadget0_control_request(usbd_device *usbd_dev,gadget0_control_request274,7100
static void gadget0_set_config(usbd_device *usbd_dev, uint16_t wValue)gadget0_set_config347,9251
usbd_device *gadget0_init(const usbd_driver *driver, const char *userserial)gadget0_init386,10643
void gadget0_run(usbd_device *usbd_dev)gadget0_run404,11038

../../../../libopencm3/tests/gadget-zero/delay.h,0

../../../../libopencm3/tests/gadget-zero/Jenkinsfile,0

../../../../libopencm3/tests/gadget-zero/openocd.stm32f103-generic.cfg,0

../../../../libopencm3/tests/gadget-zero/delay_efm32.c,86
void delay_setup(void)delay_setup28,936
void delay_us(uint16_t us)delay_us35,1076

../../../../libopencm3/tests/gadget-zero/README.md,331
## Requirements:Requirements:9,373
### Building the device firmwareBuilding the device firmware15,653
### Setting up the test runner (using python virtual environments)Setting up the test runner (using python virtual environments)28,1118
### Access rightsAccess rights42,1644
## Running the testsRunning the tests48,1925

../../../../libopencm3/tests/gadget-zero/openocd.efm32hg309-generic.cfg,0

../../../../libopencm3/tests/gadget-zero/main-stm32f103-generic.c,138
#define ER_DEBUGER_DEBUG27,933
#define ER_DPRINTF(ER_DPRINTF29,966
#define ER_DPRINTF(ER_DPRINTF32,1050
int main(void)main36,1107

../../../../libopencm3/tests/gadget-zero/openocd.stm32l053disco.cfg,0

../../../../libopencm3/tests/gadget-zero/openocd.stm32f4disco.cfg,0

../../../../libopencm3/tests/gadget-zero/openocd.stm32f3-disco.cfg,0

../../../../libopencm3/tests/gadget-zero/Makefile.stm32l1-generic,0

../../../../libopencm3/tests/gadget-zero/main-stm32l053disco.c,188
#define ER_DPRINTF(ER_DPRINTF31,1059
#define ER_DPRINTF(ER_DPRINTF34,1143
void trace_send_blocking8(int stimulus_port, char c)trace_send_blocking839,1219
int main(void)main45,1309

../../../../libopencm3/tests/gadget-zero/Makefile.stm32f429i-disco,0

../../../../libopencm3/tests/gadget-zero/main-stm32f072disco.c,188
#define ER_DPRINTF(ER_DPRINTF30,1022
#define ER_DPRINTF(ER_DPRINTF33,1106
void trace_send_blocking8(int stimulus_port, char c)trace_send_blocking838,1182
int main(void)main45,1273

../../../../libopencm3/tests/gadget-zero/Makefile.stm32f072disco,0

../../../../libopencm3/tests/gadget-zero/Makefile.stm32f103-generic,0

../../../../libopencm3/tests/gadget-zero/main-stm32f429i-disco.c,138
#define ER_DEBUGER_DEBUG27,933
#define ER_DPRINTF(ER_DPRINTF29,966
#define ER_DPRINTF(ER_DPRINTF32,1050
int main(void)main36,1107

../../../../libopencm3/tests/gadget-zero/Makefile.tilm4f120xl,0

../../../../libopencm3/tests/gadget-zero/70-libopencm3.rules,0

../../../../libopencm3/tests/gadget-zero/delay.c,87
void delay_setup(void)delay_setup31,1041
void delay_us(uint16_t us)delay_us41,1320

../../../../libopencm3/tests/gadget-zero/Makefile.stm32l053disco,0

../../../../libopencm3/tests/gadget-zero/openocd.common.cfg,0

../../../../libopencm3/tests/gadget-zero/main-stm32f3-disco.c,140
#define ER_DEBUGER_DEBUG33,1148
#define ER_DPRINTF(ER_DPRINTF35,1181
#define ER_DPRINTF(ER_DPRINTF38,1265
int main(void)main42,1322

../../../../libopencm3/tests/gadget-zero/openocd.stm32f429i-disco.cfg,0

../../../../libopencm3/tests/rules.mk,1121
BUILD_DIR ?= binBUILD_DIR48,2089
OPT ?= -OsOPT49,2106
CSTD ?= -std=c99CSTD50,2117
V?=0V54,2266
Q	:= @Q56,2285
NULL	:= 2>/dev/nullNULL57,2292
PREFIX	?= arm-none-eabi-PREFIX61,2333
CC	= $(PREFIX)gccCC62,2358
LD	= $(PREFIX)gccLD63,2376
OBJCOPY	= $(PREFIX)objcopyOBJCOPY64,2394
OBJDUMP	= $(PREFIX)objdumpOBJDUMP65,2421
OOCD	?= openocdOOCD66,2448
OPENCM3_INC = $(OPENCM3_DIR)/includeOPENCM3_INC68,2465
OBJS = $(CFILES:%.c=$(BUILD_DIR)/%.o)OBJS73,2589
GENERATED_BINS = $(PROJECT).elf $(PROJECT).bin $(PROJECT).map $(PROJECT).list $(PROJECT).lssGENERATED_BINS74,2627
%: %,v%116,4044
%: RCS/%,v%117,4051
%: RCS/%%118,4062
%: s.%%119,4071
%: SCCS/s.%%120,4078
all: $(PROJECT).elf $(PROJECT).binall122,4091
flash: $(PROJECT).flashflash123,4126
$(LDSCRIPT):$(LDSCRIPT)127,4214
$(BUILD_DIR)/%.o: %.c$(BUILD_DIR)/%.o134,4377
$(BUILD_DIR)/%.o: %.cxx$(BUILD_DIR)/%.o139,4518
$(PROJECT).elf: $(OBJS) $(LDSCRIPT) $(LIBDEPS)$(PROJECT).elf144,4666
%.bin: %.elf%.bin148,4797
%.lss: %.elf%.lss152,4871
%.list: %.elf%.list155,4911
%.flash: %.elf%.flash158,4949
clean:clean173,5470

../../../../libopencm3/tests/shared/trace_stdio.c,101
#define STIMULUS_STDIO STIMULUS_STDIO13,194
int _write(int file, char *ptr, int len)_write17,269

../../../../libopencm3/tests/shared/trace.c,466
void trace_send_blocking8(int stimulus_port, char c)trace_send_blocking87,145
void trace_send8(int stimulus_port, char val)trace_send816,349
void trace_send_blocking16(int stimulus_port, uint16_t val)trace_send_blocking1624,489
void trace_send16(int stimulus_port, uint16_t val)trace_send1633,704
void trace_send_blocking32(int stimulus_port, uint32_t val)trace_send_blocking3242,851
void trace_send32(int stimulus_port, uint32_t val)trace_send3251,1066

../../../../libopencm3/tests/shared/trace.h,30
#define	TRACE_HTRACE_H9,104

../../../../libopencm3/lib/dispatch/vector_nvic.c,42
#define IRQ_HANDLERSIRQ_HANDLERS94,2489

../../../../libopencm3/lib/dispatch/vector_chipset.c,46
static void pre_main(void) {}pre_main27,770

../../../../libopencm3/lib/lm4f/gpio.d,0

../../../../libopencm3/lib/lm4f/gpio.c,953
#define GPIO_LOCK_UNLOCK_CODE	GPIO_LOCK_UNLOCK_CODE61,1956
void gpio_enable_ahb_aperture(void)gpio_enable_ahb_aperture186,6907
void gpio_mode_setup(uint32_t gpioport, enum gpio_mode mode,gpio_mode_setup209,7803
void gpio_set_output_config(uint32_t gpioport, enum gpio_output_type otype,gpio_set_output_config270,9590
#define PCTL_AF(PCTL_AF302,10344
#define PCTL_MASK(PCTL_MASK303,10393
void gpio_set_af(uint32_t gpioport, uint8_t alt_func_num, uint8_t gpios)gpio_set_af321,11209
void gpio_unlock_commit(uint32_t gpioport, uint8_t gpios)gpio_unlock_commit365,12355
void gpio_toggle(uint32_t gpioport, uint8_t gpios)gpio_toggle441,15326
void gpio_configure_trigger(uint32_t gpioport, enum gpio_trigger trigger,gpio_configure_trigger527,18595
void gpio_enable_interrupts(uint32_t gpioport, uint8_t gpios)gpio_enable_interrupts572,19767
void gpio_disable_interrupts(uint32_t gpioport, uint8_t gpios)gpio_disable_interrupts590,20318

../../../../libopencm3/lib/lm4f/uart.d,0

../../../../libopencm3/lib/lm4f/Makefile,263
LIBNAME		= libopencm3_lm4fLIBNAME21,846
SRCLIBDIR	?= ..SRCLIBDIR22,873
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS24,890
CC		= $(PREFIX)gccCC25,937
AR		= $(PREFIX)arAR26,956
TGT_CFLAGS	= -Os \TGT_CFLAGS27,974
ARFLAGS		= rcsARFLAGS37,1363

../../../../libopencm3/lib/lm4f/usb_lm4f.d,0

../../../../libopencm3/lib/lm4f/scb.d,0

../../../../libopencm3/lib/lm4f/systemcontrol.d,0

../../../../libopencm3/lib/lm4f/usb_msc.d,0

../../../../libopencm3/lib/lm4f/assert.d,0

../../../../libopencm3/lib/lm4f/uart.c,2454
void uart_enable(uint32_t uart)uart_enable93,3371
void uart_disable(uint32_t uart)uart_disable103,3585
void uart_set_baudrate(uint32_t uart, uint32_t baud)uart_set_baudrate114,3826
void uart_set_databits(uint32_t uart, uint8_t databits)uart_set_databits139,4428
uint8_t uart_get_databits(uint32_t uart)uart_get_databits154,4760
void uart_set_stopbits(uint32_t uart, uint8_t stopbits)uart_set_stopbits166,5070
uint8_t uart_get_stopbits(uint32_t uart)uart_get_stopbits175,5241
void uart_set_parity(uint32_t uart, enum uart_parity parity)uart_set_parity188,5505
enum uart_parity uart_get_parity(uint32_t uart)uart_get_parity217,6100
void uart_set_flow_control(uint32_t uart, enum uart_flowctl flow)uart_set_flow_control249,7102
void uart_clock_from_piosc(uint32_t uart)uart_clock_from_piosc271,7644
void uart_clock_from_sysclk(uint32_t uart)uart_clock_from_sysclk281,7862
void uart_send(uint32_t uart, uint16_t data)uart_send308,8765
uint16_t uart_recv(uint32_t uart)uart_recv320,9011
void uart_wait_send_ready(uint32_t uart)uart_wait_send_ready336,9444
void uart_wait_recv_ready(uint32_t uart)uart_wait_recv_ready349,9791
void uart_send_blocking(uint32_t uart, uint16_t data)uart_send_blocking363,10144
uint16_t uart_recv_blocking(uint32_t uart)uart_recv_blocking377,10497
void uart_enable_interrupts(uint32_t uart, enum uart_interrupt_flag ints)uart_enable_interrupts463,13538
void uart_disable_interrupts(uint32_t uart, enum uart_interrupt_flag ints)uart_disable_interrupts479,14095
void uart_enable_rx_interrupt(uint32_t uart)uart_enable_rx_interrupt492,14438
void uart_disable_rx_interrupt(uint32_t uart)uart_disable_rx_interrupt502,14660
void uart_enable_tx_interrupt(uint32_t uart)uart_enable_tx_interrupt515,14995
void uart_disable_tx_interrupt(uint32_t uart)uart_disable_tx_interrupt525,15218
void uart_clear_interrupt_flag(uint32_t uart, enum uart_interrupt_flag ints)uart_clear_interrupt_flag541,15744
void uart_enable_rx_dma(uint32_t uart)uart_enable_rx_dma560,16131
void uart_disable_rx_dma(uint32_t uart)uart_disable_rx_dma570,16339
void uart_enable_tx_dma(uint32_t uart)uart_enable_tx_dma580,16549
void uart_disable_tx_dma(uint32_t uart)uart_disable_tx_dma590,16758
void uart_enable_fifo(uint32_t uart)uart_enable_fifo627,18006
void uart_disable_fifo(uint32_t uart)uart_disable_fifo637,18202
void uart_set_fifo_trigger_levels(uint32_t uart,uart_set_fifo_trigger_levels649,18500

../../../../libopencm3/lib/lm4f/usb_standard.d,0

../../../../libopencm3/lib/lm4f/usb.d,0

../../../../libopencm3/lib/lm4f/systick.d,0

../../../../libopencm3/lib/lm4f/rcc.c,1393
uint32_t lm4f_rcc_sysclk_freq = 16000000;lm4f_rcc_sysclk_freq106,3291
void rcc_configure_xtal(enum xtal_t xtal)rcc_configure_xtal119,3704
void rcc_disable_main_osc(void)rcc_disable_main_osc134,4004
void rcc_disable_interal_osc(void)rcc_disable_interal_osc144,4203
void rcc_enable_main_osc(void)rcc_enable_main_osc154,4397
void rcc_enable_interal_osc(void)rcc_enable_interal_osc164,4596
void rcc_enable_rcc2(void)rcc_enable_rcc2177,4982
void rcc_pll_off(void)rcc_pll_off190,5262
void rcc_pll_on(void)rcc_pll_on203,5523
void rcc_set_osc_source(enum osc_src src)rcc_set_osc_source216,5808
void rcc_pll_bypass_disable(void)rcc_pll_bypass_disable235,6289
void rcc_pll_bypass_enable(void)rcc_pll_bypass_enable249,6668
void rcc_set_pll_divisor(uint8_t div400)rcc_set_pll_divisor273,7571
void rcc_set_pwm_divisor(enum pwm_clkdiv div)rcc_set_pwm_divisor294,8125
void rcc_usb_pll_off(void)rcc_usb_pll_off312,8517
void rcc_usb_pll_on(void)rcc_usb_pll_on325,8789
void rcc_wait_for_pll_ready(void)rcc_wait_for_pll_ready336,9021
void rcc_change_pll_divisor(uint8_t pll_div400)rcc_change_pll_divisor364,9774
uint32_t rcc_get_system_clock_frequency(void)rcc_get_system_clock_frequency383,10365
static uint32_t xtal_to_freq(enum xtal_t xtal)xtal_to_freq389,10512
void rcc_sysclk_config(enum osc_src src, enum xtal_t xtal, uint8_t pll_div400)rcc_sysclk_config443,12433

../../../../libopencm3/lib/lm4f/usb_control.d,0

../../../../libopencm3/lib/lm4f/usb_cdc.d,0

../../../../libopencm3/lib/lm4f/dwt.d,0

../../../../libopencm3/lib/lm4f/sync.d,0

../../../../libopencm3/lib/lm4f/usb_hid.d,0

../../../../libopencm3/lib/lm4f/vector.d,0

../../../../libopencm3/lib/lm4f/rcc.d,0

../../../../libopencm3/lib/lm4f/usb_audio.d,0

../../../../libopencm3/lib/lm4f/vector_chipset.c,43
static void pre_main(void)pre_main20,792

../../../../libopencm3/lib/lm4f/usb_midi.d,0

../../../../libopencm3/lib/lm4f/nvic.d,0

../../../../libopencm3/lib/lm4f/systemcontrol.c,155
void periph_clock_enable(enum lm4f_clken periph)periph_clock_enable27,973
void periph_clock_disable(enum lm4f_clken periph)periph_clock_disable37,1227

../../../../libopencm3/lib/lpc17xx/gpio.d,0

../../../../libopencm3/lib/lpc17xx/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS58,3110

../../../../libopencm3/lib/lpc17xx/gpio.c,136
void gpio_set(uint32_t gpioport, uint32_t gpios)gpio_set37,1067
void gpio_clear(uint32_t gpioport, uint32_t gpios)gpio_clear42,1150

../../../../libopencm3/lib/lpc17xx/Makefile,203
LIBNAME		= libopencm3_lpc17xxLIBNAME20,783
SRCLIBDIR	?= ..SRCLIBDIR21,813
CC		= $(PREFIX)gccCC23,830
AR		= $(PREFIX)arAR24,849
TGT_CFLAGS	= -Os \TGT_CFLAGS25,867
ARFLAGS		= rcsARFLAGS35,1259

../../../../libopencm3/lib/lpc17xx/scb.d,0

../../../../libopencm3/lib/lpc17xx/assert.d,0

../../../../libopencm3/lib/lpc17xx/systick.d,0

../../../../libopencm3/lib/lpc17xx/dwt.d,0

../../../../libopencm3/lib/lpc17xx/sync.d,0

../../../../libopencm3/lib/lpc17xx/pwr.d,0

../../../../libopencm3/lib/lpc17xx/pwr.c,164
void pwr_enable_peripherals(uint32_t peripherals)pwr_enable_peripherals37,1072
void pwr_disable_peripherals(uint32_t peripherals)pwr_disable_peripherals42,1154

../../../../libopencm3/lib/lpc17xx/vector.d,0

../../../../libopencm3/lib/lpc17xx/nvic.d,0

../../../../libopencm3/lib/vf6xx/gpio.d,0

../../../../libopencm3/lib/vf6xx/vector_nvic.c,44
#define IRQ_HANDLERS IRQ_HANDLERS135,8831

../../../../libopencm3/lib/vf6xx/gpio.c,341
void gpio_set(uint32_t gpio)gpio_set51,1576
void gpio_clear(uint32_t gpio)gpio_clear65,1882
bool gpio_get(uint32_t gpio)gpio_get81,2339
void gpio_toggle(uint32_t gpio)gpio_toggle95,2661
uint32_t gpio_port_read(uint32_t gpioport)gpio_port_read110,3035
void gpio_port_write(uint32_t gpioport, uint32_t data)gpio_port_write125,3425

../../../../libopencm3/lib/vf6xx/uart.d,0

../../../../libopencm3/lib/vf6xx/Makefile,264
LIBNAME		= libopencm3_vf6xxLIBNAME21,836
SRCLIBDIR	?= ..SRCLIBDIR22,864
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS24,881
CC		= $(PREFIX)gccCC25,928
AR		= $(PREFIX)arAR26,947
TGT_CFLAGS	= -Os \TGT_CFLAGS27,965
ARFLAGS		= rcsARFLAGS36,1338

../../../../libopencm3/lib/vf6xx/scb.d,0

../../../../libopencm3/lib/vf6xx/ccm.d,0

../../../../libopencm3/lib/vf6xx/assert.d,0

../../../../libopencm3/lib/vf6xx/uart.c,764
void uart_set_baudrate(uint32_t uart, uint32_t baud)uart_set_baudrate53,1696
void uart_set_parity(uint32_t uart, uint8_t parity)uart_set_parity76,2301
void uart_set_flow_control(uint32_t uart, uint8_t flowcontrol)uart_set_flow_control95,2824
void uart_enable(uint32_t uart)uart_enable113,3240
void uart_disable(uint32_t uart)uart_disable127,3589
void uart_send(uint32_t uart, uint8_t data)uart_send140,3921
void uart_wait_send_ready(uint32_t uart)uart_wait_send_ready155,4327
void uart_send_blocking(uint32_t uart, uint8_t data)uart_send_blocking171,4840
uint8_t uart_recv(uint32_t uart)uart_recv185,5211
void uart_wait_recv_ready(uint32_t uart)uart_wait_recv_ready200,5597
uint8_t uart_recv_blocking(uint32_t uart)uart_recv_blocking217,6069

../../../../libopencm3/lib/vf6xx/systick.d,0

../../../../libopencm3/lib/vf6xx/libopencm3_vf6xx.ld,919
	.text : {.text34,1153
	.preinit_array : {.preinit_array46,1493
		__preinit_array_start = .;__preinit_array_start48,1529
		__preinit_array_end = .;__preinit_array_end50,1585
	.init_array : {.init_array52,1623
		__init_array_start = .;__init_array_start54,1656
		__init_array_end = .;__init_array_end57,1738
	.fini_array : {.fini_array59,1773
		__fini_array_start = .;__fini_array_start61,1806
		__fini_array_end = .;__fini_array_end64,1888
	.ARM.extab : {.ARM.extab71,2040
	.ARM.exidx : {.ARM.exidx74,2084
		__exidx_start = .;__exidx_start75,2100
		__exidx_end = .;__exidx_end77,2138
	_etext = .;_etext81,2184
	.data : {.data83,2198
		_data = .;_data84,2209
		_edata = .;_edata87,2284
	_data_loadaddr = LOADADDR(.data);_data_loadaddr89,2320
	.bss : {.bss91,2356
		_ebss = .;_ebss95,2444
	end = .;end105,2647
PROVIDE(_stack = ORIGIN(ps_ram) + LENGTH(ps_ram));_stack108,2660

../../../../libopencm3/lib/vf6xx/dwt.d,0

../../../../libopencm3/lib/vf6xx/iomuxc.c,70
void iomuxc_mux(enum vf6xx_pad pad, uint32_t muxc)iomuxc_mux51,1575

../../../../libopencm3/lib/vf6xx/sync.d,0

../../../../libopencm3/lib/vf6xx/vector.d,0

../../../../libopencm3/lib/vf6xx/ccm.c,693
static const uint32_t pll1_main_clk = 528000000;pll1_main_clk43,1304
static const uint32_t pll2_main_clk = 528000000;pll2_main_clk44,1353
static const uint32_t pll3_main_clk = 480000000;pll3_main_clk45,1402
uint32_t ccm_core_clk;ccm_core_clk48,1490
uint32_t ccm_platform_bus_clk;ccm_platform_bus_clk51,1564
uint32_t ccm_ipg_bus_clk;ccm_ipg_bus_clk54,1616
void ccm_clock_gate_enable(enum ccm_clock_gate gr)ccm_clock_gate_enable66,1945
void ccm_clock_gate_disable(enum ccm_clock_gate gr)ccm_clock_gate_disable80,2341
uint32_t ccm_get_pll_pfd(uint32_t pfd_sel, uint32_t pll_pfd, uint32_t pll_clk)ccm_get_pll_pfd100,3040
void ccm_calculate_clocks()ccm_calculate_clocks150,4639

../../../../libopencm3/lib/vf6xx/vector_chipset.c,50
static inline void pre_main(void)pre_main22,815

../../../../libopencm3/lib/vf6xx/nvic.d,0

../../../../libopencm3/lib/vf6xx/iomuxc.d,0

../../../../libopencm3/lib/swm050/gpio.d,0

../../../../libopencm3/lib/swm050/clk.c,68
void clk_speed(enum clk_speeds mhz, uint16_t div)clk_speed50,2132

../../../../libopencm3/lib/swm050/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS37,1643

../../../../libopencm3/lib/swm050/gpio.c,805
void gpio_set(uint16_t gpios)gpio_set42,1549
void gpio_clear(uint16_t gpios)gpio_clear57,1957
uint16_t gpio_get(uint16_t gpios)gpio_get71,2377
void gpio_toggle(uint16_t gpios)gpio_toggle85,2769
void gpio_input(uint16_t gpios)gpio_input100,3240
void gpio_output(uint16_t gpios)gpio_output114,3634
void gpio_int_enable(uint16_t gpios, bool en)gpio_int_enable132,4170
void gpio_int_mask(uint16_t gpios, enum gpio_int_masked masked)gpio_int_mask155,4812
void gpio_int_type(uint16_t gpios, enum gpio_trig_type type)gpio_int_type178,5457
void gpio_int_pol(uint16_t gpios, enum gpio_pol pol)gpio_int_pol200,6011
uint16_t gpio_int_status(void)gpio_int_status219,6500
uint16_t gpio_int_raw_status(void)gpio_int_raw_status233,6871
void gpio_int_clear(uint16_t gpios)gpio_int_clear249,7297

../../../../libopencm3/lib/swm050/wdt.d,0

../../../../libopencm3/lib/swm050/syscon.d,0

../../../../libopencm3/lib/swm050/flash.d,0

../../../../libopencm3/lib/swm050/Makefile,202
LIBNAME		= libopencm3_swm050LIBNAME20,782
SRCLIBDIR	?= ..SRCLIBDIR21,811
CC		= $(PREFIX)gccCC23,828
AR		= $(PREFIX)arAR24,847
TGT_CFLAGS	= -Os \TGT_CFLAGS25,865
ARFLAGS		= rcsARFLAGS34,1239

../../../../libopencm3/lib/swm050/scb.d,0

../../../../libopencm3/lib/swm050/assert.d,0

../../../../libopencm3/lib/swm050/systick.d,0

../../../../libopencm3/lib/swm050/timer.c,2084
static void timer_setup_internal(uint32_t timer,timer_setup_internal42,1627
void timer_counter_setup(uint32_t timer,timer_counter_setup83,3239
void timer_pwm_setup(uint32_t timer,timer_pwm_setup113,4473
void timer_pulse_capture_setup(uint32_t timer,timer_pulse_capture_setup140,5522
void timer_duty_cycle_capture_setup(uint32_t timer,timer_duty_cycle_capture_setup163,6480
void timer_clock_div(uint8_t div)timer_clock_div185,7504
void timer_enable(uint32_t timer, bool en)timer_enable198,7900
void timer_clock_enable(uint32_t timer, bool en)timer_clock_enable212,8205
void timer_operation_mode(uint32_t timer, enum timer_operation_modes mode)timer_operation_mode234,8708
void timer_output_mode(uint32_t timer, enum timer_output_modes mode)timer_output_mode252,9413
void timer_output_level(uint32_t timer, enum timer_level level)timer_output_level264,9822
void timer_edge_mode(uint32_t timer, enum timer_edge_modes mode)timer_edge_mode274,10054
void timer_loop_mode(uint32_t timer, enum timer_loop_modes mode)timer_loop_mode292,10603
void timer_clock_source(uint32_t timer, enum timer_clk_src src)timer_clock_source311,11236
void timer_counter_target_value(uint32_t timer, uint32_t target)timer_counter_target_value325,11556
void timer_pwm_target_value(uint32_t timer, uint16_t period0, uint16_t period1)timer_pwm_target_value337,11908
void timer_int_enable(uint32_t timer, bool en)timer_int_enable354,12546
void timer_int_mask(uint32_t timer, enum timer_int_masked masked)timer_int_mask368,12872
uint32_t timer_get_current_value(uint32_t timer)timer_get_current_value383,13301
uint32_t timer_get_cycle_width(uint32_t timer)timer_get_cycle_width395,13586
uint32_t timer_get_pulse_width(uint32_t timer)timer_get_pulse_width407,13904
enum timer_pwm_period timer_get_pwm_period(uint32_t timer)timer_get_pwm_period417,14145
bool timer_int_status(uint32_t timer)timer_int_status427,14389
bool timer_int_raw_status(uint32_t timer)timer_int_raw_status437,14618
bool timer_int_overflow_status(uint32_t timer)timer_int_overflow_status449,14933

../../../../libopencm3/lib/swm050/dwt.d,0

../../../../libopencm3/lib/swm050/sync.d,0

../../../../libopencm3/lib/swm050/pwr.d,0

../../../../libopencm3/lib/swm050/pwr.c,39
void pwr_sleep(void)pwr_sleep38,1396

../../../../libopencm3/lib/swm050/vector.d,0

../../../../libopencm3/lib/swm050/timer.d,0

../../../../libopencm3/lib/swm050/clk.d,0

../../../../libopencm3/lib/swm050/syscon.c,266
void syscon_sel_af(uint16_t gpios, bool af_en)syscon_sel_af43,1645
void syscon_pullup(uint16_t gpios, bool en)syscon_pullup75,2636
void syscon_input_enable(uint16_t gpios, bool en)syscon_input_enable95,3236
void syscon_sel_swd(bool en)syscon_sel_swd112,3686

../../../../libopencm3/lib/swm050/nvic.d,0

../../../../libopencm3/lib/swm050/flash.c,432
#define IAP_WR	IAP_WR30,1123
#define IAP_E	IAP_E31,1157
uint32_t (*iap_write_read)(uint32_t *, uint32_t *, uint8_t, uint8_t) = IAP_WR;iap_write_read33,1191
uint32_t (*iap_erase)(void) = IAP_E;iap_erase34,1270
uint32_t flash_write(uint32_t *dest, uint32_t *src, uint8_t cnt)flash_write55,1831
uint32_t flash_read(uint32_t *src, uint32_t *dest, uint8_t cnt)flash_read79,2470
uint32_t flash_erase(void)flash_erase93,2831

../../../../libopencm3/lib/swm050/wdt.c,495
void wdt_setup(enum wdt_modes mode, uint8_t time1, uint8_t time2)wdt_setup38,1389
void wdt_enable(bool en)wdt_enable55,1818
void wdt_mode(enum wdt_modes mode)wdt_mode68,2004
void wdt_reset(void)wdt_reset82,2297
bool wdt_int_status(void)wdt_int_status92,2511
void wdt_clear_int(void)wdt_clear_int101,2649
void wdt_clock_enable(bool en)wdt_clock_enable115,2977
uint32_t wdt_get_value(void)wdt_get_value130,3373
void wdt_set_time(uint8_t time1, uint8_t time2)wdt_set_time155,4369

../../../../libopencm3/lib/cm3/systick.c,808
void systick_set_reload(uint32_t value)systick_set_reload55,1890
uint32_t systick_get_reload(void)systick_get_reload66,2157
bool systick_set_frequency(uint32_t freq, uint32_t ahb)systick_set_frequency81,2665
uint32_t systick_get_value(void)systick_get_value108,3338
void systick_set_clocksource(uint8_t clocksource)systick_set_clocksource121,3700
void systick_interrupt_enable(void)systick_interrupt_enable132,3963
void systick_interrupt_disable(void)systick_interrupt_disable142,4159
void systick_counter_enable(void)systick_counter_enable152,4354
void systick_counter_disable(void)systick_counter_disable162,4545
uint8_t systick_get_countflag(void)systick_get_countflag176,4881
void systick_clear(void)systick_clear187,5163
uint32_t systick_get_calib(void)systick_get_calib197,5373

../../../../libopencm3/lib/cm3/scb.c,186
void scb_reset_core(void)scb_reset_core46,1529
void scb_reset_system(void)scb_reset_system54,1634
void scb_set_priority_grouping(uint32_t prigroup)scb_set_priority_grouping63,1837

../../../../libopencm3/lib/cm3/dwt.c,138
bool dwt_enable_cycle_counter(void)dwt_enable_cycle_counter58,1889
uint32_t dwt_read_cycle_counter(void)dwt_read_cycle_counter90,2893

../../../../libopencm3/lib/cm3/sync.c,310
void __dmb()__dmb23,852
uint32_t __ldrex(volatile uint32_t *addr)__ldrex31,999
uint32_t __strex(uint32_t val, volatile uint32_t *addr)__strex38,1138
void mutex_lock(mutex_t *m)mutex_lock46,1312
uint32_t mutex_trylock(mutex_t *m)mutex_trylock52,1414
void mutex_unlock(mutex_t *m)mutex_unlock70,1797

../../../../libopencm3/lib/cm3/assert.c,163
void __attribute__((weak)) cm3_assert_failed(void)cm3_assert_failed22,822
void __attribute__((weak)) cm3_assert_failed_verbose(cm3_assert_failed_verbose27,890

../../../../libopencm3/lib/cm3/vector.c,796
typedef void (*funcp_t) (void);funcp_t30,1150
vector_table_t vector_table = {vector_table40,1457
void __attribute__ ((weak)) reset_handler(void)reset_handler62,1985
void blocking_handler(void)blocking_handler102,2798
void null_handler(void)null_handler107,2843
#pragma weak nmi_handler nmi_handler112,2891
#pragma weak hard_fault_handler hard_fault_handler113,2931
#pragma weak sv_call_handler sv_call_handler114,2982
#pragma weak pend_sv_handler pend_sv_handler115,3026
#pragma weak sys_tick_handler sys_tick_handler116,3070
#pragma weak mem_manage_handler mem_manage_handler120,3217
#pragma weak bus_fault_handler bus_fault_handler121,3268
#pragma weak usage_fault_handler usage_fault_handler122,3318
#pragma weak debug_monitor_handler debug_monitor_handler123,3370

../../../../libopencm3/lib/cm3/nvic.c,656
void nvic_enable_irq(uint8_t irqn)nvic_enable_irq57,1901
void nvic_disable_irq(uint8_t irqn)nvic_disable_irq70,2218
uint8_t nvic_get_pending_irq(uint8_t irqn)nvic_get_pending_irq84,2618
void nvic_set_pending_irq(uint8_t irqn)nvic_set_pending_irq98,3037
void nvic_clear_pending_irq(uint8_t irqn)nvic_clear_pending_irq112,3457
uint8_t nvic_get_irq_enabled(uint8_t irqn)nvic_get_irq_enabled126,3796
void nvic_set_priority(uint8_t irqn, uint8_t priority)nvic_set_priority152,4804
uint8_t nvic_get_active_irq(uint8_t irqn)nvic_get_active_irq194,6209
void nvic_generate_software_interrupt(uint16_t irqn)nvic_generate_software_interrupt209,6685

../../../../libopencm3/lib/lpc13xx/gpio.d,0

../../../../libopencm3/lib/lpc13xx/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS79,4652

../../../../libopencm3/lib/lpc13xx/gpio.c,66
void gpio_set(uint32_t gpioport, uint16_t gpios)gpio_set36,1066

../../../../libopencm3/lib/lpc13xx/Makefile,203
LIBNAME		= libopencm3_lpc13xxLIBNAME20,783
SRCLIBDIR	?= ..SRCLIBDIR21,813
CC		= $(PREFIX)gccCC23,830
AR		= $(PREFIX)arAR24,849
TGT_CFLAGS	= -Os \TGT_CFLAGS25,867
ARFLAGS		= rcsARFLAGS35,1259

../../../../libopencm3/lib/lpc13xx/scb.d,0

../../../../libopencm3/lib/lpc13xx/assert.d,0

../../../../libopencm3/lib/lpc13xx/systick.d,0

../../../../libopencm3/lib/lpc13xx/dwt.d,0

../../../../libopencm3/lib/lpc13xx/sync.d,0

../../../../libopencm3/lib/lpc13xx/vector.d,0

../../../../libopencm3/lib/lpc13xx/nvic.d,0

../../../../libopencm3/lib/lpc43xx/gpio.c,208
void gpio_set(uint32_t gpioport, uint32_t gpios)gpio_set37,1067
void gpio_clear(uint32_t gpioport, uint32_t gpios)gpio_clear42,1150
void gpio_toggle(uint32_t gpioport, uint32_t gpios)gpio_toggle47,1235

../../../../libopencm3/lib/lpc43xx/ipc.c,104
void ipc_halt_m0(void)ipc_halt_m025,909
void ipc_start_m0(uint32_t cm0_baseaddr)ipc_start_m039,1287

../../../../libopencm3/lib/lpc43xx/m0/gpio.d,0

../../../../libopencm3/lib/lpc43xx/m0/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS52,2771

../../../../libopencm3/lib/lpc43xx/m0/uart.d,0

../../../../libopencm3/lib/lpc43xx/m0/Makefile,368
LIBNAME		= libopencm3_lpc43xx_m0LIBNAME22,905
SRCLIBDIR	?= ../..SRCLIBDIR23,938
CC		= $(PREFIX)gccCC25,958
AR		= $(PREFIX)arAR26,977
TGT_CFLAGS	= -O2 -Wall -Wextra -I../../../include -fno-common \TGT_CFLAGS27,995
ARFLAGS		= rcsARFLAGS33,1259
OBJ_LPC43XX     = gpio.o scu.o i2c.o ssp.o uart.o timer.oOBJ_LPC43XX36,1310
OBJS		= $(OBJ_LPC43XX)OBJS39,1425

../../../../libopencm3/lib/lpc43xx/m0/i2c.d,0

../../../../libopencm3/lib/lpc43xx/m0/scb.d,0

../../../../libopencm3/lib/lpc43xx/m0/assert.d,0

../../../../libopencm3/lib/lpc43xx/m0/ssp.d,0

../../../../libopencm3/lib/lpc43xx/m0/systick.d,0

../../../../libopencm3/lib/lpc43xx/m0/dwt.d,0

../../../../libopencm3/lib/lpc43xx/m0/sync.d,0

../../../../libopencm3/lib/lpc43xx/m0/vector.d,0

../../../../libopencm3/lib/lpc43xx/m0/timer.d,0

../../../../libopencm3/lib/lpc43xx/m0/scu.d,0

../../../../libopencm3/lib/lpc43xx/m0/nvic.d,0

../../../../libopencm3/lib/lpc43xx/uart.c,1261
#define UART_SRC_32K UART_SRC_32K23,846
#define UART_SRC_IRC UART_SRC_IRC24,884
#define UART_SRC_ENET_RX UART_SRC_ENET_RX25,922
#define UART_SRC_ENET_TX UART_SRC_ENET_TX26,960
#define UART_SRC_GP_CLKIN UART_SRC_GP_CLKIN27,998
#define UART_SRC_XTAL UART_SRC_XTAL28,1036
#define UART_SRC_PLL0USB UART_SRC_PLL0USB29,1074
#define UART_SRC_PLL0AUDIO UART_SRC_PLL0AUDIO30,1112
#define UART_SRC_PLL1 UART_SRC_PLL131,1150
#define UART_SRC_IDIVA UART_SRC_IDIVA32,1188
#define UART_SRC_IDIVB UART_SRC_IDIVB33,1226
#define UART_SRC_IDIVC UART_SRC_IDIVC34,1264
#define UART_SRC_IDIVD UART_SRC_IDIVD35,1302
#define UART_SRC_IDIVE UART_SRC_IDIVE36,1340
#define UART_CGU_AUTOBLOCK_CLOCK_BIT UART_CGU_AUTOBLOCK_CLOCK_BIT38,1379
#define UART_CGU_BASE_CLK_SEL_SHIFT UART_CGU_BASE_CLK_SEL_SHIFT40,1461
uint32_t dummy_read;dummy_read42,1506
void uart_init(uart_num_t uart_num, uart_databit_t data_nb_bits,uart_init47,1555
uart_rx_data_ready_t uart_rx_data_ready(uart_num_t uart_num)uart_rx_data_ready153,4527
uint8_t uart_read(uart_num_t uart_num)uart_read182,5143
uint8_t uart_read_timeout(uart_num_t uart_num, uint32_t rx_timeout_nb_cycles,uart_read_timeout200,5510
void uart_write(uart_num_t uart_num, uint8_t data)uart_write232,6198

../../../../libopencm3/lib/lpc43xx/m4/gpio.d,0

../../../../libopencm3/lib/lpc43xx/m4/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS70,4009

../../../../libopencm3/lib/lpc43xx/m4/uart.d,0

../../../../libopencm3/lib/lpc43xx/m4/Makefile,393
LIBNAME		= libopencm3_lpc43xxLIBNAME23,963
SRCLIBDIR	?= ../..SRCLIBDIR24,993
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS26,1013
CC		= $(PREFIX)gccCC27,1060
AR		= $(PREFIX)arAR28,1079
TGT_CFLAGS	= -O2 \TGT_CFLAGS29,1097
ARFLAGS		= rcsARFLAGS40,1495
OBJ_LPC43XX     = gpio.o scu.o i2c.o ssp.o uart.o timer.oOBJ_LPC43XX43,1546
OBJS		= $(OBJ_LPC43XX) ipc.oOBJS46,1661

../../../../libopencm3/lib/lpc43xx/m4/i2c.d,0

../../../../libopencm3/lib/lpc43xx/m4/scb.d,0

../../../../libopencm3/lib/lpc43xx/m4/assert.d,0

../../../../libopencm3/lib/lpc43xx/m4/ipc.d,0

../../../../libopencm3/lib/lpc43xx/m4/ssp.d,0

../../../../libopencm3/lib/lpc43xx/m4/systick.d,0

../../../../libopencm3/lib/lpc43xx/m4/dwt.d,0

../../../../libopencm3/lib/lpc43xx/m4/sync.d,0

../../../../libopencm3/lib/lpc43xx/m4/vector.d,0

../../../../libopencm3/lib/lpc43xx/m4/timer.d,0

../../../../libopencm3/lib/lpc43xx/m4/vector_chipset.c,87
#define CREG_M4MEMMAP CREG_M4MEMMAP25,934
static void pre_main(void)pre_main27,989

../../../../libopencm3/lib/lpc43xx/m4/scu.d,0

../../../../libopencm3/lib/lpc43xx/m4/nvic.d,0

../../../../libopencm3/lib/lpc43xx/scu.c,79
void scu_pinmux(scu_grp_pin_t group_pin, uint32_t scu_conf)scu_pinmux40,1185

../../../../libopencm3/lib/lpc43xx/timer.c,770
void timer_reset(uint32_t timer_peripheral)timer_reset25,965
void timer_enable_counter(uint32_t timer_peripheral)timer_enable_counter31,1111
void timer_disable_counter(uint32_t timer_peripheral)timer_disable_counter36,1216
void timer_set_counter(uint32_t timer_peripheral, uint32_t count)timer_set_counter41,1323
uint32_t timer_get_counter(uint32_t timer_peripheral)timer_get_counter46,1431
uint32_t timer_get_prescaler(uint32_t timer_peripheral)timer_get_prescaler51,1526
void timer_set_prescaler(uint32_t timer_peripheral, uint32_t prescaler)timer_set_prescaler56,1623
void timer_set_mode(uint32_t timer_peripheral, uint32_t mode)timer_set_mode61,1741
void timer_set_count_input(uint32_t timer_peripheral, uint32_t input)timer_set_count_input67,1904

../../../../libopencm3/lib/lpc43xx/i2c.c,253
void i2c0_init(const uint16_t duty_cycle_count)i2c0_init44,1225
void i2c0_tx_start(void)i2c0_tx_start61,1612
void i2c0_tx_byte(uint8_t byte)i2c0_tx_byte70,1802
uint8_t i2c0_rx_byte(void)i2c0_rx_byte81,2026
void i2c0_stop(void)i2c0_stop92,2245

../../../../libopencm3/lib/lpc43xx/ssp.c,271
void ssp_disable(ssp_num_t ssp_num)ssp_disable39,1112
void ssp_init(ssp_num_t ssp_num,ssp_init55,1324
static void ssp_wait_until_not_busy(ssp_num_t ssp_num)ssp_wait_until_not_busy92,2197
uint16_t ssp_transfer(ssp_num_t ssp_num, uint16_t data)ssp_transfer106,2462

../../../../libopencm3/lib/stm32/f4/dma2d_common_f47.d,0

../../../../libopencm3/lib/stm32/f4/adc_common_v1_multi.d,0

../../../../libopencm3/lib/stm32/f4/usb_dwc_common.d,0

../../../../libopencm3/lib/stm32/f4/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/f4/vector_nvic.c,44
#define IRQ_HANDLERS IRQ_HANDLERS114,7357

../../../../libopencm3/lib/stm32/f4/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/f4/flash_common_f24.d,0

../../../../libopencm3/lib/stm32/f4/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/f4/dcmi_common_f47.d,0

../../../../libopencm3/lib/stm32/f4/flash_common_f.d,0

../../../../libopencm3/lib/stm32/f4/i2c_common_v1.d,0

../../../../libopencm3/lib/stm32/f4/adc_common_f47.d,0

../../../../libopencm3/lib/stm32/f4/flash.d,0

../../../../libopencm3/lib/stm32/f4/Makefile,269
LIBNAME		= libopencm3_stm32f4LIBNAME21,846
SRCLIBDIR	?= ../..SRCLIBDIR22,876
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS24,896
CC		= $(PREFIX)gccCC25,943
AR		= $(PREFIX)arAR26,962
TGT_CFLAGS	= -Os \TGT_CFLAGS27,980
ARFLAGS		= rcsARFLAGS38,1381

../../../../libopencm3/lib/stm32/f4/scb.d,0

../../../../libopencm3/lib/stm32/f4/exti_common_all.d,0

../../../../libopencm3/lib/stm32/f4/dac_common_all.d,0

../../../../libopencm3/lib/stm32/f4/usb_msc.d,0

../../../../libopencm3/lib/stm32/f4/flash_common_all.d,0

../../../../libopencm3/lib/stm32/f4/assert.d,0

../../../../libopencm3/lib/stm32/f4/flash_common_idcache.d,0

../../../../libopencm3/lib/stm32/f4/rtc_common_l1f024.d,0

../../../../libopencm3/lib/stm32/f4/rtc.c,312
void rtc_enable_wakeup_timer(void)rtc_enable_wakeup_timer42,1239
void rtc_disable_wakeup_timer(void)rtc_disable_wakeup_timer53,1575
void rtc_enable_wakeup_timer_interrupt(void)rtc_enable_wakeup_timer_interrupt64,1879
void rtc_disable_wakeup_timer_interrupt(void)rtc_disable_wakeup_timer_interrupt88,2684

../../../../libopencm3/lib/stm32/f4/ltdc_common_f47.d,0

../../../../libopencm3/lib/stm32/f4/timer_common_f0234.d,0

../../../../libopencm3/lib/stm32/f4/spi_common_v1.d,0

../../../../libopencm3/lib/stm32/f4/usb_standard.d,0

../../../../libopencm3/lib/stm32/f4/lptimer_common_all.d,0

../../../../libopencm3/lib/stm32/f4/spi_common_all.d,0

../../../../libopencm3/lib/stm32/f4/phy.d,0

../../../../libopencm3/lib/stm32/f4/usb.d,0

../../../../libopencm3/lib/stm32/f4/crypto.d,0

../../../../libopencm3/lib/stm32/f4/desig_common_all.d,0

../../../../libopencm3/lib/stm32/f4/mac_stm32fxx7.d,0

../../../../libopencm3/lib/stm32/f4/systick.d,0

../../../../libopencm3/lib/stm32/f4/rng.c,0

../../../../libopencm3/lib/stm32/f4/timer_common_f24.d,0

../../../../libopencm3/lib/stm32/f4/usart_common_f124.d,0

../../../../libopencm3/lib/stm32/f4/crypto_common_f24.d,0

../../../../libopencm3/lib/stm32/f4/rcc.c,3006
uint32_t rcc_ahb_frequency = 16000000;rcc_ahb_frequency48,1608
uint32_t rcc_apb1_frequency = 16000000;rcc_apb1_frequency49,1647
uint32_t rcc_apb2_frequency = 16000000;rcc_apb2_frequency50,1687
const struct rcc_clock_scale rcc_hsi_configs[RCC_CLOCK_3V3_END] = {rcc_hsi_configs52,1728
const struct rcc_clock_scale rcc_hse_8mhz_3v3[RCC_CLOCK_3V3_END] = {rcc_hse_8mhz_3v3122,3491
const struct rcc_clock_scale rcc_hse_12mhz_3v3[RCC_CLOCK_3V3_END] = {rcc_hse_12mhz_3v3192,5252
const struct rcc_clock_scale rcc_hse_16mhz_3v3[RCC_CLOCK_3V3_END] = {rcc_hse_16mhz_3v3262,7017
const struct rcc_clock_scale rcc_hse_25mhz_3v3[RCC_CLOCK_3V3_END] = {rcc_hse_25mhz_3v3332,8782
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear402,10549
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable429,11010
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable456,11479
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag483,11956
void rcc_css_int_clear(void)rcc_css_int_clear504,12468
int rcc_css_int_flag(void)rcc_css_int_flag509,12528
bool rcc_is_osc_ready(enum rcc_osc osc)rcc_is_osc_ready514,12601
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready535,13034
void rcc_wait_for_sysclk_status(enum rcc_osc osc)rcc_wait_for_sysclk_status540,13118
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on561,13580
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off588,14006
void rcc_css_enable(void)rcc_css_enable615,14440
void rcc_css_disable(void)rcc_css_disable620,14496
void rcc_plli2s_config(uint16_t n, uint8_t r)rcc_plli2s_config630,14715
void rcc_pllsai_config(uint16_t n, uint16_t p, uint16_t q, uint16_t r)rcc_pllsai_config646,15242
void rcc_pllsai_postscalers(uint8_t q, uint8_t r)rcc_pllsai_postscalers663,15833
void rcc_set_sysclk_source(uint32_t clk)rcc_set_sysclk_source673,16163
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source682,16307
void rcc_set_ppre2(uint32_t ppre2)rcc_set_ppre2691,16456
void rcc_set_ppre1(uint32_t ppre1)rcc_set_ppre1700,16618
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre709,16780
void rcc_set_rtcpre(uint32_t rtcpre)rcc_set_rtcpre718,16946
void rcc_set_main_pll_hsi(uint32_t pllm, uint32_t plln, uint32_t pllp,rcc_set_main_pll_hsi736,17543
void rcc_set_main_pll_hse(uint32_t pllm, uint32_t plln, uint32_t pllp,rcc_set_main_pll_hse760,18510
uint32_t rcc_system_clock_source(void)rcc_system_clock_source775,19086
void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)rcc_clock_setup_pll789,19432
void rcc_clock_setup_hse_3v3(const struct rcc_clock_scale *clock)rcc_clock_setup_hse_3v3869,21621
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq878,21947
uint32_t rcc_get_timer_clk_freq(uint32_t timer)rcc_get_timer_clk_freq892,22393
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c __attribute__((unused)))rcc_get_i2c_clk_freq910,23107
uint32_t rcc_get_spi_clk_freq(uint32_t spi) {rcc_get_spi_clk_freq919,23459

../../../../libopencm3/lib/stm32/f4/dsi_common_f47.d,0

../../../../libopencm3/lib/stm32/f4/hash_common_f24.d,0

../../../../libopencm3/lib/stm32/f4/usb_control.d,0

../../../../libopencm3/lib/stm32/f4/spi_common_v1_frf.d,0

../../../../libopencm3/lib/stm32/f4/usb_f107.d,0

../../../../libopencm3/lib/stm32/f4/usb_cdc.d,0

../../../../libopencm3/lib/stm32/f4/dwt.d,0

../../../../libopencm3/lib/stm32/f4/i2c.c,0

../../../../libopencm3/lib/stm32/f4/rng_common_v1.d,0

../../../../libopencm3/lib/stm32/f4/usb_f207.d,0

../../../../libopencm3/lib/stm32/f4/sync.d,0

../../../../libopencm3/lib/stm32/f4/fmc_common_f47.d,0

../../../../libopencm3/lib/stm32/f4/pwr.d,0

../../../../libopencm3/lib/stm32/f4/usb_hid.d,0

../../../../libopencm3/lib/stm32/f4/crypto.c,158
void crypto_set_mac_algorithm(enum crypto_mode_mac mode)crypto_set_mac_algorithm39,1110
void crypto_context_swap(uint32_t *buf)crypto_context_swap49,1320

../../../../libopencm3/lib/stm32/f4/pwr.c,75
void pwr_set_vos_scale(enum pwr_vos_scale scale)pwr_set_vos_scale41,1271

../../../../libopencm3/lib/stm32/f4/crc_common_all.d,0

../../../../libopencm3/lib/stm32/f4/vector.d,0

../../../../libopencm3/lib/stm32/f4/rcc.d,0

../../../../libopencm3/lib/stm32/f4/dac_common_v1.d,0

../../../../libopencm3/lib/stm32/f4/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/f4/phy_ksz80x1.d,0

../../../../libopencm3/lib/stm32/f4/adc_common_v1.d,0

../../../../libopencm3/lib/stm32/f4/can.d,0

../../../../libopencm3/lib/stm32/f4/usb_audio.d,0

../../../../libopencm3/lib/stm32/f4/usart_common_all.d,0

../../../../libopencm3/lib/stm32/f4/desig_common_v1.d,0

../../../../libopencm3/lib/stm32/f4/vector_chipset.c,43
static void pre_main(void)pre_main23,881

../../../../libopencm3/lib/stm32/f4/pwr_common_v1.d,0

../../../../libopencm3/lib/stm32/f4/usb_midi.d,0

../../../../libopencm3/lib/stm32/f4/nvic.d,0

../../../../libopencm3/lib/stm32/f4/flash.c,215
void flash_wait_for_last_operation(void)flash_wait_for_last_operation52,1693
void flash_clear_pgserr_flag(void)flash_clear_pgserr_flag63,2002
void flash_clear_status_flags(void)flash_clear_status_flags73,2250

../../../../libopencm3/lib/stm32/f4/rtc.d,0

../../../../libopencm3/lib/stm32/f4/dma_common_f24.d,0

../../../../libopencm3/lib/stm32/f4/quadspi_common_v1.d,0

../../../../libopencm3/lib/stm32/f4/mac.d,0

../../../../libopencm3/lib/stm32/f4/timer_common_all.d,0

../../../../libopencm3/lib/stm32/l1/adc_common_v1_multi.d,0

../../../../libopencm3/lib/stm32/l1/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/l1/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS80,4777

../../../../libopencm3/lib/stm32/l1/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/l1/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/l1/i2c_common_v1.d,0

../../../../libopencm3/lib/stm32/l1/flash.d,0

../../../../libopencm3/lib/stm32/l1/desig.c,135
uint16_t desig_get_flash_size(void)desig_get_flash_size24,894
void desig_get_unique_id(uint32_t *result)desig_get_unique_id45,1372

../../../../libopencm3/lib/stm32/l1/Makefile,206
LIBNAME		= libopencm3_stm32l1LIBNAME20,783
SRCLIBDIR	?= ../..SRCLIBDIR21,813
CC		= $(PREFIX)gccCC23,833
AR		= $(PREFIX)arAR24,852
TGT_CFLAGS	= -Os \TGT_CFLAGS25,870
ARFLAGS		= rcsARFLAGS35,1265

../../../../libopencm3/lib/stm32/l1/scb.d,0

../../../../libopencm3/lib/stm32/l1/exti_common_all.d,0

../../../../libopencm3/lib/stm32/l1/dac_common_all.d,0

../../../../libopencm3/lib/stm32/l1/usb_msc.d,0

../../../../libopencm3/lib/stm32/l1/flash_common_all.d,0

../../../../libopencm3/lib/stm32/l1/lcd.c,1010
void lcd_enable(void)lcd_enable23,872
void lcd_update(void)lcd_update28,924
void lcd_wait_for_lcd_enabled(void)lcd_wait_for_lcd_enabled33,974
void lcd_wait_for_step_up_ready(void)lcd_wait_for_step_up_ready38,1052
void lcd_wait_for_update_ready(void)lcd_wait_for_update_ready43,1132
int lcd_is_enabled(void)lcd_is_enabled48,1211
int lcd_is_step_up_ready(void)lcd_is_step_up_ready53,1279
int lcd_is_for_update_ready(void)lcd_is_for_update_ready58,1353
void lcd_set_contrast(uint8_t contrast)lcd_set_contrast63,1430
void lcd_set_bias(uint8_t bias)lcd_set_bias69,1569
void lcd_set_duty(uint8_t duty)lcd_set_duty75,1697
void lcd_set_prescaler(uint8_t ps)lcd_set_prescaler81,1825
void lcd_set_divider(uint8_t div)lcd_set_divider87,1953
void lcd_enable_segment_multiplexing(void)lcd_enable_segment_multiplexing93,2084
void lcd_disable_segment_multiplexing(void)lcd_disable_segment_multiplexing98,2159
void lcd_set_refresh_frequency(uint32_t frequency)lcd_set_refresh_frequency103,2236

../../../../libopencm3/lib/stm32/l1/assert.d,0

../../../../libopencm3/lib/stm32/l1/rtc_common_l1f024.d,0

../../../../libopencm3/lib/stm32/l1/spi_common_v1.d,0

../../../../libopencm3/lib/stm32/l1/st_usbfs_v1.d,0

../../../../libopencm3/lib/stm32/l1/usb_standard.d,0

../../../../libopencm3/lib/stm32/l1/lcd.d,0

../../../../libopencm3/lib/stm32/l1/spi_common_all.d,0

../../../../libopencm3/lib/stm32/l1/dma_common_l1f013.d,0

../../../../libopencm3/lib/stm32/l1/usb.d,0

../../../../libopencm3/lib/stm32/l1/flash_common_l01.d,0

../../../../libopencm3/lib/stm32/l1/desig_common_all.d,0

../../../../libopencm3/lib/stm32/l1/pwr_common_v2.d,0

../../../../libopencm3/lib/stm32/l1/systick.d,0

../../../../libopencm3/lib/stm32/l1/usart_common_f124.d,0

../../../../libopencm3/lib/stm32/l1/timer.c,91
void timer_set_option(uint32_t timer_peripheral, uint32_t option)timer_set_option44,1413

../../../../libopencm3/lib/stm32/l1/rcc.c,2467
uint32_t rcc_ahb_frequency = 2097000;rcc_ahb_frequency48,1733
uint32_t rcc_apb1_frequency = 2097000;rcc_apb1_frequency49,1771
uint32_t rcc_apb2_frequency = 2097000;rcc_apb2_frequency50,1810
const struct rcc_clock_scale rcc_clock_config[RCC_CLOCK_CONFIG_END] = {rcc_clock_config52,1850
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear123,3827
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable147,4222
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable171,4624
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag195,5033
void rcc_css_int_clear(void)rcc_css_int_clear222,5558
int rcc_css_int_flag(void)rcc_css_int_flag227,5618
bool rcc_is_osc_ready(enum rcc_osc osc)rcc_is_osc_ready232,5691
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready251,6062
void rcc_wait_for_sysclk_status(enum rcc_osc osc)rcc_wait_for_sysclk_status256,6146
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on281,6773
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off305,7135
void rcc_css_enable(void)rcc_css_enable329,7504
void rcc_css_disable(void)rcc_css_disable334,7560
void rcc_set_msi_range(uint32_t range)rcc_set_msi_range343,7719
void rcc_set_sysclk_source(uint32_t clk)rcc_set_sysclk_source351,7917
void rcc_set_pll_configuration(uint32_t source, uint32_t multiplier,rcc_set_pll_configuration360,8100
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source375,8521
void rcc_set_ppre2(uint32_t ppre2)rcc_set_ppre2384,8664
void rcc_set_ppre1(uint32_t ppre1)rcc_set_ppre1393,8854
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre402,9044
void rcc_set_rtcpre(uint32_t rtcpre)rcc_set_rtcpre411,9228
uint32_t rcc_system_clock_source(void)rcc_system_clock_source420,9414
void rcc_rtc_select_clock(uint32_t clock)rcc_rtc_select_clock426,9554
void rcc_clock_setup_msi(const struct rcc_clock_scale *clock)rcc_clock_setup_msi432,9706
void rcc_clock_setup_hsi(const struct rcc_clock_scale *clock)rcc_clock_setup_hsi473,10949
void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)rcc_clock_setup_pll512,12081
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq563,13618
uint32_t rcc_get_timer_clk_freq(uint32_t timer)rcc_get_timer_clk_freq576,13995
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c __attribute__((unused)))rcc_get_i2c_clk_freq594,14743
uint32_t rcc_get_spi_clk_freq(uint32_t spi) {rcc_get_spi_clk_freq603,15096

../../../../libopencm3/lib/stm32/l1/adc.c,211
void adc_set_sample_time(uint32_t adc, uint8_t channel, uint8_t time)adc_set_sample_time42,1463
void adc_set_sample_time_on_all_channels(uint32_t adc, uint8_t time)adc_set_sample_time_on_all_channels74,2388

../../../../libopencm3/lib/stm32/l1/usb_control.d,0

../../../../libopencm3/lib/stm32/l1/spi_common_v1_frf.d,0

../../../../libopencm3/lib/stm32/l1/usb_cdc.d,0

../../../../libopencm3/lib/stm32/l1/dwt.d,0

../../../../libopencm3/lib/stm32/l1/i2c.c,0

../../../../libopencm3/lib/stm32/l1/sync.d,0

../../../../libopencm3/lib/stm32/l1/usb_hid.d,0

../../../../libopencm3/lib/stm32/l1/crc_common_all.d,0

../../../../libopencm3/lib/stm32/l1/vector.d,0

../../../../libopencm3/lib/stm32/l1/timer.d,0

../../../../libopencm3/lib/stm32/l1/rcc.d,0

../../../../libopencm3/lib/stm32/l1/dac_common_v1.d,0

../../../../libopencm3/lib/stm32/l1/st_usbfs_core.d,0

../../../../libopencm3/lib/stm32/l1/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/l1/adc_common_v1.d,0

../../../../libopencm3/lib/stm32/l1/usb_audio.d,0

../../../../libopencm3/lib/stm32/l1/usart_common_all.d,0

../../../../libopencm3/lib/stm32/l1/pwr_common_v1.d,0

../../../../libopencm3/lib/stm32/l1/adc.d,0

../../../../libopencm3/lib/stm32/l1/usb_midi.d,0

../../../../libopencm3/lib/stm32/l1/desig.d,0

../../../../libopencm3/lib/stm32/l1/nvic.d,0

../../../../libopencm3/lib/stm32/l1/flash.c,116
void flash_64bit_enable(void)flash_64bit_enable57,1832
void flash_64bit_disable(void)flash_64bit_disable69,2146

../../../../libopencm3/lib/stm32/l1/timer_common_all.d,0

../../../../libopencm3/lib/stm32/h7/vector_nvic.c,45
#define IRQ_HANDLERS IRQ_HANDLERS173,11655

../../../../libopencm3/lib/stm32/h7/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/h7/flash_common_f24.d,0

../../../../libopencm3/lib/stm32/h7/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/h7/flash_common_f.d,0

../../../../libopencm3/lib/stm32/h7/Makefile,266
LIBNAME		= libopencm3_stm32h7LIBNAME18,725
SRCLIBDIR	?= ../..SRCLIBDIR19,755
CC		= $(PREFIX)gccCC21,775
AR		= $(PREFIX)arAR22,794
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv5-d16FP_FLAGS25,853
TGT_CFLAGS	= -Os \TGT_CFLAGS27,898
ARFLAGS		= rcsARFLAGS38,1278

../../../../libopencm3/lib/stm32/h7/scb.d,0

../../../../libopencm3/lib/stm32/h7/exti_common_all.d,0

../../../../libopencm3/lib/stm32/h7/usart_common_v2.d,0

../../../../libopencm3/lib/stm32/h7/dac_common_all.d,0

../../../../libopencm3/lib/stm32/h7/flash_common_all.d,0

../../../../libopencm3/lib/stm32/h7/assert.d,0

../../../../libopencm3/lib/stm32/h7/spi_common_all.d,0

../../../../libopencm3/lib/stm32/h7/fdcan.c,1372
#define FDCAN_LSS_COUNT(FDCAN_LSS_COUNT50,2059
#define FDCAN_LSE_COUNT(FDCAN_LSE_COUNT53,2172
unsigned fdcan_get_fifo_element_size(uint32_t canport, unsigned fifo_id)fdcan_get_fifo_element_size72,2913
unsigned fdcan_get_txbuf_element_size(uint32_t canport)fdcan_get_txbuf_element_size94,3757
void fdcan_init_std_filter_ram(uint32_t canport, uint32_t flssa, uint8_t lss)fdcan_init_std_filter_ram111,4603
void fdcan_init_ext_filter_ram(uint32_t canport, uint32_t flesa, uint8_t lse)fdcan_init_ext_filter_ram127,5369
void fdcan_init_fifo_ram(uint32_t canport, unsigned fifo_id, uint32_t fxsa, uint8_t fxs)fdcan_init_fifo_ram143,6048
void fdcan_init_tx_event_ram(uint32_t canport, uint32_t tesa, uint8_t tes)fdcan_init_tx_event_ram163,6884
void fdcan_init_tx_buffer_ram(uint32_t canport, uint32_t tbsa, uint8_t tbs)fdcan_init_tx_buffer_ram183,7689
int fdcan_set_rx_element_size(uint32_t canport, uint8_t rxbuf, uint8_t rxfifo0, uint8_t rxfifo1)fdcan_set_rx_element_size209,8937
int fdcan_set_tx_element_size(uint32_t canport, uint8_t txbuf)fdcan_set_tx_element_size261,10678
void fdcan_init_filter(uint32_t canport, uint8_t std_filt, uint8_t ext_filt)fdcan_init_filter300,12223
int fdcan_start(uint32_t canport, uint32_t timeout)fdcan_start359,14025
void fdcan_set_fifo_locked_mode(uint32_t canport, bool locked)fdcan_set_fifo_locked_mode460,18085

../../../../libopencm3/lib/stm32/h7/fdcan.d,0

../../../../libopencm3/lib/stm32/h7/systick.d,0

../../../../libopencm3/lib/stm32/h7/rcc.c,2696
#define HZ_PER_MHZ	HZ_PER_MHZ15,418
#define HZ_PER_KHZ	HZ_PER_KHZ16,450
static struct {__anon053d1371010819,572
	uint16_t sysclk_mhz;sysclk_mhz20,588
	uint16_t cpu_mhz;cpu_mhz21,610
	uint16_t hclk_mhz;hclk_mhz22,629
	struct {__anon053d1371020823,649
		uint16_t pclk1_mhz;		/* APB1 clock. */pclk1_mhz24,659
		uint16_t pclk2_mhz;		/* APB2 clock. */pclk2_mhz25,700
		uint16_t pclk3_mhz;		/* APB3 clock. */pclk3_mhz26,741
		uint16_t pclk4_mhz;		/* APB4 clock. */pclk4_mhz27,782
	} per;per28,823
	struct pll_clocks {			/* Each PLL output set of data. */pll_clocks29,831
		uint16_t p_mhz;p_mhz30,889
		uint16_t q_mhz;q_mhz31,907
		uint16_t r_mhz;r_mhz32,925
	} pll1, pll2, pll3;pll133,943
	} pll1, pll2, pll3;pll233,943
	} pll1, pll2, pll3;pll333,943
	uint16_t hse_khz;			/* This can't exceed 50MHz */hse_khz34,964
} rcc_clock_tree = {rcc_clock_tree35,1015
static void rcc_configure_pll(uint32_t clkin, const struct pll_config *config, int pll_num) {rcc_configure_pll45,1410
static void rcc_set_and_enable_plls(const struct rcc_pll_config *config) {rcc_set_and_enable_plls107,3756
static uint16_t rcc_prediv_log_skip32_div(uint16_t clk_mhz, uint32_t div_val) {rcc_prediv_log_skip32_div126,4567
static uint16_t rcc_prediv_3bit_log_div(uint16_t clk_mhz, uint32_t div_val) {rcc_prediv_3bit_log_div138,4926
static void rcc_clock_setup_domain1(const struct rcc_pll_config *config) {rcc_clock_setup_domain1146,5095
static void rcc_clock_setup_domain2(const struct rcc_pll_config *config) {rcc_clock_setup_domain2160,5679
static void rcc_clock_setup_domain3(const struct rcc_pll_config *config) {rcc_clock_setup_domain3172,6133
void rcc_clock_setup_pll(const struct rcc_pll_config *config) {rcc_clock_setup_pll181,6449
uint32_t rcc_get_bus_clk_freq(enum rcc_clock_source source) {rcc_get_bus_clk_freq234,8439
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq268,9449
uint32_t rcc_get_timer_clk_freq(uint32_t timer __attribute__((unused)))rcc_get_timer_clk_freq297,10369
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c)rcc_get_i2c_clk_freq309,10801
uint32_t rcc_get_spi_clk_freq(uint32_t spi)rcc_get_spi_clk_freq320,11129
uint32_t rcc_get_fdcan_clk_freq(uint32_t fdcan __attribute__((unused)))rcc_get_fdcan_clk_freq355,12389
void rcc_set_peripheral_clk_sel(uint32_t periph, uint32_t sel) {rcc_set_peripheral_clk_sel370,12883
void rcc_set_fdcan_clksel(uint8_t clksel) {rcc_set_fdcan_clksel427,14413
void rcc_set_rng_clksel(uint8_t clksel) {rcc_set_rng_clksel432,14595
void rcc_set_spi123_clksel(uint8_t clksel) {rcc_set_spi123_clksel437,14769
void rcc_set_spi45_clksel(uint8_t clksel) {rcc_set_spi45_clksel442,14955

../../../../libopencm3/lib/stm32/h7/fdcan_common.d,0

../../../../libopencm3/lib/stm32/h7/dwt.d,0

../../../../libopencm3/lib/stm32/h7/rng_common_v1.d,0

../../../../libopencm3/lib/stm32/h7/sync.d,0

../../../../libopencm3/lib/stm32/h7/usart_common_fifos.d,0

../../../../libopencm3/lib/stm32/h7/fmc_common_f47.d,0

../../../../libopencm3/lib/stm32/h7/pwr.d,0

../../../../libopencm3/lib/stm32/h7/pwr.c,782
#define DBGMCU_IDCODE_DEV_ID_STM32H74X_5X	DBGMCU_IDCODE_DEV_ID_STM32H74X_5X40,1446
#define DBGMCU_IDCODE_DEV_ID_STM32H7A3_B3_B0	DBGMCU_IDCODE_DEV_ID_STM32H7A3_B3_B041,1496
void pwr_set_mode_ldo(void) {pwr_set_mode_ldo43,1549
void pwr_set_mode_scu_ldo(void) {pwr_set_mode_scu_ldo49,1793
void pwr_set_mode_smps_ldo(bool supply_external, uint32_t smps_level, bool use_ldo) {pwr_set_mode_smps_ldo54,1975
void pwr_set_mode_bypass(void) {pwr_set_mode_bypass72,2610
void pwr_set_mode_scu_bypass(void) {pwr_set_mode_scu_bypass77,2775
void pwr_set_mode(enum pwr_sys_mode mode, uint8_t smps_level) {pwr_set_mode83,2962
void pwr_set_svos_scale(enum pwr_svos_scale scale)pwr_set_svos_scale110,3676
void pwr_set_vos_scale(enum pwr_vos_scale scale) {pwr_set_vos_scale117,3873

../../../../libopencm3/lib/stm32/h7/vector.d,0

../../../../libopencm3/lib/stm32/h7/spi_common_v2.d,0

../../../../libopencm3/lib/stm32/h7/rcc.d,0

../../../../libopencm3/lib/stm32/h7/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/h7/usart_common_all.d,0

../../../../libopencm3/lib/stm32/h7/vector_chipset.c,43
static void pre_main(void)pre_main23,881

../../../../libopencm3/lib/stm32/h7/dac_common_v2.d,0

../../../../libopencm3/lib/stm32/h7/nvic.d,0

../../../../libopencm3/lib/stm32/h7/quadspi_common_v1.d,0

../../../../libopencm3/lib/stm32/h7/timer_common_all.d,0

../../../../libopencm3/lib/stm32/f1/gpio.d,0

../../../../libopencm3/lib/stm32/f1/usb_dwc_common.d,0

../../../../libopencm3/lib/stm32/f1/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/f1/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS91,5636

../../../../libopencm3/lib/stm32/f1/gpio.c,349
void gpio_set_mode(uint32_t gpioport, uint8_t mode, uint8_t cnf, uint16_t gpios)gpio_set_mode93,3356
void gpio_set_eventout(uint8_t evoutport, uint8_t evoutpin)gpio_set_eventout139,4719
void gpio_primary_remap(uint32_t swjdisable, uint32_t maps)gpio_primary_remap167,6055
void gpio_secondary_remap(uint32_t maps)gpio_secondary_remap192,7078

../../../../libopencm3/lib/stm32/f1/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/f1/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/f1/flash_common_f.d,0

../../../../libopencm3/lib/stm32/f1/i2c_common_v1.d,0

../../../../libopencm3/lib/stm32/f1/flash.d,0

../../../../libopencm3/lib/stm32/f1/Makefile,206
LIBNAME		= libopencm3_stm32f1LIBNAME20,783
SRCLIBDIR	?= ../..SRCLIBDIR21,813
CC		= $(PREFIX)gccCC23,833
AR		= $(PREFIX)arAR24,852
TGT_CFLAGS	= -Os \TGT_CFLAGS25,870
ARFLAGS		= rcsARFLAGS35,1265

../../../../libopencm3/lib/stm32/f1/scb.d,0

../../../../libopencm3/lib/stm32/f1/exti_common_all.d,0

../../../../libopencm3/lib/stm32/f1/dac_common_all.d,0

../../../../libopencm3/lib/stm32/f1/usb_msc.d,0

../../../../libopencm3/lib/stm32/f1/flash_common_all.d,0

../../../../libopencm3/lib/stm32/f1/assert.d,0

../../../../libopencm3/lib/stm32/f1/rtc.c,1187
void rtc_awake_from_off(enum rcc_osc clock_source)rtc_awake_from_off85,3168
void rtc_enter_config_mode(void)rtc_enter_config_mode128,4201
void rtc_exit_config_mode(void)rtc_exit_config_mode145,4601
void rtc_set_alarm_time(uint32_t alarm_time)rtc_set_alarm_time162,5034
void rtc_enable_alarm(void)rtc_enable_alarm175,5337
void rtc_disable_alarm(void)rtc_disable_alarm187,5567
void rtc_set_prescale_val(uint32_t prescale_val)rtc_set_prescale_val200,5863
uint32_t rtc_get_counter_val(void)rtc_get_counter_val214,6265
uint32_t rtc_get_prescale_div_val(void)rtc_get_prescale_div_val225,6517
uint32_t rtc_get_alarm_val(void)rtc_get_alarm_val236,6765
void rtc_set_counter_val(uint32_t counter_val)rtc_set_counter_val247,7016
void rtc_interrupt_enable(rtcflag_t flag_val)rtc_interrupt_enable261,7414
void rtc_interrupt_disable(rtcflag_t flag_val)rtc_interrupt_disable287,7909
void rtc_clear_flag(rtcflag_t flag_val)rtc_clear_flag313,8416
uint32_t rtc_check_flag(rtcflag_t flag_val)rtc_check_flag338,8954
void rtc_awake_from_standby(void)rtc_awake_from_standby368,9549
void rtc_auto_awake(enum rcc_osc clock_source, uint32_t prescale_val)rtc_auto_awake400,10583

../../../../libopencm3/lib/stm32/f1/spi_common_v1.d,0

../../../../libopencm3/lib/stm32/f1/st_usbfs_v1.d,0

../../../../libopencm3/lib/stm32/f1/usb_standard.d,0

../../../../libopencm3/lib/stm32/f1/spi_common_all.d,0

../../../../libopencm3/lib/stm32/f1/phy.d,0

../../../../libopencm3/lib/stm32/f1/dma_common_l1f013.d,0

../../../../libopencm3/lib/stm32/f1/usb.d,0

../../../../libopencm3/lib/stm32/f1/desig_common_all.d,0

../../../../libopencm3/lib/stm32/f1/flash_common_f01.d,0

../../../../libopencm3/lib/stm32/f1/mac_stm32fxx7.d,0

../../../../libopencm3/lib/stm32/f1/systick.d,0

../../../../libopencm3/lib/stm32/f1/usart_common_f124.d,0

../../../../libopencm3/lib/stm32/f1/timer.c,103
void timer_ic_set_polarity(uint32_t timer_peripheral, enum tim_ic_id ic,timer_ic_set_polarity43,1363

../../../../libopencm3/lib/stm32/f1/rcc.c,3670
uint32_t rcc_apb1_frequency = 8000000;rcc_apb1_frequency57,1980
uint32_t rcc_apb2_frequency = 8000000;rcc_apb2_frequency58,2019
uint32_t rcc_ahb_frequency = 8000000;rcc_ahb_frequency59,2058
const struct rcc_clock_scale rcc_hse_configs[RCC_CLOCK_HSE_END] = {rcc_hse_configs61,2097
const struct rcc_clock_scale rcc_hsi_configs[RCC_CLOCK_HSI_END] = {rcc_hsi_configs138,4352
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear193,5943
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable226,6559
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable259,7188
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag293,7869
void rcc_css_int_clear(void)rcc_css_int_clear327,8600
int rcc_css_int_flag(void)rcc_css_int_flag338,8848
bool rcc_is_osc_ready(enum rcc_osc osc)rcc_is_osc_ready343,8921
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready364,9346
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on384,10055
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off425,10992
void rcc_css_enable(void)rcc_css_enable457,11552
void rcc_css_disable(void)rcc_css_disable467,11743
void rcc_set_sysclk_source(uint32_t clk)rcc_set_sysclk_source478,12010
void rcc_set_pll_multiplication_factor(uint32_t mul)rcc_set_pll_multiplication_factor492,12391
void rcc_set_pll2_multiplication_factor(uint32_t mul)rcc_set_pll2_multiplication_factor506,12793
void rcc_set_pll3_multiplication_factor(uint32_t mul)rcc_set_pll3_multiplication_factor520,13202
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source534,13595
void rcc_set_pllxtpre(uint32_t pllxtpre)rcc_set_pllxtpre548,13991
uint32_t rcc_rtc_clock_enabled_flag(void)rcc_rtc_clock_enabled_flag560,14283
void rcc_enable_rtc_clock(void)rcc_enable_rtc_clock570,14486
void rcc_set_rtc_clock_source(enum rcc_osc clock_source)rcc_set_rtc_clock_source581,14754
void rcc_set_adcpre(uint32_t adcpre)rcc_set_adcpre632,16122
void rcc_set_ppre2(uint32_t ppre2)rcc_set_ppre2644,16452
void rcc_set_ppre1(uint32_t ppre1)rcc_set_ppre1658,16832
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre671,17154
void rcc_set_usbpre(uint32_t usbpre)rcc_set_usbpre689,17688
void rcc_set_prediv1(uint32_t prediv)rcc_set_prediv1698,17821
void rcc_set_prediv2(uint32_t prediv)rcc_set_prediv2704,17952
void rcc_set_prediv1_source(uint32_t rccsrc)rcc_set_prediv1_source710,18083
uint32_t rcc_system_clock_source(void)rcc_system_clock_source728,18474
void rcc_clock_setup_in_hsi_out_64mhz(void)rcc_clock_setup_in_hsi_out_64mhz744,18988
void rcc_clock_setup_in_hsi_out_48mhz(void)rcc_clock_setup_in_hsi_out_48mhz797,20537
void rcc_clock_setup_in_hsi_out_24mhz(void)rcc_clock_setup_in_hsi_out_24mhz851,22135
void rcc_clock_setup_in_hse_8mhz_out_24mhz(void)rcc_clock_setup_in_hse_8mhz_out_24mhz904,23693
void rcc_clock_setup_in_hse_8mhz_out_72mhz(void)rcc_clock_setup_in_hse_8mhz_out_72mhz968,25521
void rcc_clock_setup_in_hse_12mhz_out_72mhz(void)rcc_clock_setup_in_hse_12mhz_out_72mhz1032,27350
void rcc_clock_setup_in_hse_16mhz_out_72mhz(void)rcc_clock_setup_in_hse_16mhz_out_72mhz1096,29207
void rcc_clock_setup_in_hse_25mhz_out_72mhz(void)rcc_clock_setup_in_hse_25mhz_out_72mhz1160,31074
void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)rcc_clock_setup_pll1213,32812
void rcc_backupdomain_reset(void)rcc_backupdomain_reset1283,34649
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq1296,35066
uint32_t rcc_get_timer_clk_freq(uint32_t timer)rcc_get_timer_clk_freq1309,35443
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c __attribute__((unused)))rcc_get_i2c_clk_freq1328,36190

../../../../libopencm3/lib/stm32/f1/adc.c,1343
void adc_power_on(uint32_t adc)adc_power_on107,4074
void adc_start_conversion_direct(uint32_t adc)adc_start_conversion_direct127,4730
void adc_set_dual_mode(uint32_t mode)adc_set_dual_mode171,6365
void adc_enable_temperature_sensor()adc_enable_temperature_sensor186,6651
void adc_disable_temperature_sensor()adc_disable_temperature_sensor198,6960
void adc_enable_external_trigger_regular(uint32_t adc, uint32_t trigger)adc_enable_external_trigger_regular235,7905
void adc_disable_external_trigger_regular(uint32_t adc)adc_disable_external_trigger_regular252,8360
void adc_enable_external_trigger_injected(uint32_t adc, uint32_t trigger)adc_enable_external_trigger_injected288,9326
void adc_disable_external_trigger_injected(uint32_t adc)adc_disable_external_trigger_injected306,9820
void adc_reset_calibration(uint32_t adc)adc_reset_calibration321,10256
void adc_calibration(uint32_t adc)adc_calibration341,10949
void adc_calibrate_async(uint32_t adc)adc_calibrate_async353,11226
bool adc_is_calibrating(uint32_t adc)adc_is_calibrating363,11451
void adc_calibrate(uint32_t adc)adc_calibrate374,11773
void adc_set_sample_time(uint32_t adc, uint8_t channel, uint8_t time)adc_set_sample_time394,12378
void adc_set_sample_time_on_all_channels(uint32_t adc, uint8_t time)adc_set_sample_time_on_all_channels423,13205

../../../../libopencm3/lib/stm32/f1/usb_control.d,0

../../../../libopencm3/lib/stm32/f1/usb_f107.d,0

../../../../libopencm3/lib/stm32/f1/usb_cdc.d,0

../../../../libopencm3/lib/stm32/f1/dwt.d,0

../../../../libopencm3/lib/stm32/f1/i2c.c,0

../../../../libopencm3/lib/stm32/f1/sync.d,0

../../../../libopencm3/lib/stm32/f1/usb_hid.d,0

../../../../libopencm3/lib/stm32/f1/crc_common_all.d,0

../../../../libopencm3/lib/stm32/f1/vector.d,0

../../../../libopencm3/lib/stm32/f1/timer.d,0

../../../../libopencm3/lib/stm32/f1/rcc.d,0

../../../../libopencm3/lib/stm32/f1/dac_common_v1.d,0

../../../../libopencm3/lib/stm32/f1/st_usbfs_core.d,0

../../../../libopencm3/lib/stm32/f1/phy_ksz80x1.d,0

../../../../libopencm3/lib/stm32/f1/adc_common_v1.d,0

../../../../libopencm3/lib/stm32/f1/can.d,0

../../../../libopencm3/lib/stm32/f1/usb_audio.d,0

../../../../libopencm3/lib/stm32/f1/usart_common_all.d,0

../../../../libopencm3/lib/stm32/f1/desig_common_v1.d,0

../../../../libopencm3/lib/stm32/f1/pwr_common_v1.d,0

../../../../libopencm3/lib/stm32/f1/adc.d,0

../../../../libopencm3/lib/stm32/f1/usb_midi.d,0

../../../../libopencm3/lib/stm32/f1/nvic.d,0

../../../../libopencm3/lib/stm32/f1/flash.c,849
void flash_halfcycle_enable(void)flash_halfcycle_enable76,2874
void flash_halfcycle_disable(void)flash_halfcycle_disable86,3075
void flash_unlock_upper(void)flash_unlock_upper98,3415
void flash_lock_upper(void)flash_lock_upper117,3849
void flash_clear_pgerr_flag_upper(void)flash_clear_pgerr_flag_upper127,4059
void flash_clear_eop_flag_upper(void)flash_clear_eop_flag_upper139,4322
void flash_clear_wrprterr_flag_upper(void)flash_clear_wrprterr_flag_upper151,4584
void flash_clear_status_flags(void)flash_clear_status_flags164,4905
uint32_t flash_get_status_flags(void)flash_get_status_flags189,5669
void flash_program_half_word(uint32_t address, uint16_t data)flash_program_half_word218,6448
void flash_erase_page(uint32_t page_address)flash_erase_page252,7413
void flash_erase_all_pages(void)flash_erase_all_pages284,8198

../../../../libopencm3/lib/stm32/f1/rtc.d,0

../../../../libopencm3/lib/stm32/f1/mac.d,0

../../../../libopencm3/lib/stm32/f1/timer_common_all.d,0

../../../../libopencm3/lib/stm32/f7/dma2d_common_f47.d,0

../../../../libopencm3/lib/stm32/f7/adc_common_v1_multi.d,0

../../../../libopencm3/lib/stm32/f7/usb_dwc_common.d,0

../../../../libopencm3/lib/stm32/f7/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/f7/vector_nvic.c,44
#define IRQ_HANDLERS IRQ_HANDLERS127,8323

../../../../libopencm3/lib/stm32/f7/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/f7/flash_common_f24.d,0

../../../../libopencm3/lib/stm32/f7/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/f7/dcmi_common_f47.d,0

../../../../libopencm3/lib/stm32/f7/flash_common_f.d,0

../../../../libopencm3/lib/stm32/f7/adc_common_f47.d,0

../../../../libopencm3/lib/stm32/f7/flash.d,0

../../../../libopencm3/lib/stm32/f7/desig.c,135
uint16_t desig_get_flash_size(void)desig_get_flash_size24,890
void desig_get_unique_id(uint32_t *result)desig_get_unique_id48,1463

../../../../libopencm3/lib/stm32/f7/Makefile,270
LIBNAME		= libopencm3_stm32f7LIBNAME21,846
SRCLIBDIR	?= ../..SRCLIBDIR22,876
CC		= $(PREFIX)gccCC24,896
AR		= $(PREFIX)arAR25,915
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv5-sp-d16FP_FLAGS28,979
TGT_CFLAGS	= -Os \TGT_CFLAGS30,1027
ARFLAGS		= rcsARFLAGS41,1407

../../../../libopencm3/lib/stm32/f7/scb.d,0

../../../../libopencm3/lib/stm32/f7/exti_common_all.d,0

../../../../libopencm3/lib/stm32/f7/usart_common_v2.d,0

../../../../libopencm3/lib/stm32/f7/dac_common_all.d,0

../../../../libopencm3/lib/stm32/f7/usb_msc.d,0

../../../../libopencm3/lib/stm32/f7/flash_common_all.d,0

../../../../libopencm3/lib/stm32/f7/assert.d,0

../../../../libopencm3/lib/stm32/f7/ltdc_common_f47.d,0

../../../../libopencm3/lib/stm32/f7/usb_standard.d,0

../../../../libopencm3/lib/stm32/f7/lptimer_common_all.d,0

../../../../libopencm3/lib/stm32/f7/spi_common_all.d,0

../../../../libopencm3/lib/stm32/f7/phy.d,0

../../../../libopencm3/lib/stm32/f7/usb.d,0

../../../../libopencm3/lib/stm32/f7/desig_common_all.d,0

../../../../libopencm3/lib/stm32/f7/mac_stm32fxx7.d,0

../../../../libopencm3/lib/stm32/f7/systick.d,0

../../../../libopencm3/lib/stm32/f7/rcc.c,2377
uint32_t rcc_ahb_frequency = 16000000;rcc_ahb_frequency17,408
uint32_t rcc_apb1_frequency = 16000000;rcc_apb1_frequency18,447
uint32_t rcc_apb2_frequency = 16000000;rcc_apb2_frequency19,487
const struct rcc_clock_scale rcc_3v3[RCC_CLOCK_3V3_END] = {rcc_3v323,627
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear110,2571
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable131,2912
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable152,3259
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag173,3612
void rcc_css_int_clear(void)rcc_css_int_clear196,4054
int rcc_css_int_flag(void)rcc_css_int_flag201,4114
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready206,4187
void rcc_wait_for_sysclk_status(enum rcc_osc osc)rcc_wait_for_sysclk_status227,4588
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on245,4981
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off266,5295
void rcc_css_enable(void)rcc_css_enable287,5615
void rcc_css_disable(void)rcc_css_disable292,5671
void rcc_set_sysclk_source(uint32_t clk)rcc_set_sysclk_source297,5729
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source306,5914
void rcc_set_ppre2(uint32_t ppre2)rcc_set_ppre2315,6063
void rcc_set_ppre1(uint32_t ppre1)rcc_set_ppre1324,6253
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre333,6443
void rcc_set_rtcpre(uint32_t rtcpre)rcc_set_rtcpre342,6627
void rcc_set_main_pll_hsi(uint32_t pllm, uint32_t plln, uint32_t pllp,rcc_set_main_pll_hsi351,6823
void rcc_set_main_pll_hse(uint32_t pllm, uint32_t plln, uint32_t pllp,rcc_set_main_pll_hse360,7092
uint32_t rcc_system_clock_source(void)rcc_system_clock_source370,7384
void rcc_clock_setup_hse(const struct rcc_clock_scale *clock, uint32_t hse_mhz)rcc_clock_setup_hse376,7552
void rcc_clock_setup_hsi(const struct rcc_clock_scale *clock)rcc_clock_setup_hsi437,9111
static uint32_t rcc_usart_i2c_clksel_freq(uint32_t apb_clk, uint8_t shift) {rcc_usart_i2c_clksel_freq487,10347
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq508,11149
uint32_t rcc_get_timer_clk_freq(uint32_t timer)rcc_get_timer_clk_freq534,12452
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c __attribute__((unused)))rcc_get_i2c_clk_freq552,13166
uint32_t rcc_get_spi_clk_freq(uint32_t spi) {rcc_get_spi_clk_freq569,13940

../../../../libopencm3/lib/stm32/f7/i2c_common_v2.d,0

../../../../libopencm3/lib/stm32/f7/dsi_common_f47.d,0

../../../../libopencm3/lib/stm32/f7/usb_control.d,0

../../../../libopencm3/lib/stm32/f7/usb_f107.d,0

../../../../libopencm3/lib/stm32/f7/usb_cdc.d,0

../../../../libopencm3/lib/stm32/f7/dwt.d,0

../../../../libopencm3/lib/stm32/f7/crc_v2.d,0

../../../../libopencm3/lib/stm32/f7/rng_common_v1.d,0

../../../../libopencm3/lib/stm32/f7/usb_f207.d,0

../../../../libopencm3/lib/stm32/f7/sync.d,0

../../../../libopencm3/lib/stm32/f7/fmc_common_f47.d,0

../../../../libopencm3/lib/stm32/f7/pwr.d,0

../../../../libopencm3/lib/stm32/f7/usb_hid.d,0

../../../../libopencm3/lib/stm32/f7/pwr.c,199
void pwr_set_vos_scale(enum pwr_vos_scale scale)pwr_set_vos_scale43,1400
void pwr_enable_overdrive(void)pwr_enable_overdrive56,1689
void pwr_disable_overdrive(void)pwr_disable_overdrive64,1860

../../../../libopencm3/lib/stm32/f7/crc_common_all.d,0

../../../../libopencm3/lib/stm32/f7/vector.d,0

../../../../libopencm3/lib/stm32/f7/spi_common_v2.d,0

../../../../libopencm3/lib/stm32/f7/rcc.d,0

../../../../libopencm3/lib/stm32/f7/dac_common_v1.d,0

../../../../libopencm3/lib/stm32/f7/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/f7/phy_ksz80x1.d,0

../../../../libopencm3/lib/stm32/f7/adc_common_v1.d,0

../../../../libopencm3/lib/stm32/f7/can.d,0

../../../../libopencm3/lib/stm32/f7/usb_audio.d,0

../../../../libopencm3/lib/stm32/f7/usart_common_all.d,0

../../../../libopencm3/lib/stm32/f7/vector_chipset.c,43
static void pre_main(void)pre_main23,881

../../../../libopencm3/lib/stm32/f7/usb_midi.d,0

../../../../libopencm3/lib/stm32/f7/desig.d,0

../../../../libopencm3/lib/stm32/f7/nvic.d,0

../../../../libopencm3/lib/stm32/f7/flash.c,395
static inline void flash_pipeline_stall(void)flash_pipeline_stall42,1414
void flash_wait_for_last_operation(void)flash_wait_for_last_operation53,1733
void flash_clear_erserr_flag(void)flash_clear_erserr_flag65,2091
void flash_clear_status_flags(void)flash_clear_status_flags76,2334
void flash_art_enable(void)flash_art_enable90,2629
void flash_art_reset(void)flash_art_reset101,2865

../../../../libopencm3/lib/stm32/f7/dma_common_f24.d,0

../../../../libopencm3/lib/stm32/f7/quadspi_common_v1.d,0

../../../../libopencm3/lib/stm32/f7/mac.d,0

../../../../libopencm3/lib/stm32/f7/timer_common_all.d,0

../../../../libopencm3/lib/stm32/g4/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/g4/vector_nvic.c,44
#define IRQ_HANDLERS IRQ_HANDLERS125,8186

../../../../libopencm3/lib/stm32/g4/opamp_common_v2.d,0

../../../../libopencm3/lib/stm32/g4/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/g4/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/g4/flash_common_f.d,0

../../../../libopencm3/lib/stm32/g4/flash.d,0

../../../../libopencm3/lib/stm32/g4/Makefile,269
LIBNAME		= libopencm3_stm32g4LIBNAME20,784
SRCLIBDIR	?= ../..SRCLIBDIR21,814
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS23,834
CC		= $(PREFIX)gccCC24,881
AR		= $(PREFIX)arAR25,900
TGT_CFLAGS	= -Os \TGT_CFLAGS26,918
ARFLAGS		= rcsARFLAGS36,1302

../../../../libopencm3/lib/stm32/g4/scb.d,0

../../../../libopencm3/lib/stm32/g4/usart_common_v2.d,0

../../../../libopencm3/lib/stm32/g4/dac_common_all.d,0

../../../../libopencm3/lib/stm32/g4/usb_msc.d,0

../../../../libopencm3/lib/stm32/g4/flash_common_all.d,0

../../../../libopencm3/lib/stm32/g4/assert.d,0

../../../../libopencm3/lib/stm32/g4/flash_common_idcache.d,0

../../../../libopencm3/lib/stm32/g4/timer_common_f0234.d,0

../../../../libopencm3/lib/stm32/g4/usb_standard.d,0

../../../../libopencm3/lib/stm32/g4/spi_common_all.d,0

../../../../libopencm3/lib/stm32/g4/dma_common_l1f013.d,0

../../../../libopencm3/lib/stm32/g4/usb.d,0

../../../../libopencm3/lib/stm32/g4/desig_common_all.d,0

../../../../libopencm3/lib/stm32/g4/fdcan.c,477
unsigned fdcan_get_fifo_element_size(uint32_t canport, unsigned fifo_id)fdcan_get_fifo_element_size57,2173
unsigned fdcan_get_txbuf_element_size(uint32_t canport)fdcan_get_txbuf_element_size75,2823
void fdcan_init_filter(uint32_t canport, uint8_t std_filt, uint8_t ext_filt)fdcan_init_filter99,3919
int fdcan_start(uint32_t canport, uint32_t timeout)fdcan_start154,5872
void fdcan_set_fifo_locked_mode(uint32_t canport, bool locked)fdcan_set_fifo_locked_mode177,6794

../../../../libopencm3/lib/stm32/g4/fdcan.d,0

../../../../libopencm3/lib/stm32/g4/systick.d,0

../../../../libopencm3/lib/stm32/g4/rcc.c,2385
uint32_t rcc_ahb_frequency = 16000000;rcc_ahb_frequency55,2165
uint32_t rcc_apb1_frequency = 16000000;rcc_apb1_frequency56,2204
uint32_t rcc_apb2_frequency = 16000000;rcc_apb2_frequency57,2244
const struct rcc_clock_scale rcc_hsi_configs[RCC_CLOCK_3V3_END] = {rcc_hsi_configs59,2285
const struct rcc_clock_scale rcc_hse_8mhz_3v3[RCC_CLOCK_3V3_END] = {rcc_hse_8mhz_3v3134,4090
const struct rcc_clock_scale rcc_hse_12mhz_3v3[RCC_CLOCK_3V3_END] = {rcc_hse_12mhz_3v3210,5889
const struct rcc_clock_scale rcc_hse_16mhz_3v3[RCC_CLOCK_3V3_END] = {rcc_hse_16mhz_3v3285,7688
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear362,9489
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable386,9902
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable410,10322
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag434,10749
void rcc_css_int_clear(void)rcc_css_int_clear453,11207
int rcc_css_int_flag(void)rcc_css_int_flag458,11269
bool rcc_is_osc_ready(enum rcc_osc osc)rcc_is_osc_ready463,11344
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready482,11729
void rcc_wait_for_sysclk_status(enum rcc_osc osc)rcc_wait_for_sysclk_status487,11813
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on508,12279
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off532,12655
void rcc_css_enable(void)rcc_css_enable556,13038
void rcc_css_disable(void)rcc_css_disable561,13094
void rcc_set_sysclk_source(uint32_t clk)rcc_set_sysclk_source566,13152
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source575,13337
void rcc_set_ppre2(uint32_t ppre2)rcc_set_ppre2584,13552
void rcc_set_ppre1(uint32_t ppre1)rcc_set_ppre1593,13742
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre602,13932
void rcc_set_main_pll(uint32_t pllsrc, uint32_t pllm, uint32_t plln,rcc_set_main_pll621,14544
uint32_t rcc_system_clock_source(void)rcc_system_clock_source651,15515
void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)rcc_clock_setup_pll665,15889
void rcc_clock_setup_hse_3v3(const struct rcc_clock_scale *clock)rcc_clock_setup_hse_3v3747,18029
void rcc_set_clock48_source(uint32_t clksel)rcc_set_clock48_source760,18385
static uint32_t rcc_get_clksel_freq(uint8_t shift) {rcc_get_clksel_freq766,18552
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq783,19044

../../../../libopencm3/lib/stm32/g4/i2c_common_v2.d,0

../../../../libopencm3/lib/stm32/g4/st_usbfs_v2.d,0

../../../../libopencm3/lib/stm32/g4/adc.c,3814
void adc_enable_analog_watchdog_regular(uint32_t adc)adc_enable_analog_watchdog_regular45,1442
void adc_disable_analog_watchdog_regular(uint32_t adc)adc_disable_analog_watchdog_regular60,1999
void adc_enable_analog_watchdog_injected(uint32_t adc)adc_enable_analog_watchdog_injected76,2560
void adc_disable_analog_watchdog_injected(uint32_t adc)adc_disable_analog_watchdog_injected88,2897
void adc_enable_discontinuous_mode_regular(uint32_t adc, uint8_t length)adc_enable_discontinuous_mode_regular107,3818
void adc_disable_discontinuous_mode_regular(uint32_t adc)adc_disable_discontinuous_mode_regular123,4270
void adc_enable_discontinuous_mode_injected(uint32_t adc)adc_enable_discontinuous_mode_injected139,4811
void adc_disable_discontinuous_mode_injected(uint32_t adc)adc_disable_discontinuous_mode_injected151,5154
void adc_enable_automatic_injected_group_conversion(uint32_t adc)adc_enable_automatic_injected_group_conversion167,5682
void adc_disable_automatic_injected_group_conversion(uint32_t adc)adc_disable_automatic_injected_group_conversion180,6063
void adc_enable_analog_watchdog_on_all_channels(uint32_t adc)adc_enable_analog_watchdog_on_all_channels202,6922
void adc_enable_analog_watchdog_on_selected_channel(uint32_t adc,adc_enable_analog_watchdog_on_selected_channel226,7900
void adc_enable_eoc_interrupt_injected(uint32_t adc)adc_enable_eoc_interrupt_injected243,8384
void adc_disable_eoc_interrupt_injected(uint32_t adc)adc_disable_eoc_interrupt_injected255,8710
void adc_enable_eos_interrupt_injected(uint32_t adc)adc_enable_eos_interrupt_injected267,9035
void adc_disable_eos_interrupt_injected(uint32_t adc)adc_disable_eos_interrupt_injected279,9359
void adc_enable_all_awd_interrupt(uint32_t adc)adc_enable_all_awd_interrupt292,9676
void adc_disable_all_awd_interrupt(uint32_t adc)adc_disable_all_awd_interrupt306,10052
void adc_enable_eos_interrupt(uint32_t adc)adc_enable_eos_interrupt320,10439
void adc_disable_eos_interrupt(uint32_t adc)adc_disable_eos_interrupt332,10752
void adc_start_conversion_injected(uint32_t adc)adc_start_conversion_injected350,11351
void adc_set_watchdog_high_threshold(uint32_t adc, uint16_t threshold)adc_set_watchdog_high_threshold362,11651
void adc_set_watchdog_low_threshold(uint32_t adc, uint16_t threshold)adc_set_watchdog_low_threshold380,12157
void adc_set_injected_sequence(uint32_t adc, uint8_t length, uint8_t channel[])adc_set_injected_sequence407,13129
bool adc_eoc_injected(uint32_t adc)adc_eoc_injected437,13964
bool adc_eos_injected(uint32_t adc)adc_eos_injected452,14415
uint32_t adc_read_injected(uint32_t adc, uint8_t reg)adc_read_injected472,15103
void adc_set_injected_offset(uint32_t adc, uint8_t reg, uint32_t offset)adc_set_injected_offset500,15851
void adc_set_clk_source(uint32_t adc, uint32_t source)adc_set_clk_source531,16629
void adc_set_clk_prescale(uint32_t adc, uint32_t prescale)adc_set_clk_prescale545,17107
void adc_set_multi_mode(uint32_t adc, uint32_t mode)adc_set_multi_mode567,17825
void adc_enable_external_trigger_regular(uint32_t adc, uint32_t trigger,adc_enable_external_trigger_regular588,18632
void adc_disable_external_trigger_regular(uint32_t adc)adc_disable_external_trigger_regular605,19125
void adc_enable_external_trigger_injected(uint32_t adc, uint32_t trigger,adc_enable_external_trigger_injected624,19801
void adc_disable_external_trigger_injected(uint32_t adc)adc_disable_external_trigger_injected641,20295
bool adc_awd(uint32_t adc)adc_awd658,20736
void adc_enable_deeppwd(uint32_t adc)adc_enable_deeppwd674,21223
void adc_disable_deeppwd(uint32_t adc)adc_disable_deeppwd688,21633
void adc_enable_regulator(uint32_t adc)adc_enable_regulator701,21978
void adc_disable_regulator(uint32_t adc)adc_disable_regulator712,22241

../../../../libopencm3/lib/stm32/g4/fdcan_common.d,0

../../../../libopencm3/lib/stm32/g4/usb_control.d,0

../../../../libopencm3/lib/stm32/g4/usb_cdc.d,0

../../../../libopencm3/lib/stm32/g4/crs_common_all.d,0

../../../../libopencm3/lib/stm32/g4/dwt.d,0

../../../../libopencm3/lib/stm32/g4/crc_v2.d,0

../../../../libopencm3/lib/stm32/g4/cordic_common_v1.d,0

../../../../libopencm3/lib/stm32/g4/rng_common_v1.d,0

../../../../libopencm3/lib/stm32/g4/sync.d,0

../../../../libopencm3/lib/stm32/g4/pwr.d,0

../../../../libopencm3/lib/stm32/g4/usb_hid.d,0

../../../../libopencm3/lib/stm32/g4/pwr.c,658
void pwr_set_vos_scale(enum pwr_vos_scale scale)pwr_set_vos_scale43,1591
void pwr_disable_backup_domain_write_protect(void)pwr_disable_backup_domain_write_protect57,1959
void pwr_enable_backup_domain_write_protect(void)pwr_enable_backup_domain_write_protect66,2158
void pwr_set_low_power_mode_selection(uint32_t lpms)pwr_set_low_power_mode_selection75,2428
void pwr_enable_power_voltage_detect(uint32_t pvd_level)pwr_enable_power_voltage_detect88,2839
void pwr_disable_power_voltage_detect(void)pwr_disable_power_voltage_detect100,3185
void pwr_enable_boost(void)pwr_enable_boost108,3374
void pwr_disable_boost(void)pwr_disable_boost116,3550

../../../../libopencm3/lib/stm32/g4/crc_common_all.d,0

../../../../libopencm3/lib/stm32/g4/vector.d,0

../../../../libopencm3/lib/stm32/g4/opamp_common_all.d,0

../../../../libopencm3/lib/stm32/g4/spi_common_v2.d,0

../../../../libopencm3/lib/stm32/g4/rcc.d,0

../../../../libopencm3/lib/stm32/g4/st_usbfs_core.d,0

../../../../libopencm3/lib/stm32/g4/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/g4/usb_audio.d,0

../../../../libopencm3/lib/stm32/g4/adc_common_v2.d,0

../../../../libopencm3/lib/stm32/g4/usart_common_all.d,0

../../../../libopencm3/lib/stm32/g4/desig_common_v1.d,0

../../../../libopencm3/lib/stm32/g4/vector_chipset.c,43
static void pre_main(void)pre_main23,881

../../../../libopencm3/lib/stm32/g4/adc.d,0

../../../../libopencm3/lib/stm32/g4/dac_common_v2.d,0

../../../../libopencm3/lib/stm32/g4/usb_midi.d,0

../../../../libopencm3/lib/stm32/g4/adc_common_v2_multi.d,0

../../../../libopencm3/lib/stm32/g4/dmamux.d,0

../../../../libopencm3/lib/stm32/g4/nvic.d,0

../../../../libopencm3/lib/stm32/g4/flash.c,947
void flash_wait_for_last_operation(void)flash_wait_for_last_operation51,1627
void flash_clear_pgserr_flag(void)flash_clear_pgserr_flag59,1858
void flash_clear_size_flag(void)flash_clear_size_flag65,1969
void flash_clear_pgaerr_flag(void)flash_clear_pgaerr_flag72,2095
void flash_clear_wrperr_flag(void)flash_clear_wrperr_flag79,2215
void flash_clear_progerr_flag(void)flash_clear_progerr_flag86,2340
void flash_clear_status_flags(void)flash_clear_status_flags94,2513
void flash_lock_option_bytes(void)flash_lock_option_bytes108,2849
void flash_program_double_word(uint32_t address, uint64_t data)flash_program_double_word122,3254
void flash_program(uint32_t address, uint8_t *data, uint32_t len)flash_program149,4109
void flash_erase_page(uint32_t page)flash_erase_page159,4385
void flash_erase_all_pages(void)flash_erase_all_pages180,4907
void flash_program_option_bytes(uint32_t data)flash_program_option_bytes196,5340

../../../../libopencm3/lib/stm32/g4/quadspi_common_v1.d,0

../../../../libopencm3/lib/stm32/g4/timer_common_all.d,0

../../../../libopencm3/lib/stm32/common/opamp_common_all.c,1066
void opamp_enable(uint32_t base)opamp_enable26,853
void opamp_disable(uint32_t base)opamp_disable31,925
void opamp_lock(uint32_t base)opamp_lock36,999
void opamp_set_calsel(uint32_t base, uint32_t calsel)opamp_set_calsel41,1071
void opamp_force_vp_enable(uint32_t base)opamp_force_vp_enable47,1256
void opamp_force_vp_disable(uint32_t base)opamp_force_vp_disable52,1343
void opamp_cal_enable(uint32_t base)opamp_cal_enable57,1432
void opamp_cal_disable(uint32_t base)opamp_cal_disable62,1511
void opamp_trimoffsetn_set(uint32_t base, uint32_t trim)opamp_trimoffsetn_set67,1592
void opamp_trimoffsetp_set(uint32_t base, uint32_t trim)opamp_trimoffsetp_set74,1795
void opamp_user_trim_enable(uint32_t base)opamp_user_trim_enable81,1998
void opamp_user_trim_disable(uint32_t base)opamp_user_trim_disable86,2087
void opamp_pga_gain_select(uint32_t base, uint32_t gain)opamp_pga_gain_select91,2178
void opamp_vp_select(uint32_t base, uint32_t vp)opamp_vp_select98,2372
void opamp_vm_select(uint32_t base, uint32_t vm)opamp_vm_select105,2550

../../../../libopencm3/lib/stm32/common/crc_common_all.c,182
void crc_reset(void)crc_reset31,975
uint32_t crc_calculate(uint32_t data)crc_calculate36,1026
uint32_t crc_calculate_block(uint32_t *datap, int size)crc_calculate_block43,1157

../../../../libopencm3/lib/stm32/common/dac_common_v1.c,154
void dac_buffer_enable(uint32_t dac, int channel)dac_buffer_enable42,1425
void dac_buffer_disable(uint32_t dac, int channel)dac_buffer_disable66,2097

../../../../libopencm3/lib/stm32/common/quadspi_common_v1.c,95
void quadspi_enable(void)quadspi_enable4,40
void quadspi_disable(void)quadspi_disable9,101

../../../../libopencm3/lib/stm32/common/rcc_common_all.c,1226
void rcc_peripheral_enable_clock(volatile uint32_t *reg, uint32_t en)rcc_peripheral_enable_clock44,1816
void rcc_peripheral_disable_clock(volatile uint32_t *reg, uint32_t en)rcc_peripheral_disable_clock66,2764
void rcc_peripheral_reset(volatile uint32_t *reg, uint32_t reset)rcc_peripheral_reset88,3733
void rcc_peripheral_clear_reset(volatile uint32_t *reg, uint32_t clear_reset)rcc_peripheral_clear_reset111,4765
#define _RCC_REG(_RCC_REG116,4871
#define _RCC_BIT(_RCC_BIT117,4922
void rcc_periph_clock_enable(enum rcc_periph_clken clken)rcc_periph_clock_enable127,5201
void rcc_periph_clock_disable(enum rcc_periph_clken clken)rcc_periph_clock_disable139,5537
void rcc_periph_reset_pulse(enum rcc_periph_rst rst)rcc_periph_reset_pulse152,5872
void rcc_periph_reset_hold(enum rcc_periph_rst rst)rcc_periph_reset_hold166,6223
void rcc_periph_reset_release(enum rcc_periph_rst rst)rcc_periph_reset_release179,6542
void rcc_set_mco(uint32_t mcosrc)rcc_set_mco191,6871
void rcc_osc_bypass_enable(enum rcc_osc osc)rcc_osc_bypass_enable208,7545
void rcc_osc_bypass_disable(enum rcc_osc osc)rcc_osc_bypass_disable238,8373
uint16_t rcc_get_div_from_hpre(uint8_t div_val) {rcc_get_div_from_hpre260,8883

../../../../libopencm3/lib/stm32/common/dma2d_common_f47.c,0

../../../../libopencm3/lib/stm32/common/opamp_common_v2.c,396
bool opamp_read_calout(uint32_t base)opamp_read_calout26,853
void opamp_high_speed_mode_enable(uint32_t base)opamp_high_speed_mode_enable32,976
void opamp_high_speed_mode_disable(uint32_t base)opamp_high_speed_mode_disable37,1068
void opamp_output_set_internal(uint32_t base)opamp_output_set_internal42,1162
void opamp_output_set_external(uint32_t base)opamp_output_set_external47,1254

../../../../libopencm3/lib/stm32/common/spi_common_v1.c,227
int spi_init_master(uint32_t spi, uint32_t br, uint32_t cpol, uint32_t cpha,spi_init_master83,3146
void spi_set_dff_8bit(uint32_t spi)spi_set_dff_8bit111,4004
void spi_set_dff_16bit(uint32_t spi)spi_set_dff_16bit122,4285

../../../../libopencm3/lib/stm32/common/dma_common_l1f013.c,2753
void dma_channel_reset(uint32_t dma, uint8_t channel)dma_channel_reset54,2081
void dma_clear_interrupt_flags(uint32_t dma, uint8_t channel,dma_clear_interrupt_flags80,2980
bool dma_get_interrupt_flag(uint32_t dma, uint8_t channel, uint32_t interrupt)dma_get_interrupt_flag99,3646
void dma_enable_mem2mem_mode(uint32_t dma, uint8_t channel)dma_enable_mem2mem_mode117,4353
void dma_set_priority(uint32_t dma, uint8_t channel, uint32_t prio)dma_set_priority134,4940
void dma_set_memory_size(uint32_t dma, uint8_t channel, uint32_t mem_size)dma_set_memory_size151,5601
void dma_set_peripheral_size(uint32_t dma, uint8_t channel,dma_set_peripheral_size171,6360
void dma_enable_memory_increment_mode(uint32_t dma, uint8_t channel)dma_enable_memory_increment_mode189,7055
void dma_disable_memory_increment_mode(uint32_t dma, uint8_t channel)dma_disable_memory_increment_mode201,7469
void dma_enable_peripheral_increment_mode(uint32_t dma, uint8_t channel)dma_enable_peripheral_increment_mode217,8105
void dma_disable_peripheral_increment_mode(uint32_t dma, uint8_t channel)dma_disable_peripheral_increment_mode229,8527
void dma_enable_circular_mode(uint32_t dma, uint8_t channel)dma_enable_circular_mode248,9205
void dma_set_read_from_peripheral(uint32_t dma, uint8_t channel)dma_set_read_from_peripheral263,9704
void dma_set_read_from_memory(uint32_t dma, uint8_t channel)dma_set_read_from_memory277,10151
void dma_enable_transfer_error_interrupt(uint32_t dma, uint8_t channel)dma_enable_transfer_error_interrupt289,10551
void dma_disable_transfer_error_interrupt(uint32_t dma, uint8_t channel)dma_disable_transfer_error_interrupt301,10964
void dma_enable_half_transfer_interrupt(uint32_t dma, uint8_t channel)dma_enable_half_transfer_interrupt313,11386
void dma_disable_half_transfer_interrupt(uint32_t dma, uint8_t channel)dma_disable_half_transfer_interrupt325,11806
void dma_enable_transfer_complete_interrupt(uint32_t dma, uint8_t channel)dma_enable_transfer_complete_interrupt337,12222
void dma_disable_transfer_complete_interrupt(uint32_t dma, uint8_t channel)dma_disable_transfer_complete_interrupt349,12641
void dma_enable_channel(uint32_t dma, uint8_t channel)dma_enable_channel361,13030
void dma_disable_channel(uint32_t dma, uint8_t channel)dma_disable_channel376,13479
void dma_set_peripheral_address(uint32_t dma, uint8_t channel, uint32_t address)dma_set_peripheral_address395,14190
void dma_set_memory_address(uint32_t dma, uint8_t channel, uint32_t address)dma_set_memory_address413,14843
uint16_t dma_get_number_of_data(uint32_t dma, uint8_t channel)dma_get_number_of_data429,15394
void dma_set_number_of_data(uint32_t dma, uint8_t channel, uint16_t number)dma_set_number_of_data446,15992

../../../../libopencm3/lib/stm32/common/fdcan_common.c,2193
int fdcan_cccr_init_cfg(uint32_t canport, bool set, uint32_t timeout)fdcan_cccr_init_cfg41,1673
static int fdcan_get_free_txbuf(uint32_t canport)fdcan_get_free_txbuf85,2775
static void fdcan_get_fill_rxfifo(uint32_t canport, uint8_t fifo_id, unsigned *get_index,fdcan_get_fill_rxfifo109,3640
struct fdcan_standard_filter *fdcan_get_flssa_addr(uint32_t canport)fdcan_get_flssa_addr124,4163
struct fdcan_extended_filter *fdcan_get_flesa_addr(uint32_t canport)fdcan_get_flesa_addr136,4572
struct fdcan_rx_fifo_element *fdcan_get_rxfifo_addr(uint32_t canport,fdcan_get_rxfifo_addr150,5120
struct fdcan_tx_event_element *fdcan_get_txevt_addr(uint32_t canport)fdcan_get_txevt_addr165,5637
struct fdcan_tx_buffer_element *fdcan_get_txbuf_addr(uint32_t canport, unsigned element_id)fdcan_get_txbuf_addr178,6129
uint32_t fdcan_length_to_dlc(uint8_t length)fdcan_length_to_dlc197,6774
uint8_t fdcan_dlc_to_length(uint32_t dlc)fdcan_dlc_to_length221,7233
int fdcan_init(uint32_t canport, uint32_t timeout)fdcan_init260,8548
void fdcan_set_can(uint32_t canport, bool auto_retry_disable, bool rx_fifo_locked,fdcan_set_can296,10279
void fdcan_set_fdcan(uint32_t canport, bool brs_enable, bool fd_op_enable,fdcan_set_fdcan343,12020
void fdcan_set_test(uint32_t canport, bool testing, bool loopback)fdcan_set_test374,13012
int fdcan_get_init_state(uint32_t canport)fdcan_get_init_state396,13675
void fdcan_set_std_filter(uint32_t canport, uint32_t nr,fdcan_set_std_filter418,14677
void fdcan_set_ext_filter(uint32_t canport, uint32_t nr,fdcan_set_ext_filter458,16365
int fdcan_transmit(uint32_t canport, uint32_t id, bool ext, bool rtr,fdcan_transmit486,17401
int fdcan_receive(uint32_t canport, uint8_t fifo_id, bool release, uint32_t *id,fdcan_receive562,19859
void fdcan_release_fifo(uint32_t canport, uint8_t fifo_id)fdcan_release_fifo628,21690
void fdcan_enable_irq(uint32_t canport, uint32_t irq)fdcan_enable_irq651,22365
void fdcan_disable_irq(uint32_t canport, uint32_t irq)fdcan_disable_irq664,22765
bool fdcan_available_tx(uint32_t canport)fdcan_available_tx675,23111
bool fdcan_available_rx(uint32_t canport, uint8_t fifo)fdcan_available_rx687,23477

../../../../libopencm3/lib/stm32/common/rng_common_v1.c,341
void rng_disable(void)rng_disable35,1189
void rng_enable(void)rng_enable42,1300
void rng_interrupt_enable(void)rng_interrupt_enable49,1414
void rng_interrupt_disable(void)rng_interrupt_disable56,1536
bool rng_get_random(uint32_t *rand_nr)rng_get_random68,1956
uint32_t rng_get_random_blocking(void)rng_get_random_blocking95,2600

../../../../libopencm3/lib/stm32/common/timer_common_f24.c,91
void timer_set_option(uint32_t timer_peripheral, uint32_t option)timer_set_option39,1353

../../../../libopencm3/lib/stm32/common/crs_common_all.c,67
void crs_autotrim_usb_enable(void)crs_autotrim_usb_enable39,1124

../../../../libopencm3/lib/stm32/common/lptimer_common_all.c,1991
void lptimer_set_counter(uint32_t lptimer_peripheral, uint16_t count)lptimer_set_counter68,2059
uint16_t lptimer_get_counter(uint32_t lptimer_peripheral)lptimer_get_counter80,2362
void lptimer_clear_flag(uint32_t lptimer_peripheral, uint32_t flag)lptimer_clear_flag90,2648
bool lptimer_get_flag(uint32_t lptimer_peripheral, uint32_t flag)lptimer_get_flag101,2959
void lptimer_enable_irq(uint32_t lptimer_peripheral, uint32_t irq)lptimer_enable_irq112,3364
void lptimer_disable_irq(uint32_t lptimer_peripheral, uint32_t irq)lptimer_disable_irq123,3766
void lptimer_enable(uint32_t lptimer_peripheral)lptimer_enable132,3989
void lptimer_disable(uint32_t lptimer_peripheral)lptimer_disable141,4204
void lptimer_start_counter(uint32_t lptimer_peripheral, uint32_t mode)lptimer_start_counter159,4961
void lptimer_set_prescaler(uint32_t lptimer_peripheral, uint32_t prescaler)lptimer_set_prescaler169,5263
void lptimer_enable_trigger(uint32_t lptimer_peripheral, uint32_t trigen)lptimer_enable_trigger181,5671
void lptimer_select_trigger_source(uint32_t lptimer_peripheral, uint32_t trigger_source)lptimer_select_trigger_source195,6154
void lptimer_set_compare(uint32_t lptimer_peripheral, uint16_t compare_value)lptimer_set_compare209,6665
void lptimer_set_period(uint32_t lptimer_peripheral, uint16_t period_value)lptimer_set_period222,7082
void lptimer_enable_preload(uint32_t lptimer_peripheral)lptimer_enable_preload234,7449
void lptimer_disable_preload(uint32_t lptimer_peripheral)lptimer_disable_preload246,7816
void lptimer_set_internal_clock_source(uint32_t lptimer_peripheral)lptimer_set_internal_clock_source256,8064
void lptimer_set_external_clock_source(uint32_t lptimer_peripheral)lptimer_set_external_clock_source265,8319
void lptimer_set_waveform_polarity_high(uint32_t lptimer_peripheral)lptimer_set_waveform_polarity_high277,8677
void lptimer_set_waveform_polarity_low(uint32_t lptimer_peripheral)lptimer_set_waveform_polarity_low289,9055

../../../../libopencm3/lib/stm32/common/iwdg_common_all.c,392
#define LSI_FREQUENCY LSI_FREQUENCY42,1644
#define COUNT_LENGTH COUNT_LENGTH43,1672
#define COUNT_MASK COUNT_MASK44,1696
void iwdg_start(void)iwdg_start54,1982
void iwdg_set_period_ms(uint32_t period)iwdg_set_period_ms73,2650
bool iwdg_reload_busy(void)iwdg_reload_busy123,3778
bool iwdg_prescaler_busy(void)iwdg_prescaler_busy135,4078
void iwdg_reset(void)iwdg_reset147,4356

../../../../libopencm3/lib/stm32/common/dac_common_v2.c,467
void dac_buffer_enable(uint32_t dac, int channel)dac_buffer_enable42,1425
void dac_buffer_disable(uint32_t dac, int channel)dac_buffer_disable69,2171
void dac_set_mode(uint32_t dac, uint32_t mode)dac_set_mode102,3212
bool dac_is_ready(uint32_t dac, int channel)dac_is_ready112,3465
void dac_wait_on_ready(uint32_t dac, int channel)dac_wait_on_ready130,3871
void dac_set_high_frequency_mode(uint32_t dac, uint32_t hfsel)dac_set_high_frequency_mode143,4240

../../../../libopencm3/lib/stm32/common/dcmi_common_f47.c,0

../../../../libopencm3/lib/stm32/common/spi_common_v1_frf.c,377
void spi_set_frf_ti(uint32_t spi)spi_set_frf_ti42,1350
void spi_set_frf_motorola(uint32_t spi)spi_set_frf_motorola53,1624
#define SPI_CR2_FRF	SPI_CR2_FRF58,1700
#define SPI_CR2_FRF_MOTOROLA_MODE	SPI_CR2_FRF_MOTOROLA_MODE59,1731
#define SPI_CR2_FRF_TI_MODE	SPI_CR2_FRF_TI_MODE60,1774
#define SPI_SR_TIFRFE	SPI_SR_TIFRFE65,1936
#define SPI_SR_FRE	SPI_SR_FRE66,1974

../../../../libopencm3/lib/stm32/common/dma_common_csel.c,109
void dma_set_channel_request(uint32_t dma, uint8_t channel, uint8_t request)dma_set_channel_request37,1269

../../../../libopencm3/lib/stm32/common/st_usbfs_core.h,85
#define ST_USBFS_COREST_USBFS_CORE28,1083
#define USBD_PM_TOP USBD_PM_TOP33,1179

../../../../libopencm3/lib/stm32/common/pwr_common_v2.c,75
void pwr_set_vos_scale(enum pwr_vos_scale scale)pwr_set_vos_scale29,1021

../../../../libopencm3/lib/stm32/common/timer_common_all.c,7833
void timer_enable_irq(uint32_t timer_peripheral, uint32_t irq)timer_enable_irq131,4659
void timer_disable_irq(uint32_t timer_peripheral, uint32_t irq)timer_disable_irq145,5087
bool timer_interrupt_source(uint32_t timer_peripheral, uint32_t flag)timer_interrupt_source166,5812
bool timer_get_flag(uint32_t timer_peripheral, uint32_t flag)timer_get_flag186,6401
void timer_clear_flag(uint32_t timer_peripheral, uint32_t flag)timer_clear_flag203,6830
void timer_set_mode(uint32_t timer_peripheral, uint32_t clock_div,timer_set_mode237,8054
void timer_set_clock_division(uint32_t timer_peripheral, uint32_t clock_div)timer_set_clock_division263,8846
void timer_enable_preload(uint32_t timer_peripheral)timer_enable_preload280,9404
void timer_disable_preload(uint32_t timer_peripheral)timer_disable_preload296,9959
void timer_set_alignment(uint32_t timer_peripheral, uint32_t alignment)timer_set_alignment311,10407
void timer_direction_up(uint32_t timer_peripheral)timer_direction_up327,10878
void timer_direction_down(uint32_t timer_peripheral)timer_direction_down341,11257
void timer_one_shot_mode(uint32_t timer_peripheral)timer_one_shot_mode353,11590
void timer_continuous_mode(uint32_t timer_peripheral)timer_continuous_mode365,11914
void timer_update_on_any(uint32_t timer_peripheral)timer_update_on_any382,12428
void timer_update_on_overflow(uint32_t timer_peripheral)timer_update_on_overflow395,12792
void timer_enable_update_event(uint32_t timer_peripheral)timer_enable_update_event407,13111
void timer_disable_update_event(uint32_t timer_peripheral)timer_disable_update_event421,13511
void timer_enable_counter(uint32_t timer_peripheral)timer_enable_counter435,13922
void timer_disable_counter(uint32_t timer_peripheral)timer_disable_counter447,14239
void timer_set_output_idle_state(uint32_t timer_peripheral, uint32_t outputs)timer_set_output_idle_state468,14915
void timer_reset_output_idle_state(uint32_t timer_peripheral, uint32_t outputs)timer_reset_output_idle_state488,15544
void timer_set_ti1_ch123_xor(uint32_t timer_peripheral)timer_set_ti1_ch123_xor503,16023
void timer_set_ti1_ch1(uint32_t timer_peripheral)timer_set_ti1_ch1517,16423
void timer_set_master_mode(uint32_t timer_peripheral, uint32_t mode)timer_set_master_mode533,16917
void timer_set_dma_on_compare_event(uint32_t timer_peripheral)timer_set_dma_on_compare_event548,17377
void timer_set_dma_on_update_event(uint32_t timer_peripheral)timer_set_dma_on_update_event562,17773
void timer_enable_compare_control_update_on_trigger(uint32_t timer_peripheral)timer_enable_compare_control_update_on_trigger581,18444
void timer_disable_compare_control_update_on_trigger(uint32_t timer_peripheral)timer_disable_compare_control_update_on_trigger600,19078
void timer_enable_preload_complementry_enable_bits(uint32_t timer_peripheral)timer_enable_preload_complementry_enable_bits618,19638
void timer_disable_preload_complementry_enable_bits(uint32_t timer_peripheral)timer_disable_preload_complementry_enable_bits635,20168
void timer_set_prescaler(uint32_t timer_peripheral, uint32_t value)timer_set_prescaler650,20648
void timer_set_repetition_counter(uint32_t timer_peripheral, uint32_t value)timer_set_repetition_counter668,21222
void timer_set_period(uint32_t timer_peripheral, uint32_t period)timer_set_period683,21663
void timer_enable_oc_clear(uint32_t timer_peripheral, enum tim_oc_id oc_id)timer_enable_oc_clear702,22378
void timer_disable_oc_clear(uint32_t timer_peripheral, enum tim_oc_id oc_id)timer_disable_oc_clear736,23267
void timer_set_oc_fast_mode(uint32_t timer_peripheral, enum tim_oc_id oc_id)timer_set_oc_fast_mode775,24445
void timer_set_oc_slow_mode(uint32_t timer_peripheral, enum tim_oc_id oc_id)timer_set_oc_slow_mode810,25429
void timer_set_oc_mode(uint32_t timer_peripheral, enum tim_oc_id oc_id,timer_set_oc_mode860,27238
void timer_enable_oc_preload(uint32_t timer_peripheral, enum tim_oc_id oc_id)timer_enable_oc_preload1009,31642
void timer_disable_oc_preload(uint32_t timer_peripheral, enum tim_oc_id oc_id)timer_disable_oc_preload1041,32512
void timer_set_oc_polarity_high(uint32_t timer_peripheral, enum tim_oc_id oc_id)timer_set_oc_polarity_high1076,33454
void timer_set_oc_polarity_low(uint32_t timer_peripheral, enum tim_oc_id oc_id)timer_set_oc_polarity_low1115,34486
void timer_enable_oc_output(uint32_t timer_peripheral, enum tim_oc_id oc_id)timer_enable_oc_output1154,35507
void timer_disable_oc_output(uint32_t timer_peripheral, enum tim_oc_id oc_id)timer_disable_oc_output1193,36527
void timer_set_oc_idle_state_set(uint32_t timer_peripheral,timer_set_oc_idle_state_set1235,37667
void timer_set_oc_idle_state_unset(uint32_t timer_peripheral,timer_set_oc_idle_state_unset1278,38796
void timer_set_oc_value(uint32_t timer_peripheral, enum tim_oc_id oc_id,timer_set_oc_value1319,39943
void timer_enable_break_main_output(uint32_t timer_peripheral)timer_enable_break_main_output1359,41025
void timer_disable_break_main_output(uint32_t timer_peripheral)timer_disable_break_main_output1376,41534
void timer_enable_break_automatic_output(uint32_t timer_peripheral)timer_enable_break_automatic_output1394,42081
void timer_disable_break_automatic_output(uint32_t timer_peripheral)timer_disable_break_automatic_output1412,42633
void timer_set_break_polarity_high(uint32_t timer_peripheral)timer_set_break_polarity_high1428,43091
void timer_set_break_polarity_low(uint32_t timer_peripheral)timer_set_break_polarity_low1444,43539
void timer_enable_break(uint32_t timer_peripheral)timer_enable_break1460,43949
void timer_disable_break(uint32_t timer_peripheral)timer_disable_break1476,44350
void timer_set_enabled_off_state_in_run_mode(uint32_t timer_peripheral)timer_set_enabled_off_state_in_run_mode1496,45071
void timer_set_disabled_off_state_in_run_mode(uint32_t timer_peripheral)timer_set_disabled_off_state_in_run_mode1515,45726
void timer_set_enabled_off_state_in_idle_mode(uint32_t timer_peripheral)timer_set_enabled_off_state_in_idle_mode1533,46307
void timer_set_disabled_off_state_in_idle_mode(uint32_t timer_peripheral)timer_set_disabled_off_state_in_idle_mode1550,46843
void timer_set_break_lock(uint32_t timer_peripheral, uint32_t lock)timer_set_break_lock1569,47462
void timer_set_deadtime(uint32_t timer_peripheral, uint32_t deadtime)timer_set_deadtime1594,48276
void timer_generate_event(uint32_t timer_peripheral, uint32_t event)timer_generate_event1612,48990
uint32_t timer_get_counter(uint32_t timer_peripheral)timer_get_counter1626,49382
void timer_set_counter(uint32_t timer_peripheral, uint32_t count)timer_set_counter1640,49759
void timer_ic_set_filter(uint32_t timer_peripheral, enum tim_ic_id ic,timer_ic_set_filter1659,50449
void timer_ic_set_prescaler(uint32_t timer_peripheral, enum tim_ic_id ic,timer_ic_set_prescaler1692,51433
void timer_ic_set_input(uint32_t timer_peripheral, enum tim_ic_id ic,timer_ic_set_input1736,53022
void timer_ic_enable(uint32_t timer_peripheral, enum tim_ic_id ic)timer_ic_enable1774,54059
void timer_ic_disable(uint32_t timer_peripheral, enum tim_ic_id ic)timer_ic_disable1786,54438
void timer_slave_set_filter(uint32_t timer_peripheral, enum tim_ic_filter flt)timer_slave_set_filter1804,55101
void timer_slave_set_prescaler(uint32_t timer_peripheral, enum tim_ic_psc psc)timer_slave_set_prescaler1819,55605
void timer_slave_set_polarity(uint32_t timer_peripheral, enum tim_et_pol pol)timer_slave_set_polarity1832,56053
void timer_slave_set_mode(uint32_t timer_peripheral, uint8_t mode)timer_slave_set_mode1848,56492
void timer_slave_set_trigger(uint32_t timer_peripheral, uint8_t trigger)timer_slave_set_trigger1861,56912
void timer_slave_set_extclockmode2(uint32_t timer_peripheral,timer_slave_set_extclockmode21874,57337

../../../../libopencm3/lib/stm32/common/pwr_common_v1.c,1116
void pwr_disable_backup_domain_write_protect(void)pwr_disable_backup_domain_write_protect38,1230
void pwr_enable_backup_domain_write_protect(void)pwr_enable_backup_domain_write_protect49,1510
void pwr_enable_power_voltage_detect(uint32_t pvd_level)pwr_enable_power_voltage_detect64,2006
void pwr_disable_power_voltage_detect(void)pwr_disable_power_voltage_detect75,2263
void pwr_clear_standby_flag(void)pwr_clear_standby_flag86,2517
void pwr_clear_wakeup_flag(void)pwr_clear_wakeup_flag97,2756
void pwr_set_standby_mode(void)pwr_set_standby_mode107,2946
void pwr_set_stop_mode(void)pwr_set_stop_mode117,3132
void pwr_voltage_regulator_on_in_stop(void)pwr_voltage_regulator_on_in_stop127,3322
void pwr_voltage_regulator_low_power_in_stop(void)pwr_voltage_regulator_low_power_in_stop137,3534
void pwr_enable_wakeup_pin(void)pwr_enable_wakeup_pin148,3796
void pwr_disable_wakeup_pin(void)pwr_disable_wakeup_pin159,4024
bool pwr_voltage_high(void)pwr_voltage_high174,4428
bool pwr_get_standby_flag(void)pwr_get_standby_flag188,4807
bool pwr_get_wakeup_flag(void)pwr_get_wakeup_flag202,5166

../../../../libopencm3/lib/stm32/common/exti_common_all.c,855
	#define EXTICR_SELECTION_FIELDSIZE	EXTICR_SELECTION_FIELDSIZE33,1171
	#define EXTICR_SELECTION_REG(EXTICR_SELECTION_REG34,1229
	#define EXTICR_SELECTION_FIELDSIZE	EXTICR_SELECTION_FIELDSIZE36,1304
	#define EXTICR_SELECTION_REG(EXTICR_SELECTION_REG37,1362
	#define EXTICR_SELECTION_FIELDSIZE	EXTICR_SELECTION_FIELDSIZE40,1454
	#define EXTICR_SELECTION_REG(EXTICR_SELECTION_REG41,1514
void exti_set_trigger(uint32_t extis, enum exti_trigger_type trig)exti_set_trigger44,1572
void exti_enable_request(uint32_t extis)exti_enable_request62,1905
void exti_disable_request(uint32_t extis)exti_disable_request71,2040
void exti_reset_request(uint32_t extis)exti_reset_request84,2279
uint32_t exti_get_flag_status(uint32_t exti)exti_get_flag_status97,2494
void exti_select_source(uint32_t exti, uint32_t gpioport)exti_select_source112,2834

../../../../libopencm3/lib/stm32/common/desig_common_all.c,194
void desig_get_unique_id_as_string(char *string, unsigned int string_len)desig_get_unique_id_as_string22,823
void desig_get_unique_id_as_dfu(char *string) {desig_get_unique_id_as_dfu43,1333

../../../../libopencm3/lib/stm32/common/crypto_common_f24.c,619
#define CRYP_CR_ALGOMODE_MASK	CRYP_CR_ALGOMODE_MASK37,1136
void crypto_wait_busy(void)crypto_wait_busy42,1248
void crypto_set_key(enum crypto_keysize keysize, uint64_t key[])crypto_set_key52,1491
void crypto_set_iv(uint64_t iv[])crypto_set_iv73,1905
void crypto_set_datatype(enum crypto_datatype datatype)crypto_set_datatype89,2164
void crypto_set_algorithm(enum crypto_mode mode)crypto_set_algorithm100,2428
void crypto_start(void)crypto_start124,3022
void crypto_stop(void)crypto_stop133,3155
uint32_t crypto_process_block(uint32_t *inp, uint32_t *outp, uint32_t length)crypto_process_block152,3763

../../../../libopencm3/lib/stm32/common/adc_common_v2_multi.c,324
void adc_set_sample_time(uint32_t adc, uint8_t channel, uint8_t time)adc_set_sample_time47,1588
void adc_set_sample_time_on_all_channels(uint32_t adc, uint8_t time)adc_set_sample_time_on_all_channels72,2267
void adc_set_regular_sequence(uint32_t adc, uint8_t length, uint8_t channel[])adc_set_regular_sequence100,3153

../../../../libopencm3/lib/stm32/common/exti_common_v2.c,342
uint32_t exti_get_rising_flag_status(uint32_t exti)exti_get_rising_flag_status36,1151
uint32_t exti_get_falling_flag_status(uint32_t exti)exti_get_falling_flag_status46,1373
void exti_reset_rising_request(uint32_t extis)exti_reset_rising_request56,1607
void exti_reset_falling_request(uint32_t extis)exti_reset_falling_request66,1828

../../../../libopencm3/lib/stm32/common/flash_common_idcache.c,351
void flash_dcache_enable(void)flash_dcache_enable27,865
void flash_dcache_disable(void)flash_dcache_disable32,931
void flash_icache_enable(void)flash_icache_enable37,999
void flash_icache_disable(void)flash_icache_disable42,1065
void flash_dcache_reset(void)flash_dcache_reset48,1134
void flash_icache_reset(void)flash_icache_reset53,1200

../../../../libopencm3/lib/stm32/common/cordic_common_v1.c,2771
bool cordic_is_result_ready(void) {cordic_is_result_ready49,1536
void cordic_set_argument_width_32bit(void) {cordic_set_argument_width_32bit59,1828
void cordic_set_argument_width_16bit(void) {cordic_set_argument_width_16bit70,2228
void cordic_set_result_width_32bit(void) {cordic_set_result_width_32bit80,2519
void cordic_set_result_width_16bit(void) {cordic_set_result_width_16bit91,2903
void cordic_set_number_of_arguments_1(void) {cordic_set_number_of_arguments_1102,3316
void cordic_set_number_of_arguments_2(void) {cordic_set_number_of_arguments_2113,3664
void cordic_set_number_of_results_1(void) {cordic_set_number_of_results_1124,4110
void cordic_set_number_of_results_2(void) {cordic_set_number_of_results_2135,4492
void cordic_enable_dma_write(void) {cordic_enable_dma_write145,4776
void cordic_disable_dma_write(void) {cordic_disable_dma_write155,5049
void cordic_enable_dma_read(void) {cordic_enable_dma_read165,5326
void cordic_disable_dma_read(void) {cordic_disable_dma_read175,5594
void cordic_enable_interrupt(void) {cordic_enable_interrupt185,5835
void cordic_set_scaling_factor(uint8_t n) {cordic_set_scaling_factor196,6188
void cordic_set_precision(uint8_t precision) {cordic_set_precision207,6574
void cordic_set_function(uint8_t function) {cordic_set_function217,6901
void cordic_write_16bit_argument(uint16_t argument) {cordic_write_16bit_argument229,7288
void cordic_write_16bit_arguments(uint16_t argument1, uint16_t argument2) {cordic_write_16bit_arguments240,7582
void cordic_write_32bit_argument(uint32_t argument) {cordic_write_32bit_argument252,8021
uint16_t cordic_read_16bit_result(void) {cordic_read_16bit_result263,8294
void cordic_read_16bit_results(uint16_t *result1, uint16_t *result2) {cordic_read_16bit_results275,8639
uint32_t cordic_read_32bit_result(void) {cordic_read_32bit_result287,8929
void cordic_configure_for_cos_16bit(void) {cordic_configure_for_cos_16bit296,9148
void cordic_configure_for_cos_32bit(void) {cordic_configure_for_cos_32bit311,9666
void cordic_configure_for_sin_16bit(void) {cordic_configure_for_sin_16bit326,10181
void cordic_configure_for_sin_32bit(void) {cordic_configure_for_sin_32bit341,10696
int16_t cordic_cos_16bit(int16_t x) {cordic_cos_16bit362,11566
void cordic_cos_16bit_async(int16_t x) {cordic_cos_16bit_async381,12169
int32_t cordic_cos_32bit(int32_t x) {cordic_cos_32bit397,12821
void cordic_cos_32bit_async(int32_t x) {cordic_cos_32bit_async414,13292
int16_t cordic_sin_16bit(int16_t x) {cordic_sin_16bit430,13923
void cordic_sin_16bit_async(int16_t x) {cordic_sin_16bit_async449,14523
int32_t cordic_sin_32bit(int32_t x) {cordic_sin_32bit465,15173
void cordic_sin_32bit_async(int32_t x) {cordic_sin_32bit_async484,15774

../../../../libopencm3/lib/stm32/common/flash_common_f01.c,469
void flash_clear_pgerr_flag(void)flash_clear_pgerr_flag42,1233
void flash_clear_wrprterr_flag(void)flash_clear_wrprterr_flag52,1439
void flash_wait_for_last_operation(void)flash_wait_for_last_operation64,1745
void flash_program_word(uint32_t address, uint32_t data)flash_program_word82,2321
void flash_erase_option_bytes(void)flash_erase_option_bytes96,2813
void flash_program_option_bytes(uint32_t address, uint16_t data)flash_program_option_bytes123,3642

../../../../libopencm3/lib/stm32/common/hash_common_f24.c,554
void hash_set_mode(uint8_t mode)hash_set_mode45,1431
void hash_set_algorithm(uint8_t algorithm)hash_set_algorithm59,1756
void hash_set_data_type(uint8_t datatype)hash_set_data_type73,2105
void hash_set_key_length(uint8_t keylength)hash_set_key_length87,2442
void hash_set_last_word_valid_bits(uint8_t validbits)hash_set_last_word_valid_bits101,2779
void hash_init()hash_init114,3031
void hash_add_data(uint32_t data)hash_add_data127,3282
void hash_digest()hash_digest139,3494
void hash_get_result(uint32_t *data)hash_get_result152,3781

../../../../libopencm3/lib/stm32/common/i2c_common_v1.c,2643
void i2c_peripheral_enable(uint32_t i2c)i2c_peripheral_enable51,1720
void i2c_peripheral_disable(uint32_t i2c)i2c_peripheral_disable65,2150
void i2c_send_start(uint32_t i2c)i2c_send_start80,2628
void i2c_send_stop(uint32_t i2c)i2c_send_stop94,3028
void i2c_clear_stop(uint32_t i2c)i2c_clear_stop106,3344
void i2c_set_own_7bit_slave_address(uint32_t i2c, uint8_t slave)i2c_set_own_7bit_slave_address120,3757
void i2c_set_own_10bit_slave_address(uint32_t i2c, uint16_t slave)i2c_set_own_10bit_slave_address139,4349
void i2c_set_own_7bit_slave_address_two(uint32_t i2c, uint8_t slave)i2c_set_own_7bit_slave_address_two154,4838
void i2c_enable_dual_addressing_mode(uint32_t i2c)i2c_enable_dual_addressing_mode168,5259
void i2c_disable_dual_addressing_mode(uint32_t i2c)i2c_disable_dual_addressing_mode181,5626
void i2c_set_clock_frequency(uint32_t i2c, uint8_t freq)i2c_set_clock_frequency199,6258
void i2c_send_data(uint32_t i2c, uint8_t data)i2c_send_data214,6664
void i2c_set_fast_mode(uint32_t i2c)i2c_set_fast_mode228,7070
void i2c_set_standard_mode(uint32_t i2c)i2c_set_standard_mode242,7482
void i2c_set_ccr(uint32_t i2c, uint16_t freq)i2c_set_ccr262,8202
void i2c_set_trise(uint32_t i2c, uint16_t trise)i2c_set_trise283,8828
void i2c_send_7bit_address(uint32_t i2c, uint8_t slave, uint8_t readwrite)i2c_send_7bit_address297,9267
uint8_t i2c_get_data(uint32_t i2c)i2c_get_data307,9584
void i2c_enable_interrupt(uint32_t i2c, uint32_t interrupt)i2c_enable_interrupt318,9902
void i2c_disable_interrupt(uint32_t i2c, uint32_t interrupt)i2c_disable_interrupt329,10247
void i2c_enable_ack(uint32_t i2c)i2c_enable_ack340,10567
void i2c_disable_ack(uint32_t i2c)i2c_disable_ack351,10863
void i2c_nack_next(uint32_t i2c)i2c_nack_next362,11189
void i2c_nack_current(uint32_t i2c)i2c_nack_current374,11516
void i2c_set_dutycycle(uint32_t i2c, uint32_t dutycycle)i2c_set_dutycycle385,11857
void i2c_enable_dma(uint32_t i2c)i2c_enable_dma399,12222
void i2c_disable_dma(uint32_t i2c)i2c_disable_dma409,12480
void i2c_set_dma_last_transfer(uint32_t i2c)i2c_set_dma_last_transfer419,12750
void i2c_clear_dma_last_transfer(uint32_t i2c)i2c_clear_dma_last_transfer429,13030
static void i2c_write7_v1(uint32_t i2c, int addr, const uint8_t *data, size_t n)i2c_write7_v1434,13114
static void i2c_read7_v1(uint32_t i2c, int addr, uint8_t *res, size_t n)i2c_read7_v1460,13775
void i2c_transfer7(uint32_t i2c, uint8_t addr, const uint8_t *w, size_t wn, uint8_t *r, size_t ri2c_transfer7501,14985
void i2c_set_speed(uint32_t i2c, enum i2c_speeds speed, uint32_t clock_megahz)i2c_set_speed518,15450

../../../../libopencm3/lib/stm32/common/usart_common_all.c,2169
void usart_set_baudrate(uint32_t usart, uint32_t baud)usart_set_baudrate53,1830
void usart_set_databits(uint32_t usart, uint32_t bits)usart_set_databits89,2926
uint32_t usart_get_databits(uint32_t usart)usart_get_databits110,3555
void usart_set_stopbits(uint32_t usart, uint32_t stopbits)usart_set_stopbits129,4031
uint32_t usart_get_stopbits(uint32_t usart)usart_get_stopbits148,4540
void usart_set_parity(uint32_t usart, uint32_t parity)usart_set_parity164,4993
uint32_t usart_get_parity(uint32_t usart)usart_get_parity183,5482
void usart_set_mode(uint32_t usart, uint32_t mode)usart_set_mode199,5927
void usart_set_flow_control(uint32_t usart, uint32_t flowcontrol)usart_set_flow_control218,6464
void usart_enable(uint32_t usart)usart_enable234,6863
void usart_disable(uint32_t usart)usart_disable248,7209
void usart_send_blocking(uint32_t usart, uint16_t data)usart_send_blocking264,7639
uint16_t usart_recv_blocking(uint32_t usart)usart_recv_blocking280,8088
void usart_enable_rx_dma(uint32_t usart)usart_enable_rx_dma300,8549
void usart_disable_rx_dma(uint32_t usart)usart_disable_rx_dma312,8844
void usart_enable_tx_dma(uint32_t usart)usart_enable_tx_dma330,9284
void usart_disable_tx_dma(uint32_t usart)usart_disable_tx_dma342,9582
void usart_enable_rx_interrupt(uint32_t usart)usart_enable_rx_interrupt354,9884
void usart_disable_rx_interrupt(uint32_t usart)usart_disable_rx_interrupt367,10194
void usart_enable_tx_interrupt(uint32_t usart)usart_enable_tx_interrupt379,10507
void usart_disable_tx_interrupt(uint32_t usart)usart_disable_tx_interrupt391,10818
void usart_enable_tx_complete_interrupt(uint32_t usart)usart_enable_tx_complete_interrupt404,11148
void usart_disable_tx_complete_interrupt(uint32_t usart)usart_disable_tx_complete_interrupt417,11485
void usart_enable_idle_interrupt(uint32_t usart)usart_enable_idle_interrupt428,11718
void usart_disable_idle_interrupt(uint32_t usart)usart_disable_idle_interrupt440,12025
void usart_enable_error_interrupt(uint32_t usart)usart_enable_error_interrupt452,12334
void usart_disable_error_interrupt(uint32_t usart)usart_disable_error_interrupt464,12640

../../../../libopencm3/lib/stm32/common/adc_common_f47.c,411
void adc_set_sample_time(uint32_t adc, uint8_t channel, uint8_t time)adc_set_sample_time45,1547
void adc_set_sample_time_on_all_channels(uint32_t adc, uint8_t time)adc_set_sample_time_on_all_channels72,2365
void adc_set_multi_mode(uint32_t mode)adc_set_multi_mode99,3051
void adc_enable_vbat_sensor(void)adc_enable_vbat_sensor110,3371
void adc_disable_vbat_sensor(void)adc_disable_vbat_sensor119,3559

../../../../libopencm3/lib/stm32/common/crc_v2.c,416
void crc_reverse_output_enable()crc_reverse_output_enable38,1166
void crc_reverse_output_disable()crc_reverse_output_disable49,1417
void crc_set_reverse_input(uint32_t reverse_in)crc_set_reverse_input61,1734
void crc_set_polysize(uint32_t polysize)crc_set_polysize75,2099
void crc_set_polynomial(uint32_t polynomial)crc_set_polynomial98,2989
void crc_set_initial(uint32_t initial)crc_set_initial110,3261

../../../../libopencm3/lib/stm32/common/flash_common_f.c,145
void flash_unlock(void)flash_unlock28,860
void flash_lock(void)flash_lock35,985
void flash_clear_eop_flag(void)flash_clear_eop_flag41,1121

../../../../libopencm3/lib/stm32/common/adc_common_v1_multi.c,1466
void adc_power_on(uint32_t adc)adc_power_on102,3975
void adc_set_clk_prescale(uint32_t prescale)adc_set_clk_prescale114,4318
void adc_enable_external_trigger_regular(uint32_t adc, uint32_t trigger,adc_enable_external_trigger_regular133,5060
void adc_disable_external_trigger_regular(uint32_t adc)adc_disable_external_trigger_regular149,5536
void adc_enable_external_trigger_injected(uint32_t adc, uint32_t trigger,adc_enable_external_trigger_injected166,6180
void adc_disable_external_trigger_injected(uint32_t adc)adc_disable_external_trigger_injected182,6661
void adc_set_resolution(uint32_t adc, uint32_t resolution)adc_set_resolution197,7177
void adc_enable_overrun_interrupt(uint32_t adc)adc_enable_overrun_interrupt216,7766
void adc_disable_overrun_interrupt(uint32_t adc)adc_disable_overrun_interrupt227,8062
bool adc_get_overrun_flag(uint32_t adc)adc_get_overrun_flag243,8592
void adc_clear_overrun_flag(uint32_t adc)adc_clear_overrun_flag259,9112
void adc_eoc_after_each(uint32_t adc)adc_eoc_after_each274,9587
void adc_eoc_after_group(uint32_t adc)adc_eoc_after_group288,10010
void adc_set_dma_continue(uint32_t adc)adc_set_dma_continue302,10444
void adc_set_dma_terminate(uint32_t adc)adc_set_dma_terminate316,10843
bool adc_awd(uint32_t adc)adc_awd329,11236
void adc_enable_temperature_sensor(void)adc_enable_temperature_sensor343,11671
void adc_disable_temperature_sensor(void)adc_disable_temperature_sensor355,11978

../../../../libopencm3/lib/stm32/common/fmc_common_f47.c,122
sdram_timing(struct sdram_timing *t) {sdram_timing43,1431
sdram_command(enum fmc_sdram_bank bank,sdram_command63,2107

../../../../libopencm3/lib/stm32/common/dsi_common_f47.c,0

../../../../libopencm3/lib/stm32/common/dac_common_all.c,1129
void dac_enable(uint32_t dac, int channel)dac_enable137,5628
void dac_disable(uint32_t dac, int channel)dac_disable159,6090
void dac_dma_enable(uint32_t dac, int channel)dac_dma_enable185,6731
void dac_dma_disable(uint32_t dac, int channel)dac_dma_disable209,7243
void dac_trigger_enable(uint32_t dac, int channel)dac_trigger_enable236,8002
void dac_trigger_disable(uint32_t dac, int channel)dac_trigger_disable260,8522
void dac_set_trigger_source(uint32_t dac, uint32_t source)dac_set_trigger_source287,9214
void dac_set_waveform_generation(uint32_t dac, int channel, enum dac_wave wave)dac_set_waveform_generation302,9786
void dac_disable_waveform_generation(uint32_t dac, int channel)dac_disable_waveform_generation332,10678
void dac_set_waveform_characteristics(uint32_t dac, int channel, int mamp)dac_set_waveform_characteristics356,11745
void dac_load_data_buffer_single(uint32_t dac, uint16_t data,dac_load_data_buffer_single393,12891
void dac_load_data_buffer_dual(uint32_t dac,dac_load_data_buffer_dual441,14102
void dac_software_trigger(uint32_t dac, int channel)dac_software_trigger470,14857

../../../../libopencm3/lib/stm32/common/rtc_common_l1f024.c,1769
static uint8_t _rtc_dec_to_bcd(uint8_t dec)_rtc_dec_to_bcd31,981
void rtc_set_prescaler(uint32_t sync, uint32_t async)rtc_set_prescaler42,1245
void rtc_wait_for_synchro(void)rtc_wait_for_synchro58,1777
void rtc_unlock(void)rtc_unlock76,2133
void rtc_lock(void)rtc_lock86,2328
void rtc_set_wakeup_time(uint16_t wkup_time, uint8_t rtc_cr_wucksel)rtc_set_wakeup_time95,2504
void rtc_clear_wakeup_flag(void)rtc_clear_wakeup_flag125,3651
void rtc_set_init_flag(void)rtc_set_init_flag135,3912
void rtc_clear_init_flag(void)rtc_clear_init_flag145,4179
bool rtc_init_flag_is_ready(void)rtc_init_flag_is_ready155,4463
void rtc_wait_for_init_ready(void)rtc_wait_for_init_ready165,4766
void rtc_enable_bypass_shadow_register(void)rtc_enable_bypass_shadow_register175,5046
void rtc_disable_bypass_shadow_register(void)rtc_disable_bypass_shadow_register185,5329
void rtc_set_am_format(void)rtc_set_am_format195,5629
void rtc_set_pm_format(void)rtc_set_pm_format205,5908
void rtc_calendar_set_year(uint8_t year)rtc_calendar_set_year218,6262
void rtc_calendar_set_weekday(enum rtc_weekday rtc_dr_wdu)rtc_calendar_set_weekday231,6749
void rtc_calendar_set_month(uint8_t month)rtc_calendar_set_month242,7105
void rtc_calendar_set_day(uint8_t day)rtc_calendar_set_day255,7600
void rtc_calendar_set_date(uint8_t year, uint8_t month, uint8_t day, enum rtc_weekday rtc_dr_wdurtc_calendar_set_date271,8181
void rtc_time_set_hour(uint8_t hour, bool use_am_notation)rtc_time_set_hour287,8725
void rtc_time_set_minute(uint8_t minute)rtc_time_set_minute306,9318
void rtc_time_set_second(uint8_t second)rtc_time_set_second319,9822
void rtc_time_set_time(uint8_t hour, uint8_t minute, uint8_t second, bool use_am_notation)rtc_time_set_time332,10305

../../../../libopencm3/lib/stm32/common/adc_common_v1.c,3631
void adc_power_off(uint32_t adc)adc_power_off108,4364
void adc_enable_analog_watchdog_regular(uint32_t adc)adc_enable_analog_watchdog_regular123,4787
void adc_disable_analog_watchdog_regular(uint32_t adc)adc_disable_analog_watchdog_regular135,5108
void adc_enable_analog_watchdog_injected(uint32_t adc)adc_enable_analog_watchdog_injected150,5644
void adc_disable_analog_watchdog_injected(uint32_t adc)adc_disable_analog_watchdog_injected161,5967
void adc_enable_discontinuous_mode_regular(uint32_t adc, uint8_t length)adc_enable_discontinuous_mode_regular182,6887
void adc_disable_discontinuous_mode_regular(uint32_t adc)adc_disable_discontinuous_mode_regular197,7322
void adc_enable_discontinuous_mode_injected(uint32_t adc)adc_enable_discontinuous_mode_injected212,7839
void adc_disable_discontinuous_mode_injected(uint32_t adc)adc_disable_discontinuous_mode_injected223,8169
void adc_enable_automatic_injected_group_conversion(uint32_t adc)adc_enable_automatic_injected_group_conversion239,8674
void adc_disable_automatic_injected_group_conversion(uint32_t adc)adc_disable_automatic_injected_group_conversion251,9042
void adc_enable_analog_watchdog_on_all_channels(uint32_t adc)adc_enable_analog_watchdog_on_all_channels272,9858
void adc_enable_analog_watchdog_on_selected_channel(uint32_t adc,adc_enable_analog_watchdog_on_selected_channel294,10790
void adc_enable_scan_mode(uint32_t adc)adc_enable_scan_mode317,11508
void adc_disable_scan_mode(uint32_t adc)adc_disable_scan_mode328,11783
void adc_enable_eoc_interrupt_injected(uint32_t adc)adc_enable_eoc_interrupt_injected339,12086
void adc_disable_eoc_interrupt_injected(uint32_t adc)adc_disable_eoc_interrupt_injected350,12403
void adc_enable_awd_interrupt(uint32_t adc)adc_enable_awd_interrupt361,12710
void adc_disable_awd_interrupt(uint32_t adc)adc_disable_awd_interrupt372,13006
void adc_enable_eoc_interrupt(uint32_t adc)adc_enable_eoc_interrupt384,13314
void adc_disable_eoc_interrupt(uint32_t adc)adc_disable_eoc_interrupt395,13620
void adc_set_left_aligned(uint32_t adc)adc_set_left_aligned408,13915
void adc_set_right_aligned(uint32_t adc)adc_set_right_aligned420,14204
bool adc_eoc(uint32_t adc)adc_eoc435,14624
bool adc_eoc_injected(uint32_t adc)adc_eoc_injected449,15052
uint32_t adc_read_regular(uint32_t adc)adc_read_regular465,15620
uint32_t adc_read_injected(uint32_t adc, uint8_t reg)adc_read_injected483,16266
void adc_set_continuous_conversion_mode(uint32_t adc)adc_set_continuous_conversion_mode507,16862
void adc_set_single_conversion_mode(uint32_t adc)adc_set_single_conversion_mode523,17254
void adc_set_watchdog_high_threshold(uint32_t adc, uint16_t threshold)adc_set_watchdog_high_threshold535,17623
void adc_set_watchdog_low_threshold(uint32_t adc, uint16_t threshold)adc_set_watchdog_low_threshold551,18078
void adc_set_regular_sequence(uint32_t adc, uint8_t length, uint8_t channel[])adc_set_regular_sequence574,18866
void adc_set_injected_sequence(uint32_t adc, uint8_t length, uint8_t channel[])adc_set_injected_sequence630,20507
void adc_set_injected_offset(uint32_t adc, uint8_t reg, uint32_t offset)adc_set_injected_offset662,21398
void adc_start_conversion_regular(uint32_t adc)adc_start_conversion_regular695,22296
void adc_start_conversion_injected(uint32_t adc)adc_start_conversion_injected719,23142
void adc_enable_dma(uint32_t adc)adc_enable_dma735,23572
void adc_disable_dma(uint32_t adc)adc_disable_dma746,23844
bool adc_get_flag(uint32_t adc, uint32_t flag)adc_get_flag759,24208
void adc_clear_flag(uint32_t adc, uint32_t flag)adc_clear_flag771,24554

../../../../libopencm3/lib/stm32/common/dma_common_f24.c,4542
void dma_stream_reset(uint32_t dma, uint8_t stream)dma_stream_reset62,2463
void dma_clear_interrupt_flags(uint32_t dma, uint8_t stream,dma_clear_interrupt_flags97,3663
bool dma_get_interrupt_flag(uint32_t dma, uint8_t stream, uint32_t interrupt)dma_get_interrupt_flag123,4477
void dma_set_transfer_mode(uint32_t dma, uint8_t stream, uint32_t direction)dma_set_transfer_mode151,5539
void dma_set_priority(uint32_t dma, uint8_t stream, uint32_t prio)dma_set_priority179,6560
void dma_set_memory_size(uint32_t dma, uint8_t stream, uint32_t mem_size)dma_set_memory_size198,7285
void dma_set_peripheral_size(uint32_t dma, uint8_t stream,dma_set_peripheral_size219,8107
void dma_enable_memory_increment_mode(uint32_t dma, uint8_t stream)dma_enable_memory_increment_mode239,8866
void dma_disable_memory_increment_mode(uint32_t dma, uint8_t stream)dma_disable_memory_increment_mode253,9346
void dma_enable_peripheral_increment_mode(uint32_t dma, uint8_t stream)dma_enable_peripheral_increment_mode271,10063
void dma_disable_peripheral_increment_mode(uint32_t dma, uint8_t stream)dma_disable_peripheral_increment_mode286,10621
void dma_enable_fixed_peripheral_increment_mode(uint32_t dma, uint8_t stream)dma_enable_fixed_peripheral_increment_mode304,11296
void dma_enable_circular_mode(uint32_t dma, uint8_t stream)dma_enable_circular_mode326,12176
void dma_channel_select(uint32_t dma, uint8_t stream, uint32_t channel)dma_channel_select345,12873
void dma_set_memory_burst(uint32_t dma, uint8_t stream, uint32_t burst)dma_set_memory_burst363,13518
void dma_set_peripheral_burst(uint32_t dma, uint8_t stream, uint32_t burst)dma_set_peripheral_burst382,14244
void dma_set_initial_target(uint32_t dma, uint8_t stream, uint8_t memory)dma_set_initial_target401,14949
uint8_t dma_get_target(uint32_t dma, uint8_t stream)dma_get_target424,15786
void dma_enable_double_buffer_mode(uint32_t dma, uint8_t stream)dma_enable_double_buffer_mode448,16541
void dma_disable_double_buffer_mode(uint32_t dma, uint8_t stream)dma_disable_double_buffer_mode460,16924
void dma_set_peripheral_flow_control(uint32_t dma, uint8_t stream)dma_set_peripheral_flow_control477,17537
void dma_set_dma_flow_control(uint32_t dma, uint8_t stream)dma_set_dma_flow_control493,18064
void dma_enable_transfer_error_interrupt(uint32_t dma, uint8_t stream)dma_enable_transfer_error_interrupt505,18454
void dma_disable_transfer_error_interrupt(uint32_t dma, uint8_t stream)dma_disable_transfer_error_interrupt518,18904
void dma_enable_half_transfer_interrupt(uint32_t dma, uint8_t stream)dma_enable_half_transfer_interrupt530,19312
void dma_disable_half_transfer_interrupt(uint32_t dma, uint8_t stream)dma_disable_half_transfer_interrupt543,19769
void dma_enable_transfer_complete_interrupt(uint32_t dma, uint8_t stream)dma_enable_transfer_complete_interrupt555,20171
void dma_disable_transfer_complete_interrupt(uint32_t dma, uint8_t stream)dma_disable_transfer_complete_interrupt568,20627
void dma_enable_direct_mode_error_interrupt(uint32_t dma, uint8_t stream)dma_enable_direct_mode_error_interrupt580,21033
void dma_disable_direct_mode_error_interrupt(uint32_t dma, uint8_t stream)dma_disable_direct_mode_error_interrupt593,21491
void dma_enable_fifo_error_interrupt(uint32_t dma, uint8_t stream)dma_enable_fifo_error_interrupt605,21884
void dma_disable_fifo_error_interrupt(uint32_t dma, uint8_t stream)dma_disable_fifo_error_interrupt618,22321
uint32_t dma_fifo_status(uint32_t dma, uint8_t stream)dma_fifo_status634,22885
void dma_enable_direct_mode(uint32_t dma, uint8_t stream)dma_enable_direct_mode650,23425
void dma_enable_fifo_mode(uint32_t dma, uint8_t stream)dma_enable_fifo_mode664,23822
void dma_set_fifo_threshold(uint32_t dma, uint8_t stream, uint32_t threshold)dma_set_fifo_threshold680,24351
void dma_enable_stream(uint32_t dma, uint8_t stream)dma_enable_stream693,24799
void dma_disable_stream(uint32_t dma, uint8_t stream)dma_disable_stream707,25231
void dma_set_peripheral_address(uint32_t dma, uint8_t stream, uint32_t address)dma_set_peripheral_address726,25925
void dma_set_memory_address(uint32_t dma, uint8_t stream, uint32_t address)dma_set_memory_address748,26770
void dma_set_memory_address_1(uint32_t dma, uint8_t stream, uint32_t address)dma_set_memory_address_1770,27634
uint16_t dma_get_number_of_data(uint32_t dma, uint8_t stream)dma_get_number_of_data788,28260
void dma_set_number_of_data(uint32_t dma, uint8_t stream, uint16_t number)dma_set_number_of_data805,28841

../../../../libopencm3/lib/stm32/common/spi_common_v2.c,618
int spi_init_master(uint32_t spi, uint32_t br, uint32_t cpol, uint32_t cpha,spi_init_master76,2898
void spi_send8(uint32_t spi, uint8_t data)spi_send897,3512
uint8_t spi_read8(uint32_t spi)spi_read8105,3656
void spi_set_crcl_8bit(uint32_t spi)spi_set_crcl_8bit119,3991
void spi_set_crcl_16bit(uint32_t spi)spi_set_crcl_16bit130,4267
void spi_set_data_size(uint32_t spi, uint16_t data_s)spi_set_data_size141,4508
void spi_fifo_reception_threshold_8bit(uint32_t spi)spi_fifo_reception_threshold_8bit153,4866
void spi_fifo_reception_threshold_16bit(uint32_t spi)spi_fifo_reception_threshold_16bit164,5167

../../../../libopencm3/lib/stm32/common/usart_common_f124.c,342
void usart_send(uint32_t usart, uint16_t data)usart_send45,1399
uint16_t usart_recv(uint32_t usart)usart_recv62,1856
void usart_wait_send_ready(uint32_t usart)usart_wait_send_ready78,2281
void usart_wait_recv_ready(uint32_t usart)usart_wait_recv_ready93,2745
bool usart_get_flag(uint32_t usart, uint32_t flag)usart_get_flag108,3207

../../../../libopencm3/lib/stm32/common/ltdc_common_f47.c,211
void ltdc_set_tft_sync_timings(uint16_t sync_width,    uint16_t sync_height,ltdc_set_tft_sync_timings41,1256
void ltdc_setup_windowing(uint8_t layer_number, uint16_t h_back_porch,ltdc_setup_windowing82,2681

../../../../libopencm3/lib/stm32/common/desig_common_v1.c,134
uint16_t desig_get_flash_size(void)desig_get_flash_size22,823
void desig_get_unique_id(uint32_t *result)desig_get_unique_id27,910

../../../../libopencm3/lib/stm32/common/adc_common_v2.c,2459
bool adc_eoc(uint32_t adc)adc_eoc49,1621
bool adc_eos(uint32_t adc)adc_eos63,1980
void adc_power_on_async(uint32_t adc)adc_power_on_async73,2172
bool adc_is_power_on(uint32_t adc)adc_is_power_on84,2418
void adc_power_on(uint32_t adc)adc_power_on94,2613
void adc_power_off_async(uint32_t adc)adc_power_off_async108,3006
bool adc_is_power_off(uint32_t adc)adc_is_power_off132,3495
void adc_power_off(uint32_t adc)adc_power_off144,3796
void adc_calibrate_async(uint32_t adc)adc_calibrate_async156,4066
bool adc_is_calibrating(uint32_t adc)adc_is_calibrating166,4291
void adc_calibrate(uint32_t adc)adc_calibrate175,4493
void adc_set_continuous_conversion_mode(uint32_t adc)adc_set_continuous_conversion_mode189,4876
void adc_set_single_conversion_mode(uint32_t adc)adc_set_single_conversion_mode201,5176
void adc_set_resolution(uint32_t adc, uint16_t resolution)adc_set_resolution214,5573
void adc_set_left_aligned(uint32_t adc)adc_set_left_aligned223,5830
void adc_set_right_aligned(uint32_t adc)adc_set_right_aligned232,6034
void adc_enable_dma(uint32_t adc)adc_enable_dma241,6231
void adc_disable_dma(uint32_t adc)adc_disable_dma250,6421
void adc_enable_overrun_interrupt(uint32_t adc)adc_enable_overrun_interrupt263,6839
void adc_disable_overrun_interrupt(uint32_t adc)adc_disable_overrun_interrupt272,7047
bool adc_get_overrun_flag(uint32_t adc)adc_get_overrun_flag285,7457
void adc_clear_overrun_flag(uint32_t adc)adc_clear_overrun_flag299,7862
void adc_enable_eoc_interrupt(uint32_t adc)adc_enable_eoc_interrupt308,8074
void adc_disable_eoc_interrupt(uint32_t adc)adc_disable_eoc_interrupt317,8292
uint32_t adc_read_regular(uint32_t adc)adc_read_regular331,8669
void adc_enable_temperature_sensor(void)adc_enable_temperature_sensor342,8935
void adc_disable_temperature_sensor(void)adc_disable_temperature_sensor351,9099
void adc_enable_vrefint(void)adc_enable_vrefint363,9437
void adc_disable_vrefint(void)adc_disable_vrefint372,9589
void adc_start_conversion_regular(uint32_t adc)adc_start_conversion_regular386,10069
void adc_enable_dma_circular_mode(uint32_t adc)adc_enable_dma_circular_mode398,10398
void adc_disable_dma_circular_mode(uint32_t adc)adc_disable_dma_circular_mode407,10617
void adc_enable_delayed_conversion_mode(uint32_t adc)adc_enable_delayed_conversion_mode416,10820
void adc_disable_delayed_conversion_mode(uint32_t adc)adc_disable_delayed_conversion_mode425,11027

../../../../libopencm3/lib/stm32/common/st_usbfs_core.c,1033
uint8_t st_usbfs_force_nak[8];st_usbfs_force_nak30,1165
struct _usbd_device st_usbfs_dev;st_usbfs_dev31,1196
void st_usbfs_set_address(usbd_device *dev, uint8_t addr)st_usbfs_set_address33,1231
uint16_t st_usbfs_set_ep_rx_bufsize(usbd_device *dev, uint8_t ep, uint32_t size)st_usbfs_set_ep_rx_bufsize48,1718
void st_usbfs_ep_setup(usbd_device *dev, uint8_t addr, uint8_t type,st_usbfs_ep_setup80,2748
void st_usbfs_endpoints_reset(usbd_device *dev)st_usbfs_endpoints_reset124,3962
void st_usbfs_ep_stall_set(usbd_device *dev, uint8_t addr,st_usbfs_ep_stall_set136,4245
uint8_t st_usbfs_ep_stall_get(usbd_device *dev, uint8_t addr)st_usbfs_ep_stall_get166,4879
void st_usbfs_ep_nak_set(usbd_device *dev, uint8_t addr, uint8_t nak)st_usbfs_ep_nak_set183,5195
uint16_t st_usbfs_ep_write_packet(usbd_device *dev, uint8_t addr,st_usbfs_ep_write_packet200,5533
uint16_t st_usbfs_ep_read_packet(usbd_device *dev, uint8_t addr,st_usbfs_ep_read_packet217,5911
void st_usbfs_poll(usbd_device *dev)st_usbfs_poll236,6349

../../../../libopencm3/lib/stm32/common/usart_common_fifos.c,1183
void usart_enable_fifos(uint32_t usart) {usart_enable_fifos20,763
void usart_disable_fifos(uint32_t usart) {usart_disable_fifos24,847
void usart_enable_tx_fifo_empty_interrupt(uint32_t usart) {usart_enable_tx_fifo_empty_interrupt28,933
void usart_disable_tx_fifo_empty_interrupt(uint32_t usart) {usart_disable_tx_fifo_empty_interrupt32,1035
void usart_enable_tx_fifo_threshold_interrupt(uint32_t usart) {usart_enable_tx_fifo_threshold_interrupt36,1139
void usart_disable_tx_fifo_threshold_interrupt(uint32_t usart) {usart_disable_tx_fifo_threshold_interrupt40,1245
void usart_set_tx_fifo_threshold(uint32_t usart,usart_set_tx_fifo_threshold44,1353
void usart_enable_rx_fifo_full_interrupt(uint32_t usart) {usart_enable_rx_fifo_full_interrupt51,1610
void usart_disable_rx_fifo_full_interrupt(uint32_t usart) {usart_disable_rx_fifo_full_interrupt55,1711
void usart_enable_rx_fifo_threshold_interrupt(uint32_t usart) {usart_enable_rx_fifo_threshold_interrupt59,1814
void usart_disable_rx_fifo_threshold_interrupt(uint32_t usart) {usart_disable_rx_fifo_threshold_interrupt63,1920
void usart_set_rx_fifo_threshold(uint32_t usart,usart_set_rx_fifo_threshold67,2028

../../../../libopencm3/lib/stm32/common/gpio_common_all.c,519
void gpio_set(uint32_t gpioport, uint16_t gpios)gpio_set41,1402
void  gpio_clear(uint32_t gpioport, uint16_t gpios)gpio_clear56,1907
uint16_t gpio_get(uint32_t gpioport, uint16_t gpios)gpio_get71,2458
void gpio_toggle(uint32_t gpioport, uint16_t gpios)gpio_toggle87,3017
uint16_t gpio_port_read(uint32_t gpioport)gpio_port_read102,3520
void gpio_port_write(uint32_t gpioport, uint16_t data)gpio_port_write115,3900
void gpio_port_config_lock(uint32_t gpioport, uint16_t gpios)gpio_port_config_lock132,4506

../../../../libopencm3/lib/stm32/common/usart_common_v2.c,1461
void usart_enable_data_inversion(uint32_t usart)usart_enable_data_inversion41,1362
void usart_disable_data_inversion(uint32_t usart)usart_disable_data_inversion56,1818
void usart_enable_tx_inversion(uint32_t usart)usart_enable_tx_inversion70,2260
void usart_disable_tx_inversion(uint32_t usart)usart_disable_tx_inversion84,2713
void usart_enable_rx_inversion(uint32_t usart)usart_enable_rx_inversion98,3145
void usart_disable_rx_inversion(uint32_t usart)usart_disable_rx_inversion112,3592
void usart_enable_halfduplex(uint32_t usart)usart_enable_halfduplex135,4406
void usart_disable_halfduplex(uint32_t usart)usart_disable_halfduplex147,4753
void usart_set_rx_timeout_value(uint32_t usart, uint32_t value)usart_set_rx_timeout_value166,5497
void usart_enable_rx_timeout(uint32_t usart)usart_enable_rx_timeout182,6046
void usart_disable_rx_timeout(uint32_t usart)usart_disable_rx_timeout195,6466
void usart_enable_rx_timeout_interrupt(uint32_t usart)usart_enable_rx_timeout_interrupt211,6975
void usart_disable_rx_timeout_interrupt(uint32_t usart)usart_disable_rx_timeout_interrupt224,7406
void usart_send(uint32_t usart, uint16_t data)usart_send237,7759
uint16_t usart_recv(uint32_t usart)usart_recv254,8238
void usart_wait_send_ready(uint32_t usart)usart_wait_send_ready270,8682
void usart_wait_recv_ready(uint32_t usart)usart_wait_recv_ready285,9162
bool usart_get_flag(uint32_t usart, uint32_t flag)usart_get_flag300,9643

../../../../libopencm3/lib/stm32/common/gpio_common_f0234.c,306
void gpio_mode_setup(uint32_t gpioport, uint8_t mode, uint8_t pull_up_down,gpio_mode_setup89,3331
void gpio_set_output_options(uint32_t gpioport, uint8_t otype, uint8_t speed,gpio_set_output_options132,4625
void gpio_set_af(uint32_t gpioport, uint8_t alt_func_num, uint16_t gpios)gpio_set_af178,6095

../../../../libopencm3/lib/stm32/common/flash_common_all.c,248
void flash_prefetch_enable(void)flash_prefetch_enable26,853
void flash_prefetch_disable(void)flash_prefetch_disable31,923
void flash_set_ws(uint32_t ws)flash_set_ws36,995
void flash_unlock_option_bytes(void)flash_unlock_option_bytes46,1196

../../../../libopencm3/lib/stm32/common/flash_common_l01.c,787
void flash_unlock_pecr(void)flash_unlock_pecr39,1228
void flash_lock_pecr(void)flash_lock_pecr45,1336
void flash_unlock_progmem(void)flash_unlock_progmem56,1585
void flash_lock_progmem(void)flash_lock_progmem62,1702
void flash_lock_option_bytes(void)flash_lock_option_bytes67,1772
void flash_unlock(void)flash_unlock75,1894
void flash_lock(void)flash_lock85,2045
void flash_unlock_acr(void)flash_unlock_acr94,2201
void flash_erase_page(uint32_t page_address)flash_erase_page100,2308
void flash_program_half_page(uint32_t *dst, void *buf)flash_program_half_page111,2732
void eeprom_program_word(uint32_t address, uint32_t data)eeprom_program_word131,3349
void eeprom_program_words(uint32_t address, uint32_t *data, int length_in_words)eeprom_program_words150,3925

../../../../libopencm3/lib/stm32/common/dmamux.c,3230
void dmamux_reset_dma_channel(uint32_t dmamux, uint8_t channel)dmamux_reset_dma_channel37,1298
void dmamux_set_dma_channel_request(uint32_t dmamux, uint8_t channel, uint8_t request_id)dmamux_set_dma_channel_request53,1927
uint8_t dmamux_get_dma_channel_request(uint32_t dmamux, uint8_t channel)dmamux_get_dma_channel_request68,2577
void dmamux_enable_dma_request_event_generation(uint32_t dmamux, uint8_t channel)dmamux_enable_dma_request_event_generation79,3017
void dmamux_disable_dma_request_event_generation(uint32_t dmamux, uint8_t channel)dmamux_disable_dma_request_event_generation90,3417
void dmamux_set_dma_request_sync_input(uint32_t dmamux, uint8_t channel, uint8_t sync_input_id)dmamux_set_dma_request_sync_input105,4016
void dmamux_set_dma_request_sync_pol(uint32_t dmamux, uint8_t channel, uint8_t polarity)dmamux_set_dma_request_sync_pol123,4819
void dmamux_enable_dma_request_sync(uint32_t dmamux, uint8_t channel)dmamux_enable_dma_request_sync141,5600
void dmamux_disable_dma_request_sync(uint32_t dmamux, uint8_t channel)dmamux_disable_dma_request_sync152,5986
void dmamux_set_dma_request_sync_nbreq(uint32_t dmamux, uint8_t channel, uint8_t nbreq)dmamux_set_dma_request_sync_nbreq167,6613
void dmamux_enable_dma_request_sync_overrun_interrupt(uint32_t dmamux, uint8_t channel)dmamux_enable_dma_request_sync_overrun_interrupt181,7193
void dmamux_disable_dma_request_sync_overrun_interrupt(uint32_t dmamux, uint8_t channel)dmamux_disable_dma_request_sync_overrun_interrupt192,7601
uint32_t dmamux_get_dma_request_sync_overrun(uint32_t dmamux, uint8_t channel)dmamux_get_dma_request_sync_overrun206,8161
void dmamux_clear_dma_request_sync_overrun(uint32_t dmamux, uint8_t channel)dmamux_clear_dma_request_sync_overrun219,8657
void dmamux_reset_request_generator_channel(uint32_t dmamux, uint8_t rg_channel)dmamux_reset_request_generator_channel232,9141
void dmamux_enable_request_generator(uint32_t dmamux, uint8_t rg_channel)dmamux_enable_request_generator247,9768
void dmamux_disable_request_generator(uint32_t dmamux, uint8_t rg_channel)dmamux_disable_request_generator258,10189
void dmamux_set_request_generator_trigger(uint32_t dmamux, uint8_t rg_channel, uint8_t sig_id)dmamux_set_request_generator_trigger273,10818
void dmamux_set_request_generator_trigger_pol(uint32_t dmamux, uint8_t rg_channel, uint8_t polardmamux_set_request_generator_trigger_pol290,11605
void dmamux_set_request_generator_trigger_gnbreq(uint32_t dmamux, uint8_t rg_channel, uint8_t gndmamux_set_request_generator_trigger_gnbreq308,12423
void dmamux_enable_request_generator_trigger_overrun_interrupt(uint32_t dmamux, uint8_t rg_channdmamux_enable_request_generator_trigger_overrun_interrupt322,13076
void dmamux_disable_request_generator_trigger_overrun_interrupt(uint32_t dmamux, uint8_t rg_chandmamux_disable_request_generator_trigger_overrun_interrupt333,13542
uint32_t dmamux_get_request_generator_trigger_overrun_interrupt(uint32_t dmamux, uint8_t rg_chandmamux_get_request_generator_trigger_overrun_interrupt347,14169
void dmamux_clear_request_generator_trigger_overrun_interrupt(uint32_t dmamux, uint8_t rg_channedmamux_clear_request_generator_trigger_overrun_interrupt361,14736

../../../../libopencm3/lib/stm32/common/timer_common_f0234.c,103
void timer_ic_set_polarity(uint32_t timer_peripheral, enum tim_ic_id ic,timer_ic_set_polarity39,1301

../../../../libopencm3/lib/stm32/common/flash_common_f24.c,1073
static inline void flash_set_program_size(uint32_t psize)flash_set_program_size38,1321
void flash_clear_pgaerr_flag(void)flash_clear_pgaerr_flag49,1634
void flash_clear_pgperr_flag(void)flash_clear_pgperr_flag56,1753
void flash_clear_wrperr_flag(void)flash_clear_wrperr_flag66,1954
void flash_lock_option_bytes(void)flash_lock_option_bytes78,2230
void flash_program_double_word(uint32_t address, uint64_t data)flash_program_double_word94,2702
void flash_program_word(uint32_t address, uint32_t data)flash_program_word124,3544
void flash_program_half_word(uint32_t address, uint16_t data)flash_program_half_word154,4375
void flash_program_byte(uint32_t address, uint8_t data)flash_program_byte179,5054
void flash_program(uint32_t address, const uint8_t *data, uint32_t len)flash_program205,5760
void flash_erase_sector(uint8_t sector, uint32_t program_size)flash_erase_sector229,6544
void flash_erase_all_sectors(uint32_t program_size)flash_erase_all_sectors258,7338
void flash_program_option_bytes(uint32_t data)flash_program_option_bytes279,7945

../../../../libopencm3/lib/stm32/common/i2c_common_v2.c,3225
void i2c_peripheral_enable(uint32_t i2c)i2c_peripheral_enable33,1082
void i2c_peripheral_disable(uint32_t i2c)i2c_peripheral_disable48,1529
void i2c_send_start(uint32_t i2c)i2c_send_start63,2024
void i2c_send_stop(uint32_t i2c)i2c_send_stop77,2438
void i2c_clear_stop(uint32_t i2c)i2c_clear_stop89,2765
void i2c_set_own_7bit_slave_address(uint32_t i2c, uint8_t slave)i2c_set_own_7bit_slave_address103,3193
void i2c_set_own_10bit_slave_address(uint32_t i2c, uint16_t slave)i2c_set_own_10bit_slave_address118,3701
void i2c_send_data(uint32_t i2c, uint8_t data)i2c_send_data130,4069
uint8_t i2c_get_data(uint32_t i2c)i2c_get_data140,4335
void i2c_enable_analog_filter(uint32_t i2c)i2c_enable_analog_filter145,4405
void i2c_disable_analog_filter(uint32_t i2c)i2c_disable_analog_filter150,4488
void i2c_set_digital_filter(uint32_t i2c, uint8_t dnf_setting)i2c_set_digital_filter163,4883
void i2c_set_prescaler(uint32_t i2c, uint8_t presc)i2c_set_prescaler170,5099
void i2c_set_data_setup_time(uint32_t i2c, uint8_t s_time)i2c_set_data_setup_time176,5265
void i2c_set_data_hold_time(uint32_t i2c, uint8_t h_time)i2c_set_data_hold_time182,5441
void i2c_set_scl_high_period(uint32_t i2c, uint8_t period)i2c_set_scl_high_period188,5616
void i2c_set_scl_low_period(uint32_t i2c, uint8_t period)i2c_set_scl_low_period194,5788
void i2c_enable_stretching(uint32_t i2c)i2c_enable_stretching200,5959
void i2c_disable_stretching(uint32_t i2c)i2c_disable_stretching205,6042
void i2c_set_7bit_addr_mode(uint32_t i2c)i2c_set_7bit_addr_mode210,6125
void i2c_set_10bit_addr_mode(uint32_t i2c)i2c_set_10bit_addr_mode215,6205
void i2c_set_7bit_address(uint32_t i2c, uint8_t addr)i2c_set_7bit_address220,6285
void i2c_set_10bit_address(uint32_t i2c, uint16_t addr)i2c_set_10bit_address226,6456
void i2c_set_write_transfer_dir(uint32_t i2c)i2c_set_write_transfer_dir232,6632
void i2c_set_read_transfer_dir(uint32_t i2c)i2c_set_read_transfer_dir237,6717
void i2c_set_bytes_to_transfer(uint32_t i2c, uint32_t n_bytes)i2c_set_bytes_to_transfer242,6800
bool i2c_is_start(uint32_t i2c)i2c_is_start248,6968
void i2c_enable_autoend(uint32_t i2c)i2c_enable_autoend253,7045
void i2c_disable_autoend(uint32_t i2c)i2c_disable_autoend258,7122
bool i2c_nack(uint32_t i2c)i2c_nack263,7201
bool i2c_busy(uint32_t i2c)i2c_busy268,7274
bool i2c_transmit_int_status(uint32_t i2c)i2c_transmit_int_status273,7346
bool i2c_transfer_complete(uint32_t i2c)i2c_transfer_complete278,7433
bool i2c_received_data(uint32_t i2c)i2c_received_data283,7516
void i2c_enable_interrupt(uint32_t i2c, uint32_t interrupt)i2c_enable_interrupt295,7857
void i2c_disable_interrupt(uint32_t i2c, uint32_t interrupt)i2c_disable_interrupt306,8211
void i2c_enable_rxdma(uint32_t i2c)i2c_enable_rxdma316,8508
void i2c_disable_rxdma(uint32_t i2c)i2c_disable_rxdma326,8786
void i2c_enable_txdma(uint32_t i2c)i2c_enable_txdma336,9068
void i2c_disable_txdma(uint32_t i2c)i2c_disable_txdma346,9349
void i2c_transfer7(uint32_t i2c, uint8_t addr, const uint8_t *w, size_t wn, uint8_t *r, size_t ri2c_transfer7362,9861
void i2c_set_speed(uint32_t i2c, enum i2c_speeds speed, uint32_t clock_megahz)i2c_set_speed420,11365

../../../../libopencm3/lib/stm32/common/opamp_common_v1.c,340
bool opamp_read_outcal(uint32_t base)opamp_read_outcal26,853
void opamp_tcm_enable(uint32_t base)opamp_tcm_enable32,975
void opamp_tcm_disable(uint32_t base)opamp_tcm_disable37,1055
void opamp_vps_select(uint32_t base, uint32_t vps)opamp_vps_select42,1137
void opamp_vms_select(uint32_t base, uint32_t vms)opamp_vms_select49,1321

../../../../libopencm3/lib/stm32/common/spi_common_all.c,3331
void spi_enable(uint32_t spi)spi_enable70,2423
void spi_disable(uint32_t spi)spi_disable84,2752
uint16_t spi_clean_disable(uint32_t spi)spi_clean_disable104,3353
void spi_write(uint32_t spi, uint16_t data)spi_write131,3976
void spi_send(uint32_t spi, uint16_t data)spi_send147,4458
uint16_t spi_read(uint32_t spi)spi_read165,4975
uint16_t spi_xfer(uint32_t spi, uint16_t data)spi_xfer185,5594
void spi_set_bidirectional_mode(uint32_t spi)spi_set_bidirectional_mode205,6173
void spi_set_unidirectional_mode(uint32_t spi)spi_set_unidirectional_mode220,6656
void spi_set_bidirectional_receive_only_mode(uint32_t spi)spi_set_bidirectional_receive_only_mode235,7131
void spi_set_bidirectional_transmit_only_mode(uint32_t spi)spi_set_bidirectional_transmit_only_mode251,7652
void spi_enable_crc(uint32_t spi)spi_enable_crc265,8049
void spi_disable_crc(uint32_t spi)spi_disable_crc276,8313
void spi_set_next_tx_from_buffer(uint32_t spi)spi_set_next_tx_from_buffer291,8763
void spi_set_next_tx_from_crc(uint32_t spi)spi_set_next_tx_from_crc306,9227
void spi_set_full_duplex_mode(uint32_t spi)spi_set_full_duplex_mode317,9516
void spi_set_receive_only_mode(uint32_t spi)spi_set_receive_only_mode329,9843
void spi_disable_software_slave_management(uint32_t spi)spi_disable_software_slave_management342,10219
void spi_enable_software_slave_management(uint32_t spi)spi_enable_software_slave_management356,10651
void spi_set_nss_high(uint32_t spi)spi_set_nss_high375,11243
void spi_set_nss_low(uint32_t spi)spi_set_nss_low389,11652
void spi_send_lsb_first(uint32_t spi)spi_send_lsb_first400,11921
void spi_send_msb_first(uint32_t spi)spi_send_msb_first411,12197
void spi_set_baudrate_prescaler(uint32_t spi, uint8_t baudrate)spi_set_baudrate_prescaler426,12638
void spi_set_master_mode(uint32_t spi)spi_set_master_mode445,13063
void spi_set_slave_mode(uint32_t spi)spi_set_slave_mode456,13332
void spi_set_clock_polarity_1(uint32_t spi)spi_set_clock_polarity_1468,13653
void spi_set_clock_polarity_0(uint32_t spi)spi_set_clock_polarity_0480,13978
void spi_set_clock_phase_1(uint32_t spi)spi_set_clock_phase_1492,14309
void spi_set_clock_phase_0(uint32_t spi)spi_set_clock_phase_0504,14635
void spi_enable_tx_buffer_empty_interrupt(uint32_t spi)spi_enable_tx_buffer_empty_interrupt515,14932
void spi_disable_tx_buffer_empty_interrupt(uint32_t spi)spi_disable_tx_buffer_empty_interrupt526,15245
void spi_enable_rx_buffer_not_empty_interrupt(uint32_t spi)spi_enable_rx_buffer_not_empty_interrupt537,15558
void spi_disable_rx_buffer_not_empty_interrupt(uint32_t spi)spi_disable_rx_buffer_not_empty_interrupt548,15875
void spi_enable_error_interrupt(uint32_t spi)spi_enable_error_interrupt559,16178
void spi_disable_error_interrupt(uint32_t spi)spi_disable_error_interrupt570,16465
void spi_enable_ss_output(uint32_t spi)spi_enable_ss_output584,16893
void spi_disable_ss_output(uint32_t spi)spi_disable_ss_output599,17358
void spi_enable_tx_dma(uint32_t spi)spi_enable_tx_dma614,17863
void spi_disable_tx_dma(uint32_t spi)spi_disable_tx_dma625,18150
void spi_enable_rx_dma(uint32_t spi)spi_enable_rx_dma640,18665
void spi_disable_rx_dma(uint32_t spi)spi_disable_rx_dma651,18951
void spi_set_standard_mode(uint32_t spi, uint8_t mode)spi_set_standard_mode671,19530

../../../../libopencm3/lib/stm32/l0/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/l0/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS55,2951

../../../../libopencm3/lib/stm32/l0/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/l0/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/l0/Makefile,206
LIBNAME		= libopencm3_stm32l0LIBNAME20,786
SRCLIBDIR	?= ../..SRCLIBDIR21,816
CC		= $(PREFIX)gccCC23,836
AR		= $(PREFIX)arAR24,855
TGT_CFLAGS	= -Os \TGT_CFLAGS25,873
ARFLAGS		= rcsARFLAGS35,1256

../../../../libopencm3/lib/stm32/l0/scb.d,0

../../../../libopencm3/lib/stm32/l0/exti_common_all.d,0

../../../../libopencm3/lib/stm32/l0/usart_common_v2.d,0

../../../../libopencm3/lib/stm32/l0/usb_msc.d,0

../../../../libopencm3/lib/stm32/l0/flash_common_all.d,0

../../../../libopencm3/lib/stm32/l0/assert.d,0

../../../../libopencm3/lib/stm32/l0/rtc_common_l1f024.d,0

../../../../libopencm3/lib/stm32/l0/spi_common_v1.d,0

../../../../libopencm3/lib/stm32/l0/usb_standard.d,0

../../../../libopencm3/lib/stm32/l0/lptimer_common_all.d,0

../../../../libopencm3/lib/stm32/l0/spi_common_all.d,0

../../../../libopencm3/lib/stm32/l0/dma_common_l1f013.d,0

../../../../libopencm3/lib/stm32/l0/usb.d,0

../../../../libopencm3/lib/stm32/l0/flash_common_l01.d,0

../../../../libopencm3/lib/stm32/l0/desig_common_all.d,0

../../../../libopencm3/lib/stm32/l0/pwr_common_v2.d,0

../../../../libopencm3/lib/stm32/l0/systick.d,0

../../../../libopencm3/lib/stm32/l0/rng.c,0

../../../../libopencm3/lib/stm32/l0/rcc.c,2366
uint32_t rcc_ahb_frequency = 2097000;rcc_ahb_frequency43,1364
uint32_t rcc_apb1_frequency = 2097000;rcc_apb1_frequency44,1402
uint32_t rcc_apb2_frequency = 2097000;rcc_apb2_frequency45,1441
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on47,1481
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off74,1907
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear110,2610
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable142,3253
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable174,3905
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag207,4612
bool rcc_is_osc_ready(enum rcc_osc osc)rcc_is_osc_ready237,5215
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready258,5648
void rcc_set_hsi48_source_rc48(void)rcc_set_hsi48_source_rc48266,5872
void rcc_set_hsi48_source_pll(void)rcc_set_hsi48_source_pll274,6081
void rcc_set_sysclk_source(enum rcc_osc osc)rcc_set_sysclk_source285,6372
void rcc_set_pll_multiplier(uint32_t factor)rcc_set_pll_multiplier315,7080
void rcc_set_pll_divider(uint32_t factor)rcc_set_pll_divider331,7526
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source342,7813
void rcc_set_ppre1(uint32_t ppre)rcc_set_ppre1359,8230
void rcc_set_ppre2(uint32_t ppre)rcc_set_ppre2374,8657
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre387,9038
void rcc_set_msi_range(uint32_t msi_range)rcc_set_msi_range398,9389
void rcc_set_lptim1_sel(uint32_t lptim1_sel)rcc_set_lptim1_sel409,9781
void rcc_set_lpuart1_sel(uint32_t lpuart1_sel)rcc_set_lpuart1_sel421,10159
void rcc_set_usart1_sel(uint32_t usart1_sel)rcc_set_usart1_sel432,10539
void rcc_set_usart2_sel(uint32_t usart2_sel)rcc_set_usart2_sel443,10913
void rcc_set_peripheral_clk_sel(uint32_t periph, uint32_t sel)rcc_set_peripheral_clk_sel454,11308
static uint32_t rcc_uart_i2c_clksel_freq_hz(uint32_t apb_clk, uint8_t shift) {rcc_uart_i2c_clksel_freq_hz500,12226
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq518,12919
uint32_t rcc_get_timer_clk_freq(uint32_t timer)rcc_get_timer_clk_freq533,13531
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c)rcc_get_i2c_clk_freq552,14270
uint32_t rcc_get_spi_clk_freq(uint32_t spi) {rcc_get_spi_clk_freq567,14837
void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)rcc_clock_setup_pll580,15102

../../../../libopencm3/lib/stm32/l0/i2c_common_v2.d,0

../../../../libopencm3/lib/stm32/l0/dma_common_csel.d,0

../../../../libopencm3/lib/stm32/l0/st_usbfs_v2.d,0

../../../../libopencm3/lib/stm32/l0/usb_control.d,0

../../../../libopencm3/lib/stm32/l0/spi_common_v1_frf.d,0

../../../../libopencm3/lib/stm32/l0/usb_cdc.d,0

../../../../libopencm3/lib/stm32/l0/crs_common_all.d,0

../../../../libopencm3/lib/stm32/l0/dwt.d,0

../../../../libopencm3/lib/stm32/l0/crc_v2.d,0

../../../../libopencm3/lib/stm32/l0/iwdg.c,0

../../../../libopencm3/lib/stm32/l0/i2c.c,0

../../../../libopencm3/lib/stm32/l0/rng_common_v1.d,0

../../../../libopencm3/lib/stm32/l0/sync.d,0

../../../../libopencm3/lib/stm32/l0/usb_hid.d,0

../../../../libopencm3/lib/stm32/l0/crc_common_all.d,0

../../../../libopencm3/lib/stm32/l0/vector.d,0

../../../../libopencm3/lib/stm32/l0/rcc.d,0

../../../../libopencm3/lib/stm32/l0/st_usbfs_core.d,0

../../../../libopencm3/lib/stm32/l0/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/l0/usb_audio.d,0

../../../../libopencm3/lib/stm32/l0/adc_common_v2.d,0

../../../../libopencm3/lib/stm32/l0/usart_common_all.d,0

../../../../libopencm3/lib/stm32/l0/desig_common_v1.d,0

../../../../libopencm3/lib/stm32/l0/pwr_common_v1.d,0

../../../../libopencm3/lib/stm32/l0/usb_midi.d,0

../../../../libopencm3/lib/stm32/l0/nvic.d,0

../../../../libopencm3/lib/stm32/l0/timer_common_all.d,0

../../../../libopencm3/lib/stm32/f3/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/f3/vector_nvic.c,44
#define IRQ_HANDLERS IRQ_HANDLERS104,6732

../../../../libopencm3/lib/stm32/f3/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/f3/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/f3/flash_common_f.d,0

../../../../libopencm3/lib/stm32/f3/flash.d,0

../../../../libopencm3/lib/stm32/f3/Makefile,269
LIBNAME		= libopencm3_stm32f3LIBNAME20,783
SRCLIBDIR	?= ../..SRCLIBDIR21,813
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS23,833
CC		= $(PREFIX)gccCC24,880
AR		= $(PREFIX)arAR25,899
TGT_CFLAGS	= -Os \TGT_CFLAGS26,917
ARFLAGS		= rcsARFLAGS36,1296

../../../../libopencm3/lib/stm32/f3/scb.d,0

../../../../libopencm3/lib/stm32/f3/exti_common_all.d,0

../../../../libopencm3/lib/stm32/f3/usart_common_v2.d,0

../../../../libopencm3/lib/stm32/f3/dac_common_all.d,0

../../../../libopencm3/lib/stm32/f3/usb_msc.d,0

../../../../libopencm3/lib/stm32/f3/flash_common_all.d,0

../../../../libopencm3/lib/stm32/f3/assert.d,0

../../../../libopencm3/lib/stm32/f3/rtc_common_l1f024.d,0

../../../../libopencm3/lib/stm32/f3/timer_common_f0234.d,0

../../../../libopencm3/lib/stm32/f3/st_usbfs_v1.d,0

../../../../libopencm3/lib/stm32/f3/usb_standard.d,0

../../../../libopencm3/lib/stm32/f3/spi_common_all.d,0

../../../../libopencm3/lib/stm32/f3/dma_common_l1f013.d,0

../../../../libopencm3/lib/stm32/f3/usb.d,0

../../../../libopencm3/lib/stm32/f3/desig_common_all.d,0

../../../../libopencm3/lib/stm32/f3/systick.d,0

../../../../libopencm3/lib/stm32/f3/rcc.c,2970
uint32_t rcc_ahb_frequency = 8000000;rcc_ahb_frequency43,1482
uint32_t rcc_apb1_frequency = 8000000;rcc_apb1_frequency44,1520
uint32_t rcc_apb2_frequency = 8000000;rcc_apb2_frequency45,1559
const struct rcc_clock_scale rcc_hsi_configs[] = {rcc_hsi_configs47,1599
const struct rcc_clock_scale rcc_hse8mhz_configs[] = {rcc_hse8mhz_configs72,2253
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear88,2644
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable109,2985
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable130,3332
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag151,3685
void rcc_css_int_clear(void)rcc_css_int_clear174,4127
int rcc_css_int_flag(void)rcc_css_int_flag179,4187
bool rcc_is_osc_ready(enum rcc_osc osc)rcc_is_osc_ready184,4260
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready201,4585
void rcc_wait_for_osc_not_ready(enum rcc_osc osc)rcc_wait_for_osc_not_ready207,4670
void rcc_wait_for_sysclk_status(enum rcc_osc osc)rcc_wait_for_sysclk_status212,4757
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on233,5219
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off254,5533
void rcc_css_enable(void)rcc_css_enable275,5853
void rcc_css_disable(void)rcc_css_disable280,5909
void rcc_set_sysclk_source(uint32_t clk)rcc_set_sysclk_source285,5967
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source294,6111
void rcc_set_ppre2(uint32_t ppre2)rcc_set_ppre2303,6260
void rcc_set_ppre1(uint32_t ppre1)rcc_set_ppre1312,6450
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre321,6640
void rcc_set_prediv(uint32_t prediv)rcc_set_prediv336,7058
void rcc_set_pll_multiplier(uint32_t pll)rcc_set_pll_multiplier341,7155
uint32_t rcc_get_system_clock_source(void)rcc_get_system_clock_source351,7354
void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)rcc_clock_setup_pll363,7697
void __attribute__((deprecated)) rcc_clock_setup_hsi(const struct rcc_clock_scale *clock)rcc_clock_setup_hsi404,8836
void rcc_backupdomain_reset(void)rcc_backupdomain_reset441,10047
void rcc_set_i2c_clock_hsi(uint32_t i2c)rcc_set_i2c_clock_hsi450,10238
void rcc_set_i2c_clock_sysclk(uint32_t i2c)rcc_set_i2c_clock_sysclk460,10398
uint32_t rcc_get_i2c_clocks(void)rcc_get_i2c_clocks470,10559
void rcc_usb_prescale_1_5(void)rcc_usb_prescale_1_5475,10657
void rcc_usb_prescale_1(void)rcc_usb_prescale_1480,10726
void rcc_adc_prescale(uint32_t prescale1, uint32_t prescale2)rcc_adc_prescale485,10792
static uint32_t rcc_get_usart_clksel_freq(uint32_t apb_clk, uint8_t shift) {rcc_get_usart_clksel_freq497,11172
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq517,11895
uint32_t rcc_get_timer_clk_freq(uint32_t timer)rcc_get_timer_clk_freq537,12784
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c)rcc_get_i2c_clk_freq555,13499
uint32_t rcc_get_spi_clk_freq(uint32_t spi) {rcc_get_spi_clk_freq573,14072

../../../../libopencm3/lib/stm32/f3/i2c_common_v2.d,0

../../../../libopencm3/lib/stm32/f3/adc.c,3603
void adc_enable_analog_watchdog_regular(uint32_t adc)adc_enable_analog_watchdog_regular99,4031
void adc_disable_analog_watchdog_regular(uint32_t adc)adc_disable_analog_watchdog_regular114,4588
void adc_enable_analog_watchdog_injected(uint32_t adc)adc_enable_analog_watchdog_injected130,5149
void adc_disable_analog_watchdog_injected(uint32_t adc)adc_disable_analog_watchdog_injected142,5486
void adc_enable_discontinuous_mode_regular(uint32_t adc, uint8_t length)adc_enable_discontinuous_mode_regular161,6407
void adc_disable_discontinuous_mode_regular(uint32_t adc)adc_disable_discontinuous_mode_regular177,6859
void adc_enable_discontinuous_mode_injected(uint32_t adc)adc_enable_discontinuous_mode_injected193,7400
void adc_disable_discontinuous_mode_injected(uint32_t adc)adc_disable_discontinuous_mode_injected205,7743
void adc_enable_automatic_injected_group_conversion(uint32_t adc)adc_enable_automatic_injected_group_conversion221,8271
void adc_disable_automatic_injected_group_conversion(uint32_t adc)adc_disable_automatic_injected_group_conversion234,8652
void adc_enable_analog_watchdog_on_all_channels(uint32_t adc)adc_enable_analog_watchdog_on_all_channels256,9511
void adc_enable_analog_watchdog_on_selected_channel(uint32_t adc,adc_enable_analog_watchdog_on_selected_channel280,10489
void adc_enable_eoc_interrupt_injected(uint32_t adc)adc_enable_eoc_interrupt_injected297,10973
void adc_disable_eoc_interrupt_injected(uint32_t adc)adc_disable_eoc_interrupt_injected309,11299
void adc_enable_eos_interrupt_injected(uint32_t adc)adc_enable_eos_interrupt_injected321,11624
void adc_disable_eos_interrupt_injected(uint32_t adc)adc_disable_eos_interrupt_injected333,11948
void adc_enable_all_awd_interrupt(uint32_t adc)adc_enable_all_awd_interrupt346,12265
void adc_disable_all_awd_interrupt(uint32_t adc)adc_disable_all_awd_interrupt360,12641
void adc_enable_eos_interrupt(uint32_t adc)adc_enable_eos_interrupt374,13028
void adc_disable_eos_interrupt(uint32_t adc)adc_disable_eos_interrupt386,13341
void adc_start_conversion_injected(uint32_t adc)adc_start_conversion_injected404,13940
void adc_set_watchdog_high_threshold(uint32_t adc, uint16_t threshold)adc_set_watchdog_high_threshold416,14240
void adc_set_watchdog_low_threshold(uint32_t adc, uint16_t threshold)adc_set_watchdog_low_threshold434,14746
void adc_set_injected_sequence(uint32_t adc, uint8_t length, uint8_t channel[])adc_set_injected_sequence461,15718
bool adc_eoc_injected(uint32_t adc)adc_eoc_injected491,16553
bool adc_eos_injected(uint32_t adc)adc_eos_injected506,17004
uint32_t adc_read_injected(uint32_t adc, uint8_t reg)adc_read_injected526,17692
void adc_set_injected_offset(uint32_t adc, uint8_t reg, uint32_t offset)adc_set_injected_offset554,18440
void adc_set_clk_prescale(uint32_t adc, uint32_t prescale)adc_set_clk_prescale585,19224
void adc_set_multi_mode(uint32_t adc, uint32_t mode)adc_set_multi_mode605,19884
void adc_enable_external_trigger_regular(uint32_t adc, uint32_t trigger,adc_enable_external_trigger_regular626,20691
void adc_disable_external_trigger_regular(uint32_t adc)adc_disable_external_trigger_regular643,21184
void adc_enable_external_trigger_injected(uint32_t adc, uint32_t trigger,adc_enable_external_trigger_injected662,21860
void adc_disable_external_trigger_injected(uint32_t adc)adc_disable_external_trigger_injected679,22354
bool adc_awd(uint32_t adc)adc_awd696,22795
void adc_enable_regulator(uint32_t adc)adc_enable_regulator711,23216
void adc_disable_regulator(uint32_t adc)adc_disable_regulator723,23525

../../../../libopencm3/lib/stm32/f3/usb_control.d,0

../../../../libopencm3/lib/stm32/f3/usb_cdc.d,0

../../../../libopencm3/lib/stm32/f3/dwt.d,0

../../../../libopencm3/lib/stm32/f3/crc_v2.d,0

../../../../libopencm3/lib/stm32/f3/i2c.c,0

../../../../libopencm3/lib/stm32/f3/sync.d,0

../../../../libopencm3/lib/stm32/f3/usb_hid.d,0

../../../../libopencm3/lib/stm32/f3/crc_common_all.d,0

../../../../libopencm3/lib/stm32/f3/vector.d,0

../../../../libopencm3/lib/stm32/f3/opamp_common_all.d,0

../../../../libopencm3/lib/stm32/f3/spi_common_v2.d,0

../../../../libopencm3/lib/stm32/f3/rcc.d,0

../../../../libopencm3/lib/stm32/f3/dac_common_v1.d,0

../../../../libopencm3/lib/stm32/f3/st_usbfs_core.d,0

../../../../libopencm3/lib/stm32/f3/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/f3/can.d,0

../../../../libopencm3/lib/stm32/f3/usb_audio.d,0

../../../../libopencm3/lib/stm32/f3/adc_common_v2.d,0

../../../../libopencm3/lib/stm32/f3/usart_common_all.d,0

../../../../libopencm3/lib/stm32/f3/desig_common_v1.d,0

../../../../libopencm3/lib/stm32/f3/vector_chipset.c,43
static void pre_main(void)pre_main23,881

../../../../libopencm3/lib/stm32/f3/pwr_common_v1.d,0

../../../../libopencm3/lib/stm32/f3/adc.d,0

../../../../libopencm3/lib/stm32/f3/usb_midi.d,0

../../../../libopencm3/lib/stm32/f3/adc_common_v2_multi.d,0

../../../../libopencm3/lib/stm32/f3/nvic.d,0

../../../../libopencm3/lib/stm32/f3/flash.c,512
void flash_wait_for_last_operation(void)flash_wait_for_last_operation49,1537
void flash_clear_pgerr_flag(void)flash_clear_pgerr_flag54,1635
void flash_clear_wrprterr_flag(void)flash_clear_wrprterr_flag59,1703
void flash_clear_status_flags(void)flash_clear_status_flags71,1950
void flash_program_half_word(uint32_t address, uint16_t data)flash_program_half_word78,2073
void flash_erase_page(uint32_t page_address)flash_erase_page91,2290
void flash_erase_all_pages(void)flash_erase_all_pages104,2520

../../../../libopencm3/lib/stm32/f3/opamp_common_v1.d,0

../../../../libopencm3/lib/stm32/f3/timer_common_all.d,0

../../../../libopencm3/lib/stm32/l4/usb_dwc_common.d,0

../../../../libopencm3/lib/stm32/l4/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/l4/vector_nvic.c,44
#define IRQ_HANDLERS IRQ_HANDLERS114,7316

../../../../libopencm3/lib/stm32/l4/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/l4/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/l4/flash_common_f.d,0

../../../../libopencm3/lib/stm32/l4/flash.d,0

../../../../libopencm3/lib/stm32/l4/Makefile,269
LIBNAME		= libopencm3_stm32l4LIBNAME20,784
SRCLIBDIR	?= ../..SRCLIBDIR21,814
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS23,834
CC		= $(PREFIX)gccCC24,881
AR		= $(PREFIX)arAR25,900
TGT_CFLAGS	= -Os \TGT_CFLAGS26,918
ARFLAGS		= rcsARFLAGS36,1302

../../../../libopencm3/lib/stm32/l4/scb.d,0

../../../../libopencm3/lib/stm32/l4/exti_common_all.d,0

../../../../libopencm3/lib/stm32/l4/usart_common_v2.d,0

../../../../libopencm3/lib/stm32/l4/dac_common_all.d,0

../../../../libopencm3/lib/stm32/l4/usb_msc.d,0

../../../../libopencm3/lib/stm32/l4/flash_common_all.d,0

../../../../libopencm3/lib/stm32/l4/assert.d,0

../../../../libopencm3/lib/stm32/l4/flash_common_idcache.d,0

../../../../libopencm3/lib/stm32/l4/rtc_common_l1f024.d,0

../../../../libopencm3/lib/stm32/l4/usb_standard.d,0

../../../../libopencm3/lib/stm32/l4/lptimer_common_all.d,0

../../../../libopencm3/lib/stm32/l4/spi_common_all.d,0

../../../../libopencm3/lib/stm32/l4/dma_common_l1f013.d,0

../../../../libopencm3/lib/stm32/l4/usb.d,0

../../../../libopencm3/lib/stm32/l4/systick.d,0

../../../../libopencm3/lib/stm32/l4/rcc.c,2724
uint32_t rcc_ahb_frequency = 4000000;rcc_ahb_frequency45,1478
uint32_t rcc_apb1_frequency = 4000000;rcc_apb1_frequency46,1516
uint32_t rcc_apb2_frequency = 4000000;rcc_apb2_frequency47,1555
const struct rcc_clock_scale rcc_hsi16_configs[RCC_CLOCK_CONFIG_END] = {rcc_hsi16_configs49,1595
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear69,2171
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable96,2640
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable123,3117
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag150,3602
void rcc_css_int_clear(void)rcc_css_int_clear179,4190
int rcc_css_int_flag(void)rcc_css_int_flag184,4252
bool rcc_is_osc_ready(enum rcc_osc osc)rcc_is_osc_ready189,4327
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready210,4760
void rcc_wait_for_sysclk_status(enum rcc_osc osc)rcc_wait_for_sysclk_status215,4844
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on240,5423
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off267,5849
void rcc_css_enable(void)rcc_css_enable294,6283
void rcc_css_disable(void)rcc_css_disable299,6339
void rcc_set_sysclk_source(uint32_t clk)rcc_set_sysclk_source304,6397
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source313,6582
void rcc_set_ppre2(uint32_t ppre2)rcc_set_ppre2322,6797
void rcc_set_ppre1(uint32_t ppre1)rcc_set_ppre1331,6987
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre340,7177
void rcc_set_main_pll(uint32_t source, uint32_t pllm, uint32_t plln, uint32_t pllp,rcc_set_main_pll349,7361
uint32_t rcc_system_clock_source(void)rcc_system_clock_source360,7732
void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)rcc_clock_setup_pll374,8106
void rcc_set_msi_range(uint32_t msi_range)rcc_set_msi_range448,10176
void rcc_set_msi_range_standby(uint32_t msi_range)rcc_set_msi_range_standby463,10650
void rcc_pll_output_enable(uint32_t pllout)rcc_pll_output_enable479,11022
void rcc_set_clock48_source(uint32_t clksel)rcc_set_clock48_source494,11447
void rcc_enable_rtc_clock(void)rcc_enable_rtc_clock502,11648
void rcc_disable_rtc_clock(void)rcc_disable_rtc_clock508,11743
void rcc_set_rtc_clock_source(enum rcc_osc clk)rcc_set_rtc_clock_source516,11925
static uint32_t rcc_uart_i2c_clksel_freq_hz(uint32_t apb_clk, uint8_t shift, uint32_t clock_reg)rcc_uart_i2c_clksel_freq_hz538,12533
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq558,13299
uint32_t rcc_get_timer_clk_freq(uint32_t timer)rcc_get_timer_clk_freq580,14396
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c)rcc_get_i2c_clk_freq612,15630
uint32_t rcc_get_spi_clk_freq(uint32_t spi) {rcc_get_spi_clk_freq629,16421

../../../../libopencm3/lib/stm32/l4/i2c_common_v2.d,0

../../../../libopencm3/lib/stm32/l4/dma_common_csel.d,0

../../../../libopencm3/lib/stm32/l4/st_usbfs_v2.d,0

../../../../libopencm3/lib/stm32/l4/adc.c,140
void adc_enable_regulator(uint32_t adc)adc_enable_regulator39,1286
void adc_disable_regulator(uint32_t adc)adc_disable_regulator50,1549

../../../../libopencm3/lib/stm32/l4/usb_control.d,0

../../../../libopencm3/lib/stm32/l4/usb_f107.d,0

../../../../libopencm3/lib/stm32/l4/usb_cdc.d,0

../../../../libopencm3/lib/stm32/l4/crs_common_all.d,0

../../../../libopencm3/lib/stm32/l4/dwt.d,0

../../../../libopencm3/lib/stm32/l4/crc_v2.d,0

../../../../libopencm3/lib/stm32/l4/i2c.c,0

../../../../libopencm3/lib/stm32/l4/rng_common_v1.d,0

../../../../libopencm3/lib/stm32/l4/sync.d,0

../../../../libopencm3/lib/stm32/l4/pwr.d,0

../../../../libopencm3/lib/stm32/l4/usb_hid.d,0

../../../../libopencm3/lib/stm32/l4/pwr.c,271
void pwr_set_vos_scale(enum pwr_vos_scale scale)pwr_set_vos_scale39,1287
void pwr_disable_backup_domain_write_protect(void)pwr_disable_backup_domain_write_protect61,1790
void pwr_enable_backup_domain_write_protect(void)pwr_enable_backup_domain_write_protect70,1989

../../../../libopencm3/lib/stm32/l4/crc_common_all.d,0

../../../../libopencm3/lib/stm32/l4/vector.d,0

../../../../libopencm3/lib/stm32/l4/spi_common_v2.d,0

../../../../libopencm3/lib/stm32/l4/rcc.d,0

../../../../libopencm3/lib/stm32/l4/dac_common_v1.d,0

../../../../libopencm3/lib/stm32/l4/st_usbfs_core.d,0

../../../../libopencm3/lib/stm32/l4/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/l4/can.d,0

../../../../libopencm3/lib/stm32/l4/usb_audio.d,0

../../../../libopencm3/lib/stm32/l4/adc_common_v2.d,0

../../../../libopencm3/lib/stm32/l4/usart_common_all.d,0

../../../../libopencm3/lib/stm32/l4/vector_chipset.c,43
static void pre_main(void)pre_main23,881

../../../../libopencm3/lib/stm32/l4/adc.d,0

../../../../libopencm3/lib/stm32/l4/usb_midi.d,0

../../../../libopencm3/lib/stm32/l4/adc_common_v2_multi.d,0

../../../../libopencm3/lib/stm32/l4/nvic.d,0

../../../../libopencm3/lib/stm32/l4/flash.c,947
void flash_wait_for_last_operation(void)flash_wait_for_last_operation49,1528
void flash_clear_pgserr_flag(void)flash_clear_pgserr_flag57,1759
void flash_clear_size_flag(void)flash_clear_size_flag63,1870
void flash_clear_pgaerr_flag(void)flash_clear_pgaerr_flag70,1996
void flash_clear_wrperr_flag(void)flash_clear_wrperr_flag77,2116
void flash_clear_progerr_flag(void)flash_clear_progerr_flag84,2241
void flash_clear_status_flags(void)flash_clear_status_flags92,2414
void flash_lock_option_bytes(void)flash_lock_option_bytes106,2750
void flash_program_double_word(uint32_t address, uint64_t data)flash_program_double_word120,3155
void flash_program(uint32_t address, uint8_t *data, uint32_t len)flash_program147,4010
void flash_erase_page(uint32_t page)flash_erase_page157,4286
void flash_erase_all_pages(void)flash_erase_all_pages178,4808
void flash_program_option_bytes(uint32_t data)flash_program_option_bytes194,5241

../../../../libopencm3/lib/stm32/l4/quadspi_common_v1.d,0

../../../../libopencm3/lib/stm32/l4/timer_common_all.d,0

../../../../libopencm3/lib/stm32/f0/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/f0/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS55,2989

../../../../libopencm3/lib/stm32/f0/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/f0/comparator.c,407
void comp_enable(uint8_t id)comp_enable33,996
void comp_disable(uint8_t id)comp_disable38,1060
void comp_select_input(uint8_t id, uint32_t input)comp_select_input43,1126
void comp_select_output(uint8_t id, uint32_t output)comp_select_output48,1240
void comp_select_hyst(uint8_t id, uint32_t hyst)comp_select_hyst53,1358
void comp_select_speed(uint8_t id, uint32_t speed)comp_select_speed58,1468

../../../../libopencm3/lib/stm32/f0/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/f0/flash_common_f.d,0

../../../../libopencm3/lib/stm32/f0/flash.d,0

../../../../libopencm3/lib/stm32/f0/Makefile,206
LIBNAME		= libopencm3_stm32f0LIBNAME20,786
SRCLIBDIR	?= ../..SRCLIBDIR21,816
CC		= $(PREFIX)gccCC23,836
AR		= $(PREFIX)arAR24,855
TGT_CFLAGS	= -Os \TGT_CFLAGS25,873
ARFLAGS		= rcsARFLAGS35,1252

../../../../libopencm3/lib/stm32/f0/scb.d,0

../../../../libopencm3/lib/stm32/f0/exti_common_all.d,0

../../../../libopencm3/lib/stm32/f0/usart_common_v2.d,0

../../../../libopencm3/lib/stm32/f0/dac_common_all.d,0

../../../../libopencm3/lib/stm32/f0/usb_msc.d,0

../../../../libopencm3/lib/stm32/f0/flash_common_all.d,0

../../../../libopencm3/lib/stm32/f0/assert.d,0

../../../../libopencm3/lib/stm32/f0/rtc_common_l1f024.d,0

../../../../libopencm3/lib/stm32/f0/timer_common_f0234.d,0

../../../../libopencm3/lib/stm32/f0/usb_standard.d,0

../../../../libopencm3/lib/stm32/f0/spi_common_all.d,0

../../../../libopencm3/lib/stm32/f0/dma_common_l1f013.d,0

../../../../libopencm3/lib/stm32/f0/usb.d,0

../../../../libopencm3/lib/stm32/f0/desig_common_all.d,0

../../../../libopencm3/lib/stm32/f0/flash_common_f01.d,0

../../../../libopencm3/lib/stm32/f0/systick.d,0

../../../../libopencm3/lib/stm32/f0/comparator.d,0

../../../../libopencm3/lib/stm32/f0/syscfg.c,0

../../../../libopencm3/lib/stm32/f0/rcc.c,2825
uint32_t rcc_ahb_frequency = 8000000; /* 8MHz after reset */rcc_ahb_frequency45,1473
uint32_t rcc_apb1_frequency = 8000000; /* 8MHz after reset */rcc_apb1_frequency46,1534
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear57,1862
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable90,2488
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable123,3123
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag157,3806
void rcc_css_int_clear(void)rcc_css_int_clear190,4526
int rcc_css_int_flag(void)rcc_css_int_flag201,4780
bool rcc_is_osc_ready(enum rcc_osc osc)rcc_is_osc_ready206,4853
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready227,5286
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on244,5837
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off282,6550
void rcc_css_enable(void)rcc_css_enable313,7117
void rcc_css_disable(void)rcc_css_disable322,7308
void rcc_set_sysclk_source(enum rcc_osc clk)rcc_set_sysclk_source334,7573
void rcc_set_usbclk_source(enum rcc_osc clk)rcc_set_usbclk_source363,8248
void rcc_enable_rtc_clock(void)rcc_enable_rtc_clock387,8658
void rcc_disable_rtc_clock(void)rcc_disable_rtc_clock397,8846
void rcc_set_rtc_clock_source(enum rcc_osc clk)rcc_set_rtc_clock_source408,9106
void rcc_set_pll_multiplication_factor(uint32_t mul)rcc_set_pll_multiplication_factor434,9761
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source447,10117
void rcc_set_pllxtpre(uint32_t pllxtpre)rcc_set_pllxtpre461,10513
void rcc_set_ppre(uint32_t ppre)rcc_set_ppre473,10835
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre484,11129
void rcc_set_prediv(uint32_t prediv)rcc_set_prediv495,11446
enum rcc_osc rcc_system_clock_source(void)rcc_system_clock_source507,11716
void rcc_set_i2c_clock_hsi(uint32_t i2c)rcc_set_i2c_clock_hsi524,12065
void rcc_set_i2c_clock_sysclk(uint32_t i2c)rcc_set_i2c_clock_sysclk531,12168
uint32_t rcc_get_i2c_clocks(void)rcc_get_i2c_clocks538,12273
enum rcc_osc rcc_usb_clock_source(void)rcc_usb_clock_source549,12527
void rcc_clock_setup_in_hse_8mhz_out_48mhz(void)rcc_clock_setup_in_hse_8mhz_out_48mhz557,12692
void rcc_clock_setup_in_hsi_out_48mhz(void)rcc_clock_setup_in_hsi_out_48mhz585,13364
void rcc_clock_setup_in_hsi48_out_48mhz(void)rcc_clock_setup_in_hsi48_out_48mhz612,13984
static uint32_t rcc_get_usart_clksel_freq(uint8_t shift) {rcc_get_usart_clksel_freq629,14340
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq649,15061
uint32_t rcc_get_timer_clk_freq(uint32_t timer __attribute__((unused)))rcc_get_timer_clk_freq666,15667
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c)rcc_get_i2c_clk_freq677,16135
uint32_t rcc_get_spi_clk_freq(uint32_t spi __attribute__((unused))) {rcc_get_spi_clk_freq695,16708

../../../../libopencm3/lib/stm32/f0/i2c_common_v2.d,0

../../../../libopencm3/lib/stm32/f0/dma_common_csel.d,0

../../../../libopencm3/lib/stm32/f0/st_usbfs_v2.d,0

../../../../libopencm3/lib/stm32/f0/adc.c,2337
void adc_enable_discontinuous_mode(uint32_t adc)adc_enable_discontinuous_mode50,1536
void adc_disable_discontinuous_mode(uint32_t adc)adc_disable_discontinuous_mode61,1852
void adc_set_operation_mode(uint32_t adc, enum adc_opmode opmode)adc_set_operation_mode120,4145
void adc_enable_external_trigger_regular(uint32_t adc, uint32_t trigger,adc_enable_external_trigger_regular162,5388
void adc_disable_external_trigger_regular(uint32_t adc)adc_disable_external_trigger_regular178,5917
void adc_enable_watchdog_interrupt(uint32_t adc)adc_enable_watchdog_interrupt202,6542
void adc_disable_watchdog_interrupt(uint32_t adc)adc_disable_watchdog_interrupt213,6847
bool adc_get_watchdog_flag(uint32_t adc)adc_get_watchdog_flag228,7298
void adc_clear_watchdog_flag(uint32_t adc)adc_clear_watchdog_flag239,7582
void adc_enable_eoc_sequence_interrupt(uint32_t adc)adc_enable_eoc_sequence_interrupt250,7886
void adc_disable_eoc_sequence_interrupt(uint32_t adc)adc_disable_eoc_sequence_interrupt261,8205
bool adc_get_eoc_sequence_flag(uint32_t adc)adc_get_eoc_sequence_flag272,8522
void adc_clear_eoc_sequence_flag(uint32_t adc)adc_clear_eoc_sequence_flag283,8830
void adc_set_clk_source(uint32_t adc, uint32_t source)adc_set_clk_source309,9524
void adc_set_regular_sequence(uint32_t adc, uint8_t length, uint8_t channel[])adc_set_regular_sequence331,10399
void adc_set_sample_time_on_all_channels(uint32_t adc, uint8_t time)adc_set_sample_time_on_all_channels375,11462
void adc_enable_vbat_sensor(void)adc_enable_vbat_sensor386,11764
void adc_disable_vbat_sensor(void)adc_disable_vbat_sensor398,12053
void adc_calibrate_start(uint32_t adc)adc_calibrate_start410,12397
void adc_calibrate_wait_finish(uint32_t adc)adc_calibrate_wait_finish422,12752
void adc_enable_analog_watchdog_on_all_channels(uint32_t adc)adc_enable_analog_watchdog_on_all_channels481,14496
void adc_enable_analog_watchdog_on_selected_channel(uint32_t adc, uint8_t chan)adc_enable_analog_watchdog_on_selected_channel494,14933
void adc_disable_analog_watchdog(uint32_t adc)adc_disable_analog_watchdog507,15363
void adc_set_watchdog_high_threshold(uint32_t adc, uint16_t threshold)adc_set_watchdog_high_threshold519,15709
void adc_set_watchdog_low_threshold(uint32_t adc, uint16_t threshold)adc_set_watchdog_low_threshold531,16115

../../../../libopencm3/lib/stm32/f0/usb_control.d,0

../../../../libopencm3/lib/stm32/f0/usb_cdc.d,0

../../../../libopencm3/lib/stm32/f0/crs_common_all.d,0

../../../../libopencm3/lib/stm32/f0/dwt.d,0

../../../../libopencm3/lib/stm32/f0/crc_v2.d,0

../../../../libopencm3/lib/stm32/f0/i2c.c,0

../../../../libopencm3/lib/stm32/f0/sync.d,0

../../../../libopencm3/lib/stm32/f0/usb_hid.d,0

../../../../libopencm3/lib/stm32/f0/crc_common_all.d,0

../../../../libopencm3/lib/stm32/f0/vector.d,0

../../../../libopencm3/lib/stm32/f0/spi_common_v2.d,0

../../../../libopencm3/lib/stm32/f0/rcc.d,0

../../../../libopencm3/lib/stm32/f0/dac_common_v1.d,0

../../../../libopencm3/lib/stm32/f0/st_usbfs_core.d,0

../../../../libopencm3/lib/stm32/f0/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/f0/can.d,0

../../../../libopencm3/lib/stm32/f0/usb_audio.d,0

../../../../libopencm3/lib/stm32/f0/adc_common_v2.d,0

../../../../libopencm3/lib/stm32/f0/usart_common_all.d,0

../../../../libopencm3/lib/stm32/f0/desig_common_v1.d,0

../../../../libopencm3/lib/stm32/f0/pwr_common_v1.d,0

../../../../libopencm3/lib/stm32/f0/adc.d,0

../../../../libopencm3/lib/stm32/f0/usb_midi.d,0

../../../../libopencm3/lib/stm32/f0/nvic.d,0

../../../../libopencm3/lib/stm32/f0/flash.c,367
void flash_clear_status_flags(void)flash_clear_status_flags59,1917
uint32_t flash_get_status_flags(void)flash_get_status_flags76,2410
void flash_program_half_word(uint32_t address, uint16_t data)flash_program_half_word97,3019
void flash_erase_page(uint32_t page_address)flash_erase_page123,3745
void flash_erase_all_pages(void)flash_erase_all_pages143,4208

../../../../libopencm3/lib/stm32/f0/timer_common_all.d,0

../../../../libopencm3/lib/stm32/can.c,1377
#define CAN_MSR_INAK_TIMEOUT CAN_MSR_INAK_TIMEOUT51,1767
void can_reset(uint32_t canport)can_reset63,2162
int can_init(uint32_t canport, bool ttcm, bool abom, bool awum, bool nart,can_init92,3183
void can_filter_init(uint32_t nr, bool scale_32bit,can_filter_init199,5687
void can_filter_id_mask_16bit_init(uint32_t nr, uint16_t id1,can_filter_id_mask_16bit_init259,7405
void can_filter_id_mask_32bit_init(uint32_t nr, uint32_t id,can_filter_id_mask_32bit_init277,8080
void can_filter_id_list_16bit_init(uint32_t nr,can_filter_id_list_16bit_init294,8766
void can_filter_id_list_32bit_init(uint32_t nr,can_filter_id_list_32bit_init313,9451
void can_enable_irq(uint32_t canport, uint32_t irq)can_enable_irq326,9864
void can_disable_irq(uint32_t canport, uint32_t irq)can_disable_irq337,10180
int can_transmit(uint32_t canport, uint32_t id, bool ext, bool rtr,can_transmit354,10846
	union {__anon93b0b1bd010a359,10987
		uint8_t data8[4];data8360,10996
		uint32_t data32;data32361,11016
void can_fifo_release(uint32_t canport, uint8_t fifo)can_fifo_release446,12927
void can_receive(uint32_t canport, uint8_t fifo, bool release, uint32_t *id,can_receive470,13881
	union {__anon93b0b1bd020a475,14078
		uint8_t data8[4];data8476,14087
		uint32_t data32;data32477,14107
bool can_available_mailbox(uint32_t canport)can_available_mailbox547,16022

../../../../libopencm3/lib/stm32/f2/usb_dwc_common.d,0

../../../../libopencm3/lib/stm32/f2/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/f2/vector_nvic.c,44
#define IRQ_HANDLERS IRQ_HANDLERS104,6645

../../../../libopencm3/lib/stm32/f2/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/f2/flash_common_f24.d,0

../../../../libopencm3/lib/stm32/f2/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/f2/flash_common_f.d,0

../../../../libopencm3/lib/stm32/f2/i2c_common_v1.d,0

../../../../libopencm3/lib/stm32/f2/flash.d,0

../../../../libopencm3/lib/stm32/f2/Makefile,206
LIBNAME		= libopencm3_stm32f2LIBNAME20,783
SRCLIBDIR	?= ../..SRCLIBDIR21,813
CC		= $(PREFIX)gccCC23,833
AR		= $(PREFIX)arAR24,852
TGT_CFLAGS	= -Os \TGT_CFLAGS25,870
ARFLAGS		= rcsARFLAGS35,1265

../../../../libopencm3/lib/stm32/f2/scb.d,0

../../../../libopencm3/lib/stm32/f2/exti_common_all.d,0

../../../../libopencm3/lib/stm32/f2/dac_common_all.d,0

../../../../libopencm3/lib/stm32/f2/usb_msc.d,0

../../../../libopencm3/lib/stm32/f2/flash_common_all.d,0

../../../../libopencm3/lib/stm32/f2/assert.d,0

../../../../libopencm3/lib/stm32/f2/flash_common_idcache.d,0

../../../../libopencm3/lib/stm32/f2/rtc_common_l1f024.d,0

../../../../libopencm3/lib/stm32/f2/timer_common_f0234.d,0

../../../../libopencm3/lib/stm32/f2/spi_common_v1.d,0

../../../../libopencm3/lib/stm32/f2/usb_standard.d,0

../../../../libopencm3/lib/stm32/f2/spi_common_all.d,0

../../../../libopencm3/lib/stm32/f2/usb.d,0

../../../../libopencm3/lib/stm32/f2/desig_common_all.d,0

../../../../libopencm3/lib/stm32/f2/systick.d,0

../../../../libopencm3/lib/stm32/f2/rng.c,0

../../../../libopencm3/lib/stm32/f2/timer_common_f24.d,0

../../../../libopencm3/lib/stm32/f2/usart_common_f124.d,0

../../../../libopencm3/lib/stm32/f2/crypto_common_f24.d,0

../../../../libopencm3/lib/stm32/f2/rcc.c,2312
uint32_t rcc_ahb_frequency = 16000000;rcc_ahb_frequency47,1574
uint32_t rcc_apb1_frequency = 16000000;rcc_apb1_frequency48,1613
uint32_t rcc_apb2_frequency = 16000000;rcc_apb2_frequency49,1653
const struct rcc_clock_scale rcc_hse_8mhz_3v3[RCC_CLOCK_3V3_END] = {rcc_hse_8mhz_3v351,1694
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear67,2073
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable88,2414
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable109,2761
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag130,3114
void rcc_css_int_clear(void)rcc_css_int_clear153,3556
int rcc_css_int_flag(void)rcc_css_int_flag158,3616
bool rcc_is_osc_ready(enum rcc_osc osc)rcc_is_osc_ready163,3689
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready180,4014
void rcc_wait_for_sysclk_status(enum rcc_osc osc)rcc_wait_for_sysclk_status185,4098
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on206,4560
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off227,4874
void rcc_css_enable(void)rcc_css_enable248,5194
void rcc_css_disable(void)rcc_css_disable253,5250
void rcc_set_sysclk_source(uint32_t clk)rcc_set_sysclk_source258,5308
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source267,5452
void rcc_set_ppre2(uint32_t ppre2)rcc_set_ppre2276,5601
void rcc_set_ppre1(uint32_t ppre1)rcc_set_ppre1285,5763
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre294,5925
void rcc_set_rtcpre(uint32_t rtcpre)rcc_set_rtcpre303,6091
void rcc_set_main_pll_hsi(uint32_t pllm, uint32_t plln, uint32_t pllp,rcc_set_main_pll_hsi312,6280
void rcc_set_main_pll_hse(uint32_t pllm, uint32_t plln, uint32_t pllp,rcc_set_main_pll_hse321,6549
uint32_t rcc_system_clock_source(void)rcc_system_clock_source331,6841
void rcc_clock_setup_hse_3v3(const struct rcc_clock_scale *clock)rcc_clock_setup_hse_3v3337,6981
void rcc_backupdomain_reset(void)rcc_backupdomain_reset383,8229
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq397,8647
uint32_t rcc_get_timer_clk_freq(uint32_t timer)rcc_get_timer_clk_freq410,9048
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c __attribute__((unused)))rcc_get_i2c_clk_freq428,9762
uint32_t rcc_get_spi_clk_freq(uint32_t spi) {rcc_get_spi_clk_freq437,10114

../../../../libopencm3/lib/stm32/f2/hash_common_f24.d,0

../../../../libopencm3/lib/stm32/f2/usb_control.d,0

../../../../libopencm3/lib/stm32/f2/spi_common_v1_frf.d,0

../../../../libopencm3/lib/stm32/f2/usb_f107.d,0

../../../../libopencm3/lib/stm32/f2/usb_cdc.d,0

../../../../libopencm3/lib/stm32/f2/dwt.d,0

../../../../libopencm3/lib/stm32/f2/i2c.c,0

../../../../libopencm3/lib/stm32/f2/rng_common_v1.d,0

../../../../libopencm3/lib/stm32/f2/usb_f207.d,0

../../../../libopencm3/lib/stm32/f2/sync.d,0

../../../../libopencm3/lib/stm32/f2/usb_hid.d,0

../../../../libopencm3/lib/stm32/f2/crypto.c,0

../../../../libopencm3/lib/stm32/f2/crc_common_all.d,0

../../../../libopencm3/lib/stm32/f2/vector.d,0

../../../../libopencm3/lib/stm32/f2/rcc.d,0

../../../../libopencm3/lib/stm32/f2/dac_common_v1.d,0

../../../../libopencm3/lib/stm32/f2/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/f2/usb_audio.d,0

../../../../libopencm3/lib/stm32/f2/usart_common_all.d,0

../../../../libopencm3/lib/stm32/f2/desig_common_v1.d,0

../../../../libopencm3/lib/stm32/f2/usb_midi.d,0

../../../../libopencm3/lib/stm32/f2/nvic.d,0

../../../../libopencm3/lib/stm32/f2/flash.c,215
void flash_wait_for_last_operation(void)flash_wait_for_last_operation52,1692
void flash_clear_pgserr_flag(void)flash_clear_pgserr_flag63,2001
void flash_clear_status_flags(void)flash_clear_status_flags73,2249

../../../../libopencm3/lib/stm32/f2/dma_common_f24.d,0

../../../../libopencm3/lib/stm32/f2/timer_common_all.d,0

../../../../libopencm3/lib/stm32/st_usbfs_v1.c,374
const struct _usbd_driver st_usbfs_v1_usb_driver = {st_usbfs_v1_usb_driver30,1088
static usbd_device *st_usbfs_v1_usbd_init(void)st_usbfs_v1_usbd_init44,1583
void st_usbfs_copy_to_pm(volatile void *vPM, const void *buf, uint16_t len)st_usbfs_copy_to_pm57,1928
void st_usbfs_copy_from_pm(void *buf, const volatile void *vPM, uint16_t len)st_usbfs_copy_from_pm73,2323

../../../../libopencm3/lib/stm32/g0/iwdg_common_all.d,0

../../../../libopencm3/lib/stm32/g0/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS55,3026

../../../../libopencm3/lib/stm32/g0/rcc_common_all.d,0

../../../../libopencm3/lib/stm32/g0/gpio_common_all.d,0

../../../../libopencm3/lib/stm32/g0/flash.d,0

../../../../libopencm3/lib/stm32/g0/Makefile,206
LIBNAME		= libopencm3_stm32g0LIBNAME20,794
SRCLIBDIR	?= ../..SRCLIBDIR21,824
CC		= $(PREFIX)gccCC23,844
AR		= $(PREFIX)arAR24,863
TGT_CFLAGS	= -Os \TGT_CFLAGS25,881
ARFLAGS		= rcsARFLAGS35,1239

../../../../libopencm3/lib/stm32/g0/scb.d,0

../../../../libopencm3/lib/stm32/g0/exti_common_all.d,0

../../../../libopencm3/lib/stm32/g0/usart_common_v2.d,0

../../../../libopencm3/lib/stm32/g0/dac_common_all.d,0

../../../../libopencm3/lib/stm32/g0/flash_common_all.d,0

../../../../libopencm3/lib/stm32/g0/assert.d,0

../../../../libopencm3/lib/stm32/g0/lptimer_common_all.d,0

../../../../libopencm3/lib/stm32/g0/spi_common_all.d,0

../../../../libopencm3/lib/stm32/g0/dma_common_l1f013.d,0

../../../../libopencm3/lib/stm32/g0/desig_common_all.d,0

../../../../libopencm3/lib/stm32/g0/systick.d,0

../../../../libopencm3/lib/stm32/g0/rcc.c,2233
uint32_t rcc_ahb_frequency =  16000000;rcc_ahb_frequency42,1376
uint32_t rcc_apb1_frequency = 16000000;rcc_apb1_frequency43,1416
const struct rcc_clock_scale rcc_clock_config[RCC_CLOCK_CONFIG_END] = {rcc_clock_config45,1457
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on128,4188
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off152,4549
bool rcc_is_osc_ready(enum rcc_osc osc)rcc_is_osc_ready176,4916
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready196,5291
void rcc_css_enable(void)rcc_css_enable201,5375
void rcc_css_disable(void)rcc_css_disable206,5431
void rcc_css_int_clear(void)rcc_css_int_clear211,5489
int rcc_css_int_flag(void)rcc_css_int_flag216,5551
void rcc_set_sysclk_source(enum rcc_osc osc)rcc_set_sysclk_source225,5791
enum rcc_osc rcc_system_clock_source(void)rcc_system_clock_source260,6519
void rcc_wait_for_sysclk_status(enum rcc_osc osc)rcc_wait_for_sysclk_status283,7086
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source315,7677
void rcc_set_main_pll(uint32_t source, uint32_t pllm, uint32_t plln, uint32_t pllp,rcc_set_main_pll333,8394
void rcc_enable_pllp(bool enable)rcc_enable_pllp348,8844
void rcc_enable_pllq(bool enable)rcc_enable_pllq361,9078
void rcc_enable_pllr(bool enable)rcc_enable_pllr374,9312
void rcc_set_ppre(uint32_t ppre)rcc_set_ppre387,9577
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre400,9884
void rcc_set_hsisys_div(uint32_t hsidiv)rcc_set_hsisys_div413,10209
void rcc_set_mcopre(uint32_t mcopre)rcc_set_mcopre426,10500
void rcc_clock_setup(const struct rcc_clock_scale *clock)rcc_clock_setup439,10875
void rcc_set_rng_clk_div(uint32_t rng_div)rcc_set_rng_clk_div492,12277
void rcc_set_peripheral_clk_sel(uint32_t periph, uint32_t sel)rcc_set_peripheral_clk_sel503,12603
static uint32_t rcc_get_clksel_freq(uint8_t shift) {rcc_get_clksel_freq550,13663
uint32_t rcc_get_usart_clk_freq(uint32_t usart)rcc_get_usart_clk_freq570,14386
uint32_t rcc_get_timer_clk_freq(uint32_t timer __attribute__((unused)))rcc_get_timer_clk_freq590,15155
uint32_t rcc_get_i2c_clk_freq(uint32_t i2c)rcc_get_i2c_clk_freq601,15618
uint32_t rcc_get_spi_clk_freq(uint32_t spi __attribute__((unused))) {rcc_get_spi_clk_freq615,16115

../../../../libopencm3/lib/stm32/g0/i2c_common_v2.d,0

../../../../libopencm3/lib/stm32/g0/adc.c,798
void adc_set_clk_source(uint32_t adc, uint32_t source)adc_set_clk_source38,1192
void adc_set_clk_prescale(uint32_t adc, uint32_t prescale)adc_set_clk_prescale51,1587
void adc_set_sample_time_on_all_channels(uint32_t adc, uint8_t time)adc_set_sample_time_on_all_channels66,2040
void adc_set_channel_sample_time_selection(uint32_t adc, uint8_t channel, uint8_t selection)adc_set_channel_sample_time_selection84,2755
void adc_set_selection_sample_time(uint32_t adc, uint8_t selection, uint8_t time)adc_set_selection_sample_time100,3312
void adc_set_regular_sequence(uint32_t adc, uint8_t length, uint8_t channel[])adc_set_regular_sequence127,4150
void adc_enable_regulator(uint32_t adc)adc_enable_regulator191,5983
void adc_disable_regulator(uint32_t adc)adc_disable_regulator201,6171

../../../../libopencm3/lib/stm32/g0/dwt.d,0

../../../../libopencm3/lib/stm32/g0/exti_common_v2.d,0

../../../../libopencm3/lib/stm32/g0/rng_common_v1.d,0

../../../../libopencm3/lib/stm32/g0/sync.d,0

../../../../libopencm3/lib/stm32/g0/pwr.d,0

../../../../libopencm3/lib/stm32/g0/pwr.c,569
void pwr_set_vos_scale(enum pwr_vos_scale scale)pwr_set_vos_scale37,1313
void pwr_disable_backup_domain_write_protect(void)pwr_disable_backup_domain_write_protect49,1653
void pwr_enable_backup_domain_write_protect(void)pwr_enable_backup_domain_write_protect57,1863
void pwr_set_low_power_mode_selection(uint32_t lpms)pwr_set_low_power_mode_selection66,2133
void pwr_enable_power_voltage_detect(uint32_t pvdr_level, uint32_t pvdf_level)pwr_enable_power_voltage_detect80,2644
void pwr_disable_power_voltage_detect(void)pwr_disable_power_voltage_detect93,3113

../../../../libopencm3/lib/stm32/g0/crc_common_all.d,0

../../../../libopencm3/lib/stm32/g0/vector.d,0

../../../../libopencm3/lib/stm32/g0/spi_common_v2.d,0

../../../../libopencm3/lib/stm32/g0/rcc.d,0

../../../../libopencm3/lib/stm32/g0/dac_common_v1.d,0

../../../../libopencm3/lib/stm32/g0/gpio_common_f0234.d,0

../../../../libopencm3/lib/stm32/g0/adc_common_v2.d,0

../../../../libopencm3/lib/stm32/g0/usart_common_all.d,0

../../../../libopencm3/lib/stm32/g0/desig_common_v1.d,0

../../../../libopencm3/lib/stm32/g0/adc.d,0

../../../../libopencm3/lib/stm32/g0/dmamux.d,0

../../../../libopencm3/lib/stm32/g0/nvic.d,0

../../../../libopencm3/lib/stm32/g0/flash.c,1383
void flash_wait_for_last_operation(void)flash_wait_for_last_operation34,1021
void flash_program_double_word(uint32_t address, uint64_t data)flash_program_double_word48,1387
void flash_program(uint32_t address, uint8_t *data, uint32_t len)flash_program72,2052
void flash_erase_page(uint32_t page)flash_erase_page82,2287
void flash_erase_all_pages(void)flash_erase_all_pages103,2746
void flash_clear_pgserr_flag(void)flash_clear_pgserr_flag115,2993
void flash_clear_eop_flag(void)flash_clear_eop_flag121,3109
void flash_clear_size_flag(void)flash_clear_size_flag127,3221
void flash_clear_pgaerr_flag(void)flash_clear_pgaerr_flag134,3347
void flash_clear_wrperr_flag(void)flash_clear_wrperr_flag141,3469
void flash_clear_progerr_flag(void)flash_clear_progerr_flag148,3594
void flash_clear_operr_flag(void)flash_clear_operr_flag155,3719
void flash_clear_status_flags(void)flash_clear_status_flags161,3824
void flash_icache_enable(void)flash_icache_enable172,4056
void flash_icache_disable(void)flash_icache_disable177,4122
void flash_icache_reset(void)flash_icache_reset182,4190
void flash_unlock_progmem(void)flash_unlock_progmem187,4256
void flash_lock_progmem(void)flash_lock_progmem193,4355
void flash_lock_option_bytes(void)flash_lock_option_bytes198,4418
void flash_unlock(void)flash_unlock203,4489
void flash_lock(void)flash_lock209,4573

../../../../libopencm3/lib/stm32/g0/timer_common_all.d,0

../../../../libopencm3/lib/stm32/st_usbfs_v2.c,482
static usbd_device *st_usbfs_v2_usbd_init(void)st_usbfs_v2_usbd_init30,1173
void st_usbfs_copy_to_pm(volatile void *vPM, const void *buf, uint16_t len)st_usbfs_copy_to_pm44,1557
void st_usbfs_copy_from_pm(void *buf, const volatile void *vPM, uint16_t len)st_usbfs_copy_from_pm65,2098
static void st_usbfs_v2_disconnect(usbd_device *usbd_dev, bool disconnected)st_usbfs_v2_disconnect88,2550
const struct _usbd_driver st_usbfs_v2_usb_driver = {st_usbfs_v2_usb_driver99,2815

../../../../libopencm3/lib/Makefile.include,0

../../../../libopencm3/lib/cortex-m-generic.ld,868
	.text : {.text45,1264
	.preinit_array : {.preinit_array55,1521
		__preinit_array_start = .;__preinit_array_start57,1557
		__preinit_array_end = .;__preinit_array_end59,1613
	.init_array : {.init_array61,1648
		__init_array_start = .;__init_array_start63,1681
		__init_array_end = .;__init_array_end66,1763
	.fini_array : {.fini_array68,1795
		__fini_array_start = .;__fini_array_start70,1828
		__fini_array_end = .;__fini_array_end73,1910
	.ARM.extab : {.ARM.extab80,2059
	.ARM.exidx : {.ARM.exidx83,2100
		__exidx_start = .;__exidx_start84,2116
		__exidx_end = .;__exidx_end86,2154
	_etext = .;_etext90,2197
		_data = .;_data99,2338
		_edata = .;_edata103,2468
	_data_loadaddr = LOADADDR(.data);_data_loadaddr105,2498
		_ebss = .;_ebss111,2622
	end = .;end121,2822
PROVIDE(_stack = ORIGIN(ram) + LENGTH(ram));_stack124,2835

../../../../libopencm3/lib/efm32/g/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS53,2803

../../../../libopencm3/lib/efm32/g/Makefile,257
LIBNAME		= libopencm3_efm32gLIBNAME21,829
SRCLIBDIR	?= ../..SRCLIBDIR22,858
FAMILY		= EFM32GFAMILY23,877
CC		= $(PREFIX)gccCC25,895
AR		= $(PREFIX)arAR26,914
TGT_CFLAGS	= -Os \TGT_CFLAGS27,932
ARFLAGS		= rcsARFLAGS37,1329
OBJS		=OBJS38,1344

../../../../libopencm3/lib/efm32/g/scb.d,0

../../../../libopencm3/lib/efm32/g/assert.d,0

../../../../libopencm3/lib/efm32/g/systick.d,0

../../../../libopencm3/lib/efm32/g/dwt.d,0

../../../../libopencm3/lib/efm32/g/sync.d,0

../../../../libopencm3/lib/efm32/g/vector.d,0

../../../../libopencm3/lib/efm32/g/nvic.d,0

../../../../libopencm3/lib/efm32/common/cmu_common.c,899
void cmu_enable_lock(void)cmu_enable_lock31,989
void cmu_disable_lock(void)cmu_disable_lock39,1094
bool cmu_get_lock_flag(void)cmu_get_lock_flag49,1269
#define _CMU_REG(_CMU_REG54,1374
#define _CMU_BIT(_CMU_BIT55,1425
void cmu_periph_clock_enable(enum cmu_periph_clken clken)cmu_periph_clock_enable68,1705
void cmu_periph_clock_disable(enum cmu_periph_clken clken)cmu_periph_clock_disable83,2042
void cmu_osc_on(enum cmu_osc osc)cmu_osc_on92,2221
void cmu_osc_off(enum cmu_osc osc)cmu_osc_off120,2704
bool cmu_osc_ready_flag(enum cmu_osc osc)cmu_osc_ready_flag150,3265
void cmu_wait_for_osc_ready(enum cmu_osc osc)cmu_wait_for_osc_ready180,3841
void cmu_set_hfclk_source(enum cmu_osc osc)cmu_set_hfclk_source211,4577
enum cmu_osc cmu_get_hfclk_source(void)cmu_get_hfclk_source232,4916
void cmu_clock_setup_in_hfxo_out_48mhz(void)cmu_clock_setup_in_hfxo_out_48mhz252,5328

../../../../libopencm3/lib/efm32/common/emu_common.c,0

../../../../libopencm3/lib/efm32/common/gpio_common.c,877
void gpio_enable_lock(void)gpio_enable_lock32,1016
void gpio_disable_lock(void)gpio_disable_lock42,1182
bool gpio_get_lock_flag(void)gpio_get_lock_flag54,1416
void gpio_set_drive_strength(uint32_t gpio_port,gpio_set_drive_strength65,1706
void gpio_mode_setup(uint32_t gpio_port, enum gpio_mode mode, uint16_t gpios)gpio_mode_setup78,2139
void gpio_set(uint32_t gpio_port, uint16_t gpios)gpio_set107,2879
void gpio_clear(uint32_t gpio_port, uint16_t gpios)gpio_clear118,3212
uint16_t gpio_get(uint32_t gpio_port, uint16_t gpios)gpio_get130,3596
void gpio_toggle(uint32_t gpio_port, uint16_t gpios)gpio_toggle141,3939
uint16_t gpio_port_read(uint32_t gpio_port)gpio_port_read151,4174
void gpio_port_write(uint32_t gpio_port, uint16_t data)gpio_port_write161,4412
void gpio_port_config_lock(uint32_t gpio_port, uint16_t gpios)gpio_port_config_lock177,4934

../../../../libopencm3/lib/efm32/common/acmp_common.c,0

../../../../libopencm3/lib/efm32/common/msc_common.c,0

../../../../libopencm3/lib/efm32/common/adc_common.c,6064
void adc_set_oversampling(uint32_t adc, uint32_t oversamp)adc_set_oversampling32,1045
void adc_set_warm_up(uint32_t adc, uint8_t clocks)adc_set_warm_up43,1330
void adc_set_clock_prescaler(uint32_t adc, uint8_t factor)adc_set_clock_prescaler54,1658
void adc_set_lowpass_filter(uint32_t adc, uint32_t lpfmode)adc_set_lowpass_filter65,1970
void adc_enable_tailgating(uint32_t adc)adc_enable_tailgating74,2167
void adc_disable_tailgating(uint32_t adc)adc_disable_tailgating83,2314
void adc_set_warm_up_mode(uint32_t adc, uint32_t warmupmode)adc_set_warm_up_mode93,2526
void adc_single_start(uint32_t adc)adc_single_start103,2746
void adc_single_stop(uint32_t adc)adc_single_stop112,2899
void adc_scan_start(uint32_t adc)adc_scan_start121,3049
void adc_scan_stop(uint32_t adc)adc_scan_stop130,3196
void adc_set_single_prs_trigger(uint32_t adc, uint8_t prssel)adc_set_single_prs_trigger141,3456
void adc_enable_single_prs_trigger(uint32_t adc)adc_enable_single_prs_trigger152,3717
void adc_disable_single_prs_trigger(uint32_t adc)adc_disable_single_prs_trigger161,3891
void adc_set_single_acquisition_cycle(uint32_t adc, uint32_t at)adc_set_single_acquisition_cycle171,4126
void adc_set_single_reference(uint32_t adc, uint32_t ref)adc_set_single_reference182,4411
void adc_set_single_channel(uint32_t adc, uint8_t ch)adc_set_single_channel193,4670
void adc_set_single_resolution(uint32_t adc, uint32_t res)adc_set_single_resolution205,4977
void adc_set_single_left_aligned(uint32_t adc)adc_set_single_left_aligned215,5197
void adc_set_single_right_aligned(uint32_t adc)adc_set_single_right_aligned224,5369
void adc_set_single_single_ended(uint32_t adc)adc_set_single_single_ended233,5546
void adc_set_single_differential(uint32_t adc)adc_set_single_differential242,5723
void adc_enable_single_repeat_conv(uint32_t adc)adc_enable_single_repeat_conv251,5906
void adc_disable_single_repeat_conv(uint32_t adc)adc_disable_single_repeat_conv260,6083
void adc_set_scan_prs_trigger(uint32_t adc, uint8_t prssel)adc_set_scan_prs_trigger271,6369
void adc_enable_scan_prs_trigger(uint32_t adc)adc_enable_scan_prs_trigger282,6616
void adc_disable_scan_prs_trigger(uint32_t adc)adc_disable_scan_prs_trigger291,6782
void adc_set_scan_acquisition_cycle(uint32_t adc, uint32_t at)adc_set_scan_acquisition_cycle301,7007
void adc_set_scan_reference(uint32_t adc, uint32_t ref)adc_set_scan_reference312,7280
void adc_set_scan_channel(uint32_t adc, uint8_t length, uint8_t channel[])adc_set_scan_channel325,7623
void adc_set_scan_resolution(uint32_t adc, uint32_t res)adc_set_scan_resolution344,8075
void adc_set_scan_left_aligned(uint32_t adc)adc_set_scan_left_aligned354,8285
void adc_set_scan_right_aligned(uint32_t adc)adc_set_scan_right_aligned363,8449
void adc_set_scan_single_ended(uint32_t adc)adc_set_scan_single_ended372,8618
void adc_set_scan_differential(uint32_t adc)adc_set_scan_differential381,8787
void adc_enable_scan_repeat_conv(uint32_t adc)adc_enable_scan_repeat_conv392,9051
void adc_disable_scan_repeat_conv(uint32_t adc)adc_disable_scan_repeat_conv401,9220
void adc_enable_single_result_overflow_interrupt(uint32_t adc)adc_enable_single_result_overflow_interrupt410,9398
void adc_disable_single_result_overflow_interrupt(uint32_t adc)adc_disable_single_result_overflow_interrupt419,9586
void adc_enable_single_conversion_complete_interrupt(uint32_t adc)adc_enable_single_conversion_complete_interrupt428,9779
void adc_disable_single_conversion_complete_interrupt(uint32_t adc)adc_disable_single_conversion_complete_interrupt437,9973
void adc_enable_scan_result_overflow_interrupt(uint32_t adc)adc_enable_scan_result_overflow_interrupt446,10162
void adc_disable_scan_result_overflow_interrupt(uint32_t adc)adc_disable_scan_result_overflow_interrupt455,10344
void adc_enable_scan_conversion_complete_interrupt(uint32_t adc)adc_enable_scan_conversion_complete_interrupt464,10532
void adc_disable_scan_conversion_complete_interrupt(uint32_t adc)adc_disable_scan_conversion_complete_interrupt473,10720
bool adc_get_single_result_overflow_flag(uint32_t adc)adc_get_single_result_overflow_flag484,10963
bool adc_get_single_conversion_complete_flag(uint32_t adc)adc_get_single_conversion_complete_flag495,11211
bool adc_get_scan_result_overflow_flag(uint32_t adc)adc_get_scan_result_overflow_flag506,11457
bool adc_get_scan_conversion_complete_flag(uint32_t adc)adc_get_scan_conversion_complete_flag517,11704
void adc_set_single_result_overflow_flag(uint32_t adc)adc_set_single_result_overflow_flag526,11884
void adc_set_single_conversion_complete_flag(uint32_t adc)adc_set_single_conversion_complete_flag535,12058
void adc_set_scan_result_overflow_flag(uint32_t adc)adc_set_scan_result_overflow_flag544,12228
void adc_set_scan_conversion_complete_flag(uint32_t adc)adc_set_scan_conversion_complete_flag553,12396
void adc_clear_single_result_overflow_flag(uint32_t adc)adc_clear_single_result_overflow_flag562,12566
void adc_clear_single_conversion_complete_flag(uint32_t adc)adc_clear_single_conversion_complete_flag571,12744
void adc_clear_scan_result_overflow_flag(uint32_t adc)adc_clear_scan_result_overflow_flag580,12918
void adc_clear_scan_conversion_complete_flag(uint32_t adc)adc_clear_scan_conversion_complete_flag589,13090
uint32_t adc_single_data(uint32_t adc)adc_single_data599,13283
uint32_t adc_scan_data(uint32_t adc)adc_scan_data609,13455
uint32_t adc_single_data_peak(uint32_t adc)adc_single_data_peak621,13736
uint32_t adc_scan_data_peak(uint32_t adc)adc_scan_data_peak633,14021
void adc_set_calibration_scan_gain(uint32_t adc, uint8_t scan_gain)adc_set_calibration_scan_gain643,14227
void adc_set_calibration_scan_offset(uint32_t adc, uint8_t scan_offset)adc_set_calibration_scan_offset653,14505
void adc_set_calibration_single_gain(uint32_t adc, uint8_t single_gain)adc_set_calibration_single_gain663,14786
void adc_set_calibration_single_offset(uint32_t adc, uint8_t single_offset)adc_set_calibration_single_offset673,15076

../../../../libopencm3/lib/efm32/common/dac_common.c,1177
void dac_set_refresh_cycle(uint32_t dac, uint32_t refrsel)dac_set_refresh_cycle37,1109
void dac_set_clock_prescaler(uint32_t dac, uint32_t presc)dac_set_clock_prescaler47,1363
void dac_set_reference(uint32_t dac, uint32_t refsel)dac_set_reference57,1605
void dac_set_out_mode(uint32_t dac, uint32_t outmode)dac_set_out_mode67,1850
void dac_set_conversion_mode(uint32_t dac, uint32_t convmode)dac_set_conversion_mode77,2107
void dac_enable_sine(uint32_t dac)dac_enable_sine86,2316
void dac_disable_sine(uint32_t dac)dac_disable_sine95,2464
void dac_set_prs_trigger(uint32_t dac, enum dac_ch dac_chan,dac_set_prs_trigger106,2722
void dac_enable_prs_trigger(uint32_t dac, enum dac_ch ch)dac_enable_prs_trigger120,3092
void dac_disable_prs_trigger(uint32_t dac, enum dac_ch ch)dac_disable_prs_trigger130,3311
void dac_enable_auto_refresh(uint32_t dac, enum dac_ch ch)dac_enable_auto_refresh140,3528
void dac_disable_auto_refresh(uint32_t dac, enum dac_ch ch)dac_disable_auto_refresh150,3746
void dac_enable_channel(uint32_t dac, enum dac_ch ch)dac_enable_channel160,3960
void dac_disable_channel(uint32_t dac, enum dac_ch ch)dac_disable_channel170,4164

../../../../libopencm3/lib/efm32/common/wdog_common.c,0

../../../../libopencm3/lib/efm32/common/usart_common.c,0

../../../../libopencm3/lib/efm32/common/rmu_common.c,0

../../../../libopencm3/lib/efm32/common/rtc_common.c,0

../../../../libopencm3/lib/efm32/common/prs_common.c,791
void prs_enable_gpio_output(enum prs_ch ch)prs_enable_gpio_output36,1248
void prs_disable_gpio_output(enum prs_ch ch)prs_disable_gpio_output46,1440
void prs_set_output_loc(uint32_t loc)prs_set_output_loc56,1666
void prs_software_pulse(enum prs_ch ch)prs_software_pulse68,1990
void prs_software_level_high(enum prs_ch ch)prs_software_level_high80,2294
void prs_software_level_low(enum prs_ch ch)prs_software_level_low92,2604
void prs_enable_async(enum prs_ch ch)prs_enable_async102,2828
void prs_disable_async(enum prs_ch ch)prs_disable_async112,3042
void prs_set_edge(enum prs_ch ch, uint32_t edge)prs_set_edge122,3258
void prs_set_source(enum prs_ch ch, uint32_t source)prs_set_source133,3541
void prs_set_signal(enum prs_ch ch, uint32_t signal)prs_set_signal145,3837

../../../../libopencm3/lib/efm32/common/letimer_common.c,0

../../../../libopencm3/lib/efm32/common/dma_common.c,4292
#define CHANNEL_SUPPORT_LOOP(CHANNEL_SUPPORT_LOOP27,917
void dma_enable_with_privileged_access(void)dma_enable_with_privileged_access33,1083
void dma_enable_with_unprivileged_access(void)dma_enable_with_unprivileged_access42,1274
void dma_enable(void)dma_enable51,1461
void dma_disable(void)dma_disable59,1551
void dma_set_desc_address(uint32_t desc_base)dma_set_desc_address69,1748
bool dma_get_wait_on_request_flag(enum dma_ch ch)dma_get_wait_on_request_flag83,1983
void dma_generate_software_request(enum dma_ch ch)dma_generate_software_request93,2220
void dma_enable_burst_only(enum dma_ch ch)dma_enable_burst_only102,2393
void dma_enable_single_and_burst(enum dma_ch ch)dma_enable_single_and_burst111,2577
void dma_enable_periph_request(enum dma_ch ch)dma_enable_periph_request120,2770
void dma_disable_periph_request(enum dma_ch ch)dma_disable_periph_request129,2959
void dma_enable_channel(enum dma_ch ch)dma_enable_channel138,3128
void dma_disable_channel(enum dma_ch ch)dma_disable_channel147,3275
void dma_disable_alternate_structure(enum dma_ch ch)dma_disable_alternate_structure156,3443
void dma_enable_alternate_structure(enum dma_ch ch)dma_enable_alternate_structure165,3625
void dma_enable_priority(enum dma_ch ch)dma_enable_priority174,3800
void dma_disable_priority(enum dma_ch ch)dma_disable_priority183,3965
bool dma_get_bus_error_flag(void)dma_get_bus_error_flag193,4148
void dma_clear_bus_error_flag(void)dma_clear_bus_error_flag201,4266
bool dma_get_request_flag(enum dma_ch ch)dma_get_request_flag212,4482
bool dma_get_bus_error_interrupt_flag(void)dma_get_bus_error_interrupt_flag223,4727
bool dma_get_done_interrupt_flag(enum dma_ch ch)dma_get_done_interrupt_flag235,4964
void dma_set_bus_error_interrupt_flag(void)dma_set_bus_error_interrupt_flag243,5102
void dma_set_done_interrupt_flag(enum dma_ch ch)dma_set_done_interrupt_flag252,5257
void dma_clear_bus_error_interrupt_flag(void)dma_clear_bus_error_interrupt_flag260,5385
void dma_clear_done_interrupt_flag(enum dma_ch ch)dma_clear_done_interrupt_flag269,5544
void dma_enable_bus_error_interrupt(void)dma_enable_bus_error_interrupt277,5670
void dma_disable_bus_error_interrupt(void)dma_disable_bus_error_interrupt285,5781
void dma_enable_done_interrupt(enum dma_ch ch)dma_enable_done_interrupt294,5935
void dma_disable_done_interrupt(enum dma_ch ch)dma_disable_done_interrupt303,6101
void dma_set_source(enum dma_ch ch, uint32_t source)dma_set_source313,6315
void dma_set_signal(enum dma_ch ch, uint32_t signal)dma_set_signal324,6590
void dma_channel_reset(enum dma_ch ch)dma_channel_reset334,6795
void dma_set_loop_count(enum dma_ch ch, uint16_t count)dma_set_loop_count358,7421
void dma_enable_loop(enum dma_ch ch)dma_enable_loop372,7688
void dma_disable_loop(enum dma_ch ch)dma_disable_loop385,7880
void dma_desc_set_dest_size(uint32_t desc_base, enum dma_ch ch,dma_desc_set_dest_size401,8208
void dma_desc_set_dest_inc(uint32_t desc_base, enum dma_ch ch,dma_desc_set_dest_inc417,8689
void dma_desc_set_src_size(uint32_t desc_base, enum dma_ch ch,dma_desc_set_src_size433,9150
void dma_desc_set_src_inc(uint32_t desc_base, enum dma_ch ch, enum dma_mem inc)dma_desc_set_src_inc449,9622
void dma_desc_set_r_power(uint32_t desc_base, enum dma_ch ch,dma_desc_set_r_power465,10081
void dma_desc_enable_next_useburst(uint32_t desc_base, enum dma_ch ch)dma_desc_enable_next_useburst480,10515
void dma_desc_disable_next_useburst(uint32_t desc_base, enum dma_ch ch)dma_desc_disable_next_useburst491,10826
void dma_desc_set_count(uint32_t desc_base, enum dma_ch ch, uint16_t count)dma_desc_set_count503,11188
void dma_desc_set_user_data(uint32_t desc_base, enum dma_ch ch,dma_desc_set_user_data518,11668
uint32_t dma_desc_get_user_data(uint32_t desc_base, enum dma_ch ch)dma_desc_get_user_data531,12030
static inline uint32_t dma_calc_end_from_start(uint32_t start, uint8_t inc,dma_calc_end_from_start548,12550
void dma_desc_set_src_address(uint32_t desc_base, enum dma_ch ch,dma_desc_set_src_address576,13338
void dma_desc_set_dest_address(uint32_t desc_base, enum dma_ch ch,dma_desc_set_dest_address599,14281
void dma_desc_set_mode(uint32_t desc_base, enum dma_ch ch, enum dma_mode mode)dma_desc_set_mode619,15002

../../../../libopencm3/lib/efm32/common/timer_common.c,336
#define HAS_DEAD_TIME_INSERTION(HAS_DEAD_TIME_INSERTION27,923
void timer_start(uint32_t timer)timer_start33,1043
void timer_stop(uint32_t timer)timer_stop42,1179
void timer_set_clock_prescaler(uint32_t timer, uint32_t presc)timer_set_clock_prescaler52,1423
void timer_set_top(uint32_t timer, uint32_t top)timer_set_top64,1738

../../../../libopencm3/lib/efm32/common/burtc_common.c,0

../../../../libopencm3/lib/efm32/common/i2c_common.c,0

../../../../libopencm3/lib/efm32/hg/usb_dwc_common.d,0

../../../../libopencm3/lib/efm32/hg/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS44,2152

../../../../libopencm3/lib/efm32/hg/Makefile,242
LIBNAME		= libopencm3_efm32hgLIBNAME23,955
SRCLIBDIR	?= ../..SRCLIBDIR24,985
FAMILY		= EFM32HGFAMILY25,1004
CC		= $(PREFIX)gccCC27,1023
AR		= $(PREFIX)arAR28,1042
TGT_CFLAGS	= -Os \TGT_CFLAGS29,1060
ARFLAGS		= rcsARFLAGS39,1445

../../../../libopencm3/lib/efm32/hg/scb.d,0

../../../../libopencm3/lib/efm32/hg/usb_msc.d,0

../../../../libopencm3/lib/efm32/hg/assert.d,0

../../../../libopencm3/lib/efm32/hg/usb_standard.d,0

../../../../libopencm3/lib/efm32/hg/gpio_common.d,0

../../../../libopencm3/lib/efm32/hg/usb.d,0

../../../../libopencm3/lib/efm32/hg/systick.d,0

../../../../libopencm3/lib/efm32/hg/cmu.c,978
void cmu_enable_lock(void)cmu_enable_lock31,1013
void cmu_disable_lock(void)cmu_disable_lock39,1118
bool cmu_get_lock_flag(void)cmu_get_lock_flag49,1293
#define _CMU_REG(_CMU_REG54,1398
#define _CMU_BIT(_CMU_BIT55,1449
void cmu_periph_clock_enable(enum cmu_periph_clken clken)cmu_periph_clock_enable68,1729
void cmu_periph_clock_disable(enum cmu_periph_clken clken)cmu_periph_clock_disable83,2066
void cmu_osc_on(enum cmu_osc osc)cmu_osc_on92,2245
void cmu_osc_off(enum cmu_osc osc)cmu_osc_off123,2795
bool cmu_osc_ready_flag(enum cmu_osc osc)cmu_osc_ready_flag156,3424
void cmu_wait_for_osc_ready(enum cmu_osc osc)cmu_wait_for_osc_ready189,4079
void cmu_set_hfclk_source(enum cmu_osc osc)cmu_set_hfclk_source223,4894
enum cmu_osc cmu_get_hfclk_source(void)cmu_get_hfclk_source251,5377
void cmu_set_usbclk_source(enum cmu_osc osc)cmu_set_usbclk_source274,5871
void cmu_wait_for_usbclk_selected(enum cmu_osc osc)cmu_wait_for_usbclk_selected296,6257

../../../../libopencm3/lib/efm32/hg/usb_control.d,0

../../../../libopencm3/lib/efm32/hg/usb_cdc.d,0

../../../../libopencm3/lib/efm32/hg/dwt.d,0

../../../../libopencm3/lib/efm32/hg/sync.d,0

../../../../libopencm3/lib/efm32/hg/cmu.d,0

../../../../libopencm3/lib/efm32/hg/usb_hid.d,0

../../../../libopencm3/lib/efm32/hg/vector.d,0

../../../../libopencm3/lib/efm32/hg/timer_common.d,0

../../../../libopencm3/lib/efm32/hg/usb_audio.d,0

../../../../libopencm3/lib/efm32/hg/usb_midi.d,0

../../../../libopencm3/lib/efm32/hg/usb_efm32hg.d,0

../../../../libopencm3/lib/efm32/hg/nvic.d,0

../../../../libopencm3/lib/efm32/ezr32wg/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS62,3452

../../../../libopencm3/lib/efm32/ezr32wg/cmu_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/letimer_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/Makefile,311
LIBNAME		= libopencm3_ezr32wgLIBNAME22,897
SRCLIBDIR	?= ../..SRCLIBDIR23,927
FAMILY		= EZR32WGFAMILY24,946
FP_FLAGS        ?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS26,965
CC		= $(PREFIX)gccCC27,1019
AR		= $(PREFIX)arAR28,1038
TGT_CFLAGS	= -Os \TGT_CFLAGS29,1056
ARFLAGS		= rcsARFLAGS38,1421

../../../../libopencm3/lib/efm32/ezr32wg/scb.d,0

../../../../libopencm3/lib/efm32/ezr32wg/burtc_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/usb_msc.d,0

../../../../libopencm3/lib/efm32/ezr32wg/assert.d,0

../../../../libopencm3/lib/efm32/ezr32wg/msc_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/usb_standard.d,0

../../../../libopencm3/lib/efm32/ezr32wg/gpio_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/usb.d,0

../../../../libopencm3/lib/efm32/ezr32wg/systick.d,0

../../../../libopencm3/lib/efm32/ezr32wg/dac_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/dma_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/rmu_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/adc_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/usb_control.d,0

../../../../libopencm3/lib/efm32/ezr32wg/usb_cdc.d,0

../../../../libopencm3/lib/efm32/ezr32wg/dwt.d,0

../../../../libopencm3/lib/efm32/ezr32wg/sync.d,0

../../../../libopencm3/lib/efm32/ezr32wg/rtc_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/usb_efm32.d,0

../../../../libopencm3/lib/efm32/ezr32wg/usb_hid.d,0

../../../../libopencm3/lib/efm32/ezr32wg/wdog_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/emu_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/vector.d,0

../../../../libopencm3/lib/efm32/ezr32wg/timer_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/usb_audio.d,0

../../../../libopencm3/lib/efm32/ezr32wg/vector_chipset.c,43
static void pre_main(void)pre_main23,881

../../../../libopencm3/lib/efm32/ezr32wg/usb_midi.d,0

../../../../libopencm3/lib/efm32/ezr32wg/acmp_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/nvic.d,0

../../../../libopencm3/lib/efm32/ezr32wg/usart_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/i2c_common.d,0

../../../../libopencm3/lib/efm32/ezr32wg/prs_common.d,0

../../../../libopencm3/lib/efm32/wg/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS62,3452

../../../../libopencm3/lib/efm32/wg/cmu_common.d,0

../../../../libopencm3/lib/efm32/wg/letimer_common.d,0

../../../../libopencm3/lib/efm32/wg/Makefile,311
LIBNAME		= libopencm3_efm32wgLIBNAME22,897
SRCLIBDIR	?= ../..SRCLIBDIR23,927
FAMILY		= EFM32WGFAMILY24,946
FP_FLAGS        ?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS26,965
CC		= $(PREFIX)gccCC27,1019
AR		= $(PREFIX)arAR28,1038
TGT_CFLAGS	= -Os \TGT_CFLAGS29,1056
ARFLAGS		= rcsARFLAGS38,1421

../../../../libopencm3/lib/efm32/wg/scb.d,0

../../../../libopencm3/lib/efm32/wg/burtc_common.d,0

../../../../libopencm3/lib/efm32/wg/usb_msc.d,0

../../../../libopencm3/lib/efm32/wg/assert.d,0

../../../../libopencm3/lib/efm32/wg/msc_common.d,0

../../../../libopencm3/lib/efm32/wg/usb_standard.d,0

../../../../libopencm3/lib/efm32/wg/gpio_common.d,0

../../../../libopencm3/lib/efm32/wg/usb.d,0

../../../../libopencm3/lib/efm32/wg/systick.d,0

../../../../libopencm3/lib/efm32/wg/dac_common.d,0

../../../../libopencm3/lib/efm32/wg/dma_common.d,0

../../../../libopencm3/lib/efm32/wg/rmu_common.d,0

../../../../libopencm3/lib/efm32/wg/adc_common.d,0

../../../../libopencm3/lib/efm32/wg/usb_control.d,0

../../../../libopencm3/lib/efm32/wg/usb_cdc.d,0

../../../../libopencm3/lib/efm32/wg/dwt.d,0

../../../../libopencm3/lib/efm32/wg/sync.d,0

../../../../libopencm3/lib/efm32/wg/rtc_common.d,0

../../../../libopencm3/lib/efm32/wg/usb_efm32.d,0

../../../../libopencm3/lib/efm32/wg/usb_hid.d,0

../../../../libopencm3/lib/efm32/wg/wdog_common.d,0

../../../../libopencm3/lib/efm32/wg/emu_common.d,0

../../../../libopencm3/lib/efm32/wg/vector.d,0

../../../../libopencm3/lib/efm32/wg/timer_common.d,0

../../../../libopencm3/lib/efm32/wg/usb_audio.d,0

../../../../libopencm3/lib/efm32/wg/vector_chipset.c,43
static void pre_main(void)pre_main23,881

../../../../libopencm3/lib/efm32/wg/usb_midi.d,0

../../../../libopencm3/lib/efm32/wg/acmp_common.d,0

../../../../libopencm3/lib/efm32/wg/nvic.d,0

../../../../libopencm3/lib/efm32/wg/usart_common.d,0

../../../../libopencm3/lib/efm32/wg/i2c_common.d,0

../../../../libopencm3/lib/efm32/wg/prs_common.d,0

../../../../libopencm3/lib/efm32/lg/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS62,3453

../../../../libopencm3/lib/efm32/lg/cmu_common.d,0

../../../../libopencm3/lib/efm32/lg/letimer_common.d,0

../../../../libopencm3/lib/efm32/lg/Makefile,239
LIBNAME		= libopencm3_efm32lgLIBNAME22,897
SRCLIBDIR	?= ../..SRCLIBDIR23,927
FAMILY		= EFM32LGFAMILY24,946
CC		= $(PREFIX)gccCC26,965
AR		= $(PREFIX)arAR27,984
TGT_CFLAGS	= -Os \TGT_CFLAGS28,1002
ARFLAGS		= rcsARFLAGS38,1399

../../../../libopencm3/lib/efm32/lg/scb.d,0

../../../../libopencm3/lib/efm32/lg/burtc_common.d,0

../../../../libopencm3/lib/efm32/lg/usb_msc.d,0

../../../../libopencm3/lib/efm32/lg/assert.d,0

../../../../libopencm3/lib/efm32/lg/msc_common.d,0

../../../../libopencm3/lib/efm32/lg/usb_standard.d,0

../../../../libopencm3/lib/efm32/lg/gpio_common.d,0

../../../../libopencm3/lib/efm32/lg/usb.d,0

../../../../libopencm3/lib/efm32/lg/systick.d,0

../../../../libopencm3/lib/efm32/lg/dac_common.d,0

../../../../libopencm3/lib/efm32/lg/dma_common.d,0

../../../../libopencm3/lib/efm32/lg/rmu_common.d,0

../../../../libopencm3/lib/efm32/lg/adc_common.d,0

../../../../libopencm3/lib/efm32/lg/usb_control.d,0

../../../../libopencm3/lib/efm32/lg/usb_cdc.d,0

../../../../libopencm3/lib/efm32/lg/dwt.d,0

../../../../libopencm3/lib/efm32/lg/sync.d,0

../../../../libopencm3/lib/efm32/lg/rtc_common.d,0

../../../../libopencm3/lib/efm32/lg/usb_efm32.d,0

../../../../libopencm3/lib/efm32/lg/usb_hid.d,0

../../../../libopencm3/lib/efm32/lg/wdog_common.d,0

../../../../libopencm3/lib/efm32/lg/emu_common.d,0

../../../../libopencm3/lib/efm32/lg/vector.d,0

../../../../libopencm3/lib/efm32/lg/timer_common.d,0

../../../../libopencm3/lib/efm32/lg/usb_audio.d,0

../../../../libopencm3/lib/efm32/lg/usb_midi.d,0

../../../../libopencm3/lib/efm32/lg/acmp_common.d,0

../../../../libopencm3/lib/efm32/lg/nvic.d,0

../../../../libopencm3/lib/efm32/lg/usart_common.d,0

../../../../libopencm3/lib/efm32/lg/i2c_common.d,0

../../../../libopencm3/lib/efm32/lg/prs_common.d,0

../../../../libopencm3/lib/efm32/gg/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS61,3382

../../../../libopencm3/lib/efm32/gg/Makefile,259
LIBNAME		= libopencm3_efm32ggLIBNAME21,829
SRCLIBDIR	?= ../..SRCLIBDIR22,859
FAMILY		= EFM32GGFAMILY23,878
CC		= $(PREFIX)gccCC25,897
AR		= $(PREFIX)arAR26,916
TGT_CFLAGS	= -Os \TGT_CFLAGS27,934
ARFLAGS		= rcsARFLAGS37,1331
OBJS		=OBJS38,1346

../../../../libopencm3/lib/efm32/gg/scb.d,0

../../../../libopencm3/lib/efm32/gg/assert.d,0

../../../../libopencm3/lib/efm32/gg/systick.d,0

../../../../libopencm3/lib/efm32/gg/dwt.d,0

../../../../libopencm3/lib/efm32/gg/sync.d,0

../../../../libopencm3/lib/efm32/gg/vector.d,0

../../../../libopencm3/lib/efm32/gg/nvic.d,0

../../../../libopencm3/lib/efm32/tg/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS46,2297

../../../../libopencm3/lib/efm32/tg/Makefile,259
LIBNAME		= libopencm3_efm32tgLIBNAME21,829
SRCLIBDIR	?= ../..SRCLIBDIR22,859
FAMILY		= EFM32TGFAMILY23,878
CC		= $(PREFIX)gccCC25,897
AR		= $(PREFIX)arAR26,916
TGT_CFLAGS	= -Os \TGT_CFLAGS27,934
ARFLAGS		= rcsARFLAGS37,1331
OBJS		=OBJS38,1346

../../../../libopencm3/lib/efm32/tg/scb.d,0

../../../../libopencm3/lib/efm32/tg/assert.d,0

../../../../libopencm3/lib/efm32/tg/systick.d,0

../../../../libopencm3/lib/efm32/tg/dwt.d,0

../../../../libopencm3/lib/efm32/tg/sync.d,0

../../../../libopencm3/lib/efm32/tg/vector.d,0

../../../../libopencm3/lib/efm32/tg/nvic.d,0

../../../../libopencm3/lib/nrf/51/gpio.d,0

../../../../libopencm3/lib/nrf/51/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS49,2499

../../../../libopencm3/lib/nrf/51/uart.d,0

../../../../libopencm3/lib/nrf/51/Makefile,290
LIBNAME		= libopencm3_nrf51LIBNAME20,874
SRCLIBDIR	?= ../..SRCLIBDIR21,902
CC		= $(PREFIX)gccCC23,922
AR		= $(PREFIX)arAR24,941
FP_FLAGS ?= -msoft-floatFP_FLAGS26,960
TGT_CFLAGS	= -Os -Wall -Wextra -I../../../include -fno-common \TGT_CFLAGS28,986
ARFLAGS		= rcsARFLAGS36,1288

../../../../libopencm3/lib/nrf/51/scb.d,0

../../../../libopencm3/lib/nrf/51/radio.c,65
void radio_set_mode(enum radio_mode mode)radio_set_mode39,1231

../../../../libopencm3/lib/nrf/51/assert.d,0

../../../../libopencm3/lib/nrf/51/systick.d,0

../../../../libopencm3/lib/nrf/51/dwt.d,0

../../../../libopencm3/lib/nrf/51/sync.d,0

../../../../libopencm3/lib/nrf/51/vector.d,0

../../../../libopencm3/lib/nrf/51/timer.d,0

../../../../libopencm3/lib/nrf/51/clock.c,80
void clock_set_xtal_freq(enum clock_xtal_freq freq)clock_set_xtal_freq40,1289

../../../../libopencm3/lib/nrf/51/clock.d,0

../../../../libopencm3/lib/nrf/51/radio.d,0

../../../../libopencm3/lib/nrf/51/radio_common.d,0

../../../../libopencm3/lib/nrf/51/clock_common.d,0

../../../../libopencm3/lib/nrf/51/nvic.d,0

../../../../libopencm3/lib/nrf/51/rtc.d,0

../../../../libopencm3/lib/nrf/51/i2c_common.d,0

../../../../libopencm3/lib/nrf/51/ppi.d,0

../../../../libopencm3/lib/nrf/common/gpio.c,877
void gpio_set(uint32_t gpioport, uint32_t gpios)gpio_set41,1336
void gpio_clear(uint32_t gpioport, uint32_t gpios)gpio_clear52,1578
void gpio_toggle(uint32_t gpioport, uint32_t gpios)gpio_toggle63,1816
uint32_t gpio_get(uint32_t gpioport, uint32_t gpios)gpio_get76,2133
void gpio_mode_setup(uint32_t gpioport, uint32_t mode, uint32_t pull_up_down,gpio_mode_setup94,2719
void gpio_set_options(uint32_t gpioport, uint32_t drive, uint32_t sense,gpio_set_options125,3618
void gpio_configure_task(uint8_t task_num,gpio_configure_task155,4407
void gpio_configure_event(uint8_t event_num, uint8_t pin_num, uint8_t polarity)gpio_configure_event175,4995
void gpio_enable_interrupts(uint32_t mask)gpio_enable_interrupts186,5333
void gpio_disable_interrupts(uint32_t mask)gpio_disable_interrupts195,5488
void gpio_clear_interrupts(void)gpio_clear_interrupts203,5606

../../../../libopencm3/lib/nrf/common/uart.c,855
void uart_enable(uint32_t uart)uart_enable40,1299
void uart_disable(uint32_t uart)uart_disable49,1457
void uart_configure(uint32_t uart,uart_configure67,2031
void uart_set_pins(uint32_t uart, uint32_t rx, uint32_t tx, uint32_t cts, uint32_t rts)uart_set_pins97,3165
void uart_set_baudrate(uint32_t uart, enum uart_baud br)uart_set_baudrate126,3721
void uart_set_parity(uint32_t uart, int parity)uart_set_parity131,3810
void uart_set_flow_control(uint32_t uart, int flow)uart_set_flow_control136,3918
void uart_start_tx(uint32_t uart)uart_start_tx141,4026
void uart_send(uint32_t uart, uint16_t byte)uart_send146,4114
void uart_stop_tx(uint32_t uart)uart_stop_tx151,4190
void uart_start_rx(uint32_t uart)uart_start_rx156,4276
uint16_t uart_recv(uint32_t uart)uart_recv161,4364
void uart_stop_rx(uint32_t uart)uart_stop_rx166,4427

../../../../libopencm3/lib/nrf/common/rtc.c,528
void rtc_set_prescaler(uint32_t rtc, uint16_t presc)rtc_set_prescaler42,1405
uint32_t rtc_get_counter(uint32_t rtc)rtc_get_counter51,1577
void rtc_enable_events(uint32_t rtc, uint32_t mask)rtc_enable_events61,1766
void rtc_disable_events(uint32_t rtc, uint32_t mask)rtc_disable_events71,1971
void rtc_start(uint32_t rtc)rtc_start80,2124
void rtc_stop(uint32_t rtc)rtc_stop89,2268
void rtc_clear(uint32_t rtc)rtc_clear98,2411
void rtc_set_compare(uint32_t rtc, uint8_t cmp, uint32_t value)rtc_set_compare109,2653

../../../../libopencm3/lib/nrf/common/ppi.c,650
void ppi_configure_channel(uint8_t chan_num, uint32_t eep, uint32_t tep)ppi_configure_channel43,1483
void ppi_enable_channels(uint32_t channels)ppi_enable_channels53,1747
void ppi_disable_channels(uint32_t channels)ppi_disable_channels62,1951
void ppi_set_group(uint8_t group, uint32_t channels)ppi_set_group72,2204
void ppi_enable_group(uint8_t group)ppi_enable_group81,2403
void ppi_disable_group(uint8_t group)ppi_disable_group90,2588
uint8_t ppi_add_channel(uint32_t *chan_map, uint32_t eep, uint32_t tep, bool enable)ppi_add_channel106,3171
void ppi_remove_channel(uint32_t *chan_map, uint8_t chan_num)ppi_remove_channel139,4063

../../../../libopencm3/lib/nrf/common/timer.c,735
uint32_t timer_get_ticks(uint32_t timer)timer_get_ticks41,1328
void timer_set_mode(uint32_t timer, enum timer_mode mode)timer_set_mode59,1695
void timer_set_bitmode(uint32_t timer, enum timer_bitmode bitmode)timer_set_bitmode69,1911
void timer_start(uint32_t timer)timer_start78,2090
void timer_stop(uint32_t timer)timer_stop87,2248
void timer_clear(uint32_t timer)timer_clear96,2405
void timer_set_prescaler(uint32_t timer, uint8_t presc)timer_set_prescaler106,2612
void timer_set_compare(uint32_t timer, uint8_t compare_num, uint32_t compare_val)timer_set_compare117,2912
uint32_t timer_get_freq(uint32_t timer)timer_get_freq131,3202
uint32_t timer_get_cc(uint32_t timer, uint8_t compare_num)timer_get_cc142,3464

../../../../libopencm3/lib/nrf/common/clock_common.c,303
void clock_start_lfclk(bool wait)clock_start_lfclk40,1431
void clock_stop_lfclk()clock_stop_lfclk49,1624
void clock_start_hfclk(bool wait)clock_start_hfclk60,1897
void clock_stop_hfclk()clock_stop_hfclk69,2104
void clock_set_lfclk_src(enum clock_lfclk_src lfclk_src)clock_set_lfclk_src78,2268

../../../../libopencm3/lib/nrf/common/radio_common.c,1413
void radio_set_txpower(enum radio_txpower txpower)radio_set_txpower43,1386
void radio_set_lsbfirst(void)radio_set_lsbfirst49,1523
void radio_set_msbfirst(void)radio_set_msbfirst55,1654
void radio_enable_whitening(void)radio_enable_whitening64,1837
void radio_disable_whitening(void)radio_disable_whitening70,1962
void radio_set_crclen(uint8_t crc_len)radio_set_crclen79,2178
void radio_disable_crc(void)radio_disable_crc87,2391
void radio_enable(void)radio_enable93,2503
void radio_disable(void)radio_disable99,2606
void radio_set_balen(uint8_t ba_len)radio_set_balen109,2792
void radio_set_maxlen(uint8_t maxlen)radio_set_maxlen120,3097
void radio_set_crc_skipaddr(bool is_skip_addr)radio_set_crc_skipaddr132,3474
void radio_configure_ble(void)radio_configure_ble147,3953
void radio_configure_packet(uint8_t lf_len_bits, uint8_t s0_len_bytes, uint8_t s1_len_bits)radio_configure_packet167,4374
void radio_set_frequency(uint8_t freq)radio_set_frequency179,4765
void radio_set_datawhiteiv(uint8_t iv)radio_set_datawhiteiv188,4974
void radio_set_addr(uint8_t addr_index, uint32_t base, uint8_t prefix)radio_set_addr203,5424
void radio_set_tx_address(uint8_t addr_index)radio_set_tx_address222,5952
void radio_set_packet_ptr(uint8_t *packet_ptr)radio_set_packet_ptr231,6135
void radio_enable_tx(void)radio_enable_tx237,6266
void radio_enable_rx(void)radio_enable_rx243,6372

../../../../libopencm3/lib/nrf/common/i2c_common.c,912
void i2c_enable(uint32_t i2c, uint32_t mode)i2c_enable43,1420
void i2c_disable(uint32_t i2c)i2c_disable52,1594
void i2c_start_tx(uint32_t i2c)i2c_start_tx64,1895
void i2c_start_rx(uint32_t i2c)i2c_start_rx73,2058
void i2c_send_stop(uint32_t i2c)i2c_send_stop82,2225
void i2c_set_fast_mode(uint32_t i2c)i2c_set_fast_mode91,2392
void i2c_set_standard_mode(uint32_t i2c)i2c_set_standard_mode100,2584
void i2c_set_frequency(uint32_t i2c, uint32_t freq)i2c_set_frequency114,3016
void i2c_send_data(uint32_t i2c, uint8_t data)i2c_send_data127,3370
uint8_t i2c_get_data(uint32_t i2c)i2c_get_data140,3697
void i2c_select_pins(uint32_t i2c, uint32_t scl_pin, uint32_t sda_pin)i2c_select_pins158,4375
void i2c_set_address(uint32_t i2c, uint8_t addr)i2c_set_address178,4877
void i2c_resume(uint32_t i2c)i2c_resume190,5153
void i2c_set_shorts(uint32_t i2c, uint32_t shorts)i2c_set_shorts202,5450

../../../../libopencm3/lib/nrf/52/gpio.d,0

../../../../libopencm3/lib/nrf/52/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS51,2643

../../../../libopencm3/lib/nrf/52/uart.d,0

../../../../libopencm3/lib/nrf/52/Makefile,313
LIBNAME		= libopencm3_nrf52LIBNAME21,877
SRCLIBDIR	?= ../..SRCLIBDIR22,905
CC		= $(PREFIX)gccCC24,925
AR		= $(PREFIX)arAR25,944
FP_FLAGS ?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS27,963
TGT_CFLAGS	= -Os -Wall -Wextra -I../../../include -fno-common \TGT_CFLAGS29,1011
ARFLAGS		= rcsARFLAGS36,1312

../../../../libopencm3/lib/nrf/52/i2c.d,0

../../../../libopencm3/lib/nrf/52/scb.d,0

../../../../libopencm3/lib/nrf/52/assert.d,0

../../../../libopencm3/lib/nrf/52/systick.d,0

../../../../libopencm3/lib/nrf/52/dwt.d,0

../../../../libopencm3/lib/nrf/52/i2c.c,192
void i2c_set_tx_buffer(uint32_t i2c, const uint8_t *buffer, uint8_t len)i2c_set_tx_buffer37,1280
void i2c_set_rx_buffer(uint32_t i2c, uint8_t *buffer, uint8_t len)i2c_set_rx_buffer54,1826

../../../../libopencm3/lib/nrf/52/sync.d,0

../../../../libopencm3/lib/nrf/52/vector.d,0

../../../../libopencm3/lib/nrf/52/timer.d,0

../../../../libopencm3/lib/nrf/52/radio_common.d,0

../../../../libopencm3/lib/nrf/52/clock_common.d,0

../../../../libopencm3/lib/nrf/52/nvic.d,0

../../../../libopencm3/lib/nrf/52/rtc.d,0

../../../../libopencm3/lib/nrf/52/i2c_common.d,0

../../../../libopencm3/lib/nrf/52/ppi.d,0

../../../../libopencm3/lib/gd32/f1x0/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS75,4464

../../../../libopencm3/lib/gd32/f1x0/rcc_common_all.d,0

../../../../libopencm3/lib/gd32/f1x0/gpio_common_all.d,0

../../../../libopencm3/lib/gd32/f1x0/flash_common_f.d,0

../../../../libopencm3/lib/gd32/f1x0/flash.d,0

../../../../libopencm3/lib/gd32/f1x0/Makefile,207
LIBNAME		= libopencm3_gd32f1x0LIBNAME20,782
SRCLIBDIR	?= ../..SRCLIBDIR21,813
CC		= $(PREFIX)gccCC23,833
AR		= $(PREFIX)arAR24,852
TGT_CFLAGS	= -Os \TGT_CFLAGS25,870
ARFLAGS		= rcsARFLAGS34,1234

../../../../libopencm3/lib/gd32/f1x0/scb.d,0

../../../../libopencm3/lib/gd32/f1x0/flash_common_all.d,0

../../../../libopencm3/lib/gd32/f1x0/assert.d,0

../../../../libopencm3/lib/gd32/f1x0/flash_common_f01.d,0

../../../../libopencm3/lib/gd32/f1x0/systick.d,0

../../../../libopencm3/lib/gd32/f1x0/rcc.c,2201
uint32_t rcc_apb1_frequency = 8000000;rcc_apb1_frequency58,2019
uint32_t rcc_apb2_frequency = 8000000;rcc_apb2_frequency59,2058
uint32_t rcc_ahb_frequency = 8000000;rcc_ahb_frequency60,2097
const struct rcc_clock_scale rcc_hsi_configs[] = {rcc_hsi_configs62,2136
const struct rcc_clock_scale rcc_hse8_configs[] = {rcc_hse8_configs87,2788
void rcc_osc_ready_int_clear(enum rcc_osc osc)rcc_osc_ready_int_clear112,3484
void rcc_osc_ready_int_enable(enum rcc_osc osc)rcc_osc_ready_int_enable139,3992
void rcc_osc_ready_int_disable(enum rcc_osc osc)rcc_osc_ready_int_disable166,4507
int rcc_osc_ready_int_flag(enum rcc_osc osc)rcc_osc_ready_int_flag194,5072
void rcc_css_int_clear(void)rcc_css_int_clear222,5661
int rcc_css_int_flag(void)rcc_css_int_flag233,5909
void rcc_wait_for_osc_ready(enum rcc_osc osc)rcc_wait_for_osc_ready244,6138
void rcc_osc_on(enum rcc_osc osc)rcc_osc_on280,7164
void rcc_osc_off(enum rcc_osc osc)rcc_osc_off315,7997
void rcc_css_enable(void)rcc_css_enable341,8451
void rcc_css_disable(void)rcc_css_disable351,8642
void rcc_set_sysclk_source(uint32_t clk)rcc_set_sysclk_source362,8893
void rcc_set_pll_multiplication_factor(uint32_t mul)rcc_set_pll_multiplication_factor376,9258
void rcc_set_pll_source(uint32_t pllsrc)rcc_set_pll_source391,9716
void rcc_set_pllxtpre(uint32_t pllxtpre)rcc_set_pllxtpre405,10096
uint32_t rcc_rtc_clock_enabled_flag(void)rcc_rtc_clock_enabled_flag417,10388
void rcc_enable_rtc_clock(void)rcc_enable_rtc_clock427,10591
void rcc_set_rtc_clock_source(enum rcc_osc clock_source)rcc_set_rtc_clock_source438,10859
void rcc_set_adcpre(uint32_t adcpre)rcc_set_adcpre487,12185
void rcc_set_ppre2(uint32_t ppre2)rcc_set_ppre2499,12499
void rcc_set_ppre1(uint32_t ppre1)rcc_set_ppre1513,12863
void rcc_set_hpre(uint32_t hpre)rcc_set_hpre526,13169
void rcc_set_usbpre(uint32_t usbpre)rcc_set_usbpre544,13687
void rcc_set_prediv(uint32_t prediv)rcc_set_prediv549,13781
uint32_t rcc_system_clock_source(void)rcc_system_clock_source563,14116
void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)rcc_clock_setup_pll581,14770
void rcc_backupdomain_reset(void)rcc_backupdomain_reset644,16519

../../../../libopencm3/lib/gd32/f1x0/dwt.d,0

../../../../libopencm3/lib/gd32/f1x0/sync.d,0

../../../../libopencm3/lib/gd32/f1x0/vector.d,0

../../../../libopencm3/lib/gd32/f1x0/rcc.d,0

../../../../libopencm3/lib/gd32/f1x0/gpio_common_f0234.d,0

../../../../libopencm3/lib/gd32/f1x0/nvic.d,0

../../../../libopencm3/lib/gd32/f1x0/flash.c,367
void flash_clear_status_flags(void)flash_clear_status_flags56,1803
uint32_t flash_get_status_flags(void)flash_get_status_flags73,2296
void flash_program_half_word(uint32_t address, uint16_t data)flash_program_half_word94,2905
void flash_erase_page(uint32_t page_address)flash_erase_page120,3631
void flash_erase_all_pages(void)flash_erase_all_pages140,4094

../../../../libopencm3/lib/msp432/e4/gpio.d,0

../../../../libopencm3/lib/msp432/e4/vector_nvic.c,44
#define IRQ_HANDLERS IRQ_HANDLERS118,7449

../../../../libopencm3/lib/msp432/e4/gpio.c,1274
void gpio_mode_setup(uint32_t gpioport, enum gpio_mode mode,gpio_mode_setup55,2130
void gpio_set_output_options(uint32_t gpioport,gpio_set_output_options126,4513
void gpio_set_af(uint32_t gpioport, uint8_t alt_func_num, uint8_t gpios)gpio_set_af208,6648
void gpio_configure_trigger(uint32_t gpioport, enum gpio_trigger trigger,gpio_configure_trigger253,8013
void gpio_set(uint32_t gpioport, uint8_t gpios)gpio_set293,9097
void gpio_clear(uint32_t gpioport, uint8_t gpios)gpio_clear306,9560
uint8_t gpio_get(uint32_t gpioport, uint8_t gpios)gpio_get320,10063
void gpio_toggle(uint32_t gpioport, uint8_t gpios)gpio_toggle334,10547
uint8_t gpio_port_read(uint32_t gpioport)gpio_port_read348,10972
void gpio_port_write(uint32_t gpioport, uint8_t data)gpio_port_write360,11326
void gpio_enable_interrupts(uint32_t gpioport, uint8_t gpios)gpio_enable_interrupts378,11960
void gpio_disable_interrupts(uint32_t gpioport, uint8_t gpios)gpio_disable_interrupts393,12482
void gpio_unlock_commit(uint32_t gpioport, uint8_t gpios)gpio_unlock_commit409,13093
uint8_t gpio_is_interrupt_source(uint32_t gpioport, uint8_t gpios)gpio_is_interrupt_source430,13833
void gpio_clear_interrupt_flag(uint32_t gpioport, uint8_t gpios)gpio_clear_interrupt_flag445,14420

../../../../libopencm3/lib/msp432/e4/Makefile,273
LIBNAME		= libopencm3_msp432e4LIBNAME22,912
SRCLIBDIR	?= ../..SRCLIBDIR23,943
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS25,963
CC		= $(PREFIX)gccCC26,1010
AR		= $(PREFIX)arAR27,1029
TGT_CFLAGS	= -Os \TGT_CFLAGS28,1047
ARFLAGS		= rcsARFLAGS39,1449

../../../../libopencm3/lib/msp432/e4/scb.d,0

../../../../libopencm3/lib/msp432/e4/systemcontrol.d,0

../../../../libopencm3/lib/msp432/e4/assert.d,0

../../../../libopencm3/lib/msp432/e4/systick.d,0

../../../../libopencm3/lib/msp432/e4/dwt.d,0

../../../../libopencm3/lib/msp432/e4/sync.d,0

../../../../libopencm3/lib/msp432/e4/vector.d,0

../../../../libopencm3/lib/msp432/e4/nvic.d,0

../../../../libopencm3/lib/msp432/e4/systemcontrol.c,746
#define _SYSCTL_REG(_SYSCTL_REG37,1146
#define _SYSCTL_BIT(_SYSCTL_BIT38,1207
void sysctl_periph_clock_enable(enum msp432_clock_mode clock_mode,sysctl_periph_clock_enable46,1509
void sysctl_periph_clock_disable(enum msp432_clock_mode clock_mode,sysctl_periph_clock_disable58,1929
void sysctl_periph_reset(enum msp432_periph periph)sysctl_periph_reset69,2296
void sysctl_periph_clear_reset(enum msp432_periph periph)sysctl_periph_clear_reset79,2623
bool sysctl_periph_is_present(enum msp432_periph periph)sysctl_periph_is_present89,2947
bool sysctl_periph_is_ready(enum msp432_periph periph)sysctl_periph_is_ready102,3330
void sysctl_periph_set_power_state(enum msp432_power_mode power_mode,sysctl_periph_set_power_state119,3923

../../../../libopencm3/lib/sam/3u/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS53,2742

../../../../libopencm3/lib/sam/3u/gpio_common_all.d,0

../../../../libopencm3/lib/sam/3u/Makefile,249
LIBNAME		= libopencm3_sam3uLIBNAME21,848
SRCLIBDIR	?= ../..SRCLIBDIR22,876
CC		= $(PREFIX)gccCC24,896
AR		= $(PREFIX)arAR25,915
TGT_CFLAGS	= -Os -Wall -Wextra -I../../../include -fno-common \TGT_CFLAGS26,933
ARFLAGS		= rcsARFLAGS32,1194

../../../../libopencm3/lib/sam/3u/scb.d,0

../../../../libopencm3/lib/sam/3u/assert.d,0

../../../../libopencm3/lib/sam/3u/systick.d,0

../../../../libopencm3/lib/sam/3u/usart_common_3.d,0

../../../../libopencm3/lib/sam/3u/dwt.d,0

../../../../libopencm3/lib/sam/3u/sync.d,0

../../../../libopencm3/lib/sam/3u/vector.d,0

../../../../libopencm3/lib/sam/3u/pmc.d,0

../../../../libopencm3/lib/sam/3u/gpio_common_3a3u3x.d,0

../../../../libopencm3/lib/sam/3u/usart_common_all.d,0

../../../../libopencm3/lib/sam/3u/nvic.d,0

../../../../libopencm3/lib/sam/d/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS42,1977

../../../../libopencm3/lib/sam/d/port.c,590
void gpio_mode_setup(uint32_t gpioport, uint8_t mode, uint8_t cnf, uint32_t gpios)gpio_mode_setup23,693
void gpio_set_af(uint32_t gpioport, uint8_t af, uint32_t gpios)gpio_set_af73,2191
void gpio_set(uint32_t gpioport, uint32_t gpios)gpio_set95,2854
void gpio_clear(uint32_t gpioport, uint32_t gpios)gpio_clear108,3213
uint32_t gpio_get(uint32_t gpioport, uint32_t gpios)gpio_get121,3594
void gpio_toggle(uint32_t gpioport, uint32_t gpios)gpio_toggle134,3973
uint32_t port_read(uint32_t port)port_read147,4277
void port_write(uint32_t port, uint32_t data)port_write160,4619

../../../../libopencm3/lib/sam/d/Makefile,270
LIBNAME		= libopencm3_samdLIBNAME20,784
SRCLIBDIR	?= ../..SRCLIBDIR21,811
CC		= $(PREFIX)gccCC23,831
AR		= $(PREFIX)arAR24,850
TGT_CFLAGS	= -Os -Wall -Wextra -I../../../include -fno-common \TGT_CFLAGS25,868
ARFLAGS		= rcsARFLAGS31,1132
OBJS		= OBJS32,1147

../../../../libopencm3/lib/sam/d/scb.d,0

../../../../libopencm3/lib/sam/d/assert.d,0

../../../../libopencm3/lib/sam/d/systick.d,0

../../../../libopencm3/lib/sam/d/port.d,0

../../../../libopencm3/lib/sam/d/dwt.d,0

../../../../libopencm3/lib/sam/d/sync.d,0

../../../../libopencm3/lib/sam/d/vector.d,0

../../../../libopencm3/lib/sam/d/nvic.d,0

../../../../libopencm3/lib/sam/3x/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS68,3795

../../../../libopencm3/lib/sam/3x/gpio_common_all.d,0

../../../../libopencm3/lib/sam/3x/Makefile,249
LIBNAME		= libopencm3_sam3xLIBNAME20,783
SRCLIBDIR	?= ../..SRCLIBDIR21,811
CC		= $(PREFIX)gccCC23,831
AR		= $(PREFIX)arAR24,850
TGT_CFLAGS	= -Os -Wall -Wextra -I../../../include -fno-common \TGT_CFLAGS25,868
ARFLAGS		= rcsARFLAGS31,1129

../../../../libopencm3/lib/sam/3x/scb.d,0

../../../../libopencm3/lib/sam/3x/assert.d,0

../../../../libopencm3/lib/sam/3x/systick.d,0

../../../../libopencm3/lib/sam/3x/usart_common_3.d,0

../../../../libopencm3/lib/sam/3x/dwt.d,0

../../../../libopencm3/lib/sam/3x/sync.d,0

../../../../libopencm3/lib/sam/3x/vector.d,0

../../../../libopencm3/lib/sam/3x/pmc.d,0

../../../../libopencm3/lib/sam/3x/gpio_common_3a3u3x.d,0

../../../../libopencm3/lib/sam/3x/usart_common_all.d,0

../../../../libopencm3/lib/sam/3x/nvic.d,0

../../../../libopencm3/lib/sam/common/gpio_common_3n3s.c,86
void gpio_init(uint32_t port, uint32_t pins, enum gpio_flags flags)gpio_init42,1434

../../../../libopencm3/lib/sam/common/usart_common_all.c,1458
void usart_set_databits(uint32_t usart, int bits)usart_set_databits22,829
void usart_set_stopbits(uint32_t usart, enum usart_stopbits sb)usart_set_stopbits28,969
void usart_set_parity(uint32_t usart, enum usart_parity par)usart_set_parity34,1118
void usart_set_mode(uint32_t usart, enum usart_mode mode)usart_set_mode39,1256
void usart_set_flow_control(uint32_t usart, enum usart_flowcontrol fc)usart_set_flow_control47,1480
void usart_enable(uint32_t usart)usart_enable53,1663
void usart_disable(uint32_t usart)usart_disable58,1752
void usart_send(uint32_t usart, uint16_t data)usart_send63,1844
uint16_t usart_recv(uint32_t usart)usart_recv68,1922
void usart_wait_send_ready(uint32_t usart)usart_wait_send_ready73,1996
void usart_wait_recv_ready(uint32_t usart)usart_wait_recv_ready78,2096
void usart_send_blocking(uint32_t usart, uint16_t data)usart_send_blocking83,2196
uint16_t usart_recv_blocking(uint32_t usart)usart_recv_blocking89,2314
void usart_enable_rx_interrupt(uint32_t usart)usart_enable_rx_interrupt96,2423
void usart_disable_rx_interrupt(uint32_t usart)usart_disable_rx_interrupt101,2512
void usart_wp_enable(uint32_t usart)usart_wp_enable106,2602
void usart_wp_disable(uint32_t usart)usart_wp_disable111,2699
void usart_select_clock(uint32_t usart, enum usart_clock clk)usart_select_clock116,2800
void usart_set_character_length(uint32_t usart, enum usart_chrl chrl)usart_set_character_length122,3014

../../../../libopencm3/lib/sam/common/pmc.c,636
uint32_t pmc_mck_frequency = 4000000;pmc_mck_frequency24,915
void pmc_xtal_enable(bool en, uint8_t startup_time)pmc_xtal_enable26,954
void pmc_plla_config(uint8_t mul, uint8_t div)pmc_plla_config38,1250
void pmc_peripheral_clock_enable(uint8_t pid)pmc_peripheral_clock_enable45,1424
void pmc_peripheral_clock_disable(uint8_t pid)pmc_peripheral_clock_disable59,1688
void pmc_mck_set_source(enum mck_src src)pmc_mck_set_source72,1883
void pmc_clock_setup_in_xtal_12mhz_out_84mhz(void)pmc_clock_setup_in_xtal_12mhz_out_84mhz78,2017
void pmc_clock_setup_in_rc_4mhz_out_84mhz(void)pmc_clock_setup_in_rc_4mhz_out_84mhz93,2385

../../../../libopencm3/lib/sam/common/gpio_common_3a3u3x.c,86
void gpio_init(uint32_t port, uint32_t pins, enum gpio_flags flags)gpio_init42,1436

../../../../libopencm3/lib/sam/common/usart_common_3.c,81
void usart_set_baudrate(uint32_t usart, uint32_t baud)usart_set_baudrate24,865

../../../../libopencm3/lib/sam/common/gpio_common_all.c,208
void gpio_set(uint32_t gpioport, uint32_t gpios)gpio_set40,1365
void gpio_clear(uint32_t gpioport, uint32_t gpios)gpio_clear50,1571
void gpio_toggle(uint32_t gpioport, uint32_t gpios)gpio_toggle60,1773

../../../../libopencm3/lib/sam/4l/gpio.d,0

../../../../libopencm3/lib/sam/4l/vector_nvic.c,44
#define IRQ_HANDLERS IRQ_HANDLERS103,6332

../../../../libopencm3/lib/sam/4l/gpio.c,375
void gpio_set(uint32_t gpioport, uint32_t gpios)gpio_set38,1263
void gpio_clear(uint32_t gpioport, uint32_t gpios)gpio_clear48,1470
void gpio_toggle(uint32_t gpioport, uint32_t gpios)gpio_toggle58,1680
void gpio_enable(uint32_t gpioport, uint32_t gpios, enum gpio_mode mode)gpio_enable72,2072
void gpio_disable(uint32_t gpioport, uint32_t gpios)gpio_disable97,2750

../../../../libopencm3/lib/sam/4l/pm.d,0

../../../../libopencm3/lib/sam/4l/Makefile,290
LIBNAME		= libopencm3_sam4lLIBNAME18,725
SRCLIBDIR	?= ../..SRCLIBDIR19,753
FP_FLAGS ?= -msoft-floatFP_FLAGS21,773
CC		= $(PREFIX)gccCC22,798
AR		= $(PREFIX)arAR23,817
TGT_CFLAGS	= -Os -Wall -Wextra -I../../../include -fno-common \TGT_CFLAGS24,835
ARFLAGS		= rcsARFLAGS29,1064

../../../../libopencm3/lib/sam/4l/scb.d,0

../../../../libopencm3/lib/sam/4l/usart.c,81
void usart_set_baudrate(uint32_t usart, uint32_t baud)usart_set_baudrate22,829

../../../../libopencm3/lib/sam/4l/assert.d,0

../../../../libopencm3/lib/sam/4l/usart.d,0

../../../../libopencm3/lib/sam/4l/scif.c,341
int scif_osc_enable(enum osc_mode mode, uint32_t freq, enum osc_startup startup)scif_osc_enable38,1356
int scif_enable_pll(uint8_t delay, uint8_t mul, uint8_t div, uint8_t pll_opt, enum pll_clk_src sscif_enable_pll82,2797
void scif_enable_gclk(enum generic_clock gclk, enum gclk_src source_clock, uint16_t div)scif_enable_gclk120,3943

../../../../libopencm3/lib/sam/4l/systick.d,0

../../../../libopencm3/lib/sam/4l/dwt.d,0

../../../../libopencm3/lib/sam/4l/pm.c,544
void pm_select_main_clock(enum mck_src source_clock)pm_select_main_clock30,995
void pm_enable_clock_div(enum pm_cksel sel_target, uint8_t div)pm_enable_clock_div37,1193
void pm_set_divmask_clock(uint8_t mask)pm_set_divmask_clock47,1453
static void set_peripheral_clock_status(enum pm_peripheral periph, bool on)set_peripheral_clock_status53,1553
void pm_enable_peripheral_clock(enum pm_peripheral periph)pm_enable_peripheral_clock67,1890
void pm_disable_peripheral_clock(enum pm_peripheral periph)pm_disable_peripheral_clock72,1998

../../../../libopencm3/lib/sam/4l/sync.d,0

../../../../libopencm3/lib/sam/4l/vector.d,0

../../../../libopencm3/lib/sam/4l/usart_common_all.d,0

../../../../libopencm3/lib/sam/4l/adcife.d,0

../../../../libopencm3/lib/sam/4l/nvic.d,0

../../../../libopencm3/lib/sam/4l/adcife.c,1105
void adcife_enable_sync(void)adcife_enable_sync18,485
void adcife_configure(adcife_configure24,585
void adcife_select_channel(enum adcife_channel ad)adcife_select_channel36,847
void adcife_set_resolution(enum adcife_resolution res)adcife_set_resolution41,954
void adcife_select_trigger(enum adcife_trigger trig)adcife_select_trigger50,1144
void adcife_set_gain(enum adcife_gain gain)adcife_set_gain56,1301
void adcife_set_bipolar(bool enable)adcife_set_bipolar62,1445
void adcife_set_left_adjust(bool enable)adcife_set_left_adjust71,1600
void adcife_start_conversion(void)adcife_start_conversion80,1753
void adcife_wait_conversion(void)adcife_wait_conversion85,1823
struct adcife_lcv adcife_get_lcv(void)adcife_get_lcv91,1932
void adcife_enable_interrupts(uint32_t imask)adcife_enable_interrupts98,2042
void adcife_disable_interrupts(uint32_t imask)adcife_disable_interrupts103,2114
void adcife_timer_start(void)adcife_timer_start108,2187
void adcife_timer_stop(void)adcife_timer_stop113,2253
void adcife_timer_set_timeout(uint16_t timeout)adcife_timer_set_timeout118,2317

../../../../libopencm3/lib/sam/4l/scif.d,0

../../../../libopencm3/lib/sam/3a/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS68,3800

../../../../libopencm3/lib/sam/3a/gpio_common_all.d,0

../../../../libopencm3/lib/sam/3a/Makefile,249
LIBNAME		= libopencm3_sam3aLIBNAME20,783
SRCLIBDIR	?= ../..SRCLIBDIR21,811
CC		= $(PREFIX)gccCC23,831
AR		= $(PREFIX)arAR24,850
TGT_CFLAGS	= -Os -Wall -Wextra -I../../../include -fno-common \TGT_CFLAGS25,868
ARFLAGS		= rcsARFLAGS31,1129

../../../../libopencm3/lib/sam/3a/scb.d,0

../../../../libopencm3/lib/sam/3a/assert.d,0

../../../../libopencm3/lib/sam/3a/systick.d,0

../../../../libopencm3/lib/sam/3a/usart_common_3.d,0

../../../../libopencm3/lib/sam/3a/dwt.d,0

../../../../libopencm3/lib/sam/3a/sync.d,0

../../../../libopencm3/lib/sam/3a/vector.d,0

../../../../libopencm3/lib/sam/3a/pmc.d,0

../../../../libopencm3/lib/sam/3a/gpio_common_3a3u3x.d,0

../../../../libopencm3/lib/sam/3a/usart_common_all.d,0

../../../../libopencm3/lib/sam/3a/nvic.d,0

../../../../libopencm3/lib/sam/3s/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS58,3093

../../../../libopencm3/lib/sam/3s/gpio_common_3n3s.d,0

../../../../libopencm3/lib/sam/3s/gpio_common_all.d,0

../../../../libopencm3/lib/sam/3s/Makefile,249
LIBNAME		= libopencm3_sam3sLIBNAME21,848
SRCLIBDIR	?= ../..SRCLIBDIR22,876
CC		= $(PREFIX)gccCC24,896
AR		= $(PREFIX)arAR25,915
TGT_CFLAGS	= -Os -Wall -Wextra -I../../../include -fno-common \TGT_CFLAGS26,933
ARFLAGS		= rcsARFLAGS32,1194

../../../../libopencm3/lib/sam/3s/scb.d,0

../../../../libopencm3/lib/sam/3s/assert.d,0

../../../../libopencm3/lib/sam/3s/systick.d,0

../../../../libopencm3/lib/sam/3s/usart_common_3.d,0

../../../../libopencm3/lib/sam/3s/dwt.d,0

../../../../libopencm3/lib/sam/3s/sync.d,0

../../../../libopencm3/lib/sam/3s/vector.d,0

../../../../libopencm3/lib/sam/3s/pmc.d,0

../../../../libopencm3/lib/sam/3s/usart_common_all.d,0

../../../../libopencm3/lib/sam/3s/nvic.d,0

../../../../libopencm3/lib/sam/3n/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS55,2903

../../../../libopencm3/lib/sam/3n/gpio_common_3n3s.d,0

../../../../libopencm3/lib/sam/3n/gpio_common_all.d,0

../../../../libopencm3/lib/sam/3n/Makefile,249
LIBNAME		= libopencm3_sam3nLIBNAME20,783
SRCLIBDIR	?= ../..SRCLIBDIR21,811
CC		= $(PREFIX)gccCC23,831
AR		= $(PREFIX)arAR24,850
TGT_CFLAGS	= -Os -Wall -Wextra -I../../../include -fno-common \TGT_CFLAGS25,868
ARFLAGS		= rcsARFLAGS31,1129

../../../../libopencm3/lib/sam/3n/scb.d,0

../../../../libopencm3/lib/sam/3n/assert.d,0

../../../../libopencm3/lib/sam/3n/systick.d,0

../../../../libopencm3/lib/sam/3n/usart_common_3.d,0

../../../../libopencm3/lib/sam/3n/dwt.d,0

../../../../libopencm3/lib/sam/3n/sync.d,0

../../../../libopencm3/lib/sam/3n/vector.d,0

../../../../libopencm3/lib/sam/3n/pmc.d,0

../../../../libopencm3/lib/sam/3n/usart_common_all.d,0

../../../../libopencm3/lib/sam/3n/nvic.d,0

../../../../libopencm3/lib/pac55xx/gpio.d,0

../../../../libopencm3/lib/pac55xx/ccs.c,2819
static volatile uint32_t ccs_extclk_frequency = 0;ccs_extclk_frequency31,1146
static volatile uint32_t ccs_frclk_frequency = CCS_ROSC_FREQ;ccs_frclk_frequency32,1197
static volatile uint32_t ccs_sclk_frequency = CCS_ROSC_FREQ;ccs_sclk_frequency33,1259
static volatile uint32_t ccs_pll_clk_frequency = 0;ccs_pll_clk_frequency34,1320
static volatile uint32_t ccs_hclk_frequency = CCS_ROSC_FREQ;ccs_hclk_frequency35,1372
static volatile uint32_t ccs_aclk_frequency = CCS_ROSC_FREQ;ccs_aclk_frequency36,1433
static volatile uint32_t ccs_pclk_frequency = CCS_ROSC_FREQ;ccs_pclk_frequency37,1494
void ccs_frclkmux_select(uint32_t sel) {ccs_frclkmux_select39,1556
void ccs_rosc_enable(void) {ccs_rosc_enable42,1695
void ccs_rosc_disable(void) {ccs_rosc_disable45,1753
void ccs_sclkmux_select_frclk(void) {ccs_sclkmux_select_frclk48,1813
void ccs_sclkmux_select_pllclk(void) {ccs_sclkmux_select_pllclk51,1885
void ccs_clkfail_enable(void) {ccs_clkfail_enable54,1957
void ccs_clkfail_disable(void) {ccs_clkfail_disable57,2021
void ccs_clkfailmux_select_frclk(void) {ccs_clkfailmux_select_frclk60,2087
void ccs_clkfailmux_select_pllclk(void) {ccs_clkfailmux_select_pllclk63,2165
void ccs_ldo_enable(void) {ccs_ldo_enable66,2243
void ccs_ldo_disable(void) {ccs_ldo_disable69,2299
void ccs_pclk_enable(void) {ccs_pclk_enable72,2357
void ccs_pclk_disable(void) {ccs_pclk_disable75,2415
void ccs_aclk_enable(void) {ccs_aclk_enable78,2475
void ccs_aclk_disable(void) {ccs_aclk_disable81,2533
void ccs_adcclk_enable(void) {ccs_adcclk_enable84,2593
void ccs_adcclk_disable(void) {ccs_adcclk_disable87,2655
void ccs_stclk_sleep_enable(void) {ccs_stclk_sleep_enable90,2719
void ccs_stclk_sleep_disable(void) {ccs_stclk_sleep_disable93,2788
void ccs_set_pclkdiv(uint32_t div) {ccs_set_pclkdiv96,2859
void ccs_set_aclkdiv(uint32_t div) {ccs_set_aclkdiv99,2963
void ccs_set_hclkdiv(uint32_t div) {ccs_set_hclkdiv102,3067
void ccs_pll_enable(void) {ccs_pll_enable105,3171
void ccs_pll_disable(void) {ccs_pll_disable108,3233
bool ccs_pll_locked(void) {ccs_pll_locked111,3297
void ccs_pll_bypass_enable(void) {ccs_pll_bypass_enable114,3391
void ccs_pll_bypass_disable(void) {ccs_pll_bypass_disable117,3460
void ccs_pll_set_outdiv(uint32_t div) {ccs_pll_set_outdiv120,3531
void ccs_pll_set_indiv(uint32_t div) {ccs_pll_set_indiv123,3678
void ccs_pll_set_fbdiv(uint32_t div) {ccs_pll_set_fbdiv130,3893
void css_pll_config_enable(uint32_t indiv, uint32_t fbdiv, uint32_t outdiv) {css_pll_config_enable137,4111
uint32_t ccs_get_peripheral_clk_freq(uint32_t periph, uint32_t select) {ccs_get_peripheral_clk_freq145,4373
void ccs_reset_clocks(void) {ccs_reset_clocks177,5411
void ccs_configure_clocks(const struct ccs_clk_config *config) {ccs_configure_clocks184,5582

../../../../libopencm3/lib/pac55xx/vector_nvic.c,43
#define IRQ_HANDLERS IRQ_HANDLERS54,2860

../../../../libopencm3/lib/pac55xx/gpio.c,800
static uint32_t get_ccs_port_base(uint32_t gpioport) {get_ccs_port_base29,1085
void gpio_mode_setup(uint32_t gpioport, gpio_mode_t mode,gpio_mode_setup50,1437
void gpio_set_outmask(uint32_t gpioport, bool enable, uint16_t gpios) {gpio_set_outmask83,2467
void gpio_set(uint32_t gpioport, uint16_t gpios) {gpio_set93,2676
void gpio_clear(uint32_t gpioport, uint16_t gpios) {gpio_clear97,2762
uint16_t gpio_get(uint32_t gpioport, uint16_t gpios) {gpio_get101,2852
void gpio_set_af(uint32_t gpioport, ccs_muxsel_func_t muxsel, uint16_t gpios) {gpio_set_af105,2946
void gpio_set_output_options(uint32_t gpioport, ccs_drive_strength_t strength,gpio_set_output_options124,3490
void gpio_set_schmidt_trigger(uint32_t gpioport, bool enable, uint16_t gpios) {gpio_set_schmidt_trigger144,4048

../../../../libopencm3/lib/pac55xx/Makefile,269
LIBNAME		= libopencm3_pac55xxLIBNAME22,926
SRCLIBDIR	?= ..SRCLIBDIR23,956
FP_FLAGS	?= -mfloat-abi=hard -mfpu=fpv4-sp-d16FP_FLAGS24,972
CC		= $(PREFIX)gccCC25,1019
AR		= $(PREFIX)arAR26,1038
TGT_CFLAGS	= -Os \TGT_CFLAGS27,1056
ARFLAGS		= rcsARFLAGS36,1428

../../../../libopencm3/lib/pac55xx/scb.d,0

../../../../libopencm3/lib/pac55xx/usart.c,1517
uint32_t usart_set_baudrate(uint32_t usart, uint32_t baud) {usart_set_baudrate39,1428
void usart_configure_lcr(uint32_t usart, uint8_t data_bits, uint8_t stop_bits,usart_configure_lcr55,2253
void usart_break_enable(uint32_t usart) {usart_break_enable66,2677
void usart_break_disable(uint32_t usart) {usart_break_disable74,2943
void usart_enhanced_enable(uint32_t usart) {usart_enhanced_enable82,3235
void usart_enhanced_disable(uint32_t usart) {usart_enhanced_disable90,3531
void usart_fifo_enable(uint32_t usart) {usart_fifo_enable98,3816
void usart_fifo_disable(uint32_t usart) {usart_fifo_disable106,4045
void usart_set_fifo_depth(uint32_t usart, uint8_t tx_depth, uint8_t rx_depth) {usart_set_fifo_depth115,4454
void usart_send(uint32_t usart, uint8_t data) {usart_send124,4854
uint8_t usart_recv(uint32_t usart) {usart_recv132,5106
void usart_enable_rx_interrupt(uint32_t usart) {usart_enable_rx_interrupt140,5377
void usart_disable_rx_interrupt(uint32_t usart) {usart_disable_rx_interrupt148,5665
void usart_enable_tx_interrupt(uint32_t usart) {usart_enable_tx_interrupt156,5927
void usart_disable_tx_interrupt(uint32_t usart) {usart_disable_tx_interrupt164,6189
void usart_enable_rls_interrupt(uint32_t usart) {usart_enable_rls_interrupt172,6452
void usart_disable_rls_interrupt(uint32_t usart) {usart_disable_rls_interrupt180,6716
void usart_clear_tx_fifo(uint32_t usart) {usart_clear_tx_fifo188,6975
void usart_clear_rx_fifo(uint32_t usart) {usart_clear_rx_fifo196,7229

../../../../libopencm3/lib/pac55xx/assert.d,0

../../../../libopencm3/lib/pac55xx/usart.d,0

../../../../libopencm3/lib/pac55xx/systick.d,0

../../../../libopencm3/lib/pac55xx/can.c,1359
void can_enable(uint32_t canport) {can_enable41,1670
void can_disable(uint32_t canport) {can_disable50,2002
void can_init(uint32_t canport, bool listen_only, uint32_t sjw,can_init65,2667
void can_filter_clear(uint32_t canport) {can_filter_clear96,3762
void can_filter_dual(uint32_t canport, uint32_t id1, uint32_t id1_mask,can_filter_dual123,5101
void can_filter_single_std(uint32_t canport, uint32_t id, uint32_t id_mask,can_filter_single_std160,6818
void can_filter_single_std_rtr(uint32_t canport, uint32_t id, uint32_t id_mask,can_filter_single_std_rtr196,8508
void can_filter_single_ext(uint32_t canport, uint32_t id, uint32_t id_mask) {can_filter_single_ext227,9964
void can_filter_single_ext_rtr(uint32_t canport, uint32_t id, uint32_t id_mask) {can_filter_single_ext_rtr252,11176
void can_enable_irq(uint32_t canport, uint8_t irq) {can_enable_irq268,11802
void can_disable_irq(uint32_t canport, uint8_t irq) {can_disable_irq278,12167
bool can_transmit_std(uint32_t canport, uint32_t id, bool rtr, uint8_t length,can_transmit_std292,12769
bool can_transmit_ext(uint32_t canport, uint32_t id, bool rtr, uint8_t length,can_transmit_ext330,14068
void can_abort_transmit(uint32_t canport) {can_abort_transmit369,15368
void can_receive(uint32_t canport, uint32_t *id, bool *ext, bool *rtr, uint8_t *length,can_receive384,16007

../../../../libopencm3/lib/pac55xx/dwt.d,0

../../../../libopencm3/lib/pac55xx/sync.d,0

../../../../libopencm3/lib/pac55xx/vector.d,0

../../../../libopencm3/lib/pac55xx/memctl.d,0

../../../../libopencm3/lib/pac55xx/can.d,0

../../../../libopencm3/lib/pac55xx/vector_chipset.c,45
static void pre_main(void) {pre_main21,836

../../../../libopencm3/lib/pac55xx/memctl.c,1456
void memctl_flash_set_wstate(uint32_t wstate) {memctl_flash_set_wstate28,1054
void memctl_flash_set_mclkdiv(uint32_t div) {memctl_flash_set_mclkdiv31,1225
void memctl_flash_reset_write_buffer(void) {memctl_flash_reset_write_buffer34,1369
void memctl_flash_standby_mode_enable(void) {memctl_flash_standby_mode_enable37,1517
void memctl_flash_standby_mode_disable(void) {memctl_flash_standby_mode_disable40,1605
void memctl_flash_cache_enable(void) {memctl_flash_cache_enable43,1695
void memctl_flash_cache_disable(void) {memctl_flash_cache_disable46,1781
void memctl_flash_select_roscclk(void) {memctl_flash_select_roscclk49,1867
void memctl_flash_select_mclk(void) {memctl_flash_select_mclk52,1954
void memctl_sram_ecc_enable(void) {memctl_sram_ecc_enable55,2037
void memctl_sram_ecc_disable(void) {memctl_sram_ecc_disable58,2118
void memctl_sram_ecc_single_bit_interrupt_enable(void) {memctl_sram_ecc_single_bit_interrupt_enable61,2199
void memctl_sram_ecc_single_bit_interrupt_disable(void) {memctl_sram_ecc_single_bit_interrupt_disable64,2298
void memctl_sram_ecc_dual_bit_interrupt_enable(void) {memctl_sram_ecc_dual_bit_interrupt_enable67,2399
void memctl_sram_ecc_dual_bit_interrupt_disable(void) {memctl_sram_ecc_dual_bit_interrupt_disable70,2496
void memctl_invaddr_interrupt_enable(void) {memctl_invaddr_interrupt_enable73,2595
void memctl_invaddr_interrupt_disable(void) {memctl_invaddr_interrupt_disable76,2687

../../../../libopencm3/lib/pac55xx/nvic.d,0

../../../../libopencm3/lib/pac55xx/ccs.d,0

../../../../libopencm3/lib/ethernet/mac_stm32fxx7.c,1287
uint32_t TxBD;TxBD42,1267
uint32_t RxBD;RxBD43,1282
void eth_set_mac(const uint8_t *mac)eth_set_mac50,1454
void eth_desc_init(uint8_t *buf, uint32_t nTx, uint32_t nRx, uint32_t cTx,eth_desc_init73,2478
bool eth_tx(uint8_t *ppkt, uint32_t n)eth_tx126,3742
bool eth_rx(uint8_t *ppkt, uint32_t *len, uint32_t maxlen)eth_rx154,4510
void eth_start(void)eth_start191,5334
void eth_init(uint8_t phy, enum eth_clk clock)eth_init209,5782
void eth_irq_enable(uint32_t reason)eth_irq_enable233,6586
void eth_irq_disable(uint32_t reason)eth_irq_disable243,6831
bool eth_irq_is_pending(uint32_t reason)eth_irq_is_pending254,7123
bool eth_irq_ack_pending(uint32_t reason)eth_irq_ack_pending265,7449
void eth_enable_checksum_offload(void)eth_enable_checksum_offload279,7857
static void eth_smi_transact(void)eth_smi_transact294,8197
void eth_smi_write(uint8_t phy, uint8_t reg, uint16_t data)eth_smi_write310,8637
uint16_t eth_smi_read(uint8_t phy, uint8_t reg)eth_smi_read330,9221
void eth_smi_bit_op(uint8_t phy, uint8_t reg, uint16_t bits, uint16_t mask)eth_smi_bit_op350,9879
void eth_smi_bit_clear(uint8_t phy, uint8_t reg, uint16_t clearbits)eth_smi_bit_clear363,10333
void eth_smi_bit_set(uint8_t phy, uint8_t reg, uint16_t setbits)eth_smi_bit_set376,10789

../../../../libopencm3/lib/ethernet/phy_ksz80x1.c,217
enum phy_status phy_link_status(uint8_t phy)phy_link_status49,1493
void phy_autoneg_force(uint8_t phy, enum phy_status mode)phy_autoneg_force62,1888
void phy_autoneg_enable(uint8_t phy)phy_autoneg_enable86,2541

../../../../libopencm3/lib/ethernet/mac.c,0

../../../../libopencm3/lib/ethernet/phy.c,100
bool phy_link_isup(uint8_t phy)phy_link_isup46,1370
void phy_reset(uint8_t phy)phy_reset57,1660

../../../../libopencm3/lib/lm3s/gpio.d,0

../../../../libopencm3/lib/lm3s/vector_nvic.c,44
#define IRQ_HANDLERS IRQ_HANDLERS134,8611

../../../../libopencm3/lib/lm3s/gpio.c,134
void gpio_set(uint32_t gpioport, uint8_t gpios)gpio_set40,1105
void gpio_clear(uint32_t gpioport, uint8_t gpios)gpio_clear46,1260

../../../../libopencm3/lib/lm3s/Makefile,200
LIBNAME		= libopencm3_lm3sLIBNAME20,783
SRCLIBDIR	?= ..SRCLIBDIR21,810
CC		= $(PREFIX)gccCC23,827
AR		= $(PREFIX)arAR24,846
TGT_CFLAGS	= -Os \TGT_CFLAGS25,864
ARFLAGS		= rcsARFLAGS35,1253

../../../../libopencm3/lib/lm3s/scb.d,0

../../../../libopencm3/lib/lm3s/usart.c,998
void usart_send(uint32_t usart, uint16_t data)usart_send23,894
uint16_t usart_recv(uint32_t usart)usart_recv28,971
void usart_send_blocking(uint32_t usart, uint16_t data)usart_send_blocking33,1044
bool usart_is_recv_ready(uint32_t usart)usart_is_recv_ready39,1169
bool usart_is_send_ready(uint32_t usart)usart_is_send_ready44,1265
uint16_t usart_recv_blocking(uint32_t usart)usart_recv_blocking49,1361
void usart_enable_rx_interrupt(uint32_t usart)usart_enable_rx_interrupt55,1476
void usart_enable_tx_interrupt(uint32_t usart)usart_enable_tx_interrupt60,1561
void usart_disable_rx_interrupt(uint32_t usart)usart_disable_rx_interrupt65,1646
void usart_disable_tx_interrupt(uint32_t usart)usart_disable_tx_interrupt70,1735
void usart_clear_rx_interrupt(uint32_t usart)usart_clear_rx_interrupt75,1824
void usart_clear_tx_interrupt(uint32_t usart)usart_clear_tx_interrupt80,1908
bool usart_get_interrupt_source(uint32_t usart, uint32_t flag)usart_get_interrupt_source85,1992

../../../../libopencm3/lib/lm3s/assert.d,0

../../../../libopencm3/lib/lm3s/usart.d,0

../../../../libopencm3/lib/lm3s/systick.d,0

../../../../libopencm3/lib/lm3s/rcc.c,96
int rcc_clock_setup_in_xtal_8mhz_out_50mhz(void)rcc_clock_setup_in_xtal_8mhz_out_50mhz39,1140

../../../../libopencm3/lib/lm3s/dwt.d,0

../../../../libopencm3/lib/lm3s/sync.d,0

../../../../libopencm3/lib/lm3s/vector.d,0

../../../../libopencm3/lib/lm3s/rcc.d,0

../../../../libopencm3/lib/lm3s/nvic.d,0

../../../../libopencm3/lib/usb/usb_dwc_common.c,1029
#define dev_base_address dev_base_address30,1168
#define REBASE(REBASE31,1226
void dwc_set_address(usbd_device *usbd_dev, uint8_t addr)dwc_set_address33,1285
void dwc_ep_setup(usbd_device *usbd_dev, uint8_t addr, uint8_t type,dwc_ep_setup38,1418
void dwc_endpoints_reset(usbd_device *usbd_dev)dwc_endpoints_reset115,3657
void dwc_ep_stall_set(usbd_device *usbd_dev, uint8_t addr, uint8_t stall)dwc_ep_stall_set136,4252
uint8_t dwc_ep_stall_get(usbd_device *usbd_dev, uint8_t addr)dwc_ep_stall_get165,4914
void dwc_ep_nak_set(usbd_device *usbd_dev, uint8_t addr, uint8_t nak)dwc_ep_nak_set177,5200
uint16_t dwc_ep_write_packet(usbd_device *usbd_dev, uint8_t addr,dwc_ep_write_packet193,5529
uint16_t dwc_ep_read_packet(usbd_device *usbd_dev, uint8_t addr,dwc_ep_read_packet241,6816
static void dwc_flush_txfifo(usbd_device *usbd_dev, int ep)dwc_flush_txfifo300,8325
void dwc_poll(usbd_device *usbd_dev)dwc_poll324,8999
void dwc_disconnect(usbd_device *usbd_dev, bool disconnected)dwc_disconnect441,12159

../../../../libopencm3/lib/usb/usb_audio.c,0

../../../../libopencm3/lib/usb/usb_efm32hg.c,293
#define RX_FIFO_SIZE RX_FIFO_SIZE44,1429
#define ENDPOINT_COUNT ENDPOINT_COUNT49,1564
static struct _usbd_device _usbd_dev;_usbd_dev51,1590
static usbd_device *efm32hg_usbd_init(void)efm32hg_usbd_init54,1698
const struct _usbd_driver efm32hg_usb_driver = {efm32hg_usb_driver123,3555

../../../../libopencm3/lib/usb/usb.c,1408
usbd_device *usbd_init(const usbd_driver *driver,usbd_init42,1148
void usbd_register_reset_callback(usbd_device *usbd_dev, void (*callback)(void))usbd_register_reset_callback77,2145
void usbd_register_suspend_callback(usbd_device *usbd_dev,usbd_register_suspend_callback82,2274
void usbd_register_resume_callback(usbd_device *usbd_dev,usbd_register_resume_callback88,2415
void usbd_register_sof_callback(usbd_device *usbd_dev, void (*callback)(void))usbd_register_sof_callback94,2553
void usbd_register_extra_string(usbd_device *usbd_dev, int index, const char* string)usbd_register_extra_string99,2678
void _usbd_reset(usbd_device *usbd_dev)_usbd_reset113,3056
void usbd_poll(usbd_device *usbd_dev)usbd_poll126,3426
__attribute__((weak)) void usbd_disconnect(usbd_device *usbd_dev,usbd_disconnect131,3504
void usbd_ep_setup(usbd_device *usbd_dev, uint8_t addr, uint8_t type,usbd_ep_setup140,3743
uint16_t usbd_ep_write_packet(usbd_device *usbd_dev, uint8_t addr,usbd_ep_write_packet146,3946
uint16_t usbd_ep_read_packet(usbd_device *usbd_dev, uint8_t addr, void *buf,usbd_ep_read_packet152,4122
void usbd_ep_stall_set(usbd_device *usbd_dev, uint8_t addr, uint8_t stall)usbd_ep_stall_set158,4294
uint8_t usbd_ep_stall_get(usbd_device *usbd_dev, uint8_t addr)usbd_ep_stall_get163,4430
void usbd_ep_nak_set(usbd_device *usbd_dev, uint8_t addr, uint8_t nak)usbd_ep_nak_set168,4554

../../../../libopencm3/lib/usb/usb_private.h,3995
#define __USB_PRIVATE_H__USB_PRIVATE_H39,1146
#define MAX_USER_CONTROL_CALLBACK	MAX_USER_CONTROL_CALLBACK41,1171
#define MAX_USER_SET_CONFIG_CALLBACK	MAX_USER_SET_CONFIG_CALLBACK42,1207
#define MIN(MIN44,1247
struct _usbd_device {_usbd_device47,1340
	const struct usb_device_descriptor *desc;desc48,1362
	const struct usb_config_descriptor *config;config49,1405
	const char * const *strings;strings50,1450
	int num_strings;num_strings51,1480
	uint8_t *ctrl_buf;  /**< Internal buffer used for control transfers */ctrl_buf53,1499
	uint16_t ctrl_buf_len;ctrl_buf_len54,1571
	uint8_t current_address;current_address56,1596
	uint8_t current_config;current_config57,1622
	uint16_t pm_top;    /**< Top of allocated endpoint buffer memory */pm_top59,1648
	void (*user_callback_reset)(void);user_callback_reset62,1772
	void (*user_callback_suspend)(void);user_callback_suspend63,1808
	void (*user_callback_resume)(void);user_callback_resume64,1846
	void (*user_callback_sof)(void);user_callback_sof65,1883
	struct usb_control_state {usb_control_state67,1918
		enum {__anon649eec25010368,1946
			IDLE, STALLED,IDLE69,1955
			IDLE, STALLED,STALLED69,1955
			DATA_IN, LAST_DATA_IN, STATUS_IN,DATA_IN70,1973
			DATA_IN, LAST_DATA_IN, STATUS_IN,LAST_DATA_IN70,1973
			DATA_IN, LAST_DATA_IN, STATUS_IN,STATUS_IN70,1973
			DATA_OUT, LAST_DATA_OUT, STATUS_OUT,DATA_OUT71,2010
			DATA_OUT, LAST_DATA_OUT, STATUS_OUT,LAST_DATA_OUT71,2010
			DATA_OUT, LAST_DATA_OUT, STATUS_OUT,STATUS_OUT71,2010
		} state;state72,2050
		struct usb_setup_data req __attribute__((aligned(4)));req73,2061
		uint8_t *ctrl_buf;ctrl_buf74,2118
		uint16_t ctrl_len;ctrl_len75,2139
		usbd_control_complete_callback complete;complete76,2160
		bool needs_zlp;needs_zlp77,2203
	} control_state;control_state78,2221
	struct user_control_callback {user_control_callback80,2240
		usbd_control_callback cb;cb81,2272
		uint8_t type;type82,2300
		uint8_t type_mask;type_mask83,2316
	} user_control_callback[MAX_USER_CONTROL_CALLBACK];user_control_callback84,2337
	usbd_endpoint_callback user_callback_ctr[8][3];user_callback_ctr86,2391
	usbd_set_config_callback user_callback_set_config[MAX_USER_SET_CONFIG_CALLBACK];user_callback_set_config89,2508
	usbd_set_altsetting_callback user_callback_set_altsetting;user_callback_set_altsetting91,2591
	const struct _usbd_driver *driver;driver93,2652
	int extra_string_idx;extra_string_idx96,2757
	const char* extra_string;extra_string97,2780
	uint16_t fifo_mem_top;fifo_mem_top101,2836
	uint16_t fifo_mem_top_ep0;fifo_mem_top_ep0102,2860
	uint8_t force_nak[4];force_nak103,2888
	uint32_t doeptsiz[4];doeptsiz108,3022
	uint16_t rxbcnt;rxbcnt114,3234
enum _usbd_transaction {_usbd_transaction117,3256
	USB_TRANSACTION_IN,USB_TRANSACTION_IN118,3281
	USB_TRANSACTION_OUT,USB_TRANSACTION_OUT119,3302
	USB_TRANSACTION_SETUP,USB_TRANSACTION_SETUP120,3324
struct _usbd_driver {_usbd_driver145,4326
	usbd_device *(*init)(void);init146,4348
	void (*set_address)(usbd_device *usbd_dev, uint8_t addr);set_address147,4377
	void (*ep_setup)(usbd_device *usbd_dev, uint8_t addr, uint8_t type,ep_setup148,4436
	void (*ep_reset)(usbd_device *usbd_dev);ep_reset150,4556
	void (*ep_stall_set)(usbd_device *usbd_dev, uint8_t addr,ep_stall_set151,4598
	void (*ep_nak_set)(usbd_device *usbd_dev, uint8_t addr, uint8_t nak);ep_nak_set153,4681
	uint8_t (*ep_stall_get)(usbd_device *usbd_dev, uint8_t addr);ep_stall_get154,4752
	uint16_t (*ep_write_packet)(usbd_device *usbd_dev, uint8_t addr,ep_write_packet155,4815
	uint16_t (*ep_read_packet)(usbd_device *usbd_dev, uint8_t addr,ep_read_packet157,4921
	void (*poll)(usbd_device *usbd_dev);poll159,5019
	void (*disconnect)(usbd_device *usbd_dev, bool disconnected);disconnect160,5057
	uint32_t base_address;base_address161,5120
	bool set_address_before_status;set_address_before_status162,5144
	uint16_t rx_fifo_size;rx_fifo_size163,5177

../../../../libopencm3/lib/usb/usb_cdc.c,0

../../../../libopencm3/lib/usb/usb_control.c,986
static void stall_transaction(usbd_device *usbd_dev)stall_transaction47,1370
static bool needs_zlp(uint16_t len, uint16_t wLength, uint8_t ep_size)needs_zlp62,1852
int usbd_register_control_callback(usbd_device *usbd_dev, uint8_t type,usbd_register_control_callback73,2105
static void usb_control_send_chunk(usbd_device *usbd_dev)usb_control_send_chunk93,2562
static int usb_control_recv_chunk(usbd_device *usbd_dev)usb_control_recv_chunk121,3461
usb_control_request_dispatch(usbd_device *usbd_dev,usb_control_request_dispatch142,4005
static void usb_control_setup_read(usbd_device *usbd_dev,usb_control_setup_read173,4891
static void usb_control_setup_write(usbd_device *usbd_dev,usb_control_setup_write198,5616
void _usbd_control_setup(usbd_device *usbd_dev, uint8_t ea)_usbd_control_setup222,6255
void _usbd_control_out(usbd_device *usbd_dev, uint8_t ea)_usbd_control_out240,6674
void _usbd_control_in(usbd_device *usbd_dev, uint8_t ea)_usbd_control_in286,7834

../../../../libopencm3/lib/usb/usb_midi.c,0

../../../../libopencm3/lib/usb/usb_lm4f.c,1621
#define MAX_FIFO_RAM	MAX_FIFO_RAM111,3414
const struct _usbd_driver lm4f_usb_driver;lm4f_usb_driver113,3447
void usb_enable_interrupts(enum usb_interrupt ints,usb_enable_interrupts132,4262
void usb_disable_interrupts(enum usb_interrupt ints,usb_disable_interrupts158,5243
static inline void lm4f_usb_soft_disconnect(void)lm4f_usb_soft_disconnect170,5466
static inline void lm4f_usb_soft_connect(void)lm4f_usb_soft_connect175,5556
static void lm4f_set_address(usbd_device *usbd_dev, uint8_t addr)lm4f_set_address180,5642
static void lm4f_ep_setup(usbd_device *usbd_dev, uint8_t addr, uint8_t type,lm4f_ep_setup187,5776
static void lm4f_endpoints_reset(usbd_device *usbd_dev)lm4f_endpoints_reset292,8200
static void lm4f_ep_stall_set(usbd_device *usbd_dev, uint8_t addr,lm4f_ep_stall_set301,8409
static uint8_t lm4f_ep_stall_get(usbd_device *usbd_dev, uint8_t addr)lm4f_ep_stall_get333,8972
static void lm4f_ep_nak_set(usbd_device *usbd_dev, uint8_t addr, uint8_t nak)lm4f_ep_nak_set351,9313
static uint16_t lm4f_ep_write_packet(usbd_device *usbd_dev, uint8_t addr,lm4f_ep_write_packet360,9503
static uint16_t lm4f_ep_read_packet(usbd_device *usbd_dev, uint8_t addr,lm4f_ep_read_packet411,10743
static void lm4f_poll(usbd_device *usbd_dev)lm4f_poll458,11925
static void lm4f_disconnect(usbd_device *usbd_dev, bool disconnected)lm4f_disconnect562,14975
static struct _usbd_device usbd_dev;usbd_dev582,15481
static usbd_device *lm4f_usbd_init(void)lm4f_usbd_init585,15585
#define RX_FIFO_SIZE RX_FIFO_SIZE629,16560
const struct _usbd_driver lm4f_usb_driver = {lm4f_usb_driver631,16586

../../../../libopencm3/lib/usb/usb_f207.c,251
#define RX_FIFO_SIZE RX_FIFO_SIZE30,1086
static struct _usbd_device usbd_dev;usbd_dev34,1160
const struct _usbd_driver stm32f207_usb_driver = {stm32f207_usb_driver36,1198
static usbd_device *stm32f207_usbd_init(void)stm32f207_usbd_init54,1773

../../../../libopencm3/lib/usb/usb_f107.c,251
#define RX_FIFO_SIZE RX_FIFO_SIZE30,1086
static struct _usbd_device usbd_dev;usbd_dev34,1160
const struct _usbd_driver stm32f107_usb_driver = {stm32f107_usb_driver36,1198
static usbd_device *stm32f107_usbd_init(void)stm32f107_usbd_init54,1773

../../../../libopencm3/lib/usb/usb_hid.c,0

../../../../libopencm3/lib/usb/usb_efm32.c,1292
#define RX_FIFO_SIZE RX_FIFO_SIZE38,1268
#define ENDPOINT_COUNT ENDPOINT_COUNT50,1698
static struct _usbd_device _usbd_dev;_usbd_dev52,1724
static usbd_device *efm32lg_usbd_init(void)efm32lg_usbd_init55,1833
static void efm32lg_set_address(usbd_device *usbd_dev, uint8_t addr)efm32lg_set_address100,2996
static void efm32lg_ep_setup(usbd_device *usbd_dev, uint8_t addr, uint8_t type,efm32lg_ep_setup107,3142
static void efm32lg_endpoints_reset(usbd_device *usbd_dev)efm32lg_endpoints_reset184,5299
static void efm32lg_ep_stall_set(usbd_device *usbd_dev, uint8_t addr,efm32lg_ep_stall_set190,5478
static uint8_t efm32lg_ep_stall_get(usbd_device *usbd_dev, uint8_t addr)efm32lg_ep_stall_get221,6125
static void efm32lg_ep_nak_set(usbd_device *usbd_dev, uint8_t addr, uint8_t nak)efm32lg_ep_nak_set235,6428
static uint16_t efm32lg_ep_write_packet(usbd_device *usbd_dev, uint8_t addr,efm32lg_ep_write_packet251,6756
static uint16_t efm32lg_ep_read_packet(usbd_device *usbd_dev, uint8_t addr,efm32lg_ep_read_packet279,7412
static void efm32lg_poll(usbd_device *usbd_dev)efm32lg_poll307,7990
static void efm32lg_disconnect(usbd_device *usbd_dev, bool disconnected)efm32lg_disconnect408,10497
const struct _usbd_driver efm32lg_usb_driver = {efm32lg_usb_driver419,10686

../../../../libopencm3/lib/usb/usb_dwc_common.h,55
#define __USB_DWC_COMMON_H___USB_DWC_COMMON_H_21,822

../../../../libopencm3/lib/usb/usb_standard.c,1869
int usbd_register_set_config_callback(usbd_device *usbd_dev,usbd_register_set_config_callback42,1187
void usbd_register_set_altsetting_callback(usbd_device *usbd_dev,usbd_register_set_altsetting_callback62,1586
static uint16_t build_config_descriptor(usbd_device *usbd_dev,build_config_descriptor68,1753
static int usb_descriptor_type(uint16_t wValue)usb_descriptor_type142,3845
static int usb_descriptor_index(uint16_t wValue)usb_descriptor_index147,3919
usb_standard_get_descriptor(usbd_device *usbd_dev,usb_standard_get_descriptor153,4034
usb_standard_set_address(usbd_device *usbd_dev,usb_standard_set_address239,6302
usb_standard_set_configuration(usbd_device *usbd_dev,usb_standard_set_configuration266,6948
usb_standard_get_configuration(usbd_device *usbd_dev,usb_standard_get_configuration328,8365
usb_standard_set_interface(usbd_device *usbd_dev,usb_standard_set_interface349,8815
usb_standard_get_interface(usbd_device *usbd_dev,usb_standard_get_interface387,9640
usb_standard_device_get_status(usbd_device *usbd_dev,usb_standard_device_get_status407,10151
usb_standard_interface_get_status(usbd_device *usbd_dev,usb_standard_interface_get_status426,10502
usb_standard_endpoint_get_status(usbd_device *usbd_dev,usb_standard_endpoint_get_status444,10812
usb_standard_endpoint_stall(usbd_device *usbd_dev,usb_standard_endpoint_stall460,11130
usb_standard_endpoint_unstall(usbd_device *usbd_dev,usb_standard_endpoint_unstall473,11394
_usbd_standard_request_device(usbd_device *usbd_dev,_usbd_standard_request_device489,11733
_usbd_standard_request_interface(usbd_device *usbd_dev,_usbd_standard_request_interface545,13099
_usbd_standard_request_endpoint(usbd_device *usbd_dev,_usbd_standard_request_endpoint577,13839
_usbd_standard_request(usbd_device *usbd_dev, struct usb_setup_data *req,_usbd_standard_request616,14801

../../../../libopencm3/lib/usb/usb_msc.c,8017
#define CBW_SIGNATURE	CBW_SIGNATURE39,1302
#define CBW_STATUS_SUCCESS	CBW_STATUS_SUCCESS40,1338
#define CBW_STATUS_FAILED	CBW_STATUS_FAILED41,1369
#define CBW_STATUS_PHASE_ERROR	CBW_STATUS_PHASE_ERROR42,1399
#define CSW_SIGNATURE	CSW_SIGNATURE45,1464
#define CSW_STATUS_SUCCESS	CSW_STATUS_SUCCESS46,1500
#define CSW_STATUS_FAILED	CSW_STATUS_FAILED47,1531
#define CSW_STATUS_PHASE_ERROR	CSW_STATUS_PHASE_ERROR48,1561
#define SCSI_TEST_UNIT_READY	SCSI_TEST_UNIT_READY51,1629
#define SCSI_REQUEST_SENSE	SCSI_REQUEST_SENSE52,1665
#define SCSI_FORMAT_UNIT	SCSI_FORMAT_UNIT53,1699
#define SCSI_READ_6	SCSI_READ_654,1731
#define SCSI_WRITE_6	SCSI_WRITE_655,1759
#define SCSI_INQUIRY	SCSI_INQUIRY56,1788
#define SCSI_MODE_SENSE_6	SCSI_MODE_SENSE_657,1817
#define SCSI_SEND_DIAGNOSTIC	SCSI_SEND_DIAGNOSTIC58,1850
#define SCSI_READ_CAPACITY	SCSI_READ_CAPACITY59,1886
#define SCSI_READ_10	SCSI_READ_1060,1920
#define SCSI_REPORT_LUNS	SCSI_REPORT_LUNS66,2010
#define SCSI_PREVENT_ALLOW_MEDIUM_REMOVAL	SCSI_PREVENT_ALLOW_MEDIUM_REMOVAL67,2042
#define SCSI_MODE_SELECT_6	SCSI_MODE_SELECT_668,2089
#define SCSI_MODE_SELECT_10	SCSI_MODE_SELECT_1069,2123
#define SCSI_MODE_SENSE_10	SCSI_MODE_SENSE_1070,2158
#define SCSI_READ_12	SCSI_READ_1271,2192
#define SCSI_READ_FORMAT_CAPACITIES	SCSI_READ_FORMAT_CAPACITIES72,2221
#define SCSI_READ_TOC_PMA_ATIP	SCSI_READ_TOC_PMA_ATIP73,2263
#define SCSI_START_STOP_UNIT	SCSI_START_STOP_UNIT74,2301
#define SCSI_SYNCHRONIZE_CACHE	SCSI_SYNCHRONIZE_CACHE75,2337
#define SCSI_VERIFY	SCSI_VERIFY76,2375
#define SCSI_WRITE_10	SCSI_WRITE_1077,2403
#define SCSI_WRITE_12	SCSI_WRITE_1278,2433
enum sbc_sense_key {sbc_sense_key81,2486
	SBC_SENSE_KEY_NO_SENSE			= 0x00,SBC_SENSE_KEY_NO_SENSE82,2507
	SBC_SENSE_KEY_RECOVERED_ERROR		= 0x01,SBC_SENSE_KEY_RECOVERED_ERROR83,2541
	SBC_SENSE_KEY_NOT_READY			= 0x02,SBC_SENSE_KEY_NOT_READY84,2581
	SBC_SENSE_KEY_MEDIUM_ERROR		= 0x03,SBC_SENSE_KEY_MEDIUM_ERROR85,2616
	SBC_SENSE_KEY_HARDWARE_ERROR		= 0x04,SBC_SENSE_KEY_HARDWARE_ERROR86,2653
	SBC_SENSE_KEY_ILLEGAL_REQUEST		= 0x05,SBC_SENSE_KEY_ILLEGAL_REQUEST87,2692
	SBC_SENSE_KEY_UNIT_ATTENTION		= 0x06,SBC_SENSE_KEY_UNIT_ATTENTION88,2732
	SBC_SENSE_KEY_DATA_PROTECT		= 0x07,SBC_SENSE_KEY_DATA_PROTECT89,2771
	SBC_SENSE_KEY_BLANK_CHECK		= 0x08,SBC_SENSE_KEY_BLANK_CHECK90,2808
	SBC_SENSE_KEY_VENDOR_SPECIFIC		= 0x09,SBC_SENSE_KEY_VENDOR_SPECIFIC91,2844
	SBC_SENSE_KEY_COPY_ABORTED		= 0x0A,SBC_SENSE_KEY_COPY_ABORTED92,2884
	SBC_SENSE_KEY_ABORTED_COMMAND		= 0x0B,SBC_SENSE_KEY_ABORTED_COMMAND93,2921
	SBC_SENSE_KEY_VOLUME_OVERFLOW		= 0x0D,SBC_SENSE_KEY_VOLUME_OVERFLOW94,2961
	SBC_SENSE_KEY_MISCOMPARE		= 0x0ESBC_SENSE_KEY_MISCOMPARE95,3001
enum sbc_asc {sbc_asc98,3039
	SBC_ASC_NO_ADDITIONAL_SENSE_INFORMATION	= 0x00,SBC_ASC_NO_ADDITIONAL_SENSE_INFORMATION99,3054
	SBC_ASC_PERIPHERAL_DEVICE_WRITE_FAULT	= 0x03,SBC_ASC_PERIPHERAL_DEVICE_WRITE_FAULT100,3103
	SBC_ASC_LOGICAL_UNIT_NOT_READY		= 0x04,SBC_ASC_LOGICAL_UNIT_NOT_READY101,3150
	SBC_ASC_UNRECOVERED_READ_ERROR		= 0x11,SBC_ASC_UNRECOVERED_READ_ERROR102,3191
	SBC_ASC_INVALID_COMMAND_OPERATION_CODE	= 0x20,SBC_ASC_INVALID_COMMAND_OPERATION_CODE103,3232
	SBC_ASC_LBA_OUT_OF_RANGE		= 0x21,SBC_ASC_LBA_OUT_OF_RANGE104,3280
	SBC_ASC_INVALID_FIELD_IN_CDB		= 0x24,SBC_ASC_INVALID_FIELD_IN_CDB105,3315
	SBC_ASC_WRITE_PROTECTED			= 0x27,SBC_ASC_WRITE_PROTECTED106,3354
	SBC_ASC_NOT_READY_TO_READY_CHANGE	= 0x28,SBC_ASC_NOT_READY_TO_READY_CHANGE107,3389
	SBC_ASC_FORMAT_ERROR			= 0x31,SBC_ASC_FORMAT_ERROR108,3432
	SBC_ASC_MEDIUM_NOT_PRESENT		= 0x3ASBC_ASC_MEDIUM_NOT_PRESENT109,3464
enum sbc_ascq {sbc_ascq112,3504
	SBC_ASCQ_NA				= 0x00,SBC_ASCQ_NA113,3520
	SBC_ASCQ_FORMAT_COMMAND_FAILED		= 0x01,SBC_ASCQ_FORMAT_COMMAND_FAILED114,3544
	SBC_ASCQ_INITIALIZING_COMMAND_REQUIRED	= 0x02,SBC_ASCQ_INITIALIZING_COMMAND_REQUIRED115,3585
	SBC_ASCQ_OPERATION_IN_PROGRESS		= 0x07SBC_ASCQ_OPERATION_IN_PROGRESS116,3633
enum trans_event {trans_event119,3677
	EVENT_CBW_VALID,EVENT_CBW_VALID120,3696
	EVENT_NEED_STATUSEVENT_NEED_STATUS121,3714
struct usb_msc_cbw {usb_msc_cbw124,3737
	uint32_t dCBWSignature;dCBWSignature125,3758
	uint32_t dCBWTag;dCBWTag126,3783
	uint32_t dCBWDataTransferLength;dCBWDataTransferLength127,3802
	uint8_t  bmCBWFlags;bmCBWFlags128,3836
	uint8_t  bCBWLUN;bCBWLUN129,3858
	uint8_t  bCBWCBLength;bCBWCBLength130,3877
	uint8_t  CBWCB[16];CBWCB131,3901
struct usb_msc_csw {usb_msc_csw134,3950
	uint32_t dCSWSignature;dCSWSignature135,3971
	uint32_t dCSWTag;dCSWTag136,3996
	uint32_t dCSWDataResidue;dCSWDataResidue137,4015
	uint8_t  bCSWStatus;bCSWStatus138,4042
struct sbc_sense_info {sbc_sense_info141,4092
	uint8_t key;key142,4116
	uint8_t asc;asc143,4130
	uint8_t ascq;ascq144,4144
struct usb_msc_trans {usb_msc_trans147,4163
	uint8_t cbw_cnt;		/* Read until 31 bytes */cbw_cnt148,4186
	union {__anond1c61148010a149,4231
		struct usb_msc_cbw cbw;cbw150,4240
		uint8_t buf[1];buf151,4266
	} cbw;cbw152,4284
	uint32_t bytes_to_read;bytes_to_read154,4293
	uint32_t bytes_to_write;bytes_to_write155,4318
	uint32_t byte_count;		/* Either read until equal tobyte_count156,4344
	uint32_t lba_start;lba_start159,4470
	uint32_t block_count;block_count160,4491
	uint32_t current_block;current_block161,4514
	uint8_t msd_buf[512];msd_buf163,4540
	bool csw_valid;csw_valid165,4564
	uint8_t csw_sent;		/* Write until 13 bytes */csw_sent166,4581
	union {__anond1c61148020a167,4628
		struct usb_msc_csw csw;csw168,4637
		uint8_t buf[1];buf169,4663
	} csw;csw170,4681
struct _usbd_mass_storage {_usbd_mass_storage173,4693
	usbd_device *usbd_dev;usbd_dev174,4721
	uint8_t ep_in;ep_in175,4745
	uint8_t ep_in_size;ep_in_size176,4761
	uint8_t ep_out;ep_out177,4782
	uint8_t ep_out_size;ep_out_size178,4799
	const char *vendor_id;vendor_id180,4822
	const char *product_id;product_id181,4846
	const char *product_revision_level;product_revision_level182,4871
	uint32_t block_count;block_count183,4908
	int (*read_block)(uint32_t lba, uint8_t *copy_to);read_block185,4932
	int (*write_block)(uint32_t lba, const uint8_t *copy_from);write_block186,4984
	void (*lock)(void);lock188,5046
	void (*unlock)(void);unlock189,5067
	struct usb_msc_trans trans;trans191,5091
	struct sbc_sense_info sense;sense192,5120
static usbd_mass_storage _mass_storage;_mass_storage195,5154
static const uint8_t _spc3_inquiry_response[36] = {_spc3_inquiry_response199,5277
static const uint8_t _spc3_request_sense[18] = {_spc3_request_sense217,6214
static void set_sbc_status(usbd_mass_storage *ms,set_sbc_status236,7012
static void set_sbc_status_good(usbd_mass_storage *ms)set_sbc_status_good246,7245
static uint8_t *get_cbw_buf(struct usb_msc_trans *trans)get_cbw_buf254,7431
static void scsi_read_6(usbd_mass_storage *ms,scsi_read_6259,7527
static void scsi_write_6(usbd_mass_storage *ms,scsi_write_6281,8018
static void scsi_write_10(usbd_mass_storage *ms,scsi_write_10301,8416
static void scsi_read_10(usbd_mass_storage *ms,scsi_read_10321,8838
static void scsi_read_capacity(usbd_mass_storage *ms,scsi_read_capacity343,9361
static void scsi_format_unit(usbd_mass_storage *ms,scsi_format_unit363,9908
static void scsi_request_sense(usbd_mass_storage *ms,scsi_request_sense380,10236
static void scsi_mode_sense_6(usbd_mass_storage *ms,scsi_mode_sense_6399,10714
static void scsi_inquiry(usbd_mass_storage *ms,scsi_inquiry438,11661
static void scsi_command(usbd_mass_storage *ms,scsi_command479,12628
static void msc_data_rx_cb(usbd_device *usbd_dev, uint8_t ep)msc_data_rx_cb544,14258
static void msc_data_tx_cb(usbd_device *usbd_dev, uint8_t ep)msc_data_tx_cb669,17477
msc_control_request(usbd_device *usbd_dev,msc_control_request737,19248
static void msc_set_config(usbd_device *usbd_dev, uint16_t wValue)msc_set_config759,19803
usbd_mass_storage *usb_msc_init(usbd_device *usbd_dev,usb_msc_init801,21373

../../../../libopencm3/README.md,482
READMEREADME1,0
Status and APIStatus and API30,1208
PrerequisitesPrerequisites57,2566
ToolchainToolchain80,3364
BuildingBuilding93,3861
Fine-tuning the buildFine-tuning the build115,4269
Example projectsExample projects153,5794
InstallationInstallation169,6349
Coding style and development guidelinesCoding style and development guidelines185,7134
LicenseLicense191,7230
CommunityCommunity199,7414
Mailing listsMailing lists205,7622
WebsiteWebsite215,7903

../../../../libopencm3/HACKING_COMMON_DOC,0

../../../../libopencm3/mk/gcc-config.mk,331
PREFIX		?= arm-none-eabiPREFIX26,1016
CC		:= $(PREFIX)-gccCC29,1062
CXX		:= $(PREFIX)-g++CXX30,1083
AR		:= $(PREFIX)-arAR32,1126
AS		:= $(PREFIX)-asAS33,1146
OBJCOPY		:= $(PREFIX)-objcopyOBJCOPY34,1166
OBJDUMP		:= $(PREFIX)-objdumpOBJDUMP35,1196
GDB		:= $(PREFIX)-gdbGDB36,1226
SIZE		:= $(PREFIX)-sizeSIZE37,1248

../../../../libopencm3/mk/gcc-rules.mk,231
%.bin: %.elf%.bin26,1017
%.hex: %.elf%.hex30,1088
%.srec: %.elf%.srec34,1157
%.list: %.elf%.list38,1227
%.elf: $(OBJS) $(LDSCRIPT) $(LIBDEPS)%.elf42,1295
%.o: %.c%.o46,1441
%.o: %.cxx%.o50,1536
%.o: %.cpp%.o54,1636

../../../../libopencm3/mk/genlink-config.mk,853
LDSCRIPT	= generated.$(DEVICE).ldLDSCRIPT24,870
DEVICES_DATA = $(OPENCM3_DIR)/ld/devices.dataDEVICES_DATA25,904
genlink_family		:=$(shell $(OPENCM3_DIR)/scripts/genlink.py $(DEVICES_DATA) $(DEVICE) FAMILY)genlink_family27,951
genlink_subfamily	:=$(shell $(OPENCM3_DIR)/scripts/genlink.py $(DEVICES_DATA) $(DEVICE) SUBFAMILgenlink_subfamily28,1045
genlink_cpu		:=$(shell $(OPENCM3_DIR)/scripts/genlink.py $(DEVICES_DATA) $(DEVICE) CPU)genlink_cpu29,1144
genlink_fpu		:=$(shell $(OPENCM3_DIR)/scripts/genlink.py $(DEVICES_DATA) $(DEVICE) FPU)genlink_fpu30,1232
genlink_cppflags	:=$(shell $(OPENCM3_DIR)/scripts/genlink.py $(DEVICES_DATA) $(DEVICE) CPPFLAGS)genlink_cppflags31,1320
ARCH_FLAGS	:=-mcpu=$(genlink_cpu)ARCH_FLAGS35,1451
LIBNAME = opencm3_$(genlink_family)LIBNAME60,2277
LIBNAME = opencm3_$(genlink_subfamily)LIBNAME63,2392

../../../../libopencm3/mk/genlink-rules.mk,78
$(LDSCRIPT): $(OPENCM3_DIR)/ld/linker.ld.S $(DEVICES_DATA)$(LDSCRIPT)20,786

../../../../libopencm3/mk/README,0

../../../../libopencm3/HACKING,0

../../../../libopencm3/scripts/gendoxylayout.py,610
parser = argparse.ArgumentParser(prog='gendoxylayout')parser26,918
args = parser.parse_args()args31,1140
class CommentedTreeBuilder(ElementTree.TreeBuilder):CommentedTreeBuilder33,1168
    def __init__(self, *args, **kwargs):__init__34,1221
    def comment(self, data):comment37,1331
tree = ElementTree.parse(args.template, ElementTree.XMLParser(target=CommentedTreeBuilder()))tree42,1467
parent_map = {c:p for p in tree.iter() for c in p}parent_map43,1561
		idx = (list(parent_map[element]).index(element))idx46,1698
			tab = ElementTree.Element('tab')tab48,1779
			idx = idx+1;idx65,2241

../../../../libopencm3/scripts/gendoxylist,0

../../../../libopencm3/scripts/lpcvtcksum,406
binfile = open(sys.argv[1], 'r+b')binfile27,968
rawvectors = binfile.read(32)rawvectors28,1003
vectors = list(struct.unpack('<IIIIIIII', rawvectors))vectors29,1033
sum = 0sum32,1121
rawremainder = binfile.read()rawremainder39,1280
remainder = list(struct.unpack('B' * len(rawremainder), rawremainder))remainder40,1310
numbytes = len(remainder) + 32numbytes41,1381
data = vectorsdata48,1581

../../../../libopencm3/scripts/irq2nvic_h,461
template_nvic_h = '''\template_nvic_h34,1287
template_vector_nvic_c = '''\template_vector_nvic_c72,1962
template_cmsis_h = '''\template_cmsis_h100,2725
def convert(infile, outfile_nvic, outfile_vectornvic, outfile_cmsis):convert112,2996
def makeparentdir(filename):makeparentdir134,4216
def needs_update(infiles, outfiles):needs_update141,4369
    timestamp = lambda filename: os.stat(filename).st_mtimetimestamp142,4406
def main():main145,4587

../../../../libopencm3/scripts/genlinktest.sh,0

../../../../libopencm3/scripts/data/lpc43xx/i2s.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/usb.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/ritimer.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/adc.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/eventrouter.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/gpio.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/gima.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/ssp.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/scu.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/sgpio.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/rgu.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/yaml_odict.py,176
def construct_odict(load, node):construct_odict3,48
def repr_pairs(dump, tag, sequence, flow_style=None):repr_pairs48,1765
def repr_odict(dumper, data):repr_odict70,2597

../../../../libopencm3/scripts/data/lpc43xx/atimer.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/gpdma.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/ccu.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/creg.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/gen.py,170
registers = yaml.load(open(sys.argv[1], 'r'))registers6,48
    fields = register['fields']fields11,246
        mask_bits = (1 << field['width']) - 1mask_bits14,421

../../../../libopencm3/scripts/data/lpc43xx/cgu.yaml,0

../../../../libopencm3/scripts/data/lpc43xx/csv2yaml.py,43
def convert_file(fname):convert_file8,96

../../../../libopencm3/scripts/data/lpc43xx/README,0

../../../../libopencm3/scripts/data/lpc43xx/i2c.yaml,0

../../../../libopencm3/scripts/genlink.py,587
def get_device_data(data_file_path, device_id, exit_on_fail=True):get_device_data27,939
def get_device_family_flags(data_file_path, device_id, device=None):get_device_family_flags99,2920
def get_device_defines(data_file_path, device_id, device=None):get_device_defines106,3137
def get_device_family(data_file_path, device_id, device=None):get_device_family114,3359
def get_device_subfamily(data_file_path, device_id, device=None):get_device_subfamily124,3601
def get_device_info(data_file_path, device_id, info, device=None):get_device_info134,3846
def main():main146,4115

../../../../libopencm3/scripts/checkpatch.pl,1862
sub help {help38,792
Usage: $P [OPTION]... [FILE]...Usage42,843
Version: $VVersion43,875
Options:Options45,888
	To:|To285,6830
	Cc:Cc286,6836
sub build_types {build_types319,7402
sub deparenthesize {deparenthesize352,8326
sub top_of_kernel_tree {top_of_kernel_tree396,9121
sub parse_email {parse_email413,9465
sub format_email {format_email460,10640
sub which_conf {which_conf483,11056
sub expand_tabs {expand_tabs495,11224
sub copy_spacing {copy_spacing515,11473
sub line_stats {line_stats520,11542
sub sanitise_line_reset {sanitise_line_reset535,11825
sub sanitise_line {sanitise_line544,11961
sub get_quoted_string {get_quoted_string632,13972
sub ctx_statement_block {ctx_statement_block639,14117
sub statement_lines {statement_lines773,17213
sub statement_rawlines {statement_rawlines786,17457
sub statement_block_size {statement_block_size794,17567
sub ctx_statement_full {ctx_statement_full816,17986
sub ctx_block_get {ctx_block_get845,18946
sub ctx_block_outer {ctx_block_outer895,19955
sub ctx_block {ctx_block901,20089
sub ctx_statement {ctx_statement907,20217
sub ctx_block_level {ctx_block_level913,20358
sub ctx_statement_level {ctx_statement_level918,20469
sub ctx_locate_comment {ctx_locate_comment924,20594
sub ctx_has_comment {ctx_has_comment956,21471
sub raw_line {raw_line966,21681
sub cat_vet {cat_vet982,21896
sub annotate_reset {annotate_reset1004,22237
sub annotate_values {annotate_values1011,22352
sub possible {possible1211,27368
sub show_type {show_type1260,28352
sub report {report1264,28415
sub report_dump {report_dump1281,28740
sub ERROR {ERROR1285,28775
sub WARN {WARN1291,28868
sub CHK {CHK1297,28961
sub check_absolute_file {check_absolute_file1304,29061
sub pos_last_openparen {pos_last_openparen1332,29660
sub process {process1362,30215

../../../../libopencm3/ld/linker.ld.S,1740
MEMORYMEMORY30,1071
		. = ALIGN(4);ALIGN82,2234
		. = ALIGN(4);ALIGN84,2285
		. = ALIGN(4);ALIGN91,2438
		__preinit_array_start = .;__preinit_array_start92,2454
		__preinit_array_end = .;__preinit_array_end94,2510
		. = ALIGN(4);ALIGN97,2562
		__init_array_start = .;__init_array_start98,2578
		__init_array_end = .;__init_array_end101,2660
		. = ALIGN(4);ALIGN104,2709
		__fini_array_start = .;__fini_array_start105,2725
		__fini_array_end = .;__fini_array_end108,2807
		__exidx_start = .;__exidx_start119,3013
		__exidx_end = .;__exidx_end121,3051
	. = ALIGN(4);ALIGN124,3079
	_etext = .;_etext125,3094
	. = ALIGN(4);ALIGN131,3208
		_data = .;_data134,3235
		. = ALIGN(4);ALIGN137,3346
		_edata = .;_edata138,3362
	_data_loadaddr = LOADADDR(.data);_data_loadaddr140,3392
		. = ALIGN(4);ALIGN145,3500
		_ebss = .;_ebss146,3516
		_ccm = .;_ccm151,3566
		. = ALIGN(4);ALIGN153,3592
		_eccm = .;_eccm154,3608
		_ram1 = .;_ram1160,3667
		. = ALIGN(4);ALIGN162,3692
		_eram1 = .;_eram1163,3708
		_ram2 = .;_ram2169,3769
		. = ALIGN(4);ALIGN171,3794
		_eram2 = .;_eram2172,3810
		_ram3 = .;_ram3178,3871
		. = ALIGN(4);ALIGN180,3896
		_eram3 = .;_eram3181,3912
		_ram4 = .;_ram4187,3973
		. = ALIGN(4);ALIGN189,3998
		_eram4 = .;_eram4190,4014
		_ram5 = .;_ram5196,4075
		. = ALIGN(4);ALIGN198,4100
		_eram5 = .;_eram5199,4116
		_xsram = .;_xsram205,4179
		. = ALIGN(4);ALIGN207,4206
		_exsram = .;_exsram208,4222
		_xdram = .;_xdram214,4287
		. = ALIGN(4);ALIGN216,4314
		_exdram = .;_exdram217,4330
		_nfcram = .;_nfcram223,4397
		. = ALIGN(4);ALIGN225,4426
		_enfcram = .;_enfcram226,4442
	. = ALIGN(4);ALIGN236,4640
	end = .;end237,4655

../../../../libopencm3/ld/tests/tree1.data,0

../../../../libopencm3/ld/tests/generate-sample-data.py,31
def stm32g01():stm32g017,136

../../../../libopencm3/ld/tests/ignore.result,0

../../../../libopencm3/ld/tests/tree5.result,0

../../../../libopencm3/ld/tests/twomatch.data,0

../../../../libopencm3/ld/tests/device.result,0

../../../../libopencm3/ld/tests/device.data,0

../../../../libopencm3/ld/tests/single.data,0

../../../../libopencm3/ld/tests/tree5.data,0

../../../../libopencm3/ld/tests/compare-real-csv.py,177
class InputDevice:InputDevice14,234
def domain(opts):domain20,297
def get_parser():get_parser40,1130
    p = get_parser()p48,1540
    opts = p.parse_args()opts49,1561

../../../../libopencm3/ld/tests/pattern.result,0

../../../../libopencm3/ld/tests/multiline.result,0

../../../../libopencm3/ld/tests/multiline.data,0

../../../../libopencm3/ld/tests/single.result,0

../../../../libopencm3/ld/tests/tree1.result,0

../../../../libopencm3/ld/tests/pattern.data,0

../../../../libopencm3/ld/tests/twomatch.result,0

../../../../libopencm3/ld/tests/stm32g0-samples.csv,0

../../../../libopencm3/ld/tests/ignore.data,0

../../../../libopencm3/ld/devices.data,0

../../../../libopencm3/ld/README,0

../../../../libopencm3/doc/lm4f/doxy.custom,0

../../../../libopencm3/doc/sam3x/doxy.custom,0

../../../../libopencm3/doc/stm32f2/doxy.custom,0

../../../../libopencm3/doc/lpc43xxm0/doxy.custom,0

../../../../libopencm3/doc/efm32g/doxy.custom,0

../../../../libopencm3/doc/sam3n/doxy.custom,0

../../../../libopencm3/doc/lpc17xx/doxy.custom,0

../../../../libopencm3/doc/lpc43xxm4/doxy.custom,0

../../../../libopencm3/doc/vf6xx/doxy.custom,0

../../../../libopencm3/doc/samd/doxy.custom,0

../../../../libopencm3/doc/sam4l/doxy.custom,0

../../../../libopencm3/doc/swm050/doxy.custom,0

../../../../libopencm3/doc/stm32f7/doxy.custom,0

../../../../libopencm3/doc/stm32l4/doxy.custom,0

../../../../libopencm3/doc/Makefile,380
TARGETS ?= stm32/f0 stm32/f1 stm32/f2 stm32/f3 stm32/f4 stm32/f7 stm32/h7 \TARGETS7,170
TARGETS_DIRS = $(subst /,,$(TARGETS))TARGETS_DIRS24,596
doc: htmldoc26,635
DoxygenLayout.xml: templates/DoxygenLayout_Root.xmlDoxygenLayout.xml29,647
define gen_DOC_TARGETgen_DOC_TARGET32,768
html: $(DOC_TARGETS) DoxygenLayout.xmlhtml58,1534
clean: $(CLEAN_TARGETS)clean61,1583

../../../../libopencm3/doc/sam3u/doxy.custom,0

../../../../libopencm3/doc/stm32l1/doxy.custom,0

../../../../libopencm3/doc/lpc13xx/doxy.custom,0

../../../../libopencm3/doc/lpc43xx/doxy.custom,0

../../../../libopencm3/doc/gd32f1x0/doxy.custom,0

../../../../libopencm3/doc/nrf52/doxy.custom,0

../../../../libopencm3/doc/stm32g0/doxy.custom,0

../../../../libopencm3/doc/index.html,0

../../../../libopencm3/doc/stm32f1/doxy.custom,0

../../../../libopencm3/doc/nrf51/doxy.custom,0

../../../../libopencm3/doc/Doxyfile,0

../../../../libopencm3/doc/templates/DoxygenLayout_Root.xml,0

../../../../libopencm3/doc/templates/DoxygenLayout_Device.xml,0

../../../../libopencm3/doc/templates/Doxyfile_Device,0

../../../../libopencm3/doc/efm32lg/doxy.custom,0

../../../../libopencm3/doc/efm32tg/doxy.custom,0

../../../../libopencm3/doc/stm32g4/doxy.custom,0

../../../../libopencm3/doc/HACKING,0

../../../../libopencm3/doc/msp432e4/doxy.custom,0

../../../../libopencm3/doc/stm32l0/doxy.custom,0

../../../../libopencm3/doc/efm32gg/doxy.custom,0

../../../../libopencm3/doc/sam3a/doxy.custom,0

../../../../libopencm3/doc/stm32f4/doxy.custom,0

../../../../libopencm3/doc/Doxyfile_common,0

../../../../libopencm3/doc/stm32f0/doxy.custom,0

../../../../libopencm3/doc/stm32h7/doxy.custom,0

../../../../libopencm3/doc/efm32ezr32wg/doxy.custom,0

../../../../libopencm3/doc/sam3s/doxy.custom,0

../../../../libopencm3/doc/pac55xx/doxy.custom,0

../../../../libopencm3/doc/efm32hg/doxy.custom,0

../../../../libopencm3/doc/efm32wg/doxy.custom,0

../../../../libopencm3/doc/lm3s/doxy.custom,0

../../../../libopencm3/doc/stm32f3/doxy.custom,0

../../../../libopencm3/doc/README,0

../../../../README.md,78
# Libopencm3 stm32 examplesLibopencm3 stm32 examples1,0
# UsageUsage5,141

../../../../rules.mk,1171
BUILD_DIR ?= binBUILD_DIR34,1477
OPT ?= -OsOPT35,1494
CSTD ?= -std=c99CSTD36,1505
V?=0V40,1654
Q	:= @Q42,1673
NULL	:= 2>/dev/nullNULL43,1680
PREFIX	?= arm-none-eabi-PREFIX47,1721
CC	= $(PREFIX)gccCC48,1746
CXX	= $(PREFIX)g++CXX49,1764
OBJCOPY	= $(PREFIX)objcopyOBJCOPY51,1801
OBJDUMP	= $(PREFIX)objdumpOBJDUMP52,1828
OOCD	?= openocdOOCD53,1855
OPENCM3_INC = $(OPENCM3_DIR)/includeOPENCM3_INC55,1872
OBJS = $(CFILES:%.c=$(BUILD_DIR)/%.o)OBJS60,1996
GENERATED_BINS = $(PROJECT).elf $(PROJECT).bin $(PROJECT).map $(PROJECT).list $(PROJECT).lssGENERATED_BINS63,2116
%: %,v%107,3580
%: RCS/%,v%108,3587
%: RCS/%%109,3598
%: s.%%110,3607
%: SCCS/s.%%111,3614
all: $(PROJECT).elf $(PROJECT).binall113,3627
flash: $(PROJECT).flashflash114,3662
$(LDSCRIPT):$(LDSCRIPT)118,3750
$(BUILD_DIR)/%.o: %.c$(BUILD_DIR)/%.o128,4011
$(BUILD_DIR)/%.o: %.cxx$(BUILD_DIR)/%.o133,4152
$(BUILD_DIR)/%.o: %.S$(BUILD_DIR)/%.o138,4301
$(PROJECT).elf: $(OBJS) $(LDSCRIPT) $(LIBDEPS)$(PROJECT).elf143,4444
%.bin: %.elf%.bin147,4575
%.lss: %.elf%.lss151,4649
%.list: %.elf%.list154,4689
%.flash: %.elf%.flash157,4727
clean:clean172,5244
