`timescale 1ps / 1ps
logic [id_1 : id_1] id_2;
`resetall
