// Seed: 361581263
module module_0 (
    input wand id_0,
    input wor  id_1,
    input wor  id_2
);
  wire id_4;
  assign module_1.id_3 = 0;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wor id_2,
    input uwire id_3[1 : 1],
    input supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input tri0 id_11,
    input wire id_12,
    output wire id_13,
    input wire id_14,
    input wire id_15,
    input wor id_16,
    output tri0 id_17,
    output uwire id_18,
    input tri id_19,
    input wor id_20,
    input wor id_21,
    input uwire id_22,
    output wire id_23,
    input tri id_24,
    output tri id_25,
    input wand id_26,
    input wire id_27,
    input tri1 id_28,
    input tri0 id_29,
    input wire id_30,
    input tri id_31,
    input tri0 id_32,
    output tri id_33,
    output uwire id_34
);
  logic id_36;
  id_37(
      id_20
  );
  logic id_38;
  initial $clog2(67);
  ;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_15
  );
  assign id_37 = id_26;
  logic id_39;
endmodule
