{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598293870981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598293870981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:31:10 2020 " "Processing started: Mon Aug 24 15:31:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598293870981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598293870981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_bits1 -c contador_bits1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_bits1 -c contador_bits1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598293870981 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1598293871373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bits1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_bits1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bits1-hardware " "Found design unit 1: contador_bits1-hardware" {  } { { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293871837 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bits1 " "Found entity 1: contador_bits1" {  } { { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293871837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293871837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bits1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_bits1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_contador_bits1-hardware " "Found design unit 1: tb_contador_bits1-hardware" {  } { { "contador_bits1_tb.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293871840 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_contador_bits1 " "Found entity 1: tb_contador_bits1" {  } { { "contador_bits1_tb.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293871840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293871840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_bits1 " "Elaborating entity \"contador_bits1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1598293871874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1598293872292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293872292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1598293872339 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1598293872339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1598293872339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1598293872339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598293872378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 15:31:12 2020 " "Processing ended: Mon Aug 24 15:31:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598293872378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598293872378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598293872378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598293872378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598293873382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598293873383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:31:13 2020 " "Processing started: Mon Aug 24 15:31:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598293873383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598293873383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off contador_bits1 -c contador_bits1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off contador_bits1 -c contador_bits1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598293873383 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598293873479 ""}
{ "Info" "0" "" "Project  = contador_bits1" {  } {  } 0 0 "Project  = contador_bits1" 0 0 "Fitter" 0 0 1598293873479 ""}
{ "Info" "0" "" "Revision = contador_bits1" {  } {  } 0 0 "Revision = contador_bits1" 0 0 "Fitter" 0 0 1598293873479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1598293873538 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "contador_bits1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"contador_bits1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598293873543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598293873566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598293873566 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598293873892 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1598293873900 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1598293874408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1598293874408 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1598293874408 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1598293874409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1598293874409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1598293874409 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1598293874409 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_signal\[0\] " "Pin output_signal\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_signal[0] } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_signal[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_signal\[1\] " "Pin output_signal\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_signal[1] } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_signal[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_var_for\[0\] " "Pin output_var_for\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_var_for[0] } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_var_for[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_var_for\[1\] " "Pin output_var_for\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_var_for[1] } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_var_for[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_var_while\[0\] " "Pin output_var_while\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_var_while[0] } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_var_while[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_var_while\[1\] " "Pin output_var_while\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_var_while[1] } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_var_while[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word\[0\] " "Pin word\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { word[0] } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { word[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word\[1\] " "Pin word\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { word[1] } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { word[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word\[2\] " "Pin word\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { word[2] } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { word[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1598293874500 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1598293874500 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador_bits1.sdc " "Synopsys Design Constraints File file not found: 'contador_bits1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1598293874576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1598293874576 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1598293874577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1598293874586 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598293874586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1598293874586 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "contador_bits1.vhd" "" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598293874586 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598293874629 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598293874629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598293874629 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598293874630 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598293874630 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1598293874630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1598293874630 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598293874631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598293874637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1598293874637 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598293874637 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 3 6 0 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 3 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1598293874639 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1598293874639 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1598293874639 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1598293874640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1598293874640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1598293874640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1598293874640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1598293874640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1598293874640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1598293874640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1598293874640 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1598293874640 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1598293874640 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598293874646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598293876013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598293876078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598293876085 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598293876247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598293876247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598293876284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/belin/Documents/Devel/Quartus/T3_2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1598293876961 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598293876961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598293877042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1598293877044 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1598293877044 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598293877044 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1598293877049 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598293877051 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_signal\[0\] 0 " "Pin \"output_signal\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1598293877052 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_signal\[1\] 0 " "Pin \"output_signal\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1598293877052 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_var_for\[0\] 0 " "Pin \"output_var_for\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1598293877052 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_var_for\[1\] 0 " "Pin \"output_var_for\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1598293877052 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_var_while\[0\] 0 " "Pin \"output_var_while\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1598293877052 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_var_while\[1\] 0 " "Pin \"output_var_while\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1598293877052 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1598293877052 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598293877118 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598293877124 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598293877190 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598293877441 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1598293877523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/belin/Documents/Devel/Quartus/T3_2/output_files/contador_bits1.fit.smsg " "Generated suppressed messages file C:/Users/belin/Documents/Devel/Quartus/T3_2/output_files/contador_bits1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598293877593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598293877754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 15:31:17 2020 " "Processing ended: Mon Aug 24 15:31:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598293877754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598293877754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598293877754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598293877754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598293878638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598293878638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:31:18 2020 " "Processing started: Mon Aug 24 15:31:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598293878638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598293878638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off contador_bits1 -c contador_bits1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off contador_bits1 -c contador_bits1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598293878638 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1598293879819 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598293879870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598293880367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 15:31:20 2020 " "Processing ended: Mon Aug 24 15:31:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598293880367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598293880367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598293880367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598293880367 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598293880958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598293881408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598293881409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:31:21 2020 " "Processing started: Mon Aug 24 15:31:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598293881409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598293881409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador_bits1 -c contador_bits1 " "Command: quartus_sta contador_bits1 -c contador_bits1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598293881409 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1598293881513 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1598293881678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1598293881706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1598293881706 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador_bits1.sdc " "Synopsys Design Constraints File file not found: 'contador_bits1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1598293881781 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1598293881782 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598293881782 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598293881782 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1598293881783 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1598293881792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1598293881793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1598293881803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1598293881805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1598293881810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1598293881813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1598293881814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293881817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293881817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -7.380 clk  " "   -1.380        -7.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293881817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293881817 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1598293881834 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1598293881835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1598293881846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1598293881851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1598293881860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1598293881864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1598293881864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293881869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293881869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -7.380 clk  " "   -1.380        -7.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293881869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293881869 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1598293881880 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1598293881903 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1598293881903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598293881957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 15:31:21 2020 " "Processing ended: Mon Aug 24 15:31:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598293881957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598293881957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598293881957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598293881957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598293882847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598293882847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:31:22 2020 " "Processing started: Mon Aug 24 15:31:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598293882847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598293882847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off contador_bits1 -c contador_bits1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off contador_bits1 -c contador_bits1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598293882847 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "contador_bits1.vho\", \"contador_bits1_fast.vho contador_bits1_vhd.sdo contador_bits1_vhd_fast.sdo C:/Users/belin/Documents/Devel/Quartus/T3_2/simulation/modelsim/ simulation " "Generated files \"contador_bits1.vho\", \"contador_bits1_fast.vho\", \"contador_bits1_vhd.sdo\" and \"contador_bits1_vhd_fast.sdo\" in directory \"C:/Users/belin/Documents/Devel/Quartus/T3_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1598293883169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598293883216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 15:31:23 2020 " "Processing ended: Mon Aug 24 15:31:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598293883216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598293883216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598293883216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598293883216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598293884113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598293884113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:31:23 2020 " "Processing started: Mon Aug 24 15:31:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598293884113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598293884113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui contador_bits1 contador_bits1 " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui contador_bits1 contador_bits1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598293884114 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui contador_bits1 contador_bits1 " "Quartus(args): --block_on_gui contador_bits1 contador_bits1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1598293884114 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1598293884212 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1598293884284 ""}
{ "Warning" "0" "" "Warning: File contador_bits1_run_msim_gate_vhdl.do already exists - backing up current file as contador_bits1_run_msim_gate_vhdl.do.bak" {  } {  } 0 0 "Warning: File contador_bits1_run_msim_gate_vhdl.do already exists - backing up current file as contador_bits1_run_msim_gate_vhdl.do.bak" 0 0 "Quartus II" 0 0 1598293884331 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/belin/Documents/Devel/Quartus/T3_2/simulation/modelsim/contador_bits1_run_msim_gate_vhdl.do" {  } { { "C:/Users/belin/Documents/Devel/Quartus/T3_2/simulation/modelsim/contador_bits1_run_msim_gate_vhdl.do" "0" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/simulation/modelsim/contador_bits1_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/belin/Documents/Devel/Quartus/T3_2/simulation/modelsim/contador_bits1_run_msim_gate_vhdl.do" 0 0 "Quartus II" 0 0 1598293884337 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1598293912019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "Quartus II" 0 0 1598293912019 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do contador_bits1_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do contador_bits1_run_msim_gate_vhdl.do " 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{contador_bits1.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{contador_bits1.vho\}" 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1598293912020 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_components" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity contador_bits1" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity contador_bits1" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of contador_bits1" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of contador_bits1" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd\}" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package NUMERIC_STD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package NUMERIC_STD" 0 0 "Quartus II" 0 0 1598293912021 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity tb_contador_bits1" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity tb_contador_bits1" 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture hardware of tb_contador_bits1" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture hardware of tb_contador_bits1" 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them." 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them." 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(53): (vcom-1207) An abstract literal and an identifier must have a separator between them." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(53): (vcom-1207) An abstract literal and an identifier must have a separator between them." 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(58): (vcom-1207) An abstract literal and an identifier must have a separator between them." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(58): (vcom-1207) An abstract literal and an identifier must have a separator between them." 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them." 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them." 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them." 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them." 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(63): (vcom-1207) An abstract literal and an identifier must have a separator between them." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: \[4\] C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd(63): (vcom-1207) An abstract literal and an identifier must have a separator between them." 0 0 "Quartus II" 0 0 1598293912022 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /UUT=contador_bits1_vhd.sdo -L cycloneii -L gate_work -L work -voptargs=\"+acc\"  tb_contador_bits1" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /UUT=contador_bits1_vhd.sdo -L cycloneii -L gate_work -L work -voptargs=\"+acc\"  tb_contador_bits1" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /UUT=contador_bits1_vhd.sdo -t 1ps tb_contador_bits1 " {  } {  } 0 0 "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /UUT=contador_bits1_vhd.sdo -t 1ps tb_contador_bits1 " 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.numeric_std(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.numeric_std(body)" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.tb_contador_bits1(hardware)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.tb_contador_bits1(hardware)" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.contador_bits1(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.contador_bits1(structure)" 0 0 "Quartus II" 0 0 1598293912023 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Failure: (vsim-3807) Types do not match between component and entity for port \"output_signal\"." {  } {  } 0 0 "ModelSim-Altera Info: # ** Failure: (vsim-3807) Types do not match between component and entity for port \"output_signal\"." 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_contador_bits1/UUT File: contador_bits1.vho Line: 39" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_contador_bits1/UUT File: contador_bits1.vho Line: 39" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Failure: (vsim-3807) Types do not match between component and entity for port \"output_var_for\"." {  } {  } 0 0 "ModelSim-Altera Info: # ** Failure: (vsim-3807) Types do not match between component and entity for port \"output_var_for\"." 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_contador_bits1/UUT File: contador_bits1.vho Line: 40" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_contador_bits1/UUT File: contador_bits1.vho Line: 40" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Failure: (vsim-3807) Types do not match between component and entity for port \"output_var_while\"." {  } {  } 0 0 "ModelSim-Altera Info: # ** Failure: (vsim-3807) Types do not match between component and entity for port \"output_var_while\"." 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_contador_bits1/UUT File: contador_bits1.vho Line: 41" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_contador_bits1/UUT File: contador_bits1.vho Line: 41" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" 0 0 "Quartus II" 0 0 1598293912024 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_and1(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_and1(altvital)" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Fatal error at contador_bits1.vho line 41" {  } {  } 0 0 "ModelSim-Altera Info: # Fatal error at contador_bits1.vho line 41" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #  while elaborating region: /tb_contador_bits1/UUT" {  } {  } 0 0 "ModelSim-Altera Info: #  while elaborating region: /tb_contador_bits1/UUT" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Fatal error in file C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd" {  } {  } 0 0 "ModelSim-Altera Info: # Fatal error in file C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_tb.vhd" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #  while elaborating region: /tb_contador_bits1" {  } {  } 0 0 "ModelSim-Altera Info: #  while elaborating region: /tb_contador_bits1" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from contador_bits1_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from contador_bits1_vhd.sdo" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from contador_bits1_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from contador_bits1_vhd.sdo" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Load interrupted" {  } {  } 0 0 "ModelSim-Altera Info: # Load interrupted" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: Error loading design " {  } {  } 0 0 "ModelSim-Altera Info: # Error: Error loading design " 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #        Pausing macro execution " {  } {  } 0 0 "ModelSim-Altera Info: #        Pausing macro execution " 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./contador_bits1_run_msim_gate_vhdl.do PAUSED at line 12" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./contador_bits1_run_msim_gate_vhdl.do PAUSED at line 12" 0 0 "Quartus II" 0 0 1598293912025 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Quartus II" 0 0 1598293912139 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_nativelink_simulation.rpt" {  } { { "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_nativelink_simulation.rpt" "0" { Text "C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/belin/Documents/Devel/Quartus/T3_2/contador_bits1_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1598293912139 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598293912662 ""}
