Hazim Abdel-Shafi , Jonathan Hall , Sarita V. Adve , Vikram S. Adve, An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.204, February 01-05, 1997
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
James Archibald , Jean-Loup Baer, Cache coherence protocols: evaluation using a multiprocessor simulation model, ACM Transactions on Computer Systems (TOCS), v.4 n.4, p.273-298, Nov. 1986[doi>10.1145/6513.6514]
ARM, Ltd.2010.ARM11 Family. ARM, Ltd.
Chinnakrishnan S. Ballapuram , Ahmad Sharif , Hsien-Hsin S. Lee, Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessors, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346290]
Marc Berndl , Ondrej Lhoták , Feng Qian , Laurie Hendren , Navindra Umanee, Points-to analysis using BDDs, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781144]
Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]
Jeffery A. Brown , Rakesh Kumar , Dean Tullsen, Proximity-aware directory-based coherence for multi-core processor architectures, Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures, June 09-11, 2007, San Diego, California, USA[doi>10.1145/1248377.1248398]
Jason F. Cantin , Mikko H. Lipasti , James E. Smith, Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking, ACM SIGARCH Computer Architecture News, v.33 n.2, p.246-257, May 2005[doi>10.1145/1080695.1069991]
John B. Carter , John K. Bennett , Willy Zwaenepoel, Implementation and performance of Munin, Proceedings of the thirteenth ACM symposium on Operating systems principles, p.152-164, October 13-16, 1991, Pacific Grove, California, USA[doi>10.1145/121132.121159]
Guilin Chen , Mahmut Kandemir, An Approach for Enhancing Inter-processor Data Locality on Chip Multiprocessors, Transactions on High-Performance Embedded Architectures and Compilers I, Springer-Verlag, Berlin, Heidelberg, 2007[doi>10.1007/978-3-540-71528-3_14]
Liqun Cheng , John B. Carter , Donglai Dai, An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.328-339, February 10-14, 2007[doi>10.1109/HPCA.2007.346210]
Liqun Cheng , Naveen Muralimanohar , Karthik Ramani , Rajeev Balasubramonian , John B. Carter, Interconnect-Aware Coherence Protocols for Chip Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.339-351, June 17-21, 2006[doi>10.1109/ISCA.2006.23]
Cumming, P.2003. The ti omap platform approach to soc. InWinning the SOC Revolution. Kluwer Academic Publishers.
Manuvir Das, Unification-based pointer analysis with directional assignments, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.35-46, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349309]
Chen Ding , Xipeng Shen , Kirk Kelsey , Chris Tice , Ruke Huang , Chengliang Zhang, Software behavior oriented parallelization, Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250760]
Magnus Ekman , Per Stenström , Fredrik Dahlgren, TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566471]
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325102]
Ann Gordon-Ross , Frank Vahid, A self-tuning configurable cache, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278537]
Michael Hind, Pointer analysis: haven't we solved this problem yet?, Proceedings of the 2001 ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering, p.54-61, June 2001, Snowbird, Utah, USA[doi>10.1145/379605.379665]
Jaehyuk Huh , Jichuan Chang , Doug Burger , Gurindar S. Sohi, Coherence decoupling: making use of incoherence, ACM SIGARCH Computer Architecture News, v.32 n.5, December 2004[doi>10.1145/1037947.1024406]
Intel Corporation.Intel XScale Microarchitecture. Intel Corporation.
Vadim Iosevich , Assaf Schuster, A comparison of sequential consistency with home-based lazy release consistency for software distributed shared memory, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006252]
Ken Kennedy , John R. Allen, Optimizing compilers for modern architectures: a dependence-based approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
Brucek Khailany , William J. Dally , Ujval J. Kapasi , Peter Mattson , Jinyung Namkoong , John D. Owens , Brian Towles , Andrew Chang , Scott Rixner, Imagine: Media Processing with Streams, IEEE Micro, v.21 n.2, p.35-46, March 2001[doi>10.1109/40.918001]
Leonidas I. Kontothanassis , Michael L. Scott , Ricardo Bianchini, Lazy release consistency for hardware-coherent multiprocessors, Proceedings of the 1995 ACM/IEEE conference on Supercomputing, p.61-es, December 04-08, 1995, San Diego, California, USA[doi>10.1145/224170.224398]
William Landi, Undecidability of static analysis, ACM Letters on Programming Languages and Systems (LOPLAS), v.1 n.4, p.323-337, Dec. 1992[doi>10.1145/161494.161501]
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Anoop Gupta , John Hennessy, The directory-based cache coherence protocol for the DASH multiprocessor, Proceedings of the 17th annual international symposium on Computer Architecture, p.148-159, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325132]
Amy W. Lim , Monica S. Lam, Maximizing parallelism and minimizing synchronization with affine transforms, Proceedings of the 24th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.201-214, January 15-17, 1997, Paris, France[doi>10.1145/263699.263719]
Mirko Loghi , Massimo Poncino, Exploring Energy/Performance Tradeoffs in Shared Memory MPSoCs: Snoop-Based Cache Coherence vs. Software Solutions, Proceedings of the conference on Design, Automation and Test in Europe, p.508-513, March 07-11, 2005[doi>10.1109/DATE.2005.148]
Mirko Loghi , Martin Letis , Luca Benini , Massimo Poncino, Exploring the energy efficiency of cache coherence protocols in single-chip multi-processors, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057728]
Mirko Loghi , Massimo Poncino , Luca Benini, Cache coherence tradeoffs in shared-memory MPSoCs, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.383-407, May 2006[doi>10.1145/1151074.1151081]
S. A. Mahlke , W. Y. Chen , J. C. Gyllenhaal , W.-M. W. Hwu, Compiler code transformations for superscalar-based high performance systems, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.808-817, November 16-20, 1992, Minneapolis, Minnesota, USA
Grant Martin, Overview of the MPSoC design challenge, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146980]
Montanaro, J., Witek, R. T., Anne, K., Black, A. J., Dobberpuhl, D. W., Donahue, P. M., et al.1996. A 160mhz, 32b 0.5w cmos risc microprocessor. InProceedings of the IEEE International Solid-State Circuits Conference (ISSCC’96). 214--229.
Andreas Moshovos, RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence, Proceedings of the 32nd annual international symposium on Computer Architecture, p.234-245, June 04-08, 2005[doi>10.1109/ISCA.2005.42]
Andreas Moshovos , Gokhan Memik , Alok Choudhary , Babak Falsafi, JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.85, January 20-24, 2001
Avadh Patel , Kanad Ghose, Energy-efficient MESI cache coherence with pro-active snoop filtering for multicore microprocessors, Proceedings of the 13th international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India[doi>10.1145/1393921.1393988]
G. Ramalingam, The undecidability of aliasing, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.5, p.1467-1471, Sept. 1994[doi>10.1145/186025.186041]
Radu Rugina , Martin Rinard, Pointer analysis for multithreaded programs, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.77-90, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301645]
Alexandru Salcianu , Martin Rinard, Pointer and escape analysis for multithreaded programs, Proceedings of the eighth ACM SIGPLAN symposium on Principles and practices of parallel programming, p.12-23, June 2001, Snowbird, Utah, USA[doi>10.1145/379539.379553]
Karin Strauss , Xiaowei Shen , Josep Torrellas, Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.327-338, June 17-21, 2006[doi>10.1109/ISCA.2006.21]
William Thies , Vikram Chandrasekhar , Saman Amarasinghe, A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.356-369, December 01-05, 2007[doi>10.1109/MICRO.2007.7]
Mark Thompson , Hristo Nikolov , Todor Stefanov , Andy D. Pimentel , Cagkan Erbas , Simon Polstra , Ed F. Deprettere, A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289823]
Thoziyoor, S., Muralimanohar, N., Ahn, J., and Jouppi, N.2008. Cacti 5.3. Tech. rep., HP Laboratories, Palo Alto, California. April.
Thomas F. Wenisch , Stephen Somogyi , Nikolaos Hardavellas , Jangwoo Kim , Anastassia Ailamaki , Babak Falsafi, Temporal Streaming of Shared Memory, Proceedings of the 32nd annual international symposium on Computer Architecture, p.222-233, June 04-08, 2005[doi>10.1109/ISCA.2005.50]
Wayne Wolf, The future of multiprocessor systems-on-chips, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996753]
Chenjie Yu , Peter Peter Petrov, Aggressive snoop reduction for synchronized producer-consumer communication in energy-efficient embedded multi-processors, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289876]
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache architecture for embedded systems, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859635]
