{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622061266174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622061266184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 22:34:26 2021 " "Processing started: Wed May 26 22:34:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622061266184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061266184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061266184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622061266845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622061266845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/synchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622061278360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622061278363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colormemory.v 1 1 " "Found 1 design units, including 1 entities, in source file colormemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColorMemory " "Found entity 1: ColorMemory" {  } { { "ColorMemory.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/ColorMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622061278365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622061278369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278369 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(121) " "Verilog HDL information at display_test.v(121): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622061278371 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(149) " "Verilog HDL information at display_test.v(149): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 149 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622061278371 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(156) " "Verilog HDL information at display_test.v(156): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 156 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622061278371 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(199) " "Verilog HDL information at display_test.v(199): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622061278372 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(212) " "Verilog HDL information at display_test.v(212): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 212 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622061278372 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(220) " "Verilog HDL information at display_test.v(220): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 220 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622061278372 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(253) " "Verilog HDL information at display_test.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622061278372 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_test.v(270) " "Verilog HDL information at display_test.v(270): always construct contains both blocking and non-blocking assignments" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 270 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622061278372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_test.v 1 1 " "Found 1 design units, including 1 entities, in source file display_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_test1 " "Found entity 1: display_test1" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622061278372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll108mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll108mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL108MHz " "Found entity 1: PLL108MHz" {  } { { "PLL108MHz.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622061278374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll108mhz/pll108mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll108mhz/pll108mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL108MHz_0002 " "Found entity 1: PLL108MHz_0002" {  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz/PLL108MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622061278376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple_location.v 1 1 " "Found 1 design units, including 1 entities, in source file apple_location.v" { { "Info" "ISGN_ENTITY_NAME" "1 appleLocation " "Found entity 1: appleLocation" {  } { { "apple_location.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/apple_location.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622061278377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_grid.v 1 1 " "Found 1 design units, including 1 entities, in source file random_grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_grind " "Found entity 1: random_grind" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622061278379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start display_test.v(21) " "Verilog HDL Implicit Net warning at display_test.v(21): created implicit net for \"start\"" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622061278379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc.v 1 1 " "Using design file de1_soc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622061278443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622061278443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622061278445 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de1_soc.v(29) " "Output port \"DRAM_ADDR\" at de1_soc.v(29) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de1_soc.v(30) " "Output port \"DRAM_BA\" at de1_soc.v(30) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de1_soc.v(46) " "Output port \"HEX0\" at de1_soc.v(46) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de1_soc.v(47) " "Output port \"HEX1\" at de1_soc.v(47) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de1_soc.v(48) " "Output port \"HEX2\" at de1_soc.v(48) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de1_soc.v(49) " "Output port \"HEX3\" at de1_soc.v(49) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de1_soc.v(50) " "Output port \"HEX4\" at de1_soc.v(50) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de1_soc.v(51) " "Output port \"HEX5\" at de1_soc.v(51) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de1_soc.v(9) " "Output port \"ADC_CONVST\" at de1_soc.v(9) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc.v(10) " "Output port \"ADC_DIN\" at de1_soc.v(10) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc.v(12) " "Output port \"ADC_SCLK\" at de1_soc.v(12) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc.v(18) " "Output port \"AUD_DACDAT\" at de1_soc.v(18) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc.v(20) " "Output port \"AUD_XCK\" at de1_soc.v(20) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278446 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de1_soc.v(31) " "Output port \"DRAM_CAS_N\" at de1_soc.v(31) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de1_soc.v(32) " "Output port \"DRAM_CKE\" at de1_soc.v(32) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de1_soc.v(33) " "Output port \"DRAM_CLK\" at de1_soc.v(33) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de1_soc.v(34) " "Output port \"DRAM_CS_N\" at de1_soc.v(34) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de1_soc.v(36) " "Output port \"DRAM_LDQM\" at de1_soc.v(36) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de1_soc.v(37) " "Output port \"DRAM_RAS_N\" at de1_soc.v(37) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de1_soc.v(38) " "Output port \"DRAM_UDQM\" at de1_soc.v(38) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de1_soc.v(39) " "Output port \"DRAM_WE_N\" at de1_soc.v(39) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc.v(42) " "Output port \"FPGA_I2C_SCLK\" at de1_soc.v(42) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc.v(55) " "Output port \"IRDA_TXD\" at de1_soc.v(55) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc.v(76) " "Output port \"TD_RESET_N\" at de1_soc.v(76) has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622061278447 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_test1 display_test1:display_test1 " "Elaborating entity \"display_test1\" for hierarchy \"display_test1:display_test1\"" {  } { { "de1_soc.v" "display_test1" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622061278448 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_code display_test.v(26) " "Verilog HDL or VHDL warning at display_test.v(26): object \"key_code\" assigned a value but never read" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622061278449 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 display_test.v(166) " "Verilog HDL assignment warning at display_test.v(166): truncated value with size 32 to match size of target (11)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061278515 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 display_test.v(167) " "Verilog HDL assignment warning at display_test.v(167): truncated value with size 32 to match size of target (12)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061278515 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 display_test.v(168) " "Verilog HDL assignment warning at display_test.v(168): truncated value with size 32 to match size of target (11)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061278515 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 display_test.v(169) " "Verilog HDL assignment warning at display_test.v(169): truncated value with size 32 to match size of target (12)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061278515 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_test.v(202) " "Verilog HDL assignment warning at display_test.v(202): truncated value with size 32 to match size of target (7)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061278623 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_test.v(203) " "Verilog HDL assignment warning at display_test.v(203): truncated value with size 32 to match size of target (7)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061278624 "|DE1_SOC|display_test1:display_test1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction display_test.v(270) " "Verilog HDL Always Construct warning at display_test.v(270): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622061278626 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.RIGHT display_test.v(270) " "Inferred latch for \"direction.RIGHT\" at display_test.v(270)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278835 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.LEFT display_test.v(270) " "Inferred latch for \"direction.LEFT\" at display_test.v(270)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278836 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.DOWN display_test.v(270) " "Inferred latch for \"direction.DOWN\" at display_test.v(270)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278836 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.UP display_test.v(270) " "Inferred latch for \"direction.UP\" at display_test.v(270)" {  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061278836 "|DE1_SOC|display_test1:display_test1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL108MHz display_test1:display_test1\|PLL108MHz:u1 " "Elaborating entity \"PLL108MHz\" for hierarchy \"display_test1:display_test1\|PLL108MHz:u1\"" {  } { { "display_test.v" "u1" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622061279383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL108MHz_0002 display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst " "Elaborating entity \"PLL108MHz_0002\" for hierarchy \"display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\"" {  } { { "PLL108MHz.v" "pll108mhz_inst" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622061279391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL108MHz/PLL108MHz_0002.v" "altera_pll_i" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622061279437 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622061279439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622061279439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"display_test1:display_test1\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 108.000000 MHz " "Parameter \"output_clock_frequency0\" = \"108.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622061279439 ""}  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622061279439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller display_test1:display_test1\|vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"display_test1:display_test1\|vga_controller:vga\"" {  } { { "display_test.v" "vga" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622061279442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_controller.v(27) " "Verilog HDL assignment warning at vga_controller.v(27): truncated value with size 32 to match size of target (12)" {  } { { "vga_controller.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/vga_controller.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279443 "|DE1_SOC|display_test1:display_test1|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(34) " "Verilog HDL assignment warning at vga_controller.v(34): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/vga_controller.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279443 "|DE1_SOC|display_test1:display_test1|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard display_test1:display_test1\|ps2_keyboard:ps2_keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"display_test1:display_test1\|ps2_keyboard:ps2_keyboard\"" {  } { { "display_test.v" "ps2_keyboard" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622061279443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ARROW_UP keyboard_input.v(38) " "Verilog HDL or VHDL warning at keyboard_input.v(38): object \"ARROW_UP\" assigned a value but never read" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622061279445 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ARROW_DOWN keyboard_input.v(39) " "Verilog HDL or VHDL warning at keyboard_input.v(39): object \"ARROW_DOWN\" assigned a value but never read" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622061279445 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CODEWORD keyboard_input.v(50) " "Verilog HDL or VHDL warning at keyboard_input.v(50): object \"CODEWORD\" assigned a value but never read" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622061279445 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 keyboard_input.v(75) " "Verilog HDL assignment warning at keyboard_input.v(75): truncated value with size 32 to match size of target (8)" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279445 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 keyboard_input.v(90) " "Verilog HDL assignment warning at keyboard_input.v(90): truncated value with size 32 to match size of target (12)" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279445 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard_input.v(112) " "Verilog HDL assignment warning at keyboard_input.v(112): truncated value with size 32 to match size of target (4)" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279445 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard_input.v(198) " "Verilog HDL assignment warning at keyboard_input.v(198): truncated value with size 32 to match size of target (1)" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279445 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard_input.v(203) " "Verilog HDL assignment warning at keyboard_input.v(203): truncated value with size 32 to match size of target (1)" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279445 "|DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_grind display_test1:display_test1\|random_grind:rg " "Elaborating entity \"random_grind\" for hierarchy \"display_test1:display_test1\|random_grind:rg\"" {  } { { "display_test.v" "rg" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622061279446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 random_grid.v(10) " "Verilog HDL assignment warning at random_grid.v(10): truncated value with size 32 to match size of target (6)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279446 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 random_grid.v(12) " "Verilog HDL assignment warning at random_grid.v(12): truncated value with size 32 to match size of target (6)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279446 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 random_grid.v(18) " "Verilog HDL assignment warning at random_grid.v(18): truncated value with size 32 to match size of target (12)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279447 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 random_grid.v(20) " "Verilog HDL assignment warning at random_grid.v(20): truncated value with size 32 to match size of target (12)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279447 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random_grid.v(27) " "Verilog HDL assignment warning at random_grid.v(27): truncated value with size 32 to match size of target (11)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279447 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random_grid.v(29) " "Verilog HDL assignment warning at random_grid.v(29): truncated value with size 32 to match size of target (11)" {  } { { "random_grid.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622061279447 "|DE1_SOC|display_test1:display_test1|random_grind:rg"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622061285223 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1622061285223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_test1:display_test1\|direction.RIGHT_36949 " "Latch display_test1:display_test1\|direction.RIGHT_36949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[7\] " "Ports D and ENA on the latch are fed by the same signal display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[7\]" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622061285330 ""}  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 270 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622061285330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_test1:display_test1\|direction.DOWN_36965 " "Latch display_test1:display_test1\|direction.DOWN_36965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\] " "Ports D and ENA on the latch are fed by the same signal display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\]" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622061285330 ""}  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 270 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622061285330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_test1:display_test1\|direction.UP_36973 " "Latch display_test1:display_test1\|direction.UP_36973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\] " "Ports D and ENA on the latch are fed by the same signal display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\]" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622061285330 ""}  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 270 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622061285330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_test1:display_test1\|direction.LEFT_36957 " "Latch display_test1:display_test1\|direction.LEFT_36957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\] " "Ports D and ENA on the latch are fed by the same signal display_test1:display_test1\|ps2_keyboard:ps2_keyboard\|key_pressed_code\[0\]" {  } { { "keyboard_input.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1622061285330 ""}  } { { "display_test.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v" 270 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1622061285330 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622061299428 "|DE1_SOC|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622061299428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622061299992 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622061312348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Coding/SOCLAB/snake-fpga - kopie/DE1_SOC.map.smsg " "Generated suppressed messages file D:/Coding/SOCLAB/snake-fpga - kopie/DE1_SOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061312638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622061313307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622061313307 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc.v" "" { Text "D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622061313959 "|DE1_SOC|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622061313959 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10557 " "Implemented 10557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622061313994 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622061313994 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1622061313994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10386 " "Implemented 10386 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622061313994 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1622061313994 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1622061313994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622061313994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622061314040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 26 22:35:14 2021 " "Processing ended: Wed May 26 22:35:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622061314040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622061314040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622061314040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622061314040 ""}
