[
{"type":"sram","name":"TS1N28HPCPUHDHVTB64X61M4SWBSO","width":61,"depth":"64","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB256X64M4SWBSO","width":64,"depth":"256","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB64X20M4SWBSO","width":20,"depth":"64","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB256X64M4SWBSO","width":64,"depth":"256","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB128X12M4SWBSO","width":12,"depth":"128","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB128X22M4SWBSO","width":22,"depth":"128","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB256X12M4SWBSO","width":12,"depth":"256","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB128X50M4SWBSO","width":50,"depth":"128","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB128X26M4SWBSO","width":26,"depth":"128","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB128X64M4SWBSO","width":64,"depth":"128","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB128X59M4SWBSO","width":59,"depth":"128","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB128X20M4SWBSO","width":20,"depth":"128","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB512X12M4SWBSO","width":12,"depth":"512","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB64X61M4SWBSO","width":61,"depth":"64","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TS1N28HPCPUHDHVTB64X72M4SWBSO","width":72,"depth":"64","mux":4,"mask":true,"ports":[{"address port name":"A","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEB","write enable port polarity":"active low","chip enable port name":"CEB","chip enable port polarity":"active low","output port name":"Q","output port polarity":"active high","input port name":"D","input port polarity":"active high","mask port name":"BWEB","mask port polarity":"active low","mask granularity":1}],"family":"1RW","vt":"TSMC"}
,
{"type":"sram","name":"TSDN28HPCPUHDB32X33M4MWA","width":33,"depth":"32","mux":4,"mask":true,"ports":[{"address port name":"AA","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEBA","write enable port polarity":"active low","chip enable port name":"CEBA","chip enable port polarity":"active low","output port name":"QA","output port polarity":"active high","input port name":"DA","input port polarity":"active high","mask port name":"BWEBA","mask port polarity":"active low","mask granularity":1},{"address port name":"AB","address port polarity":"active high","clock port name":"CLK","clock port polarity":"positive edge","write enable port name":"WEBB","write enable port polarity":"active low","chip enable port name":"CEBB","chip enable port polarity":"active low","output port name":"QB","output port polarity":"active high","input port name":"DB","input port polarity":"active high","mask port name":"BWEBB","mask port polarity":"active low","mask granularity":1}],"family":"2RW","vt":"TSMC"}
]
