#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun  3 11:42:55 2024
# Process ID: 16324
# Current directory: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14412 C:\VIVADO\VIVADO_WS2\20240603_RISC-V_GPO_GPI\20240603_RISC-V_GPO_GPI.xpr
# Log file: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/vivado.log
# Journal file: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.xpr
INFO: [Project 1-313] Project file moved from 'C:/VIVADO/VIVADO_WS2/20240531_RISCV_R_I_Type/20240603_RISC-V_GPO_GPI' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.gen/sources_1', nor could it be found using path 'C:/VIVADO/VIVADO_WS2/20240531_RISCV_R_I_Type/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.512 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new
close [ open C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv w ]
add_files C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.234 ; gain = 250.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'Register' (2#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:156]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:236]
INFO: [Synth 8-226] default block is never used [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:244]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:236]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:208]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:169]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:264]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (7#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'extand' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'extand' (8#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (12#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (13#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'mux' (14#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (15#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (16#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.020 ; gain = 328.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.020 ; gain = 328.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.020 ; gain = 328.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1523.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1754.328 ; gain = 559.793
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1754.328 ; gain = 669.926
close [ open C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPO.sv w ]
add_files C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPO.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1784.926 ; gain = 7.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'Register' (2#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:156]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:236]
INFO: [Synth 8-226] default block is never used [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:244]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:236]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:208]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:169]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:264]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (7#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'extand' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'extand' (8#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (12#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (13#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'mux' (14#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (15#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPO' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (16#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (17#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.129 ; gain = 45.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.020 ; gain = 67.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.020 ; gain = 67.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1855.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1855.730 ; gain = 78.691
launch_runs synth_1 -jobs 16
[Mon Jun  3 14:22:21 2024] Launched synth_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.762 ; gain = 1.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'Register' (2#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:156]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:236]
INFO: [Synth 8-226] default block is never used [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:244]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:236]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:208]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:169]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:264]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (7#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'extand' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'extand' (8#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (12#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (13#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'mux' (14#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (15#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPO' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (16#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (17#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1856.762 ; gain = 1.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1875.250 ; gain = 19.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1875.250 ; gain = 19.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1889.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1889.980 ; gain = 34.250
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  3 14:34:22 2024] Launched synth_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Mon Jun  3 14:34:23 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/synth_1

add_files -fileset constrs_1 -norecurse C:/VIVADO/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 C:/VIVADO/MY_Basys-3-Master.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  3 14:52:05 2024] Launched synth_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Mon Jun  3 14:52:05 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

open_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  3 15:11:28 2024] Launched synth_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Mon Jun  3 15:11:28 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1889.980 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B0BA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3377.926 ; gain = 1487.945
set_property PROGRAM.FILE {C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  3 15:16:40 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  3 15:29:11 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Jun  3 15:32:16 2024] Launched synth_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Jun  3 15:33:22 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  3 15:36:00 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3531.086 ; gain = 74.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'Register' (2#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:156]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:236]
INFO: [Synth 8-226] default block is never used [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:244]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:236]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:208]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:169]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:264]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (7#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'extand' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'extand' (8#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (12#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (13#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'mux' (14#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (15#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPO' [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (16#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (17#1) [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3562.582 ; gain = 106.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3586.473 ; gain = 130.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3586.473 ; gain = 130.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3604.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3604.016 ; gain = 147.832
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Jun  3 16:26:33 2024] Launched synth_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Jun  3 16:27:45 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  3 16:34:07 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Jun  3 16:38:03 2024] Launched synth_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Jun  3 16:39:08 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  3 16:45:27 2024] Launched impl_1...
Run output will be captured here: C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file mkdir C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sim_1/new/tb_RV32I.sv w ]
add_files -fileset sim_1 C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sim_1/new/tb_RV32I.sv
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj RV32I_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_interconnector
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2458] undeclared symbol w_PCAdderSrcMuxSel, assumed default net type wire [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:46]
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extand
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xelab -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RV32I_behav xil_defaultlib.RV32I xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RV32I_behav xil_defaultlib.RV32I xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.extand
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPU_Core
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.BUS_interconnector
Compiling module xil_defaultlib.GPO
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot RV32I_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim/xsim.dir/RV32I_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  3 17:00:55 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RV32I_behav -key {Behavioral:sim_1:Functional:RV32I} -tclbatch {RV32I.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source RV32I.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File inst.mem referenced on C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv at line 10 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RV32I_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3646.238 ; gain = 31.008
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_RISCV_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISCV
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xelab -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.extand
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPU_Core
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.BUS_interconnector
Compiling module xil_defaultlib.GPO
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RISCV
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISCV_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim/xsim.dir/tb_RISCV_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  3 17:01:26 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3646.238 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/RV32I/U_ROM}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/RV32I/U_RAM/ram}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_RISCV_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xelab -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3651.914 ; gain = 3.934
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_RISCV_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xelab -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3651.914 ; gain = 0.000
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_RISCV_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xelab -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RISCV_behav -key {Behavioral:sim_1:Functional:tb_RISCV} -tclbatch {tb_RISCV.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_RISCV.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RISCV_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_RISCV/dut/U_ROM}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_RISCV/dut/U_RAM}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_RISCV_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xelab -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3714.422 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_RISCV/dut/w_InstrMemAddr}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_RISCV_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.sim/sim_1/behav/xsim'
"xelab -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2bcdd809f04744e285134bd1b42c94bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCV_behav xil_defaultlib.tb_RISCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3778.848 ; gain = 0.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 17:30:19 2024...
