// Seed: 1473882566
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_1,
    id_7,
    id_8,
    id_9
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_11;
  wire id_12;
  module_0(
      id_12, id_11
  );
  assign id_1 = 1;
  always @(posedge id_7#(.id_7(1)
  ))
  begin
    id_1 <= id_2++;
  end
  always_comb @(posedge id_10) begin
    id_1 <= 1 <= (id_11);
  end
  assign id_5 = 1;
endmodule
