design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/piotro/caravel_user_project/openlane/inner_interconnect,interconnect_inner,23_11_07_19_07,flow completed,0h4m40s0ms,0h2m49s0ms,6558.333333333334,1.68,3279.166666666667,30.8,-1,781.55,4164,0,0,0,0,0,0,0,8,6,0,-1,-1,556258,47563,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,818834091.0,0.0,46.32,73.88,4.87,-1,42.27,1841,4610,385,3154,0,0,0,2402,64,0,30,40,232,32,28,926,1092,944,12,5701,2494,5727,9824,5509,29255,376604.12159999995,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,25.0,40.0,24,1,50,153.18,153.6,0.3,1,10,0.32,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
