

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_s'
================================================================
* Date:           Wed Jun 15 23:30:13 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     2640|   142560| 13.200 us | 0.713 ms |  2640|  142560|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config18_s_fu_530  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config18_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |     2639|   142559| 11 ~ 594 |          -|          -|   240|    no    |
        | + ReuseLoop  |      575|      575|         1|          1|          1|   576|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 19 11 
11 --> 12 11 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 25 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 25 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 26 [1/1] (2.18ns)   --->   "%tmp_V_216 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 26 'read' 'tmp_V_216' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 27 [1/1] (2.18ns)   --->   "%tmp_V_217 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 27 'read' 'tmp_V_217' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 28 [1/1] (2.18ns)   --->   "%tmp_V_218 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 28 'read' 'tmp_V_218' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 29 [1/1] (2.18ns)   --->   "%tmp_V_219 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 29 'read' 'tmp_V_219' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 30 [1/1] (2.18ns)   --->   "%tmp_V_220 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 30 'read' 'tmp_V_220' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 31 [1/1] (2.18ns)   --->   "%tmp_V_221 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 31 'read' 'tmp_V_221' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 32 [1/1] (2.18ns)   --->   "%tmp_V_222 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 32 'read' 'tmp_V_222' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 4.42>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%i_0_i18 = phi i8 [ 0, %codeRepl ], [ %i, %5 ]"   --->   Operation 33 'phi' 'i_0_i18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%tmpdata_V = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V_222, i32 %tmp_V_221, i32 %tmp_V_220, i32 %tmp_V_219, i32 %tmp_V_218, i32 %tmp_V_217, i32 %tmp_V_216, i32 %tmp_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 34 'bitconcatenate' 'tmpdata_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%layer_in_V_20_load = load i2304* @layer_in_V_20, align 16"   --->   Operation 35 'load' 'layer_in_V_20_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (3.23ns)   --->   "%call_ret = call fastcc i2304 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config18>"(i256 %tmpdata_V, i2304 %layer_in_V_20_load)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 36 'call' 'call_ret' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "store i2304 %call_ret, i2304* @layer_in_V_20, align 16" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%sX_3_load = load i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 38 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln215 = icmp eq i32 %sX_3_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 39 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%sY_3_load = load i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 40 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln215_22 = icmp eq i32 %sY_3_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 41 'icmp' 'icmp_ln215_22' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%pY_3_load = load i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 42 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_43 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 43 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln215_23 = icmp sgt i31 %tmp_43, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 44 'icmp' 'icmp_ln215_23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%pX_3_load = load i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 45 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_44 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 46 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln215_24 = icmp sgt i31 %tmp_44, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 47 'icmp' 'icmp_ln215_24' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_16)   --->   "%and_ln215 = and i1 %icmp_ln215, %icmp_ln215_22" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 48 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_16)   --->   "%and_ln215_15 = and i1 %icmp_ln215_23, %icmp_ln215_24" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 49 'and' 'and_ln215_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln215_16 = and i1 %and_ln215_15, %and_ln215" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 50 'and' 'and_ln215_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (1.91ns)   --->   "%i = add i8 %i_0_i18, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 51 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %and_ln215_16, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin", label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%rbegin57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_7) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 53 'specregionbegin' 'rbegin57_i' <Predicate = (and_ln215_16)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 54 'br' <Predicate = (and_ln215_16)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 4.24>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%ir1_0_i_i_i17 = phi i10 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin" ], [ %ir, %ReuseLoop_end ]"   --->   Operation 55 'phi' 'ir1_0_i_i_i17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_18116 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin" ], [ %tmp_V_223, %ReuseLoop_end ]"   --->   Operation 56 'phi' 'tmp_V_18116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_V_18214 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin" ], [ %tmp_V_224, %ReuseLoop_end ]"   --->   Operation 57 'phi' 'tmp_V_18214' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_V_18312 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin" ], [ %tmp_V_225, %ReuseLoop_end ]"   --->   Operation 58 'phi' 'tmp_V_18312' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_V_18410 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin" ], [ %tmp_V_226, %ReuseLoop_end ]"   --->   Operation 59 'phi' 'tmp_V_18410' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_V_1858 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin" ], [ %tmp_V_227, %ReuseLoop_end ]"   --->   Operation 60 'phi' 'tmp_V_1858' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V_1866 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin" ], [ %tmp_V_228, %ReuseLoop_end ]"   --->   Operation 61 'phi' 'tmp_V_1866' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_1874 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin" ], [ %tmp_V_229, %ReuseLoop_end ]"   --->   Operation 62 'phi' 'tmp_V_1874' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V_1882 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin" ], [ %tmp_V_230, %ReuseLoop_end ]"   --->   Operation 63 'phi' 'tmp_V_1882' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_begin" ], [ %add_ln411, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:411->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 64 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str110) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 65 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str110)" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 66 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:405->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 67 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (2.19ns)   --->   "%add_ln411 = add i20 %phi_mul, 1821" [firmware/nnet_utils/nnet_dense_resource.h:411->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 68 'add' 'add_ln411' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %phi_mul, i32 17, i32 19)" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 69 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (2.47ns)   --->   "%acc_0_V = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %tmp_V_18116, i32 %tmp_V_18214, i32 %tmp_V_18312, i32 %tmp_V_18410, i32 %tmp_V_1858, i32 %tmp_V_1866, i32 %tmp_V_1874, i32 %tmp_V_1882, i3 %trunc_ln)" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 70 'mux' 'acc_0_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (1.73ns)   --->   "%ir = add i10 %ir1_0_i_i_i17, 1" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 71 'add' 'ir' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (1.76ns)   --->   "switch i3 %trunc_ln, label %branch7 [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 72 'switch' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 73 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 73 'br' <Predicate = (trunc_ln == 6)> <Delay = 1.76>
ST_11 : Operation 74 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 74 'br' <Predicate = (trunc_ln == 5)> <Delay = 1.76>
ST_11 : Operation 75 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 75 'br' <Predicate = (trunc_ln == 4)> <Delay = 1.76>
ST_11 : Operation 76 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 76 'br' <Predicate = (trunc_ln == 3)> <Delay = 1.76>
ST_11 : Operation 77 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 77 'br' <Predicate = (trunc_ln == 2)> <Delay = 1.76>
ST_11 : Operation 78 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 78 'br' <Predicate = (trunc_ln == 1)> <Delay = 1.76>
ST_11 : Operation 79 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 79 'br' <Predicate = (trunc_ln == 7)> <Delay = 1.76>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_V_230 = phi i32 [ %acc_0_V, %branch7 ], [ %tmp_V_1882, %branch6 ], [ %tmp_V_1882, %branch5 ], [ %tmp_V_1882, %branch4 ], [ %tmp_V_1882, %branch3 ], [ %tmp_V_1882, %branch2 ], [ %tmp_V_1882, %branch1 ], [ %tmp_V_1882, %ReuseLoop_begin ]"   --->   Operation 80 'phi' 'tmp_V_230' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_V_229 = phi i32 [ %tmp_V_1874, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_V_1874, %branch5 ], [ %tmp_V_1874, %branch4 ], [ %tmp_V_1874, %branch3 ], [ %tmp_V_1874, %branch2 ], [ %tmp_V_1874, %branch1 ], [ %tmp_V_1874, %ReuseLoop_begin ]"   --->   Operation 81 'phi' 'tmp_V_229' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_V_228 = phi i32 [ %tmp_V_1866, %branch7 ], [ %tmp_V_1866, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_V_1866, %branch4 ], [ %tmp_V_1866, %branch3 ], [ %tmp_V_1866, %branch2 ], [ %tmp_V_1866, %branch1 ], [ %tmp_V_1866, %ReuseLoop_begin ]"   --->   Operation 82 'phi' 'tmp_V_228' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_V_227 = phi i32 [ %tmp_V_1858, %branch7 ], [ %tmp_V_1858, %branch6 ], [ %tmp_V_1858, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_V_1858, %branch3 ], [ %tmp_V_1858, %branch2 ], [ %tmp_V_1858, %branch1 ], [ %tmp_V_1858, %ReuseLoop_begin ]"   --->   Operation 83 'phi' 'tmp_V_227' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_V_226 = phi i32 [ %tmp_V_18410, %branch7 ], [ %tmp_V_18410, %branch6 ], [ %tmp_V_18410, %branch5 ], [ %tmp_V_18410, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_V_18410, %branch2 ], [ %tmp_V_18410, %branch1 ], [ %tmp_V_18410, %ReuseLoop_begin ]"   --->   Operation 84 'phi' 'tmp_V_226' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_V_225 = phi i32 [ %tmp_V_18312, %branch7 ], [ %tmp_V_18312, %branch6 ], [ %tmp_V_18312, %branch5 ], [ %tmp_V_18312, %branch4 ], [ %tmp_V_18312, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_V_18312, %branch1 ], [ %tmp_V_18312, %ReuseLoop_begin ]"   --->   Operation 85 'phi' 'tmp_V_225' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_V_224 = phi i32 [ %tmp_V_18214, %branch7 ], [ %tmp_V_18214, %branch6 ], [ %tmp_V_18214, %branch5 ], [ %tmp_V_18214, %branch4 ], [ %tmp_V_18214, %branch3 ], [ %tmp_V_18214, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_V_18214, %ReuseLoop_begin ]"   --->   Operation 86 'phi' 'tmp_V_224' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_V_223 = phi i32 [ %tmp_V_18116, %branch7 ], [ %tmp_V_18116, %branch6 ], [ %tmp_V_18116, %branch5 ], [ %tmp_V_18116, %branch4 ], [ %tmp_V_18116, %branch3 ], [ %tmp_V_18116, %branch2 ], [ %tmp_V_18116, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 87 'phi' 'tmp_V_223' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%empty_288 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str110, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:434->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 88 'specregionend' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (1.77ns)   --->   "%icmp_ln404 = icmp eq i10 %ir1_0_i_i_i17, -449" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 89 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%empty_289 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 90 'speclooptripcount' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln404, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 92 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_223)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 92 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 93 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_224)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 93 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 94 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_225)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 94 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 95 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_226)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 95 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 96 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_227)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 96 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 97 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_228)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 97 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 98 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_229)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 98 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 4.42>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%rend58_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_7, i32 %rbegin57_i) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:226->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 99 'specregionend' 'rend58_i' <Predicate = (and_ln215_16)> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_230)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 100 'write' <Predicate = (and_ln215_16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:234->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 101 'br' <Predicate = (and_ln215_16)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln237 = icmp eq i32 %pX_3_load, 14" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 102 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %0, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln250 = add nsw i32 %pX_3_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 104 'add' 'add_ln250' <Predicate = (!icmp_ln237)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (1.76ns)   --->   "store i32 %add_ln250, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 105 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_19 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln252 = add i32 %sX_3_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 106 'add' 'add_ln252' <Predicate = (!icmp_ln237 & !icmp_ln215)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.69ns)   --->   "%select_ln252 = select i1 %icmp_ln215, i32 2, i32 %add_ln252" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 107 'select' 'select_ln252' <Predicate = (!icmp_ln237)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:239->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 108 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_19 : Operation 109 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:240->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 109 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_19 : Operation 110 [1/1] (2.47ns)   --->   "%icmp_ln241 = icmp eq i32 %pY_3_load, 15" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 110 'icmp' 'icmp_ln241' <Predicate = (icmp_ln237)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %1, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 111 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln245 = add nsw i32 %pY_3_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 112 'add' 'add_ln245' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (1.76ns)   --->   "store i32 %add_ln245, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 113 'store' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_19 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln247 = add i32 %sY_3_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 114 'add' 'add_ln247' <Predicate = (icmp_ln237 & !icmp_ln241 & !icmp_ln215_22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.69ns)   --->   "%select_ln247 = select i1 %icmp_ln215_22, i32 2, i32 %add_ln247" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 115 'select' 'select_ln247' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:242->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 116 'store' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>
ST_19 : Operation 117 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:244->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 117 'br' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>

State 20 <SV = 19> <Delay = 1.76>
ST_20 : Operation 118 [1/1] (1.76ns)   --->   "store i32 %select_ln252, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 118 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 119 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 120 'br' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 [ %select_ln247, %2 ], [ 0, %1 ]" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 121 'phi' 'storemerge_i' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "store i32 %storemerge_i, i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:243->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 122 'store' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "br label %5" [firmware/nnet_utils/nnet_conv2d_stream.h:249->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 123 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (1.55ns)   --->   "%icmp_ln206 = icmp eq i8 %i_0_i18, -17" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 124 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%empty_290 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240)"   --->   Operation 125 'speclooptripcount' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %"conv_2d_large_cl_nopad_pad_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config18>.exit", label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:273]   --->   Operation 127 'ret' <Predicate = (icmp_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_V_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_in_row_Array_V_9_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_9_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
empty              (speclooptripcount) [ 000000000000000000000]
br_ln206           (br               ) [ 011111111111111111111]
tmp_V              (read             ) [ 000111111110000000000]
tmp_V_216          (read             ) [ 000011111110000000000]
tmp_V_217          (read             ) [ 000001111110000000000]
tmp_V_218          (read             ) [ 000000111110000000000]
tmp_V_219          (read             ) [ 000000011110000000000]
tmp_V_220          (read             ) [ 000000001110000000000]
tmp_V_221          (read             ) [ 000000000110000000000]
tmp_V_222          (read             ) [ 000000000010000000000]
i_0_i18            (phi              ) [ 001111111111111111111]
tmpdata_V          (bitconcatenate   ) [ 000000000000000000000]
layer_in_V_20_load (load             ) [ 000000000000000000000]
call_ret           (call             ) [ 000000000000000000000]
store_ln210        (store            ) [ 000000000000000000000]
sX_3_load          (load             ) [ 000000000001111111110]
icmp_ln215         (icmp             ) [ 000000000001111111110]
sY_3_load          (load             ) [ 000000000001111111110]
icmp_ln215_22      (icmp             ) [ 000000000001111111110]
pY_3_load          (load             ) [ 000000000001111111110]
tmp_43             (partselect       ) [ 000000000000000000000]
icmp_ln215_23      (icmp             ) [ 000000000000000000000]
pX_3_load          (load             ) [ 000000000001111111110]
tmp_44             (partselect       ) [ 000000000000000000000]
icmp_ln215_24      (icmp             ) [ 000000000000000000000]
and_ln215          (and              ) [ 000000000000000000000]
and_ln215_15       (and              ) [ 000000000000000000000]
and_ln215_16       (and              ) [ 001111111111111111111]
i                  (add              ) [ 011111111111111111111]
br_ln215           (br               ) [ 000000000000000000000]
rbegin57_i         (specregionbegin  ) [ 000000000001111111110]
br_ln404           (br               ) [ 001111111111111111111]
ir1_0_i_i_i17      (phi              ) [ 000000000001000000000]
tmp_V_18116        (phi              ) [ 000000000001000000000]
tmp_V_18214        (phi              ) [ 000000000001000000000]
tmp_V_18312        (phi              ) [ 000000000001000000000]
tmp_V_18410        (phi              ) [ 000000000001000000000]
tmp_V_1858         (phi              ) [ 000000000001000000000]
tmp_V_1866         (phi              ) [ 000000000001000000000]
tmp_V_1874         (phi              ) [ 000000000001000000000]
tmp_V_1882         (phi              ) [ 000000000001000000000]
phi_mul            (phi              ) [ 000000000001000000000]
specloopname_ln404 (specloopname     ) [ 000000000000000000000]
tmp                (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln405 (specpipeline     ) [ 000000000000000000000]
add_ln411          (add              ) [ 001111111111111111111]
trunc_ln           (partselect       ) [ 001111111111111111111]
acc_0_V            (mux              ) [ 000000000000000000000]
ir                 (add              ) [ 001111111111111111111]
switch_ln422       (switch           ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
tmp_V_230          (phi              ) [ 001111111111111111111]
tmp_V_229          (phi              ) [ 001111111111111111111]
tmp_V_228          (phi              ) [ 001111111111111111111]
tmp_V_227          (phi              ) [ 001111111111111111111]
tmp_V_226          (phi              ) [ 001111111111111111111]
tmp_V_225          (phi              ) [ 001111111111111111111]
tmp_V_224          (phi              ) [ 001111111111111111111]
tmp_V_223          (phi              ) [ 001111111111111111111]
empty_288          (specregionend    ) [ 000000000000000000000]
icmp_ln404         (icmp             ) [ 001111111111111111111]
empty_289          (speclooptripcount) [ 000000000000000000000]
br_ln404           (br               ) [ 001111111111111111111]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
rend58_i           (specregionend    ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
br_ln234           (br               ) [ 000000000000000000000]
icmp_ln237         (icmp             ) [ 001111111111111111111]
br_ln237           (br               ) [ 000000000000000000000]
add_ln250          (add              ) [ 000000000000000000000]
store_ln250        (store            ) [ 000000000000000000000]
add_ln252          (add              ) [ 000000000000000000000]
select_ln252       (select           ) [ 000000000000000000001]
store_ln239        (store            ) [ 000000000000000000000]
store_ln240        (store            ) [ 000000000000000000000]
icmp_ln241         (icmp             ) [ 001111111111111111111]
br_ln241           (br               ) [ 000000000000000000000]
add_ln245          (add              ) [ 000000000000000000000]
store_ln245        (store            ) [ 000000000000000000000]
add_ln247          (add              ) [ 000000000000000000000]
select_ln247       (select           ) [ 001111111111111111111]
store_ln242        (store            ) [ 000000000000000000000]
br_ln244           (br               ) [ 001111111111111111111]
store_ln252        (store            ) [ 000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000]
storemerge_i       (phi              ) [ 000000000000000000001]
store_ln243        (store            ) [ 000000000000000000000]
br_ln249           (br               ) [ 000000000000000000000]
icmp_ln206         (icmp             ) [ 001111111111111111111]
empty_290          (speclooptripcount) [ 000000000000000000000]
br_ln206           (br               ) [ 011111111111111111111]
ret_ln273          (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_V_20">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_20"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_9_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_9_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_9_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_9_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_9_0_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_9_1_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_9_0_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_9_1_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_9_0_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_9_1_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_9_0_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_9_1_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_9_0_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_9_1_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_9_0_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_9_1_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_9_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sX_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pY_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pX_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="9"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config18>"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 tmp_V_216/3 tmp_V_217/4 tmp_V_218/5 tmp_V_219/6 tmp_V_220/7 tmp_V_221/8 tmp_V_222/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="1"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln229/12 write_ln229/13 write_ln229/14 write_ln229/15 write_ln229/16 write_ln229/17 write_ln229/18 write_ln229/19 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_0_i18_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="9"/>
<pin id="151" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="i_0_i18 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_0_i18_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="9"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i18/10 "/>
</bind>
</comp>

<comp id="161" class="1005" name="ir1_0_i_i_i17_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="1"/>
<pin id="163" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ir1_0_i_i_i17 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="ir1_0_i_i_i17_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir1_0_i_i_i17/11 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_V_18116_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_18116 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_V_18116_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_18116/11 "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_V_18214_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_18214 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_V_18214_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_18214/11 "/>
</bind>
</comp>

<comp id="194" class="1005" name="tmp_V_18312_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_18312 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_V_18312_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_18312/11 "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp_V_18410_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_18410 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_V_18410_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_18410/11 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_V_1858_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1858 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_V_1858_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1858/11 "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_V_1866_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1866 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_V_1866_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1866/11 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_V_1874_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1874 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_V_1874_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1874/11 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_V_1882_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1882 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_V_1882_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1882/11 "/>
</bind>
</comp>

<comp id="260" class="1005" name="phi_mul_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="20" slack="1"/>
<pin id="262" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="phi_mul_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="20" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/11 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_V_230_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_230 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_V_230_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="32" slack="0"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="32" slack="0"/>
<pin id="284" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="8" bw="32" slack="0"/>
<pin id="286" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="10" bw="32" slack="0"/>
<pin id="288" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="12" bw="32" slack="0"/>
<pin id="290" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="14" bw="32" slack="0"/>
<pin id="292" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_230/11 "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_V_229_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_229 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_V_229_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="32" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="4" bw="32" slack="0"/>
<pin id="313" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="6" bw="32" slack="0"/>
<pin id="315" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="8" bw="32" slack="0"/>
<pin id="317" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="10" bw="32" slack="0"/>
<pin id="319" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="12" bw="32" slack="0"/>
<pin id="321" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="14" bw="32" slack="0"/>
<pin id="323" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_229/11 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_V_228_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_228 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_V_228_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="4" bw="32" slack="0"/>
<pin id="344" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="6" bw="32" slack="0"/>
<pin id="346" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="8" bw="32" slack="0"/>
<pin id="348" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="10" bw="32" slack="0"/>
<pin id="350" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="12" bw="32" slack="0"/>
<pin id="352" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="14" bw="32" slack="0"/>
<pin id="354" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_228/11 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_V_227_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_227 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_V_227_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="32" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="4" bw="32" slack="0"/>
<pin id="375" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="6" bw="32" slack="0"/>
<pin id="377" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="8" bw="32" slack="0"/>
<pin id="379" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="10" bw="32" slack="0"/>
<pin id="381" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="12" bw="32" slack="0"/>
<pin id="383" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="14" bw="32" slack="0"/>
<pin id="385" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_227/11 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_V_226_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_226 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_V_226_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="32" slack="0"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="4" bw="32" slack="0"/>
<pin id="406" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="6" bw="32" slack="0"/>
<pin id="408" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="8" bw="32" slack="0"/>
<pin id="410" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="10" bw="32" slack="0"/>
<pin id="412" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="12" bw="32" slack="0"/>
<pin id="414" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="14" bw="32" slack="0"/>
<pin id="416" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_226/11 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_V_225_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_225 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_V_225_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="32" slack="0"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="4" bw="32" slack="0"/>
<pin id="437" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="6" bw="32" slack="0"/>
<pin id="439" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="8" bw="32" slack="0"/>
<pin id="441" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="10" bw="32" slack="0"/>
<pin id="443" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="12" bw="32" slack="0"/>
<pin id="445" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="14" bw="32" slack="0"/>
<pin id="447" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_225/11 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_V_224_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_224 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_V_224_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="4" bw="32" slack="0"/>
<pin id="468" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="6" bw="32" slack="0"/>
<pin id="470" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="8" bw="32" slack="0"/>
<pin id="472" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="10" bw="32" slack="0"/>
<pin id="474" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="12" bw="32" slack="0"/>
<pin id="476" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="14" bw="32" slack="0"/>
<pin id="478" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_224/11 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_V_223_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_223 (phireg) "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_V_223_phi_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="32" slack="0"/>
<pin id="497" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="4" bw="32" slack="0"/>
<pin id="499" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="6" bw="32" slack="0"/>
<pin id="501" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="8" bw="32" slack="0"/>
<pin id="503" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="10" bw="32" slack="0"/>
<pin id="505" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="12" bw="32" slack="0"/>
<pin id="507" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="508" dir="0" index="14" bw="32" slack="0"/>
<pin id="509" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_223/11 "/>
</bind>
</comp>

<comp id="519" class="1005" name="storemerge_i_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="storemerge_i_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="1" slack="1"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/20 "/>
</bind>
</comp>

<comp id="530" class="1004" name="call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config18_s_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2304" slack="0"/>
<pin id="532" dir="0" index="1" bw="256" slack="0"/>
<pin id="533" dir="0" index="2" bw="2304" slack="0"/>
<pin id="534" dir="0" index="3" bw="32" slack="0"/>
<pin id="535" dir="0" index="4" bw="32" slack="0"/>
<pin id="536" dir="0" index="5" bw="32" slack="0"/>
<pin id="537" dir="0" index="6" bw="32" slack="0"/>
<pin id="538" dir="0" index="7" bw="32" slack="0"/>
<pin id="539" dir="0" index="8" bw="32" slack="0"/>
<pin id="540" dir="0" index="9" bw="32" slack="0"/>
<pin id="541" dir="0" index="10" bw="32" slack="0"/>
<pin id="542" dir="0" index="11" bw="32" slack="0"/>
<pin id="543" dir="0" index="12" bw="32" slack="0"/>
<pin id="544" dir="0" index="13" bw="32" slack="0"/>
<pin id="545" dir="0" index="14" bw="32" slack="0"/>
<pin id="546" dir="0" index="15" bw="32" slack="0"/>
<pin id="547" dir="0" index="16" bw="32" slack="0"/>
<pin id="548" dir="0" index="17" bw="32" slack="0"/>
<pin id="549" dir="0" index="18" bw="32" slack="0"/>
<pin id="550" dir="1" index="19" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmpdata_V_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="256" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="1"/>
<pin id="571" dir="0" index="2" bw="32" slack="2"/>
<pin id="572" dir="0" index="3" bw="32" slack="3"/>
<pin id="573" dir="0" index="4" bw="32" slack="4"/>
<pin id="574" dir="0" index="5" bw="32" slack="5"/>
<pin id="575" dir="0" index="6" bw="32" slack="6"/>
<pin id="576" dir="0" index="7" bw="32" slack="7"/>
<pin id="577" dir="0" index="8" bw="32" slack="8"/>
<pin id="578" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpdata_V/10 "/>
</bind>
</comp>

<comp id="581" class="1004" name="layer_in_V_20_load_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2304" slack="0"/>
<pin id="583" dir="1" index="1" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_20_load/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln210_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2304" slack="0"/>
<pin id="588" dir="0" index="1" bw="2304" slack="0"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sX_3_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln215_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="3" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/10 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sY_3_load_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln215_22_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="3" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_22/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="pY_3_load_load_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_43_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="31" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/10 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln215_23_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="31" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_23/10 "/>
</bind>
</comp>

<comp id="632" class="1004" name="pX_3_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_44_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="31" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="0" index="3" bw="6" slack="0"/>
<pin id="641" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln215_24_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="31" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_24/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="and_ln215_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="and_ln215_15_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_15/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln215_16_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_16/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="i_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln411_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="20" slack="0"/>
<pin id="678" dir="0" index="1" bw="12" slack="0"/>
<pin id="679" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/11 "/>
</bind>
</comp>

<comp id="682" class="1004" name="trunc_ln_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="0" index="1" bw="20" slack="0"/>
<pin id="685" dir="0" index="2" bw="6" slack="0"/>
<pin id="686" dir="0" index="3" bw="6" slack="0"/>
<pin id="687" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="692" class="1004" name="acc_0_V_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="0" index="2" bw="32" slack="0"/>
<pin id="696" dir="0" index="3" bw="32" slack="0"/>
<pin id="697" dir="0" index="4" bw="32" slack="0"/>
<pin id="698" dir="0" index="5" bw="32" slack="0"/>
<pin id="699" dir="0" index="6" bw="32" slack="0"/>
<pin id="700" dir="0" index="7" bw="32" slack="0"/>
<pin id="701" dir="0" index="8" bw="32" slack="0"/>
<pin id="702" dir="0" index="9" bw="3" slack="0"/>
<pin id="703" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="acc_0_V/11 "/>
</bind>
</comp>

<comp id="722" class="1004" name="ir_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln404_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="0" index="1" bw="10" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln404/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln237_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="9"/>
<pin id="736" dir="0" index="1" bw="5" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/19 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln250_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="9"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/19 "/>
</bind>
</comp>

<comp id="744" class="1004" name="store_ln250_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/19 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln252_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="9"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/19 "/>
</bind>
</comp>

<comp id="755" class="1004" name="select_ln252_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="9"/>
<pin id="757" dir="0" index="1" bw="3" slack="0"/>
<pin id="758" dir="0" index="2" bw="32" slack="0"/>
<pin id="759" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln252/19 "/>
</bind>
</comp>

<comp id="762" class="1004" name="store_ln239_store_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/19 "/>
</bind>
</comp>

<comp id="768" class="1004" name="store_ln240_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/19 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln241_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="9"/>
<pin id="776" dir="0" index="1" bw="5" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/19 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln245_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="9"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/19 "/>
</bind>
</comp>

<comp id="784" class="1004" name="store_ln245_store_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/19 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln247_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="9"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/19 "/>
</bind>
</comp>

<comp id="795" class="1004" name="select_ln247_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="9"/>
<pin id="797" dir="0" index="1" bw="3" slack="0"/>
<pin id="798" dir="0" index="2" bw="32" slack="0"/>
<pin id="799" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247/19 "/>
</bind>
</comp>

<comp id="802" class="1004" name="store_ln242_store_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="0"/>
<pin id="805" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/19 "/>
</bind>
</comp>

<comp id="808" class="1004" name="store_ln252_store_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/20 "/>
</bind>
</comp>

<comp id="813" class="1004" name="store_ln243_store_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="32" slack="0"/>
<pin id="816" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/20 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln206_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="10"/>
<pin id="821" dir="0" index="1" bw="6" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/20 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_V_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="8"/>
<pin id="827" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_V_216_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="7"/>
<pin id="832" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_216 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_V_217_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="6"/>
<pin id="837" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_217 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_V_218_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="5"/>
<pin id="842" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_218 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_V_219_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="4"/>
<pin id="847" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_219 "/>
</bind>
</comp>

<comp id="850" class="1005" name="tmp_V_220_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="3"/>
<pin id="852" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_220 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_V_221_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="2"/>
<pin id="857" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_221 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_V_222_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_222 "/>
</bind>
</comp>

<comp id="865" class="1005" name="sX_3_load_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="9"/>
<pin id="867" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sX_3_load "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_ln215_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="9"/>
<pin id="872" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="875" class="1005" name="sY_3_load_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="9"/>
<pin id="877" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sY_3_load "/>
</bind>
</comp>

<comp id="880" class="1005" name="icmp_ln215_22_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="9"/>
<pin id="882" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln215_22 "/>
</bind>
</comp>

<comp id="885" class="1005" name="pY_3_load_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="9"/>
<pin id="887" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="pY_3_load "/>
</bind>
</comp>

<comp id="891" class="1005" name="pX_3_load_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="9"/>
<pin id="893" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="pX_3_load "/>
</bind>
</comp>

<comp id="897" class="1005" name="and_ln215_16_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln215_16 "/>
</bind>
</comp>

<comp id="901" class="1005" name="i_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="906" class="1005" name="add_ln411_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="20" slack="0"/>
<pin id="908" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln411 "/>
</bind>
</comp>

<comp id="914" class="1005" name="ir_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="10" slack="0"/>
<pin id="916" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="922" class="1005" name="icmp_ln237_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="926" class="1005" name="select_ln252_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln252 "/>
</bind>
</comp>

<comp id="931" class="1005" name="icmp_ln241_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="935" class="1005" name="select_ln247_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln247 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="128" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="84" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="86" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="294"><net_src comp="253" pin="4"/><net_sink comp="276" pin=2"/></net>

<net id="295"><net_src comp="253" pin="4"/><net_sink comp="276" pin=4"/></net>

<net id="296"><net_src comp="253" pin="4"/><net_sink comp="276" pin=6"/></net>

<net id="297"><net_src comp="253" pin="4"/><net_sink comp="276" pin=8"/></net>

<net id="298"><net_src comp="253" pin="4"/><net_sink comp="276" pin=10"/></net>

<net id="299"><net_src comp="253" pin="4"/><net_sink comp="276" pin=12"/></net>

<net id="300"><net_src comp="253" pin="4"/><net_sink comp="276" pin=14"/></net>

<net id="301"><net_src comp="276" pin="16"/><net_sink comp="271" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="325"><net_src comp="242" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="326"><net_src comp="242" pin="4"/><net_sink comp="307" pin=4"/></net>

<net id="327"><net_src comp="242" pin="4"/><net_sink comp="307" pin=6"/></net>

<net id="328"><net_src comp="242" pin="4"/><net_sink comp="307" pin=8"/></net>

<net id="329"><net_src comp="242" pin="4"/><net_sink comp="307" pin=10"/></net>

<net id="330"><net_src comp="242" pin="4"/><net_sink comp="307" pin=12"/></net>

<net id="331"><net_src comp="242" pin="4"/><net_sink comp="307" pin=14"/></net>

<net id="332"><net_src comp="307" pin="16"/><net_sink comp="302" pin=0"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="356"><net_src comp="231" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="357"><net_src comp="231" pin="4"/><net_sink comp="338" pin=2"/></net>

<net id="358"><net_src comp="231" pin="4"/><net_sink comp="338" pin=6"/></net>

<net id="359"><net_src comp="231" pin="4"/><net_sink comp="338" pin=8"/></net>

<net id="360"><net_src comp="231" pin="4"/><net_sink comp="338" pin=10"/></net>

<net id="361"><net_src comp="231" pin="4"/><net_sink comp="338" pin=12"/></net>

<net id="362"><net_src comp="231" pin="4"/><net_sink comp="338" pin=14"/></net>

<net id="363"><net_src comp="338" pin="16"/><net_sink comp="333" pin=0"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="387"><net_src comp="220" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="388"><net_src comp="220" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="389"><net_src comp="220" pin="4"/><net_sink comp="369" pin=4"/></net>

<net id="390"><net_src comp="220" pin="4"/><net_sink comp="369" pin=8"/></net>

<net id="391"><net_src comp="220" pin="4"/><net_sink comp="369" pin=10"/></net>

<net id="392"><net_src comp="220" pin="4"/><net_sink comp="369" pin=12"/></net>

<net id="393"><net_src comp="220" pin="4"/><net_sink comp="369" pin=14"/></net>

<net id="394"><net_src comp="369" pin="16"/><net_sink comp="364" pin=0"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="418"><net_src comp="209" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="419"><net_src comp="209" pin="4"/><net_sink comp="400" pin=2"/></net>

<net id="420"><net_src comp="209" pin="4"/><net_sink comp="400" pin=4"/></net>

<net id="421"><net_src comp="209" pin="4"/><net_sink comp="400" pin=6"/></net>

<net id="422"><net_src comp="209" pin="4"/><net_sink comp="400" pin=10"/></net>

<net id="423"><net_src comp="209" pin="4"/><net_sink comp="400" pin=12"/></net>

<net id="424"><net_src comp="209" pin="4"/><net_sink comp="400" pin=14"/></net>

<net id="425"><net_src comp="400" pin="16"/><net_sink comp="395" pin=0"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="449"><net_src comp="198" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="450"><net_src comp="198" pin="4"/><net_sink comp="431" pin=2"/></net>

<net id="451"><net_src comp="198" pin="4"/><net_sink comp="431" pin=4"/></net>

<net id="452"><net_src comp="198" pin="4"/><net_sink comp="431" pin=6"/></net>

<net id="453"><net_src comp="198" pin="4"/><net_sink comp="431" pin=8"/></net>

<net id="454"><net_src comp="198" pin="4"/><net_sink comp="431" pin=12"/></net>

<net id="455"><net_src comp="198" pin="4"/><net_sink comp="431" pin=14"/></net>

<net id="456"><net_src comp="431" pin="16"/><net_sink comp="426" pin=0"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="480"><net_src comp="187" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="481"><net_src comp="187" pin="4"/><net_sink comp="462" pin=2"/></net>

<net id="482"><net_src comp="187" pin="4"/><net_sink comp="462" pin=4"/></net>

<net id="483"><net_src comp="187" pin="4"/><net_sink comp="462" pin=6"/></net>

<net id="484"><net_src comp="187" pin="4"/><net_sink comp="462" pin=8"/></net>

<net id="485"><net_src comp="187" pin="4"/><net_sink comp="462" pin=10"/></net>

<net id="486"><net_src comp="187" pin="4"/><net_sink comp="462" pin=14"/></net>

<net id="487"><net_src comp="462" pin="16"/><net_sink comp="457" pin=0"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="511"><net_src comp="176" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="512"><net_src comp="176" pin="4"/><net_sink comp="493" pin=2"/></net>

<net id="513"><net_src comp="176" pin="4"/><net_sink comp="493" pin=4"/></net>

<net id="514"><net_src comp="176" pin="4"/><net_sink comp="493" pin=6"/></net>

<net id="515"><net_src comp="176" pin="4"/><net_sink comp="493" pin=8"/></net>

<net id="516"><net_src comp="176" pin="4"/><net_sink comp="493" pin=10"/></net>

<net id="517"><net_src comp="176" pin="4"/><net_sink comp="493" pin=12"/></net>

<net id="518"><net_src comp="493" pin="16"/><net_sink comp="488" pin=0"/></net>

<net id="522"><net_src comp="50" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="552"><net_src comp="6" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="553"><net_src comp="8" pin="0"/><net_sink comp="530" pin=4"/></net>

<net id="554"><net_src comp="10" pin="0"/><net_sink comp="530" pin=5"/></net>

<net id="555"><net_src comp="12" pin="0"/><net_sink comp="530" pin=6"/></net>

<net id="556"><net_src comp="14" pin="0"/><net_sink comp="530" pin=7"/></net>

<net id="557"><net_src comp="16" pin="0"/><net_sink comp="530" pin=8"/></net>

<net id="558"><net_src comp="18" pin="0"/><net_sink comp="530" pin=9"/></net>

<net id="559"><net_src comp="20" pin="0"/><net_sink comp="530" pin=10"/></net>

<net id="560"><net_src comp="22" pin="0"/><net_sink comp="530" pin=11"/></net>

<net id="561"><net_src comp="24" pin="0"/><net_sink comp="530" pin=12"/></net>

<net id="562"><net_src comp="26" pin="0"/><net_sink comp="530" pin=13"/></net>

<net id="563"><net_src comp="28" pin="0"/><net_sink comp="530" pin=14"/></net>

<net id="564"><net_src comp="30" pin="0"/><net_sink comp="530" pin=15"/></net>

<net id="565"><net_src comp="32" pin="0"/><net_sink comp="530" pin=16"/></net>

<net id="566"><net_src comp="34" pin="0"/><net_sink comp="530" pin=17"/></net>

<net id="567"><net_src comp="36" pin="0"/><net_sink comp="530" pin=18"/></net>

<net id="579"><net_src comp="66" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="580"><net_src comp="568" pin="9"/><net_sink comp="530" pin=1"/></net>

<net id="584"><net_src comp="4" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="590"><net_src comp="530" pin="19"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="4" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="38" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="54" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="40" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="54" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="42" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="70" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="612" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="72" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="74" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="630"><net_src comp="616" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="76" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="44" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="642"><net_src comp="70" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="72" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="74" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="650"><net_src comp="636" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="76" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="596" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="606" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="626" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="646" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="652" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="153" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="78" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="264" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="96" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="688"><net_src comp="98" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="264" pin="4"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="100" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="102" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="704"><net_src comp="104" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="705"><net_src comp="176" pin="4"/><net_sink comp="692" pin=1"/></net>

<net id="706"><net_src comp="187" pin="4"/><net_sink comp="692" pin=2"/></net>

<net id="707"><net_src comp="198" pin="4"/><net_sink comp="692" pin=3"/></net>

<net id="708"><net_src comp="209" pin="4"/><net_sink comp="692" pin=4"/></net>

<net id="709"><net_src comp="220" pin="4"/><net_sink comp="692" pin=5"/></net>

<net id="710"><net_src comp="231" pin="4"/><net_sink comp="692" pin=6"/></net>

<net id="711"><net_src comp="242" pin="4"/><net_sink comp="692" pin=7"/></net>

<net id="712"><net_src comp="253" pin="4"/><net_sink comp="692" pin=8"/></net>

<net id="713"><net_src comp="682" pin="4"/><net_sink comp="692" pin=9"/></net>

<net id="714"><net_src comp="692" pin="10"/><net_sink comp="276" pin=0"/></net>

<net id="715"><net_src comp="692" pin="10"/><net_sink comp="307" pin=2"/></net>

<net id="716"><net_src comp="692" pin="10"/><net_sink comp="338" pin=4"/></net>

<net id="717"><net_src comp="692" pin="10"/><net_sink comp="369" pin=6"/></net>

<net id="718"><net_src comp="692" pin="10"/><net_sink comp="400" pin=8"/></net>

<net id="719"><net_src comp="692" pin="10"/><net_sink comp="431" pin=10"/></net>

<net id="720"><net_src comp="692" pin="10"/><net_sink comp="462" pin=12"/></net>

<net id="721"><net_src comp="692" pin="10"/><net_sink comp="493" pin=14"/></net>

<net id="726"><net_src comp="165" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="106" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="165" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="124" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="130" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="72" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="44" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="72" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="54" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="750" pin="2"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="50" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="44" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="50" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="38" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="132" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="72" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="42" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="72" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="54" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="801"><net_src comp="790" pin="2"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="50" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="42" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="38" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="523" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="40" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="149" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="134" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="136" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="568" pin=8"/></net>

<net id="833"><net_src comp="136" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="568" pin=7"/></net>

<net id="838"><net_src comp="136" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="568" pin=6"/></net>

<net id="843"><net_src comp="136" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="568" pin=5"/></net>

<net id="848"><net_src comp="136" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="568" pin=4"/></net>

<net id="853"><net_src comp="136" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="568" pin=3"/></net>

<net id="858"><net_src comp="136" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="863"><net_src comp="136" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="868"><net_src comp="592" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="873"><net_src comp="596" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="878"><net_src comp="602" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="883"><net_src comp="606" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="888"><net_src comp="612" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="894"><net_src comp="632" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="900"><net_src comp="664" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="670" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="909"><net_src comp="676" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="917"><net_src comp="722" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="925"><net_src comp="734" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="755" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="934"><net_src comp="774" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="795" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="523" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {12 13 14 15 16 17 18 19 }
	Port: layer_in_V_20 | {10 }
	Port: sX_3 | {19 20 }
	Port: sY_3 | {20 }
	Port: pY_3 | {19 }
	Port: pX_3 | {19 }
 - Input state : 
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config18> : data_V_V | {2 3 4 5 6 7 8 9 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config18> : layer_in_V_20 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config18> : sX_3 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config18> : sY_3 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config18> : pY_3 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config18> : pX_3 | {10 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		call_ret : 1
		store_ln210 : 2
		icmp_ln215 : 1
		icmp_ln215_22 : 1
		tmp_43 : 1
		icmp_ln215_23 : 2
		tmp_44 : 1
		icmp_ln215_24 : 2
		and_ln215 : 2
		and_ln215_15 : 3
		and_ln215_16 : 3
		i : 1
		br_ln215 : 3
	State 11
		add_ln411 : 1
		trunc_ln : 1
		acc_0_V : 2
		ir : 1
		switch_ln422 : 2
		tmp_V_230 : 3
		tmp_V_229 : 3
		tmp_V_228 : 3
		tmp_V_227 : 3
		tmp_V_226 : 3
		tmp_V_225 : 3
		tmp_V_224 : 3
		tmp_V_223 : 3
		empty_288 : 1
		icmp_ln404 : 1
		br_ln404 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		br_ln237 : 1
		store_ln250 : 1
		select_ln252 : 1
		br_ln241 : 1
		store_ln245 : 1
		select_ln247 : 1
	State 20
		storemerge_i : 1
		store_ln243 : 2
		br_ln206 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                            |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                                i_fu_670                               |    0    |    15   |
|          |                            add_ln411_fu_676                           |    0    |    27   |
|          |                               ir_fu_722                               |    0    |    14   |
|    add   |                            add_ln250_fu_739                           |    0    |    39   |
|          |                            add_ln252_fu_750                           |    0    |    39   |
|          |                            add_ln245_fu_779                           |    0    |    39   |
|          |                            add_ln247_fu_790                           |    0    |    39   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                           icmp_ln215_fu_596                           |    0    |    18   |
|          |                          icmp_ln215_22_fu_606                         |    0    |    18   |
|          |                          icmp_ln215_23_fu_626                         |    0    |    18   |
|   icmp   |                          icmp_ln215_24_fu_646                         |    0    |    18   |
|          |                           icmp_ln404_fu_728                           |    0    |    13   |
|          |                           icmp_ln237_fu_734                           |    0    |    18   |
|          |                           icmp_ln241_fu_774                           |    0    |    18   |
|          |                           icmp_ln206_fu_819                           |    0    |    11   |
|----------|-----------------------------------------------------------------------|---------|---------|
|  select  |                          select_ln252_fu_755                          |    0    |    32   |
|          |                          select_ln247_fu_795                          |    0    |    32   |
|----------|-----------------------------------------------------------------------|---------|---------|
|    mux   |                             acc_0_V_fu_692                            |    0    |    45   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                            and_ln215_fu_652                           |    0    |    2    |
|    and   |                          and_ln215_15_fu_658                          |    0    |    2    |
|          |                          and_ln215_16_fu_664                          |    0    |    2    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   read   |                            grp_read_fu_136                            |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   write  |                            grp_write_fu_142                           |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   call   | call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config18_s_fu_530 |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|bitconcatenate|                            tmpdata_V_fu_568                           |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                             tmp_43_fu_616                             |    0    |    0    |
|partselect|                             tmp_44_fu_636                             |    0    |    0    |
|          |                            trunc_ln_fu_682                            |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                       |    0    |   459   |
|----------|-----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln411_reg_906  |   20   |
| and_ln215_16_reg_897|    1   |
|   i_0_i18_reg_149   |    8   |
|      i_reg_901      |    8   |
|icmp_ln215_22_reg_880|    1   |
|  icmp_ln215_reg_870 |    1   |
|  icmp_ln237_reg_922 |    1   |
|  icmp_ln241_reg_931 |    1   |
|ir1_0_i_i_i17_reg_161|   10   |
|      ir_reg_914     |   10   |
|  pX_3_load_reg_891  |   32   |
|  pY_3_load_reg_885  |   32   |
|   phi_mul_reg_260   |   20   |
|  sX_3_load_reg_865  |   32   |
|  sY_3_load_reg_875  |   32   |
| select_ln247_reg_935|   32   |
| select_ln252_reg_926|   32   |
| storemerge_i_reg_519|   32   |
| tmp_V_18116_reg_172 |   32   |
| tmp_V_18214_reg_183 |   32   |
| tmp_V_18312_reg_194 |   32   |
| tmp_V_18410_reg_205 |   32   |
|  tmp_V_1858_reg_216 |   32   |
|  tmp_V_1866_reg_227 |   32   |
|  tmp_V_1874_reg_238 |   32   |
|  tmp_V_1882_reg_249 |   32   |
|  tmp_V_216_reg_830  |   32   |
|  tmp_V_217_reg_835  |   32   |
|  tmp_V_218_reg_840  |   32   |
|  tmp_V_219_reg_845  |   32   |
|  tmp_V_220_reg_850  |   32   |
|  tmp_V_221_reg_855  |   32   |
|  tmp_V_222_reg_860  |   32   |
|  tmp_V_223_reg_488  |   32   |
|  tmp_V_224_reg_457  |   32   |
|  tmp_V_225_reg_426  |   32   |
|  tmp_V_226_reg_395  |   32   |
|  tmp_V_227_reg_364  |   32   |
|  tmp_V_228_reg_333  |   32   |
|  tmp_V_229_reg_302  |   32   |
|  tmp_V_230_reg_271  |   32   |
|    tmp_V_reg_825    |   32   |
+---------------------+--------+
|        Total        |  1073  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_142 |  p2  |   8  |  32  |   256  ||    41   |
|  i_0_i18_reg_149 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   272  ||  3.7704 ||    50   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   459  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   50   |
|  Register |    -   |  1073  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1073  |   509  |
+-----------+--------+--------+--------+
