unsigned int F_1 ( const unsigned int V_1 )\r\n{\r\nif ( V_1 & 0x800000 ) {\r\nreturn F_2 ( V_1 ) ;\r\n}\r\nswitch ( ( V_1 & 0x700000 ) >> 20 ) {\r\ncase V_2 >> 20 :\r\nreturn F_3 ( V_1 ) ;\r\nbreak;\r\ncase V_3 >> 20 :\r\nreturn F_4 ( V_1 ) ;\r\nbreak;\r\ncase V_4 >> 20 :\r\nF_5 ( F_6 ( F_7 ( V_1 ) ) ) ;\r\nbreak;\r\ncase V_5 >> 20 :\r\nF_8 ( F_7 ( V_1 ) , F_9 () ) ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nunsigned int F_3 ( const unsigned int V_1 )\r\n{\r\nT_1 * V_6 = F_10 () ;\r\nstruct V_7 V_8 ;\r\nV_8 . V_9 = F_11 ( V_1 ) ;\r\nV_8 . V_10 = F_12 ( V_1 ) ;\r\nV_8 . V_11 = 0 ;\r\nswitch ( V_1 & V_12 ) {\r\ncase V_13 :\r\n{\r\nV_6 -> V_14 [ F_13 ( V_1 ) ] = V_15 ;\r\nV_6 -> V_16 [ F_13 ( V_1 ) ] . V_17 = F_14 ( & V_8 , F_6 ( F_7 ( V_1 ) ) ) ;\r\n}\r\nbreak;\r\ncase V_18 :\r\n{\r\nV_6 -> V_14 [ F_13 ( V_1 ) ] = V_19 ;\r\nV_6 -> V_16 [ F_13 ( V_1 ) ] . V_20 = F_15 ( F_6 ( F_7 ( V_1 ) ) ) ;\r\n}\r\nbreak;\r\n#ifdef F_16\r\ncase V_21 :\r\n{\r\nV_6 -> V_14 [ F_13 ( V_1 ) ] = V_22 ;\r\nV_6 -> V_16 [ F_13 ( V_1 ) ] . V_23 = F_17 ( F_6 ( F_7 ( V_1 ) ) ) ;\r\n}\r\nbreak;\r\n#endif\r\ndefault:\r\nreturn 0 ;\r\n}\r\nif ( V_8 . V_11 )\r\nF_18 ( V_8 . V_11 ) ;\r\nreturn 1 ;\r\n}\r\nunsigned int F_4 ( const unsigned int V_1 )\r\n{\r\nT_1 * V_6 = F_10 () ;\r\nunsigned int V_24 = F_19 ( V_1 ) ;\r\nstruct V_7 V_8 ;\r\nV_8 . V_9 = F_11 ( V_1 ) ;\r\nV_8 . V_10 = F_12 ( V_1 ) ;\r\nV_8 . V_11 = 0 ;\r\nswitch ( V_6 -> V_14 [ V_24 ] ) {\r\ncase V_15 :\r\n{\r\nF_8 ( F_7 ( V_1 ) , F_20 ( & V_8 , V_6 -> V_16 [ V_24 ] . V_17 ) ) ;\r\n}\r\nbreak;\r\ncase V_19 :\r\n{\r\nF_8 ( F_7 ( V_1 ) , F_21 ( & V_8 , V_6 -> V_16 [ V_24 ] . V_20 ) ) ;\r\n}\r\nbreak;\r\n#ifdef F_16\r\ncase V_22 :\r\n{\r\nF_8 ( F_7 ( V_1 ) , F_22 ( & V_8 , V_6 -> V_16 [ V_24 ] . V_23 ) ) ;\r\n}\r\nbreak;\r\n#endif\r\ndefault:\r\nreturn 0 ;\r\n}\r\nif ( V_8 . V_11 )\r\nF_18 ( V_8 . V_11 ) ;\r\nreturn 1 ;\r\n}\r\nstatic unsigned int F_2 ( const unsigned int V_1 )\r\n{\r\nT_1 * V_6 = F_10 () ;\r\nunsigned int V_24 = F_13 ( V_1 ) , V_25 = F_19 ( V_1 ) ;\r\nint V_26 = V_1 & 0x400000 ;\r\nint V_27 = V_1 & 0x200000 ;\r\nunsigned int V_28 = 0 ;\r\n#ifdef F_16\r\nT_2 V_29 , V_30 ;\r\nswitch ( V_6 -> V_14 [ V_24 ] ) {\r\ncase V_15 :\r\nif ( F_23 ( V_6 -> V_16 [ V_24 ] . V_17 ) )\r\ngoto V_31;\r\nV_29 = F_24 ( V_6 -> V_16 [ V_24 ] . V_17 ) ;\r\nbreak;\r\ncase V_19 :\r\nif ( F_25 ( V_6 -> V_16 [ V_24 ] . V_20 ) )\r\ngoto V_31;\r\nV_29 = F_26 ( V_6 -> V_16 [ V_24 ] . V_20 ) ;\r\nbreak;\r\ncase V_22 :\r\nif ( F_27 ( V_6 -> V_16 [ V_24 ] . V_23 ) )\r\ngoto V_31;\r\nV_29 = V_6 -> V_16 [ V_24 ] . V_23 ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nif ( F_28 ( V_1 ) ) {\r\nV_30 = F_29 ( V_25 ) ;\r\nif ( F_27 ( V_30 ) )\r\ngoto V_31;\r\n} else {\r\nswitch ( V_6 -> V_14 [ V_25 ] ) {\r\ncase V_15 :\r\nif ( F_23 ( V_6 -> V_16 [ V_25 ] . V_17 ) )\r\ngoto V_31;\r\nV_30 = F_24 ( V_6 -> V_16 [ V_25 ] . V_17 ) ;\r\nbreak;\r\ncase V_19 :\r\nif ( F_25 ( V_6 -> V_16 [ V_25 ] . V_20 ) )\r\ngoto V_31;\r\nV_30 = F_26 ( V_6 -> V_16 [ V_25 ] . V_20 ) ;\r\nbreak;\r\ncase V_22 :\r\nif ( F_27 ( V_6 -> V_16 [ V_25 ] . V_23 ) )\r\ngoto V_31;\r\nV_30 = V_6 -> V_16 [ V_25 ] . V_23 ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nif ( V_27 )\r\nV_30 . V_32 ^= 0x8000 ;\r\nif ( F_30 ( V_29 , V_30 ) )\r\nV_28 |= V_33 ;\r\nif ( F_31 ( V_29 , V_30 ) )\r\nV_28 |= V_34 ;\r\nif ( F_30 ( V_30 , V_29 ) )\r\nV_28 |= V_35 ;\r\n#else\r\nif ( F_28 ( V_1 ) ) {\r\nif ( V_6 -> V_14 [ V_24 ] == V_15 ) {\r\nT_3 V_30 = F_32 ( V_25 ) ;\r\nT_3 V_29 = V_6 -> V_16 [ V_24 ] . V_17 ;\r\nif ( F_23 ( V_29 ) )\r\ngoto V_31;\r\nif ( V_27 )\r\nV_30 ^= 0x80000000 ;\r\nif ( F_33 ( V_29 , V_30 ) )\r\nV_28 |= V_33 ;\r\nif ( F_34 ( V_29 , V_30 ) )\r\nV_28 |= V_34 ;\r\nif ( F_33 ( V_30 , V_29 ) )\r\nV_28 |= V_35 ;\r\n} else {\r\nT_4 V_30 = F_35 ( V_25 ) ;\r\nT_4 V_29 = V_6 -> V_16 [ V_24 ] . V_20 ;\r\nif ( F_25 ( V_29 ) )\r\ngoto V_31;\r\nif ( V_27 )\r\nV_30 ^= 0x8000000000000000ULL ;\r\nif ( F_36 ( V_29 , V_30 ) )\r\nV_28 |= V_33 ;\r\nif ( F_37 ( V_29 , V_30 ) )\r\nV_28 |= V_34 ;\r\nif ( F_36 ( V_30 , V_29 ) )\r\nV_28 |= V_35 ;\r\n}\r\n} else {\r\nif ( V_6 -> V_14 [ V_24 ] == V_15\r\n&& V_6 -> V_14 [ V_25 ] == V_15 ) {\r\nT_3 V_30 = V_6 -> V_16 [ V_25 ] . V_17 ;\r\nT_3 V_29 = V_6 -> V_16 [ V_24 ] . V_17 ;\r\nif ( F_23 ( V_29 )\r\n|| F_23 ( V_30 ) )\r\ngoto V_31;\r\nif ( V_27 )\r\nV_30 ^= 0x80000000 ;\r\nif ( F_33 ( V_29 , V_30 ) )\r\nV_28 |= V_33 ;\r\nif ( F_34 ( V_29 , V_30 ) )\r\nV_28 |= V_34 ;\r\nif ( F_33 ( V_30 , V_29 ) )\r\nV_28 |= V_35 ;\r\n} else {\r\nT_4 V_30 , V_29 ;\r\nV_30 = ( V_6 -> V_14 [ V_25 ] == V_15 ) ?\r\nF_38 ( V_6 -> V_16 [ V_25 ] . V_17 )\r\n: V_6 -> V_16 [ V_25 ] . V_20 ;\r\nV_29 = ( V_6 -> V_14 [ V_24 ] == V_15 ) ?\r\nF_38 ( V_6 -> V_16 [ V_24 ] . V_17 )\r\n: V_6 -> V_16 [ V_24 ] . V_20 ;\r\nif ( F_25 ( V_29 )\r\n|| F_25 ( V_30 ) )\r\ngoto V_31;\r\nif ( V_27 )\r\nV_30 ^= 0x8000000000000000ULL ;\r\nif ( F_36 ( V_29 , V_30 ) )\r\nV_28 |= V_33 ;\r\nif ( F_37 ( V_29 , V_30 ) )\r\nV_28 |= V_34 ;\r\nif ( F_36 ( V_30 , V_29 ) )\r\nV_28 |= V_35 ;\r\n}\r\n}\r\n#endif\r\nF_39 ( V_28 ) ;\r\nreturn 1 ;\r\nV_31:\r\nV_28 |= V_36 ;\r\nV_28 &= ~ ( V_34 | V_33 ) ;\r\nif ( V_37 & F_9 () )\r\nV_28 |= V_35 ;\r\nif ( V_26 )\r\nF_18 ( V_38 ) ;\r\nF_39 ( V_28 ) ;\r\nreturn 1 ;\r\n}
