# RISC-Processor-design
## **Team Members**
- [Shubhang Bhatnagar](https://shubhangb97.github.io/)
- Vineet Kotariya
- Chinmay Gurjarpadhye
- [Aniket Bhatia](https://aniketb21.github.io/)

## **Project**
This project is a VHDL implementation of the RISC processors based on the IITB-RISC ISA. It contains-
- Multicycle RISC implementation
- Pipelined RISC implementation
