
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         00011124  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000770  08019128  08019128  00029128  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08019898  08019898  00030208  2**0
                  CONTENTS
  6 .ARM          00000008  08019898  08019898  00029898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  080198a0  080198a0  00030208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  080198a0  080198a0  000298a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  080198a4  080198a4  000298a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         00000208  20000000  080198a8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00008d14  20000208  08019ab0  00030208  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20008f1c  08019ab0  00038f1c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 14 .debug_info   00030174  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00006225  00000000  00000000  000603ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000058ad  00000000  00000000  000665d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_aranges 000018c0  00000000  00000000  0006be80  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 000020c0  00000000  00000000  0006d740  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macro  00028901  00000000  00000000  0006f800  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_line   00019e60  00000000  00000000  00098101  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_str    000cace5  00000000  00000000  000b1f61  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .comment      0000007b  00000000  00000000  0017cc46  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00007910  00000000  00000000  0017ccc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	20000208 	.word	0x20000208
 800801c:	00000000 	.word	0x00000000
 8008020:	0801910c 	.word	0x0801910c

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	2000020c 	.word	0x2000020c
 800803c:	0801910c 	.word	0x0801910c

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
}


void InitPosition()
{
	Pos.X = 0;
 8008df8:	4b04      	ldr	r3, [pc, #16]	; (8008e0c <InitPosition+0x14>)
 8008dfa:	2200      	movs	r2, #0
	Pos.Y = 0;
	Pos.Car = north;
	Pos.Dir = front;
	Pos.Act = Wait;
 8008dfc:	2004      	movs	r0, #4
	Pos.WallSaf = wall_warn;//
 8008dfe:	2101      	movs	r1, #1
	Pos.Act = Wait;
 8008e00:	7198      	strb	r0, [r3, #6]
	Pos.WallSaf = wall_warn;//
 8008e02:	71d9      	strb	r1, [r3, #7]
	Pos.X = 0;
 8008e04:	801a      	strh	r2, [r3, #0]
	Pos.Car = north;
 8008e06:	715a      	strb	r2, [r3, #5]
	Pos.Dir = front;
 8008e08:	711a      	strb	r2, [r3, #4]

}
 8008e0a:	4770      	bx	lr
 8008e0c:	20000004 	.word	0x20000004

08008e10 <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 8008e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e14:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8008e88 <WaitStopAndReset+0x78>
 8008e18:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8008e8c <WaitStopAndReset+0x7c>
 8008e1c:	4f16      	ldr	r7, [pc, #88]	; (8008e78 <WaitStopAndReset+0x68>)
 8008e1e:	4e17      	ldr	r6, [pc, #92]	; (8008e7c <WaitStopAndReset+0x6c>)
 8008e20:	4d17      	ldr	r5, [pc, #92]	; (8008e80 <WaitStopAndReset+0x70>)
 8008e22:	ed2d 8b02 	vpush	{d8}
//	ControlWall();//
	do
	{

		//
		TargetVelocity[BODY] = 0;
 8008e26:	2400      	movs	r4, #0
		Acceleration = 0;
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
		AngularAcceleration = 0;
		//AngularV = 0;
		if(CurrentVelocity[LEFT] > 500)
 8008e28:	ed9f 8a16 	vldr	s16, [pc, #88]	; 8008e84 <WaitStopAndReset+0x74>
 8008e2c:	e006      	b.n	8008e3c <WaitStopAndReset+0x2c>
			ChangeLED(2);
			//printf("\r\n");

	}while(CurrentVelocity[BODY] != 0);
 8008e2e:	edd5 7a02 	vldr	s15, [r5, #8]
 8008e32:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e3a:	d016      	beq.n	8008e6a <WaitStopAndReset+0x5a>
		TargetVelocity[BODY] = 0;
 8008e3c:	f8c9 4008 	str.w	r4, [r9, #8]
		Acceleration = 0;
 8008e40:	f8c8 4000 	str.w	r4, [r8]
		TargetAngularV = 0;
 8008e44:	603c      	str	r4, [r7, #0]
		AngularAcceleration = 0;
 8008e46:	6034      	str	r4, [r6, #0]
		if(CurrentVelocity[LEFT] > 500)
 8008e48:	edd5 7a00 	vldr	s15, [r5]
 8008e4c:	eef4 7ac8 	vcmpe.f32	s15, s16
 8008e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e54:	ddeb      	ble.n	8008e2e <WaitStopAndReset+0x1e>
			ChangeLED(2);
 8008e56:	2002      	movs	r0, #2
 8008e58:	f004 ffc2 	bl	800dde0 <ChangeLED>
	}while(CurrentVelocity[BODY] != 0);
 8008e5c:	edd5 7a02 	vldr	s15, [r5, #8]
 8008e60:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e68:	d1e8      	bne.n	8008e3c <WaitStopAndReset+0x2c>
	HAL_Delay(100);
}
 8008e6a:	ecbd 8b02 	vpop	{d8}
	HAL_Delay(100);
 8008e6e:	2064      	movs	r0, #100	; 0x64
}
 8008e70:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	HAL_Delay(100);
 8008e74:	f005 bf68 	b.w	800ed48 <HAL_Delay>
 8008e78:	20008964 	.word	0x20008964
 8008e7c:	20007f34 	.word	0x20007f34
 8008e80:	20008990 	.word	0x20008990
 8008e84:	43fa0000 	.word	0x43fa0000
 8008e88:	20008954 	.word	0x20008954
 8008e8c:	20007f2c 	.word	0x20007f2c

08008e90 <Rotate>:
	//
	//Angle = (ang_v(t))dt
	//v = v0+at	|	t=v/a	||		ang_v = ang_v0 + ang_accel *t		||	t = ang_v/ang_accel
	//x=0.5*v*v/a	|	a = 0.5*v*v*/x		||		=ang_v0*t+0.5*ang_v^2/ang_accel	||	ang_accel =
	//(mm/((ms)^2)) =  (1ms)**(((mm/s)^2)) /(2*) x = v0t + 0.5at^2 	a=2*(x-v0*t)/t^2 	a = t*vv/(2*x)
	float accel_deg = deg*30/90;
 8008e90:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8008e94:	ee60 6a26 	vmul.f32	s13, s0, s13
 8008e98:	ed9f 6a9f 	vldr	s12, [pc, #636]	; 8009118 <Rotate+0x288>
	float const_deg = deg*30/90;
	float decel_deg = deg*30/90;
	float angular_acceleration[3] = {
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008e9c:	eddf 7a9f 	vldr	s15, [pc, #636]	; 800911c <Rotate+0x28c>
	float accel_deg = deg*30/90;
 8008ea0:	ee86 7a86 	vdiv.f32	s14, s13, s12
{
 8008ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TargetAngularV = 0;
 8008ea6:	4b9e      	ldr	r3, [pc, #632]	; (8009120 <Rotate+0x290>)
 8008ea8:	2400      	movs	r4, #0
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008eaa:	ee60 7aa7 	vmul.f32	s15, s1, s15
 8008eae:	ee77 6a07 	vadd.f32	s13, s14, s14
 8008eb2:	ee67 7aa0 	vmul.f32	s15, s15, s1
{
 8008eb6:	ed2d 8b04 	vpush	{d8-d9}
			0,
			64*T1*ang_v*ang_v / (2*decel_deg)
	};
	float move_angle[3] = {
			accel_deg * M_PI/ 180, //
 8008eba:	ee17 0a10 	vmov	r0, s14
	TargetAngularV = 0;
 8008ebe:	601c      	str	r4, [r3, #0]
{
 8008ec0:	eeb0 9a60 	vmov.f32	s18, s1
 8008ec4:	eef0 8a40 	vmov.f32	s17, s0
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008ec8:	ee87 8aa6 	vdiv.f32	s16, s15, s13
			accel_deg * M_PI/ 180, //
 8008ecc:	f7ff fa74 	bl	80083b8 <__aeabi_f2d>
 8008ed0:	a38d      	add	r3, pc, #564	; (adr r3, 8009108 <Rotate+0x278>)
 8008ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed6:	f7ff fac7 	bl	8008468 <__aeabi_dmul>
 8008eda:	2200      	movs	r2, #0
 8008edc:	4b91      	ldr	r3, [pc, #580]	; (8009124 <Rotate+0x294>)
 8008ede:	f7ff fbed 	bl	80086bc <__aeabi_ddiv>
 8008ee2:	f7ff fdb9 	bl	8008a58 <__aeabi_d2f>
		}

	}
#endif

	if( ang_v > 0)	//
 8008ee6:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8008eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			accel_deg * M_PI/ 180, //
 8008eee:	ee09 0a90 	vmov	s19, r0
	if( ang_v > 0)	//
 8008ef2:	dc0b      	bgt.n	8008f0c <Rotate+0x7c>
				 break;
			 }
		}

	}
	else if( ang_v < 0)
 8008ef4:	f100 808f 	bmi.w	8009016 <Rotate+0x186>
			 		break;
			 }
		}

	}
	AngularAcceleration = 0;
 8008ef8:	4b8b      	ldr	r3, [pc, #556]	; (8009128 <Rotate+0x298>)
 8008efa:	601c      	str	r4, [r3, #0]
	//TargetAngularV = 0;
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);

	WaitStopAndReset();
 8008efc:	f7ff ff88 	bl	8008e10 <WaitStopAndReset>
	KeepPulse[BODY] = KeepPulse[BODY];

	//
//	ChangeCardinal();
	//printf("\r\n");
}
 8008f00:	ecbd 8b04 	vpop	{d8-d9}
 8008f04:	4b89      	ldr	r3, [pc, #548]	; (800912c <Rotate+0x29c>)
	KeepPulse[BODY] = KeepPulse[BODY];
 8008f06:	689a      	ldr	r2, [r3, #8]
 8008f08:	609a      	str	r2, [r3, #8]
}
 8008f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		TargetAngle += move_angle[0];// : + =  
 8008f0c:	4c88      	ldr	r4, [pc, #544]	; (8009130 <Rotate+0x2a0>)
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008f0e:	4d89      	ldr	r5, [pc, #548]	; (8009134 <Rotate+0x2a4>)
		TargetAngle += move_angle[0];// : + =  
 8008f10:	edd4 7a00 	vldr	s15, [r4]
 8008f14:	4e84      	ldr	r6, [pc, #528]	; (8009128 <Rotate+0x298>)
 8008f16:	ee79 7aa7 	vadd.f32	s15, s19, s15
		ChangeLED(2);
 8008f1a:	2002      	movs	r0, #2
		TargetAngle += move_angle[0];// : + =  
 8008f1c:	edc4 7a00 	vstr	s15, [r4]
		ChangeLED(2);
 8008f20:	f004 ff5e 	bl	800dde0 <ChangeLED>
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008f24:	ed94 7a00 	vldr	s14, [r4]
 8008f28:	edd5 7a00 	vldr	s15, [r5]
 8008f2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f34:	dd0e      	ble.n	8008f54 <Rotate+0xc4>
			printf("\r\n");
 8008f36:	4f80      	ldr	r7, [pc, #512]	; (8009138 <Rotate+0x2a8>)
			AngularAcceleration = angular_acceleration[0]; //
 8008f38:	ed86 8a00 	vstr	s16, [r6]
			printf("\r\n");
 8008f3c:	4638      	mov	r0, r7
 8008f3e:	f00c fcbd 	bl	80158bc <puts>
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008f42:	ed94 7a00 	vldr	s14, [r4]
 8008f46:	edd5 7a00 	vldr	s15, [r5]
 8008f4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f52:	dcf1      	bgt.n	8008f38 <Rotate+0xa8>
		TargetAngle += move_angle[1];// : + =  
 8008f54:	edd4 7a00 	vldr	s15, [r4]
 8008f58:	ee79 7aa7 	vadd.f32	s15, s19, s15
		ChangeLED(3);
 8008f5c:	2003      	movs	r0, #3
		TargetAngle += move_angle[1];// : + =  
 8008f5e:	edc4 7a00 	vstr	s15, [r4]
		ChangeLED(3);
 8008f62:	f004 ff3d 	bl	800dde0 <ChangeLED>
		while(TargetAngle > Angle)
 8008f66:	ed94 7a00 	vldr	s14, [r4]
 8008f6a:	edd5 7a00 	vldr	s15, [r5]
 8008f6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f76:	dd0a      	ble.n	8008f8e <Rotate+0xfe>
			AngularAcceleration = angular_acceleration[1];//0
 8008f78:	2300      	movs	r3, #0
 8008f7a:	6033      	str	r3, [r6, #0]
		while(TargetAngle > Angle)
 8008f7c:	ed94 7a00 	vldr	s14, [r4]
 8008f80:	edd5 7a00 	vldr	s15, [r5]
 8008f84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f8c:	dcf5      	bgt.n	8008f7a <Rotate+0xea>
		TargetAngle += move_angle[2];// : + =  
 8008f8e:	edd4 7a00 	vldr	s15, [r4]
			 if( AngularV <= 0)
 8008f92:	4b6a      	ldr	r3, [pc, #424]	; (800913c <Rotate+0x2ac>)
		TargetAngle += move_angle[2];// : + =  
 8008f94:	ee79 9aa7 	vadd.f32	s19, s19, s15
			 AngularAcceleration = -angular_acceleration[2];
 8008f98:	eeb1 8a48 	vneg.f32	s16, s16
		TargetAngle += move_angle[2];// : + =  
 8008f9c:	edc4 9a00 	vstr	s19, [r4]
			 if( AngularV <= 0)
 8008fa0:	edd3 6a00 	vldr	s13, [r3]
		while(TargetAngle > Angle)
 8008fa4:	e006      	b.n	8008fb4 <Rotate+0x124>
			 if( AngularV <= 0)
 8008fa6:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8008faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			 AngularAcceleration = -angular_acceleration[2];
 8008fae:	ed86 8a00 	vstr	s16, [r6]
			 if( AngularV <= 0)
 8008fb2:	d908      	bls.n	8008fc6 <Rotate+0x136>
		while(TargetAngle > Angle)
 8008fb4:	ed94 7a00 	vldr	s14, [r4]
 8008fb8:	edd5 7a00 	vldr	s15, [r5]
 8008fbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fc4:	dcef      	bgt.n	8008fa6 <Rotate+0x116>
	AngularAcceleration = 0;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	6033      	str	r3, [r6, #0]
	WaitStopAndReset();
 8008fca:	f7ff ff21 	bl	8008e10 <WaitStopAndReset>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 8008fce:	eddf 7a5c 	vldr	s15, [pc, #368]	; 8009140 <Rotate+0x2b0>
 8008fd2:	eec8 7aa7 	vdiv.f32	s15, s17, s15
 8008fd6:	ee17 0a90 	vmov	r0, s15
 8008fda:	f7ff f9ed 	bl	80083b8 <__aeabi_f2d>
 8008fde:	a34c      	add	r3, pc, #304	; (adr r3, 8009110 <Rotate+0x280>)
 8008fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe4:	f7ff fa40 	bl	8008468 <__aeabi_dmul>
 8008fe8:	f7ff fcee 	bl	80089c8 <__aeabi_d2iz>
	if(ang_v < 0)
 8008fec:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8008ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 8008ff4:	4602      	mov	r2, r0
	if(ang_v < 0)
 8008ff6:	d475      	bmi.n	80090e4 <Rotate+0x254>
		KeepPulse[LEFT] += target_pulse/2;
 8008ff8:	4b4c      	ldr	r3, [pc, #304]	; (800912c <Rotate+0x29c>)
 8008ffa:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8008ffe:	681a      	ldr	r2, [r3, #0]
 8009000:	1040      	asrs	r0, r0, #1
 8009002:	4402      	add	r2, r0
 8009004:	601a      	str	r2, [r3, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 8009006:	685a      	ldr	r2, [r3, #4]
}
 8009008:	ecbd 8b04 	vpop	{d8-d9}
		KeepPulse[RIGHT] -= target_pulse/2;
 800900c:	1a10      	subs	r0, r2, r0
 800900e:	6058      	str	r0, [r3, #4]
	KeepPulse[BODY] = KeepPulse[BODY];
 8009010:	689a      	ldr	r2, [r3, #8]
 8009012:	609a      	str	r2, [r3, #8]
}
 8009014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		TargetAngle -= move_angle[0];// : + =  
 8009016:	4c46      	ldr	r4, [pc, #280]	; (8009130 <Rotate+0x2a0>)
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009018:	4d46      	ldr	r5, [pc, #280]	; (8009134 <Rotate+0x2a4>)
		TargetAngle -= move_angle[0];// : + =  
 800901a:	edd4 7a00 	vldr	s15, [r4]
 800901e:	4e42      	ldr	r6, [pc, #264]	; (8009128 <Rotate+0x298>)
 8009020:	ee77 7ae9 	vsub.f32	s15, s15, s19
 8009024:	edc4 7a00 	vstr	s15, [r4]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009028:	ed94 7a00 	vldr	s14, [r4]
 800902c:	edd5 7a00 	vldr	s15, [r5]
 8009030:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009038:	d50c      	bpl.n	8009054 <Rotate+0x1c4>
 800903a:	eef1 6a48 	vneg.f32	s13, s16
			AngularAcceleration = -angular_acceleration[0]; //
 800903e:	edc6 6a00 	vstr	s13, [r6]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009042:	ed94 7a00 	vldr	s14, [r4]
 8009046:	edd5 7a00 	vldr	s15, [r5]
 800904a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800904e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009052:	d4f4      	bmi.n	800903e <Rotate+0x1ae>
		TargetAngle -= move_angle[1];// : + =  
 8009054:	edd4 7a00 	vldr	s15, [r4]
 8009058:	ee77 7ae9 	vsub.f32	s15, s15, s19
 800905c:	edc4 7a00 	vstr	s15, [r4]
		while(TargetAngle < Angle)
 8009060:	ed94 7a00 	vldr	s14, [r4]
 8009064:	edd5 7a00 	vldr	s15, [r5]
 8009068:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800906c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009070:	d50a      	bpl.n	8009088 <Rotate+0x1f8>
			AngularAcceleration = angular_acceleration[1];//0
 8009072:	2300      	movs	r3, #0
 8009074:	6033      	str	r3, [r6, #0]
		while(TargetAngle < Angle)
 8009076:	ed94 7a00 	vldr	s14, [r4]
 800907a:	edd5 7a00 	vldr	s15, [r5]
 800907e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009086:	d4f5      	bmi.n	8009074 <Rotate+0x1e4>
		TargetAngle -= move_angle[2];// : + =  
 8009088:	edd4 7a00 	vldr	s15, [r4]
			 if( AngularV >= 0)
 800908c:	4b2b      	ldr	r3, [pc, #172]	; (800913c <Rotate+0x2ac>)
		TargetAngle -= move_angle[2];// : + =  
 800908e:	ee77 9ae9 	vsub.f32	s19, s15, s19
			 if( AngularV >= 0)
 8009092:	edd3 6a00 	vldr	s13, [r3]
		TargetAngle -= move_angle[2];// : + =  
 8009096:	edc4 9a00 	vstr	s19, [r4]
		while(TargetAngle < Angle)
 800909a:	e006      	b.n	80090aa <Rotate+0x21a>
			 if( AngularV >= 0)
 800909c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80090a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			 AngularAcceleration = angular_acceleration[2];
 80090a4:	ed86 8a00 	vstr	s16, [r6]
			 if( AngularV >= 0)
 80090a8:	da08      	bge.n	80090bc <Rotate+0x22c>
		while(TargetAngle < Angle)
 80090aa:	ed94 7a00 	vldr	s14, [r4]
 80090ae:	edd5 7a00 	vldr	s15, [r5]
 80090b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80090b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090ba:	d4ef      	bmi.n	800909c <Rotate+0x20c>
	AngularAcceleration = 0;
 80090bc:	2300      	movs	r3, #0
 80090be:	6033      	str	r3, [r6, #0]
	WaitStopAndReset();
 80090c0:	f7ff fea6 	bl	8008e10 <WaitStopAndReset>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 80090c4:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8009140 <Rotate+0x2b0>
 80090c8:	eec8 7aa7 	vdiv.f32	s15, s17, s15
 80090cc:	ee17 0a90 	vmov	r0, s15
 80090d0:	f7ff f972 	bl	80083b8 <__aeabi_f2d>
 80090d4:	a30e      	add	r3, pc, #56	; (adr r3, 8009110 <Rotate+0x280>)
 80090d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090da:	f7ff f9c5 	bl	8008468 <__aeabi_dmul>
 80090de:	f7ff fc73 	bl	80089c8 <__aeabi_d2iz>
 80090e2:	4602      	mov	r2, r0
		KeepPulse[LEFT] -= target_pulse/2;
 80090e4:	4b11      	ldr	r3, [pc, #68]	; (800912c <Rotate+0x29c>)
 80090e6:	6819      	ldr	r1, [r3, #0]
 80090e8:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 80090ec:	eba1 0162 	sub.w	r1, r1, r2, asr #1
 80090f0:	6019      	str	r1, [r3, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 80090f2:	6858      	ldr	r0, [r3, #4]
}
 80090f4:	ecbd 8b04 	vpop	{d8-d9}
		KeepPulse[RIGHT] += target_pulse/2;
 80090f8:	eb00 0262 	add.w	r2, r0, r2, asr #1
 80090fc:	605a      	str	r2, [r3, #4]
	KeepPulse[BODY] = KeepPulse[BODY];
 80090fe:	689a      	ldr	r2, [r3, #8]
 8009100:	609a      	str	r2, [r3, #8]
}
 8009102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009104:	f3af 8000 	nop.w
 8009108:	54442d18 	.word	0x54442d18
 800910c:	400921fb 	.word	0x400921fb
 8009110:	cb326649 	.word	0xcb326649
 8009114:	40fa15d6 	.word	0x40fa15d6
 8009118:	42b40000 	.word	0x42b40000
 800911c:	3d83126f 	.word	0x3d83126f
 8009120:	20008964 	.word	0x20008964
 8009124:	40668000 	.word	0x40668000
 8009128:	20007f34 	.word	0x20007f34
 800912c:	200089b8 	.word	0x200089b8
 8009130:	20007f40 	.word	0x20007f40
 8009134:	20007f30 	.word	0x20007f30
 8009138:	08019154 	.word	0x08019154
 800913c:	20007f3c 	.word	0x20007f3c
 8009140:	43b40000 	.word	0x43b40000

08009144 <getFrontWall>:
}

int getFrontWall()
{

	switch(Pos.Car)//
 8009144:	4b1b      	ldr	r3, [pc, #108]	; (80091b4 <getFrontWall+0x70>)
 8009146:	795a      	ldrb	r2, [r3, #5]
 8009148:	2a06      	cmp	r2, #6
 800914a:	d830      	bhi.n	80091ae <getFrontWall+0x6a>
 800914c:	e8df f002 	tbb	[pc, r2]
 8009150:	2f192f24 	.word	0x2f192f24
 8009154:	2f0e      	.short	0x2f0e
 8009156:	04          	.byte	0x04
 8009157:	00          	.byte	0x00

	break;

	case west:

	return Wall[Pos.X][Pos.Y].west;
 8009158:	781a      	ldrb	r2, [r3, #0]
 800915a:	7859      	ldrb	r1, [r3, #1]
 800915c:	4b16      	ldr	r3, [pc, #88]	; (80091b8 <getFrontWall+0x74>)
 800915e:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8009162:	440a      	add	r2, r1
 8009164:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 8009168:	0980      	lsrs	r0, r0, #6
 800916a:	4770      	bx	lr
	return Wall[Pos.X][Pos.Y].south;
 800916c:	781a      	ldrb	r2, [r3, #0]
 800916e:	7859      	ldrb	r1, [r3, #1]
 8009170:	4b11      	ldr	r3, [pc, #68]	; (80091b8 <getFrontWall+0x74>)
 8009172:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8009176:	440a      	add	r2, r1
 8009178:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 800917c:	f3c0 1001 	ubfx	r0, r0, #4, #2
 8009180:	4770      	bx	lr
	return Wall[Pos.X][Pos.Y].east;
 8009182:	781a      	ldrb	r2, [r3, #0]
 8009184:	7859      	ldrb	r1, [r3, #1]
 8009186:	4b0c      	ldr	r3, [pc, #48]	; (80091b8 <getFrontWall+0x74>)
 8009188:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800918c:	440a      	add	r2, r1
 800918e:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 8009192:	f3c0 0081 	ubfx	r0, r0, #2, #2
 8009196:	4770      	bx	lr
	return Wall[Pos.X][Pos.Y].north;
 8009198:	781a      	ldrb	r2, [r3, #0]
 800919a:	7859      	ldrb	r1, [r3, #1]
 800919c:	4b06      	ldr	r3, [pc, #24]	; (80091b8 <getFrontWall+0x74>)
 800919e:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 80091a2:	440a      	add	r2, r1
 80091a4:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
 80091a8:	f000 0003 	and.w	r0, r0, #3
 80091ac:	4770      	bx	lr

	break;

	default:
		return 999;
 80091ae:	f240 30e7 	movw	r0, #999	; 0x3e7
	break;

	}

}
 80091b2:	4770      	bx	lr
 80091b4:	20000004 	.word	0x20000004
 80091b8:	20008b4c 	.word	0x20008b4c
 80091bc:	00000000 	.word	0x00000000

080091c0 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 80091c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// 

	float v_turn = ExploreVelocity;       //
	float pre = Sla.Pre;         //
	float fol = Sla.Fol;         //
 80091c4:	4dba      	ldr	r5, [pc, #744]	; (80094b0 <SlalomRight+0x2f0>)
	float v_turn = ExploreVelocity;       //
 80091c6:	4bbb      	ldr	r3, [pc, #748]	; (80094b4 <SlalomRight+0x2f4>)
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
	//float alalpha_turn = Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80091c8:	6928      	ldr	r0, [r5, #16]
	float v_turn = ExploreVelocity;       //
 80091ca:	f8d3 a000 	ldr.w	sl, [r3]
	//
	float now_angv = AngularV;
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80091ce:	4cba      	ldr	r4, [pc, #744]	; (80094b8 <SlalomRight+0x2f8>)
{
 80091d0:	ed2d 8b06 	vpush	{d8-d10}
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80091d4:	f7ff f8f0 	bl	80083b8 <__aeabi_f2d>
 80091d8:	a3af      	add	r3, pc, #700	; (adr r3, 8009498 <SlalomRight+0x2d8>)
 80091da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091de:	f7ff f943 	bl	8008468 <__aeabi_dmul>
 80091e2:	2200      	movs	r2, #0
 80091e4:	4bb5      	ldr	r3, [pc, #724]	; (80094bc <SlalomRight+0x2fc>)
	float fol = Sla.Fol;         //
 80091e6:	edd5 9a01 	vldr	s19, [r5, #4]
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
 80091ea:	ed95 8a02 	vldr	s16, [r5, #8]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80091ee:	f7ff fa65 	bl	80086bc <__aeabi_ddiv>
 80091f2:	f7ff fc31 	bl	8008a58 <__aeabi_d2f>
 80091f6:	ee0a 0a10 	vmov	s20, r0
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 80091fa:	6968      	ldr	r0, [r5, #20]
 80091fc:	f7ff f8dc 	bl	80083b8 <__aeabi_f2d>
 8009200:	a3a5      	add	r3, pc, #660	; (adr r3, 8009498 <SlalomRight+0x2d8>)
 8009202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009206:	f7ff f92f 	bl	8008468 <__aeabi_dmul>
 800920a:	2200      	movs	r2, #0
 800920c:	4bab      	ldr	r3, [pc, #684]	; (80094bc <SlalomRight+0x2fc>)
 800920e:	f7ff fa55 	bl	80086bc <__aeabi_ddiv>
 8009212:	f7ff fc21 	bl	8008a58 <__aeabi_d2f>
 8009216:	ee09 0a10 	vmov	s18, r0
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 800921a:	69a8      	ldr	r0, [r5, #24]
 800921c:	f7ff f8cc 	bl	80083b8 <__aeabi_f2d>
 8009220:	a39d      	add	r3, pc, #628	; (adr r3, 8009498 <SlalomRight+0x2d8>)
 8009222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009226:	f7ff f91f 	bl	8008468 <__aeabi_dmul>
 800922a:	2200      	movs	r2, #0
 800922c:	4ba3      	ldr	r3, [pc, #652]	; (80094bc <SlalomRight+0x2fc>)
 800922e:	f7ff fa45 	bl	80086bc <__aeabi_ddiv>
 8009232:	f7ff fc11 	bl	8008a58 <__aeabi_d2f>
 8009236:	ee08 0a90 	vmov	s17, r0
	if (getFrontWall() == WALL/**/)
 800923a:	f7ff ff83 	bl	8009144 <getFrontWall>
 800923e:	2801      	cmp	r0, #1
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009240:	6827      	ldr	r7, [r4, #0]
 8009242:	6866      	ldr	r6, [r4, #4]
	if (getFrontWall() == WALL/**/)
 8009244:	d043      	beq.n	80092ce <SlalomRight+0x10e>


	}
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009246:	edd5 7a00 	vldr	s15, [r5]
 800924a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800924e:	ee17 0a90 	vmov	r0, s15
 8009252:	f7ff f8b1 	bl	80083b8 <__aeabi_f2d>
 8009256:	a392      	add	r3, pc, #584	; (adr r3, 80094a0 <SlalomRight+0x2e0>)
 8009258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925c:	f7ff fa2e 	bl	80086bc <__aeabi_ddiv>
 8009260:	4680      	mov	r8, r0
 8009262:	19b8      	adds	r0, r7, r6
 8009264:	4689      	mov	r9, r1
 8009266:	f7ff f895 	bl	8008394 <__aeabi_i2d>
 800926a:	4602      	mov	r2, r0
 800926c:	460b      	mov	r3, r1
 800926e:	4640      	mov	r0, r8
 8009270:	4649      	mov	r1, r9
 8009272:	f7fe ff43 	bl	80080fc <__adddf3>
 8009276:	4606      	mov	r6, r0
 8009278:	6820      	ldr	r0, [r4, #0]
 800927a:	6863      	ldr	r3, [r4, #4]
 800927c:	4418      	add	r0, r3
 800927e:	460f      	mov	r7, r1
 8009280:	f7ff f888 	bl	8008394 <__aeabi_i2d>
 8009284:	4602      	mov	r2, r0
 8009286:	460b      	mov	r3, r1
 8009288:	4630      	mov	r0, r6
 800928a:	4639      	mov	r1, r7
 800928c:	f7ff fb7c 	bl	8008988 <__aeabi_dcmpgt>
 8009290:	2800      	cmp	r0, #0
 8009292:	f000 80f9 	beq.w	8009488 <SlalomRight+0x2c8>
 8009296:	4d8a      	ldr	r5, [pc, #552]	; (80094c0 <SlalomRight+0x300>)
 8009298:	f8df 9250 	ldr.w	r9, [pc, #592]	; 80094ec <SlalomRight+0x32c>
 800929c:	f8df 8234 	ldr.w	r8, [pc, #564]	; 80094d4 <SlalomRight+0x314>
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 80092a0:	f04f 0b00 	mov.w	fp, #0
 80092a4:	f8c5 b000 	str.w	fp, [r5]
				AngularLeapsity = 0;
				AngularAcceleration = 0;
 80092a8:	f8c9 b000 	str.w	fp, [r9]
				TargetVelocity[BODY] = v_turn;
 80092ac:	f8c8 a008 	str.w	sl, [r8, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80092b0:	6820      	ldr	r0, [r4, #0]
 80092b2:	6863      	ldr	r3, [r4, #4]
 80092b4:	4418      	add	r0, r3
 80092b6:	f7ff f86d 	bl	8008394 <__aeabi_i2d>
 80092ba:	4632      	mov	r2, r6
 80092bc:	463b      	mov	r3, r7
 80092be:	f7ff fb45 	bl	800894c <__aeabi_dcmplt>
 80092c2:	2800      	cmp	r0, #0
 80092c4:	d1ee      	bne.n	80092a4 <SlalomRight+0xe4>
 80092c6:	4e7f      	ldr	r6, [pc, #508]	; (80094c4 <SlalomRight+0x304>)
 80092c8:	f8c6 b000 	str.w	fp, [r6]
 80092cc:	e025      	b.n	800931a <SlalomRight+0x15a>
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80092ce:	4b7e      	ldr	r3, [pc, #504]	; (80094c8 <SlalomRight+0x308>)
 80092d0:	4e7c      	ldr	r6, [pc, #496]	; (80094c4 <SlalomRight+0x304>)
 80092d2:	ed93 7a00 	vldr	s14, [r3]
 80092d6:	ed93 6a03 	vldr	s12, [r3, #12]
 80092da:	6831      	ldr	r1, [r6, #0]
 80092dc:	4d78      	ldr	r5, [pc, #480]	; (80094c0 <SlalomRight+0x300>)
 80092de:	f8df 920c 	ldr.w	r9, [pc, #524]	; 80094ec <SlalomRight+0x32c>
 80092e2:	eddf 7a7a 	vldr	s15, [pc, #488]	; 80094cc <SlalomRight+0x30c>
 80092e6:	eddf 6a7a 	vldr	s13, [pc, #488]	; 80094d0 <SlalomRight+0x310>
			TargetVelocity[BODY] = v_turn;
 80092ea:	487a      	ldr	r0, [pc, #488]	; (80094d4 <SlalomRight+0x314>)
			TargetAngularV = 0;
 80092ec:	2300      	movs	r3, #0
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80092ee:	2200      	movs	r2, #0
 80092f0:	e006      	b.n	8009300 <SlalomRight+0x140>
			TargetAngularV = 0;
 80092f2:	602b      	str	r3, [r5, #0]
			AngularLeapsity = 0;
 80092f4:	4619      	mov	r1, r3
			AngularAcceleration = 0;
 80092f6:	f8c9 3000 	str.w	r3, [r9]
 80092fa:	2201      	movs	r2, #1
			TargetVelocity[BODY] = v_turn;
 80092fc:	f8c0 a008 	str.w	sl, [r0, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 8009300:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009308:	d4f3      	bmi.n	80092f2 <SlalomRight+0x132>
 800930a:	eeb4 6ae6 	vcmpe.f32	s12, s13
 800930e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009312:	d4ee      	bmi.n	80092f2 <SlalomRight+0x132>
 8009314:	2a00      	cmp	r2, #0
 8009316:	f040 80bc 	bne.w	8009492 <SlalomRight+0x2d2>
				////printf("1\r\n");
		}
	}
	now_angv = AngularV;

	float start_angle = Angle;
 800931a:	4b6f      	ldr	r3, [pc, #444]	; (80094d8 <SlalomRight+0x318>)
 800931c:	ed93 7a00 	vldr	s14, [r3]

	while(start_angle + ang1 > Angle)
 8009320:	edd3 7a00 	vldr	s15, [r3]
 8009324:	ee7a 6a07 	vadd.f32	s13, s20, s14
 8009328:	eef4 6ae7 	vcmpe.f32	s13, s15
 800932c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009330:	dd0c      	ble.n	800934c <SlalomRight+0x18c>
 8009332:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80094d4 <SlalomRight+0x314>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
		//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009336:	ed89 8a00 	vstr	s16, [r9]
			TargetVelocity[BODY] = v_turn;
 800933a:	f8c8 a008 	str.w	sl, [r8, #8]
	while(start_angle + ang1 > Angle)
 800933e:	edd3 7a00 	vldr	s15, [r3]
 8009342:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800934a:	d4f4      	bmi.n	8009336 <SlalomRight+0x176>
			}
#endif

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 800934c:	2200      	movs	r2, #0
 800934e:	f8c9 2000 	str.w	r2, [r9]
	AngularLeapsity = 0;
	now_angv = AngularV;
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 8009352:	ee79 6a07 	vadd.f32	s13, s18, s14
 8009356:	edd3 7a00 	vldr	s15, [r3]
	AngularLeapsity = 0;
 800935a:	6032      	str	r2, [r6, #0]
	while(start_angle + ang2 > Angle)
 800935c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009364:	dd0c      	ble.n	8009380 <SlalomRight+0x1c0>
 8009366:	f8df 816c 	ldr.w	r8, [pc, #364]	; 80094d4 <SlalomRight+0x314>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 800936a:	682a      	ldr	r2, [r5, #0]
 800936c:	602a      	str	r2, [r5, #0]
			TargetVelocity[BODY] = v_turn;
 800936e:	f8c8 a008 	str.w	sl, [r8, #8]
	while(start_angle + ang2 > Angle)
 8009372:	edd3 7a00 	vldr	s15, [r3]
 8009376:	eef4 7ae6 	vcmpe.f32	s15, s13
 800937a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800937e:	d4f4      	bmi.n	800936a <SlalomRight+0x1aa>
			}
#endif
	}

	now_angv = AngularV;
	while( start_angle + ang3 > Angle)
 8009380:	ee38 7a87 	vadd.f32	s14, s17, s14
 8009384:	edd3 7a00 	vldr	s15, [r3]
 8009388:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800938c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009390:	dd1f      	ble.n	80093d2 <SlalomRight+0x212>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009392:	eeb1 8a48 	vneg.f32	s16, s16
 8009396:	ed89 8a00 	vstr	s16, [r9]
			if(TargetAngularV < 0)
 800939a:	edd5 7a00 	vldr	s15, [r5]
 800939e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80093a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093a6:	d46c      	bmi.n	8009482 <SlalomRight+0x2c2>
 80093a8:	f8df 8128 	ldr.w	r8, [pc, #296]	; 80094d4 <SlalomRight+0x314>
 80093ac:	e008      	b.n	80093c0 <SlalomRight+0x200>
			AngularAcceleration = -alpha_turn;
 80093ae:	ed89 8a00 	vstr	s16, [r9]
			if(TargetAngularV < 0)
 80093b2:	edd5 7a00 	vldr	s15, [r5]
 80093b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80093ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093be:	d460      	bmi.n	8009482 <SlalomRight+0x2c2>
			{
				TargetAngularV = 0;
				break;
			}
			TargetVelocity[BODY] = v_turn;
 80093c0:	f8c8 a008 	str.w	sl, [r8, #8]
	while( start_angle + ang3 > Angle)
 80093c4:	edd3 7a00 	vldr	s15, [r3]
 80093c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80093cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093d0:	d4ed      	bmi.n	80093ae <SlalomRight+0x1ee>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 80093d2:	f04f 0b00 	mov.w	fp, #0
	AngularLeapsity = 0;
	TargetAngularV = 0;
	Calc = SearchOrFast;
 80093d6:	4b41      	ldr	r3, [pc, #260]	; (80094dc <SlalomRight+0x31c>)
	AngularAcceleration = 0;
 80093d8:	f8c9 b000 	str.w	fp, [r9]
	Calc = SearchOrFast;
 80093dc:	4e40      	ldr	r6, [pc, #256]	; (80094e0 <SlalomRight+0x320>)
	TargetAngularV = 0;
 80093de:	f8c5 b000 	str.w	fp, [r5]
	Calc = SearchOrFast;
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	6033      	str	r3, [r6, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 80093e6:	6820      	ldr	r0, [r4, #0]
 80093e8:	6863      	ldr	r3, [r4, #4]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
			TargetVelocity[BODY] = v_turn;
 80093ea:	4f3a      	ldr	r7, [pc, #232]	; (80094d4 <SlalomRight+0x314>)
 80093ec:	4418      	add	r0, r3
 80093ee:	f7fe ffd1 	bl	8008394 <__aeabi_i2d>
 80093f2:	ee79 7aa9 	vadd.f32	s15, s19, s19
 80093f6:	4680      	mov	r8, r0
 80093f8:	ee17 0a90 	vmov	r0, s15
 80093fc:	4689      	mov	r9, r1
 80093fe:	f7fe ffdb 	bl	80083b8 <__aeabi_f2d>
 8009402:	a327      	add	r3, pc, #156	; (adr r3, 80094a0 <SlalomRight+0x2e0>)
 8009404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009408:	f7ff f958 	bl	80086bc <__aeabi_ddiv>
 800940c:	4602      	mov	r2, r0
 800940e:	460b      	mov	r3, r1
 8009410:	4640      	mov	r0, r8
 8009412:	4649      	mov	r1, r9
 8009414:	f7fe fe72 	bl	80080fc <__adddf3>
 8009418:	4680      	mov	r8, r0
 800941a:	4689      	mov	r9, r1
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800941c:	e005      	b.n	800942a <SlalomRight+0x26a>
			TargetAngularV = 0;
 800941e:	f8c5 b000 	str.w	fp, [r5]
			TargetVelocity[BODY] = v_turn;
 8009422:	f8c7 a008 	str.w	sl, [r7, #8]
			//printf("2\r\n");

			//
			if(Calc == 0)
 8009426:	6833      	ldr	r3, [r6, #0]
 8009428:	b30b      	cbz	r3, 800946e <SlalomRight+0x2ae>
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800942a:	6820      	ldr	r0, [r4, #0]
 800942c:	6863      	ldr	r3, [r4, #4]
 800942e:	4418      	add	r0, r3
 8009430:	f7fe ffb0 	bl	8008394 <__aeabi_i2d>
 8009434:	4642      	mov	r2, r8
 8009436:	464b      	mov	r3, r9
 8009438:	f7ff fa88 	bl	800894c <__aeabi_dcmplt>
 800943c:	2800      	cmp	r0, #0
 800943e:	d1ee      	bne.n	800941e <SlalomRight+0x25e>
				//UpdateWalkMap();
				//
				Calc = 1;
			}
	}
	TargetAngle += 90*M_PI/180;
 8009440:	4d28      	ldr	r5, [pc, #160]	; (80094e4 <SlalomRight+0x324>)
 8009442:	6828      	ldr	r0, [r5, #0]
 8009444:	f7fe ffb8 	bl	80083b8 <__aeabi_f2d>
 8009448:	a317      	add	r3, pc, #92	; (adr r3, 80094a8 <SlalomRight+0x2e8>)
 800944a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800944e:	f7fe fe55 	bl	80080fc <__adddf3>
 8009452:	f7ff fb01 	bl	8008a58 <__aeabi_d2f>
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009456:	4a24      	ldr	r2, [pc, #144]	; (80094e8 <SlalomRight+0x328>)
	TargetAngle += 90*M_PI/180;
 8009458:	6028      	str	r0, [r5, #0]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 800945a:	ecbd 8b06 	vpop	{d8-d10}
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 800945e:	68a3      	ldr	r3, [r4, #8]
 8009460:	6890      	ldr	r0, [r2, #8]
 8009462:	6891      	ldr	r1, [r2, #8]
 8009464:	1a1b      	subs	r3, r3, r0
 8009466:	440b      	add	r3, r1
 8009468:	6093      	str	r3, [r2, #8]
}
 800946a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				wall_set();//
 800946e:	f001 f81d 	bl	800a4ac <wall_set>
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009472:	2107      	movs	r1, #7
 8009474:	4608      	mov	r0, r1
 8009476:	2201      	movs	r2, #1
 8009478:	f001 f8c4 	bl	800a604 <make_map>
				Calc = 1;
 800947c:	2301      	movs	r3, #1
 800947e:	6033      	str	r3, [r6, #0]
 8009480:	e7d3      	b.n	800942a <SlalomRight+0x26a>
				TargetAngularV = 0;
 8009482:	2300      	movs	r3, #0
 8009484:	602b      	str	r3, [r5, #0]
				break;
 8009486:	e7a4      	b.n	80093d2 <SlalomRight+0x212>
 8009488:	4e0e      	ldr	r6, [pc, #56]	; (80094c4 <SlalomRight+0x304>)
 800948a:	4d0d      	ldr	r5, [pc, #52]	; (80094c0 <SlalomRight+0x300>)
 800948c:	f8df 905c 	ldr.w	r9, [pc, #92]	; 80094ec <SlalomRight+0x32c>
 8009490:	e743      	b.n	800931a <SlalomRight+0x15a>
 8009492:	6031      	str	r1, [r6, #0]
 8009494:	e741      	b.n	800931a <SlalomRight+0x15a>
 8009496:	bf00      	nop
 8009498:	54442d18 	.word	0x54442d18
 800949c:	400921fb 	.word	0x400921fb
 80094a0:	23ca2666 	.word	0x23ca2666
 80094a4:	3f509268 	.word	0x3f509268
 80094a8:	54442d18 	.word	0x54442d18
 80094ac:	3ff921fb 	.word	0x3ff921fb
 80094b0:	2000899c 	.word	0x2000899c
 80094b4:	20008a78 	.word	0x20008a78
 80094b8:	20008984 	.word	0x20008984
 80094bc:	40668000 	.word	0x40668000
 80094c0:	20008964 	.word	0x20008964
 80094c4:	20007f38 	.word	0x20007f38
 80094c8:	200089c4 	.word	0x200089c4
 80094cc:	43480000 	.word	0x43480000
 80094d0:	437a0000 	.word	0x437a0000
 80094d4:	20008954 	.word	0x20008954
 80094d8:	20007f30 	.word	0x20007f30
 80094dc:	20008bf0 	.word	0x20008bf0
 80094e0:	20008bf4 	.word	0x20008bf4
 80094e4:	20007f40 	.word	0x20007f40
 80094e8:	200089b8 	.word	0x200089b8
 80094ec:	20007f34 	.word	0x20007f34

080094f0 <SlalomLeft>:
void SlalomLeft()	//
{
 80094f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 80094f4:	4abc      	ldr	r2, [pc, #752]	; (80097e8 <SlalomLeft+0x2f8>)
	float pre = Sla.Pre;         //
	float fol = Sla.Fol;         //
 80094f6:	4dbd      	ldr	r5, [pc, #756]	; (80097ec <SlalomLeft+0x2fc>)
	Pos.Act = slalom;
 80094f8:	4bbd      	ldr	r3, [pc, #756]	; (80097f0 <SlalomLeft+0x300>)
	float v_turn = ExploreVelocity;       //
 80094fa:	6816      	ldr	r6, [r2, #0]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
	//float alalpha_turn = -Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80094fc:	6928      	ldr	r0, [r5, #16]
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80094fe:	4cbd      	ldr	r4, [pc, #756]	; (80097f4 <SlalomLeft+0x304>)
	Pos.Act = slalom;
 8009500:	2202      	movs	r2, #2
{
 8009502:	ed2d 8b06 	vpush	{d8-d10}
	Pos.Act = slalom;
 8009506:	719a      	strb	r2, [r3, #6]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009508:	f7fe ff56 	bl	80083b8 <__aeabi_f2d>
 800950c:	a3b0      	add	r3, pc, #704	; (adr r3, 80097d0 <SlalomLeft+0x2e0>)
 800950e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009512:	f7fe ffa9 	bl	8008468 <__aeabi_dmul>
 8009516:	2200      	movs	r2, #0
 8009518:	4bb7      	ldr	r3, [pc, #732]	; (80097f8 <SlalomLeft+0x308>)
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 800951a:	ed95 9a02 	vldr	s18, [r5, #8]
	float fol = Sla.Fol;         //
 800951e:	edd5 9a01 	vldr	s19, [r5, #4]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009522:	f7ff f8cb 	bl	80086bc <__aeabi_ddiv>
 8009526:	f7ff fa97 	bl	8008a58 <__aeabi_d2f>
 800952a:	ee08 0a90 	vmov	s17, r0
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 800952e:	6968      	ldr	r0, [r5, #20]
 8009530:	f7fe ff42 	bl	80083b8 <__aeabi_f2d>
 8009534:	a3a6      	add	r3, pc, #664	; (adr r3, 80097d0 <SlalomLeft+0x2e0>)
 8009536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800953a:	f7fe ff95 	bl	8008468 <__aeabi_dmul>
 800953e:	2200      	movs	r2, #0
 8009540:	4bad      	ldr	r3, [pc, #692]	; (80097f8 <SlalomLeft+0x308>)
 8009542:	f7ff f8bb 	bl	80086bc <__aeabi_ddiv>
 8009546:	f7ff fa87 	bl	8008a58 <__aeabi_d2f>
 800954a:	ee08 0a10 	vmov	s16, r0
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 800954e:	69a8      	ldr	r0, [r5, #24]
 8009550:	f7fe ff32 	bl	80083b8 <__aeabi_f2d>
 8009554:	a39e      	add	r3, pc, #632	; (adr r3, 80097d0 <SlalomLeft+0x2e0>)
 8009556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955a:	f7fe ff85 	bl	8008468 <__aeabi_dmul>
 800955e:	2200      	movs	r2, #0
 8009560:	4ba5      	ldr	r3, [pc, #660]	; (80097f8 <SlalomLeft+0x308>)
 8009562:	f7ff f8ab 	bl	80086bc <__aeabi_ddiv>
 8009566:	f7ff fa77 	bl	8008a58 <__aeabi_d2f>
 800956a:	ee0a 0a90 	vmov	s21, r0
	if (getFrontWall() == WALL/**/)
 800956e:	f7ff fde9 	bl	8009144 <getFrontWall>
 8009572:	2801      	cmp	r0, #1
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009574:	f8d4 a000 	ldr.w	sl, [r4]
 8009578:	6867      	ldr	r7, [r4, #4]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 800957a:	eeb1 aa49 	vneg.f32	s20, s18
	if (getFrontWall() == WALL/**/)
 800957e:	f000 80f5 	beq.w	800976c <SlalomLeft+0x27c>


	}
	else//
	{
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009582:	edd5 7a00 	vldr	s15, [r5]
 8009586:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800958a:	ee17 0a90 	vmov	r0, s15
 800958e:	f7fe ff13 	bl	80083b8 <__aeabi_f2d>
 8009592:	a391      	add	r3, pc, #580	; (adr r3, 80097d8 <SlalomLeft+0x2e8>)
 8009594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009598:	f7ff f890 	bl	80086bc <__aeabi_ddiv>
 800959c:	4680      	mov	r8, r0
 800959e:	eb0a 0007 	add.w	r0, sl, r7
 80095a2:	4689      	mov	r9, r1
 80095a4:	f7fe fef6 	bl	8008394 <__aeabi_i2d>
 80095a8:	4602      	mov	r2, r0
 80095aa:	460b      	mov	r3, r1
 80095ac:	4640      	mov	r0, r8
 80095ae:	4649      	mov	r1, r9
 80095b0:	f7fe fda4 	bl	80080fc <__adddf3>
 80095b4:	4680      	mov	r8, r0
 80095b6:	6820      	ldr	r0, [r4, #0]
 80095b8:	6863      	ldr	r3, [r4, #4]
 80095ba:	4418      	add	r0, r3
 80095bc:	4689      	mov	r9, r1
 80095be:	f7fe fee9 	bl	8008394 <__aeabi_i2d>
 80095c2:	4602      	mov	r2, r0
 80095c4:	460b      	mov	r3, r1
 80095c6:	4640      	mov	r0, r8
 80095c8:	4649      	mov	r1, r9
 80095ca:	f7ff f9dd 	bl	8008988 <__aeabi_dcmpgt>
 80095ce:	2800      	cmp	r0, #0
 80095d0:	f000 80f6 	beq.w	80097c0 <SlalomLeft+0x2d0>
 80095d4:	4d89      	ldr	r5, [pc, #548]	; (80097fc <SlalomLeft+0x30c>)
 80095d6:	f8df a250 	ldr.w	sl, [pc, #592]	; 8009828 <SlalomLeft+0x338>
 80095da:	4f89      	ldr	r7, [pc, #548]	; (8009800 <SlalomLeft+0x310>)
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 80095dc:	f04f 0b00 	mov.w	fp, #0
 80095e0:	f8c5 b000 	str.w	fp, [r5]
				AngularAcceleration = 0;
 80095e4:	f8ca b000 	str.w	fp, [sl]
				TargetVelocity[BODY] = v_turn;
 80095e8:	60be      	str	r6, [r7, #8]
		while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80095ea:	6820      	ldr	r0, [r4, #0]
 80095ec:	6863      	ldr	r3, [r4, #4]
 80095ee:	4418      	add	r0, r3
 80095f0:	f7fe fed0 	bl	8008394 <__aeabi_i2d>
 80095f4:	4642      	mov	r2, r8
 80095f6:	464b      	mov	r3, r9
 80095f8:	f7ff f9a8 	bl	800894c <__aeabi_dcmplt>
 80095fc:	2800      	cmp	r0, #0
 80095fe:	d1ef      	bne.n	80095e0 <SlalomLeft+0xf0>
 8009600:	f8df c228 	ldr.w	ip, [pc, #552]	; 800982c <SlalomLeft+0x33c>
				////printf("1\r\n");
		}
	}


	float start_angle = Angle;
 8009604:	4b7f      	ldr	r3, [pc, #508]	; (8009804 <SlalomLeft+0x314>)
 8009606:	edd3 7a00 	vldr	s15, [r3]
	while(start_angle - ang1 < Angle)
 800960a:	ed93 7a00 	vldr	s14, [r3]
 800960e:	ee77 6ae8 	vsub.f32	s13, s15, s17
 8009612:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800961a:	d50a      	bpl.n	8009632 <SlalomLeft+0x142>
 800961c:	4f78      	ldr	r7, [pc, #480]	; (8009800 <SlalomLeft+0x310>)

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 800961e:	ed8a aa00 	vstr	s20, [sl]
			TargetVelocity[BODY] = v_turn;
 8009622:	60be      	str	r6, [r7, #8]
	while(start_angle - ang1 < Angle)
 8009624:	ed93 7a00 	vldr	s14, [r3]
 8009628:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800962c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009630:	dcf5      	bgt.n	800961e <SlalomLeft+0x12e>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009632:	2200      	movs	r2, #0
 8009634:	f8ca 2000 	str.w	r2, [sl]
	AngularLeapsity = 0;
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 8009638:	ee77 6ac8 	vsub.f32	s13, s15, s16
 800963c:	ed93 7a00 	vldr	s14, [r3]
	AngularLeapsity = 0;
 8009640:	f8cc 2000 	str.w	r2, [ip]
	while(start_angle - ang2 < Angle)
 8009644:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800964c:	d50a      	bpl.n	8009664 <SlalomLeft+0x174>
 800964e:	4f6c      	ldr	r7, [pc, #432]	; (8009800 <SlalomLeft+0x310>)
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009650:	682a      	ldr	r2, [r5, #0]
 8009652:	602a      	str	r2, [r5, #0]
			TargetVelocity[BODY] = v_turn;
 8009654:	60be      	str	r6, [r7, #8]
	while(start_angle - ang2 < Angle)
 8009656:	ed93 7a00 	vldr	s14, [r3]
 800965a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800965e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009662:	dcf5      	bgt.n	8009650 <SlalomLeft+0x160>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 8009664:	ee77 7aea 	vsub.f32	s15, s15, s21
 8009668:	ed93 7a00 	vldr	s14, [r3]
 800966c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009674:	d51b      	bpl.n	80096ae <SlalomLeft+0x1be>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009676:	ed8a 9a00 	vstr	s18, [sl]
			if(TargetAngularV > 0)
 800967a:	ed95 7a00 	vldr	s14, [r5]
 800967e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009686:	dc6e      	bgt.n	8009766 <SlalomLeft+0x276>
 8009688:	4f5d      	ldr	r7, [pc, #372]	; (8009800 <SlalomLeft+0x310>)
 800968a:	e008      	b.n	800969e <SlalomLeft+0x1ae>
			AngularAcceleration = -alpha_turn;
 800968c:	ed8a 9a00 	vstr	s18, [sl]
			if(TargetAngularV > 0)
 8009690:	ed95 7a00 	vldr	s14, [r5]
 8009694:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800969c:	dc63      	bgt.n	8009766 <SlalomLeft+0x276>
			{
				TargetAngularV = 0;
				break;
			}
			TargetVelocity[BODY] = v_turn;
 800969e:	60be      	str	r6, [r7, #8]
	while( start_angle - ang3 < Angle)
 80096a0:	ed93 7a00 	vldr	s14, [r3]
 80096a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ac:	dcee      	bgt.n	800968c <SlalomLeft+0x19c>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 80096ae:	ed9f 8a56 	vldr	s16, [pc, #344]	; 8009808 <SlalomLeft+0x318>
	AngularLeapsity = 0;
	TargetAngularV = 0;
	Calc = SearchOrFast;
 80096b2:	4b56      	ldr	r3, [pc, #344]	; (800980c <SlalomLeft+0x31c>)
	AngularAcceleration = 0;
 80096b4:	ed8a 8a00 	vstr	s16, [sl]
 80096b8:	ee79 7aa9 	vadd.f32	s15, s19, s19
	TargetAngularV = 0;
 80096bc:	ed85 8a00 	vstr	s16, [r5]
	Calc = SearchOrFast;
 80096c0:	4f53      	ldr	r7, [pc, #332]	; (8009810 <SlalomLeft+0x320>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	603b      	str	r3, [r7, #0]
 80096c6:	ee17 0a90 	vmov	r0, s15
 80096ca:	f7fe fe75 	bl	80083b8 <__aeabi_f2d>
 80096ce:	a342      	add	r3, pc, #264	; (adr r3, 80097d8 <SlalomLeft+0x2e8>)
 80096d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d4:	f7fe fff2 	bl	80086bc <__aeabi_ddiv>
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 80096d8:	f8d4 b000 	ldr.w	fp, [r4]
 80096dc:	f8d4 a004 	ldr.w	sl, [r4, #4]
 80096e0:	4680      	mov	r8, r0
 80096e2:	eb0b 000a 	add.w	r0, fp, sl
 80096e6:	4689      	mov	r9, r1
 80096e8:	f7fe fe54 	bl	8008394 <__aeabi_i2d>
 80096ec:	4602      	mov	r2, r0
 80096ee:	460b      	mov	r3, r1
 80096f0:	4640      	mov	r0, r8
 80096f2:	4649      	mov	r1, r9
 80096f4:	f7fe fd02 	bl	80080fc <__adddf3>
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
			TargetVelocity[BODY] = v_turn;
 80096f8:	f8df a104 	ldr.w	sl, [pc, #260]	; 8009800 <SlalomLeft+0x310>
 80096fc:	4680      	mov	r8, r0
 80096fe:	4689      	mov	r9, r1
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009700:	e005      	b.n	800970e <SlalomLeft+0x21e>
			TargetAngularV = 0;
 8009702:	ed85 8a00 	vstr	s16, [r5]
			TargetVelocity[BODY] = v_turn;
 8009706:	f8ca 6008 	str.w	r6, [sl, #8]
			//printf("2\r\n");
			if(Calc == 0)
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	b30b      	cbz	r3, 8009752 <SlalomLeft+0x262>
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800970e:	6820      	ldr	r0, [r4, #0]
 8009710:	6863      	ldr	r3, [r4, #4]
 8009712:	4418      	add	r0, r3
 8009714:	f7fe fe3e 	bl	8008394 <__aeabi_i2d>
 8009718:	4642      	mov	r2, r8
 800971a:	464b      	mov	r3, r9
 800971c:	f7ff f916 	bl	800894c <__aeabi_dcmplt>
 8009720:	2800      	cmp	r0, #0
 8009722:	d1ee      	bne.n	8009702 <SlalomLeft+0x212>
				//UpdateWalkMap();
				//
				Calc = 1;
			}
	}
	TargetAngle += -90*M_PI/180;
 8009724:	4d3b      	ldr	r5, [pc, #236]	; (8009814 <SlalomLeft+0x324>)
 8009726:	6828      	ldr	r0, [r5, #0]
 8009728:	f7fe fe46 	bl	80083b8 <__aeabi_f2d>
 800972c:	a32c      	add	r3, pc, #176	; (adr r3, 80097e0 <SlalomLeft+0x2f0>)
 800972e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009732:	f7fe fce1 	bl	80080f8 <__aeabi_dsub>
 8009736:	f7ff f98f 	bl	8008a58 <__aeabi_d2f>
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 800973a:	4a37      	ldr	r2, [pc, #220]	; (8009818 <SlalomLeft+0x328>)
	TargetAngle += -90*M_PI/180;
 800973c:	6028      	str	r0, [r5, #0]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 800973e:	ecbd 8b06 	vpop	{d8-d10}
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009742:	68a3      	ldr	r3, [r4, #8]
 8009744:	6890      	ldr	r0, [r2, #8]
 8009746:	6891      	ldr	r1, [r2, #8]
 8009748:	1a1b      	subs	r3, r3, r0
 800974a:	440b      	add	r3, r1
 800974c:	6093      	str	r3, [r2, #8]
}
 800974e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				wall_set();//
 8009752:	f000 feab 	bl	800a4ac <wall_set>
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009756:	2107      	movs	r1, #7
 8009758:	4608      	mov	r0, r1
 800975a:	2201      	movs	r2, #1
 800975c:	f000 ff52 	bl	800a604 <make_map>
				Calc = 1;
 8009760:	2301      	movs	r3, #1
 8009762:	603b      	str	r3, [r7, #0]
 8009764:	e7d3      	b.n	800970e <SlalomLeft+0x21e>
				TargetAngularV = 0;
 8009766:	2300      	movs	r3, #0
 8009768:	602b      	str	r3, [r5, #0]
				break;
 800976a:	e7a0      	b.n	80096ae <SlalomLeft+0x1be>
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 800976c:	4b2b      	ldr	r3, [pc, #172]	; (800981c <SlalomLeft+0x32c>)
 800976e:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 800982c <SlalomLeft+0x33c>
 8009772:	ed93 7a00 	vldr	s14, [r3]
 8009776:	ed93 6a03 	vldr	s12, [r3, #12]
 800977a:	f8dc 1000 	ldr.w	r1, [ip]
 800977e:	4d1f      	ldr	r5, [pc, #124]	; (80097fc <SlalomLeft+0x30c>)
 8009780:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 8009828 <SlalomLeft+0x338>
 8009784:	eddf 7a26 	vldr	s15, [pc, #152]	; 8009820 <SlalomLeft+0x330>
 8009788:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009824 <SlalomLeft+0x334>
			TargetVelocity[BODY] = v_turn;
 800978c:	481c      	ldr	r0, [pc, #112]	; (8009800 <SlalomLeft+0x310>)
			TargetAngularV = 0;
 800978e:	2300      	movs	r3, #0
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 8009790:	2200      	movs	r2, #0
 8009792:	e005      	b.n	80097a0 <SlalomLeft+0x2b0>
			TargetAngularV = 0;
 8009794:	602b      	str	r3, [r5, #0]
			AngularLeapsity = 0;
 8009796:	4619      	mov	r1, r3
			AngularAcceleration = 0;
 8009798:	f8ca 3000 	str.w	r3, [sl]
 800979c:	2201      	movs	r2, #1
			TargetVelocity[BODY] = v_turn;
 800979e:	6086      	str	r6, [r0, #8]
		while(Photo[FL] < 200 || Photo[FR] < 250/**/)
 80097a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097a8:	d4f4      	bmi.n	8009794 <SlalomLeft+0x2a4>
 80097aa:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80097ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097b2:	d4ef      	bmi.n	8009794 <SlalomLeft+0x2a4>
 80097b4:	2a00      	cmp	r2, #0
 80097b6:	f43f af25 	beq.w	8009604 <SlalomLeft+0x114>
 80097ba:	f8cc 1000 	str.w	r1, [ip]
 80097be:	e721      	b.n	8009604 <SlalomLeft+0x114>
 80097c0:	f8df c068 	ldr.w	ip, [pc, #104]	; 800982c <SlalomLeft+0x33c>
 80097c4:	4d0d      	ldr	r5, [pc, #52]	; (80097fc <SlalomLeft+0x30c>)
 80097c6:	f8df a060 	ldr.w	sl, [pc, #96]	; 8009828 <SlalomLeft+0x338>
 80097ca:	e71b      	b.n	8009604 <SlalomLeft+0x114>
 80097cc:	f3af 8000 	nop.w
 80097d0:	54442d18 	.word	0x54442d18
 80097d4:	400921fb 	.word	0x400921fb
 80097d8:	23ca2666 	.word	0x23ca2666
 80097dc:	3f509268 	.word	0x3f509268
 80097e0:	54442d18 	.word	0x54442d18
 80097e4:	3ff921fb 	.word	0x3ff921fb
 80097e8:	20008a78 	.word	0x20008a78
 80097ec:	2000899c 	.word	0x2000899c
 80097f0:	20000004 	.word	0x20000004
 80097f4:	20008984 	.word	0x20008984
 80097f8:	40668000 	.word	0x40668000
 80097fc:	20008964 	.word	0x20008964
 8009800:	20008954 	.word	0x20008954
 8009804:	20007f30 	.word	0x20007f30
 8009808:	00000000 	.word	0x00000000
 800980c:	20008bf0 	.word	0x20008bf0
 8009810:	20008bf4 	.word	0x20008bf4
 8009814:	20007f40 	.word	0x20007f40
 8009818:	200089b8 	.word	0x200089b8
 800981c:	200089c4 	.word	0x200089c4
 8009820:	43480000 	.word	0x43480000
 8009824:	437a0000 	.word	0x437a0000
 8009828:	20007f34 	.word	0x20007f34
 800982c:	20007f38 	.word	0x20007f38

08009830 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
//	Pos.Act = accel;
//	ControlWall();
	TargetAngularV = 0;
 8009830:	4a39      	ldr	r2, [pc, #228]	; (8009918 <Accel+0xe8>)
	additional_speed = explore_speed - CurrentVelocity[BODY];
	//printf("%f,%f,%f\r\n",additional_speed,explore_speed,CurrentVelocity[BODY]);
	// =  - 
	//0
	 //TotalPulse[BODY];
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009832:	eddf 7a3a 	vldr	s15, [pc, #232]	; 800991c <Accel+0xec>
{
 8009836:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	TargetAngularV = 0;
 800983a:	2100      	movs	r1, #0
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800983c:	4b38      	ldr	r3, [pc, #224]	; (8009920 <Accel+0xf0>)
	TargetAngularV = 0;
 800983e:	6011      	str	r1, [r2, #0]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 8009840:	ed93 7a02 	vldr	s14, [r3, #8]
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009844:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 8009930 <Accel+0x100>
 8009848:	4d36      	ldr	r5, [pc, #216]	; (8009924 <Accel+0xf4>)
 800984a:	4e37      	ldr	r6, [pc, #220]	; (8009928 <Accel+0xf8>)
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800984c:	ee70 0ac7 	vsub.f32	s1, s1, s14
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009850:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009854:	ee60 7aa7 	vmul.f32	s15, s1, s15
//	WallWarn();
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 8009858:	ee10 0a10 	vmov	r0, s0
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 800985c:	ee67 7aa0 	vmul.f32	s15, s15, s1
 8009860:	ee87 7a80 	vdiv.f32	s14, s15, s0
 8009864:	ed8b 7a00 	vstr	s14, [fp]
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 8009868:	f7fe fda6 	bl	80083b8 <__aeabi_f2d>
 800986c:	a326      	add	r3, pc, #152	; (adr r3, 8009908 <Accel+0xd8>)
 800986e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009872:	f7fe ff23 	bl	80086bc <__aeabi_ddiv>
 8009876:	f7ff f8a7 	bl	80089c8 <__aeabi_d2iz>
 800987a:	4604      	mov	r4, r0
	//45mm90mm15000
	//90mm060000
	//printf("");
	_Bool wall_cut = false;
	//ChangeLED(1);
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800987c:	e020      	b.n	80098c0 <Accel+0x90>
	{
		//printf("%d, %d, %d, %f, %f, %d, %f, %f, %d, %f, %f\r\n", TotalPulse[BODY], target_pulse, KeepPulse[BODY], TargetVelocity[BODY], Acceleration, VelocityLeftOut ,TargetVelocity[LEFT], CurrentVelocity[LEFT], Pid[L_VELO_PID].out, Pid[L_VELO_PID].KP,Pid[L_VELO_PID].KI);
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800987e:	f7fe fd89 	bl	8008394 <__aeabi_i2d>
 8009882:	a323      	add	r3, pc, #140	; (adr r3, 8009910 <Accel+0xe0>)
 8009884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009888:	f7fe fdee 	bl	8008468 <__aeabi_dmul>
 800988c:	f8d5 a008 	ldr.w	sl, [r5, #8]
 8009890:	68b7      	ldr	r7, [r6, #8]
 8009892:	4680      	mov	r8, r0
 8009894:	4650      	mov	r0, sl
 8009896:	4689      	mov	r9, r1
 8009898:	f7fe fd7c 	bl	8008394 <__aeabi_i2d>
 800989c:	4602      	mov	r2, r0
 800989e:	460b      	mov	r3, r1
 80098a0:	4640      	mov	r0, r8
 80098a2:	4649      	mov	r1, r9
 80098a4:	f7fe fc2a 	bl	80080fc <__adddf3>
 80098a8:	4680      	mov	r8, r0
 80098aa:	4638      	mov	r0, r7
 80098ac:	4689      	mov	r9, r1
 80098ae:	f7fe fd71 	bl	8008394 <__aeabi_i2d>
 80098b2:	4602      	mov	r2, r0
 80098b4:	460b      	mov	r3, r1
 80098b6:	4640      	mov	r0, r8
 80098b8:	4649      	mov	r1, r9
 80098ba:	f7ff f847 	bl	800894c <__aeabi_dcmplt>
 80098be:	b9b0      	cbnz	r0, 80098ee <Accel+0xbe>
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 80098c0:	68ab      	ldr	r3, [r5, #8]
 80098c2:	68b2      	ldr	r2, [r6, #8]
 80098c4:	4423      	add	r3, r4
 80098c6:	4293      	cmp	r3, r2
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 80098c8:	4620      	mov	r0, r4
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 80098ca:	dcd8      	bgt.n	800987e <Accel+0x4e>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 80098cc:	2300      	movs	r3, #0
 80098ce:	f8cb 3000 	str.w	r3, [fp]
	//
	wall_cut = false;
//	ChangeLED(0);
	KeepPulse[BODY] += target_pulse;
 80098d2:	68ab      	ldr	r3, [r5, #8]
 80098d4:	4423      	add	r3, r4
 80098d6:	60ab      	str	r3, [r5, #8]
	KeepPulse[LEFT] += target_pulse/2;
 80098d8:	682b      	ldr	r3, [r5, #0]
 80098da:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 80098de:	1064      	asrs	r4, r4, #1
 80098e0:	4423      	add	r3, r4
 80098e2:	602b      	str	r3, [r5, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 80098e4:	686b      	ldr	r3, [r5, #4]
 80098e6:	441c      	add	r4, r3
 80098e8:	606c      	str	r4, [r5, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 80098ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 80098ee:	4b0f      	ldr	r3, [pc, #60]	; (800992c <Accel+0xfc>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d1e4      	bne.n	80098c0 <Accel+0x90>
			updateRealSearch();
 80098f6:	f003 fcff 	bl	800d2f8 <updateRealSearch>
			Calc = 1;
 80098fa:	4a0c      	ldr	r2, [pc, #48]	; (800992c <Accel+0xfc>)
 80098fc:	2301      	movs	r3, #1
 80098fe:	6013      	str	r3, [r2, #0]
 8009900:	e7de      	b.n	80098c0 <Accel+0x90>
 8009902:	bf00      	nop
 8009904:	f3af 8000 	nop.w
 8009908:	23ca2666 	.word	0x23ca2666
 800990c:	3f509268 	.word	0x3f509268
 8009910:	9999999a 	.word	0x9999999a
 8009914:	3fe99999 	.word	0x3fe99999
 8009918:	20008964 	.word	0x20008964
 800991c:	3a83126f 	.word	0x3a83126f
 8009920:	20008990 	.word	0x20008990
 8009924:	200089b8 	.word	0x200089b8
 8009928:	20008984 	.word	0x20008984
 800992c:	20008bf4 	.word	0x20008bf4
 8009930:	20007f2c 	.word	0x20007f2c
 8009934:	00000000 	.word	0x00000000

08009938 <Decel>:
void Decel(float dec_distance, float end_speed)
{
 8009938:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
//	Pos.Act = decel;
	float down_speed=0;
	down_speed = CurrentVelocity[BODY] - end_speed;
 800993c:	4b4c      	ldr	r3, [pc, #304]	; (8009a70 <Decel+0x138>)
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800993e:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8009a74 <Decel+0x13c>
	down_speed = CurrentVelocity[BODY] - end_speed;
 8009942:	ed93 7a02 	vldr	s14, [r3, #8]
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009946:	4b4c      	ldr	r3, [pc, #304]	; (8009a78 <Decel+0x140>)
 8009948:	f8df a148 	ldr.w	sl, [pc, #328]	; 8009a94 <Decel+0x15c>
 800994c:	4d4b      	ldr	r5, [pc, #300]	; (8009a7c <Decel+0x144>)
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800994e:	4e4c      	ldr	r6, [pc, #304]	; (8009a80 <Decel+0x148>)
	down_speed = CurrentVelocity[BODY] - end_speed;
 8009950:	ee37 7a60 	vsub.f32	s14, s14, s1
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009954:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009958:	ee67 7a27 	vmul.f32	s15, s14, s15
{
 800995c:	ed2d 8b04 	vpush	{d8-d9}
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009960:	ee67 7a87 	vmul.f32	s15, s15, s14
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 8009964:	ee10 0a10 	vmov	r0, s0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009968:	ee87 7a80 	vdiv.f32	s14, s15, s0
{
 800996c:	eef0 8a60 	vmov.f32	s17, s1
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009970:	eef1 7a47 	vneg.f32	s15, s14
 8009974:	edc3 7a00 	vstr	s15, [r3]
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 8009978:	f7fe fd1e 	bl	80083b8 <__aeabi_f2d>
 800997c:	a338      	add	r3, pc, #224	; (adr r3, 8009a60 <Decel+0x128>)
 800997e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009982:	f7fe fe9b 	bl	80086bc <__aeabi_ddiv>
 8009986:	f7ff f81f 	bl	80089c8 <__aeabi_d2iz>
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800998a:	ed9f 9a3e 	vldr	s18, [pc, #248]	; 8009a84 <Decel+0x14c>
 800998e:	4607      	mov	r7, r0
 8009990:	4b3d      	ldr	r3, [pc, #244]	; (8009a88 <Decel+0x150>)
 8009992:	ed93 8a03 	vldr	s16, [r3, #12]
 8009996:	edd3 7a00 	vldr	s15, [r3]
 800999a:	ee38 8a27 	vadd.f32	s16, s16, s15
 800999e:	e02c      	b.n	80099fa <Decel+0xc2>
 80099a0:	68ab      	ldr	r3, [r5, #8]
 80099a2:	68b2      	ldr	r2, [r6, #8]
 80099a4:	443b      	add	r3, r7
 80099a6:	4293      	cmp	r3, r2
 80099a8:	dd2d      	ble.n	8009a06 <Decel+0xce>
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocity[BODY] <= end_speed)
 80099aa:	edda 7a02 	vldr	s15, [sl, #8]
 80099ae:	eef4 7ae8 	vcmpe.f32	s15, s17
 80099b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099b6:	d940      	bls.n	8009a3a <Decel+0x102>
			Acceleration = 0;
			TargetAngularV = 0;
			AngularAcceleration = 0;
			break;
		}
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 80099b8:	f7fe fcec 	bl	8008394 <__aeabi_i2d>
 80099bc:	a32a      	add	r3, pc, #168	; (adr r3, 8009a68 <Decel+0x130>)
 80099be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c2:	f7fe fd51 	bl	8008468 <__aeabi_dmul>
 80099c6:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80099ca:	68b4      	ldr	r4, [r6, #8]
 80099cc:	4680      	mov	r8, r0
 80099ce:	4658      	mov	r0, fp
 80099d0:	4689      	mov	r9, r1
 80099d2:	f7fe fcdf 	bl	8008394 <__aeabi_i2d>
 80099d6:	4602      	mov	r2, r0
 80099d8:	460b      	mov	r3, r1
 80099da:	4640      	mov	r0, r8
 80099dc:	4649      	mov	r1, r9
 80099de:	f7fe fb8d 	bl	80080fc <__adddf3>
 80099e2:	4680      	mov	r8, r0
 80099e4:	4620      	mov	r0, r4
 80099e6:	4689      	mov	r9, r1
 80099e8:	f7fe fcd4 	bl	8008394 <__aeabi_i2d>
 80099ec:	4602      	mov	r2, r0
 80099ee:	460b      	mov	r3, r1
 80099f0:	4640      	mov	r0, r8
 80099f2:	4649      	mov	r1, r9
 80099f4:	f7fe ffaa 	bl	800894c <__aeabi_dcmplt>
 80099f8:	bb68      	cbnz	r0, 8009a56 <Decel+0x11e>
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 80099fa:	eeb4 8ac9 	vcmpe.f32	s16, s18
 80099fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 8009a02:	4638      	mov	r0, r7
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 8009a04:	d4cc      	bmi.n	80099a0 <Decel+0x68>
 8009a06:	4921      	ldr	r1, [pc, #132]	; (8009a8c <Decel+0x154>)
 8009a08:	4a21      	ldr	r2, [pc, #132]	; (8009a90 <Decel+0x158>)
 8009a0a:	463c      	mov	r4, r7
			PIDChangeFlag( A_VELO_PID , 1);

		}
	}
	TargetVelocity[BODY] = end_speed;
	Acceleration = 0;
 8009a0c:	481a      	ldr	r0, [pc, #104]	; (8009a78 <Decel+0x140>)
	TargetVelocity[BODY] = end_speed;
 8009a0e:	edca 8a02 	vstr	s17, [sl, #8]
	Acceleration = 0;
 8009a12:	2300      	movs	r3, #0
 8009a14:	6003      	str	r3, [r0, #0]
	TargetAngularV = 0;
 8009a16:	600b      	str	r3, [r1, #0]
	AngularAcceleration = 0;
 8009a18:	6013      	str	r3, [r2, #0]
	//ChangeLED(2);
	KeepPulse[BODY] += target_pulse;
 8009a1a:	68ab      	ldr	r3, [r5, #8]
 8009a1c:	4423      	add	r3, r4
 8009a1e:	60ab      	str	r3, [r5, #8]
	KeepPulse[LEFT] += target_pulse/2;
 8009a20:	682b      	ldr	r3, [r5, #0]
 8009a22:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8009a26:	1064      	asrs	r4, r4, #1
 8009a28:	4423      	add	r3, r4
	KeepPulse[RIGHT] += target_pulse/2;


}
 8009a2a:	ecbd 8b04 	vpop	{d8-d9}
	KeepPulse[LEFT] += target_pulse/2;
 8009a2e:	602b      	str	r3, [r5, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 8009a30:	686b      	ldr	r3, [r5, #4]
 8009a32:	441c      	add	r4, r3
 8009a34:	606c      	str	r4, [r5, #4]
}
 8009a36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ChangeLED(7);
 8009a3a:	2007      	movs	r0, #7
 8009a3c:	f004 f9d0 	bl	800dde0 <ChangeLED>
			TargetAngularV = 0;
 8009a40:	4912      	ldr	r1, [pc, #72]	; (8009a8c <Decel+0x154>)
			AngularAcceleration = 0;
 8009a42:	4a13      	ldr	r2, [pc, #76]	; (8009a90 <Decel+0x158>)
			Acceleration = 0;
 8009a44:	480c      	ldr	r0, [pc, #48]	; (8009a78 <Decel+0x140>)
			TargetVelocity[BODY] = end_speed;
 8009a46:	edca 8a02 	vstr	s17, [sl, #8]
			Acceleration = 0;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	6003      	str	r3, [r0, #0]
 8009a4e:	463c      	mov	r4, r7
			TargetAngularV = 0;
 8009a50:	600b      	str	r3, [r1, #0]
			AngularAcceleration = 0;
 8009a52:	6013      	str	r3, [r2, #0]
			break;
 8009a54:	e7da      	b.n	8009a0c <Decel+0xd4>
			PIDChangeFlag( A_VELO_PID , 1);
 8009a56:	2101      	movs	r1, #1
 8009a58:	2000      	movs	r0, #0
 8009a5a:	f004 fe79 	bl	800e750 <PIDChangeFlag>
 8009a5e:	e797      	b.n	8009990 <Decel+0x58>
 8009a60:	23ca2666 	.word	0x23ca2666
 8009a64:	3f509268 	.word	0x3f509268
 8009a68:	cccccccd 	.word	0xcccccccd
 8009a6c:	3fe4cccc 	.word	0x3fe4cccc
 8009a70:	20008990 	.word	0x20008990
 8009a74:	3a83126f 	.word	0x3a83126f
 8009a78:	20007f2c 	.word	0x20007f2c
 8009a7c:	200089b8 	.word	0x200089b8
 8009a80:	20008984 	.word	0x20008984
 8009a84:	456d8000 	.word	0x456d8000
 8009a88:	200089c4 	.word	0x200089c4
 8009a8c:	20008964 	.word	0x20008964
 8009a90:	20007f34 	.word	0x20007f34
 8009a94:	20008954 	.word	0x20008954

08009a98 <GoStraight>:
	Pid[wall_ctrl].flag = 0;
	TargetAngularV = 0;
	return 45;
}
void GoStraight(float move_distance,  float explore_speed, int accel_or_decel)
{
 8009a98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//explore_speed += accel;

	//
	//90
	//int keep_pulse = TotalPulse[BODY];
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009a9c:	ee70 7a00 	vadd.f32	s15, s0, s0
{
 8009aa0:	ed2d 8b02 	vpush	{d8}
 8009aa4:	4604      	mov	r4, r0
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009aa6:	ee17 0a90 	vmov	r0, s15
{
 8009aaa:	eeb0 8a40 	vmov.f32	s16, s0
 8009aae:	eef0 8a60 	vmov.f32	s17, s1
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009ab2:	f7fe fc81 	bl	80083b8 <__aeabi_f2d>
 8009ab6:	a38c      	add	r3, pc, #560	; (adr r3, 8009ce8 <GoStraight+0x250>)
 8009ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009abc:	f7fe fdfe 	bl	80086bc <__aeabi_ddiv>
 8009ac0:	f7fe ff82 	bl	80089c8 <__aeabi_d2iz>

	if(accel_or_decel == 1) //
 8009ac4:	2c01      	cmp	r4, #1
 8009ac6:	f000 808e 	beq.w	8009be6 <GoStraight+0x14e>
		//explore_speed += AddVelocity;
		VelocityMax = true;

		Accel( move_distance , explore_speed);	//	//explore
	}
	else if(accel_or_decel == -1) //. 
 8009aca:	3401      	adds	r4, #1
 8009acc:	4683      	mov	fp, r0
 8009ace:	f000 8099 	beq.w	8009c04 <GoStraight+0x16c>
 8009ad2:	4c7f      	ldr	r4, [pc, #508]	; (8009cd0 <GoStraight+0x238>)
 8009ad4:	4d7f      	ldr	r5, [pc, #508]	; (8009cd4 <GoStraight+0x23c>)
//		Pos.Act = straight;
//		WallSafe();
//		ControlWall();
//		Calc = SearchOrFast;
		_Bool wall_cut=false;
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009ad6:	68a3      	ldr	r3, [r4, #8]
 8009ad8:	68aa      	ldr	r2, [r5, #8]
 8009ada:	445b      	add	r3, fp
 8009adc:	4293      	cmp	r3, r2
		{
			//45mm
			//ControlWall();
			// <=   
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 8009ade:	4658      	mov	r0, fp
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009ae0:	dd55      	ble.n	8009b8e <GoStraight+0xf6>
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 8009ae2:	f7fe fc57 	bl	8008394 <__aeabi_i2d>
 8009ae6:	68a6      	ldr	r6, [r4, #8]
 8009ae8:	4681      	mov	r9, r0
 8009aea:	4630      	mov	r0, r6
 8009aec:	468a      	mov	sl, r1
 8009aee:	f7fe fc51 	bl	8008394 <__aeabi_i2d>
 8009af2:	a373      	add	r3, pc, #460	; (adr r3, 8009cc0 <GoStraight+0x228>)
 8009af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af8:	4606      	mov	r6, r0
 8009afa:	460f      	mov	r7, r1
 8009afc:	4648      	mov	r0, r9
 8009afe:	4651      	mov	r1, sl
 8009b00:	f7fe fcb2 	bl	8008468 <__aeabi_dmul>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4630      	mov	r0, r6
 8009b0a:	4639      	mov	r1, r7
 8009b0c:	f7fe faf6 	bl	80080fc <__adddf3>
 8009b10:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8009b14:	4606      	mov	r6, r0
 8009b16:	4640      	mov	r0, r8
 8009b18:	460f      	mov	r7, r1
 8009b1a:	f7fe fc3b 	bl	8008394 <__aeabi_i2d>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	460b      	mov	r3, r1
 8009b22:	4630      	mov	r0, r6
 8009b24:	4639      	mov	r1, r7
 8009b26:	f7fe ff11 	bl	800894c <__aeabi_dcmplt>
 8009b2a:	2800      	cmp	r0, #0
 8009b2c:	d156      	bne.n	8009bdc <GoStraight+0x144>
//				PIDChangeFlag(D_WALL_PID, 0);
				PIDChangeFlag( A_VELO_PID , 1);
				//TotalPulseKeepPulse
			}

			if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 8009b2e:	68a0      	ldr	r0, [r4, #8]
 8009b30:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8009b34:	f7fe fc2e 	bl	8008394 <__aeabi_i2d>
 8009b38:	a363      	add	r3, pc, #396	; (adr r3, 8009cc8 <GoStraight+0x230>)
 8009b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3e:	4606      	mov	r6, r0
 8009b40:	460f      	mov	r7, r1
 8009b42:	4648      	mov	r0, r9
 8009b44:	4651      	mov	r1, sl
 8009b46:	f7fe fc8f 	bl	8008468 <__aeabi_dmul>
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	460b      	mov	r3, r1
 8009b4e:	4630      	mov	r0, r6
 8009b50:	4639      	mov	r1, r7
 8009b52:	f7fe fad3 	bl	80080fc <__adddf3>
 8009b56:	4606      	mov	r6, r0
 8009b58:	4640      	mov	r0, r8
 8009b5a:	460f      	mov	r7, r1
 8009b5c:	f7fe fc1a 	bl	8008394 <__aeabi_i2d>
 8009b60:	4602      	mov	r2, r0
 8009b62:	460b      	mov	r3, r1
 8009b64:	4630      	mov	r0, r6
 8009b66:	4639      	mov	r1, r7
 8009b68:	f7fe fef0 	bl	800894c <__aeabi_dcmplt>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	d0b2      	beq.n	8009ad6 <GoStraight+0x3e>
 8009b70:	4b59      	ldr	r3, [pc, #356]	; (8009cd8 <GoStraight+0x240>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d1ae      	bne.n	8009ad6 <GoStraight+0x3e>
			{
//				wall_set();//
//				//
//				make_map(Pos.TargetX, Pos.TargetY, 0x01);
				updateRealSearch();
 8009b78:	f003 fbbe 	bl	800d2f8 <updateRealSearch>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009b7c:	4a56      	ldr	r2, [pc, #344]	; (8009cd8 <GoStraight+0x240>)
 8009b7e:	2301      	movs	r3, #1
 8009b80:	6013      	str	r3, [r2, #0]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009b82:	68a3      	ldr	r3, [r4, #8]
 8009b84:	68aa      	ldr	r2, [r5, #8]
 8009b86:	445b      	add	r3, fp
 8009b88:	4293      	cmp	r3, r2
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 8009b8a:	4658      	mov	r0, fp
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009b8c:	dca9      	bgt.n	8009ae2 <GoStraight+0x4a>
	//		{
	//			Acceleration = 0;
	//		}
		}
		wall_cut = false;
		Acceleration = 0;
 8009b8e:	4b53      	ldr	r3, [pc, #332]	; (8009cdc <GoStraight+0x244>)
 8009b90:	2200      	movs	r2, #0
 8009b92:	601a      	str	r2, [r3, #0]
		KeepPulse[BODY] += target_pulse;
 8009b94:	68a3      	ldr	r3, [r4, #8]
 8009b96:	445b      	add	r3, fp
 8009b98:	60a3      	str	r3, [r4, #8]
		KeepPulse[LEFT] += target_pulse*0.5f;
 8009b9a:	ed94 7a00 	vldr	s14, [r4]
 8009b9e:	ee07 ba90 	vmov	s15, fp
 8009ba2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009ba6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009baa:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8009bae:	eea7 7aa6 	vfma.f32	s14, s15, s13

	//U

	//

}
 8009bb2:	ecbd 8b02 	vpop	{d8}
		KeepPulse[LEFT] += target_pulse*0.5f;
 8009bb6:	eebd 7ac7 	vcvt.s32.f32	s14, s14
	ChangeLED(0);
 8009bba:	2000      	movs	r0, #0
		KeepPulse[LEFT] += target_pulse*0.5f;
 8009bbc:	ed84 7a00 	vstr	s14, [r4]
		KeepPulse[RIGHT] += target_pulse*0.5f;
 8009bc0:	ed94 7a01 	vldr	s14, [r4, #4]
 8009bc4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009bc8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8009bcc:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8009bd0:	edc4 7a01 	vstr	s15, [r4, #4]
}
 8009bd4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ChangeLED(0);
 8009bd8:	f004 b902 	b.w	800dde0 <ChangeLED>
				PIDChangeFlag( A_VELO_PID , 1);
 8009bdc:	2101      	movs	r1, #1
 8009bde:	2000      	movs	r0, #0
 8009be0:	f004 fdb6 	bl	800e750 <PIDChangeFlag>
 8009be4:	e7a3      	b.n	8009b2e <GoStraight+0x96>
		VelocityMax = true;
 8009be6:	4b3e      	ldr	r3, [pc, #248]	; (8009ce0 <GoStraight+0x248>)
		Accel( move_distance , explore_speed);	//	//explore
 8009be8:	eef0 0a68 	vmov.f32	s1, s17
 8009bec:	eeb0 0a48 	vmov.f32	s0, s16
		VelocityMax = true;
 8009bf0:	701c      	strb	r4, [r3, #0]
		Accel( move_distance , explore_speed);	//	//explore
 8009bf2:	f7ff fe1d 	bl	8009830 <Accel>
}
 8009bf6:	ecbd 8b02 	vpop	{d8}
	ChangeLED(0);
 8009bfa:	2000      	movs	r0, #0
}
 8009bfc:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ChangeLED(0);
 8009c00:	f004 b8ee 	b.w	800dde0 <ChangeLED>
		VelocityMax = false;
 8009c04:	4b36      	ldr	r3, [pc, #216]	; (8009ce0 <GoStraight+0x248>)
 8009c06:	4c32      	ldr	r4, [pc, #200]	; (8009cd0 <GoStraight+0x238>)
 8009c08:	4d32      	ldr	r5, [pc, #200]	; (8009cd4 <GoStraight+0x23c>)
			if(Calc == 0)//
 8009c0a:	4e33      	ldr	r6, [pc, #204]	; (8009cd8 <GoStraight+0x240>)
		Decel( move_distance*0.75f, explore_speed); //0.8
 8009c0c:	eeb6 0a08 	vmov.f32	s0, #104	; 0x3f400000  0.750
 8009c10:	eef0 0a68 	vmov.f32	s1, s17
		VelocityMax = false;
 8009c14:	2200      	movs	r2, #0
		Decel( move_distance*0.75f, explore_speed); //0.8
 8009c16:	ee28 0a00 	vmul.f32	s0, s16, s0
		VelocityMax = false;
 8009c1a:	701a      	strb	r2, [r3, #0]
		Decel( move_distance*0.75f, explore_speed); //0.8
 8009c1c:	f7ff fe8c 	bl	8009938 <Decel>
		ChangeLED(6);
 8009c20:	2006      	movs	r0, #6
 8009c22:	f004 f8dd 	bl	800dde0 <ChangeLED>
 8009c26:	ee07 ba90 	vmov	s15, fp
 8009c2a:	eef8 8ae7 	vcvt.f32.s32	s17, s15
 8009c2e:	eeb5 8a00 	vmov.f32	s16, #80	; 0x3e800000  0.250
 8009c32:	ee28 8a88 	vmul.f32	s16, s17, s16
				Calc = 1;
 8009c36:	2701      	movs	r7, #1
		while( ( KeepPulse[BODY] +(target_pulse*0.25f)) > ( TotalPulse[BODY]) ) //0.2
 8009c38:	e001      	b.n	8009c3e <GoStraight+0x1a6>
			if(Calc == 0)//
 8009c3a:	6833      	ldr	r3, [r6, #0]
 8009c3c:	b3cb      	cbz	r3, 8009cb2 <GoStraight+0x21a>
		while( ( KeepPulse[BODY] +(target_pulse*0.25f)) > ( TotalPulse[BODY]) ) //0.2
 8009c3e:	edd4 7a02 	vldr	s15, [r4, #8]
 8009c42:	ed95 7a02 	vldr	s14, [r5, #8]
 8009c46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c4a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009c4e:	ee77 7a88 	vadd.f32	s15, s15, s16
 8009c52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c5a:	dcee      	bgt.n	8009c3a <GoStraight+0x1a2>
		KeepPulse[BODY] += target_pulse*0.2f;
 8009c5c:	edd4 7a02 	vldr	s15, [r4, #8]
 8009c60:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8009ce4 <GoStraight+0x24c>
 8009c64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c68:	ee28 7a87 	vmul.f32	s14, s17, s14
		KeepPulse[LEFT] += target_pulse*0.2f*0.5f;
 8009c6c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
		KeepPulse[BODY] += target_pulse*0.2f;
 8009c70:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8009c74:	ecbd 8b02 	vpop	{d8}
		KeepPulse[BODY] += target_pulse*0.2f;
 8009c78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	ChangeLED(0);
 8009c7c:	2000      	movs	r0, #0
		KeepPulse[BODY] += target_pulse*0.2f;
 8009c7e:	edc4 7a02 	vstr	s15, [r4, #8]
		KeepPulse[LEFT] += target_pulse*0.2f*0.5f;
 8009c82:	edd4 7a00 	vldr	s15, [r4]
 8009c86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c8a:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009c8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009c92:	edc4 7a00 	vstr	s15, [r4]
		KeepPulse[RIGHT] += target_pulse*0.2f*0.5f;
 8009c96:	edd4 7a01 	vldr	s15, [r4, #4]
 8009c9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c9e:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009ca2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009ca6:	edc4 7a01 	vstr	s15, [r4, #4]
}
 8009caa:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ChangeLED(0);
 8009cae:	f004 b897 	b.w	800dde0 <ChangeLED>
				updateRealSearch();
 8009cb2:	f003 fb21 	bl	800d2f8 <updateRealSearch>
				Calc = 1;
 8009cb6:	6037      	str	r7, [r6, #0]
 8009cb8:	e7c1      	b.n	8009c3e <GoStraight+0x1a6>
 8009cba:	bf00      	nop
 8009cbc:	f3af 8000 	nop.w
 8009cc0:	9999999a 	.word	0x9999999a
 8009cc4:	3fd99999 	.word	0x3fd99999
 8009cc8:	9999999a 	.word	0x9999999a
 8009ccc:	3fe99999 	.word	0x3fe99999
 8009cd0:	200089b8 	.word	0x200089b8
 8009cd4:	20008984 	.word	0x20008984
 8009cd8:	20008bf4 	.word	0x20008bf4
 8009cdc:	20007f2c 	.word	0x20007f2c
 8009ce0:	20008a76 	.word	0x20008a76
 8009ce4:	3e4ccccd 	.word	0x3e4ccccd
 8009ce8:	23ca2666 	.word	0x23ca2666
 8009cec:	3f509268 	.word	0x3f509268

08009cf0 <TurnRight>:
void TurnRight(char mode)
{
	//

	switch( mode )
 8009cf0:	2853      	cmp	r0, #83	; 0x53
 8009cf2:	d02f      	beq.n	8009d54 <TurnRight+0x64>
 8009cf4:	2854      	cmp	r0, #84	; 0x54
 8009cf6:	d12c      	bne.n	8009d52 <TurnRight+0x62>
{
 8009cf8:	b508      	push	{r3, lr}
	{
	case 'T' :

		Decel(45, 0);
 8009cfa:	eddf 0a17 	vldr	s1, [pc, #92]	; 8009d58 <TurnRight+0x68>
 8009cfe:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8009d5c <TurnRight+0x6c>
 8009d02:	f7ff fe19 	bl	8009938 <Decel>
		WaitStopAndReset();
 8009d06:	f7ff f883 	bl	8008e10 <WaitStopAndReset>
		ChangeLED(5);
 8009d0a:	2005      	movs	r0, #5
 8009d0c:	f004 f868 	bl	800dde0 <ChangeLED>
		//AjustCenter();
		EmitterOFF();
 8009d10:	f004 f858 	bl	800ddc4 <EmitterOFF>
		PIDChangeFlag(A_VELO_PID, 0);
 8009d14:	2100      	movs	r1, #0
 8009d16:	4608      	mov	r0, r1
 8009d18:	f004 fd1a 	bl	800e750 <PIDChangeFlag>
		Rotate( 90 , 2*M_PI);//1.5
 8009d1c:	eddf 0a10 	vldr	s1, [pc, #64]	; 8009d60 <TurnRight+0x70>
 8009d20:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8009d64 <TurnRight+0x74>
 8009d24:	f7ff f8b4 	bl	8008e90 <Rotate>
		ChangeLED(0);
 8009d28:	2000      	movs	r0, #0
 8009d2a:	f004 f859 	bl	800dde0 <ChangeLED>
		//RotateTest(90);

//		float acc = AjustCenter();
		EmitterON();
 8009d2e:	f004 f83b 	bl	800dda8 <EmitterON>

//		PIDReset(L_VELO_PID);
//		PIDReset(R_VELO_PID);
//		PIDReset(A_VELO_PID);
		HAL_Delay(100);
 8009d32:	2064      	movs	r0, #100	; 0x64
 8009d34:	f005 f808 	bl	800ed48 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 8009d38:	2101      	movs	r1, #1
 8009d3a:	2000      	movs	r0, #0
 8009d3c:	f004 fd08 	bl	800e750 <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 8009d40:	4b09      	ldr	r3, [pc, #36]	; (8009d68 <TurnRight+0x78>)
 8009d42:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8009d5c <TurnRight+0x6c>
 8009d46:	edd3 0a00 	vldr	s1, [r3]
	default :
		break;
	}


}
 8009d4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Accel(45, ExploreVelocity);
 8009d4e:	f7ff bd6f 	b.w	8009830 <Accel>
 8009d52:	4770      	bx	lr
		SlalomRight();
 8009d54:	f7ff ba34 	b.w	80091c0 <SlalomRight>
 8009d58:	00000000 	.word	0x00000000
 8009d5c:	42340000 	.word	0x42340000
 8009d60:	40c90fdb 	.word	0x40c90fdb
 8009d64:	42b40000 	.word	0x42b40000
 8009d68:	20008a78 	.word	0x20008a78

08009d6c <TurnLeft>:
	//
	//
	//
	//

	switch( mode )
 8009d6c:	2853      	cmp	r0, #83	; 0x53
 8009d6e:	d02c      	beq.n	8009dca <TurnLeft+0x5e>
 8009d70:	2854      	cmp	r0, #84	; 0x54
 8009d72:	d129      	bne.n	8009dc8 <TurnLeft+0x5c>
{
 8009d74:	b508      	push	{r3, lr}
	{
	case 'T' :
		//
		Decel(45, 0);
 8009d76:	eddf 0a16 	vldr	s1, [pc, #88]	; 8009dd0 <TurnLeft+0x64>
 8009d7a:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8009dd4 <TurnLeft+0x68>
 8009d7e:	f7ff fddb 	bl	8009938 <Decel>
		WaitStopAndReset();
 8009d82:	f7ff f845 	bl	8008e10 <WaitStopAndReset>
		//ChangeLED(5);

		//AjustCenter();
		EmitterOFF();
 8009d86:	f004 f81d 	bl	800ddc4 <EmitterOFF>
		PIDChangeFlag(A_VELO_PID, 0);
 8009d8a:	2100      	movs	r1, #0
 8009d8c:	4608      	mov	r0, r1
 8009d8e:	f004 fcdf 	bl	800e750 <PIDChangeFlag>
		Rotate( 90 , -2*M_PI);//-1.5
 8009d92:	eddf 0a11 	vldr	s1, [pc, #68]	; 8009dd8 <TurnLeft+0x6c>
 8009d96:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8009ddc <TurnLeft+0x70>
 8009d9a:	f7ff f879 	bl	8008e90 <Rotate>
		//RotateTest(-90);
//		PIDReset(L_VELO_PID);
//		PIDReset(R_VELO_PID);
//		PIDReset(A_VELO_PID);
		EmitterON();
 8009d9e:	f004 f803 	bl	800dda8 <EmitterON>
		HAL_Delay(100);
 8009da2:	2064      	movs	r0, #100	; 0x64
 8009da4:	f004 ffd0 	bl	800ed48 <HAL_Delay>
//		float acc = AjustCenter();
		HAL_Delay(100);
 8009da8:	2064      	movs	r0, #100	; 0x64
 8009daa:	f004 ffcd 	bl	800ed48 <HAL_Delay>

		PIDChangeFlag( A_VELO_PID , 1);
 8009dae:	2101      	movs	r1, #1
 8009db0:	2000      	movs	r0, #0
 8009db2:	f004 fccd 	bl	800e750 <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 8009db6:	4b0a      	ldr	r3, [pc, #40]	; (8009de0 <TurnLeft+0x74>)
 8009db8:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8009dd4 <TurnLeft+0x68>
 8009dbc:	edd3 0a00 	vldr	s1, [r3]
		break;
	default :
		break;
	}

}
 8009dc0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Accel(45, ExploreVelocity);
 8009dc4:	f7ff bd34 	b.w	8009830 <Accel>
 8009dc8:	4770      	bx	lr
		SlalomLeft();
 8009dca:	f7ff bb91 	b.w	80094f0 <SlalomLeft>
 8009dce:	bf00      	nop
 8009dd0:	00000000 	.word	0x00000000
 8009dd4:	42340000 	.word	0x42340000
 8009dd8:	c0c90fdb 	.word	0xc0c90fdb
 8009ddc:	42b40000 	.word	0x42b40000
 8009de0:	20008a78 	.word	0x20008a78

08009de4 <GoBack>:
void GoBack()
{
 8009de4:	b538      	push	{r3, r4, r5, lr}
 8009de6:	ed2d 8b04 	vpush	{d8-d9}
	//
	Decel(45, 0);
 8009dea:	ed9f 8a1c 	vldr	s16, [pc, #112]	; 8009e5c <GoBack+0x78>
 8009dee:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8009e60 <GoBack+0x7c>

	Rotate(180, 2*M_PI);// //
	EmitterON();

#else
	Pos.Dir = right;
 8009df2:	4c1c      	ldr	r4, [pc, #112]	; (8009e64 <GoBack+0x80>)
	PIDChangeFlag(A_VELO_PID, 0);
	Rotate(90, 2*M_PI);// //
 8009df4:	ed9f 9a1c 	vldr	s18, [pc, #112]	; 8009e68 <GoBack+0x84>
 8009df8:	eddf 8a1c 	vldr	s17, [pc, #112]	; 8009e6c <GoBack+0x88>
	Decel(45, 0);
 8009dfc:	eeb0 0a48 	vmov.f32	s0, s16
 8009e00:	f7ff fd9a 	bl	8009938 <Decel>
	WaitStopAndReset();
 8009e04:	f7ff f804 	bl	8008e10 <WaitStopAndReset>
	ChangeLED(5);
 8009e08:	2005      	movs	r0, #5
 8009e0a:	f003 ffe9 	bl	800dde0 <ChangeLED>
	PIDChangeFlag(A_VELO_PID, 0);
 8009e0e:	2100      	movs	r1, #0
 8009e10:	4608      	mov	r0, r1
	Pos.Dir = right;
 8009e12:	2501      	movs	r5, #1
 8009e14:	7125      	strb	r5, [r4, #4]
	PIDChangeFlag(A_VELO_PID, 0);
 8009e16:	f004 fc9b 	bl	800e750 <PIDChangeFlag>
	Rotate(90, 2*M_PI);// //
 8009e1a:	eef0 0a49 	vmov.f32	s1, s18
 8009e1e:	eeb0 0a68 	vmov.f32	s0, s17
 8009e22:	f7ff f835 	bl	8008e90 <Rotate>
	//acc = AjustCenter();
	Pos.Dir = right;
	Rotate(90, 2*M_PI);
 8009e26:	eef0 0a49 	vmov.f32	s1, s18
 8009e2a:	eeb0 0a68 	vmov.f32	s0, s17
	Pos.Dir = right;
 8009e2e:	7125      	strb	r5, [r4, #4]
	Rotate(90, 2*M_PI);
 8009e30:	f7ff f82e 	bl	8008e90 <Rotate>
	PIDChangeFlag(A_VELO_PID, 1);
 8009e34:	4629      	mov	r1, r5
 8009e36:	2000      	movs	r0, #0
 8009e38:	f004 fc8a 	bl	800e750 <PIDChangeFlag>
	Pos.Dir = back;
 8009e3c:	2303      	movs	r3, #3
#endif

	//acc = AjustCenter();
//	/Angle = TargetAngle;

	HAL_Delay(200);
 8009e3e:	20c8      	movs	r0, #200	; 0xc8
	Pos.Dir = back;
 8009e40:	7123      	strb	r3, [r4, #4]
	HAL_Delay(200);
 8009e42:	f004 ff81 	bl	800ed48 <HAL_Delay>

	Accel(45, ExploreVelocity);
 8009e46:	eeb0 0a48 	vmov.f32	s0, s16
	//

}
 8009e4a:	ecbd 8b04 	vpop	{d8-d9}
	Accel(45, ExploreVelocity);
 8009e4e:	4b08      	ldr	r3, [pc, #32]	; (8009e70 <GoBack+0x8c>)
 8009e50:	edd3 0a00 	vldr	s1, [r3]
}
 8009e54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	Accel(45, ExploreVelocity);
 8009e58:	f7ff bcea 	b.w	8009830 <Accel>
 8009e5c:	42340000 	.word	0x42340000
 8009e60:	00000000 	.word	0x00000000
 8009e64:	20000004 	.word	0x20000004
 8009e68:	40c90fdb 	.word	0x40c90fdb
 8009e6c:	42b40000 	.word	0x42b40000
 8009e70:	20008a78 	.word	0x20008a78
 8009e74:	00000000 	.word	0x00000000

08009e78 <Explore_IT>:
	//40.5ms
}


void Explore_IT()
{
 8009e78:	b570      	push	{r4, r5, r6, lr}

//*-----------------*/

	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009e7a:	4c83      	ldr	r4, [pc, #524]	; (800a088 <Explore_IT+0x210>)
 8009e7c:	4983      	ldr	r1, [pc, #524]	; (800a08c <Explore_IT+0x214>)
 8009e7e:	6a60      	ldr	r0, [r4, #36]	; 0x24
	TIM3->CNT = INITIAL_PULSE;
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e80:	4a83      	ldr	r2, [pc, #524]	; (800a090 <Explore_IT+0x218>)
	TIM4->CNT = INITIAL_PULSE;

	// mm/s
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e82:	eddf 7a84 	vldr	s15, [pc, #528]	; 800a094 <Explore_IT+0x21c>
 8009e86:	4d84      	ldr	r5, [pc, #528]	; (800a098 <Explore_IT+0x220>)
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009e88:	f247 532f 	movw	r3, #29999	; 0x752f
 8009e8c:	1a18      	subs	r0, r3, r0
 8009e8e:	6008      	str	r0, [r1, #0]
	TIM3->CNT = INITIAL_PULSE;
 8009e90:	6263      	str	r3, [r4, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e92:	6a54      	ldr	r4, [r2, #36]	; 0x24
	TIM4->CNT = INITIAL_PULSE;
 8009e94:	6253      	str	r3, [r2, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e96:	1b1b      	subs	r3, r3, r4
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009e98:	ee07 3a10 	vmov	s14, r3
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e9c:	ee06 0a90 	vmov	s13, r0
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009ea0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009ea4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009ea8:	ee27 7a27 	vmul.f32	s14, s14, s15
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009eac:	ee66 6aa7 	vmul.f32	s13, s13, s15
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009eb0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009eb4:	edc5 6a00 	vstr	s13, [r5]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009eb8:	ed85 7a01 	vstr	s14, [r5, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009ebc:	edd5 7a00 	vldr	s15, [r5]
 8009ec0:	ed95 7a01 	vldr	s14, [r5, #4]
//	}


	// mm/ms

	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009ec4:	4a75      	ldr	r2, [pc, #468]	; (800a09c <Explore_IT+0x224>)
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009ec6:	604b      	str	r3, [r1, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009ec8:	ee77 7a87 	vadd.f32	s15, s15, s14
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
    zg_last = zg_law;
	Angle += AngularV * T1;

#else
	Update_IMU(&AngularV, &Angle); //.
 8009ecc:	4974      	ldr	r1, [pc, #464]	; (800a0a0 <Explore_IT+0x228>)
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009ece:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009ed2:	edc5 7a02 	vstr	s15, [r5, #8]
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009ed6:	6814      	ldr	r4, [r2, #0]
 8009ed8:	4420      	add	r0, r4
 8009eda:	6010      	str	r0, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 8009edc:	6854      	ldr	r4, [r2, #4]
	Update_IMU(&AngularV, &Angle); //.
 8009ede:	4871      	ldr	r0, [pc, #452]	; (800a0a4 <Explore_IT+0x22c>)
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 8009ee0:	4423      	add	r3, r4
 8009ee2:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 8009ee4:	6813      	ldr	r3, [r2, #0]
 8009ee6:	6854      	ldr	r4, [r2, #4]
 8009ee8:	4423      	add	r3, r4
 8009eea:	6093      	str	r3, [r2, #8]
	Update_IMU(&AngularV, &Angle); //.
 8009eec:	f003 fe30 	bl	800db50 <Update_IMU>
#endif

	int wall_d =0,wall_l =0,wall_r =0,wall_f=0;
		int ang_out=0;

		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 8009ef0:	4b6d      	ldr	r3, [pc, #436]	; (800a0a8 <Explore_IT+0x230>)
 8009ef2:	791a      	ldrb	r2, [r3, #4]
 8009ef4:	b122      	cbz	r2, 8009f00 <Explore_IT+0x88>
 8009ef6:	799b      	ldrb	r3, [r3, #6]
 8009ef8:	2b06      	cmp	r3, #6
 8009efa:	d001      	beq.n	8009f00 <Explore_IT+0x88>
 8009efc:	2b03      	cmp	r3, #3
 8009efe:	d113      	bne.n	8009f28 <Explore_IT+0xb0>
		{
			if( Pid[A_VELO_PID].flag == 1 )
 8009f00:	4b6a      	ldr	r3, [pc, #424]	; (800a0ac <Explore_IT+0x234>)
 8009f02:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f04:	2a01      	cmp	r2, #1
 8009f06:	d06d      	beq.n	8009fe4 <Explore_IT+0x16c>
			{
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
				TargetAngularV = (float)ang_out;	//
			}
			else if( Pid[D_WALL_PID].flag == 1 )
 8009f08:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8009f0a:	2801      	cmp	r0, #1
 8009f0c:	d07c      	beq.n	800a008 <Explore_IT+0x190>
			{
				wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
				TargetAngularV = (float)wall_d*0.001;//0.002 
			}
			else if( Pid[L_WALL_PID].flag == 1 )
 8009f0e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8009f12:	2a01      	cmp	r2, #1
 8009f14:	d04a      	beq.n	8009fac <Explore_IT+0x134>
			{
				wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
				TargetAngularV = (float)wall_l*0.001;//0.002 

			}
			else if( Pid[R_WALL_PID].flag == 1 )
 8009f16:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8009f1a:	2a01      	cmp	r2, #1
 8009f1c:	f000 80a4 	beq.w	800a068 <Explore_IT+0x1f0>
			{
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
				TargetAngularV = (float)wall_r*0.001;//0.002 
			}
			else if( Pid[F_WALL_PID].flag == 1)
 8009f20:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8009f24:	2b01      	cmp	r3, #1
 8009f26:	d07b      	beq.n	800a020 <Explore_IT+0x1a8>
 8009f28:	4b61      	ldr	r3, [pc, #388]	; (800a0b0 <Explore_IT+0x238>)
 8009f2a:	4c62      	ldr	r4, [pc, #392]	; (800a0b4 <Explore_IT+0x23c>)

				//TargetVelocity[BODY] = 0.1*PIDControl( FD_WALL_PID,   Photo[FR]+Photo[FL],4000);
			}
		}

	TargetVelocity[BODY] += Acceleration;
 8009f2c:	4962      	ldr	r1, [pc, #392]	; (800a0b8 <Explore_IT+0x240>)
	//AngularAcceleration += AngularLeapsity;
	TargetAngularV += AngularAcceleration;
 8009f2e:	4a63      	ldr	r2, [pc, #396]	; (800a0bc <Explore_IT+0x244>)
	TargetVelocity[BODY] += Acceleration;
 8009f30:	ed91 7a00 	vldr	s14, [r1]
 8009f34:	edd4 7a02 	vldr	s15, [r4, #8]
	//TargetAngularV += AngularAcceleration;
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009f38:	eddf 6a61 	vldr	s13, [pc, #388]	; 800a0c0 <Explore_IT+0x248>
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f3c:	4e61      	ldr	r6, [pc, #388]	; (800a0c4 <Explore_IT+0x24c>)
	TargetVelocity[BODY] += Acceleration;
 8009f3e:	ee77 7a87 	vadd.f32	s15, s15, s14
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009f42:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
	TargetVelocity[BODY] += Acceleration;
 8009f46:	edc4 7a02 	vstr	s15, [r4, #8]
	TargetAngularV += AngularAcceleration;
 8009f4a:	ed92 7a00 	vldr	s14, [r2]
 8009f4e:	edd3 7a00 	vldr	s15, [r3]
 8009f52:	ee77 7a87 	vadd.f32	s15, s15, s14
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f56:	2004      	movs	r0, #4
	TargetAngularV += AngularAcceleration;
 8009f58:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009f5c:	edd4 7a02 	vldr	s15, [r4, #8]
 8009f60:	ed93 7a00 	vldr	s14, [r3]
 8009f64:	ee26 7ac7 	vnmul.f32	s14, s13, s14
 8009f68:	eee7 7a06 	vfma.f32	s15, s14, s12
 8009f6c:	edc4 7a01 	vstr	s15, [r4, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 8009f70:	ed93 7a00 	vldr	s14, [r3]
 8009f74:	edd4 7a01 	vldr	s15, [r4, #4]
 8009f78:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009f7c:	edc4 7a00 	vstr	s15, [r4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f80:	ed94 0a00 	vldr	s0, [r4]
 8009f84:	edd5 0a00 	vldr	s1, [r5]
 8009f88:	f004 fc36 	bl	800e7f8 <PIDControl>
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009f8c:	ed94 0a01 	vldr	s0, [r4, #4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f90:	6030      	str	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009f92:	edd5 0a01 	vldr	s1, [r5, #4]
 8009f96:	2005      	movs	r0, #5
 8009f98:	f004 fc2e 	bl	800e7f8 <PIDControl>
 8009f9c:	4b4a      	ldr	r3, [pc, #296]	; (800a0c8 <Explore_IT+0x250>)
 8009f9e:	4601      	mov	r1, r0

	//
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 8009fa0:	6830      	ldr	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009fa2:	6019      	str	r1, [r3, #0]

}
 8009fa4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 8009fa8:	f004 b80e 	b.w	800dfc8 <Motor_Switch>
				wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
 8009fac:	4a47      	ldr	r2, [pc, #284]	; (800a0cc <Explore_IT+0x254>)
 8009fae:	4b48      	ldr	r3, [pc, #288]	; (800a0d0 <Explore_IT+0x258>)
 8009fb0:	edd2 0a02 	vldr	s1, [r2, #8]
 8009fb4:	ed93 0a02 	vldr	s0, [r3, #8]
 8009fb8:	4c3e      	ldr	r4, [pc, #248]	; (800a0b4 <Explore_IT+0x23c>)
 8009fba:	2002      	movs	r0, #2
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 8009fbc:	f004 fc1c 	bl	800e7f8 <PIDControl>
				TargetAngularV = (float)wall_r*0.001;//0.002 
 8009fc0:	ee07 0a90 	vmov	s15, r0
 8009fc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009fc8:	ee17 0a90 	vmov	r0, s15
 8009fcc:	f7fe f9f4 	bl	80083b8 <__aeabi_f2d>
 8009fd0:	a32b      	add	r3, pc, #172	; (adr r3, 800a080 <Explore_IT+0x208>)
 8009fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd6:	f7fe fa47 	bl	8008468 <__aeabi_dmul>
 8009fda:	f7fe fd3d 	bl	8008a58 <__aeabi_d2f>
 8009fde:	4b34      	ldr	r3, [pc, #208]	; (800a0b0 <Explore_IT+0x238>)
 8009fe0:	6018      	str	r0, [r3, #0]
 8009fe2:	e7a3      	b.n	8009f2c <Explore_IT+0xb4>
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 8009fe4:	4a3b      	ldr	r2, [pc, #236]	; (800a0d4 <Explore_IT+0x25c>)
 8009fe6:	4b2e      	ldr	r3, [pc, #184]	; (800a0a0 <Explore_IT+0x228>)
 8009fe8:	ed92 0a00 	vldr	s0, [r2]
 8009fec:	4c31      	ldr	r4, [pc, #196]	; (800a0b4 <Explore_IT+0x23c>)
 8009fee:	edd3 0a00 	vldr	s1, [r3]
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 8009ff2:	2000      	movs	r0, #0
 8009ff4:	f004 fc00 	bl	800e7f8 <PIDControl>
				TargetAngularV = (float)ang_out;
 8009ff8:	ee07 0a90 	vmov	s15, r0
 8009ffc:	4b2c      	ldr	r3, [pc, #176]	; (800a0b0 <Explore_IT+0x238>)
 8009ffe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a002:	edc3 7a00 	vstr	s15, [r3]
 800a006:	e791      	b.n	8009f2c <Explore_IT+0xb4>
				wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
 800a008:	4b31      	ldr	r3, [pc, #196]	; (800a0d0 <Explore_IT+0x258>)
 800a00a:	4a33      	ldr	r2, [pc, #204]	; (800a0d8 <Explore_IT+0x260>)
 800a00c:	edd3 0a01 	vldr	s1, [r3, #4]
 800a010:	edd2 7a00 	vldr	s15, [r2]
 800a014:	ed93 0a02 	vldr	s0, [r3, #8]
 800a018:	4c26      	ldr	r4, [pc, #152]	; (800a0b4 <Explore_IT+0x23c>)
 800a01a:	ee70 0aa7 	vadd.f32	s1, s1, s15
 800a01e:	e7cd      	b.n	8009fbc <Explore_IT+0x144>
				wall_f = PIDControl( F_WALL_PID,   4000, (	(Photo[FR]+Photo[FL])));
 800a020:	4b2b      	ldr	r3, [pc, #172]	; (800a0d0 <Explore_IT+0x258>)
 800a022:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 800a0dc <Explore_IT+0x264>
 800a026:	edd3 7a00 	vldr	s15, [r3]
 800a02a:	edd3 0a03 	vldr	s1, [r3, #12]
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800a02e:	4c21      	ldr	r4, [pc, #132]	; (800a0b4 <Explore_IT+0x23c>)
				wall_f = PIDControl( F_WALL_PID,   4000, (	(Photo[FR]+Photo[FL])));
 800a030:	ee70 0aa7 	vadd.f32	s1, s1, s15
 800a034:	2008      	movs	r0, #8
 800a036:	f004 fbdf 	bl	800e7f8 <PIDControl>
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800a03a:	ee07 0a90 	vmov	s15, r0
 800a03e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a042:	ee17 0a90 	vmov	r0, s15
 800a046:	f7fe f9b7 	bl	80083b8 <__aeabi_f2d>
 800a04a:	a30d      	add	r3, pc, #52	; (adr r3, 800a080 <Explore_IT+0x208>)
 800a04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a050:	f7fe fa0a 	bl	8008468 <__aeabi_dmul>
 800a054:	f7fe fd00 	bl	8008a58 <__aeabi_d2f>
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800a058:	4a1e      	ldr	r2, [pc, #120]	; (800a0d4 <Explore_IT+0x25c>)
 800a05a:	4b11      	ldr	r3, [pc, #68]	; (800a0a0 <Explore_IT+0x228>)
				TargetVelocity[BODY] = (float)wall_f*0.001;
 800a05c:	60a0      	str	r0, [r4, #8]
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800a05e:	ed92 0a00 	vldr	s0, [r2]
 800a062:	edd3 0a00 	vldr	s1, [r3]
 800a066:	e7c4      	b.n	8009ff2 <Explore_IT+0x17a>
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 800a068:	4a19      	ldr	r2, [pc, #100]	; (800a0d0 <Explore_IT+0x258>)
 800a06a:	4b18      	ldr	r3, [pc, #96]	; (800a0cc <Explore_IT+0x254>)
 800a06c:	edd2 0a01 	vldr	s1, [r2, #4]
 800a070:	ed93 0a01 	vldr	s0, [r3, #4]
 800a074:	4c0f      	ldr	r4, [pc, #60]	; (800a0b4 <Explore_IT+0x23c>)
 800a076:	2003      	movs	r0, #3
 800a078:	e7a0      	b.n	8009fbc <Explore_IT+0x144>
 800a07a:	bf00      	nop
 800a07c:	f3af 8000 	nop.w
 800a080:	d2f1a9fc 	.word	0xd2f1a9fc
 800a084:	3f50624d 	.word	0x3f50624d
 800a088:	40000400 	.word	0x40000400
 800a08c:	20008b40 	.word	0x20008b40
 800a090:	40000800 	.word	0x40000800
 800a094:	3f8177cd 	.word	0x3f8177cd
 800a098:	20008990 	.word	0x20008990
 800a09c:	20008984 	.word	0x20008984
 800a0a0:	20007f30 	.word	0x20007f30
 800a0a4:	20007f3c 	.word	0x20007f3c
 800a0a8:	20000004 	.word	0x20000004
 800a0ac:	20008030 	.word	0x20008030
 800a0b0:	20008964 	.word	0x20008964
 800a0b4:	20008954 	.word	0x20008954
 800a0b8:	20007f2c 	.word	0x20007f2c
 800a0bc:	20007f34 	.word	0x20007f34
 800a0c0:	4209999a 	.word	0x4209999a
 800a0c4:	20008a7c 	.word	0x20008a7c
 800a0c8:	20008a98 	.word	0x20008a98
 800a0cc:	20008a84 	.word	0x20008a84
 800a0d0:	200089c4 	.word	0x200089c4
 800a0d4:	20007f40 	.word	0x20007f40
 800a0d8:	20008978 	.word	0x20008978
 800a0dc:	457a0000 	.word	0x457a0000

0800a0e0 <WritingFree_IT>:
void WritingFree_IT()
{
 800a0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800a0e4:	f8df c1ec 	ldr.w	ip, [pc, #492]	; 800a2d4 <WritingFree_IT+0x1f4>
 800a0e8:	4967      	ldr	r1, [pc, #412]	; (800a288 <WritingFree_IT+0x1a8>)
 800a0ea:	f8dc 6024 	ldr.w	r6, [ip, #36]	; 0x24
	TIM3->CNT = INITIAL_PULSE;
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a0ee:	4867      	ldr	r0, [pc, #412]	; (800a28c <WritingFree_IT+0x1ac>)
	TIM4->CNT = INITIAL_PULSE;

	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a0f0:	eddf 6a67 	vldr	s13, [pc, #412]	; 800a290 <WritingFree_IT+0x1b0>
 800a0f4:	4d67      	ldr	r5, [pc, #412]	; (800a294 <WritingFree_IT+0x1b4>)
//			velodebug_flag = 0;
//		}
//
//	}
	// mm/ms
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800a0f6:	4a68      	ldr	r2, [pc, #416]	; (800a298 <WritingFree_IT+0x1b8>)
	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a0f8:	4f68      	ldr	r7, [pc, #416]	; (800a29c <WritingFree_IT+0x1bc>)
			}
		}
#endif

	AngularAcceleration += AngularLeapsity;
	TargetVelocity[BODY] += Acceleration;
 800a0fa:	4c69      	ldr	r4, [pc, #420]	; (800a2a0 <WritingFree_IT+0x1c0>)
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800a0fc:	f247 532f 	movw	r3, #29999	; 0x752f
 800a100:	1b9e      	subs	r6, r3, r6
{
 800a102:	ed2d 8b02 	vpush	{d8}
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800a106:	600e      	str	r6, [r1, #0]
	TIM3->CNT = INITIAL_PULSE;
 800a108:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a10c:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
	TIM4->CNT = INITIAL_PULSE;
 800a110:	6243      	str	r3, [r0, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a112:	eba3 030c 	sub.w	r3, r3, ip
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a116:	ee07 3a90 	vmov	s15, r3
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a11a:	ee07 6a10 	vmov	s14, r6
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a11e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a122:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a126:	ee67 7aa6 	vmul.f32	s15, s15, s13
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a12a:	ee27 7a26 	vmul.f32	s14, s14, s13
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a12e:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a132:	ed85 7a00 	vstr	s14, [r5]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a136:	edc5 7a01 	vstr	s15, [r5, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a13a:	edd5 7a00 	vldr	s15, [r5]
 800a13e:	ed95 7a01 	vldr	s14, [r5, #4]
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a142:	604b      	str	r3, [r1, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a144:	ee77 7a87 	vadd.f32	s15, s15, s14
	ZGyro = ReadIMU(0x37, 0x38);
 800a148:	2138      	movs	r1, #56	; 0x38
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a14a:	ee67 7aa8 	vmul.f32	s15, s15, s17
	ZGyro = ReadIMU(0x37, 0x38);
 800a14e:	2037      	movs	r0, #55	; 0x37
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a150:	edc5 7a02 	vstr	s15, [r5, #8]
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800a154:	f8d2 c000 	ldr.w	ip, [r2]
 800a158:	4466      	add	r6, ip
 800a15a:	6016      	str	r6, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800a15c:	6856      	ldr	r6, [r2, #4]
 800a15e:	4433      	add	r3, r6
 800a160:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800a162:	6813      	ldr	r3, [r2, #0]
 800a164:	6856      	ldr	r6, [r2, #4]
 800a166:	4433      	add	r3, r6
 800a168:	6093      	str	r3, [r2, #8]
	ZGyro = ReadIMU(0x37, 0x38);
 800a16a:	f003 fc7b 	bl	800da64 <ReadIMU>
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a16e:	4b4d      	ldr	r3, [pc, #308]	; (800a2a4 <WritingFree_IT+0x1c4>)
 800a170:	4a4d      	ldr	r2, [pc, #308]	; (800a2a8 <WritingFree_IT+0x1c8>)
 800a172:	edd3 7a00 	vldr	s15, [r3]
	ZGyro = ReadIMU(0x37, 0x38);
 800a176:	4b4d      	ldr	r3, [pc, #308]	; (800a2ac <WritingFree_IT+0x1cc>)
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a178:	ed92 8a00 	vldr	s16, [r2]
	ZGyro = ReadIMU(0x37, 0x38);
 800a17c:	ed83 0a00 	vstr	s0, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a180:	ee30 0a67 	vsub.f32	s0, s0, s15
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a184:	6838      	ldr	r0, [r7, #0]
	TargetAngularV += AngularAcceleration;

	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a186:	4e4a      	ldr	r6, [pc, #296]	; (800a2b0 <WritingFree_IT+0x1d0>)
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a188:	ee20 8a08 	vmul.f32	s16, s0, s16
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a18c:	f7fe f914 	bl	80083b8 <__aeabi_f2d>
 800a190:	a339      	add	r3, pc, #228	; (adr r3, 800a278 <WritingFree_IT+0x198>)
 800a192:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a196:	f7fe f967 	bl	8008468 <__aeabi_dmul>
 800a19a:	4680      	mov	r8, r0
 800a19c:	ee18 0a10 	vmov	r0, s16
 800a1a0:	4689      	mov	r9, r1
 800a1a2:	f7fe f909 	bl	80083b8 <__aeabi_f2d>
 800a1a6:	a336      	add	r3, pc, #216	; (adr r3, 800a280 <WritingFree_IT+0x1a0>)
 800a1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ac:	f7fe f95c 	bl	8008468 <__aeabi_dmul>
 800a1b0:	4602      	mov	r2, r0
 800a1b2:	460b      	mov	r3, r1
 800a1b4:	4640      	mov	r0, r8
 800a1b6:	4649      	mov	r1, r9
 800a1b8:	f7fd ffa0 	bl	80080fc <__adddf3>
 800a1bc:	f7fe fc4c 	bl	8008a58 <__aeabi_d2f>
	Angle += AngularV * T1;
 800a1c0:	493c      	ldr	r1, [pc, #240]	; (800a2b4 <WritingFree_IT+0x1d4>)
 800a1c2:	eddf 7a3d 	vldr	s15, [pc, #244]	; 800a2b8 <WritingFree_IT+0x1d8>
 800a1c6:	ed91 7a00 	vldr	s14, [r1]
	AngularAcceleration += AngularLeapsity;
 800a1ca:	4a3c      	ldr	r2, [pc, #240]	; (800a2bc <WritingFree_IT+0x1dc>)
 800a1cc:	4b3c      	ldr	r3, [pc, #240]	; (800a2c0 <WritingFree_IT+0x1e0>)
	TargetVelocity[BODY] += Acceleration;
 800a1ce:	f8df c108 	ldr.w	ip, [pc, #264]	; 800a2d8 <WritingFree_IT+0x1f8>
	AngularAcceleration += AngularLeapsity;
 800a1d2:	edd3 5a00 	vldr	s11, [r3]
	TargetAngularV += AngularAcceleration;
 800a1d6:	4b3b      	ldr	r3, [pc, #236]	; (800a2c4 <WritingFree_IT+0x1e4>)
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800a1d8:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800a2c8 <WritingFree_IT+0x1e8>
    zg_last = zg_law;
 800a1dc:	ed87 8a00 	vstr	s16, [r7]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a1e0:	ee06 0a10 	vmov	s12, r0
 800a1e4:	eeb1 6a46 	vneg.f32	s12, s12
	Angle += AngularV * T1;
 800a1e8:	eea6 7a27 	vfma.f32	s14, s12, s15
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a1ec:	4837      	ldr	r0, [pc, #220]	; (800a2cc <WritingFree_IT+0x1ec>)
 800a1ee:	ed80 6a00 	vstr	s12, [r0]
	Angle += AngularV * T1;
 800a1f2:	ed81 7a00 	vstr	s14, [r1]
	AngularAcceleration += AngularLeapsity;
 800a1f6:	edd2 7a00 	vldr	s15, [r2]
 800a1fa:	ee77 7aa5 	vadd.f32	s15, s15, s11
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a1fe:	2004      	movs	r0, #4
	AngularAcceleration += AngularLeapsity;
 800a200:	edc2 7a00 	vstr	s15, [r2]
	TargetVelocity[BODY] += Acceleration;
 800a204:	ed9c 7a00 	vldr	s14, [ip]
 800a208:	edd4 7a02 	vldr	s15, [r4, #8]
 800a20c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a210:	edc4 7a02 	vstr	s15, [r4, #8]
	TargetAngularV += AngularAcceleration;
 800a214:	ed92 7a00 	vldr	s14, [r2]
 800a218:	edd3 7a00 	vldr	s15, [r3]
 800a21c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a220:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800a224:	edd4 7a02 	vldr	s15, [r4, #8]
 800a228:	ed93 7a00 	vldr	s14, [r3]
 800a22c:	ee26 7ac7 	vnmul.f32	s14, s13, s14
 800a230:	eee7 7a28 	vfma.f32	s15, s14, s17
 800a234:	edc4 7a01 	vstr	s15, [r4, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800a238:	ed93 7a00 	vldr	s14, [r3]
 800a23c:	edd4 7a01 	vldr	s15, [r4, #4]
 800a240:	eee7 7a26 	vfma.f32	s15, s14, s13
 800a244:	edc4 7a00 	vstr	s15, [r4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a248:	ed94 0a00 	vldr	s0, [r4]
 800a24c:	edd5 0a00 	vldr	s1, [r5]
 800a250:	f004 fad2 	bl	800e7f8 <PIDControl>
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a254:	ed94 0a01 	vldr	s0, [r4, #4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800a258:	6030      	str	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a25a:	edd5 0a01 	vldr	s1, [r5, #4]
 800a25e:	2005      	movs	r0, #5
 800a260:	f004 faca 	bl	800e7f8 <PIDControl>

	Motor_Switch( VelocityLeftOut, VelocityRightOut );


}
 800a264:	ecbd 8b02 	vpop	{d8}
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800a268:	4b19      	ldr	r3, [pc, #100]	; (800a2d0 <WritingFree_IT+0x1f0>)
 800a26a:	4601      	mov	r1, r0
 800a26c:	6019      	str	r1, [r3, #0]
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800a26e:	6830      	ldr	r0, [r6, #0]
}
 800a270:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800a274:	f003 bea8 	b.w	800dfc8 <Motor_Switch>
 800a278:	7ae147ae 	.word	0x7ae147ae
 800a27c:	3fefae14 	.word	0x3fefae14
 800a280:	47ae147b 	.word	0x47ae147b
 800a284:	3f847ae1 	.word	0x3f847ae1
 800a288:	20008b40 	.word	0x20008b40
 800a28c:	40000800 	.word	0x40000800
 800a290:	3f8177cd 	.word	0x3f8177cd
 800a294:	20008990 	.word	0x20008990
 800a298:	20008984 	.word	0x20008984
 800a29c:	20007f28 	.word	0x20007f28
 800a2a0:	20008954 	.word	0x20008954
 800a2a4:	20007fec 	.word	0x20007fec
 800a2a8:	080193e0 	.word	0x080193e0
 800a2ac:	20007fdc 	.word	0x20007fdc
 800a2b0:	20008a7c 	.word	0x20008a7c
 800a2b4:	20007f30 	.word	0x20007f30
 800a2b8:	3a83126f 	.word	0x3a83126f
 800a2bc:	20007f34 	.word	0x20007f34
 800a2c0:	20007f38 	.word	0x20007f38
 800a2c4:	20008964 	.word	0x20008964
 800a2c8:	4209999a 	.word	0x4209999a
 800a2cc:	20007f3c 	.word	0x20007f3c
 800a2d0:	20008a98 	.word	0x20008a98
 800a2d4:	40000400 	.word	0x40000400
 800a2d8:	20007f2c 	.word	0x20007f2c

0800a2dc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if( htim == &htim1)
 800a2dc:	4b28      	ldr	r3, [pc, #160]	; (800a380 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800a2de:	4298      	cmp	r0, r3
{
 800a2e0:	b570      	push	{r4, r5, r6, lr}
 800a2e2:	4604      	mov	r4, r0
	if( htim == &htim1)
 800a2e4:	d003      	beq.n	800a2ee <HAL_TIM_PeriodElapsedCallback+0x12>
		default :
			break;
		}
	}

	if( htim == &htim8)
 800a2e6:	4b27      	ldr	r3, [pc, #156]	; (800a384 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800a2e8:	429c      	cmp	r4, r3
 800a2ea:	d012      	beq.n	800a312 <HAL_TIM_PeriodElapsedCallback+0x36>
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
	}
}
 800a2ec:	bd70      	pop	{r4, r5, r6, pc}
		switch(IT_mode){
 800a2ee:	4b26      	ldr	r3, [pc, #152]	; (800a388 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	2b06      	cmp	r3, #6
 800a2f4:	d030      	beq.n	800a358 <HAL_TIM_PeriodElapsedCallback+0x7c>
 800a2f6:	2b07      	cmp	r3, #7
 800a2f8:	d02b      	beq.n	800a352 <HAL_TIM_PeriodElapsedCallback+0x76>
 800a2fa:	2b05      	cmp	r3, #5
 800a2fc:	d1f3      	bne.n	800a2e6 <HAL_TIM_PeriodElapsedCallback+0xa>
			if(timer1 < 5000)
 800a2fe:	4d23      	ldr	r5, [pc, #140]	; (800a38c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800a300:	682a      	ldr	r2, [r5, #0]
 800a302:	f241 3387 	movw	r3, #4999	; 0x1387
 800a306:	429a      	cmp	r2, r3
 800a308:	dd29      	ble.n	800a35e <HAL_TIM_PeriodElapsedCallback+0x82>
			else t = 0;
 800a30a:	4b21      	ldr	r3, [pc, #132]	; (800a390 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800a30c:	2200      	movs	r2, #0
 800a30e:	601a      	str	r2, [r3, #0]
 800a310:	e7e9      	b.n	800a2e6 <HAL_TIM_PeriodElapsedCallback+0xa>
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a312:	4e20      	ldr	r6, [pc, #128]	; (800a394 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800a314:	4c20      	ldr	r4, [pc, #128]	; (800a398 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800a316:	6831      	ldr	r1, [r6, #0]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a318:	4d20      	ldr	r5, [pc, #128]	; (800a39c <HAL_TIM_PeriodElapsedCallback+0xc0>)
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a31a:	2200      	movs	r2, #0
 800a31c:	200a      	movs	r0, #10
 800a31e:	f003 feb7 	bl	800e090 <GetWallDataAverage>
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a322:	6871      	ldr	r1, [r6, #4]
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a324:	ed84 0a00 	vstr	s0, [r4]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a328:	2201      	movs	r2, #1
 800a32a:	200a      	movs	r0, #10
 800a32c:	f003 feb0 	bl	800e090 <GetWallDataAverage>
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a330:	6829      	ldr	r1, [r5, #0]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a332:	ed84 0a01 	vstr	s0, [r4, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a336:	2202      	movs	r2, #2
 800a338:	200a      	movs	r0, #10
 800a33a:	f003 fea9 	bl	800e090 <GetWallDataAverage>
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800a33e:	6869      	ldr	r1, [r5, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a340:	ed84 0a02 	vstr	s0, [r4, #8]
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800a344:	2203      	movs	r2, #3
 800a346:	200a      	movs	r0, #10
 800a348:	f003 fea2 	bl	800e090 <GetWallDataAverage>
 800a34c:	ed84 0a03 	vstr	s0, [r4, #12]
}
 800a350:	bd70      	pop	{r4, r5, r6, pc}
			WritingFree_IT();
 800a352:	f7ff fec5 	bl	800a0e0 <WritingFree_IT>
			break;
 800a356:	e7c6      	b.n	800a2e6 <HAL_TIM_PeriodElapsedCallback+0xa>
			Explore_IT();
 800a358:	f7ff fd8e 	bl	8009e78 <Explore_IT>
			break;
 800a35c:	e7c3      	b.n	800a2e6 <HAL_TIM_PeriodElapsedCallback+0xa>
				Update_IMU(&AngularV, &Angle);
 800a35e:	4e10      	ldr	r6, [pc, #64]	; (800a3a0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800a360:	4810      	ldr	r0, [pc, #64]	; (800a3a4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800a362:	4631      	mov	r1, r6
 800a364:	f003 fbf4 	bl	800db50 <Update_IMU>
				timer1 += t;
 800a368:	4b09      	ldr	r3, [pc, #36]	; (800a390 <HAL_TIM_PeriodElapsedCallback+0xb4>)
				debugVL[timer1] = Angle;
 800a36a:	6829      	ldr	r1, [r5, #0]
 800a36c:	4a0e      	ldr	r2, [pc, #56]	; (800a3a8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
				timer1 += t;
 800a36e:	681b      	ldr	r3, [r3, #0]
				debugVL[timer1] = Angle;
 800a370:	6830      	ldr	r0, [r6, #0]
 800a372:	eb02 0281 	add.w	r2, r2, r1, lsl #2
				timer1 += t;
 800a376:	440b      	add	r3, r1
				debugVL[timer1] = Angle;
 800a378:	6010      	str	r0, [r2, #0]
				timer1 += t;
 800a37a:	602b      	str	r3, [r5, #0]
 800a37c:	e7b3      	b.n	800a2e6 <HAL_TIM_PeriodElapsedCallback+0xa>
 800a37e:	bf00      	nop
 800a380:	20008e40 	.word	0x20008e40
 800a384:	20008bf8 	.word	0x20008bf8
 800a388:	20008944 	.word	0x20008944
 800a38c:	2000894c 	.word	0x2000894c
 800a390:	20008940 	.word	0x20008940
 800a394:	20007fc8 	.word	0x20007fc8
 800a398:	200089c4 	.word	0x200089c4
 800a39c:	20007fd4 	.word	0x20007fd4
 800a3a0:	20007f30 	.word	0x20007f30
 800a3a4:	20007f3c 	.word	0x20007f3c
 800a3a8:	20000228 	.word	0x20000228

0800a3ac <flashStoreNodes>:
			}
	}
}
void flashStoreNodes()
{
	uint32_t address=start_adress_sector1;
 800a3ac:	4b1b      	ldr	r3, [pc, #108]	; (800a41c <flashStoreNodes+0x70>)
{
 800a3ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t address=start_adress_sector1;
 800a3b2:	f8d3 9000 	ldr.w	r9, [r3]
 800a3b6:	f8df a068 	ldr.w	sl, [pc, #104]	; 800a420 <flashStoreNodes+0x74>
 800a3ba:	ebc9 78c9 	rsb	r8, r9, r9, lsl #31
 800a3be:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800a3c2:	464c      	mov	r4, r9
 800a3c4:	2700      	movs	r7, #0
 800a3c6:	eb07 0508 	add.w	r5, r7, r8

	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
			{
				FLASH_Write_Word(address+0, my_map.RawNode[i][j].existence);
 800a3ca:	4455      	add	r5, sl
 800a3cc:	f104 0628 	add.w	r6, r4, #40	; 0x28
 800a3d0:	f815 1014 	ldrb.w	r1, [r5, r4, lsl #1]
 800a3d4:	4620      	mov	r0, r4
				address += 4;
 800a3d6:	3404      	adds	r4, #4
				FLASH_Write_Word(address+0, my_map.RawNode[i][j].existence);
 800a3d8:	f003 fa3e 	bl	800d858 <FLASH_Write_Word>
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a3dc:	42b4      	cmp	r4, r6
 800a3de:	d1f7      	bne.n	800a3d0 <flashStoreNodes+0x24>
 800a3e0:	3750      	adds	r7, #80	; 0x50
	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a3e2:	f5b7 7f34 	cmp.w	r7, #720	; 0x2d0
 800a3e6:	f1a8 0850 	sub.w	r8, r8, #80	; 0x50
 800a3ea:	d1ec      	bne.n	800a3c6 <flashStoreNodes+0x1a>
 800a3ec:	4f0c      	ldr	r7, [pc, #48]	; (800a420 <flashStoreNodes+0x74>)
 800a3ee:	f509 74b4 	add.w	r4, r9, #360	; 0x168
 800a3f2:	f509 7934 	add.w	r9, r9, #720	; 0x2d0
 800a3f6:	f104 0624 	add.w	r6, r4, #36	; 0x24
	uint32_t address=start_adress_sector1;
 800a3fa:	463d      	mov	r5, r7
	//
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
			{
				FLASH_Write_Word(address+0, my_map.ColumnNode[i][j].existence);
 800a3fc:	f895 12d0 	ldrb.w	r1, [r5, #720]	; 0x2d0
 800a400:	4620      	mov	r0, r4
				address += 4;
 800a402:	3404      	adds	r4, #4
				FLASH_Write_Word(address+0, my_map.ColumnNode[i][j].existence);
 800a404:	f003 fa28 	bl	800d858 <FLASH_Write_Word>
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a408:	42a6      	cmp	r6, r4
 800a40a:	f105 0508 	add.w	r5, r5, #8
 800a40e:	d1f5      	bne.n	800a3fc <flashStoreNodes+0x50>
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800a410:	454e      	cmp	r6, r9
 800a412:	f107 0748 	add.w	r7, r7, #72	; 0x48
 800a416:	d1ee      	bne.n	800a3f6 <flashStoreNodes+0x4a>
			}
	}
}
 800a418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a41c:	080193d8 	.word	0x080193d8
 800a420:	200083a0 	.word	0x200083a0

0800a424 <wall_init>:
void wall_init(){
 800a424:	4920      	ldr	r1, [pc, #128]	; (800a4a8 <wall_init+0x84>)
 800a426:	b470      	push	{r4, r5, r6}

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800a428:	2500      	movs	r5, #0
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
				Wall[i][j].north = UNKNOWN;
 800a42a:	24aa      	movs	r4, #170	; 0xaa
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a42c:	2300      	movs	r3, #0
				Wall[i][j].north = UNKNOWN;
 800a42e:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 800a432:	18c2      	adds	r2, r0, r3
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a434:	3301      	adds	r3, #1
 800a436:	2b09      	cmp	r3, #9
				Wall[i][j].north = UNKNOWN;
 800a438:	f801 4012 	strb.w	r4, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a43c:	d1f9      	bne.n	800a432 <wall_init+0xe>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800a43e:	3501      	adds	r5, #1
 800a440:	2d09      	cmp	r5, #9
 800a442:	d1f3      	bne.n	800a42c <wall_init+0x8>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800a444:	2300      	movs	r3, #0
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800a446:	2201      	movs	r2, #1
 800a448:	eb03 00c3 	add.w	r0, r3, r3, lsl #3
 800a44c:	eb01 0540 	add.w	r5, r1, r0, lsl #1
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800a450:	f103 0448 	add.w	r4, r3, #72	; 0x48
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800a454:	7c2e      	ldrb	r6, [r5, #16]
 800a456:	f362 0601 	bfi	r6, r2, #0, #2
 800a45a:	742e      	strb	r6, [r5, #16]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800a45c:	f811 5014 	ldrb.w	r5, [r1, r4, lsl #1]
 800a460:	f362 0583 	bfi	r5, r2, #2, #2
 800a464:	f801 5014 	strb.w	r5, [r1, r4, lsl #1]
		Wall[n][0].south = WALL;
 800a468:	f811 4010 	ldrb.w	r4, [r1, r0, lsl #1]
 800a46c:	f362 1405 	bfi	r4, r2, #4, #2
 800a470:	f801 4010 	strb.w	r4, [r1, r0, lsl #1]
		Wall[0][n].west = WALL;
 800a474:	f811 0013 	ldrb.w	r0, [r1, r3, lsl #1]
 800a478:	f362 1087 	bfi	r0, r2, #6, #2
 800a47c:	f801 0013 	strb.w	r0, [r1, r3, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800a480:	3301      	adds	r3, #1
 800a482:	2b09      	cmp	r3, #9
 800a484:	d1e0      	bne.n	800a448 <wall_init+0x24>
	}

	//
	Wall[0][0].east = WALL;
 800a486:	780b      	ldrb	r3, [r1, #0]
	Wall[0][0].north = NOWALL;
	Wall[1][0].west = WALL;
 800a488:	7c8c      	ldrb	r4, [r1, #18]
	Wall[0][1].south = NOWALL;
 800a48a:	7888      	ldrb	r0, [r1, #2]
	Wall[0][0].east = WALL;
 800a48c:	f362 0383 	bfi	r3, r2, #2, #2
	Wall[1][0].west = WALL;
 800a490:	f362 1487 	bfi	r4, r2, #6, #2
	Wall[0][0].north = NOWALL;
 800a494:	f36f 0301 	bfc	r3, #0, #2
	Wall[0][1].south = NOWALL;
 800a498:	f36f 1005 	bfc	r0, #4, #2
	Wall[1][0].west = WALL;
 800a49c:	748c      	strb	r4, [r1, #18]
	Wall[0][0].north = NOWALL;
 800a49e:	700b      	strb	r3, [r1, #0]
	Wall[0][1].south = NOWALL;
 800a4a0:	7088      	strb	r0, [r1, #2]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800a4a2:	bc70      	pop	{r4, r5, r6}
 800a4a4:	4770      	bx	lr
 800a4a6:	bf00      	nop
 800a4a8:	20008b4c 	.word	0x20008b4c

0800a4ac <wall_set>:
}
//xy
void wall_set(){
	uint8_t wall_dir[4];
	//
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a4ac:	4b4f      	ldr	r3, [pc, #316]	; (800a5ec <wall_set+0x140>)
 800a4ae:	4950      	ldr	r1, [pc, #320]	; (800a5f0 <wall_set+0x144>)
 800a4b0:	edd3 4a03 	vldr	s9, [r3, #12]
 800a4b4:	edd3 7a00 	vldr	s15, [r3]
 800a4b8:	ed9f 5a4e 	vldr	s10, [pc, #312]	; 800a5f4 <wall_set+0x148>
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a4bc:	edd3 5a01 	vldr	s11, [r3, #4]
 800a4c0:	ed9f 6a4d 	vldr	s12, [pc, #308]	; 800a5f8 <wall_set+0x14c>
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a4c4:	edd3 6a02 	vldr	s13, [r3, #8]
 800a4c8:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800a5fc <wall_set+0x150>
void wall_set(){
 800a4cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a4d0:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800a4d4:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800a4d8:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800a4dc:	7acd      	ldrb	r5, [r1, #11]

	  //
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a4de:	7a0a      	ldrb	r2, [r1, #8]
 800a4e0:	7a48      	ldrb	r0, [r1, #9]
 800a4e2:	4947      	ldr	r1, [pc, #284]	; (800a600 <wall_set+0x154>)
void wall_set(){
 800a4e4:	b083      	sub	sp, #12
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a4e6:	eef4 7ac5 	vcmpe.f32	s15, s10
 800a4ea:	ae02      	add	r6, sp, #8
 800a4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a4f0:	f105 0c01 	add.w	ip, r5, #1
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a4f4:	f105 0402 	add.w	r4, r5, #2
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a4f8:	eef4 5ac6 	vcmpe.f32	s11, s12
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a4fc:	f105 0303 	add.w	r3, r5, #3
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a500:	bfcc      	ite	gt
 800a502:	2701      	movgt	r7, #1
 800a504:	2700      	movle	r7, #0
 800a506:	4435      	add	r5, r6
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a50c:	f00c 0c03 	and.w	ip, ip, #3
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a510:	f004 0403 	and.w	r4, r4, #3
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a514:	f003 0303 	and.w	r3, r3, #3
 800a518:	eef4 6ac7 	vcmpe.f32	s13, s14
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a51c:	44b4      	add	ip, r6
 800a51e:	bfcc      	ite	gt
 800a520:	f04f 0801 	movgt.w	r8, #1
 800a524:	f04f 0800 	movle.w	r8, #0
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a528:	4434      	add	r4, r6
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a52a:	4433      	add	r3, r6
 800a52c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a530:	f04f 0900 	mov.w	r9, #0
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a534:	ea4f 06c2 	mov.w	r6, r2, lsl #3
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800a538:	f805 7c04 	strb.w	r7, [r5, #-4]
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a53c:	bfcc      	ite	gt
 800a53e:	f04f 0e01 	movgt.w	lr, #1
 800a542:	46ce      	movle	lr, r9
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a544:	18b7      	adds	r7, r6, r2
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800a546:	f80c 8c04 	strb.w	r8, [ip, #-4]
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800a54a:	f804 9c04 	strb.w	r9, [r4, #-4]
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a54e:	eb07 0c00 	add.w	ip, r7, r0
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800a552:	f803 ec04 	strb.w	lr, [r3, #-4]
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a556:	f89d 8004 	ldrb.w	r8, [sp, #4]
 800a55a:	f811 301c 	ldrb.w	r3, [r1, ip, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800a55e:	f89d e005 	ldrb.w	lr, [sp, #5]
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800a562:	f89d 5006 	ldrb.w	r5, [sp, #6]
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800a566:	f89d 4007 	ldrb.w	r4, [sp, #7]
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800a56a:	f008 0803 	and.w	r8, r8, #3
 800a56e:	f368 0301 	bfi	r3, r8, #0, #2
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800a572:	f00e 0e03 	and.w	lr, lr, #3
 800a576:	f36e 0383 	bfi	r3, lr, #2, #2
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800a57a:	f005 0503 	and.w	r5, r5, #3
 800a57e:	f365 1305 	bfi	r3, r5, #4, #2
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800a582:	f004 0403 	and.w	r4, r4, #3
 800a586:	f364 1387 	bfi	r3, r4, #6, #2

	  //
	  //uint32_t address;
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800a58a:	2807      	cmp	r0, #7
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800a58c:	f801 301c 	strb.w	r3, [r1, ip, lsl #1]
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800a590:	d807      	bhi.n	800a5a2 <wall_set+0xf6>
	  {
		  Wall[Pos.NextX][Pos.NextY+1].south = wall_dir[0];//
 800a592:	1c43      	adds	r3, r0, #1
 800a594:	441f      	add	r7, r3
 800a596:	f811 3017 	ldrb.w	r3, [r1, r7, lsl #1]
 800a59a:	f368 1305 	bfi	r3, r8, #4, #2
 800a59e:	f801 3017 	strb.w	r3, [r1, r7, lsl #1]
		  //address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY+1)*16*(NUMBER_OF_SQUARES) );
		  //FLASH_Write_Word(address+8, Wall[Pos.NextX][Pos.NextY+1].south);
	  }
	  if(Pos.NextX < (NUMBER_OF_SQUARES-1) )
 800a5a2:	2a07      	cmp	r2, #7
 800a5a4:	d809      	bhi.n	800a5ba <wall_set+0x10e>
	  {
		  Wall[Pos.NextX+1][Pos.NextY].west = wall_dir[1];//
 800a5a6:	1c53      	adds	r3, r2, #1
 800a5a8:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800a5ac:	4403      	add	r3, r0
 800a5ae:	f811 7013 	ldrb.w	r7, [r1, r3, lsl #1]
 800a5b2:	f36e 1787 	bfi	r7, lr, #6, #2
 800a5b6:	f801 7013 	strb.w	r7, [r1, r3, lsl #1]
//		  address = start_adress_sector1 + ( (Pos.NextX+1)*16) + ( (Pos.NextY)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+12, Wall[Pos.NextX+1][Pos.NextY].west);
	  }
	  if(Pos.NextY > 0 )
 800a5ba:	b140      	cbz	r0, 800a5ce <wall_set+0x122>
	  {
		  Wall[Pos.NextX][Pos.NextY-1].north = wall_dir[2];//
 800a5bc:	18b3      	adds	r3, r6, r2
 800a5be:	1e46      	subs	r6, r0, #1
 800a5c0:	4433      	add	r3, r6
 800a5c2:	f811 6013 	ldrb.w	r6, [r1, r3, lsl #1]
 800a5c6:	f365 0601 	bfi	r6, r5, #0, #2
 800a5ca:	f801 6013 	strb.w	r6, [r1, r3, lsl #1]
//		  address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY-1)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+0, Wall[Pos.NextX][Pos.NextY-1].north);
	  }
	  if(Pos.NextX > 0 )
 800a5ce:	b14a      	cbz	r2, 800a5e4 <wall_set+0x138>
	  {
		  Wall[Pos.NextX-1][Pos.NextY].east = wall_dir[3];//
 800a5d0:	3a01      	subs	r2, #1
 800a5d2:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800a5d6:	4402      	add	r2, r0
 800a5d8:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800a5dc:	f364 0383 	bfi	r3, r4, #2, #2
 800a5e0:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]


	  //flash
	  //flash
//	  wall_store_running(Pos.X,Pos.Y);
}
 800a5e4:	b003      	add	sp, #12
 800a5e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5ea:	bf00      	nop
 800a5ec:	200089c4 	.word	0x200089c4
 800a5f0:	20000004 	.word	0x20000004
 800a5f4:	42340000 	.word	0x42340000
 800a5f8:	42b40000 	.word	0x42b40000
 800a5fc:	42c80000 	.word	0x42c80000
 800a600:	20008b4c 	.word	0x20008b4c

0800a604 <make_map>:
	//set_walk_val_goal(x, y,2);			//
}


void make_map(uint8_t x, uint8_t y, int mask)	//
{
 800a604:	4b55      	ldr	r3, [pc, #340]	; (800a75c <make_map+0x158>)
 800a606:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a60a:	f103 0902 	add.w	r9, r3, #2
 800a60e:	f109 06a0 	add.w	r6, r9, #160	; 0xa0
			walk_map[i][j] = 255;	//255
 800a612:	25ff      	movs	r5, #255	; 0xff
 800a614:	f103 0412 	add.w	r4, r3, #18
 800a618:	f823 5f02 	strh.w	r5, [r3, #2]!
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800a61c:	42a3      	cmp	r3, r4
 800a61e:	d1fb      	bne.n	800a618 <make_map+0x14>
	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800a620:	42b3      	cmp	r3, r6
 800a622:	d1f7      	bne.n	800a614 <make_map+0x10>
			goal_x + goal_edge_num,
 800a624:	4b4e      	ldr	r3, [pc, #312]	; (800a760 <make_map+0x15c>)
 800a626:	781b      	ldrb	r3, [r3, #0]
 800a628:	18c4      	adds	r4, r0, r3
	for(; goal_x < n[0]; goal_x++)
 800a62a:	b2e4      	uxtb	r4, r4
			goal_y + goal_edge_num
 800a62c:	18cd      	adds	r5, r1, r3
	for(; goal_x < n[0]; goal_x++)
 800a62e:	42a0      	cmp	r0, r4
			goal_y + goal_edge_num
 800a630:	b2ed      	uxtb	r5, r5
	for(; goal_x < n[0]; goal_x++)
 800a632:	d21c      	bcs.n	800a66e <make_map+0x6a>
 800a634:	1e5e      	subs	r6, r3, #1
 800a636:	1c43      	adds	r3, r0, #1
 800a638:	fa53 f686 	uxtab	r6, r3, r6
 800a63c:	eb00 04c0 	add.w	r4, r0, r0, lsl #3
 800a640:	eb06 06c6 	add.w	r6, r6, r6, lsl #3
 800a644:	1e6f      	subs	r7, r5, #1
			walk_map[goal_x][goal_y] = 0;
 800a646:	2000      	movs	r0, #0
		for(; goal_y < n[1]; goal_y++)
 800a648:	42a9      	cmp	r1, r5
 800a64a:	d20d      	bcs.n	800a668 <make_map+0x64>
 800a64c:	190b      	adds	r3, r1, r4
 800a64e:	1a79      	subs	r1, r7, r1
 800a650:	fa53 f181 	uxtab	r1, r3, r1
 800a654:	eb09 0343 	add.w	r3, r9, r3, lsl #1
 800a658:	eb09 0141 	add.w	r1, r9, r1, lsl #1
 800a65c:	3b02      	subs	r3, #2
			walk_map[goal_x][goal_y] = 0;
 800a65e:	f823 0f02 	strh.w	r0, [r3, #2]!
		for(; goal_y < n[1]; goal_y++)
 800a662:	428b      	cmp	r3, r1
 800a664:	d1fb      	bne.n	800a65e <make_map+0x5a>
 800a666:	4629      	mov	r1, r5
 800a668:	3409      	adds	r4, #9
	for(; goal_x < n[0]; goal_x++)
 800a66a:	42b4      	cmp	r4, r6
 800a66c:	d1ec      	bne.n	800a648 <make_map+0x44>
				}
				//
				//
				if(j < NUMBER_OF_SQUARES-1)					//
				{
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800a66e:	4c3d      	ldr	r4, [pc, #244]	; (800a764 <make_map+0x160>)
 800a670:	f1a9 0902 	sub.w	r9, r9, #2
					if( (Wall[i][j].west & mask) == NOWALL)		//
					{
						if(walk_map[i-1][j] == 255)			//
						{
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
							change_flag = true;		//
 800a674:	f04f 0c00 	mov.w	ip, #0
 800a678:	4667      	mov	r7, ip
		change_flag = false;				//
 800a67a:	46e0      	mov	r8, ip
							change_flag = true;		//
 800a67c:	f04f 0e12 	mov.w	lr, #18
 800a680:	eba9 010c 	sub.w	r1, r9, ip
		for(; goal_y < n[1]; goal_y++)
 800a684:	2300      	movs	r3, #0
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800a686:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
				if(walk_map[i][j] == 255)		//255
 800a68a:	f831 6f02 	ldrh.w	r6, [r1, #2]!
 800a68e:	2eff      	cmp	r6, #255	; 0xff
 800a690:	d03c      	beq.n	800a70c <make_map+0x108>
				if(j < NUMBER_OF_SQUARES-1)					//
 800a692:	2b08      	cmp	r3, #8
 800a694:	d00d      	beq.n	800a6b2 <make_map+0xae>
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800a696:	18c5      	adds	r5, r0, r3
 800a698:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a69c:	f005 0503 	and.w	r5, r5, #3
 800a6a0:	4215      	tst	r5, r2
 800a6a2:	d106      	bne.n	800a6b2 <make_map+0xae>
						if(walk_map[i][j+1] == 255)			//
 800a6a4:	884d      	ldrh	r5, [r1, #2]
 800a6a6:	2dff      	cmp	r5, #255	; 0xff
 800a6a8:	d103      	bne.n	800a6b2 <make_map+0xae>
							walk_map[i][j+1] = walk_map[i][j] + 1;	//
 800a6aa:	1c75      	adds	r5, r6, #1
 800a6ac:	804d      	strh	r5, [r1, #2]
							change_flag = true;		//
 800a6ae:	f04f 0801 	mov.w	r8, #1
				if(i < NUMBER_OF_SQUARES-1)					//
 800a6b2:	2f08      	cmp	r7, #8
 800a6b4:	d046      	beq.n	800a744 <make_map+0x140>
					if( (Wall[i][j].east & mask) == NOWALL)		//
 800a6b6:	18c5      	adds	r5, r0, r3
 800a6b8:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a6bc:	f3c5 0581 	ubfx	r5, r5, #2, #2
 800a6c0:	4215      	tst	r5, r2
 800a6c2:	d106      	bne.n	800a6d2 <make_map+0xce>
 800a6c4:	eb01 050c 	add.w	r5, r1, ip
						if(walk_map[i+1][j] == 255)			//
 800a6c8:	f835 a00e 	ldrh.w	sl, [r5, lr]
 800a6cc:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800a6d0:	d02b      	beq.n	800a72a <make_map+0x126>
				if(j > 0)						//
 800a6d2:	b153      	cbz	r3, 800a6ea <make_map+0xe6>
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800a6d4:	18c5      	adds	r5, r0, r3
 800a6d6:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a6da:	f3c5 1501 	ubfx	r5, r5, #4, #2
 800a6de:	4215      	tst	r5, r2
 800a6e0:	d103      	bne.n	800a6ea <make_map+0xe6>
						if(walk_map[i][j-1] == 255)			//
 800a6e2:	f831 5c02 	ldrh.w	r5, [r1, #-2]
 800a6e6:	2dff      	cmp	r5, #255	; 0xff
 800a6e8:	d025      	beq.n	800a736 <make_map+0x132>
				if(i > 0)						//
 800a6ea:	b17f      	cbz	r7, 800a70c <make_map+0x108>
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800a6ec:	18c5      	adds	r5, r0, r3
 800a6ee:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a6f2:	ea12 1595 	ands.w	r5, r2, r5, lsr #6
 800a6f6:	d109      	bne.n	800a70c <make_map+0x108>
						if(walk_map[i-1][j] == 255)			//
 800a6f8:	f831 5c12 	ldrh.w	r5, [r1, #-18]
 800a6fc:	2dff      	cmp	r5, #255	; 0xff
 800a6fe:	d105      	bne.n	800a70c <make_map+0x108>
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
 800a700:	880d      	ldrh	r5, [r1, #0]
 800a702:	3501      	adds	r5, #1
 800a704:	f821 5c12 	strh.w	r5, [r1, #-18]
							change_flag = true;		//
 800a708:	f04f 0801 	mov.w	r8, #1
 800a70c:	3301      	adds	r3, #1
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800a70e:	2b09      	cmp	r3, #9
 800a710:	d1bb      	bne.n	800a68a <make_map+0x86>
 800a712:	3701      	adds	r7, #1
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800a714:	2f09      	cmp	r7, #9
 800a716:	f1ac 0c12 	sub.w	ip, ip, #18
 800a71a:	f10e 0e12 	add.w	lr, lr, #18
 800a71e:	d1af      	bne.n	800a680 <make_map+0x7c>

			}

		}

	}while(change_flag == true);	//
 800a720:	f1b8 0f00 	cmp.w	r8, #0
 800a724:	d1a6      	bne.n	800a674 <make_map+0x70>

}
 800a726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
							walk_map[i+1][j] = walk_map[i][j] + 1;	//
 800a72a:	3601      	adds	r6, #1
 800a72c:	f825 600e 	strh.w	r6, [r5, lr]
							change_flag = true;		//
 800a730:	f04f 0801 	mov.w	r8, #1
 800a734:	e7cd      	b.n	800a6d2 <make_map+0xce>
							walk_map[i][j-1] = walk_map[i][j] + 1;	//
 800a736:	880d      	ldrh	r5, [r1, #0]
 800a738:	3501      	adds	r5, #1
 800a73a:	f821 5c02 	strh.w	r5, [r1, #-2]
							change_flag = true;		//
 800a73e:	f04f 0801 	mov.w	r8, #1
 800a742:	e7d2      	b.n	800a6ea <make_map+0xe6>
				if(j > 0)						//
 800a744:	2b00      	cmp	r3, #0
 800a746:	d0d1      	beq.n	800a6ec <make_map+0xe8>
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800a748:	f103 0548 	add.w	r5, r3, #72	; 0x48
 800a74c:	f814 5015 	ldrb.w	r5, [r4, r5, lsl #1]
 800a750:	f3c5 1501 	ubfx	r5, r5, #4, #2
 800a754:	4215      	tst	r5, r2
 800a756:	d1c9      	bne.n	800a6ec <make_map+0xe8>
 800a758:	e7c3      	b.n	800a6e2 <make_map+0xde>
 800a75a:	bf00      	nop
 800a75c:	200089d2 	.word	0x200089d2
 800a760:	20008980 	.word	0x20008980
 800a764:	20008b4c 	.word	0x20008b4c

0800a768 <flashCopyNodesToRam>:
	}

}
//
void flashCopyNodesToRam()
{
 800a768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t address=start_adress_sector1;
 800a76c:	4b21      	ldr	r3, [pc, #132]	; (800a7f4 <flashCopyNodesToRam+0x8c>)
 800a76e:	f8df b088 	ldr.w	fp, [pc, #136]	; 800a7f8 <flashCopyNodesToRam+0x90>
 800a772:	f8d3 a000 	ldr.w	sl, [r3]
 800a776:	f04f 0800 	mov.w	r8, #0
 800a77a:	ebca 79ca 	rsb	r9, sl, sl, lsl #31
{
 800a77e:	b083      	sub	sp, #12
 800a780:	ea4f 0949 	mov.w	r9, r9, lsl #1
	uint32_t address=start_adress_sector1;
 800a784:	4654      	mov	r4, sl

	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
			{
				uint32_t wall_data=0;
 800a786:	4647      	mov	r7, r8
 800a788:	eb08 0509 	add.w	r5, r8, r9
				FLASH_Read_Word(address, &wall_data);
				my_map.RawNode[i][j].existence = wall_data;
 800a78c:	445d      	add	r5, fp
 800a78e:	f104 0628 	add.w	r6, r4, #40	; 0x28
				FLASH_Read_Word(address, &wall_data);
 800a792:	4620      	mov	r0, r4
 800a794:	a901      	add	r1, sp, #4
				uint32_t wall_data=0;
 800a796:	9701      	str	r7, [sp, #4]
				FLASH_Read_Word(address, &wall_data);
 800a798:	f003 f886 	bl	800d8a8 <FLASH_Read_Word>
				my_map.RawNode[i][j].existence = wall_data;
 800a79c:	9b01      	ldr	r3, [sp, #4]
 800a79e:	f805 3014 	strb.w	r3, [r5, r4, lsl #1]
				address += 4;
 800a7a2:	3404      	adds	r4, #4
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a7a4:	42b4      	cmp	r4, r6
 800a7a6:	d1f4      	bne.n	800a792 <flashCopyNodesToRam+0x2a>
 800a7a8:	f108 0850 	add.w	r8, r8, #80	; 0x50
	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a7ac:	f5b8 7f34 	cmp.w	r8, #720	; 0x2d0
 800a7b0:	f1a9 0950 	sub.w	r9, r9, #80	; 0x50
 800a7b4:	d1e8      	bne.n	800a788 <flashCopyNodesToRam+0x20>
 800a7b6:	f8df 8040 	ldr.w	r8, [pc, #64]	; 800a7f8 <flashCopyNodesToRam+0x90>
 800a7ba:	f50a 74b4 	add.w	r4, sl, #360	; 0x168
	}
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
			{
				uint32_t wall_data=0;
 800a7be:	2700      	movs	r7, #0
 800a7c0:	f50a 7a34 	add.w	sl, sl, #720	; 0x2d0
 800a7c4:	f104 0624 	add.w	r6, r4, #36	; 0x24
	uint32_t address=start_adress_sector1;
 800a7c8:	4645      	mov	r5, r8
				FLASH_Read_Word(address, &wall_data);
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	a901      	add	r1, sp, #4
				my_map.ColumnNode[i][j].existence = wall_data;
				address += 4;
 800a7ce:	3404      	adds	r4, #4
				uint32_t wall_data=0;
 800a7d0:	9701      	str	r7, [sp, #4]
				FLASH_Read_Word(address, &wall_data);
 800a7d2:	f003 f869 	bl	800d8a8 <FLASH_Read_Word>
				my_map.ColumnNode[i][j].existence = wall_data;
 800a7d6:	9b01      	ldr	r3, [sp, #4]
 800a7d8:	f885 32d0 	strb.w	r3, [r5, #720]	; 0x2d0
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a7dc:	42a6      	cmp	r6, r4
 800a7de:	f105 0508 	add.w	r5, r5, #8
 800a7e2:	d1f2      	bne.n	800a7ca <flashCopyNodesToRam+0x62>
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800a7e4:	4556      	cmp	r6, sl
 800a7e6:	f108 0848 	add.w	r8, r8, #72	; 0x48
 800a7ea:	d1eb      	bne.n	800a7c4 <flashCopyNodesToRam+0x5c>
			}
	}
}
 800a7ec:	b003      	add	sp, #12
 800a7ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7f2:	bf00      	nop
 800a7f4:	080193d8 	.word	0x080193d8
 800a7f8:	200083a0 	.word	0x200083a0

0800a7fc <printAllWeight>:
        printf("[   ] = [%u %u %u %u]\r\n", route[k].wall.north, route[k].wall.east, route[k].wall.south, route[k].wall.west);
        printf("\r\n");
    }
}
void printAllWeight(maze_node *maze, position *pos)
{
 800a7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a800:	b085      	sub	sp, #20
 800a802:	4606      	mov	r6, r0
 800a804:	9003      	str	r0, [sp, #12]
    //3
    //0 31;1m
    //
    //
    //
    printf("\r\n");
 800a806:	4852      	ldr	r0, [pc, #328]	; (800a950 <printAllWeight+0x154>)

    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
    {
        //
        printf("  +  ");
 800a808:	f8df 9154 	ldr.w	r9, [pc, #340]	; 800a960 <printAllWeight+0x164>
            {
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->RawNode[x][y].weight);
            }
            else
            {
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a80c:	4d51      	ldr	r5, [pc, #324]	; (800a954 <printAllWeight+0x158>)
            else
            {
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
            }
            if(x < NUMBER_OF_SQUARES_X)
                printf("     ");
 800a80e:	f8df 8154 	ldr.w	r8, [pc, #340]	; 800a964 <printAllWeight+0x168>
{
 800a812:	460c      	mov	r4, r1
    printf("\r\n");
 800a814:	f00b f852 	bl	80158bc <puts>
 800a818:	4633      	mov	r3, r6
 800a81a:	3340      	adds	r3, #64	; 0x40
 800a81c:	9301      	str	r3, [sp, #4]
 800a81e:	2301      	movs	r3, #1
 800a820:	9300      	str	r3, [sp, #0]
    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
 800a822:	2709      	movs	r7, #9
        printf("  +  ");
 800a824:	4648      	mov	r0, r9
 800a826:	f00a ffc1 	bl	80157ac <iprintf>
 800a82a:	9b01      	ldr	r3, [sp, #4]
        for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
 800a82c:	f04f 0b00 	mov.w	fp, #0
 800a830:	f103 0608 	add.w	r6, r3, #8
 800a834:	e010      	b.n	800a858 <printAllWeight+0x5c>
            if(judgeRawNodeGoal(maze, x,y) == true || ((pos->x == x) && (pos->y == y)))//
 800a836:	7823      	ldrb	r3, [r4, #0]
 800a838:	455b      	cmp	r3, fp
 800a83a:	d102      	bne.n	800a842 <printAllWeight+0x46>
 800a83c:	7863      	ldrb	r3, [r4, #1]
 800a83e:	42bb      	cmp	r3, r7
 800a840:	d018      	beq.n	800a874 <printAllWeight+0x78>
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a842:	f00a ffb3 	bl	80157ac <iprintf>
            if(x < NUMBER_OF_SQUARES_X-1)
 800a846:	f1bb 0f08 	cmp.w	fp, #8
                 printf("  +  ");
 800a84a:	4648      	mov	r0, r9
            if(x < NUMBER_OF_SQUARES_X-1)
 800a84c:	d01a      	beq.n	800a884 <printAllWeight+0x88>
                 printf("  +  ");
 800a84e:	f00a ffad 	bl	80157ac <iprintf>
        for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
 800a852:	f10b 0b01 	add.w	fp, fp, #1
 800a856:	3650      	adds	r6, #80	; 0x50
    if(maze->RawNode[x][y].weight == 0)
 800a858:	8872      	ldrh	r2, [r6, #2]
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x,y-1) )
 800a85a:	f1ab 0307 	sub.w	r3, fp, #7
 800a85e:	b2db      	uxtb	r3, r3
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a860:	4611      	mov	r1, r2
 800a862:	4628      	mov	r0, r5
    if(maze->RawNode[x][y].weight == 0)
 800a864:	2a00      	cmp	r2, #0
 800a866:	d1e6      	bne.n	800a836 <printAllWeight+0x3a>
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x,y-1) )
 800a868:	2b01      	cmp	r3, #1
 800a86a:	d8e4      	bhi.n	800a836 <printAllWeight+0x3a>
 800a86c:	1ffb      	subs	r3, r7, #7
 800a86e:	b2db      	uxtb	r3, r3
 800a870:	2b02      	cmp	r3, #2
 800a872:	d8e0      	bhi.n	800a836 <printAllWeight+0x3a>
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->RawNode[x][y].weight);
 800a874:	4611      	mov	r1, r2
 800a876:	4838      	ldr	r0, [pc, #224]	; (800a958 <printAllWeight+0x15c>)
 800a878:	f00a ff98 	bl	80157ac <iprintf>
            if(x < NUMBER_OF_SQUARES_X-1)
 800a87c:	f1bb 0f08 	cmp.w	fp, #8
                 printf("  +  ");
 800a880:	4648      	mov	r0, r9
            if(x < NUMBER_OF_SQUARES_X-1)
 800a882:	d1e4      	bne.n	800a84e <printAllWeight+0x52>
 800a884:	1e7b      	subs	r3, r7, #1
 800a886:	461e      	mov	r6, r3
        printf("\r\n");
 800a888:	4834      	ldr	r0, [pc, #208]	; (800a95c <printAllWeight+0x160>)
 800a88a:	9302      	str	r3, [sp, #8]
 800a88c:	f00b f816 	bl	80158bc <puts>
 800a890:	4633      	mov	r3, r6
 800a892:	b2f6      	uxtb	r6, r6
 800a894:	1af6      	subs	r6, r6, r3
 800a896:	00f6      	lsls	r6, r6, #3
 800a898:	f8dd a004 	ldr.w	sl, [sp, #4]
        for(int x=0; x < NUMBER_OF_SQUARES_X+1; x++)
 800a89c:	f04f 0b00 	mov.w	fp, #0
 800a8a0:	e00d      	b.n	800a8be <printAllWeight+0xc2>
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
 800a8a2:	f8ba 12d2 	ldrh.w	r1, [sl, #722]	; 0x2d2
 800a8a6:	f00a ff81 	bl	80157ac <iprintf>
            if(x < NUMBER_OF_SQUARES_X)
 800a8aa:	f1bb 0f09 	cmp.w	fp, #9
                printf("     ");
 800a8ae:	4640      	mov	r0, r8
            if(x < NUMBER_OF_SQUARES_X)
 800a8b0:	d022      	beq.n	800a8f8 <printAllWeight+0xfc>
                printf("     ");
 800a8b2:	f00a ff7b 	bl	80157ac <iprintf>
        for(int x=0; x < NUMBER_OF_SQUARES_X+1; x++)
 800a8b6:	f10b 0b01 	add.w	fp, fp, #1
 800a8ba:	f10a 0a48 	add.w	sl, sl, #72	; 0x48
    if(maze->ColumnNode[x][y].weight == 0)
 800a8be:	eb0a 0106 	add.w	r1, sl, r6
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a8c2:	f1ab 0307 	sub.w	r3, fp, #7
    if(maze->ColumnNode[x][y].weight == 0)
 800a8c6:	f8b1 12d2 	ldrh.w	r1, [r1, #722]	; 0x2d2
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a8ca:	b2db      	uxtb	r3, r3
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
 800a8cc:	4628      	mov	r0, r5
    if(maze->ColumnNode[x][y].weight == 0)
 800a8ce:	b921      	cbnz	r1, 800a8da <printAllWeight+0xde>
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a8d0:	2b02      	cmp	r3, #2
 800a8d2:	d802      	bhi.n	800a8da <printAllWeight+0xde>
 800a8d4:	9b00      	ldr	r3, [sp, #0]
 800a8d6:	2b01      	cmp	r3, #1
 800a8d8:	d905      	bls.n	800a8e6 <printAllWeight+0xea>
            if(judgeColumnNodeGoal(maze, x,y-1) == true || ((pos->x == x) && (pos->y == y)))
 800a8da:	7823      	ldrb	r3, [r4, #0]
 800a8dc:	455b      	cmp	r3, fp
 800a8de:	d1e0      	bne.n	800a8a2 <printAllWeight+0xa6>
 800a8e0:	7863      	ldrb	r3, [r4, #1]
 800a8e2:	42bb      	cmp	r3, r7
 800a8e4:	d1dd      	bne.n	800a8a2 <printAllWeight+0xa6>
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->ColumnNode[x][y-1].weight);
 800a8e6:	f8ba 12d2 	ldrh.w	r1, [sl, #722]	; 0x2d2
 800a8ea:	481b      	ldr	r0, [pc, #108]	; (800a958 <printAllWeight+0x15c>)
 800a8ec:	f00a ff5e 	bl	80157ac <iprintf>
            if(x < NUMBER_OF_SQUARES_X)
 800a8f0:	f1bb 0f09 	cmp.w	fp, #9
                printf("     ");
 800a8f4:	4640      	mov	r0, r8
            if(x < NUMBER_OF_SQUARES_X)
 800a8f6:	d1dc      	bne.n	800a8b2 <printAllWeight+0xb6>
        }
        printf("\r\n");
 800a8f8:	4818      	ldr	r0, [pc, #96]	; (800a95c <printAllWeight+0x160>)
 800a8fa:	f00a ffdf 	bl	80158bc <puts>
 800a8fe:	9b00      	ldr	r3, [sp, #0]
 800a900:	9f02      	ldr	r7, [sp, #8]
 800a902:	f103 3aff 	add.w	sl, r3, #4294967295
 800a906:	9b01      	ldr	r3, [sp, #4]
 800a908:	3b08      	subs	r3, #8
 800a90a:	9301      	str	r3, [sp, #4]
 800a90c:	fa5f f38a 	uxtb.w	r3, sl
 800a910:	9300      	str	r3, [sp, #0]
    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
 800a912:	2f00      	cmp	r7, #0
 800a914:	d186      	bne.n	800a824 <printAllWeight+0x28>
    }
    //y 0
    printf("  +  ");
 800a916:	4812      	ldr	r0, [pc, #72]	; (800a960 <printAllWeight+0x164>)
    for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
    {
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a918:	4e0e      	ldr	r6, [pc, #56]	; (800a954 <printAllWeight+0x158>)
        if(x < NUMBER_OF_SQUARES_X-1)
                printf("  +  ");
 800a91a:	4607      	mov	r7, r0
    printf("  +  ");
 800a91c:	f00a ff46 	bl	80157ac <iprintf>
 800a920:	9b03      	ldr	r3, [sp, #12]
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a922:	4630      	mov	r0, r6
 800a924:	8859      	ldrh	r1, [r3, #2]
 800a926:	461c      	mov	r4, r3
 800a928:	f00a ff40 	bl	80157ac <iprintf>
 800a92c:	f504 7520 	add.w	r5, r4, #640	; 0x280
                printf("  +  ");
 800a930:	4638      	mov	r0, r7
 800a932:	f00a ff3b 	bl	80157ac <iprintf>
 800a936:	3450      	adds	r4, #80	; 0x50
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a938:	8861      	ldrh	r1, [r4, #2]
 800a93a:	4630      	mov	r0, r6
 800a93c:	f00a ff36 	bl	80157ac <iprintf>
        if(x < NUMBER_OF_SQUARES_X-1)
 800a940:	42ac      	cmp	r4, r5
 800a942:	d1f5      	bne.n	800a930 <printAllWeight+0x134>
    }
    printf("\r\n");
 800a944:	4805      	ldr	r0, [pc, #20]	; (800a95c <printAllWeight+0x160>)
    
    
}
 800a946:	b005      	add	sp, #20
 800a948:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800a94c:	f00a bfb6 	b.w	80158bc <puts>
 800a950:	08019194 	.word	0x08019194
 800a954:	080191c8 	.word	0x080191c8
 800a958:	080191b4 	.word	0x080191b4
 800a95c:	08019514 	.word	0x08019514
 800a960:	080191ac 	.word	0x080191ac
 800a964:	080191d0 	.word	0x080191d0

0800a968 <initWeight>:
            maze->ColumnNode[x][y].weight = (maze->ColumnNode[x][y].draw == true) ? MAX_WEIGHT : 0;     //
        }
    }
}
void initWeight(maze_node *maze)
{
 800a968:	b410      	push	{r4}
 800a96a:	4603      	mov	r3, r0
 800a96c:	f500 7434 	add.w	r4, r0, #720	; 0x2d0
    // }
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
        {
            maze->RawNode[i][j].weight = MAX_WEIGHT;  
 800a970:	f640 71ff 	movw	r1, #4095	; 0xfff
 800a974:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800a978:	8059      	strh	r1, [r3, #2]
 800a97a:	3308      	adds	r3, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d1fb      	bne.n	800a978 <initWeight+0x10>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a980:	42a3      	cmp	r3, r4
 800a982:	d1f7      	bne.n	800a974 <initWeight+0xc>
    }
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            maze->ColumnNode[i][j].weight = MAX_WEIGHT;
 800a984:	f640 71ff 	movw	r1, #4095	; 0xfff
 800a988:	f100 0248 	add.w	r2, r0, #72	; 0x48
 800a98c:	f8a0 12d2 	strh.w	r1, [r0, #722]	; 0x2d2
 800a990:	3008      	adds	r0, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a992:	4282      	cmp	r2, r0
 800a994:	d1fa      	bne.n	800a98c <initWeight+0x24>
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800a996:	429a      	cmp	r2, r3
 800a998:	d1f6      	bne.n	800a988 <initWeight+0x20>
        }
    }
}
 800a99a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a99e:	4770      	bx	lr

0800a9a0 <initMaze>:
void initMaze(maze_node *maze) //
{
 800a9a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    //
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a9a2:	2700      	movs	r7, #0
 800a9a4:	4604      	mov	r4, r0
    {
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a9a6:	4684      	mov	ip, r0
        {
            maze->RawNode[i][j].existence = UNKNOWN;
            maze->RawNode[i][j].draw = false;//
 800a9a8:	4639      	mov	r1, r7
            maze->RawNode[i][j].existence = UNKNOWN;
 800a9aa:	2602      	movs	r6, #2
 800a9ac:	b2fd      	uxtb	r5, r7
{
 800a9ae:	4663      	mov	r3, ip
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a9b0:	2201      	movs	r2, #1
            maze->RawNode[i][j].rc = 0;
            maze->RawNode[i][j].pos.x = i;
            maze->RawNode[i][j].pos.y = j;
 800a9b2:	73da      	strb	r2, [r3, #15]
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a9b4:	3201      	adds	r2, #1
 800a9b6:	2a09      	cmp	r2, #9
            maze->RawNode[i][j].existence = UNKNOWN;
 800a9b8:	721e      	strb	r6, [r3, #8]
            maze->RawNode[i][j].draw = false;//
 800a9ba:	7319      	strb	r1, [r3, #12]
            maze->RawNode[i][j].rc = 0;
 800a9bc:	7359      	strb	r1, [r3, #13]
            maze->RawNode[i][j].pos.x = i;
 800a9be:	739d      	strb	r5, [r3, #14]
 800a9c0:	f103 0308 	add.w	r3, r3, #8
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a9c4:	d1f5      	bne.n	800a9b2 <initMaze+0x12>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a9c6:	3701      	adds	r7, #1
 800a9c8:	2f09      	cmp	r7, #9
 800a9ca:	f10c 0c50 	add.w	ip, ip, #80	; 0x50
 800a9ce:	d1ed      	bne.n	800a9ac <initMaze+0xc>
        }
    }
    for(int i=1; i < NUMBER_OF_SQUARES_X; i++)
 800a9d0:	f04f 0c01 	mov.w	ip, #1
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            maze->ColumnNode[i][j].existence = UNKNOWN;
            maze->ColumnNode[i][j].draw = false;
            maze->ColumnNode[i][j].rc = 1;
 800a9d4:	4667      	mov	r7, ip
 800a9d6:	f100 0e48 	add.w	lr, r0, #72	; 0x48
            maze->ColumnNode[i][j].existence = UNKNOWN;
 800a9da:	2602      	movs	r6, #2
            maze->ColumnNode[i][j].draw = false;
 800a9dc:	2500      	movs	r5, #0
 800a9de:	fa5f f18c 	uxtb.w	r1, ip
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a9e2:	4673      	mov	r3, lr
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a9e4:	2200      	movs	r2, #0
            maze->ColumnNode[i][j].pos.x = i;
            maze->ColumnNode[i][j].pos.y = j;
 800a9e6:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a9ea:	3201      	adds	r2, #1
 800a9ec:	2a09      	cmp	r2, #9
            maze->ColumnNode[i][j].existence = UNKNOWN;
 800a9ee:	f883 62d0 	strb.w	r6, [r3, #720]	; 0x2d0
            maze->ColumnNode[i][j].draw = false;
 800a9f2:	f883 52d4 	strb.w	r5, [r3, #724]	; 0x2d4
            maze->ColumnNode[i][j].rc = 1;
 800a9f6:	f883 72d5 	strb.w	r7, [r3, #725]	; 0x2d5
            maze->ColumnNode[i][j].pos.x = i;
 800a9fa:	f883 12d6 	strb.w	r1, [r3, #726]	; 0x2d6
 800a9fe:	f103 0308 	add.w	r3, r3, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800aa02:	d1f0      	bne.n	800a9e6 <initMaze+0x46>
    for(int i=1; i < NUMBER_OF_SQUARES_X; i++)
 800aa04:	f10c 0c01 	add.w	ip, ip, #1
 800aa08:	f1bc 0f09 	cmp.w	ip, #9
 800aa0c:	f10e 0e48 	add.w	lr, lr, #72	; 0x48
 800aa10:	d1e5      	bne.n	800a9de <initMaze+0x3e>
        }
    }
    
    // 
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aa12:	2200      	movs	r2, #0
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].existence = WALL;     //1

        maze->RawNode[i][0].draw = true;                        
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].draw = true;

        maze->RawNode[i][0].rc = 0;
 800aa14:	4616      	mov	r6, r2
 800aa16:	4603      	mov	r3, r0
        maze->RawNode[i][0].existence = WALL;                       //1
 800aa18:	2101      	movs	r1, #1
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].rc = 0;

        maze->RawNode[i][0].pos.x = i;
 800aa1a:	b2d5      	uxtb	r5, r2
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aa1c:	3201      	adds	r2, #1
 800aa1e:	2a09      	cmp	r2, #9
        maze->RawNode[i][0].existence = WALL;                       //1
 800aa20:	7019      	strb	r1, [r3, #0]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].existence = WALL;     //1
 800aa22:	f883 1048 	strb.w	r1, [r3, #72]	; 0x48
        maze->RawNode[i][0].draw = true;                        
 800aa26:	7119      	strb	r1, [r3, #4]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].draw = true;
 800aa28:	f883 104c 	strb.w	r1, [r3, #76]	; 0x4c
        maze->RawNode[i][0].rc = 0;
 800aa2c:	715e      	strb	r6, [r3, #5]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].rc = 0;
 800aa2e:	f883 604d 	strb.w	r6, [r3, #77]	; 0x4d
        maze->RawNode[i][0].pos.y = NUMBER_OF_SQUARES_Y;
 800aa32:	f883 c007 	strb.w	ip, [r3, #7]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.x = i;
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.y = NUMBER_OF_SQUARES_Y;
 800aa36:	f883 c04f 	strb.w	ip, [r3, #79]	; 0x4f
        maze->RawNode[i][0].pos.x = i;
 800aa3a:	719d      	strb	r5, [r3, #6]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.x = i;
 800aa3c:	f883 504e 	strb.w	r5, [r3, #78]	; 0x4e
 800aa40:	f103 0350 	add.w	r3, r3, #80	; 0x50
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aa44:	d1e9      	bne.n	800aa1a <initMaze+0x7a>
    }
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800aa46:	2100      	movs	r1, #0
    {
        maze->ColumnNode[0][j].existence = WALL;                    //1
 800aa48:	2301      	movs	r3, #1

        maze->ColumnNode[0][j].rc = 1;
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].rc = 1;

        maze->ColumnNode[0][j].pos.x = NUMBER_OF_SQUARES_X;
        maze->ColumnNode[0][j].pos.y = j;
 800aa4a:	b2cd      	uxtb	r5, r1
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800aa4c:	3101      	adds	r1, #1
 800aa4e:	2909      	cmp	r1, #9
        maze->ColumnNode[0][j].existence = WALL;                    //1
 800aa50:	f884 32d0 	strb.w	r3, [r4, #720]	; 0x2d0
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].existence = WALL;  //1
 800aa54:	f884 3558 	strb.w	r3, [r4, #1368]	; 0x558
        maze->ColumnNode[0][j].draw = true;                    
 800aa58:	f884 32d4 	strb.w	r3, [r4, #724]	; 0x2d4
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].draw = true;
 800aa5c:	f884 355c 	strb.w	r3, [r4, #1372]	; 0x55c
        maze->ColumnNode[0][j].rc = 1;
 800aa60:	f884 32d5 	strb.w	r3, [r4, #725]	; 0x2d5
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].rc = 1;
 800aa64:	f884 355d 	strb.w	r3, [r4, #1373]	; 0x55d
        maze->ColumnNode[0][j].pos.x = NUMBER_OF_SQUARES_X;
 800aa68:	f884 22d6 	strb.w	r2, [r4, #726]	; 0x2d6
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].pos.x = NUMBER_OF_SQUARES_X;
 800aa6c:	f884 255e 	strb.w	r2, [r4, #1374]	; 0x55e
        maze->ColumnNode[0][j].pos.y = j;
 800aa70:	f884 52d7 	strb.w	r5, [r4, #727]	; 0x2d7
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].pos.y = j;
 800aa74:	f884 555f 	strb.w	r5, [r4, #1375]	; 0x55f
 800aa78:	f104 0408 	add.w	r4, r4, #8
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800aa7c:	d1e5      	bne.n	800aa4a <initMaze+0xaa>
    }
    maze->ColumnNode[1][0].existence = WALL;    //1
    maze->RawNode[0][1].existence = NOWALL;     //0
 800aa7e:	2200      	movs	r2, #0
    maze->ColumnNode[1][0].existence = WALL;    //1
 800aa80:	f880 3318 	strb.w	r3, [r0, #792]	; 0x318

    maze->ColumnNode[1][0].draw = true;    //1
 800aa84:	f880 331c 	strb.w	r3, [r0, #796]	; 0x31c
    maze->RawNode[0][1].existence = NOWALL;     //0
 800aa88:	7202      	strb	r2, [r0, #8]
    maze->RawNode[0][1].draw = false;     //0
 800aa8a:	7302      	strb	r2, [r0, #12]
}
 800aa8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa8e:	bf00      	nop

0800aa90 <printAllNodeExistence>:
        printf("\r\n");
    }
    printf("\r\n");
}
void printAllNodeExistence(maze_node *mn)
{
 800aa90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa94:	4680      	mov	r8, r0
 800aa96:	4605      	mov	r5, r0
    printf("\r\n");
 800aa98:	481a      	ldr	r0, [pc, #104]	; (800ab04 <printAllNodeExistence+0x74>)
    //
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
    {
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
        {
            printf("%u,",mn->RawNode[i][j].existence);
 800aa9a:	4f1b      	ldr	r7, [pc, #108]	; (800ab08 <printAllNodeExistence+0x78>)
        }
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            printf("%u",mn->ColumnNode[i+1][j].existence);
 800aa9c:	4e1b      	ldr	r6, [pc, #108]	; (800ab0c <printAllNodeExistence+0x7c>)
            if(j < NUMBER_OF_SQUARES_Y-1)
                printf(",");
        }
        printf("\r\n");
 800aa9e:	f8df a070 	ldr.w	sl, [pc, #112]	; 800ab10 <printAllNodeExistence+0x80>
 800aaa2:	f108 0848 	add.w	r8, r8, #72	; 0x48
 800aaa6:	f505 7934 	add.w	r9, r5, #720	; 0x2d0
    printf("\r\n");
 800aaaa:	f00a ff07 	bl	80158bc <puts>
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
 800aaae:	2401      	movs	r4, #1
            printf("%u,",mn->RawNode[i][j].existence);
 800aab0:	f815 1034 	ldrb.w	r1, [r5, r4, lsl #3]
 800aab4:	4638      	mov	r0, r7
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
 800aab6:	3401      	adds	r4, #1
            printf("%u,",mn->RawNode[i][j].existence);
 800aab8:	f00a fe78 	bl	80157ac <iprintf>
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
 800aabc:	2c0a      	cmp	r4, #10
 800aabe:	d1f7      	bne.n	800aab0 <printAllNodeExistence+0x20>
            printf("%u",mn->ColumnNode[i+1][j].existence);
 800aac0:	f898 12d0 	ldrb.w	r1, [r8, #720]	; 0x2d0
 800aac4:	4630      	mov	r0, r6
 800aac6:	f00a fe71 	bl	80157ac <iprintf>
 800aaca:	f108 0b40 	add.w	fp, r8, #64	; 0x40
 800aace:	4644      	mov	r4, r8
                printf(",");
 800aad0:	202c      	movs	r0, #44	; 0x2c
 800aad2:	f00a fe83 	bl	80157dc <putchar>
 800aad6:	3408      	adds	r4, #8
            printf("%u",mn->ColumnNode[i+1][j].existence);
 800aad8:	f894 12d0 	ldrb.w	r1, [r4, #720]	; 0x2d0
 800aadc:	4630      	mov	r0, r6
 800aade:	f00a fe65 	bl	80157ac <iprintf>
            if(j < NUMBER_OF_SQUARES_Y-1)
 800aae2:	455c      	cmp	r4, fp
 800aae4:	d1f4      	bne.n	800aad0 <printAllNodeExistence+0x40>
 800aae6:	f108 0848 	add.w	r8, r8, #72	; 0x48
        printf("\r\n");
 800aaea:	4650      	mov	r0, sl
 800aaec:	f00a fee6 	bl	80158bc <puts>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800aaf0:	45c8      	cmp	r8, r9
 800aaf2:	f105 0550 	add.w	r5, r5, #80	; 0x50
 800aaf6:	d1da      	bne.n	800aaae <printAllNodeExistence+0x1e>
    }
    printf("\r\n");
 800aaf8:	4805      	ldr	r0, [pc, #20]	; (800ab10 <printAllNodeExistence+0x80>)
}
 800aafa:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800aafe:	f00a bedd 	b.w	80158bc <puts>
 800ab02:	bf00      	nop
 800ab04:	08019174 	.word	0x08019174
 800ab08:	0801916c 	.word	0x0801916c
 800ab0c:	08019170 	.word	0x08019170
 800ab10:	08019514 	.word	0x08019514

0800ab14 <printMatrix16ValueFromNode>:
    return val;
}

//TeraTerm
void printMatrix16ValueFromNode(maze_node *maze)
{
 800ab14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab18:	4604      	mov	r4, r0
 800ab1a:	b083      	sub	sp, #12
    printf("TeraTerm\r\n");
 800ab1c:	4822      	ldr	r0, [pc, #136]	; (800aba8 <printMatrix16ValueFromNode+0x94>)
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
    {
        for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
        {
            printf("%u",convertNodeTo16Value(maze, i,j));
 800ab1e:	4e23      	ldr	r6, [pc, #140]	; (800abac <printMatrix16ValueFromNode+0x98>)
    printf("TeraTerm\r\n");
 800ab20:	f00a fecc 	bl	80158bc <puts>
 800ab24:	f04f 0809 	mov.w	r8, #9
 800ab28:	f104 0348 	add.w	r3, r4, #72	; 0x48
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
 800ab2c:	f04f 0908 	mov.w	r9, #8
 800ab30:	f1a3 0208 	sub.w	r2, r3, #8
 800ab34:	eba9 0408 	sub.w	r4, r9, r8
 800ab38:	9201      	str	r2, [sp, #4]
 800ab3a:	4692      	mov	sl, r2
 800ab3c:	00e4      	lsls	r4, r4, #3
 800ab3e:	f503 7520 	add.w	r5, r3, #640	; 0x280
 800ab42:	f503 7734 	add.w	r7, r3, #720	; 0x2d0
{
 800ab46:	469b      	mov	fp, r3
 800ab48:	e003      	b.n	800ab52 <printMatrix16ValueFromNode+0x3e>
            if(i < NUMBER_OF_SQUARES_X-1)
                printf(",");
 800ab4a:	f00a fe47 	bl	80157dc <putchar>
        for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800ab4e:	455f      	cmp	r7, fp
 800ab50:	d01b      	beq.n	800ab8a <printMatrix16ValueFromNode+0x76>
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800ab52:	f89a 12d4 	ldrb.w	r1, [sl, #724]	; 0x2d4
    val += 2 * maze->ColumnNode[x+1][y].draw;   //
 800ab56:	f89a e31c 	ldrb.w	lr, [sl, #796]	; 0x31c
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800ab5a:	f89b 0004 	ldrb.w	r0, [fp, #4]
    val += 4 * maze->RawNode[x][y].draw;        //
 800ab5e:	eb0b 0c04 	add.w	ip, fp, r4
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800ab62:	00c9      	lsls	r1, r1, #3
 800ab64:	eb01 014e 	add.w	r1, r1, lr, lsl #1
    val += 4 * maze->RawNode[x][y].draw;        //
 800ab68:	f89c c004 	ldrb.w	ip, [ip, #4]
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800ab6c:	4401      	add	r1, r0
 800ab6e:	eb01 018c 	add.w	r1, r1, ip, lsl #2
            printf("%u",convertNodeTo16Value(maze, i,j));
 800ab72:	b2c9      	uxtb	r1, r1
 800ab74:	4630      	mov	r0, r6
 800ab76:	f00a fe19 	bl	80157ac <iprintf>
            if(i < NUMBER_OF_SQUARES_X-1)
 800ab7a:	455d      	cmp	r5, fp
                printf(",");
 800ab7c:	f04f 002c 	mov.w	r0, #44	; 0x2c
 800ab80:	f10b 0b50 	add.w	fp, fp, #80	; 0x50
 800ab84:	f10a 0a48 	add.w	sl, sl, #72	; 0x48
            if(i < NUMBER_OF_SQUARES_X-1)
 800ab88:	d1df      	bne.n	800ab4a <printMatrix16ValueFromNode+0x36>
        }
        printf("\r\n");
 800ab8a:	4809      	ldr	r0, [pc, #36]	; (800abb0 <printMatrix16ValueFromNode+0x9c>)
 800ab8c:	f00a fe96 	bl	80158bc <puts>
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
 800ab90:	f1b8 0801 	subs.w	r8, r8, #1
 800ab94:	f109 39ff 	add.w	r9, r9, #4294967295
 800ab98:	9b01      	ldr	r3, [sp, #4]
 800ab9a:	d1c9      	bne.n	800ab30 <printMatrix16ValueFromNode+0x1c>
    }
    printf("\r\n");
 800ab9c:	4804      	ldr	r0, [pc, #16]	; (800abb0 <printMatrix16ValueFromNode+0x9c>)

}
 800ab9e:	b003      	add	sp, #12
 800aba0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800aba4:	f00a be8a 	b.w	80158bc <puts>
 800aba8:	080191d8 	.word	0x080191d8
 800abac:	08019170 	.word	0x08019170
 800abb0:	08019514 	.word	0x08019514

0800abb4 <updateNodeThree>:


//
// 
void updateNodeThree(maze_node *maze, state *st, uint8_t x, uint8_t y)
{
 800abb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    //
        //MAX   
    maze->RawNode[x][y+1].existence = (maze->RawNode[x][y+1].existence == UNKNOWN) ? st->wall.north : maze->RawNode[x][y+1].existence;             //
 800abb6:	0094      	lsls	r4, r2, #2
 800abb8:	1c5f      	adds	r7, r3, #1
 800abba:	18a5      	adds	r5, r4, r2
 800abbc:	eb07 0545 	add.w	r5, r7, r5, lsl #1
 800abc0:	18a6      	adds	r6, r4, r2
 800abc2:	f810 c035 	ldrb.w	ip, [r0, r5, lsl #3]
 800abc6:	f1bc 0f02 	cmp.w	ip, #2
 800abca:	bf08      	it	eq
 800abcc:	f891 c004 	ldrbeq.w	ip, [r1, #4]
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800abd0:	f102 0501 	add.w	r5, r2, #1
    maze->RawNode[x][y+1].existence = (maze->RawNode[x][y+1].existence == UNKNOWN) ? st->wall.north : maze->RawNode[x][y+1].existence;             //
 800abd4:	eb07 0646 	add.w	r6, r7, r6, lsl #1
 800abd8:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 800abdc:	bf08      	it	eq
 800abde:	f00c 0c03 	andeq.w	ip, ip, #3
 800abe2:	441d      	add	r5, r3
 800abe4:	f800 c036 	strb.w	ip, [r0, r6, lsl #3]
 800abe8:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800abec:	eb04 0c02 	add.w	ip, r4, r2
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800abf0:	f895 62d0 	ldrb.w	r6, [r5, #720]	; 0x2d0
 800abf4:	2e02      	cmp	r6, #2
 800abf6:	bf08      	it	eq
 800abf8:	790e      	ldrbeq	r6, [r1, #4]
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800abfa:	eb03 0c4c 	add.w	ip, r3, ip, lsl #1
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800abfe:	bf08      	it	eq
 800ac00:	f3c6 0681 	ubfxeq	r6, r6, #2, #2
 800ac04:	f885 62d0 	strb.w	r6, [r5, #720]	; 0x2d0
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800ac08:	f810 c03c 	ldrb.w	ip, [r0, ip, lsl #3]
 800ac0c:	f1bc 0f02 	cmp.w	ip, #2
 800ac10:	bf08      	it	eq
 800ac12:	f891 c004 	ldrbeq.w	ip, [r1, #4]
 800ac16:	eb04 0e02 	add.w	lr, r4, r2
 800ac1a:	eb03 0e4e 	add.w	lr, r3, lr, lsl #1
 800ac1e:	f04f 0609 	mov.w	r6, #9
 800ac22:	bf08      	it	eq
 800ac24:	f3cc 1c01 	ubfxeq	ip, ip, #4, #2
 800ac28:	fb16 3602 	smlabb	r6, r6, r2, r3
 800ac2c:	f800 c03e 	strb.w	ip, [r0, lr, lsl #3]
 800ac30:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
    // maze->RawNode[x][y+1].flag = true;      //
    // maze->ColumnNode[x+1][y].flag = true;   //
    // maze->RawNode[x][y].flag = true;        //
    // maze->ColumnNode[x][y].flag = true;     //

    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800ac34:	4414      	add	r4, r2
    maze->ColumnNode[x][y].existence = (maze->ColumnNode[x][y].existence == UNKNOWN) ? st->wall.west : maze->ColumnNode[x][y].existence;          //
 800ac36:	f896 c2d0 	ldrb.w	ip, [r6, #720]	; 0x2d0
 800ac3a:	f1bc 0f02 	cmp.w	ip, #2
 800ac3e:	bf08      	it	eq
 800ac40:	f891 c004 	ldrbeq.w	ip, [r1, #4]
    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800ac44:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800ac48:	eb04 0207 	add.w	r2, r4, r7
    maze->ColumnNode[x][y].existence = (maze->ColumnNode[x][y].existence == UNKNOWN) ? st->wall.west : maze->ColumnNode[x][y].existence;          //
 800ac4c:	bf08      	it	eq
 800ac4e:	ea4f 1c9c 	moveq.w	ip, ip, lsr #6
 800ac52:	f886 c2d0 	strb.w	ip, [r6, #720]	; 0x2d0
    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800ac56:	f810 1032 	ldrb.w	r1, [r0, r2, lsl #3]
 800ac5a:	f1a1 0101 	sub.w	r1, r1, #1
 800ac5e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800ac62:	fab1 f181 	clz	r1, r1
 800ac66:	0949      	lsrs	r1, r1, #5
 800ac68:	7111      	strb	r1, [r2, #4]
    maze->ColumnNode[x+1][y].draw = (maze->ColumnNode[x+1][y].existence == WALL) ? true : false;    //
 800ac6a:	f895 22d0 	ldrb.w	r2, [r5, #720]	; 0x2d0
 800ac6e:	f1a2 0201 	sub.w	r2, r2, #1
 800ac72:	fab2 f282 	clz	r2, r2
    maze->RawNode[x][y].draw = (maze->RawNode[x][y].existence == WALL) ? true : false;              //
 800ac76:	4423      	add	r3, r4
    maze->ColumnNode[x+1][y].draw = (maze->ColumnNode[x+1][y].existence == WALL) ? true : false;    //
 800ac78:	0952      	lsrs	r2, r2, #5
 800ac7a:	f885 22d4 	strb.w	r2, [r5, #724]	; 0x2d4
    maze->RawNode[x][y].draw = (maze->RawNode[x][y].existence == WALL) ? true : false;              //
 800ac7e:	f810 2033 	ldrb.w	r2, [r0, r3, lsl #3]
 800ac82:	f1a2 0201 	sub.w	r2, r2, #1
 800ac86:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800ac8a:	fab2 f282 	clz	r2, r2
 800ac8e:	0952      	lsrs	r2, r2, #5
 800ac90:	711a      	strb	r2, [r3, #4]
    maze->ColumnNode[x][y].draw = (maze->ColumnNode[x][y].existence == WALL) ? true : false;        //
 800ac92:	f896 32d0 	ldrb.w	r3, [r6, #720]	; 0x2d0
 800ac96:	f1a3 0301 	sub.w	r3, r3, #1
 800ac9a:	fab3 f383 	clz	r3, r3
 800ac9e:	095b      	lsrs	r3, r3, #5
 800aca0:	f886 32d4 	strb.w	r3, [r6, #724]	; 0x2d4
    //
    // maze->RawNode[x][y+1].weight = (maze->RawNode[x][y+1].existence == WALL) ? MAX_WEIGHT : maze->RawNode[x][y+1].weight;             //
    // maze->ColumnNode[x+1][y].weight = (maze->ColumnNode[x+1][y].existence == WALL) ? MAX_WEIGHT : maze->ColumnNode[x+1][y].weight;    //
    // maze->RawNode[x][y].weight = (maze->RawNode[x][y].existence == WALL) ? MAX_WEIGHT : maze->RawNode[x][y].weight;                   //
    // maze->ColumnNode[x][y].weight = (maze->ColumnNode[x][y].existence == WALL) ? MAX_WEIGHT : maze->ColumnNode[x][y].weight;          //
}
 800aca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aca6:	bf00      	nop

0800aca8 <initTargetAreaWeight>:
//             maze->ColumnNode[x+i][y+j].weight = 0;      //
//         }
//     }
// }
void initTargetAreaWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t target_size_x, uint8_t target_size_y)
{
 800aca8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800acac:	f89d 801c 	ldrb.w	r8, [sp, #28]
    //0MAX
    for(int i=0; i < target_size_x; i++)
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d044      	beq.n	800ad3e <initTargetAreaWeight+0x96>
 800acb4:	1c4c      	adds	r4, r1, #1
 800acb6:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 800acba:	250a      	movs	r5, #10
 800acbc:	18a7      	adds	r7, r4, r2
 800acbe:	fb15 2201 	smlabb	r2, r5, r1, r2
 800acc2:	eb00 07c7 	add.w	r7, r0, r7, lsl #3
 800acc6:	eb00 0cc2 	add.w	ip, r0, r2, lsl #3
 800acca:	f04f 0908 	mov.w	r9, #8
 800acce:	f04f 0e00 	mov.w	lr, #0
            // maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0; //
            // maze->RawNode[x+i][y+j].weight = (maze->RawNode[x+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0;           //
            // maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0;     //

        	//draw == true
            maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].existence == WALL) ? MAX_WEIGHT : 0;       //
 800acd2:	f640 74ff 	movw	r4, #4095	; 0xfff
        for(int j=0; j < target_size_y; j++)
 800acd6:	f1b8 0f00 	cmp.w	r8, #0
 800acda:	d028      	beq.n	800ad2e <initTargetAreaWeight+0x86>
 800acdc:	f1a7 0048 	sub.w	r0, r7, #72	; 0x48
 800ace0:	fb19 7608 	smlabb	r6, r9, r8, r7
 800ace4:	4639      	mov	r1, r7
 800ace6:	4662      	mov	r2, ip
            maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].existence == WALL) ? MAX_WEIGHT : 0;       //
 800ace8:	7a15      	ldrb	r5, [r2, #8]
 800acea:	2d01      	cmp	r5, #1
 800acec:	bf14      	ite	ne
 800acee:	2500      	movne	r5, #0
 800acf0:	4625      	moveq	r5, r4
 800acf2:	8155      	strh	r5, [r2, #10]
            maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].existence == WALL) ? MAX_WEIGHT : 0; //
 800acf4:	f891 52d0 	ldrb.w	r5, [r1, #720]	; 0x2d0
 800acf8:	2d01      	cmp	r5, #1
 800acfa:	bf14      	ite	ne
 800acfc:	2500      	movne	r5, #0
 800acfe:	4625      	moveq	r5, r4
 800ad00:	f8a1 52d2 	strh.w	r5, [r1, #722]	; 0x2d2
            maze->RawNode[x+i][y+j].weight = (maze->RawNode[x+i][y+j].existence == WALL) ? MAX_WEIGHT : 0;           //
 800ad04:	7815      	ldrb	r5, [r2, #0]
 800ad06:	2d01      	cmp	r5, #1
 800ad08:	bf14      	ite	ne
 800ad0a:	2500      	movne	r5, #0
 800ad0c:	4625      	moveq	r5, r4
 800ad0e:	8055      	strh	r5, [r2, #2]
            maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].existence == WALL) ? MAX_WEIGHT : 0;     //
 800ad10:	f890 52d0 	ldrb.w	r5, [r0, #720]	; 0x2d0
 800ad14:	3108      	adds	r1, #8
 800ad16:	2d01      	cmp	r5, #1
 800ad18:	bf14      	ite	ne
 800ad1a:	2500      	movne	r5, #0
 800ad1c:	4625      	moveq	r5, r4
        for(int j=0; j < target_size_y; j++)
 800ad1e:	42b1      	cmp	r1, r6
            maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].existence == WALL) ? MAX_WEIGHT : 0;     //
 800ad20:	f8a0 52d2 	strh.w	r5, [r0, #722]	; 0x2d2
 800ad24:	f102 0208 	add.w	r2, r2, #8
 800ad28:	f100 0008 	add.w	r0, r0, #8
        for(int j=0; j < target_size_y; j++)
 800ad2c:	d1dc      	bne.n	800ace8 <initTargetAreaWeight+0x40>
    for(int i=0; i < target_size_x; i++)
 800ad2e:	f10e 0e01 	add.w	lr, lr, #1
 800ad32:	459e      	cmp	lr, r3
 800ad34:	f10c 0c50 	add.w	ip, ip, #80	; 0x50
 800ad38:	f107 0748 	add.w	r7, r7, #72	; 0x48
 800ad3c:	d1cb      	bne.n	800acd6 <initTargetAreaWeight+0x2e>
        }
    }
}
 800ad3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad42:	bf00      	nop

0800ad44 <updateAllNodeWeight>:
    // setTargetWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t target_size);
//0
    // setGoalWeight(maze);
    
void updateAllNodeWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t area_size_x, uint8_t area_size_y, int mask)
{
 800ad44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad48:	b085      	sub	sp, #20
 800ad4a:	4680      	mov	r8, r0
 800ad4c:	f89d e038 	ldrb.w	lr, [sp, #56]	; 0x38
 800ad50:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800ad52:	f500 7c34 	add.w	ip, r0, #720	; 0x2d0
            maze->RawNode[i][j].weight = MAX_WEIGHT;  
 800ad56:	f640 77ff 	movw	r7, #4095	; 0xfff
 800ad5a:	f100 0550 	add.w	r5, r0, #80	; 0x50
 800ad5e:	8047      	strh	r7, [r0, #2]
 800ad60:	3008      	adds	r0, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800ad62:	42a8      	cmp	r0, r5
 800ad64:	d1fb      	bne.n	800ad5e <updateAllNodeWeight+0x1a>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800ad66:	4560      	cmp	r0, ip
 800ad68:	d1f7      	bne.n	800ad5a <updateAllNodeWeight+0x16>
 800ad6a:	4646      	mov	r6, r8
            maze->ColumnNode[i][j].weight = MAX_WEIGHT;
 800ad6c:	f640 7cff 	movw	ip, #4095	; 0xfff
 800ad70:	f106 0548 	add.w	r5, r6, #72	; 0x48
 800ad74:	f8a6 c2d2 	strh.w	ip, [r6, #722]	; 0x2d2
 800ad78:	3608      	adds	r6, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800ad7a:	42ae      	cmp	r6, r5
 800ad7c:	d1fa      	bne.n	800ad74 <updateAllNodeWeight+0x30>
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800ad7e:	4286      	cmp	r6, r0
 800ad80:	d1f6      	bne.n	800ad70 <updateAllNodeWeight+0x2c>
	//154/20ms = 7.7ms
    //

    initWeight(maze); //3/20ms
    
    initTargetAreaWeight(maze, x,y, area_size_x,area_size_y);
 800ad82:	f8cd e000 	str.w	lr, [sp]
 800ad86:	4640      	mov	r0, r8
 800ad88:	f7ff ff8e 	bl	800aca8 <initTargetAreaWeight>
 800ad8c:	4645      	mov	r5, r8
 800ad8e:	f108 0250 	add.w	r2, r8, #80	; 0x50
 800ad92:	9203      	str	r2, [sp, #12]
 800ad94:	f108 0e48 	add.w	lr, r8, #72	; 0x48
			for(j = 1; j < NUMBER_OF_SQUARES_Y; j++)		//(y)
			{
                //1.6
                // j=N; j >= 0, x1N-1
                // j=N-11 x0N-1
				if(maze->RawNode[i][j].weight == MAX_WEIGHT)		//MAX
 800ad98:	f640 72ff 	movw	r2, #4095	; 0xfff
 800ad9c:	46ac      	mov	ip, r5
					}
                    //
    				if( ((maze->ColumnNode[i][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i][j-1].weight == MAX_WEIGHT))		//
					{
						maze->ColumnNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
						change_flag = true;		//
 800ad9e:	f04f 0800 	mov.w	r8, #0
		change_flag = false;				//
 800ada2:	4647      	mov	r7, r8
						change_flag = true;		//
 800ada4:	4661      	mov	r1, ip
 800ada6:	46e2      	mov	sl, ip
 800ada8:	46c1      	mov	r9, r8
 800adaa:	f101 0848 	add.w	r8, r1, #72	; 0x48
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800adae:	4645      	mov	r5, r8
 800adb0:	4653      	mov	r3, sl
 800adb2:	2001      	movs	r0, #1
				if(maze->RawNode[i][j].weight == MAX_WEIGHT)		//MAX
 800adb4:	895e      	ldrh	r6, [r3, #10]
 800adb6:	4296      	cmp	r6, r2
 800adb8:	d055      	beq.n	800ae66 <updateAllNodeWeight+0x122>
				if(j < NUMBER_OF_SQUARES_Y-1)   //. xyxy
 800adba:	2808      	cmp	r0, #8
 800adbc:	d010      	beq.n	800ade0 <updateAllNodeWeight+0x9c>
					if( ((maze->RawNode[i][j+1].existence & mask) == NOWALL) && (maze->RawNode[i][j+1].weight == MAX_WEIGHT) )	//(maskstatic_parameters)
 800adbe:	f893 b010 	ldrb.w	fp, [r3, #16]
 800adc2:	ea1b 0f04 	tst.w	fp, r4
 800adc6:	d109      	bne.n	800addc <updateAllNodeWeight+0x98>
 800adc8:	f8b3 b012 	ldrh.w	fp, [r3, #18]
 800adcc:	4593      	cmp	fp, r2
 800adce:	d105      	bne.n	800addc <updateAllNodeWeight+0x98>
						maze->RawNode[i][j+1].weight = maze->RawNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800add0:	f106 0907 	add.w	r9, r6, #7
 800add4:	f8a3 9012 	strh.w	r9, [r3, #18]
						change_flag = true;		//
 800add8:	f04f 0901 	mov.w	r9, #1
				if(j > 1)						//.
 800addc:	2801      	cmp	r0, #1
 800adde:	d00c      	beq.n	800adfa <updateAllNodeWeight+0xb6>
					if( ((maze->RawNode[i][j-1].existence & mask) == NOWALL) && (maze->RawNode[i][j-1].weight == MAX_WEIGHT) )	//
 800ade0:	f893 b000 	ldrb.w	fp, [r3]
 800ade4:	ea1b 0f04 	tst.w	fp, r4
 800ade8:	d107      	bne.n	800adfa <updateAllNodeWeight+0xb6>
 800adea:	f8b3 b002 	ldrh.w	fp, [r3, #2]
 800adee:	4593      	cmp	fp, r2
 800adf0:	d103      	bne.n	800adfa <updateAllNodeWeight+0xb6>
						maze->RawNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800adf2:	3607      	adds	r6, #7
 800adf4:	805e      	strh	r6, [r3, #2]
						change_flag = true;		//
 800adf6:	f04f 0901 	mov.w	r9, #1
				if(i < NUMBER_OF_SQUARES_X-1)					//
 800adfa:	2f08      	cmp	r7, #8
 800adfc:	d017      	beq.n	800ae2e <updateAllNodeWeight+0xea>
					if( ((maze->ColumnNode[i+1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j].weight == MAX_WEIGHT))		//
 800adfe:	f895 62d8 	ldrb.w	r6, [r5, #728]	; 0x2d8
 800ae02:	4226      	tst	r6, r4
 800ae04:	d109      	bne.n	800ae1a <updateAllNodeWeight+0xd6>
 800ae06:	f8b5 62da 	ldrh.w	r6, [r5, #730]	; 0x2da
 800ae0a:	4296      	cmp	r6, r2
 800ae0c:	d105      	bne.n	800ae1a <updateAllNodeWeight+0xd6>
						maze->ColumnNode[i+1][j].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800ae0e:	895e      	ldrh	r6, [r3, #10]
 800ae10:	3605      	adds	r6, #5
 800ae12:	f8a5 62da 	strh.w	r6, [r5, #730]	; 0x2da
						change_flag = true;		//
 800ae16:	f04f 0901 	mov.w	r9, #1
                    if( ((maze->ColumnNode[i+1][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j-1].weight == MAX_WEIGHT)	)		//
 800ae1a:	f895 62d0 	ldrb.w	r6, [r5, #720]	; 0x2d0
 800ae1e:	4226      	tst	r6, r4
 800ae20:	d104      	bne.n	800ae2c <updateAllNodeWeight+0xe8>
 800ae22:	f8b5 62d2 	ldrh.w	r6, [r5, #722]	; 0x2d2
 800ae26:	4296      	cmp	r6, r2
 800ae28:	f000 8092 	beq.w	800af50 <updateAllNodeWeight+0x20c>
				if(i > 0)						//
 800ae2c:	b1df      	cbz	r7, 800ae66 <updateAllNodeWeight+0x122>
					if( ((maze->ColumnNode[i][j].existence & mask) == NOWALL)  && (maze->ColumnNode[i][j].weight == MAX_WEIGHT) )		//
 800ae2e:	f891 62d8 	ldrb.w	r6, [r1, #728]	; 0x2d8
 800ae32:	4226      	tst	r6, r4
 800ae34:	d109      	bne.n	800ae4a <updateAllNodeWeight+0x106>
 800ae36:	f8b1 62da 	ldrh.w	r6, [r1, #730]	; 0x2da
 800ae3a:	4296      	cmp	r6, r2
 800ae3c:	d105      	bne.n	800ae4a <updateAllNodeWeight+0x106>
							maze->ColumnNode[i][j].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800ae3e:	895e      	ldrh	r6, [r3, #10]
 800ae40:	3605      	adds	r6, #5
 800ae42:	f8a1 62da 	strh.w	r6, [r1, #730]	; 0x2da
							change_flag = true;		//
 800ae46:	f04f 0901 	mov.w	r9, #1
    				if( ((maze->ColumnNode[i][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i][j-1].weight == MAX_WEIGHT))		//
 800ae4a:	f891 62d0 	ldrb.w	r6, [r1, #720]	; 0x2d0
 800ae4e:	4226      	tst	r6, r4
 800ae50:	d109      	bne.n	800ae66 <updateAllNodeWeight+0x122>
 800ae52:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800ae56:	4296      	cmp	r6, r2
 800ae58:	d105      	bne.n	800ae66 <updateAllNodeWeight+0x122>
						maze->ColumnNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800ae5a:	895e      	ldrh	r6, [r3, #10]
 800ae5c:	3605      	adds	r6, #5
 800ae5e:	f8a1 62d2 	strh.w	r6, [r1, #722]	; 0x2d2
						change_flag = true;		//
 800ae62:	f04f 0901 	mov.w	r9, #1
 800ae66:	3001      	adds	r0, #1
			for(j = 1; j < NUMBER_OF_SQUARES_Y; j++)		//(y)
 800ae68:	2809      	cmp	r0, #9
 800ae6a:	f103 0308 	add.w	r3, r3, #8
 800ae6e:	f101 0108 	add.w	r1, r1, #8
 800ae72:	f105 0508 	add.w	r5, r5, #8
 800ae76:	d19d      	bne.n	800adb4 <updateAllNodeWeight+0x70>
 800ae78:	3701      	adds	r7, #1
		for( i = 0; i < NUMBER_OF_SQUARES_X; i++)			//(x)
 800ae7a:	2f09      	cmp	r7, #9
 800ae7c:	f10a 0a50 	add.w	sl, sl, #80	; 0x50
 800ae80:	4641      	mov	r1, r8
 800ae82:	d192      	bne.n	800adaa <updateAllNodeWeight+0x66>
 800ae84:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800ae88:	464f      	mov	r7, r9
 800ae8a:	4671      	mov	r1, lr
 800ae8c:	f04f 0801 	mov.w	r8, #1
 800ae90:	f101 0948 	add.w	r9, r1, #72	; 0x48
		change_flag = false;				//
 800ae94:	464d      	mov	r5, r9
 800ae96:	4653      	mov	r3, sl
 800ae98:	2000      	movs	r0, #0
        //
        for(i = 1; i < NUMBER_OF_SQUARES_X; i++)
		{
			for( j = 0; j < NUMBER_OF_SQUARES_Y; j++)
			{
                if(maze->ColumnNode[i][j].weight == MAX_WEIGHT)		//MAX
 800ae9a:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800ae9e:	4296      	cmp	r6, r2
 800aea0:	d04f      	beq.n	800af42 <updateAllNodeWeight+0x1fe>
					continue;
				}
                // printf("continue. Column[%d][%d]\r\n",i,j);
				
                //
				if(i < NUMBER_OF_SQUARES_X-1)					//
 800aea2:	f1b8 0f08 	cmp.w	r8, #8
 800aea6:	d00f      	beq.n	800aec8 <updateAllNodeWeight+0x184>
				{
                    // printf("%d,mask: %d, result: %d\r\n",maze->ColumnNode[i+1][j].existence, mask,((maze->ColumnNode[i+1][j].existence) & mask));
					if( ((maze->ColumnNode[i+1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j].weight == MAX_WEIGHT))	//(maskstatic_parameters)
 800aea8:	f895 b2d0 	ldrb.w	fp, [r5, #720]	; 0x2d0
 800aeac:	ea1b 0f04 	tst.w	fp, r4
 800aeb0:	d107      	bne.n	800aec2 <updateAllNodeWeight+0x17e>
 800aeb2:	f8b5 b2d2 	ldrh.w	fp, [r5, #722]	; 0x2d2
 800aeb6:	4593      	cmp	fp, r2
 800aeb8:	d103      	bne.n	800aec2 <updateAllNodeWeight+0x17e>
					{
						maze->ColumnNode[i+1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800aeba:	3607      	adds	r6, #7
 800aebc:	f8a5 62d2 	strh.w	r6, [r5, #722]	; 0x2d2
						change_flag = true;		//
 800aec0:	2701      	movs	r7, #1
					}
                }
                //
				if(i > 1)						//
 800aec2:	f1b8 0f01 	cmp.w	r8, #1
 800aec6:	d00d      	beq.n	800aee4 <updateAllNodeWeight+0x1a0>
				{
					if( ((maze->ColumnNode[i-1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i-1][j].weight == MAX_WEIGHT))	//
 800aec8:	f891 6288 	ldrb.w	r6, [r1, #648]	; 0x288
 800aecc:	4226      	tst	r6, r4
 800aece:	d109      	bne.n	800aee4 <updateAllNodeWeight+0x1a0>
 800aed0:	f8b1 628a 	ldrh.w	r6, [r1, #650]	; 0x28a
 800aed4:	4296      	cmp	r6, r2
 800aed6:	d105      	bne.n	800aee4 <updateAllNodeWeight+0x1a0>
					{
						maze->ColumnNode[i-1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800aed8:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800aedc:	3607      	adds	r6, #7
 800aede:	f8a1 628a 	strh.w	r6, [r1, #650]	; 0x28a
						change_flag = true;		//
 800aee2:	2701      	movs	r7, #1
					}
				}
                //2
				if(j < NUMBER_OF_SQUARES_Y-1)					//
 800aee4:	2808      	cmp	r0, #8
 800aee6:	d013      	beq.n	800af10 <updateAllNodeWeight+0x1cc>
				{
                    //
					if( ((maze->RawNode[i][j+1].existence & mask) == NOWALL) && (maze->RawNode[i][j+1].weight == MAX_WEIGHT))		//
 800aee8:	7a1e      	ldrb	r6, [r3, #8]
 800aeea:	4226      	tst	r6, r4
 800aeec:	d107      	bne.n	800aefe <updateAllNodeWeight+0x1ba>
 800aeee:	895e      	ldrh	r6, [r3, #10]
 800aef0:	4296      	cmp	r6, r2
 800aef2:	d104      	bne.n	800aefe <updateAllNodeWeight+0x1ba>
					{
						maze->RawNode[i][j+1].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800aef4:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800aef8:	3605      	adds	r6, #5
 800aefa:	815e      	strh	r6, [r3, #10]
						change_flag = true;		//
 800aefc:	2701      	movs	r7, #1
					}
                	
                    //
                    if( ((maze->RawNode[i-1][j+1].existence & mask) == NOWALL) && (maze->RawNode[i-1][j+1].weight == MAX_WEIGHT))		//
 800aefe:	f813 6c48 	ldrb.w	r6, [r3, #-72]
 800af02:	4226      	tst	r6, r4
 800af04:	d103      	bne.n	800af0e <updateAllNodeWeight+0x1ca>
 800af06:	f833 6c46 	ldrh.w	r6, [r3, #-70]
 800af0a:	4296      	cmp	r6, r2
 800af0c:	d027      	beq.n	800af5e <updateAllNodeWeight+0x21a>
						change_flag = true;		//
					}
				}

                //2
				if(j > 0)						//
 800af0e:	b1d0      	cbz	r0, 800af46 <updateAllNodeWeight+0x202>
				{
                    //
					if( ((maze->RawNode[i][j].existence & mask) == NOWALL) && (maze->RawNode[i][j].weight == MAX_WEIGHT)	)		//
 800af10:	781e      	ldrb	r6, [r3, #0]
 800af12:	4226      	tst	r6, r4
 800af14:	d107      	bne.n	800af26 <updateAllNodeWeight+0x1e2>
 800af16:	885e      	ldrh	r6, [r3, #2]
 800af18:	4296      	cmp	r6, r2
 800af1a:	d104      	bne.n	800af26 <updateAllNodeWeight+0x1e2>
					{
						maze->RawNode[i][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800af1c:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800af20:	3605      	adds	r6, #5
 800af22:	805e      	strh	r6, [r3, #2]
						change_flag = true;		//
 800af24:	2701      	movs	r7, #1
					}
                    //
    				if( ((maze->RawNode[i-1][j].existence & mask) == NOWALL) && (maze->RawNode[i-1][j].weight == MAX_WEIGHT))		//
 800af26:	f813 6c50 	ldrb.w	r6, [r3, #-80]
 800af2a:	4226      	tst	r6, r4
 800af2c:	d109      	bne.n	800af42 <updateAllNodeWeight+0x1fe>
 800af2e:	f833 6c4e 	ldrh.w	r6, [r3, #-78]
 800af32:	4296      	cmp	r6, r2
 800af34:	d105      	bne.n	800af42 <updateAllNodeWeight+0x1fe>
					{
							maze->RawNode[i-1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800af36:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800af3a:	3605      	adds	r6, #5
 800af3c:	f823 6c4e 	strh.w	r6, [r3, #-78]
							change_flag = true;		//
 800af40:	2701      	movs	r7, #1
			for( j = 0; j < NUMBER_OF_SQUARES_Y; j++)
 800af42:	2808      	cmp	r0, #8
 800af44:	d012      	beq.n	800af6c <updateAllNodeWeight+0x228>
 800af46:	3001      	adds	r0, #1
 800af48:	3108      	adds	r1, #8
 800af4a:	3308      	adds	r3, #8
 800af4c:	3508      	adds	r5, #8
 800af4e:	e7a4      	b.n	800ae9a <updateAllNodeWeight+0x156>
						maze->ColumnNode[i+1][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800af50:	895e      	ldrh	r6, [r3, #10]
 800af52:	3605      	adds	r6, #5
 800af54:	f8a5 62d2 	strh.w	r6, [r5, #722]	; 0x2d2
						change_flag = true;		//
 800af58:	f04f 0901 	mov.w	r9, #1
 800af5c:	e766      	b.n	800ae2c <updateAllNodeWeight+0xe8>
						maze->RawNode[i-1][j+1].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800af5e:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800af62:	3605      	adds	r6, #5
 800af64:	f823 6c46 	strh.w	r6, [r3, #-70]
						change_flag = true;		//
 800af68:	2701      	movs	r7, #1
 800af6a:	e7d0      	b.n	800af0e <updateAllNodeWeight+0x1ca>
 800af6c:	f108 0801 	add.w	r8, r8, #1
        for(i = 1; i < NUMBER_OF_SQUARES_X; i++)
 800af70:	f1b8 0f09 	cmp.w	r8, #9
 800af74:	f10a 0a50 	add.w	sl, sl, #80	; 0x50
 800af78:	4649      	mov	r1, r9
 800af7a:	d189      	bne.n	800ae90 <updateAllNodeWeight+0x14c>
				}
            }
        }
        //printf("\r\n");//
        //cnt++;
	}while(change_flag == true);	//
 800af7c:	2f00      	cmp	r7, #0
 800af7e:	f47f af0e 	bne.w	800ad9e <updateAllNodeWeight+0x5a>
//    t = 0;
//	HAL_TIM_Base_Stop_IT(&htim8);
//	printf("%d/20ms, %d, %d\r\n\r\n",timer8, skip_raw, skip_column);
}
 800af82:	b005      	add	sp, #20
 800af84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800af88 <getNextNode>:
}

//
// :
node *getNextNode(maze_node *maze, cardinal car, node *now_node, int mask)
{
 800af88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t compare_weight=0;
    compare_weight = now_node->weight;

    _Bool flag=false;
    //printf("01:%d\r\n",now_node->rc);
    if(now_node->rc == 0)
 800af8c:	f892 9005 	ldrb.w	r9, [r2, #5]
    compare_weight = now_node->weight;
 800af90:	f8b2 8002 	ldrh.w	r8, [r2, #2]
 800af94:	7991      	ldrb	r1, [r2, #6]
 800af96:	79d4      	ldrb	r4, [r2, #7]
{
 800af98:	b083      	sub	sp, #12
 800af9a:	4605      	mov	r5, r0
    if(now_node->rc == 0)
 800af9c:	f1b9 0f00 	cmp.w	r9, #0
 800afa0:	d176      	bne.n	800b090 <getNextNode+0x108>
#endif
        //print
        
        //
        //
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800afa2:	2c07      	cmp	r4, #7
 800afa4:	f240 80cf 	bls.w	800b146 <getNextNode+0x1be>
    _Bool flag=false;
 800afa8:	46cc      	mov	ip, r9
 800afaa:	1e60      	subs	r0, r4, #1
 800afac:	008e      	lsls	r6, r1, #2
            }
        }
        //
        if(now_node->pos.y > 1)						//
        {
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)	//
 800afae:	440e      	add	r6, r1
 800afb0:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 800afb4:	f815 e036 	ldrb.w	lr, [r5, r6, lsl #3]
 800afb8:	ea1e 0f03 	tst.w	lr, r3
 800afbc:	d109      	bne.n	800afd2 <getNextNode+0x4a>
            {
                //
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y-1].weight)
 800afbe:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 800afc2:	f8b6 e002 	ldrh.w	lr, [r6, #2]
 800afc6:	45c6      	cmp	lr, r8
 800afc8:	d203      	bcs.n	800afd2 <getNextNode+0x4a>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->RawNode[now_node->pos.x][now_node->pos.y-1].weight;
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y-1]);
 800afca:	4637      	mov	r7, r6
 800afcc:	46f0      	mov	r8, lr
                    flag = true;
 800afce:	f04f 0c01 	mov.w	ip, #1
                }
            }
        }
        //2
        if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800afd2:	2907      	cmp	r1, #7
 800afd4:	d831      	bhi.n	800b03a <getNextNode+0xb2>
        {
            //
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence & mask) == NOWALL)		//
 800afd6:	1c4e      	adds	r6, r1, #1
 800afd8:	eb06 06c6 	add.w	r6, r6, r6, lsl #3
 800afdc:	eb06 0e04 	add.w	lr, r6, r4
 800afe0:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
 800afe4:	f89e 92d0 	ldrb.w	r9, [lr, #720]	; 0x2d0
 800afe8:	ea19 0f03 	tst.w	r9, r3
 800afec:	d10b      	bne.n	800b006 <getNextNode+0x7e>
            {
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800afee:	f8be e2d2 	ldrh.w	lr, [lr, #722]	; 0x2d2
 800aff2:	45c6      	cmp	lr, r8
 800aff4:	d207      	bcs.n	800b006 <getNextNode+0x7e>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y]);
 800aff6:	f104 075a 	add.w	r7, r4, #90	; 0x5a
 800affa:	4437      	add	r7, r6
 800affc:	46f0      	mov	r8, lr
 800affe:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                    flag = true;
 800b002:	f04f 0c01 	mov.w	ip, #1
 800b006:	eb00 0e06 	add.w	lr, r0, r6
 800b00a:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
                }
            }

            //
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800b00e:	f89e 92d0 	ldrb.w	r9, [lr, #720]	; 0x2d0
 800b012:	ea19 0f03 	tst.w	r9, r3
 800b016:	f040 80e9 	bne.w	800b1ec <getNextNode+0x264>
            {  
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight)
 800b01a:	f8be e2d2 	ldrh.w	lr, [lr, #722]	; 0x2d2
 800b01e:	45c6      	cmp	lr, r8
 800b020:	f080 80e4 	bcs.w	800b1ec <getNextNode+0x264>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1]);
 800b024:	f100 075a 	add.w	r7, r0, #90	; 0x5a
 800b028:	4437      	add	r7, r6
 800b02a:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                }
            }
        }

        //2
        if(now_node->pos.x > 0)						//
 800b02e:	2900      	cmp	r1, #0
 800b030:	f000 80c3 	beq.w	800b1ba <getNextNode+0x232>
 800b034:	46f0      	mov	r8, lr
                    flag = true;
 800b036:	f04f 0c01 	mov.w	ip, #1
 800b03a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800b03e:	190e      	adds	r6, r1, r4
 800b040:	eb01 0e00 	add.w	lr, r1, r0
 800b044:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 800b048:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
        {
            //
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y].existence & mask) == NOWALL)		//
 800b04c:	f896 92d0 	ldrb.w	r9, [r6, #720]	; 0x2d0
 800b050:	f89e a2d0 	ldrb.w	sl, [lr, #720]	; 0x2d0
 800b054:	ea19 0f03 	tst.w	r9, r3
 800b058:	ea0a 0a03 	and.w	sl, sl, r3
 800b05c:	f040 80be 	bne.w	800b1dc <getNextNode+0x254>
            {
                //
               
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y].weight)
 800b060:	f8b6 32d2 	ldrh.w	r3, [r6, #722]	; 0x2d2
 800b064:	4543      	cmp	r3, r8
 800b066:	f080 80b9 	bcs.w	800b1dc <getNextNode+0x254>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x][now_node->pos.y].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x][now_node->pos.y]);
 800b06a:	f104 075a 	add.w	r7, r4, #90	; 0x5a
 800b06e:	440f      	add	r7, r1
 800b070:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                    flag = true;
                }
            }
            //
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800b074:	f1ba 0f00 	cmp.w	sl, #0
 800b078:	f040 809f 	bne.w	800b1ba <getNextNode+0x232>
            {
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b07c:	f8be 22d2 	ldrh.w	r2, [lr, #722]	; 0x2d2
 800b080:	429a      	cmp	r2, r3
 800b082:	f080 809a 	bcs.w	800b1ba <getNextNode+0x232>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x][now_node->pos.y-1]);
 800b086:	305a      	adds	r0, #90	; 0x5a
 800b088:	4401      	add	r1, r0
 800b08a:	eb05 07c1 	add.w	r7, r5, r1, lsl #3
 800b08e:	e094      	b.n	800b1ba <getNextNode+0x232>
        //
#if DEBUG_ON
        printf("");
#endif
        //
        if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800b090:	2907      	cmp	r1, #7
 800b092:	f101 30ff 	add.w	r0, r1, #4294967295
 800b096:	d93e      	bls.n	800b116 <getNextNode+0x18e>
    _Bool flag=false;
 800b098:	f04f 0c00 	mov.w	ip, #0
 800b09c:	eb00 0ac0 	add.w	sl, r0, r0, lsl #3
 800b0a0:	eb0a 0604 	add.w	r6, sl, r4
 800b0a4:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
            }
        }
        //
        if(now_node->pos.x > 1)						//
        {
            if( (maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)	//
 800b0a8:	f896 e2d0 	ldrb.w	lr, [r6, #720]	; 0x2d0
 800b0ac:	ea1e 0f03 	tst.w	lr, r3
 800b0b0:	f000 8087 	beq.w	800b1c2 <getNextNode+0x23a>
                    flag = true;
                }
            }
        }
        //2
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b0b4:	2c07      	cmp	r4, #7
        {
            //
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800b0b6:	ea4f 0681 	mov.w	r6, r1, lsl #2
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b0ba:	d955      	bls.n	800b168 <getNextNode+0x1e0>
 800b0bc:	ea4f 0a80 	mov.w	sl, r0, lsl #2

        //2
        if(now_node->pos.y > 0)						//
        {
            //
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y].existence & mask) == NOWALL)		//
 800b0c0:	440e      	add	r6, r1
 800b0c2:	eb0a 0e00 	add.w	lr, sl, r0
 800b0c6:	eb04 0646 	add.w	r6, r4, r6, lsl #1
 800b0ca:	eb04 0e4e 	add.w	lr, r4, lr, lsl #1
 800b0ce:	f815 b036 	ldrb.w	fp, [r5, r6, lsl #3]
 800b0d2:	f815 903e 	ldrb.w	r9, [r5, lr, lsl #3]
 800b0d6:	ea1b 0f03 	tst.w	fp, r3
 800b0da:	ea09 0903 	and.w	r9, r9, r3
 800b0de:	f040 8088 	bne.w	800b1f2 <getNextNode+0x26a>
            {
                //
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y].weight)
 800b0e2:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 800b0e6:	8873      	ldrh	r3, [r6, #2]
 800b0e8:	4543      	cmp	r3, r8
 800b0ea:	f080 8082 	bcs.w	800b1f2 <getNextNode+0x26a>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->RawNode[now_node->pos.x][now_node->pos.y].weight;
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y]);
 800b0ee:	270a      	movs	r7, #10
 800b0f0:	fb17 4101 	smlabb	r1, r7, r1, r4
 800b0f4:	eb05 07c1 	add.w	r7, r5, r1, lsl #3
                    flag = true;
                }
            }
            //
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)		//
 800b0f8:	f1b9 0f00 	cmp.w	r9, #0
 800b0fc:	d15d      	bne.n	800b1ba <getNextNode+0x232>
            {
                //
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b0fe:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
 800b102:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b106:	429a      	cmp	r2, r3
 800b108:	d257      	bcs.n	800b1ba <getNextNode+0x232>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight;
                    next_node = &(maze->RawNode[now_node->pos.x-1][now_node->pos.y]);
 800b10a:	4450      	add	r0, sl
 800b10c:	eb04 0440 	add.w	r4, r4, r0, lsl #1
 800b110:	eb05 07c4 	add.w	r7, r5, r4, lsl #3
 800b114:	e051      	b.n	800b1ba <getNextNode+0x232>
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800b116:	1c4e      	adds	r6, r1, #1
 800b118:	eb06 0ec6 	add.w	lr, r6, r6, lsl #3
 800b11c:	eb04 060e 	add.w	r6, r4, lr
 800b120:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 800b124:	f896 c2d0 	ldrb.w	ip, [r6, #720]	; 0x2d0
 800b128:	ea1c 0c03 	ands.w	ip, ip, r3
 800b12c:	d16e      	bne.n	800b20c <getNextNode+0x284>
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800b12e:	f8b6 a2d2 	ldrh.w	sl, [r6, #722]	; 0x2d2
 800b132:	45c2      	cmp	sl, r8
 800b134:	d26c      	bcs.n	800b210 <getNextNode+0x288>
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y]);
 800b136:	f104 065a 	add.w	r6, r4, #90	; 0x5a
 800b13a:	4476      	add	r6, lr
 800b13c:	46d0      	mov	r8, sl
 800b13e:	eb05 07c6 	add.w	r7, r5, r6, lsl #3
                    flag = true;
 800b142:	46cc      	mov	ip, r9
 800b144:	e064      	b.n	800b210 <getNextNode+0x288>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800b146:	008e      	lsls	r6, r1, #2
 800b148:	eb06 0c01 	add.w	ip, r6, r1
 800b14c:	1c60      	adds	r0, r4, #1
 800b14e:	eb00 004c 	add.w	r0, r0, ip, lsl #1
 800b152:	f815 0030 	ldrb.w	r0, [r5, r0, lsl #3]
 800b156:	4218      	tst	r0, r3
 800b158:	d06a      	beq.n	800b230 <getNextNode+0x2a8>
        if(now_node->pos.y > 1)						//
 800b15a:	2c01      	cmp	r4, #1
 800b15c:	f104 30ff 	add.w	r0, r4, #4294967295
 800b160:	46cc      	mov	ip, r9
 800b162:	f67f af36 	bls.w	800afd2 <getNextNode+0x4a>
 800b166:	e722      	b.n	800afae <getNextNode+0x26>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800b168:	eb06 0a01 	add.w	sl, r6, r1
 800b16c:	f104 0e01 	add.w	lr, r4, #1
 800b170:	eb0e 0a4a 	add.w	sl, lr, sl, lsl #1
 800b174:	f815 b03a 	ldrb.w	fp, [r5, sl, lsl #3]
 800b178:	ea1b 0f03 	tst.w	fp, r3
 800b17c:	d10c      	bne.n	800b198 <getNextNode+0x210>
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b17e:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 800b182:	f8ba a002 	ldrh.w	sl, [sl, #2]
 800b186:	45c2      	cmp	sl, r8
 800b188:	d206      	bcs.n	800b198 <getNextNode+0x210>
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y+1]);
 800b18a:	270a      	movs	r7, #10
 800b18c:	fb17 e701 	smlabb	r7, r7, r1, lr
 800b190:	46d0      	mov	r8, sl
 800b192:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                    flag = true;
 800b196:	46cc      	mov	ip, r9
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800b198:	ea4f 0a80 	mov.w	sl, r0, lsl #2
 800b19c:	eb0a 0b00 	add.w	fp, sl, r0
 800b1a0:	eb0e 0e4b 	add.w	lr, lr, fp, lsl #1
 800b1a4:	f815 b03e 	ldrb.w	fp, [r5, lr, lsl #3]
 800b1a8:	ea1b 0f03 	tst.w	fp, r3
 800b1ac:	d034      	beq.n	800b218 <getNextNode+0x290>
        if(now_node->pos.y > 0)						//
 800b1ae:	2c00      	cmp	r4, #0
 800b1b0:	d186      	bne.n	800b0c0 <getNextNode+0x138>
 800b1b2:	f1bc 0f00 	cmp.w	ip, #0
 800b1b6:	bf08      	it	eq
 800b1b8:	4617      	moveq	r7, r2
        return now_node;//
        //
    }
    return now_node; //
        
}
 800b1ba:	4638      	mov	r0, r7
 800b1bc:	b003      	add	sp, #12
 800b1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                if(compare_weight > maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b1c2:	f8b6 62d2 	ldrh.w	r6, [r6, #722]	; 0x2d2
 800b1c6:	4546      	cmp	r6, r8
 800b1c8:	f4bf af74 	bcs.w	800b0b4 <getNextNode+0x12c>
                    next_node = &(maze->ColumnNode[now_node->pos.x-1][now_node->pos.y]);
 800b1cc:	f104 075a 	add.w	r7, r4, #90	; 0x5a
 800b1d0:	4457      	add	r7, sl
 800b1d2:	46b0      	mov	r8, r6
 800b1d4:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                    flag = true;
 800b1d8:	46cc      	mov	ip, r9
 800b1da:	e76b      	b.n	800b0b4 <getNextNode+0x12c>
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800b1dc:	f1ba 0f00 	cmp.w	sl, #0
 800b1e0:	d1e7      	bne.n	800b1b2 <getNextNode+0x22a>
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b1e2:	f8be 32d2 	ldrh.w	r3, [lr, #722]	; 0x2d2
 800b1e6:	4543      	cmp	r3, r8
 800b1e8:	d2e3      	bcs.n	800b1b2 <getNextNode+0x22a>
 800b1ea:	e74c      	b.n	800b086 <getNextNode+0xfe>
        if(now_node->pos.x > 0)						//
 800b1ec:	2900      	cmp	r1, #0
 800b1ee:	d0e0      	beq.n	800b1b2 <getNextNode+0x22a>
 800b1f0:	e723      	b.n	800b03a <getNextNode+0xb2>
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)		//
 800b1f2:	f1b9 0f00 	cmp.w	r9, #0
 800b1f6:	d1dc      	bne.n	800b1b2 <getNextNode+0x22a>
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b1f8:	eb0a 0300 	add.w	r3, sl, r0
 800b1fc:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800b200:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800b204:	885b      	ldrh	r3, [r3, #2]
 800b206:	4543      	cmp	r3, r8
 800b208:	d2d3      	bcs.n	800b1b2 <getNextNode+0x22a>
 800b20a:	e77e      	b.n	800b10a <getNextNode+0x182>
    _Bool flag=false;
 800b20c:	f04f 0c00 	mov.w	ip, #0
        if(now_node->pos.x > 1)						//
 800b210:	2901      	cmp	r1, #1
 800b212:	f67f af4f 	bls.w	800b0b4 <getNextNode+0x12c>
 800b216:	e741      	b.n	800b09c <getNextNode+0x114>
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].weight)
 800b218:	eb05 0ece 	add.w	lr, r5, lr, lsl #3
 800b21c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b220:	45c3      	cmp	fp, r8
 800b222:	d2c4      	bcs.n	800b1ae <getNextNode+0x226>
                    next_node = &(maze->RawNode[now_node->pos.x-1][now_node->pos.y+1]);
 800b224:	4677      	mov	r7, lr
        if(now_node->pos.y > 0)						//
 800b226:	2c00      	cmp	r4, #0
 800b228:	d0c7      	beq.n	800b1ba <getNextNode+0x232>
                    flag = true;
 800b22a:	46cc      	mov	ip, r9
        if(now_node->pos.y > 0)						//
 800b22c:	46d8      	mov	r8, fp
 800b22e:	e747      	b.n	800b0c0 <getNextNode+0x138>
            				ChangeLED(cnt%7);
 800b230:	f8df a064 	ldr.w	sl, [pc, #100]	; 800b298 <getNextNode+0x310>
 800b234:	4917      	ldr	r1, [pc, #92]	; (800b294 <getNextNode+0x30c>)
 800b236:	f8da 0000 	ldr.w	r0, [sl]
 800b23a:	e9cd 2300 	strd	r2, r3, [sp]
 800b23e:	fb81 3100 	smull	r3, r1, r1, r0
 800b242:	180c      	adds	r4, r1, r0
 800b244:	17c1      	asrs	r1, r0, #31
 800b246:	ebc1 01a4 	rsb	r1, r1, r4, asr #2
 800b24a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800b24e:	1a40      	subs	r0, r0, r1
 800b250:	f002 fdc6 	bl	800dde0 <ChangeLED>
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b254:	9a00      	ldr	r2, [sp, #0]
            				cnt ++;
 800b256:	f8da 0000 	ldr.w	r0, [sl]
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b25a:	7991      	ldrb	r1, [r2, #6]
 800b25c:	79d4      	ldrb	r4, [r2, #7]
 800b25e:	9b01      	ldr	r3, [sp, #4]
 800b260:	008e      	lsls	r6, r1, #2
 800b262:	eb06 0c01 	add.w	ip, r6, r1
 800b266:	f104 0e01 	add.w	lr, r4, #1
 800b26a:	eb0e 0c4c 	add.w	ip, lr, ip, lsl #1
 800b26e:	eb05 0ccc 	add.w	ip, r5, ip, lsl #3
            				cnt ++;
 800b272:	3001      	adds	r0, #1
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b274:	f8bc c002 	ldrh.w	ip, [ip, #2]
            				cnt ++;
 800b278:	f8ca 0000 	str.w	r0, [sl]
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b27c:	45c4      	cmp	ip, r8
 800b27e:	f4bf af6c 	bcs.w	800b15a <getNextNode+0x1d2>
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y+1]);
 800b282:	270a      	movs	r7, #10
 800b284:	fb17 e701 	smlabb	r7, r7, r1, lr
 800b288:	46e0      	mov	r8, ip
 800b28a:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
                    flag = true;
 800b28e:	f04f 0901 	mov.w	r9, #1
 800b292:	e762      	b.n	800b15a <getNextNode+0x1d2>
 800b294:	92492493 	.word	0x92492493
 800b298:	20000000 	.word	0x20000000

0800b29c <judgeAccelorNot>:
	uint16_t compare_weight=0;
	compare_weight = now_node->weight;

	_Bool flag=false;
	//3return
	if(now_node->rc == 0)
 800b29c:	7953      	ldrb	r3, [r2, #5]
{
 800b29e:	b4f0      	push	{r4, r5, r6, r7}
	compare_weight = now_node->weight;
 800b2a0:	8854      	ldrh	r4, [r2, #2]
	if(now_node->rc == 0)
 800b2a2:	bba3      	cbnz	r3, 800b30e <judgeAccelorNot+0x72>
	{
		switch(car)
 800b2a4:	2900      	cmp	r1, #0
 800b2a6:	f000 8090 	beq.w	800b3ca <judgeAccelorNot+0x12e>
 800b2aa:	2904      	cmp	r1, #4
 800b2ac:	d12c      	bne.n	800b308 <judgeAccelorNot+0x6c>
	            }
	        }
	        break;
		case south:
			//
			if(now_node->pos.y > 1)						//
 800b2ae:	79d1      	ldrb	r1, [r2, #7]
 800b2b0:	7992      	ldrb	r2, [r2, #6]
 800b2b2:	2901      	cmp	r1, #1
 800b2b4:	f101 35ff 	add.w	r5, r1, #4294967295
 800b2b8:	d90e      	bls.n	800b2d8 <judgeAccelorNot+0x3c>
			{
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y-1].existence ) == UNKNOWN)	//
 800b2ba:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800b2be:	eb05 0141 	add.w	r1, r5, r1, lsl #1
 800b2c2:	f810 6031 	ldrb.w	r6, [r0, r1, lsl #3]
 800b2c6:	2e02      	cmp	r6, #2
 800b2c8:	d01e      	beq.n	800b308 <judgeAccelorNot+0x6c>
				{
					return false;
				}
					//
				else if( (maze->RawNode[now_node->pos.x][now_node->pos.y-1].existence ) == NOWALL)
 800b2ca:	b92e      	cbnz	r6, 800b2d8 <judgeAccelorNot+0x3c>
				{
					if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b2cc:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800b2d0:	8849      	ldrh	r1, [r1, #2]
 800b2d2:	42a1      	cmp	r1, r4
 800b2d4:	f0c0 80bc 	bcc.w	800b450 <judgeAccelorNot+0x1b4>
	_Bool flag=false;
 800b2d8:	461e      	mov	r6, r3
//						next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y-1]);
						flag = true;
					}
				}
			}
			if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800b2da:	2a07      	cmp	r2, #7
 800b2dc:	f200 8084 	bhi.w	800b3e8 <judgeAccelorNot+0x14c>
			{
				//
				if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].existence ) == UNKNOWN)		//
 800b2e0:	1c51      	adds	r1, r2, #1
 800b2e2:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800b2e6:	4429      	add	r1, r5
 800b2e8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800b2ec:	f891 72d0 	ldrb.w	r7, [r1, #720]	; 0x2d0
 800b2f0:	2f02      	cmp	r7, #2
 800b2f2:	d009      	beq.n	800b308 <judgeAccelorNot+0x6c>
				{
					return false;
				}
				else if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].existence ) == NOWALL)		//
 800b2f4:	b92f      	cbnz	r7, 800b302 <judgeAccelorNot+0x66>
				{
					//
					if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight)
 800b2f6:	f8b1 12d2 	ldrh.w	r1, [r1, #722]	; 0x2d2
 800b2fa:	42a1      	cmp	r1, r4
					{
						compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight;
//						next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1]);
						flag = false;
 800b2fc:	bf3c      	itt	cc
 800b2fe:	463e      	movcc	r6, r7
 800b300:	460c      	movcc	r4, r1
					}
				}
			}
			if(now_node->pos.x > 0)						//
 800b302:	2a00      	cmp	r2, #0
 800b304:	d170      	bne.n	800b3e8 <judgeAccelorNot+0x14c>
 800b306:	4633      	mov	r3, r6
	}
	return flag; //false
	//return false
	//false
	//true
}
 800b308:	4618      	mov	r0, r3
 800b30a:	bcf0      	pop	{r4, r5, r6, r7}
 800b30c:	4770      	bx	lr
		switch(car)
 800b30e:	2902      	cmp	r1, #2
 800b310:	d03a      	beq.n	800b388 <judgeAccelorNot+0xec>
 800b312:	2906      	cmp	r1, #6
 800b314:	d155      	bne.n	800b3c2 <judgeAccelorNot+0x126>
			if(now_node->pos.x > 1)						//
 800b316:	7991      	ldrb	r1, [r2, #6]
 800b318:	79d2      	ldrb	r2, [r2, #7]
 800b31a:	2901      	cmp	r1, #1
 800b31c:	f101 35ff 	add.w	r5, r1, #4294967295
 800b320:	d90b      	bls.n	800b33a <judgeAccelorNot+0x9e>
 800b322:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 800b326:	4411      	add	r1, r2
 800b328:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
				if( (maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].existence ) ==UNKNOWN)	//
 800b32c:	f891 62d0 	ldrb.w	r6, [r1, #720]	; 0x2d0
 800b330:	2e02      	cmp	r6, #2
 800b332:	d046      	beq.n	800b3c2 <judgeAccelorNot+0x126>
				else if( (maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].existence ) == NOWALL)	//
 800b334:	2e00      	cmp	r6, #0
 800b336:	f000 8084 	beq.w	800b442 <judgeAccelorNot+0x1a6>
	_Bool flag=false;
 800b33a:	2300      	movs	r3, #0
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b33c:	2a07      	cmp	r2, #7
				if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800b33e:	ea4f 0185 	mov.w	r1, r5, lsl #2
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b342:	d811      	bhi.n	800b368 <judgeAccelorNot+0xcc>
				if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800b344:	194f      	adds	r7, r1, r5
 800b346:	1c56      	adds	r6, r2, #1
 800b348:	eb06 0647 	add.w	r6, r6, r7, lsl #1
 800b34c:	f810 7036 	ldrb.w	r7, [r0, r6, lsl #3]
 800b350:	2f02      	cmp	r7, #2
 800b352:	d036      	beq.n	800b3c2 <judgeAccelorNot+0x126>
				else if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence ) == NOWALL)		//
 800b354:	b937      	cbnz	r7, 800b364 <judgeAccelorNot+0xc8>
					if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].weight)
 800b356:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800b35a:	8876      	ldrh	r6, [r6, #2]
 800b35c:	42a6      	cmp	r6, r4
 800b35e:	bf3c      	itt	cc
 800b360:	4634      	movcc	r4, r6
						flag = false;
 800b362:	463b      	movcc	r3, r7
			if(now_node->pos.y > 0)						//
 800b364:	2a00      	cmp	r2, #0
 800b366:	d0cf      	beq.n	800b308 <judgeAccelorNot+0x6c>
				if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence ) == UNKNOWN)		//
 800b368:	440d      	add	r5, r1
 800b36a:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 800b36e:	f810 1032 	ldrb.w	r1, [r0, r2, lsl #3]
 800b372:	2902      	cmp	r1, #2
 800b374:	d025      	beq.n	800b3c2 <judgeAccelorNot+0x126>
				else if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence ) == NOWALL)		//
 800b376:	2900      	cmp	r1, #0
 800b378:	d1c6      	bne.n	800b308 <judgeAccelorNot+0x6c>
					if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b37a:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 800b37e:	8842      	ldrh	r2, [r0, #2]
	                    flag = false;
 800b380:	42a2      	cmp	r2, r4
 800b382:	bf38      	it	cc
 800b384:	2300      	movcc	r3, #0
 800b386:	e7bf      	b.n	800b308 <judgeAccelorNot+0x6c>
			if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800b388:	7995      	ldrb	r5, [r2, #6]
 800b38a:	79d1      	ldrb	r1, [r2, #7]
 800b38c:	2d07      	cmp	r5, #7
 800b38e:	d80b      	bhi.n	800b3a8 <judgeAccelorNot+0x10c>
				if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence ) == UNKNOWN)	//(maskstatic_parameters)
 800b390:	1c6a      	adds	r2, r5, #1
 800b392:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800b396:	440a      	add	r2, r1
 800b398:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800b39c:	f892 62d0 	ldrb.w	r6, [r2, #720]	; 0x2d0
 800b3a0:	2e02      	cmp	r6, #2
 800b3a2:	d00e      	beq.n	800b3c2 <judgeAccelorNot+0x126>
				else if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence ) == NOWALL)	//(maskstatic_parameters)
 800b3a4:	2e00      	cmp	r6, #0
 800b3a6:	d056      	beq.n	800b456 <judgeAccelorNot+0x1ba>
	_Bool flag=false;
 800b3a8:	2300      	movs	r3, #0
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b3aa:	2907      	cmp	r1, #7
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800b3ac:	ea4f 0285 	mov.w	r2, r5, lsl #2
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b3b0:	d836      	bhi.n	800b420 <judgeAccelorNot+0x184>
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800b3b2:	1957      	adds	r7, r2, r5
 800b3b4:	1c4e      	adds	r6, r1, #1
 800b3b6:	eb06 0647 	add.w	r6, r6, r7, lsl #1
 800b3ba:	f810 7036 	ldrb.w	r7, [r0, r6, lsl #3]
 800b3be:	2f02      	cmp	r7, #2
 800b3c0:	d123      	bne.n	800b40a <judgeAccelorNot+0x16e>
	                    flag = false;
 800b3c2:	2300      	movs	r3, #0
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	bcf0      	pop	{r4, r5, r6, r7}
 800b3c8:	4770      	bx	lr
	        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800b3ca:	79d5      	ldrb	r5, [r2, #7]
 800b3cc:	7992      	ldrb	r2, [r2, #6]
 800b3ce:	2d07      	cmp	r5, #7
 800b3d0:	d882      	bhi.n	800b2d8 <judgeAccelorNot+0x3c>
	            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == UNKNOWN)	//(maskstatic_parameters)
 800b3d2:	eb02 0682 	add.w	r6, r2, r2, lsl #2
 800b3d6:	1c69      	adds	r1, r5, #1
 800b3d8:	eb01 0146 	add.w	r1, r1, r6, lsl #1
 800b3dc:	f810 6031 	ldrb.w	r6, [r0, r1, lsl #3]
 800b3e0:	2e02      	cmp	r6, #2
 800b3e2:	f47f af72 	bne.w	800b2ca <judgeAccelorNot+0x2e>
 800b3e6:	e78f      	b.n	800b308 <judgeAccelorNot+0x6c>
 800b3e8:	2109      	movs	r1, #9
 800b3ea:	fb11 5202 	smlabb	r2, r1, r2, r5
 800b3ee:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
				if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence ) == UNKNOWN)		//
 800b3f2:	f890 22d0 	ldrb.w	r2, [r0, #720]	; 0x2d0
 800b3f6:	2a02      	cmp	r2, #2
 800b3f8:	d086      	beq.n	800b308 <judgeAccelorNot+0x6c>
				else if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence ) == NOWALL)		//
 800b3fa:	2a00      	cmp	r2, #0
 800b3fc:	d183      	bne.n	800b306 <judgeAccelorNot+0x6a>
					if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800b3fe:	f8b0 22d2 	ldrh.w	r2, [r0, #722]	; 0x2d2
 800b402:	42a2      	cmp	r2, r4
 800b404:	bf28      	it	cs
 800b406:	4633      	movcs	r3, r6
 800b408:	e77e      	b.n	800b308 <judgeAccelorNot+0x6c>
				else if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == NOWALL)		//
 800b40a:	b937      	cbnz	r7, 800b41a <judgeAccelorNot+0x17e>
					if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800b40c:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800b410:	8876      	ldrh	r6, [r6, #2]
 800b412:	42a6      	cmp	r6, r4
 800b414:	bf3c      	itt	cc
 800b416:	4634      	movcc	r4, r6
						flag = false;
 800b418:	463b      	movcc	r3, r7
			if(now_node->pos.y > 0)						//
 800b41a:	2900      	cmp	r1, #0
 800b41c:	f43f af74 	beq.w	800b308 <judgeAccelorNot+0x6c>
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y].existence ) == UNKNOWN)		//
 800b420:	4415      	add	r5, r2
 800b422:	eb01 0145 	add.w	r1, r1, r5, lsl #1
 800b426:	f810 2031 	ldrb.w	r2, [r0, r1, lsl #3]
 800b42a:	2a02      	cmp	r2, #2
 800b42c:	d0c9      	beq.n	800b3c2 <judgeAccelorNot+0x126>
				else if( (maze->RawNode[now_node->pos.x][now_node->pos.y].existence ) == NOWALL)		//
 800b42e:	2a00      	cmp	r2, #0
 800b430:	f47f af6a 	bne.w	800b308 <judgeAccelorNot+0x6c>
					if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y].weight)
 800b434:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800b438:	884a      	ldrh	r2, [r1, #2]
	                    flag = false;
 800b43a:	42a2      	cmp	r2, r4
 800b43c:	bf38      	it	cc
 800b43e:	2300      	movcc	r3, #0
 800b440:	e762      	b.n	800b308 <judgeAccelorNot+0x6c>
					if(compare_weight > maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].weight)
 800b442:	f8b1 12d2 	ldrh.w	r1, [r1, #722]	; 0x2d2
 800b446:	42a1      	cmp	r1, r4
 800b448:	f4bf af77 	bcs.w	800b33a <judgeAccelorNot+0x9e>
 800b44c:	460c      	mov	r4, r1
 800b44e:	e775      	b.n	800b33c <judgeAccelorNot+0xa0>
 800b450:	460c      	mov	r4, r1
						flag = true;
 800b452:	2601      	movs	r6, #1
 800b454:	e741      	b.n	800b2da <judgeAccelorNot+0x3e>
					if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800b456:	f8b2 22d2 	ldrh.w	r2, [r2, #722]	; 0x2d2
 800b45a:	42a2      	cmp	r2, r4
 800b45c:	d2a4      	bcs.n	800b3a8 <judgeAccelorNot+0x10c>
 800b45e:	4614      	mov	r4, r2
 800b460:	e7a3      	b.n	800b3aa <judgeAccelorNot+0x10e>
 800b462:	bf00      	nop

0800b464 <getNextState>:
//
state *getNextState(state *now_state, state *next_state, node *next_node)
{
 800b464:	b4f0      	push	{r4, r5, r6, r7}
 800b466:	4603      	mov	r3, r0
    //state *next_state;
    //
    //:
    //
    
    uint8_t now_x = now_state->node->pos.x;
 800b468:	6880      	ldr	r0, [r0, #8]
    uint8_t now_y = now_state->node->pos.y;
    uint8_t next_x = next_node->pos.x; 
    uint8_t next_y = next_node->pos.y;
    
    switch(now_state->car)
 800b46a:	789c      	ldrb	r4, [r3, #2]
    uint8_t now_x = now_state->node->pos.x;
 800b46c:	7985      	ldrb	r5, [r0, #6]
    uint8_t now_y = now_state->node->pos.y;
 800b46e:	79c6      	ldrb	r6, [r0, #7]
    uint8_t next_y = next_node->pos.y;
 800b470:	79d7      	ldrb	r7, [r2, #7]
    uint8_t next_x = next_node->pos.x; 
 800b472:	7990      	ldrb	r0, [r2, #6]
    switch(now_state->car)
 800b474:	2c06      	cmp	r4, #6
 800b476:	d81e      	bhi.n	800b4b6 <getNextState+0x52>
 800b478:	e8df f004 	tbb	[pc, r4]
 800b47c:	1d4d1d04 	.word	0x1d4d1d04
 800b480:	1d34      	.short	0x1d34
 800b482:	20          	.byte	0x20
 800b483:	00          	.byte	0x00
    {
        case north://
            if(next_node->rc == 0)
 800b484:	7952      	ldrb	r2, [r2, #5]
 800b486:	2a00      	cmp	r2, #0
 800b488:	d058      	beq.n	800b53c <getNextState+0xd8>
            if(next_node->rc == 1)
            {
                //..
                //
                //
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800b48a:	1c6a      	adds	r2, r5, #1
 800b48c:	4282      	cmp	r2, r0
 800b48e:	f000 80c3 	beq.w	800b618 <getNextState+0x1b4>
                    return next_state;
                }

                //
                //
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b492:	4285      	cmp	r5, r0
 800b494:	d10f      	bne.n	800b4b6 <getNextState+0x52>
 800b496:	42be      	cmp	r6, r7
 800b498:	f000 8120 	beq.w	800b6dc <getNextState+0x278>
 800b49c:	3e01      	subs	r6, #1
                    return next_state;
                }

                //U
                //
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800b49e:	42be      	cmp	r6, r7
 800b4a0:	d109      	bne.n	800b4b6 <getNextState+0x52>
                {
                    next_state->car = west;
 800b4a2:	2206      	movs	r2, #6
 800b4a4:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b4a6:	781a      	ldrb	r2, [r3, #0]
 800b4a8:	3a01      	subs	r2, #1
                //U
                //
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
                {
                    next_state->car = south;
                    next_state->pos.x = now_state->pos.x + 1;
 800b4aa:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800b4ac:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backright;
 800b4ae:	2202      	movs	r2, #2
                    next_state->pos.y = now_state->pos.y - 1;
 800b4b0:	3b01      	subs	r3, #1
 800b4b2:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backright;
 800b4b4:	70ca      	strb	r2, [r1, #3]
#if DEBUG_ON
    printf(" in function 'getNextState'.\r\n");
#endif

    return next_state; //
}
 800b4b6:	4608      	mov	r0, r1
 800b4b8:	bcf0      	pop	{r4, r5, r6, r7}
 800b4ba:	4770      	bx	lr
            if(next_node->rc == 1)
 800b4bc:	7952      	ldrb	r2, [r2, #5]
 800b4be:	1e6c      	subs	r4, r5, #1
 800b4c0:	2a00      	cmp	r2, #0
 800b4c2:	d05c      	beq.n	800b57e <getNextState+0x11a>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800b4c4:	4284      	cmp	r4, r0
 800b4c6:	f000 808f 	beq.w	800b5e8 <getNextState+0x184>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800b4ca:	3501      	adds	r5, #1
 800b4cc:	42a8      	cmp	r0, r5
 800b4ce:	d1f2      	bne.n	800b4b6 <getNextState+0x52>
 800b4d0:	42be      	cmp	r6, r7
 800b4d2:	d1f0      	bne.n	800b4b6 <getNextState+0x52>
                    next_state->car = east;
 800b4d4:	2202      	movs	r2, #2
 800b4d6:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 2;
 800b4d8:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = back;
 800b4da:	2203      	movs	r2, #3
                    next_state->pos.x = now_state->pos.x + 2;
 800b4dc:	3302      	adds	r3, #2
 800b4de:	700b      	strb	r3, [r1, #0]
                    next_state->dir = back;
 800b4e0:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b4e2:	e7e8      	b.n	800b4b6 <getNextState+0x52>
            if(next_node->rc == 0)
 800b4e4:	7952      	ldrb	r2, [r2, #5]
 800b4e6:	2a00      	cmp	r2, #0
 800b4e8:	d039      	beq.n	800b55e <getNextState+0xfa>
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800b4ea:	4285      	cmp	r5, r0
 800b4ec:	f000 80a9 	beq.w	800b642 <getNextState+0x1de>
                if( __RAW_TO_COLUMN_SE__(now_x, now_y, next_x, next_y) )
 800b4f0:	3501      	adds	r5, #1
 800b4f2:	42a8      	cmp	r0, r5
 800b4f4:	d1df      	bne.n	800b4b6 <getNextState+0x52>
 800b4f6:	1e72      	subs	r2, r6, #1
 800b4f8:	42ba      	cmp	r2, r7
 800b4fa:	f000 80e7 	beq.w	800b6cc <getNextState+0x268>
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800b4fe:	42be      	cmp	r6, r7
 800b500:	d1d9      	bne.n	800b4b6 <getNextState+0x52>
                    next_state->car = east;
 800b502:	2002      	movs	r0, #2
 800b504:	7088      	strb	r0, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b506:	781a      	ldrb	r2, [r3, #0]
 800b508:	3201      	adds	r2, #1
 800b50a:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800b50c:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backright;
 800b50e:	70c8      	strb	r0, [r1, #3]
                    next_state->pos.y = now_state->pos.y + 1;
 800b510:	3301      	adds	r3, #1
 800b512:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b514:	e7cf      	b.n	800b4b6 <getNextState+0x52>
            if(next_node->rc == 1)
 800b516:	7952      	ldrb	r2, [r2, #5]
 800b518:	2a00      	cmp	r2, #0
 800b51a:	d044      	beq.n	800b5a6 <getNextState+0x142>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800b51c:	1c6a      	adds	r2, r5, #1
 800b51e:	4282      	cmp	r2, r0
 800b520:	d057      	beq.n	800b5d2 <getNextState+0x16e>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800b522:	3d01      	subs	r5, #1
 800b524:	42a8      	cmp	r0, r5
 800b526:	d1c6      	bne.n	800b4b6 <getNextState+0x52>
 800b528:	42be      	cmp	r6, r7
 800b52a:	d1c4      	bne.n	800b4b6 <getNextState+0x52>
                    next_state->car = west;
 800b52c:	2206      	movs	r2, #6
 800b52e:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 2; //.U
 800b530:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = back;
 800b532:	2203      	movs	r2, #3
                    next_state->pos.x = now_state->pos.x - 2; //.U
 800b534:	3b02      	subs	r3, #2
 800b536:	700b      	strb	r3, [r1, #0]
                    next_state->dir = back;
 800b538:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b53a:	e7bc      	b.n	800b4b6 <getNextState+0x52>
                if( __RAW_TO_RAW_NORTH__(now_x, now_y, next_x, next_y) )
 800b53c:	4285      	cmp	r5, r0
 800b53e:	d1ba      	bne.n	800b4b6 <getNextState+0x52>
 800b540:	1c70      	adds	r0, r6, #1
 800b542:	42b8      	cmp	r0, r7
 800b544:	f000 809d 	beq.w	800b682 <getNextState+0x21e>
                if( __RAW_TO_RAW_SOUTH__(now_x, now_y, next_x, next_y) )
 800b548:	3e01      	subs	r6, #1
 800b54a:	42b7      	cmp	r7, r6
 800b54c:	d1b3      	bne.n	800b4b6 <getNextState+0x52>
                    next_state->car = south;
 800b54e:	2204      	movs	r2, #4
 800b550:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 2; //.U
 800b552:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = back;
 800b554:	2203      	movs	r2, #3
                    next_state->pos.y = now_state->pos.y - 2; //.U
 800b556:	3b02      	subs	r3, #2
 800b558:	704b      	strb	r3, [r1, #1]
                    next_state->dir = back;
 800b55a:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b55c:	e7ab      	b.n	800b4b6 <getNextState+0x52>
                if( __RAW_TO_RAW_SOUTH__(now_x, now_y, next_x, next_y) )
 800b55e:	4285      	cmp	r5, r0
 800b560:	d1a9      	bne.n	800b4b6 <getNextState+0x52>
 800b562:	1e70      	subs	r0, r6, #1
 800b564:	42b8      	cmp	r0, r7
 800b566:	f000 8085 	beq.w	800b674 <getNextState+0x210>
                if( __RAW_TO_RAW_NORTH__(now_x, now_y, next_x, next_y) )
 800b56a:	3601      	adds	r6, #1
 800b56c:	42b7      	cmp	r7, r6
 800b56e:	d1a2      	bne.n	800b4b6 <getNextState+0x52>
                    next_state->car = north;
 800b570:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 2;
 800b572:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = back;
 800b574:	2203      	movs	r2, #3
                    next_state->pos.y = now_state->pos.y + 2;
 800b576:	3302      	adds	r3, #2
 800b578:	704b      	strb	r3, [r1, #1]
                    next_state->dir = back;
 800b57a:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b57c:	e79b      	b.n	800b4b6 <getNextState+0x52>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b57e:	4284      	cmp	r4, r0
 800b580:	d06a      	beq.n	800b658 <getNextState+0x1f4>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b582:	4285      	cmp	r5, r0
 800b584:	d197      	bne.n	800b4b6 <getNextState+0x52>
 800b586:	42be      	cmp	r6, r7
 800b588:	f000 80ba 	beq.w	800b700 <getNextState+0x29c>
                if( __COLUMN_TO_RAW_NE__(now_x, now_y, next_x, next_y) )
 800b58c:	3601      	adds	r6, #1
 800b58e:	42be      	cmp	r6, r7
 800b590:	d191      	bne.n	800b4b6 <getNextState+0x52>
                    next_state->car = north;
 800b592:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b594:	781a      	ldrb	r2, [r3, #0]
 800b596:	3201      	adds	r2, #1
 800b598:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800b59a:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backleft;
 800b59c:	2204      	movs	r2, #4
                    next_state->pos.y = now_state->pos.y + 1;
 800b59e:	3301      	adds	r3, #1
 800b5a0:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backleft;
 800b5a2:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b5a4:	e787      	b.n	800b4b6 <getNextState+0x52>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b5a6:	4285      	cmp	r5, r0
 800b5a8:	d029      	beq.n	800b5fe <getNextState+0x19a>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b5aa:	3d01      	subs	r5, #1
 800b5ac:	4285      	cmp	r5, r0
 800b5ae:	d182      	bne.n	800b4b6 <getNextState+0x52>
 800b5b0:	1c70      	adds	r0, r6, #1
 800b5b2:	42b8      	cmp	r0, r7
 800b5b4:	f000 809a 	beq.w	800b6ec <getNextState+0x288>
                if( __COLUMN_TO_RAW_SW__(now_x, now_y, next_x, next_y) )
 800b5b8:	42be      	cmp	r6, r7
 800b5ba:	f47f af7c 	bne.w	800b4b6 <getNextState+0x52>
                    next_state->car = south;
 800b5be:	2004      	movs	r0, #4
 800b5c0:	7088      	strb	r0, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b5c2:	781a      	ldrb	r2, [r3, #0]
 800b5c4:	3a01      	subs	r2, #1
 800b5c6:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800b5c8:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backleft;
 800b5ca:	70c8      	strb	r0, [r1, #3]
                    next_state->pos.y = now_state->pos.y - 1;
 800b5cc:	3b01      	subs	r3, #1
 800b5ce:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b5d0:	e771      	b.n	800b4b6 <getNextState+0x52>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800b5d2:	42be      	cmp	r6, r7
 800b5d4:	f47f af6f 	bne.w	800b4b6 <getNextState+0x52>
                    next_state->car = east;
 800b5d8:	2202      	movs	r2, #2
 800b5da:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b5dc:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = front;
 800b5de:	2200      	movs	r2, #0
                    next_state->pos.x = now_state->pos.x + 1;
 800b5e0:	3301      	adds	r3, #1
 800b5e2:	700b      	strb	r3, [r1, #0]
                    next_state->dir = front;
 800b5e4:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b5e6:	e766      	b.n	800b4b6 <getNextState+0x52>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800b5e8:	42be      	cmp	r6, r7
 800b5ea:	f47f af64 	bne.w	800b4b6 <getNextState+0x52>
                    next_state->car = west;
 800b5ee:	2206      	movs	r2, #6
 800b5f0:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1; //.U
 800b5f2:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = front;
 800b5f4:	2200      	movs	r2, #0
                    next_state->pos.x = now_state->pos.x - 1; //.U
 800b5f6:	3b01      	subs	r3, #1
 800b5f8:	700b      	strb	r3, [r1, #0]
                    next_state->dir = front;
 800b5fa:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b5fc:	e75b      	b.n	800b4b6 <getNextState+0x52>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b5fe:	42be      	cmp	r6, r7
 800b600:	d054      	beq.n	800b6ac <getNextState+0x248>
                if( __COLUMN_TO_RAW_NE__(now_x, now_y, next_x, next_y) )
 800b602:	3601      	adds	r6, #1
 800b604:	42be      	cmp	r6, r7
 800b606:	f47f af56 	bne.w	800b4b6 <getNextState+0x52>
                    next_state->car = north;
 800b60a:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b60c:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = left;
 800b60e:	2205      	movs	r2, #5
                    next_state->pos.y = now_state->pos.y + 1;
 800b610:	3301      	adds	r3, #1
 800b612:	704b      	strb	r3, [r1, #1]
                    next_state->dir = left;
 800b614:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b616:	e74e      	b.n	800b4b6 <getNextState+0x52>
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800b618:	42be      	cmp	r6, r7
 800b61a:	d038      	beq.n	800b68e <getNextState+0x22a>
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b61c:	4285      	cmp	r5, r0
 800b61e:	f106 36ff 	add.w	r6, r6, #4294967295
 800b622:	f43f af3c 	beq.w	800b49e <getNextState+0x3a>
                if( __RAW_TO_COLUMN_SE__(now_x, now_y, next_x, next_y) )
 800b626:	42be      	cmp	r6, r7
 800b628:	f47f af45 	bne.w	800b4b6 <getNextState+0x52>
                    next_state->car = east;
 800b62c:	2202      	movs	r2, #2
 800b62e:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b630:	781a      	ldrb	r2, [r3, #0]
 800b632:	3201      	adds	r2, #1
 800b634:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800b636:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backleft;
 800b638:	2204      	movs	r2, #4
                    next_state->pos.y = now_state->pos.y - 1;
 800b63a:	3b01      	subs	r3, #1
 800b63c:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backleft;
 800b63e:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b640:	e739      	b.n	800b4b6 <getNextState+0x52>
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800b642:	1e72      	subs	r2, r6, #1
 800b644:	42ba      	cmp	r2, r7
 800b646:	d039      	beq.n	800b6bc <getNextState+0x258>
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b648:	42be      	cmp	r6, r7
 800b64a:	f47f af34 	bne.w	800b4b6 <getNextState+0x52>
                    next_state->car = west;
 800b64e:	2206      	movs	r2, #6
 800b650:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b652:	781a      	ldrb	r2, [r3, #0]
 800b654:	3a01      	subs	r2, #1
 800b656:	e79f      	b.n	800b598 <getNextState+0x134>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b658:	1c70      	adds	r0, r6, #1
 800b65a:	42b8      	cmp	r0, r7
 800b65c:	d01f      	beq.n	800b69e <getNextState+0x23a>
                if( __COLUMN_TO_RAW_SW__(now_x, now_y, next_x, next_y) )
 800b65e:	42be      	cmp	r6, r7
 800b660:	f47f af29 	bne.w	800b4b6 <getNextState+0x52>
                    next_state->car = south;
 800b664:	2204      	movs	r2, #4
 800b666:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1;
 800b668:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = left;
 800b66a:	2205      	movs	r2, #5
                    next_state->pos.y = now_state->pos.y - 1;
 800b66c:	3b01      	subs	r3, #1
 800b66e:	704b      	strb	r3, [r1, #1]
                    next_state->dir = left;
 800b670:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b672:	e720      	b.n	800b4b6 <getNextState+0x52>
                    next_state->car = south;
 800b674:	2004      	movs	r0, #4
 800b676:	7088      	strb	r0, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1; //.U
 800b678:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = front;
 800b67a:	70ca      	strb	r2, [r1, #3]
                    next_state->pos.y = now_state->pos.y - 1; //.U
 800b67c:	3b01      	subs	r3, #1
 800b67e:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b680:	e719      	b.n	800b4b6 <getNextState+0x52>
                    next_state->car = north;
 800b682:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b684:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = front;
 800b686:	70ca      	strb	r2, [r1, #3]
                    next_state->pos.y = now_state->pos.y + 1;
 800b688:	3301      	adds	r3, #1
 800b68a:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b68c:	e713      	b.n	800b4b6 <getNextState+0x52>
                    next_state->car = east;
 800b68e:	2202      	movs	r2, #2
 800b690:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b692:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = right;
 800b694:	2201      	movs	r2, #1
                    next_state->pos.x = now_state->pos.x + 1;
 800b696:	4413      	add	r3, r2
 800b698:	700b      	strb	r3, [r1, #0]
                    next_state->dir = right;
 800b69a:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b69c:	e70b      	b.n	800b4b6 <getNextState+0x52>
                    next_state->car = north;
 800b69e:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b6a0:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = right;
 800b6a2:	2201      	movs	r2, #1
                    next_state->pos.y = now_state->pos.y + 1;
 800b6a4:	4413      	add	r3, r2
 800b6a6:	704b      	strb	r3, [r1, #1]
                    next_state->dir = right;
 800b6a8:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b6aa:	e704      	b.n	800b4b6 <getNextState+0x52>
                    next_state->car = south;
 800b6ac:	2204      	movs	r2, #4
 800b6ae:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1;
 800b6b0:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = right;
 800b6b2:	2201      	movs	r2, #1
                    next_state->pos.y = now_state->pos.y - 1;
 800b6b4:	3b01      	subs	r3, #1
 800b6b6:	704b      	strb	r3, [r1, #1]
                    next_state->dir = right;
 800b6b8:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b6ba:	e6fc      	b.n	800b4b6 <getNextState+0x52>
                    next_state->car = west;
 800b6bc:	2206      	movs	r2, #6
 800b6be:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b6c0:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = right;
 800b6c2:	2201      	movs	r2, #1
                    next_state->pos.x = now_state->pos.x - 1;
 800b6c4:	3b01      	subs	r3, #1
 800b6c6:	700b      	strb	r3, [r1, #0]
                    next_state->dir = right;
 800b6c8:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b6ca:	e6f4      	b.n	800b4b6 <getNextState+0x52>
                    next_state->car = east;
 800b6cc:	2202      	movs	r2, #2
 800b6ce:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b6d0:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = left;
 800b6d2:	2205      	movs	r2, #5
                    next_state->pos.x = now_state->pos.x + 1;
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	700b      	strb	r3, [r1, #0]
                    next_state->dir = left;
 800b6d8:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b6da:	e6ec      	b.n	800b4b6 <getNextState+0x52>
                    next_state->car = west;
 800b6dc:	2206      	movs	r2, #6
 800b6de:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b6e0:	781b      	ldrb	r3, [r3, #0]
                    next_state->dir = left;
 800b6e2:	2205      	movs	r2, #5
                    next_state->pos.x = now_state->pos.x - 1;
 800b6e4:	3b01      	subs	r3, #1
 800b6e6:	700b      	strb	r3, [r1, #0]
                    next_state->dir = left;
 800b6e8:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b6ea:	e6e4      	b.n	800b4b6 <getNextState+0x52>
                    next_state->car = north;
 800b6ec:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b6ee:	781a      	ldrb	r2, [r3, #0]
 800b6f0:	3a01      	subs	r2, #1
 800b6f2:	700a      	strb	r2, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800b6f4:	785b      	ldrb	r3, [r3, #1]
                    next_state->dir = backright;
 800b6f6:	2202      	movs	r2, #2
                    next_state->pos.y = now_state->pos.y + 1;
 800b6f8:	3301      	adds	r3, #1
 800b6fa:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backright;
 800b6fc:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b6fe:	e6da      	b.n	800b4b6 <getNextState+0x52>
                    next_state->car = south;
 800b700:	2204      	movs	r2, #4
 800b702:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b704:	781a      	ldrb	r2, [r3, #0]
 800b706:	3201      	adds	r2, #1
 800b708:	e6cf      	b.n	800b4aa <getNextState+0x46>
 800b70a:	bf00      	nop

0800b70c <initProfile>:
        // log_st[n].wall.west = WALL;
    }
    printf("\r\n");
}
void initProfile(profile *prof, maze_node *maze)
{
 800b70c:	b430      	push	{r4, r5}
    };
    setWallExistence(&(prof->now.wall), &w_st[0]);
    setWallExistence(&(prof->next.wall), &next[0]);

    prof->now.node = &(maze->RawNode[0][0]);
    prof->next.node = &(maze->RawNode[0][1]);
 800b70e:	f101 0208 	add.w	r2, r1, #8
    pos->y = y;
 800b712:	2301      	movs	r3, #1
    existence->north = state[0];
 800b714:	2554      	movs	r5, #84	; 0x54
 800b716:	244a      	movs	r4, #74	; 0x4a
    prof->now.node = &(maze->RawNode[0][0]);
 800b718:	6101      	str	r1, [r0, #16]
    prof->next.node = &(maze->RawNode[0][1]);
 800b71a:	61c2      	str	r2, [r0, #28]
    pos->x = x;
 800b71c:	2107      	movs	r1, #7
 800b71e:	2208      	movs	r2, #8
    pos->y = y;
 800b720:	7543      	strb	r3, [r0, #21]
    pos->x = x;
 800b722:	2300      	movs	r3, #0
    existence->north = state[0];
 800b724:	7305      	strb	r5, [r0, #12]
 800b726:	7604      	strb	r4, [r0, #24]
    pos->x = x;
 800b728:	7001      	strb	r1, [r0, #0]
    pos->y = y;
 800b72a:	7041      	strb	r1, [r0, #1]
    pos->x = x;
 800b72c:	7082      	strb	r2, [r0, #2]
    pos->y = y;
 800b72e:	70c2      	strb	r2, [r0, #3]
    pos->x = x;
 800b730:	7203      	strb	r3, [r0, #8]
    pos->y = y;
 800b732:	7243      	strb	r3, [r0, #9]
    st->car = car;
 800b734:	7283      	strb	r3, [r0, #10]
    pos->x = x;
 800b736:	7503      	strb	r3, [r0, #20]
    st->car = car;
 800b738:	7583      	strb	r3, [r0, #22]
    // prof->now.node->rc = 0;
    // prof->now.node->pos.x = 0;
    // prof->now.node->pos.y = 0;
}
 800b73a:	bc30      	pop	{r4, r5}
 800b73c:	4770      	bx	lr
 800b73e:	bf00      	nop

0800b740 <shiftState>:
void shiftState(profile *prof)
{
 800b740:	b410      	push	{r4}
    prof->now.car = prof->next.car;
    prof->now.pos.x = prof->next.pos.x;
 800b742:	7d01      	ldrb	r1, [r0, #20]
    prof->now.car = prof->next.car;
 800b744:	7d84      	ldrb	r4, [r0, #22]
    prof->now.pos.y = prof->next.pos.y;
 800b746:	7d42      	ldrb	r2, [r0, #21]
    prof->now.node = prof->next.node;//
 800b748:	69c3      	ldr	r3, [r0, #28]
    prof->now.car = prof->next.car;
 800b74a:	7284      	strb	r4, [r0, #10]
    prof->now.pos.x = prof->next.pos.x;
 800b74c:	7201      	strb	r1, [r0, #8]
    prof->now.pos.y = prof->next.pos.y;
 800b74e:	7242      	strb	r2, [r0, #9]
    prof->now.node = prof->next.node;//
 800b750:	6103      	str	r3, [r0, #16]
}
 800b752:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b756:	4770      	bx	lr

0800b758 <InitExplore>:

	//

}
void InitExplore()
{
 800b758:	b538      	push	{r3, r4, r5, lr}
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800b75a:	2100      	movs	r1, #0
 800b75c:	2004      	movs	r0, #4
 800b75e:	f002 fff7 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800b762:	2100      	movs	r1, #0
 800b764:	2005      	movs	r0, #5
 800b766:	f002 fff3 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b76a:	2100      	movs	r1, #0
 800b76c:	2002      	movs	r0, #2
 800b76e:	f002 ffef 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b772:	2100      	movs	r1, #0
 800b774:	2003      	movs	r0, #3
 800b776:	f002 ffeb 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800b77a:	2100      	movs	r1, #0
 800b77c:	2001      	movs	r0, #1
 800b77e:	f002 ffe7 	bl	800e750 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800b782:	2100      	movs	r1, #0
 800b784:	4608      	mov	r0, r1
 800b786:	f002 ffe3 	bl	800e750 <PIDChangeFlag>


	Load_Gain();
 800b78a:	f002 fd4f 	bl	800e22c <Load_Gain>
	uint8_t imu_check;
	imu_check = IMU_init();
 800b78e:	f002 fa91 	bl	800dcb4 <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b792:	4c33      	ldr	r4, [pc, #204]	; (800b860 <InitExplore+0x108>)
#else


	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b794:	4d33      	ldr	r5, [pc, #204]	; (800b864 <InitExplore+0x10c>)
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b796:	4601      	mov	r1, r0
 800b798:	4620      	mov	r0, r4
 800b79a:	f00a f807 	bl	80157ac <iprintf>
	imu_check =IMU_init();
 800b79e:	f002 fa89 	bl	800dcb4 <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b7a2:	4601      	mov	r1, r0
 800b7a4:	4620      	mov	r0, r4
 800b7a6:	f00a f801 	bl	80157ac <iprintf>
	HAL_Delay(100);
 800b7aa:	2064      	movs	r0, #100	; 0x64
 800b7ac:	f003 facc 	bl	800ed48 <HAL_Delay>
	ZGyro = ReadIMU(0x37, 0x38);
 800b7b0:	2138      	movs	r1, #56	; 0x38
 800b7b2:	2037      	movs	r0, #55	; 0x37
 800b7b4:	f002 f956 	bl	800da64 <ReadIMU>
 800b7b8:	4b2b      	ldr	r3, [pc, #172]	; (800b868 <InitExplore+0x110>)
	Acceleration = 0;
 800b7ba:	4c2c      	ldr	r4, [pc, #176]	; (800b86c <InitExplore+0x114>)
	ZGyro = ReadIMU(0x37, 0x38);
 800b7bc:	ed83 0a00 	vstr	s0, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800b7c0:	ee10 0a10 	vmov	r0, s0
 800b7c4:	f7fc fdf8 	bl	80083b8 <__aeabi_f2d>
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	460b      	mov	r3, r1
 800b7cc:	4828      	ldr	r0, [pc, #160]	; (800b870 <InitExplore+0x118>)
 800b7ce:	f009 ffed 	bl	80157ac <iprintf>
	Motor_PWM_Start();
 800b7d2:	f002 fbc3 	bl	800df5c <Motor_PWM_Start>
	EncoderStart(); //
 800b7d6:	f002 fad7 	bl	800dd88 <EncoderStart>
	EmitterON();
 800b7da:	f002 fae5 	bl	800dda8 <EmitterON>
	ADCStart();
 800b7de:	f001 ffbb 	bl	800d758 <ADCStart>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800b7e2:	f247 512f 	movw	r1, #29999	; 0x752f
 800b7e6:	4823      	ldr	r0, [pc, #140]	; (800b874 <InitExplore+0x11c>)
 800b7e8:	f002 fc50 	bl	800e08c <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800b7ec:	f247 512f 	movw	r1, #29999	; 0x752f
 800b7f0:	4821      	ldr	r0, [pc, #132]	; (800b878 <InitExplore+0x120>)
 800b7f2:	f002 fc4b 	bl	800e08c <InitPulse>
	HAL_TIM_Base_Start_IT(&htim1);
 800b7f6:	4821      	ldr	r0, [pc, #132]	; (800b87c <InitExplore+0x124>)
 800b7f8:	f006 f98d 	bl	8011b16 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800b7fc:	4820      	ldr	r0, [pc, #128]	; (800b880 <InitExplore+0x128>)
 800b7fe:	f006 f98a 	bl	8011b16 <HAL_TIM_Base_Start_IT>
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b802:	4b20      	ldr	r3, [pc, #128]	; (800b884 <InitExplore+0x12c>)
	TargetVelocity[BODY] = 0;
 800b804:	4920      	ldr	r1, [pc, #128]	; (800b888 <InitExplore+0x130>)
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b806:	ed93 7a02 	vldr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800b80a:	edd3 7a01 	vldr	s15, [r3, #4]
	TargetAngularV = 0;
 800b80e:	4a1f      	ldr	r2, [pc, #124]	; (800b88c <InitExplore+0x134>)
	AngularAcceleration = 0;
 800b810:	481f      	ldr	r0, [pc, #124]	; (800b890 <InitExplore+0x138>)
	TargetVelocity[BODY] = 0;
 800b812:	2300      	movs	r3, #0
 800b814:	608b      	str	r3, [r1, #8]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b816:	ee77 6a67 	vsub.f32	s13, s14, s15
	TargetAngularV = 0;
 800b81a:	6013      	str	r3, [r2, #0]
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b81c:	491d      	ldr	r1, [pc, #116]	; (800b894 <InitExplore+0x13c>)
	TotalPulse[LEFT] = 0;
 800b81e:	4a1e      	ldr	r2, [pc, #120]	; (800b898 <InitExplore+0x140>)
	Acceleration = 0;
 800b820:	6023      	str	r3, [r4, #0]
	AngularAcceleration = 0;
 800b822:	6003      	str	r3, [r0, #0]
	TotalPulse[LEFT] = 0;
 800b824:	2400      	movs	r4, #0

#endif
	PIDReset(L_VELO_PID);
 800b826:	2004      	movs	r0, #4
	TotalPulse[LEFT] = 0;
 800b828:	6014      	str	r4, [r2, #0]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b82a:	edc5 6a00 	vstr	s13, [r5]
	TotalPulse[RIGHT] = 0;
 800b82e:	6054      	str	r4, [r2, #4]
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b830:	ed81 7a02 	vstr	s14, [r1, #8]
	TotalPulse[BODY] = 0;
 800b834:	6094      	str	r4, [r2, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800b836:	edc1 7a01 	vstr	s15, [r1, #4]
	PIDReset(L_VELO_PID);
 800b83a:	f002 ff9f 	bl	800e77c <PIDReset>
	PIDReset(R_VELO_PID);
 800b83e:	2005      	movs	r0, #5
 800b840:	f002 ff9c 	bl	800e77c <PIDReset>

	PIDReset(A_VELO_PID);
 800b844:	4620      	mov	r0, r4
 800b846:	f002 ff99 	bl	800e77c <PIDReset>
	PIDReset(L_WALL_PID);
 800b84a:	2002      	movs	r0, #2
 800b84c:	f002 ff96 	bl	800e77c <PIDReset>
	PIDReset(R_WALL_PID);
 800b850:	2003      	movs	r0, #3
 800b852:	f002 ff93 	bl	800e77c <PIDReset>
	PIDReset(D_WALL_PID);
 800b856:	2001      	movs	r0, #1

#endif
}
 800b858:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	PIDReset(D_WALL_PID);
 800b85c:	f002 bf8e 	b.w	800e77c <PIDReset>
 800b860:	08019368 	.word	0x08019368
 800b864:	20008978 	.word	0x20008978
 800b868:	20007fdc 	.word	0x20007fdc
 800b86c:	20007f2c 	.word	0x20007f2c
 800b870:	08019384 	.word	0x08019384
 800b874:	40000424 	.word	0x40000424
 800b878:	40000824 	.word	0x40000824
 800b87c:	20008e40 	.word	0x20008e40
 800b880:	20008bf8 	.word	0x20008bf8
 800b884:	200089c4 	.word	0x200089c4
 800b888:	20008954 	.word	0x20008954
 800b88c:	20008964 	.word	0x20008964
 800b890:	20007f34 	.word	0x20007f34
 800b894:	20008a84 	.word	0x20008a84
 800b898:	20008984 	.word	0x20008984

0800b89c <InitFastest>:

void InitFastest()
{
 800b89c:	b538      	push	{r3, r4, r5, lr}
	Motor_PWM_Start();
 800b89e:	f002 fb5d 	bl	800df5c <Motor_PWM_Start>
	EncoderStart(); //
 800b8a2:	f002 fa71 	bl	800dd88 <EncoderStart>
	EmitterON();
 800b8a6:	f002 fa7f 	bl	800dda8 <EmitterON>
	ADCStart();
 800b8aa:	f001 ff55 	bl	800d758 <ADCStart>

	uint8_t imu_check;
	imu_check = IMU_init();
 800b8ae:	f002 fa01 	bl	800dcb4 <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b8b2:	4c3d      	ldr	r4, [pc, #244]	; (800b9a8 <InitFastest+0x10c>)

	//
	//

	TargetVelocity[BODY] = 0;
	TargetAngularV = 0;
 800b8b4:	4d3d      	ldr	r5, [pc, #244]	; (800b9ac <InitFastest+0x110>)
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b8b6:	4601      	mov	r1, r0
 800b8b8:	4620      	mov	r0, r4
 800b8ba:	f009 ff77 	bl	80157ac <iprintf>
	imu_check =IMU_init();
 800b8be:	f002 f9f9 	bl	800dcb4 <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b8c2:	4601      	mov	r1, r0
 800b8c4:	4620      	mov	r0, r4
 800b8c6:	f009 ff71 	bl	80157ac <iprintf>
	HAL_Delay(100);
 800b8ca:	2064      	movs	r0, #100	; 0x64
 800b8cc:	f003 fa3c 	bl	800ed48 <HAL_Delay>
	ZGyro = ReadIMU(0x37, 0x38);
 800b8d0:	2138      	movs	r1, #56	; 0x38
 800b8d2:	2037      	movs	r0, #55	; 0x37
 800b8d4:	f002 f8c6 	bl	800da64 <ReadIMU>
 800b8d8:	4b35      	ldr	r3, [pc, #212]	; (800b9b0 <InitFastest+0x114>)
	TargetVelocity[BODY] = 0;
 800b8da:	4c36      	ldr	r4, [pc, #216]	; (800b9b4 <InitFastest+0x118>)
	ZGyro = ReadIMU(0x37, 0x38);
 800b8dc:	ed83 0a00 	vstr	s0, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800b8e0:	ee10 0a10 	vmov	r0, s0
 800b8e4:	f7fc fd68 	bl	80083b8 <__aeabi_f2d>
 800b8e8:	4602      	mov	r2, r0
 800b8ea:	460b      	mov	r3, r1
 800b8ec:	4832      	ldr	r0, [pc, #200]	; (800b9b8 <InitFastest+0x11c>)
 800b8ee:	f009 ff5d 	bl	80157ac <iprintf>
	PIDChangeFlag(L_VELO_PID, 0);
 800b8f2:	2100      	movs	r1, #0
 800b8f4:	2004      	movs	r0, #4
 800b8f6:	f002 ff2b 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800b8fa:	2100      	movs	r1, #0
 800b8fc:	2005      	movs	r0, #5
 800b8fe:	f002 ff27 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b902:	2100      	movs	r1, #0
 800b904:	2002      	movs	r0, #2
 800b906:	f002 ff23 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b90a:	2100      	movs	r1, #0
 800b90c:	2003      	movs	r0, #3
 800b90e:	f002 ff1f 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800b912:	2100      	movs	r1, #0
 800b914:	2001      	movs	r0, #1
 800b916:	f002 ff1b 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 0);
 800b91a:	2100      	movs	r1, #0
 800b91c:	4608      	mov	r0, r1
 800b91e:	f002 ff17 	bl	800e750 <PIDChangeFlag>
	Load_Gain();
 800b922:	f002 fc83 	bl	800e22c <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800b926:	f247 512f 	movw	r1, #29999	; 0x752f
 800b92a:	4824      	ldr	r0, [pc, #144]	; (800b9bc <InitFastest+0x120>)
 800b92c:	f002 fbae 	bl	800e08c <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800b930:	f247 512f 	movw	r1, #29999	; 0x752f
 800b934:	4822      	ldr	r0, [pc, #136]	; (800b9c0 <InitFastest+0x124>)
 800b936:	f002 fba9 	bl	800e08c <InitPulse>
	HAL_TIM_Base_Start_IT(&htim1);
 800b93a:	4822      	ldr	r0, [pc, #136]	; (800b9c4 <InitFastest+0x128>)
 800b93c:	f006 f8eb 	bl	8011b16 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800b940:	4821      	ldr	r0, [pc, #132]	; (800b9c8 <InitFastest+0x12c>)
 800b942:	f006 f8e8 	bl	8011b16 <HAL_TIM_Base_Start_IT>
	Acceleration = 0;
	AngularAcceleration = 0;
 800b946:	4921      	ldr	r1, [pc, #132]	; (800b9cc <InitFastest+0x130>)
	TotalPulse[LEFT] = 0;
 800b948:	4a21      	ldr	r2, [pc, #132]	; (800b9d0 <InitFastest+0x134>)
	Acceleration = 0;
 800b94a:	4822      	ldr	r0, [pc, #136]	; (800b9d4 <InitFastest+0x138>)
	TargetVelocity[BODY] = 0;
 800b94c:	2300      	movs	r3, #0
 800b94e:	60a3      	str	r3, [r4, #8]
	TotalPulse[LEFT] = 0;
 800b950:	2400      	movs	r4, #0
	TargetAngularV = 0;
 800b952:	602b      	str	r3, [r5, #0]
	Acceleration = 0;
 800b954:	6003      	str	r3, [r0, #0]
	AngularAcceleration = 0;
 800b956:	600b      	str	r3, [r1, #0]
	TotalPulse[LEFT] = 0;
 800b958:	6014      	str	r4, [r2, #0]
	TotalPulse[RIGHT] = 0;
 800b95a:	6054      	str	r4, [r2, #4]
	TotalPulse[BODY] = 0;
 800b95c:	6094      	str	r4, [r2, #8]

	//
	IMU_Calib();	//HAL_Delay
 800b95e:	f002 f9ed 	bl	800dd3c <IMU_Calib>
	//zg_offset = 0;
	TargetPhoto[SL] = Photo[SL];
 800b962:	4b1d      	ldr	r3, [pc, #116]	; (800b9d8 <InitFastest+0x13c>)
	TargetPhoto[SR] = Photo[SR];
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b964:	4a1d      	ldr	r2, [pc, #116]	; (800b9dc <InitFastest+0x140>)
	TargetPhoto[SL] = Photo[SL];
 800b966:	ed93 7a02 	vldr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];
 800b96a:	edd3 7a01 	vldr	s15, [r3, #4]
	TargetPhoto[SL] = Photo[SL];
 800b96e:	4b1c      	ldr	r3, [pc, #112]	; (800b9e0 <InitFastest+0x144>)
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b970:	ee77 6a67 	vsub.f32	s13, s14, s15

	PIDReset(L_VELO_PID);
 800b974:	2004      	movs	r0, #4
	TargetPhoto[SL] = Photo[SL];
 800b976:	ed83 7a02 	vstr	s14, [r3, #8]
	TargetPhoto[SR] = Photo[SR];
 800b97a:	edc3 7a01 	vstr	s15, [r3, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b97e:	edc2 6a00 	vstr	s13, [r2]
	PIDReset(L_VELO_PID);
 800b982:	f002 fefb 	bl	800e77c <PIDReset>
	PIDReset(R_VELO_PID);
 800b986:	2005      	movs	r0, #5
 800b988:	f002 fef8 	bl	800e77c <PIDReset>
	PIDReset(A_VELO_PID);
 800b98c:	4620      	mov	r0, r4
 800b98e:	f002 fef5 	bl	800e77c <PIDReset>
	PIDReset(L_WALL_PID);
 800b992:	2002      	movs	r0, #2
 800b994:	f002 fef2 	bl	800e77c <PIDReset>
	PIDReset(R_WALL_PID);
 800b998:	2003      	movs	r0, #3
 800b99a:	f002 feef 	bl	800e77c <PIDReset>
	PIDReset(D_WALL_PID);
 800b99e:	2001      	movs	r0, #1


}
 800b9a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	PIDReset(D_WALL_PID);
 800b9a4:	f002 beea 	b.w	800e77c <PIDReset>
 800b9a8:	08019368 	.word	0x08019368
 800b9ac:	20008964 	.word	0x20008964
 800b9b0:	20007fdc 	.word	0x20007fdc
 800b9b4:	20008954 	.word	0x20008954
 800b9b8:	08019384 	.word	0x08019384
 800b9bc:	40000424 	.word	0x40000424
 800b9c0:	40000824 	.word	0x40000824
 800b9c4:	20008e40 	.word	0x20008e40
 800b9c8:	20008bf8 	.word	0x20008bf8
 800b9cc:	20007f34 	.word	0x20007f34
 800b9d0:	20008984 	.word	0x20008984
 800b9d4:	20007f2c 	.word	0x20007f2c
 800b9d8:	200089c4 	.word	0x200089c4
 800b9dc:	20008978 	.word	0x20008978
 800b9e0:	20008a84 	.word	0x20008a84

0800b9e4 <Debug>:
void Debug()
{
 800b9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if 1
	InitExplore();
	InitPosition();
	wall_init();

	TotalPulse[RIGHT] = 0;
 800b9e6:	4d2a      	ldr	r5, [pc, #168]	; (800ba90 <Debug+0xac>)
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
	PIDChangeFlag(L_WALL_PID, 0);
	PIDChangeFlag(R_WALL_PID, 0);
	PIDChangeFlag(A_VELO_PID, 1);
	ExploreVelocity=0;
 800b9e8:	4e2a      	ldr	r6, [pc, #168]	; (800ba94 <Debug+0xb0>)
	TotalPulse[RIGHT] = 0;
 800b9ea:	2400      	movs	r4, #0
	InitExplore();
 800b9ec:	f7ff feb4 	bl	800b758 <InitExplore>
	InitPosition();
 800b9f0:	f7fd fa02 	bl	8008df8 <InitPosition>
	wall_init();
 800b9f4:	f7fe fd16 	bl	800a424 <wall_init>
	PIDChangeFlag(L_VELO_PID, 1);
 800b9f8:	2101      	movs	r1, #1
 800b9fa:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b9fc:	606c      	str	r4, [r5, #4]
	TotalPulse[LEFT] = 0;
 800b9fe:	602c      	str	r4, [r5, #0]
	TotalPulse[BODY] = 0;
 800ba00:	60ac      	str	r4, [r5, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800ba02:	f002 fea5 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800ba06:	2101      	movs	r1, #1
 800ba08:	2005      	movs	r0, #5
 800ba0a:	f002 fea1 	bl	800e750 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800ba0e:	68a9      	ldr	r1, [r5, #8]
 800ba10:	4821      	ldr	r0, [pc, #132]	; (800ba98 <Debug+0xb4>)
 800ba12:	682a      	ldr	r2, [r5, #0]
 800ba14:	686b      	ldr	r3, [r5, #4]
	}
	PIDChangeFlag(F_WALL_PID, 0);
#endif
#if 1 //
	ExploreVelocity = 135;
	Pos.Dir = front;
 800ba16:	4d21      	ldr	r5, [pc, #132]	; (800ba9c <Debug+0xb8>)
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800ba18:	f009 fec8 	bl	80157ac <iprintf>
	PIDChangeFlag(D_WALL_PID, 0);
 800ba1c:	4621      	mov	r1, r4
 800ba1e:	2001      	movs	r0, #1
 800ba20:	f002 fe96 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800ba24:	4621      	mov	r1, r4
 800ba26:	2002      	movs	r0, #2
 800ba28:	f002 fe92 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800ba2c:	4621      	mov	r1, r4
 800ba2e:	2003      	movs	r0, #3
 800ba30:	f002 fe8e 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 1);
 800ba34:	2101      	movs	r1, #1
 800ba36:	4620      	mov	r0, r4
 800ba38:	f002 fe8a 	bl	800e750 <PIDChangeFlag>
	ExploreVelocity=0;
 800ba3c:	2700      	movs	r7, #0
	ChangeLED(3);
 800ba3e:	2003      	movs	r0, #3
	ExploreVelocity=0;
 800ba40:	6037      	str	r7, [r6, #0]
	ChangeLED(3);
 800ba42:	f002 f9cd 	bl	800dde0 <ChangeLED>
	ExploreVelocity = 135;
 800ba46:	eddf 0a16 	vldr	s1, [pc, #88]	; 800baa0 <Debug+0xbc>
	IT_mode = EXPLORE;
 800ba4a:	4b16      	ldr	r3, [pc, #88]	; (800baa4 <Debug+0xc0>)
	Accel(61.75,ExploreVelocity);
 800ba4c:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800baa8 <Debug+0xc4>
	ExploreVelocity = 135;
 800ba50:	edc6 0a00 	vstr	s1, [r6]
	IT_mode = EXPLORE;
 800ba54:	2206      	movs	r2, #6
 800ba56:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800ba58:	712c      	strb	r4, [r5, #4]
	Accel(61.75,ExploreVelocity);
 800ba5a:	f7fd fee9 	bl	8009830 <Accel>
	for(int i=0; i < 1; i++)
	{
		Pos.Dir = front;
		GoStraight(90, ExploreVelocity, AddVelocity);
 800ba5e:	4b13      	ldr	r3, [pc, #76]	; (800baac <Debug+0xc8>)
 800ba60:	edd6 0a00 	vldr	s1, [r6]
 800ba64:	edd3 7a00 	vldr	s15, [r3]
 800ba68:	ed9f 0a11 	vldr	s0, [pc, #68]	; 800bab0 <Debug+0xcc>
		Pos.Dir = front;
 800ba6c:	712c      	strb	r4, [r5, #4]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800ba6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ba72:	ee17 0a90 	vmov	r0, s15
 800ba76:	f7fe f80f 	bl	8009a98 <GoStraight>
		//Pos.Dir = right;
		SlalomRight();
 800ba7a:	f7fd fba1 	bl	80091c0 <SlalomRight>

	}
	Pos.Dir = front;
	//Decel(45,0);
	TargetVelocity[BODY] = 0;
 800ba7e:	4b0d      	ldr	r3, [pc, #52]	; (800bab4 <Debug+0xd0>)
	Pos.Dir = front;
 800ba80:	712c      	strb	r4, [r5, #4]
	TargetVelocity[BODY] = 0;
 800ba82:	609f      	str	r7, [r3, #8]
	HAL_Delay(1000);
 800ba84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	while(1)
	{
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
 800ba88:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_Delay(1000);
 800ba8c:	f003 b95c 	b.w	800ed48 <HAL_Delay>
 800ba90:	20008984 	.word	0x20008984
 800ba94:	20008a78 	.word	0x20008a78
 800ba98:	08019284 	.word	0x08019284
 800ba9c:	20000004 	.word	0x20000004
 800baa0:	43070000 	.word	0x43070000
 800baa4:	20008944 	.word	0x20008944
 800baa8:	42770000 	.word	0x42770000
 800baac:	20008960 	.word	0x20008960
 800bab0:	42b40000 	.word	0x42b40000
 800bab4:	20008954 	.word	0x20008954

0800bab8 <ParameterSetting>:
void ParameterSetting()
{
 800bab8:	b508      	push	{r3, lr}
	Load_Gain();
 800baba:	f002 fbb7 	bl	800e22c <Load_Gain>
	Change_Gain();

}
 800babe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Change_Gain();
 800bac2:	f002 bc8d 	b.w	800e3e0 <Change_Gain>
 800bac6:	bf00      	nop

0800bac8 <GainTestRWall>:
	{
		TargetVelocity[BODY] = 300;
	}
}
void GainTestRWall()
{
 800bac8:	b508      	push	{r3, lr}
	IT_mode = EXPLORE;
 800baca:	4b16      	ldr	r3, [pc, #88]	; (800bb24 <GainTestRWall+0x5c>)
 800bacc:	2206      	movs	r2, #6
 800bace:	601a      	str	r2, [r3, #0]
	InitExplore();
 800bad0:	f7ff fe42 	bl	800b758 <InitExplore>
	InitPosition();
 800bad4:	f7fd f990 	bl	8008df8 <InitPosition>
	wall_init();
 800bad8:	f7fe fca4 	bl	800a424 <wall_init>
	TotalPulse[RIGHT] = 0;
 800badc:	4b12      	ldr	r3, [pc, #72]	; (800bb28 <GainTestRWall+0x60>)
 800bade:	2500      	movs	r5, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800bae0:	2101      	movs	r1, #1
 800bae2:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bae4:	605d      	str	r5, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bae6:	601d      	str	r5, [r3, #0]
	TotalPulse[BODY] = 0;
 800bae8:	609d      	str	r5, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800baea:	f002 fe31 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800baee:	2101      	movs	r1, #1
 800baf0:	2005      	movs	r0, #5
 800baf2:	f002 fe2d 	bl	800e750 <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800baf6:	4629      	mov	r1, r5
 800baf8:	2001      	movs	r0, #1
 800bafa:	f002 fe29 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bafe:	4629      	mov	r1, r5
 800bb00:	2002      	movs	r0, #2
 800bb02:	f002 fe25 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800bb06:	2101      	movs	r1, #1
 800bb08:	2003      	movs	r0, #3
 800bb0a:	f002 fe21 	bl	800e750 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bb0e:	4b07      	ldr	r3, [pc, #28]	; (800bb2c <GainTestRWall+0x64>)
 800bb10:	2400      	movs	r4, #0
	ChangeLED(1);
 800bb12:	2001      	movs	r0, #1
	ExploreVelocity=0;
 800bb14:	601c      	str	r4, [r3, #0]
	ChangeLED(1);
 800bb16:	f002 f963 	bl	800dde0 <ChangeLED>
 800bb1a:	4a05      	ldr	r2, [pc, #20]	; (800bb30 <GainTestRWall+0x68>)
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800bb1c:	4623      	mov	r3, r4
 800bb1e:	6093      	str	r3, [r2, #8]
 800bb20:	e7fd      	b.n	800bb1e <GainTestRWall+0x56>
 800bb22:	bf00      	nop
 800bb24:	20008944 	.word	0x20008944
 800bb28:	20008984 	.word	0x20008984
 800bb2c:	20008a78 	.word	0x20008a78
 800bb30:	20008954 	.word	0x20008954

0800bb34 <GainTestDWall>:

	}
}
void GainTestDWall()
{
 800bb34:	b580      	push	{r7, lr}
	IT_mode = EXPLORE;
 800bb36:	4b25      	ldr	r3, [pc, #148]	; (800bbcc <GainTestDWall+0x98>)
 800bb38:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 800bbdc <GainTestDWall+0xa8>
 800bb3c:	4c24      	ldr	r4, [pc, #144]	; (800bbd0 <GainTestDWall+0x9c>)
	ExploreVelocity=0;
	ChangeLED(2);
	while(1)
	{
		TargetVelocity[BODY] = 0;
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800bb3e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800bbe0 <GainTestDWall+0xac>
	IT_mode = EXPLORE;
 800bb42:	2206      	movs	r2, #6
{
 800bb44:	b086      	sub	sp, #24
	IT_mode = EXPLORE;
 800bb46:	601a      	str	r2, [r3, #0]
	InitExplore();
 800bb48:	f7ff fe06 	bl	800b758 <InitExplore>
	InitPosition();
 800bb4c:	f7fd f954 	bl	8008df8 <InitPosition>
	wall_init();
 800bb50:	f7fe fc68 	bl	800a424 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bb54:	4b1f      	ldr	r3, [pc, #124]	; (800bbd4 <GainTestDWall+0xa0>)
 800bb56:	2600      	movs	r6, #0
	PIDChangeFlag(L_VELO_PID, 1);
 800bb58:	2101      	movs	r1, #1
 800bb5a:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bb5c:	605e      	str	r6, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bb5e:	601e      	str	r6, [r3, #0]
	TotalPulse[BODY] = 0;
 800bb60:	609e      	str	r6, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800bb62:	f002 fdf5 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bb66:	2101      	movs	r1, #1
 800bb68:	2005      	movs	r0, #5
 800bb6a:	f002 fdf1 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 1);
 800bb6e:	2101      	movs	r1, #1
 800bb70:	4608      	mov	r0, r1
 800bb72:	f002 fded 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bb76:	4631      	mov	r1, r6
 800bb78:	2002      	movs	r0, #2
 800bb7a:	f002 fde9 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bb7e:	2003      	movs	r0, #3
 800bb80:	4631      	mov	r1, r6
 800bb82:	f002 fde5 	bl	800e750 <PIDChangeFlag>
	ExploreVelocity=0;
 800bb86:	4b14      	ldr	r3, [pc, #80]	; (800bbd8 <GainTestDWall+0xa4>)
 800bb88:	2500      	movs	r5, #0
	ChangeLED(2);
 800bb8a:	2002      	movs	r0, #2
	ExploreVelocity=0;
 800bb8c:	601d      	str	r5, [r3, #0]
	ChangeLED(2);
 800bb8e:	f002 f927 	bl	800dde0 <ChangeLED>
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800bb92:	6820      	ldr	r0, [r4, #0]
		TargetVelocity[BODY] = 0;
 800bb94:	f8c9 5008 	str.w	r5, [r9, #8]
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800bb98:	f7fc fc0e 	bl	80083b8 <__aeabi_f2d>
 800bb9c:	4606      	mov	r6, r0
 800bb9e:	6860      	ldr	r0, [r4, #4]
 800bba0:	460f      	mov	r7, r1
 800bba2:	f7fc fc09 	bl	80083b8 <__aeabi_f2d>
 800bba6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbaa:	68a0      	ldr	r0, [r4, #8]
 800bbac:	f7fc fc04 	bl	80083b8 <__aeabi_f2d>
 800bbb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbb4:	68e0      	ldr	r0, [r4, #12]
 800bbb6:	f7fc fbff 	bl	80083b8 <__aeabi_f2d>
 800bbba:	4632      	mov	r2, r6
 800bbbc:	e9cd 0100 	strd	r0, r1, [sp]
 800bbc0:	463b      	mov	r3, r7
 800bbc2:	4640      	mov	r0, r8
 800bbc4:	f009 fdf2 	bl	80157ac <iprintf>
 800bbc8:	e7e3      	b.n	800bb92 <GainTestDWall+0x5e>
 800bbca:	bf00      	nop
 800bbcc:	20008944 	.word	0x20008944
 800bbd0:	200089c4 	.word	0x200089c4
 800bbd4:	20008984 	.word	0x20008984
 800bbd8:	20008a78 	.word	0x20008a78
 800bbdc:	20008954 	.word	0x20008954
 800bbe0:	08019338 	.word	0x08019338

0800bbe4 <WritingFree>:
		//printf("%f, %f\r\n", AngularV, Angle);

	}
}
void WritingFree()
{
 800bbe4:	b508      	push	{r3, lr}
	IT_mode = WRITINGFREE;
 800bbe6:	4b29      	ldr	r3, [pc, #164]	; (800bc8c <WritingFree+0xa8>)
	Rotate(90, M_PI);
	HAL_Delay(500);

	while(1)
	{
		Rotate(90, M_PI);
 800bbe8:	ed9f 9a29 	vldr	s18, [pc, #164]	; 800bc90 <WritingFree+0xac>
 800bbec:	ed9f 8a29 	vldr	s16, [pc, #164]	; 800bc94 <WritingFree+0xb0>

		HAL_Delay(500);
		Rotate(90, -M_PI);
 800bbf0:	eddf 8a29 	vldr	s17, [pc, #164]	; 800bc98 <WritingFree+0xb4>
	IT_mode = WRITINGFREE;
 800bbf4:	2507      	movs	r5, #7
 800bbf6:	601d      	str	r5, [r3, #0]
	InitExplore();
 800bbf8:	f7ff fdae 	bl	800b758 <InitExplore>
	printf("3\r\n");
 800bbfc:	4827      	ldr	r0, [pc, #156]	; (800bc9c <WritingFree+0xb8>)
 800bbfe:	f009 fe5d 	bl	80158bc <puts>
	InitPosition();
 800bc02:	f7fd f8f9 	bl	8008df8 <InitPosition>
	wall_init();
 800bc06:	f7fe fc0d 	bl	800a424 <wall_init>
	printf("4\r\n");
 800bc0a:	4825      	ldr	r0, [pc, #148]	; (800bca0 <WritingFree+0xbc>)
 800bc0c:	f009 fe56 	bl	80158bc <puts>
	TotalPulse[RIGHT] = 0;
 800bc10:	4b24      	ldr	r3, [pc, #144]	; (800bca4 <WritingFree+0xc0>)
 800bc12:	2400      	movs	r4, #0
	PIDChangeFlag(L_VELO_PID, 1);
 800bc14:	2101      	movs	r1, #1
 800bc16:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bc18:	605c      	str	r4, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bc1a:	601c      	str	r4, [r3, #0]
	TotalPulse[BODY] = 0;
 800bc1c:	609c      	str	r4, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800bc1e:	f002 fd97 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bc22:	2101      	movs	r1, #1
 800bc24:	2005      	movs	r0, #5
 800bc26:	f002 fd93 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800bc2a:	4621      	mov	r1, r4
 800bc2c:	2001      	movs	r0, #1
 800bc2e:	f002 fd8f 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bc32:	4621      	mov	r1, r4
 800bc34:	2002      	movs	r0, #2
 800bc36:	f002 fd8b 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bc3a:	4621      	mov	r1, r4
 800bc3c:	2003      	movs	r0, #3
 800bc3e:	f002 fd87 	bl	800e750 <PIDChangeFlag>
	ExploreVelocity=0;
 800bc42:	4b19      	ldr	r3, [pc, #100]	; (800bca8 <WritingFree+0xc4>)
 800bc44:	2200      	movs	r2, #0
	ChangeLED(7);
 800bc46:	4628      	mov	r0, r5
	ExploreVelocity=0;
 800bc48:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800bc4a:	f002 f8c9 	bl	800dde0 <ChangeLED>
	Rotate(90, M_PI);
 800bc4e:	eef0 0a49 	vmov.f32	s1, s18
 800bc52:	eeb0 0a48 	vmov.f32	s0, s16
 800bc56:	f7fd f91b 	bl	8008e90 <Rotate>
	HAL_Delay(500);
 800bc5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bc5e:	f003 f873 	bl	800ed48 <HAL_Delay>
		Rotate(90, M_PI);
 800bc62:	eef0 0a49 	vmov.f32	s1, s18
 800bc66:	eeb0 0a48 	vmov.f32	s0, s16
 800bc6a:	f7fd f911 	bl	8008e90 <Rotate>
		HAL_Delay(500);
 800bc6e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bc72:	f003 f869 	bl	800ed48 <HAL_Delay>
		Rotate(90, -M_PI);
 800bc76:	eef0 0a68 	vmov.f32	s1, s17
 800bc7a:	eeb0 0a48 	vmov.f32	s0, s16
 800bc7e:	f7fd f907 	bl	8008e90 <Rotate>

		HAL_Delay(500);
 800bc82:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bc86:	f003 f85f 	bl	800ed48 <HAL_Delay>
 800bc8a:	e7ea      	b.n	800bc62 <WritingFree+0x7e>
 800bc8c:	20008944 	.word	0x20008944
 800bc90:	40490fdb 	.word	0x40490fdb
 800bc94:	42b40000 	.word	0x42b40000
 800bc98:	c0490fdb 	.word	0xc0490fdb
 800bc9c:	080193b8 	.word	0x080193b8
 800bca0:	080193bc 	.word	0x080193bc
 800bca4:	20008984 	.word	0x20008984
 800bca8:	20008a78 	.word	0x20008a78

0800bcac <FastestRun>:
	}
	//
}

void FastestRun()
{
 800bcac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcb0:	ed2d 8b02 	vpush	{d8}
	IT_mode = EXPLORE;
 800bcb4:	4bb4      	ldr	r3, [pc, #720]	; (800bf88 <FastestRun+0x2dc>)
	InitPosition();


	wall_init();

	TotalPulse[RIGHT] = 0;
 800bcb6:	4eb5      	ldr	r6, [pc, #724]	; (800bf8c <FastestRun+0x2e0>)
{
 800bcb8:	b085      	sub	sp, #20
	IT_mode = EXPLORE;
 800bcba:	2206      	movs	r2, #6
	HAL_Delay(100);
 800bcbc:	2064      	movs	r0, #100	; 0x64
	IT_mode = EXPLORE;
 800bcbe:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800bcc0:	f003 f842 	bl	800ed48 <HAL_Delay>
	int8_t mode=1;
 800bcc4:	aa04      	add	r2, sp, #16
 800bcc6:	2401      	movs	r4, #1
 800bcc8:	f802 4d02 	strb.w	r4, [r2, #-2]!
	  ModeSelect( 1, 2, &mode);
 800bccc:	2102      	movs	r1, #2
 800bcce:	4620      	mov	r0, r4
 800bcd0:	f002 ff3c 	bl	800eb4c <ModeSelect>
	  Signal( mode );
 800bcd4:	f99d 000e 	ldrsb.w	r0, [sp, #14]
 800bcd8:	f002 fecc 	bl	800ea74 <Signal>
		HAL_Delay(100);
 800bcdc:	2064      	movs	r0, #100	; 0x64
 800bcde:	f003 f833 	bl	800ed48 <HAL_Delay>
		  int8_t mode2=1;
 800bce2:	aa04      	add	r2, sp, #16
		  ModeSelect( 1, 4, &mode2);
 800bce4:	2104      	movs	r1, #4
		  int8_t mode2=1;
 800bce6:	f802 4d01 	strb.w	r4, [r2, #-1]!
		  ModeSelect( 1, 4, &mode2);
 800bcea:	4620      	mov	r0, r4
 800bcec:	f002 ff2e 	bl	800eb4c <ModeSelect>
		  Signal( mode2 );
 800bcf0:	f99d 000f 	ldrsb.w	r0, [sp, #15]
 800bcf4:	f002 febe 	bl	800ea74 <Signal>
	TotalPulse[RIGHT] = 0;
 800bcf8:	2500      	movs	r5, #0
		  PhotoSwitch();
 800bcfa:	f002 fefd 	bl	800eaf8 <PhotoSwitch>
	InitFastest();
 800bcfe:	f7ff fdcd 	bl	800b89c <InitFastest>
	InitPosition();
 800bd02:	f7fd f879 	bl	8008df8 <InitPosition>
	wall_init();
 800bd06:	f7fe fb8d 	bl	800a424 <wall_init>
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800bd0a:	4621      	mov	r1, r4
 800bd0c:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bd0e:	6075      	str	r5, [r6, #4]
	TotalPulse[LEFT] = 0;
 800bd10:	6035      	str	r5, [r6, #0]
	TotalPulse[BODY] = 0;
 800bd12:	60b5      	str	r5, [r6, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800bd14:	f002 fd1c 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bd18:	4621      	mov	r1, r4
 800bd1a:	2005      	movs	r0, #5
 800bd1c:	f002 fd18 	bl	800e750 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800bd20:	68b1      	ldr	r1, [r6, #8]
 800bd22:	489b      	ldr	r0, [pc, #620]	; (800bf90 <FastestRun+0x2e4>)
 800bd24:	6832      	ldr	r2, [r6, #0]
 800bd26:	6873      	ldr	r3, [r6, #4]
 800bd28:	f009 fd40 	bl	80157ac <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bd2c:	4629      	mov	r1, r5
 800bd2e:	4620      	mov	r0, r4
 800bd30:	f002 fd0e 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bd34:	4629      	mov	r1, r5
 800bd36:	2002      	movs	r0, #2
 800bd38:	f002 fd0a 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bd3c:	4629      	mov	r1, r5
 800bd3e:	2003      	movs	r0, #3
 800bd40:	f002 fd06 	bl	800e750 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	char turn_mode = 'T';
	if(mode == 1)
 800bd44:	f99d 300e 	ldrsb.w	r3, [sp, #14]
 800bd48:	42a3      	cmp	r3, r4
 800bd4a:	f000 80fa 	beq.w	800bf42 <FastestRun+0x296>
		ExploreVelocity = 400;
		turn_mode = 'T';
	}
	else if(mode == 2)
	{
		turn_mode = 'S';
 800bd4e:	2b02      	cmp	r3, #2
 800bd50:	f8df 82b8 	ldr.w	r8, [pc, #696]	; 800c00c <FastestRun+0x360>
 800bd54:	bf14      	ite	ne
 800bd56:	f04f 0a54 	movne.w	sl, #84	; 0x54
 800bd5a:	f04f 0a53 	moveq.w	sl, #83	; 0x53
	}

	switch(mode2)
 800bd5e:	f99d 300f 	ldrsb.w	r3, [sp, #15]
 800bd62:	3b01      	subs	r3, #1
 800bd64:	2b03      	cmp	r3, #3
 800bd66:	d815      	bhi.n	800bd94 <FastestRun+0xe8>
 800bd68:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bd6c:	00fe0158 	.word	0x00fe0158
 800bd70:	000400f3 	.word	0x000400f3
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
		Sla.Theta3 = 90;
		break;
	case 4:
		ExploreVelocity=300;
 800bd74:	4a87      	ldr	r2, [pc, #540]	; (800bf94 <FastestRun+0x2e8>)
		Sla.Pre = 3;
 800bd76:	4b88      	ldr	r3, [pc, #544]	; (800bf98 <FastestRun+0x2ec>)
		ExploreVelocity=300;
 800bd78:	f8c8 2000 	str.w	r2, [r8]
		Sla.Pre = 3;
 800bd7c:	4a87      	ldr	r2, [pc, #540]	; (800bf9c <FastestRun+0x2f0>)
 800bd7e:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
		Sla.Alpha = 0.117;
 800bd80:	4887      	ldr	r0, [pc, #540]	; (800bfa0 <FastestRun+0x2f4>)
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
 800bd82:	4988      	ldr	r1, [pc, #544]	; (800bfa4 <FastestRun+0x2f8>)
		Sla.Fol = 5;
 800bd84:	4a88      	ldr	r2, [pc, #544]	; (800bfa8 <FastestRun+0x2fc>)
 800bd86:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.117;
 800bd88:	6098      	str	r0, [r3, #8]
		Sla.Theta3 = 90;
 800bd8a:	4a88      	ldr	r2, [pc, #544]	; (800bfac <FastestRun+0x300>)
		Sla.Theta1 = 30;
 800bd8c:	4888      	ldr	r0, [pc, #544]	; (800bfb0 <FastestRun+0x304>)
 800bd8e:	6118      	str	r0, [r3, #16]
		Sla.Theta2 = 60;
 800bd90:	6159      	str	r1, [r3, #20]
		Sla.Theta3 = 90;
 800bd92:	619a      	str	r2, [r3, #24]
		break;

	}

	ChangeLED(4);
 800bd94:	2004      	movs	r0, #4
 800bd96:	f002 f823 	bl	800dde0 <ChangeLED>

	VelocityMax = false;
 800bd9a:	4b86      	ldr	r3, [pc, #536]	; (800bfb4 <FastestRun+0x308>)

	SearchOrFast = 1;
 800bd9c:	f8df 9270 	ldr.w	r9, [pc, #624]	; 800c010 <FastestRun+0x364>
//			HAL_Delay(300);
//			break;
//	}
	//shiftPos();

	TargetVelocity[BODY] = 0;
 800bda0:	ed9f 8a85 	vldr	s16, [pc, #532]	; 800bfb8 <FastestRun+0x30c>
 800bda4:	4a85      	ldr	r2, [pc, #532]	; (800bfbc <FastestRun+0x310>)
	Calc = SearchOrFast;
 800bda6:	4f86      	ldr	r7, [pc, #536]	; (800bfc0 <FastestRun+0x314>)
	Acceleration = 0;
 800bda8:	4d86      	ldr	r5, [pc, #536]	; (800bfc4 <FastestRun+0x318>)
	TargetAngularV = 0;
 800bdaa:	4887      	ldr	r0, [pc, #540]	; (800bfc8 <FastestRun+0x31c>)
	TargetAngle = 0;
 800bdac:	4987      	ldr	r1, [pc, #540]	; (800bfcc <FastestRun+0x320>)
        	case back:
        		//U.
        		Calc = 1;//1
        		GoBack();
        		Calc = SearchOrFast;
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800bdae:	eddf 8a88 	vldr	s17, [pc, #544]	; 800bfd0 <FastestRun+0x324>
 800bdb2:	f8df b260 	ldr.w	fp, [pc, #608]	; 800c014 <FastestRun+0x368>
	VelocityMax = false;
 800bdb6:	2400      	movs	r4, #0
 800bdb8:	701c      	strb	r4, [r3, #0]
	SearchOrFast = 1;
 800bdba:	2301      	movs	r3, #1
 800bdbc:	f8c9 3000 	str.w	r3, [r9]
	Calc = SearchOrFast;
 800bdc0:	f8d9 3000 	ldr.w	r3, [r9]
 800bdc4:	603b      	str	r3, [r7, #0]
	Angle = 0;
 800bdc6:	4b83      	ldr	r3, [pc, #524]	; (800bfd4 <FastestRun+0x328>)
	TargetVelocity[BODY] = 0;
 800bdc8:	ed82 8a02 	vstr	s16, [r2, #8]
	goal_edge_num = GOAL_SIZE_X;
 800bdcc:	4a82      	ldr	r2, [pc, #520]	; (800bfd8 <FastestRun+0x32c>)
	Acceleration = 0;
 800bdce:	ed85 8a00 	vstr	s16, [r5]
	goal_edge_num = GOAL_SIZE_X;
 800bdd2:	2602      	movs	r6, #2
	TargetAngularV = 0;
 800bdd4:	ed80 8a00 	vstr	s16, [r0]
	PIDReset(L_VELO_PID);
 800bdd8:	2004      	movs	r0, #4
	goal_edge_num = GOAL_SIZE_X;
 800bdda:	7016      	strb	r6, [r2, #0]
	TargetAngle = 0;
 800bddc:	ed81 8a00 	vstr	s16, [r1]
	Angle = 0;
 800bde0:	ed83 8a00 	vstr	s16, [r3]
	PIDReset(L_VELO_PID);
 800bde4:	f002 fcca 	bl	800e77c <PIDReset>
	PIDReset(R_VELO_PID);
 800bde8:	2005      	movs	r0, #5
 800bdea:	f002 fcc7 	bl	800e77c <PIDReset>
	PIDReset(A_VELO_PID);
 800bdee:	4620      	mov	r0, r4
 800bdf0:	f002 fcc4 	bl	800e77c <PIDReset>
	PIDReset(L_WALL_PID);
 800bdf4:	4630      	mov	r0, r6
 800bdf6:	f002 fcc1 	bl	800e77c <PIDReset>
	PIDReset(R_WALL_PID);
 800bdfa:	2003      	movs	r0, #3
 800bdfc:	f002 fcbe 	bl	800e77c <PIDReset>
	initSearchData(&my_map, &my_mouse);
 800be00:	4976      	ldr	r1, [pc, #472]	; (800bfdc <FastestRun+0x330>)
 800be02:	4877      	ldr	r0, [pc, #476]	; (800bfe0 <FastestRun+0x334>)
 800be04:	460d      	mov	r5, r1
 800be06:	f001 fa5b 	bl	800d2c0 <initSearchData>
	flashCopyNodesToRam(); //existence
 800be0a:	f7fe fcad 	bl	800a768 <flashCopyNodesToRam>
	updateAllNodeWeight(&my_map, GOAL_X, GOAL_Y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x03);
 800be0e:	2207      	movs	r2, #7
 800be10:	2103      	movs	r1, #3
 800be12:	4633      	mov	r3, r6
 800be14:	9600      	str	r6, [sp, #0]
 800be16:	9101      	str	r1, [sp, #4]
 800be18:	4871      	ldr	r0, [pc, #452]	; (800bfe0 <FastestRun+0x334>)
 800be1a:	4611      	mov	r1, r2
 800be1c:	f7fe ff92 	bl	800ad44 <updateAllNodeWeight>
	HAL_Delay(200);
 800be20:	20c8      	movs	r0, #200	; 0xc8
 800be22:	f002 ff91 	bl	800ed48 <HAL_Delay>
	Accel(61.5, ExploreVelocity);
 800be26:	edd8 0a00 	vldr	s1, [r8]
 800be2a:	ed9f 0a6e 	vldr	s0, [pc, #440]	; 800bfe4 <FastestRun+0x338>
        shiftState(&my_mouse);
 800be2e:	462e      	mov	r6, r5
	Accel(61.5, ExploreVelocity);
 800be30:	f7fd fcfe 	bl	8009830 <Accel>
    while(! ((my_mouse.goal_lesser.x <= my_mouse.next.pos.x && my_mouse.next.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.next.pos.y && my_mouse.next.pos.y <= my_mouse.goal_larger.y)))
 800be34:	7d2b      	ldrb	r3, [r5, #20]
 800be36:	782a      	ldrb	r2, [r5, #0]
 800be38:	429a      	cmp	r2, r3
 800be3a:	d809      	bhi.n	800be50 <FastestRun+0x1a4>
 800be3c:	78aa      	ldrb	r2, [r5, #2]
 800be3e:	429a      	cmp	r2, r3
 800be40:	d306      	bcc.n	800be50 <FastestRun+0x1a4>
 800be42:	7d6b      	ldrb	r3, [r5, #21]
 800be44:	786a      	ldrb	r2, [r5, #1]
 800be46:	429a      	cmp	r2, r3
 800be48:	d802      	bhi.n	800be50 <FastestRun+0x1a4>
 800be4a:	78ea      	ldrb	r2, [r5, #3]
 800be4c:	429a      	cmp	r2, r3
 800be4e:	d260      	bcs.n	800bf12 <FastestRun+0x266>
        shiftState(&my_mouse);
 800be50:	4630      	mov	r0, r6
 800be52:	f7ff fc75 	bl	800b740 <shiftState>
        my_mouse.next.node = getNextNode(&my_map, my_mouse.now.car, my_mouse.now.node, 0x03);//. . fff
 800be56:	2303      	movs	r3, #3
 800be58:	692a      	ldr	r2, [r5, #16]
 800be5a:	7aa9      	ldrb	r1, [r5, #10]
 800be5c:	4860      	ldr	r0, [pc, #384]	; (800bfe0 <FastestRun+0x334>)
 800be5e:	f7ff f893 	bl	800af88 <getNextNode>
        getNextState(&(my_mouse.now),&(my_mouse.next),my_mouse.next.node);
 800be62:	4961      	ldr	r1, [pc, #388]	; (800bfe8 <FastestRun+0x33c>)
        my_mouse.next.node = getNextNode(&my_map, my_mouse.now.car, my_mouse.now.node, 0x03);//. . fff
 800be64:	61e8      	str	r0, [r5, #28]
 800be66:	4602      	mov	r2, r0
        getNextState(&(my_mouse.now),&(my_mouse.next),my_mouse.next.node);
 800be68:	f1a1 000c 	sub.w	r0, r1, #12
 800be6c:	f7ff fafa 	bl	800b464 <getNextState>
        	switch(my_mouse.next.dir)
 800be70:	7deb      	ldrb	r3, [r5, #23]
        AddVelocity = 0;
 800be72:	ed8b 8a00 	vstr	s16, [fp]
        	switch(my_mouse.next.dir)
 800be76:	2b05      	cmp	r3, #5
 800be78:	d80a      	bhi.n	800be90 <FastestRun+0x1e4>
 800be7a:	e8df f003 	tbb	[pc, r3]
 800be7e:	400b      	.short	0x400b
 800be80:	03162135 	.word	0x03162135
        		Calc = SearchOrFast;
        		TurnLeft(turn_mode);
        		break;
        	case left:
        		//
        		Calc = SearchOrFast;
 800be84:	f8d9 3000 	ldr.w	r3, [r9]
 800be88:	603b      	str	r3, [r7, #0]
        		TurnLeft(turn_mode);
 800be8a:	4650      	mov	r0, sl
 800be8c:	f7fd ff6e 	bl	8009d6c <TurnLeft>
        		break;
        	}
        cnt++;
 800be90:	3401      	adds	r4, #1
 800be92:	e7cf      	b.n	800be34 <FastestRun+0x188>
        		Calc = SearchOrFast;
 800be94:	f8d9 3000 	ldr.w	r3, [r9]
        		GoStraight(90, ExploreVelocity , 0);
 800be98:	edd8 0a00 	vldr	s1, [r8]
        		Calc = SearchOrFast;
 800be9c:	603b      	str	r3, [r7, #0]
        		GoStraight(90, ExploreVelocity , 0);
 800be9e:	2000      	movs	r0, #0
 800bea0:	eeb0 0a68 	vmov.f32	s0, s17
 800bea4:	f7fd fdf8 	bl	8009a98 <GoStraight>
        		break;
 800bea8:	e7f2      	b.n	800be90 <FastestRun+0x1e4>
        		Calc = 1;//1
 800beaa:	2301      	movs	r3, #1
 800beac:	603b      	str	r3, [r7, #0]
        		GoBack();
 800beae:	f7fd ff99 	bl	8009de4 <GoBack>
        		Calc = SearchOrFast;
 800beb2:	f8d9 3000 	ldr.w	r3, [r9]
 800beb6:	603b      	str	r3, [r7, #0]
        		TurnLeft(turn_mode);
 800beb8:	4650      	mov	r0, sl
 800beba:	f7fd ff57 	bl	8009d6c <TurnLeft>
        		break;
 800bebe:	e7e7      	b.n	800be90 <FastestRun+0x1e4>
        		Calc = 1;//1
 800bec0:	2301      	movs	r3, #1
 800bec2:	603b      	str	r3, [r7, #0]
        		GoBack();
 800bec4:	f7fd ff8e 	bl	8009de4 <GoBack>
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800bec8:	eddb 7a00 	vldr	s15, [fp]
        		Calc = SearchOrFast;
 800becc:	f8d9 3000 	ldr.w	r3, [r9]
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800bed0:	edd8 0a00 	vldr	s1, [r8]
        		Calc = SearchOrFast;
 800bed4:	603b      	str	r3, [r7, #0]
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800bed6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800beda:	eeb0 0a68 	vmov.f32	s0, s17
 800bede:	ee17 0a90 	vmov	r0, s15
 800bee2:	f7fd fdd9 	bl	8009a98 <GoStraight>
        		break;
 800bee6:	e7d3      	b.n	800be90 <FastestRun+0x1e4>
        		Calc = 1;//1
 800bee8:	2301      	movs	r3, #1
 800beea:	603b      	str	r3, [r7, #0]
        		GoBack();
 800beec:	f7fd ff7a 	bl	8009de4 <GoBack>
        		Calc = SearchOrFast;
 800bef0:	f8d9 3000 	ldr.w	r3, [r9]
 800bef4:	603b      	str	r3, [r7, #0]
        		TurnRight(turn_mode);
 800bef6:	4650      	mov	r0, sl
 800bef8:	f7fd fefa 	bl	8009cf0 <TurnRight>
        		break;
 800befc:	e7c8      	b.n	800be90 <FastestRun+0x1e4>
        		ChangeLED(1);
 800befe:	2001      	movs	r0, #1
 800bf00:	f001 ff6e 	bl	800dde0 <ChangeLED>
        		Calc = SearchOrFast;
 800bf04:	f8d9 3000 	ldr.w	r3, [r9]
 800bf08:	603b      	str	r3, [r7, #0]
        		TurnRight(turn_mode);
 800bf0a:	4650      	mov	r0, sl
 800bf0c:	f7fd fef0 	bl	8009cf0 <TurnRight>
        		break;
 800bf10:	e7be      	b.n	800be90 <FastestRun+0x1e4>
//    outputDataToFile(maze);

	//fast_run( X_GOAL_LESSER, Y_GOAL_LESSER,X_GOAL_LARGER,Y_GOAL_LARGER, turn_mode,0x03);

	//
	Decel(45,0);
 800bf12:	eddf 0a29 	vldr	s1, [pc, #164]	; 800bfb8 <FastestRun+0x30c>
 800bf16:	ed9f 0a35 	vldr	s0, [pc, #212]	; 800bfec <FastestRun+0x340>
 800bf1a:	4d31      	ldr	r5, [pc, #196]	; (800bfe0 <FastestRun+0x334>)
	//
	Signal(7);

	while(1)
	{
		printf(": : %d, : %d\r\n",cnt, my_map.RawNode[0][1].weight);
 800bf1c:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 800c018 <FastestRun+0x36c>
		printAllWeight(&my_map, &(my_mouse.now.pos));
 800bf20:	4f33      	ldr	r7, [pc, #204]	; (800bff0 <FastestRun+0x344>)
	Decel(45,0);
 800bf22:	f7fd fd09 	bl	8009938 <Decel>
	Signal(7);
 800bf26:	2007      	movs	r0, #7
 800bf28:	f002 fda4 	bl	800ea74 <Signal>
		printAllWeight(&my_map, &(my_mouse.now.pos));
 800bf2c:	462e      	mov	r6, r5
		printf(": : %d, : %d\r\n",cnt, my_map.RawNode[0][1].weight);
 800bf2e:	4621      	mov	r1, r4
 800bf30:	896a      	ldrh	r2, [r5, #10]
 800bf32:	4640      	mov	r0, r8
 800bf34:	f009 fc3a 	bl	80157ac <iprintf>
		printAllWeight(&my_map, &(my_mouse.now.pos));
 800bf38:	4639      	mov	r1, r7
 800bf3a:	4630      	mov	r0, r6
 800bf3c:	f7fe fc5e 	bl	800a7fc <printAllWeight>
 800bf40:	e7f5      	b.n	800bf2e <FastestRun+0x282>
		ExploreVelocity = 400;
 800bf42:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 800c00c <FastestRun+0x360>
 800bf46:	4b2b      	ldr	r3, [pc, #172]	; (800bff4 <FastestRun+0x348>)
 800bf48:	f8c8 3000 	str.w	r3, [r8]
		turn_mode = 'T';
 800bf4c:	f04f 0a54 	mov.w	sl, #84	; 0x54
 800bf50:	e705      	b.n	800bd5e <FastestRun+0xb2>
		ExploreVelocity=180;
 800bf52:	4a29      	ldr	r2, [pc, #164]	; (800bff8 <FastestRun+0x34c>)
		Sla.Pre = 2;
 800bf54:	4b10      	ldr	r3, [pc, #64]	; (800bf98 <FastestRun+0x2ec>)
		ExploreVelocity=180;
 800bf56:	f8c8 2000 	str.w	r2, [r8]
		Sla.Pre = 2;
 800bf5a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800bf5e:	601a      	str	r2, [r3, #0]
		Sla.Alpha = 0.04;
 800bf60:	4826      	ldr	r0, [pc, #152]	; (800bffc <FastestRun+0x350>)
		Sla.Theta2 = 60;
 800bf62:	4910      	ldr	r1, [pc, #64]	; (800bfa4 <FastestRun+0x2f8>)
		Sla.Fol = 3.5;
 800bf64:	4a26      	ldr	r2, [pc, #152]	; (800c000 <FastestRun+0x354>)
 800bf66:	e70e      	b.n	800bd86 <FastestRun+0xda>
		Sla.Pre = 5;
 800bf68:	4b0b      	ldr	r3, [pc, #44]	; (800bf98 <FastestRun+0x2ec>)
		Sla.Alpha = 0.0273;
 800bf6a:	4a26      	ldr	r2, [pc, #152]	; (800c004 <FastestRun+0x358>)
		ExploreVelocity=135;
 800bf6c:	4926      	ldr	r1, [pc, #152]	; (800c008 <FastestRun+0x35c>)
		Sla.Alpha = 0.0273;
 800bf6e:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800bf70:	4a0f      	ldr	r2, [pc, #60]	; (800bfb0 <FastestRun+0x304>)
		Sla.Theta2 = 60;
 800bf72:	480c      	ldr	r0, [pc, #48]	; (800bfa4 <FastestRun+0x2f8>)
		ExploreVelocity=135;
 800bf74:	f8c8 1000 	str.w	r1, [r8]
		Sla.Theta1 = 30;
 800bf78:	611a      	str	r2, [r3, #16]
		Sla.Theta3 = 90;
 800bf7a:	490c      	ldr	r1, [pc, #48]	; (800bfac <FastestRun+0x300>)
		Sla.Pre = 5;
 800bf7c:	4a0a      	ldr	r2, [pc, #40]	; (800bfa8 <FastestRun+0x2fc>)
		Sla.Theta2 = 60;
 800bf7e:	6158      	str	r0, [r3, #20]
		Sla.Theta3 = 90;
 800bf80:	6199      	str	r1, [r3, #24]
		Sla.Pre = 5;
 800bf82:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800bf84:	605a      	str	r2, [r3, #4]
		break;
 800bf86:	e705      	b.n	800bd94 <FastestRun+0xe8>
 800bf88:	20008944 	.word	0x20008944
 800bf8c:	20008984 	.word	0x20008984
 800bf90:	08019284 	.word	0x08019284
 800bf94:	43960000 	.word	0x43960000
 800bf98:	2000899c 	.word	0x2000899c
 800bf9c:	40400000 	.word	0x40400000
 800bfa0:	3def9db2 	.word	0x3def9db2
 800bfa4:	42700000 	.word	0x42700000
 800bfa8:	40a00000 	.word	0x40a00000
 800bfac:	42b40000 	.word	0x42b40000
 800bfb0:	41f00000 	.word	0x41f00000
 800bfb4:	20008a76 	.word	0x20008a76
 800bfb8:	00000000 	.word	0x00000000
 800bfbc:	20008954 	.word	0x20008954
 800bfc0:	20008bf4 	.word	0x20008bf4
 800bfc4:	20007f2c 	.word	0x20007f2c
 800bfc8:	20008964 	.word	0x20008964
 800bfcc:	20007f40 	.word	0x20007f40
 800bfd0:	42b40000 	.word	0x42b40000
 800bfd4:	20007f30 	.word	0x20007f30
 800bfd8:	20008980 	.word	0x20008980
 800bfdc:	200081f4 	.word	0x200081f4
 800bfe0:	200083a0 	.word	0x200083a0
 800bfe4:	42760000 	.word	0x42760000
 800bfe8:	20008208 	.word	0x20008208
 800bfec:	42340000 	.word	0x42340000
 800bff0:	200081fc 	.word	0x200081fc
 800bff4:	43c80000 	.word	0x43c80000
 800bff8:	43340000 	.word	0x43340000
 800bffc:	3d23d70a 	.word	0x3d23d70a
 800c000:	40600000 	.word	0x40600000
 800c004:	3cdfa440 	.word	0x3cdfa440
 800c008:	43070000 	.word	0x43070000
 800c00c:	20008a78 	.word	0x20008a78
 800c010:	20008bf0 	.word	0x20008bf0
 800c014:	20008960 	.word	0x20008960
 800c018:	080192e4 	.word	0x080192e4
		Sla.Pre = 7;//9;
 800c01c:	4b07      	ldr	r3, [pc, #28]	; (800c03c <FastestRun+0x390>)
		ExploreVelocity=90;
 800c01e:	4a08      	ldr	r2, [pc, #32]	; (800c040 <FastestRun+0x394>)
 800c020:	f8c8 2000 	str.w	r2, [r8]
		Sla.Theta3 = 90;
 800c024:	619a      	str	r2, [r3, #24]
		Sla.Pre = 7;//9;
 800c026:	4a07      	ldr	r2, [pc, #28]	; (800c044 <FastestRun+0x398>)
 800c028:	601a      	str	r2, [r3, #0]
		Sla.Fol = 11;//13;
 800c02a:	4a07      	ldr	r2, [pc, #28]	; (800c048 <FastestRun+0x39c>)
		Sla.Alpha = 0.014;
 800c02c:	4807      	ldr	r0, [pc, #28]	; (800c04c <FastestRun+0x3a0>)
		Sla.Theta2 = 60;
 800c02e:	4908      	ldr	r1, [pc, #32]	; (800c050 <FastestRun+0x3a4>)
		Sla.Fol = 11;//13;
 800c030:	605a      	str	r2, [r3, #4]
		Sla.Theta1 = 30;
 800c032:	4a08      	ldr	r2, [pc, #32]	; (800c054 <FastestRun+0x3a8>)
		Sla.Alpha = 0.014;
 800c034:	6098      	str	r0, [r3, #8]
		Sla.Theta1 = 30;
 800c036:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c038:	6159      	str	r1, [r3, #20]
		break;
 800c03a:	e6ab      	b.n	800bd94 <FastestRun+0xe8>
 800c03c:	2000899c 	.word	0x2000899c
 800c040:	42b40000 	.word	0x42b40000
 800c044:	40e00000 	.word	0x40e00000
 800c048:	41300000 	.word	0x41300000
 800c04c:	3c656042 	.word	0x3c656042
 800c050:	42700000 	.word	0x42700000
 800c054:	41f00000 	.word	0x41f00000

0800c058 <Explore>:
	}
}
void Explore()
{
 800c058:	b5f0      	push	{r4, r5, r6, r7, lr}
	IT_mode = EXPLORE;
 800c05a:	4b71      	ldr	r3, [pc, #452]	; (800c220 <Explore+0x1c8>)
{
 800c05c:	b083      	sub	sp, #12
	IT_mode = EXPLORE;
 800c05e:	2206      	movs	r2, #6
	//IT_mode = WRITINGFREE;
	//70~6RAM
	//flashram
	//flashram

	HAL_Delay(100);
 800c060:	2064      	movs	r0, #100	; 0x64
	IT_mode = EXPLORE;
 800c062:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800c064:	f002 fe70 	bl	800ed48 <HAL_Delay>
	int8_t mode=1;
 800c068:	aa02      	add	r2, sp, #8
 800c06a:	2401      	movs	r4, #1
 800c06c:	f802 4d02 	strb.w	r4, [r2, #-2]!
	ModeSelect( 1, 2, &mode);
 800c070:	2102      	movs	r1, #2
 800c072:	4620      	mov	r0, r4
 800c074:	f002 fd6a 	bl	800eb4c <ModeSelect>
	Signal( mode );
 800c078:	f99d 0006 	ldrsb.w	r0, [sp, #6]
 800c07c:	f002 fcfa 	bl	800ea74 <Signal>
	HAL_Delay(100);
 800c080:	2064      	movs	r0, #100	; 0x64
 800c082:	f002 fe61 	bl	800ed48 <HAL_Delay>

	int8_t mode2=1;
 800c086:	aa02      	add	r2, sp, #8
	ModeSelect( 1, 4, &mode2);
 800c088:	2104      	movs	r1, #4
	int8_t mode2=1;
 800c08a:	f802 4d01 	strb.w	r4, [r2, #-1]!
	ModeSelect( 1, 4, &mode2);
 800c08e:	4620      	mov	r0, r4
 800c090:	f002 fd5c 	bl	800eb4c <ModeSelect>
	Signal( mode2 );
 800c094:	f99d 0007 	ldrsb.w	r0, [sp, #7]
 800c098:	f002 fcec 	bl	800ea74 <Signal>
	PhotoSwitch();
 800c09c:	f002 fd2c 	bl	800eaf8 <PhotoSwitch>
	//printf("test\r\n");
	InitExplore();
 800c0a0:	f7ff fb5a 	bl	800b758 <InitExplore>
	InitPosition();
 800c0a4:	f7fc fea8 	bl	8008df8 <InitPosition>
	printf("\r\n");
 800c0a8:	485e      	ldr	r0, [pc, #376]	; (800c224 <Explore+0x1cc>)
 800c0aa:	f009 fc07 	bl	80158bc <puts>
	wall_init();
 800c0ae:	f7fe f9b9 	bl	800a424 <wall_init>

	printf("\r\n");
 800c0b2:	485d      	ldr	r0, [pc, #372]	; (800c228 <Explore+0x1d0>)
 800c0b4:	f009 fc02 	bl	80158bc <puts>
	TotalPulse[RIGHT] = 0;
 800c0b8:	4b5c      	ldr	r3, [pc, #368]	; (800c22c <Explore+0x1d4>)
 800c0ba:	2500      	movs	r5, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800c0bc:	4621      	mov	r1, r4
 800c0be:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800c0c0:	605d      	str	r5, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c0c2:	601d      	str	r5, [r3, #0]
	TotalPulse[BODY] = 0;
 800c0c4:	609d      	str	r5, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800c0c6:	f002 fb43 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c0ca:	4621      	mov	r1, r4
 800c0cc:	2005      	movs	r0, #5
 800c0ce:	f002 fb3f 	bl	800e750 <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c0d2:	4629      	mov	r1, r5
 800c0d4:	4620      	mov	r0, r4
 800c0d6:	f002 fb3b 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c0da:	4629      	mov	r1, r5
 800c0dc:	2002      	movs	r0, #2
 800c0de:	f002 fb37 	bl	800e750 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c0e2:	4629      	mov	r1, r5
 800c0e4:	2003      	movs	r0, #3
 800c0e6:	f002 fb33 	bl	800e750 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	ChangeLED(2);
 800c0ea:	2002      	movs	r0, #2
 800c0ec:	f001 fe78 	bl	800dde0 <ChangeLED>

	//
	char turn_mode = 'T';
	if(mode == 1)
 800c0f0:	f99d 3006 	ldrsb.w	r3, [sp, #6]
 800c0f4:	42a3      	cmp	r3, r4
 800c0f6:	d06a      	beq.n	800c1ce <Explore+0x176>
		turn_mode = 'T';
		ExploreVelocity=300;
	}
	else if(mode == 2)
	{
		turn_mode = 'S';
 800c0f8:	2b02      	cmp	r3, #2
 800c0fa:	4c4d      	ldr	r4, [pc, #308]	; (800c230 <Explore+0x1d8>)
 800c0fc:	bf14      	ite	ne
 800c0fe:	2654      	movne	r6, #84	; 0x54
 800c100:	2653      	moveq	r6, #83	; 0x53
	}

	switch(mode2)
 800c102:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800c106:	3b01      	subs	r3, #1
 800c108:	2b03      	cmp	r3, #3
 800c10a:	d812      	bhi.n	800c132 <Explore+0xda>
 800c10c:	e8df f003 	tbb	[pc, r3]
 800c110:	02646f79 	.word	0x02646f79
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
		Sla.Theta3 = 90;
		break;
	case 4:
		ExploreVelocity=300;
 800c114:	4a47      	ldr	r2, [pc, #284]	; (800c234 <Explore+0x1dc>)
		Sla.Pre = 3;
 800c116:	4b48      	ldr	r3, [pc, #288]	; (800c238 <Explore+0x1e0>)
		ExploreVelocity=300;
 800c118:	6022      	str	r2, [r4, #0]
		Sla.Pre = 3;
 800c11a:	4a48      	ldr	r2, [pc, #288]	; (800c23c <Explore+0x1e4>)
 800c11c:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
		Sla.Alpha = 0.117;
 800c11e:	4848      	ldr	r0, [pc, #288]	; (800c240 <Explore+0x1e8>)
		Sla.Theta1 = 30;
		Sla.Theta2 = 60;
 800c120:	4948      	ldr	r1, [pc, #288]	; (800c244 <Explore+0x1ec>)
		Sla.Fol = 5;
 800c122:	4a49      	ldr	r2, [pc, #292]	; (800c248 <Explore+0x1f0>)
 800c124:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.117;
 800c126:	6098      	str	r0, [r3, #8]
		Sla.Theta3 = 90;
 800c128:	4a48      	ldr	r2, [pc, #288]	; (800c24c <Explore+0x1f4>)
		Sla.Theta1 = 30;
 800c12a:	4849      	ldr	r0, [pc, #292]	; (800c250 <Explore+0x1f8>)
 800c12c:	6118      	str	r0, [r3, #16]
		Sla.Theta2 = 60;
 800c12e:	6159      	str	r1, [r3, #20]
		Sla.Theta3 = 90;
 800c130:	619a      	str	r2, [r3, #24]
//			HAL_Delay(1000);
//		}
//	Pos.TargetX = X_GOAL_LESSER;
//	Pos.TargetY = Y_GOAL_LESSER;
//	goal_edge_num = two;
	VelocityMax = false;
 800c132:	4d48      	ldr	r5, [pc, #288]	; (800c254 <Explore+0x1fc>)
	SearchOrFast = 0;
 800c134:	4848      	ldr	r0, [pc, #288]	; (800c258 <Explore+0x200>)
	Calc = 0;
 800c136:	4a49      	ldr	r2, [pc, #292]	; (800c25c <Explore+0x204>)
//	Pos.Car = north;
//	Pos.NextX = Pos.X;
//	Pos.NextY = Pos.Y + 1;
//	Pos.NextCar = north;

	initSearchData(&my_map, &my_mouse);
 800c138:	4949      	ldr	r1, [pc, #292]	; (800c260 <Explore+0x208>)

//		//ChangeLED(Pos.Car);
//		KyushinJudge();
//		SelectAction(turn_mode);
//		shiftPos();
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800c13a:	4f4a      	ldr	r7, [pc, #296]	; (800c264 <Explore+0x20c>)
	VelocityMax = false;
 800c13c:	2300      	movs	r3, #0
 800c13e:	702b      	strb	r3, [r5, #0]
	SearchOrFast = 0;
 800c140:	6003      	str	r3, [r0, #0]
	initSearchData(&my_map, &my_mouse);
 800c142:	4848      	ldr	r0, [pc, #288]	; (800c264 <Explore+0x20c>)
	Calc = 0;
 800c144:	6013      	str	r3, [r2, #0]
	initSearchData(&my_map, &my_mouse);
 800c146:	f001 f8bb 	bl	800d2c0 <initSearchData>
	dbc = 1;
 800c14a:	4b47      	ldr	r3, [pc, #284]	; (800c268 <Explore+0x210>)
	Accel(61.5, ExploreVelocity);
 800c14c:	edd4 0a00 	vldr	s1, [r4]
 800c150:	ed9f 0a46 	vldr	s0, [pc, #280]	; 800c26c <Explore+0x214>
 800c154:	4d42      	ldr	r5, [pc, #264]	; (800c260 <Explore+0x208>)
	dbc = 1;
 800c156:	2201      	movs	r2, #1
 800c158:	601a      	str	r2, [r3, #0]
	Accel(61.5, ExploreVelocity);
 800c15a:	f7fd fb69 	bl	8009830 <Accel>
	ChangeLED(6);
 800c15e:	2006      	movs	r0, #6
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800c160:	462c      	mov	r4, r5
	ChangeLED(6);
 800c162:	f001 fe3d 	bl	800dde0 <ChangeLED>
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800c166:	e001      	b.n	800c16c <Explore+0x114>
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800c168:	f001 f9b4 	bl	800d4d4 <getNextDirection>
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800c16c:	782a      	ldrb	r2, [r5, #0]
 800c16e:	7a2b      	ldrb	r3, [r5, #8]
 800c170:	429a      	cmp	r2, r3
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800c172:	4621      	mov	r1, r4
 800c174:	4632      	mov	r2, r6
 800c176:	4638      	mov	r0, r7
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800c178:	d8f6      	bhi.n	800c168 <Explore+0x110>
 800c17a:	f895 c002 	ldrb.w	ip, [r5, #2]
 800c17e:	459c      	cmp	ip, r3
 800c180:	d3f2      	bcc.n	800c168 <Explore+0x110>
 800c182:	7a6b      	ldrb	r3, [r5, #9]
 800c184:	f895 c001 	ldrb.w	ip, [r5, #1]
 800c188:	459c      	cmp	ip, r3
 800c18a:	d8ed      	bhi.n	800c168 <Explore+0x110>
 800c18c:	f895 c003 	ldrb.w	ip, [r5, #3]
 800c190:	459c      	cmp	ip, r3
 800c192:	d3e9      	bcc.n	800c168 <Explore+0x110>
	}
//	while(1)
//	{
//		TargetVelocity[BODY] = 0;
//	}
	Decel(45, 0);
 800c194:	eddf 0a36 	vldr	s1, [pc, #216]	; 800c270 <Explore+0x218>
 800c198:	ed9f 0a36 	vldr	s0, [pc, #216]	; 800c274 <Explore+0x21c>


while(1)
{
	//
	printAllNodeExistence(&my_map);
 800c19c:	4c31      	ldr	r4, [pc, #196]	; (800c264 <Explore+0x20c>)
	Decel(45, 0);
 800c19e:	f7fd fbcb 	bl	8009938 <Decel>
	shiftState(&my_mouse);
 800c1a2:	482f      	ldr	r0, [pc, #188]	; (800c260 <Explore+0x208>)
 800c1a4:	f7ff facc 	bl	800b740 <shiftState>
	Flash_clear_sector1();
 800c1a8:	f001 fbfc 	bl	800d9a4 <Flash_clear_sector1>
	flashStoreNodes();
 800c1ac:	f7fe f8fe 	bl	800a3ac <flashStoreNodes>
	Signal(7);
 800c1b0:	2007      	movs	r0, #7
 800c1b2:	f002 fc5f 	bl	800ea74 <Signal>
	printAllNodeExistence(&my_map);
 800c1b6:	4620      	mov	r0, r4
 800c1b8:	f7fe fc6a 	bl	800aa90 <printAllNodeExistence>
	//printAllNode(&my_map); //draw
	printMatrix16ValueFromNode(&my_map);
 800c1bc:	4620      	mov	r0, r4
 800c1be:	f7fe fca9 	bl	800ab14 <printMatrix16ValueFromNode>
	printAllWeight(&my_map, &(my_mouse.now.node->pos) );
 800c1c2:	6929      	ldr	r1, [r5, #16]
 800c1c4:	4620      	mov	r0, r4
 800c1c6:	3106      	adds	r1, #6
 800c1c8:	f7fe fb18 	bl	800a7fc <printAllWeight>
 800c1cc:	e7f3      	b.n	800c1b6 <Explore+0x15e>
		ExploreVelocity=300;
 800c1ce:	4c18      	ldr	r4, [pc, #96]	; (800c230 <Explore+0x1d8>)
 800c1d0:	4b18      	ldr	r3, [pc, #96]	; (800c234 <Explore+0x1dc>)
 800c1d2:	6023      	str	r3, [r4, #0]
		turn_mode = 'T';
 800c1d4:	2654      	movs	r6, #84	; 0x54
 800c1d6:	e794      	b.n	800c102 <Explore+0xaa>
		ExploreVelocity=240;
 800c1d8:	4a27      	ldr	r2, [pc, #156]	; (800c278 <Explore+0x220>)
		Sla.Pre = 2;
 800c1da:	4b17      	ldr	r3, [pc, #92]	; (800c238 <Explore+0x1e0>)
		ExploreVelocity=240;
 800c1dc:	6022      	str	r2, [r4, #0]
		Sla.Pre = 2;
 800c1de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c1e2:	601a      	str	r2, [r3, #0]
		Sla.Alpha = 0.078;
 800c1e4:	4825      	ldr	r0, [pc, #148]	; (800c27c <Explore+0x224>)
		Sla.Theta2 = 60;
 800c1e6:	4917      	ldr	r1, [pc, #92]	; (800c244 <Explore+0x1ec>)
		Sla.Fol = 16;
 800c1e8:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 800c1ec:	e79a      	b.n	800c124 <Explore+0xcc>
		ExploreVelocity=180;
 800c1ee:	4924      	ldr	r1, [pc, #144]	; (800c280 <Explore+0x228>)
		Sla.Pre = 2;
 800c1f0:	4b11      	ldr	r3, [pc, #68]	; (800c238 <Explore+0x1e0>)
		ExploreVelocity=180;
 800c1f2:	6021      	str	r1, [r4, #0]
		Sla.Pre = 2;
 800c1f4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c1f8:	6019      	str	r1, [r3, #0]
		Sla.Fol = 16.5;
 800c1fa:	4a22      	ldr	r2, [pc, #136]	; (800c284 <Explore+0x22c>)
		Sla.Alpha = 0.043;
 800c1fc:	4822      	ldr	r0, [pc, #136]	; (800c288 <Explore+0x230>)
		Sla.Theta2 = 60;
 800c1fe:	4911      	ldr	r1, [pc, #68]	; (800c244 <Explore+0x1ec>)
 800c200:	e790      	b.n	800c124 <Explore+0xcc>
		Sla.Pre = 9;
 800c202:	4b0d      	ldr	r3, [pc, #52]	; (800c238 <Explore+0x1e0>)
		ExploreVelocity=90;
 800c204:	4a11      	ldr	r2, [pc, #68]	; (800c24c <Explore+0x1f4>)
 800c206:	6022      	str	r2, [r4, #0]
		Sla.Theta3 = 90;
 800c208:	619a      	str	r2, [r3, #24]
		Sla.Pre = 9;
 800c20a:	4a20      	ldr	r2, [pc, #128]	; (800c28c <Explore+0x234>)
 800c20c:	601a      	str	r2, [r3, #0]
		Sla.Fol = 20;
 800c20e:	4a20      	ldr	r2, [pc, #128]	; (800c290 <Explore+0x238>)
		Sla.Alpha = 0.014;
 800c210:	4820      	ldr	r0, [pc, #128]	; (800c294 <Explore+0x23c>)
		Sla.Theta2 = 60;
 800c212:	490c      	ldr	r1, [pc, #48]	; (800c244 <Explore+0x1ec>)
		Sla.Fol = 20;
 800c214:	605a      	str	r2, [r3, #4]
		Sla.Theta1 = 30;
 800c216:	4a0e      	ldr	r2, [pc, #56]	; (800c250 <Explore+0x1f8>)
		Sla.Alpha = 0.014;
 800c218:	6098      	str	r0, [r3, #8]
		Sla.Theta1 = 30;
 800c21a:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c21c:	6159      	str	r1, [r3, #20]
		break;
 800c21e:	e788      	b.n	800c132 <Explore+0xda>
 800c220:	20008944 	.word	0x20008944
 800c224:	080192b8 	.word	0x080192b8
 800c228:	080192d0 	.word	0x080192d0
 800c22c:	20008984 	.word	0x20008984
 800c230:	20008a78 	.word	0x20008a78
 800c234:	43960000 	.word	0x43960000
 800c238:	2000899c 	.word	0x2000899c
 800c23c:	40400000 	.word	0x40400000
 800c240:	3def9db2 	.word	0x3def9db2
 800c244:	42700000 	.word	0x42700000
 800c248:	40a00000 	.word	0x40a00000
 800c24c:	42b40000 	.word	0x42b40000
 800c250:	41f00000 	.word	0x41f00000
 800c254:	20008a76 	.word	0x20008a76
 800c258:	20008bf0 	.word	0x20008bf0
 800c25c:	20008bf4 	.word	0x20008bf4
 800c260:	200081f4 	.word	0x200081f4
 800c264:	200083a0 	.word	0x200083a0
 800c268:	20000224 	.word	0x20000224
 800c26c:	42760000 	.word	0x42760000
 800c270:	00000000 	.word	0x00000000
 800c274:	42340000 	.word	0x42340000
 800c278:	43700000 	.word	0x43700000
 800c27c:	3d9fbe77 	.word	0x3d9fbe77
 800c280:	43340000 	.word	0x43340000
 800c284:	41840000 	.word	0x41840000
 800c288:	3d3020c5 	.word	0x3d3020c5
 800c28c:	41100000 	.word	0x41100000
 800c290:	41a00000 	.word	0x41a00000
 800c294:	3c656042 	.word	0x3c656042

0800c298 <TestIMU>:
	//
	printAllNodeExistence(&my_map);
}

void TestIMU()
{
 800c298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	IT_mode = IMU_TEST;
 800c29a:	4b2d      	ldr	r3, [pc, #180]	; (800c350 <TestIMU+0xb8>)
		printf("gyro : %f\r\n",ZGyro);

//		printf("%d, %hd, %f, %f, %f\r\n", m,ZGFilterd,  ZGyro, AngularV, Angle);

		timer1 = 0;
		t = 1;
 800c29c:	4d2d      	ldr	r5, [pc, #180]	; (800c354 <TestIMU+0xbc>)
	IT_mode = IMU_TEST;
 800c29e:	2205      	movs	r2, #5
 800c2a0:	601a      	str	r2, [r3, #0]
		imu_check = IMU_init();
 800c2a2:	f001 fd07 	bl	800dcb4 <IMU_init>
		printf("imu_check 1OK: %d\r\n",imu_check);
 800c2a6:	4601      	mov	r1, r0
 800c2a8:	482b      	ldr	r0, [pc, #172]	; (800c358 <TestIMU+0xc0>)
 800c2aa:	f009 fa7f 	bl	80157ac <iprintf>
		imu_check =IMU_init();
 800c2ae:	f001 fd01 	bl	800dcb4 <IMU_init>
		printf("imu_check 1OK: %d\r\n",imu_check);
 800c2b2:	4601      	mov	r1, r0
 800c2b4:	4828      	ldr	r0, [pc, #160]	; (800c358 <TestIMU+0xc0>)
 800c2b6:	f009 fa79 	bl	80157ac <iprintf>
		HAL_Delay(100);
 800c2ba:	2064      	movs	r0, #100	; 0x64
 800c2bc:	f002 fd44 	bl	800ed48 <HAL_Delay>
		ZGyro = ReadIMU(0x37, 0x38);
 800c2c0:	2138      	movs	r1, #56	; 0x38
 800c2c2:	2037      	movs	r0, #55	; 0x37
 800c2c4:	f001 fbce 	bl	800da64 <ReadIMU>
 800c2c8:	4b24      	ldr	r3, [pc, #144]	; (800c35c <TestIMU+0xc4>)
		printf("gyro : %f\r\n",ZGyro);
 800c2ca:	ee10 0a10 	vmov	r0, s0
		ZGyro = ReadIMU(0x37, 0x38);
 800c2ce:	ed83 0a00 	vstr	s0, [r3]
		printf("gyro : %f\r\n",ZGyro);
 800c2d2:	f7fc f871 	bl	80083b8 <__aeabi_f2d>
 800c2d6:	4602      	mov	r2, r0
 800c2d8:	460b      	mov	r3, r1
 800c2da:	4821      	ldr	r0, [pc, #132]	; (800c360 <TestIMU+0xc8>)
 800c2dc:	f009 fa66 	bl	80157ac <iprintf>
		//

		printf("timer1 : %d,  : %f\r\n",timer1, Angle);
 800c2e0:	4b20      	ldr	r3, [pc, #128]	; (800c364 <TestIMU+0xcc>)
		timer1 = 0;
 800c2e2:	4a21      	ldr	r2, [pc, #132]	; (800c368 <TestIMU+0xd0>)
		printf("timer1 : %d,  : %f\r\n",timer1, Angle);
 800c2e4:	6818      	ldr	r0, [r3, #0]
		timer1 = 0;
 800c2e6:	2400      	movs	r4, #0
		t = 1;
 800c2e8:	2301      	movs	r3, #1
		timer1 = 0;
 800c2ea:	6014      	str	r4, [r2, #0]
		t = 1;
 800c2ec:	602b      	str	r3, [r5, #0]
		printf("timer1 : %d,  : %f\r\n",timer1, Angle);
 800c2ee:	f7fc f863 	bl	80083b8 <__aeabi_f2d>
 800c2f2:	460b      	mov	r3, r1
 800c2f4:	4602      	mov	r2, r0
 800c2f6:	4621      	mov	r1, r4
 800c2f8:	481c      	ldr	r0, [pc, #112]	; (800c36c <TestIMU+0xd4>)
 800c2fa:	f009 fa57 	bl	80157ac <iprintf>
		HAL_TIM_Base_Start_IT(&htim1);
 800c2fe:	481c      	ldr	r0, [pc, #112]	; (800c370 <TestIMU+0xd8>)
 800c300:	f005 fc09 	bl	8011b16 <HAL_TIM_Base_Start_IT>
		while(t == 1) //10s
 800c304:	682b      	ldr	r3, [r5, #0]
 800c306:	2b01      	cmp	r3, #1
 800c308:	d106      	bne.n	800c318 <TestIMU+0x80>
		{
			printf("\r\n");
 800c30a:	4c1a      	ldr	r4, [pc, #104]	; (800c374 <TestIMU+0xdc>)
 800c30c:	4620      	mov	r0, r4
 800c30e:	f009 fad5 	bl	80158bc <puts>
		while(t == 1) //10s
 800c312:	682b      	ldr	r3, [r5, #0]
 800c314:	2b01      	cmp	r3, #1
 800c316:	d0f9      	beq.n	800c30c <TestIMU+0x74>
		}

//		ag = Angle;
		t = 0;
 800c318:	2400      	movs	r4, #0
		HAL_TIM_Base_Stop_IT(&htim1);
 800c31a:	4815      	ldr	r0, [pc, #84]	; (800c370 <TestIMU+0xd8>)
		t = 0;
 800c31c:	602c      	str	r4, [r5, #0]
		HAL_TIM_Base_Stop_IT(&htim1);
 800c31e:	f005 fc1e 	bl	8011b5e <HAL_TIM_Base_Stop_IT>
		HAL_Delay(1000);
 800c322:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c326:	f002 fd0f 	bl	800ed48 <HAL_Delay>
 800c32a:	4d13      	ldr	r5, [pc, #76]	; (800c378 <TestIMU+0xe0>)



			for(int i=0; i < 5000; i++) //0.007495 / 5000
				printf("%d, %f\r\n",i, debugVL[i]); //-0.001331
 800c32c:	4f13      	ldr	r7, [pc, #76]	; (800c37c <TestIMU+0xe4>)
			for(int i=0; i < 5000; i++) //0.007495 / 5000
 800c32e:	f241 3688 	movw	r6, #5000	; 0x1388
				printf("%d, %f\r\n",i, debugVL[i]); //-0.001331
 800c332:	f855 0b04 	ldr.w	r0, [r5], #4
 800c336:	f7fc f83f 	bl	80083b8 <__aeabi_f2d>
 800c33a:	4602      	mov	r2, r0
 800c33c:	460b      	mov	r3, r1
 800c33e:	4638      	mov	r0, r7
 800c340:	4621      	mov	r1, r4
			for(int i=0; i < 5000; i++) //0.007495 / 5000
 800c342:	3401      	adds	r4, #1
				printf("%d, %f\r\n",i, debugVL[i]); //-0.001331
 800c344:	f009 fa32 	bl	80157ac <iprintf>
			for(int i=0; i < 5000; i++) //0.007495 / 5000
 800c348:	42b4      	cmp	r4, r6
 800c34a:	d1f2      	bne.n	800c332 <TestIMU+0x9a>
 800c34c:	e7fe      	b.n	800c34c <TestIMU+0xb4>
 800c34e:	bf00      	nop
 800c350:	20008944 	.word	0x20008944
 800c354:	20008940 	.word	0x20008940
 800c358:	08019368 	.word	0x08019368
 800c35c:	20007fdc 	.word	0x20007fdc
 800c360:	08019384 	.word	0x08019384
 800c364:	20007f30 	.word	0x20007f30
 800c368:	2000894c 	.word	0x2000894c
 800c36c:	08019390 	.word	0x08019390
 800c370:	20008e40 	.word	0x20008e40
 800c374:	08019514 	.word	0x08019514
 800c378:	20000228 	.word	0x20000228
 800c37c:	080193ac 	.word	0x080193ac

0800c380 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800c380:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c384:	2400      	movs	r4, #0
{
 800c386:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c388:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800c38c:	e9cd 4407 	strd	r4, r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c390:	4b45      	ldr	r3, [pc, #276]	; (800c4a8 <MX_GPIO_Init+0x128>)
 800c392:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c394:	9409      	str	r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800c398:	f8df 911c 	ldr.w	r9, [pc, #284]	; 800c4b8 <MX_GPIO_Init+0x138>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800c39c:	f8df 811c 	ldr.w	r8, [pc, #284]	; 800c4bc <MX_GPIO_Init+0x13c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800c3a0:	4f42      	ldr	r7, [pc, #264]	; (800c4ac <MX_GPIO_Init+0x12c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800c3a2:	4e43      	ldr	r6, [pc, #268]	; (800c4b0 <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c3a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c3a8:	631a      	str	r2, [r3, #48]	; 0x30
 800c3aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3ac:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800c3b0:	9200      	str	r2, [sp, #0]
 800c3b2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c3b4:	9401      	str	r4, [sp, #4]
 800c3b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3b8:	f042 0204 	orr.w	r2, r2, #4
 800c3bc:	631a      	str	r2, [r3, #48]	; 0x30
 800c3be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3c0:	f002 0204 	and.w	r2, r2, #4
 800c3c4:	9201      	str	r2, [sp, #4]
 800c3c6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c3c8:	9402      	str	r4, [sp, #8]
 800c3ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3cc:	f042 0201 	orr.w	r2, r2, #1
 800c3d0:	631a      	str	r2, [r3, #48]	; 0x30
 800c3d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3d4:	f002 0201 	and.w	r2, r2, #1
 800c3d8:	9202      	str	r2, [sp, #8]
 800c3da:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c3dc:	9403      	str	r4, [sp, #12]
 800c3de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3e0:	f042 0202 	orr.w	r2, r2, #2
 800c3e4:	631a      	str	r2, [r3, #48]	; 0x30
 800c3e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3e8:	f002 0202 	and.w	r2, r2, #2
 800c3ec:	9203      	str	r2, [sp, #12]
 800c3ee:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c3f0:	9404      	str	r4, [sp, #16]
 800c3f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3f4:	f042 0208 	orr.w	r2, r2, #8
 800c3f8:	631a      	str	r2, [r3, #48]	; 0x30
 800c3fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3fc:	f003 0308 	and.w	r3, r3, #8
 800c400:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800c402:	4622      	mov	r2, r4
 800c404:	4648      	mov	r0, r9
 800c406:	2105      	movs	r1, #5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c408:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800c40a:	f004 f971 	bl	80106f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800c40e:	4622      	mov	r2, r4
 800c410:	4640      	mov	r0, r8
 800c412:	f44f 7140 	mov.w	r1, #768	; 0x300
 800c416:	f004 f96b 	bl	80106f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800c41a:	4622      	mov	r2, r4
 800c41c:	4638      	mov	r0, r7
 800c41e:	2104      	movs	r1, #4
 800c420:	f004 f966 	bl	80106f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800c424:	4622      	mov	r2, r4
 800c426:	4630      	mov	r0, r6
 800c428:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c42c:	f004 f960 	bl	80106f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c430:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c432:	4648      	mov	r0, r9
 800c434:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800c436:	2305      	movs	r3, #5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c438:	e9cd 3505 	strd	r3, r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c43c:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c440:	f003 ffbc 	bl	80103bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c444:	4b1b      	ldr	r3, [pc, #108]	; (800c4b4 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c446:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800c448:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c44c:	a905      	add	r1, sp, #20
 800c44e:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c450:	e9cd 2305 	strd	r2, r3, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c454:	f003 ffb2 	bl	80103bc <HAL_GPIO_Init>
  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c458:	4640      	mov	r0, r8
 800c45a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800c45c:	f44f 7340 	mov.w	r3, #768	; 0x300
 800c460:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c462:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c466:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c468:	f003 ffa8 	bl	80103bc <HAL_GPIO_Init>
  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c46c:	4638      	mov	r0, r7
 800c46e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800c470:	2304      	movs	r3, #4
 800c472:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c474:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c478:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c47a:	f003 ff9f 	bl	80103bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c47e:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c482:	a905      	add	r1, sp, #20
 800c484:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c486:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c488:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c48c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c48e:	f003 ff95 	bl	80103bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800c492:	4622      	mov	r2, r4
 800c494:	4621      	mov	r1, r4
 800c496:	2028      	movs	r0, #40	; 0x28
 800c498:	f003 f991 	bl	800f7be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800c49c:	2028      	movs	r0, #40	; 0x28
 800c49e:	f003 f9aa 	bl	800f7f6 <HAL_NVIC_EnableIRQ>

}
 800c4a2:	b00b      	add	sp, #44	; 0x2c
 800c4a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4a8:	40023800 	.word	0x40023800
 800c4ac:	40020c00 	.word	0x40020c00
 800c4b0:	40020400 	.word	0x40020400
 800c4b4:	10110000 	.word	0x10110000
 800c4b8:	40020000 	.word	0x40020000
 800c4bc:	40020800 	.word	0x40020800

0800c4c0 <MX_DMA_Init>:
{
 800c4c0:	b510      	push	{r4, lr}
 800c4c2:	b082      	sub	sp, #8
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c4c4:	2400      	movs	r4, #0
 800c4c6:	4b0f      	ldr	r3, [pc, #60]	; (800c504 <MX_DMA_Init+0x44>)
 800c4c8:	9401      	str	r4, [sp, #4]
 800c4ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c4cc:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800c4d0:	631a      	str	r2, [r3, #48]	; 0x30
 800c4d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c4d8:	4622      	mov	r2, r4
 800c4da:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c4dc:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c4de:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c4e0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c4e2:	f003 f96c 	bl	800f7be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800c4e6:	2038      	movs	r0, #56	; 0x38
 800c4e8:	f003 f985 	bl	800f7f6 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800c4ec:	4622      	mov	r2, r4
 800c4ee:	4621      	mov	r1, r4
 800c4f0:	203a      	movs	r0, #58	; 0x3a
 800c4f2:	f003 f964 	bl	800f7be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800c4f6:	203a      	movs	r0, #58	; 0x3a
}
 800c4f8:	b002      	add	sp, #8
 800c4fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800c4fe:	f003 b97a 	b.w	800f7f6 <HAL_NVIC_EnableIRQ>
 800c502:	bf00      	nop
 800c504:	40023800 	.word	0x40023800

0800c508 <MX_ADC1_Init>:
{
 800c508:	b570      	push	{r4, r5, r6, lr}
  hadc1.Instance = ADC1;
 800c50a:	4c21      	ldr	r4, [pc, #132]	; (800c590 <MX_ADC1_Init+0x88>)
 800c50c:	4b21      	ldr	r3, [pc, #132]	; (800c594 <MX_ADC1_Init+0x8c>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c50e:	4a22      	ldr	r2, [pc, #136]	; (800c598 <MX_ADC1_Init+0x90>)
  hadc1.Instance = ADC1;
 800c510:	6023      	str	r3, [r4, #0]
{
 800c512:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 800c514:	2300      	movs	r3, #0
  hadc1.Init.ScanConvMode = ENABLE;
 800c516:	2501      	movs	r5, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c518:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hadc1.Init.NbrOfConversion = 3;
 800c51c:	2603      	movs	r6, #3
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c51e:	4620      	mov	r0, r4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c520:	6061      	str	r1, [r4, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c522:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800c524:	60a3      	str	r3, [r4, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c526:	9300      	str	r3, [sp, #0]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800c528:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c52c:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c52e:	60e3      	str	r3, [r4, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c530:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800c534:	9303      	str	r3, [sp, #12]
  hadc1.Init.ScanConvMode = ENABLE;
 800c536:	6125      	str	r5, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800c538:	7625      	strb	r5, [r4, #24]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800c53a:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c53e:	6165      	str	r5, [r4, #20]
  hadc1.Init.NbrOfConversion = 3;
 800c540:	61e6      	str	r6, [r4, #28]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c542:	f002 fc23 	bl	800ed8c <HAL_ADC_Init>
 800c546:	b108      	cbz	r0, 800c54c <MX_ADC1_Init+0x44>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800c548:	b672      	cpsid	i
 800c54a:	e7fe      	b.n	800c54a <MX_ADC1_Init+0x42>
  sConfig.Channel = ADC_CHANNEL_10;
 800c54c:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c54e:	4669      	mov	r1, sp
 800c550:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 800c552:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c554:	9602      	str	r6, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_10;
 800c556:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c558:	f002 fdb6 	bl	800f0c8 <HAL_ADC_ConfigChannel>
 800c55c:	b108      	cbz	r0, 800c562 <MX_ADC1_Init+0x5a>
 800c55e:	b672      	cpsid	i
 800c560:	e7fe      	b.n	800c560 <MX_ADC1_Init+0x58>
  sConfig.Channel = ADC_CHANNEL_14;
 800c562:	220e      	movs	r2, #14
  sConfig.Rank = 2;
 800c564:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c566:	4669      	mov	r1, sp
 800c568:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_14;
 800c56a:	9200      	str	r2, [sp, #0]
  sConfig.Rank = 2;
 800c56c:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c56e:	f002 fdab 	bl	800f0c8 <HAL_ADC_ConfigChannel>
 800c572:	b108      	cbz	r0, 800c578 <MX_ADC1_Init+0x70>
 800c574:	b672      	cpsid	i
 800c576:	e7fe      	b.n	800c576 <MX_ADC1_Init+0x6e>
  sConfig.Channel = ADC_CHANNEL_9;
 800c578:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c57a:	4669      	mov	r1, sp
 800c57c:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 800c57e:	e9cd 3600 	strd	r3, r6, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c582:	f002 fda1 	bl	800f0c8 <HAL_ADC_ConfigChannel>
 800c586:	b108      	cbz	r0, 800c58c <MX_ADC1_Init+0x84>
 800c588:	b672      	cpsid	i
 800c58a:	e7fe      	b.n	800c58a <MX_ADC1_Init+0x82>
}
 800c58c:	b004      	add	sp, #16
 800c58e:	bd70      	pop	{r4, r5, r6, pc}
 800c590:	20008d58 	.word	0x20008d58
 800c594:	40012000 	.word	0x40012000
 800c598:	0f000001 	.word	0x0f000001

0800c59c <MX_ADC2_Init>:
{
 800c59c:	b570      	push	{r4, r5, r6, lr}
  hadc2.Instance = ADC2;
 800c59e:	4c1c      	ldr	r4, [pc, #112]	; (800c610 <MX_ADC2_Init+0x74>)
 800c5a0:	4b1c      	ldr	r3, [pc, #112]	; (800c614 <MX_ADC2_Init+0x78>)
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c5a2:	4a1d      	ldr	r2, [pc, #116]	; (800c618 <MX_ADC2_Init+0x7c>)
  hadc2.Instance = ADC2;
 800c5a4:	6023      	str	r3, [r4, #0]
{
 800c5a6:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 800c5a8:	2300      	movs	r3, #0
  hadc2.Init.ScanConvMode = ENABLE;
 800c5aa:	2501      	movs	r5, #1
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c5ac:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hadc2.Init.NbrOfConversion = 2;
 800c5b0:	2602      	movs	r6, #2
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800c5b2:	4620      	mov	r0, r4
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c5b4:	6061      	str	r1, [r4, #4]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c5b6:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800c5b8:	60a3      	str	r3, [r4, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c5ba:	9300      	str	r3, [sp, #0]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800c5bc:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c5c0:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c5c2:	60e3      	str	r3, [r4, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c5c4:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800c5c8:	9303      	str	r3, [sp, #12]
  hadc2.Init.ScanConvMode = ENABLE;
 800c5ca:	6125      	str	r5, [r4, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800c5cc:	7625      	strb	r5, [r4, #24]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800c5ce:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c5d2:	6165      	str	r5, [r4, #20]
  hadc2.Init.NbrOfConversion = 2;
 800c5d4:	61e6      	str	r6, [r4, #28]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800c5d6:	f002 fbd9 	bl	800ed8c <HAL_ADC_Init>
 800c5da:	b108      	cbz	r0, 800c5e0 <MX_ADC2_Init+0x44>
 800c5dc:	b672      	cpsid	i
 800c5de:	e7fe      	b.n	800c5de <MX_ADC2_Init+0x42>
  sConfig.Channel = ADC_CHANNEL_11;
 800c5e0:	220b      	movs	r2, #11
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c5e2:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c5e4:	4669      	mov	r1, sp
 800c5e6:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 800c5e8:	9501      	str	r5, [sp, #4]
  sConfig.Channel = ADC_CHANNEL_11;
 800c5ea:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c5ec:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c5ee:	f002 fd6b 	bl	800f0c8 <HAL_ADC_ConfigChannel>
 800c5f2:	b108      	cbz	r0, 800c5f8 <MX_ADC2_Init+0x5c>
 800c5f4:	b672      	cpsid	i
 800c5f6:	e7fe      	b.n	800c5f6 <MX_ADC2_Init+0x5a>
  sConfig.Channel = ADC_CHANNEL_15;
 800c5f8:	230f      	movs	r3, #15
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c5fa:	4669      	mov	r1, sp
 800c5fc:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_15;
 800c5fe:	e9cd 3600 	strd	r3, r6, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c602:	f002 fd61 	bl	800f0c8 <HAL_ADC_ConfigChannel>
 800c606:	b108      	cbz	r0, 800c60c <MX_ADC2_Init+0x70>
 800c608:	b672      	cpsid	i
 800c60a:	e7fe      	b.n	800c60a <MX_ADC2_Init+0x6e>
}
 800c60c:	b004      	add	sp, #16
 800c60e:	bd70      	pop	{r4, r5, r6, pc}
 800c610:	20008c78 	.word	0x20008c78
 800c614:	40012100 	.word	0x40012100
 800c618:	0f000001 	.word	0x0f000001

0800c61c <MX_TIM3_Init>:
{
 800c61c:	b530      	push	{r4, r5, lr}
 800c61e:	b08d      	sub	sp, #52	; 0x34
  htim3.Instance = TIM3;
 800c620:	4c14      	ldr	r4, [pc, #80]	; (800c674 <MX_TIM3_Init+0x58>)
  TIM_Encoder_InitTypeDef sConfig = {0};
 800c622:	2220      	movs	r2, #32
 800c624:	2100      	movs	r1, #0
 800c626:	a804      	add	r0, sp, #16
 800c628:	f007 fdc1 	bl	80141ae <memset>
  htim3.Instance = TIM3;
 800c62c:	4b12      	ldr	r3, [pc, #72]	; (800c678 <MX_TIM3_Init+0x5c>)
 800c62e:	6023      	str	r3, [r4, #0]
  htim3.Init.Period = 60000-1;
 800c630:	f64e 225f 	movw	r2, #59999	; 0xea5f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c634:	2300      	movs	r3, #0
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c636:	2503      	movs	r5, #3
  htim3.Init.Period = 60000-1;
 800c638:	60e2      	str	r2, [r4, #12]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c63a:	4620      	mov	r0, r4
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c63c:	2201      	movs	r2, #1
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c63e:	a903      	add	r1, sp, #12
  htim3.Init.Prescaler = 0;
 800c640:	6063      	str	r3, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c642:	9301      	str	r3, [sp, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c644:	60a3      	str	r3, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c646:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c648:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c64a:	9302      	str	r3, [sp, #8]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c64c:	9503      	str	r5, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c64e:	9205      	str	r2, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800c650:	9209      	str	r2, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c652:	f005 fccf 	bl	8011ff4 <HAL_TIM_Encoder_Init>
 800c656:	b108      	cbz	r0, 800c65c <MX_TIM3_Init+0x40>
 800c658:	b672      	cpsid	i
 800c65a:	e7fe      	b.n	800c65a <MX_TIM3_Init+0x3e>
 800c65c:	4603      	mov	r3, r0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c65e:	a901      	add	r1, sp, #4
 800c660:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c662:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c666:	f006 fcbd 	bl	8012fe4 <HAL_TIMEx_MasterConfigSynchronization>
 800c66a:	b108      	cbz	r0, 800c670 <MX_TIM3_Init+0x54>
 800c66c:	b672      	cpsid	i
 800c66e:	e7fe      	b.n	800c66e <MX_TIM3_Init+0x52>
}
 800c670:	b00d      	add	sp, #52	; 0x34
 800c672:	bd30      	pop	{r4, r5, pc}
 800c674:	20008cc0 	.word	0x20008cc0
 800c678:	40000400 	.word	0x40000400

0800c67c <MX_USART1_UART_Init>:
  huart1.Instance = USART1;
 800c67c:	4b0a      	ldr	r3, [pc, #40]	; (800c6a8 <MX_USART1_UART_Init+0x2c>)
 800c67e:	4a0b      	ldr	r2, [pc, #44]	; (800c6ac <MX_USART1_UART_Init+0x30>)
{
 800c680:	b510      	push	{r4, lr}
  huart1.Init.Mode = UART_MODE_TX_RX;
 800c682:	210c      	movs	r1, #12
  huart1.Instance = USART1;
 800c684:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800c686:	f44f 5416 	mov.w	r4, #9600	; 0x2580
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800c68a:	2200      	movs	r2, #0
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800c68c:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 9600;
 800c68e:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800c690:	6159      	str	r1, [r3, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800c692:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 800c696:	611a      	str	r2, [r3, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800c698:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800c69c:	f006 fda9 	bl	80131f2 <HAL_UART_Init>
 800c6a0:	b108      	cbz	r0, 800c6a6 <MX_USART1_UART_Init+0x2a>
 800c6a2:	b672      	cpsid	i
 800c6a4:	e7fe      	b.n	800c6a4 <MX_USART1_UART_Init+0x28>
}
 800c6a6:	bd10      	pop	{r4, pc}
 800c6a8:	20008da0 	.word	0x20008da0
 800c6ac:	40011000 	.word	0x40011000

0800c6b0 <__io_putchar>:
PUTCHAR_PROTOTYPE {
 800c6b0:	b500      	push	{lr}
 800c6b2:	b083      	sub	sp, #12
 800c6b4:	a902      	add	r1, sp, #8
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800c6b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
PUTCHAR_PROTOTYPE {
 800c6ba:	f841 0d04 	str.w	r0, [r1, #-4]!
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800c6be:	2201      	movs	r2, #1
 800c6c0:	4803      	ldr	r0, [pc, #12]	; (800c6d0 <__io_putchar+0x20>)
 800c6c2:	f006 fde3 	bl	801328c <HAL_UART_Transmit>
}
 800c6c6:	9801      	ldr	r0, [sp, #4]
 800c6c8:	b003      	add	sp, #12
 800c6ca:	f85d fb04 	ldr.w	pc, [sp], #4
 800c6ce:	bf00      	nop
 800c6d0:	20008da0 	.word	0x20008da0

0800c6d4 <__io_getchar>:
int __io_getchar(void) {
 800c6d4:	b510      	push	{r4, lr}
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800c6d6:	4c07      	ldr	r4, [pc, #28]	; (800c6f4 <__io_getchar+0x20>)
int __io_getchar(void) {
 800c6d8:	b082      	sub	sp, #8
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800c6da:	230a      	movs	r3, #10
 800c6dc:	2201      	movs	r2, #1
 800c6de:	f10d 0107 	add.w	r1, sp, #7
 800c6e2:	4620      	mov	r0, r4
 800c6e4:	f006 fe6b 	bl	80133be <HAL_UART_Receive>
while(Status != HAL_OK)
 800c6e8:	2800      	cmp	r0, #0
 800c6ea:	d1f6      	bne.n	800c6da <__io_getchar+0x6>
}
 800c6ec:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800c6f0:	b002      	add	sp, #8
 800c6f2:	bd10      	pop	{r4, pc}
 800c6f4:	20008da0 	.word	0x20008da0

0800c6f8 <SystemClock_Config>:
{
 800c6f8:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c6fa:	2300      	movs	r3, #0
{
 800c6fc:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c6fe:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 800c702:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c706:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800c70a:	e9cd 3306 	strd	r3, r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c70e:	4920      	ldr	r1, [pc, #128]	; (800c790 <SystemClock_Config+0x98>)
 800c710:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c712:	9303      	str	r3, [sp, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c714:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c716:	4a1f      	ldr	r2, [pc, #124]	; (800c794 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800c718:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 800c71c:	6408      	str	r0, [r1, #64]	; 0x40
 800c71e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c720:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800c724:	9101      	str	r1, [sp, #4]
 800c726:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c728:	9302      	str	r3, [sp, #8]
 800c72a:	6813      	ldr	r3, [r2, #0]
 800c72c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c730:	6013      	str	r3, [r2, #0]
 800c732:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c734:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c738:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c73c:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c73e:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c740:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
 800c742:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800c744:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c748:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c74a:	9009      	str	r0, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 168;
 800c74c:	22a8      	movs	r2, #168	; 0xa8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c74e:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c750:	9d02      	ldr	r5, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c752:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800c754:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 800c756:	e9cd 130f 	strd	r1, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800c75a:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 168;
 800c75c:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c75e:	f003 fff9 	bl	8010754 <HAL_RCC_OscConfig>
 800c762:	b108      	cbz	r0, 800c768 <SystemClock_Config+0x70>
 800c764:	b672      	cpsid	i
 800c766:	e7fe      	b.n	800c766 <SystemClock_Config+0x6e>
 800c768:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c76a:	260f      	movs	r6, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800c76c:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800c770:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800c774:	a803      	add	r0, sp, #12
 800c776:	2105      	movs	r1, #5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800c778:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800c77a:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c77c:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800c77e:	e9cd 5206 	strd	r5, r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800c782:	f004 fa57 	bl	8010c34 <HAL_RCC_ClockConfig>
 800c786:	b108      	cbz	r0, 800c78c <SystemClock_Config+0x94>
 800c788:	b672      	cpsid	i
 800c78a:	e7fe      	b.n	800c78a <SystemClock_Config+0x92>
}
 800c78c:	b014      	add	sp, #80	; 0x50
 800c78e:	bd70      	pop	{r4, r5, r6, pc}
 800c790:	40023800 	.word	0x40023800
 800c794:	40007000 	.word	0x40007000

0800c798 <main>:
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b098      	sub	sp, #96	; 0x60
  HAL_Init();
 800c79c:	f002 fa62 	bl	800ec64 <HAL_Init>
  MX_GPIO_Init();
 800c7a0:	f7ff fdee 	bl	800c380 <MX_GPIO_Init>
  MX_DMA_Init();
 800c7a4:	f7ff fe8c 	bl	800c4c0 <MX_DMA_Init>
  MX_ADC1_Init();
 800c7a8:	f7ff feae 	bl	800c508 <MX_ADC1_Init>
  MX_ADC2_Init();
 800c7ac:	f7ff fef6 	bl	800c59c <MX_ADC2_Init>
  MX_USART1_UART_Init();
 800c7b0:	f7ff ff64 	bl	800c67c <MX_USART1_UART_Init>
	ADCStart();
 800c7b4:	f000 ffd0 	bl	800d758 <ADCStart>
	MX_TIM3_Init();
 800c7b8:	f7ff ff30 	bl	800c61c <MX_TIM3_Init>
	BatteryCheck( (int)adc1[2] );
 800c7bc:	4ba0      	ldr	r3, [pc, #640]	; (800ca40 <main+0x2a8>)
  htim2.Instance = TIM2;
 800c7be:	4ca1      	ldr	r4, [pc, #644]	; (800ca44 <main+0x2ac>)
	BatteryCheck( (int)adc1[2] );
 800c7c0:	6898      	ldr	r0, [r3, #8]
 800c7c2:	f002 f969 	bl	800ea98 <BatteryCheck>
	ADCStop();
 800c7c6:	f000 ffe7 	bl	800d798 <ADCStop>
	ModeSelect(0, 7, &startup_mode);
 800c7ca:	f10d 0207 	add.w	r2, sp, #7
 800c7ce:	2107      	movs	r1, #7
 800c7d0:	2000      	movs	r0, #0
 800c7d2:	f002 f9bb 	bl	800eb4c <ModeSelect>
	Signal( startup_mode );
 800c7d6:	f99d 0007 	ldrsb.w	r0, [sp, #7]
 800c7da:	f002 f94b 	bl	800ea74 <Signal>
  htim2.Init.Period = 4200-1;
 800c7de:	f241 0667 	movw	r6, #4199	; 0x1067
  SystemClock_Config();
 800c7e2:	f7ff ff89 	bl	800c6f8 <SystemClock_Config>
  MX_GPIO_Init();
 800c7e6:	f7ff fdcb 	bl	800c380 <MX_GPIO_Init>
  MX_DMA_Init();
 800c7ea:	f7ff fe69 	bl	800c4c0 <MX_DMA_Init>
  MX_ADC1_Init();
 800c7ee:	f7ff fe8b 	bl	800c508 <MX_ADC1_Init>
  MX_ADC2_Init();
 800c7f2:	f7ff fed3 	bl	800c59c <MX_ADC2_Init>
  MX_TIM3_Init();
 800c7f6:	f7ff ff11 	bl	800c61c <MX_TIM3_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c7fa:	2300      	movs	r3, #0
  htim2.Instance = TIM2;
 800c7fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800c800:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 800c802:	6022      	str	r2, [r4, #0]
  htim2.Init.Prescaler = 0;
 800c804:	6063      	str	r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c806:	9308      	str	r3, [sp, #32]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c808:	9304      	str	r3, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c80a:	930f      	str	r3, [sp, #60]	; 0x3c
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c80c:	60a3      	str	r3, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c80e:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c810:	61a3      	str	r3, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c812:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 800c816:	930b      	str	r3, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c818:	9305      	str	r3, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c81a:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 800c81e:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
 800c822:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
  htim2.Init.Period = 4200-1;
 800c826:	60e6      	str	r6, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800c828:	f005 f94a 	bl	8011ac0 <HAL_TIM_Base_Init>
 800c82c:	b108      	cbz	r0, 800c832 <main+0x9a>
 800c82e:	b672      	cpsid	i
 800c830:	e7fe      	b.n	800c830 <main+0x98>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c832:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800c836:	a908      	add	r1, sp, #32
 800c838:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c83a:	9708      	str	r7, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800c83c:	f005 ff18 	bl	8012670 <HAL_TIM_ConfigClockSource>
 800c840:	b108      	cbz	r0, 800c846 <main+0xae>
 800c842:	b672      	cpsid	i
 800c844:	e7fe      	b.n	800c844 <main+0xac>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800c846:	4620      	mov	r0, r4
 800c848:	f005 fb08 	bl	8011e5c <HAL_TIM_PWM_Init>
 800c84c:	4603      	mov	r3, r0
 800c84e:	b108      	cbz	r0, 800c854 <main+0xbc>
 800c850:	b672      	cpsid	i
 800c852:	e7fe      	b.n	800c852 <main+0xba>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800c854:	a904      	add	r1, sp, #16
 800c856:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c858:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800c85c:	f006 fbc2 	bl	8012fe4 <HAL_TIMEx_MasterConfigSynchronization>
 800c860:	b108      	cbz	r0, 800c866 <main+0xce>
 800c862:	b672      	cpsid	i
 800c864:	e7fe      	b.n	800c864 <main+0xcc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c866:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c868:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c86c:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800c86e:	220c      	movs	r2, #12
 800c870:	a90f      	add	r1, sp, #60	; 0x3c
 800c872:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c874:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800c876:	f005 fe35 	bl	80124e4 <HAL_TIM_PWM_ConfigChannel>
 800c87a:	4605      	mov	r5, r0
 800c87c:	b108      	cbz	r0, 800c882 <main+0xea>
 800c87e:	b672      	cpsid	i
 800c880:	e7fe      	b.n	800c880 <main+0xe8>
  HAL_TIM_MspPostInit(&htim2);
 800c882:	4620      	mov	r0, r4
 800c884:	f000 fbc0 	bl	800d008 <HAL_TIM_MspPostInit>
  hspi3.Instance = SPI3;
 800c888:	4b6f      	ldr	r3, [pc, #444]	; (800ca48 <main+0x2b0>)
 800c88a:	4a70      	ldr	r2, [pc, #448]	; (800ca4c <main+0x2b4>)
 800c88c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800c88e:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c892:	2202      	movs	r2, #2
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800c894:	6059      	str	r1, [r3, #4]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c896:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c898:	2101      	movs	r1, #1
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800c89a:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c89e:	6159      	str	r1, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800c8a0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800c8a2:	2128      	movs	r1, #40	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800c8a4:	220a      	movs	r2, #10
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800c8a6:	4618      	mov	r0, r3
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800c8a8:	e9c3 5502 	strd	r5, r5, [r3, #8]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800c8ac:	e9c3 5508 	strd	r5, r5, [r3, #32]
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c8b0:	629d      	str	r5, [r3, #40]	; 0x28
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800c8b2:	61d9      	str	r1, [r3, #28]
  hspi3.Init.CRCPolynomial = 10;
 800c8b4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800c8b6:	f004 fbaf 	bl	8011018 <HAL_SPI_Init>
 800c8ba:	4604      	mov	r4, r0
 800c8bc:	b108      	cbz	r0, 800c8c2 <main+0x12a>
 800c8be:	b672      	cpsid	i
 800c8c0:	e7fe      	b.n	800c8c0 <main+0x128>
  htim5.Instance = TIM5;
 800c8c2:	4d63      	ldr	r5, [pc, #396]	; (800ca50 <main+0x2b8>)
  MX_USART1_UART_Init();
 800c8c4:	f7ff feda 	bl	800c67c <MX_USART1_UART_Init>
  htim5.Instance = TIM5;
 800c8c8:	4b62      	ldr	r3, [pc, #392]	; (800ca54 <main+0x2bc>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c8ca:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800c8cc:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c8ce:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800c8d2:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c8d6:	e9cd 4404 	strd	r4, r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c8da:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 800c8de:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 800c8e2:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c8e6:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim5.Init.Period = 4200-1;
 800c8ea:	60ee      	str	r6, [r5, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c8ec:	612c      	str	r4, [r5, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c8ee:	61ac      	str	r4, [r5, #24]
  htim5.Instance = TIM5;
 800c8f0:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800c8f2:	f005 f8e5 	bl	8011ac0 <HAL_TIM_Base_Init>
 800c8f6:	b108      	cbz	r0, 800c8fc <main+0x164>
 800c8f8:	b672      	cpsid	i
 800c8fa:	e7fe      	b.n	800c8fa <main+0x162>
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800c8fc:	a908      	add	r1, sp, #32
 800c8fe:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c900:	9708      	str	r7, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800c902:	f005 feb5 	bl	8012670 <HAL_TIM_ConfigClockSource>
 800c906:	b108      	cbz	r0, 800c90c <main+0x174>
 800c908:	b672      	cpsid	i
 800c90a:	e7fe      	b.n	800c90a <main+0x172>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800c90c:	4628      	mov	r0, r5
 800c90e:	f005 faa5 	bl	8011e5c <HAL_TIM_PWM_Init>
 800c912:	4603      	mov	r3, r0
 800c914:	b108      	cbz	r0, 800c91a <main+0x182>
 800c916:	b672      	cpsid	i
 800c918:	e7fe      	b.n	800c918 <main+0x180>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800c91a:	4628      	mov	r0, r5
 800c91c:	a904      	add	r1, sp, #16
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c91e:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800c922:	f006 fb5f 	bl	8012fe4 <HAL_TIMEx_MasterConfigSynchronization>
 800c926:	b108      	cbz	r0, 800c92c <main+0x194>
 800c928:	b672      	cpsid	i
 800c92a:	e7fe      	b.n	800c92a <main+0x192>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c92c:	2060      	movs	r0, #96	; 0x60
  sConfigOC.Pulse = 0;
 800c92e:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c930:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800c932:	2204      	movs	r2, #4
 800c934:	a90f      	add	r1, sp, #60	; 0x3c
 800c936:	4846      	ldr	r0, [pc, #280]	; (800ca50 <main+0x2b8>)
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c938:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c93a:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800c93e:	f005 fdd1 	bl	80124e4 <HAL_TIM_PWM_ConfigChannel>
 800c942:	4605      	mov	r5, r0
 800c944:	b108      	cbz	r0, 800c94a <main+0x1b2>
 800c946:	b672      	cpsid	i
 800c948:	e7fe      	b.n	800c948 <main+0x1b0>
  HAL_TIM_MspPostInit(&htim5);
 800c94a:	4841      	ldr	r0, [pc, #260]	; (800ca50 <main+0x2b8>)
  htim4.Instance = TIM4;
 800c94c:	4c42      	ldr	r4, [pc, #264]	; (800ca58 <main+0x2c0>)
  HAL_TIM_MspPostInit(&htim5);
 800c94e:	f000 fb5b 	bl	800d008 <HAL_TIM_MspPostInit>
  TIM_Encoder_InitTypeDef sConfig = {0};
 800c952:	2220      	movs	r2, #32
 800c954:	4629      	mov	r1, r5
 800c956:	a810      	add	r0, sp, #64	; 0x40
 800c958:	f007 fc29 	bl	80141ae <memset>
  htim4.Instance = TIM4;
 800c95c:	4b3f      	ldr	r3, [pc, #252]	; (800ca5c <main+0x2c4>)
 800c95e:	6023      	str	r3, [r4, #0]
  htim4.Init.Period = 60000-1;
 800c960:	f64e 215f 	movw	r1, #59999	; 0xea5f
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c964:	2301      	movs	r3, #1
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c966:	2203      	movs	r2, #3
  htim4.Init.Period = 60000-1;
 800c968:	60e1      	str	r1, [r4, #12]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800c96a:	4620      	mov	r0, r4
 800c96c:	a90f      	add	r1, sp, #60	; 0x3c
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c96e:	9311      	str	r3, [sp, #68]	; 0x44
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800c970:	9315      	str	r3, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c972:	9508      	str	r5, [sp, #32]
 800c974:	9509      	str	r5, [sp, #36]	; 0x24
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c976:	e9c4 5501 	strd	r5, r5, [r4, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c97a:	6125      	str	r5, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c97c:	61a5      	str	r5, [r4, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c97e:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800c980:	f005 fb38 	bl	8011ff4 <HAL_TIM_Encoder_Init>
 800c984:	4603      	mov	r3, r0
 800c986:	b108      	cbz	r0, 800c98c <main+0x1f4>
 800c988:	b672      	cpsid	i
 800c98a:	e7fe      	b.n	800c98a <main+0x1f2>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800c98c:	4620      	mov	r0, r4
 800c98e:	a908      	add	r1, sp, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c990:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800c994:	f006 fb26 	bl	8012fe4 <HAL_TIMEx_MasterConfigSynchronization>
 800c998:	4604      	mov	r4, r0
 800c99a:	b108      	cbz	r0, 800c9a0 <main+0x208>
 800c99c:	b672      	cpsid	i
 800c99e:	e7fe      	b.n	800c99e <main+0x206>
  htim8.Instance = TIM8;
 800c9a0:	4d2f      	ldr	r5, [pc, #188]	; (800ca60 <main+0x2c8>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c9a2:	9004      	str	r0, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800c9a4:	4601      	mov	r1, r0
 800c9a6:	2220      	movs	r2, #32
 800c9a8:	a80f      	add	r0, sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c9aa:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800c9ae:	9407      	str	r4, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c9b0:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c9b2:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800c9b6:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 800c9ba:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 800c9be:	940e      	str	r4, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c9c0:	9403      	str	r4, [sp, #12]
  htim8.Init.Prescaler = 168-1;
 800c9c2:	26a7      	movs	r6, #167	; 0xa7
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800c9c4:	f007 fbf3 	bl	80141ae <memset>
  htim8.Instance = TIM8;
 800c9c8:	4926      	ldr	r1, [pc, #152]	; (800ca64 <main+0x2cc>)
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c9ca:	60ac      	str	r4, [r5, #8]
  htim8.Init.Period = 50-1;
 800c9cc:	2231      	movs	r2, #49	; 0x31
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800c9ce:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800c9d0:	4628      	mov	r0, r5
  htim8.Init.RepetitionCounter = 0;
 800c9d2:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim8.Instance = TIM8;
 800c9d6:	6029      	str	r1, [r5, #0]
  htim8.Init.Period = 50-1;
 800c9d8:	60ea      	str	r2, [r5, #12]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800c9da:	61ab      	str	r3, [r5, #24]
  htim8.Init.Prescaler = 168-1;
 800c9dc:	606e      	str	r6, [r5, #4]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800c9de:	f005 f86f 	bl	8011ac0 <HAL_TIM_Base_Init>
 800c9e2:	b108      	cbz	r0, 800c9e8 <main+0x250>
 800c9e4:	b672      	cpsid	i
 800c9e6:	e7fe      	b.n	800c9e6 <main+0x24e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c9e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800c9ec:	a904      	add	r1, sp, #16
 800c9ee:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c9f0:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800c9f2:	f005 fe3d 	bl	8012670 <HAL_TIM_ConfigClockSource>
 800c9f6:	b108      	cbz	r0, 800c9fc <main+0x264>
 800c9f8:	b672      	cpsid	i
 800c9fa:	e7fe      	b.n	800c9fa <main+0x262>
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800c9fc:	4628      	mov	r0, r5
 800c9fe:	f005 f8d9 	bl	8011bb4 <HAL_TIM_OC_Init>
 800ca02:	4603      	mov	r3, r0
 800ca04:	b108      	cbz	r0, 800ca0a <main+0x272>
 800ca06:	b672      	cpsid	i
 800ca08:	e7fe      	b.n	800ca08 <main+0x270>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800ca0a:	a902      	add	r1, sp, #8
 800ca0c:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ca0e:	e9cd 3302 	strd	r3, r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800ca12:	f006 fae7 	bl	8012fe4 <HAL_TIMEx_MasterConfigSynchronization>
 800ca16:	b108      	cbz	r0, 800ca1c <main+0x284>
 800ca18:	b672      	cpsid	i
 800ca1a:	e7fe      	b.n	800ca1a <main+0x282>
  sConfigOC.Pulse = 25-1;
 800ca1c:	2318      	movs	r3, #24
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ca1e:	4602      	mov	r2, r0
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800ca20:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800ca24:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800ca28:	900e      	str	r0, [sp, #56]	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800ca2a:	2430      	movs	r4, #48	; 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ca2c:	a908      	add	r1, sp, #32
 800ca2e:	4628      	mov	r0, r5
  sConfigOC.Pulse = 25-1;
 800ca30:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800ca32:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ca34:	f005 fcf6 	bl	8012424 <HAL_TIM_OC_ConfigChannel>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	b1a8      	cbz	r0, 800ca68 <main+0x2d0>
 800ca3c:	b672      	cpsid	i
 800ca3e:	e7fe      	b.n	800ca3e <main+0x2a6>
 800ca40:	20007fc8 	.word	0x20007fc8
 800ca44:	20007f48 	.word	0x20007f48
 800ca48:	20008d00 	.word	0x20008d00
 800ca4c:	40003c00 	.word	0x40003c00
 800ca50:	20007f88 	.word	0x20007f88
 800ca54:	40000c00 	.word	0x40000c00
 800ca58:	20008c38 	.word	0x20008c38
 800ca5c:	40000800 	.word	0x40000800
 800ca60:	20008bf8 	.word	0x20008bf8
 800ca64:	40010400 	.word	0x40010400
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800ca68:	6829      	ldr	r1, [r5, #0]
 800ca6a:	698a      	ldr	r2, [r1, #24]
 800ca6c:	f042 0208 	orr.w	r2, r2, #8
 800ca70:	618a      	str	r2, [r1, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800ca72:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800ca74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800ca78:	a90f      	add	r1, sp, #60	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800ca7a:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 800ca7e:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800ca82:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800ca84:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800ca86:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800ca88:	f006 fb28 	bl	80130dc <HAL_TIMEx_ConfigBreakDeadTime>
 800ca8c:	4604      	mov	r4, r0
 800ca8e:	b108      	cbz	r0, 800ca94 <main+0x2fc>
 800ca90:	b672      	cpsid	i
 800ca92:	e7fe      	b.n	800ca92 <main+0x2fa>
  HAL_TIM_MspPostInit(&htim8);
 800ca94:	4628      	mov	r0, r5
 800ca96:	f000 fab7 	bl	800d008 <HAL_TIM_MspPostInit>
  htim1.Instance = TIM1;
 800ca9a:	4b2d      	ldr	r3, [pc, #180]	; (800cb50 <main+0x3b8>)
 800ca9c:	492d      	ldr	r1, [pc, #180]	; (800cb54 <main+0x3bc>)
  htim1.Init.Prescaler = 168-1;
 800ca9e:	605e      	str	r6, [r3, #4]
  htim1.Init.Period = 1000-1;
 800caa0:	f240 32e7 	movw	r2, #999	; 0x3e7
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800caa4:	4618      	mov	r0, r3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800caa6:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 800caaa:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800caae:	e9cd 4408 	strd	r4, r4, [sp, #32]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cab2:	609c      	str	r4, [r3, #8]
  htim1.Init.RepetitionCounter = 0;
 800cab4:	e9c3 4404 	strd	r4, r4, [r3, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cab8:	619c      	str	r4, [r3, #24]
  htim1.Instance = TIM1;
 800caba:	6019      	str	r1, [r3, #0]
  htim1.Init.Period = 1000-1;
 800cabc:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800cabe:	f004 ffff 	bl	8011ac0 <HAL_TIM_Base_Init>
 800cac2:	b108      	cbz	r0, 800cac8 <main+0x330>
 800cac4:	b672      	cpsid	i
 800cac6:	e7fe      	b.n	800cac6 <main+0x32e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cac8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800cacc:	a90f      	add	r1, sp, #60	; 0x3c
 800cace:	4820      	ldr	r0, [pc, #128]	; (800cb50 <main+0x3b8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cad0:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800cad2:	f005 fdcd 	bl	8012670 <HAL_TIM_ConfigClockSource>
 800cad6:	4603      	mov	r3, r0
 800cad8:	b108      	cbz	r0, 800cade <main+0x346>
 800cada:	b672      	cpsid	i
 800cadc:	e7fe      	b.n	800cadc <main+0x344>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800cade:	a908      	add	r1, sp, #32
 800cae0:	481b      	ldr	r0, [pc, #108]	; (800cb50 <main+0x3b8>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cae2:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800cae6:	f006 fa7d 	bl	8012fe4 <HAL_TIMEx_MasterConfigSynchronization>
 800caea:	b118      	cbz	r0, 800caf4 <main+0x35c>
 800caec:	b672      	cpsid	i
 800caee:	e7fe      	b.n	800caee <main+0x356>
		  Explore();
 800caf0:	f7ff fab2 	bl	800c058 <Explore>
	  switch( startup_mode )
 800caf4:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800caf8:	2b07      	cmp	r3, #7
 800cafa:	d8fd      	bhi.n	800caf8 <main+0x360>
 800cafc:	a201      	add	r2, pc, #4	; (adr r2, 800cb04 <main+0x36c>)
 800cafe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb02:	bf00      	nop
 800cb04:	0800cb25 	.word	0x0800cb25
 800cb08:	0800cb49 	.word	0x0800cb49
 800cb0c:	0800cb43 	.word	0x0800cb43
 800cb10:	0800cb3d 	.word	0x0800cb3d
 800cb14:	0800cb37 	.word	0x0800cb37
 800cb18:	0800cb31 	.word	0x0800cb31
 800cb1c:	0800caf1 	.word	0x0800caf1
 800cb20:	0800cb2b 	.word	0x0800cb2b
		  ParameterSetting();
 800cb24:	f7fe ffc8 	bl	800bab8 <ParameterSetting>
		  break;
 800cb28:	e7e4      	b.n	800caf4 <main+0x35c>
		  WritingFree();
 800cb2a:	f7ff f85b 	bl	800bbe4 <WritingFree>
		  break;
 800cb2e:	e7e1      	b.n	800caf4 <main+0x35c>
		  TestIMU();
 800cb30:	f7ff fbb2 	bl	800c298 <TestIMU>
		  break;
 800cb34:	e7de      	b.n	800caf4 <main+0x35c>
		  FastestRun();
 800cb36:	f7ff f8b9 	bl	800bcac <FastestRun>
		  break;
 800cb3a:	e7db      	b.n	800caf4 <main+0x35c>
		  Debug();
 800cb3c:	f7fe ff52 	bl	800b9e4 <Debug>
		  break;
 800cb40:	e7d8      	b.n	800caf4 <main+0x35c>
		  GainTestDWall();
 800cb42:	f7fe fff7 	bl	800bb34 <GainTestDWall>
		  break;
 800cb46:	e7d5      	b.n	800caf4 <main+0x35c>
		  GainTestRWall();
 800cb48:	f7fe ffbe 	bl	800bac8 <GainTestRWall>
		  break;
 800cb4c:	e7d2      	b.n	800caf4 <main+0x35c>
 800cb4e:	bf00      	nop
 800cb50:	20008e40 	.word	0x20008e40
 800cb54:	40010000 	.word	0x40010000

0800cb58 <Error_Handler>:
 800cb58:	b672      	cpsid	i
 800cb5a:	e7fe      	b.n	800cb5a <Error_Handler+0x2>

0800cb5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800cb5c:	b480      	push	{r7}
 800cb5e:	b083      	sub	sp, #12
 800cb60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cb62:	2300      	movs	r3, #0
 800cb64:	607b      	str	r3, [r7, #4]
 800cb66:	4b10      	ldr	r3, [pc, #64]	; (800cba8 <HAL_MspInit+0x4c>)
 800cb68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb6a:	4a0f      	ldr	r2, [pc, #60]	; (800cba8 <HAL_MspInit+0x4c>)
 800cb6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cb70:	6453      	str	r3, [r2, #68]	; 0x44
 800cb72:	4b0d      	ldr	r3, [pc, #52]	; (800cba8 <HAL_MspInit+0x4c>)
 800cb74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cb7a:	607b      	str	r3, [r7, #4]
 800cb7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800cb7e:	2300      	movs	r3, #0
 800cb80:	603b      	str	r3, [r7, #0]
 800cb82:	4b09      	ldr	r3, [pc, #36]	; (800cba8 <HAL_MspInit+0x4c>)
 800cb84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb86:	4a08      	ldr	r2, [pc, #32]	; (800cba8 <HAL_MspInit+0x4c>)
 800cb88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cb8c:	6413      	str	r3, [r2, #64]	; 0x40
 800cb8e:	4b06      	ldr	r3, [pc, #24]	; (800cba8 <HAL_MspInit+0x4c>)
 800cb90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cb96:	603b      	str	r3, [r7, #0]
 800cb98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800cb9a:	bf00      	nop
 800cb9c:	370c      	adds	r7, #12
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba4:	4770      	bx	lr
 800cba6:	bf00      	nop
 800cba8:	40023800 	.word	0x40023800

0800cbac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b08c      	sub	sp, #48	; 0x30
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cbb4:	f107 031c 	add.w	r3, r7, #28
 800cbb8:	2200      	movs	r2, #0
 800cbba:	601a      	str	r2, [r3, #0]
 800cbbc:	605a      	str	r2, [r3, #4]
 800cbbe:	609a      	str	r2, [r3, #8]
 800cbc0:	60da      	str	r2, [r3, #12]
 800cbc2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	4a6b      	ldr	r2, [pc, #428]	; (800cd78 <HAL_ADC_MspInit+0x1cc>)
 800cbca:	4293      	cmp	r3, r2
 800cbcc:	d172      	bne.n	800ccb4 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800cbce:	2300      	movs	r3, #0
 800cbd0:	61bb      	str	r3, [r7, #24]
 800cbd2:	4b6a      	ldr	r3, [pc, #424]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cbd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cbd6:	4a69      	ldr	r2, [pc, #420]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cbd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cbdc:	6453      	str	r3, [r2, #68]	; 0x44
 800cbde:	4b67      	ldr	r3, [pc, #412]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cbe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cbe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbe6:	61bb      	str	r3, [r7, #24]
 800cbe8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cbea:	2300      	movs	r3, #0
 800cbec:	617b      	str	r3, [r7, #20]
 800cbee:	4b63      	ldr	r3, [pc, #396]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cbf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbf2:	4a62      	ldr	r2, [pc, #392]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cbf4:	f043 0304 	orr.w	r3, r3, #4
 800cbf8:	6313      	str	r3, [r2, #48]	; 0x30
 800cbfa:	4b60      	ldr	r3, [pc, #384]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cbfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbfe:	f003 0304 	and.w	r3, r3, #4
 800cc02:	617b      	str	r3, [r7, #20]
 800cc04:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cc06:	2300      	movs	r3, #0
 800cc08:	613b      	str	r3, [r7, #16]
 800cc0a:	4b5c      	ldr	r3, [pc, #368]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cc0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc0e:	4a5b      	ldr	r2, [pc, #364]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cc10:	f043 0302 	orr.w	r3, r3, #2
 800cc14:	6313      	str	r3, [r2, #48]	; 0x30
 800cc16:	4b59      	ldr	r3, [pc, #356]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cc18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc1a:	f003 0302 	and.w	r3, r3, #2
 800cc1e:	613b      	str	r3, [r7, #16]
 800cc20:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800cc22:	2311      	movs	r3, #17
 800cc24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cc26:	2303      	movs	r3, #3
 800cc28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cc2e:	f107 031c 	add.w	r3, r7, #28
 800cc32:	4619      	mov	r1, r3
 800cc34:	4852      	ldr	r0, [pc, #328]	; (800cd80 <HAL_ADC_MspInit+0x1d4>)
 800cc36:	f003 fbc1 	bl	80103bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800cc3a:	2302      	movs	r3, #2
 800cc3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cc3e:	2303      	movs	r3, #3
 800cc40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc42:	2300      	movs	r3, #0
 800cc44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cc46:	f107 031c 	add.w	r3, r7, #28
 800cc4a:	4619      	mov	r1, r3
 800cc4c:	484d      	ldr	r0, [pc, #308]	; (800cd84 <HAL_ADC_MspInit+0x1d8>)
 800cc4e:	f003 fbb5 	bl	80103bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800cc52:	4b4d      	ldr	r3, [pc, #308]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc54:	4a4d      	ldr	r2, [pc, #308]	; (800cd8c <HAL_ADC_MspInit+0x1e0>)
 800cc56:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800cc58:	4b4b      	ldr	r3, [pc, #300]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cc5e:	4b4a      	ldr	r3, [pc, #296]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc60:	2200      	movs	r2, #0
 800cc62:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800cc64:	4b48      	ldr	r3, [pc, #288]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc66:	2200      	movs	r2, #0
 800cc68:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800cc6a:	4b47      	ldr	r3, [pc, #284]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cc70:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800cc72:	4b45      	ldr	r3, [pc, #276]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800cc78:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800cc7a:	4b43      	ldr	r3, [pc, #268]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc7c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800cc80:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800cc82:	4b41      	ldr	r3, [pc, #260]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc84:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cc88:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800cc8a:	4b3f      	ldr	r3, [pc, #252]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cc90:	4b3d      	ldr	r3, [pc, #244]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc92:	2200      	movs	r2, #0
 800cc94:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800cc96:	483c      	ldr	r0, [pc, #240]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800cc98:	f002 fdc8 	bl	800f82c <HAL_DMA_Init>
 800cc9c:	4603      	mov	r3, r0
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d001      	beq.n	800cca6 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800cca2:	f7ff ff59 	bl	800cb58 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	4a37      	ldr	r2, [pc, #220]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800ccaa:	639a      	str	r2, [r3, #56]	; 0x38
 800ccac:	4a36      	ldr	r2, [pc, #216]	; (800cd88 <HAL_ADC_MspInit+0x1dc>)
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800ccb2:	e05d      	b.n	800cd70 <HAL_ADC_MspInit+0x1c4>
  else if(hadc->Instance==ADC2)
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4a35      	ldr	r2, [pc, #212]	; (800cd90 <HAL_ADC_MspInit+0x1e4>)
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	d158      	bne.n	800cd70 <HAL_ADC_MspInit+0x1c4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	60fb      	str	r3, [r7, #12]
 800ccc2:	4b2e      	ldr	r3, [pc, #184]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800ccc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccc6:	4a2d      	ldr	r2, [pc, #180]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800ccc8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cccc:	6453      	str	r3, [r2, #68]	; 0x44
 800ccce:	4b2b      	ldr	r3, [pc, #172]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800ccd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ccd6:	60fb      	str	r3, [r7, #12]
 800ccd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ccda:	2300      	movs	r3, #0
 800ccdc:	60bb      	str	r3, [r7, #8]
 800ccde:	4b27      	ldr	r3, [pc, #156]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cce2:	4a26      	ldr	r2, [pc, #152]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800cce4:	f043 0304 	orr.w	r3, r3, #4
 800cce8:	6313      	str	r3, [r2, #48]	; 0x30
 800ccea:	4b24      	ldr	r3, [pc, #144]	; (800cd7c <HAL_ADC_MspInit+0x1d0>)
 800ccec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccee:	f003 0304 	and.w	r3, r3, #4
 800ccf2:	60bb      	str	r3, [r7, #8]
 800ccf4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800ccf6:	2322      	movs	r3, #34	; 0x22
 800ccf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ccfa:	2303      	movs	r3, #3
 800ccfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ccfe:	2300      	movs	r3, #0
 800cd00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cd02:	f107 031c 	add.w	r3, r7, #28
 800cd06:	4619      	mov	r1, r3
 800cd08:	481d      	ldr	r0, [pc, #116]	; (800cd80 <HAL_ADC_MspInit+0x1d4>)
 800cd0a:	f003 fb57 	bl	80103bc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800cd0e:	4b21      	ldr	r3, [pc, #132]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd10:	4a21      	ldr	r2, [pc, #132]	; (800cd98 <HAL_ADC_MspInit+0x1ec>)
 800cd12:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800cd14:	4b1f      	ldr	r3, [pc, #124]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800cd1a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cd1c:	4b1d      	ldr	r3, [pc, #116]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd1e:	2200      	movs	r2, #0
 800cd20:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800cd22:	4b1c      	ldr	r3, [pc, #112]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd24:	2200      	movs	r2, #0
 800cd26:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800cd28:	4b1a      	ldr	r3, [pc, #104]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cd2e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800cd30:	4b18      	ldr	r3, [pc, #96]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd32:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800cd36:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800cd38:	4b16      	ldr	r3, [pc, #88]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd3a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800cd3e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800cd40:	4b14      	ldr	r3, [pc, #80]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd42:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cd46:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800cd48:	4b12      	ldr	r3, [pc, #72]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cd4e:	4b11      	ldr	r3, [pc, #68]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd50:	2200      	movs	r2, #0
 800cd52:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800cd54:	480f      	ldr	r0, [pc, #60]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd56:	f002 fd69 	bl	800f82c <HAL_DMA_Init>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d001      	beq.n	800cd64 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 800cd60:	f7ff fefa 	bl	800cb58 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	4a0b      	ldr	r2, [pc, #44]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd68:	639a      	str	r2, [r3, #56]	; 0x38
 800cd6a:	4a0a      	ldr	r2, [pc, #40]	; (800cd94 <HAL_ADC_MspInit+0x1e8>)
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	6393      	str	r3, [r2, #56]	; 0x38
}
 800cd70:	bf00      	nop
 800cd72:	3730      	adds	r7, #48	; 0x30
 800cd74:	46bd      	mov	sp, r7
 800cd76:	bd80      	pop	{r7, pc}
 800cd78:	40012000 	.word	0x40012000
 800cd7c:	40023800 	.word	0x40023800
 800cd80:	40020800 	.word	0x40020800
 800cd84:	40020400 	.word	0x40020400
 800cd88:	20008de0 	.word	0x20008de0
 800cd8c:	40026410 	.word	0x40026410
 800cd90:	40012100 	.word	0x40012100
 800cd94:	20008e80 	.word	0x20008e80
 800cd98:	40026440 	.word	0x40026440

0800cd9c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b08a      	sub	sp, #40	; 0x28
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cda4:	f107 0314 	add.w	r3, r7, #20
 800cda8:	2200      	movs	r2, #0
 800cdaa:	601a      	str	r2, [r3, #0]
 800cdac:	605a      	str	r2, [r3, #4]
 800cdae:	609a      	str	r2, [r3, #8]
 800cdb0:	60da      	str	r2, [r3, #12]
 800cdb2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	4a19      	ldr	r2, [pc, #100]	; (800ce20 <HAL_SPI_MspInit+0x84>)
 800cdba:	4293      	cmp	r3, r2
 800cdbc:	d12c      	bne.n	800ce18 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	613b      	str	r3, [r7, #16]
 800cdc2:	4b18      	ldr	r3, [pc, #96]	; (800ce24 <HAL_SPI_MspInit+0x88>)
 800cdc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdc6:	4a17      	ldr	r2, [pc, #92]	; (800ce24 <HAL_SPI_MspInit+0x88>)
 800cdc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cdcc:	6413      	str	r3, [r2, #64]	; 0x40
 800cdce:	4b15      	ldr	r3, [pc, #84]	; (800ce24 <HAL_SPI_MspInit+0x88>)
 800cdd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cdd6:	613b      	str	r3, [r7, #16]
 800cdd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cdda:	2300      	movs	r3, #0
 800cddc:	60fb      	str	r3, [r7, #12]
 800cdde:	4b11      	ldr	r3, [pc, #68]	; (800ce24 <HAL_SPI_MspInit+0x88>)
 800cde0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cde2:	4a10      	ldr	r2, [pc, #64]	; (800ce24 <HAL_SPI_MspInit+0x88>)
 800cde4:	f043 0304 	orr.w	r3, r3, #4
 800cde8:	6313      	str	r3, [r2, #48]	; 0x30
 800cdea:	4b0e      	ldr	r3, [pc, #56]	; (800ce24 <HAL_SPI_MspInit+0x88>)
 800cdec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdee:	f003 0304 	and.w	r3, r3, #4
 800cdf2:	60fb      	str	r3, [r7, #12]
 800cdf4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800cdf6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800cdfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cdfc:	2302      	movs	r3, #2
 800cdfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce00:	2300      	movs	r3, #0
 800ce02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ce04:	2303      	movs	r3, #3
 800ce06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800ce08:	2306      	movs	r3, #6
 800ce0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ce0c:	f107 0314 	add.w	r3, r7, #20
 800ce10:	4619      	mov	r1, r3
 800ce12:	4805      	ldr	r0, [pc, #20]	; (800ce28 <HAL_SPI_MspInit+0x8c>)
 800ce14:	f003 fad2 	bl	80103bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800ce18:	bf00      	nop
 800ce1a:	3728      	adds	r7, #40	; 0x28
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	40003c00 	.word	0x40003c00
 800ce24:	40023800 	.word	0x40023800
 800ce28:	40020800 	.word	0x40020800

0800ce2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b086      	sub	sp, #24
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	4a30      	ldr	r2, [pc, #192]	; (800cefc <HAL_TIM_Base_MspInit+0xd0>)
 800ce3a:	4293      	cmp	r3, r2
 800ce3c:	d116      	bne.n	800ce6c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ce3e:	2300      	movs	r3, #0
 800ce40:	617b      	str	r3, [r7, #20]
 800ce42:	4b2f      	ldr	r3, [pc, #188]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800ce44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce46:	4a2e      	ldr	r2, [pc, #184]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800ce48:	f043 0301 	orr.w	r3, r3, #1
 800ce4c:	6453      	str	r3, [r2, #68]	; 0x44
 800ce4e:	4b2c      	ldr	r3, [pc, #176]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800ce50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce52:	f003 0301 	and.w	r3, r3, #1
 800ce56:	617b      	str	r3, [r7, #20]
 800ce58:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800ce5a:	2200      	movs	r2, #0
 800ce5c:	2100      	movs	r1, #0
 800ce5e:	2019      	movs	r0, #25
 800ce60:	f002 fcad 	bl	800f7be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800ce64:	2019      	movs	r0, #25
 800ce66:	f002 fcc6 	bl	800f7f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800ce6a:	e042      	b.n	800cef2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce74:	d10e      	bne.n	800ce94 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800ce76:	2300      	movs	r3, #0
 800ce78:	613b      	str	r3, [r7, #16]
 800ce7a:	4b21      	ldr	r3, [pc, #132]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800ce7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce7e:	4a20      	ldr	r2, [pc, #128]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800ce80:	f043 0301 	orr.w	r3, r3, #1
 800ce84:	6413      	str	r3, [r2, #64]	; 0x40
 800ce86:	4b1e      	ldr	r3, [pc, #120]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800ce88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce8a:	f003 0301 	and.w	r3, r3, #1
 800ce8e:	613b      	str	r3, [r7, #16]
 800ce90:	693b      	ldr	r3, [r7, #16]
}
 800ce92:	e02e      	b.n	800cef2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM5)
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a1a      	ldr	r2, [pc, #104]	; (800cf04 <HAL_TIM_Base_MspInit+0xd8>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d10e      	bne.n	800cebc <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800ce9e:	2300      	movs	r3, #0
 800cea0:	60fb      	str	r3, [r7, #12]
 800cea2:	4b17      	ldr	r3, [pc, #92]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800cea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cea6:	4a16      	ldr	r2, [pc, #88]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800cea8:	f043 0308 	orr.w	r3, r3, #8
 800ceac:	6413      	str	r3, [r2, #64]	; 0x40
 800ceae:	4b14      	ldr	r3, [pc, #80]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800ceb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ceb2:	f003 0308 	and.w	r3, r3, #8
 800ceb6:	60fb      	str	r3, [r7, #12]
 800ceb8:	68fb      	ldr	r3, [r7, #12]
}
 800ceba:	e01a      	b.n	800cef2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM8)
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	4a11      	ldr	r2, [pc, #68]	; (800cf08 <HAL_TIM_Base_MspInit+0xdc>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d115      	bne.n	800cef2 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800cec6:	2300      	movs	r3, #0
 800cec8:	60bb      	str	r3, [r7, #8]
 800ceca:	4b0d      	ldr	r3, [pc, #52]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800cecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cece:	4a0c      	ldr	r2, [pc, #48]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800ced0:	f043 0302 	orr.w	r3, r3, #2
 800ced4:	6453      	str	r3, [r2, #68]	; 0x44
 800ced6:	4b0a      	ldr	r3, [pc, #40]	; (800cf00 <HAL_TIM_Base_MspInit+0xd4>)
 800ced8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ceda:	f003 0302 	and.w	r3, r3, #2
 800cede:	60bb      	str	r3, [r7, #8]
 800cee0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800cee2:	2200      	movs	r2, #0
 800cee4:	2101      	movs	r1, #1
 800cee6:	202c      	movs	r0, #44	; 0x2c
 800cee8:	f002 fc69 	bl	800f7be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800ceec:	202c      	movs	r0, #44	; 0x2c
 800ceee:	f002 fc82 	bl	800f7f6 <HAL_NVIC_EnableIRQ>
}
 800cef2:	bf00      	nop
 800cef4:	3718      	adds	r7, #24
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}
 800cefa:	bf00      	nop
 800cefc:	40010000 	.word	0x40010000
 800cf00:	40023800 	.word	0x40023800
 800cf04:	40000c00 	.word	0x40000c00
 800cf08:	40010400 	.word	0x40010400

0800cf0c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b08c      	sub	sp, #48	; 0x30
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf14:	f107 031c 	add.w	r3, r7, #28
 800cf18:	2200      	movs	r2, #0
 800cf1a:	601a      	str	r2, [r3, #0]
 800cf1c:	605a      	str	r2, [r3, #4]
 800cf1e:	609a      	str	r2, [r3, #8]
 800cf20:	60da      	str	r2, [r3, #12]
 800cf22:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	4a32      	ldr	r2, [pc, #200]	; (800cff4 <HAL_TIM_Encoder_MspInit+0xe8>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d12c      	bne.n	800cf88 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800cf2e:	2300      	movs	r3, #0
 800cf30:	61bb      	str	r3, [r7, #24]
 800cf32:	4b31      	ldr	r3, [pc, #196]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cf34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf36:	4a30      	ldr	r2, [pc, #192]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cf38:	f043 0302 	orr.w	r3, r3, #2
 800cf3c:	6413      	str	r3, [r2, #64]	; 0x40
 800cf3e:	4b2e      	ldr	r3, [pc, #184]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cf40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf42:	f003 0302 	and.w	r3, r3, #2
 800cf46:	61bb      	str	r3, [r7, #24]
 800cf48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	617b      	str	r3, [r7, #20]
 800cf4e:	4b2a      	ldr	r3, [pc, #168]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cf50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf52:	4a29      	ldr	r2, [pc, #164]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cf54:	f043 0301 	orr.w	r3, r3, #1
 800cf58:	6313      	str	r3, [r2, #48]	; 0x30
 800cf5a:	4b27      	ldr	r3, [pc, #156]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cf5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf5e:	f003 0301 	and.w	r3, r3, #1
 800cf62:	617b      	str	r3, [r7, #20]
 800cf64:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800cf66:	23c0      	movs	r3, #192	; 0xc0
 800cf68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf6a:	2302      	movs	r3, #2
 800cf6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf6e:	2300      	movs	r3, #0
 800cf70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cf72:	2300      	movs	r3, #0
 800cf74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800cf76:	2302      	movs	r3, #2
 800cf78:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf7a:	f107 031c 	add.w	r3, r7, #28
 800cf7e:	4619      	mov	r1, r3
 800cf80:	481e      	ldr	r0, [pc, #120]	; (800cffc <HAL_TIM_Encoder_MspInit+0xf0>)
 800cf82:	f003 fa1b 	bl	80103bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800cf86:	e030      	b.n	800cfea <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	4a1c      	ldr	r2, [pc, #112]	; (800d000 <HAL_TIM_Encoder_MspInit+0xf4>)
 800cf8e:	4293      	cmp	r3, r2
 800cf90:	d12b      	bne.n	800cfea <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800cf92:	2300      	movs	r3, #0
 800cf94:	613b      	str	r3, [r7, #16]
 800cf96:	4b18      	ldr	r3, [pc, #96]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cf98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf9a:	4a17      	ldr	r2, [pc, #92]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cf9c:	f043 0304 	orr.w	r3, r3, #4
 800cfa0:	6413      	str	r3, [r2, #64]	; 0x40
 800cfa2:	4b15      	ldr	r3, [pc, #84]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cfa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfa6:	f003 0304 	and.w	r3, r3, #4
 800cfaa:	613b      	str	r3, [r7, #16]
 800cfac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cfae:	2300      	movs	r3, #0
 800cfb0:	60fb      	str	r3, [r7, #12]
 800cfb2:	4b11      	ldr	r3, [pc, #68]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cfb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfb6:	4a10      	ldr	r2, [pc, #64]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cfb8:	f043 0302 	orr.w	r3, r3, #2
 800cfbc:	6313      	str	r3, [r2, #48]	; 0x30
 800cfbe:	4b0e      	ldr	r3, [pc, #56]	; (800cff8 <HAL_TIM_Encoder_MspInit+0xec>)
 800cfc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfc2:	f003 0302 	and.w	r3, r3, #2
 800cfc6:	60fb      	str	r3, [r7, #12]
 800cfc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800cfca:	23c0      	movs	r3, #192	; 0xc0
 800cfcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cfce:	2302      	movs	r3, #2
 800cfd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800cfda:	2302      	movs	r3, #2
 800cfdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cfde:	f107 031c 	add.w	r3, r7, #28
 800cfe2:	4619      	mov	r1, r3
 800cfe4:	4807      	ldr	r0, [pc, #28]	; (800d004 <HAL_TIM_Encoder_MspInit+0xf8>)
 800cfe6:	f003 f9e9 	bl	80103bc <HAL_GPIO_Init>
}
 800cfea:	bf00      	nop
 800cfec:	3730      	adds	r7, #48	; 0x30
 800cfee:	46bd      	mov	sp, r7
 800cff0:	bd80      	pop	{r7, pc}
 800cff2:	bf00      	nop
 800cff4:	40000400 	.word	0x40000400
 800cff8:	40023800 	.word	0x40023800
 800cffc:	40020000 	.word	0x40020000
 800d000:	40000800 	.word	0x40000800
 800d004:	40020400 	.word	0x40020400

0800d008 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b08c      	sub	sp, #48	; 0x30
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d010:	f107 031c 	add.w	r3, r7, #28
 800d014:	2200      	movs	r2, #0
 800d016:	601a      	str	r2, [r3, #0]
 800d018:	605a      	str	r2, [r3, #4]
 800d01a:	609a      	str	r2, [r3, #8]
 800d01c:	60da      	str	r2, [r3, #12]
 800d01e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d028:	d11e      	bne.n	800d068 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d02a:	2300      	movs	r3, #0
 800d02c:	61bb      	str	r3, [r7, #24]
 800d02e:	4b43      	ldr	r3, [pc, #268]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d032:	4a42      	ldr	r2, [pc, #264]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d034:	f043 0301 	orr.w	r3, r3, #1
 800d038:	6313      	str	r3, [r2, #48]	; 0x30
 800d03a:	4b40      	ldr	r3, [pc, #256]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d03c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d03e:	f003 0301 	and.w	r3, r3, #1
 800d042:	61bb      	str	r3, [r7, #24]
 800d044:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800d046:	2308      	movs	r3, #8
 800d048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d04a:	2302      	movs	r3, #2
 800d04c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d04e:	2300      	movs	r3, #0
 800d050:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d052:	2303      	movs	r3, #3
 800d054:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800d056:	2301      	movs	r3, #1
 800d058:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d05a:	f107 031c 	add.w	r3, r7, #28
 800d05e:	4619      	mov	r1, r3
 800d060:	4837      	ldr	r0, [pc, #220]	; (800d140 <HAL_TIM_MspPostInit+0x138>)
 800d062:	f003 f9ab 	bl	80103bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800d066:	e064      	b.n	800d132 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	4a35      	ldr	r2, [pc, #212]	; (800d144 <HAL_TIM_MspPostInit+0x13c>)
 800d06e:	4293      	cmp	r3, r2
 800d070:	d11e      	bne.n	800d0b0 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d072:	2300      	movs	r3, #0
 800d074:	617b      	str	r3, [r7, #20]
 800d076:	4b31      	ldr	r3, [pc, #196]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d07a:	4a30      	ldr	r2, [pc, #192]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d07c:	f043 0301 	orr.w	r3, r3, #1
 800d080:	6313      	str	r3, [r2, #48]	; 0x30
 800d082:	4b2e      	ldr	r3, [pc, #184]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d086:	f003 0301 	and.w	r3, r3, #1
 800d08a:	617b      	str	r3, [r7, #20]
 800d08c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800d08e:	2302      	movs	r3, #2
 800d090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d092:	2302      	movs	r3, #2
 800d094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d096:	2300      	movs	r3, #0
 800d098:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d09a:	2300      	movs	r3, #0
 800d09c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800d09e:	2302      	movs	r3, #2
 800d0a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d0a2:	f107 031c 	add.w	r3, r7, #28
 800d0a6:	4619      	mov	r1, r3
 800d0a8:	4825      	ldr	r0, [pc, #148]	; (800d140 <HAL_TIM_MspPostInit+0x138>)
 800d0aa:	f003 f987 	bl	80103bc <HAL_GPIO_Init>
}
 800d0ae:	e040      	b.n	800d132 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	4a24      	ldr	r2, [pc, #144]	; (800d148 <HAL_TIM_MspPostInit+0x140>)
 800d0b6:	4293      	cmp	r3, r2
 800d0b8:	d13b      	bne.n	800d132 <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	613b      	str	r3, [r7, #16]
 800d0be:	4b1f      	ldr	r3, [pc, #124]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d0c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0c2:	4a1e      	ldr	r2, [pc, #120]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d0c4:	f043 0301 	orr.w	r3, r3, #1
 800d0c8:	6313      	str	r3, [r2, #48]	; 0x30
 800d0ca:	4b1c      	ldr	r3, [pc, #112]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d0cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0ce:	f003 0301 	and.w	r3, r3, #1
 800d0d2:	613b      	str	r3, [r7, #16]
 800d0d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	60fb      	str	r3, [r7, #12]
 800d0da:	4b18      	ldr	r3, [pc, #96]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d0dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0de:	4a17      	ldr	r2, [pc, #92]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d0e0:	f043 0304 	orr.w	r3, r3, #4
 800d0e4:	6313      	str	r3, [r2, #48]	; 0x30
 800d0e6:	4b15      	ldr	r3, [pc, #84]	; (800d13c <HAL_TIM_MspPostInit+0x134>)
 800d0e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0ea:	f003 0304 	and.w	r3, r3, #4
 800d0ee:	60fb      	str	r3, [r7, #12]
 800d0f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800d0f2:	2320      	movs	r3, #32
 800d0f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d0f6:	2302      	movs	r3, #2
 800d0f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d0fe:	2300      	movs	r3, #0
 800d100:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800d102:	2303      	movs	r3, #3
 800d104:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d106:	f107 031c 	add.w	r3, r7, #28
 800d10a:	4619      	mov	r1, r3
 800d10c:	480c      	ldr	r0, [pc, #48]	; (800d140 <HAL_TIM_MspPostInit+0x138>)
 800d10e:	f003 f955 	bl	80103bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800d112:	2340      	movs	r3, #64	; 0x40
 800d114:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d116:	2302      	movs	r3, #2
 800d118:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d11a:	2300      	movs	r3, #0
 800d11c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d11e:	2300      	movs	r3, #0
 800d120:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800d122:	2303      	movs	r3, #3
 800d124:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d126:	f107 031c 	add.w	r3, r7, #28
 800d12a:	4619      	mov	r1, r3
 800d12c:	4807      	ldr	r0, [pc, #28]	; (800d14c <HAL_TIM_MspPostInit+0x144>)
 800d12e:	f003 f945 	bl	80103bc <HAL_GPIO_Init>
}
 800d132:	bf00      	nop
 800d134:	3730      	adds	r7, #48	; 0x30
 800d136:	46bd      	mov	sp, r7
 800d138:	bd80      	pop	{r7, pc}
 800d13a:	bf00      	nop
 800d13c:	40023800 	.word	0x40023800
 800d140:	40020000 	.word	0x40020000
 800d144:	40000c00 	.word	0x40000c00
 800d148:	40010400 	.word	0x40010400
 800d14c:	40020800 	.word	0x40020800

0800d150 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b08a      	sub	sp, #40	; 0x28
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d158:	f107 0314 	add.w	r3, r7, #20
 800d15c:	2200      	movs	r2, #0
 800d15e:	601a      	str	r2, [r3, #0]
 800d160:	605a      	str	r2, [r3, #4]
 800d162:	609a      	str	r2, [r3, #8]
 800d164:	60da      	str	r2, [r3, #12]
 800d166:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	4a19      	ldr	r2, [pc, #100]	; (800d1d4 <HAL_UART_MspInit+0x84>)
 800d16e:	4293      	cmp	r3, r2
 800d170:	d12c      	bne.n	800d1cc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800d172:	2300      	movs	r3, #0
 800d174:	613b      	str	r3, [r7, #16]
 800d176:	4b18      	ldr	r3, [pc, #96]	; (800d1d8 <HAL_UART_MspInit+0x88>)
 800d178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d17a:	4a17      	ldr	r2, [pc, #92]	; (800d1d8 <HAL_UART_MspInit+0x88>)
 800d17c:	f043 0310 	orr.w	r3, r3, #16
 800d180:	6453      	str	r3, [r2, #68]	; 0x44
 800d182:	4b15      	ldr	r3, [pc, #84]	; (800d1d8 <HAL_UART_MspInit+0x88>)
 800d184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d186:	f003 0310 	and.w	r3, r3, #16
 800d18a:	613b      	str	r3, [r7, #16]
 800d18c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d18e:	2300      	movs	r3, #0
 800d190:	60fb      	str	r3, [r7, #12]
 800d192:	4b11      	ldr	r3, [pc, #68]	; (800d1d8 <HAL_UART_MspInit+0x88>)
 800d194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d196:	4a10      	ldr	r2, [pc, #64]	; (800d1d8 <HAL_UART_MspInit+0x88>)
 800d198:	f043 0301 	orr.w	r3, r3, #1
 800d19c:	6313      	str	r3, [r2, #48]	; 0x30
 800d19e:	4b0e      	ldr	r3, [pc, #56]	; (800d1d8 <HAL_UART_MspInit+0x88>)
 800d1a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1a2:	f003 0301 	and.w	r3, r3, #1
 800d1a6:	60fb      	str	r3, [r7, #12]
 800d1a8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800d1aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800d1ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d1b0:	2302      	movs	r3, #2
 800d1b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d1b8:	2303      	movs	r3, #3
 800d1ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800d1bc:	2307      	movs	r3, #7
 800d1be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d1c0:	f107 0314 	add.w	r3, r7, #20
 800d1c4:	4619      	mov	r1, r3
 800d1c6:	4805      	ldr	r0, [pc, #20]	; (800d1dc <HAL_UART_MspInit+0x8c>)
 800d1c8:	f003 f8f8 	bl	80103bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800d1cc:	bf00      	nop
 800d1ce:	3728      	adds	r7, #40	; 0x28
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	bd80      	pop	{r7, pc}
 800d1d4:	40011000 	.word	0x40011000
 800d1d8:	40023800 	.word	0x40023800
 800d1dc:	40020000 	.word	0x40020000

0800d1e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800d1e0:	b480      	push	{r7}
 800d1e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800d1e4:	e7fe      	b.n	800d1e4 <NMI_Handler+0x4>

0800d1e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800d1e6:	b480      	push	{r7}
 800d1e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800d1ea:	e7fe      	b.n	800d1ea <HardFault_Handler+0x4>

0800d1ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800d1ec:	b480      	push	{r7}
 800d1ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800d1f0:	e7fe      	b.n	800d1f0 <MemManage_Handler+0x4>

0800d1f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800d1f2:	b480      	push	{r7}
 800d1f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800d1f6:	e7fe      	b.n	800d1f6 <BusFault_Handler+0x4>

0800d1f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800d1f8:	b480      	push	{r7}
 800d1fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800d1fc:	e7fe      	b.n	800d1fc <UsageFault_Handler+0x4>

0800d1fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800d1fe:	b480      	push	{r7}
 800d200:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800d202:	bf00      	nop
 800d204:	46bd      	mov	sp, r7
 800d206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20a:	4770      	bx	lr

0800d20c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800d20c:	b480      	push	{r7}
 800d20e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800d210:	bf00      	nop
 800d212:	46bd      	mov	sp, r7
 800d214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d218:	4770      	bx	lr

0800d21a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800d21a:	b480      	push	{r7}
 800d21c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800d21e:	bf00      	nop
 800d220:	46bd      	mov	sp, r7
 800d222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d226:	4770      	bx	lr

0800d228 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800d22c:	f001 fd6c 	bl	800ed08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800d230:	bf00      	nop
 800d232:	bd80      	pop	{r7, pc}

0800d234 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800d238:	4802      	ldr	r0, [pc, #8]	; (800d244 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800d23a:	f004 ffeb 	bl	8012214 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800d23e:	bf00      	nop
 800d240:	bd80      	pop	{r7, pc}
 800d242:	bf00      	nop
 800d244:	20008e40 	.word	0x20008e40

0800d248 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800d24c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800d250:	f003 fa68 	bl	8010724 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800d254:	bf00      	nop
 800d256:	bd80      	pop	{r7, pc}

0800d258 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800d25c:	4802      	ldr	r0, [pc, #8]	; (800d268 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800d25e:	f004 ffd9 	bl	8012214 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800d262:	bf00      	nop
 800d264:	bd80      	pop	{r7, pc}
 800d266:	bf00      	nop
 800d268:	20008bf8 	.word	0x20008bf8

0800d26c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800d270:	4802      	ldr	r0, [pc, #8]	; (800d27c <DMA2_Stream0_IRQHandler+0x10>)
 800d272:	f002 fc51 	bl	800fb18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800d276:	bf00      	nop
 800d278:	bd80      	pop	{r7, pc}
 800d27a:	bf00      	nop
 800d27c:	20008de0 	.word	0x20008de0

0800d280 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800d280:	b580      	push	{r7, lr}
 800d282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800d284:	4802      	ldr	r0, [pc, #8]	; (800d290 <DMA2_Stream2_IRQHandler+0x10>)
 800d286:	f002 fc47 	bl	800fb18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800d28a:	bf00      	nop
 800d28c:	bd80      	pop	{r7, pc}
 800d28e:	bf00      	nop
 800d290:	20008e80 	.word	0x20008e80

0800d294 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800d294:	b480      	push	{r7}
 800d296:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800d298:	4b08      	ldr	r3, [pc, #32]	; (800d2bc <SystemInit+0x28>)
 800d29a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d29e:	4a07      	ldr	r2, [pc, #28]	; (800d2bc <SystemInit+0x28>)
 800d2a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d2a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800d2a8:	4b04      	ldr	r3, [pc, #16]	; (800d2bc <SystemInit+0x28>)
 800d2aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d2ae:	609a      	str	r2, [r3, #8]
#endif
}
 800d2b0:	bf00      	nop
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b8:	4770      	bx	lr
 800d2ba:	bf00      	nop
 800d2bc:	e000ed00 	.word	0xe000ed00

0800d2c0 <initSearchData>:
#include "MicroMouse.h"
#include "Action.h"
#include "Search.h"

void initSearchData(maze_node *my_maze, profile *Mouse)
{
 800d2c0:	b570      	push	{r4, r5, r6, lr}
 800d2c2:	4604      	mov	r4, r0
 800d2c4:	b082      	sub	sp, #8
 800d2c6:	460d      	mov	r5, r1
    initMaze(my_maze);
 800d2c8:	f7fd fb6a 	bl	800a9a0 <initMaze>
    initWeight(my_maze); //3/20ms
 800d2cc:	4620      	mov	r0, r4
 800d2ce:	f7fd fb4b 	bl	800a968 <initWeight>

    //
    initProfile(Mouse, my_maze);
 800d2d2:	4621      	mov	r1, r4
 800d2d4:	4628      	mov	r0, r5
 800d2d6:	f7fe fa19 	bl	800b70c <initProfile>
    Mouse->now.node = &(my_maze->RawNode[0][0]);
    Mouse->next.node = &(my_maze->RawNode[0][1]);
 800d2da:	f104 0308 	add.w	r3, r4, #8
 800d2de:	61eb      	str	r3, [r5, #28]

    //
     updateAllNodeWeight(my_maze, Mouse->goal_lesser.x, Mouse->goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800d2e0:	2601      	movs	r6, #1
 800d2e2:	2302      	movs	r3, #2
 800d2e4:	786a      	ldrb	r2, [r5, #1]
 800d2e6:	7829      	ldrb	r1, [r5, #0]
    Mouse->now.node = &(my_maze->RawNode[0][0]);
 800d2e8:	612c      	str	r4, [r5, #16]
     updateAllNodeWeight(my_maze, Mouse->goal_lesser.x, Mouse->goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800d2ea:	4620      	mov	r0, r4
 800d2ec:	e9cd 3600 	strd	r3, r6, [sp]
 800d2f0:	f7fd fd28 	bl	800ad44 <updateAllNodeWeight>
}
 800d2f4:	b002      	add	sp, #8
 800d2f6:	bd70      	pop	{r4, r5, r6, pc}

0800d2f8 <updateRealSearch>:

void updateRealSearch()
{
 800d2f8:	b570      	push	{r4, r5, r6, lr}
	//wall_state wall_st[4]={0};

	//
		//Next
		//
	shiftState(&my_mouse);
 800d2fa:	4d6f      	ldr	r5, [pc, #444]	; (800d4b8 <updateRealSearch+0x1c0>)
{
 800d2fc:	b082      	sub	sp, #8
	shiftState(&my_mouse);
 800d2fe:	4628      	mov	r0, r5
 800d300:	f7fe fa1e 	bl	800b740 <shiftState>

    switch (my_mouse.now.car)
 800d304:	7aab      	ldrb	r3, [r5, #10]
 800d306:	2b06      	cmp	r3, #6
 800d308:	f200 80d0 	bhi.w	800d4ac <updateRealSearch+0x1b4>
 800d30c:	e8df f003 	tbb	[pc, r3]
 800d310:	ce76cea2 	.word	0xce76cea2
 800d314:	ce4a      	.short	0xce4a
 800d316:	04          	.byte	0x04
 800d317:	00          	.byte	0x00
    	wall_dir[0] = NOWALL;
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
        break;
    case west:
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d318:	4b68      	ldr	r3, [pc, #416]	; (800d4bc <updateRealSearch+0x1c4>)
 800d31a:	ed9f 5a69 	vldr	s10, [pc, #420]	; 800d4c0 <updateRealSearch+0x1c8>
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d31e:	edd3 5a03 	vldr	s11, [r3, #12]
 800d322:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d326:	edd3 4a01 	vldr	s9, [r3, #4]
    	wall_dir[1] = NOWALL;
    	wall_dir[2] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d32a:	ed93 6a02 	vldr	s12, [r3, #8]
 800d32e:	eddf 6a65 	vldr	s13, [pc, #404]	; 800d4c4 <updateRealSearch+0x1cc>
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d332:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800d4c8 <updateRealSearch+0x1d0>
 800d336:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800d33a:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d33e:	eef4 4ac5 	vcmpe.f32	s9, s10
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d342:	ee67 7aa5 	vmul.f32	s15, s15, s11
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d34a:	eeb4 6ae6 	vcmpe.f32	s12, s13
 800d34e:	bfcc      	ite	gt
 800d350:	2601      	movgt	r6, #1
 800d352:	2600      	movle	r6, #0
 800d354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d358:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d35c:	bfcc      	ite	gt
 800d35e:	2101      	movgt	r1, #1
 800d360:	2100      	movle	r1, #0
 800d362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d366:	bfcc      	ite	gt
 800d368:	2201      	movgt	r2, #1
 800d36a:	2200      	movle	r2, #0
        break;
 800d36c:	2000      	movs	r0, #0
//	Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
//	Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
//	Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
//	Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
    //
    my_mouse.now.wall.north = wall_dir[0];
 800d36e:	7b2c      	ldrb	r4, [r5, #12]
    my_mouse.now.wall.south = wall_dir[2];
    my_mouse.now.wall.west = wall_dir[3];

	//getWallNow(&(my_mouse->now), &wall[0]);

	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800d370:	7a6b      	ldrb	r3, [r5, #9]
    my_mouse.now.wall.north = wall_dir[0];
 800d372:	f366 0401 	bfi	r4, r6, #0, #2
    my_mouse.now.wall.east = wall_dir[1];
 800d376:	f360 0483 	bfi	r4, r0, #2, #2
    my_mouse.now.wall.south = wall_dir[2];
 800d37a:	f361 1405 	bfi	r4, r1, #4, #2
    my_mouse.now.wall.west = wall_dir[3];
 800d37e:	f362 1487 	bfi	r4, r2, #6, #2
	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800d382:	4952      	ldr	r1, [pc, #328]	; (800d4cc <updateRealSearch+0x1d4>)
 800d384:	7a2a      	ldrb	r2, [r5, #8]
 800d386:	4852      	ldr	r0, [pc, #328]	; (800d4d0 <updateRealSearch+0x1d8>)
    my_mouse.now.wall.west = wall_dir[3];
 800d388:	732c      	strb	r4, [r5, #12]
	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800d38a:	f7fd fc13 	bl	800abb4 <updateNodeThree>

	updateAllNodeWeight(&my_map, my_mouse.goal_lesser.x, my_mouse.goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800d38e:	2401      	movs	r4, #1
 800d390:	2302      	movs	r3, #2
 800d392:	786a      	ldrb	r2, [r5, #1]
 800d394:	7829      	ldrb	r1, [r5, #0]
 800d396:	484e      	ldr	r0, [pc, #312]	; (800d4d0 <updateRealSearch+0x1d8>)
 800d398:	e9cd 3400 	strd	r3, r4, [sp]
 800d39c:	f7fd fcd2 	bl	800ad44 <updateAllNodeWeight>
}
 800d3a0:	b002      	add	sp, #8
 800d3a2:	bd70      	pop	{r4, r5, r6, pc}
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d3a4:	4b45      	ldr	r3, [pc, #276]	; (800d4bc <updateRealSearch+0x1c4>)
 800d3a6:	eddf 5a47 	vldr	s11, [pc, #284]	; 800d4c4 <updateRealSearch+0x1cc>
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d3aa:	edd3 4a03 	vldr	s9, [r3, #12]
 800d3ae:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d3b2:	ed93 5a02 	vldr	s10, [r3, #8]
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d3b6:	ed9f 6a44 	vldr	s12, [pc, #272]	; 800d4c8 <updateRealSearch+0x1d0>
    	wall_dir[3] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d3ba:	edd3 6a01 	vldr	s13, [r3, #4]
 800d3be:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800d4c0 <updateRealSearch+0x1c8>
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d3c2:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800d3c6:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800d3ca:	ee67 7aa4 	vmul.f32	s15, s15, s9
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d3ce:	eeb4 5ae5 	vcmpe.f32	s10, s11
 800d3d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d3d6:	eef4 7ac6 	vcmpe.f32	s15, s12
 800d3da:	bfcc      	ite	gt
 800d3dc:	2001      	movgt	r0, #1
 800d3de:	2000      	movle	r0, #0
 800d3e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d3e4:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d3e8:	bfcc      	ite	gt
 800d3ea:	2101      	movgt	r1, #1
 800d3ec:	2100      	movle	r1, #0
 800d3ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3f2:	bfcc      	ite	gt
 800d3f4:	2201      	movgt	r2, #1
 800d3f6:	2200      	movle	r2, #0
        break;
 800d3f8:	2600      	movs	r6, #0
 800d3fa:	e7b8      	b.n	800d36e <updateRealSearch+0x76>
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d3fc:	4b2f      	ldr	r3, [pc, #188]	; (800d4bc <updateRealSearch+0x1c4>)
 800d3fe:	eddf 5a31 	vldr	s11, [pc, #196]	; 800d4c4 <updateRealSearch+0x1cc>
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d402:	edd3 4a03 	vldr	s9, [r3, #12]
 800d406:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d40a:	ed93 5a02 	vldr	s10, [r3, #8]
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d40e:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 800d4c8 <updateRealSearch+0x1d0>
    	wall_dir[2] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d412:	edd3 6a01 	vldr	s13, [r3, #4]
 800d416:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800d4c0 <updateRealSearch+0x1c8>
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d41a:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800d41e:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800d422:	ee67 7aa4 	vmul.f32	s15, s15, s9
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d426:	eeb4 5ae5 	vcmpe.f32	s10, s11
 800d42a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d42e:	eef4 7ac6 	vcmpe.f32	s15, s12
 800d432:	bfcc      	ite	gt
 800d434:	2601      	movgt	r6, #1
 800d436:	2600      	movle	r6, #0
 800d438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d43c:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d440:	bfcc      	ite	gt
 800d442:	2001      	movgt	r0, #1
 800d444:	2000      	movle	r0, #0
 800d446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d44a:	bfcc      	ite	gt
 800d44c:	2101      	movgt	r1, #1
 800d44e:	2100      	movle	r1, #0
        break;
 800d450:	2200      	movs	r2, #0
 800d452:	e78c      	b.n	800d36e <updateRealSearch+0x76>
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d454:	4b19      	ldr	r3, [pc, #100]	; (800d4bc <updateRealSearch+0x1c4>)
 800d456:	ed9f 5a1c 	vldr	s10, [pc, #112]	; 800d4c8 <updateRealSearch+0x1d0>
 800d45a:	edd3 4a03 	vldr	s9, [r3, #12]
 800d45e:	edd3 7a00 	vldr	s15, [r3]
    	wall_dir[1] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d462:	edd3 5a01 	vldr	s11, [r3, #4]
 800d466:	ed9f 6a16 	vldr	s12, [pc, #88]	; 800d4c0 <updateRealSearch+0x1c8>
    	wall_dir[3] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d46a:	edd3 6a02 	vldr	s13, [r3, #8]
 800d46e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800d4c4 <updateRealSearch+0x1cc>
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d472:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800d476:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800d47a:	ee67 7aa4 	vmul.f32	s15, s15, s9
        break;
 800d47e:	2100      	movs	r1, #0
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800d480:	eef4 7ac5 	vcmpe.f32	s15, s10
 800d484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[1] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800d488:	eef4 5ac6 	vcmpe.f32	s11, s12
 800d48c:	bfcc      	ite	gt
 800d48e:	2601      	movgt	r6, #1
 800d490:	460e      	movle	r6, r1
 800d492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800d496:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d49a:	bfcc      	ite	gt
 800d49c:	2001      	movgt	r0, #1
 800d49e:	4608      	movle	r0, r1
 800d4a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4a4:	bfcc      	ite	gt
 800d4a6:	2201      	movgt	r2, #1
 800d4a8:	460a      	movle	r2, r1
        break;
 800d4aa:	e760      	b.n	800d36e <updateRealSearch+0x76>
    switch (my_mouse.now.car)
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	4611      	mov	r1, r2
 800d4b0:	4610      	mov	r0, r2
 800d4b2:	4616      	mov	r6, r2
 800d4b4:	e75b      	b.n	800d36e <updateRealSearch+0x76>
 800d4b6:	bf00      	nop
 800d4b8:	200081f4 	.word	0x200081f4
 800d4bc:	200089c4 	.word	0x200089c4
 800d4c0:	42b40000 	.word	0x42b40000
 800d4c4:	42c80000 	.word	0x42c80000
 800d4c8:	42340000 	.word	0x42340000
 800d4cc:	200081fc 	.word	0x200081fc
 800d4d0:	200083a0 	.word	0x200083a0

0800d4d4 <getNextDirection>:
//
//
void getNextDirection(maze_node *my_maze, profile *Mouse, char turn_mode)
{
 800d4d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4d8:	460c      	mov	r4, r1
	//
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d4da:	2301      	movs	r3, #1
 800d4dc:	7a89      	ldrb	r1, [r1, #10]
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);

	//switch
		//
	AddVelocity = 0;
 800d4de:	4d6e      	ldr	r5, [pc, #440]	; (800d698 <getNextDirection+0x1c4>)
{
 800d4e0:	4616      	mov	r6, r2
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d4e2:	6922      	ldr	r2, [r4, #16]
{
 800d4e4:	4607      	mov	r7, r0
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d4e6:	f7fd fd4f 	bl	800af88 <getNextNode>
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);
 800d4ea:	f104 0114 	add.w	r1, r4, #20
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800d4ee:	4602      	mov	r2, r0
 800d4f0:	61e0      	str	r0, [r4, #28]
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);
 800d4f2:	f104 0008 	add.w	r0, r4, #8
 800d4f6:	f7fd ffb5 	bl	800b464 <getNextState>
	//2
	_Bool accel_or_not = false;
	int accel_or_decel = 0;
	switch(Mouse->next.dir)
 800d4fa:	7de3      	ldrb	r3, [r4, #23]
	AddVelocity = 0;
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	602a      	str	r2, [r5, #0]
	switch(Mouse->next.dir)
 800d500:	2b05      	cmp	r3, #5
 800d502:	d863      	bhi.n	800d5cc <getNextDirection+0xf8>
 800d504:	e8df f003 	tbb	[pc, r3]
 800d508:	2d55240f 	.word	0x2d55240f
 800d50c:	0348      	.short	0x0348
		Calc = SearchOrFast;
		TurnLeft(turn_mode);
		break;
	case left:
		//
		Calc = SearchOrFast;
 800d50e:	4a63      	ldr	r2, [pc, #396]	; (800d69c <getNextDirection+0x1c8>)
 800d510:	4b63      	ldr	r3, [pc, #396]	; (800d6a0 <getNextDirection+0x1cc>)
 800d512:	6812      	ldr	r2, [r2, #0]
 800d514:	601a      	str	r2, [r3, #0]
		ChangeLED(4);
 800d516:	2004      	movs	r0, #4
 800d518:	f000 fc62 	bl	800dde0 <ChangeLED>
		TurnLeft(turn_mode);
 800d51c:	4630      	mov	r0, r6
		break;
	}

}
 800d51e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		TurnLeft(turn_mode);
 800d522:	f7fc bc23 	b.w	8009d6c <TurnLeft>
		accel_or_not = judgeAccelorNot(my_maze, Mouse->next.car, Mouse->next.node);
 800d526:	4638      	mov	r0, r7
 800d528:	69e2      	ldr	r2, [r4, #28]
 800d52a:	7da1      	ldrb	r1, [r4, #22]
 800d52c:	f7fd feb6 	bl	800b29c <judgeAccelorNot>
			if(VelocityMax == true)
 800d530:	4b5c      	ldr	r3, [pc, #368]	; (800d6a4 <getNextDirection+0x1d0>)
 800d532:	781b      	ldrb	r3, [r3, #0]
		if(accel_or_not == true) //.
 800d534:	2800      	cmp	r0, #0
 800d536:	d04b      	beq.n	800d5d0 <getNextDirection+0xfc>
			if(VelocityMax == true)
 800d538:	2b00      	cmp	r3, #0
 800d53a:	f000 80a3 	beq.w	800d684 <getNextDirection+0x1b0>
				AddVelocity = 245;
 800d53e:	4b5a      	ldr	r3, [pc, #360]	; (800d6a8 <getNextDirection+0x1d4>)
 800d540:	602b      	str	r3, [r5, #0]
				ChangeLED(0);
 800d542:	2000      	movs	r0, #0
 800d544:	f000 fc4c 	bl	800dde0 <ChangeLED>
 800d548:	edd5 7a00 	vldr	s15, [r5]
				accel_or_decel = 0; //
 800d54c:	2000      	movs	r0, #0
 800d54e:	e04b      	b.n	800d5e8 <getNextDirection+0x114>
		Calc = SearchOrFast;
 800d550:	4a52      	ldr	r2, [pc, #328]	; (800d69c <getNextDirection+0x1c8>)
 800d552:	4b53      	ldr	r3, [pc, #332]	; (800d6a0 <getNextDirection+0x1cc>)
 800d554:	6812      	ldr	r2, [r2, #0]
 800d556:	601a      	str	r2, [r3, #0]
		TurnRight(turn_mode);
 800d558:	4630      	mov	r0, r6
}
 800d55a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		TurnRight(turn_mode);
 800d55e:	f7fc bbc7 	b.w	8009cf0 <TurnRight>
		Calc = 1;//1
 800d562:	f8df 813c 	ldr.w	r8, [pc, #316]	; 800d6a0 <getNextDirection+0x1cc>
 800d566:	2601      	movs	r6, #1
 800d568:	f8c8 6000 	str.w	r6, [r8]
		GoBack();
 800d56c:	f7fc fc3a 	bl	8009de4 <GoBack>
				accel_or_not = judgeAccelorNot(my_maze, Mouse->next.car, Mouse->next.node);
 800d570:	4638      	mov	r0, r7
 800d572:	69e2      	ldr	r2, [r4, #28]
 800d574:	7da1      	ldrb	r1, [r4, #22]
 800d576:	f7fd fe91 	bl	800b29c <judgeAccelorNot>
					if(VelocityMax == true)
 800d57a:	4b4a      	ldr	r3, [pc, #296]	; (800d6a4 <getNextDirection+0x1d0>)
 800d57c:	781b      	ldrb	r3, [r3, #0]
				if(accel_or_not == true) //.
 800d57e:	2800      	cmp	r0, #0
 800d580:	d041      	beq.n	800d606 <getNextDirection+0x132>
					if(VelocityMax == true)
 800d582:	2b00      	cmp	r3, #0
 800d584:	d075      	beq.n	800d672 <getNextDirection+0x19e>
						AddVelocity = 245;
 800d586:	4b48      	ldr	r3, [pc, #288]	; (800d6a8 <getNextDirection+0x1d4>)
 800d588:	602b      	str	r3, [r5, #0]
						ChangeLED(0);
 800d58a:	2000      	movs	r0, #0
 800d58c:	f000 fc28 	bl	800dde0 <ChangeLED>
 800d590:	edd5 7a00 	vldr	s15, [r5]
						accel_or_decel = 0; //
 800d594:	2000      	movs	r0, #0
 800d596:	e041      	b.n	800d61c <getNextDirection+0x148>
		Calc = 1;//1
 800d598:	4c41      	ldr	r4, [pc, #260]	; (800d6a0 <getNextDirection+0x1cc>)
 800d59a:	2301      	movs	r3, #1
 800d59c:	6023      	str	r3, [r4, #0]
		GoBack();
 800d59e:	f7fc fc21 	bl	8009de4 <GoBack>
		Calc = SearchOrFast;
 800d5a2:	4b3e      	ldr	r3, [pc, #248]	; (800d69c <getNextDirection+0x1c8>)
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	6023      	str	r3, [r4, #0]
		TurnLeft(turn_mode);
 800d5a8:	4630      	mov	r0, r6
}
 800d5aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		TurnLeft(turn_mode);
 800d5ae:	f7fc bbdd 	b.w	8009d6c <TurnLeft>
		Calc = 1;//1
 800d5b2:	4c3b      	ldr	r4, [pc, #236]	; (800d6a0 <getNextDirection+0x1cc>)
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	6023      	str	r3, [r4, #0]
		GoBack();
 800d5b8:	f7fc fc14 	bl	8009de4 <GoBack>
		Calc = SearchOrFast;
 800d5bc:	4b37      	ldr	r3, [pc, #220]	; (800d69c <getNextDirection+0x1c8>)
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	6023      	str	r3, [r4, #0]
		TurnRight(turn_mode);
 800d5c2:	4630      	mov	r0, r6
}
 800d5c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		TurnRight(turn_mode);
 800d5c8:	f7fc bb92 	b.w	8009cf0 <TurnRight>
}
 800d5cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if(VelocityMax == true)
 800d5d0:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d13e      	bne.n	800d656 <getNextDirection+0x182>
				AddVelocity = 0;
 800d5d8:	2300      	movs	r3, #0
				ChangeLED(2);
 800d5da:	2002      	movs	r0, #2
				AddVelocity = 0;
 800d5dc:	602b      	str	r3, [r5, #0]
				ChangeLED(2);
 800d5de:	f000 fbff 	bl	800dde0 <ChangeLED>
 800d5e2:	edd5 7a00 	vldr	s15, [r5]
				accel_or_decel = 0; //
 800d5e6:	4620      	mov	r0, r4
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800d5e8:	4b30      	ldr	r3, [pc, #192]	; (800d6ac <getNextDirection+0x1d8>)
		Calc = SearchOrFast;
 800d5ea:	4a2c      	ldr	r2, [pc, #176]	; (800d69c <getNextDirection+0x1c8>)
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800d5ec:	edd3 0a00 	vldr	s1, [r3]
		Calc = SearchOrFast;
 800d5f0:	4b2b      	ldr	r3, [pc, #172]	; (800d6a0 <getNextDirection+0x1cc>)
 800d5f2:	6812      	ldr	r2, [r2, #0]
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800d5f4:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 800d6b0 <getNextDirection+0x1dc>
		Calc = SearchOrFast;
 800d5f8:	601a      	str	r2, [r3, #0]
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800d5fa:	ee77 0aa0 	vadd.f32	s1, s15, s1
}
 800d5fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800d602:	f7fc ba49 	b.w	8009a98 <GoStraight>
					if(VelocityMax == true)
 800d606:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 800d60a:	b9b3      	cbnz	r3, 800d63a <getNextDirection+0x166>
						AddVelocity = 0;
 800d60c:	2300      	movs	r3, #0
						ChangeLED(2);
 800d60e:	2002      	movs	r0, #2
						AddVelocity = 0;
 800d610:	602b      	str	r3, [r5, #0]
						ChangeLED(2);
 800d612:	f000 fbe5 	bl	800dde0 <ChangeLED>
 800d616:	edd5 7a00 	vldr	s15, [r5]
						accel_or_decel = 0; //
 800d61a:	4630      	mov	r0, r6
		GoStraight(90, ExploreVelocity +AddVelocity, accel_or_decel);
 800d61c:	4a23      	ldr	r2, [pc, #140]	; (800d6ac <getNextDirection+0x1d8>)
		Calc = SearchOrFast;
 800d61e:	4b1f      	ldr	r3, [pc, #124]	; (800d69c <getNextDirection+0x1c8>)
		GoStraight(90, ExploreVelocity +AddVelocity, accel_or_decel);
 800d620:	edd2 0a00 	vldr	s1, [r2]
		Calc = SearchOrFast;
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	f8c8 3000 	str.w	r3, [r8]
		GoStraight(90, ExploreVelocity +AddVelocity, accel_or_decel);
 800d62a:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800d6b0 <getNextDirection+0x1dc>
 800d62e:	ee77 0aa0 	vadd.f32	s1, s15, s1
}
 800d632:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		GoStraight(90, ExploreVelocity +AddVelocity, accel_or_decel);
 800d636:	f7fc ba2f 	b.w	8009a98 <GoStraight>
						ChangeLED(cnt);
 800d63a:	4c1e      	ldr	r4, [pc, #120]	; (800d6b4 <getNextDirection+0x1e0>)
 800d63c:	6820      	ldr	r0, [r4, #0]
 800d63e:	f000 fbcf 	bl	800dde0 <ChangeLED>
						cnt += 2;
 800d642:	6823      	ldr	r3, [r4, #0]
						AddVelocity = 0;
 800d644:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800d6b8 <getNextDirection+0x1e4>
						cnt += 2;
 800d648:	3302      	adds	r3, #2
 800d64a:	6023      	str	r3, [r4, #0]
						AddVelocity = 0;
 800d64c:	edc5 7a00 	vstr	s15, [r5]
						accel_or_decel = -1; //
 800d650:	f04f 30ff 	mov.w	r0, #4294967295
 800d654:	e7e2      	b.n	800d61c <getNextDirection+0x148>
				ChangeLED(cnt);
 800d656:	4c19      	ldr	r4, [pc, #100]	; (800d6bc <getNextDirection+0x1e8>)
 800d658:	6820      	ldr	r0, [r4, #0]
 800d65a:	f000 fbc1 	bl	800dde0 <ChangeLED>
				cnt += 2;
 800d65e:	6823      	ldr	r3, [r4, #0]
				AddVelocity = 0;
 800d660:	eddf 7a15 	vldr	s15, [pc, #84]	; 800d6b8 <getNextDirection+0x1e4>
				cnt += 2;
 800d664:	3302      	adds	r3, #2
 800d666:	6023      	str	r3, [r4, #0]
				AddVelocity = 0;
 800d668:	edc5 7a00 	vstr	s15, [r5]
				accel_or_decel = -1; //
 800d66c:	f04f 30ff 	mov.w	r0, #4294967295
 800d670:	e7ba      	b.n	800d5e8 <getNextDirection+0x114>
						AddVelocity = 245;
 800d672:	4b0d      	ldr	r3, [pc, #52]	; (800d6a8 <getNextDirection+0x1d4>)
 800d674:	602b      	str	r3, [r5, #0]
						ChangeLED(7);
 800d676:	2007      	movs	r0, #7
 800d678:	f000 fbb2 	bl	800dde0 <ChangeLED>
						accel_or_decel = 1; //
 800d67c:	4630      	mov	r0, r6
 800d67e:	edd5 7a00 	vldr	s15, [r5]
 800d682:	e7cb      	b.n	800d61c <getNextDirection+0x148>
				AddVelocity = 245;
 800d684:	4b08      	ldr	r3, [pc, #32]	; (800d6a8 <getNextDirection+0x1d4>)
 800d686:	602b      	str	r3, [r5, #0]
				ChangeLED(7);
 800d688:	2007      	movs	r0, #7
 800d68a:	f000 fba9 	bl	800dde0 <ChangeLED>
 800d68e:	edd5 7a00 	vldr	s15, [r5]
				accel_or_decel = 1; //
 800d692:	2001      	movs	r0, #1
 800d694:	e7a8      	b.n	800d5e8 <getNextDirection+0x114>
 800d696:	bf00      	nop
 800d698:	20008960 	.word	0x20008960
 800d69c:	20008bf0 	.word	0x20008bf0
 800d6a0:	20008bf4 	.word	0x20008bf4
 800d6a4:	20008a76 	.word	0x20008a76
 800d6a8:	43750000 	.word	0x43750000
 800d6ac:	20008a78 	.word	0x20008a78
 800d6b0:	42b40000 	.word	0x42b40000
 800d6b4:	2000002c 	.word	0x2000002c
 800d6b8:	00000000 	.word	0x00000000
 800d6bc:	20000028 	.word	0x20000028

0800d6c0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800d6c0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d6c2:	1e16      	subs	r6, r2, #0
 800d6c4:	dd07      	ble.n	800d6d6 <_read+0x16>
 800d6c6:	460c      	mov	r4, r1
 800d6c8:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800d6ca:	f7ff f803 	bl	800c6d4 <__io_getchar>
 800d6ce:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d6d2:	42a5      	cmp	r5, r4
 800d6d4:	d1f9      	bne.n	800d6ca <_read+0xa>
	}

return len;
}
 800d6d6:	4630      	mov	r0, r6
 800d6d8:	bd70      	pop	{r4, r5, r6, pc}
 800d6da:	bf00      	nop

0800d6dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800d6dc:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d6de:	1e16      	subs	r6, r2, #0
 800d6e0:	dd07      	ble.n	800d6f2 <_write+0x16>
 800d6e2:	460c      	mov	r4, r1
 800d6e4:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800d6e6:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d6ea:	f7fe ffe1 	bl	800c6b0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d6ee:	42a5      	cmp	r5, r4
 800d6f0:	d1f9      	bne.n	800d6e6 <_write+0xa>
	}
	return len;
}
 800d6f2:	4630      	mov	r0, r6
 800d6f4:	bd70      	pop	{r4, r5, r6, pc}
 800d6f6:	bf00      	nop

0800d6f8 <_close>:

int _close(int file)
{
	return -1;
}
 800d6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d6fc:	4770      	bx	lr
 800d6fe:	bf00      	nop

0800d700 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800d700:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d704:	604b      	str	r3, [r1, #4]
	return 0;
}
 800d706:	2000      	movs	r0, #0
 800d708:	4770      	bx	lr
 800d70a:	bf00      	nop

0800d70c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800d70c:	2001      	movs	r0, #1
 800d70e:	4770      	bx	lr

0800d710 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800d710:	2000      	movs	r0, #0
 800d712:	4770      	bx	lr

0800d714 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800d714:	490c      	ldr	r1, [pc, #48]	; (800d748 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800d716:	4a0d      	ldr	r2, [pc, #52]	; (800d74c <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 800d718:	680b      	ldr	r3, [r1, #0]
{
 800d71a:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800d71c:	4c0c      	ldr	r4, [pc, #48]	; (800d750 <_sbrk+0x3c>)
 800d71e:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800d720:	b12b      	cbz	r3, 800d72e <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800d722:	4418      	add	r0, r3
 800d724:	4290      	cmp	r0, r2
 800d726:	d807      	bhi.n	800d738 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800d728:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800d72a:	4618      	mov	r0, r3
 800d72c:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800d72e:	4b09      	ldr	r3, [pc, #36]	; (800d754 <_sbrk+0x40>)
 800d730:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800d732:	4418      	add	r0, r3
 800d734:	4290      	cmp	r0, r2
 800d736:	d9f7      	bls.n	800d728 <_sbrk+0x14>
    errno = ENOMEM;
 800d738:	f006 faf8 	bl	8013d2c <__errno>
 800d73c:	230c      	movs	r3, #12
 800d73e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800d740:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d744:	4618      	mov	r0, r3
 800d746:	bd10      	pop	{r4, pc}
 800d748:	20007f44 	.word	0x20007f44
 800d74c:	20020000 	.word	0x20020000
 800d750:	00000400 	.word	0x00000400
 800d754:	20008f20 	.word	0x20008f20

0800d758 <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800d758:	b580      	push	{r7, lr}
 800d75a:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800d75c:	2203      	movs	r2, #3
 800d75e:	490a      	ldr	r1, [pc, #40]	; (800d788 <ADCStart+0x30>)
 800d760:	480a      	ldr	r0, [pc, #40]	; (800d78c <ADCStart+0x34>)
 800d762:	f001 fb57 	bl	800ee14 <HAL_ADC_Start_DMA>
 800d766:	4603      	mov	r3, r0
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d001      	beq.n	800d770 <ADCStart+0x18>
	{
		Error_Handler();
 800d76c:	f7ff f9f4 	bl	800cb58 <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800d770:	2202      	movs	r2, #2
 800d772:	4907      	ldr	r1, [pc, #28]	; (800d790 <ADCStart+0x38>)
 800d774:	4807      	ldr	r0, [pc, #28]	; (800d794 <ADCStart+0x3c>)
 800d776:	f001 fb4d 	bl	800ee14 <HAL_ADC_Start_DMA>
 800d77a:	4603      	mov	r3, r0
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d001      	beq.n	800d784 <ADCStart+0x2c>
	{
		Error_Handler();
 800d780:	f7ff f9ea 	bl	800cb58 <Error_Handler>
	}

}
 800d784:	bf00      	nop
 800d786:	bd80      	pop	{r7, pc}
 800d788:	20007fc8 	.word	0x20007fc8
 800d78c:	20008d58 	.word	0x20008d58
 800d790:	20007fd4 	.word	0x20007fd4
 800d794:	20008c78 	.word	0x20008c78

0800d798 <ADCStop>:
void ADCStop()
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	af00      	add	r7, sp, #0
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800d79c:	480e      	ldr	r0, [pc, #56]	; (800d7d8 <ADCStop+0x40>)
 800d79e:	f001 fc2b 	bl	800eff8 <HAL_ADC_Stop_DMA>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d007      	beq.n	800d7b8 <ADCStop+0x20>
	{
		printf("\r\n");
 800d7a8:	480c      	ldr	r0, [pc, #48]	; (800d7dc <ADCStop+0x44>)
 800d7aa:	f008 f887 	bl	80158bc <puts>
		Error_Handler();
 800d7ae:	f7ff f9d3 	bl	800cb58 <Error_Handler>
		printf("\r\n");
 800d7b2:	480b      	ldr	r0, [pc, #44]	; (800d7e0 <ADCStop+0x48>)
 800d7b4:	f008 f882 	bl	80158bc <puts>
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800d7b8:	480a      	ldr	r0, [pc, #40]	; (800d7e4 <ADCStop+0x4c>)
 800d7ba:	f001 fc1d 	bl	800eff8 <HAL_ADC_Stop_DMA>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d007      	beq.n	800d7d4 <ADCStop+0x3c>
	{
		printf("\r\n");
 800d7c4:	4808      	ldr	r0, [pc, #32]	; (800d7e8 <ADCStop+0x50>)
 800d7c6:	f008 f879 	bl	80158bc <puts>
		Error_Handler();
 800d7ca:	f7ff f9c5 	bl	800cb58 <Error_Handler>
		printf("\r\n");
 800d7ce:	4807      	ldr	r0, [pc, #28]	; (800d7ec <ADCStop+0x54>)
 800d7d0:	f008 f874 	bl	80158bc <puts>
	}
}
 800d7d4:	bf00      	nop
 800d7d6:	bd80      	pop	{r7, pc}
 800d7d8:	20008d58 	.word	0x20008d58
 800d7dc:	08019128 	.word	0x08019128
 800d7e0:	08019130 	.word	0x08019130
 800d7e4:	20008c78 	.word	0x20008c78
 800d7e8:	08019138 	.word	0x08019138
 800d7ec:	08019140 	.word	0x08019140

0800d7f0 <FLASH_Unlock>:
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
 800d7f0:	b480      	push	{r7}
 800d7f2:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 800d7f4:	4b05      	ldr	r3, [pc, #20]	; (800d80c <FLASH_Unlock+0x1c>)
 800d7f6:	4a06      	ldr	r2, [pc, #24]	; (800d810 <FLASH_Unlock+0x20>)
 800d7f8:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d7fa:	4b04      	ldr	r3, [pc, #16]	; (800d80c <FLASH_Unlock+0x1c>)
 800d7fc:	4a05      	ldr	r2, [pc, #20]	; (800d814 <FLASH_Unlock+0x24>)
 800d7fe:	605a      	str	r2, [r3, #4]
}
 800d800:	bf00      	nop
 800d802:	46bd      	mov	sp, r7
 800d804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d808:	4770      	bx	lr
 800d80a:	bf00      	nop
 800d80c:	40023c00 	.word	0x40023c00
 800d810:	45670123 	.word	0x45670123
 800d814:	cdef89ab 	.word	0xcdef89ab

0800d818 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 800d818:	b480      	push	{r7}
 800d81a:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800d81c:	4b05      	ldr	r3, [pc, #20]	; (800d834 <FLASH_Lock+0x1c>)
 800d81e:	691b      	ldr	r3, [r3, #16]
 800d820:	4a04      	ldr	r2, [pc, #16]	; (800d834 <FLASH_Lock+0x1c>)
 800d822:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d826:	6113      	str	r3, [r2, #16]

}
 800d828:	bf00      	nop
 800d82a:	46bd      	mov	sp, r7
 800d82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d830:	4770      	bx	lr
 800d832:	bf00      	nop
 800d834:	40023c00 	.word	0x40023c00

0800d838 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800d838:	b480      	push	{r7}
 800d83a:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d83c:	bf00      	nop
 800d83e:	4b05      	ldr	r3, [pc, #20]	; (800d854 <FLASH_WaitBusy+0x1c>)
 800d840:	68db      	ldr	r3, [r3, #12]
 800d842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d846:	2b00      	cmp	r3, #0
 800d848:	d1f9      	bne.n	800d83e <FLASH_WaitBusy+0x6>
}
 800d84a:	bf00      	nop
 800d84c:	46bd      	mov	sp, r7
 800d84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d852:	4770      	bx	lr
 800d854:	40023c00 	.word	0x40023c00

0800d858 <FLASH_Write_Word>:

	FLASH_Lock();
}

void FLASH_Write_Word(uint32_t address, uint32_t data)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b082      	sub	sp, #8
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
 800d860:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800d862:	f7ff ffc5 	bl	800d7f0 <FLASH_Unlock>

	FLASH_WaitBusy();
 800d866:	f7ff ffe7 	bl	800d838 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d86a:	4b0e      	ldr	r3, [pc, #56]	; (800d8a4 <FLASH_Write_Word+0x4c>)
 800d86c:	691b      	ldr	r3, [r3, #16]
 800d86e:	4a0d      	ldr	r2, [pc, #52]	; (800d8a4 <FLASH_Write_Word+0x4c>)
 800d870:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d874:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d876:	4b0b      	ldr	r3, [pc, #44]	; (800d8a4 <FLASH_Write_Word+0x4c>)
 800d878:	691b      	ldr	r3, [r3, #16]
 800d87a:	4a0a      	ldr	r2, [pc, #40]	; (800d8a4 <FLASH_Write_Word+0x4c>)
 800d87c:	f043 0301 	orr.w	r3, r3, #1
 800d880:	6113      	str	r3, [r2, #16]

	*(__IO uint32_t*)address = data;
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	683a      	ldr	r2, [r7, #0]
 800d886:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800d888:	f7ff ffd6 	bl	800d838 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800d88c:	4b05      	ldr	r3, [pc, #20]	; (800d8a4 <FLASH_Write_Word+0x4c>)
 800d88e:	691b      	ldr	r3, [r3, #16]
 800d890:	4a04      	ldr	r2, [pc, #16]	; (800d8a4 <FLASH_Write_Word+0x4c>)
 800d892:	f023 0301 	bic.w	r3, r3, #1
 800d896:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800d898:	f7ff ffbe 	bl	800d818 <FLASH_Lock>
}
 800d89c:	bf00      	nop
 800d89e:	3708      	adds	r7, #8
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	bd80      	pop	{r7, pc}
 800d8a4:	40023c00 	.word	0x40023c00

0800d8a8 <FLASH_Read_Word>:
void FLASH_Read_Word(uint32_t address, uint32_t * data)
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b082      	sub	sp, #8
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
 800d8b0:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800d8b2:	f7ff ff9d 	bl	800d7f0 <FLASH_Unlock>

	FLASH_WaitBusy();
 800d8b6:	f7ff ffbf 	bl	800d838 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d8ba:	4b0f      	ldr	r3, [pc, #60]	; (800d8f8 <FLASH_Read_Word+0x50>)
 800d8bc:	691b      	ldr	r3, [r3, #16]
 800d8be:	4a0e      	ldr	r2, [pc, #56]	; (800d8f8 <FLASH_Read_Word+0x50>)
 800d8c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d8c4:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d8c6:	4b0c      	ldr	r3, [pc, #48]	; (800d8f8 <FLASH_Read_Word+0x50>)
 800d8c8:	691b      	ldr	r3, [r3, #16]
 800d8ca:	4a0b      	ldr	r2, [pc, #44]	; (800d8f8 <FLASH_Read_Word+0x50>)
 800d8cc:	f043 0301 	orr.w	r3, r3, #1
 800d8d0:	6113      	str	r3, [r2, #16]

	* data = *(__IO uint32_t*)address;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681a      	ldr	r2, [r3, #0]
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800d8da:	f7ff ffad 	bl	800d838 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800d8de:	4b06      	ldr	r3, [pc, #24]	; (800d8f8 <FLASH_Read_Word+0x50>)
 800d8e0:	691b      	ldr	r3, [r3, #16]
 800d8e2:	4a05      	ldr	r2, [pc, #20]	; (800d8f8 <FLASH_Read_Word+0x50>)
 800d8e4:	f023 0301 	bic.w	r3, r3, #1
 800d8e8:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800d8ea:	f7ff ff95 	bl	800d818 <FLASH_Lock>
}
 800d8ee:	bf00      	nop
 800d8f0:	3708      	adds	r7, #8
 800d8f2:	46bd      	mov	sp, r7
 800d8f4:	bd80      	pop	{r7, pc}
 800d8f6:	bf00      	nop
 800d8f8:	40023c00 	.word	0x40023c00

0800d8fc <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b082      	sub	sp, #8
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
 800d904:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 800d908:	f7ff ff72 	bl	800d7f0 <FLASH_Unlock>

	FLASH_WaitBusy();
 800d90c:	f7ff ff94 	bl	800d838 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d910:	4b0e      	ldr	r3, [pc, #56]	; (800d94c <FLASH_Write_Word_F+0x50>)
 800d912:	691b      	ldr	r3, [r3, #16]
 800d914:	4a0d      	ldr	r2, [pc, #52]	; (800d94c <FLASH_Write_Word_F+0x50>)
 800d916:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d91a:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d91c:	4b0b      	ldr	r3, [pc, #44]	; (800d94c <FLASH_Write_Word_F+0x50>)
 800d91e:	691b      	ldr	r3, [r3, #16]
 800d920:	4a0a      	ldr	r2, [pc, #40]	; (800d94c <FLASH_Write_Word_F+0x50>)
 800d922:	f043 0301 	orr.w	r3, r3, #1
 800d926:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	683a      	ldr	r2, [r7, #0]
 800d92c:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800d92e:	f7ff ff83 	bl	800d838 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800d932:	4b06      	ldr	r3, [pc, #24]	; (800d94c <FLASH_Write_Word_F+0x50>)
 800d934:	691b      	ldr	r3, [r3, #16]
 800d936:	4a05      	ldr	r2, [pc, #20]	; (800d94c <FLASH_Write_Word_F+0x50>)
 800d938:	f023 0301 	bic.w	r3, r3, #1
 800d93c:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800d93e:	f7ff ff6b 	bl	800d818 <FLASH_Lock>
}
 800d942:	bf00      	nop
 800d944:	3708      	adds	r7, #8
 800d946:	46bd      	mov	sp, r7
 800d948:	bd80      	pop	{r7, pc}
 800d94a:	bf00      	nop
 800d94c:	40023c00 	.word	0x40023c00

0800d950 <FLASH_Read_Word_F>:
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800d950:	b580      	push	{r7, lr}
 800d952:	b082      	sub	sp, #8
 800d954:	af00      	add	r7, sp, #0
 800d956:	6078      	str	r0, [r7, #4]
 800d958:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800d95a:	f7ff ff49 	bl	800d7f0 <FLASH_Unlock>

	FLASH_WaitBusy();
 800d95e:	f7ff ff6b 	bl	800d838 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d962:	4b0f      	ldr	r3, [pc, #60]	; (800d9a0 <FLASH_Read_Word_F+0x50>)
 800d964:	691b      	ldr	r3, [r3, #16]
 800d966:	4a0e      	ldr	r2, [pc, #56]	; (800d9a0 <FLASH_Read_Word_F+0x50>)
 800d968:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d96c:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d96e:	4b0c      	ldr	r3, [pc, #48]	; (800d9a0 <FLASH_Read_Word_F+0x50>)
 800d970:	691b      	ldr	r3, [r3, #16]
 800d972:	4a0b      	ldr	r2, [pc, #44]	; (800d9a0 <FLASH_Read_Word_F+0x50>)
 800d974:	f043 0301 	orr.w	r3, r3, #1
 800d978:	6113      	str	r3, [r2, #16]

	* data = *(__IO float*)address;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681a      	ldr	r2, [r3, #0]
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800d982:	f7ff ff59 	bl	800d838 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800d986:	4b06      	ldr	r3, [pc, #24]	; (800d9a0 <FLASH_Read_Word_F+0x50>)
 800d988:	691b      	ldr	r3, [r3, #16]
 800d98a:	4a05      	ldr	r2, [pc, #20]	; (800d9a0 <FLASH_Read_Word_F+0x50>)
 800d98c:	f023 0301 	bic.w	r3, r3, #1
 800d990:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800d992:	f7ff ff41 	bl	800d818 <FLASH_Lock>
}
 800d996:	bf00      	nop
 800d998:	3708      	adds	r7, #8
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}
 800d99e:	bf00      	nop
 800d9a0:	40023c00 	.word	0x40023c00

0800d9a4 <Flash_clear_sector1>:
//char _backup_flash_start_3;
//char _backup_flash_start_11;
// 

bool Flash_clear_sector1()// Flashsectoe1
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b088      	sub	sp, #32
 800d9a8:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800d9aa:	f002 fb1d 	bl	800ffe8 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_1;
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d9b6:	2302      	movs	r3, #2
 800d9b8:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d9be:	1d3a      	adds	r2, r7, #4
 800d9c0:	f107 0308 	add.w	r3, r7, #8
 800d9c4:	4611      	mov	r1, r2
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f002 fbd6 	bl	8010178 <HAL_FLASHEx_Erase>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 800d9d0:	f002 fb2c 	bl	801002c <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800d9d4:	7ffb      	ldrb	r3, [r7, #31]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d105      	bne.n	800d9e6 <Flash_clear_sector1+0x42>
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9e0:	d101      	bne.n	800d9e6 <Flash_clear_sector1+0x42>
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	e000      	b.n	800d9e8 <Flash_clear_sector1+0x44>
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	f003 0301 	and.w	r3, r3, #1
 800d9ec:	b2db      	uxtb	r3, r3
}
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	3720      	adds	r7, #32
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	bd80      	pop	{r7, pc}

0800d9f6 <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800d9f6:	b580      	push	{r7, lr}
 800d9f8:	b088      	sub	sp, #32
 800d9fa:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800d9fc:	f002 faf4 	bl	800ffe8 <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800da00:	2300      	movs	r3, #0
 800da02:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800da04:	2309      	movs	r3, #9
 800da06:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800da08:	2302      	movs	r3, #2
 800da0a:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800da0c:	2301      	movs	r3, #1
 800da0e:	617b      	str	r3, [r7, #20]

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800da10:	1d3a      	adds	r2, r7, #4
 800da12:	f107 0308 	add.w	r3, r7, #8
 800da16:	4611      	mov	r1, r2
 800da18:	4618      	mov	r0, r3
 800da1a:	f002 fbad 	bl	8010178 <HAL_FLASHEx_Erase>
 800da1e:	4603      	mov	r3, r0
 800da20:	77fb      	strb	r3, [r7, #31]

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800da22:	f002 fb03 	bl	801002c <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800da26:	7ffb      	ldrb	r3, [r7, #31]
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d105      	bne.n	800da38 <Flash_clear_sector9+0x42>
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da32:	d101      	bne.n	800da38 <Flash_clear_sector9+0x42>
 800da34:	2301      	movs	r3, #1
 800da36:	e000      	b.n	800da3a <Flash_clear_sector9+0x44>
 800da38:	2300      	movs	r3, #0
 800da3a:	f003 0301 	and.w	r3, r3, #1
 800da3e:	b2db      	uxtb	r3, r3
}
 800da40:	4618      	mov	r0, r3
 800da42:	3720      	adds	r7, #32
 800da44:	46bd      	mov	sp, r7
 800da46:	bd80      	pop	{r7, pc}

0800da48 <compare_num>:
}


int compare_num(const void * n1, const void * n2)
{
	if (*(int16_t *)n1 > *(int16_t *)n2)
 800da48:	f9b0 2000 	ldrsh.w	r2, [r0]
 800da4c:	f9b1 3000 	ldrsh.w	r3, [r1]
 800da50:	429a      	cmp	r2, r3
 800da52:	dc04      	bgt.n	800da5e <compare_num+0x16>
	{
		return 1;
	}
	else if (*(int16_t *)n1 < *(int16_t *)n2)
 800da54:	bfb4      	ite	lt
 800da56:	f04f 30ff 	movlt.w	r0, #4294967295
 800da5a:	2000      	movge	r0, #0
 800da5c:	4770      	bx	lr
		return 1;
 800da5e:	2001      	movs	r0, #1
	}
	else
	{
		return 0;
	}
}
 800da60:	4770      	bx	lr
 800da62:	bf00      	nop

0800da64 <ReadIMU>:
inline float ReadIMU(uint8_t a, uint8_t b) {
 800da64:	b570      	push	{r4, r5, r6, lr}
	CS_RESET;
 800da66:	4c23      	ldr	r4, [pc, #140]	; (800daf4 <ReadIMU+0x90>)
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800da68:	4d23      	ldr	r5, [pc, #140]	; (800daf8 <ReadIMU+0x94>)
inline float ReadIMU(uint8_t a, uint8_t b) {
 800da6a:	b082      	sub	sp, #8
	ret2 = ret[1] | 0x80;
 800da6c:	f061 037f 	orn	r3, r1, #127	; 0x7f
	ret1 = ret[0] | 0x80;
 800da70:	f060 067f 	orn	r6, r0, #127	; 0x7f
	CS_RESET;
 800da74:	2200      	movs	r2, #0
 800da76:	4620      	mov	r0, r4
 800da78:	2104      	movs	r1, #4
	ret2 = ret[1] | 0x80;
 800da7a:	f88d 3005 	strb.w	r3, [sp, #5]
	ret1 = ret[0] | 0x80;
 800da7e:	f88d 6004 	strb.w	r6, [sp, #4]
	CS_RESET;
 800da82:	f002 fe35 	bl	80106f0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800da86:	a901      	add	r1, sp, #4
 800da88:	4628      	mov	r0, r5
 800da8a:	2364      	movs	r3, #100	; 0x64
 800da8c:	2201      	movs	r2, #1
 800da8e:	f003 fb27 	bl	80110e0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val1,1,100);
 800da92:	2364      	movs	r3, #100	; 0x64
 800da94:	f10d 0106 	add.w	r1, sp, #6
 800da98:	4628      	mov	r0, r5
 800da9a:	2201      	movs	r2, #1
 800da9c:	f003 fc54 	bl	8011348 <HAL_SPI_Receive>
	CS_SET;
 800daa0:	4620      	mov	r0, r4
 800daa2:	2201      	movs	r2, #1
 800daa4:	2104      	movs	r1, #4
 800daa6:	f002 fe23 	bl	80106f0 <HAL_GPIO_WritePin>
	CS_RESET;
 800daaa:	4620      	mov	r0, r4
 800daac:	2200      	movs	r2, #0
 800daae:	2104      	movs	r1, #4
 800dab0:	f002 fe1e 	bl	80106f0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800dab4:	f10d 0105 	add.w	r1, sp, #5
 800dab8:	4628      	mov	r0, r5
 800daba:	2364      	movs	r3, #100	; 0x64
 800dabc:	2201      	movs	r2, #1
 800dabe:	f003 fb0f 	bl	80110e0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val2,1,100);
 800dac2:	2364      	movs	r3, #100	; 0x64
 800dac4:	f10d 0107 	add.w	r1, sp, #7
 800dac8:	4628      	mov	r0, r5
 800daca:	2201      	movs	r2, #1
 800dacc:	f003 fc3c 	bl	8011348 <HAL_SPI_Receive>
	CS_SET;
 800dad0:	4620      	mov	r0, r4
 800dad2:	2201      	movs	r2, #1
 800dad4:	2104      	movs	r1, #4
 800dad6:	f002 fe0b 	bl	80106f0 <HAL_GPIO_WritePin>
	law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );//8bit16bitADC
 800dada:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800dade:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800dae2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	res = (float)law_data;
 800dae6:	b21b      	sxth	r3, r3
 800dae8:	ee00 3a10 	vmov	s0, r3
}
 800daec:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 800daf0:	b002      	add	sp, #8
 800daf2:	bd70      	pop	{r4, r5, r6, pc}
 800daf4:	40020c00 	.word	0x40020c00
 800daf8:	20008d00 	.word	0x20008d00

0800dafc <median_filter>:
int16_t median_filter(int16_t *new_data) //
{
 800dafc:	b530      	push	{r4, r5, lr}
	filter[cnt+1] = filter[cnt+2];
	filter[cnt+2] = filter[cnt+3];
	filter[cnt+3] = filter[cnt+4];
	filter[cnt+4] = new_data;
#else
	filter[0] = filter[1];
 800dafe:	4c12      	ldr	r4, [pc, #72]	; (800db48 <median_filter+0x4c>)
	filter[1] = filter[2];
	filter[2] = filter[3];
	filter[3] = filter[4];
	filter[4] = *new_data;
 800db00:	f9b0 3000 	ldrsh.w	r3, [r0]
	filter[3] = filter[4];
 800db04:	f9b4 2008 	ldrsh.w	r2, [r4, #8]
	filter[2] = filter[3];
 800db08:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
	filter[1] = filter[2];
 800db0c:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
	filter[0] = filter[1];
 800db10:	f9b4 5002 	ldrsh.w	r5, [r4, #2]
	filter[4] = *new_data;
 800db14:	8123      	strh	r3, [r4, #8]
{
 800db16:	b085      	sub	sp, #20
	filter[3] = filter[4];
 800db18:	80e2      	strh	r2, [r4, #6]

	sorted[0] = filter[0];
	sorted[1] = filter[1];
	sorted[2] = filter[2];
	sorted[3] = filter[3];
	sorted[4] = filter[4];
 800db1a:	f8ad 300c 	strh.w	r3, [sp, #12]
	sorted[3] = filter[3];
 800db1e:	f8ad 200a 	strh.w	r2, [sp, #10]
	sorted[2] = filter[2];
 800db22:	f8ad 1008 	strh.w	r1, [sp, #8]
	filter[2] = filter[3];
 800db26:	80a1      	strh	r1, [r4, #4]
	sorted[1] = filter[1];
 800db28:	f8ad 0006 	strh.w	r0, [sp, #6]
	filter[1] = filter[2];
 800db2c:	8060      	strh	r0, [r4, #2]
#endif


	//
	qsort(sorted, sizeof(sorted) / sizeof(sorted[0]), sizeof(int16_t),compare_num);
 800db2e:	4b07      	ldr	r3, [pc, #28]	; (800db4c <median_filter+0x50>)
	filter[0] = filter[1];
 800db30:	8025      	strh	r5, [r4, #0]
	qsort(sorted, sizeof(sorted) / sizeof(sorted[0]), sizeof(int16_t),compare_num);
 800db32:	a801      	add	r0, sp, #4
 800db34:	2202      	movs	r2, #2
 800db36:	2105      	movs	r1, #5
	sorted[0] = filter[0];
 800db38:	f8ad 5004 	strh.w	r5, [sp, #4]
	qsort(sorted, sizeof(sorted) / sizeof(sorted[0]), sizeof(int16_t),compare_num);
 800db3c:	f007 fefe 	bl	801593c <qsort>
	//qsort(sorted, sizeof(sorted) / sizeof(sorted[0]), sizeof(int),compare_num);
	//
	return sorted[2];
}
 800db40:	f9bd 0008 	ldrsh.w	r0, [sp, #8]
 800db44:	b005      	add	sp, #20
 800db46:	bd30      	pop	{r4, r5, pc}
 800db48:	20007fe0 	.word	0x20007fe0
 800db4c:	0800da49 	.word	0x0800da49

0800db50 <Update_IMU>:
//
void Update_IMU(float *angv, float *angle )
{
 800db50:	b5f0      	push	{r4, r5, r6, r7, lr}
				0x38,
		};
		int16_t law_data;
		ret1 = ret[0] | 0x80;
		ret2 = ret[1] | 0x80;
		CS_RESET;
 800db52:	4c3f      	ldr	r4, [pc, #252]	; (800dc50 <Update_IMU+0x100>)
		HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800db54:	4d3f      	ldr	r5, [pc, #252]	; (800dc54 <Update_IMU+0x104>)
{
 800db56:	b083      	sub	sp, #12
		ret1 = ret[0] | 0x80;
 800db58:	f04f 0cb7 	mov.w	ip, #183	; 0xb7
{
 800db5c:	460e      	mov	r6, r1
 800db5e:	4607      	mov	r7, r0
		ret2 = ret[1] | 0x80;
 800db60:	23b8      	movs	r3, #184	; 0xb8
		CS_RESET;
 800db62:	4620      	mov	r0, r4
 800db64:	2200      	movs	r2, #0
 800db66:	2104      	movs	r1, #4
		ret1 = ret[0] | 0x80;
 800db68:	f88d c002 	strb.w	ip, [sp, #2]
		ret2 = ret[1] | 0x80;
 800db6c:	f88d 3003 	strb.w	r3, [sp, #3]
		CS_RESET;
 800db70:	f002 fdbe 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800db74:	f10d 0102 	add.w	r1, sp, #2
 800db78:	4628      	mov	r0, r5
 800db7a:	2364      	movs	r3, #100	; 0x64
 800db7c:	2201      	movs	r2, #1
 800db7e:	f003 faaf 	bl	80110e0 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3,&val1,1,100);
 800db82:	2364      	movs	r3, #100	; 0x64
 800db84:	a901      	add	r1, sp, #4
 800db86:	4628      	mov	r0, r5
 800db88:	2201      	movs	r2, #1
 800db8a:	f003 fbdd 	bl	8011348 <HAL_SPI_Receive>
		CS_SET;
 800db8e:	4620      	mov	r0, r4
 800db90:	2201      	movs	r2, #1
 800db92:	2104      	movs	r1, #4
 800db94:	f002 fdac 	bl	80106f0 <HAL_GPIO_WritePin>

		CS_RESET;
 800db98:	4620      	mov	r0, r4
 800db9a:	2200      	movs	r2, #0
 800db9c:	2104      	movs	r1, #4
 800db9e:	f002 fda7 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800dba2:	f10d 0103 	add.w	r1, sp, #3
 800dba6:	4628      	mov	r0, r5
 800dba8:	2364      	movs	r3, #100	; 0x64
 800dbaa:	2201      	movs	r2, #1
 800dbac:	f003 fa98 	bl	80110e0 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3,&val2,1,100);
 800dbb0:	2364      	movs	r3, #100	; 0x64
 800dbb2:	f10d 0105 	add.w	r1, sp, #5
 800dbb6:	4628      	mov	r0, r5
 800dbb8:	2201      	movs	r2, #1
 800dbba:	f003 fbc5 	bl	8011348 <HAL_SPI_Receive>
		CS_SET;
 800dbbe:	4620      	mov	r0, r4
 800dbc0:	2104      	movs	r1, #4
 800dbc2:	2201      	movs	r2, #1
 800dbc4:	f002 fd94 	bl	80106f0 <HAL_GPIO_WritePin>
		law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );
 800dbc8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dbcc:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800dbd0:	a802      	add	r0, sp, #8
 800dbd2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800dbd6:	f820 3d02 	strh.w	r3, [r0, #-2]!

		//static int16_t zg_last=0;
		int16_t zg_median;

		//20000.17
		zg_median = median_filter(&law_data);
 800dbda:	f7ff ff8f 	bl	800dafc <median_filter>
		ZGFilterd = zg_median;
		ZGyro = (float)zg_median * convert_to_imu_angv;
 800dbde:	ee07 0a90 	vmov	s15, r0
 800dbe2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800dc58 <Update_IMU+0x108>
		ZGFilterd = zg_median;
 800dbe6:	4a1d      	ldr	r2, [pc, #116]	; (800dc5c <Update_IMU+0x10c>)
		ZGyro = (float)zg_median * convert_to_imu_angv;
 800dbe8:	4b1d      	ldr	r3, [pc, #116]	; (800dc60 <Update_IMU+0x110>)
		ZGFilterd = zg_median;
 800dbea:	8010      	strh	r0, [r2, #0]
		ZGyro = (float)zg_median * convert_to_imu_angv;
 800dbec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dbf0:	ee67 7a87 	vmul.f32	s15, s15, s14
		*angv = -((0.01*ZGyro) + (0.99)* (zg_last));
		zg_last = ZGyro;
		//Angle;
		*angle += *angv *0.001;
#else
		*angv = -ZGyro; // rad / s
 800dbf4:	eeb1 7a67 	vneg.f32	s14, s15
		ZGyro = (float)zg_median * convert_to_imu_angv;
 800dbf8:	edc3 7a00 	vstr	s15, [r3]

		//Angle;
		*angle += *angv * 0.001  - 0.000001784;//- 0.0000018432; // rad
 800dbfc:	ee17 0a10 	vmov	r0, s14
		*angv = -ZGyro; // rad / s
 800dc00:	ed87 7a00 	vstr	s14, [r7]
		*angle += *angv * 0.001  - 0.000001784;//- 0.0000018432; // rad
 800dc04:	f7fa fbd8 	bl	80083b8 <__aeabi_f2d>
 800dc08:	a30d      	add	r3, pc, #52	; (adr r3, 800dc40 <Update_IMU+0xf0>)
 800dc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc0e:	f7fa fc2b 	bl	8008468 <__aeabi_dmul>
 800dc12:	a30d      	add	r3, pc, #52	; (adr r3, 800dc48 <Update_IMU+0xf8>)
 800dc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc18:	f7fa fa6e 	bl	80080f8 <__aeabi_dsub>
 800dc1c:	4604      	mov	r4, r0
 800dc1e:	6830      	ldr	r0, [r6, #0]
 800dc20:	460d      	mov	r5, r1
 800dc22:	f7fa fbc9 	bl	80083b8 <__aeabi_f2d>
 800dc26:	4602      	mov	r2, r0
 800dc28:	460b      	mov	r3, r1
 800dc2a:	4620      	mov	r0, r4
 800dc2c:	4629      	mov	r1, r5
 800dc2e:	f7fa fa65 	bl	80080fc <__adddf3>
 800dc32:	f7fa ff11 	bl	8008a58 <__aeabi_d2f>
 800dc36:	6030      	str	r0, [r6, #0]
	//*angv = -((0.01*zg_law) + (0.99)* (zg_last));
	zg_last = zg_law;
	//Angle;
	*angle += *angv *0.001;
#endif
}
 800dc38:	b003      	add	sp, #12
 800dc3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc3c:	f3af 8000 	nop.w
 800dc40:	d2f1a9fc 	.word	0xd2f1a9fc
 800dc44:	3f50624d 	.word	0x3f50624d
 800dc48:	be73a9d7 	.word	0xbe73a9d7
 800dc4c:	3ebdee38 	.word	0x3ebdee38
 800dc50:	40020c00 	.word	0x40020c00
 800dc54:	20008d00 	.word	0x20008d00
 800dc58:	3a8b7d78 	.word	0x3a8b7d78
 800dc5c:	20008ee8 	.word	0x20008ee8
 800dc60:	20007fdc 	.word	0x20007fdc

0800dc64 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 800dc64:	b570      	push	{r4, r5, r6, lr}
 800dc66:	b084      	sub	sp, #16
	uint8_t ret;

	ret = reg & 0x7F;
 800dc68:	ac04      	add	r4, sp, #16
	CS_RESET;
 800dc6a:	4d10      	ldr	r5, [pc, #64]	; (800dcac <write_byte+0x48>)
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800dc6c:	4e10      	ldr	r6, [pc, #64]	; (800dcb0 <write_byte+0x4c>)
void write_byte( uint8_t reg, uint8_t val )  {
 800dc6e:	f88d 1007 	strb.w	r1, [sp, #7]
	ret = reg & 0x7F;
 800dc72:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800dc76:	f804 0d01 	strb.w	r0, [r4, #-1]!
	CS_RESET;
 800dc7a:	2200      	movs	r2, #0
 800dc7c:	4628      	mov	r0, r5
 800dc7e:	2104      	movs	r1, #4
 800dc80:	f002 fd36 	bl	80106f0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800dc84:	4621      	mov	r1, r4
 800dc86:	4630      	mov	r0, r6
 800dc88:	2364      	movs	r3, #100	; 0x64
 800dc8a:	2201      	movs	r2, #1
 800dc8c:	f003 fa28 	bl	80110e0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800dc90:	2364      	movs	r3, #100	; 0x64
 800dc92:	f10d 0107 	add.w	r1, sp, #7
 800dc96:	4630      	mov	r0, r6
 800dc98:	2201      	movs	r2, #1
 800dc9a:	f003 fa21 	bl	80110e0 <HAL_SPI_Transmit>
	CS_SET;
 800dc9e:	4628      	mov	r0, r5
 800dca0:	2201      	movs	r2, #1
 800dca2:	2104      	movs	r1, #4
 800dca4:	f002 fd24 	bl	80106f0 <HAL_GPIO_WritePin>
}
 800dca8:	b004      	add	sp, #16
 800dcaa:	bd70      	pop	{r4, r5, r6, pc}
 800dcac:	40020c00 	.word	0x40020c00
 800dcb0:	20008d00 	.word	0x20008d00

0800dcb4 <IMU_init>:

uint8_t IMU_init() {
 800dcb4:	b510      	push	{r4, lr}
 800dcb6:	b082      	sub	sp, #8
	ret = reg | 0x80;
 800dcb8:	ac02      	add	r4, sp, #8
 800dcba:	2380      	movs	r3, #128	; 0x80
 800dcbc:	f804 3d02 	strb.w	r3, [r4, #-2]!
	CS_RESET;
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	2104      	movs	r1, #4
 800dcc4:	481b      	ldr	r0, [pc, #108]	; (800dd34 <IMU_init+0x80>)
 800dcc6:	f002 fd13 	bl	80106f0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800dcca:	4621      	mov	r1, r4
 800dccc:	2364      	movs	r3, #100	; 0x64
 800dcce:	2201      	movs	r2, #1
 800dcd0:	4819      	ldr	r0, [pc, #100]	; (800dd38 <IMU_init+0x84>)
 800dcd2:	f003 fa05 	bl	80110e0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800dcd6:	2364      	movs	r3, #100	; 0x64
 800dcd8:	2201      	movs	r2, #1
 800dcda:	f10d 0107 	add.w	r1, sp, #7
 800dcde:	4816      	ldr	r0, [pc, #88]	; (800dd38 <IMU_init+0x84>)
 800dce0:	f003 fb32 	bl	8011348 <HAL_SPI_Receive>
	CS_SET;
 800dce4:	2201      	movs	r2, #1
 800dce6:	2104      	movs	r1, #4
 800dce8:	4812      	ldr	r0, [pc, #72]	; (800dd34 <IMU_init+0x80>)
 800dcea:	f002 fd01 	bl	80106f0 <HAL_GPIO_WritePin>
	return val;
 800dcee:	f89d 3007 	ldrb.w	r3, [sp, #7]
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
	if ( who_am_i == 0xE0 ) {
 800dcf2:	2be0      	cmp	r3, #224	; 0xe0
 800dcf4:	d002      	beq.n	800dcfc <IMU_init+0x48>
		write_byte(0x7F,0x00);	//USER_BANK0
	}
	return ret;
	//0x14, 0x7F : 0000 1110, 0111 1111
	//retreg
}
 800dcf6:	2001      	movs	r0, #1
 800dcf8:	b002      	add	sp, #8
 800dcfa:	bd10      	pop	{r4, pc}
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800dcfc:	2101      	movs	r1, #1
 800dcfe:	2006      	movs	r0, #6
 800dd00:	f7ff ffb0 	bl	800dc64 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800dd04:	2110      	movs	r1, #16
 800dd06:	2003      	movs	r0, #3
 800dd08:	f7ff ffac 	bl	800dc64 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800dd0c:	2120      	movs	r1, #32
 800dd0e:	207f      	movs	r0, #127	; 0x7f
 800dd10:	f7ff ffa8 	bl	800dc64 <write_byte>
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800dd14:	2117      	movs	r1, #23
 800dd16:	2001      	movs	r0, #1
 800dd18:	f7ff ffa4 	bl	800dc64 <write_byte>
		write_byte(0x14,0x17);	//	16g 0x06
 800dd1c:	2117      	movs	r1, #23
 800dd1e:	2014      	movs	r0, #20
 800dd20:	f7ff ffa0 	bl	800dc64 <write_byte>
		write_byte(0x7F,0x00);	//USER_BANK0
 800dd24:	2100      	movs	r1, #0
 800dd26:	207f      	movs	r0, #127	; 0x7f
 800dd28:	f7ff ff9c 	bl	800dc64 <write_byte>
}
 800dd2c:	2001      	movs	r0, #1
 800dd2e:	b002      	add	sp, #8
 800dd30:	bd10      	pop	{r4, pc}
 800dd32:	bf00      	nop
 800dd34:	40020c00 	.word	0x40020c00
 800dd38:	20008d00 	.word	0x20008d00

0800dd3c <IMU_Calib>:
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
}

void IMU_Calib(){
 800dd3c:	b538      	push	{r3, r4, r5, lr}


	HAL_Delay(100);
 800dd3e:	2064      	movs	r0, #100	; 0x64
void IMU_Calib(){
 800dd40:	ed2d 8b02 	vpush	{d8}
	HAL_Delay(100);
 800dd44:	f001 f800 	bl	800ed48 <HAL_Delay>

	int num = 2000;
	float zg_vals[2000]={0.0f};
	float sum=0;
 800dd48:	ed9f 8a0b 	vldr	s16, [pc, #44]	; 800dd78 <IMU_Calib+0x3c>
 800dd4c:	4d0b      	ldr	r5, [pc, #44]	; (800dd7c <IMU_Calib+0x40>)
	HAL_Delay(100);
 800dd4e:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	for(int i = 0; i < num; i++){
		zg_vals[i] = ZGyro;
		sum += zg_vals[i];
 800dd52:	edd5 7a00 	vldr	s15, [r5]
		HAL_Delay(2);
 800dd56:	2002      	movs	r0, #2
		sum += zg_vals[i];
 800dd58:	ee38 8a27 	vadd.f32	s16, s16, s15
		HAL_Delay(2);
 800dd5c:	f000 fff4 	bl	800ed48 <HAL_Delay>
	for(int i = 0; i < num; i++){
 800dd60:	3c01      	subs	r4, #1
 800dd62:	d1f6      	bne.n	800dd52 <IMU_Calib+0x16>
//	for(int i=0; i < num; i++)
//	{
//		printf("zg_vals[%d]: %lf\r\n",i,zg_vals[i]);
//	}
//	printf("sum:%lf",sum);
	zg_offset = sum / 2000.0f;
 800dd64:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800dd80 <IMU_Calib+0x44>
 800dd68:	4b06      	ldr	r3, [pc, #24]	; (800dd84 <IMU_Calib+0x48>)
 800dd6a:	eec8 7a07 	vdiv.f32	s15, s16, s14
}
 800dd6e:	ecbd 8b02 	vpop	{d8}
	zg_offset = sum / 2000.0f;
 800dd72:	edc3 7a00 	vstr	s15, [r3]
}
 800dd76:	bd38      	pop	{r3, r4, r5, pc}
 800dd78:	00000000 	.word	0x00000000
 800dd7c:	20007fdc 	.word	0x20007fdc
 800dd80:	44fa0000 	.word	0x44fa0000
 800dd84:	20007fec 	.word	0x20007fec

0800dd88 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800dd8c:	213c      	movs	r1, #60	; 0x3c
 800dd8e:	4804      	ldr	r0, [pc, #16]	; (800dda0 <EncoderStart+0x18>)
 800dd90:	f004 f9c2 	bl	8012118 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800dd94:	213c      	movs	r1, #60	; 0x3c
 800dd96:	4803      	ldr	r0, [pc, #12]	; (800dda4 <EncoderStart+0x1c>)
 800dd98:	f004 f9be 	bl	8012118 <HAL_TIM_Encoder_Start>
}
 800dd9c:	bf00      	nop
 800dd9e:	bd80      	pop	{r7, pc}
 800dda0:	20008cc0 	.word	0x20008cc0
 800dda4:	20008c38 	.word	0x20008c38

0800dda8 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800ddac:	2100      	movs	r1, #0
 800ddae:	4804      	ldr	r0, [pc, #16]	; (800ddc0 <EmitterON+0x18>)
 800ddb0:	f003 ff36 	bl	8011c20 <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800ddb4:	2100      	movs	r1, #0
 800ddb6:	4802      	ldr	r0, [pc, #8]	; (800ddc0 <EmitterON+0x18>)
 800ddb8:	f005 f849 	bl	8012e4e <HAL_TIMEx_OCN_Start_IT>

}
 800ddbc:	bf00      	nop
 800ddbe:	bd80      	pop	{r7, pc}
 800ddc0:	20008bf8 	.word	0x20008bf8

0800ddc4 <EmitterOFF>:
void EmitterOFF()
{
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800ddc8:	2100      	movs	r1, #0
 800ddca:	4804      	ldr	r0, [pc, #16]	; (800dddc <EmitterOFF+0x18>)
 800ddcc:	f003 ffac 	bl	8011d28 <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800ddd0:	2100      	movs	r1, #0
 800ddd2:	4802      	ldr	r0, [pc, #8]	; (800dddc <EmitterOFF+0x18>)
 800ddd4:	f005 f890 	bl	8012ef8 <HAL_TIMEx_OCN_Stop_IT>

}
 800ddd8:	bf00      	nop
 800ddda:	bd80      	pop	{r7, pc}
 800dddc:	20008bf8 	.word	0x20008bf8

0800dde0 <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b082      	sub	sp, #8
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
	//Switch
	switch(mode){
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2b07      	cmp	r3, #7
 800ddec:	f200 80ac 	bhi.w	800df48 <ChangeLED+0x168>
 800ddf0:	a201      	add	r2, pc, #4	; (adr r2, 800ddf8 <ChangeLED+0x18>)
 800ddf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddf6:	bf00      	nop
 800ddf8:	0800de19 	.word	0x0800de19
 800ddfc:	0800de3f 	.word	0x0800de3f
 800de00:	0800de65 	.word	0x0800de65
 800de04:	0800de8b 	.word	0x0800de8b
 800de08:	0800deb1 	.word	0x0800deb1
 800de0c:	0800ded7 	.word	0x0800ded7
 800de10:	0800defd 	.word	0x0800defd
 800de14:	0800df23 	.word	0x0800df23
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800de18:	2200      	movs	r2, #0
 800de1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800de1e:	484d      	ldr	r0, [pc, #308]	; (800df54 <ChangeLED+0x174>)
 800de20:	f002 fc66 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800de24:	2200      	movs	r2, #0
 800de26:	f44f 7180 	mov.w	r1, #256	; 0x100
 800de2a:	484a      	ldr	r0, [pc, #296]	; (800df54 <ChangeLED+0x174>)
 800de2c:	f002 fc60 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800de30:	2200      	movs	r2, #0
 800de32:	f44f 7100 	mov.w	r1, #512	; 0x200
 800de36:	4848      	ldr	r0, [pc, #288]	; (800df58 <ChangeLED+0x178>)
 800de38:	f002 fc5a 	bl	80106f0 <HAL_GPIO_WritePin>
		break;
 800de3c:	e085      	b.n	800df4a <ChangeLED+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800de3e:	2201      	movs	r2, #1
 800de40:	f44f 7100 	mov.w	r1, #512	; 0x200
 800de44:	4843      	ldr	r0, [pc, #268]	; (800df54 <ChangeLED+0x174>)
 800de46:	f002 fc53 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800de4a:	2200      	movs	r2, #0
 800de4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800de50:	4840      	ldr	r0, [pc, #256]	; (800df54 <ChangeLED+0x174>)
 800de52:	f002 fc4d 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800de56:	2200      	movs	r2, #0
 800de58:	f44f 7100 	mov.w	r1, #512	; 0x200
 800de5c:	483e      	ldr	r0, [pc, #248]	; (800df58 <ChangeLED+0x178>)
 800de5e:	f002 fc47 	bl	80106f0 <HAL_GPIO_WritePin>
		break;
 800de62:	e072      	b.n	800df4a <ChangeLED+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800de64:	2200      	movs	r2, #0
 800de66:	f44f 7100 	mov.w	r1, #512	; 0x200
 800de6a:	483a      	ldr	r0, [pc, #232]	; (800df54 <ChangeLED+0x174>)
 800de6c:	f002 fc40 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800de70:	2201      	movs	r2, #1
 800de72:	f44f 7180 	mov.w	r1, #256	; 0x100
 800de76:	4837      	ldr	r0, [pc, #220]	; (800df54 <ChangeLED+0x174>)
 800de78:	f002 fc3a 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800de7c:	2200      	movs	r2, #0
 800de7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800de82:	4835      	ldr	r0, [pc, #212]	; (800df58 <ChangeLED+0x178>)
 800de84:	f002 fc34 	bl	80106f0 <HAL_GPIO_WritePin>

		break;
 800de88:	e05f      	b.n	800df4a <ChangeLED+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800de8a:	2201      	movs	r2, #1
 800de8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800de90:	4830      	ldr	r0, [pc, #192]	; (800df54 <ChangeLED+0x174>)
 800de92:	f002 fc2d 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800de96:	2201      	movs	r2, #1
 800de98:	f44f 7180 	mov.w	r1, #256	; 0x100
 800de9c:	482d      	ldr	r0, [pc, #180]	; (800df54 <ChangeLED+0x174>)
 800de9e:	f002 fc27 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800dea2:	2200      	movs	r2, #0
 800dea4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dea8:	482b      	ldr	r0, [pc, #172]	; (800df58 <ChangeLED+0x178>)
 800deaa:	f002 fc21 	bl	80106f0 <HAL_GPIO_WritePin>
		break;
 800deae:	e04c      	b.n	800df4a <ChangeLED+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800deb0:	2200      	movs	r2, #0
 800deb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800deb6:	4827      	ldr	r0, [pc, #156]	; (800df54 <ChangeLED+0x174>)
 800deb8:	f002 fc1a 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800debc:	2200      	movs	r2, #0
 800debe:	f44f 7180 	mov.w	r1, #256	; 0x100
 800dec2:	4824      	ldr	r0, [pc, #144]	; (800df54 <ChangeLED+0x174>)
 800dec4:	f002 fc14 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800dec8:	2201      	movs	r2, #1
 800deca:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dece:	4822      	ldr	r0, [pc, #136]	; (800df58 <ChangeLED+0x178>)
 800ded0:	f002 fc0e 	bl	80106f0 <HAL_GPIO_WritePin>
		break;
 800ded4:	e039      	b.n	800df4a <ChangeLED+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800ded6:	2201      	movs	r2, #1
 800ded8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dedc:	481d      	ldr	r0, [pc, #116]	; (800df54 <ChangeLED+0x174>)
 800dede:	f002 fc07 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800dee2:	2200      	movs	r2, #0
 800dee4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800dee8:	481a      	ldr	r0, [pc, #104]	; (800df54 <ChangeLED+0x174>)
 800deea:	f002 fc01 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800deee:	2201      	movs	r2, #1
 800def0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800def4:	4818      	ldr	r0, [pc, #96]	; (800df58 <ChangeLED+0x178>)
 800def6:	f002 fbfb 	bl	80106f0 <HAL_GPIO_WritePin>
		break;
 800defa:	e026      	b.n	800df4a <ChangeLED+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800defc:	2200      	movs	r2, #0
 800defe:	f44f 7100 	mov.w	r1, #512	; 0x200
 800df02:	4814      	ldr	r0, [pc, #80]	; (800df54 <ChangeLED+0x174>)
 800df04:	f002 fbf4 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800df08:	2201      	movs	r2, #1
 800df0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800df0e:	4811      	ldr	r0, [pc, #68]	; (800df54 <ChangeLED+0x174>)
 800df10:	f002 fbee 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800df14:	2201      	movs	r2, #1
 800df16:	f44f 7100 	mov.w	r1, #512	; 0x200
 800df1a:	480f      	ldr	r0, [pc, #60]	; (800df58 <ChangeLED+0x178>)
 800df1c:	f002 fbe8 	bl	80106f0 <HAL_GPIO_WritePin>

		break;
 800df20:	e013      	b.n	800df4a <ChangeLED+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800df22:	2201      	movs	r2, #1
 800df24:	f44f 7100 	mov.w	r1, #512	; 0x200
 800df28:	480a      	ldr	r0, [pc, #40]	; (800df54 <ChangeLED+0x174>)
 800df2a:	f002 fbe1 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800df2e:	2201      	movs	r2, #1
 800df30:	f44f 7180 	mov.w	r1, #256	; 0x100
 800df34:	4807      	ldr	r0, [pc, #28]	; (800df54 <ChangeLED+0x174>)
 800df36:	f002 fbdb 	bl	80106f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800df3a:	2201      	movs	r2, #1
 800df3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800df40:	4805      	ldr	r0, [pc, #20]	; (800df58 <ChangeLED+0x178>)
 800df42:	f002 fbd5 	bl	80106f0 <HAL_GPIO_WritePin>

		break;
 800df46:	e000      	b.n	800df4a <ChangeLED+0x16a>
	default: break;
 800df48:	bf00      	nop

	}
}
 800df4a:	bf00      	nop
 800df4c:	3708      	adds	r7, #8
 800df4e:	46bd      	mov	sp, r7
 800df50:	bd80      	pop	{r7, pc}
 800df52:	bf00      	nop
 800df54:	40020800 	.word	0x40020800
 800df58:	40020400 	.word	0x40020400

0800df5c <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800df5c:	b580      	push	{r7, lr}
 800df5e:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800df60:	210c      	movs	r1, #12
 800df62:	4809      	ldr	r0, [pc, #36]	; (800df88 <Motor_PWM_Start+0x2c>)
 800df64:	f003 ffb0 	bl	8011ec8 <HAL_TIM_PWM_Start>
 800df68:	4603      	mov	r3, r0
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d001      	beq.n	800df72 <Motor_PWM_Start+0x16>
  {
	  Error_Handler();
 800df6e:	f7fe fdf3 	bl	800cb58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800df72:	2104      	movs	r1, #4
 800df74:	4805      	ldr	r0, [pc, #20]	; (800df8c <Motor_PWM_Start+0x30>)
 800df76:	f003 ffa7 	bl	8011ec8 <HAL_TIM_PWM_Start>
 800df7a:	4603      	mov	r3, r0
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d001      	beq.n	800df84 <Motor_PWM_Start+0x28>
  {
	  Error_Handler();
 800df80:	f7fe fdea 	bl	800cb58 <Error_Handler>
  }
#endif
}
 800df84:	bf00      	nop
 800df86:	bd80      	pop	{r7, pc}
 800df88:	20007f48 	.word	0x20007f48
 800df8c:	20007f88 	.word	0x20007f88

0800df90 <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800df90:	b580      	push	{r7, lr}
 800df92:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800df94:	210c      	movs	r1, #12
 800df96:	4809      	ldr	r0, [pc, #36]	; (800dfbc <Motor_PWM_Stop+0x2c>)
 800df98:	f003 ffd4 	bl	8011f44 <HAL_TIM_PWM_Stop>
 800df9c:	4603      	mov	r3, r0
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d001      	beq.n	800dfa6 <Motor_PWM_Stop+0x16>
  {
	  Error_Handler();
 800dfa2:	f7fe fdd9 	bl	800cb58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800dfa6:	2104      	movs	r1, #4
 800dfa8:	4805      	ldr	r0, [pc, #20]	; (800dfc0 <Motor_PWM_Stop+0x30>)
 800dfaa:	f003 ffcb 	bl	8011f44 <HAL_TIM_PWM_Stop>
 800dfae:	4603      	mov	r3, r0
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d001      	beq.n	800dfb8 <Motor_PWM_Stop+0x28>
  {
	  Error_Handler();
 800dfb4:	f7fe fdd0 	bl	800cb58 <Error_Handler>
  }
#endif
}
 800dfb8:	bf00      	nop
 800dfba:	bd80      	pop	{r7, pc}
 800dfbc:	20007f48 	.word	0x20007f48
 800dfc0:	20007f88 	.word	0x20007f88
 800dfc4:	00000000 	.word	0x00000000

0800dfc8 <Motor_Switch>:
inline void Motor_Switch(int left, int right){
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b082      	sub	sp, #8
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
 800dfd0:	6039      	str	r1, [r7, #0]
	if (left > 0 ){
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	dd05      	ble.n	800dfe4 <Motor_Switch+0x1c>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800dfd8:	2201      	movs	r2, #1
 800dfda:	2104      	movs	r1, #4
 800dfdc:	4828      	ldr	r0, [pc, #160]	; (800e080 <Motor_Switch+0xb8>)
 800dfde:	f002 fb87 	bl	80106f0 <HAL_GPIO_WritePin>
 800dfe2:	e00a      	b.n	800dffa <Motor_Switch+0x32>

	}
	else  if (left < 0){
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	da07      	bge.n	800dffa <Motor_Switch+0x32>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800dfea:	2200      	movs	r2, #0
 800dfec:	2104      	movs	r1, #4
 800dfee:	4824      	ldr	r0, [pc, #144]	; (800e080 <Motor_Switch+0xb8>)
 800dff0:	f002 fb7e 	bl	80106f0 <HAL_GPIO_WritePin>
		left = -left;
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	425b      	negs	r3, r3
 800dff8:	607b      	str	r3, [r7, #4]
	}
	if (right > 0){
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	dd05      	ble.n	800e00c <Motor_Switch+0x44>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800e000:	2200      	movs	r2, #0
 800e002:	2101      	movs	r1, #1
 800e004:	481e      	ldr	r0, [pc, #120]	; (800e080 <Motor_Switch+0xb8>)
 800e006:	f002 fb73 	bl	80106f0 <HAL_GPIO_WritePin>
 800e00a:	e00a      	b.n	800e022 <Motor_Switch+0x5a>

	}

	else if (right < 0){
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	da07      	bge.n	800e022 <Motor_Switch+0x5a>
	  	//to +
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800e012:	2201      	movs	r2, #1
 800e014:	2101      	movs	r1, #1
 800e016:	481a      	ldr	r0, [pc, #104]	; (800e080 <Motor_Switch+0xb8>)
 800e018:	f002 fb6a 	bl	80106f0 <HAL_GPIO_WritePin>
	  	right = -right;
 800e01c:	683b      	ldr	r3, [r7, #0]
 800e01e:	425b      	negs	r3, r3
 800e020:	603b      	str	r3, [r7, #0]
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800e022:	6878      	ldr	r0, [r7, #4]
 800e024:	f7fa f9b6 	bl	8008394 <__aeabi_i2d>
 800e028:	a313      	add	r3, pc, #76	; (adr r3, 800e078 <Motor_Switch+0xb0>)
 800e02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e02e:	f7fa fcab 	bl	8008988 <__aeabi_dcmpgt>
 800e032:	4603      	mov	r3, r0
 800e034:	2b00      	cmp	r3, #0
 800e036:	d002      	beq.n	800e03e <Motor_Switch+0x76>
 800e038:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800e03c:	607b      	str	r3, [r7, #4]
	if(right > 4200*0.6) right = 4200*0.6;
 800e03e:	6838      	ldr	r0, [r7, #0]
 800e040:	f7fa f9a8 	bl	8008394 <__aeabi_i2d>
 800e044:	a30c      	add	r3, pc, #48	; (adr r3, 800e078 <Motor_Switch+0xb0>)
 800e046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e04a:	f7fa fc9d 	bl	8008988 <__aeabi_dcmpgt>
 800e04e:	4603      	mov	r3, r0
 800e050:	2b00      	cmp	r3, #0
 800e052:	d002      	beq.n	800e05a <Motor_Switch+0x92>
 800e054:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800e058:	603b      	str	r3, [r7, #0]


	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800e05a:	4b0a      	ldr	r3, [pc, #40]	; (800e084 <Motor_Switch+0xbc>)
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	683a      	ldr	r2, [r7, #0]
 800e060:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800e062:	4b09      	ldr	r3, [pc, #36]	; (800e088 <Motor_Switch+0xc0>)
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	687a      	ldr	r2, [r7, #4]
 800e068:	641a      	str	r2, [r3, #64]	; 0x40
}
 800e06a:	bf00      	nop
 800e06c:	3708      	adds	r7, #8
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}
 800e072:	bf00      	nop
 800e074:	f3af 8000 	nop.w
 800e078:	00000000 	.word	0x00000000
 800e07c:	40a3b000 	.word	0x40a3b000
 800e080:	40020000 	.word	0x40020000
 800e084:	20007f88 	.word	0x20007f88
 800e088:	20007f48 	.word	0x20007f48

0800e08c <InitPulse>:
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
	* timer_counter = initial_pulse;
 800e08c:	6001      	str	r1, [r0, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800e08e:	4770      	bx	lr

0800e090 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800e090:	b4f0      	push	{r4, r5, r6, r7}
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
	error = abs( last[receiver_num] - raw );
 800e092:	4e1a      	ldr	r6, [pc, #104]	; (800e0fc <GetWallDataAverage+0x6c>)
	last[receiver_num] = raw;
	integrate[receiver_num] += error;

	count[receiver_num]++;
 800e094:	4c1a      	ldr	r4, [pc, #104]	; (800e100 <GetWallDataAverage+0x70>)
	error = abs( last[receiver_num] - raw );
 800e096:	f856 3022 	ldr.w	r3, [r6, r2, lsl #2]
	integrate[receiver_num] += error;
 800e09a:	4d1a      	ldr	r5, [pc, #104]	; (800e104 <GetWallDataAverage+0x74>)
	last[receiver_num] = raw;
 800e09c:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
	error = abs( last[receiver_num] - raw );
 800e0a0:	1a5b      	subs	r3, r3, r1
	count[receiver_num]++;
 800e0a2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
	integrate[receiver_num] += error;
 800e0a6:	f855 7022 	ldr.w	r7, [r5, r2, lsl #2]
	error = abs( last[receiver_num] - raw );
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	bfb8      	it	lt
 800e0ae:	425b      	neglt	r3, r3
	count[receiver_num]++;
 800e0b0:	3101      	adds	r1, #1
	integrate[receiver_num] += error;
 800e0b2:	443b      	add	r3, r7
	if(count[receiver_num] == average_of_n_times)
 800e0b4:	4281      	cmp	r1, r0
	integrate[receiver_num] += error;
 800e0b6:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
	count[receiver_num]++;
 800e0ba:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800e0be:	d006      	beq.n	800e0ce <GetWallDataAverage+0x3e>
 800e0c0:	4b11      	ldr	r3, [pc, #68]	; (800e108 <GetWallDataAverage+0x78>)
 800e0c2:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800e0c6:	ed92 0a00 	vldr	s0, [r2]
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
		integrate[receiver_num] = 0;
		count[receiver_num] = 0;
	}
	return average[receiver_num];
}
 800e0ca:	bcf0      	pop	{r4, r5, r6, r7}
 800e0cc:	4770      	bx	lr
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800e0ce:	ee07 3a90 	vmov	s15, r3
 800e0d2:	ee07 1a10 	vmov	s14, r1
 800e0d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e0da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e0de:	4b0a      	ldr	r3, [pc, #40]	; (800e108 <GetWallDataAverage+0x78>)
 800e0e0:	ee87 0a87 	vdiv.f32	s0, s15, s14
		integrate[receiver_num] = 0;
 800e0e4:	2100      	movs	r1, #0
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800e0e6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
		integrate[receiver_num] = 0;
 800e0ea:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
		count[receiver_num] = 0;
 800e0ee:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}
 800e0f2:	bcf0      	pop	{r4, r5, r6, r7}
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800e0f4:	ed83 0a00 	vstr	s0, [r3]
}
 800e0f8:	4770      	bx	lr
 800e0fa:	bf00      	nop
 800e0fc:	20008020 	.word	0x20008020
 800e100:	20008000 	.word	0x20008000
 800e104:	20008010 	.word	0x20008010
 800e108:	20007ff0 	.word	0x20007ff0

0800e10c <ADCToBatteryVoltage>:
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
	float battery_voltage = 0;
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800e10c:	ee07 0a90 	vmov	s15, r0
 800e110:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e114:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e118:	ee20 0a20 	vmul.f32	s0, s0, s1
	return battery_voltage;
}
 800e11c:	ee80 0a01 	vdiv.f32	s0, s0, s2
 800e120:	4770      	bx	lr
 800e122:	bf00      	nop

0800e124 <IntegerPower>:
//-------------------------//

int IntegerPower(int integer, int exponential)
{
	int pattern_num = 1;
	for(int i=0; i < exponential ; i++)
 800e124:	2900      	cmp	r1, #0
 800e126:	dd08      	ble.n	800e13a <IntegerPower+0x16>
 800e128:	2300      	movs	r3, #0
	int pattern_num = 1;
 800e12a:	2201      	movs	r2, #1
	for(int i=0; i < exponential ; i++)
 800e12c:	3301      	adds	r3, #1
 800e12e:	4299      	cmp	r1, r3
	{
		pattern_num *= integer;
 800e130:	fb00 f202 	mul.w	r2, r0, r2
	for(int i=0; i < exponential ; i++)
 800e134:	d1fa      	bne.n	800e12c <IntegerPower+0x8>
	}
	return pattern_num;
}
 800e136:	4610      	mov	r0, r2
 800e138:	4770      	bx	lr
	int pattern_num = 1;
 800e13a:	2201      	movs	r2, #1
}
 800e13c:	4610      	mov	r0, r2
 800e13e:	4770      	bx	lr

0800e140 <GetBatteryLevel>:

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
	float current_percentage = current_voltage / battery_max;
	float lowest_percentage =  battery_min / battery_max;
 800e140:	eec0 0a81 	vdiv.f32	s1, s1, s2

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;

	int pattern = 0;
	for(int i=0; i < level_num; i++)
 800e144:	2800      	cmp	r0, #0
	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800e146:	ee07 0a10 	vmov	s14, r0
 800e14a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800e14e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e152:	eef8 6ac7 	vcvt.f32.s32	s13, s14
	float current_percentage = current_voltage / battery_max;
 800e156:	ee80 0a01 	vdiv.f32	s0, s0, s2
	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800e15a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	for(int i=0; i < level_num; i++)
 800e15e:	dd14      	ble.n	800e18a <GetBatteryLevel+0x4a>
 800e160:	2300      	movs	r3, #0
	int pattern = 0;
 800e162:	461a      	mov	r2, r3
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800e164:	ee07 3a90 	vmov	s15, r3
 800e168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e16c:	eef0 6a60 	vmov.f32	s13, s1
 800e170:	eee7 6a87 	vfma.f32	s13, s15, s14
 800e174:	eef4 6a40 	vcmp.f32	s13, s0
 800e178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e17c:	bf98      	it	ls
 800e17e:	461a      	movls	r2, r3
	for(int i=0; i < level_num; i++)
 800e180:	3301      	adds	r3, #1
 800e182:	4298      	cmp	r0, r3
 800e184:	d1ee      	bne.n	800e164 <GetBatteryLevel+0x24>
		{
			pattern = i;
		}
	}
	return pattern;
}
 800e186:	4610      	mov	r0, r2
 800e188:	4770      	bx	lr
	int pattern = 0;
 800e18a:	2200      	movs	r2, #0
}
 800e18c:	4610      	mov	r0, r2
 800e18e:	4770      	bx	lr

0800e190 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800e190:	b510      	push	{r4, lr}
	  setbuf(stdout,NULL);
 800e192:	4c06      	ldr	r4, [pc, #24]	; (800e1ac <Buffering+0x1c>)
 800e194:	6823      	ldr	r3, [r4, #0]
 800e196:	2100      	movs	r1, #0
 800e198:	6898      	ldr	r0, [r3, #8]
 800e19a:	f007 fde5 	bl	8015d68 <setbuf>
	  setbuf(stdin,NULL);
 800e19e:	6823      	ldr	r3, [r4, #0]
 800e1a0:	2100      	movs	r1, #0
 800e1a2:	6858      	ldr	r0, [r3, #4]
}
 800e1a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  setbuf(stdin,NULL);
 800e1a8:	f007 bdde 	b.w	8015d68 <setbuf>
 800e1ac:	20000038 	.word	0x20000038

0800e1b0 <Copy_Gain>:
void Copy_Gain()
{
 800e1b0:	b570      	push	{r4, r5, r6, lr}
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
	float data[16]={0};
	data[0] = Pid[L_VELO_PID].KP;
 800e1b2:	4b1c      	ldr	r3, [pc, #112]	; (800e224 <Copy_Gain+0x74>)
	uint32_t address = start_adress_sector9;
 800e1b4:	4c1c      	ldr	r4, [pc, #112]	; (800e228 <Copy_Gain+0x78>)
	data[1] = Pid[L_VELO_PID].KI;
 800e1b6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
	data[2] = Pid[L_VELO_PID].KD;
 800e1ba:	f8d3 50b8 	ldr.w	r5, [r3, #184]	; 0xb8

	data[3] = Pid[A_VELO_PID].KP;
 800e1be:	6818      	ldr	r0, [r3, #0]
	data[4] = Pid[A_VELO_PID].KI;
 800e1c0:	6859      	ldr	r1, [r3, #4]
	data[0] = Pid[L_VELO_PID].KP;
 800e1c2:	ed93 0a2c 	vldr	s0, [r3, #176]	; 0xb0
	data[6] = Pid[L_WALL_PID].KP;
	data[7] = Pid[L_WALL_PID].KI;
	data[8] = Pid[L_WALL_PID].KD;

	data[9] = Pid[R_WALL_PID].KP;
	data[10] = Pid[R_WALL_PID].KI;
 800e1c6:	f8d3 6088 	ldr.w	r6, [r3, #136]	; 0x88
	uint32_t address = start_adress_sector9;
 800e1ca:	6824      	ldr	r4, [r4, #0]
{
 800e1cc:	b090      	sub	sp, #64	; 0x40
	data[0] = Pid[L_VELO_PID].KP;
 800e1ce:	ed8d 0a00 	vstr	s0, [sp]
	data[1] = Pid[L_VELO_PID].KI;
 800e1d2:	9201      	str	r2, [sp, #4]
	data[5] = Pid[A_VELO_PID].KD;
 800e1d4:	689a      	ldr	r2, [r3, #8]
	data[2] = Pid[L_VELO_PID].KD;
 800e1d6:	9502      	str	r5, [sp, #8]
	data[3] = Pid[A_VELO_PID].KP;
 800e1d8:	9003      	str	r0, [sp, #12]
	data[6] = Pid[L_WALL_PID].KP;
 800e1da:	6d9d      	ldr	r5, [r3, #88]	; 0x58
	data[7] = Pid[L_WALL_PID].KI;
 800e1dc:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
	data[4] = Pid[A_VELO_PID].KI;
 800e1de:	9104      	str	r1, [sp, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800e1e0:	9205      	str	r2, [sp, #20]
	data[8] = Pid[L_WALL_PID].KD;
 800e1e2:	6e19      	ldr	r1, [r3, #96]	; 0x60
	data[9] = Pid[R_WALL_PID].KP;
 800e1e4:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
	data[6] = Pid[L_WALL_PID].KP;
 800e1e8:	9506      	str	r5, [sp, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800e1ea:	9007      	str	r0, [sp, #28]
	data[11] = Pid[R_WALL_PID].KD;
 800e1ec:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c

	data[12] = Pid[D_WALL_PID].KP;
 800e1f0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
	data[8] = Pid[L_WALL_PID].KD;
 800e1f2:	9108      	str	r1, [sp, #32]
	data[9] = Pid[R_WALL_PID].KP;
 800e1f4:	9209      	str	r2, [sp, #36]	; 0x24
	data[13] = Pid[D_WALL_PID].KI;
 800e1f6:	6b19      	ldr	r1, [r3, #48]	; 0x30
	data[14] = Pid[D_WALL_PID].KD;
 800e1f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	data[10] = Pid[R_WALL_PID].KI;
 800e1fa:	960a      	str	r6, [sp, #40]	; 0x28
	float data[16]={0};
 800e1fc:	2300      	movs	r3, #0
	data[11] = Pid[R_WALL_PID].KD;
 800e1fe:	950b      	str	r5, [sp, #44]	; 0x2c
	data[12] = Pid[D_WALL_PID].KP;
 800e200:	900c      	str	r0, [sp, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800e202:	910d      	str	r1, [sp, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800e204:	920e      	str	r2, [sp, #56]	; 0x38
 800e206:	ad01      	add	r5, sp, #4
	float data[16]={0};
 800e208:	930f      	str	r3, [sp, #60]	; 0x3c
 800e20a:	ae0f      	add	r6, sp, #60	; 0x3c
 800e20c:	e001      	b.n	800e212 <Copy_Gain+0x62>
 800e20e:	ecb5 0a01 	vldmia	r5!, {s0}
	for(int i=0; i < 15; i++)
	{

		FLASH_Write_Word_F( address, data[i]);
 800e212:	4620      	mov	r0, r4
 800e214:	f7ff fb72 	bl	800d8fc <FLASH_Write_Word_F>
	for(int i=0; i < 15; i++)
 800e218:	42b5      	cmp	r5, r6
		address += 0x04;
 800e21a:	f104 0404 	add.w	r4, r4, #4
	for(int i=0; i < 15; i++)
 800e21e:	d1f6      	bne.n	800e20e <Copy_Gain+0x5e>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800e220:	b010      	add	sp, #64	; 0x40
 800e222:	bd70      	pop	{r4, r5, r6, pc}
 800e224:	20008030 	.word	0x20008030
 800e228:	080193dc 	.word	0x080193dc

0800e22c <Load_Gain>:
void Load_Gain()
{
 800e22c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e230:	ed2d 8b02 	vpush	{d8}
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800e234:	4b61      	ldr	r3, [pc, #388]	; (800e3bc <Load_Gain+0x190>)
	uint8_t j=0;
	for(int i=0; i < 15; i++)
	{
		FLASH_Read_Word_F( address, &data[i]);
		address += 0x04;
		printf("%d, %f\r\n",i,data[i]);
 800e236:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 800e3d8 <Load_Gain+0x1ac>
	uint32_t address = start_adress_sector9;//
 800e23a:	681f      	ldr	r7, [r3, #0]
		judge = isnanf(data[i]); //nan0
		printf("judge : %d\r\n", judge);
 800e23c:	f8df 819c 	ldr.w	r8, [pc, #412]	; 800e3dc <Load_Gain+0x1b0>
{
 800e240:	b090      	sub	sp, #64	; 0x40
	float data[16]={0};//1
 800e242:	4668      	mov	r0, sp
 800e244:	2240      	movs	r2, #64	; 0x40
 800e246:	2100      	movs	r1, #0
 800e248:	f005 ffb1 	bl	80141ae <memset>
 800e24c:	466c      	mov	r4, sp
	for(int i=0; i < 15; i++)
 800e24e:	2500      	movs	r5, #0
 800e250:	1b3f      	subs	r7, r7, r4
	uint8_t j=0;
 800e252:	46aa      	mov	sl, r5
		FLASH_Read_Word_F( address, &data[i]);
 800e254:	4621      	mov	r1, r4
 800e256:	1938      	adds	r0, r7, r4
 800e258:	f7ff fb7a 	bl	800d950 <FLASH_Read_Word_F>
		printf("%d, %f\r\n",i,data[i]);
 800e25c:	6820      	ldr	r0, [r4, #0]
 800e25e:	f7fa f8ab 	bl	80083b8 <__aeabi_f2d>
 800e262:	4602      	mov	r2, r0
 800e264:	460b      	mov	r3, r1
 800e266:	4648      	mov	r0, r9
 800e268:	4629      	mov	r1, r5
 800e26a:	f007 fa9f 	bl	80157ac <iprintf>
		judge = isnanf(data[i]); //nan0
 800e26e:	ecb4 8a01 	vldmia	r4!, {s16}
 800e272:	eeb4 8a48 	vcmp.f32	s16, s16
 800e276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		printf("judge : %d\r\n", judge);
 800e27a:	bf6c      	ite	vs
 800e27c:	2101      	movvs	r1, #1
 800e27e:	2100      	movvc	r1, #0
 800e280:	4640      	mov	r0, r8
 800e282:	f007 fa93 	bl	80157ac <iprintf>
		if(judge == 1) //isnanf
 800e286:	eeb4 8a48 	vcmp.f32	s16, s16
 800e28a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		{
			j++;
 800e28e:	bf68      	it	vs
 800e290:	f10a 0a01 	addvs.w	sl, sl, #1
	for(int i=0; i < 15; i++)
 800e294:	f105 0501 	add.w	r5, r5, #1
			j++;
 800e298:	bf68      	it	vs
 800e29a:	fa5f fa8a 	uxtbvs.w	sl, sl
	for(int i=0; i < 15; i++)
 800e29e:	2d0f      	cmp	r5, #15
 800e2a0:	d1d8      	bne.n	800e254 <Load_Gain+0x28>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800e2a2:	4651      	mov	r1, sl
 800e2a4:	4846      	ldr	r0, [pc, #280]	; (800e3c0 <Load_Gain+0x194>)
 800e2a6:	f007 fa81 	bl	80157ac <iprintf>
		if(j == 15)//nan0
 800e2aa:	f1ba 0f0f 	cmp.w	sl, #15
 800e2ae:	d03a      	beq.n	800e326 <Load_Gain+0xfa>
//			Pid[A_VELO_PID].KD = data[5];
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800e2b0:	ed9d 1a02 	vldr	s2, [sp, #8]
 800e2b4:	eddd 0a01 	vldr	s1, [sp, #4]
 800e2b8:	ed9d 0a00 	vldr	s0, [sp]
 800e2bc:	2004      	movs	r0, #4
 800e2be:	f000 fa1b 	bl	800e6f8 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800e2c2:	ed9d 1a02 	vldr	s2, [sp, #8]
 800e2c6:	eddd 0a01 	vldr	s1, [sp, #4]
 800e2ca:	ed9d 0a00 	vldr	s0, [sp]
 800e2ce:	2005      	movs	r0, #5
 800e2d0:	f000 fa12 	bl	800e6f8 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800e2d4:	ed9d 1a05 	vldr	s2, [sp, #20]
 800e2d8:	eddd 0a04 	vldr	s1, [sp, #16]
 800e2dc:	ed9d 0a03 	vldr	s0, [sp, #12]
 800e2e0:	2000      	movs	r0, #0
 800e2e2:	f000 fa09 	bl	800e6f8 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800e2e6:	ed9d 1a08 	vldr	s2, [sp, #32]
 800e2ea:	eddd 0a07 	vldr	s1, [sp, #28]
 800e2ee:	ed9d 0a06 	vldr	s0, [sp, #24]
 800e2f2:	2002      	movs	r0, #2
 800e2f4:	f000 fa00 	bl	800e6f8 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800e2f8:	ed9d 1a0b 	vldr	s2, [sp, #44]	; 0x2c
 800e2fc:	eddd 0a0a 	vldr	s1, [sp, #40]	; 0x28
 800e300:	ed9d 0a09 	vldr	s0, [sp, #36]	; 0x24
 800e304:	2003      	movs	r0, #3
 800e306:	f000 f9f7 	bl	800e6f8 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800e30a:	ed9d 1a0e 	vldr	s2, [sp, #56]	; 0x38
 800e30e:	eddd 0a0d 	vldr	s1, [sp, #52]	; 0x34
 800e312:	ed9d 0a0c 	vldr	s0, [sp, #48]	; 0x30
 800e316:	2001      	movs	r0, #1
 800e318:	f000 f9ee 	bl	800e6f8 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800e31c:	b010      	add	sp, #64	; 0x40
 800e31e:	ecbd 8b02 	vpop	{d8}
 800e322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("\r\n");
 800e326:	4827      	ldr	r0, [pc, #156]	; (800e3c4 <Load_Gain+0x198>)
 800e328:	f007 fac8 	bl	80158bc <puts>
		  PIDSetGain(L_VELO_PID, 14.6, 2800,0.001);
 800e32c:	ed9f 1a26 	vldr	s2, [pc, #152]	; 800e3c8 <Load_Gain+0x19c>
 800e330:	eddf 0a26 	vldr	s1, [pc, #152]	; 800e3cc <Load_Gain+0x1a0>
 800e334:	ed9f 0a26 	vldr	s0, [pc, #152]	; 800e3d0 <Load_Gain+0x1a4>
 800e338:	2004      	movs	r0, #4
 800e33a:	f000 f9dd 	bl	800e6f8 <PIDSetGain>
		  PIDSetGain(R_VELO_PID, 14.6, 2800,0.001);
 800e33e:	ed9f 1a22 	vldr	s2, [pc, #136]	; 800e3c8 <Load_Gain+0x19c>
 800e342:	eddf 0a22 	vldr	s1, [pc, #136]	; 800e3cc <Load_Gain+0x1a0>
 800e346:	ed9f 0a22 	vldr	s0, [pc, #136]	; 800e3d0 <Load_Gain+0x1a4>
 800e34a:	2005      	movs	r0, #5
 800e34c:	f000 f9d4 	bl	800e6f8 <PIDSetGain>
		  PIDSetGain(A_VELO_PID, 12,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800e350:	ed9f 1a20 	vldr	s2, [pc, #128]	; 800e3d4 <Load_Gain+0x1a8>
 800e354:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800e358:	eef0 0a41 	vmov.f32	s1, s2
 800e35c:	2000      	movs	r0, #0
 800e35e:	f000 f9cb 	bl	800e6f8 <PIDSetGain>
		  PIDSetGain(F_WALL_PID, 14.6,0,0);
 800e362:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 800e3d4 <Load_Gain+0x1a8>
 800e366:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800e3d0 <Load_Gain+0x1a4>
 800e36a:	eef0 0a41 	vmov.f32	s1, s2
 800e36e:	2008      	movs	r0, #8
 800e370:	f000 f9c2 	bl	800e6f8 <PIDSetGain>
		  PIDSetGain(D_WALL_PID, 6, 4, 0	);//3.2,0,0);/4.5,1.5,0.003);//3.6, 20, 0);//5.2//
 800e374:	ed9f 1a17 	vldr	s2, [pc, #92]	; 800e3d4 <Load_Gain+0x1a8>
 800e378:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800e37c:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800e380:	2001      	movs	r0, #1
 800e382:	f000 f9b9 	bl	800e6f8 <PIDSetGain>
		  PIDSetGain(L_WALL_PID, 12,8,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800e386:	ed9f 1a13 	vldr	s2, [pc, #76]	; 800e3d4 <Load_Gain+0x1a8>
 800e38a:	eef2 0a00 	vmov.f32	s1, #32	; 0x41000000  8.0
 800e38e:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800e392:	2002      	movs	r0, #2
 800e394:	f000 f9b0 	bl	800e6f8 <PIDSetGain>
		  PIDSetGain(R_WALL_PID, 12,8,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800e398:	ed9f 1a0e 	vldr	s2, [pc, #56]	; 800e3d4 <Load_Gain+0x1a8>
 800e39c:	eef2 0a00 	vmov.f32	s1, #32	; 0x41000000  8.0
 800e3a0:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800e3a4:	2003      	movs	r0, #3
 800e3a6:	f000 f9a7 	bl	800e6f8 <PIDSetGain>
			Flash_clear_sector9();
 800e3aa:	f7ff fb24 	bl	800d9f6 <Flash_clear_sector9>
			Copy_Gain();
 800e3ae:	f7ff feff 	bl	800e1b0 <Copy_Gain>
}
 800e3b2:	b010      	add	sp, #64	; 0x40
 800e3b4:	ecbd 8b02 	vpop	{d8}
 800e3b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3bc:	080193dc 	.word	0x080193dc
 800e3c0:	08019520 	.word	0x08019520
 800e3c4:	08019528 	.word	0x08019528
 800e3c8:	3a83126f 	.word	0x3a83126f
 800e3cc:	452f0000 	.word	0x452f0000
 800e3d0:	4169999a 	.word	0x4169999a
 800e3d4:	00000000 	.word	0x00000000
 800e3d8:	080193ac 	.word	0x080193ac
 800e3dc:	08019518 	.word	0x08019518

0800e3e0 <Change_Gain>:
void Change_Gain()
{
 800e3e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800e3e4:	48a4      	ldr	r0, [pc, #656]	; (800e678 <Change_Gain+0x298>)
 800e3e6:	4ca5      	ldr	r4, [pc, #660]	; (800e67c <Change_Gain+0x29c>)
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800e3e8:	f8df 8304 	ldr.w	r8, [pc, #772]	; 800e6f0 <Change_Gain+0x310>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800e3ec:	4da4      	ldr	r5, [pc, #656]	; (800e680 <Change_Gain+0x2a0>)
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800e3ee:	f8df 9304 	ldr.w	r9, [pc, #772]	; 800e6f4 <Change_Gain+0x314>
{
 800e3f2:	b087      	sub	sp, #28
	HAL_TIM_Base_Stop_IT(&htim1);
 800e3f4:	f003 fbb3 	bl	8011b5e <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800e3f8:	48a2      	ldr	r0, [pc, #648]	; (800e684 <Change_Gain+0x2a4>)
 800e3fa:	f003 fbb0 	bl	8011b5e <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800e3fe:	f7ff fdc7 	bl	800df90 <Motor_PWM_Stop>
	EmitterOFF();
 800e402:	f7ff fcdf 	bl	800ddc4 <EmitterOFF>
	HAL_Delay(200);
 800e406:	20c8      	movs	r0, #200	; 0xc8
 800e408:	f000 fc9e 	bl	800ed48 <HAL_Delay>
	char change_mode='0';
 800e40c:	2330      	movs	r3, #48	; 0x30
 800e40e:	f88d 3015 	strb.w	r3, [sp, #21]
	char pid = '0';
 800e412:	f88d 3016 	strb.w	r3, [sp, #22]
		printf("PID\r\n");
 800e416:	4640      	mov	r0, r8
 800e418:	f007 fa50 	bl	80158bc <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800e41c:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800e420:	f7f9 ffca 	bl	80083b8 <__aeabi_f2d>
 800e424:	4606      	mov	r6, r0
 800e426:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 800e42a:	460f      	mov	r7, r1
 800e42c:	f7f9 ffc4 	bl	80083b8 <__aeabi_f2d>
 800e430:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e434:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
 800e438:	f7f9 ffbe 	bl	80083b8 <__aeabi_f2d>
 800e43c:	4632      	mov	r2, r6
 800e43e:	463b      	mov	r3, r7
 800e440:	e9cd 0100 	strd	r0, r1, [sp]
 800e444:	4628      	mov	r0, r5
 800e446:	f007 f9b1 	bl	80157ac <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800e44a:	6820      	ldr	r0, [r4, #0]
 800e44c:	f7f9 ffb4 	bl	80083b8 <__aeabi_f2d>
 800e450:	4606      	mov	r6, r0
 800e452:	68a0      	ldr	r0, [r4, #8]
 800e454:	460f      	mov	r7, r1
 800e456:	f7f9 ffaf 	bl	80083b8 <__aeabi_f2d>
 800e45a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e45e:	6860      	ldr	r0, [r4, #4]
 800e460:	f7f9 ffaa 	bl	80083b8 <__aeabi_f2d>
 800e464:	4632      	mov	r2, r6
 800e466:	463b      	mov	r3, r7
 800e468:	e9cd 0100 	strd	r0, r1, [sp]
 800e46c:	4648      	mov	r0, r9
 800e46e:	f007 f99d 	bl	80157ac <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800e472:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e474:	f7f9 ffa0 	bl	80083b8 <__aeabi_f2d>
 800e478:	4606      	mov	r6, r0
 800e47a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800e47c:	460f      	mov	r7, r1
 800e47e:	f7f9 ff9b 	bl	80083b8 <__aeabi_f2d>
 800e482:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e486:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800e488:	f7f9 ff96 	bl	80083b8 <__aeabi_f2d>
 800e48c:	4632      	mov	r2, r6
 800e48e:	463b      	mov	r3, r7
 800e490:	e9cd 0100 	strd	r0, r1, [sp]
 800e494:	487c      	ldr	r0, [pc, #496]	; (800e688 <Change_Gain+0x2a8>)
 800e496:	f007 f989 	bl	80157ac <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800e49a:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800e49e:	f7f9 ff8b 	bl	80083b8 <__aeabi_f2d>
 800e4a2:	4606      	mov	r6, r0
 800e4a4:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800e4a8:	460f      	mov	r7, r1
 800e4aa:	f7f9 ff85 	bl	80083b8 <__aeabi_f2d>
 800e4ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e4b2:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800e4b6:	f7f9 ff7f 	bl	80083b8 <__aeabi_f2d>
 800e4ba:	4632      	mov	r2, r6
 800e4bc:	463b      	mov	r3, r7
 800e4be:	e9cd 0100 	strd	r0, r1, [sp]
 800e4c2:	4872      	ldr	r0, [pc, #456]	; (800e68c <Change_Gain+0x2ac>)
 800e4c4:	f007 f972 	bl	80157ac <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800e4c8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800e4ca:	f7f9 ff75 	bl	80083b8 <__aeabi_f2d>
 800e4ce:	4606      	mov	r6, r0
 800e4d0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800e4d2:	460f      	mov	r7, r1
 800e4d4:	f7f9 ff70 	bl	80083b8 <__aeabi_f2d>
 800e4d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e4dc:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800e4de:	f7f9 ff6b 	bl	80083b8 <__aeabi_f2d>
 800e4e2:	463b      	mov	r3, r7
 800e4e4:	e9cd 0100 	strd	r0, r1, [sp]
 800e4e8:	4632      	mov	r2, r6
 800e4ea:	4869      	ldr	r0, [pc, #420]	; (800e690 <Change_Gain+0x2b0>)
 800e4ec:	f007 f95e 	bl	80157ac <iprintf>

		Buffering();
 800e4f0:	f7ff fe4e 	bl	800e190 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800e4f4:	4867      	ldr	r0, [pc, #412]	; (800e694 <Change_Gain+0x2b4>)
 800e4f6:	f007 f959 	bl	80157ac <iprintf>
 800e4fa:	f10d 0115 	add.w	r1, sp, #21
 800e4fe:	4866      	ldr	r0, [pc, #408]	; (800e698 <Change_Gain+0x2b8>)
 800e500:	f007 fbe8 	bl	8015cd4 <iscanf>
		if(change_mode == '0')
 800e504:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800e508:	2b30      	cmp	r3, #48	; 0x30
 800e50a:	d066      	beq.n	800e5da <Change_Gain+0x1fa>
			break;
		}
		else
		{

			Buffering();
 800e50c:	f7ff fe40 	bl	800e190 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800e510:	4862      	ldr	r0, [pc, #392]	; (800e69c <Change_Gain+0x2bc>)
 800e512:	f007 f94b 	bl	80157ac <iprintf>
 800e516:	f10d 0116 	add.w	r1, sp, #22
 800e51a:	485f      	ldr	r0, [pc, #380]	; (800e698 <Change_Gain+0x2b8>)
 800e51c:	f007 fbda 	bl	8015cd4 <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800e520:	f89d 2016 	ldrb.w	r2, [sp, #22]
 800e524:	f89d 1015 	ldrb.w	r1, [sp, #21]
 800e528:	485d      	ldr	r0, [pc, #372]	; (800e6a0 <Change_Gain+0x2c0>)
 800e52a:	f007 f93f 	bl	80157ac <iprintf>

			Buffering();
 800e52e:	f7ff fe2f 	bl	800e190 <Buffering>
			printf("\r\n : ");
 800e532:	485c      	ldr	r0, [pc, #368]	; (800e6a4 <Change_Gain+0x2c4>)
 800e534:	f007 f93a 	bl	80157ac <iprintf>

			switch(change_mode)
 800e538:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800e53c:	3b31      	subs	r3, #49	; 0x31
 800e53e:	2b04      	cmp	r3, #4
 800e540:	d85e      	bhi.n	800e600 <Change_Gain+0x220>
 800e542:	e8df f003 	tbb	[pc, r3]
 800e546:	303d      	.short	0x303d
 800e548:	1623      	.short	0x1623
 800e54a:	03          	.byte	0x03
 800e54b:	00          	.byte	0x00
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
			case '5'://
				if(pid == 'p')
 800e54c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800e550:	2b70      	cmp	r3, #112	; 0x70
 800e552:	d068      	beq.n	800e626 <Change_Gain+0x246>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
				}
				else if(pid == 'i')
 800e554:	2b69      	cmp	r3, #105	; 0x69
 800e556:	d07f      	beq.n	800e658 <Change_Gain+0x278>
				{
					scanf("%f",&Pid[D_WALL_PID].KI);
				}
				else if(pid == 'd')
 800e558:	2b64      	cmp	r3, #100	; 0x64
 800e55a:	d055      	beq.n	800e608 <Change_Gain+0x228>
				break;
			default :
				printf("\r\n");
				break;
			}
			Buffering();
 800e55c:	f7ff fe18 	bl	800e190 <Buffering>
			scanf("%c",&nl);
 800e560:	f10d 0117 	add.w	r1, sp, #23
 800e564:	484c      	ldr	r0, [pc, #304]	; (800e698 <Change_Gain+0x2b8>)
 800e566:	f007 fbb5 	bl	8015cd4 <iscanf>
			printf("\r\n");
 800e56a:	484f      	ldr	r0, [pc, #316]	; (800e6a8 <Change_Gain+0x2c8>)
 800e56c:	f007 f9a6 	bl	80158bc <puts>
		printf("PID\r\n");
 800e570:	e751      	b.n	800e416 <Change_Gain+0x36>
				if(pid == 'p')
 800e572:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800e576:	2b70      	cmp	r3, #112	; 0x70
 800e578:	d05a      	beq.n	800e630 <Change_Gain+0x250>
				else if(pid == 'i')
 800e57a:	2b69      	cmp	r3, #105	; 0x69
 800e57c:	d071      	beq.n	800e662 <Change_Gain+0x282>
				else if(pid == 'd')
 800e57e:	2b64      	cmp	r3, #100	; 0x64
 800e580:	d1ec      	bne.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800e582:	494a      	ldr	r1, [pc, #296]	; (800e6ac <Change_Gain+0x2cc>)
 800e584:	484a      	ldr	r0, [pc, #296]	; (800e6b0 <Change_Gain+0x2d0>)
 800e586:	f007 fba5 	bl	8015cd4 <iscanf>
 800e58a:	e7e7      	b.n	800e55c <Change_Gain+0x17c>
				if(pid == 'p')
 800e58c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800e590:	2b70      	cmp	r3, #112	; 0x70
 800e592:	d052      	beq.n	800e63a <Change_Gain+0x25a>
				else if(pid == 'i')
 800e594:	2b69      	cmp	r3, #105	; 0x69
 800e596:	d069      	beq.n	800e66c <Change_Gain+0x28c>
				else if(pid == 'd')
 800e598:	2b64      	cmp	r3, #100	; 0x64
 800e59a:	d1df      	bne.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800e59c:	4945      	ldr	r1, [pc, #276]	; (800e6b4 <Change_Gain+0x2d4>)
 800e59e:	4844      	ldr	r0, [pc, #272]	; (800e6b0 <Change_Gain+0x2d0>)
 800e5a0:	f007 fb98 	bl	8015cd4 <iscanf>
 800e5a4:	e7da      	b.n	800e55c <Change_Gain+0x17c>
				if(pid == 'p')
 800e5a6:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800e5aa:	2b70      	cmp	r3, #112	; 0x70
 800e5ac:	d036      	beq.n	800e61c <Change_Gain+0x23c>
				else if(pid == 'i')
 800e5ae:	2b69      	cmp	r3, #105	; 0x69
 800e5b0:	d04d      	beq.n	800e64e <Change_Gain+0x26e>
				else if(pid == 'd')
 800e5b2:	2b64      	cmp	r3, #100	; 0x64
 800e5b4:	d1d2      	bne.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800e5b6:	4940      	ldr	r1, [pc, #256]	; (800e6b8 <Change_Gain+0x2d8>)
 800e5b8:	483d      	ldr	r0, [pc, #244]	; (800e6b0 <Change_Gain+0x2d0>)
 800e5ba:	f007 fb8b 	bl	8015cd4 <iscanf>
 800e5be:	e7cd      	b.n	800e55c <Change_Gain+0x17c>
				if(pid == 'p')
 800e5c0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800e5c4:	2b70      	cmp	r3, #112	; 0x70
 800e5c6:	d024      	beq.n	800e612 <Change_Gain+0x232>
				else if(pid == 'i')
 800e5c8:	2b69      	cmp	r3, #105	; 0x69
 800e5ca:	d03b      	beq.n	800e644 <Change_Gain+0x264>
				else if(pid == 'd')
 800e5cc:	2b64      	cmp	r3, #100	; 0x64
 800e5ce:	d1c5      	bne.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800e5d0:	493a      	ldr	r1, [pc, #232]	; (800e6bc <Change_Gain+0x2dc>)
 800e5d2:	4837      	ldr	r0, [pc, #220]	; (800e6b0 <Change_Gain+0x2d0>)
 800e5d4:	f007 fb7e 	bl	8015cd4 <iscanf>
 800e5d8:	e7c0      	b.n	800e55c <Change_Gain+0x17c>
		}

	}
	printf("\r\n\r\n");
 800e5da:	4839      	ldr	r0, [pc, #228]	; (800e6c0 <Change_Gain+0x2e0>)
 800e5dc:	f007 f96e 	bl	80158bc <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 800e5e0:	f7ff fa09 	bl	800d9f6 <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 800e5e4:	f7ff fde4 	bl	800e1b0 <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 800e5e8:	2007      	movs	r0, #7
 800e5ea:	f7ff fbf9 	bl	800dde0 <ChangeLED>
	HAL_Delay(200);
 800e5ee:	20c8      	movs	r0, #200	; 0xc8
 800e5f0:	f000 fbaa 	bl	800ed48 <HAL_Delay>
	ChangeLED(0);
 800e5f4:	2000      	movs	r0, #0
 800e5f6:	f7ff fbf3 	bl	800dde0 <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 800e5fa:	b007      	add	sp, #28
 800e5fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				printf("\r\n");
 800e600:	4830      	ldr	r0, [pc, #192]	; (800e6c4 <Change_Gain+0x2e4>)
 800e602:	f007 f95b 	bl	80158bc <puts>
				break;
 800e606:	e7a9      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800e608:	492f      	ldr	r1, [pc, #188]	; (800e6c8 <Change_Gain+0x2e8>)
 800e60a:	4829      	ldr	r0, [pc, #164]	; (800e6b0 <Change_Gain+0x2d0>)
 800e60c:	f007 fb62 	bl	8015cd4 <iscanf>
 800e610:	e7a4      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KP);
 800e612:	492e      	ldr	r1, [pc, #184]	; (800e6cc <Change_Gain+0x2ec>)
 800e614:	4826      	ldr	r0, [pc, #152]	; (800e6b0 <Change_Gain+0x2d0>)
 800e616:	f007 fb5d 	bl	8015cd4 <iscanf>
 800e61a:	e79f      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KP);
 800e61c:	4917      	ldr	r1, [pc, #92]	; (800e67c <Change_Gain+0x29c>)
 800e61e:	4824      	ldr	r0, [pc, #144]	; (800e6b0 <Change_Gain+0x2d0>)
 800e620:	f007 fb58 	bl	8015cd4 <iscanf>
 800e624:	e79a      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KP);
 800e626:	492a      	ldr	r1, [pc, #168]	; (800e6d0 <Change_Gain+0x2f0>)
 800e628:	4821      	ldr	r0, [pc, #132]	; (800e6b0 <Change_Gain+0x2d0>)
 800e62a:	f007 fb53 	bl	8015cd4 <iscanf>
 800e62e:	e795      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KP);
 800e630:	4928      	ldr	r1, [pc, #160]	; (800e6d4 <Change_Gain+0x2f4>)
 800e632:	481f      	ldr	r0, [pc, #124]	; (800e6b0 <Change_Gain+0x2d0>)
 800e634:	f007 fb4e 	bl	8015cd4 <iscanf>
 800e638:	e790      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KP);
 800e63a:	4927      	ldr	r1, [pc, #156]	; (800e6d8 <Change_Gain+0x2f8>)
 800e63c:	481c      	ldr	r0, [pc, #112]	; (800e6b0 <Change_Gain+0x2d0>)
 800e63e:	f007 fb49 	bl	8015cd4 <iscanf>
 800e642:	e78b      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800e644:	4925      	ldr	r1, [pc, #148]	; (800e6dc <Change_Gain+0x2fc>)
 800e646:	481a      	ldr	r0, [pc, #104]	; (800e6b0 <Change_Gain+0x2d0>)
 800e648:	f007 fb44 	bl	8015cd4 <iscanf>
 800e64c:	e786      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800e64e:	4924      	ldr	r1, [pc, #144]	; (800e6e0 <Change_Gain+0x300>)
 800e650:	4817      	ldr	r0, [pc, #92]	; (800e6b0 <Change_Gain+0x2d0>)
 800e652:	f007 fb3f 	bl	8015cd4 <iscanf>
 800e656:	e781      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800e658:	4922      	ldr	r1, [pc, #136]	; (800e6e4 <Change_Gain+0x304>)
 800e65a:	4815      	ldr	r0, [pc, #84]	; (800e6b0 <Change_Gain+0x2d0>)
 800e65c:	f007 fb3a 	bl	8015cd4 <iscanf>
 800e660:	e77c      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800e662:	4921      	ldr	r1, [pc, #132]	; (800e6e8 <Change_Gain+0x308>)
 800e664:	4812      	ldr	r0, [pc, #72]	; (800e6b0 <Change_Gain+0x2d0>)
 800e666:	f007 fb35 	bl	8015cd4 <iscanf>
 800e66a:	e777      	b.n	800e55c <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800e66c:	491f      	ldr	r1, [pc, #124]	; (800e6ec <Change_Gain+0x30c>)
 800e66e:	4810      	ldr	r0, [pc, #64]	; (800e6b0 <Change_Gain+0x2d0>)
 800e670:	f007 fb30 	bl	8015cd4 <iscanf>
 800e674:	e772      	b.n	800e55c <Change_Gain+0x17c>
 800e676:	bf00      	nop
 800e678:	20008e40 	.word	0x20008e40
 800e67c:	20008030 	.word	0x20008030
 800e680:	080193fc 	.word	0x080193fc
 800e684:	20008bf8 	.word	0x20008bf8
 800e688:	08019438 	.word	0x08019438
 800e68c:	08019454 	.word	0x08019454
 800e690:	08019470 	.word	0x08019470
 800e694:	0801948c 	.word	0x0801948c
 800e698:	080194a4 	.word	0x080194a4
 800e69c:	080194a8 	.word	0x080194a8
 800e6a0:	080194bc 	.word	0x080194bc
 800e6a4:	080194e0 	.word	0x080194e0
 800e6a8:	08019514 	.word	0x08019514
 800e6ac:	200080bc 	.word	0x200080bc
 800e6b0:	080194f4 	.word	0x080194f4
 800e6b4:	20008090 	.word	0x20008090
 800e6b8:	20008038 	.word	0x20008038
 800e6bc:	200080e8 	.word	0x200080e8
 800e6c0:	0801950c 	.word	0x0801950c
 800e6c4:	080194f8 	.word	0x080194f8
 800e6c8:	20008064 	.word	0x20008064
 800e6cc:	200080e0 	.word	0x200080e0
 800e6d0:	2000805c 	.word	0x2000805c
 800e6d4:	200080b4 	.word	0x200080b4
 800e6d8:	20008088 	.word	0x20008088
 800e6dc:	200080e4 	.word	0x200080e4
 800e6e0:	20008034 	.word	0x20008034
 800e6e4:	20008060 	.word	0x20008060
 800e6e8:	200080b8 	.word	0x200080b8
 800e6ec:	2000808c 	.word	0x2000808c
 800e6f0:	080193e4 	.word	0x080193e4
 800e6f4:	0801941c 	.word	0x0801941c

0800e6f8 <PIDSetGain>:
//		elast[i] = 0;
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
 800e6f8:	b480      	push	{r7}
 800e6fa:	b085      	sub	sp, #20
 800e6fc:	af00      	add	r7, sp, #0
 800e6fe:	60f8      	str	r0, [r7, #12]
 800e700:	ed87 0a02 	vstr	s0, [r7, #8]
 800e704:	edc7 0a01 	vstr	s1, [r7, #4]
 800e708:	ed87 1a00 	vstr	s2, [r7]
	Pid[n].KP = kp;
 800e70c:	4a0f      	ldr	r2, [pc, #60]	; (800e74c <PIDSetGain+0x54>)
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	212c      	movs	r1, #44	; 0x2c
 800e712:	fb01 f303 	mul.w	r3, r1, r3
 800e716:	4413      	add	r3, r2
 800e718:	68ba      	ldr	r2, [r7, #8]
 800e71a:	601a      	str	r2, [r3, #0]
	Pid[n].KI = ki;
 800e71c:	4a0b      	ldr	r2, [pc, #44]	; (800e74c <PIDSetGain+0x54>)
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	212c      	movs	r1, #44	; 0x2c
 800e722:	fb01 f303 	mul.w	r3, r1, r3
 800e726:	4413      	add	r3, r2
 800e728:	3304      	adds	r3, #4
 800e72a:	687a      	ldr	r2, [r7, #4]
 800e72c:	601a      	str	r2, [r3, #0]
	Pid[n].KD = kd;
 800e72e:	4a07      	ldr	r2, [pc, #28]	; (800e74c <PIDSetGain+0x54>)
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	212c      	movs	r1, #44	; 0x2c
 800e734:	fb01 f303 	mul.w	r3, r1, r3
 800e738:	4413      	add	r3, r2
 800e73a:	3308      	adds	r3, #8
 800e73c:	683a      	ldr	r2, [r7, #0]
 800e73e:	601a      	str	r2, [r3, #0]

}
 800e740:	bf00      	nop
 800e742:	3714      	adds	r7, #20
 800e744:	46bd      	mov	sp, r7
 800e746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74a:	4770      	bx	lr
 800e74c:	20008030 	.word	0x20008030

0800e750 <PIDChangeFlag>:
//	ei[n] = 0;
//	elast[n] = 0;
//}

void PIDChangeFlag(int n, int on_or_off)
{
 800e750:	b480      	push	{r7}
 800e752:	b083      	sub	sp, #12
 800e754:	af00      	add	r7, sp, #0
 800e756:	6078      	str	r0, [r7, #4]
 800e758:	6039      	str	r1, [r7, #0]
	Pid[n].flag = on_or_off;
 800e75a:	4a07      	ldr	r2, [pc, #28]	; (800e778 <PIDChangeFlag+0x28>)
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	212c      	movs	r1, #44	; 0x2c
 800e760:	fb01 f303 	mul.w	r3, r1, r3
 800e764:	4413      	add	r3, r2
 800e766:	3328      	adds	r3, #40	; 0x28
 800e768:	683a      	ldr	r2, [r7, #0]
 800e76a:	601a      	str	r2, [r3, #0]
}
 800e76c:	bf00      	nop
 800e76e:	370c      	adds	r7, #12
 800e770:	46bd      	mov	sp, r7
 800e772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e776:	4770      	bx	lr
 800e778:	20008030 	.word	0x20008030

0800e77c <PIDReset>:
int PIDGetFlag(int n)
{
	return Pid[n].flag;
}
void PIDReset(int n)
{
 800e77c:	b480      	push	{r7}
 800e77e:	b083      	sub	sp, #12
 800e780:	af00      	add	r7, sp, #0
 800e782:	6078      	str	r0, [r7, #4]
	//
	Pid[n].e = 0;
 800e784:	4a1b      	ldr	r2, [pc, #108]	; (800e7f4 <PIDReset+0x78>)
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	212c      	movs	r1, #44	; 0x2c
 800e78a:	fb01 f303 	mul.w	r3, r1, r3
 800e78e:	4413      	add	r3, r2
 800e790:	330c      	adds	r3, #12
 800e792:	f04f 0200 	mov.w	r2, #0
 800e796:	601a      	str	r2, [r3, #0]
	Pid[n].ei = 0;
 800e798:	4a16      	ldr	r2, [pc, #88]	; (800e7f4 <PIDReset+0x78>)
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	212c      	movs	r1, #44	; 0x2c
 800e79e:	fb01 f303 	mul.w	r3, r1, r3
 800e7a2:	4413      	add	r3, r2
 800e7a4:	3310      	adds	r3, #16
 800e7a6:	f04f 0200 	mov.w	r2, #0
 800e7aa:	601a      	str	r2, [r3, #0]
	Pid[n].ed = 0;
 800e7ac:	4a11      	ldr	r2, [pc, #68]	; (800e7f4 <PIDReset+0x78>)
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	212c      	movs	r1, #44	; 0x2c
 800e7b2:	fb01 f303 	mul.w	r3, r1, r3
 800e7b6:	4413      	add	r3, r2
 800e7b8:	3314      	adds	r3, #20
 800e7ba:	f04f 0200 	mov.w	r2, #0
 800e7be:	601a      	str	r2, [r3, #0]
	Pid[n].elast = 0;
 800e7c0:	4a0c      	ldr	r2, [pc, #48]	; (800e7f4 <PIDReset+0x78>)
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	212c      	movs	r1, #44	; 0x2c
 800e7c6:	fb01 f303 	mul.w	r3, r1, r3
 800e7ca:	4413      	add	r3, r2
 800e7cc:	3318      	adds	r3, #24
 800e7ce:	f04f 0200 	mov.w	r2, #0
 800e7d2:	601a      	str	r2, [r3, #0]
	Pid[n].out = 0;
 800e7d4:	4a07      	ldr	r2, [pc, #28]	; (800e7f4 <PIDReset+0x78>)
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	212c      	movs	r1, #44	; 0x2c
 800e7da:	fb01 f303 	mul.w	r3, r1, r3
 800e7de:	4413      	add	r3, r2
 800e7e0:	3324      	adds	r3, #36	; 0x24
 800e7e2:	2200      	movs	r2, #0
 800e7e4:	601a      	str	r2, [r3, #0]
}
 800e7e6:	bf00      	nop
 800e7e8:	370c      	adds	r7, #12
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f0:	4770      	bx	lr
 800e7f2:	bf00      	nop
 800e7f4:	20008030 	.word	0x20008030

0800e7f8 <PIDControl>:
//{
//	Pid[n].target = target;
//	Pid[n].current = current;
//}
inline int PIDControl(int n, float target, float current)
{
 800e7f8:	b590      	push	{r4, r7, lr}
 800e7fa:	b085      	sub	sp, #20
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	60f8      	str	r0, [r7, #12]
 800e800:	ed87 0a02 	vstr	s0, [r7, #8]
 800e804:	edc7 0a01 	vstr	s1, [r7, #4]
	//PIDInput( n, target, current);
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 800e808:	4a90      	ldr	r2, [pc, #576]	; (800ea4c <PIDControl+0x254>)
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	212c      	movs	r1, #44	; 0x2c
 800e80e:	fb01 f303 	mul.w	r3, r1, r3
 800e812:	4413      	add	r3, r2
 800e814:	3328      	adds	r3, #40	; 0x28
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d132      	bne.n	800e882 <PIDControl+0x8a>
	{
		Pid[n].e = 0.0f;
 800e81c:	4a8b      	ldr	r2, [pc, #556]	; (800ea4c <PIDControl+0x254>)
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	212c      	movs	r1, #44	; 0x2c
 800e822:	fb01 f303 	mul.w	r3, r1, r3
 800e826:	4413      	add	r3, r2
 800e828:	330c      	adds	r3, #12
 800e82a:	f04f 0200 	mov.w	r2, #0
 800e82e:	601a      	str	r2, [r3, #0]
		Pid[n].ei = 0.0f;
 800e830:	4a86      	ldr	r2, [pc, #536]	; (800ea4c <PIDControl+0x254>)
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	212c      	movs	r1, #44	; 0x2c
 800e836:	fb01 f303 	mul.w	r3, r1, r3
 800e83a:	4413      	add	r3, r2
 800e83c:	3310      	adds	r3, #16
 800e83e:	f04f 0200 	mov.w	r2, #0
 800e842:	601a      	str	r2, [r3, #0]
		Pid[n].ed = 0.0f;
 800e844:	4a81      	ldr	r2, [pc, #516]	; (800ea4c <PIDControl+0x254>)
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	212c      	movs	r1, #44	; 0x2c
 800e84a:	fb01 f303 	mul.w	r3, r1, r3
 800e84e:	4413      	add	r3, r2
 800e850:	3314      	adds	r3, #20
 800e852:	f04f 0200 	mov.w	r2, #0
 800e856:	601a      	str	r2, [r3, #0]
		Pid[n].elast = 0.0f;
 800e858:	4a7c      	ldr	r2, [pc, #496]	; (800ea4c <PIDControl+0x254>)
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	212c      	movs	r1, #44	; 0x2c
 800e85e:	fb01 f303 	mul.w	r3, r1, r3
 800e862:	4413      	add	r3, r2
 800e864:	3318      	adds	r3, #24
 800e866:	f04f 0200 	mov.w	r2, #0
 800e86a:	601a      	str	r2, [r3, #0]
		Pid[n].out = 0;
 800e86c:	4a77      	ldr	r2, [pc, #476]	; (800ea4c <PIDControl+0x254>)
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	212c      	movs	r1, #44	; 0x2c
 800e872:	fb01 f303 	mul.w	r3, r1, r3
 800e876:	4413      	add	r3, r2
 800e878:	3324      	adds	r3, #36	; 0x24
 800e87a:	2200      	movs	r2, #0
 800e87c:	601a      	str	r2, [r3, #0]
		return 0;
 800e87e:	2300      	movs	r3, #0
 800e880:	e0df      	b.n	800ea42 <PIDControl+0x24a>
		//PIDReset(n);
	}
	else
	{
		Pid[n].target = target;
 800e882:	4a72      	ldr	r2, [pc, #456]	; (800ea4c <PIDControl+0x254>)
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	212c      	movs	r1, #44	; 0x2c
 800e888:	fb01 f303 	mul.w	r3, r1, r3
 800e88c:	4413      	add	r3, r2
 800e88e:	3320      	adds	r3, #32
 800e890:	68ba      	ldr	r2, [r7, #8]
 800e892:	601a      	str	r2, [r3, #0]
		Pid[n].current = current;
 800e894:	4a6d      	ldr	r2, [pc, #436]	; (800ea4c <PIDControl+0x254>)
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	212c      	movs	r1, #44	; 0x2c
 800e89a:	fb01 f303 	mul.w	r3, r1, r3
 800e89e:	4413      	add	r3, r2
 800e8a0:	331c      	adds	r3, #28
 800e8a2:	687a      	ldr	r2, [r7, #4]
 800e8a4:	601a      	str	r2, [r3, #0]

		Pid[n].e = Pid[n].target - Pid[n].current;
 800e8a6:	4a69      	ldr	r2, [pc, #420]	; (800ea4c <PIDControl+0x254>)
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	212c      	movs	r1, #44	; 0x2c
 800e8ac:	fb01 f303 	mul.w	r3, r1, r3
 800e8b0:	4413      	add	r3, r2
 800e8b2:	3320      	adds	r3, #32
 800e8b4:	ed93 7a00 	vldr	s14, [r3]
 800e8b8:	4a64      	ldr	r2, [pc, #400]	; (800ea4c <PIDControl+0x254>)
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	212c      	movs	r1, #44	; 0x2c
 800e8be:	fb01 f303 	mul.w	r3, r1, r3
 800e8c2:	4413      	add	r3, r2
 800e8c4:	331c      	adds	r3, #28
 800e8c6:	edd3 7a00 	vldr	s15, [r3]
 800e8ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e8ce:	4a5f      	ldr	r2, [pc, #380]	; (800ea4c <PIDControl+0x254>)
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	212c      	movs	r1, #44	; 0x2c
 800e8d4:	fb01 f303 	mul.w	r3, r1, r3
 800e8d8:	4413      	add	r3, r2
 800e8da:	330c      	adds	r3, #12
 800e8dc:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ei += Pid[n].e * pid_T;
 800e8e0:	4a5a      	ldr	r2, [pc, #360]	; (800ea4c <PIDControl+0x254>)
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	212c      	movs	r1, #44	; 0x2c
 800e8e6:	fb01 f303 	mul.w	r3, r1, r3
 800e8ea:	4413      	add	r3, r2
 800e8ec:	3310      	adds	r3, #16
 800e8ee:	ed93 7a00 	vldr	s14, [r3]
 800e8f2:	4a56      	ldr	r2, [pc, #344]	; (800ea4c <PIDControl+0x254>)
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	212c      	movs	r1, #44	; 0x2c
 800e8f8:	fb01 f303 	mul.w	r3, r1, r3
 800e8fc:	4413      	add	r3, r2
 800e8fe:	330c      	adds	r3, #12
 800e900:	edd3 7a00 	vldr	s15, [r3]
 800e904:	eddf 6a52 	vldr	s13, [pc, #328]	; 800ea50 <PIDControl+0x258>
 800e908:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e90c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e910:	4a4e      	ldr	r2, [pc, #312]	; (800ea4c <PIDControl+0x254>)
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	212c      	movs	r1, #44	; 0x2c
 800e916:	fb01 f303 	mul.w	r3, r1, r3
 800e91a:	4413      	add	r3, r2
 800e91c:	3310      	adds	r3, #16
 800e91e:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800e922:	4a4a      	ldr	r2, [pc, #296]	; (800ea4c <PIDControl+0x254>)
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	212c      	movs	r1, #44	; 0x2c
 800e928:	fb01 f303 	mul.w	r3, r1, r3
 800e92c:	4413      	add	r3, r2
 800e92e:	330c      	adds	r3, #12
 800e930:	ed93 7a00 	vldr	s14, [r3]
 800e934:	4a45      	ldr	r2, [pc, #276]	; (800ea4c <PIDControl+0x254>)
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	212c      	movs	r1, #44	; 0x2c
 800e93a:	fb01 f303 	mul.w	r3, r1, r3
 800e93e:	4413      	add	r3, r2
 800e940:	3318      	adds	r3, #24
 800e942:	edd3 7a00 	vldr	s15, [r3]
 800e946:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e94a:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800ea54 <PIDControl+0x25c>
 800e94e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e952:	4a3e      	ldr	r2, [pc, #248]	; (800ea4c <PIDControl+0x254>)
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	212c      	movs	r1, #44	; 0x2c
 800e958:	fb01 f303 	mul.w	r3, r1, r3
 800e95c:	4413      	add	r3, r2
 800e95e:	3314      	adds	r3, #20
 800e960:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].elast = Pid[n].e;
 800e964:	4a39      	ldr	r2, [pc, #228]	; (800ea4c <PIDControl+0x254>)
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	212c      	movs	r1, #44	; 0x2c
 800e96a:	fb01 f303 	mul.w	r3, r1, r3
 800e96e:	4413      	add	r3, r2
 800e970:	330c      	adds	r3, #12
 800e972:	681a      	ldr	r2, [r3, #0]
 800e974:	4935      	ldr	r1, [pc, #212]	; (800ea4c <PIDControl+0x254>)
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	202c      	movs	r0, #44	; 0x2c
 800e97a:	fb00 f303 	mul.w	r3, r0, r3
 800e97e:	440b      	add	r3, r1
 800e980:	3318      	adds	r3, #24
 800e982:	601a      	str	r2, [r3, #0]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e984:	4a31      	ldr	r2, [pc, #196]	; (800ea4c <PIDControl+0x254>)
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	212c      	movs	r1, #44	; 0x2c
 800e98a:	fb01 f303 	mul.w	r3, r1, r3
 800e98e:	4413      	add	r3, r2
 800e990:	ed93 7a00 	vldr	s14, [r3]
 800e994:	4a2d      	ldr	r2, [pc, #180]	; (800ea4c <PIDControl+0x254>)
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	212c      	movs	r1, #44	; 0x2c
 800e99a:	fb01 f303 	mul.w	r3, r1, r3
 800e99e:	4413      	add	r3, r2
 800e9a0:	330c      	adds	r3, #12
 800e9a2:	edd3 7a00 	vldr	s15, [r3]
 800e9a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e9aa:	4a28      	ldr	r2, [pc, #160]	; (800ea4c <PIDControl+0x254>)
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	212c      	movs	r1, #44	; 0x2c
 800e9b0:	fb01 f303 	mul.w	r3, r1, r3
 800e9b4:	4413      	add	r3, r2
 800e9b6:	3304      	adds	r3, #4
 800e9b8:	edd3 6a00 	vldr	s13, [r3]
 800e9bc:	4a23      	ldr	r2, [pc, #140]	; (800ea4c <PIDControl+0x254>)
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	212c      	movs	r1, #44	; 0x2c
 800e9c2:	fb01 f303 	mul.w	r3, r1, r3
 800e9c6:	4413      	add	r3, r2
 800e9c8:	3310      	adds	r3, #16
 800e9ca:	edd3 7a00 	vldr	s15, [r3]
 800e9ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e9d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e9d6:	4a1d      	ldr	r2, [pc, #116]	; (800ea4c <PIDControl+0x254>)
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	212c      	movs	r1, #44	; 0x2c
 800e9dc:	fb01 f303 	mul.w	r3, r1, r3
 800e9e0:	4413      	add	r3, r2
 800e9e2:	3308      	adds	r3, #8
 800e9e4:	edd3 6a00 	vldr	s13, [r3]
 800e9e8:	4a18      	ldr	r2, [pc, #96]	; (800ea4c <PIDControl+0x254>)
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	212c      	movs	r1, #44	; 0x2c
 800e9ee:	fb01 f303 	mul.w	r3, r1, r3
 800e9f2:	4413      	add	r3, r2
 800e9f4:	3314      	adds	r3, #20
 800e9f6:	edd3 7a00 	vldr	s15, [r3]
 800e9fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e9fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ea02:	ee17 0a90 	vmov	r0, s15
 800ea06:	f7f9 fcd7 	bl	80083b8 <__aeabi_f2d>
 800ea0a:	4603      	mov	r3, r0
 800ea0c:	460c      	mov	r4, r1
 800ea0e:	ec44 3b10 	vmov	d0, r3, r4
 800ea12:	f005 f941 	bl	8013c98 <round>
 800ea16:	ec54 3b10 	vmov	r3, r4, d0
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	4621      	mov	r1, r4
 800ea1e:	f7f9 ffd3 	bl	80089c8 <__aeabi_d2iz>
 800ea22:	4a0a      	ldr	r2, [pc, #40]	; (800ea4c <PIDControl+0x254>)
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	212c      	movs	r1, #44	; 0x2c
 800ea28:	fb01 f303 	mul.w	r3, r1, r3
 800ea2c:	4413      	add	r3, r2
 800ea2e:	3324      	adds	r3, #36	; 0x24
 800ea30:	6018      	str	r0, [r3, #0]
		return Pid[n].out;
 800ea32:	4a06      	ldr	r2, [pc, #24]	; (800ea4c <PIDControl+0x254>)
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	212c      	movs	r1, #44	; 0x2c
 800ea38:	fb01 f303 	mul.w	r3, r1, r3
 800ea3c:	4413      	add	r3, r2
 800ea3e:	3324      	adds	r3, #36	; 0x24
 800ea40:	681b      	ldr	r3, [r3, #0]
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );

}
 800ea42:	4618      	mov	r0, r3
 800ea44:	3714      	adds	r7, #20
 800ea46:	46bd      	mov	sp, r7
 800ea48:	bd90      	pop	{r4, r7, pc}
 800ea4a:	bf00      	nop
 800ea4c:	20008030 	.word	0x20008030
 800ea50:	3a83126f 	.word	0x3a83126f
 800ea54:	4479ffff 	.word	0x4479ffff

0800ea58 <HAL_GPIO_EXTI_Callback>:
#include <stdio.h>
#include <math.h>
//
int gpio_callback_count=0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
	if(GPIO_Pin == GPIO_PIN_12)
 800ea58:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800ea5c:	d106      	bne.n	800ea6c <HAL_GPIO_EXTI_Callback+0x14>
	{
	  gpio_callback_count++;
 800ea5e:	4a04      	ldr	r2, [pc, #16]	; (800ea70 <HAL_GPIO_EXTI_Callback+0x18>)
 800ea60:	6813      	ldr	r3, [r2, #0]
 800ea62:	3301      	adds	r3, #1
	  //ChangeLED(gpio_callback_count);

	  if(gpio_callback_count > 1) gpio_callback_count=0;
 800ea64:	2b01      	cmp	r3, #1
 800ea66:	bfc8      	it	gt
 800ea68:	2300      	movgt	r3, #0
 800ea6a:	6013      	str	r3, [r2, #0]
	}
}
 800ea6c:	4770      	bx	lr
 800ea6e:	bf00      	nop
 800ea70:	200081e8 	.word	0x200081e8

0800ea74 <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int8_t mode)
{
 800ea74:	b538      	push	{r3, r4, r5, lr}
 800ea76:	4605      	mov	r5, r0
 800ea78:	2405      	movs	r4, #5
	for(int i=0; i < 5; i++)
	{
		ChangeLED(mode);
 800ea7a:	4628      	mov	r0, r5
 800ea7c:	f7ff f9b0 	bl	800dde0 <ChangeLED>
		HAL_Delay(100);
 800ea80:	2064      	movs	r0, #100	; 0x64
 800ea82:	f000 f961 	bl	800ed48 <HAL_Delay>
		ChangeLED(0);
 800ea86:	2000      	movs	r0, #0
 800ea88:	f7ff f9aa 	bl	800dde0 <ChangeLED>
		HAL_Delay(100);
 800ea8c:	2064      	movs	r0, #100	; 0x64
 800ea8e:	f000 f95b 	bl	800ed48 <HAL_Delay>
	for(int i=0; i < 5; i++)
 800ea92:	3c01      	subs	r4, #1
 800ea94:	d1f1      	bne.n	800ea7a <Signal+0x6>
	}
}
 800ea96:	bd38      	pop	{r3, r4, r5, pc}

0800ea98 <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 800ea98:	b510      	push	{r4, lr}

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800ea9a:	ed9f 1a12 	vldr	s2, [pc, #72]	; 800eae4 <BatteryCheck+0x4c>
 800ea9e:	eddf 0a12 	vldr	s1, [pc, #72]	; 800eae8 <BatteryCheck+0x50>
{
 800eaa2:	ed2d 8b02 	vpush	{d8}
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800eaa6:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800eaaa:	f7ff fb2f 	bl	800e10c <ADCToBatteryVoltage>

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800eaae:	2103      	movs	r1, #3
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800eab0:	eeb0 8a40 	vmov.f32	s16, s0
	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800eab4:	2002      	movs	r0, #2
 800eab6:	f7ff fb35 	bl	800e124 <IntegerPower>

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 800eaba:	eeb0 0a48 	vmov.f32	s0, s16
 800eabe:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 800eaec <BatteryCheck+0x54>
 800eac2:	eddf 0a0b 	vldr	s1, [pc, #44]	; 800eaf0 <BatteryCheck+0x58>
 800eac6:	f7ff fb3b 	bl	800e140 <GetBatteryLevel>
 800eaca:	4604      	mov	r4, r0

	printf("%d\r\n", battery_level);
 800eacc:	4601      	mov	r1, r0
 800eace:	4809      	ldr	r0, [pc, #36]	; (800eaf4 <BatteryCheck+0x5c>)
 800ead0:	f006 fe6c 	bl	80157ac <iprintf>
	Signal( battery_level );
}
 800ead4:	ecbd 8b02 	vpop	{d8}
	Signal( battery_level );
 800ead8:	b260      	sxtb	r0, r4
}
 800eada:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Signal( battery_level );
 800eade:	f7ff bfc9 	b.w	800ea74 <Signal>
 800eae2:	bf00      	nop
 800eae4:	45800000 	.word	0x45800000
 800eae8:	40533333 	.word	0x40533333
 800eaec:	41066666 	.word	0x41066666
 800eaf0:	40e66666 	.word	0x40e66666
 800eaf4:	08019520 	.word	0x08019520

0800eaf8 <PhotoSwitch>:

//
//enc, emitter,receiver
//
void PhotoSwitch()
{
 800eaf8:	b538      	push	{r3, r4, r5, lr}
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2);
 800eafa:	4c10      	ldr	r4, [pc, #64]	; (800eb3c <PhotoSwitch+0x44>)
 800eafc:	4810      	ldr	r0, [pc, #64]	; (800eb40 <PhotoSwitch+0x48>)
 800eafe:	4621      	mov	r1, r4
 800eb00:	2202      	movs	r2, #2
 800eb02:	f000 f987 	bl	800ee14 <HAL_ADC_Start_DMA>
	//tim8duty
	HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1);
 800eb06:	2100      	movs	r1, #0
 800eb08:	480e      	ldr	r0, [pc, #56]	; (800eb44 <PhotoSwitch+0x4c>)
 800eb0a:	f004 f9a0 	bl	8012e4e <HAL_TIMEx_OCN_Start_IT>

	while(adc2[1] < 200)
 800eb0e:	6861      	ldr	r1, [r4, #4]
 800eb10:	29c7      	cmp	r1, #199	; 0xc7
 800eb12:	d806      	bhi.n	800eb22 <PhotoSwitch+0x2a>
	{
		printf("adc2[1] : %lu\r\n", adc2[1]);
 800eb14:	4d0c      	ldr	r5, [pc, #48]	; (800eb48 <PhotoSwitch+0x50>)
 800eb16:	4628      	mov	r0, r5
 800eb18:	f006 fe48 	bl	80157ac <iprintf>
	while(adc2[1] < 200)
 800eb1c:	6861      	ldr	r1, [r4, #4]
 800eb1e:	29c7      	cmp	r1, #199	; 0xc7
 800eb20:	d9f9      	bls.n	800eb16 <PhotoSwitch+0x1e>

	}
	HAL_ADC_Stop_DMA(&hadc2);
 800eb22:	4807      	ldr	r0, [pc, #28]	; (800eb40 <PhotoSwitch+0x48>)
 800eb24:	f000 fa68 	bl	800eff8 <HAL_ADC_Stop_DMA>
	HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1);
 800eb28:	2100      	movs	r1, #0
 800eb2a:	4806      	ldr	r0, [pc, #24]	; (800eb44 <PhotoSwitch+0x4c>)
 800eb2c:	f004 f9e4 	bl	8012ef8 <HAL_TIMEx_OCN_Stop_IT>
	Signal( 7 );
 800eb30:	2007      	movs	r0, #7
}
 800eb32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	Signal( 7 );
 800eb36:	f7ff bf9d 	b.w	800ea74 <Signal>
 800eb3a:	bf00      	nop
 800eb3c:	20007fd4 	.word	0x20007fd4
 800eb40:	20008c78 	.word	0x20008c78
 800eb44:	20008bf8 	.word	0x20008bf8
 800eb48:	0801954c 	.word	0x0801954c

0800eb4c <ModeSelect>:

void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 800eb4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb50:	4606      	mov	r6, r0
 800eb52:	ed2d 8b04 	vpush	{d8-d9}
 800eb56:	460f      	mov	r7, r1
	//
	//0-7
	//

	//
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800eb58:	4828      	ldr	r0, [pc, #160]	; (800ebfc <ModeSelect+0xb0>)
	*pMode=min;

	//adc

	TIM3->CNT = INITIAL_PULSE;
	gpio_callback_count = 0;
 800eb5a:	4c29      	ldr	r4, [pc, #164]	; (800ec00 <ModeSelect+0xb4>)
	{
		//printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
		//
		  ENC3_LEFT = TIM3 -> CNT;	//

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800eb5c:	ed9f 9a29 	vldr	s18, [pc, #164]	; 800ec04 <ModeSelect+0xb8>
		  	  }
		  	  ChangeLED(*pMode);
		  	  TIM3->CNT = INITIAL_PULSE;

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800eb60:	eddf 8a29 	vldr	s17, [pc, #164]	; 800ec08 <ModeSelect+0xbc>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800eb64:	2100      	movs	r1, #0
{
 800eb66:	4690      	mov	r8, r2
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800eb68:	f003 fad6 	bl	8012118 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_2);
 800eb6c:	2104      	movs	r1, #4
 800eb6e:	4823      	ldr	r0, [pc, #140]	; (800ebfc <ModeSelect+0xb0>)
 800eb70:	f003 fad2 	bl	8012118 <HAL_TIM_Encoder_Start>
	TIM3->CNT = INITIAL_PULSE;
 800eb74:	4a25      	ldr	r2, [pc, #148]	; (800ec0c <ModeSelect+0xc0>)
	*pMode=min;
 800eb76:	f888 6000 	strb.w	r6, [r8]
	TIM3->CNT = INITIAL_PULSE;
 800eb7a:	f247 552f 	movw	r5, #29999	; 0x752f
	gpio_callback_count = 0;
 800eb7e:	2300      	movs	r3, #0
	TIM3->CNT = INITIAL_PULSE;
 800eb80:	6255      	str	r5, [r2, #36]	; 0x24
		  ENC3_LEFT = TIM3 -> CNT;	//
 800eb82:	4691      	mov	r9, r2
	gpio_callback_count = 0;
 800eb84:	6023      	str	r3, [r4, #0]
	while(gpio_callback_count == 0/**/) //
 800eb86:	b9eb      	cbnz	r3, 800ebc4 <ModeSelect+0x78>
		  ENC3_LEFT = TIM3 -> CNT;	//
 800eb88:	ed99 8a09 	vldr	s16, [r9, #36]	; 0x24
		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800eb8c:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 800eb90:	eeb4 8ac9 	vcmpe.f32	s16, s18
 800eb94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb98:	db0c      	blt.n	800ebb4 <ModeSelect+0x68>
		  	  *pMode += 1;
 800eb9a:	f898 0000 	ldrb.w	r0, [r8]
 800eb9e:	3001      	adds	r0, #1
 800eba0:	b240      	sxtb	r0, r0
		  		  *pMode = min;
 800eba2:	42b8      	cmp	r0, r7
 800eba4:	bfc8      	it	gt
 800eba6:	4630      	movgt	r0, r6
 800eba8:	f888 0000 	strb.w	r0, [r8]
		  	  ChangeLED(*pMode);
 800ebac:	f7ff f918 	bl	800dde0 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 800ebb0:	f8c9 5024 	str.w	r5, [r9, #36]	; 0x24
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800ebb4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ebb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebbc:	d910      	bls.n	800ebe0 <ModeSelect+0x94>
 800ebbe:	6823      	ldr	r3, [r4, #0]
	while(gpio_callback_count == 0/**/) //
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d0e1      	beq.n	800eb88 <ModeSelect+0x3c>
		  	  }
		  	  ChangeLED(*pMode);
		  	  TIM3->CNT = INITIAL_PULSE;
		  }
	}
	gpio_callback_count = 0;
 800ebc4:	2300      	movs	r3, #0
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 800ebc6:	4619      	mov	r1, r3
 800ebc8:	480c      	ldr	r0, [pc, #48]	; (800ebfc <ModeSelect+0xb0>)
	gpio_callback_count = 0;
 800ebca:	6023      	str	r3, [r4, #0]
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 800ebcc:	f003 fadb 	bl	8012186 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
}
 800ebd0:	ecbd 8b04 	vpop	{d8-d9}
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 800ebd4:	2104      	movs	r1, #4
 800ebd6:	4809      	ldr	r0, [pc, #36]	; (800ebfc <ModeSelect+0xb0>)
}
 800ebd8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 800ebdc:	f003 bad3 	b.w	8012186 <HAL_TIM_Encoder_Stop>
		  	  *pMode -= 1;
 800ebe0:	f898 0000 	ldrb.w	r0, [r8]
 800ebe4:	3801      	subs	r0, #1
 800ebe6:	b240      	sxtb	r0, r0
 800ebe8:	42b0      	cmp	r0, r6
 800ebea:	bfb8      	it	lt
 800ebec:	4638      	movlt	r0, r7
 800ebee:	f888 0000 	strb.w	r0, [r8]
		  	  ChangeLED(*pMode);
 800ebf2:	f7ff f8f5 	bl	800dde0 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 800ebf6:	f8c9 5024 	str.w	r5, [r9, #36]	; 0x24
 800ebfa:	e7e0      	b.n	800ebbe <ModeSelect+0x72>
 800ebfc:	20008cc0 	.word	0x20008cc0
 800ec00:	200081e8 	.word	0x200081e8
 800ec04:	47352f00 	.word	0x47352f00
 800ec08:	4654bc00 	.word	0x4654bc00
 800ec0c:	40000400 	.word	0x40000400

0800ec10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800ec10:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ec48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800ec14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800ec16:	e003      	b.n	800ec20 <LoopCopyDataInit>

0800ec18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800ec18:	4b0c      	ldr	r3, [pc, #48]	; (800ec4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800ec1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800ec1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800ec1e:	3104      	adds	r1, #4

0800ec20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800ec20:	480b      	ldr	r0, [pc, #44]	; (800ec50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800ec22:	4b0c      	ldr	r3, [pc, #48]	; (800ec54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800ec24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800ec26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800ec28:	d3f6      	bcc.n	800ec18 <CopyDataInit>
  ldr  r2, =_sbss
 800ec2a:	4a0b      	ldr	r2, [pc, #44]	; (800ec58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800ec2c:	e002      	b.n	800ec34 <LoopFillZerobss>

0800ec2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800ec2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800ec30:	f842 3b04 	str.w	r3, [r2], #4

0800ec34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800ec34:	4b09      	ldr	r3, [pc, #36]	; (800ec5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800ec36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800ec38:	d3f9      	bcc.n	800ec2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800ec3a:	f7fe fb2b 	bl	800d294 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800ec3e:	f005 fa23 	bl	8014088 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ec42:	f7fd fda9 	bl	800c798 <main>
  bx  lr    
 800ec46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800ec48:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800ec4c:	080198a8 	.word	0x080198a8
  ldr  r0, =_sdata
 800ec50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800ec54:	20000208 	.word	0x20000208
  ldr  r2, =_sbss
 800ec58:	20000208 	.word	0x20000208
  ldr  r3, = _ebss
 800ec5c:	20008f1c 	.word	0x20008f1c

0800ec60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ec60:	e7fe      	b.n	800ec60 <ADC_IRQHandler>
	...

0800ec64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ec64:	b580      	push	{r7, lr}
 800ec66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ec68:	4b0e      	ldr	r3, [pc, #56]	; (800eca4 <HAL_Init+0x40>)
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	4a0d      	ldr	r2, [pc, #52]	; (800eca4 <HAL_Init+0x40>)
 800ec6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ec72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800ec74:	4b0b      	ldr	r3, [pc, #44]	; (800eca4 <HAL_Init+0x40>)
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	4a0a      	ldr	r2, [pc, #40]	; (800eca4 <HAL_Init+0x40>)
 800ec7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ec7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800ec80:	4b08      	ldr	r3, [pc, #32]	; (800eca4 <HAL_Init+0x40>)
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	4a07      	ldr	r2, [pc, #28]	; (800eca4 <HAL_Init+0x40>)
 800ec86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ec8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ec8c:	2003      	movs	r0, #3
 800ec8e:	f000 fd8b 	bl	800f7a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800ec92:	2000      	movs	r0, #0
 800ec94:	f000 f808 	bl	800eca8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800ec98:	f7fd ff60 	bl	800cb5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800ec9c:	2300      	movs	r3, #0
}
 800ec9e:	4618      	mov	r0, r3
 800eca0:	bd80      	pop	{r7, pc}
 800eca2:	bf00      	nop
 800eca4:	40023c00 	.word	0x40023c00

0800eca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b082      	sub	sp, #8
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800ecb0:	4b12      	ldr	r3, [pc, #72]	; (800ecfc <HAL_InitTick+0x54>)
 800ecb2:	681a      	ldr	r2, [r3, #0]
 800ecb4:	4b12      	ldr	r3, [pc, #72]	; (800ed00 <HAL_InitTick+0x58>)
 800ecb6:	781b      	ldrb	r3, [r3, #0]
 800ecb8:	4619      	mov	r1, r3
 800ecba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ecbe:	fbb3 f3f1 	udiv	r3, r3, r1
 800ecc2:	fbb2 f3f3 	udiv	r3, r2, r3
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	f000 fda3 	bl	800f812 <HAL_SYSTICK_Config>
 800eccc:	4603      	mov	r3, r0
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d001      	beq.n	800ecd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800ecd2:	2301      	movs	r3, #1
 800ecd4:	e00e      	b.n	800ecf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	2b0f      	cmp	r3, #15
 800ecda:	d80a      	bhi.n	800ecf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ecdc:	2200      	movs	r2, #0
 800ecde:	6879      	ldr	r1, [r7, #4]
 800ece0:	f04f 30ff 	mov.w	r0, #4294967295
 800ece4:	f000 fd6b 	bl	800f7be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800ece8:	4a06      	ldr	r2, [pc, #24]	; (800ed04 <HAL_InitTick+0x5c>)
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800ecee:	2300      	movs	r3, #0
 800ecf0:	e000      	b.n	800ecf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800ecf2:	2301      	movs	r3, #1
}
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	3708      	adds	r7, #8
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	bd80      	pop	{r7, pc}
 800ecfc:	20000024 	.word	0x20000024
 800ed00:	20000034 	.word	0x20000034
 800ed04:	20000030 	.word	0x20000030

0800ed08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ed08:	b480      	push	{r7}
 800ed0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ed0c:	4b06      	ldr	r3, [pc, #24]	; (800ed28 <HAL_IncTick+0x20>)
 800ed0e:	781b      	ldrb	r3, [r3, #0]
 800ed10:	461a      	mov	r2, r3
 800ed12:	4b06      	ldr	r3, [pc, #24]	; (800ed2c <HAL_IncTick+0x24>)
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	4413      	add	r3, r2
 800ed18:	4a04      	ldr	r2, [pc, #16]	; (800ed2c <HAL_IncTick+0x24>)
 800ed1a:	6013      	str	r3, [r2, #0]
}
 800ed1c:	bf00      	nop
 800ed1e:	46bd      	mov	sp, r7
 800ed20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed24:	4770      	bx	lr
 800ed26:	bf00      	nop
 800ed28:	20000034 	.word	0x20000034
 800ed2c:	20008ef4 	.word	0x20008ef4

0800ed30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ed30:	b480      	push	{r7}
 800ed32:	af00      	add	r7, sp, #0
  return uwTick;
 800ed34:	4b03      	ldr	r3, [pc, #12]	; (800ed44 <HAL_GetTick+0x14>)
 800ed36:	681b      	ldr	r3, [r3, #0]
}
 800ed38:	4618      	mov	r0, r3
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed40:	4770      	bx	lr
 800ed42:	bf00      	nop
 800ed44:	20008ef4 	.word	0x20008ef4

0800ed48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ed48:	b580      	push	{r7, lr}
 800ed4a:	b084      	sub	sp, #16
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ed50:	f7ff ffee 	bl	800ed30 <HAL_GetTick>
 800ed54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed60:	d005      	beq.n	800ed6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800ed62:	4b09      	ldr	r3, [pc, #36]	; (800ed88 <HAL_Delay+0x40>)
 800ed64:	781b      	ldrb	r3, [r3, #0]
 800ed66:	461a      	mov	r2, r3
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	4413      	add	r3, r2
 800ed6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800ed6e:	bf00      	nop
 800ed70:	f7ff ffde 	bl	800ed30 <HAL_GetTick>
 800ed74:	4602      	mov	r2, r0
 800ed76:	68bb      	ldr	r3, [r7, #8]
 800ed78:	1ad3      	subs	r3, r2, r3
 800ed7a:	68fa      	ldr	r2, [r7, #12]
 800ed7c:	429a      	cmp	r2, r3
 800ed7e:	d8f7      	bhi.n	800ed70 <HAL_Delay+0x28>
  {
  }
}
 800ed80:	bf00      	nop
 800ed82:	3710      	adds	r7, #16
 800ed84:	46bd      	mov	sp, r7
 800ed86:	bd80      	pop	{r7, pc}
 800ed88:	20000034 	.word	0x20000034

0800ed8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800ed8c:	b580      	push	{r7, lr}
 800ed8e:	b084      	sub	sp, #16
 800ed90:	af00      	add	r7, sp, #0
 800ed92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ed94:	2300      	movs	r3, #0
 800ed96:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d101      	bne.n	800eda2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800ed9e:	2301      	movs	r3, #1
 800eda0:	e033      	b.n	800ee0a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d109      	bne.n	800edbe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800edaa:	6878      	ldr	r0, [r7, #4]
 800edac:	f7fd fefe 	bl	800cbac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	2200      	movs	r2, #0
 800edb4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	2200      	movs	r2, #0
 800edba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800edc2:	f003 0310 	and.w	r3, r3, #16
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d118      	bne.n	800edfc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800edce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800edd2:	f023 0302 	bic.w	r3, r3, #2
 800edd6:	f043 0202 	orr.w	r2, r3, #2
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800edde:	6878      	ldr	r0, [r7, #4]
 800ede0:	f000 fa94 	bl	800f30c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	2200      	movs	r2, #0
 800ede8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800edee:	f023 0303 	bic.w	r3, r3, #3
 800edf2:	f043 0201 	orr.w	r2, r3, #1
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	641a      	str	r2, [r3, #64]	; 0x40
 800edfa:	e001      	b.n	800ee00 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800edfc:	2301      	movs	r3, #1
 800edfe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	2200      	movs	r2, #0
 800ee04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800ee08:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	3710      	adds	r7, #16
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	bd80      	pop	{r7, pc}
	...

0800ee14 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b086      	sub	sp, #24
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	60f8      	str	r0, [r7, #12]
 800ee1c:	60b9      	str	r1, [r7, #8]
 800ee1e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800ee20:	2300      	movs	r3, #0
 800ee22:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ee2a:	2b01      	cmp	r3, #1
 800ee2c:	d101      	bne.n	800ee32 <HAL_ADC_Start_DMA+0x1e>
 800ee2e:	2302      	movs	r3, #2
 800ee30:	e0cc      	b.n	800efcc <HAL_ADC_Start_DMA+0x1b8>
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	2201      	movs	r2, #1
 800ee36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	689b      	ldr	r3, [r3, #8]
 800ee40:	f003 0301 	and.w	r3, r3, #1
 800ee44:	2b01      	cmp	r3, #1
 800ee46:	d018      	beq.n	800ee7a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	689a      	ldr	r2, [r3, #8]
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	f042 0201 	orr.w	r2, r2, #1
 800ee56:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800ee58:	4b5e      	ldr	r3, [pc, #376]	; (800efd4 <HAL_ADC_Start_DMA+0x1c0>)
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	4a5e      	ldr	r2, [pc, #376]	; (800efd8 <HAL_ADC_Start_DMA+0x1c4>)
 800ee5e:	fba2 2303 	umull	r2, r3, r2, r3
 800ee62:	0c9a      	lsrs	r2, r3, #18
 800ee64:	4613      	mov	r3, r2
 800ee66:	005b      	lsls	r3, r3, #1
 800ee68:	4413      	add	r3, r2
 800ee6a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800ee6c:	e002      	b.n	800ee74 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800ee6e:	693b      	ldr	r3, [r7, #16]
 800ee70:	3b01      	subs	r3, #1
 800ee72:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800ee74:	693b      	ldr	r3, [r7, #16]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d1f9      	bne.n	800ee6e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	689b      	ldr	r3, [r3, #8]
 800ee80:	f003 0301 	and.w	r3, r3, #1
 800ee84:	2b01      	cmp	r3, #1
 800ee86:	f040 80a0 	bne.w	800efca <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee8e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800ee92:	f023 0301 	bic.w	r3, r3, #1
 800ee96:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	685b      	ldr	r3, [r3, #4]
 800eea4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d007      	beq.n	800eebc <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eeb0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800eeb4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eec0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800eec4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eec8:	d106      	bne.n	800eed8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eece:	f023 0206 	bic.w	r2, r3, #6
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	645a      	str	r2, [r3, #68]	; 0x44
 800eed6:	e002      	b.n	800eede <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	2200      	movs	r2, #0
 800eedc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	2200      	movs	r2, #0
 800eee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800eee6:	4b3d      	ldr	r3, [pc, #244]	; (800efdc <HAL_ADC_Start_DMA+0x1c8>)
 800eee8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eeee:	4a3c      	ldr	r2, [pc, #240]	; (800efe0 <HAL_ADC_Start_DMA+0x1cc>)
 800eef0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eef6:	4a3b      	ldr	r2, [pc, #236]	; (800efe4 <HAL_ADC_Start_DMA+0x1d0>)
 800eef8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eefe:	4a3a      	ldr	r2, [pc, #232]	; (800efe8 <HAL_ADC_Start_DMA+0x1d4>)
 800ef00:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800ef0a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	685a      	ldr	r2, [r3, #4]
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800ef1a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	689a      	ldr	r2, [r3, #8]
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ef2a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	334c      	adds	r3, #76	; 0x4c
 800ef36:	4619      	mov	r1, r3
 800ef38:	68ba      	ldr	r2, [r7, #8]
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	f000 fd24 	bl	800f988 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800ef40:	697b      	ldr	r3, [r7, #20]
 800ef42:	685b      	ldr	r3, [r3, #4]
 800ef44:	f003 031f 	and.w	r3, r3, #31
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d12a      	bne.n	800efa2 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	4a26      	ldr	r2, [pc, #152]	; (800efec <HAL_ADC_Start_DMA+0x1d8>)
 800ef52:	4293      	cmp	r3, r2
 800ef54:	d015      	beq.n	800ef82 <HAL_ADC_Start_DMA+0x16e>
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	4a25      	ldr	r2, [pc, #148]	; (800eff0 <HAL_ADC_Start_DMA+0x1dc>)
 800ef5c:	4293      	cmp	r3, r2
 800ef5e:	d105      	bne.n	800ef6c <HAL_ADC_Start_DMA+0x158>
 800ef60:	4b1e      	ldr	r3, [pc, #120]	; (800efdc <HAL_ADC_Start_DMA+0x1c8>)
 800ef62:	685b      	ldr	r3, [r3, #4]
 800ef64:	f003 031f 	and.w	r3, r3, #31
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d00a      	beq.n	800ef82 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	4a20      	ldr	r2, [pc, #128]	; (800eff4 <HAL_ADC_Start_DMA+0x1e0>)
 800ef72:	4293      	cmp	r3, r2
 800ef74:	d129      	bne.n	800efca <HAL_ADC_Start_DMA+0x1b6>
 800ef76:	4b19      	ldr	r3, [pc, #100]	; (800efdc <HAL_ADC_Start_DMA+0x1c8>)
 800ef78:	685b      	ldr	r3, [r3, #4]
 800ef7a:	f003 031f 	and.w	r3, r3, #31
 800ef7e:	2b0f      	cmp	r3, #15
 800ef80:	d823      	bhi.n	800efca <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	689b      	ldr	r3, [r3, #8]
 800ef88:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d11c      	bne.n	800efca <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	689a      	ldr	r2, [r3, #8]
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800ef9e:	609a      	str	r2, [r3, #8]
 800efa0:	e013      	b.n	800efca <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	4a11      	ldr	r2, [pc, #68]	; (800efec <HAL_ADC_Start_DMA+0x1d8>)
 800efa8:	4293      	cmp	r3, r2
 800efaa:	d10e      	bne.n	800efca <HAL_ADC_Start_DMA+0x1b6>
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	689b      	ldr	r3, [r3, #8]
 800efb2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d107      	bne.n	800efca <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	689a      	ldr	r2, [r3, #8]
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800efc8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800efca:	2300      	movs	r3, #0
}
 800efcc:	4618      	mov	r0, r3
 800efce:	3718      	adds	r7, #24
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}
 800efd4:	20000024 	.word	0x20000024
 800efd8:	431bde83 	.word	0x431bde83
 800efdc:	40012300 	.word	0x40012300
 800efe0:	0800f505 	.word	0x0800f505
 800efe4:	0800f5bf 	.word	0x0800f5bf
 800efe8:	0800f5db 	.word	0x0800f5db
 800efec:	40012000 	.word	0x40012000
 800eff0:	40012100 	.word	0x40012100
 800eff4:	40012200 	.word	0x40012200

0800eff8 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800eff8:	b580      	push	{r7, lr}
 800effa:	b084      	sub	sp, #16
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800f000:	2300      	movs	r3, #0
 800f002:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f00a:	2b01      	cmp	r3, #1
 800f00c:	d101      	bne.n	800f012 <HAL_ADC_Stop_DMA+0x1a>
 800f00e:	2302      	movs	r3, #2
 800f010:	e038      	b.n	800f084 <HAL_ADC_Stop_DMA+0x8c>
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	2201      	movs	r2, #1
 800f016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	689a      	ldr	r2, [r3, #8]
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	f022 0201 	bic.w	r2, r2, #1
 800f028:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	689b      	ldr	r3, [r3, #8]
 800f030:	f003 0301 	and.w	r3, r3, #1
 800f034:	2b00      	cmp	r3, #0
 800f036:	d120      	bne.n	800f07a <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	689a      	ldr	r2, [r3, #8]
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f046:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f04c:	4618      	mov	r0, r3
 800f04e:	f000 fcf3 	bl	800fa38 <HAL_DMA_Abort>
 800f052:	4603      	mov	r3, r0
 800f054:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	685a      	ldr	r2, [r3, #4]
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800f064:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f06a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800f06e:	f023 0301 	bic.w	r3, r3, #1
 800f072:	f043 0201 	orr.w	r2, r3, #1
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	2200      	movs	r2, #0
 800f07e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800f082:	7bfb      	ldrb	r3, [r7, #15]
}
 800f084:	4618      	mov	r0, r3
 800f086:	3710      	adds	r7, #16
 800f088:	46bd      	mov	sp, r7
 800f08a:	bd80      	pop	{r7, pc}

0800f08c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800f08c:	b480      	push	{r7}
 800f08e:	b083      	sub	sp, #12
 800f090:	af00      	add	r7, sp, #0
 800f092:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800f094:	bf00      	nop
 800f096:	370c      	adds	r7, #12
 800f098:	46bd      	mov	sp, r7
 800f09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f09e:	4770      	bx	lr

0800f0a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800f0a0:	b480      	push	{r7}
 800f0a2:	b083      	sub	sp, #12
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800f0a8:	bf00      	nop
 800f0aa:	370c      	adds	r7, #12
 800f0ac:	46bd      	mov	sp, r7
 800f0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b2:	4770      	bx	lr

0800f0b4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800f0b4:	b480      	push	{r7}
 800f0b6:	b083      	sub	sp, #12
 800f0b8:	af00      	add	r7, sp, #0
 800f0ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800f0bc:	bf00      	nop
 800f0be:	370c      	adds	r7, #12
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c6:	4770      	bx	lr

0800f0c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800f0c8:	b480      	push	{r7}
 800f0ca:	b085      	sub	sp, #20
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	6078      	str	r0, [r7, #4]
 800f0d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800f0d2:	2300      	movs	r3, #0
 800f0d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f0dc:	2b01      	cmp	r3, #1
 800f0de:	d101      	bne.n	800f0e4 <HAL_ADC_ConfigChannel+0x1c>
 800f0e0:	2302      	movs	r3, #2
 800f0e2:	e105      	b.n	800f2f0 <HAL_ADC_ConfigChannel+0x228>
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	2201      	movs	r2, #1
 800f0e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	2b09      	cmp	r3, #9
 800f0f2:	d925      	bls.n	800f140 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	68d9      	ldr	r1, [r3, #12]
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	b29b      	uxth	r3, r3
 800f100:	461a      	mov	r2, r3
 800f102:	4613      	mov	r3, r2
 800f104:	005b      	lsls	r3, r3, #1
 800f106:	4413      	add	r3, r2
 800f108:	3b1e      	subs	r3, #30
 800f10a:	2207      	movs	r2, #7
 800f10c:	fa02 f303 	lsl.w	r3, r2, r3
 800f110:	43da      	mvns	r2, r3
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	400a      	ands	r2, r1
 800f118:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	68d9      	ldr	r1, [r3, #12]
 800f120:	683b      	ldr	r3, [r7, #0]
 800f122:	689a      	ldr	r2, [r3, #8]
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	b29b      	uxth	r3, r3
 800f12a:	4618      	mov	r0, r3
 800f12c:	4603      	mov	r3, r0
 800f12e:	005b      	lsls	r3, r3, #1
 800f130:	4403      	add	r3, r0
 800f132:	3b1e      	subs	r3, #30
 800f134:	409a      	lsls	r2, r3
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	430a      	orrs	r2, r1
 800f13c:	60da      	str	r2, [r3, #12]
 800f13e:	e022      	b.n	800f186 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	6919      	ldr	r1, [r3, #16]
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	b29b      	uxth	r3, r3
 800f14c:	461a      	mov	r2, r3
 800f14e:	4613      	mov	r3, r2
 800f150:	005b      	lsls	r3, r3, #1
 800f152:	4413      	add	r3, r2
 800f154:	2207      	movs	r2, #7
 800f156:	fa02 f303 	lsl.w	r3, r2, r3
 800f15a:	43da      	mvns	r2, r3
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	400a      	ands	r2, r1
 800f162:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	681b      	ldr	r3, [r3, #0]
 800f168:	6919      	ldr	r1, [r3, #16]
 800f16a:	683b      	ldr	r3, [r7, #0]
 800f16c:	689a      	ldr	r2, [r3, #8]
 800f16e:	683b      	ldr	r3, [r7, #0]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	b29b      	uxth	r3, r3
 800f174:	4618      	mov	r0, r3
 800f176:	4603      	mov	r3, r0
 800f178:	005b      	lsls	r3, r3, #1
 800f17a:	4403      	add	r3, r0
 800f17c:	409a      	lsls	r2, r3
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	430a      	orrs	r2, r1
 800f184:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800f186:	683b      	ldr	r3, [r7, #0]
 800f188:	685b      	ldr	r3, [r3, #4]
 800f18a:	2b06      	cmp	r3, #6
 800f18c:	d824      	bhi.n	800f1d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f194:	683b      	ldr	r3, [r7, #0]
 800f196:	685a      	ldr	r2, [r3, #4]
 800f198:	4613      	mov	r3, r2
 800f19a:	009b      	lsls	r3, r3, #2
 800f19c:	4413      	add	r3, r2
 800f19e:	3b05      	subs	r3, #5
 800f1a0:	221f      	movs	r2, #31
 800f1a2:	fa02 f303 	lsl.w	r3, r2, r3
 800f1a6:	43da      	mvns	r2, r3
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	400a      	ands	r2, r1
 800f1ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f1b6:	683b      	ldr	r3, [r7, #0]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	b29b      	uxth	r3, r3
 800f1bc:	4618      	mov	r0, r3
 800f1be:	683b      	ldr	r3, [r7, #0]
 800f1c0:	685a      	ldr	r2, [r3, #4]
 800f1c2:	4613      	mov	r3, r2
 800f1c4:	009b      	lsls	r3, r3, #2
 800f1c6:	4413      	add	r3, r2
 800f1c8:	3b05      	subs	r3, #5
 800f1ca:	fa00 f203 	lsl.w	r2, r0, r3
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	430a      	orrs	r2, r1
 800f1d4:	635a      	str	r2, [r3, #52]	; 0x34
 800f1d6:	e04c      	b.n	800f272 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800f1d8:	683b      	ldr	r3, [r7, #0]
 800f1da:	685b      	ldr	r3, [r3, #4]
 800f1dc:	2b0c      	cmp	r3, #12
 800f1de:	d824      	bhi.n	800f22a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	685a      	ldr	r2, [r3, #4]
 800f1ea:	4613      	mov	r3, r2
 800f1ec:	009b      	lsls	r3, r3, #2
 800f1ee:	4413      	add	r3, r2
 800f1f0:	3b23      	subs	r3, #35	; 0x23
 800f1f2:	221f      	movs	r2, #31
 800f1f4:	fa02 f303 	lsl.w	r3, r2, r3
 800f1f8:	43da      	mvns	r2, r3
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	400a      	ands	r2, r1
 800f200:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800f208:	683b      	ldr	r3, [r7, #0]
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	b29b      	uxth	r3, r3
 800f20e:	4618      	mov	r0, r3
 800f210:	683b      	ldr	r3, [r7, #0]
 800f212:	685a      	ldr	r2, [r3, #4]
 800f214:	4613      	mov	r3, r2
 800f216:	009b      	lsls	r3, r3, #2
 800f218:	4413      	add	r3, r2
 800f21a:	3b23      	subs	r3, #35	; 0x23
 800f21c:	fa00 f203 	lsl.w	r2, r0, r3
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	430a      	orrs	r2, r1
 800f226:	631a      	str	r2, [r3, #48]	; 0x30
 800f228:	e023      	b.n	800f272 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	685a      	ldr	r2, [r3, #4]
 800f234:	4613      	mov	r3, r2
 800f236:	009b      	lsls	r3, r3, #2
 800f238:	4413      	add	r3, r2
 800f23a:	3b41      	subs	r3, #65	; 0x41
 800f23c:	221f      	movs	r2, #31
 800f23e:	fa02 f303 	lsl.w	r3, r2, r3
 800f242:	43da      	mvns	r2, r3
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	400a      	ands	r2, r1
 800f24a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	b29b      	uxth	r3, r3
 800f258:	4618      	mov	r0, r3
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	685a      	ldr	r2, [r3, #4]
 800f25e:	4613      	mov	r3, r2
 800f260:	009b      	lsls	r3, r3, #2
 800f262:	4413      	add	r3, r2
 800f264:	3b41      	subs	r3, #65	; 0x41
 800f266:	fa00 f203 	lsl.w	r2, r0, r3
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	430a      	orrs	r2, r1
 800f270:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800f272:	4b22      	ldr	r3, [pc, #136]	; (800f2fc <HAL_ADC_ConfigChannel+0x234>)
 800f274:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	4a21      	ldr	r2, [pc, #132]	; (800f300 <HAL_ADC_ConfigChannel+0x238>)
 800f27c:	4293      	cmp	r3, r2
 800f27e:	d109      	bne.n	800f294 <HAL_ADC_ConfigChannel+0x1cc>
 800f280:	683b      	ldr	r3, [r7, #0]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	2b12      	cmp	r3, #18
 800f286:	d105      	bne.n	800f294 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	685b      	ldr	r3, [r3, #4]
 800f28c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	4a19      	ldr	r2, [pc, #100]	; (800f300 <HAL_ADC_ConfigChannel+0x238>)
 800f29a:	4293      	cmp	r3, r2
 800f29c:	d123      	bne.n	800f2e6 <HAL_ADC_ConfigChannel+0x21e>
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	2b10      	cmp	r3, #16
 800f2a4:	d003      	beq.n	800f2ae <HAL_ADC_ConfigChannel+0x1e6>
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	2b11      	cmp	r3, #17
 800f2ac:	d11b      	bne.n	800f2e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	685b      	ldr	r3, [r3, #4]
 800f2b2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800f2ba:	683b      	ldr	r3, [r7, #0]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	2b10      	cmp	r3, #16
 800f2c0:	d111      	bne.n	800f2e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800f2c2:	4b10      	ldr	r3, [pc, #64]	; (800f304 <HAL_ADC_ConfigChannel+0x23c>)
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	4a10      	ldr	r2, [pc, #64]	; (800f308 <HAL_ADC_ConfigChannel+0x240>)
 800f2c8:	fba2 2303 	umull	r2, r3, r2, r3
 800f2cc:	0c9a      	lsrs	r2, r3, #18
 800f2ce:	4613      	mov	r3, r2
 800f2d0:	009b      	lsls	r3, r3, #2
 800f2d2:	4413      	add	r3, r2
 800f2d4:	005b      	lsls	r3, r3, #1
 800f2d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800f2d8:	e002      	b.n	800f2e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800f2da:	68bb      	ldr	r3, [r7, #8]
 800f2dc:	3b01      	subs	r3, #1
 800f2de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800f2e0:	68bb      	ldr	r3, [r7, #8]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d1f9      	bne.n	800f2da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	2200      	movs	r2, #0
 800f2ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800f2ee:	2300      	movs	r3, #0
}
 800f2f0:	4618      	mov	r0, r3
 800f2f2:	3714      	adds	r7, #20
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fa:	4770      	bx	lr
 800f2fc:	40012300 	.word	0x40012300
 800f300:	40012000 	.word	0x40012000
 800f304:	20000024 	.word	0x20000024
 800f308:	431bde83 	.word	0x431bde83

0800f30c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800f30c:	b480      	push	{r7}
 800f30e:	b085      	sub	sp, #20
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800f314:	4b79      	ldr	r3, [pc, #484]	; (800f4fc <ADC_Init+0x1f0>)
 800f316:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	685b      	ldr	r3, [r3, #4]
 800f31c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	685a      	ldr	r2, [r3, #4]
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	685b      	ldr	r3, [r3, #4]
 800f32c:	431a      	orrs	r2, r3
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	685a      	ldr	r2, [r3, #4]
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f340:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	6859      	ldr	r1, [r3, #4]
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	691b      	ldr	r3, [r3, #16]
 800f34c:	021a      	lsls	r2, r3, #8
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	430a      	orrs	r2, r1
 800f354:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	685a      	ldr	r2, [r3, #4]
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800f364:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	6859      	ldr	r1, [r3, #4]
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	689a      	ldr	r2, [r3, #8]
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	430a      	orrs	r2, r1
 800f376:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	689a      	ldr	r2, [r3, #8]
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f386:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	6899      	ldr	r1, [r3, #8]
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	68da      	ldr	r2, [r3, #12]
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	430a      	orrs	r2, r1
 800f398:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f39e:	4a58      	ldr	r2, [pc, #352]	; (800f500 <ADC_Init+0x1f4>)
 800f3a0:	4293      	cmp	r3, r2
 800f3a2:	d022      	beq.n	800f3ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	689a      	ldr	r2, [r3, #8]
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800f3b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	6899      	ldr	r1, [r3, #8]
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	430a      	orrs	r2, r1
 800f3c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	689a      	ldr	r2, [r3, #8]
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800f3d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	6899      	ldr	r1, [r3, #8]
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	430a      	orrs	r2, r1
 800f3e6:	609a      	str	r2, [r3, #8]
 800f3e8:	e00f      	b.n	800f40a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	689a      	ldr	r2, [r3, #8]
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800f3f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	689a      	ldr	r2, [r3, #8]
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800f408:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	689a      	ldr	r2, [r3, #8]
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	f022 0202 	bic.w	r2, r2, #2
 800f418:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	6899      	ldr	r1, [r3, #8]
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	7e1b      	ldrb	r3, [r3, #24]
 800f424:	005a      	lsls	r2, r3, #1
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	430a      	orrs	r2, r1
 800f42c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f434:	2b00      	cmp	r3, #0
 800f436:	d01b      	beq.n	800f470 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	685a      	ldr	r2, [r3, #4]
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f446:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	685a      	ldr	r2, [r3, #4]
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800f456:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	6859      	ldr	r1, [r3, #4]
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f462:	3b01      	subs	r3, #1
 800f464:	035a      	lsls	r2, r3, #13
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	430a      	orrs	r2, r1
 800f46c:	605a      	str	r2, [r3, #4]
 800f46e:	e007      	b.n	800f480 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	685a      	ldr	r2, [r3, #4]
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f47e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800f48e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	69db      	ldr	r3, [r3, #28]
 800f49a:	3b01      	subs	r3, #1
 800f49c:	051a      	lsls	r2, r3, #20
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	430a      	orrs	r2, r1
 800f4a4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	689a      	ldr	r2, [r3, #8]
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800f4b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	6899      	ldr	r1, [r3, #8]
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f4c2:	025a      	lsls	r2, r3, #9
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	430a      	orrs	r2, r1
 800f4ca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	689a      	ldr	r2, [r3, #8]
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f4da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	6899      	ldr	r1, [r3, #8]
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	695b      	ldr	r3, [r3, #20]
 800f4e6:	029a      	lsls	r2, r3, #10
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	430a      	orrs	r2, r1
 800f4ee:	609a      	str	r2, [r3, #8]
}
 800f4f0:	bf00      	nop
 800f4f2:	3714      	adds	r7, #20
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4fa:	4770      	bx	lr
 800f4fc:	40012300 	.word	0x40012300
 800f500:	0f000001 	.word	0x0f000001

0800f504 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b084      	sub	sp, #16
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f510:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f516:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d13c      	bne.n	800f598 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f522:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	689b      	ldr	r3, [r3, #8]
 800f530:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800f534:	2b00      	cmp	r3, #0
 800f536:	d12b      	bne.n	800f590 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d127      	bne.n	800f590 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f546:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d006      	beq.n	800f55c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	689b      	ldr	r3, [r3, #8]
 800f554:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d119      	bne.n	800f590 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	685a      	ldr	r2, [r3, #4]
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	f022 0220 	bic.w	r2, r2, #32
 800f56a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f570:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f57c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f580:	2b00      	cmp	r3, #0
 800f582:	d105      	bne.n	800f590 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f588:	f043 0201 	orr.w	r2, r3, #1
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800f590:	68f8      	ldr	r0, [r7, #12]
 800f592:	f7ff fd7b 	bl	800f08c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800f596:	e00e      	b.n	800f5b6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f59c:	f003 0310 	and.w	r3, r3, #16
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d003      	beq.n	800f5ac <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800f5a4:	68f8      	ldr	r0, [r7, #12]
 800f5a6:	f7ff fd85 	bl	800f0b4 <HAL_ADC_ErrorCallback>
}
 800f5aa:	e004      	b.n	800f5b6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f5b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f5b2:	6878      	ldr	r0, [r7, #4]
 800f5b4:	4798      	blx	r3
}
 800f5b6:	bf00      	nop
 800f5b8:	3710      	adds	r7, #16
 800f5ba:	46bd      	mov	sp, r7
 800f5bc:	bd80      	pop	{r7, pc}

0800f5be <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800f5be:	b580      	push	{r7, lr}
 800f5c0:	b084      	sub	sp, #16
 800f5c2:	af00      	add	r7, sp, #0
 800f5c4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f5ca:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800f5cc:	68f8      	ldr	r0, [r7, #12]
 800f5ce:	f7ff fd67 	bl	800f0a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800f5d2:	bf00      	nop
 800f5d4:	3710      	adds	r7, #16
 800f5d6:	46bd      	mov	sp, r7
 800f5d8:	bd80      	pop	{r7, pc}

0800f5da <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800f5da:	b580      	push	{r7, lr}
 800f5dc:	b084      	sub	sp, #16
 800f5de:	af00      	add	r7, sp, #0
 800f5e0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f5e6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800f5e8:	68fb      	ldr	r3, [r7, #12]
 800f5ea:	2240      	movs	r2, #64	; 0x40
 800f5ec:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f5f2:	f043 0204 	orr.w	r2, r3, #4
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800f5fa:	68f8      	ldr	r0, [r7, #12]
 800f5fc:	f7ff fd5a 	bl	800f0b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800f600:	bf00      	nop
 800f602:	3710      	adds	r7, #16
 800f604:	46bd      	mov	sp, r7
 800f606:	bd80      	pop	{r7, pc}

0800f608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f608:	b480      	push	{r7}
 800f60a:	b085      	sub	sp, #20
 800f60c:	af00      	add	r7, sp, #0
 800f60e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	f003 0307 	and.w	r3, r3, #7
 800f616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800f618:	4b0c      	ldr	r3, [pc, #48]	; (800f64c <__NVIC_SetPriorityGrouping+0x44>)
 800f61a:	68db      	ldr	r3, [r3, #12]
 800f61c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800f61e:	68ba      	ldr	r2, [r7, #8]
 800f620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800f624:	4013      	ands	r3, r2
 800f626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800f62c:	68bb      	ldr	r3, [r7, #8]
 800f62e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800f630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800f634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800f63a:	4a04      	ldr	r2, [pc, #16]	; (800f64c <__NVIC_SetPriorityGrouping+0x44>)
 800f63c:	68bb      	ldr	r3, [r7, #8]
 800f63e:	60d3      	str	r3, [r2, #12]
}
 800f640:	bf00      	nop
 800f642:	3714      	adds	r7, #20
 800f644:	46bd      	mov	sp, r7
 800f646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64a:	4770      	bx	lr
 800f64c:	e000ed00 	.word	0xe000ed00

0800f650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800f650:	b480      	push	{r7}
 800f652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800f654:	4b04      	ldr	r3, [pc, #16]	; (800f668 <__NVIC_GetPriorityGrouping+0x18>)
 800f656:	68db      	ldr	r3, [r3, #12]
 800f658:	0a1b      	lsrs	r3, r3, #8
 800f65a:	f003 0307 	and.w	r3, r3, #7
}
 800f65e:	4618      	mov	r0, r3
 800f660:	46bd      	mov	sp, r7
 800f662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f666:	4770      	bx	lr
 800f668:	e000ed00 	.word	0xe000ed00

0800f66c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f66c:	b480      	push	{r7}
 800f66e:	b083      	sub	sp, #12
 800f670:	af00      	add	r7, sp, #0
 800f672:	4603      	mov	r3, r0
 800f674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	db0b      	blt.n	800f696 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f67e:	79fb      	ldrb	r3, [r7, #7]
 800f680:	f003 021f 	and.w	r2, r3, #31
 800f684:	4907      	ldr	r1, [pc, #28]	; (800f6a4 <__NVIC_EnableIRQ+0x38>)
 800f686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f68a:	095b      	lsrs	r3, r3, #5
 800f68c:	2001      	movs	r0, #1
 800f68e:	fa00 f202 	lsl.w	r2, r0, r2
 800f692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800f696:	bf00      	nop
 800f698:	370c      	adds	r7, #12
 800f69a:	46bd      	mov	sp, r7
 800f69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a0:	4770      	bx	lr
 800f6a2:	bf00      	nop
 800f6a4:	e000e100 	.word	0xe000e100

0800f6a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800f6a8:	b480      	push	{r7}
 800f6aa:	b083      	sub	sp, #12
 800f6ac:	af00      	add	r7, sp, #0
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	6039      	str	r1, [r7, #0]
 800f6b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f6b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	db0a      	blt.n	800f6d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f6bc:	683b      	ldr	r3, [r7, #0]
 800f6be:	b2da      	uxtb	r2, r3
 800f6c0:	490c      	ldr	r1, [pc, #48]	; (800f6f4 <__NVIC_SetPriority+0x4c>)
 800f6c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f6c6:	0112      	lsls	r2, r2, #4
 800f6c8:	b2d2      	uxtb	r2, r2
 800f6ca:	440b      	add	r3, r1
 800f6cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800f6d0:	e00a      	b.n	800f6e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f6d2:	683b      	ldr	r3, [r7, #0]
 800f6d4:	b2da      	uxtb	r2, r3
 800f6d6:	4908      	ldr	r1, [pc, #32]	; (800f6f8 <__NVIC_SetPriority+0x50>)
 800f6d8:	79fb      	ldrb	r3, [r7, #7]
 800f6da:	f003 030f 	and.w	r3, r3, #15
 800f6de:	3b04      	subs	r3, #4
 800f6e0:	0112      	lsls	r2, r2, #4
 800f6e2:	b2d2      	uxtb	r2, r2
 800f6e4:	440b      	add	r3, r1
 800f6e6:	761a      	strb	r2, [r3, #24]
}
 800f6e8:	bf00      	nop
 800f6ea:	370c      	adds	r7, #12
 800f6ec:	46bd      	mov	sp, r7
 800f6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f2:	4770      	bx	lr
 800f6f4:	e000e100 	.word	0xe000e100
 800f6f8:	e000ed00 	.word	0xe000ed00

0800f6fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800f6fc:	b480      	push	{r7}
 800f6fe:	b089      	sub	sp, #36	; 0x24
 800f700:	af00      	add	r7, sp, #0
 800f702:	60f8      	str	r0, [r7, #12]
 800f704:	60b9      	str	r1, [r7, #8]
 800f706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	f003 0307 	and.w	r3, r3, #7
 800f70e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800f710:	69fb      	ldr	r3, [r7, #28]
 800f712:	f1c3 0307 	rsb	r3, r3, #7
 800f716:	2b04      	cmp	r3, #4
 800f718:	bf28      	it	cs
 800f71a:	2304      	movcs	r3, #4
 800f71c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800f71e:	69fb      	ldr	r3, [r7, #28]
 800f720:	3304      	adds	r3, #4
 800f722:	2b06      	cmp	r3, #6
 800f724:	d902      	bls.n	800f72c <NVIC_EncodePriority+0x30>
 800f726:	69fb      	ldr	r3, [r7, #28]
 800f728:	3b03      	subs	r3, #3
 800f72a:	e000      	b.n	800f72e <NVIC_EncodePriority+0x32>
 800f72c:	2300      	movs	r3, #0
 800f72e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f730:	f04f 32ff 	mov.w	r2, #4294967295
 800f734:	69bb      	ldr	r3, [r7, #24]
 800f736:	fa02 f303 	lsl.w	r3, r2, r3
 800f73a:	43da      	mvns	r2, r3
 800f73c:	68bb      	ldr	r3, [r7, #8]
 800f73e:	401a      	ands	r2, r3
 800f740:	697b      	ldr	r3, [r7, #20]
 800f742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800f744:	f04f 31ff 	mov.w	r1, #4294967295
 800f748:	697b      	ldr	r3, [r7, #20]
 800f74a:	fa01 f303 	lsl.w	r3, r1, r3
 800f74e:	43d9      	mvns	r1, r3
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f754:	4313      	orrs	r3, r2
         );
}
 800f756:	4618      	mov	r0, r3
 800f758:	3724      	adds	r7, #36	; 0x24
 800f75a:	46bd      	mov	sp, r7
 800f75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f760:	4770      	bx	lr
	...

0800f764 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b082      	sub	sp, #8
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	3b01      	subs	r3, #1
 800f770:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800f774:	d301      	bcc.n	800f77a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800f776:	2301      	movs	r3, #1
 800f778:	e00f      	b.n	800f79a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800f77a:	4a0a      	ldr	r2, [pc, #40]	; (800f7a4 <SysTick_Config+0x40>)
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	3b01      	subs	r3, #1
 800f780:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800f782:	210f      	movs	r1, #15
 800f784:	f04f 30ff 	mov.w	r0, #4294967295
 800f788:	f7ff ff8e 	bl	800f6a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800f78c:	4b05      	ldr	r3, [pc, #20]	; (800f7a4 <SysTick_Config+0x40>)
 800f78e:	2200      	movs	r2, #0
 800f790:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800f792:	4b04      	ldr	r3, [pc, #16]	; (800f7a4 <SysTick_Config+0x40>)
 800f794:	2207      	movs	r2, #7
 800f796:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800f798:	2300      	movs	r3, #0
}
 800f79a:	4618      	mov	r0, r3
 800f79c:	3708      	adds	r7, #8
 800f79e:	46bd      	mov	sp, r7
 800f7a0:	bd80      	pop	{r7, pc}
 800f7a2:	bf00      	nop
 800f7a4:	e000e010 	.word	0xe000e010

0800f7a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b082      	sub	sp, #8
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800f7b0:	6878      	ldr	r0, [r7, #4]
 800f7b2:	f7ff ff29 	bl	800f608 <__NVIC_SetPriorityGrouping>
}
 800f7b6:	bf00      	nop
 800f7b8:	3708      	adds	r7, #8
 800f7ba:	46bd      	mov	sp, r7
 800f7bc:	bd80      	pop	{r7, pc}

0800f7be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800f7be:	b580      	push	{r7, lr}
 800f7c0:	b086      	sub	sp, #24
 800f7c2:	af00      	add	r7, sp, #0
 800f7c4:	4603      	mov	r3, r0
 800f7c6:	60b9      	str	r1, [r7, #8]
 800f7c8:	607a      	str	r2, [r7, #4]
 800f7ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800f7cc:	2300      	movs	r3, #0
 800f7ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800f7d0:	f7ff ff3e 	bl	800f650 <__NVIC_GetPriorityGrouping>
 800f7d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800f7d6:	687a      	ldr	r2, [r7, #4]
 800f7d8:	68b9      	ldr	r1, [r7, #8]
 800f7da:	6978      	ldr	r0, [r7, #20]
 800f7dc:	f7ff ff8e 	bl	800f6fc <NVIC_EncodePriority>
 800f7e0:	4602      	mov	r2, r0
 800f7e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7e6:	4611      	mov	r1, r2
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	f7ff ff5d 	bl	800f6a8 <__NVIC_SetPriority>
}
 800f7ee:	bf00      	nop
 800f7f0:	3718      	adds	r7, #24
 800f7f2:	46bd      	mov	sp, r7
 800f7f4:	bd80      	pop	{r7, pc}

0800f7f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f7f6:	b580      	push	{r7, lr}
 800f7f8:	b082      	sub	sp, #8
 800f7fa:	af00      	add	r7, sp, #0
 800f7fc:	4603      	mov	r3, r0
 800f7fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800f800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f804:	4618      	mov	r0, r3
 800f806:	f7ff ff31 	bl	800f66c <__NVIC_EnableIRQ>
}
 800f80a:	bf00      	nop
 800f80c:	3708      	adds	r7, #8
 800f80e:	46bd      	mov	sp, r7
 800f810:	bd80      	pop	{r7, pc}

0800f812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800f812:	b580      	push	{r7, lr}
 800f814:	b082      	sub	sp, #8
 800f816:	af00      	add	r7, sp, #0
 800f818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	f7ff ffa2 	bl	800f764 <SysTick_Config>
 800f820:	4603      	mov	r3, r0
}
 800f822:	4618      	mov	r0, r3
 800f824:	3708      	adds	r7, #8
 800f826:	46bd      	mov	sp, r7
 800f828:	bd80      	pop	{r7, pc}
	...

0800f82c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800f82c:	b580      	push	{r7, lr}
 800f82e:	b086      	sub	sp, #24
 800f830:	af00      	add	r7, sp, #0
 800f832:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800f834:	2300      	movs	r3, #0
 800f836:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800f838:	f7ff fa7a 	bl	800ed30 <HAL_GetTick>
 800f83c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d101      	bne.n	800f848 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800f844:	2301      	movs	r3, #1
 800f846:	e099      	b.n	800f97c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	2200      	movs	r2, #0
 800f84c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	2202      	movs	r2, #2
 800f854:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	681a      	ldr	r2, [r3, #0]
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	f022 0201 	bic.w	r2, r2, #1
 800f866:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f868:	e00f      	b.n	800f88a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800f86a:	f7ff fa61 	bl	800ed30 <HAL_GetTick>
 800f86e:	4602      	mov	r2, r0
 800f870:	693b      	ldr	r3, [r7, #16]
 800f872:	1ad3      	subs	r3, r2, r3
 800f874:	2b05      	cmp	r3, #5
 800f876:	d908      	bls.n	800f88a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	2220      	movs	r2, #32
 800f87c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	2203      	movs	r2, #3
 800f882:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800f886:	2303      	movs	r3, #3
 800f888:	e078      	b.n	800f97c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	f003 0301 	and.w	r3, r3, #1
 800f894:	2b00      	cmp	r3, #0
 800f896:	d1e8      	bne.n	800f86a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800f8a0:	697a      	ldr	r2, [r7, #20]
 800f8a2:	4b38      	ldr	r3, [pc, #224]	; (800f984 <HAL_DMA_Init+0x158>)
 800f8a4:	4013      	ands	r3, r2
 800f8a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	685a      	ldr	r2, [r3, #4]
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	689b      	ldr	r3, [r3, #8]
 800f8b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f8b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	691b      	ldr	r3, [r3, #16]
 800f8bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f8c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	699b      	ldr	r3, [r3, #24]
 800f8c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f8ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	6a1b      	ldr	r3, [r3, #32]
 800f8d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f8d6:	697a      	ldr	r2, [r7, #20]
 800f8d8:	4313      	orrs	r3, r2
 800f8da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8e0:	2b04      	cmp	r3, #4
 800f8e2:	d107      	bne.n	800f8f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f8ec:	4313      	orrs	r3, r2
 800f8ee:	697a      	ldr	r2, [r7, #20]
 800f8f0:	4313      	orrs	r3, r2
 800f8f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	697a      	ldr	r2, [r7, #20]
 800f8fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	695b      	ldr	r3, [r3, #20]
 800f902:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800f904:	697b      	ldr	r3, [r7, #20]
 800f906:	f023 0307 	bic.w	r3, r3, #7
 800f90a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f910:	697a      	ldr	r2, [r7, #20]
 800f912:	4313      	orrs	r3, r2
 800f914:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f91a:	2b04      	cmp	r3, #4
 800f91c:	d117      	bne.n	800f94e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f922:	697a      	ldr	r2, [r7, #20]
 800f924:	4313      	orrs	r3, r2
 800f926:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d00e      	beq.n	800f94e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800f930:	6878      	ldr	r0, [r7, #4]
 800f932:	f000 fadf 	bl	800fef4 <DMA_CheckFifoParam>
 800f936:	4603      	mov	r3, r0
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d008      	beq.n	800f94e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	2240      	movs	r2, #64	; 0x40
 800f940:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	2201      	movs	r2, #1
 800f946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800f94a:	2301      	movs	r3, #1
 800f94c:	e016      	b.n	800f97c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	697a      	ldr	r2, [r7, #20]
 800f954:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800f956:	6878      	ldr	r0, [r7, #4]
 800f958:	f000 fa96 	bl	800fe88 <DMA_CalcBaseAndBitshift>
 800f95c:	4603      	mov	r3, r0
 800f95e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f964:	223f      	movs	r2, #63	; 0x3f
 800f966:	409a      	lsls	r2, r3
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	2200      	movs	r2, #0
 800f970:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	2201      	movs	r2, #1
 800f976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800f97a:	2300      	movs	r3, #0
}
 800f97c:	4618      	mov	r0, r3
 800f97e:	3718      	adds	r7, #24
 800f980:	46bd      	mov	sp, r7
 800f982:	bd80      	pop	{r7, pc}
 800f984:	f010803f 	.word	0xf010803f

0800f988 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800f988:	b580      	push	{r7, lr}
 800f98a:	b086      	sub	sp, #24
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	60f8      	str	r0, [r7, #12]
 800f990:	60b9      	str	r1, [r7, #8]
 800f992:	607a      	str	r2, [r7, #4]
 800f994:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f996:	2300      	movs	r3, #0
 800f998:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f99e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f9a6:	2b01      	cmp	r3, #1
 800f9a8:	d101      	bne.n	800f9ae <HAL_DMA_Start_IT+0x26>
 800f9aa:	2302      	movs	r3, #2
 800f9ac:	e040      	b.n	800fa30 <HAL_DMA_Start_IT+0xa8>
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	2201      	movs	r2, #1
 800f9b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f9bc:	b2db      	uxtb	r3, r3
 800f9be:	2b01      	cmp	r3, #1
 800f9c0:	d12f      	bne.n	800fa22 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	2202      	movs	r2, #2
 800f9c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	2200      	movs	r2, #0
 800f9ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	687a      	ldr	r2, [r7, #4]
 800f9d4:	68b9      	ldr	r1, [r7, #8]
 800f9d6:	68f8      	ldr	r0, [r7, #12]
 800f9d8:	f000 fa28 	bl	800fe2c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f9e0:	223f      	movs	r2, #63	; 0x3f
 800f9e2:	409a      	lsls	r2, r3
 800f9e4:	693b      	ldr	r3, [r7, #16]
 800f9e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	681a      	ldr	r2, [r3, #0]
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	f042 0216 	orr.w	r2, r2, #22
 800f9f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d007      	beq.n	800fa10 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	681a      	ldr	r2, [r3, #0]
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	f042 0208 	orr.w	r2, r2, #8
 800fa0e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	681a      	ldr	r2, [r3, #0]
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	f042 0201 	orr.w	r2, r2, #1
 800fa1e:	601a      	str	r2, [r3, #0]
 800fa20:	e005      	b.n	800fa2e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	2200      	movs	r2, #0
 800fa26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800fa2a:	2302      	movs	r3, #2
 800fa2c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800fa2e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa30:	4618      	mov	r0, r3
 800fa32:	3718      	adds	r7, #24
 800fa34:	46bd      	mov	sp, r7
 800fa36:	bd80      	pop	{r7, pc}

0800fa38 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800fa38:	b580      	push	{r7, lr}
 800fa3a:	b084      	sub	sp, #16
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa44:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800fa46:	f7ff f973 	bl	800ed30 <HAL_GetTick>
 800fa4a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800fa52:	b2db      	uxtb	r3, r3
 800fa54:	2b02      	cmp	r3, #2
 800fa56:	d008      	beq.n	800fa6a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2280      	movs	r2, #128	; 0x80
 800fa5c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	2200      	movs	r2, #0
 800fa62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800fa66:	2301      	movs	r3, #1
 800fa68:	e052      	b.n	800fb10 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	681a      	ldr	r2, [r3, #0]
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	f022 0216 	bic.w	r2, r2, #22
 800fa78:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	695a      	ldr	r2, [r3, #20]
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800fa88:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d103      	bne.n	800fa9a <HAL_DMA_Abort+0x62>
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d007      	beq.n	800faaa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	681a      	ldr	r2, [r3, #0]
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	f022 0208 	bic.w	r2, r2, #8
 800faa8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	681a      	ldr	r2, [r3, #0]
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	f022 0201 	bic.w	r2, r2, #1
 800fab8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800faba:	e013      	b.n	800fae4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800fabc:	f7ff f938 	bl	800ed30 <HAL_GetTick>
 800fac0:	4602      	mov	r2, r0
 800fac2:	68bb      	ldr	r3, [r7, #8]
 800fac4:	1ad3      	subs	r3, r2, r3
 800fac6:	2b05      	cmp	r3, #5
 800fac8:	d90c      	bls.n	800fae4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	2220      	movs	r2, #32
 800face:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	2200      	movs	r2, #0
 800fad4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	2203      	movs	r2, #3
 800fadc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800fae0:	2303      	movs	r3, #3
 800fae2:	e015      	b.n	800fb10 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	f003 0301 	and.w	r3, r3, #1
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d1e4      	bne.n	800fabc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800faf6:	223f      	movs	r2, #63	; 0x3f
 800faf8:	409a      	lsls	r2, r3
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	2200      	movs	r2, #0
 800fb02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	2201      	movs	r2, #1
 800fb0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800fb0e:	2300      	movs	r3, #0
}
 800fb10:	4618      	mov	r0, r3
 800fb12:	3710      	adds	r7, #16
 800fb14:	46bd      	mov	sp, r7
 800fb16:	bd80      	pop	{r7, pc}

0800fb18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800fb18:	b580      	push	{r7, lr}
 800fb1a:	b086      	sub	sp, #24
 800fb1c:	af00      	add	r7, sp, #0
 800fb1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800fb20:	2300      	movs	r3, #0
 800fb22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800fb24:	4b92      	ldr	r3, [pc, #584]	; (800fd70 <HAL_DMA_IRQHandler+0x258>)
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	4a92      	ldr	r2, [pc, #584]	; (800fd74 <HAL_DMA_IRQHandler+0x25c>)
 800fb2a:	fba2 2303 	umull	r2, r3, r2, r3
 800fb2e:	0a9b      	lsrs	r3, r3, #10
 800fb30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800fb38:	693b      	ldr	r3, [r7, #16]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb42:	2208      	movs	r2, #8
 800fb44:	409a      	lsls	r2, r3
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	4013      	ands	r3, r2
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d01a      	beq.n	800fb84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	f003 0304 	and.w	r3, r3, #4
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d013      	beq.n	800fb84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	681a      	ldr	r2, [r3, #0]
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	f022 0204 	bic.w	r2, r2, #4
 800fb6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb70:	2208      	movs	r2, #8
 800fb72:	409a      	lsls	r2, r3
 800fb74:	693b      	ldr	r3, [r7, #16]
 800fb76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb7c:	f043 0201 	orr.w	r2, r3, #1
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb88:	2201      	movs	r2, #1
 800fb8a:	409a      	lsls	r2, r3
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	4013      	ands	r3, r2
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d012      	beq.n	800fbba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	695b      	ldr	r3, [r3, #20]
 800fb9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d00b      	beq.n	800fbba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fba6:	2201      	movs	r2, #1
 800fba8:	409a      	lsls	r2, r3
 800fbaa:	693b      	ldr	r3, [r7, #16]
 800fbac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbb2:	f043 0202 	orr.w	r2, r3, #2
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbbe:	2204      	movs	r2, #4
 800fbc0:	409a      	lsls	r2, r3
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	4013      	ands	r3, r2
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d012      	beq.n	800fbf0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	f003 0302 	and.w	r3, r3, #2
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d00b      	beq.n	800fbf0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbdc:	2204      	movs	r2, #4
 800fbde:	409a      	lsls	r2, r3
 800fbe0:	693b      	ldr	r3, [r7, #16]
 800fbe2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbe8:	f043 0204 	orr.w	r2, r3, #4
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbf4:	2210      	movs	r2, #16
 800fbf6:	409a      	lsls	r2, r3
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	4013      	ands	r3, r2
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d043      	beq.n	800fc88 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	f003 0308 	and.w	r3, r3, #8
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d03c      	beq.n	800fc88 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc12:	2210      	movs	r2, #16
 800fc14:	409a      	lsls	r2, r3
 800fc16:	693b      	ldr	r3, [r7, #16]
 800fc18:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d018      	beq.n	800fc5a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	681b      	ldr	r3, [r3, #0]
 800fc2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d108      	bne.n	800fc48 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d024      	beq.n	800fc88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc42:	6878      	ldr	r0, [r7, #4]
 800fc44:	4798      	blx	r3
 800fc46:	e01f      	b.n	800fc88 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d01b      	beq.n	800fc88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fc54:	6878      	ldr	r0, [r7, #4]
 800fc56:	4798      	blx	r3
 800fc58:	e016      	b.n	800fc88 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d107      	bne.n	800fc78 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	681a      	ldr	r2, [r3, #0]
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	f022 0208 	bic.w	r2, r2, #8
 800fc76:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d003      	beq.n	800fc88 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc84:	6878      	ldr	r0, [r7, #4]
 800fc86:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc8c:	2220      	movs	r2, #32
 800fc8e:	409a      	lsls	r2, r3
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	4013      	ands	r3, r2
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	f000 808e 	beq.w	800fdb6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	f003 0310 	and.w	r3, r3, #16
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	f000 8086 	beq.w	800fdb6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fcae:	2220      	movs	r2, #32
 800fcb0:	409a      	lsls	r2, r3
 800fcb2:	693b      	ldr	r3, [r7, #16]
 800fcb4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800fcbc:	b2db      	uxtb	r3, r3
 800fcbe:	2b05      	cmp	r3, #5
 800fcc0:	d136      	bne.n	800fd30 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	681a      	ldr	r2, [r3, #0]
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	f022 0216 	bic.w	r2, r2, #22
 800fcd0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	695a      	ldr	r2, [r3, #20]
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800fce0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d103      	bne.n	800fcf2 <HAL_DMA_IRQHandler+0x1da>
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d007      	beq.n	800fd02 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	681a      	ldr	r2, [r3, #0]
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	f022 0208 	bic.w	r2, r2, #8
 800fd00:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fd06:	223f      	movs	r2, #63	; 0x3f
 800fd08:	409a      	lsls	r2, r3
 800fd0a:	693b      	ldr	r3, [r7, #16]
 800fd0c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	2200      	movs	r2, #0
 800fd12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	2201      	movs	r2, #1
 800fd1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d07d      	beq.n	800fe22 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd2a:	6878      	ldr	r0, [r7, #4]
 800fd2c:	4798      	blx	r3
        }
        return;
 800fd2e:	e078      	b.n	800fe22 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d01c      	beq.n	800fd78 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d108      	bne.n	800fd5e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d030      	beq.n	800fdb6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fd58:	6878      	ldr	r0, [r7, #4]
 800fd5a:	4798      	blx	r3
 800fd5c:	e02b      	b.n	800fdb6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d027      	beq.n	800fdb6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd6a:	6878      	ldr	r0, [r7, #4]
 800fd6c:	4798      	blx	r3
 800fd6e:	e022      	b.n	800fdb6 <HAL_DMA_IRQHandler+0x29e>
 800fd70:	20000024 	.word	0x20000024
 800fd74:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d10f      	bne.n	800fda6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	681a      	ldr	r2, [r3, #0]
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	f022 0210 	bic.w	r2, r2, #16
 800fd94:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	2200      	movs	r2, #0
 800fd9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	2201      	movs	r2, #1
 800fda2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d003      	beq.n	800fdb6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fdb2:	6878      	ldr	r0, [r7, #4]
 800fdb4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d032      	beq.n	800fe24 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fdc2:	f003 0301 	and.w	r3, r3, #1
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d022      	beq.n	800fe10 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	2205      	movs	r2, #5
 800fdce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	681a      	ldr	r2, [r3, #0]
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	f022 0201 	bic.w	r2, r2, #1
 800fde0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800fde2:	68bb      	ldr	r3, [r7, #8]
 800fde4:	3301      	adds	r3, #1
 800fde6:	60bb      	str	r3, [r7, #8]
 800fde8:	697a      	ldr	r2, [r7, #20]
 800fdea:	429a      	cmp	r2, r3
 800fdec:	d307      	bcc.n	800fdfe <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	f003 0301 	and.w	r3, r3, #1
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d1f2      	bne.n	800fde2 <HAL_DMA_IRQHandler+0x2ca>
 800fdfc:	e000      	b.n	800fe00 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800fdfe:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	2200      	movs	r2, #0
 800fe04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	2201      	movs	r2, #1
 800fe0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d005      	beq.n	800fe24 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fe1c:	6878      	ldr	r0, [r7, #4]
 800fe1e:	4798      	blx	r3
 800fe20:	e000      	b.n	800fe24 <HAL_DMA_IRQHandler+0x30c>
        return;
 800fe22:	bf00      	nop
    }
  }
}
 800fe24:	3718      	adds	r7, #24
 800fe26:	46bd      	mov	sp, r7
 800fe28:	bd80      	pop	{r7, pc}
 800fe2a:	bf00      	nop

0800fe2c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800fe2c:	b480      	push	{r7}
 800fe2e:	b085      	sub	sp, #20
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	60f8      	str	r0, [r7, #12]
 800fe34:	60b9      	str	r1, [r7, #8]
 800fe36:	607a      	str	r2, [r7, #4]
 800fe38:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	681a      	ldr	r2, [r3, #0]
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800fe48:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	683a      	ldr	r2, [r7, #0]
 800fe50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	689b      	ldr	r3, [r3, #8]
 800fe56:	2b40      	cmp	r3, #64	; 0x40
 800fe58:	d108      	bne.n	800fe6c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	687a      	ldr	r2, [r7, #4]
 800fe60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	68ba      	ldr	r2, [r7, #8]
 800fe68:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800fe6a:	e007      	b.n	800fe7c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	68ba      	ldr	r2, [r7, #8]
 800fe72:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	687a      	ldr	r2, [r7, #4]
 800fe7a:	60da      	str	r2, [r3, #12]
}
 800fe7c:	bf00      	nop
 800fe7e:	3714      	adds	r7, #20
 800fe80:	46bd      	mov	sp, r7
 800fe82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe86:	4770      	bx	lr

0800fe88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800fe88:	b480      	push	{r7}
 800fe8a:	b085      	sub	sp, #20
 800fe8c:	af00      	add	r7, sp, #0
 800fe8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	b2db      	uxtb	r3, r3
 800fe96:	3b10      	subs	r3, #16
 800fe98:	4a14      	ldr	r2, [pc, #80]	; (800feec <DMA_CalcBaseAndBitshift+0x64>)
 800fe9a:	fba2 2303 	umull	r2, r3, r2, r3
 800fe9e:	091b      	lsrs	r3, r3, #4
 800fea0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800fea2:	4a13      	ldr	r2, [pc, #76]	; (800fef0 <DMA_CalcBaseAndBitshift+0x68>)
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	4413      	add	r3, r2
 800fea8:	781b      	ldrb	r3, [r3, #0]
 800feaa:	461a      	mov	r2, r3
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	2b03      	cmp	r3, #3
 800feb4:	d909      	bls.n	800feca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800febe:	f023 0303 	bic.w	r3, r3, #3
 800fec2:	1d1a      	adds	r2, r3, #4
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	659a      	str	r2, [r3, #88]	; 0x58
 800fec8:	e007      	b.n	800feda <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800fed2:	f023 0303 	bic.w	r3, r3, #3
 800fed6:	687a      	ldr	r2, [r7, #4]
 800fed8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800fede:	4618      	mov	r0, r3
 800fee0:	3714      	adds	r7, #20
 800fee2:	46bd      	mov	sp, r7
 800fee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee8:	4770      	bx	lr
 800feea:	bf00      	nop
 800feec:	aaaaaaab 	.word	0xaaaaaaab
 800fef0:	0801955c 	.word	0x0801955c

0800fef4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800fef4:	b480      	push	{r7}
 800fef6:	b085      	sub	sp, #20
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fefc:	2300      	movs	r3, #0
 800fefe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff04:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	699b      	ldr	r3, [r3, #24]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d11f      	bne.n	800ff4e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800ff0e:	68bb      	ldr	r3, [r7, #8]
 800ff10:	2b03      	cmp	r3, #3
 800ff12:	d855      	bhi.n	800ffc0 <DMA_CheckFifoParam+0xcc>
 800ff14:	a201      	add	r2, pc, #4	; (adr r2, 800ff1c <DMA_CheckFifoParam+0x28>)
 800ff16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff1a:	bf00      	nop
 800ff1c:	0800ff2d 	.word	0x0800ff2d
 800ff20:	0800ff3f 	.word	0x0800ff3f
 800ff24:	0800ff2d 	.word	0x0800ff2d
 800ff28:	0800ffc1 	.word	0x0800ffc1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d045      	beq.n	800ffc4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800ff38:	2301      	movs	r3, #1
 800ff3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ff3c:	e042      	b.n	800ffc4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff42:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ff46:	d13f      	bne.n	800ffc8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800ff48:	2301      	movs	r3, #1
 800ff4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ff4c:	e03c      	b.n	800ffc8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	699b      	ldr	r3, [r3, #24]
 800ff52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ff56:	d121      	bne.n	800ff9c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800ff58:	68bb      	ldr	r3, [r7, #8]
 800ff5a:	2b03      	cmp	r3, #3
 800ff5c:	d836      	bhi.n	800ffcc <DMA_CheckFifoParam+0xd8>
 800ff5e:	a201      	add	r2, pc, #4	; (adr r2, 800ff64 <DMA_CheckFifoParam+0x70>)
 800ff60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff64:	0800ff75 	.word	0x0800ff75
 800ff68:	0800ff7b 	.word	0x0800ff7b
 800ff6c:	0800ff75 	.word	0x0800ff75
 800ff70:	0800ff8d 	.word	0x0800ff8d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800ff74:	2301      	movs	r3, #1
 800ff76:	73fb      	strb	r3, [r7, #15]
      break;
 800ff78:	e02f      	b.n	800ffda <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d024      	beq.n	800ffd0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800ff86:	2301      	movs	r3, #1
 800ff88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ff8a:	e021      	b.n	800ffd0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff90:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ff94:	d11e      	bne.n	800ffd4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800ff96:	2301      	movs	r3, #1
 800ff98:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800ff9a:	e01b      	b.n	800ffd4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800ff9c:	68bb      	ldr	r3, [r7, #8]
 800ff9e:	2b02      	cmp	r3, #2
 800ffa0:	d902      	bls.n	800ffa8 <DMA_CheckFifoParam+0xb4>
 800ffa2:	2b03      	cmp	r3, #3
 800ffa4:	d003      	beq.n	800ffae <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800ffa6:	e018      	b.n	800ffda <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800ffa8:	2301      	movs	r3, #1
 800ffaa:	73fb      	strb	r3, [r7, #15]
      break;
 800ffac:	e015      	b.n	800ffda <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d00e      	beq.n	800ffd8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800ffba:	2301      	movs	r3, #1
 800ffbc:	73fb      	strb	r3, [r7, #15]
      break;
 800ffbe:	e00b      	b.n	800ffd8 <DMA_CheckFifoParam+0xe4>
      break;
 800ffc0:	bf00      	nop
 800ffc2:	e00a      	b.n	800ffda <DMA_CheckFifoParam+0xe6>
      break;
 800ffc4:	bf00      	nop
 800ffc6:	e008      	b.n	800ffda <DMA_CheckFifoParam+0xe6>
      break;
 800ffc8:	bf00      	nop
 800ffca:	e006      	b.n	800ffda <DMA_CheckFifoParam+0xe6>
      break;
 800ffcc:	bf00      	nop
 800ffce:	e004      	b.n	800ffda <DMA_CheckFifoParam+0xe6>
      break;
 800ffd0:	bf00      	nop
 800ffd2:	e002      	b.n	800ffda <DMA_CheckFifoParam+0xe6>
      break;   
 800ffd4:	bf00      	nop
 800ffd6:	e000      	b.n	800ffda <DMA_CheckFifoParam+0xe6>
      break;
 800ffd8:	bf00      	nop
    }
  } 
  
  return status; 
 800ffda:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffdc:	4618      	mov	r0, r3
 800ffde:	3714      	adds	r7, #20
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe6:	4770      	bx	lr

0800ffe8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800ffe8:	b480      	push	{r7}
 800ffea:	b083      	sub	sp, #12
 800ffec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800ffee:	2300      	movs	r3, #0
 800fff0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800fff2:	4b0b      	ldr	r3, [pc, #44]	; (8010020 <HAL_FLASH_Unlock+0x38>)
 800fff4:	691b      	ldr	r3, [r3, #16]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	da0b      	bge.n	8010012 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800fffa:	4b09      	ldr	r3, [pc, #36]	; (8010020 <HAL_FLASH_Unlock+0x38>)
 800fffc:	4a09      	ldr	r2, [pc, #36]	; (8010024 <HAL_FLASH_Unlock+0x3c>)
 800fffe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8010000:	4b07      	ldr	r3, [pc, #28]	; (8010020 <HAL_FLASH_Unlock+0x38>)
 8010002:	4a09      	ldr	r2, [pc, #36]	; (8010028 <HAL_FLASH_Unlock+0x40>)
 8010004:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8010006:	4b06      	ldr	r3, [pc, #24]	; (8010020 <HAL_FLASH_Unlock+0x38>)
 8010008:	691b      	ldr	r3, [r3, #16]
 801000a:	2b00      	cmp	r3, #0
 801000c:	da01      	bge.n	8010012 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 801000e:	2301      	movs	r3, #1
 8010010:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8010012:	79fb      	ldrb	r3, [r7, #7]
}
 8010014:	4618      	mov	r0, r3
 8010016:	370c      	adds	r7, #12
 8010018:	46bd      	mov	sp, r7
 801001a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801001e:	4770      	bx	lr
 8010020:	40023c00 	.word	0x40023c00
 8010024:	45670123 	.word	0x45670123
 8010028:	cdef89ab 	.word	0xcdef89ab

0801002c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 801002c:	b480      	push	{r7}
 801002e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8010030:	4b05      	ldr	r3, [pc, #20]	; (8010048 <HAL_FLASH_Lock+0x1c>)
 8010032:	691b      	ldr	r3, [r3, #16]
 8010034:	4a04      	ldr	r2, [pc, #16]	; (8010048 <HAL_FLASH_Lock+0x1c>)
 8010036:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801003a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 801003c:	2300      	movs	r3, #0
}
 801003e:	4618      	mov	r0, r3
 8010040:	46bd      	mov	sp, r7
 8010042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010046:	4770      	bx	lr
 8010048:	40023c00 	.word	0x40023c00

0801004c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 801004c:	b580      	push	{r7, lr}
 801004e:	b084      	sub	sp, #16
 8010050:	af00      	add	r7, sp, #0
 8010052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8010054:	2300      	movs	r3, #0
 8010056:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8010058:	4b1a      	ldr	r3, [pc, #104]	; (80100c4 <FLASH_WaitForLastOperation+0x78>)
 801005a:	2200      	movs	r2, #0
 801005c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 801005e:	f7fe fe67 	bl	800ed30 <HAL_GetTick>
 8010062:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8010064:	e010      	b.n	8010088 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	f1b3 3fff 	cmp.w	r3, #4294967295
 801006c:	d00c      	beq.n	8010088 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	2b00      	cmp	r3, #0
 8010072:	d007      	beq.n	8010084 <FLASH_WaitForLastOperation+0x38>
 8010074:	f7fe fe5c 	bl	800ed30 <HAL_GetTick>
 8010078:	4602      	mov	r2, r0
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	1ad3      	subs	r3, r2, r3
 801007e:	687a      	ldr	r2, [r7, #4]
 8010080:	429a      	cmp	r2, r3
 8010082:	d201      	bcs.n	8010088 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8010084:	2303      	movs	r3, #3
 8010086:	e019      	b.n	80100bc <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8010088:	4b0f      	ldr	r3, [pc, #60]	; (80100c8 <FLASH_WaitForLastOperation+0x7c>)
 801008a:	68db      	ldr	r3, [r3, #12]
 801008c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010090:	2b00      	cmp	r3, #0
 8010092:	d1e8      	bne.n	8010066 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8010094:	4b0c      	ldr	r3, [pc, #48]	; (80100c8 <FLASH_WaitForLastOperation+0x7c>)
 8010096:	68db      	ldr	r3, [r3, #12]
 8010098:	f003 0301 	and.w	r3, r3, #1
 801009c:	2b00      	cmp	r3, #0
 801009e:	d002      	beq.n	80100a6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80100a0:	4b09      	ldr	r3, [pc, #36]	; (80100c8 <FLASH_WaitForLastOperation+0x7c>)
 80100a2:	2201      	movs	r2, #1
 80100a4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80100a6:	4b08      	ldr	r3, [pc, #32]	; (80100c8 <FLASH_WaitForLastOperation+0x7c>)
 80100a8:	68db      	ldr	r3, [r3, #12]
 80100aa:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d003      	beq.n	80100ba <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80100b2:	f000 f80b 	bl	80100cc <FLASH_SetErrorCode>
    return HAL_ERROR;
 80100b6:	2301      	movs	r3, #1
 80100b8:	e000      	b.n	80100bc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80100ba:	2300      	movs	r3, #0
  
}  
 80100bc:	4618      	mov	r0, r3
 80100be:	3710      	adds	r7, #16
 80100c0:	46bd      	mov	sp, r7
 80100c2:	bd80      	pop	{r7, pc}
 80100c4:	20008ef8 	.word	0x20008ef8
 80100c8:	40023c00 	.word	0x40023c00

080100cc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80100cc:	b480      	push	{r7}
 80100ce:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80100d0:	4b27      	ldr	r3, [pc, #156]	; (8010170 <FLASH_SetErrorCode+0xa4>)
 80100d2:	68db      	ldr	r3, [r3, #12]
 80100d4:	f003 0310 	and.w	r3, r3, #16
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d008      	beq.n	80100ee <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80100dc:	4b25      	ldr	r3, [pc, #148]	; (8010174 <FLASH_SetErrorCode+0xa8>)
 80100de:	69db      	ldr	r3, [r3, #28]
 80100e0:	f043 0310 	orr.w	r3, r3, #16
 80100e4:	4a23      	ldr	r2, [pc, #140]	; (8010174 <FLASH_SetErrorCode+0xa8>)
 80100e6:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80100e8:	4b21      	ldr	r3, [pc, #132]	; (8010170 <FLASH_SetErrorCode+0xa4>)
 80100ea:	2210      	movs	r2, #16
 80100ec:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80100ee:	4b20      	ldr	r3, [pc, #128]	; (8010170 <FLASH_SetErrorCode+0xa4>)
 80100f0:	68db      	ldr	r3, [r3, #12]
 80100f2:	f003 0320 	and.w	r3, r3, #32
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d008      	beq.n	801010c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80100fa:	4b1e      	ldr	r3, [pc, #120]	; (8010174 <FLASH_SetErrorCode+0xa8>)
 80100fc:	69db      	ldr	r3, [r3, #28]
 80100fe:	f043 0308 	orr.w	r3, r3, #8
 8010102:	4a1c      	ldr	r2, [pc, #112]	; (8010174 <FLASH_SetErrorCode+0xa8>)
 8010104:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8010106:	4b1a      	ldr	r3, [pc, #104]	; (8010170 <FLASH_SetErrorCode+0xa4>)
 8010108:	2220      	movs	r2, #32
 801010a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 801010c:	4b18      	ldr	r3, [pc, #96]	; (8010170 <FLASH_SetErrorCode+0xa4>)
 801010e:	68db      	ldr	r3, [r3, #12]
 8010110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010114:	2b00      	cmp	r3, #0
 8010116:	d008      	beq.n	801012a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8010118:	4b16      	ldr	r3, [pc, #88]	; (8010174 <FLASH_SetErrorCode+0xa8>)
 801011a:	69db      	ldr	r3, [r3, #28]
 801011c:	f043 0304 	orr.w	r3, r3, #4
 8010120:	4a14      	ldr	r2, [pc, #80]	; (8010174 <FLASH_SetErrorCode+0xa8>)
 8010122:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8010124:	4b12      	ldr	r3, [pc, #72]	; (8010170 <FLASH_SetErrorCode+0xa4>)
 8010126:	2240      	movs	r2, #64	; 0x40
 8010128:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 801012a:	4b11      	ldr	r3, [pc, #68]	; (8010170 <FLASH_SetErrorCode+0xa4>)
 801012c:	68db      	ldr	r3, [r3, #12]
 801012e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010132:	2b00      	cmp	r3, #0
 8010134:	d008      	beq.n	8010148 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8010136:	4b0f      	ldr	r3, [pc, #60]	; (8010174 <FLASH_SetErrorCode+0xa8>)
 8010138:	69db      	ldr	r3, [r3, #28]
 801013a:	f043 0302 	orr.w	r3, r3, #2
 801013e:	4a0d      	ldr	r2, [pc, #52]	; (8010174 <FLASH_SetErrorCode+0xa8>)
 8010140:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8010142:	4b0b      	ldr	r3, [pc, #44]	; (8010170 <FLASH_SetErrorCode+0xa4>)
 8010144:	2280      	movs	r2, #128	; 0x80
 8010146:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8010148:	4b09      	ldr	r3, [pc, #36]	; (8010170 <FLASH_SetErrorCode+0xa4>)
 801014a:	68db      	ldr	r3, [r3, #12]
 801014c:	f003 0302 	and.w	r3, r3, #2
 8010150:	2b00      	cmp	r3, #0
 8010152:	d008      	beq.n	8010166 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8010154:	4b07      	ldr	r3, [pc, #28]	; (8010174 <FLASH_SetErrorCode+0xa8>)
 8010156:	69db      	ldr	r3, [r3, #28]
 8010158:	f043 0320 	orr.w	r3, r3, #32
 801015c:	4a05      	ldr	r2, [pc, #20]	; (8010174 <FLASH_SetErrorCode+0xa8>)
 801015e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8010160:	4b03      	ldr	r3, [pc, #12]	; (8010170 <FLASH_SetErrorCode+0xa4>)
 8010162:	2202      	movs	r2, #2
 8010164:	60da      	str	r2, [r3, #12]
  }
}
 8010166:	bf00      	nop
 8010168:	46bd      	mov	sp, r7
 801016a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016e:	4770      	bx	lr
 8010170:	40023c00 	.word	0x40023c00
 8010174:	20008ef8 	.word	0x20008ef8

08010178 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8010178:	b580      	push	{r7, lr}
 801017a:	b084      	sub	sp, #16
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
 8010180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8010182:	2301      	movs	r3, #1
 8010184:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8010186:	2300      	movs	r3, #0
 8010188:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801018a:	4b31      	ldr	r3, [pc, #196]	; (8010250 <HAL_FLASHEx_Erase+0xd8>)
 801018c:	7e1b      	ldrb	r3, [r3, #24]
 801018e:	2b01      	cmp	r3, #1
 8010190:	d101      	bne.n	8010196 <HAL_FLASHEx_Erase+0x1e>
 8010192:	2302      	movs	r3, #2
 8010194:	e058      	b.n	8010248 <HAL_FLASHEx_Erase+0xd0>
 8010196:	4b2e      	ldr	r3, [pc, #184]	; (8010250 <HAL_FLASHEx_Erase+0xd8>)
 8010198:	2201      	movs	r2, #1
 801019a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801019c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80101a0:	f7ff ff54 	bl	801004c <FLASH_WaitForLastOperation>
 80101a4:	4603      	mov	r3, r0
 80101a6:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80101a8:	7bfb      	ldrb	r3, [r7, #15]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d148      	bne.n	8010240 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	f04f 32ff 	mov.w	r2, #4294967295
 80101b4:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	2b01      	cmp	r3, #1
 80101bc:	d115      	bne.n	80101ea <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	691b      	ldr	r3, [r3, #16]
 80101c2:	b2da      	uxtb	r2, r3
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	685b      	ldr	r3, [r3, #4]
 80101c8:	4619      	mov	r1, r3
 80101ca:	4610      	mov	r0, r2
 80101cc:	f000 f844 	bl	8010258 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80101d0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80101d4:	f7ff ff3a 	bl	801004c <FLASH_WaitForLastOperation>
 80101d8:	4603      	mov	r3, r0
 80101da:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80101dc:	4b1d      	ldr	r3, [pc, #116]	; (8010254 <HAL_FLASHEx_Erase+0xdc>)
 80101de:	691b      	ldr	r3, [r3, #16]
 80101e0:	4a1c      	ldr	r2, [pc, #112]	; (8010254 <HAL_FLASHEx_Erase+0xdc>)
 80101e2:	f023 0304 	bic.w	r3, r3, #4
 80101e6:	6113      	str	r3, [r2, #16]
 80101e8:	e028      	b.n	801023c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	689b      	ldr	r3, [r3, #8]
 80101ee:	60bb      	str	r3, [r7, #8]
 80101f0:	e01c      	b.n	801022c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	691b      	ldr	r3, [r3, #16]
 80101f6:	b2db      	uxtb	r3, r3
 80101f8:	4619      	mov	r1, r3
 80101fa:	68b8      	ldr	r0, [r7, #8]
 80101fc:	f000 f850 	bl	80102a0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8010200:	f24c 3050 	movw	r0, #50000	; 0xc350
 8010204:	f7ff ff22 	bl	801004c <FLASH_WaitForLastOperation>
 8010208:	4603      	mov	r3, r0
 801020a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 801020c:	4b11      	ldr	r3, [pc, #68]	; (8010254 <HAL_FLASHEx_Erase+0xdc>)
 801020e:	691b      	ldr	r3, [r3, #16]
 8010210:	4a10      	ldr	r2, [pc, #64]	; (8010254 <HAL_FLASHEx_Erase+0xdc>)
 8010212:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8010216:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8010218:	7bfb      	ldrb	r3, [r7, #15]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d003      	beq.n	8010226 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 801021e:	683b      	ldr	r3, [r7, #0]
 8010220:	68ba      	ldr	r2, [r7, #8]
 8010222:	601a      	str	r2, [r3, #0]
          break;
 8010224:	e00a      	b.n	801023c <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8010226:	68bb      	ldr	r3, [r7, #8]
 8010228:	3301      	adds	r3, #1
 801022a:	60bb      	str	r3, [r7, #8]
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	68da      	ldr	r2, [r3, #12]
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	689b      	ldr	r3, [r3, #8]
 8010234:	4413      	add	r3, r2
 8010236:	68ba      	ldr	r2, [r7, #8]
 8010238:	429a      	cmp	r2, r3
 801023a:	d3da      	bcc.n	80101f2 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 801023c:	f000 f878 	bl	8010330 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8010240:	4b03      	ldr	r3, [pc, #12]	; (8010250 <HAL_FLASHEx_Erase+0xd8>)
 8010242:	2200      	movs	r2, #0
 8010244:	761a      	strb	r2, [r3, #24]

  return status;
 8010246:	7bfb      	ldrb	r3, [r7, #15]
}
 8010248:	4618      	mov	r0, r3
 801024a:	3710      	adds	r7, #16
 801024c:	46bd      	mov	sp, r7
 801024e:	bd80      	pop	{r7, pc}
 8010250:	20008ef8 	.word	0x20008ef8
 8010254:	40023c00 	.word	0x40023c00

08010258 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8010258:	b480      	push	{r7}
 801025a:	b083      	sub	sp, #12
 801025c:	af00      	add	r7, sp, #0
 801025e:	4603      	mov	r3, r0
 8010260:	6039      	str	r1, [r7, #0]
 8010262:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8010264:	4b0d      	ldr	r3, [pc, #52]	; (801029c <FLASH_MassErase+0x44>)
 8010266:	691b      	ldr	r3, [r3, #16]
 8010268:	4a0c      	ldr	r2, [pc, #48]	; (801029c <FLASH_MassErase+0x44>)
 801026a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801026e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8010270:	4b0a      	ldr	r3, [pc, #40]	; (801029c <FLASH_MassErase+0x44>)
 8010272:	691b      	ldr	r3, [r3, #16]
 8010274:	4a09      	ldr	r2, [pc, #36]	; (801029c <FLASH_MassErase+0x44>)
 8010276:	f043 0304 	orr.w	r3, r3, #4
 801027a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 801027c:	4b07      	ldr	r3, [pc, #28]	; (801029c <FLASH_MassErase+0x44>)
 801027e:	691a      	ldr	r2, [r3, #16]
 8010280:	79fb      	ldrb	r3, [r7, #7]
 8010282:	021b      	lsls	r3, r3, #8
 8010284:	4313      	orrs	r3, r2
 8010286:	4a05      	ldr	r2, [pc, #20]	; (801029c <FLASH_MassErase+0x44>)
 8010288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801028c:	6113      	str	r3, [r2, #16]
}
 801028e:	bf00      	nop
 8010290:	370c      	adds	r7, #12
 8010292:	46bd      	mov	sp, r7
 8010294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010298:	4770      	bx	lr
 801029a:	bf00      	nop
 801029c:	40023c00 	.word	0x40023c00

080102a0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80102a0:	b480      	push	{r7}
 80102a2:	b085      	sub	sp, #20
 80102a4:	af00      	add	r7, sp, #0
 80102a6:	6078      	str	r0, [r7, #4]
 80102a8:	460b      	mov	r3, r1
 80102aa:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80102ac:	2300      	movs	r3, #0
 80102ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80102b0:	78fb      	ldrb	r3, [r7, #3]
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d102      	bne.n	80102bc <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80102b6:	2300      	movs	r3, #0
 80102b8:	60fb      	str	r3, [r7, #12]
 80102ba:	e010      	b.n	80102de <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80102bc:	78fb      	ldrb	r3, [r7, #3]
 80102be:	2b01      	cmp	r3, #1
 80102c0:	d103      	bne.n	80102ca <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80102c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80102c6:	60fb      	str	r3, [r7, #12]
 80102c8:	e009      	b.n	80102de <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80102ca:	78fb      	ldrb	r3, [r7, #3]
 80102cc:	2b02      	cmp	r3, #2
 80102ce:	d103      	bne.n	80102d8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80102d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80102d4:	60fb      	str	r3, [r7, #12]
 80102d6:	e002      	b.n	80102de <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80102d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80102dc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80102de:	4b13      	ldr	r3, [pc, #76]	; (801032c <FLASH_Erase_Sector+0x8c>)
 80102e0:	691b      	ldr	r3, [r3, #16]
 80102e2:	4a12      	ldr	r2, [pc, #72]	; (801032c <FLASH_Erase_Sector+0x8c>)
 80102e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80102e8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80102ea:	4b10      	ldr	r3, [pc, #64]	; (801032c <FLASH_Erase_Sector+0x8c>)
 80102ec:	691a      	ldr	r2, [r3, #16]
 80102ee:	490f      	ldr	r1, [pc, #60]	; (801032c <FLASH_Erase_Sector+0x8c>)
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	4313      	orrs	r3, r2
 80102f4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80102f6:	4b0d      	ldr	r3, [pc, #52]	; (801032c <FLASH_Erase_Sector+0x8c>)
 80102f8:	691b      	ldr	r3, [r3, #16]
 80102fa:	4a0c      	ldr	r2, [pc, #48]	; (801032c <FLASH_Erase_Sector+0x8c>)
 80102fc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8010300:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8010302:	4b0a      	ldr	r3, [pc, #40]	; (801032c <FLASH_Erase_Sector+0x8c>)
 8010304:	691a      	ldr	r2, [r3, #16]
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	00db      	lsls	r3, r3, #3
 801030a:	4313      	orrs	r3, r2
 801030c:	4a07      	ldr	r2, [pc, #28]	; (801032c <FLASH_Erase_Sector+0x8c>)
 801030e:	f043 0302 	orr.w	r3, r3, #2
 8010312:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8010314:	4b05      	ldr	r3, [pc, #20]	; (801032c <FLASH_Erase_Sector+0x8c>)
 8010316:	691b      	ldr	r3, [r3, #16]
 8010318:	4a04      	ldr	r2, [pc, #16]	; (801032c <FLASH_Erase_Sector+0x8c>)
 801031a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801031e:	6113      	str	r3, [r2, #16]
}
 8010320:	bf00      	nop
 8010322:	3714      	adds	r7, #20
 8010324:	46bd      	mov	sp, r7
 8010326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801032a:	4770      	bx	lr
 801032c:	40023c00 	.word	0x40023c00

08010330 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8010330:	b480      	push	{r7}
 8010332:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8010334:	4b20      	ldr	r3, [pc, #128]	; (80103b8 <FLASH_FlushCaches+0x88>)
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801033c:	2b00      	cmp	r3, #0
 801033e:	d017      	beq.n	8010370 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8010340:	4b1d      	ldr	r3, [pc, #116]	; (80103b8 <FLASH_FlushCaches+0x88>)
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	4a1c      	ldr	r2, [pc, #112]	; (80103b8 <FLASH_FlushCaches+0x88>)
 8010346:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801034a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 801034c:	4b1a      	ldr	r3, [pc, #104]	; (80103b8 <FLASH_FlushCaches+0x88>)
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	4a19      	ldr	r2, [pc, #100]	; (80103b8 <FLASH_FlushCaches+0x88>)
 8010352:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8010356:	6013      	str	r3, [r2, #0]
 8010358:	4b17      	ldr	r3, [pc, #92]	; (80103b8 <FLASH_FlushCaches+0x88>)
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	4a16      	ldr	r2, [pc, #88]	; (80103b8 <FLASH_FlushCaches+0x88>)
 801035e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010362:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8010364:	4b14      	ldr	r3, [pc, #80]	; (80103b8 <FLASH_FlushCaches+0x88>)
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	4a13      	ldr	r2, [pc, #76]	; (80103b8 <FLASH_FlushCaches+0x88>)
 801036a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801036e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8010370:	4b11      	ldr	r3, [pc, #68]	; (80103b8 <FLASH_FlushCaches+0x88>)
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010378:	2b00      	cmp	r3, #0
 801037a:	d017      	beq.n	80103ac <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 801037c:	4b0e      	ldr	r3, [pc, #56]	; (80103b8 <FLASH_FlushCaches+0x88>)
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	4a0d      	ldr	r2, [pc, #52]	; (80103b8 <FLASH_FlushCaches+0x88>)
 8010382:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010386:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8010388:	4b0b      	ldr	r3, [pc, #44]	; (80103b8 <FLASH_FlushCaches+0x88>)
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	4a0a      	ldr	r2, [pc, #40]	; (80103b8 <FLASH_FlushCaches+0x88>)
 801038e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8010392:	6013      	str	r3, [r2, #0]
 8010394:	4b08      	ldr	r3, [pc, #32]	; (80103b8 <FLASH_FlushCaches+0x88>)
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	4a07      	ldr	r2, [pc, #28]	; (80103b8 <FLASH_FlushCaches+0x88>)
 801039a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801039e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80103a0:	4b05      	ldr	r3, [pc, #20]	; (80103b8 <FLASH_FlushCaches+0x88>)
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	4a04      	ldr	r2, [pc, #16]	; (80103b8 <FLASH_FlushCaches+0x88>)
 80103a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80103aa:	6013      	str	r3, [r2, #0]
  }
}
 80103ac:	bf00      	nop
 80103ae:	46bd      	mov	sp, r7
 80103b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103b4:	4770      	bx	lr
 80103b6:	bf00      	nop
 80103b8:	40023c00 	.word	0x40023c00

080103bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80103bc:	b480      	push	{r7}
 80103be:	b089      	sub	sp, #36	; 0x24
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
 80103c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80103c6:	2300      	movs	r3, #0
 80103c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80103ca:	2300      	movs	r3, #0
 80103cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80103ce:	2300      	movs	r3, #0
 80103d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80103d2:	2300      	movs	r3, #0
 80103d4:	61fb      	str	r3, [r7, #28]
 80103d6:	e16b      	b.n	80106b0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80103d8:	2201      	movs	r2, #1
 80103da:	69fb      	ldr	r3, [r7, #28]
 80103dc:	fa02 f303 	lsl.w	r3, r2, r3
 80103e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80103e2:	683b      	ldr	r3, [r7, #0]
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	697a      	ldr	r2, [r7, #20]
 80103e8:	4013      	ands	r3, r2
 80103ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80103ec:	693a      	ldr	r2, [r7, #16]
 80103ee:	697b      	ldr	r3, [r7, #20]
 80103f0:	429a      	cmp	r2, r3
 80103f2:	f040 815a 	bne.w	80106aa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80103f6:	683b      	ldr	r3, [r7, #0]
 80103f8:	685b      	ldr	r3, [r3, #4]
 80103fa:	2b01      	cmp	r3, #1
 80103fc:	d00b      	beq.n	8010416 <HAL_GPIO_Init+0x5a>
 80103fe:	683b      	ldr	r3, [r7, #0]
 8010400:	685b      	ldr	r3, [r3, #4]
 8010402:	2b02      	cmp	r3, #2
 8010404:	d007      	beq.n	8010416 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8010406:	683b      	ldr	r3, [r7, #0]
 8010408:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801040a:	2b11      	cmp	r3, #17
 801040c:	d003      	beq.n	8010416 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801040e:	683b      	ldr	r3, [r7, #0]
 8010410:	685b      	ldr	r3, [r3, #4]
 8010412:	2b12      	cmp	r3, #18
 8010414:	d130      	bne.n	8010478 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	689b      	ldr	r3, [r3, #8]
 801041a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 801041c:	69fb      	ldr	r3, [r7, #28]
 801041e:	005b      	lsls	r3, r3, #1
 8010420:	2203      	movs	r2, #3
 8010422:	fa02 f303 	lsl.w	r3, r2, r3
 8010426:	43db      	mvns	r3, r3
 8010428:	69ba      	ldr	r2, [r7, #24]
 801042a:	4013      	ands	r3, r2
 801042c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 801042e:	683b      	ldr	r3, [r7, #0]
 8010430:	68da      	ldr	r2, [r3, #12]
 8010432:	69fb      	ldr	r3, [r7, #28]
 8010434:	005b      	lsls	r3, r3, #1
 8010436:	fa02 f303 	lsl.w	r3, r2, r3
 801043a:	69ba      	ldr	r2, [r7, #24]
 801043c:	4313      	orrs	r3, r2
 801043e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	69ba      	ldr	r2, [r7, #24]
 8010444:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	685b      	ldr	r3, [r3, #4]
 801044a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 801044c:	2201      	movs	r2, #1
 801044e:	69fb      	ldr	r3, [r7, #28]
 8010450:	fa02 f303 	lsl.w	r3, r2, r3
 8010454:	43db      	mvns	r3, r3
 8010456:	69ba      	ldr	r2, [r7, #24]
 8010458:	4013      	ands	r3, r2
 801045a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 801045c:	683b      	ldr	r3, [r7, #0]
 801045e:	685b      	ldr	r3, [r3, #4]
 8010460:	091b      	lsrs	r3, r3, #4
 8010462:	f003 0201 	and.w	r2, r3, #1
 8010466:	69fb      	ldr	r3, [r7, #28]
 8010468:	fa02 f303 	lsl.w	r3, r2, r3
 801046c:	69ba      	ldr	r2, [r7, #24]
 801046e:	4313      	orrs	r3, r2
 8010470:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	69ba      	ldr	r2, [r7, #24]
 8010476:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	68db      	ldr	r3, [r3, #12]
 801047c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 801047e:	69fb      	ldr	r3, [r7, #28]
 8010480:	005b      	lsls	r3, r3, #1
 8010482:	2203      	movs	r2, #3
 8010484:	fa02 f303 	lsl.w	r3, r2, r3
 8010488:	43db      	mvns	r3, r3
 801048a:	69ba      	ldr	r2, [r7, #24]
 801048c:	4013      	ands	r3, r2
 801048e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	689a      	ldr	r2, [r3, #8]
 8010494:	69fb      	ldr	r3, [r7, #28]
 8010496:	005b      	lsls	r3, r3, #1
 8010498:	fa02 f303 	lsl.w	r3, r2, r3
 801049c:	69ba      	ldr	r2, [r7, #24]
 801049e:	4313      	orrs	r3, r2
 80104a0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	69ba      	ldr	r2, [r7, #24]
 80104a6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80104a8:	683b      	ldr	r3, [r7, #0]
 80104aa:	685b      	ldr	r3, [r3, #4]
 80104ac:	2b02      	cmp	r3, #2
 80104ae:	d003      	beq.n	80104b8 <HAL_GPIO_Init+0xfc>
 80104b0:	683b      	ldr	r3, [r7, #0]
 80104b2:	685b      	ldr	r3, [r3, #4]
 80104b4:	2b12      	cmp	r3, #18
 80104b6:	d123      	bne.n	8010500 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80104b8:	69fb      	ldr	r3, [r7, #28]
 80104ba:	08da      	lsrs	r2, r3, #3
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	3208      	adds	r2, #8
 80104c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80104c6:	69fb      	ldr	r3, [r7, #28]
 80104c8:	f003 0307 	and.w	r3, r3, #7
 80104cc:	009b      	lsls	r3, r3, #2
 80104ce:	220f      	movs	r2, #15
 80104d0:	fa02 f303 	lsl.w	r3, r2, r3
 80104d4:	43db      	mvns	r3, r3
 80104d6:	69ba      	ldr	r2, [r7, #24]
 80104d8:	4013      	ands	r3, r2
 80104da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80104dc:	683b      	ldr	r3, [r7, #0]
 80104de:	691a      	ldr	r2, [r3, #16]
 80104e0:	69fb      	ldr	r3, [r7, #28]
 80104e2:	f003 0307 	and.w	r3, r3, #7
 80104e6:	009b      	lsls	r3, r3, #2
 80104e8:	fa02 f303 	lsl.w	r3, r2, r3
 80104ec:	69ba      	ldr	r2, [r7, #24]
 80104ee:	4313      	orrs	r3, r2
 80104f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80104f2:	69fb      	ldr	r3, [r7, #28]
 80104f4:	08da      	lsrs	r2, r3, #3
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	3208      	adds	r2, #8
 80104fa:	69b9      	ldr	r1, [r7, #24]
 80104fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8010506:	69fb      	ldr	r3, [r7, #28]
 8010508:	005b      	lsls	r3, r3, #1
 801050a:	2203      	movs	r2, #3
 801050c:	fa02 f303 	lsl.w	r3, r2, r3
 8010510:	43db      	mvns	r3, r3
 8010512:	69ba      	ldr	r2, [r7, #24]
 8010514:	4013      	ands	r3, r2
 8010516:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8010518:	683b      	ldr	r3, [r7, #0]
 801051a:	685b      	ldr	r3, [r3, #4]
 801051c:	f003 0203 	and.w	r2, r3, #3
 8010520:	69fb      	ldr	r3, [r7, #28]
 8010522:	005b      	lsls	r3, r3, #1
 8010524:	fa02 f303 	lsl.w	r3, r2, r3
 8010528:	69ba      	ldr	r2, [r7, #24]
 801052a:	4313      	orrs	r3, r2
 801052c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	69ba      	ldr	r2, [r7, #24]
 8010532:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8010534:	683b      	ldr	r3, [r7, #0]
 8010536:	685b      	ldr	r3, [r3, #4]
 8010538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801053c:	2b00      	cmp	r3, #0
 801053e:	f000 80b4 	beq.w	80106aa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010542:	2300      	movs	r3, #0
 8010544:	60fb      	str	r3, [r7, #12]
 8010546:	4b5f      	ldr	r3, [pc, #380]	; (80106c4 <HAL_GPIO_Init+0x308>)
 8010548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801054a:	4a5e      	ldr	r2, [pc, #376]	; (80106c4 <HAL_GPIO_Init+0x308>)
 801054c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010550:	6453      	str	r3, [r2, #68]	; 0x44
 8010552:	4b5c      	ldr	r3, [pc, #368]	; (80106c4 <HAL_GPIO_Init+0x308>)
 8010554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801055a:	60fb      	str	r3, [r7, #12]
 801055c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 801055e:	4a5a      	ldr	r2, [pc, #360]	; (80106c8 <HAL_GPIO_Init+0x30c>)
 8010560:	69fb      	ldr	r3, [r7, #28]
 8010562:	089b      	lsrs	r3, r3, #2
 8010564:	3302      	adds	r3, #2
 8010566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801056a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 801056c:	69fb      	ldr	r3, [r7, #28]
 801056e:	f003 0303 	and.w	r3, r3, #3
 8010572:	009b      	lsls	r3, r3, #2
 8010574:	220f      	movs	r2, #15
 8010576:	fa02 f303 	lsl.w	r3, r2, r3
 801057a:	43db      	mvns	r3, r3
 801057c:	69ba      	ldr	r2, [r7, #24]
 801057e:	4013      	ands	r3, r2
 8010580:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	4a51      	ldr	r2, [pc, #324]	; (80106cc <HAL_GPIO_Init+0x310>)
 8010586:	4293      	cmp	r3, r2
 8010588:	d02b      	beq.n	80105e2 <HAL_GPIO_Init+0x226>
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	4a50      	ldr	r2, [pc, #320]	; (80106d0 <HAL_GPIO_Init+0x314>)
 801058e:	4293      	cmp	r3, r2
 8010590:	d025      	beq.n	80105de <HAL_GPIO_Init+0x222>
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	4a4f      	ldr	r2, [pc, #316]	; (80106d4 <HAL_GPIO_Init+0x318>)
 8010596:	4293      	cmp	r3, r2
 8010598:	d01f      	beq.n	80105da <HAL_GPIO_Init+0x21e>
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	4a4e      	ldr	r2, [pc, #312]	; (80106d8 <HAL_GPIO_Init+0x31c>)
 801059e:	4293      	cmp	r3, r2
 80105a0:	d019      	beq.n	80105d6 <HAL_GPIO_Init+0x21a>
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	4a4d      	ldr	r2, [pc, #308]	; (80106dc <HAL_GPIO_Init+0x320>)
 80105a6:	4293      	cmp	r3, r2
 80105a8:	d013      	beq.n	80105d2 <HAL_GPIO_Init+0x216>
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	4a4c      	ldr	r2, [pc, #304]	; (80106e0 <HAL_GPIO_Init+0x324>)
 80105ae:	4293      	cmp	r3, r2
 80105b0:	d00d      	beq.n	80105ce <HAL_GPIO_Init+0x212>
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	4a4b      	ldr	r2, [pc, #300]	; (80106e4 <HAL_GPIO_Init+0x328>)
 80105b6:	4293      	cmp	r3, r2
 80105b8:	d007      	beq.n	80105ca <HAL_GPIO_Init+0x20e>
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	4a4a      	ldr	r2, [pc, #296]	; (80106e8 <HAL_GPIO_Init+0x32c>)
 80105be:	4293      	cmp	r3, r2
 80105c0:	d101      	bne.n	80105c6 <HAL_GPIO_Init+0x20a>
 80105c2:	2307      	movs	r3, #7
 80105c4:	e00e      	b.n	80105e4 <HAL_GPIO_Init+0x228>
 80105c6:	2308      	movs	r3, #8
 80105c8:	e00c      	b.n	80105e4 <HAL_GPIO_Init+0x228>
 80105ca:	2306      	movs	r3, #6
 80105cc:	e00a      	b.n	80105e4 <HAL_GPIO_Init+0x228>
 80105ce:	2305      	movs	r3, #5
 80105d0:	e008      	b.n	80105e4 <HAL_GPIO_Init+0x228>
 80105d2:	2304      	movs	r3, #4
 80105d4:	e006      	b.n	80105e4 <HAL_GPIO_Init+0x228>
 80105d6:	2303      	movs	r3, #3
 80105d8:	e004      	b.n	80105e4 <HAL_GPIO_Init+0x228>
 80105da:	2302      	movs	r3, #2
 80105dc:	e002      	b.n	80105e4 <HAL_GPIO_Init+0x228>
 80105de:	2301      	movs	r3, #1
 80105e0:	e000      	b.n	80105e4 <HAL_GPIO_Init+0x228>
 80105e2:	2300      	movs	r3, #0
 80105e4:	69fa      	ldr	r2, [r7, #28]
 80105e6:	f002 0203 	and.w	r2, r2, #3
 80105ea:	0092      	lsls	r2, r2, #2
 80105ec:	4093      	lsls	r3, r2
 80105ee:	69ba      	ldr	r2, [r7, #24]
 80105f0:	4313      	orrs	r3, r2
 80105f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80105f4:	4934      	ldr	r1, [pc, #208]	; (80106c8 <HAL_GPIO_Init+0x30c>)
 80105f6:	69fb      	ldr	r3, [r7, #28]
 80105f8:	089b      	lsrs	r3, r3, #2
 80105fa:	3302      	adds	r3, #2
 80105fc:	69ba      	ldr	r2, [r7, #24]
 80105fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8010602:	4b3a      	ldr	r3, [pc, #232]	; (80106ec <HAL_GPIO_Init+0x330>)
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010608:	693b      	ldr	r3, [r7, #16]
 801060a:	43db      	mvns	r3, r3
 801060c:	69ba      	ldr	r2, [r7, #24]
 801060e:	4013      	ands	r3, r2
 8010610:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8010612:	683b      	ldr	r3, [r7, #0]
 8010614:	685b      	ldr	r3, [r3, #4]
 8010616:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801061a:	2b00      	cmp	r3, #0
 801061c:	d003      	beq.n	8010626 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 801061e:	69ba      	ldr	r2, [r7, #24]
 8010620:	693b      	ldr	r3, [r7, #16]
 8010622:	4313      	orrs	r3, r2
 8010624:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8010626:	4a31      	ldr	r2, [pc, #196]	; (80106ec <HAL_GPIO_Init+0x330>)
 8010628:	69bb      	ldr	r3, [r7, #24]
 801062a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 801062c:	4b2f      	ldr	r3, [pc, #188]	; (80106ec <HAL_GPIO_Init+0x330>)
 801062e:	685b      	ldr	r3, [r3, #4]
 8010630:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010632:	693b      	ldr	r3, [r7, #16]
 8010634:	43db      	mvns	r3, r3
 8010636:	69ba      	ldr	r2, [r7, #24]
 8010638:	4013      	ands	r3, r2
 801063a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 801063c:	683b      	ldr	r3, [r7, #0]
 801063e:	685b      	ldr	r3, [r3, #4]
 8010640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010644:	2b00      	cmp	r3, #0
 8010646:	d003      	beq.n	8010650 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8010648:	69ba      	ldr	r2, [r7, #24]
 801064a:	693b      	ldr	r3, [r7, #16]
 801064c:	4313      	orrs	r3, r2
 801064e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8010650:	4a26      	ldr	r2, [pc, #152]	; (80106ec <HAL_GPIO_Init+0x330>)
 8010652:	69bb      	ldr	r3, [r7, #24]
 8010654:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8010656:	4b25      	ldr	r3, [pc, #148]	; (80106ec <HAL_GPIO_Init+0x330>)
 8010658:	689b      	ldr	r3, [r3, #8]
 801065a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801065c:	693b      	ldr	r3, [r7, #16]
 801065e:	43db      	mvns	r3, r3
 8010660:	69ba      	ldr	r2, [r7, #24]
 8010662:	4013      	ands	r3, r2
 8010664:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8010666:	683b      	ldr	r3, [r7, #0]
 8010668:	685b      	ldr	r3, [r3, #4]
 801066a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801066e:	2b00      	cmp	r3, #0
 8010670:	d003      	beq.n	801067a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8010672:	69ba      	ldr	r2, [r7, #24]
 8010674:	693b      	ldr	r3, [r7, #16]
 8010676:	4313      	orrs	r3, r2
 8010678:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 801067a:	4a1c      	ldr	r2, [pc, #112]	; (80106ec <HAL_GPIO_Init+0x330>)
 801067c:	69bb      	ldr	r3, [r7, #24]
 801067e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8010680:	4b1a      	ldr	r3, [pc, #104]	; (80106ec <HAL_GPIO_Init+0x330>)
 8010682:	68db      	ldr	r3, [r3, #12]
 8010684:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010686:	693b      	ldr	r3, [r7, #16]
 8010688:	43db      	mvns	r3, r3
 801068a:	69ba      	ldr	r2, [r7, #24]
 801068c:	4013      	ands	r3, r2
 801068e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8010690:	683b      	ldr	r3, [r7, #0]
 8010692:	685b      	ldr	r3, [r3, #4]
 8010694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010698:	2b00      	cmp	r3, #0
 801069a:	d003      	beq.n	80106a4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 801069c:	69ba      	ldr	r2, [r7, #24]
 801069e:	693b      	ldr	r3, [r7, #16]
 80106a0:	4313      	orrs	r3, r2
 80106a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80106a4:	4a11      	ldr	r2, [pc, #68]	; (80106ec <HAL_GPIO_Init+0x330>)
 80106a6:	69bb      	ldr	r3, [r7, #24]
 80106a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80106aa:	69fb      	ldr	r3, [r7, #28]
 80106ac:	3301      	adds	r3, #1
 80106ae:	61fb      	str	r3, [r7, #28]
 80106b0:	69fb      	ldr	r3, [r7, #28]
 80106b2:	2b0f      	cmp	r3, #15
 80106b4:	f67f ae90 	bls.w	80103d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80106b8:	bf00      	nop
 80106ba:	3724      	adds	r7, #36	; 0x24
 80106bc:	46bd      	mov	sp, r7
 80106be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c2:	4770      	bx	lr
 80106c4:	40023800 	.word	0x40023800
 80106c8:	40013800 	.word	0x40013800
 80106cc:	40020000 	.word	0x40020000
 80106d0:	40020400 	.word	0x40020400
 80106d4:	40020800 	.word	0x40020800
 80106d8:	40020c00 	.word	0x40020c00
 80106dc:	40021000 	.word	0x40021000
 80106e0:	40021400 	.word	0x40021400
 80106e4:	40021800 	.word	0x40021800
 80106e8:	40021c00 	.word	0x40021c00
 80106ec:	40013c00 	.word	0x40013c00

080106f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80106f0:	b480      	push	{r7}
 80106f2:	b083      	sub	sp, #12
 80106f4:	af00      	add	r7, sp, #0
 80106f6:	6078      	str	r0, [r7, #4]
 80106f8:	460b      	mov	r3, r1
 80106fa:	807b      	strh	r3, [r7, #2]
 80106fc:	4613      	mov	r3, r2
 80106fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8010700:	787b      	ldrb	r3, [r7, #1]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d003      	beq.n	801070e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8010706:	887a      	ldrh	r2, [r7, #2]
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 801070c:	e003      	b.n	8010716 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 801070e:	887b      	ldrh	r3, [r7, #2]
 8010710:	041a      	lsls	r2, r3, #16
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	619a      	str	r2, [r3, #24]
}
 8010716:	bf00      	nop
 8010718:	370c      	adds	r7, #12
 801071a:	46bd      	mov	sp, r7
 801071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010720:	4770      	bx	lr
	...

08010724 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8010724:	b580      	push	{r7, lr}
 8010726:	b082      	sub	sp, #8
 8010728:	af00      	add	r7, sp, #0
 801072a:	4603      	mov	r3, r0
 801072c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 801072e:	4b08      	ldr	r3, [pc, #32]	; (8010750 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8010730:	695a      	ldr	r2, [r3, #20]
 8010732:	88fb      	ldrh	r3, [r7, #6]
 8010734:	4013      	ands	r3, r2
 8010736:	2b00      	cmp	r3, #0
 8010738:	d006      	beq.n	8010748 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 801073a:	4a05      	ldr	r2, [pc, #20]	; (8010750 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 801073c:	88fb      	ldrh	r3, [r7, #6]
 801073e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8010740:	88fb      	ldrh	r3, [r7, #6]
 8010742:	4618      	mov	r0, r3
 8010744:	f7fe f988 	bl	800ea58 <HAL_GPIO_EXTI_Callback>
  }
}
 8010748:	bf00      	nop
 801074a:	3708      	adds	r7, #8
 801074c:	46bd      	mov	sp, r7
 801074e:	bd80      	pop	{r7, pc}
 8010750:	40013c00 	.word	0x40013c00

08010754 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8010754:	b580      	push	{r7, lr}
 8010756:	b086      	sub	sp, #24
 8010758:	af00      	add	r7, sp, #0
 801075a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	2b00      	cmp	r3, #0
 8010760:	d101      	bne.n	8010766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8010762:	2301      	movs	r3, #1
 8010764:	e25b      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	f003 0301 	and.w	r3, r3, #1
 801076e:	2b00      	cmp	r3, #0
 8010770:	d075      	beq.n	801085e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8010772:	4ba3      	ldr	r3, [pc, #652]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010774:	689b      	ldr	r3, [r3, #8]
 8010776:	f003 030c 	and.w	r3, r3, #12
 801077a:	2b04      	cmp	r3, #4
 801077c:	d00c      	beq.n	8010798 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801077e:	4ba0      	ldr	r3, [pc, #640]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010780:	689b      	ldr	r3, [r3, #8]
 8010782:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8010786:	2b08      	cmp	r3, #8
 8010788:	d112      	bne.n	80107b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801078a:	4b9d      	ldr	r3, [pc, #628]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 801078c:	685b      	ldr	r3, [r3, #4]
 801078e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010792:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010796:	d10b      	bne.n	80107b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010798:	4b99      	ldr	r3, [pc, #612]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d05b      	beq.n	801085c <HAL_RCC_OscConfig+0x108>
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	685b      	ldr	r3, [r3, #4]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d157      	bne.n	801085c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80107ac:	2301      	movs	r3, #1
 80107ae:	e236      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	685b      	ldr	r3, [r3, #4]
 80107b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80107b8:	d106      	bne.n	80107c8 <HAL_RCC_OscConfig+0x74>
 80107ba:	4b91      	ldr	r3, [pc, #580]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	4a90      	ldr	r2, [pc, #576]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80107c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80107c4:	6013      	str	r3, [r2, #0]
 80107c6:	e01d      	b.n	8010804 <HAL_RCC_OscConfig+0xb0>
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	685b      	ldr	r3, [r3, #4]
 80107cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80107d0:	d10c      	bne.n	80107ec <HAL_RCC_OscConfig+0x98>
 80107d2:	4b8b      	ldr	r3, [pc, #556]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80107d4:	681b      	ldr	r3, [r3, #0]
 80107d6:	4a8a      	ldr	r2, [pc, #552]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80107d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80107dc:	6013      	str	r3, [r2, #0]
 80107de:	4b88      	ldr	r3, [pc, #544]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	4a87      	ldr	r2, [pc, #540]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80107e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80107e8:	6013      	str	r3, [r2, #0]
 80107ea:	e00b      	b.n	8010804 <HAL_RCC_OscConfig+0xb0>
 80107ec:	4b84      	ldr	r3, [pc, #528]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	4a83      	ldr	r2, [pc, #524]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80107f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80107f6:	6013      	str	r3, [r2, #0]
 80107f8:	4b81      	ldr	r3, [pc, #516]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	4a80      	ldr	r2, [pc, #512]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80107fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	685b      	ldr	r3, [r3, #4]
 8010808:	2b00      	cmp	r3, #0
 801080a:	d013      	beq.n	8010834 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801080c:	f7fe fa90 	bl	800ed30 <HAL_GetTick>
 8010810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010812:	e008      	b.n	8010826 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010814:	f7fe fa8c 	bl	800ed30 <HAL_GetTick>
 8010818:	4602      	mov	r2, r0
 801081a:	693b      	ldr	r3, [r7, #16]
 801081c:	1ad3      	subs	r3, r2, r3
 801081e:	2b64      	cmp	r3, #100	; 0x64
 8010820:	d901      	bls.n	8010826 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8010822:	2303      	movs	r3, #3
 8010824:	e1fb      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010826:	4b76      	ldr	r3, [pc, #472]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801082e:	2b00      	cmp	r3, #0
 8010830:	d0f0      	beq.n	8010814 <HAL_RCC_OscConfig+0xc0>
 8010832:	e014      	b.n	801085e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010834:	f7fe fa7c 	bl	800ed30 <HAL_GetTick>
 8010838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801083a:	e008      	b.n	801084e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 801083c:	f7fe fa78 	bl	800ed30 <HAL_GetTick>
 8010840:	4602      	mov	r2, r0
 8010842:	693b      	ldr	r3, [r7, #16]
 8010844:	1ad3      	subs	r3, r2, r3
 8010846:	2b64      	cmp	r3, #100	; 0x64
 8010848:	d901      	bls.n	801084e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 801084a:	2303      	movs	r3, #3
 801084c:	e1e7      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801084e:	4b6c      	ldr	r3, [pc, #432]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010856:	2b00      	cmp	r3, #0
 8010858:	d1f0      	bne.n	801083c <HAL_RCC_OscConfig+0xe8>
 801085a:	e000      	b.n	801085e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801085c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	f003 0302 	and.w	r3, r3, #2
 8010866:	2b00      	cmp	r3, #0
 8010868:	d063      	beq.n	8010932 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801086a:	4b65      	ldr	r3, [pc, #404]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 801086c:	689b      	ldr	r3, [r3, #8]
 801086e:	f003 030c 	and.w	r3, r3, #12
 8010872:	2b00      	cmp	r3, #0
 8010874:	d00b      	beq.n	801088e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010876:	4b62      	ldr	r3, [pc, #392]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010878:	689b      	ldr	r3, [r3, #8]
 801087a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801087e:	2b08      	cmp	r3, #8
 8010880:	d11c      	bne.n	80108bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010882:	4b5f      	ldr	r3, [pc, #380]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010884:	685b      	ldr	r3, [r3, #4]
 8010886:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801088a:	2b00      	cmp	r3, #0
 801088c:	d116      	bne.n	80108bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801088e:	4b5c      	ldr	r3, [pc, #368]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	f003 0302 	and.w	r3, r3, #2
 8010896:	2b00      	cmp	r3, #0
 8010898:	d005      	beq.n	80108a6 <HAL_RCC_OscConfig+0x152>
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	68db      	ldr	r3, [r3, #12]
 801089e:	2b01      	cmp	r3, #1
 80108a0:	d001      	beq.n	80108a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80108a2:	2301      	movs	r3, #1
 80108a4:	e1bb      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80108a6:	4b56      	ldr	r3, [pc, #344]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	691b      	ldr	r3, [r3, #16]
 80108b2:	00db      	lsls	r3, r3, #3
 80108b4:	4952      	ldr	r1, [pc, #328]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80108b6:	4313      	orrs	r3, r2
 80108b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80108ba:	e03a      	b.n	8010932 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	68db      	ldr	r3, [r3, #12]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d020      	beq.n	8010906 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80108c4:	4b4f      	ldr	r3, [pc, #316]	; (8010a04 <HAL_RCC_OscConfig+0x2b0>)
 80108c6:	2201      	movs	r2, #1
 80108c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80108ca:	f7fe fa31 	bl	800ed30 <HAL_GetTick>
 80108ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80108d0:	e008      	b.n	80108e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80108d2:	f7fe fa2d 	bl	800ed30 <HAL_GetTick>
 80108d6:	4602      	mov	r2, r0
 80108d8:	693b      	ldr	r3, [r7, #16]
 80108da:	1ad3      	subs	r3, r2, r3
 80108dc:	2b02      	cmp	r3, #2
 80108de:	d901      	bls.n	80108e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80108e0:	2303      	movs	r3, #3
 80108e2:	e19c      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80108e4:	4b46      	ldr	r3, [pc, #280]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	f003 0302 	and.w	r3, r3, #2
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d0f0      	beq.n	80108d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80108f0:	4b43      	ldr	r3, [pc, #268]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	691b      	ldr	r3, [r3, #16]
 80108fc:	00db      	lsls	r3, r3, #3
 80108fe:	4940      	ldr	r1, [pc, #256]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010900:	4313      	orrs	r3, r2
 8010902:	600b      	str	r3, [r1, #0]
 8010904:	e015      	b.n	8010932 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8010906:	4b3f      	ldr	r3, [pc, #252]	; (8010a04 <HAL_RCC_OscConfig+0x2b0>)
 8010908:	2200      	movs	r2, #0
 801090a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801090c:	f7fe fa10 	bl	800ed30 <HAL_GetTick>
 8010910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8010912:	e008      	b.n	8010926 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010914:	f7fe fa0c 	bl	800ed30 <HAL_GetTick>
 8010918:	4602      	mov	r2, r0
 801091a:	693b      	ldr	r3, [r7, #16]
 801091c:	1ad3      	subs	r3, r2, r3
 801091e:	2b02      	cmp	r3, #2
 8010920:	d901      	bls.n	8010926 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8010922:	2303      	movs	r3, #3
 8010924:	e17b      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8010926:	4b36      	ldr	r3, [pc, #216]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	f003 0302 	and.w	r3, r3, #2
 801092e:	2b00      	cmp	r3, #0
 8010930:	d1f0      	bne.n	8010914 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	f003 0308 	and.w	r3, r3, #8
 801093a:	2b00      	cmp	r3, #0
 801093c:	d030      	beq.n	80109a0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	695b      	ldr	r3, [r3, #20]
 8010942:	2b00      	cmp	r3, #0
 8010944:	d016      	beq.n	8010974 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8010946:	4b30      	ldr	r3, [pc, #192]	; (8010a08 <HAL_RCC_OscConfig+0x2b4>)
 8010948:	2201      	movs	r2, #1
 801094a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801094c:	f7fe f9f0 	bl	800ed30 <HAL_GetTick>
 8010950:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010952:	e008      	b.n	8010966 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010954:	f7fe f9ec 	bl	800ed30 <HAL_GetTick>
 8010958:	4602      	mov	r2, r0
 801095a:	693b      	ldr	r3, [r7, #16]
 801095c:	1ad3      	subs	r3, r2, r3
 801095e:	2b02      	cmp	r3, #2
 8010960:	d901      	bls.n	8010966 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8010962:	2303      	movs	r3, #3
 8010964:	e15b      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010966:	4b26      	ldr	r3, [pc, #152]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010968:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801096a:	f003 0302 	and.w	r3, r3, #2
 801096e:	2b00      	cmp	r3, #0
 8010970:	d0f0      	beq.n	8010954 <HAL_RCC_OscConfig+0x200>
 8010972:	e015      	b.n	80109a0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8010974:	4b24      	ldr	r3, [pc, #144]	; (8010a08 <HAL_RCC_OscConfig+0x2b4>)
 8010976:	2200      	movs	r2, #0
 8010978:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801097a:	f7fe f9d9 	bl	800ed30 <HAL_GetTick>
 801097e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010980:	e008      	b.n	8010994 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010982:	f7fe f9d5 	bl	800ed30 <HAL_GetTick>
 8010986:	4602      	mov	r2, r0
 8010988:	693b      	ldr	r3, [r7, #16]
 801098a:	1ad3      	subs	r3, r2, r3
 801098c:	2b02      	cmp	r3, #2
 801098e:	d901      	bls.n	8010994 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8010990:	2303      	movs	r3, #3
 8010992:	e144      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010994:	4b1a      	ldr	r3, [pc, #104]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 8010996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010998:	f003 0302 	and.w	r3, r3, #2
 801099c:	2b00      	cmp	r3, #0
 801099e:	d1f0      	bne.n	8010982 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	f003 0304 	and.w	r3, r3, #4
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	f000 80a0 	beq.w	8010aee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80109ae:	2300      	movs	r3, #0
 80109b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80109b2:	4b13      	ldr	r3, [pc, #76]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80109b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d10f      	bne.n	80109de <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80109be:	2300      	movs	r3, #0
 80109c0:	60bb      	str	r3, [r7, #8]
 80109c2:	4b0f      	ldr	r3, [pc, #60]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80109c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109c6:	4a0e      	ldr	r2, [pc, #56]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80109c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80109cc:	6413      	str	r3, [r2, #64]	; 0x40
 80109ce:	4b0c      	ldr	r3, [pc, #48]	; (8010a00 <HAL_RCC_OscConfig+0x2ac>)
 80109d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80109d6:	60bb      	str	r3, [r7, #8]
 80109d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80109da:	2301      	movs	r3, #1
 80109dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80109de:	4b0b      	ldr	r3, [pc, #44]	; (8010a0c <HAL_RCC_OscConfig+0x2b8>)
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d121      	bne.n	8010a2e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80109ea:	4b08      	ldr	r3, [pc, #32]	; (8010a0c <HAL_RCC_OscConfig+0x2b8>)
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	4a07      	ldr	r2, [pc, #28]	; (8010a0c <HAL_RCC_OscConfig+0x2b8>)
 80109f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80109f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80109f6:	f7fe f99b 	bl	800ed30 <HAL_GetTick>
 80109fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80109fc:	e011      	b.n	8010a22 <HAL_RCC_OscConfig+0x2ce>
 80109fe:	bf00      	nop
 8010a00:	40023800 	.word	0x40023800
 8010a04:	42470000 	.word	0x42470000
 8010a08:	42470e80 	.word	0x42470e80
 8010a0c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010a10:	f7fe f98e 	bl	800ed30 <HAL_GetTick>
 8010a14:	4602      	mov	r2, r0
 8010a16:	693b      	ldr	r3, [r7, #16]
 8010a18:	1ad3      	subs	r3, r2, r3
 8010a1a:	2b02      	cmp	r3, #2
 8010a1c:	d901      	bls.n	8010a22 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8010a1e:	2303      	movs	r3, #3
 8010a20:	e0fd      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010a22:	4b81      	ldr	r3, [pc, #516]	; (8010c28 <HAL_RCC_OscConfig+0x4d4>)
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d0f0      	beq.n	8010a10 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	689b      	ldr	r3, [r3, #8]
 8010a32:	2b01      	cmp	r3, #1
 8010a34:	d106      	bne.n	8010a44 <HAL_RCC_OscConfig+0x2f0>
 8010a36:	4b7d      	ldr	r3, [pc, #500]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010a3a:	4a7c      	ldr	r2, [pc, #496]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010a3c:	f043 0301 	orr.w	r3, r3, #1
 8010a40:	6713      	str	r3, [r2, #112]	; 0x70
 8010a42:	e01c      	b.n	8010a7e <HAL_RCC_OscConfig+0x32a>
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	689b      	ldr	r3, [r3, #8]
 8010a48:	2b05      	cmp	r3, #5
 8010a4a:	d10c      	bne.n	8010a66 <HAL_RCC_OscConfig+0x312>
 8010a4c:	4b77      	ldr	r3, [pc, #476]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010a50:	4a76      	ldr	r2, [pc, #472]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010a52:	f043 0304 	orr.w	r3, r3, #4
 8010a56:	6713      	str	r3, [r2, #112]	; 0x70
 8010a58:	4b74      	ldr	r3, [pc, #464]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010a5c:	4a73      	ldr	r2, [pc, #460]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010a5e:	f043 0301 	orr.w	r3, r3, #1
 8010a62:	6713      	str	r3, [r2, #112]	; 0x70
 8010a64:	e00b      	b.n	8010a7e <HAL_RCC_OscConfig+0x32a>
 8010a66:	4b71      	ldr	r3, [pc, #452]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010a6a:	4a70      	ldr	r2, [pc, #448]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010a6c:	f023 0301 	bic.w	r3, r3, #1
 8010a70:	6713      	str	r3, [r2, #112]	; 0x70
 8010a72:	4b6e      	ldr	r3, [pc, #440]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010a76:	4a6d      	ldr	r2, [pc, #436]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010a78:	f023 0304 	bic.w	r3, r3, #4
 8010a7c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	689b      	ldr	r3, [r3, #8]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d015      	beq.n	8010ab2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010a86:	f7fe f953 	bl	800ed30 <HAL_GetTick>
 8010a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010a8c:	e00a      	b.n	8010aa4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8010a8e:	f7fe f94f 	bl	800ed30 <HAL_GetTick>
 8010a92:	4602      	mov	r2, r0
 8010a94:	693b      	ldr	r3, [r7, #16]
 8010a96:	1ad3      	subs	r3, r2, r3
 8010a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8010a9c:	4293      	cmp	r3, r2
 8010a9e:	d901      	bls.n	8010aa4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8010aa0:	2303      	movs	r3, #3
 8010aa2:	e0bc      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010aa4:	4b61      	ldr	r3, [pc, #388]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010aa8:	f003 0302 	and.w	r3, r3, #2
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d0ee      	beq.n	8010a8e <HAL_RCC_OscConfig+0x33a>
 8010ab0:	e014      	b.n	8010adc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8010ab2:	f7fe f93d 	bl	800ed30 <HAL_GetTick>
 8010ab6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010ab8:	e00a      	b.n	8010ad0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8010aba:	f7fe f939 	bl	800ed30 <HAL_GetTick>
 8010abe:	4602      	mov	r2, r0
 8010ac0:	693b      	ldr	r3, [r7, #16]
 8010ac2:	1ad3      	subs	r3, r2, r3
 8010ac4:	f241 3288 	movw	r2, #5000	; 0x1388
 8010ac8:	4293      	cmp	r3, r2
 8010aca:	d901      	bls.n	8010ad0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8010acc:	2303      	movs	r3, #3
 8010ace:	e0a6      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010ad0:	4b56      	ldr	r3, [pc, #344]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010ad4:	f003 0302 	and.w	r3, r3, #2
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d1ee      	bne.n	8010aba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8010adc:	7dfb      	ldrb	r3, [r7, #23]
 8010ade:	2b01      	cmp	r3, #1
 8010ae0:	d105      	bne.n	8010aee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8010ae2:	4b52      	ldr	r3, [pc, #328]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ae6:	4a51      	ldr	r2, [pc, #324]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010ae8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010aec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	699b      	ldr	r3, [r3, #24]
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	f000 8092 	beq.w	8010c1c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8010af8:	4b4c      	ldr	r3, [pc, #304]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010afa:	689b      	ldr	r3, [r3, #8]
 8010afc:	f003 030c 	and.w	r3, r3, #12
 8010b00:	2b08      	cmp	r3, #8
 8010b02:	d05c      	beq.n	8010bbe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	699b      	ldr	r3, [r3, #24]
 8010b08:	2b02      	cmp	r3, #2
 8010b0a:	d141      	bne.n	8010b90 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010b0c:	4b48      	ldr	r3, [pc, #288]	; (8010c30 <HAL_RCC_OscConfig+0x4dc>)
 8010b0e:	2200      	movs	r2, #0
 8010b10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010b12:	f7fe f90d 	bl	800ed30 <HAL_GetTick>
 8010b16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010b18:	e008      	b.n	8010b2c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010b1a:	f7fe f909 	bl	800ed30 <HAL_GetTick>
 8010b1e:	4602      	mov	r2, r0
 8010b20:	693b      	ldr	r3, [r7, #16]
 8010b22:	1ad3      	subs	r3, r2, r3
 8010b24:	2b02      	cmp	r3, #2
 8010b26:	d901      	bls.n	8010b2c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8010b28:	2303      	movs	r3, #3
 8010b2a:	e078      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010b2c:	4b3f      	ldr	r3, [pc, #252]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d1f0      	bne.n	8010b1a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	69da      	ldr	r2, [r3, #28]
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	6a1b      	ldr	r3, [r3, #32]
 8010b40:	431a      	orrs	r2, r3
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b46:	019b      	lsls	r3, r3, #6
 8010b48:	431a      	orrs	r2, r3
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010b4e:	085b      	lsrs	r3, r3, #1
 8010b50:	3b01      	subs	r3, #1
 8010b52:	041b      	lsls	r3, r3, #16
 8010b54:	431a      	orrs	r2, r3
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b5a:	061b      	lsls	r3, r3, #24
 8010b5c:	4933      	ldr	r1, [pc, #204]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010b5e:	4313      	orrs	r3, r2
 8010b60:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8010b62:	4b33      	ldr	r3, [pc, #204]	; (8010c30 <HAL_RCC_OscConfig+0x4dc>)
 8010b64:	2201      	movs	r2, #1
 8010b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010b68:	f7fe f8e2 	bl	800ed30 <HAL_GetTick>
 8010b6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010b6e:	e008      	b.n	8010b82 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010b70:	f7fe f8de 	bl	800ed30 <HAL_GetTick>
 8010b74:	4602      	mov	r2, r0
 8010b76:	693b      	ldr	r3, [r7, #16]
 8010b78:	1ad3      	subs	r3, r2, r3
 8010b7a:	2b02      	cmp	r3, #2
 8010b7c:	d901      	bls.n	8010b82 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8010b7e:	2303      	movs	r3, #3
 8010b80:	e04d      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010b82:	4b2a      	ldr	r3, [pc, #168]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d0f0      	beq.n	8010b70 <HAL_RCC_OscConfig+0x41c>
 8010b8e:	e045      	b.n	8010c1c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010b90:	4b27      	ldr	r3, [pc, #156]	; (8010c30 <HAL_RCC_OscConfig+0x4dc>)
 8010b92:	2200      	movs	r2, #0
 8010b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010b96:	f7fe f8cb 	bl	800ed30 <HAL_GetTick>
 8010b9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010b9c:	e008      	b.n	8010bb0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010b9e:	f7fe f8c7 	bl	800ed30 <HAL_GetTick>
 8010ba2:	4602      	mov	r2, r0
 8010ba4:	693b      	ldr	r3, [r7, #16]
 8010ba6:	1ad3      	subs	r3, r2, r3
 8010ba8:	2b02      	cmp	r3, #2
 8010baa:	d901      	bls.n	8010bb0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8010bac:	2303      	movs	r3, #3
 8010bae:	e036      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010bb0:	4b1e      	ldr	r3, [pc, #120]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d1f0      	bne.n	8010b9e <HAL_RCC_OscConfig+0x44a>
 8010bbc:	e02e      	b.n	8010c1c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	699b      	ldr	r3, [r3, #24]
 8010bc2:	2b01      	cmp	r3, #1
 8010bc4:	d101      	bne.n	8010bca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8010bc6:	2301      	movs	r3, #1
 8010bc8:	e029      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8010bca:	4b18      	ldr	r3, [pc, #96]	; (8010c2c <HAL_RCC_OscConfig+0x4d8>)
 8010bcc:	685b      	ldr	r3, [r3, #4]
 8010bce:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	69db      	ldr	r3, [r3, #28]
 8010bda:	429a      	cmp	r2, r3
 8010bdc:	d11c      	bne.n	8010c18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010be8:	429a      	cmp	r2, r3
 8010bea:	d115      	bne.n	8010c18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8010bec:	68fa      	ldr	r2, [r7, #12]
 8010bee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8010bf2:	4013      	ands	r3, r2
 8010bf4:	687a      	ldr	r2, [r7, #4]
 8010bf6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010bf8:	4293      	cmp	r3, r2
 8010bfa:	d10d      	bne.n	8010c18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8010c06:	429a      	cmp	r2, r3
 8010c08:	d106      	bne.n	8010c18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8010c0a:	68fb      	ldr	r3, [r7, #12]
 8010c0c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010c14:	429a      	cmp	r2, r3
 8010c16:	d001      	beq.n	8010c1c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8010c18:	2301      	movs	r3, #1
 8010c1a:	e000      	b.n	8010c1e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8010c1c:	2300      	movs	r3, #0
}
 8010c1e:	4618      	mov	r0, r3
 8010c20:	3718      	adds	r7, #24
 8010c22:	46bd      	mov	sp, r7
 8010c24:	bd80      	pop	{r7, pc}
 8010c26:	bf00      	nop
 8010c28:	40007000 	.word	0x40007000
 8010c2c:	40023800 	.word	0x40023800
 8010c30:	42470060 	.word	0x42470060

08010c34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8010c34:	b580      	push	{r7, lr}
 8010c36:	b084      	sub	sp, #16
 8010c38:	af00      	add	r7, sp, #0
 8010c3a:	6078      	str	r0, [r7, #4]
 8010c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d101      	bne.n	8010c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8010c44:	2301      	movs	r3, #1
 8010c46:	e0cc      	b.n	8010de2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8010c48:	4b68      	ldr	r3, [pc, #416]	; (8010dec <HAL_RCC_ClockConfig+0x1b8>)
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	f003 030f 	and.w	r3, r3, #15
 8010c50:	683a      	ldr	r2, [r7, #0]
 8010c52:	429a      	cmp	r2, r3
 8010c54:	d90c      	bls.n	8010c70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010c56:	4b65      	ldr	r3, [pc, #404]	; (8010dec <HAL_RCC_ClockConfig+0x1b8>)
 8010c58:	683a      	ldr	r2, [r7, #0]
 8010c5a:	b2d2      	uxtb	r2, r2
 8010c5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8010c5e:	4b63      	ldr	r3, [pc, #396]	; (8010dec <HAL_RCC_ClockConfig+0x1b8>)
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	f003 030f 	and.w	r3, r3, #15
 8010c66:	683a      	ldr	r2, [r7, #0]
 8010c68:	429a      	cmp	r2, r3
 8010c6a:	d001      	beq.n	8010c70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8010c6c:	2301      	movs	r3, #1
 8010c6e:	e0b8      	b.n	8010de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	f003 0302 	and.w	r3, r3, #2
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d020      	beq.n	8010cbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	681b      	ldr	r3, [r3, #0]
 8010c80:	f003 0304 	and.w	r3, r3, #4
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d005      	beq.n	8010c94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010c88:	4b59      	ldr	r3, [pc, #356]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010c8a:	689b      	ldr	r3, [r3, #8]
 8010c8c:	4a58      	ldr	r2, [pc, #352]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010c8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8010c92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	f003 0308 	and.w	r3, r3, #8
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d005      	beq.n	8010cac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010ca0:	4b53      	ldr	r3, [pc, #332]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010ca2:	689b      	ldr	r3, [r3, #8]
 8010ca4:	4a52      	ldr	r2, [pc, #328]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010ca6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8010caa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8010cac:	4b50      	ldr	r3, [pc, #320]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010cae:	689b      	ldr	r3, [r3, #8]
 8010cb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	689b      	ldr	r3, [r3, #8]
 8010cb8:	494d      	ldr	r1, [pc, #308]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010cba:	4313      	orrs	r3, r2
 8010cbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	f003 0301 	and.w	r3, r3, #1
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	d044      	beq.n	8010d54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	685b      	ldr	r3, [r3, #4]
 8010cce:	2b01      	cmp	r3, #1
 8010cd0:	d107      	bne.n	8010ce2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010cd2:	4b47      	ldr	r3, [pc, #284]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d119      	bne.n	8010d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010cde:	2301      	movs	r3, #1
 8010ce0:	e07f      	b.n	8010de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	685b      	ldr	r3, [r3, #4]
 8010ce6:	2b02      	cmp	r3, #2
 8010ce8:	d003      	beq.n	8010cf2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010cee:	2b03      	cmp	r3, #3
 8010cf0:	d107      	bne.n	8010d02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010cf2:	4b3f      	ldr	r3, [pc, #252]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d109      	bne.n	8010d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010cfe:	2301      	movs	r3, #1
 8010d00:	e06f      	b.n	8010de2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010d02:	4b3b      	ldr	r3, [pc, #236]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	f003 0302 	and.w	r3, r3, #2
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d101      	bne.n	8010d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010d0e:	2301      	movs	r3, #1
 8010d10:	e067      	b.n	8010de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8010d12:	4b37      	ldr	r3, [pc, #220]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010d14:	689b      	ldr	r3, [r3, #8]
 8010d16:	f023 0203 	bic.w	r2, r3, #3
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	685b      	ldr	r3, [r3, #4]
 8010d1e:	4934      	ldr	r1, [pc, #208]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010d20:	4313      	orrs	r3, r2
 8010d22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8010d24:	f7fe f804 	bl	800ed30 <HAL_GetTick>
 8010d28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010d2a:	e00a      	b.n	8010d42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010d2c:	f7fe f800 	bl	800ed30 <HAL_GetTick>
 8010d30:	4602      	mov	r2, r0
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	1ad3      	subs	r3, r2, r3
 8010d36:	f241 3288 	movw	r2, #5000	; 0x1388
 8010d3a:	4293      	cmp	r3, r2
 8010d3c:	d901      	bls.n	8010d42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8010d3e:	2303      	movs	r3, #3
 8010d40:	e04f      	b.n	8010de2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010d42:	4b2b      	ldr	r3, [pc, #172]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010d44:	689b      	ldr	r3, [r3, #8]
 8010d46:	f003 020c 	and.w	r2, r3, #12
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	685b      	ldr	r3, [r3, #4]
 8010d4e:	009b      	lsls	r3, r3, #2
 8010d50:	429a      	cmp	r2, r3
 8010d52:	d1eb      	bne.n	8010d2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8010d54:	4b25      	ldr	r3, [pc, #148]	; (8010dec <HAL_RCC_ClockConfig+0x1b8>)
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	f003 030f 	and.w	r3, r3, #15
 8010d5c:	683a      	ldr	r2, [r7, #0]
 8010d5e:	429a      	cmp	r2, r3
 8010d60:	d20c      	bcs.n	8010d7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010d62:	4b22      	ldr	r3, [pc, #136]	; (8010dec <HAL_RCC_ClockConfig+0x1b8>)
 8010d64:	683a      	ldr	r2, [r7, #0]
 8010d66:	b2d2      	uxtb	r2, r2
 8010d68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8010d6a:	4b20      	ldr	r3, [pc, #128]	; (8010dec <HAL_RCC_ClockConfig+0x1b8>)
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	f003 030f 	and.w	r3, r3, #15
 8010d72:	683a      	ldr	r2, [r7, #0]
 8010d74:	429a      	cmp	r2, r3
 8010d76:	d001      	beq.n	8010d7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8010d78:	2301      	movs	r3, #1
 8010d7a:	e032      	b.n	8010de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	f003 0304 	and.w	r3, r3, #4
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d008      	beq.n	8010d9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010d88:	4b19      	ldr	r3, [pc, #100]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010d8a:	689b      	ldr	r3, [r3, #8]
 8010d8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	68db      	ldr	r3, [r3, #12]
 8010d94:	4916      	ldr	r1, [pc, #88]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010d96:	4313      	orrs	r3, r2
 8010d98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	f003 0308 	and.w	r3, r3, #8
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d009      	beq.n	8010dba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8010da6:	4b12      	ldr	r3, [pc, #72]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010da8:	689b      	ldr	r3, [r3, #8]
 8010daa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	691b      	ldr	r3, [r3, #16]
 8010db2:	00db      	lsls	r3, r3, #3
 8010db4:	490e      	ldr	r1, [pc, #56]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010db6:	4313      	orrs	r3, r2
 8010db8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8010dba:	f000 f821 	bl	8010e00 <HAL_RCC_GetSysClockFreq>
 8010dbe:	4601      	mov	r1, r0
 8010dc0:	4b0b      	ldr	r3, [pc, #44]	; (8010df0 <HAL_RCC_ClockConfig+0x1bc>)
 8010dc2:	689b      	ldr	r3, [r3, #8]
 8010dc4:	091b      	lsrs	r3, r3, #4
 8010dc6:	f003 030f 	and.w	r3, r3, #15
 8010dca:	4a0a      	ldr	r2, [pc, #40]	; (8010df4 <HAL_RCC_ClockConfig+0x1c0>)
 8010dcc:	5cd3      	ldrb	r3, [r2, r3]
 8010dce:	fa21 f303 	lsr.w	r3, r1, r3
 8010dd2:	4a09      	ldr	r2, [pc, #36]	; (8010df8 <HAL_RCC_ClockConfig+0x1c4>)
 8010dd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8010dd6:	4b09      	ldr	r3, [pc, #36]	; (8010dfc <HAL_RCC_ClockConfig+0x1c8>)
 8010dd8:	681b      	ldr	r3, [r3, #0]
 8010dda:	4618      	mov	r0, r3
 8010ddc:	f7fd ff64 	bl	800eca8 <HAL_InitTick>

  return HAL_OK;
 8010de0:	2300      	movs	r3, #0
}
 8010de2:	4618      	mov	r0, r3
 8010de4:	3710      	adds	r7, #16
 8010de6:	46bd      	mov	sp, r7
 8010de8:	bd80      	pop	{r7, pc}
 8010dea:	bf00      	nop
 8010dec:	40023c00 	.word	0x40023c00
 8010df0:	40023800 	.word	0x40023800
 8010df4:	080193c0 	.word	0x080193c0
 8010df8:	20000024 	.word	0x20000024
 8010dfc:	20000030 	.word	0x20000030

08010e00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8010e00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e02:	b085      	sub	sp, #20
 8010e04:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8010e06:	2300      	movs	r3, #0
 8010e08:	607b      	str	r3, [r7, #4]
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	60fb      	str	r3, [r7, #12]
 8010e0e:	2300      	movs	r3, #0
 8010e10:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8010e12:	2300      	movs	r3, #0
 8010e14:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8010e16:	4b63      	ldr	r3, [pc, #396]	; (8010fa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010e18:	689b      	ldr	r3, [r3, #8]
 8010e1a:	f003 030c 	and.w	r3, r3, #12
 8010e1e:	2b04      	cmp	r3, #4
 8010e20:	d007      	beq.n	8010e32 <HAL_RCC_GetSysClockFreq+0x32>
 8010e22:	2b08      	cmp	r3, #8
 8010e24:	d008      	beq.n	8010e38 <HAL_RCC_GetSysClockFreq+0x38>
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	f040 80b4 	bne.w	8010f94 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8010e2c:	4b5e      	ldr	r3, [pc, #376]	; (8010fa8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8010e2e:	60bb      	str	r3, [r7, #8]
       break;
 8010e30:	e0b3      	b.n	8010f9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8010e32:	4b5e      	ldr	r3, [pc, #376]	; (8010fac <HAL_RCC_GetSysClockFreq+0x1ac>)
 8010e34:	60bb      	str	r3, [r7, #8]
      break;
 8010e36:	e0b0      	b.n	8010f9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010e38:	4b5a      	ldr	r3, [pc, #360]	; (8010fa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010e3a:	685b      	ldr	r3, [r3, #4]
 8010e3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010e40:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8010e42:	4b58      	ldr	r3, [pc, #352]	; (8010fa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010e44:	685b      	ldr	r3, [r3, #4]
 8010e46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d04a      	beq.n	8010ee4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010e4e:	4b55      	ldr	r3, [pc, #340]	; (8010fa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010e50:	685b      	ldr	r3, [r3, #4]
 8010e52:	099b      	lsrs	r3, r3, #6
 8010e54:	f04f 0400 	mov.w	r4, #0
 8010e58:	f240 11ff 	movw	r1, #511	; 0x1ff
 8010e5c:	f04f 0200 	mov.w	r2, #0
 8010e60:	ea03 0501 	and.w	r5, r3, r1
 8010e64:	ea04 0602 	and.w	r6, r4, r2
 8010e68:	4629      	mov	r1, r5
 8010e6a:	4632      	mov	r2, r6
 8010e6c:	f04f 0300 	mov.w	r3, #0
 8010e70:	f04f 0400 	mov.w	r4, #0
 8010e74:	0154      	lsls	r4, r2, #5
 8010e76:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8010e7a:	014b      	lsls	r3, r1, #5
 8010e7c:	4619      	mov	r1, r3
 8010e7e:	4622      	mov	r2, r4
 8010e80:	1b49      	subs	r1, r1, r5
 8010e82:	eb62 0206 	sbc.w	r2, r2, r6
 8010e86:	f04f 0300 	mov.w	r3, #0
 8010e8a:	f04f 0400 	mov.w	r4, #0
 8010e8e:	0194      	lsls	r4, r2, #6
 8010e90:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010e94:	018b      	lsls	r3, r1, #6
 8010e96:	1a5b      	subs	r3, r3, r1
 8010e98:	eb64 0402 	sbc.w	r4, r4, r2
 8010e9c:	f04f 0100 	mov.w	r1, #0
 8010ea0:	f04f 0200 	mov.w	r2, #0
 8010ea4:	00e2      	lsls	r2, r4, #3
 8010ea6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8010eaa:	00d9      	lsls	r1, r3, #3
 8010eac:	460b      	mov	r3, r1
 8010eae:	4614      	mov	r4, r2
 8010eb0:	195b      	adds	r3, r3, r5
 8010eb2:	eb44 0406 	adc.w	r4, r4, r6
 8010eb6:	f04f 0100 	mov.w	r1, #0
 8010eba:	f04f 0200 	mov.w	r2, #0
 8010ebe:	0262      	lsls	r2, r4, #9
 8010ec0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8010ec4:	0259      	lsls	r1, r3, #9
 8010ec6:	460b      	mov	r3, r1
 8010ec8:	4614      	mov	r4, r2
 8010eca:	4618      	mov	r0, r3
 8010ecc:	4621      	mov	r1, r4
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	f04f 0400 	mov.w	r4, #0
 8010ed4:	461a      	mov	r2, r3
 8010ed6:	4623      	mov	r3, r4
 8010ed8:	f7f7 fe0e 	bl	8008af8 <__aeabi_uldivmod>
 8010edc:	4603      	mov	r3, r0
 8010ede:	460c      	mov	r4, r1
 8010ee0:	60fb      	str	r3, [r7, #12]
 8010ee2:	e049      	b.n	8010f78 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010ee4:	4b2f      	ldr	r3, [pc, #188]	; (8010fa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010ee6:	685b      	ldr	r3, [r3, #4]
 8010ee8:	099b      	lsrs	r3, r3, #6
 8010eea:	f04f 0400 	mov.w	r4, #0
 8010eee:	f240 11ff 	movw	r1, #511	; 0x1ff
 8010ef2:	f04f 0200 	mov.w	r2, #0
 8010ef6:	ea03 0501 	and.w	r5, r3, r1
 8010efa:	ea04 0602 	and.w	r6, r4, r2
 8010efe:	4629      	mov	r1, r5
 8010f00:	4632      	mov	r2, r6
 8010f02:	f04f 0300 	mov.w	r3, #0
 8010f06:	f04f 0400 	mov.w	r4, #0
 8010f0a:	0154      	lsls	r4, r2, #5
 8010f0c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8010f10:	014b      	lsls	r3, r1, #5
 8010f12:	4619      	mov	r1, r3
 8010f14:	4622      	mov	r2, r4
 8010f16:	1b49      	subs	r1, r1, r5
 8010f18:	eb62 0206 	sbc.w	r2, r2, r6
 8010f1c:	f04f 0300 	mov.w	r3, #0
 8010f20:	f04f 0400 	mov.w	r4, #0
 8010f24:	0194      	lsls	r4, r2, #6
 8010f26:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010f2a:	018b      	lsls	r3, r1, #6
 8010f2c:	1a5b      	subs	r3, r3, r1
 8010f2e:	eb64 0402 	sbc.w	r4, r4, r2
 8010f32:	f04f 0100 	mov.w	r1, #0
 8010f36:	f04f 0200 	mov.w	r2, #0
 8010f3a:	00e2      	lsls	r2, r4, #3
 8010f3c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8010f40:	00d9      	lsls	r1, r3, #3
 8010f42:	460b      	mov	r3, r1
 8010f44:	4614      	mov	r4, r2
 8010f46:	195b      	adds	r3, r3, r5
 8010f48:	eb44 0406 	adc.w	r4, r4, r6
 8010f4c:	f04f 0100 	mov.w	r1, #0
 8010f50:	f04f 0200 	mov.w	r2, #0
 8010f54:	02a2      	lsls	r2, r4, #10
 8010f56:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8010f5a:	0299      	lsls	r1, r3, #10
 8010f5c:	460b      	mov	r3, r1
 8010f5e:	4614      	mov	r4, r2
 8010f60:	4618      	mov	r0, r3
 8010f62:	4621      	mov	r1, r4
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	f04f 0400 	mov.w	r4, #0
 8010f6a:	461a      	mov	r2, r3
 8010f6c:	4623      	mov	r3, r4
 8010f6e:	f7f7 fdc3 	bl	8008af8 <__aeabi_uldivmod>
 8010f72:	4603      	mov	r3, r0
 8010f74:	460c      	mov	r4, r1
 8010f76:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8010f78:	4b0a      	ldr	r3, [pc, #40]	; (8010fa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010f7a:	685b      	ldr	r3, [r3, #4]
 8010f7c:	0c1b      	lsrs	r3, r3, #16
 8010f7e:	f003 0303 	and.w	r3, r3, #3
 8010f82:	3301      	adds	r3, #1
 8010f84:	005b      	lsls	r3, r3, #1
 8010f86:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8010f88:	68fa      	ldr	r2, [r7, #12]
 8010f8a:	683b      	ldr	r3, [r7, #0]
 8010f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010f90:	60bb      	str	r3, [r7, #8]
      break;
 8010f92:	e002      	b.n	8010f9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8010f94:	4b04      	ldr	r3, [pc, #16]	; (8010fa8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8010f96:	60bb      	str	r3, [r7, #8]
      break;
 8010f98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8010f9a:	68bb      	ldr	r3, [r7, #8]
}
 8010f9c:	4618      	mov	r0, r3
 8010f9e:	3714      	adds	r7, #20
 8010fa0:	46bd      	mov	sp, r7
 8010fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fa4:	40023800 	.word	0x40023800
 8010fa8:	00f42400 	.word	0x00f42400
 8010fac:	007a1200 	.word	0x007a1200

08010fb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8010fb0:	b480      	push	{r7}
 8010fb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8010fb4:	4b03      	ldr	r3, [pc, #12]	; (8010fc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8010fb6:	681b      	ldr	r3, [r3, #0]
}
 8010fb8:	4618      	mov	r0, r3
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc0:	4770      	bx	lr
 8010fc2:	bf00      	nop
 8010fc4:	20000024 	.word	0x20000024

08010fc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8010fc8:	b580      	push	{r7, lr}
 8010fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8010fcc:	f7ff fff0 	bl	8010fb0 <HAL_RCC_GetHCLKFreq>
 8010fd0:	4601      	mov	r1, r0
 8010fd2:	4b05      	ldr	r3, [pc, #20]	; (8010fe8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8010fd4:	689b      	ldr	r3, [r3, #8]
 8010fd6:	0a9b      	lsrs	r3, r3, #10
 8010fd8:	f003 0307 	and.w	r3, r3, #7
 8010fdc:	4a03      	ldr	r2, [pc, #12]	; (8010fec <HAL_RCC_GetPCLK1Freq+0x24>)
 8010fde:	5cd3      	ldrb	r3, [r2, r3]
 8010fe0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8010fe4:	4618      	mov	r0, r3
 8010fe6:	bd80      	pop	{r7, pc}
 8010fe8:	40023800 	.word	0x40023800
 8010fec:	080193d0 	.word	0x080193d0

08010ff0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8010ff0:	b580      	push	{r7, lr}
 8010ff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8010ff4:	f7ff ffdc 	bl	8010fb0 <HAL_RCC_GetHCLKFreq>
 8010ff8:	4601      	mov	r1, r0
 8010ffa:	4b05      	ldr	r3, [pc, #20]	; (8011010 <HAL_RCC_GetPCLK2Freq+0x20>)
 8010ffc:	689b      	ldr	r3, [r3, #8]
 8010ffe:	0b5b      	lsrs	r3, r3, #13
 8011000:	f003 0307 	and.w	r3, r3, #7
 8011004:	4a03      	ldr	r2, [pc, #12]	; (8011014 <HAL_RCC_GetPCLK2Freq+0x24>)
 8011006:	5cd3      	ldrb	r3, [r2, r3]
 8011008:	fa21 f303 	lsr.w	r3, r1, r3
}
 801100c:	4618      	mov	r0, r3
 801100e:	bd80      	pop	{r7, pc}
 8011010:	40023800 	.word	0x40023800
 8011014:	080193d0 	.word	0x080193d0

08011018 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011018:	b580      	push	{r7, lr}
 801101a:	b082      	sub	sp, #8
 801101c:	af00      	add	r7, sp, #0
 801101e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	2b00      	cmp	r3, #0
 8011024:	d101      	bne.n	801102a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011026:	2301      	movs	r3, #1
 8011028:	e056      	b.n	80110d8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	2200      	movs	r2, #0
 801102e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011036:	b2db      	uxtb	r3, r3
 8011038:	2b00      	cmp	r3, #0
 801103a:	d106      	bne.n	801104a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	2200      	movs	r2, #0
 8011040:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8011044:	6878      	ldr	r0, [r7, #4]
 8011046:	f7fb fea9 	bl	800cd9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	2202      	movs	r2, #2
 801104e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	681a      	ldr	r2, [r3, #0]
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011060:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	685a      	ldr	r2, [r3, #4]
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	689b      	ldr	r3, [r3, #8]
 801106a:	431a      	orrs	r2, r3
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	68db      	ldr	r3, [r3, #12]
 8011070:	431a      	orrs	r2, r3
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	691b      	ldr	r3, [r3, #16]
 8011076:	431a      	orrs	r2, r3
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	695b      	ldr	r3, [r3, #20]
 801107c:	431a      	orrs	r2, r3
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	699b      	ldr	r3, [r3, #24]
 8011082:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011086:	431a      	orrs	r2, r3
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	69db      	ldr	r3, [r3, #28]
 801108c:	431a      	orrs	r2, r3
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	6a1b      	ldr	r3, [r3, #32]
 8011092:	ea42 0103 	orr.w	r1, r2, r3
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	430a      	orrs	r2, r1
 80110a0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	699b      	ldr	r3, [r3, #24]
 80110a6:	0c1b      	lsrs	r3, r3, #16
 80110a8:	f003 0104 	and.w	r1, r3, #4
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	430a      	orrs	r2, r1
 80110b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	681b      	ldr	r3, [r3, #0]
 80110bc:	69da      	ldr	r2, [r3, #28]
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80110c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	2200      	movs	r2, #0
 80110cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	2201      	movs	r2, #1
 80110d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80110d6:	2300      	movs	r3, #0
}
 80110d8:	4618      	mov	r0, r3
 80110da:	3708      	adds	r7, #8
 80110dc:	46bd      	mov	sp, r7
 80110de:	bd80      	pop	{r7, pc}

080110e0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b088      	sub	sp, #32
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	60f8      	str	r0, [r7, #12]
 80110e8:	60b9      	str	r1, [r7, #8]
 80110ea:	603b      	str	r3, [r7, #0]
 80110ec:	4613      	mov	r3, r2
 80110ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80110f0:	2300      	movs	r3, #0
 80110f2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80110fa:	2b01      	cmp	r3, #1
 80110fc:	d101      	bne.n	8011102 <HAL_SPI_Transmit+0x22>
 80110fe:	2302      	movs	r3, #2
 8011100:	e11e      	b.n	8011340 <HAL_SPI_Transmit+0x260>
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	2201      	movs	r2, #1
 8011106:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801110a:	f7fd fe11 	bl	800ed30 <HAL_GetTick>
 801110e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8011110:	88fb      	ldrh	r3, [r7, #6]
 8011112:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801111a:	b2db      	uxtb	r3, r3
 801111c:	2b01      	cmp	r3, #1
 801111e:	d002      	beq.n	8011126 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8011120:	2302      	movs	r3, #2
 8011122:	77fb      	strb	r3, [r7, #31]
    goto error;
 8011124:	e103      	b.n	801132e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8011126:	68bb      	ldr	r3, [r7, #8]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d002      	beq.n	8011132 <HAL_SPI_Transmit+0x52>
 801112c:	88fb      	ldrh	r3, [r7, #6]
 801112e:	2b00      	cmp	r3, #0
 8011130:	d102      	bne.n	8011138 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8011132:	2301      	movs	r3, #1
 8011134:	77fb      	strb	r3, [r7, #31]
    goto error;
 8011136:	e0fa      	b.n	801132e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	2203      	movs	r2, #3
 801113c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	2200      	movs	r2, #0
 8011144:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	68ba      	ldr	r2, [r7, #8]
 801114a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	88fa      	ldrh	r2, [r7, #6]
 8011150:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	88fa      	ldrh	r2, [r7, #6]
 8011156:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	2200      	movs	r2, #0
 801115c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 801115e:	68fb      	ldr	r3, [r7, #12]
 8011160:	2200      	movs	r2, #0
 8011162:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	2200      	movs	r2, #0
 8011168:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	2200      	movs	r2, #0
 801116e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	2200      	movs	r2, #0
 8011174:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	689b      	ldr	r3, [r3, #8]
 801117a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801117e:	d107      	bne.n	8011190 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8011180:	68fb      	ldr	r3, [r7, #12]
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	681a      	ldr	r2, [r3, #0]
 8011186:	68fb      	ldr	r3, [r7, #12]
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801118e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801119a:	2b40      	cmp	r3, #64	; 0x40
 801119c:	d007      	beq.n	80111ae <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	681a      	ldr	r2, [r3, #0]
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	681b      	ldr	r3, [r3, #0]
 80111a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80111ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	68db      	ldr	r3, [r3, #12]
 80111b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80111b6:	d14b      	bne.n	8011250 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	685b      	ldr	r3, [r3, #4]
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d002      	beq.n	80111c6 <HAL_SPI_Transmit+0xe6>
 80111c0:	8afb      	ldrh	r3, [r7, #22]
 80111c2:	2b01      	cmp	r3, #1
 80111c4:	d13e      	bne.n	8011244 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111ca:	881a      	ldrh	r2, [r3, #0]
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111d6:	1c9a      	adds	r2, r3, #2
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80111e0:	b29b      	uxth	r3, r3
 80111e2:	3b01      	subs	r3, #1
 80111e4:	b29a      	uxth	r2, r3
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80111ea:	e02b      	b.n	8011244 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	689b      	ldr	r3, [r3, #8]
 80111f2:	f003 0302 	and.w	r3, r3, #2
 80111f6:	2b02      	cmp	r3, #2
 80111f8:	d112      	bne.n	8011220 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111fe:	881a      	ldrh	r2, [r3, #0]
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011206:	68fb      	ldr	r3, [r7, #12]
 8011208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801120a:	1c9a      	adds	r2, r3, #2
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8011210:	68fb      	ldr	r3, [r7, #12]
 8011212:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011214:	b29b      	uxth	r3, r3
 8011216:	3b01      	subs	r3, #1
 8011218:	b29a      	uxth	r2, r3
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	86da      	strh	r2, [r3, #54]	; 0x36
 801121e:	e011      	b.n	8011244 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011220:	f7fd fd86 	bl	800ed30 <HAL_GetTick>
 8011224:	4602      	mov	r2, r0
 8011226:	69bb      	ldr	r3, [r7, #24]
 8011228:	1ad3      	subs	r3, r2, r3
 801122a:	683a      	ldr	r2, [r7, #0]
 801122c:	429a      	cmp	r2, r3
 801122e:	d803      	bhi.n	8011238 <HAL_SPI_Transmit+0x158>
 8011230:	683b      	ldr	r3, [r7, #0]
 8011232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011236:	d102      	bne.n	801123e <HAL_SPI_Transmit+0x15e>
 8011238:	683b      	ldr	r3, [r7, #0]
 801123a:	2b00      	cmp	r3, #0
 801123c:	d102      	bne.n	8011244 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 801123e:	2303      	movs	r3, #3
 8011240:	77fb      	strb	r3, [r7, #31]
          goto error;
 8011242:	e074      	b.n	801132e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011248:	b29b      	uxth	r3, r3
 801124a:	2b00      	cmp	r3, #0
 801124c:	d1ce      	bne.n	80111ec <HAL_SPI_Transmit+0x10c>
 801124e:	e04c      	b.n	80112ea <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011250:	68fb      	ldr	r3, [r7, #12]
 8011252:	685b      	ldr	r3, [r3, #4]
 8011254:	2b00      	cmp	r3, #0
 8011256:	d002      	beq.n	801125e <HAL_SPI_Transmit+0x17e>
 8011258:	8afb      	ldrh	r3, [r7, #22]
 801125a:	2b01      	cmp	r3, #1
 801125c:	d140      	bne.n	80112e0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801125e:	68fb      	ldr	r3, [r7, #12]
 8011260:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	330c      	adds	r3, #12
 8011268:	7812      	ldrb	r2, [r2, #0]
 801126a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011270:	1c5a      	adds	r2, r3, #1
 8011272:	68fb      	ldr	r3, [r7, #12]
 8011274:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801127a:	b29b      	uxth	r3, r3
 801127c:	3b01      	subs	r3, #1
 801127e:	b29a      	uxth	r2, r3
 8011280:	68fb      	ldr	r3, [r7, #12]
 8011282:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8011284:	e02c      	b.n	80112e0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	689b      	ldr	r3, [r3, #8]
 801128c:	f003 0302 	and.w	r3, r3, #2
 8011290:	2b02      	cmp	r3, #2
 8011292:	d113      	bne.n	80112bc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	330c      	adds	r3, #12
 801129e:	7812      	ldrb	r2, [r2, #0]
 80112a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80112a6:	1c5a      	adds	r2, r3, #1
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80112b0:	b29b      	uxth	r3, r3
 80112b2:	3b01      	subs	r3, #1
 80112b4:	b29a      	uxth	r2, r3
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80112ba:	e011      	b.n	80112e0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80112bc:	f7fd fd38 	bl	800ed30 <HAL_GetTick>
 80112c0:	4602      	mov	r2, r0
 80112c2:	69bb      	ldr	r3, [r7, #24]
 80112c4:	1ad3      	subs	r3, r2, r3
 80112c6:	683a      	ldr	r2, [r7, #0]
 80112c8:	429a      	cmp	r2, r3
 80112ca:	d803      	bhi.n	80112d4 <HAL_SPI_Transmit+0x1f4>
 80112cc:	683b      	ldr	r3, [r7, #0]
 80112ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112d2:	d102      	bne.n	80112da <HAL_SPI_Transmit+0x1fa>
 80112d4:	683b      	ldr	r3, [r7, #0]
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d102      	bne.n	80112e0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80112da:	2303      	movs	r3, #3
 80112dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80112de:	e026      	b.n	801132e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80112e4:	b29b      	uxth	r3, r3
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d1cd      	bne.n	8011286 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80112ea:	69ba      	ldr	r2, [r7, #24]
 80112ec:	6839      	ldr	r1, [r7, #0]
 80112ee:	68f8      	ldr	r0, [r7, #12]
 80112f0:	f000 fba4 	bl	8011a3c <SPI_EndRxTxTransaction>
 80112f4:	4603      	mov	r3, r0
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d002      	beq.n	8011300 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80112fa:	68fb      	ldr	r3, [r7, #12]
 80112fc:	2220      	movs	r2, #32
 80112fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011300:	68fb      	ldr	r3, [r7, #12]
 8011302:	689b      	ldr	r3, [r3, #8]
 8011304:	2b00      	cmp	r3, #0
 8011306:	d10a      	bne.n	801131e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011308:	2300      	movs	r3, #0
 801130a:	613b      	str	r3, [r7, #16]
 801130c:	68fb      	ldr	r3, [r7, #12]
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	68db      	ldr	r3, [r3, #12]
 8011312:	613b      	str	r3, [r7, #16]
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	689b      	ldr	r3, [r3, #8]
 801131a:	613b      	str	r3, [r7, #16]
 801131c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011322:	2b00      	cmp	r3, #0
 8011324:	d002      	beq.n	801132c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8011326:	2301      	movs	r3, #1
 8011328:	77fb      	strb	r3, [r7, #31]
 801132a:	e000      	b.n	801132e <HAL_SPI_Transmit+0x24e>
  }

error:
 801132c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	2201      	movs	r2, #1
 8011332:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	2200      	movs	r2, #0
 801133a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801133e:	7ffb      	ldrb	r3, [r7, #31]
}
 8011340:	4618      	mov	r0, r3
 8011342:	3720      	adds	r7, #32
 8011344:	46bd      	mov	sp, r7
 8011346:	bd80      	pop	{r7, pc}

08011348 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011348:	b580      	push	{r7, lr}
 801134a:	b088      	sub	sp, #32
 801134c:	af02      	add	r7, sp, #8
 801134e:	60f8      	str	r0, [r7, #12]
 8011350:	60b9      	str	r1, [r7, #8]
 8011352:	603b      	str	r3, [r7, #0]
 8011354:	4613      	mov	r3, r2
 8011356:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011358:	2300      	movs	r3, #0
 801135a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	685b      	ldr	r3, [r3, #4]
 8011360:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011364:	d112      	bne.n	801138c <HAL_SPI_Receive+0x44>
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	689b      	ldr	r3, [r3, #8]
 801136a:	2b00      	cmp	r3, #0
 801136c:	d10e      	bne.n	801138c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	2204      	movs	r2, #4
 8011372:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8011376:	88fa      	ldrh	r2, [r7, #6]
 8011378:	683b      	ldr	r3, [r7, #0]
 801137a:	9300      	str	r3, [sp, #0]
 801137c:	4613      	mov	r3, r2
 801137e:	68ba      	ldr	r2, [r7, #8]
 8011380:	68b9      	ldr	r1, [r7, #8]
 8011382:	68f8      	ldr	r0, [r7, #12]
 8011384:	f000 f8e9 	bl	801155a <HAL_SPI_TransmitReceive>
 8011388:	4603      	mov	r3, r0
 801138a:	e0e2      	b.n	8011552 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011392:	2b01      	cmp	r3, #1
 8011394:	d101      	bne.n	801139a <HAL_SPI_Receive+0x52>
 8011396:	2302      	movs	r3, #2
 8011398:	e0db      	b.n	8011552 <HAL_SPI_Receive+0x20a>
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	2201      	movs	r2, #1
 801139e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80113a2:	f7fd fcc5 	bl	800ed30 <HAL_GetTick>
 80113a6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80113ae:	b2db      	uxtb	r3, r3
 80113b0:	2b01      	cmp	r3, #1
 80113b2:	d002      	beq.n	80113ba <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80113b4:	2302      	movs	r3, #2
 80113b6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80113b8:	e0c2      	b.n	8011540 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80113ba:	68bb      	ldr	r3, [r7, #8]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d002      	beq.n	80113c6 <HAL_SPI_Receive+0x7e>
 80113c0:	88fb      	ldrh	r3, [r7, #6]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d102      	bne.n	80113cc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80113c6:	2301      	movs	r3, #1
 80113c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80113ca:	e0b9      	b.n	8011540 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	2204      	movs	r2, #4
 80113d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	2200      	movs	r2, #0
 80113d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	68ba      	ldr	r2, [r7, #8]
 80113de:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	88fa      	ldrh	r2, [r7, #6]
 80113e4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	88fa      	ldrh	r2, [r7, #6]
 80113ea:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	2200      	movs	r2, #0
 80113f0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	2200      	movs	r2, #0
 80113f6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	2200      	movs	r2, #0
 80113fc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	2200      	movs	r2, #0
 8011402:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	2200      	movs	r2, #0
 8011408:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	689b      	ldr	r3, [r3, #8]
 801140e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011412:	d107      	bne.n	8011424 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8011414:	68fb      	ldr	r3, [r7, #12]
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	681a      	ldr	r2, [r3, #0]
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8011422:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801142e:	2b40      	cmp	r3, #64	; 0x40
 8011430:	d007      	beq.n	8011442 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	681a      	ldr	r2, [r3, #0]
 8011438:	68fb      	ldr	r3, [r7, #12]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011440:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	68db      	ldr	r3, [r3, #12]
 8011446:	2b00      	cmp	r3, #0
 8011448:	d162      	bne.n	8011510 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 801144a:	e02e      	b.n	80114aa <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	689b      	ldr	r3, [r3, #8]
 8011452:	f003 0301 	and.w	r3, r3, #1
 8011456:	2b01      	cmp	r3, #1
 8011458:	d115      	bne.n	8011486 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	f103 020c 	add.w	r2, r3, #12
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011466:	7812      	ldrb	r2, [r2, #0]
 8011468:	b2d2      	uxtb	r2, r2
 801146a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011470:	1c5a      	adds	r2, r3, #1
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801147a:	b29b      	uxth	r3, r3
 801147c:	3b01      	subs	r3, #1
 801147e:	b29a      	uxth	r2, r3
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011484:	e011      	b.n	80114aa <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011486:	f7fd fc53 	bl	800ed30 <HAL_GetTick>
 801148a:	4602      	mov	r2, r0
 801148c:	693b      	ldr	r3, [r7, #16]
 801148e:	1ad3      	subs	r3, r2, r3
 8011490:	683a      	ldr	r2, [r7, #0]
 8011492:	429a      	cmp	r2, r3
 8011494:	d803      	bhi.n	801149e <HAL_SPI_Receive+0x156>
 8011496:	683b      	ldr	r3, [r7, #0]
 8011498:	f1b3 3fff 	cmp.w	r3, #4294967295
 801149c:	d102      	bne.n	80114a4 <HAL_SPI_Receive+0x15c>
 801149e:	683b      	ldr	r3, [r7, #0]
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d102      	bne.n	80114aa <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80114a4:	2303      	movs	r3, #3
 80114a6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80114a8:	e04a      	b.n	8011540 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80114ae:	b29b      	uxth	r3, r3
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d1cb      	bne.n	801144c <HAL_SPI_Receive+0x104>
 80114b4:	e031      	b.n	801151a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	689b      	ldr	r3, [r3, #8]
 80114bc:	f003 0301 	and.w	r3, r3, #1
 80114c0:	2b01      	cmp	r3, #1
 80114c2:	d113      	bne.n	80114ec <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	68da      	ldr	r2, [r3, #12]
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80114ce:	b292      	uxth	r2, r2
 80114d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80114d6:	1c9a      	adds	r2, r3, #2
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80114e0:	b29b      	uxth	r3, r3
 80114e2:	3b01      	subs	r3, #1
 80114e4:	b29a      	uxth	r2, r3
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80114ea:	e011      	b.n	8011510 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80114ec:	f7fd fc20 	bl	800ed30 <HAL_GetTick>
 80114f0:	4602      	mov	r2, r0
 80114f2:	693b      	ldr	r3, [r7, #16]
 80114f4:	1ad3      	subs	r3, r2, r3
 80114f6:	683a      	ldr	r2, [r7, #0]
 80114f8:	429a      	cmp	r2, r3
 80114fa:	d803      	bhi.n	8011504 <HAL_SPI_Receive+0x1bc>
 80114fc:	683b      	ldr	r3, [r7, #0]
 80114fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011502:	d102      	bne.n	801150a <HAL_SPI_Receive+0x1c2>
 8011504:	683b      	ldr	r3, [r7, #0]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d102      	bne.n	8011510 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 801150a:	2303      	movs	r3, #3
 801150c:	75fb      	strb	r3, [r7, #23]
          goto error;
 801150e:	e017      	b.n	8011540 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011514:	b29b      	uxth	r3, r3
 8011516:	2b00      	cmp	r3, #0
 8011518:	d1cd      	bne.n	80114b6 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801151a:	693a      	ldr	r2, [r7, #16]
 801151c:	6839      	ldr	r1, [r7, #0]
 801151e:	68f8      	ldr	r0, [r7, #12]
 8011520:	f000 fa27 	bl	8011972 <SPI_EndRxTransaction>
 8011524:	4603      	mov	r3, r0
 8011526:	2b00      	cmp	r3, #0
 8011528:	d002      	beq.n	8011530 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	2220      	movs	r2, #32
 801152e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011534:	2b00      	cmp	r3, #0
 8011536:	d002      	beq.n	801153e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8011538:	2301      	movs	r3, #1
 801153a:	75fb      	strb	r3, [r7, #23]
 801153c:	e000      	b.n	8011540 <HAL_SPI_Receive+0x1f8>
  }

error :
 801153e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011540:	68fb      	ldr	r3, [r7, #12]
 8011542:	2201      	movs	r2, #1
 8011544:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	2200      	movs	r2, #0
 801154c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8011550:	7dfb      	ldrb	r3, [r7, #23]
}
 8011552:	4618      	mov	r0, r3
 8011554:	3718      	adds	r7, #24
 8011556:	46bd      	mov	sp, r7
 8011558:	bd80      	pop	{r7, pc}

0801155a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 801155a:	b580      	push	{r7, lr}
 801155c:	b08c      	sub	sp, #48	; 0x30
 801155e:	af00      	add	r7, sp, #0
 8011560:	60f8      	str	r0, [r7, #12]
 8011562:	60b9      	str	r1, [r7, #8]
 8011564:	607a      	str	r2, [r7, #4]
 8011566:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8011568:	2301      	movs	r3, #1
 801156a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 801156c:	2300      	movs	r3, #0
 801156e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011578:	2b01      	cmp	r3, #1
 801157a:	d101      	bne.n	8011580 <HAL_SPI_TransmitReceive+0x26>
 801157c:	2302      	movs	r3, #2
 801157e:	e18a      	b.n	8011896 <HAL_SPI_TransmitReceive+0x33c>
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	2201      	movs	r2, #1
 8011584:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011588:	f7fd fbd2 	bl	800ed30 <HAL_GetTick>
 801158c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011594:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	685b      	ldr	r3, [r3, #4]
 801159c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 801159e:	887b      	ldrh	r3, [r7, #2]
 80115a0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80115a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80115a6:	2b01      	cmp	r3, #1
 80115a8:	d00f      	beq.n	80115ca <HAL_SPI_TransmitReceive+0x70>
 80115aa:	69fb      	ldr	r3, [r7, #28]
 80115ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80115b0:	d107      	bne.n	80115c2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	689b      	ldr	r3, [r3, #8]
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d103      	bne.n	80115c2 <HAL_SPI_TransmitReceive+0x68>
 80115ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80115be:	2b04      	cmp	r3, #4
 80115c0:	d003      	beq.n	80115ca <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80115c2:	2302      	movs	r3, #2
 80115c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80115c8:	e15b      	b.n	8011882 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80115ca:	68bb      	ldr	r3, [r7, #8]
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d005      	beq.n	80115dc <HAL_SPI_TransmitReceive+0x82>
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d002      	beq.n	80115dc <HAL_SPI_TransmitReceive+0x82>
 80115d6:	887b      	ldrh	r3, [r7, #2]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d103      	bne.n	80115e4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80115dc:	2301      	movs	r3, #1
 80115de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80115e2:	e14e      	b.n	8011882 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80115ea:	b2db      	uxtb	r3, r3
 80115ec:	2b04      	cmp	r3, #4
 80115ee:	d003      	beq.n	80115f8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	2205      	movs	r2, #5
 80115f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	2200      	movs	r2, #0
 80115fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	687a      	ldr	r2, [r7, #4]
 8011602:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	887a      	ldrh	r2, [r7, #2]
 8011608:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	887a      	ldrh	r2, [r7, #2]
 801160e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	68ba      	ldr	r2, [r7, #8]
 8011614:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	887a      	ldrh	r2, [r7, #2]
 801161a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	887a      	ldrh	r2, [r7, #2]
 8011620:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	2200      	movs	r2, #0
 8011626:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	2200      	movs	r2, #0
 801162c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011638:	2b40      	cmp	r3, #64	; 0x40
 801163a:	d007      	beq.n	801164c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	681b      	ldr	r3, [r3, #0]
 8011640:	681a      	ldr	r2, [r3, #0]
 8011642:	68fb      	ldr	r3, [r7, #12]
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801164a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 801164c:	68fb      	ldr	r3, [r7, #12]
 801164e:	68db      	ldr	r3, [r3, #12]
 8011650:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011654:	d178      	bne.n	8011748 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	685b      	ldr	r3, [r3, #4]
 801165a:	2b00      	cmp	r3, #0
 801165c:	d002      	beq.n	8011664 <HAL_SPI_TransmitReceive+0x10a>
 801165e:	8b7b      	ldrh	r3, [r7, #26]
 8011660:	2b01      	cmp	r3, #1
 8011662:	d166      	bne.n	8011732 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011668:	881a      	ldrh	r2, [r3, #0]
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011670:	68fb      	ldr	r3, [r7, #12]
 8011672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011674:	1c9a      	adds	r2, r3, #2
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801167a:	68fb      	ldr	r3, [r7, #12]
 801167c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801167e:	b29b      	uxth	r3, r3
 8011680:	3b01      	subs	r3, #1
 8011682:	b29a      	uxth	r2, r3
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011688:	e053      	b.n	8011732 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	689b      	ldr	r3, [r3, #8]
 8011690:	f003 0302 	and.w	r3, r3, #2
 8011694:	2b02      	cmp	r3, #2
 8011696:	d11b      	bne.n	80116d0 <HAL_SPI_TransmitReceive+0x176>
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801169c:	b29b      	uxth	r3, r3
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d016      	beq.n	80116d0 <HAL_SPI_TransmitReceive+0x176>
 80116a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116a4:	2b01      	cmp	r3, #1
 80116a6:	d113      	bne.n	80116d0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80116ac:	881a      	ldrh	r2, [r3, #0]
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80116b4:	68fb      	ldr	r3, [r7, #12]
 80116b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80116b8:	1c9a      	adds	r2, r3, #2
 80116ba:	68fb      	ldr	r3, [r7, #12]
 80116bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80116c2:	b29b      	uxth	r3, r3
 80116c4:	3b01      	subs	r3, #1
 80116c6:	b29a      	uxth	r2, r3
 80116c8:	68fb      	ldr	r3, [r7, #12]
 80116ca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80116cc:	2300      	movs	r3, #0
 80116ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	689b      	ldr	r3, [r3, #8]
 80116d6:	f003 0301 	and.w	r3, r3, #1
 80116da:	2b01      	cmp	r3, #1
 80116dc:	d119      	bne.n	8011712 <HAL_SPI_TransmitReceive+0x1b8>
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80116e2:	b29b      	uxth	r3, r3
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d014      	beq.n	8011712 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	68da      	ldr	r2, [r3, #12]
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80116f2:	b292      	uxth	r2, r2
 80116f4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80116fa:	1c9a      	adds	r2, r3, #2
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011704:	b29b      	uxth	r3, r3
 8011706:	3b01      	subs	r3, #1
 8011708:	b29a      	uxth	r2, r3
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801170e:	2301      	movs	r3, #1
 8011710:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8011712:	f7fd fb0d 	bl	800ed30 <HAL_GetTick>
 8011716:	4602      	mov	r2, r0
 8011718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801171a:	1ad3      	subs	r3, r2, r3
 801171c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801171e:	429a      	cmp	r2, r3
 8011720:	d807      	bhi.n	8011732 <HAL_SPI_TransmitReceive+0x1d8>
 8011722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011728:	d003      	beq.n	8011732 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 801172a:	2303      	movs	r3, #3
 801172c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8011730:	e0a7      	b.n	8011882 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011732:	68fb      	ldr	r3, [r7, #12]
 8011734:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011736:	b29b      	uxth	r3, r3
 8011738:	2b00      	cmp	r3, #0
 801173a:	d1a6      	bne.n	801168a <HAL_SPI_TransmitReceive+0x130>
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011740:	b29b      	uxth	r3, r3
 8011742:	2b00      	cmp	r3, #0
 8011744:	d1a1      	bne.n	801168a <HAL_SPI_TransmitReceive+0x130>
 8011746:	e07c      	b.n	8011842 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	685b      	ldr	r3, [r3, #4]
 801174c:	2b00      	cmp	r3, #0
 801174e:	d002      	beq.n	8011756 <HAL_SPI_TransmitReceive+0x1fc>
 8011750:	8b7b      	ldrh	r3, [r7, #26]
 8011752:	2b01      	cmp	r3, #1
 8011754:	d16b      	bne.n	801182e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	330c      	adds	r3, #12
 8011760:	7812      	ldrb	r2, [r2, #0]
 8011762:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011768:	1c5a      	adds	r2, r3, #1
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801176e:	68fb      	ldr	r3, [r7, #12]
 8011770:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011772:	b29b      	uxth	r3, r3
 8011774:	3b01      	subs	r3, #1
 8011776:	b29a      	uxth	r2, r3
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801177c:	e057      	b.n	801182e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801177e:	68fb      	ldr	r3, [r7, #12]
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	689b      	ldr	r3, [r3, #8]
 8011784:	f003 0302 	and.w	r3, r3, #2
 8011788:	2b02      	cmp	r3, #2
 801178a:	d11c      	bne.n	80117c6 <HAL_SPI_TransmitReceive+0x26c>
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011790:	b29b      	uxth	r3, r3
 8011792:	2b00      	cmp	r3, #0
 8011794:	d017      	beq.n	80117c6 <HAL_SPI_TransmitReceive+0x26c>
 8011796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011798:	2b01      	cmp	r3, #1
 801179a:	d114      	bne.n	80117c6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	681b      	ldr	r3, [r3, #0]
 80117a4:	330c      	adds	r3, #12
 80117a6:	7812      	ldrb	r2, [r2, #0]
 80117a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80117aa:	68fb      	ldr	r3, [r7, #12]
 80117ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80117ae:	1c5a      	adds	r2, r3, #1
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80117b8:	b29b      	uxth	r3, r3
 80117ba:	3b01      	subs	r3, #1
 80117bc:	b29a      	uxth	r2, r3
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80117c2:	2300      	movs	r3, #0
 80117c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	689b      	ldr	r3, [r3, #8]
 80117cc:	f003 0301 	and.w	r3, r3, #1
 80117d0:	2b01      	cmp	r3, #1
 80117d2:	d119      	bne.n	8011808 <HAL_SPI_TransmitReceive+0x2ae>
 80117d4:	68fb      	ldr	r3, [r7, #12]
 80117d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80117d8:	b29b      	uxth	r3, r3
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d014      	beq.n	8011808 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	68da      	ldr	r2, [r3, #12]
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80117e8:	b2d2      	uxtb	r2, r2
 80117ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80117f0:	1c5a      	adds	r2, r3, #1
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80117fa:	b29b      	uxth	r3, r3
 80117fc:	3b01      	subs	r3, #1
 80117fe:	b29a      	uxth	r2, r3
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8011804:	2301      	movs	r3, #1
 8011806:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8011808:	f7fd fa92 	bl	800ed30 <HAL_GetTick>
 801180c:	4602      	mov	r2, r0
 801180e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011810:	1ad3      	subs	r3, r2, r3
 8011812:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011814:	429a      	cmp	r2, r3
 8011816:	d803      	bhi.n	8011820 <HAL_SPI_TransmitReceive+0x2c6>
 8011818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801181a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801181e:	d102      	bne.n	8011826 <HAL_SPI_TransmitReceive+0x2cc>
 8011820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011822:	2b00      	cmp	r3, #0
 8011824:	d103      	bne.n	801182e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8011826:	2303      	movs	r3, #3
 8011828:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 801182c:	e029      	b.n	8011882 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801182e:	68fb      	ldr	r3, [r7, #12]
 8011830:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011832:	b29b      	uxth	r3, r3
 8011834:	2b00      	cmp	r3, #0
 8011836:	d1a2      	bne.n	801177e <HAL_SPI_TransmitReceive+0x224>
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801183c:	b29b      	uxth	r3, r3
 801183e:	2b00      	cmp	r3, #0
 8011840:	d19d      	bne.n	801177e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011844:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011846:	68f8      	ldr	r0, [r7, #12]
 8011848:	f000 f8f8 	bl	8011a3c <SPI_EndRxTxTransaction>
 801184c:	4603      	mov	r3, r0
 801184e:	2b00      	cmp	r3, #0
 8011850:	d006      	beq.n	8011860 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8011852:	2301      	movs	r3, #1
 8011854:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	2220      	movs	r2, #32
 801185c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 801185e:	e010      	b.n	8011882 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011860:	68fb      	ldr	r3, [r7, #12]
 8011862:	689b      	ldr	r3, [r3, #8]
 8011864:	2b00      	cmp	r3, #0
 8011866:	d10b      	bne.n	8011880 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011868:	2300      	movs	r3, #0
 801186a:	617b      	str	r3, [r7, #20]
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	68db      	ldr	r3, [r3, #12]
 8011872:	617b      	str	r3, [r7, #20]
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	689b      	ldr	r3, [r3, #8]
 801187a:	617b      	str	r3, [r7, #20]
 801187c:	697b      	ldr	r3, [r7, #20]
 801187e:	e000      	b.n	8011882 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8011880:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	2201      	movs	r2, #1
 8011886:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	2200      	movs	r2, #0
 801188e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8011892:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8011896:	4618      	mov	r0, r3
 8011898:	3730      	adds	r7, #48	; 0x30
 801189a:	46bd      	mov	sp, r7
 801189c:	bd80      	pop	{r7, pc}

0801189e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801189e:	b580      	push	{r7, lr}
 80118a0:	b084      	sub	sp, #16
 80118a2:	af00      	add	r7, sp, #0
 80118a4:	60f8      	str	r0, [r7, #12]
 80118a6:	60b9      	str	r1, [r7, #8]
 80118a8:	603b      	str	r3, [r7, #0]
 80118aa:	4613      	mov	r3, r2
 80118ac:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80118ae:	e04c      	b.n	801194a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80118b0:	683b      	ldr	r3, [r7, #0]
 80118b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118b6:	d048      	beq.n	801194a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80118b8:	f7fd fa3a 	bl	800ed30 <HAL_GetTick>
 80118bc:	4602      	mov	r2, r0
 80118be:	69bb      	ldr	r3, [r7, #24]
 80118c0:	1ad3      	subs	r3, r2, r3
 80118c2:	683a      	ldr	r2, [r7, #0]
 80118c4:	429a      	cmp	r2, r3
 80118c6:	d902      	bls.n	80118ce <SPI_WaitFlagStateUntilTimeout+0x30>
 80118c8:	683b      	ldr	r3, [r7, #0]
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d13d      	bne.n	801194a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80118ce:	68fb      	ldr	r3, [r7, #12]
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	685a      	ldr	r2, [r3, #4]
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80118dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	685b      	ldr	r3, [r3, #4]
 80118e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80118e6:	d111      	bne.n	801190c <SPI_WaitFlagStateUntilTimeout+0x6e>
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	689b      	ldr	r3, [r3, #8]
 80118ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80118f0:	d004      	beq.n	80118fc <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80118f2:	68fb      	ldr	r3, [r7, #12]
 80118f4:	689b      	ldr	r3, [r3, #8]
 80118f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80118fa:	d107      	bne.n	801190c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	681a      	ldr	r2, [r3, #0]
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801190a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011910:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011914:	d10f      	bne.n	8011936 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	681a      	ldr	r2, [r3, #0]
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	681b      	ldr	r3, [r3, #0]
 8011920:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8011924:	601a      	str	r2, [r3, #0]
 8011926:	68fb      	ldr	r3, [r7, #12]
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	681a      	ldr	r2, [r3, #0]
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011934:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	2201      	movs	r2, #1
 801193a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	2200      	movs	r2, #0
 8011942:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8011946:	2303      	movs	r3, #3
 8011948:	e00f      	b.n	801196a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801194a:	68fb      	ldr	r3, [r7, #12]
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	689a      	ldr	r2, [r3, #8]
 8011950:	68bb      	ldr	r3, [r7, #8]
 8011952:	4013      	ands	r3, r2
 8011954:	68ba      	ldr	r2, [r7, #8]
 8011956:	429a      	cmp	r2, r3
 8011958:	bf0c      	ite	eq
 801195a:	2301      	moveq	r3, #1
 801195c:	2300      	movne	r3, #0
 801195e:	b2db      	uxtb	r3, r3
 8011960:	461a      	mov	r2, r3
 8011962:	79fb      	ldrb	r3, [r7, #7]
 8011964:	429a      	cmp	r2, r3
 8011966:	d1a3      	bne.n	80118b0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8011968:	2300      	movs	r3, #0
}
 801196a:	4618      	mov	r0, r3
 801196c:	3710      	adds	r7, #16
 801196e:	46bd      	mov	sp, r7
 8011970:	bd80      	pop	{r7, pc}

08011972 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8011972:	b580      	push	{r7, lr}
 8011974:	b086      	sub	sp, #24
 8011976:	af02      	add	r7, sp, #8
 8011978:	60f8      	str	r0, [r7, #12]
 801197a:	60b9      	str	r1, [r7, #8]
 801197c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	685b      	ldr	r3, [r3, #4]
 8011982:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011986:	d111      	bne.n	80119ac <SPI_EndRxTransaction+0x3a>
 8011988:	68fb      	ldr	r3, [r7, #12]
 801198a:	689b      	ldr	r3, [r3, #8]
 801198c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011990:	d004      	beq.n	801199c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	689b      	ldr	r3, [r3, #8]
 8011996:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801199a:	d107      	bne.n	80119ac <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	681a      	ldr	r2, [r3, #0]
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80119aa:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	685b      	ldr	r3, [r3, #4]
 80119b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80119b4:	d12a      	bne.n	8011a0c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	689b      	ldr	r3, [r3, #8]
 80119ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80119be:	d012      	beq.n	80119e6 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	9300      	str	r3, [sp, #0]
 80119c4:	68bb      	ldr	r3, [r7, #8]
 80119c6:	2200      	movs	r2, #0
 80119c8:	2180      	movs	r1, #128	; 0x80
 80119ca:	68f8      	ldr	r0, [r7, #12]
 80119cc:	f7ff ff67 	bl	801189e <SPI_WaitFlagStateUntilTimeout>
 80119d0:	4603      	mov	r3, r0
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d02d      	beq.n	8011a32 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80119da:	f043 0220 	orr.w	r2, r3, #32
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80119e2:	2303      	movs	r3, #3
 80119e4:	e026      	b.n	8011a34 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	9300      	str	r3, [sp, #0]
 80119ea:	68bb      	ldr	r3, [r7, #8]
 80119ec:	2200      	movs	r2, #0
 80119ee:	2101      	movs	r1, #1
 80119f0:	68f8      	ldr	r0, [r7, #12]
 80119f2:	f7ff ff54 	bl	801189e <SPI_WaitFlagStateUntilTimeout>
 80119f6:	4603      	mov	r3, r0
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d01a      	beq.n	8011a32 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a00:	f043 0220 	orr.w	r2, r3, #32
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8011a08:	2303      	movs	r3, #3
 8011a0a:	e013      	b.n	8011a34 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	9300      	str	r3, [sp, #0]
 8011a10:	68bb      	ldr	r3, [r7, #8]
 8011a12:	2200      	movs	r2, #0
 8011a14:	2101      	movs	r1, #1
 8011a16:	68f8      	ldr	r0, [r7, #12]
 8011a18:	f7ff ff41 	bl	801189e <SPI_WaitFlagStateUntilTimeout>
 8011a1c:	4603      	mov	r3, r0
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d007      	beq.n	8011a32 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011a22:	68fb      	ldr	r3, [r7, #12]
 8011a24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a26:	f043 0220 	orr.w	r2, r3, #32
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8011a2e:	2303      	movs	r3, #3
 8011a30:	e000      	b.n	8011a34 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8011a32:	2300      	movs	r3, #0
}
 8011a34:	4618      	mov	r0, r3
 8011a36:	3710      	adds	r7, #16
 8011a38:	46bd      	mov	sp, r7
 8011a3a:	bd80      	pop	{r7, pc}

08011a3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8011a3c:	b580      	push	{r7, lr}
 8011a3e:	b088      	sub	sp, #32
 8011a40:	af02      	add	r7, sp, #8
 8011a42:	60f8      	str	r0, [r7, #12]
 8011a44:	60b9      	str	r1, [r7, #8]
 8011a46:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8011a48:	4b1b      	ldr	r3, [pc, #108]	; (8011ab8 <SPI_EndRxTxTransaction+0x7c>)
 8011a4a:	681b      	ldr	r3, [r3, #0]
 8011a4c:	4a1b      	ldr	r2, [pc, #108]	; (8011abc <SPI_EndRxTxTransaction+0x80>)
 8011a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8011a52:	0d5b      	lsrs	r3, r3, #21
 8011a54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011a58:	fb02 f303 	mul.w	r3, r2, r3
 8011a5c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	685b      	ldr	r3, [r3, #4]
 8011a62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011a66:	d112      	bne.n	8011a8e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	9300      	str	r3, [sp, #0]
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	2200      	movs	r2, #0
 8011a70:	2180      	movs	r1, #128	; 0x80
 8011a72:	68f8      	ldr	r0, [r7, #12]
 8011a74:	f7ff ff13 	bl	801189e <SPI_WaitFlagStateUntilTimeout>
 8011a78:	4603      	mov	r3, r0
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d016      	beq.n	8011aac <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a82:	f043 0220 	orr.w	r2, r3, #32
 8011a86:	68fb      	ldr	r3, [r7, #12]
 8011a88:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8011a8a:	2303      	movs	r3, #3
 8011a8c:	e00f      	b.n	8011aae <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8011a8e:	697b      	ldr	r3, [r7, #20]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d00a      	beq.n	8011aaa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8011a94:	697b      	ldr	r3, [r7, #20]
 8011a96:	3b01      	subs	r3, #1
 8011a98:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	689b      	ldr	r3, [r3, #8]
 8011aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011aa4:	2b80      	cmp	r3, #128	; 0x80
 8011aa6:	d0f2      	beq.n	8011a8e <SPI_EndRxTxTransaction+0x52>
 8011aa8:	e000      	b.n	8011aac <SPI_EndRxTxTransaction+0x70>
        break;
 8011aaa:	bf00      	nop
  }

  return HAL_OK;
 8011aac:	2300      	movs	r3, #0
}
 8011aae:	4618      	mov	r0, r3
 8011ab0:	3718      	adds	r7, #24
 8011ab2:	46bd      	mov	sp, r7
 8011ab4:	bd80      	pop	{r7, pc}
 8011ab6:	bf00      	nop
 8011ab8:	20000024 	.word	0x20000024
 8011abc:	165e9f81 	.word	0x165e9f81

08011ac0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b082      	sub	sp, #8
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d101      	bne.n	8011ad2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011ace:	2301      	movs	r3, #1
 8011ad0:	e01d      	b.n	8011b0e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011ad8:	b2db      	uxtb	r3, r3
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d106      	bne.n	8011aec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2200      	movs	r2, #0
 8011ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011ae6:	6878      	ldr	r0, [r7, #4]
 8011ae8:	f7fb f9a0 	bl	800ce2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	2202      	movs	r2, #2
 8011af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	681a      	ldr	r2, [r3, #0]
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	3304      	adds	r3, #4
 8011afc:	4619      	mov	r1, r3
 8011afe:	4610      	mov	r0, r2
 8011b00:	f000 fe96 	bl	8012830 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	2201      	movs	r2, #1
 8011b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8011b0c:	2300      	movs	r3, #0
}
 8011b0e:	4618      	mov	r0, r3
 8011b10:	3708      	adds	r7, #8
 8011b12:	46bd      	mov	sp, r7
 8011b14:	bd80      	pop	{r7, pc}

08011b16 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011b16:	b480      	push	{r7}
 8011b18:	b085      	sub	sp, #20
 8011b1a:	af00      	add	r7, sp, #0
 8011b1c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	68da      	ldr	r2, [r3, #12]
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	f042 0201 	orr.w	r2, r2, #1
 8011b2c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	689b      	ldr	r3, [r3, #8]
 8011b34:	f003 0307 	and.w	r3, r3, #7
 8011b38:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	2b06      	cmp	r3, #6
 8011b3e:	d007      	beq.n	8011b50 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	681a      	ldr	r2, [r3, #0]
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	f042 0201 	orr.w	r2, r2, #1
 8011b4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011b50:	2300      	movs	r3, #0
}
 8011b52:	4618      	mov	r0, r3
 8011b54:	3714      	adds	r7, #20
 8011b56:	46bd      	mov	sp, r7
 8011b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b5c:	4770      	bx	lr

08011b5e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8011b5e:	b480      	push	{r7}
 8011b60:	b083      	sub	sp, #12
 8011b62:	af00      	add	r7, sp, #0
 8011b64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	68da      	ldr	r2, [r3, #12]
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	f022 0201 	bic.w	r2, r2, #1
 8011b74:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	6a1a      	ldr	r2, [r3, #32]
 8011b7c:	f241 1311 	movw	r3, #4369	; 0x1111
 8011b80:	4013      	ands	r3, r2
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d10f      	bne.n	8011ba6 <HAL_TIM_Base_Stop_IT+0x48>
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	6a1a      	ldr	r2, [r3, #32]
 8011b8c:	f240 4344 	movw	r3, #1092	; 0x444
 8011b90:	4013      	ands	r3, r2
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d107      	bne.n	8011ba6 <HAL_TIM_Base_Stop_IT+0x48>
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	681a      	ldr	r2, [r3, #0]
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	f022 0201 	bic.w	r2, r2, #1
 8011ba4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011ba6:	2300      	movs	r3, #0
}
 8011ba8:	4618      	mov	r0, r3
 8011baa:	370c      	adds	r7, #12
 8011bac:	46bd      	mov	sp, r7
 8011bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb2:	4770      	bx	lr

08011bb4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8011bb4:	b580      	push	{r7, lr}
 8011bb6:	b082      	sub	sp, #8
 8011bb8:	af00      	add	r7, sp, #0
 8011bba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d101      	bne.n	8011bc6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8011bc2:	2301      	movs	r3, #1
 8011bc4:	e01d      	b.n	8011c02 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011bcc:	b2db      	uxtb	r3, r3
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d106      	bne.n	8011be0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	2200      	movs	r2, #0
 8011bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8011bda:	6878      	ldr	r0, [r7, #4]
 8011bdc:	f000 f815 	bl	8011c0a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	2202      	movs	r2, #2
 8011be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	681a      	ldr	r2, [r3, #0]
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	3304      	adds	r3, #4
 8011bf0:	4619      	mov	r1, r3
 8011bf2:	4610      	mov	r0, r2
 8011bf4:	f000 fe1c 	bl	8012830 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	2201      	movs	r2, #1
 8011bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8011c00:	2300      	movs	r3, #0
}
 8011c02:	4618      	mov	r0, r3
 8011c04:	3708      	adds	r7, #8
 8011c06:	46bd      	mov	sp, r7
 8011c08:	bd80      	pop	{r7, pc}

08011c0a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8011c0a:	b480      	push	{r7}
 8011c0c:	b083      	sub	sp, #12
 8011c0e:	af00      	add	r7, sp, #0
 8011c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8011c12:	bf00      	nop
 8011c14:	370c      	adds	r7, #12
 8011c16:	46bd      	mov	sp, r7
 8011c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c1c:	4770      	bx	lr
	...

08011c20 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011c20:	b580      	push	{r7, lr}
 8011c22:	b084      	sub	sp, #16
 8011c24:	af00      	add	r7, sp, #0
 8011c26:	6078      	str	r0, [r7, #4]
 8011c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8011c2a:	683b      	ldr	r3, [r7, #0]
 8011c2c:	2b0c      	cmp	r3, #12
 8011c2e:	d841      	bhi.n	8011cb4 <HAL_TIM_OC_Start_IT+0x94>
 8011c30:	a201      	add	r2, pc, #4	; (adr r2, 8011c38 <HAL_TIM_OC_Start_IT+0x18>)
 8011c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c36:	bf00      	nop
 8011c38:	08011c6d 	.word	0x08011c6d
 8011c3c:	08011cb5 	.word	0x08011cb5
 8011c40:	08011cb5 	.word	0x08011cb5
 8011c44:	08011cb5 	.word	0x08011cb5
 8011c48:	08011c7f 	.word	0x08011c7f
 8011c4c:	08011cb5 	.word	0x08011cb5
 8011c50:	08011cb5 	.word	0x08011cb5
 8011c54:	08011cb5 	.word	0x08011cb5
 8011c58:	08011c91 	.word	0x08011c91
 8011c5c:	08011cb5 	.word	0x08011cb5
 8011c60:	08011cb5 	.word	0x08011cb5
 8011c64:	08011cb5 	.word	0x08011cb5
 8011c68:	08011ca3 	.word	0x08011ca3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	68da      	ldr	r2, [r3, #12]
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	f042 0202 	orr.w	r2, r2, #2
 8011c7a:	60da      	str	r2, [r3, #12]
      break;
 8011c7c:	e01b      	b.n	8011cb6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	68da      	ldr	r2, [r3, #12]
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	681b      	ldr	r3, [r3, #0]
 8011c88:	f042 0204 	orr.w	r2, r2, #4
 8011c8c:	60da      	str	r2, [r3, #12]
      break;
 8011c8e:	e012      	b.n	8011cb6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	68da      	ldr	r2, [r3, #12]
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	681b      	ldr	r3, [r3, #0]
 8011c9a:	f042 0208 	orr.w	r2, r2, #8
 8011c9e:	60da      	str	r2, [r3, #12]
      break;
 8011ca0:	e009      	b.n	8011cb6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	68da      	ldr	r2, [r3, #12]
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	681b      	ldr	r3, [r3, #0]
 8011cac:	f042 0210 	orr.w	r2, r2, #16
 8011cb0:	60da      	str	r2, [r3, #12]
      break;
 8011cb2:	e000      	b.n	8011cb6 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8011cb4:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	681b      	ldr	r3, [r3, #0]
 8011cba:	2201      	movs	r2, #1
 8011cbc:	6839      	ldr	r1, [r7, #0]
 8011cbe:	4618      	mov	r0, r3
 8011cc0:	f001 f8a0 	bl	8012e04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	4a15      	ldr	r2, [pc, #84]	; (8011d20 <HAL_TIM_OC_Start_IT+0x100>)
 8011cca:	4293      	cmp	r3, r2
 8011ccc:	d004      	beq.n	8011cd8 <HAL_TIM_OC_Start_IT+0xb8>
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	4a14      	ldr	r2, [pc, #80]	; (8011d24 <HAL_TIM_OC_Start_IT+0x104>)
 8011cd4:	4293      	cmp	r3, r2
 8011cd6:	d101      	bne.n	8011cdc <HAL_TIM_OC_Start_IT+0xbc>
 8011cd8:	2301      	movs	r3, #1
 8011cda:	e000      	b.n	8011cde <HAL_TIM_OC_Start_IT+0xbe>
 8011cdc:	2300      	movs	r3, #0
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d007      	beq.n	8011cf2 <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8011cf0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	689b      	ldr	r3, [r3, #8]
 8011cf8:	f003 0307 	and.w	r3, r3, #7
 8011cfc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011cfe:	68fb      	ldr	r3, [r7, #12]
 8011d00:	2b06      	cmp	r3, #6
 8011d02:	d007      	beq.n	8011d14 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	681a      	ldr	r2, [r3, #0]
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	f042 0201 	orr.w	r2, r2, #1
 8011d12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011d14:	2300      	movs	r3, #0
}
 8011d16:	4618      	mov	r0, r3
 8011d18:	3710      	adds	r7, #16
 8011d1a:	46bd      	mov	sp, r7
 8011d1c:	bd80      	pop	{r7, pc}
 8011d1e:	bf00      	nop
 8011d20:	40010000 	.word	0x40010000
 8011d24:	40010400 	.word	0x40010400

08011d28 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011d28:	b580      	push	{r7, lr}
 8011d2a:	b082      	sub	sp, #8
 8011d2c:	af00      	add	r7, sp, #0
 8011d2e:	6078      	str	r0, [r7, #4]
 8011d30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8011d32:	683b      	ldr	r3, [r7, #0]
 8011d34:	2b0c      	cmp	r3, #12
 8011d36:	d841      	bhi.n	8011dbc <HAL_TIM_OC_Stop_IT+0x94>
 8011d38:	a201      	add	r2, pc, #4	; (adr r2, 8011d40 <HAL_TIM_OC_Stop_IT+0x18>)
 8011d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d3e:	bf00      	nop
 8011d40:	08011d75 	.word	0x08011d75
 8011d44:	08011dbd 	.word	0x08011dbd
 8011d48:	08011dbd 	.word	0x08011dbd
 8011d4c:	08011dbd 	.word	0x08011dbd
 8011d50:	08011d87 	.word	0x08011d87
 8011d54:	08011dbd 	.word	0x08011dbd
 8011d58:	08011dbd 	.word	0x08011dbd
 8011d5c:	08011dbd 	.word	0x08011dbd
 8011d60:	08011d99 	.word	0x08011d99
 8011d64:	08011dbd 	.word	0x08011dbd
 8011d68:	08011dbd 	.word	0x08011dbd
 8011d6c:	08011dbd 	.word	0x08011dbd
 8011d70:	08011dab 	.word	0x08011dab
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	681b      	ldr	r3, [r3, #0]
 8011d78:	68da      	ldr	r2, [r3, #12]
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	f022 0202 	bic.w	r2, r2, #2
 8011d82:	60da      	str	r2, [r3, #12]
      break;
 8011d84:	e01b      	b.n	8011dbe <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	68da      	ldr	r2, [r3, #12]
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	f022 0204 	bic.w	r2, r2, #4
 8011d94:	60da      	str	r2, [r3, #12]
      break;
 8011d96:	e012      	b.n	8011dbe <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	68da      	ldr	r2, [r3, #12]
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	f022 0208 	bic.w	r2, r2, #8
 8011da6:	60da      	str	r2, [r3, #12]
      break;
 8011da8:	e009      	b.n	8011dbe <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	68da      	ldr	r2, [r3, #12]
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	f022 0210 	bic.w	r2, r2, #16
 8011db8:	60da      	str	r2, [r3, #12]
      break;
 8011dba:	e000      	b.n	8011dbe <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8011dbc:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	2200      	movs	r2, #0
 8011dc4:	6839      	ldr	r1, [r7, #0]
 8011dc6:	4618      	mov	r0, r3
 8011dc8:	f001 f81c 	bl	8012e04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	4a20      	ldr	r2, [pc, #128]	; (8011e54 <HAL_TIM_OC_Stop_IT+0x12c>)
 8011dd2:	4293      	cmp	r3, r2
 8011dd4:	d004      	beq.n	8011de0 <HAL_TIM_OC_Stop_IT+0xb8>
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	4a1f      	ldr	r2, [pc, #124]	; (8011e58 <HAL_TIM_OC_Stop_IT+0x130>)
 8011ddc:	4293      	cmp	r3, r2
 8011dde:	d101      	bne.n	8011de4 <HAL_TIM_OC_Stop_IT+0xbc>
 8011de0:	2301      	movs	r3, #1
 8011de2:	e000      	b.n	8011de6 <HAL_TIM_OC_Stop_IT+0xbe>
 8011de4:	2300      	movs	r3, #0
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d017      	beq.n	8011e1a <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	6a1a      	ldr	r2, [r3, #32]
 8011df0:	f241 1311 	movw	r3, #4369	; 0x1111
 8011df4:	4013      	ands	r3, r2
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d10f      	bne.n	8011e1a <HAL_TIM_OC_Stop_IT+0xf2>
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	681b      	ldr	r3, [r3, #0]
 8011dfe:	6a1a      	ldr	r2, [r3, #32]
 8011e00:	f240 4344 	movw	r3, #1092	; 0x444
 8011e04:	4013      	ands	r3, r2
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d107      	bne.n	8011e1a <HAL_TIM_OC_Stop_IT+0xf2>
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011e18:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	6a1a      	ldr	r2, [r3, #32]
 8011e20:	f241 1311 	movw	r3, #4369	; 0x1111
 8011e24:	4013      	ands	r3, r2
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d10f      	bne.n	8011e4a <HAL_TIM_OC_Stop_IT+0x122>
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	6a1a      	ldr	r2, [r3, #32]
 8011e30:	f240 4344 	movw	r3, #1092	; 0x444
 8011e34:	4013      	ands	r3, r2
 8011e36:	2b00      	cmp	r3, #0
 8011e38:	d107      	bne.n	8011e4a <HAL_TIM_OC_Stop_IT+0x122>
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	681b      	ldr	r3, [r3, #0]
 8011e3e:	681a      	ldr	r2, [r3, #0]
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	f022 0201 	bic.w	r2, r2, #1
 8011e48:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011e4a:	2300      	movs	r3, #0
}
 8011e4c:	4618      	mov	r0, r3
 8011e4e:	3708      	adds	r7, #8
 8011e50:	46bd      	mov	sp, r7
 8011e52:	bd80      	pop	{r7, pc}
 8011e54:	40010000 	.word	0x40010000
 8011e58:	40010400 	.word	0x40010400

08011e5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011e5c:	b580      	push	{r7, lr}
 8011e5e:	b082      	sub	sp, #8
 8011e60:	af00      	add	r7, sp, #0
 8011e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d101      	bne.n	8011e6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8011e6a:	2301      	movs	r3, #1
 8011e6c:	e01d      	b.n	8011eaa <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011e74:	b2db      	uxtb	r3, r3
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d106      	bne.n	8011e88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	2200      	movs	r2, #0
 8011e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011e82:	6878      	ldr	r0, [r7, #4]
 8011e84:	f000 f815 	bl	8011eb2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	2202      	movs	r2, #2
 8011e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	681a      	ldr	r2, [r3, #0]
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	3304      	adds	r3, #4
 8011e98:	4619      	mov	r1, r3
 8011e9a:	4610      	mov	r0, r2
 8011e9c:	f000 fcc8 	bl	8012830 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	2201      	movs	r2, #1
 8011ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8011ea8:	2300      	movs	r3, #0
}
 8011eaa:	4618      	mov	r0, r3
 8011eac:	3708      	adds	r7, #8
 8011eae:	46bd      	mov	sp, r7
 8011eb0:	bd80      	pop	{r7, pc}

08011eb2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8011eb2:	b480      	push	{r7}
 8011eb4:	b083      	sub	sp, #12
 8011eb6:	af00      	add	r7, sp, #0
 8011eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8011eba:	bf00      	nop
 8011ebc:	370c      	adds	r7, #12
 8011ebe:	46bd      	mov	sp, r7
 8011ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ec4:	4770      	bx	lr
	...

08011ec8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011ec8:	b580      	push	{r7, lr}
 8011eca:	b084      	sub	sp, #16
 8011ecc:	af00      	add	r7, sp, #0
 8011ece:	6078      	str	r0, [r7, #4]
 8011ed0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	2201      	movs	r2, #1
 8011ed8:	6839      	ldr	r1, [r7, #0]
 8011eda:	4618      	mov	r0, r3
 8011edc:	f000 ff92 	bl	8012e04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	4a15      	ldr	r2, [pc, #84]	; (8011f3c <HAL_TIM_PWM_Start+0x74>)
 8011ee6:	4293      	cmp	r3, r2
 8011ee8:	d004      	beq.n	8011ef4 <HAL_TIM_PWM_Start+0x2c>
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	4a14      	ldr	r2, [pc, #80]	; (8011f40 <HAL_TIM_PWM_Start+0x78>)
 8011ef0:	4293      	cmp	r3, r2
 8011ef2:	d101      	bne.n	8011ef8 <HAL_TIM_PWM_Start+0x30>
 8011ef4:	2301      	movs	r3, #1
 8011ef6:	e000      	b.n	8011efa <HAL_TIM_PWM_Start+0x32>
 8011ef8:	2300      	movs	r3, #0
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d007      	beq.n	8011f0e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8011f0c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	689b      	ldr	r3, [r3, #8]
 8011f14:	f003 0307 	and.w	r3, r3, #7
 8011f18:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	2b06      	cmp	r3, #6
 8011f1e:	d007      	beq.n	8011f30 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	681a      	ldr	r2, [r3, #0]
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	681b      	ldr	r3, [r3, #0]
 8011f2a:	f042 0201 	orr.w	r2, r2, #1
 8011f2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011f30:	2300      	movs	r3, #0
}
 8011f32:	4618      	mov	r0, r3
 8011f34:	3710      	adds	r7, #16
 8011f36:	46bd      	mov	sp, r7
 8011f38:	bd80      	pop	{r7, pc}
 8011f3a:	bf00      	nop
 8011f3c:	40010000 	.word	0x40010000
 8011f40:	40010400 	.word	0x40010400

08011f44 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011f44:	b580      	push	{r7, lr}
 8011f46:	b082      	sub	sp, #8
 8011f48:	af00      	add	r7, sp, #0
 8011f4a:	6078      	str	r0, [r7, #4]
 8011f4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	2200      	movs	r2, #0
 8011f54:	6839      	ldr	r1, [r7, #0]
 8011f56:	4618      	mov	r0, r3
 8011f58:	f000 ff54 	bl	8012e04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	4a22      	ldr	r2, [pc, #136]	; (8011fec <HAL_TIM_PWM_Stop+0xa8>)
 8011f62:	4293      	cmp	r3, r2
 8011f64:	d004      	beq.n	8011f70 <HAL_TIM_PWM_Stop+0x2c>
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	4a21      	ldr	r2, [pc, #132]	; (8011ff0 <HAL_TIM_PWM_Stop+0xac>)
 8011f6c:	4293      	cmp	r3, r2
 8011f6e:	d101      	bne.n	8011f74 <HAL_TIM_PWM_Stop+0x30>
 8011f70:	2301      	movs	r3, #1
 8011f72:	e000      	b.n	8011f76 <HAL_TIM_PWM_Stop+0x32>
 8011f74:	2300      	movs	r3, #0
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d017      	beq.n	8011faa <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	6a1a      	ldr	r2, [r3, #32]
 8011f80:	f241 1311 	movw	r3, #4369	; 0x1111
 8011f84:	4013      	ands	r3, r2
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d10f      	bne.n	8011faa <HAL_TIM_PWM_Stop+0x66>
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	6a1a      	ldr	r2, [r3, #32]
 8011f90:	f240 4344 	movw	r3, #1092	; 0x444
 8011f94:	4013      	ands	r3, r2
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d107      	bne.n	8011faa <HAL_TIM_PWM_Stop+0x66>
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011fa8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	6a1a      	ldr	r2, [r3, #32]
 8011fb0:	f241 1311 	movw	r3, #4369	; 0x1111
 8011fb4:	4013      	ands	r3, r2
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d10f      	bne.n	8011fda <HAL_TIM_PWM_Stop+0x96>
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	681b      	ldr	r3, [r3, #0]
 8011fbe:	6a1a      	ldr	r2, [r3, #32]
 8011fc0:	f240 4344 	movw	r3, #1092	; 0x444
 8011fc4:	4013      	ands	r3, r2
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d107      	bne.n	8011fda <HAL_TIM_PWM_Stop+0x96>
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	681a      	ldr	r2, [r3, #0]
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	f022 0201 	bic.w	r2, r2, #1
 8011fd8:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	2201      	movs	r2, #1
 8011fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8011fe2:	2300      	movs	r3, #0
}
 8011fe4:	4618      	mov	r0, r3
 8011fe6:	3708      	adds	r7, #8
 8011fe8:	46bd      	mov	sp, r7
 8011fea:	bd80      	pop	{r7, pc}
 8011fec:	40010000 	.word	0x40010000
 8011ff0:	40010400 	.word	0x40010400

08011ff4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b086      	sub	sp, #24
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	6078      	str	r0, [r7, #4]
 8011ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	2b00      	cmp	r3, #0
 8012002:	d101      	bne.n	8012008 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8012004:	2301      	movs	r3, #1
 8012006:	e083      	b.n	8012110 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801200e:	b2db      	uxtb	r3, r3
 8012010:	2b00      	cmp	r3, #0
 8012012:	d106      	bne.n	8012022 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	2200      	movs	r2, #0
 8012018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 801201c:	6878      	ldr	r0, [r7, #4]
 801201e:	f7fa ff75 	bl	800cf0c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	2202      	movs	r2, #2
 8012026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	689b      	ldr	r3, [r3, #8]
 8012030:	687a      	ldr	r2, [r7, #4]
 8012032:	6812      	ldr	r2, [r2, #0]
 8012034:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8012038:	f023 0307 	bic.w	r3, r3, #7
 801203c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	681a      	ldr	r2, [r3, #0]
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	3304      	adds	r3, #4
 8012046:	4619      	mov	r1, r3
 8012048:	4610      	mov	r0, r2
 801204a:	f000 fbf1 	bl	8012830 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	681b      	ldr	r3, [r3, #0]
 8012052:	689b      	ldr	r3, [r3, #8]
 8012054:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	681b      	ldr	r3, [r3, #0]
 801205a:	699b      	ldr	r3, [r3, #24]
 801205c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	6a1b      	ldr	r3, [r3, #32]
 8012064:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8012066:	683b      	ldr	r3, [r7, #0]
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	697a      	ldr	r2, [r7, #20]
 801206c:	4313      	orrs	r3, r2
 801206e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8012070:	693b      	ldr	r3, [r7, #16]
 8012072:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012076:	f023 0303 	bic.w	r3, r3, #3
 801207a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 801207c:	683b      	ldr	r3, [r7, #0]
 801207e:	689a      	ldr	r2, [r3, #8]
 8012080:	683b      	ldr	r3, [r7, #0]
 8012082:	699b      	ldr	r3, [r3, #24]
 8012084:	021b      	lsls	r3, r3, #8
 8012086:	4313      	orrs	r3, r2
 8012088:	693a      	ldr	r2, [r7, #16]
 801208a:	4313      	orrs	r3, r2
 801208c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 801208e:	693b      	ldr	r3, [r7, #16]
 8012090:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8012094:	f023 030c 	bic.w	r3, r3, #12
 8012098:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 801209a:	693b      	ldr	r3, [r7, #16]
 801209c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80120a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80120a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80120a6:	683b      	ldr	r3, [r7, #0]
 80120a8:	68da      	ldr	r2, [r3, #12]
 80120aa:	683b      	ldr	r3, [r7, #0]
 80120ac:	69db      	ldr	r3, [r3, #28]
 80120ae:	021b      	lsls	r3, r3, #8
 80120b0:	4313      	orrs	r3, r2
 80120b2:	693a      	ldr	r2, [r7, #16]
 80120b4:	4313      	orrs	r3, r2
 80120b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80120b8:	683b      	ldr	r3, [r7, #0]
 80120ba:	691b      	ldr	r3, [r3, #16]
 80120bc:	011a      	lsls	r2, r3, #4
 80120be:	683b      	ldr	r3, [r7, #0]
 80120c0:	6a1b      	ldr	r3, [r3, #32]
 80120c2:	031b      	lsls	r3, r3, #12
 80120c4:	4313      	orrs	r3, r2
 80120c6:	693a      	ldr	r2, [r7, #16]
 80120c8:	4313      	orrs	r3, r2
 80120ca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80120cc:	68fb      	ldr	r3, [r7, #12]
 80120ce:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80120d2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80120d4:	68fb      	ldr	r3, [r7, #12]
 80120d6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80120da:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80120dc:	683b      	ldr	r3, [r7, #0]
 80120de:	685a      	ldr	r2, [r3, #4]
 80120e0:	683b      	ldr	r3, [r7, #0]
 80120e2:	695b      	ldr	r3, [r3, #20]
 80120e4:	011b      	lsls	r3, r3, #4
 80120e6:	4313      	orrs	r3, r2
 80120e8:	68fa      	ldr	r2, [r7, #12]
 80120ea:	4313      	orrs	r3, r2
 80120ec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	697a      	ldr	r2, [r7, #20]
 80120f4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	693a      	ldr	r2, [r7, #16]
 80120fc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	68fa      	ldr	r2, [r7, #12]
 8012104:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	2201      	movs	r2, #1
 801210a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801210e:	2300      	movs	r3, #0
}
 8012110:	4618      	mov	r0, r3
 8012112:	3718      	adds	r7, #24
 8012114:	46bd      	mov	sp, r7
 8012116:	bd80      	pop	{r7, pc}

08012118 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012118:	b580      	push	{r7, lr}
 801211a:	b082      	sub	sp, #8
 801211c:	af00      	add	r7, sp, #0
 801211e:	6078      	str	r0, [r7, #4]
 8012120:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8012122:	683b      	ldr	r3, [r7, #0]
 8012124:	2b00      	cmp	r3, #0
 8012126:	d002      	beq.n	801212e <HAL_TIM_Encoder_Start+0x16>
 8012128:	2b04      	cmp	r3, #4
 801212a:	d008      	beq.n	801213e <HAL_TIM_Encoder_Start+0x26>
 801212c:	e00f      	b.n	801214e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	2201      	movs	r2, #1
 8012134:	2100      	movs	r1, #0
 8012136:	4618      	mov	r0, r3
 8012138:	f000 fe64 	bl	8012e04 <TIM_CCxChannelCmd>
      break;
 801213c:	e016      	b.n	801216c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	2201      	movs	r2, #1
 8012144:	2104      	movs	r1, #4
 8012146:	4618      	mov	r0, r3
 8012148:	f000 fe5c 	bl	8012e04 <TIM_CCxChannelCmd>
      break;
 801214c:	e00e      	b.n	801216c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	2201      	movs	r2, #1
 8012154:	2100      	movs	r1, #0
 8012156:	4618      	mov	r0, r3
 8012158:	f000 fe54 	bl	8012e04 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	2201      	movs	r2, #1
 8012162:	2104      	movs	r1, #4
 8012164:	4618      	mov	r0, r3
 8012166:	f000 fe4d 	bl	8012e04 <TIM_CCxChannelCmd>
      break;
 801216a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	681a      	ldr	r2, [r3, #0]
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	681b      	ldr	r3, [r3, #0]
 8012176:	f042 0201 	orr.w	r2, r2, #1
 801217a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 801217c:	2300      	movs	r3, #0
}
 801217e:	4618      	mov	r0, r3
 8012180:	3708      	adds	r7, #8
 8012182:	46bd      	mov	sp, r7
 8012184:	bd80      	pop	{r7, pc}

08012186 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012186:	b580      	push	{r7, lr}
 8012188:	b082      	sub	sp, #8
 801218a:	af00      	add	r7, sp, #0
 801218c:	6078      	str	r0, [r7, #4]
 801218e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8012190:	683b      	ldr	r3, [r7, #0]
 8012192:	2b00      	cmp	r3, #0
 8012194:	d002      	beq.n	801219c <HAL_TIM_Encoder_Stop+0x16>
 8012196:	2b04      	cmp	r3, #4
 8012198:	d008      	beq.n	80121ac <HAL_TIM_Encoder_Stop+0x26>
 801219a:	e00f      	b.n	80121bc <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	2200      	movs	r2, #0
 80121a2:	2100      	movs	r1, #0
 80121a4:	4618      	mov	r0, r3
 80121a6:	f000 fe2d 	bl	8012e04 <TIM_CCxChannelCmd>
      break;
 80121aa:	e016      	b.n	80121da <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	2200      	movs	r2, #0
 80121b2:	2104      	movs	r1, #4
 80121b4:	4618      	mov	r0, r3
 80121b6:	f000 fe25 	bl	8012e04 <TIM_CCxChannelCmd>
      break;
 80121ba:	e00e      	b.n	80121da <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	2200      	movs	r2, #0
 80121c2:	2100      	movs	r1, #0
 80121c4:	4618      	mov	r0, r3
 80121c6:	f000 fe1d 	bl	8012e04 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	681b      	ldr	r3, [r3, #0]
 80121ce:	2200      	movs	r2, #0
 80121d0:	2104      	movs	r1, #4
 80121d2:	4618      	mov	r0, r3
 80121d4:	f000 fe16 	bl	8012e04 <TIM_CCxChannelCmd>
      break;
 80121d8:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	6a1a      	ldr	r2, [r3, #32]
 80121e0:	f241 1311 	movw	r3, #4369	; 0x1111
 80121e4:	4013      	ands	r3, r2
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d10f      	bne.n	801220a <HAL_TIM_Encoder_Stop+0x84>
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	681b      	ldr	r3, [r3, #0]
 80121ee:	6a1a      	ldr	r2, [r3, #32]
 80121f0:	f240 4344 	movw	r3, #1092	; 0x444
 80121f4:	4013      	ands	r3, r2
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d107      	bne.n	801220a <HAL_TIM_Encoder_Stop+0x84>
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	681a      	ldr	r2, [r3, #0]
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	681b      	ldr	r3, [r3, #0]
 8012204:	f022 0201 	bic.w	r2, r2, #1
 8012208:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 801220a:	2300      	movs	r3, #0
}
 801220c:	4618      	mov	r0, r3
 801220e:	3708      	adds	r7, #8
 8012210:	46bd      	mov	sp, r7
 8012212:	bd80      	pop	{r7, pc}

08012214 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012214:	b580      	push	{r7, lr}
 8012216:	b082      	sub	sp, #8
 8012218:	af00      	add	r7, sp, #0
 801221a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	691b      	ldr	r3, [r3, #16]
 8012222:	f003 0302 	and.w	r3, r3, #2
 8012226:	2b02      	cmp	r3, #2
 8012228:	d122      	bne.n	8012270 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	68db      	ldr	r3, [r3, #12]
 8012230:	f003 0302 	and.w	r3, r3, #2
 8012234:	2b02      	cmp	r3, #2
 8012236:	d11b      	bne.n	8012270 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	f06f 0202 	mvn.w	r2, #2
 8012240:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	2201      	movs	r2, #1
 8012246:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	699b      	ldr	r3, [r3, #24]
 801224e:	f003 0303 	and.w	r3, r3, #3
 8012252:	2b00      	cmp	r3, #0
 8012254:	d003      	beq.n	801225e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f000 facb 	bl	80127f2 <HAL_TIM_IC_CaptureCallback>
 801225c:	e005      	b.n	801226a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801225e:	6878      	ldr	r0, [r7, #4]
 8012260:	f000 fabd 	bl	80127de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012264:	6878      	ldr	r0, [r7, #4]
 8012266:	f000 face 	bl	8012806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	2200      	movs	r2, #0
 801226e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	691b      	ldr	r3, [r3, #16]
 8012276:	f003 0304 	and.w	r3, r3, #4
 801227a:	2b04      	cmp	r3, #4
 801227c:	d122      	bne.n	80122c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	68db      	ldr	r3, [r3, #12]
 8012284:	f003 0304 	and.w	r3, r3, #4
 8012288:	2b04      	cmp	r3, #4
 801228a:	d11b      	bne.n	80122c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	f06f 0204 	mvn.w	r2, #4
 8012294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	2202      	movs	r2, #2
 801229a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	681b      	ldr	r3, [r3, #0]
 80122a0:	699b      	ldr	r3, [r3, #24]
 80122a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d003      	beq.n	80122b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80122aa:	6878      	ldr	r0, [r7, #4]
 80122ac:	f000 faa1 	bl	80127f2 <HAL_TIM_IC_CaptureCallback>
 80122b0:	e005      	b.n	80122be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80122b2:	6878      	ldr	r0, [r7, #4]
 80122b4:	f000 fa93 	bl	80127de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80122b8:	6878      	ldr	r0, [r7, #4]
 80122ba:	f000 faa4 	bl	8012806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	2200      	movs	r2, #0
 80122c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	691b      	ldr	r3, [r3, #16]
 80122ca:	f003 0308 	and.w	r3, r3, #8
 80122ce:	2b08      	cmp	r3, #8
 80122d0:	d122      	bne.n	8012318 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	68db      	ldr	r3, [r3, #12]
 80122d8:	f003 0308 	and.w	r3, r3, #8
 80122dc:	2b08      	cmp	r3, #8
 80122de:	d11b      	bne.n	8012318 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	681b      	ldr	r3, [r3, #0]
 80122e4:	f06f 0208 	mvn.w	r2, #8
 80122e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	2204      	movs	r2, #4
 80122ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	69db      	ldr	r3, [r3, #28]
 80122f6:	f003 0303 	and.w	r3, r3, #3
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d003      	beq.n	8012306 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80122fe:	6878      	ldr	r0, [r7, #4]
 8012300:	f000 fa77 	bl	80127f2 <HAL_TIM_IC_CaptureCallback>
 8012304:	e005      	b.n	8012312 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012306:	6878      	ldr	r0, [r7, #4]
 8012308:	f000 fa69 	bl	80127de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801230c:	6878      	ldr	r0, [r7, #4]
 801230e:	f000 fa7a 	bl	8012806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	2200      	movs	r2, #0
 8012316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	681b      	ldr	r3, [r3, #0]
 801231c:	691b      	ldr	r3, [r3, #16]
 801231e:	f003 0310 	and.w	r3, r3, #16
 8012322:	2b10      	cmp	r3, #16
 8012324:	d122      	bne.n	801236c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	68db      	ldr	r3, [r3, #12]
 801232c:	f003 0310 	and.w	r3, r3, #16
 8012330:	2b10      	cmp	r3, #16
 8012332:	d11b      	bne.n	801236c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	f06f 0210 	mvn.w	r2, #16
 801233c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	2208      	movs	r2, #8
 8012342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	69db      	ldr	r3, [r3, #28]
 801234a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801234e:	2b00      	cmp	r3, #0
 8012350:	d003      	beq.n	801235a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012352:	6878      	ldr	r0, [r7, #4]
 8012354:	f000 fa4d 	bl	80127f2 <HAL_TIM_IC_CaptureCallback>
 8012358:	e005      	b.n	8012366 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801235a:	6878      	ldr	r0, [r7, #4]
 801235c:	f000 fa3f 	bl	80127de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012360:	6878      	ldr	r0, [r7, #4]
 8012362:	f000 fa50 	bl	8012806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	2200      	movs	r2, #0
 801236a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	691b      	ldr	r3, [r3, #16]
 8012372:	f003 0301 	and.w	r3, r3, #1
 8012376:	2b01      	cmp	r3, #1
 8012378:	d10e      	bne.n	8012398 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	681b      	ldr	r3, [r3, #0]
 801237e:	68db      	ldr	r3, [r3, #12]
 8012380:	f003 0301 	and.w	r3, r3, #1
 8012384:	2b01      	cmp	r3, #1
 8012386:	d107      	bne.n	8012398 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	f06f 0201 	mvn.w	r2, #1
 8012390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012392:	6878      	ldr	r0, [r7, #4]
 8012394:	f7f7 ffa2 	bl	800a2dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	691b      	ldr	r3, [r3, #16]
 801239e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80123a2:	2b80      	cmp	r3, #128	; 0x80
 80123a4:	d10e      	bne.n	80123c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	681b      	ldr	r3, [r3, #0]
 80123aa:	68db      	ldr	r3, [r3, #12]
 80123ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80123b0:	2b80      	cmp	r3, #128	; 0x80
 80123b2:	d107      	bne.n	80123c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	681b      	ldr	r3, [r3, #0]
 80123b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80123bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80123be:	6878      	ldr	r0, [r7, #4]
 80123c0:	f000 fee8 	bl	8013194 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	691b      	ldr	r3, [r3, #16]
 80123ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80123ce:	2b40      	cmp	r3, #64	; 0x40
 80123d0:	d10e      	bne.n	80123f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	68db      	ldr	r3, [r3, #12]
 80123d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80123dc:	2b40      	cmp	r3, #64	; 0x40
 80123de:	d107      	bne.n	80123f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80123e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80123ea:	6878      	ldr	r0, [r7, #4]
 80123ec:	f000 fa15 	bl	801281a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	691b      	ldr	r3, [r3, #16]
 80123f6:	f003 0320 	and.w	r3, r3, #32
 80123fa:	2b20      	cmp	r3, #32
 80123fc:	d10e      	bne.n	801241c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	68db      	ldr	r3, [r3, #12]
 8012404:	f003 0320 	and.w	r3, r3, #32
 8012408:	2b20      	cmp	r3, #32
 801240a:	d107      	bne.n	801241c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	f06f 0220 	mvn.w	r2, #32
 8012414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012416:	6878      	ldr	r0, [r7, #4]
 8012418:	f000 feb2 	bl	8013180 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801241c:	bf00      	nop
 801241e:	3708      	adds	r7, #8
 8012420:	46bd      	mov	sp, r7
 8012422:	bd80      	pop	{r7, pc}

08012424 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8012424:	b580      	push	{r7, lr}
 8012426:	b084      	sub	sp, #16
 8012428:	af00      	add	r7, sp, #0
 801242a:	60f8      	str	r0, [r7, #12]
 801242c:	60b9      	str	r1, [r7, #8]
 801242e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012430:	68fb      	ldr	r3, [r7, #12]
 8012432:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012436:	2b01      	cmp	r3, #1
 8012438:	d101      	bne.n	801243e <HAL_TIM_OC_ConfigChannel+0x1a>
 801243a:	2302      	movs	r3, #2
 801243c:	e04e      	b.n	80124dc <HAL_TIM_OC_ConfigChannel+0xb8>
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	2201      	movs	r2, #1
 8012442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012446:	68fb      	ldr	r3, [r7, #12]
 8012448:	2202      	movs	r2, #2
 801244a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	2b0c      	cmp	r3, #12
 8012452:	d839      	bhi.n	80124c8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8012454:	a201      	add	r2, pc, #4	; (adr r2, 801245c <HAL_TIM_OC_ConfigChannel+0x38>)
 8012456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801245a:	bf00      	nop
 801245c:	08012491 	.word	0x08012491
 8012460:	080124c9 	.word	0x080124c9
 8012464:	080124c9 	.word	0x080124c9
 8012468:	080124c9 	.word	0x080124c9
 801246c:	0801249f 	.word	0x0801249f
 8012470:	080124c9 	.word	0x080124c9
 8012474:	080124c9 	.word	0x080124c9
 8012478:	080124c9 	.word	0x080124c9
 801247c:	080124ad 	.word	0x080124ad
 8012480:	080124c9 	.word	0x080124c9
 8012484:	080124c9 	.word	0x080124c9
 8012488:	080124c9 	.word	0x080124c9
 801248c:	080124bb 	.word	0x080124bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	68b9      	ldr	r1, [r7, #8]
 8012496:	4618      	mov	r0, r3
 8012498:	f000 fa6a 	bl	8012970 <TIM_OC1_SetConfig>
      break;
 801249c:	e015      	b.n	80124ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	68b9      	ldr	r1, [r7, #8]
 80124a4:	4618      	mov	r0, r3
 80124a6:	f000 fad3 	bl	8012a50 <TIM_OC2_SetConfig>
      break;
 80124aa:	e00e      	b.n	80124ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	68b9      	ldr	r1, [r7, #8]
 80124b2:	4618      	mov	r0, r3
 80124b4:	f000 fb42 	bl	8012b3c <TIM_OC3_SetConfig>
      break;
 80124b8:	e007      	b.n	80124ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80124ba:	68fb      	ldr	r3, [r7, #12]
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	68b9      	ldr	r1, [r7, #8]
 80124c0:	4618      	mov	r0, r3
 80124c2:	f000 fbaf 	bl	8012c24 <TIM_OC4_SetConfig>
      break;
 80124c6:	e000      	b.n	80124ca <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80124c8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	2201      	movs	r2, #1
 80124ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	2200      	movs	r2, #0
 80124d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80124da:	2300      	movs	r3, #0
}
 80124dc:	4618      	mov	r0, r3
 80124de:	3710      	adds	r7, #16
 80124e0:	46bd      	mov	sp, r7
 80124e2:	bd80      	pop	{r7, pc}

080124e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80124e4:	b580      	push	{r7, lr}
 80124e6:	b084      	sub	sp, #16
 80124e8:	af00      	add	r7, sp, #0
 80124ea:	60f8      	str	r0, [r7, #12]
 80124ec:	60b9      	str	r1, [r7, #8]
 80124ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80124f0:	68fb      	ldr	r3, [r7, #12]
 80124f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80124f6:	2b01      	cmp	r3, #1
 80124f8:	d101      	bne.n	80124fe <HAL_TIM_PWM_ConfigChannel+0x1a>
 80124fa:	2302      	movs	r3, #2
 80124fc:	e0b4      	b.n	8012668 <HAL_TIM_PWM_ConfigChannel+0x184>
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	2201      	movs	r2, #1
 8012502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012506:	68fb      	ldr	r3, [r7, #12]
 8012508:	2202      	movs	r2, #2
 801250a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	2b0c      	cmp	r3, #12
 8012512:	f200 809f 	bhi.w	8012654 <HAL_TIM_PWM_ConfigChannel+0x170>
 8012516:	a201      	add	r2, pc, #4	; (adr r2, 801251c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8012518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801251c:	08012551 	.word	0x08012551
 8012520:	08012655 	.word	0x08012655
 8012524:	08012655 	.word	0x08012655
 8012528:	08012655 	.word	0x08012655
 801252c:	08012591 	.word	0x08012591
 8012530:	08012655 	.word	0x08012655
 8012534:	08012655 	.word	0x08012655
 8012538:	08012655 	.word	0x08012655
 801253c:	080125d3 	.word	0x080125d3
 8012540:	08012655 	.word	0x08012655
 8012544:	08012655 	.word	0x08012655
 8012548:	08012655 	.word	0x08012655
 801254c:	08012613 	.word	0x08012613
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	68b9      	ldr	r1, [r7, #8]
 8012556:	4618      	mov	r0, r3
 8012558:	f000 fa0a 	bl	8012970 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	699a      	ldr	r2, [r3, #24]
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	f042 0208 	orr.w	r2, r2, #8
 801256a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	681b      	ldr	r3, [r3, #0]
 8012570:	699a      	ldr	r2, [r3, #24]
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	f022 0204 	bic.w	r2, r2, #4
 801257a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	681b      	ldr	r3, [r3, #0]
 8012580:	6999      	ldr	r1, [r3, #24]
 8012582:	68bb      	ldr	r3, [r7, #8]
 8012584:	691a      	ldr	r2, [r3, #16]
 8012586:	68fb      	ldr	r3, [r7, #12]
 8012588:	681b      	ldr	r3, [r3, #0]
 801258a:	430a      	orrs	r2, r1
 801258c:	619a      	str	r2, [r3, #24]
      break;
 801258e:	e062      	b.n	8012656 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	68b9      	ldr	r1, [r7, #8]
 8012596:	4618      	mov	r0, r3
 8012598:	f000 fa5a 	bl	8012a50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	681b      	ldr	r3, [r3, #0]
 80125a0:	699a      	ldr	r2, [r3, #24]
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80125aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80125ac:	68fb      	ldr	r3, [r7, #12]
 80125ae:	681b      	ldr	r3, [r3, #0]
 80125b0:	699a      	ldr	r2, [r3, #24]
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80125ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80125bc:	68fb      	ldr	r3, [r7, #12]
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	6999      	ldr	r1, [r3, #24]
 80125c2:	68bb      	ldr	r3, [r7, #8]
 80125c4:	691b      	ldr	r3, [r3, #16]
 80125c6:	021a      	lsls	r2, r3, #8
 80125c8:	68fb      	ldr	r3, [r7, #12]
 80125ca:	681b      	ldr	r3, [r3, #0]
 80125cc:	430a      	orrs	r2, r1
 80125ce:	619a      	str	r2, [r3, #24]
      break;
 80125d0:	e041      	b.n	8012656 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80125d2:	68fb      	ldr	r3, [r7, #12]
 80125d4:	681b      	ldr	r3, [r3, #0]
 80125d6:	68b9      	ldr	r1, [r7, #8]
 80125d8:	4618      	mov	r0, r3
 80125da:	f000 faaf 	bl	8012b3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	69da      	ldr	r2, [r3, #28]
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	f042 0208 	orr.w	r2, r2, #8
 80125ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	69da      	ldr	r2, [r3, #28]
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	681b      	ldr	r3, [r3, #0]
 80125f8:	f022 0204 	bic.w	r2, r2, #4
 80125fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	681b      	ldr	r3, [r3, #0]
 8012602:	69d9      	ldr	r1, [r3, #28]
 8012604:	68bb      	ldr	r3, [r7, #8]
 8012606:	691a      	ldr	r2, [r3, #16]
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	430a      	orrs	r2, r1
 801260e:	61da      	str	r2, [r3, #28]
      break;
 8012610:	e021      	b.n	8012656 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	681b      	ldr	r3, [r3, #0]
 8012616:	68b9      	ldr	r1, [r7, #8]
 8012618:	4618      	mov	r0, r3
 801261a:	f000 fb03 	bl	8012c24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	681b      	ldr	r3, [r3, #0]
 8012622:	69da      	ldr	r2, [r3, #28]
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801262c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801262e:	68fb      	ldr	r3, [r7, #12]
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	69da      	ldr	r2, [r3, #28]
 8012634:	68fb      	ldr	r3, [r7, #12]
 8012636:	681b      	ldr	r3, [r3, #0]
 8012638:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801263c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	69d9      	ldr	r1, [r3, #28]
 8012644:	68bb      	ldr	r3, [r7, #8]
 8012646:	691b      	ldr	r3, [r3, #16]
 8012648:	021a      	lsls	r2, r3, #8
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	681b      	ldr	r3, [r3, #0]
 801264e:	430a      	orrs	r2, r1
 8012650:	61da      	str	r2, [r3, #28]
      break;
 8012652:	e000      	b.n	8012656 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8012654:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	2201      	movs	r2, #1
 801265a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	2200      	movs	r2, #0
 8012662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8012666:	2300      	movs	r3, #0
}
 8012668:	4618      	mov	r0, r3
 801266a:	3710      	adds	r7, #16
 801266c:	46bd      	mov	sp, r7
 801266e:	bd80      	pop	{r7, pc}

08012670 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8012670:	b580      	push	{r7, lr}
 8012672:	b084      	sub	sp, #16
 8012674:	af00      	add	r7, sp, #0
 8012676:	6078      	str	r0, [r7, #4]
 8012678:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012680:	2b01      	cmp	r3, #1
 8012682:	d101      	bne.n	8012688 <HAL_TIM_ConfigClockSource+0x18>
 8012684:	2302      	movs	r3, #2
 8012686:	e0a6      	b.n	80127d6 <HAL_TIM_ConfigClockSource+0x166>
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	2201      	movs	r2, #1
 801268c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	2202      	movs	r2, #2
 8012694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	689b      	ldr	r3, [r3, #8]
 801269e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80126a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80126ae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	68fa      	ldr	r2, [r7, #12]
 80126b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80126b8:	683b      	ldr	r3, [r7, #0]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	2b40      	cmp	r3, #64	; 0x40
 80126be:	d067      	beq.n	8012790 <HAL_TIM_ConfigClockSource+0x120>
 80126c0:	2b40      	cmp	r3, #64	; 0x40
 80126c2:	d80b      	bhi.n	80126dc <HAL_TIM_ConfigClockSource+0x6c>
 80126c4:	2b10      	cmp	r3, #16
 80126c6:	d073      	beq.n	80127b0 <HAL_TIM_ConfigClockSource+0x140>
 80126c8:	2b10      	cmp	r3, #16
 80126ca:	d802      	bhi.n	80126d2 <HAL_TIM_ConfigClockSource+0x62>
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	d06f      	beq.n	80127b0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80126d0:	e078      	b.n	80127c4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80126d2:	2b20      	cmp	r3, #32
 80126d4:	d06c      	beq.n	80127b0 <HAL_TIM_ConfigClockSource+0x140>
 80126d6:	2b30      	cmp	r3, #48	; 0x30
 80126d8:	d06a      	beq.n	80127b0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80126da:	e073      	b.n	80127c4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80126dc:	2b70      	cmp	r3, #112	; 0x70
 80126de:	d00d      	beq.n	80126fc <HAL_TIM_ConfigClockSource+0x8c>
 80126e0:	2b70      	cmp	r3, #112	; 0x70
 80126e2:	d804      	bhi.n	80126ee <HAL_TIM_ConfigClockSource+0x7e>
 80126e4:	2b50      	cmp	r3, #80	; 0x50
 80126e6:	d033      	beq.n	8012750 <HAL_TIM_ConfigClockSource+0xe0>
 80126e8:	2b60      	cmp	r3, #96	; 0x60
 80126ea:	d041      	beq.n	8012770 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80126ec:	e06a      	b.n	80127c4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80126ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80126f2:	d066      	beq.n	80127c2 <HAL_TIM_ConfigClockSource+0x152>
 80126f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80126f8:	d017      	beq.n	801272a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80126fa:	e063      	b.n	80127c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	6818      	ldr	r0, [r3, #0]
 8012700:	683b      	ldr	r3, [r7, #0]
 8012702:	6899      	ldr	r1, [r3, #8]
 8012704:	683b      	ldr	r3, [r7, #0]
 8012706:	685a      	ldr	r2, [r3, #4]
 8012708:	683b      	ldr	r3, [r7, #0]
 801270a:	68db      	ldr	r3, [r3, #12]
 801270c:	f000 fb5a 	bl	8012dc4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	681b      	ldr	r3, [r3, #0]
 8012714:	689b      	ldr	r3, [r3, #8]
 8012716:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 801271e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	68fa      	ldr	r2, [r7, #12]
 8012726:	609a      	str	r2, [r3, #8]
      break;
 8012728:	e04c      	b.n	80127c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	6818      	ldr	r0, [r3, #0]
 801272e:	683b      	ldr	r3, [r7, #0]
 8012730:	6899      	ldr	r1, [r3, #8]
 8012732:	683b      	ldr	r3, [r7, #0]
 8012734:	685a      	ldr	r2, [r3, #4]
 8012736:	683b      	ldr	r3, [r7, #0]
 8012738:	68db      	ldr	r3, [r3, #12]
 801273a:	f000 fb43 	bl	8012dc4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	689a      	ldr	r2, [r3, #8]
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801274c:	609a      	str	r2, [r3, #8]
      break;
 801274e:	e039      	b.n	80127c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	6818      	ldr	r0, [r3, #0]
 8012754:	683b      	ldr	r3, [r7, #0]
 8012756:	6859      	ldr	r1, [r3, #4]
 8012758:	683b      	ldr	r3, [r7, #0]
 801275a:	68db      	ldr	r3, [r3, #12]
 801275c:	461a      	mov	r2, r3
 801275e:	f000 fab7 	bl	8012cd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	2150      	movs	r1, #80	; 0x50
 8012768:	4618      	mov	r0, r3
 801276a:	f000 fb10 	bl	8012d8e <TIM_ITRx_SetConfig>
      break;
 801276e:	e029      	b.n	80127c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	6818      	ldr	r0, [r3, #0]
 8012774:	683b      	ldr	r3, [r7, #0]
 8012776:	6859      	ldr	r1, [r3, #4]
 8012778:	683b      	ldr	r3, [r7, #0]
 801277a:	68db      	ldr	r3, [r3, #12]
 801277c:	461a      	mov	r2, r3
 801277e:	f000 fad6 	bl	8012d2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	2160      	movs	r1, #96	; 0x60
 8012788:	4618      	mov	r0, r3
 801278a:	f000 fb00 	bl	8012d8e <TIM_ITRx_SetConfig>
      break;
 801278e:	e019      	b.n	80127c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	6818      	ldr	r0, [r3, #0]
 8012794:	683b      	ldr	r3, [r7, #0]
 8012796:	6859      	ldr	r1, [r3, #4]
 8012798:	683b      	ldr	r3, [r7, #0]
 801279a:	68db      	ldr	r3, [r3, #12]
 801279c:	461a      	mov	r2, r3
 801279e:	f000 fa97 	bl	8012cd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	2140      	movs	r1, #64	; 0x40
 80127a8:	4618      	mov	r0, r3
 80127aa:	f000 faf0 	bl	8012d8e <TIM_ITRx_SetConfig>
      break;
 80127ae:	e009      	b.n	80127c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	681a      	ldr	r2, [r3, #0]
 80127b4:	683b      	ldr	r3, [r7, #0]
 80127b6:	681b      	ldr	r3, [r3, #0]
 80127b8:	4619      	mov	r1, r3
 80127ba:	4610      	mov	r0, r2
 80127bc:	f000 fae7 	bl	8012d8e <TIM_ITRx_SetConfig>
      break;
 80127c0:	e000      	b.n	80127c4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80127c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	2201      	movs	r2, #1
 80127c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	2200      	movs	r2, #0
 80127d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80127d4:	2300      	movs	r3, #0
}
 80127d6:	4618      	mov	r0, r3
 80127d8:	3710      	adds	r7, #16
 80127da:	46bd      	mov	sp, r7
 80127dc:	bd80      	pop	{r7, pc}

080127de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80127de:	b480      	push	{r7}
 80127e0:	b083      	sub	sp, #12
 80127e2:	af00      	add	r7, sp, #0
 80127e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80127e6:	bf00      	nop
 80127e8:	370c      	adds	r7, #12
 80127ea:	46bd      	mov	sp, r7
 80127ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127f0:	4770      	bx	lr

080127f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80127f2:	b480      	push	{r7}
 80127f4:	b083      	sub	sp, #12
 80127f6:	af00      	add	r7, sp, #0
 80127f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80127fa:	bf00      	nop
 80127fc:	370c      	adds	r7, #12
 80127fe:	46bd      	mov	sp, r7
 8012800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012804:	4770      	bx	lr

08012806 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012806:	b480      	push	{r7}
 8012808:	b083      	sub	sp, #12
 801280a:	af00      	add	r7, sp, #0
 801280c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801280e:	bf00      	nop
 8012810:	370c      	adds	r7, #12
 8012812:	46bd      	mov	sp, r7
 8012814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012818:	4770      	bx	lr

0801281a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801281a:	b480      	push	{r7}
 801281c:	b083      	sub	sp, #12
 801281e:	af00      	add	r7, sp, #0
 8012820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012822:	bf00      	nop
 8012824:	370c      	adds	r7, #12
 8012826:	46bd      	mov	sp, r7
 8012828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801282c:	4770      	bx	lr
	...

08012830 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8012830:	b480      	push	{r7}
 8012832:	b085      	sub	sp, #20
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
 8012838:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	4a40      	ldr	r2, [pc, #256]	; (8012944 <TIM_Base_SetConfig+0x114>)
 8012844:	4293      	cmp	r3, r2
 8012846:	d013      	beq.n	8012870 <TIM_Base_SetConfig+0x40>
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801284e:	d00f      	beq.n	8012870 <TIM_Base_SetConfig+0x40>
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	4a3d      	ldr	r2, [pc, #244]	; (8012948 <TIM_Base_SetConfig+0x118>)
 8012854:	4293      	cmp	r3, r2
 8012856:	d00b      	beq.n	8012870 <TIM_Base_SetConfig+0x40>
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	4a3c      	ldr	r2, [pc, #240]	; (801294c <TIM_Base_SetConfig+0x11c>)
 801285c:	4293      	cmp	r3, r2
 801285e:	d007      	beq.n	8012870 <TIM_Base_SetConfig+0x40>
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	4a3b      	ldr	r2, [pc, #236]	; (8012950 <TIM_Base_SetConfig+0x120>)
 8012864:	4293      	cmp	r3, r2
 8012866:	d003      	beq.n	8012870 <TIM_Base_SetConfig+0x40>
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	4a3a      	ldr	r2, [pc, #232]	; (8012954 <TIM_Base_SetConfig+0x124>)
 801286c:	4293      	cmp	r3, r2
 801286e:	d108      	bne.n	8012882 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012870:	68fb      	ldr	r3, [r7, #12]
 8012872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012876:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012878:	683b      	ldr	r3, [r7, #0]
 801287a:	685b      	ldr	r3, [r3, #4]
 801287c:	68fa      	ldr	r2, [r7, #12]
 801287e:	4313      	orrs	r3, r2
 8012880:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	4a2f      	ldr	r2, [pc, #188]	; (8012944 <TIM_Base_SetConfig+0x114>)
 8012886:	4293      	cmp	r3, r2
 8012888:	d02b      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012890:	d027      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	4a2c      	ldr	r2, [pc, #176]	; (8012948 <TIM_Base_SetConfig+0x118>)
 8012896:	4293      	cmp	r3, r2
 8012898:	d023      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	4a2b      	ldr	r2, [pc, #172]	; (801294c <TIM_Base_SetConfig+0x11c>)
 801289e:	4293      	cmp	r3, r2
 80128a0:	d01f      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	4a2a      	ldr	r2, [pc, #168]	; (8012950 <TIM_Base_SetConfig+0x120>)
 80128a6:	4293      	cmp	r3, r2
 80128a8:	d01b      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	4a29      	ldr	r2, [pc, #164]	; (8012954 <TIM_Base_SetConfig+0x124>)
 80128ae:	4293      	cmp	r3, r2
 80128b0:	d017      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	4a28      	ldr	r2, [pc, #160]	; (8012958 <TIM_Base_SetConfig+0x128>)
 80128b6:	4293      	cmp	r3, r2
 80128b8:	d013      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	4a27      	ldr	r2, [pc, #156]	; (801295c <TIM_Base_SetConfig+0x12c>)
 80128be:	4293      	cmp	r3, r2
 80128c0:	d00f      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	4a26      	ldr	r2, [pc, #152]	; (8012960 <TIM_Base_SetConfig+0x130>)
 80128c6:	4293      	cmp	r3, r2
 80128c8:	d00b      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	4a25      	ldr	r2, [pc, #148]	; (8012964 <TIM_Base_SetConfig+0x134>)
 80128ce:	4293      	cmp	r3, r2
 80128d0:	d007      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	4a24      	ldr	r2, [pc, #144]	; (8012968 <TIM_Base_SetConfig+0x138>)
 80128d6:	4293      	cmp	r3, r2
 80128d8:	d003      	beq.n	80128e2 <TIM_Base_SetConfig+0xb2>
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	4a23      	ldr	r2, [pc, #140]	; (801296c <TIM_Base_SetConfig+0x13c>)
 80128de:	4293      	cmp	r3, r2
 80128e0:	d108      	bne.n	80128f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80128e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80128ea:	683b      	ldr	r3, [r7, #0]
 80128ec:	68db      	ldr	r3, [r3, #12]
 80128ee:	68fa      	ldr	r2, [r7, #12]
 80128f0:	4313      	orrs	r3, r2
 80128f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80128fa:	683b      	ldr	r3, [r7, #0]
 80128fc:	695b      	ldr	r3, [r3, #20]
 80128fe:	4313      	orrs	r3, r2
 8012900:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	68fa      	ldr	r2, [r7, #12]
 8012906:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012908:	683b      	ldr	r3, [r7, #0]
 801290a:	689a      	ldr	r2, [r3, #8]
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012910:	683b      	ldr	r3, [r7, #0]
 8012912:	681a      	ldr	r2, [r3, #0]
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	4a0a      	ldr	r2, [pc, #40]	; (8012944 <TIM_Base_SetConfig+0x114>)
 801291c:	4293      	cmp	r3, r2
 801291e:	d003      	beq.n	8012928 <TIM_Base_SetConfig+0xf8>
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	4a0c      	ldr	r2, [pc, #48]	; (8012954 <TIM_Base_SetConfig+0x124>)
 8012924:	4293      	cmp	r3, r2
 8012926:	d103      	bne.n	8012930 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012928:	683b      	ldr	r3, [r7, #0]
 801292a:	691a      	ldr	r2, [r3, #16]
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	2201      	movs	r2, #1
 8012934:	615a      	str	r2, [r3, #20]
}
 8012936:	bf00      	nop
 8012938:	3714      	adds	r7, #20
 801293a:	46bd      	mov	sp, r7
 801293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012940:	4770      	bx	lr
 8012942:	bf00      	nop
 8012944:	40010000 	.word	0x40010000
 8012948:	40000400 	.word	0x40000400
 801294c:	40000800 	.word	0x40000800
 8012950:	40000c00 	.word	0x40000c00
 8012954:	40010400 	.word	0x40010400
 8012958:	40014000 	.word	0x40014000
 801295c:	40014400 	.word	0x40014400
 8012960:	40014800 	.word	0x40014800
 8012964:	40001800 	.word	0x40001800
 8012968:	40001c00 	.word	0x40001c00
 801296c:	40002000 	.word	0x40002000

08012970 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012970:	b480      	push	{r7}
 8012972:	b087      	sub	sp, #28
 8012974:	af00      	add	r7, sp, #0
 8012976:	6078      	str	r0, [r7, #4]
 8012978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	6a1b      	ldr	r3, [r3, #32]
 801297e:	f023 0201 	bic.w	r2, r3, #1
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	6a1b      	ldr	r3, [r3, #32]
 801298a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	685b      	ldr	r3, [r3, #4]
 8012990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	699b      	ldr	r3, [r3, #24]
 8012996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801299e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80129a0:	68fb      	ldr	r3, [r7, #12]
 80129a2:	f023 0303 	bic.w	r3, r3, #3
 80129a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80129a8:	683b      	ldr	r3, [r7, #0]
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	68fa      	ldr	r2, [r7, #12]
 80129ae:	4313      	orrs	r3, r2
 80129b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80129b2:	697b      	ldr	r3, [r7, #20]
 80129b4:	f023 0302 	bic.w	r3, r3, #2
 80129b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80129ba:	683b      	ldr	r3, [r7, #0]
 80129bc:	689b      	ldr	r3, [r3, #8]
 80129be:	697a      	ldr	r2, [r7, #20]
 80129c0:	4313      	orrs	r3, r2
 80129c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	4a20      	ldr	r2, [pc, #128]	; (8012a48 <TIM_OC1_SetConfig+0xd8>)
 80129c8:	4293      	cmp	r3, r2
 80129ca:	d003      	beq.n	80129d4 <TIM_OC1_SetConfig+0x64>
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	4a1f      	ldr	r2, [pc, #124]	; (8012a4c <TIM_OC1_SetConfig+0xdc>)
 80129d0:	4293      	cmp	r3, r2
 80129d2:	d10c      	bne.n	80129ee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80129d4:	697b      	ldr	r3, [r7, #20]
 80129d6:	f023 0308 	bic.w	r3, r3, #8
 80129da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80129dc:	683b      	ldr	r3, [r7, #0]
 80129de:	68db      	ldr	r3, [r3, #12]
 80129e0:	697a      	ldr	r2, [r7, #20]
 80129e2:	4313      	orrs	r3, r2
 80129e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80129e6:	697b      	ldr	r3, [r7, #20]
 80129e8:	f023 0304 	bic.w	r3, r3, #4
 80129ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	4a15      	ldr	r2, [pc, #84]	; (8012a48 <TIM_OC1_SetConfig+0xd8>)
 80129f2:	4293      	cmp	r3, r2
 80129f4:	d003      	beq.n	80129fe <TIM_OC1_SetConfig+0x8e>
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	4a14      	ldr	r2, [pc, #80]	; (8012a4c <TIM_OC1_SetConfig+0xdc>)
 80129fa:	4293      	cmp	r3, r2
 80129fc:	d111      	bne.n	8012a22 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80129fe:	693b      	ldr	r3, [r7, #16]
 8012a00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012a04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012a06:	693b      	ldr	r3, [r7, #16]
 8012a08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012a0e:	683b      	ldr	r3, [r7, #0]
 8012a10:	695b      	ldr	r3, [r3, #20]
 8012a12:	693a      	ldr	r2, [r7, #16]
 8012a14:	4313      	orrs	r3, r2
 8012a16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012a18:	683b      	ldr	r3, [r7, #0]
 8012a1a:	699b      	ldr	r3, [r3, #24]
 8012a1c:	693a      	ldr	r2, [r7, #16]
 8012a1e:	4313      	orrs	r3, r2
 8012a20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	693a      	ldr	r2, [r7, #16]
 8012a26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	68fa      	ldr	r2, [r7, #12]
 8012a2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012a2e:	683b      	ldr	r3, [r7, #0]
 8012a30:	685a      	ldr	r2, [r3, #4]
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	697a      	ldr	r2, [r7, #20]
 8012a3a:	621a      	str	r2, [r3, #32]
}
 8012a3c:	bf00      	nop
 8012a3e:	371c      	adds	r7, #28
 8012a40:	46bd      	mov	sp, r7
 8012a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a46:	4770      	bx	lr
 8012a48:	40010000 	.word	0x40010000
 8012a4c:	40010400 	.word	0x40010400

08012a50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012a50:	b480      	push	{r7}
 8012a52:	b087      	sub	sp, #28
 8012a54:	af00      	add	r7, sp, #0
 8012a56:	6078      	str	r0, [r7, #4]
 8012a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	6a1b      	ldr	r3, [r3, #32]
 8012a5e:	f023 0210 	bic.w	r2, r3, #16
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	6a1b      	ldr	r3, [r3, #32]
 8012a6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	685b      	ldr	r3, [r3, #4]
 8012a70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	699b      	ldr	r3, [r3, #24]
 8012a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012a86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012a88:	683b      	ldr	r3, [r7, #0]
 8012a8a:	681b      	ldr	r3, [r3, #0]
 8012a8c:	021b      	lsls	r3, r3, #8
 8012a8e:	68fa      	ldr	r2, [r7, #12]
 8012a90:	4313      	orrs	r3, r2
 8012a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012a94:	697b      	ldr	r3, [r7, #20]
 8012a96:	f023 0320 	bic.w	r3, r3, #32
 8012a9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012a9c:	683b      	ldr	r3, [r7, #0]
 8012a9e:	689b      	ldr	r3, [r3, #8]
 8012aa0:	011b      	lsls	r3, r3, #4
 8012aa2:	697a      	ldr	r2, [r7, #20]
 8012aa4:	4313      	orrs	r3, r2
 8012aa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	4a22      	ldr	r2, [pc, #136]	; (8012b34 <TIM_OC2_SetConfig+0xe4>)
 8012aac:	4293      	cmp	r3, r2
 8012aae:	d003      	beq.n	8012ab8 <TIM_OC2_SetConfig+0x68>
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	4a21      	ldr	r2, [pc, #132]	; (8012b38 <TIM_OC2_SetConfig+0xe8>)
 8012ab4:	4293      	cmp	r3, r2
 8012ab6:	d10d      	bne.n	8012ad4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012ab8:	697b      	ldr	r3, [r7, #20]
 8012aba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012abe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012ac0:	683b      	ldr	r3, [r7, #0]
 8012ac2:	68db      	ldr	r3, [r3, #12]
 8012ac4:	011b      	lsls	r3, r3, #4
 8012ac6:	697a      	ldr	r2, [r7, #20]
 8012ac8:	4313      	orrs	r3, r2
 8012aca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012acc:	697b      	ldr	r3, [r7, #20]
 8012ace:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012ad2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	4a17      	ldr	r2, [pc, #92]	; (8012b34 <TIM_OC2_SetConfig+0xe4>)
 8012ad8:	4293      	cmp	r3, r2
 8012ada:	d003      	beq.n	8012ae4 <TIM_OC2_SetConfig+0x94>
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	4a16      	ldr	r2, [pc, #88]	; (8012b38 <TIM_OC2_SetConfig+0xe8>)
 8012ae0:	4293      	cmp	r3, r2
 8012ae2:	d113      	bne.n	8012b0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012ae4:	693b      	ldr	r3, [r7, #16]
 8012ae6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8012aea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012aec:	693b      	ldr	r3, [r7, #16]
 8012aee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012af2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012af4:	683b      	ldr	r3, [r7, #0]
 8012af6:	695b      	ldr	r3, [r3, #20]
 8012af8:	009b      	lsls	r3, r3, #2
 8012afa:	693a      	ldr	r2, [r7, #16]
 8012afc:	4313      	orrs	r3, r2
 8012afe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012b00:	683b      	ldr	r3, [r7, #0]
 8012b02:	699b      	ldr	r3, [r3, #24]
 8012b04:	009b      	lsls	r3, r3, #2
 8012b06:	693a      	ldr	r2, [r7, #16]
 8012b08:	4313      	orrs	r3, r2
 8012b0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	693a      	ldr	r2, [r7, #16]
 8012b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	68fa      	ldr	r2, [r7, #12]
 8012b16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012b18:	683b      	ldr	r3, [r7, #0]
 8012b1a:	685a      	ldr	r2, [r3, #4]
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	697a      	ldr	r2, [r7, #20]
 8012b24:	621a      	str	r2, [r3, #32]
}
 8012b26:	bf00      	nop
 8012b28:	371c      	adds	r7, #28
 8012b2a:	46bd      	mov	sp, r7
 8012b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b30:	4770      	bx	lr
 8012b32:	bf00      	nop
 8012b34:	40010000 	.word	0x40010000
 8012b38:	40010400 	.word	0x40010400

08012b3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012b3c:	b480      	push	{r7}
 8012b3e:	b087      	sub	sp, #28
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	6078      	str	r0, [r7, #4]
 8012b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	6a1b      	ldr	r3, [r3, #32]
 8012b4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	6a1b      	ldr	r3, [r3, #32]
 8012b56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	685b      	ldr	r3, [r3, #4]
 8012b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	69db      	ldr	r3, [r3, #28]
 8012b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012b64:	68fb      	ldr	r3, [r7, #12]
 8012b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	f023 0303 	bic.w	r3, r3, #3
 8012b72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012b74:	683b      	ldr	r3, [r7, #0]
 8012b76:	681b      	ldr	r3, [r3, #0]
 8012b78:	68fa      	ldr	r2, [r7, #12]
 8012b7a:	4313      	orrs	r3, r2
 8012b7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012b7e:	697b      	ldr	r3, [r7, #20]
 8012b80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012b84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012b86:	683b      	ldr	r3, [r7, #0]
 8012b88:	689b      	ldr	r3, [r3, #8]
 8012b8a:	021b      	lsls	r3, r3, #8
 8012b8c:	697a      	ldr	r2, [r7, #20]
 8012b8e:	4313      	orrs	r3, r2
 8012b90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	4a21      	ldr	r2, [pc, #132]	; (8012c1c <TIM_OC3_SetConfig+0xe0>)
 8012b96:	4293      	cmp	r3, r2
 8012b98:	d003      	beq.n	8012ba2 <TIM_OC3_SetConfig+0x66>
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	4a20      	ldr	r2, [pc, #128]	; (8012c20 <TIM_OC3_SetConfig+0xe4>)
 8012b9e:	4293      	cmp	r3, r2
 8012ba0:	d10d      	bne.n	8012bbe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012ba2:	697b      	ldr	r3, [r7, #20]
 8012ba4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012ba8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012baa:	683b      	ldr	r3, [r7, #0]
 8012bac:	68db      	ldr	r3, [r3, #12]
 8012bae:	021b      	lsls	r3, r3, #8
 8012bb0:	697a      	ldr	r2, [r7, #20]
 8012bb2:	4313      	orrs	r3, r2
 8012bb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012bb6:	697b      	ldr	r3, [r7, #20]
 8012bb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8012bbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	4a16      	ldr	r2, [pc, #88]	; (8012c1c <TIM_OC3_SetConfig+0xe0>)
 8012bc2:	4293      	cmp	r3, r2
 8012bc4:	d003      	beq.n	8012bce <TIM_OC3_SetConfig+0x92>
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	4a15      	ldr	r2, [pc, #84]	; (8012c20 <TIM_OC3_SetConfig+0xe4>)
 8012bca:	4293      	cmp	r3, r2
 8012bcc:	d113      	bne.n	8012bf6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012bce:	693b      	ldr	r3, [r7, #16]
 8012bd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012bd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012bd6:	693b      	ldr	r3, [r7, #16]
 8012bd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012bdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012bde:	683b      	ldr	r3, [r7, #0]
 8012be0:	695b      	ldr	r3, [r3, #20]
 8012be2:	011b      	lsls	r3, r3, #4
 8012be4:	693a      	ldr	r2, [r7, #16]
 8012be6:	4313      	orrs	r3, r2
 8012be8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012bea:	683b      	ldr	r3, [r7, #0]
 8012bec:	699b      	ldr	r3, [r3, #24]
 8012bee:	011b      	lsls	r3, r3, #4
 8012bf0:	693a      	ldr	r2, [r7, #16]
 8012bf2:	4313      	orrs	r3, r2
 8012bf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	693a      	ldr	r2, [r7, #16]
 8012bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	68fa      	ldr	r2, [r7, #12]
 8012c00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012c02:	683b      	ldr	r3, [r7, #0]
 8012c04:	685a      	ldr	r2, [r3, #4]
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	697a      	ldr	r2, [r7, #20]
 8012c0e:	621a      	str	r2, [r3, #32]
}
 8012c10:	bf00      	nop
 8012c12:	371c      	adds	r7, #28
 8012c14:	46bd      	mov	sp, r7
 8012c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c1a:	4770      	bx	lr
 8012c1c:	40010000 	.word	0x40010000
 8012c20:	40010400 	.word	0x40010400

08012c24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012c24:	b480      	push	{r7}
 8012c26:	b087      	sub	sp, #28
 8012c28:	af00      	add	r7, sp, #0
 8012c2a:	6078      	str	r0, [r7, #4]
 8012c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	6a1b      	ldr	r3, [r3, #32]
 8012c32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	6a1b      	ldr	r3, [r3, #32]
 8012c3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	685b      	ldr	r3, [r3, #4]
 8012c44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	69db      	ldr	r3, [r3, #28]
 8012c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012c54:	68fb      	ldr	r3, [r7, #12]
 8012c56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012c5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012c5c:	683b      	ldr	r3, [r7, #0]
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	021b      	lsls	r3, r3, #8
 8012c62:	68fa      	ldr	r2, [r7, #12]
 8012c64:	4313      	orrs	r3, r2
 8012c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012c68:	693b      	ldr	r3, [r7, #16]
 8012c6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012c6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012c70:	683b      	ldr	r3, [r7, #0]
 8012c72:	689b      	ldr	r3, [r3, #8]
 8012c74:	031b      	lsls	r3, r3, #12
 8012c76:	693a      	ldr	r2, [r7, #16]
 8012c78:	4313      	orrs	r3, r2
 8012c7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	4a12      	ldr	r2, [pc, #72]	; (8012cc8 <TIM_OC4_SetConfig+0xa4>)
 8012c80:	4293      	cmp	r3, r2
 8012c82:	d003      	beq.n	8012c8c <TIM_OC4_SetConfig+0x68>
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	4a11      	ldr	r2, [pc, #68]	; (8012ccc <TIM_OC4_SetConfig+0xa8>)
 8012c88:	4293      	cmp	r3, r2
 8012c8a:	d109      	bne.n	8012ca0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012c8c:	697b      	ldr	r3, [r7, #20]
 8012c8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8012c92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012c94:	683b      	ldr	r3, [r7, #0]
 8012c96:	695b      	ldr	r3, [r3, #20]
 8012c98:	019b      	lsls	r3, r3, #6
 8012c9a:	697a      	ldr	r2, [r7, #20]
 8012c9c:	4313      	orrs	r3, r2
 8012c9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	697a      	ldr	r2, [r7, #20]
 8012ca4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	68fa      	ldr	r2, [r7, #12]
 8012caa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012cac:	683b      	ldr	r3, [r7, #0]
 8012cae:	685a      	ldr	r2, [r3, #4]
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	693a      	ldr	r2, [r7, #16]
 8012cb8:	621a      	str	r2, [r3, #32]
}
 8012cba:	bf00      	nop
 8012cbc:	371c      	adds	r7, #28
 8012cbe:	46bd      	mov	sp, r7
 8012cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cc4:	4770      	bx	lr
 8012cc6:	bf00      	nop
 8012cc8:	40010000 	.word	0x40010000
 8012ccc:	40010400 	.word	0x40010400

08012cd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012cd0:	b480      	push	{r7}
 8012cd2:	b087      	sub	sp, #28
 8012cd4:	af00      	add	r7, sp, #0
 8012cd6:	60f8      	str	r0, [r7, #12]
 8012cd8:	60b9      	str	r1, [r7, #8]
 8012cda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	6a1b      	ldr	r3, [r3, #32]
 8012ce0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	6a1b      	ldr	r3, [r3, #32]
 8012ce6:	f023 0201 	bic.w	r2, r3, #1
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012cee:	68fb      	ldr	r3, [r7, #12]
 8012cf0:	699b      	ldr	r3, [r3, #24]
 8012cf2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012cf4:	693b      	ldr	r3, [r7, #16]
 8012cf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8012cfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	011b      	lsls	r3, r3, #4
 8012d00:	693a      	ldr	r2, [r7, #16]
 8012d02:	4313      	orrs	r3, r2
 8012d04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012d06:	697b      	ldr	r3, [r7, #20]
 8012d08:	f023 030a 	bic.w	r3, r3, #10
 8012d0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012d0e:	697a      	ldr	r2, [r7, #20]
 8012d10:	68bb      	ldr	r3, [r7, #8]
 8012d12:	4313      	orrs	r3, r2
 8012d14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	693a      	ldr	r2, [r7, #16]
 8012d1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	697a      	ldr	r2, [r7, #20]
 8012d20:	621a      	str	r2, [r3, #32]
}
 8012d22:	bf00      	nop
 8012d24:	371c      	adds	r7, #28
 8012d26:	46bd      	mov	sp, r7
 8012d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d2c:	4770      	bx	lr

08012d2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012d2e:	b480      	push	{r7}
 8012d30:	b087      	sub	sp, #28
 8012d32:	af00      	add	r7, sp, #0
 8012d34:	60f8      	str	r0, [r7, #12]
 8012d36:	60b9      	str	r1, [r7, #8]
 8012d38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	6a1b      	ldr	r3, [r3, #32]
 8012d3e:	f023 0210 	bic.w	r2, r3, #16
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	699b      	ldr	r3, [r3, #24]
 8012d4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8012d4c:	68fb      	ldr	r3, [r7, #12]
 8012d4e:	6a1b      	ldr	r3, [r3, #32]
 8012d50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012d52:	697b      	ldr	r3, [r7, #20]
 8012d54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8012d58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	031b      	lsls	r3, r3, #12
 8012d5e:	697a      	ldr	r2, [r7, #20]
 8012d60:	4313      	orrs	r3, r2
 8012d62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012d64:	693b      	ldr	r3, [r7, #16]
 8012d66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8012d6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012d6c:	68bb      	ldr	r3, [r7, #8]
 8012d6e:	011b      	lsls	r3, r3, #4
 8012d70:	693a      	ldr	r2, [r7, #16]
 8012d72:	4313      	orrs	r3, r2
 8012d74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	697a      	ldr	r2, [r7, #20]
 8012d7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012d7c:	68fb      	ldr	r3, [r7, #12]
 8012d7e:	693a      	ldr	r2, [r7, #16]
 8012d80:	621a      	str	r2, [r3, #32]
}
 8012d82:	bf00      	nop
 8012d84:	371c      	adds	r7, #28
 8012d86:	46bd      	mov	sp, r7
 8012d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d8c:	4770      	bx	lr

08012d8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012d8e:	b480      	push	{r7}
 8012d90:	b085      	sub	sp, #20
 8012d92:	af00      	add	r7, sp, #0
 8012d94:	6078      	str	r0, [r7, #4]
 8012d96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	689b      	ldr	r3, [r3, #8]
 8012d9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012d9e:	68fb      	ldr	r3, [r7, #12]
 8012da0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012da4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012da6:	683a      	ldr	r2, [r7, #0]
 8012da8:	68fb      	ldr	r3, [r7, #12]
 8012daa:	4313      	orrs	r3, r2
 8012dac:	f043 0307 	orr.w	r3, r3, #7
 8012db0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	68fa      	ldr	r2, [r7, #12]
 8012db6:	609a      	str	r2, [r3, #8]
}
 8012db8:	bf00      	nop
 8012dba:	3714      	adds	r7, #20
 8012dbc:	46bd      	mov	sp, r7
 8012dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dc2:	4770      	bx	lr

08012dc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012dc4:	b480      	push	{r7}
 8012dc6:	b087      	sub	sp, #28
 8012dc8:	af00      	add	r7, sp, #0
 8012dca:	60f8      	str	r0, [r7, #12]
 8012dcc:	60b9      	str	r1, [r7, #8]
 8012dce:	607a      	str	r2, [r7, #4]
 8012dd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	689b      	ldr	r3, [r3, #8]
 8012dd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012dd8:	697b      	ldr	r3, [r7, #20]
 8012dda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8012dde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012de0:	683b      	ldr	r3, [r7, #0]
 8012de2:	021a      	lsls	r2, r3, #8
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	431a      	orrs	r2, r3
 8012de8:	68bb      	ldr	r3, [r7, #8]
 8012dea:	4313      	orrs	r3, r2
 8012dec:	697a      	ldr	r2, [r7, #20]
 8012dee:	4313      	orrs	r3, r2
 8012df0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012df2:	68fb      	ldr	r3, [r7, #12]
 8012df4:	697a      	ldr	r2, [r7, #20]
 8012df6:	609a      	str	r2, [r3, #8]
}
 8012df8:	bf00      	nop
 8012dfa:	371c      	adds	r7, #28
 8012dfc:	46bd      	mov	sp, r7
 8012dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e02:	4770      	bx	lr

08012e04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8012e04:	b480      	push	{r7}
 8012e06:	b087      	sub	sp, #28
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	60f8      	str	r0, [r7, #12]
 8012e0c:	60b9      	str	r1, [r7, #8]
 8012e0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8012e10:	68bb      	ldr	r3, [r7, #8]
 8012e12:	f003 031f 	and.w	r3, r3, #31
 8012e16:	2201      	movs	r2, #1
 8012e18:	fa02 f303 	lsl.w	r3, r2, r3
 8012e1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8012e1e:	68fb      	ldr	r3, [r7, #12]
 8012e20:	6a1a      	ldr	r2, [r3, #32]
 8012e22:	697b      	ldr	r3, [r7, #20]
 8012e24:	43db      	mvns	r3, r3
 8012e26:	401a      	ands	r2, r3
 8012e28:	68fb      	ldr	r3, [r7, #12]
 8012e2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	6a1a      	ldr	r2, [r3, #32]
 8012e30:	68bb      	ldr	r3, [r7, #8]
 8012e32:	f003 031f 	and.w	r3, r3, #31
 8012e36:	6879      	ldr	r1, [r7, #4]
 8012e38:	fa01 f303 	lsl.w	r3, r1, r3
 8012e3c:	431a      	orrs	r2, r3
 8012e3e:	68fb      	ldr	r3, [r7, #12]
 8012e40:	621a      	str	r2, [r3, #32]
}
 8012e42:	bf00      	nop
 8012e44:	371c      	adds	r7, #28
 8012e46:	46bd      	mov	sp, r7
 8012e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e4c:	4770      	bx	lr

08012e4e <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012e4e:	b580      	push	{r7, lr}
 8012e50:	b084      	sub	sp, #16
 8012e52:	af00      	add	r7, sp, #0
 8012e54:	6078      	str	r0, [r7, #4]
 8012e56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8012e58:	683b      	ldr	r3, [r7, #0]
 8012e5a:	2b04      	cmp	r3, #4
 8012e5c:	d00d      	beq.n	8012e7a <HAL_TIMEx_OCN_Start_IT+0x2c>
 8012e5e:	2b08      	cmp	r3, #8
 8012e60:	d014      	beq.n	8012e8c <HAL_TIMEx_OCN_Start_IT+0x3e>
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d000      	beq.n	8012e68 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 8012e66:	e01a      	b.n	8012e9e <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	68da      	ldr	r2, [r3, #12]
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	f042 0202 	orr.w	r2, r2, #2
 8012e76:	60da      	str	r2, [r3, #12]
      break;
 8012e78:	e011      	b.n	8012e9e <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	68da      	ldr	r2, [r3, #12]
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	681b      	ldr	r3, [r3, #0]
 8012e84:	f042 0204 	orr.w	r2, r2, #4
 8012e88:	60da      	str	r2, [r3, #12]
      break;
 8012e8a:	e008      	b.n	8012e9e <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	681b      	ldr	r3, [r3, #0]
 8012e90:	68da      	ldr	r2, [r3, #12]
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	681b      	ldr	r3, [r3, #0]
 8012e96:	f042 0208 	orr.w	r2, r2, #8
 8012e9a:	60da      	str	r2, [r3, #12]
      break;
 8012e9c:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	68da      	ldr	r2, [r3, #12]
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	681b      	ldr	r3, [r3, #0]
 8012ea8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8012eac:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	681b      	ldr	r3, [r3, #0]
 8012eb2:	2204      	movs	r2, #4
 8012eb4:	6839      	ldr	r1, [r7, #0]
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	f000 f976 	bl	80131a8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8012eca:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012ecc:	687b      	ldr	r3, [r7, #4]
 8012ece:	681b      	ldr	r3, [r3, #0]
 8012ed0:	689b      	ldr	r3, [r3, #8]
 8012ed2:	f003 0307 	and.w	r3, r3, #7
 8012ed6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012ed8:	68fb      	ldr	r3, [r7, #12]
 8012eda:	2b06      	cmp	r3, #6
 8012edc:	d007      	beq.n	8012eee <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	681a      	ldr	r2, [r3, #0]
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	f042 0201 	orr.w	r2, r2, #1
 8012eec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012eee:	2300      	movs	r3, #0
}
 8012ef0:	4618      	mov	r0, r3
 8012ef2:	3710      	adds	r7, #16
 8012ef4:	46bd      	mov	sp, r7
 8012ef6:	bd80      	pop	{r7, pc}

08012ef8 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012ef8:	b580      	push	{r7, lr}
 8012efa:	b084      	sub	sp, #16
 8012efc:	af00      	add	r7, sp, #0
 8012efe:	6078      	str	r0, [r7, #4]
 8012f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8012f02:	683b      	ldr	r3, [r7, #0]
 8012f04:	2b04      	cmp	r3, #4
 8012f06:	d00d      	beq.n	8012f24 <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8012f08:	2b08      	cmp	r3, #8
 8012f0a:	d014      	beq.n	8012f36 <HAL_TIMEx_OCN_Stop_IT+0x3e>
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d000      	beq.n	8012f12 <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8012f10:	e01a      	b.n	8012f48 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	681b      	ldr	r3, [r3, #0]
 8012f16:	68da      	ldr	r2, [r3, #12]
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	f022 0202 	bic.w	r2, r2, #2
 8012f20:	60da      	str	r2, [r3, #12]
      break;
 8012f22:	e011      	b.n	8012f48 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	68da      	ldr	r2, [r3, #12]
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	681b      	ldr	r3, [r3, #0]
 8012f2e:	f022 0204 	bic.w	r2, r2, #4
 8012f32:	60da      	str	r2, [r3, #12]
      break;
 8012f34:	e008      	b.n	8012f48 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	68da      	ldr	r2, [r3, #12]
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	681b      	ldr	r3, [r3, #0]
 8012f40:	f022 0208 	bic.w	r2, r2, #8
 8012f44:	60da      	str	r2, [r3, #12]
      break;
 8012f46:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	681b      	ldr	r3, [r3, #0]
 8012f4c:	2200      	movs	r2, #0
 8012f4e:	6839      	ldr	r1, [r7, #0]
 8012f50:	4618      	mov	r0, r3
 8012f52:	f000 f929 	bl	80131a8 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	681b      	ldr	r3, [r3, #0]
 8012f5a:	6a1b      	ldr	r3, [r3, #32]
 8012f5c:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8012f5e:	68fa      	ldr	r2, [r7, #12]
 8012f60:	f240 4344 	movw	r3, #1092	; 0x444
 8012f64:	4013      	ands	r3, r2
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d107      	bne.n	8012f7a <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	68da      	ldr	r2, [r3, #12]
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8012f78:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	681b      	ldr	r3, [r3, #0]
 8012f7e:	6a1a      	ldr	r2, [r3, #32]
 8012f80:	f241 1311 	movw	r3, #4369	; 0x1111
 8012f84:	4013      	ands	r3, r2
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d10f      	bne.n	8012faa <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	6a1a      	ldr	r2, [r3, #32]
 8012f90:	f240 4344 	movw	r3, #1092	; 0x444
 8012f94:	4013      	ands	r3, r2
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d107      	bne.n	8012faa <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012fa8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	6a1a      	ldr	r2, [r3, #32]
 8012fb0:	f241 1311 	movw	r3, #4369	; 0x1111
 8012fb4:	4013      	ands	r3, r2
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d10f      	bne.n	8012fda <HAL_TIMEx_OCN_Stop_IT+0xe2>
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	681b      	ldr	r3, [r3, #0]
 8012fbe:	6a1a      	ldr	r2, [r3, #32]
 8012fc0:	f240 4344 	movw	r3, #1092	; 0x444
 8012fc4:	4013      	ands	r3, r2
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d107      	bne.n	8012fda <HAL_TIMEx_OCN_Stop_IT+0xe2>
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	681b      	ldr	r3, [r3, #0]
 8012fce:	681a      	ldr	r2, [r3, #0]
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	f022 0201 	bic.w	r2, r2, #1
 8012fd8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8012fda:	2300      	movs	r3, #0
}
 8012fdc:	4618      	mov	r0, r3
 8012fde:	3710      	adds	r7, #16
 8012fe0:	46bd      	mov	sp, r7
 8012fe2:	bd80      	pop	{r7, pc}

08012fe4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8012fe4:	b480      	push	{r7}
 8012fe6:	b085      	sub	sp, #20
 8012fe8:	af00      	add	r7, sp, #0
 8012fea:	6078      	str	r0, [r7, #4]
 8012fec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012ff4:	2b01      	cmp	r3, #1
 8012ff6:	d101      	bne.n	8012ffc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8012ff8:	2302      	movs	r3, #2
 8012ffa:	e05a      	b.n	80130b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	2201      	movs	r2, #1
 8013000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	2202      	movs	r2, #2
 8013008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	685b      	ldr	r3, [r3, #4]
 8013012:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	689b      	ldr	r3, [r3, #8]
 801301a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013022:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8013024:	683b      	ldr	r3, [r7, #0]
 8013026:	681b      	ldr	r3, [r3, #0]
 8013028:	68fa      	ldr	r2, [r7, #12]
 801302a:	4313      	orrs	r3, r2
 801302c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	681b      	ldr	r3, [r3, #0]
 8013032:	68fa      	ldr	r2, [r7, #12]
 8013034:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	4a21      	ldr	r2, [pc, #132]	; (80130c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 801303c:	4293      	cmp	r3, r2
 801303e:	d022      	beq.n	8013086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013048:	d01d      	beq.n	8013086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	4a1d      	ldr	r2, [pc, #116]	; (80130c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8013050:	4293      	cmp	r3, r2
 8013052:	d018      	beq.n	8013086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	4a1b      	ldr	r2, [pc, #108]	; (80130c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 801305a:	4293      	cmp	r3, r2
 801305c:	d013      	beq.n	8013086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	681b      	ldr	r3, [r3, #0]
 8013062:	4a1a      	ldr	r2, [pc, #104]	; (80130cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8013064:	4293      	cmp	r3, r2
 8013066:	d00e      	beq.n	8013086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	681b      	ldr	r3, [r3, #0]
 801306c:	4a18      	ldr	r2, [pc, #96]	; (80130d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 801306e:	4293      	cmp	r3, r2
 8013070:	d009      	beq.n	8013086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	681b      	ldr	r3, [r3, #0]
 8013076:	4a17      	ldr	r2, [pc, #92]	; (80130d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8013078:	4293      	cmp	r3, r2
 801307a:	d004      	beq.n	8013086 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	4a15      	ldr	r2, [pc, #84]	; (80130d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8013082:	4293      	cmp	r3, r2
 8013084:	d10c      	bne.n	80130a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013086:	68bb      	ldr	r3, [r7, #8]
 8013088:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801308c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801308e:	683b      	ldr	r3, [r7, #0]
 8013090:	685b      	ldr	r3, [r3, #4]
 8013092:	68ba      	ldr	r2, [r7, #8]
 8013094:	4313      	orrs	r3, r2
 8013096:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	681b      	ldr	r3, [r3, #0]
 801309c:	68ba      	ldr	r2, [r7, #8]
 801309e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	2201      	movs	r2, #1
 80130a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	2200      	movs	r2, #0
 80130ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80130b0:	2300      	movs	r3, #0
}
 80130b2:	4618      	mov	r0, r3
 80130b4:	3714      	adds	r7, #20
 80130b6:	46bd      	mov	sp, r7
 80130b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130bc:	4770      	bx	lr
 80130be:	bf00      	nop
 80130c0:	40010000 	.word	0x40010000
 80130c4:	40000400 	.word	0x40000400
 80130c8:	40000800 	.word	0x40000800
 80130cc:	40000c00 	.word	0x40000c00
 80130d0:	40010400 	.word	0x40010400
 80130d4:	40014000 	.word	0x40014000
 80130d8:	40001800 	.word	0x40001800

080130dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80130dc:	b480      	push	{r7}
 80130de:	b085      	sub	sp, #20
 80130e0:	af00      	add	r7, sp, #0
 80130e2:	6078      	str	r0, [r7, #4]
 80130e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80130e6:	2300      	movs	r3, #0
 80130e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80130f0:	2b01      	cmp	r3, #1
 80130f2:	d101      	bne.n	80130f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80130f4:	2302      	movs	r3, #2
 80130f6:	e03d      	b.n	8013174 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	2201      	movs	r2, #1
 80130fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8013106:	683b      	ldr	r3, [r7, #0]
 8013108:	68db      	ldr	r3, [r3, #12]
 801310a:	4313      	orrs	r3, r2
 801310c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801310e:	68fb      	ldr	r3, [r7, #12]
 8013110:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8013114:	683b      	ldr	r3, [r7, #0]
 8013116:	689b      	ldr	r3, [r3, #8]
 8013118:	4313      	orrs	r3, r2
 801311a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801311c:	68fb      	ldr	r3, [r7, #12]
 801311e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8013122:	683b      	ldr	r3, [r7, #0]
 8013124:	685b      	ldr	r3, [r3, #4]
 8013126:	4313      	orrs	r3, r2
 8013128:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8013130:	683b      	ldr	r3, [r7, #0]
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	4313      	orrs	r3, r2
 8013136:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8013138:	68fb      	ldr	r3, [r7, #12]
 801313a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801313e:	683b      	ldr	r3, [r7, #0]
 8013140:	691b      	ldr	r3, [r3, #16]
 8013142:	4313      	orrs	r3, r2
 8013144:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8013146:	68fb      	ldr	r3, [r7, #12]
 8013148:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 801314c:	683b      	ldr	r3, [r7, #0]
 801314e:	695b      	ldr	r3, [r3, #20]
 8013150:	4313      	orrs	r3, r2
 8013152:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 801315a:	683b      	ldr	r3, [r7, #0]
 801315c:	69db      	ldr	r3, [r3, #28]
 801315e:	4313      	orrs	r3, r2
 8013160:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	68fa      	ldr	r2, [r7, #12]
 8013168:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	2200      	movs	r2, #0
 801316e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013172:	2300      	movs	r3, #0
}
 8013174:	4618      	mov	r0, r3
 8013176:	3714      	adds	r7, #20
 8013178:	46bd      	mov	sp, r7
 801317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801317e:	4770      	bx	lr

08013180 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013180:	b480      	push	{r7}
 8013182:	b083      	sub	sp, #12
 8013184:	af00      	add	r7, sp, #0
 8013186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8013188:	bf00      	nop
 801318a:	370c      	adds	r7, #12
 801318c:	46bd      	mov	sp, r7
 801318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013192:	4770      	bx	lr

08013194 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8013194:	b480      	push	{r7}
 8013196:	b083      	sub	sp, #12
 8013198:	af00      	add	r7, sp, #0
 801319a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801319c:	bf00      	nop
 801319e:	370c      	adds	r7, #12
 80131a0:	46bd      	mov	sp, r7
 80131a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a6:	4770      	bx	lr

080131a8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80131a8:	b480      	push	{r7}
 80131aa:	b087      	sub	sp, #28
 80131ac:	af00      	add	r7, sp, #0
 80131ae:	60f8      	str	r0, [r7, #12]
 80131b0:	60b9      	str	r1, [r7, #8]
 80131b2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80131b4:	68bb      	ldr	r3, [r7, #8]
 80131b6:	f003 031f 	and.w	r3, r3, #31
 80131ba:	2204      	movs	r2, #4
 80131bc:	fa02 f303 	lsl.w	r3, r2, r3
 80131c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	6a1a      	ldr	r2, [r3, #32]
 80131c6:	697b      	ldr	r3, [r7, #20]
 80131c8:	43db      	mvns	r3, r3
 80131ca:	401a      	ands	r2, r3
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	6a1a      	ldr	r2, [r3, #32]
 80131d4:	68bb      	ldr	r3, [r7, #8]
 80131d6:	f003 031f 	and.w	r3, r3, #31
 80131da:	6879      	ldr	r1, [r7, #4]
 80131dc:	fa01 f303 	lsl.w	r3, r1, r3
 80131e0:	431a      	orrs	r2, r3
 80131e2:	68fb      	ldr	r3, [r7, #12]
 80131e4:	621a      	str	r2, [r3, #32]
}
 80131e6:	bf00      	nop
 80131e8:	371c      	adds	r7, #28
 80131ea:	46bd      	mov	sp, r7
 80131ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131f0:	4770      	bx	lr

080131f2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80131f2:	b580      	push	{r7, lr}
 80131f4:	b082      	sub	sp, #8
 80131f6:	af00      	add	r7, sp, #0
 80131f8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d101      	bne.n	8013204 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8013200:	2301      	movs	r3, #1
 8013202:	e03f      	b.n	8013284 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801320a:	b2db      	uxtb	r3, r3
 801320c:	2b00      	cmp	r3, #0
 801320e:	d106      	bne.n	801321e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	2200      	movs	r2, #0
 8013214:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013218:	6878      	ldr	r0, [r7, #4]
 801321a:	f7f9 ff99 	bl	800d150 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	2224      	movs	r2, #36	; 0x24
 8013222:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	681b      	ldr	r3, [r3, #0]
 801322a:	68da      	ldr	r2, [r3, #12]
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8013234:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8013236:	6878      	ldr	r0, [r7, #4]
 8013238:	f000 f9b2 	bl	80135a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	691a      	ldr	r2, [r3, #16]
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801324a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	695a      	ldr	r2, [r3, #20]
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801325a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	68da      	ldr	r2, [r3, #12]
 8013262:	687b      	ldr	r3, [r7, #4]
 8013264:	681b      	ldr	r3, [r3, #0]
 8013266:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801326a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	2200      	movs	r2, #0
 8013270:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	2220      	movs	r2, #32
 8013276:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	2220      	movs	r2, #32
 801327e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8013282:	2300      	movs	r3, #0
}
 8013284:	4618      	mov	r0, r3
 8013286:	3708      	adds	r7, #8
 8013288:	46bd      	mov	sp, r7
 801328a:	bd80      	pop	{r7, pc}

0801328c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b088      	sub	sp, #32
 8013290:	af02      	add	r7, sp, #8
 8013292:	60f8      	str	r0, [r7, #12]
 8013294:	60b9      	str	r1, [r7, #8]
 8013296:	603b      	str	r3, [r7, #0]
 8013298:	4613      	mov	r3, r2
 801329a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 801329c:	2300      	movs	r3, #0
 801329e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80132a6:	b2db      	uxtb	r3, r3
 80132a8:	2b20      	cmp	r3, #32
 80132aa:	f040 8083 	bne.w	80133b4 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80132ae:	68bb      	ldr	r3, [r7, #8]
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	d002      	beq.n	80132ba <HAL_UART_Transmit+0x2e>
 80132b4:	88fb      	ldrh	r3, [r7, #6]
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	d101      	bne.n	80132be <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80132ba:	2301      	movs	r3, #1
 80132bc:	e07b      	b.n	80133b6 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80132be:	68fb      	ldr	r3, [r7, #12]
 80132c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80132c4:	2b01      	cmp	r3, #1
 80132c6:	d101      	bne.n	80132cc <HAL_UART_Transmit+0x40>
 80132c8:	2302      	movs	r3, #2
 80132ca:	e074      	b.n	80133b6 <HAL_UART_Transmit+0x12a>
 80132cc:	68fb      	ldr	r3, [r7, #12]
 80132ce:	2201      	movs	r2, #1
 80132d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80132d4:	68fb      	ldr	r3, [r7, #12]
 80132d6:	2200      	movs	r2, #0
 80132d8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	2221      	movs	r2, #33	; 0x21
 80132de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80132e2:	f7fb fd25 	bl	800ed30 <HAL_GetTick>
 80132e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	88fa      	ldrh	r2, [r7, #6]
 80132ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80132ee:	68fb      	ldr	r3, [r7, #12]
 80132f0:	88fa      	ldrh	r2, [r7, #6]
 80132f2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80132f4:	68fb      	ldr	r3, [r7, #12]
 80132f6:	2200      	movs	r2, #0
 80132f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80132fc:	e042      	b.n	8013384 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80132fe:	68fb      	ldr	r3, [r7, #12]
 8013300:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013302:	b29b      	uxth	r3, r3
 8013304:	3b01      	subs	r3, #1
 8013306:	b29a      	uxth	r2, r3
 8013308:	68fb      	ldr	r3, [r7, #12]
 801330a:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 801330c:	68fb      	ldr	r3, [r7, #12]
 801330e:	689b      	ldr	r3, [r3, #8]
 8013310:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013314:	d122      	bne.n	801335c <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8013316:	683b      	ldr	r3, [r7, #0]
 8013318:	9300      	str	r3, [sp, #0]
 801331a:	697b      	ldr	r3, [r7, #20]
 801331c:	2200      	movs	r2, #0
 801331e:	2180      	movs	r1, #128	; 0x80
 8013320:	68f8      	ldr	r0, [r7, #12]
 8013322:	f000 f8f2 	bl	801350a <UART_WaitOnFlagUntilTimeout>
 8013326:	4603      	mov	r3, r0
 8013328:	2b00      	cmp	r3, #0
 801332a:	d001      	beq.n	8013330 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 801332c:	2303      	movs	r3, #3
 801332e:	e042      	b.n	80133b6 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8013330:	68bb      	ldr	r3, [r7, #8]
 8013332:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8013334:	693b      	ldr	r3, [r7, #16]
 8013336:	881b      	ldrh	r3, [r3, #0]
 8013338:	461a      	mov	r2, r3
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8013342:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	691b      	ldr	r3, [r3, #16]
 8013348:	2b00      	cmp	r3, #0
 801334a:	d103      	bne.n	8013354 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 801334c:	68bb      	ldr	r3, [r7, #8]
 801334e:	3302      	adds	r3, #2
 8013350:	60bb      	str	r3, [r7, #8]
 8013352:	e017      	b.n	8013384 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8013354:	68bb      	ldr	r3, [r7, #8]
 8013356:	3301      	adds	r3, #1
 8013358:	60bb      	str	r3, [r7, #8]
 801335a:	e013      	b.n	8013384 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801335c:	683b      	ldr	r3, [r7, #0]
 801335e:	9300      	str	r3, [sp, #0]
 8013360:	697b      	ldr	r3, [r7, #20]
 8013362:	2200      	movs	r2, #0
 8013364:	2180      	movs	r1, #128	; 0x80
 8013366:	68f8      	ldr	r0, [r7, #12]
 8013368:	f000 f8cf 	bl	801350a <UART_WaitOnFlagUntilTimeout>
 801336c:	4603      	mov	r3, r0
 801336e:	2b00      	cmp	r3, #0
 8013370:	d001      	beq.n	8013376 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8013372:	2303      	movs	r3, #3
 8013374:	e01f      	b.n	80133b6 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8013376:	68bb      	ldr	r3, [r7, #8]
 8013378:	1c5a      	adds	r2, r3, #1
 801337a:	60ba      	str	r2, [r7, #8]
 801337c:	781a      	ldrb	r2, [r3, #0]
 801337e:	68fb      	ldr	r3, [r7, #12]
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8013384:	68fb      	ldr	r3, [r7, #12]
 8013386:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013388:	b29b      	uxth	r3, r3
 801338a:	2b00      	cmp	r3, #0
 801338c:	d1b7      	bne.n	80132fe <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801338e:	683b      	ldr	r3, [r7, #0]
 8013390:	9300      	str	r3, [sp, #0]
 8013392:	697b      	ldr	r3, [r7, #20]
 8013394:	2200      	movs	r2, #0
 8013396:	2140      	movs	r1, #64	; 0x40
 8013398:	68f8      	ldr	r0, [r7, #12]
 801339a:	f000 f8b6 	bl	801350a <UART_WaitOnFlagUntilTimeout>
 801339e:	4603      	mov	r3, r0
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	d001      	beq.n	80133a8 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80133a4:	2303      	movs	r3, #3
 80133a6:	e006      	b.n	80133b6 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	2220      	movs	r2, #32
 80133ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80133b0:	2300      	movs	r3, #0
 80133b2:	e000      	b.n	80133b6 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80133b4:	2302      	movs	r3, #2
  }
}
 80133b6:	4618      	mov	r0, r3
 80133b8:	3718      	adds	r7, #24
 80133ba:	46bd      	mov	sp, r7
 80133bc:	bd80      	pop	{r7, pc}

080133be <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80133be:	b580      	push	{r7, lr}
 80133c0:	b088      	sub	sp, #32
 80133c2:	af02      	add	r7, sp, #8
 80133c4:	60f8      	str	r0, [r7, #12]
 80133c6:	60b9      	str	r1, [r7, #8]
 80133c8:	603b      	str	r3, [r7, #0]
 80133ca:	4613      	mov	r3, r2
 80133cc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80133ce:	2300      	movs	r3, #0
 80133d0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80133d8:	b2db      	uxtb	r3, r3
 80133da:	2b20      	cmp	r3, #32
 80133dc:	f040 8090 	bne.w	8013500 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80133e0:	68bb      	ldr	r3, [r7, #8]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d002      	beq.n	80133ec <HAL_UART_Receive+0x2e>
 80133e6:	88fb      	ldrh	r3, [r7, #6]
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d101      	bne.n	80133f0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80133ec:	2301      	movs	r3, #1
 80133ee:	e088      	b.n	8013502 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80133f6:	2b01      	cmp	r3, #1
 80133f8:	d101      	bne.n	80133fe <HAL_UART_Receive+0x40>
 80133fa:	2302      	movs	r3, #2
 80133fc:	e081      	b.n	8013502 <HAL_UART_Receive+0x144>
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	2201      	movs	r2, #1
 8013402:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013406:	68fb      	ldr	r3, [r7, #12]
 8013408:	2200      	movs	r2, #0
 801340a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	2222      	movs	r2, #34	; 0x22
 8013410:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8013414:	f7fb fc8c 	bl	800ed30 <HAL_GetTick>
 8013418:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	88fa      	ldrh	r2, [r7, #6]
 801341e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8013420:	68fb      	ldr	r3, [r7, #12]
 8013422:	88fa      	ldrh	r2, [r7, #6]
 8013424:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	2200      	movs	r2, #0
 801342a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 801342e:	e05c      	b.n	80134ea <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8013430:	68fb      	ldr	r3, [r7, #12]
 8013432:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8013434:	b29b      	uxth	r3, r3
 8013436:	3b01      	subs	r3, #1
 8013438:	b29a      	uxth	r2, r3
 801343a:	68fb      	ldr	r3, [r7, #12]
 801343c:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	689b      	ldr	r3, [r3, #8]
 8013442:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013446:	d12b      	bne.n	80134a0 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8013448:	683b      	ldr	r3, [r7, #0]
 801344a:	9300      	str	r3, [sp, #0]
 801344c:	697b      	ldr	r3, [r7, #20]
 801344e:	2200      	movs	r2, #0
 8013450:	2120      	movs	r1, #32
 8013452:	68f8      	ldr	r0, [r7, #12]
 8013454:	f000 f859 	bl	801350a <UART_WaitOnFlagUntilTimeout>
 8013458:	4603      	mov	r3, r0
 801345a:	2b00      	cmp	r3, #0
 801345c:	d001      	beq.n	8013462 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 801345e:	2303      	movs	r3, #3
 8013460:	e04f      	b.n	8013502 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8013462:	68bb      	ldr	r3, [r7, #8]
 8013464:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8013466:	68fb      	ldr	r3, [r7, #12]
 8013468:	691b      	ldr	r3, [r3, #16]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d10c      	bne.n	8013488 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	685b      	ldr	r3, [r3, #4]
 8013474:	b29b      	uxth	r3, r3
 8013476:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801347a:	b29a      	uxth	r2, r3
 801347c:	693b      	ldr	r3, [r7, #16]
 801347e:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8013480:	68bb      	ldr	r3, [r7, #8]
 8013482:	3302      	adds	r3, #2
 8013484:	60bb      	str	r3, [r7, #8]
 8013486:	e030      	b.n	80134ea <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	685b      	ldr	r3, [r3, #4]
 801348e:	b29b      	uxth	r3, r3
 8013490:	b2db      	uxtb	r3, r3
 8013492:	b29a      	uxth	r2, r3
 8013494:	693b      	ldr	r3, [r7, #16]
 8013496:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8013498:	68bb      	ldr	r3, [r7, #8]
 801349a:	3301      	adds	r3, #1
 801349c:	60bb      	str	r3, [r7, #8]
 801349e:	e024      	b.n	80134ea <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80134a0:	683b      	ldr	r3, [r7, #0]
 80134a2:	9300      	str	r3, [sp, #0]
 80134a4:	697b      	ldr	r3, [r7, #20]
 80134a6:	2200      	movs	r2, #0
 80134a8:	2120      	movs	r1, #32
 80134aa:	68f8      	ldr	r0, [r7, #12]
 80134ac:	f000 f82d 	bl	801350a <UART_WaitOnFlagUntilTimeout>
 80134b0:	4603      	mov	r3, r0
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d001      	beq.n	80134ba <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 80134b6:	2303      	movs	r3, #3
 80134b8:	e023      	b.n	8013502 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 80134ba:	68fb      	ldr	r3, [r7, #12]
 80134bc:	691b      	ldr	r3, [r3, #16]
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d108      	bne.n	80134d4 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	6859      	ldr	r1, [r3, #4]
 80134c8:	68bb      	ldr	r3, [r7, #8]
 80134ca:	1c5a      	adds	r2, r3, #1
 80134cc:	60ba      	str	r2, [r7, #8]
 80134ce:	b2ca      	uxtb	r2, r1
 80134d0:	701a      	strb	r2, [r3, #0]
 80134d2:	e00a      	b.n	80134ea <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80134d4:	68fb      	ldr	r3, [r7, #12]
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	685b      	ldr	r3, [r3, #4]
 80134da:	b2da      	uxtb	r2, r3
 80134dc:	68bb      	ldr	r3, [r7, #8]
 80134de:	1c59      	adds	r1, r3, #1
 80134e0:	60b9      	str	r1, [r7, #8]
 80134e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80134e6:	b2d2      	uxtb	r2, r2
 80134e8:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80134ee:	b29b      	uxth	r3, r3
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d19d      	bne.n	8013430 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80134f4:	68fb      	ldr	r3, [r7, #12]
 80134f6:	2220      	movs	r2, #32
 80134f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80134fc:	2300      	movs	r3, #0
 80134fe:	e000      	b.n	8013502 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8013500:	2302      	movs	r3, #2
  }
}
 8013502:	4618      	mov	r0, r3
 8013504:	3718      	adds	r7, #24
 8013506:	46bd      	mov	sp, r7
 8013508:	bd80      	pop	{r7, pc}

0801350a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 801350a:	b580      	push	{r7, lr}
 801350c:	b084      	sub	sp, #16
 801350e:	af00      	add	r7, sp, #0
 8013510:	60f8      	str	r0, [r7, #12]
 8013512:	60b9      	str	r1, [r7, #8]
 8013514:	603b      	str	r3, [r7, #0]
 8013516:	4613      	mov	r3, r2
 8013518:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801351a:	e02c      	b.n	8013576 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801351c:	69bb      	ldr	r3, [r7, #24]
 801351e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013522:	d028      	beq.n	8013576 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8013524:	69bb      	ldr	r3, [r7, #24]
 8013526:	2b00      	cmp	r3, #0
 8013528:	d007      	beq.n	801353a <UART_WaitOnFlagUntilTimeout+0x30>
 801352a:	f7fb fc01 	bl	800ed30 <HAL_GetTick>
 801352e:	4602      	mov	r2, r0
 8013530:	683b      	ldr	r3, [r7, #0]
 8013532:	1ad3      	subs	r3, r2, r3
 8013534:	69ba      	ldr	r2, [r7, #24]
 8013536:	429a      	cmp	r2, r3
 8013538:	d21d      	bcs.n	8013576 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	681b      	ldr	r3, [r3, #0]
 801353e:	68da      	ldr	r2, [r3, #12]
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	681b      	ldr	r3, [r3, #0]
 8013544:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8013548:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	681b      	ldr	r3, [r3, #0]
 801354e:	695a      	ldr	r2, [r3, #20]
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	681b      	ldr	r3, [r3, #0]
 8013554:	f022 0201 	bic.w	r2, r2, #1
 8013558:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	2220      	movs	r2, #32
 801355e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	2220      	movs	r2, #32
 8013566:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	2200      	movs	r2, #0
 801356e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8013572:	2303      	movs	r3, #3
 8013574:	e00f      	b.n	8013596 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013576:	68fb      	ldr	r3, [r7, #12]
 8013578:	681b      	ldr	r3, [r3, #0]
 801357a:	681a      	ldr	r2, [r3, #0]
 801357c:	68bb      	ldr	r3, [r7, #8]
 801357e:	4013      	ands	r3, r2
 8013580:	68ba      	ldr	r2, [r7, #8]
 8013582:	429a      	cmp	r2, r3
 8013584:	bf0c      	ite	eq
 8013586:	2301      	moveq	r3, #1
 8013588:	2300      	movne	r3, #0
 801358a:	b2db      	uxtb	r3, r3
 801358c:	461a      	mov	r2, r3
 801358e:	79fb      	ldrb	r3, [r7, #7]
 8013590:	429a      	cmp	r2, r3
 8013592:	d0c3      	beq.n	801351c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8013594:	2300      	movs	r3, #0
}
 8013596:	4618      	mov	r0, r3
 8013598:	3710      	adds	r7, #16
 801359a:	46bd      	mov	sp, r7
 801359c:	bd80      	pop	{r7, pc}
	...

080135a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80135a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135a4:	b085      	sub	sp, #20
 80135a6:	af00      	add	r7, sp, #0
 80135a8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	691b      	ldr	r3, [r3, #16]
 80135b0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	68da      	ldr	r2, [r3, #12]
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	430a      	orrs	r2, r1
 80135be:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	689a      	ldr	r2, [r3, #8]
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	691b      	ldr	r3, [r3, #16]
 80135c8:	431a      	orrs	r2, r3
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	695b      	ldr	r3, [r3, #20]
 80135ce:	431a      	orrs	r2, r3
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	69db      	ldr	r3, [r3, #28]
 80135d4:	4313      	orrs	r3, r2
 80135d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	681b      	ldr	r3, [r3, #0]
 80135dc:	68db      	ldr	r3, [r3, #12]
 80135de:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80135e2:	f023 030c 	bic.w	r3, r3, #12
 80135e6:	687a      	ldr	r2, [r7, #4]
 80135e8:	6812      	ldr	r2, [r2, #0]
 80135ea:	68f9      	ldr	r1, [r7, #12]
 80135ec:	430b      	orrs	r3, r1
 80135ee:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	695b      	ldr	r3, [r3, #20]
 80135f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	699a      	ldr	r2, [r3, #24]
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	430a      	orrs	r2, r1
 8013604:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	69db      	ldr	r3, [r3, #28]
 801360a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801360e:	f040 818b 	bne.w	8013928 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	4ac1      	ldr	r2, [pc, #772]	; (801391c <UART_SetConfig+0x37c>)
 8013618:	4293      	cmp	r3, r2
 801361a:	d005      	beq.n	8013628 <UART_SetConfig+0x88>
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	4abf      	ldr	r2, [pc, #764]	; (8013920 <UART_SetConfig+0x380>)
 8013622:	4293      	cmp	r3, r2
 8013624:	f040 80bd 	bne.w	80137a2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8013628:	f7fd fce2 	bl	8010ff0 <HAL_RCC_GetPCLK2Freq>
 801362c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801362e:	68bb      	ldr	r3, [r7, #8]
 8013630:	461d      	mov	r5, r3
 8013632:	f04f 0600 	mov.w	r6, #0
 8013636:	46a8      	mov	r8, r5
 8013638:	46b1      	mov	r9, r6
 801363a:	eb18 0308 	adds.w	r3, r8, r8
 801363e:	eb49 0409 	adc.w	r4, r9, r9
 8013642:	4698      	mov	r8, r3
 8013644:	46a1      	mov	r9, r4
 8013646:	eb18 0805 	adds.w	r8, r8, r5
 801364a:	eb49 0906 	adc.w	r9, r9, r6
 801364e:	f04f 0100 	mov.w	r1, #0
 8013652:	f04f 0200 	mov.w	r2, #0
 8013656:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 801365a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 801365e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013662:	4688      	mov	r8, r1
 8013664:	4691      	mov	r9, r2
 8013666:	eb18 0005 	adds.w	r0, r8, r5
 801366a:	eb49 0106 	adc.w	r1, r9, r6
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	685b      	ldr	r3, [r3, #4]
 8013672:	461d      	mov	r5, r3
 8013674:	f04f 0600 	mov.w	r6, #0
 8013678:	196b      	adds	r3, r5, r5
 801367a:	eb46 0406 	adc.w	r4, r6, r6
 801367e:	461a      	mov	r2, r3
 8013680:	4623      	mov	r3, r4
 8013682:	f7f5 fa39 	bl	8008af8 <__aeabi_uldivmod>
 8013686:	4603      	mov	r3, r0
 8013688:	460c      	mov	r4, r1
 801368a:	461a      	mov	r2, r3
 801368c:	4ba5      	ldr	r3, [pc, #660]	; (8013924 <UART_SetConfig+0x384>)
 801368e:	fba3 2302 	umull	r2, r3, r3, r2
 8013692:	095b      	lsrs	r3, r3, #5
 8013694:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013698:	68bb      	ldr	r3, [r7, #8]
 801369a:	461d      	mov	r5, r3
 801369c:	f04f 0600 	mov.w	r6, #0
 80136a0:	46a9      	mov	r9, r5
 80136a2:	46b2      	mov	sl, r6
 80136a4:	eb19 0309 	adds.w	r3, r9, r9
 80136a8:	eb4a 040a 	adc.w	r4, sl, sl
 80136ac:	4699      	mov	r9, r3
 80136ae:	46a2      	mov	sl, r4
 80136b0:	eb19 0905 	adds.w	r9, r9, r5
 80136b4:	eb4a 0a06 	adc.w	sl, sl, r6
 80136b8:	f04f 0100 	mov.w	r1, #0
 80136bc:	f04f 0200 	mov.w	r2, #0
 80136c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80136c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80136c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80136cc:	4689      	mov	r9, r1
 80136ce:	4692      	mov	sl, r2
 80136d0:	eb19 0005 	adds.w	r0, r9, r5
 80136d4:	eb4a 0106 	adc.w	r1, sl, r6
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	685b      	ldr	r3, [r3, #4]
 80136dc:	461d      	mov	r5, r3
 80136de:	f04f 0600 	mov.w	r6, #0
 80136e2:	196b      	adds	r3, r5, r5
 80136e4:	eb46 0406 	adc.w	r4, r6, r6
 80136e8:	461a      	mov	r2, r3
 80136ea:	4623      	mov	r3, r4
 80136ec:	f7f5 fa04 	bl	8008af8 <__aeabi_uldivmod>
 80136f0:	4603      	mov	r3, r0
 80136f2:	460c      	mov	r4, r1
 80136f4:	461a      	mov	r2, r3
 80136f6:	4b8b      	ldr	r3, [pc, #556]	; (8013924 <UART_SetConfig+0x384>)
 80136f8:	fba3 1302 	umull	r1, r3, r3, r2
 80136fc:	095b      	lsrs	r3, r3, #5
 80136fe:	2164      	movs	r1, #100	; 0x64
 8013700:	fb01 f303 	mul.w	r3, r1, r3
 8013704:	1ad3      	subs	r3, r2, r3
 8013706:	00db      	lsls	r3, r3, #3
 8013708:	3332      	adds	r3, #50	; 0x32
 801370a:	4a86      	ldr	r2, [pc, #536]	; (8013924 <UART_SetConfig+0x384>)
 801370c:	fba2 2303 	umull	r2, r3, r2, r3
 8013710:	095b      	lsrs	r3, r3, #5
 8013712:	005b      	lsls	r3, r3, #1
 8013714:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8013718:	4498      	add	r8, r3
 801371a:	68bb      	ldr	r3, [r7, #8]
 801371c:	461d      	mov	r5, r3
 801371e:	f04f 0600 	mov.w	r6, #0
 8013722:	46a9      	mov	r9, r5
 8013724:	46b2      	mov	sl, r6
 8013726:	eb19 0309 	adds.w	r3, r9, r9
 801372a:	eb4a 040a 	adc.w	r4, sl, sl
 801372e:	4699      	mov	r9, r3
 8013730:	46a2      	mov	sl, r4
 8013732:	eb19 0905 	adds.w	r9, r9, r5
 8013736:	eb4a 0a06 	adc.w	sl, sl, r6
 801373a:	f04f 0100 	mov.w	r1, #0
 801373e:	f04f 0200 	mov.w	r2, #0
 8013742:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013746:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801374a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801374e:	4689      	mov	r9, r1
 8013750:	4692      	mov	sl, r2
 8013752:	eb19 0005 	adds.w	r0, r9, r5
 8013756:	eb4a 0106 	adc.w	r1, sl, r6
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	685b      	ldr	r3, [r3, #4]
 801375e:	461d      	mov	r5, r3
 8013760:	f04f 0600 	mov.w	r6, #0
 8013764:	196b      	adds	r3, r5, r5
 8013766:	eb46 0406 	adc.w	r4, r6, r6
 801376a:	461a      	mov	r2, r3
 801376c:	4623      	mov	r3, r4
 801376e:	f7f5 f9c3 	bl	8008af8 <__aeabi_uldivmod>
 8013772:	4603      	mov	r3, r0
 8013774:	460c      	mov	r4, r1
 8013776:	461a      	mov	r2, r3
 8013778:	4b6a      	ldr	r3, [pc, #424]	; (8013924 <UART_SetConfig+0x384>)
 801377a:	fba3 1302 	umull	r1, r3, r3, r2
 801377e:	095b      	lsrs	r3, r3, #5
 8013780:	2164      	movs	r1, #100	; 0x64
 8013782:	fb01 f303 	mul.w	r3, r1, r3
 8013786:	1ad3      	subs	r3, r2, r3
 8013788:	00db      	lsls	r3, r3, #3
 801378a:	3332      	adds	r3, #50	; 0x32
 801378c:	4a65      	ldr	r2, [pc, #404]	; (8013924 <UART_SetConfig+0x384>)
 801378e:	fba2 2303 	umull	r2, r3, r2, r3
 8013792:	095b      	lsrs	r3, r3, #5
 8013794:	f003 0207 	and.w	r2, r3, #7
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	4442      	add	r2, r8
 801379e:	609a      	str	r2, [r3, #8]
 80137a0:	e26f      	b.n	8013c82 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80137a2:	f7fd fc11 	bl	8010fc8 <HAL_RCC_GetPCLK1Freq>
 80137a6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80137a8:	68bb      	ldr	r3, [r7, #8]
 80137aa:	461d      	mov	r5, r3
 80137ac:	f04f 0600 	mov.w	r6, #0
 80137b0:	46a8      	mov	r8, r5
 80137b2:	46b1      	mov	r9, r6
 80137b4:	eb18 0308 	adds.w	r3, r8, r8
 80137b8:	eb49 0409 	adc.w	r4, r9, r9
 80137bc:	4698      	mov	r8, r3
 80137be:	46a1      	mov	r9, r4
 80137c0:	eb18 0805 	adds.w	r8, r8, r5
 80137c4:	eb49 0906 	adc.w	r9, r9, r6
 80137c8:	f04f 0100 	mov.w	r1, #0
 80137cc:	f04f 0200 	mov.w	r2, #0
 80137d0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80137d4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80137d8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80137dc:	4688      	mov	r8, r1
 80137de:	4691      	mov	r9, r2
 80137e0:	eb18 0005 	adds.w	r0, r8, r5
 80137e4:	eb49 0106 	adc.w	r1, r9, r6
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	685b      	ldr	r3, [r3, #4]
 80137ec:	461d      	mov	r5, r3
 80137ee:	f04f 0600 	mov.w	r6, #0
 80137f2:	196b      	adds	r3, r5, r5
 80137f4:	eb46 0406 	adc.w	r4, r6, r6
 80137f8:	461a      	mov	r2, r3
 80137fa:	4623      	mov	r3, r4
 80137fc:	f7f5 f97c 	bl	8008af8 <__aeabi_uldivmod>
 8013800:	4603      	mov	r3, r0
 8013802:	460c      	mov	r4, r1
 8013804:	461a      	mov	r2, r3
 8013806:	4b47      	ldr	r3, [pc, #284]	; (8013924 <UART_SetConfig+0x384>)
 8013808:	fba3 2302 	umull	r2, r3, r3, r2
 801380c:	095b      	lsrs	r3, r3, #5
 801380e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013812:	68bb      	ldr	r3, [r7, #8]
 8013814:	461d      	mov	r5, r3
 8013816:	f04f 0600 	mov.w	r6, #0
 801381a:	46a9      	mov	r9, r5
 801381c:	46b2      	mov	sl, r6
 801381e:	eb19 0309 	adds.w	r3, r9, r9
 8013822:	eb4a 040a 	adc.w	r4, sl, sl
 8013826:	4699      	mov	r9, r3
 8013828:	46a2      	mov	sl, r4
 801382a:	eb19 0905 	adds.w	r9, r9, r5
 801382e:	eb4a 0a06 	adc.w	sl, sl, r6
 8013832:	f04f 0100 	mov.w	r1, #0
 8013836:	f04f 0200 	mov.w	r2, #0
 801383a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801383e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013842:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013846:	4689      	mov	r9, r1
 8013848:	4692      	mov	sl, r2
 801384a:	eb19 0005 	adds.w	r0, r9, r5
 801384e:	eb4a 0106 	adc.w	r1, sl, r6
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	685b      	ldr	r3, [r3, #4]
 8013856:	461d      	mov	r5, r3
 8013858:	f04f 0600 	mov.w	r6, #0
 801385c:	196b      	adds	r3, r5, r5
 801385e:	eb46 0406 	adc.w	r4, r6, r6
 8013862:	461a      	mov	r2, r3
 8013864:	4623      	mov	r3, r4
 8013866:	f7f5 f947 	bl	8008af8 <__aeabi_uldivmod>
 801386a:	4603      	mov	r3, r0
 801386c:	460c      	mov	r4, r1
 801386e:	461a      	mov	r2, r3
 8013870:	4b2c      	ldr	r3, [pc, #176]	; (8013924 <UART_SetConfig+0x384>)
 8013872:	fba3 1302 	umull	r1, r3, r3, r2
 8013876:	095b      	lsrs	r3, r3, #5
 8013878:	2164      	movs	r1, #100	; 0x64
 801387a:	fb01 f303 	mul.w	r3, r1, r3
 801387e:	1ad3      	subs	r3, r2, r3
 8013880:	00db      	lsls	r3, r3, #3
 8013882:	3332      	adds	r3, #50	; 0x32
 8013884:	4a27      	ldr	r2, [pc, #156]	; (8013924 <UART_SetConfig+0x384>)
 8013886:	fba2 2303 	umull	r2, r3, r2, r3
 801388a:	095b      	lsrs	r3, r3, #5
 801388c:	005b      	lsls	r3, r3, #1
 801388e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8013892:	4498      	add	r8, r3
 8013894:	68bb      	ldr	r3, [r7, #8]
 8013896:	461d      	mov	r5, r3
 8013898:	f04f 0600 	mov.w	r6, #0
 801389c:	46a9      	mov	r9, r5
 801389e:	46b2      	mov	sl, r6
 80138a0:	eb19 0309 	adds.w	r3, r9, r9
 80138a4:	eb4a 040a 	adc.w	r4, sl, sl
 80138a8:	4699      	mov	r9, r3
 80138aa:	46a2      	mov	sl, r4
 80138ac:	eb19 0905 	adds.w	r9, r9, r5
 80138b0:	eb4a 0a06 	adc.w	sl, sl, r6
 80138b4:	f04f 0100 	mov.w	r1, #0
 80138b8:	f04f 0200 	mov.w	r2, #0
 80138bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80138c0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80138c4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80138c8:	4689      	mov	r9, r1
 80138ca:	4692      	mov	sl, r2
 80138cc:	eb19 0005 	adds.w	r0, r9, r5
 80138d0:	eb4a 0106 	adc.w	r1, sl, r6
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	685b      	ldr	r3, [r3, #4]
 80138d8:	461d      	mov	r5, r3
 80138da:	f04f 0600 	mov.w	r6, #0
 80138de:	196b      	adds	r3, r5, r5
 80138e0:	eb46 0406 	adc.w	r4, r6, r6
 80138e4:	461a      	mov	r2, r3
 80138e6:	4623      	mov	r3, r4
 80138e8:	f7f5 f906 	bl	8008af8 <__aeabi_uldivmod>
 80138ec:	4603      	mov	r3, r0
 80138ee:	460c      	mov	r4, r1
 80138f0:	461a      	mov	r2, r3
 80138f2:	4b0c      	ldr	r3, [pc, #48]	; (8013924 <UART_SetConfig+0x384>)
 80138f4:	fba3 1302 	umull	r1, r3, r3, r2
 80138f8:	095b      	lsrs	r3, r3, #5
 80138fa:	2164      	movs	r1, #100	; 0x64
 80138fc:	fb01 f303 	mul.w	r3, r1, r3
 8013900:	1ad3      	subs	r3, r2, r3
 8013902:	00db      	lsls	r3, r3, #3
 8013904:	3332      	adds	r3, #50	; 0x32
 8013906:	4a07      	ldr	r2, [pc, #28]	; (8013924 <UART_SetConfig+0x384>)
 8013908:	fba2 2303 	umull	r2, r3, r2, r3
 801390c:	095b      	lsrs	r3, r3, #5
 801390e:	f003 0207 	and.w	r2, r3, #7
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	4442      	add	r2, r8
 8013918:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 801391a:	e1b2      	b.n	8013c82 <UART_SetConfig+0x6e2>
 801391c:	40011000 	.word	0x40011000
 8013920:	40011400 	.word	0x40011400
 8013924:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	4ad7      	ldr	r2, [pc, #860]	; (8013c8c <UART_SetConfig+0x6ec>)
 801392e:	4293      	cmp	r3, r2
 8013930:	d005      	beq.n	801393e <UART_SetConfig+0x39e>
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	681b      	ldr	r3, [r3, #0]
 8013936:	4ad6      	ldr	r2, [pc, #856]	; (8013c90 <UART_SetConfig+0x6f0>)
 8013938:	4293      	cmp	r3, r2
 801393a:	f040 80d1 	bne.w	8013ae0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 801393e:	f7fd fb57 	bl	8010ff0 <HAL_RCC_GetPCLK2Freq>
 8013942:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8013944:	68bb      	ldr	r3, [r7, #8]
 8013946:	469a      	mov	sl, r3
 8013948:	f04f 0b00 	mov.w	fp, #0
 801394c:	46d0      	mov	r8, sl
 801394e:	46d9      	mov	r9, fp
 8013950:	eb18 0308 	adds.w	r3, r8, r8
 8013954:	eb49 0409 	adc.w	r4, r9, r9
 8013958:	4698      	mov	r8, r3
 801395a:	46a1      	mov	r9, r4
 801395c:	eb18 080a 	adds.w	r8, r8, sl
 8013960:	eb49 090b 	adc.w	r9, r9, fp
 8013964:	f04f 0100 	mov.w	r1, #0
 8013968:	f04f 0200 	mov.w	r2, #0
 801396c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013970:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013974:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013978:	4688      	mov	r8, r1
 801397a:	4691      	mov	r9, r2
 801397c:	eb1a 0508 	adds.w	r5, sl, r8
 8013980:	eb4b 0609 	adc.w	r6, fp, r9
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	685b      	ldr	r3, [r3, #4]
 8013988:	4619      	mov	r1, r3
 801398a:	f04f 0200 	mov.w	r2, #0
 801398e:	f04f 0300 	mov.w	r3, #0
 8013992:	f04f 0400 	mov.w	r4, #0
 8013996:	0094      	lsls	r4, r2, #2
 8013998:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801399c:	008b      	lsls	r3, r1, #2
 801399e:	461a      	mov	r2, r3
 80139a0:	4623      	mov	r3, r4
 80139a2:	4628      	mov	r0, r5
 80139a4:	4631      	mov	r1, r6
 80139a6:	f7f5 f8a7 	bl	8008af8 <__aeabi_uldivmod>
 80139aa:	4603      	mov	r3, r0
 80139ac:	460c      	mov	r4, r1
 80139ae:	461a      	mov	r2, r3
 80139b0:	4bb8      	ldr	r3, [pc, #736]	; (8013c94 <UART_SetConfig+0x6f4>)
 80139b2:	fba3 2302 	umull	r2, r3, r3, r2
 80139b6:	095b      	lsrs	r3, r3, #5
 80139b8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80139bc:	68bb      	ldr	r3, [r7, #8]
 80139be:	469b      	mov	fp, r3
 80139c0:	f04f 0c00 	mov.w	ip, #0
 80139c4:	46d9      	mov	r9, fp
 80139c6:	46e2      	mov	sl, ip
 80139c8:	eb19 0309 	adds.w	r3, r9, r9
 80139cc:	eb4a 040a 	adc.w	r4, sl, sl
 80139d0:	4699      	mov	r9, r3
 80139d2:	46a2      	mov	sl, r4
 80139d4:	eb19 090b 	adds.w	r9, r9, fp
 80139d8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80139dc:	f04f 0100 	mov.w	r1, #0
 80139e0:	f04f 0200 	mov.w	r2, #0
 80139e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80139e8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80139ec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80139f0:	4689      	mov	r9, r1
 80139f2:	4692      	mov	sl, r2
 80139f4:	eb1b 0509 	adds.w	r5, fp, r9
 80139f8:	eb4c 060a 	adc.w	r6, ip, sl
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	685b      	ldr	r3, [r3, #4]
 8013a00:	4619      	mov	r1, r3
 8013a02:	f04f 0200 	mov.w	r2, #0
 8013a06:	f04f 0300 	mov.w	r3, #0
 8013a0a:	f04f 0400 	mov.w	r4, #0
 8013a0e:	0094      	lsls	r4, r2, #2
 8013a10:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013a14:	008b      	lsls	r3, r1, #2
 8013a16:	461a      	mov	r2, r3
 8013a18:	4623      	mov	r3, r4
 8013a1a:	4628      	mov	r0, r5
 8013a1c:	4631      	mov	r1, r6
 8013a1e:	f7f5 f86b 	bl	8008af8 <__aeabi_uldivmod>
 8013a22:	4603      	mov	r3, r0
 8013a24:	460c      	mov	r4, r1
 8013a26:	461a      	mov	r2, r3
 8013a28:	4b9a      	ldr	r3, [pc, #616]	; (8013c94 <UART_SetConfig+0x6f4>)
 8013a2a:	fba3 1302 	umull	r1, r3, r3, r2
 8013a2e:	095b      	lsrs	r3, r3, #5
 8013a30:	2164      	movs	r1, #100	; 0x64
 8013a32:	fb01 f303 	mul.w	r3, r1, r3
 8013a36:	1ad3      	subs	r3, r2, r3
 8013a38:	011b      	lsls	r3, r3, #4
 8013a3a:	3332      	adds	r3, #50	; 0x32
 8013a3c:	4a95      	ldr	r2, [pc, #596]	; (8013c94 <UART_SetConfig+0x6f4>)
 8013a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8013a42:	095b      	lsrs	r3, r3, #5
 8013a44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013a48:	4498      	add	r8, r3
 8013a4a:	68bb      	ldr	r3, [r7, #8]
 8013a4c:	469b      	mov	fp, r3
 8013a4e:	f04f 0c00 	mov.w	ip, #0
 8013a52:	46d9      	mov	r9, fp
 8013a54:	46e2      	mov	sl, ip
 8013a56:	eb19 0309 	adds.w	r3, r9, r9
 8013a5a:	eb4a 040a 	adc.w	r4, sl, sl
 8013a5e:	4699      	mov	r9, r3
 8013a60:	46a2      	mov	sl, r4
 8013a62:	eb19 090b 	adds.w	r9, r9, fp
 8013a66:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013a6a:	f04f 0100 	mov.w	r1, #0
 8013a6e:	f04f 0200 	mov.w	r2, #0
 8013a72:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013a76:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013a7a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013a7e:	4689      	mov	r9, r1
 8013a80:	4692      	mov	sl, r2
 8013a82:	eb1b 0509 	adds.w	r5, fp, r9
 8013a86:	eb4c 060a 	adc.w	r6, ip, sl
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	685b      	ldr	r3, [r3, #4]
 8013a8e:	4619      	mov	r1, r3
 8013a90:	f04f 0200 	mov.w	r2, #0
 8013a94:	f04f 0300 	mov.w	r3, #0
 8013a98:	f04f 0400 	mov.w	r4, #0
 8013a9c:	0094      	lsls	r4, r2, #2
 8013a9e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013aa2:	008b      	lsls	r3, r1, #2
 8013aa4:	461a      	mov	r2, r3
 8013aa6:	4623      	mov	r3, r4
 8013aa8:	4628      	mov	r0, r5
 8013aaa:	4631      	mov	r1, r6
 8013aac:	f7f5 f824 	bl	8008af8 <__aeabi_uldivmod>
 8013ab0:	4603      	mov	r3, r0
 8013ab2:	460c      	mov	r4, r1
 8013ab4:	461a      	mov	r2, r3
 8013ab6:	4b77      	ldr	r3, [pc, #476]	; (8013c94 <UART_SetConfig+0x6f4>)
 8013ab8:	fba3 1302 	umull	r1, r3, r3, r2
 8013abc:	095b      	lsrs	r3, r3, #5
 8013abe:	2164      	movs	r1, #100	; 0x64
 8013ac0:	fb01 f303 	mul.w	r3, r1, r3
 8013ac4:	1ad3      	subs	r3, r2, r3
 8013ac6:	011b      	lsls	r3, r3, #4
 8013ac8:	3332      	adds	r3, #50	; 0x32
 8013aca:	4a72      	ldr	r2, [pc, #456]	; (8013c94 <UART_SetConfig+0x6f4>)
 8013acc:	fba2 2303 	umull	r2, r3, r2, r3
 8013ad0:	095b      	lsrs	r3, r3, #5
 8013ad2:	f003 020f 	and.w	r2, r3, #15
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	681b      	ldr	r3, [r3, #0]
 8013ada:	4442      	add	r2, r8
 8013adc:	609a      	str	r2, [r3, #8]
 8013ade:	e0d0      	b.n	8013c82 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8013ae0:	f7fd fa72 	bl	8010fc8 <HAL_RCC_GetPCLK1Freq>
 8013ae4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8013ae6:	68bb      	ldr	r3, [r7, #8]
 8013ae8:	469a      	mov	sl, r3
 8013aea:	f04f 0b00 	mov.w	fp, #0
 8013aee:	46d0      	mov	r8, sl
 8013af0:	46d9      	mov	r9, fp
 8013af2:	eb18 0308 	adds.w	r3, r8, r8
 8013af6:	eb49 0409 	adc.w	r4, r9, r9
 8013afa:	4698      	mov	r8, r3
 8013afc:	46a1      	mov	r9, r4
 8013afe:	eb18 080a 	adds.w	r8, r8, sl
 8013b02:	eb49 090b 	adc.w	r9, r9, fp
 8013b06:	f04f 0100 	mov.w	r1, #0
 8013b0a:	f04f 0200 	mov.w	r2, #0
 8013b0e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013b12:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013b16:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013b1a:	4688      	mov	r8, r1
 8013b1c:	4691      	mov	r9, r2
 8013b1e:	eb1a 0508 	adds.w	r5, sl, r8
 8013b22:	eb4b 0609 	adc.w	r6, fp, r9
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	685b      	ldr	r3, [r3, #4]
 8013b2a:	4619      	mov	r1, r3
 8013b2c:	f04f 0200 	mov.w	r2, #0
 8013b30:	f04f 0300 	mov.w	r3, #0
 8013b34:	f04f 0400 	mov.w	r4, #0
 8013b38:	0094      	lsls	r4, r2, #2
 8013b3a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013b3e:	008b      	lsls	r3, r1, #2
 8013b40:	461a      	mov	r2, r3
 8013b42:	4623      	mov	r3, r4
 8013b44:	4628      	mov	r0, r5
 8013b46:	4631      	mov	r1, r6
 8013b48:	f7f4 ffd6 	bl	8008af8 <__aeabi_uldivmod>
 8013b4c:	4603      	mov	r3, r0
 8013b4e:	460c      	mov	r4, r1
 8013b50:	461a      	mov	r2, r3
 8013b52:	4b50      	ldr	r3, [pc, #320]	; (8013c94 <UART_SetConfig+0x6f4>)
 8013b54:	fba3 2302 	umull	r2, r3, r3, r2
 8013b58:	095b      	lsrs	r3, r3, #5
 8013b5a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013b5e:	68bb      	ldr	r3, [r7, #8]
 8013b60:	469b      	mov	fp, r3
 8013b62:	f04f 0c00 	mov.w	ip, #0
 8013b66:	46d9      	mov	r9, fp
 8013b68:	46e2      	mov	sl, ip
 8013b6a:	eb19 0309 	adds.w	r3, r9, r9
 8013b6e:	eb4a 040a 	adc.w	r4, sl, sl
 8013b72:	4699      	mov	r9, r3
 8013b74:	46a2      	mov	sl, r4
 8013b76:	eb19 090b 	adds.w	r9, r9, fp
 8013b7a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013b7e:	f04f 0100 	mov.w	r1, #0
 8013b82:	f04f 0200 	mov.w	r2, #0
 8013b86:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013b8a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013b8e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013b92:	4689      	mov	r9, r1
 8013b94:	4692      	mov	sl, r2
 8013b96:	eb1b 0509 	adds.w	r5, fp, r9
 8013b9a:	eb4c 060a 	adc.w	r6, ip, sl
 8013b9e:	687b      	ldr	r3, [r7, #4]
 8013ba0:	685b      	ldr	r3, [r3, #4]
 8013ba2:	4619      	mov	r1, r3
 8013ba4:	f04f 0200 	mov.w	r2, #0
 8013ba8:	f04f 0300 	mov.w	r3, #0
 8013bac:	f04f 0400 	mov.w	r4, #0
 8013bb0:	0094      	lsls	r4, r2, #2
 8013bb2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013bb6:	008b      	lsls	r3, r1, #2
 8013bb8:	461a      	mov	r2, r3
 8013bba:	4623      	mov	r3, r4
 8013bbc:	4628      	mov	r0, r5
 8013bbe:	4631      	mov	r1, r6
 8013bc0:	f7f4 ff9a 	bl	8008af8 <__aeabi_uldivmod>
 8013bc4:	4603      	mov	r3, r0
 8013bc6:	460c      	mov	r4, r1
 8013bc8:	461a      	mov	r2, r3
 8013bca:	4b32      	ldr	r3, [pc, #200]	; (8013c94 <UART_SetConfig+0x6f4>)
 8013bcc:	fba3 1302 	umull	r1, r3, r3, r2
 8013bd0:	095b      	lsrs	r3, r3, #5
 8013bd2:	2164      	movs	r1, #100	; 0x64
 8013bd4:	fb01 f303 	mul.w	r3, r1, r3
 8013bd8:	1ad3      	subs	r3, r2, r3
 8013bda:	011b      	lsls	r3, r3, #4
 8013bdc:	3332      	adds	r3, #50	; 0x32
 8013bde:	4a2d      	ldr	r2, [pc, #180]	; (8013c94 <UART_SetConfig+0x6f4>)
 8013be0:	fba2 2303 	umull	r2, r3, r2, r3
 8013be4:	095b      	lsrs	r3, r3, #5
 8013be6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013bea:	4498      	add	r8, r3
 8013bec:	68bb      	ldr	r3, [r7, #8]
 8013bee:	469b      	mov	fp, r3
 8013bf0:	f04f 0c00 	mov.w	ip, #0
 8013bf4:	46d9      	mov	r9, fp
 8013bf6:	46e2      	mov	sl, ip
 8013bf8:	eb19 0309 	adds.w	r3, r9, r9
 8013bfc:	eb4a 040a 	adc.w	r4, sl, sl
 8013c00:	4699      	mov	r9, r3
 8013c02:	46a2      	mov	sl, r4
 8013c04:	eb19 090b 	adds.w	r9, r9, fp
 8013c08:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013c0c:	f04f 0100 	mov.w	r1, #0
 8013c10:	f04f 0200 	mov.w	r2, #0
 8013c14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013c18:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013c1c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013c20:	4689      	mov	r9, r1
 8013c22:	4692      	mov	sl, r2
 8013c24:	eb1b 0509 	adds.w	r5, fp, r9
 8013c28:	eb4c 060a 	adc.w	r6, ip, sl
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	685b      	ldr	r3, [r3, #4]
 8013c30:	4619      	mov	r1, r3
 8013c32:	f04f 0200 	mov.w	r2, #0
 8013c36:	f04f 0300 	mov.w	r3, #0
 8013c3a:	f04f 0400 	mov.w	r4, #0
 8013c3e:	0094      	lsls	r4, r2, #2
 8013c40:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013c44:	008b      	lsls	r3, r1, #2
 8013c46:	461a      	mov	r2, r3
 8013c48:	4623      	mov	r3, r4
 8013c4a:	4628      	mov	r0, r5
 8013c4c:	4631      	mov	r1, r6
 8013c4e:	f7f4 ff53 	bl	8008af8 <__aeabi_uldivmod>
 8013c52:	4603      	mov	r3, r0
 8013c54:	460c      	mov	r4, r1
 8013c56:	461a      	mov	r2, r3
 8013c58:	4b0e      	ldr	r3, [pc, #56]	; (8013c94 <UART_SetConfig+0x6f4>)
 8013c5a:	fba3 1302 	umull	r1, r3, r3, r2
 8013c5e:	095b      	lsrs	r3, r3, #5
 8013c60:	2164      	movs	r1, #100	; 0x64
 8013c62:	fb01 f303 	mul.w	r3, r1, r3
 8013c66:	1ad3      	subs	r3, r2, r3
 8013c68:	011b      	lsls	r3, r3, #4
 8013c6a:	3332      	adds	r3, #50	; 0x32
 8013c6c:	4a09      	ldr	r2, [pc, #36]	; (8013c94 <UART_SetConfig+0x6f4>)
 8013c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8013c72:	095b      	lsrs	r3, r3, #5
 8013c74:	f003 020f 	and.w	r2, r3, #15
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	4442      	add	r2, r8
 8013c7e:	609a      	str	r2, [r3, #8]
}
 8013c80:	e7ff      	b.n	8013c82 <UART_SetConfig+0x6e2>
 8013c82:	bf00      	nop
 8013c84:	3714      	adds	r7, #20
 8013c86:	46bd      	mov	sp, r7
 8013c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c8c:	40011000 	.word	0x40011000
 8013c90:	40011400 	.word	0x40011400
 8013c94:	51eb851f 	.word	0x51eb851f

08013c98 <round>:
 8013c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c9a:	ec57 6b10 	vmov	r6, r7, d0
 8013c9e:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8013ca2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8013ca6:	2c13      	cmp	r4, #19
 8013ca8:	463b      	mov	r3, r7
 8013caa:	463d      	mov	r5, r7
 8013cac:	dc17      	bgt.n	8013cde <round+0x46>
 8013cae:	2c00      	cmp	r4, #0
 8013cb0:	da09      	bge.n	8013cc6 <round+0x2e>
 8013cb2:	3401      	adds	r4, #1
 8013cb4:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8013cb8:	d103      	bne.n	8013cc2 <round+0x2a>
 8013cba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8013cbe:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8013cc2:	2100      	movs	r1, #0
 8013cc4:	e02c      	b.n	8013d20 <round+0x88>
 8013cc6:	4a18      	ldr	r2, [pc, #96]	; (8013d28 <round+0x90>)
 8013cc8:	4122      	asrs	r2, r4
 8013cca:	4217      	tst	r7, r2
 8013ccc:	d100      	bne.n	8013cd0 <round+0x38>
 8013cce:	b19e      	cbz	r6, 8013cf8 <round+0x60>
 8013cd0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013cd4:	4123      	asrs	r3, r4
 8013cd6:	442b      	add	r3, r5
 8013cd8:	ea23 0302 	bic.w	r3, r3, r2
 8013cdc:	e7f1      	b.n	8013cc2 <round+0x2a>
 8013cde:	2c33      	cmp	r4, #51	; 0x33
 8013ce0:	dd0d      	ble.n	8013cfe <round+0x66>
 8013ce2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8013ce6:	d107      	bne.n	8013cf8 <round+0x60>
 8013ce8:	4630      	mov	r0, r6
 8013cea:	4639      	mov	r1, r7
 8013cec:	ee10 2a10 	vmov	r2, s0
 8013cf0:	f7f4 fa04 	bl	80080fc <__adddf3>
 8013cf4:	4606      	mov	r6, r0
 8013cf6:	460f      	mov	r7, r1
 8013cf8:	ec47 6b10 	vmov	d0, r6, r7
 8013cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013cfe:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8013d02:	f04f 30ff 	mov.w	r0, #4294967295
 8013d06:	40d0      	lsrs	r0, r2
 8013d08:	4206      	tst	r6, r0
 8013d0a:	d0f5      	beq.n	8013cf8 <round+0x60>
 8013d0c:	2201      	movs	r2, #1
 8013d0e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8013d12:	fa02 f404 	lsl.w	r4, r2, r4
 8013d16:	1931      	adds	r1, r6, r4
 8013d18:	bf28      	it	cs
 8013d1a:	189b      	addcs	r3, r3, r2
 8013d1c:	ea21 0100 	bic.w	r1, r1, r0
 8013d20:	461f      	mov	r7, r3
 8013d22:	460e      	mov	r6, r1
 8013d24:	e7e8      	b.n	8013cf8 <round+0x60>
 8013d26:	bf00      	nop
 8013d28:	000fffff 	.word	0x000fffff

08013d2c <__errno>:
 8013d2c:	4b01      	ldr	r3, [pc, #4]	; (8013d34 <__errno+0x8>)
 8013d2e:	6818      	ldr	r0, [r3, #0]
 8013d30:	4770      	bx	lr
 8013d32:	bf00      	nop
 8013d34:	20000038 	.word	0x20000038

08013d38 <__sflush_r>:
 8013d38:	898a      	ldrh	r2, [r1, #12]
 8013d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d3e:	4605      	mov	r5, r0
 8013d40:	0710      	lsls	r0, r2, #28
 8013d42:	460c      	mov	r4, r1
 8013d44:	d458      	bmi.n	8013df8 <__sflush_r+0xc0>
 8013d46:	684b      	ldr	r3, [r1, #4]
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	dc05      	bgt.n	8013d58 <__sflush_r+0x20>
 8013d4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	dc02      	bgt.n	8013d58 <__sflush_r+0x20>
 8013d52:	2000      	movs	r0, #0
 8013d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013d5a:	2e00      	cmp	r6, #0
 8013d5c:	d0f9      	beq.n	8013d52 <__sflush_r+0x1a>
 8013d5e:	2300      	movs	r3, #0
 8013d60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013d64:	682f      	ldr	r7, [r5, #0]
 8013d66:	6a21      	ldr	r1, [r4, #32]
 8013d68:	602b      	str	r3, [r5, #0]
 8013d6a:	d032      	beq.n	8013dd2 <__sflush_r+0x9a>
 8013d6c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013d6e:	89a3      	ldrh	r3, [r4, #12]
 8013d70:	075a      	lsls	r2, r3, #29
 8013d72:	d505      	bpl.n	8013d80 <__sflush_r+0x48>
 8013d74:	6863      	ldr	r3, [r4, #4]
 8013d76:	1ac0      	subs	r0, r0, r3
 8013d78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013d7a:	b10b      	cbz	r3, 8013d80 <__sflush_r+0x48>
 8013d7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013d7e:	1ac0      	subs	r0, r0, r3
 8013d80:	2300      	movs	r3, #0
 8013d82:	4602      	mov	r2, r0
 8013d84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013d86:	6a21      	ldr	r1, [r4, #32]
 8013d88:	4628      	mov	r0, r5
 8013d8a:	47b0      	blx	r6
 8013d8c:	1c43      	adds	r3, r0, #1
 8013d8e:	89a3      	ldrh	r3, [r4, #12]
 8013d90:	d106      	bne.n	8013da0 <__sflush_r+0x68>
 8013d92:	6829      	ldr	r1, [r5, #0]
 8013d94:	291d      	cmp	r1, #29
 8013d96:	d848      	bhi.n	8013e2a <__sflush_r+0xf2>
 8013d98:	4a29      	ldr	r2, [pc, #164]	; (8013e40 <__sflush_r+0x108>)
 8013d9a:	40ca      	lsrs	r2, r1
 8013d9c:	07d6      	lsls	r6, r2, #31
 8013d9e:	d544      	bpl.n	8013e2a <__sflush_r+0xf2>
 8013da0:	2200      	movs	r2, #0
 8013da2:	6062      	str	r2, [r4, #4]
 8013da4:	04d9      	lsls	r1, r3, #19
 8013da6:	6922      	ldr	r2, [r4, #16]
 8013da8:	6022      	str	r2, [r4, #0]
 8013daa:	d504      	bpl.n	8013db6 <__sflush_r+0x7e>
 8013dac:	1c42      	adds	r2, r0, #1
 8013dae:	d101      	bne.n	8013db4 <__sflush_r+0x7c>
 8013db0:	682b      	ldr	r3, [r5, #0]
 8013db2:	b903      	cbnz	r3, 8013db6 <__sflush_r+0x7e>
 8013db4:	6560      	str	r0, [r4, #84]	; 0x54
 8013db6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013db8:	602f      	str	r7, [r5, #0]
 8013dba:	2900      	cmp	r1, #0
 8013dbc:	d0c9      	beq.n	8013d52 <__sflush_r+0x1a>
 8013dbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013dc2:	4299      	cmp	r1, r3
 8013dc4:	d002      	beq.n	8013dcc <__sflush_r+0x94>
 8013dc6:	4628      	mov	r0, r5
 8013dc8:	f000 f9fa 	bl	80141c0 <_free_r>
 8013dcc:	2000      	movs	r0, #0
 8013dce:	6360      	str	r0, [r4, #52]	; 0x34
 8013dd0:	e7c0      	b.n	8013d54 <__sflush_r+0x1c>
 8013dd2:	2301      	movs	r3, #1
 8013dd4:	4628      	mov	r0, r5
 8013dd6:	47b0      	blx	r6
 8013dd8:	1c41      	adds	r1, r0, #1
 8013dda:	d1c8      	bne.n	8013d6e <__sflush_r+0x36>
 8013ddc:	682b      	ldr	r3, [r5, #0]
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d0c5      	beq.n	8013d6e <__sflush_r+0x36>
 8013de2:	2b1d      	cmp	r3, #29
 8013de4:	d001      	beq.n	8013dea <__sflush_r+0xb2>
 8013de6:	2b16      	cmp	r3, #22
 8013de8:	d101      	bne.n	8013dee <__sflush_r+0xb6>
 8013dea:	602f      	str	r7, [r5, #0]
 8013dec:	e7b1      	b.n	8013d52 <__sflush_r+0x1a>
 8013dee:	89a3      	ldrh	r3, [r4, #12]
 8013df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013df4:	81a3      	strh	r3, [r4, #12]
 8013df6:	e7ad      	b.n	8013d54 <__sflush_r+0x1c>
 8013df8:	690f      	ldr	r7, [r1, #16]
 8013dfa:	2f00      	cmp	r7, #0
 8013dfc:	d0a9      	beq.n	8013d52 <__sflush_r+0x1a>
 8013dfe:	0793      	lsls	r3, r2, #30
 8013e00:	680e      	ldr	r6, [r1, #0]
 8013e02:	bf08      	it	eq
 8013e04:	694b      	ldreq	r3, [r1, #20]
 8013e06:	600f      	str	r7, [r1, #0]
 8013e08:	bf18      	it	ne
 8013e0a:	2300      	movne	r3, #0
 8013e0c:	eba6 0807 	sub.w	r8, r6, r7
 8013e10:	608b      	str	r3, [r1, #8]
 8013e12:	f1b8 0f00 	cmp.w	r8, #0
 8013e16:	dd9c      	ble.n	8013d52 <__sflush_r+0x1a>
 8013e18:	4643      	mov	r3, r8
 8013e1a:	463a      	mov	r2, r7
 8013e1c:	6a21      	ldr	r1, [r4, #32]
 8013e1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013e20:	4628      	mov	r0, r5
 8013e22:	47b0      	blx	r6
 8013e24:	2800      	cmp	r0, #0
 8013e26:	dc06      	bgt.n	8013e36 <__sflush_r+0xfe>
 8013e28:	89a3      	ldrh	r3, [r4, #12]
 8013e2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e2e:	81a3      	strh	r3, [r4, #12]
 8013e30:	f04f 30ff 	mov.w	r0, #4294967295
 8013e34:	e78e      	b.n	8013d54 <__sflush_r+0x1c>
 8013e36:	4407      	add	r7, r0
 8013e38:	eba8 0800 	sub.w	r8, r8, r0
 8013e3c:	e7e9      	b.n	8013e12 <__sflush_r+0xda>
 8013e3e:	bf00      	nop
 8013e40:	20400001 	.word	0x20400001

08013e44 <_fflush_r>:
 8013e44:	b538      	push	{r3, r4, r5, lr}
 8013e46:	690b      	ldr	r3, [r1, #16]
 8013e48:	4605      	mov	r5, r0
 8013e4a:	460c      	mov	r4, r1
 8013e4c:	b1db      	cbz	r3, 8013e86 <_fflush_r+0x42>
 8013e4e:	b118      	cbz	r0, 8013e58 <_fflush_r+0x14>
 8013e50:	6983      	ldr	r3, [r0, #24]
 8013e52:	b90b      	cbnz	r3, 8013e58 <_fflush_r+0x14>
 8013e54:	f000 f872 	bl	8013f3c <__sinit>
 8013e58:	4b0c      	ldr	r3, [pc, #48]	; (8013e8c <_fflush_r+0x48>)
 8013e5a:	429c      	cmp	r4, r3
 8013e5c:	d109      	bne.n	8013e72 <_fflush_r+0x2e>
 8013e5e:	686c      	ldr	r4, [r5, #4]
 8013e60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e64:	b17b      	cbz	r3, 8013e86 <_fflush_r+0x42>
 8013e66:	4621      	mov	r1, r4
 8013e68:	4628      	mov	r0, r5
 8013e6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013e6e:	f7ff bf63 	b.w	8013d38 <__sflush_r>
 8013e72:	4b07      	ldr	r3, [pc, #28]	; (8013e90 <_fflush_r+0x4c>)
 8013e74:	429c      	cmp	r4, r3
 8013e76:	d101      	bne.n	8013e7c <_fflush_r+0x38>
 8013e78:	68ac      	ldr	r4, [r5, #8]
 8013e7a:	e7f1      	b.n	8013e60 <_fflush_r+0x1c>
 8013e7c:	4b05      	ldr	r3, [pc, #20]	; (8013e94 <_fflush_r+0x50>)
 8013e7e:	429c      	cmp	r4, r3
 8013e80:	bf08      	it	eq
 8013e82:	68ec      	ldreq	r4, [r5, #12]
 8013e84:	e7ec      	b.n	8013e60 <_fflush_r+0x1c>
 8013e86:	2000      	movs	r0, #0
 8013e88:	bd38      	pop	{r3, r4, r5, pc}
 8013e8a:	bf00      	nop
 8013e8c:	08019584 	.word	0x08019584
 8013e90:	080195a4 	.word	0x080195a4
 8013e94:	08019564 	.word	0x08019564

08013e98 <fflush>:
 8013e98:	4601      	mov	r1, r0
 8013e9a:	b920      	cbnz	r0, 8013ea6 <fflush+0xe>
 8013e9c:	4b04      	ldr	r3, [pc, #16]	; (8013eb0 <fflush+0x18>)
 8013e9e:	4905      	ldr	r1, [pc, #20]	; (8013eb4 <fflush+0x1c>)
 8013ea0:	6818      	ldr	r0, [r3, #0]
 8013ea2:	f000 b8d3 	b.w	801404c <_fwalk_reent>
 8013ea6:	4b04      	ldr	r3, [pc, #16]	; (8013eb8 <fflush+0x20>)
 8013ea8:	6818      	ldr	r0, [r3, #0]
 8013eaa:	f7ff bfcb 	b.w	8013e44 <_fflush_r>
 8013eae:	bf00      	nop
 8013eb0:	080195c4 	.word	0x080195c4
 8013eb4:	08013e45 	.word	0x08013e45
 8013eb8:	20000038 	.word	0x20000038

08013ebc <std>:
 8013ebc:	2300      	movs	r3, #0
 8013ebe:	b510      	push	{r4, lr}
 8013ec0:	4604      	mov	r4, r0
 8013ec2:	e9c0 3300 	strd	r3, r3, [r0]
 8013ec6:	6083      	str	r3, [r0, #8]
 8013ec8:	8181      	strh	r1, [r0, #12]
 8013eca:	6643      	str	r3, [r0, #100]	; 0x64
 8013ecc:	81c2      	strh	r2, [r0, #14]
 8013ece:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013ed2:	6183      	str	r3, [r0, #24]
 8013ed4:	4619      	mov	r1, r3
 8013ed6:	2208      	movs	r2, #8
 8013ed8:	305c      	adds	r0, #92	; 0x5c
 8013eda:	f000 f968 	bl	80141ae <memset>
 8013ede:	4b05      	ldr	r3, [pc, #20]	; (8013ef4 <std+0x38>)
 8013ee0:	6263      	str	r3, [r4, #36]	; 0x24
 8013ee2:	4b05      	ldr	r3, [pc, #20]	; (8013ef8 <std+0x3c>)
 8013ee4:	62a3      	str	r3, [r4, #40]	; 0x28
 8013ee6:	4b05      	ldr	r3, [pc, #20]	; (8013efc <std+0x40>)
 8013ee8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013eea:	4b05      	ldr	r3, [pc, #20]	; (8013f00 <std+0x44>)
 8013eec:	6224      	str	r4, [r4, #32]
 8013eee:	6323      	str	r3, [r4, #48]	; 0x30
 8013ef0:	bd10      	pop	{r4, pc}
 8013ef2:	bf00      	nop
 8013ef4:	08015f21 	.word	0x08015f21
 8013ef8:	08015f43 	.word	0x08015f43
 8013efc:	08015f7b 	.word	0x08015f7b
 8013f00:	08015f9f 	.word	0x08015f9f

08013f04 <_cleanup_r>:
 8013f04:	4901      	ldr	r1, [pc, #4]	; (8013f0c <_cleanup_r+0x8>)
 8013f06:	f000 b8a1 	b.w	801404c <_fwalk_reent>
 8013f0a:	bf00      	nop
 8013f0c:	08013e45 	.word	0x08013e45

08013f10 <__sfmoreglue>:
 8013f10:	b570      	push	{r4, r5, r6, lr}
 8013f12:	1e4a      	subs	r2, r1, #1
 8013f14:	2568      	movs	r5, #104	; 0x68
 8013f16:	4355      	muls	r5, r2
 8013f18:	460e      	mov	r6, r1
 8013f1a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013f1e:	f000 f99d 	bl	801425c <_malloc_r>
 8013f22:	4604      	mov	r4, r0
 8013f24:	b140      	cbz	r0, 8013f38 <__sfmoreglue+0x28>
 8013f26:	2100      	movs	r1, #0
 8013f28:	e9c0 1600 	strd	r1, r6, [r0]
 8013f2c:	300c      	adds	r0, #12
 8013f2e:	60a0      	str	r0, [r4, #8]
 8013f30:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013f34:	f000 f93b 	bl	80141ae <memset>
 8013f38:	4620      	mov	r0, r4
 8013f3a:	bd70      	pop	{r4, r5, r6, pc}

08013f3c <__sinit>:
 8013f3c:	6983      	ldr	r3, [r0, #24]
 8013f3e:	b510      	push	{r4, lr}
 8013f40:	4604      	mov	r4, r0
 8013f42:	bb33      	cbnz	r3, 8013f92 <__sinit+0x56>
 8013f44:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8013f48:	6503      	str	r3, [r0, #80]	; 0x50
 8013f4a:	4b12      	ldr	r3, [pc, #72]	; (8013f94 <__sinit+0x58>)
 8013f4c:	4a12      	ldr	r2, [pc, #72]	; (8013f98 <__sinit+0x5c>)
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	6282      	str	r2, [r0, #40]	; 0x28
 8013f52:	4298      	cmp	r0, r3
 8013f54:	bf04      	itt	eq
 8013f56:	2301      	moveq	r3, #1
 8013f58:	6183      	streq	r3, [r0, #24]
 8013f5a:	f000 f81f 	bl	8013f9c <__sfp>
 8013f5e:	6060      	str	r0, [r4, #4]
 8013f60:	4620      	mov	r0, r4
 8013f62:	f000 f81b 	bl	8013f9c <__sfp>
 8013f66:	60a0      	str	r0, [r4, #8]
 8013f68:	4620      	mov	r0, r4
 8013f6a:	f000 f817 	bl	8013f9c <__sfp>
 8013f6e:	2200      	movs	r2, #0
 8013f70:	60e0      	str	r0, [r4, #12]
 8013f72:	2104      	movs	r1, #4
 8013f74:	6860      	ldr	r0, [r4, #4]
 8013f76:	f7ff ffa1 	bl	8013ebc <std>
 8013f7a:	2201      	movs	r2, #1
 8013f7c:	2109      	movs	r1, #9
 8013f7e:	68a0      	ldr	r0, [r4, #8]
 8013f80:	f7ff ff9c 	bl	8013ebc <std>
 8013f84:	2202      	movs	r2, #2
 8013f86:	2112      	movs	r1, #18
 8013f88:	68e0      	ldr	r0, [r4, #12]
 8013f8a:	f7ff ff97 	bl	8013ebc <std>
 8013f8e:	2301      	movs	r3, #1
 8013f90:	61a3      	str	r3, [r4, #24]
 8013f92:	bd10      	pop	{r4, pc}
 8013f94:	080195c4 	.word	0x080195c4
 8013f98:	08013f05 	.word	0x08013f05

08013f9c <__sfp>:
 8013f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f9e:	4b1b      	ldr	r3, [pc, #108]	; (801400c <__sfp+0x70>)
 8013fa0:	681e      	ldr	r6, [r3, #0]
 8013fa2:	69b3      	ldr	r3, [r6, #24]
 8013fa4:	4607      	mov	r7, r0
 8013fa6:	b913      	cbnz	r3, 8013fae <__sfp+0x12>
 8013fa8:	4630      	mov	r0, r6
 8013faa:	f7ff ffc7 	bl	8013f3c <__sinit>
 8013fae:	3648      	adds	r6, #72	; 0x48
 8013fb0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013fb4:	3b01      	subs	r3, #1
 8013fb6:	d503      	bpl.n	8013fc0 <__sfp+0x24>
 8013fb8:	6833      	ldr	r3, [r6, #0]
 8013fba:	b133      	cbz	r3, 8013fca <__sfp+0x2e>
 8013fbc:	6836      	ldr	r6, [r6, #0]
 8013fbe:	e7f7      	b.n	8013fb0 <__sfp+0x14>
 8013fc0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013fc4:	b16d      	cbz	r5, 8013fe2 <__sfp+0x46>
 8013fc6:	3468      	adds	r4, #104	; 0x68
 8013fc8:	e7f4      	b.n	8013fb4 <__sfp+0x18>
 8013fca:	2104      	movs	r1, #4
 8013fcc:	4638      	mov	r0, r7
 8013fce:	f7ff ff9f 	bl	8013f10 <__sfmoreglue>
 8013fd2:	6030      	str	r0, [r6, #0]
 8013fd4:	2800      	cmp	r0, #0
 8013fd6:	d1f1      	bne.n	8013fbc <__sfp+0x20>
 8013fd8:	230c      	movs	r3, #12
 8013fda:	603b      	str	r3, [r7, #0]
 8013fdc:	4604      	mov	r4, r0
 8013fde:	4620      	mov	r0, r4
 8013fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013fe2:	4b0b      	ldr	r3, [pc, #44]	; (8014010 <__sfp+0x74>)
 8013fe4:	6665      	str	r5, [r4, #100]	; 0x64
 8013fe6:	e9c4 5500 	strd	r5, r5, [r4]
 8013fea:	60a5      	str	r5, [r4, #8]
 8013fec:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8013ff0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8013ff4:	2208      	movs	r2, #8
 8013ff6:	4629      	mov	r1, r5
 8013ff8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013ffc:	f000 f8d7 	bl	80141ae <memset>
 8014000:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014004:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014008:	e7e9      	b.n	8013fde <__sfp+0x42>
 801400a:	bf00      	nop
 801400c:	080195c4 	.word	0x080195c4
 8014010:	ffff0001 	.word	0xffff0001

08014014 <_fwalk>:
 8014014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014018:	4688      	mov	r8, r1
 801401a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801401e:	2600      	movs	r6, #0
 8014020:	b914      	cbnz	r4, 8014028 <_fwalk+0x14>
 8014022:	4630      	mov	r0, r6
 8014024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014028:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801402c:	3f01      	subs	r7, #1
 801402e:	d501      	bpl.n	8014034 <_fwalk+0x20>
 8014030:	6824      	ldr	r4, [r4, #0]
 8014032:	e7f5      	b.n	8014020 <_fwalk+0xc>
 8014034:	89ab      	ldrh	r3, [r5, #12]
 8014036:	2b01      	cmp	r3, #1
 8014038:	d906      	bls.n	8014048 <_fwalk+0x34>
 801403a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801403e:	3301      	adds	r3, #1
 8014040:	d002      	beq.n	8014048 <_fwalk+0x34>
 8014042:	4628      	mov	r0, r5
 8014044:	47c0      	blx	r8
 8014046:	4306      	orrs	r6, r0
 8014048:	3568      	adds	r5, #104	; 0x68
 801404a:	e7ef      	b.n	801402c <_fwalk+0x18>

0801404c <_fwalk_reent>:
 801404c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014050:	4680      	mov	r8, r0
 8014052:	4689      	mov	r9, r1
 8014054:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014058:	2600      	movs	r6, #0
 801405a:	b914      	cbnz	r4, 8014062 <_fwalk_reent+0x16>
 801405c:	4630      	mov	r0, r6
 801405e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014062:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8014066:	3f01      	subs	r7, #1
 8014068:	d501      	bpl.n	801406e <_fwalk_reent+0x22>
 801406a:	6824      	ldr	r4, [r4, #0]
 801406c:	e7f5      	b.n	801405a <_fwalk_reent+0xe>
 801406e:	89ab      	ldrh	r3, [r5, #12]
 8014070:	2b01      	cmp	r3, #1
 8014072:	d907      	bls.n	8014084 <_fwalk_reent+0x38>
 8014074:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014078:	3301      	adds	r3, #1
 801407a:	d003      	beq.n	8014084 <_fwalk_reent+0x38>
 801407c:	4629      	mov	r1, r5
 801407e:	4640      	mov	r0, r8
 8014080:	47c8      	blx	r9
 8014082:	4306      	orrs	r6, r0
 8014084:	3568      	adds	r5, #104	; 0x68
 8014086:	e7ee      	b.n	8014066 <_fwalk_reent+0x1a>

08014088 <__libc_init_array>:
 8014088:	b570      	push	{r4, r5, r6, lr}
 801408a:	4e0d      	ldr	r6, [pc, #52]	; (80140c0 <__libc_init_array+0x38>)
 801408c:	4c0d      	ldr	r4, [pc, #52]	; (80140c4 <__libc_init_array+0x3c>)
 801408e:	1ba4      	subs	r4, r4, r6
 8014090:	10a4      	asrs	r4, r4, #2
 8014092:	2500      	movs	r5, #0
 8014094:	42a5      	cmp	r5, r4
 8014096:	d109      	bne.n	80140ac <__libc_init_array+0x24>
 8014098:	4e0b      	ldr	r6, [pc, #44]	; (80140c8 <__libc_init_array+0x40>)
 801409a:	4c0c      	ldr	r4, [pc, #48]	; (80140cc <__libc_init_array+0x44>)
 801409c:	f005 f836 	bl	801910c <_init>
 80140a0:	1ba4      	subs	r4, r4, r6
 80140a2:	10a4      	asrs	r4, r4, #2
 80140a4:	2500      	movs	r5, #0
 80140a6:	42a5      	cmp	r5, r4
 80140a8:	d105      	bne.n	80140b6 <__libc_init_array+0x2e>
 80140aa:	bd70      	pop	{r4, r5, r6, pc}
 80140ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80140b0:	4798      	blx	r3
 80140b2:	3501      	adds	r5, #1
 80140b4:	e7ee      	b.n	8014094 <__libc_init_array+0xc>
 80140b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80140ba:	4798      	blx	r3
 80140bc:	3501      	adds	r5, #1
 80140be:	e7f2      	b.n	80140a6 <__libc_init_array+0x1e>
 80140c0:	080198a0 	.word	0x080198a0
 80140c4:	080198a0 	.word	0x080198a0
 80140c8:	080198a0 	.word	0x080198a0
 80140cc:	080198a4 	.word	0x080198a4

080140d0 <__swhatbuf_r>:
 80140d0:	b570      	push	{r4, r5, r6, lr}
 80140d2:	460e      	mov	r6, r1
 80140d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80140d8:	2900      	cmp	r1, #0
 80140da:	b096      	sub	sp, #88	; 0x58
 80140dc:	4614      	mov	r4, r2
 80140de:	461d      	mov	r5, r3
 80140e0:	da07      	bge.n	80140f2 <__swhatbuf_r+0x22>
 80140e2:	2300      	movs	r3, #0
 80140e4:	602b      	str	r3, [r5, #0]
 80140e6:	89b3      	ldrh	r3, [r6, #12]
 80140e8:	061a      	lsls	r2, r3, #24
 80140ea:	d410      	bmi.n	801410e <__swhatbuf_r+0x3e>
 80140ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80140f0:	e00e      	b.n	8014110 <__swhatbuf_r+0x40>
 80140f2:	466a      	mov	r2, sp
 80140f4:	f003 fe64 	bl	8017dc0 <_fstat_r>
 80140f8:	2800      	cmp	r0, #0
 80140fa:	dbf2      	blt.n	80140e2 <__swhatbuf_r+0x12>
 80140fc:	9a01      	ldr	r2, [sp, #4]
 80140fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014102:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014106:	425a      	negs	r2, r3
 8014108:	415a      	adcs	r2, r3
 801410a:	602a      	str	r2, [r5, #0]
 801410c:	e7ee      	b.n	80140ec <__swhatbuf_r+0x1c>
 801410e:	2340      	movs	r3, #64	; 0x40
 8014110:	2000      	movs	r0, #0
 8014112:	6023      	str	r3, [r4, #0]
 8014114:	b016      	add	sp, #88	; 0x58
 8014116:	bd70      	pop	{r4, r5, r6, pc}

08014118 <__smakebuf_r>:
 8014118:	898b      	ldrh	r3, [r1, #12]
 801411a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801411c:	079d      	lsls	r5, r3, #30
 801411e:	4606      	mov	r6, r0
 8014120:	460c      	mov	r4, r1
 8014122:	d507      	bpl.n	8014134 <__smakebuf_r+0x1c>
 8014124:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014128:	6023      	str	r3, [r4, #0]
 801412a:	6123      	str	r3, [r4, #16]
 801412c:	2301      	movs	r3, #1
 801412e:	6163      	str	r3, [r4, #20]
 8014130:	b002      	add	sp, #8
 8014132:	bd70      	pop	{r4, r5, r6, pc}
 8014134:	ab01      	add	r3, sp, #4
 8014136:	466a      	mov	r2, sp
 8014138:	f7ff ffca 	bl	80140d0 <__swhatbuf_r>
 801413c:	9900      	ldr	r1, [sp, #0]
 801413e:	4605      	mov	r5, r0
 8014140:	4630      	mov	r0, r6
 8014142:	f000 f88b 	bl	801425c <_malloc_r>
 8014146:	b948      	cbnz	r0, 801415c <__smakebuf_r+0x44>
 8014148:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801414c:	059a      	lsls	r2, r3, #22
 801414e:	d4ef      	bmi.n	8014130 <__smakebuf_r+0x18>
 8014150:	f023 0303 	bic.w	r3, r3, #3
 8014154:	f043 0302 	orr.w	r3, r3, #2
 8014158:	81a3      	strh	r3, [r4, #12]
 801415a:	e7e3      	b.n	8014124 <__smakebuf_r+0xc>
 801415c:	4b0d      	ldr	r3, [pc, #52]	; (8014194 <__smakebuf_r+0x7c>)
 801415e:	62b3      	str	r3, [r6, #40]	; 0x28
 8014160:	89a3      	ldrh	r3, [r4, #12]
 8014162:	6020      	str	r0, [r4, #0]
 8014164:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014168:	81a3      	strh	r3, [r4, #12]
 801416a:	9b00      	ldr	r3, [sp, #0]
 801416c:	6163      	str	r3, [r4, #20]
 801416e:	9b01      	ldr	r3, [sp, #4]
 8014170:	6120      	str	r0, [r4, #16]
 8014172:	b15b      	cbz	r3, 801418c <__smakebuf_r+0x74>
 8014174:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014178:	4630      	mov	r0, r6
 801417a:	f004 f959 	bl	8018430 <_isatty_r>
 801417e:	b128      	cbz	r0, 801418c <__smakebuf_r+0x74>
 8014180:	89a3      	ldrh	r3, [r4, #12]
 8014182:	f023 0303 	bic.w	r3, r3, #3
 8014186:	f043 0301 	orr.w	r3, r3, #1
 801418a:	81a3      	strh	r3, [r4, #12]
 801418c:	89a3      	ldrh	r3, [r4, #12]
 801418e:	431d      	orrs	r5, r3
 8014190:	81a5      	strh	r5, [r4, #12]
 8014192:	e7cd      	b.n	8014130 <__smakebuf_r+0x18>
 8014194:	08013f05 	.word	0x08013f05

08014198 <memcpy>:
 8014198:	b510      	push	{r4, lr}
 801419a:	1e43      	subs	r3, r0, #1
 801419c:	440a      	add	r2, r1
 801419e:	4291      	cmp	r1, r2
 80141a0:	d100      	bne.n	80141a4 <memcpy+0xc>
 80141a2:	bd10      	pop	{r4, pc}
 80141a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80141a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80141ac:	e7f7      	b.n	801419e <memcpy+0x6>

080141ae <memset>:
 80141ae:	4402      	add	r2, r0
 80141b0:	4603      	mov	r3, r0
 80141b2:	4293      	cmp	r3, r2
 80141b4:	d100      	bne.n	80141b8 <memset+0xa>
 80141b6:	4770      	bx	lr
 80141b8:	f803 1b01 	strb.w	r1, [r3], #1
 80141bc:	e7f9      	b.n	80141b2 <memset+0x4>
	...

080141c0 <_free_r>:
 80141c0:	b538      	push	{r3, r4, r5, lr}
 80141c2:	4605      	mov	r5, r0
 80141c4:	2900      	cmp	r1, #0
 80141c6:	d045      	beq.n	8014254 <_free_r+0x94>
 80141c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80141cc:	1f0c      	subs	r4, r1, #4
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	bfb8      	it	lt
 80141d2:	18e4      	addlt	r4, r4, r3
 80141d4:	f004 f9a3 	bl	801851e <__malloc_lock>
 80141d8:	4a1f      	ldr	r2, [pc, #124]	; (8014258 <_free_r+0x98>)
 80141da:	6813      	ldr	r3, [r2, #0]
 80141dc:	4610      	mov	r0, r2
 80141de:	b933      	cbnz	r3, 80141ee <_free_r+0x2e>
 80141e0:	6063      	str	r3, [r4, #4]
 80141e2:	6014      	str	r4, [r2, #0]
 80141e4:	4628      	mov	r0, r5
 80141e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80141ea:	f004 b999 	b.w	8018520 <__malloc_unlock>
 80141ee:	42a3      	cmp	r3, r4
 80141f0:	d90c      	bls.n	801420c <_free_r+0x4c>
 80141f2:	6821      	ldr	r1, [r4, #0]
 80141f4:	1862      	adds	r2, r4, r1
 80141f6:	4293      	cmp	r3, r2
 80141f8:	bf04      	itt	eq
 80141fa:	681a      	ldreq	r2, [r3, #0]
 80141fc:	685b      	ldreq	r3, [r3, #4]
 80141fe:	6063      	str	r3, [r4, #4]
 8014200:	bf04      	itt	eq
 8014202:	1852      	addeq	r2, r2, r1
 8014204:	6022      	streq	r2, [r4, #0]
 8014206:	6004      	str	r4, [r0, #0]
 8014208:	e7ec      	b.n	80141e4 <_free_r+0x24>
 801420a:	4613      	mov	r3, r2
 801420c:	685a      	ldr	r2, [r3, #4]
 801420e:	b10a      	cbz	r2, 8014214 <_free_r+0x54>
 8014210:	42a2      	cmp	r2, r4
 8014212:	d9fa      	bls.n	801420a <_free_r+0x4a>
 8014214:	6819      	ldr	r1, [r3, #0]
 8014216:	1858      	adds	r0, r3, r1
 8014218:	42a0      	cmp	r0, r4
 801421a:	d10b      	bne.n	8014234 <_free_r+0x74>
 801421c:	6820      	ldr	r0, [r4, #0]
 801421e:	4401      	add	r1, r0
 8014220:	1858      	adds	r0, r3, r1
 8014222:	4282      	cmp	r2, r0
 8014224:	6019      	str	r1, [r3, #0]
 8014226:	d1dd      	bne.n	80141e4 <_free_r+0x24>
 8014228:	6810      	ldr	r0, [r2, #0]
 801422a:	6852      	ldr	r2, [r2, #4]
 801422c:	605a      	str	r2, [r3, #4]
 801422e:	4401      	add	r1, r0
 8014230:	6019      	str	r1, [r3, #0]
 8014232:	e7d7      	b.n	80141e4 <_free_r+0x24>
 8014234:	d902      	bls.n	801423c <_free_r+0x7c>
 8014236:	230c      	movs	r3, #12
 8014238:	602b      	str	r3, [r5, #0]
 801423a:	e7d3      	b.n	80141e4 <_free_r+0x24>
 801423c:	6820      	ldr	r0, [r4, #0]
 801423e:	1821      	adds	r1, r4, r0
 8014240:	428a      	cmp	r2, r1
 8014242:	bf04      	itt	eq
 8014244:	6811      	ldreq	r1, [r2, #0]
 8014246:	6852      	ldreq	r2, [r2, #4]
 8014248:	6062      	str	r2, [r4, #4]
 801424a:	bf04      	itt	eq
 801424c:	1809      	addeq	r1, r1, r0
 801424e:	6021      	streq	r1, [r4, #0]
 8014250:	605c      	str	r4, [r3, #4]
 8014252:	e7c7      	b.n	80141e4 <_free_r+0x24>
 8014254:	bd38      	pop	{r3, r4, r5, pc}
 8014256:	bf00      	nop
 8014258:	200081ec 	.word	0x200081ec

0801425c <_malloc_r>:
 801425c:	b570      	push	{r4, r5, r6, lr}
 801425e:	1ccd      	adds	r5, r1, #3
 8014260:	f025 0503 	bic.w	r5, r5, #3
 8014264:	3508      	adds	r5, #8
 8014266:	2d0c      	cmp	r5, #12
 8014268:	bf38      	it	cc
 801426a:	250c      	movcc	r5, #12
 801426c:	2d00      	cmp	r5, #0
 801426e:	4606      	mov	r6, r0
 8014270:	db01      	blt.n	8014276 <_malloc_r+0x1a>
 8014272:	42a9      	cmp	r1, r5
 8014274:	d903      	bls.n	801427e <_malloc_r+0x22>
 8014276:	230c      	movs	r3, #12
 8014278:	6033      	str	r3, [r6, #0]
 801427a:	2000      	movs	r0, #0
 801427c:	bd70      	pop	{r4, r5, r6, pc}
 801427e:	f004 f94e 	bl	801851e <__malloc_lock>
 8014282:	4a21      	ldr	r2, [pc, #132]	; (8014308 <_malloc_r+0xac>)
 8014284:	6814      	ldr	r4, [r2, #0]
 8014286:	4621      	mov	r1, r4
 8014288:	b991      	cbnz	r1, 80142b0 <_malloc_r+0x54>
 801428a:	4c20      	ldr	r4, [pc, #128]	; (801430c <_malloc_r+0xb0>)
 801428c:	6823      	ldr	r3, [r4, #0]
 801428e:	b91b      	cbnz	r3, 8014298 <_malloc_r+0x3c>
 8014290:	4630      	mov	r0, r6
 8014292:	f001 fd0f 	bl	8015cb4 <_sbrk_r>
 8014296:	6020      	str	r0, [r4, #0]
 8014298:	4629      	mov	r1, r5
 801429a:	4630      	mov	r0, r6
 801429c:	f001 fd0a 	bl	8015cb4 <_sbrk_r>
 80142a0:	1c43      	adds	r3, r0, #1
 80142a2:	d124      	bne.n	80142ee <_malloc_r+0x92>
 80142a4:	230c      	movs	r3, #12
 80142a6:	6033      	str	r3, [r6, #0]
 80142a8:	4630      	mov	r0, r6
 80142aa:	f004 f939 	bl	8018520 <__malloc_unlock>
 80142ae:	e7e4      	b.n	801427a <_malloc_r+0x1e>
 80142b0:	680b      	ldr	r3, [r1, #0]
 80142b2:	1b5b      	subs	r3, r3, r5
 80142b4:	d418      	bmi.n	80142e8 <_malloc_r+0x8c>
 80142b6:	2b0b      	cmp	r3, #11
 80142b8:	d90f      	bls.n	80142da <_malloc_r+0x7e>
 80142ba:	600b      	str	r3, [r1, #0]
 80142bc:	50cd      	str	r5, [r1, r3]
 80142be:	18cc      	adds	r4, r1, r3
 80142c0:	4630      	mov	r0, r6
 80142c2:	f004 f92d 	bl	8018520 <__malloc_unlock>
 80142c6:	f104 000b 	add.w	r0, r4, #11
 80142ca:	1d23      	adds	r3, r4, #4
 80142cc:	f020 0007 	bic.w	r0, r0, #7
 80142d0:	1ac3      	subs	r3, r0, r3
 80142d2:	d0d3      	beq.n	801427c <_malloc_r+0x20>
 80142d4:	425a      	negs	r2, r3
 80142d6:	50e2      	str	r2, [r4, r3]
 80142d8:	e7d0      	b.n	801427c <_malloc_r+0x20>
 80142da:	428c      	cmp	r4, r1
 80142dc:	684b      	ldr	r3, [r1, #4]
 80142de:	bf16      	itet	ne
 80142e0:	6063      	strne	r3, [r4, #4]
 80142e2:	6013      	streq	r3, [r2, #0]
 80142e4:	460c      	movne	r4, r1
 80142e6:	e7eb      	b.n	80142c0 <_malloc_r+0x64>
 80142e8:	460c      	mov	r4, r1
 80142ea:	6849      	ldr	r1, [r1, #4]
 80142ec:	e7cc      	b.n	8014288 <_malloc_r+0x2c>
 80142ee:	1cc4      	adds	r4, r0, #3
 80142f0:	f024 0403 	bic.w	r4, r4, #3
 80142f4:	42a0      	cmp	r0, r4
 80142f6:	d005      	beq.n	8014304 <_malloc_r+0xa8>
 80142f8:	1a21      	subs	r1, r4, r0
 80142fa:	4630      	mov	r0, r6
 80142fc:	f001 fcda 	bl	8015cb4 <_sbrk_r>
 8014300:	3001      	adds	r0, #1
 8014302:	d0cf      	beq.n	80142a4 <_malloc_r+0x48>
 8014304:	6025      	str	r5, [r4, #0]
 8014306:	e7db      	b.n	80142c0 <_malloc_r+0x64>
 8014308:	200081ec 	.word	0x200081ec
 801430c:	200081f0 	.word	0x200081f0

08014310 <__sfputc_r>:
 8014310:	6893      	ldr	r3, [r2, #8]
 8014312:	3b01      	subs	r3, #1
 8014314:	2b00      	cmp	r3, #0
 8014316:	b410      	push	{r4}
 8014318:	6093      	str	r3, [r2, #8]
 801431a:	da08      	bge.n	801432e <__sfputc_r+0x1e>
 801431c:	6994      	ldr	r4, [r2, #24]
 801431e:	42a3      	cmp	r3, r4
 8014320:	db01      	blt.n	8014326 <__sfputc_r+0x16>
 8014322:	290a      	cmp	r1, #10
 8014324:	d103      	bne.n	801432e <__sfputc_r+0x1e>
 8014326:	f85d 4b04 	ldr.w	r4, [sp], #4
 801432a:	f002 be23 	b.w	8016f74 <__swbuf_r>
 801432e:	6813      	ldr	r3, [r2, #0]
 8014330:	1c58      	adds	r0, r3, #1
 8014332:	6010      	str	r0, [r2, #0]
 8014334:	7019      	strb	r1, [r3, #0]
 8014336:	4608      	mov	r0, r1
 8014338:	f85d 4b04 	ldr.w	r4, [sp], #4
 801433c:	4770      	bx	lr

0801433e <__sfputs_r>:
 801433e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014340:	4606      	mov	r6, r0
 8014342:	460f      	mov	r7, r1
 8014344:	4614      	mov	r4, r2
 8014346:	18d5      	adds	r5, r2, r3
 8014348:	42ac      	cmp	r4, r5
 801434a:	d101      	bne.n	8014350 <__sfputs_r+0x12>
 801434c:	2000      	movs	r0, #0
 801434e:	e007      	b.n	8014360 <__sfputs_r+0x22>
 8014350:	463a      	mov	r2, r7
 8014352:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014356:	4630      	mov	r0, r6
 8014358:	f7ff ffda 	bl	8014310 <__sfputc_r>
 801435c:	1c43      	adds	r3, r0, #1
 801435e:	d1f3      	bne.n	8014348 <__sfputs_r+0xa>
 8014360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014364 <_vfiprintf_r>:
 8014364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014368:	460c      	mov	r4, r1
 801436a:	b09d      	sub	sp, #116	; 0x74
 801436c:	4617      	mov	r7, r2
 801436e:	461d      	mov	r5, r3
 8014370:	4606      	mov	r6, r0
 8014372:	b118      	cbz	r0, 801437c <_vfiprintf_r+0x18>
 8014374:	6983      	ldr	r3, [r0, #24]
 8014376:	b90b      	cbnz	r3, 801437c <_vfiprintf_r+0x18>
 8014378:	f7ff fde0 	bl	8013f3c <__sinit>
 801437c:	4b7c      	ldr	r3, [pc, #496]	; (8014570 <_vfiprintf_r+0x20c>)
 801437e:	429c      	cmp	r4, r3
 8014380:	d158      	bne.n	8014434 <_vfiprintf_r+0xd0>
 8014382:	6874      	ldr	r4, [r6, #4]
 8014384:	89a3      	ldrh	r3, [r4, #12]
 8014386:	0718      	lsls	r0, r3, #28
 8014388:	d55e      	bpl.n	8014448 <_vfiprintf_r+0xe4>
 801438a:	6923      	ldr	r3, [r4, #16]
 801438c:	2b00      	cmp	r3, #0
 801438e:	d05b      	beq.n	8014448 <_vfiprintf_r+0xe4>
 8014390:	2300      	movs	r3, #0
 8014392:	9309      	str	r3, [sp, #36]	; 0x24
 8014394:	2320      	movs	r3, #32
 8014396:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801439a:	2330      	movs	r3, #48	; 0x30
 801439c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80143a0:	9503      	str	r5, [sp, #12]
 80143a2:	f04f 0b01 	mov.w	fp, #1
 80143a6:	46b8      	mov	r8, r7
 80143a8:	4645      	mov	r5, r8
 80143aa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80143ae:	b10b      	cbz	r3, 80143b4 <_vfiprintf_r+0x50>
 80143b0:	2b25      	cmp	r3, #37	; 0x25
 80143b2:	d154      	bne.n	801445e <_vfiprintf_r+0xfa>
 80143b4:	ebb8 0a07 	subs.w	sl, r8, r7
 80143b8:	d00b      	beq.n	80143d2 <_vfiprintf_r+0x6e>
 80143ba:	4653      	mov	r3, sl
 80143bc:	463a      	mov	r2, r7
 80143be:	4621      	mov	r1, r4
 80143c0:	4630      	mov	r0, r6
 80143c2:	f7ff ffbc 	bl	801433e <__sfputs_r>
 80143c6:	3001      	adds	r0, #1
 80143c8:	f000 80c2 	beq.w	8014550 <_vfiprintf_r+0x1ec>
 80143cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80143ce:	4453      	add	r3, sl
 80143d0:	9309      	str	r3, [sp, #36]	; 0x24
 80143d2:	f898 3000 	ldrb.w	r3, [r8]
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	f000 80ba 	beq.w	8014550 <_vfiprintf_r+0x1ec>
 80143dc:	2300      	movs	r3, #0
 80143de:	f04f 32ff 	mov.w	r2, #4294967295
 80143e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80143e6:	9304      	str	r3, [sp, #16]
 80143e8:	9307      	str	r3, [sp, #28]
 80143ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80143ee:	931a      	str	r3, [sp, #104]	; 0x68
 80143f0:	46a8      	mov	r8, r5
 80143f2:	2205      	movs	r2, #5
 80143f4:	f818 1b01 	ldrb.w	r1, [r8], #1
 80143f8:	485e      	ldr	r0, [pc, #376]	; (8014574 <_vfiprintf_r+0x210>)
 80143fa:	f7f3 fe29 	bl	8008050 <memchr>
 80143fe:	9b04      	ldr	r3, [sp, #16]
 8014400:	bb78      	cbnz	r0, 8014462 <_vfiprintf_r+0xfe>
 8014402:	06d9      	lsls	r1, r3, #27
 8014404:	bf44      	itt	mi
 8014406:	2220      	movmi	r2, #32
 8014408:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801440c:	071a      	lsls	r2, r3, #28
 801440e:	bf44      	itt	mi
 8014410:	222b      	movmi	r2, #43	; 0x2b
 8014412:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014416:	782a      	ldrb	r2, [r5, #0]
 8014418:	2a2a      	cmp	r2, #42	; 0x2a
 801441a:	d02a      	beq.n	8014472 <_vfiprintf_r+0x10e>
 801441c:	9a07      	ldr	r2, [sp, #28]
 801441e:	46a8      	mov	r8, r5
 8014420:	2000      	movs	r0, #0
 8014422:	250a      	movs	r5, #10
 8014424:	4641      	mov	r1, r8
 8014426:	f811 3b01 	ldrb.w	r3, [r1], #1
 801442a:	3b30      	subs	r3, #48	; 0x30
 801442c:	2b09      	cmp	r3, #9
 801442e:	d969      	bls.n	8014504 <_vfiprintf_r+0x1a0>
 8014430:	b360      	cbz	r0, 801448c <_vfiprintf_r+0x128>
 8014432:	e024      	b.n	801447e <_vfiprintf_r+0x11a>
 8014434:	4b50      	ldr	r3, [pc, #320]	; (8014578 <_vfiprintf_r+0x214>)
 8014436:	429c      	cmp	r4, r3
 8014438:	d101      	bne.n	801443e <_vfiprintf_r+0xda>
 801443a:	68b4      	ldr	r4, [r6, #8]
 801443c:	e7a2      	b.n	8014384 <_vfiprintf_r+0x20>
 801443e:	4b4f      	ldr	r3, [pc, #316]	; (801457c <_vfiprintf_r+0x218>)
 8014440:	429c      	cmp	r4, r3
 8014442:	bf08      	it	eq
 8014444:	68f4      	ldreq	r4, [r6, #12]
 8014446:	e79d      	b.n	8014384 <_vfiprintf_r+0x20>
 8014448:	4621      	mov	r1, r4
 801444a:	4630      	mov	r0, r6
 801444c:	f002 fdf6 	bl	801703c <__swsetup_r>
 8014450:	2800      	cmp	r0, #0
 8014452:	d09d      	beq.n	8014390 <_vfiprintf_r+0x2c>
 8014454:	f04f 30ff 	mov.w	r0, #4294967295
 8014458:	b01d      	add	sp, #116	; 0x74
 801445a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801445e:	46a8      	mov	r8, r5
 8014460:	e7a2      	b.n	80143a8 <_vfiprintf_r+0x44>
 8014462:	4a44      	ldr	r2, [pc, #272]	; (8014574 <_vfiprintf_r+0x210>)
 8014464:	1a80      	subs	r0, r0, r2
 8014466:	fa0b f000 	lsl.w	r0, fp, r0
 801446a:	4318      	orrs	r0, r3
 801446c:	9004      	str	r0, [sp, #16]
 801446e:	4645      	mov	r5, r8
 8014470:	e7be      	b.n	80143f0 <_vfiprintf_r+0x8c>
 8014472:	9a03      	ldr	r2, [sp, #12]
 8014474:	1d11      	adds	r1, r2, #4
 8014476:	6812      	ldr	r2, [r2, #0]
 8014478:	9103      	str	r1, [sp, #12]
 801447a:	2a00      	cmp	r2, #0
 801447c:	db01      	blt.n	8014482 <_vfiprintf_r+0x11e>
 801447e:	9207      	str	r2, [sp, #28]
 8014480:	e004      	b.n	801448c <_vfiprintf_r+0x128>
 8014482:	4252      	negs	r2, r2
 8014484:	f043 0302 	orr.w	r3, r3, #2
 8014488:	9207      	str	r2, [sp, #28]
 801448a:	9304      	str	r3, [sp, #16]
 801448c:	f898 3000 	ldrb.w	r3, [r8]
 8014490:	2b2e      	cmp	r3, #46	; 0x2e
 8014492:	d10e      	bne.n	80144b2 <_vfiprintf_r+0x14e>
 8014494:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014498:	2b2a      	cmp	r3, #42	; 0x2a
 801449a:	d138      	bne.n	801450e <_vfiprintf_r+0x1aa>
 801449c:	9b03      	ldr	r3, [sp, #12]
 801449e:	1d1a      	adds	r2, r3, #4
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	9203      	str	r2, [sp, #12]
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	bfb8      	it	lt
 80144a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80144ac:	f108 0802 	add.w	r8, r8, #2
 80144b0:	9305      	str	r3, [sp, #20]
 80144b2:	4d33      	ldr	r5, [pc, #204]	; (8014580 <_vfiprintf_r+0x21c>)
 80144b4:	f898 1000 	ldrb.w	r1, [r8]
 80144b8:	2203      	movs	r2, #3
 80144ba:	4628      	mov	r0, r5
 80144bc:	f7f3 fdc8 	bl	8008050 <memchr>
 80144c0:	b140      	cbz	r0, 80144d4 <_vfiprintf_r+0x170>
 80144c2:	2340      	movs	r3, #64	; 0x40
 80144c4:	1b40      	subs	r0, r0, r5
 80144c6:	fa03 f000 	lsl.w	r0, r3, r0
 80144ca:	9b04      	ldr	r3, [sp, #16]
 80144cc:	4303      	orrs	r3, r0
 80144ce:	f108 0801 	add.w	r8, r8, #1
 80144d2:	9304      	str	r3, [sp, #16]
 80144d4:	f898 1000 	ldrb.w	r1, [r8]
 80144d8:	482a      	ldr	r0, [pc, #168]	; (8014584 <_vfiprintf_r+0x220>)
 80144da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80144de:	2206      	movs	r2, #6
 80144e0:	f108 0701 	add.w	r7, r8, #1
 80144e4:	f7f3 fdb4 	bl	8008050 <memchr>
 80144e8:	2800      	cmp	r0, #0
 80144ea:	d037      	beq.n	801455c <_vfiprintf_r+0x1f8>
 80144ec:	4b26      	ldr	r3, [pc, #152]	; (8014588 <_vfiprintf_r+0x224>)
 80144ee:	bb1b      	cbnz	r3, 8014538 <_vfiprintf_r+0x1d4>
 80144f0:	9b03      	ldr	r3, [sp, #12]
 80144f2:	3307      	adds	r3, #7
 80144f4:	f023 0307 	bic.w	r3, r3, #7
 80144f8:	3308      	adds	r3, #8
 80144fa:	9303      	str	r3, [sp, #12]
 80144fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80144fe:	444b      	add	r3, r9
 8014500:	9309      	str	r3, [sp, #36]	; 0x24
 8014502:	e750      	b.n	80143a6 <_vfiprintf_r+0x42>
 8014504:	fb05 3202 	mla	r2, r5, r2, r3
 8014508:	2001      	movs	r0, #1
 801450a:	4688      	mov	r8, r1
 801450c:	e78a      	b.n	8014424 <_vfiprintf_r+0xc0>
 801450e:	2300      	movs	r3, #0
 8014510:	f108 0801 	add.w	r8, r8, #1
 8014514:	9305      	str	r3, [sp, #20]
 8014516:	4619      	mov	r1, r3
 8014518:	250a      	movs	r5, #10
 801451a:	4640      	mov	r0, r8
 801451c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014520:	3a30      	subs	r2, #48	; 0x30
 8014522:	2a09      	cmp	r2, #9
 8014524:	d903      	bls.n	801452e <_vfiprintf_r+0x1ca>
 8014526:	2b00      	cmp	r3, #0
 8014528:	d0c3      	beq.n	80144b2 <_vfiprintf_r+0x14e>
 801452a:	9105      	str	r1, [sp, #20]
 801452c:	e7c1      	b.n	80144b2 <_vfiprintf_r+0x14e>
 801452e:	fb05 2101 	mla	r1, r5, r1, r2
 8014532:	2301      	movs	r3, #1
 8014534:	4680      	mov	r8, r0
 8014536:	e7f0      	b.n	801451a <_vfiprintf_r+0x1b6>
 8014538:	ab03      	add	r3, sp, #12
 801453a:	9300      	str	r3, [sp, #0]
 801453c:	4622      	mov	r2, r4
 801453e:	4b13      	ldr	r3, [pc, #76]	; (801458c <_vfiprintf_r+0x228>)
 8014540:	a904      	add	r1, sp, #16
 8014542:	4630      	mov	r0, r6
 8014544:	f000 f8b8 	bl	80146b8 <_printf_float>
 8014548:	f1b0 3fff 	cmp.w	r0, #4294967295
 801454c:	4681      	mov	r9, r0
 801454e:	d1d5      	bne.n	80144fc <_vfiprintf_r+0x198>
 8014550:	89a3      	ldrh	r3, [r4, #12]
 8014552:	065b      	lsls	r3, r3, #25
 8014554:	f53f af7e 	bmi.w	8014454 <_vfiprintf_r+0xf0>
 8014558:	9809      	ldr	r0, [sp, #36]	; 0x24
 801455a:	e77d      	b.n	8014458 <_vfiprintf_r+0xf4>
 801455c:	ab03      	add	r3, sp, #12
 801455e:	9300      	str	r3, [sp, #0]
 8014560:	4622      	mov	r2, r4
 8014562:	4b0a      	ldr	r3, [pc, #40]	; (801458c <_vfiprintf_r+0x228>)
 8014564:	a904      	add	r1, sp, #16
 8014566:	4630      	mov	r0, r6
 8014568:	f000 fb5c 	bl	8014c24 <_printf_i>
 801456c:	e7ec      	b.n	8014548 <_vfiprintf_r+0x1e4>
 801456e:	bf00      	nop
 8014570:	08019584 	.word	0x08019584
 8014574:	080195c8 	.word	0x080195c8
 8014578:	080195a4 	.word	0x080195a4
 801457c:	08019564 	.word	0x08019564
 8014580:	080195ce 	.word	0x080195ce
 8014584:	080195d2 	.word	0x080195d2
 8014588:	080146b9 	.word	0x080146b9
 801458c:	0801433f 	.word	0x0801433f

08014590 <__cvt>:
 8014590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014594:	ec55 4b10 	vmov	r4, r5, d0
 8014598:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801459a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801459e:	2d00      	cmp	r5, #0
 80145a0:	460e      	mov	r6, r1
 80145a2:	4691      	mov	r9, r2
 80145a4:	4619      	mov	r1, r3
 80145a6:	bfb8      	it	lt
 80145a8:	4622      	movlt	r2, r4
 80145aa:	462b      	mov	r3, r5
 80145ac:	f027 0720 	bic.w	r7, r7, #32
 80145b0:	bfbb      	ittet	lt
 80145b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80145b6:	461d      	movlt	r5, r3
 80145b8:	2300      	movge	r3, #0
 80145ba:	232d      	movlt	r3, #45	; 0x2d
 80145bc:	bfb8      	it	lt
 80145be:	4614      	movlt	r4, r2
 80145c0:	2f46      	cmp	r7, #70	; 0x46
 80145c2:	700b      	strb	r3, [r1, #0]
 80145c4:	d004      	beq.n	80145d0 <__cvt+0x40>
 80145c6:	2f45      	cmp	r7, #69	; 0x45
 80145c8:	d100      	bne.n	80145cc <__cvt+0x3c>
 80145ca:	3601      	adds	r6, #1
 80145cc:	2102      	movs	r1, #2
 80145ce:	e000      	b.n	80145d2 <__cvt+0x42>
 80145d0:	2103      	movs	r1, #3
 80145d2:	ab03      	add	r3, sp, #12
 80145d4:	9301      	str	r3, [sp, #4]
 80145d6:	ab02      	add	r3, sp, #8
 80145d8:	9300      	str	r3, [sp, #0]
 80145da:	4632      	mov	r2, r6
 80145dc:	4653      	mov	r3, sl
 80145de:	ec45 4b10 	vmov	d0, r4, r5
 80145e2:	f002 fe35 	bl	8017250 <_dtoa_r>
 80145e6:	2f47      	cmp	r7, #71	; 0x47
 80145e8:	4680      	mov	r8, r0
 80145ea:	d102      	bne.n	80145f2 <__cvt+0x62>
 80145ec:	f019 0f01 	tst.w	r9, #1
 80145f0:	d026      	beq.n	8014640 <__cvt+0xb0>
 80145f2:	2f46      	cmp	r7, #70	; 0x46
 80145f4:	eb08 0906 	add.w	r9, r8, r6
 80145f8:	d111      	bne.n	801461e <__cvt+0x8e>
 80145fa:	f898 3000 	ldrb.w	r3, [r8]
 80145fe:	2b30      	cmp	r3, #48	; 0x30
 8014600:	d10a      	bne.n	8014618 <__cvt+0x88>
 8014602:	2200      	movs	r2, #0
 8014604:	2300      	movs	r3, #0
 8014606:	4620      	mov	r0, r4
 8014608:	4629      	mov	r1, r5
 801460a:	f7f4 f995 	bl	8008938 <__aeabi_dcmpeq>
 801460e:	b918      	cbnz	r0, 8014618 <__cvt+0x88>
 8014610:	f1c6 0601 	rsb	r6, r6, #1
 8014614:	f8ca 6000 	str.w	r6, [sl]
 8014618:	f8da 3000 	ldr.w	r3, [sl]
 801461c:	4499      	add	r9, r3
 801461e:	2200      	movs	r2, #0
 8014620:	2300      	movs	r3, #0
 8014622:	4620      	mov	r0, r4
 8014624:	4629      	mov	r1, r5
 8014626:	f7f4 f987 	bl	8008938 <__aeabi_dcmpeq>
 801462a:	b938      	cbnz	r0, 801463c <__cvt+0xac>
 801462c:	2230      	movs	r2, #48	; 0x30
 801462e:	9b03      	ldr	r3, [sp, #12]
 8014630:	454b      	cmp	r3, r9
 8014632:	d205      	bcs.n	8014640 <__cvt+0xb0>
 8014634:	1c59      	adds	r1, r3, #1
 8014636:	9103      	str	r1, [sp, #12]
 8014638:	701a      	strb	r2, [r3, #0]
 801463a:	e7f8      	b.n	801462e <__cvt+0x9e>
 801463c:	f8cd 900c 	str.w	r9, [sp, #12]
 8014640:	9b03      	ldr	r3, [sp, #12]
 8014642:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014644:	eba3 0308 	sub.w	r3, r3, r8
 8014648:	4640      	mov	r0, r8
 801464a:	6013      	str	r3, [r2, #0]
 801464c:	b004      	add	sp, #16
 801464e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014652 <__exponent>:
 8014652:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014654:	2900      	cmp	r1, #0
 8014656:	4604      	mov	r4, r0
 8014658:	bfba      	itte	lt
 801465a:	4249      	neglt	r1, r1
 801465c:	232d      	movlt	r3, #45	; 0x2d
 801465e:	232b      	movge	r3, #43	; 0x2b
 8014660:	2909      	cmp	r1, #9
 8014662:	f804 2b02 	strb.w	r2, [r4], #2
 8014666:	7043      	strb	r3, [r0, #1]
 8014668:	dd20      	ble.n	80146ac <__exponent+0x5a>
 801466a:	f10d 0307 	add.w	r3, sp, #7
 801466e:	461f      	mov	r7, r3
 8014670:	260a      	movs	r6, #10
 8014672:	fb91 f5f6 	sdiv	r5, r1, r6
 8014676:	fb06 1115 	mls	r1, r6, r5, r1
 801467a:	3130      	adds	r1, #48	; 0x30
 801467c:	2d09      	cmp	r5, #9
 801467e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014682:	f103 32ff 	add.w	r2, r3, #4294967295
 8014686:	4629      	mov	r1, r5
 8014688:	dc09      	bgt.n	801469e <__exponent+0x4c>
 801468a:	3130      	adds	r1, #48	; 0x30
 801468c:	3b02      	subs	r3, #2
 801468e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014692:	42bb      	cmp	r3, r7
 8014694:	4622      	mov	r2, r4
 8014696:	d304      	bcc.n	80146a2 <__exponent+0x50>
 8014698:	1a10      	subs	r0, r2, r0
 801469a:	b003      	add	sp, #12
 801469c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801469e:	4613      	mov	r3, r2
 80146a0:	e7e7      	b.n	8014672 <__exponent+0x20>
 80146a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80146a6:	f804 2b01 	strb.w	r2, [r4], #1
 80146aa:	e7f2      	b.n	8014692 <__exponent+0x40>
 80146ac:	2330      	movs	r3, #48	; 0x30
 80146ae:	4419      	add	r1, r3
 80146b0:	7083      	strb	r3, [r0, #2]
 80146b2:	1d02      	adds	r2, r0, #4
 80146b4:	70c1      	strb	r1, [r0, #3]
 80146b6:	e7ef      	b.n	8014698 <__exponent+0x46>

080146b8 <_printf_float>:
 80146b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146bc:	b08d      	sub	sp, #52	; 0x34
 80146be:	460c      	mov	r4, r1
 80146c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80146c4:	4616      	mov	r6, r2
 80146c6:	461f      	mov	r7, r3
 80146c8:	4605      	mov	r5, r0
 80146ca:	f003 fed5 	bl	8018478 <_localeconv_r>
 80146ce:	6803      	ldr	r3, [r0, #0]
 80146d0:	9304      	str	r3, [sp, #16]
 80146d2:	4618      	mov	r0, r3
 80146d4:	f7f3 fcb4 	bl	8008040 <strlen>
 80146d8:	2300      	movs	r3, #0
 80146da:	930a      	str	r3, [sp, #40]	; 0x28
 80146dc:	f8d8 3000 	ldr.w	r3, [r8]
 80146e0:	9005      	str	r0, [sp, #20]
 80146e2:	3307      	adds	r3, #7
 80146e4:	f023 0307 	bic.w	r3, r3, #7
 80146e8:	f103 0208 	add.w	r2, r3, #8
 80146ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80146f0:	f8d4 b000 	ldr.w	fp, [r4]
 80146f4:	f8c8 2000 	str.w	r2, [r8]
 80146f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146fc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8014700:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8014704:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014708:	9307      	str	r3, [sp, #28]
 801470a:	f8cd 8018 	str.w	r8, [sp, #24]
 801470e:	f04f 32ff 	mov.w	r2, #4294967295
 8014712:	4ba7      	ldr	r3, [pc, #668]	; (80149b0 <_printf_float+0x2f8>)
 8014714:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014718:	f7f4 f940 	bl	800899c <__aeabi_dcmpun>
 801471c:	bb70      	cbnz	r0, 801477c <_printf_float+0xc4>
 801471e:	f04f 32ff 	mov.w	r2, #4294967295
 8014722:	4ba3      	ldr	r3, [pc, #652]	; (80149b0 <_printf_float+0x2f8>)
 8014724:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014728:	f7f4 f91a 	bl	8008960 <__aeabi_dcmple>
 801472c:	bb30      	cbnz	r0, 801477c <_printf_float+0xc4>
 801472e:	2200      	movs	r2, #0
 8014730:	2300      	movs	r3, #0
 8014732:	4640      	mov	r0, r8
 8014734:	4649      	mov	r1, r9
 8014736:	f7f4 f909 	bl	800894c <__aeabi_dcmplt>
 801473a:	b110      	cbz	r0, 8014742 <_printf_float+0x8a>
 801473c:	232d      	movs	r3, #45	; 0x2d
 801473e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014742:	4a9c      	ldr	r2, [pc, #624]	; (80149b4 <_printf_float+0x2fc>)
 8014744:	4b9c      	ldr	r3, [pc, #624]	; (80149b8 <_printf_float+0x300>)
 8014746:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801474a:	bf8c      	ite	hi
 801474c:	4690      	movhi	r8, r2
 801474e:	4698      	movls	r8, r3
 8014750:	2303      	movs	r3, #3
 8014752:	f02b 0204 	bic.w	r2, fp, #4
 8014756:	6123      	str	r3, [r4, #16]
 8014758:	6022      	str	r2, [r4, #0]
 801475a:	f04f 0900 	mov.w	r9, #0
 801475e:	9700      	str	r7, [sp, #0]
 8014760:	4633      	mov	r3, r6
 8014762:	aa0b      	add	r2, sp, #44	; 0x2c
 8014764:	4621      	mov	r1, r4
 8014766:	4628      	mov	r0, r5
 8014768:	f000 f9e6 	bl	8014b38 <_printf_common>
 801476c:	3001      	adds	r0, #1
 801476e:	f040 808d 	bne.w	801488c <_printf_float+0x1d4>
 8014772:	f04f 30ff 	mov.w	r0, #4294967295
 8014776:	b00d      	add	sp, #52	; 0x34
 8014778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801477c:	4642      	mov	r2, r8
 801477e:	464b      	mov	r3, r9
 8014780:	4640      	mov	r0, r8
 8014782:	4649      	mov	r1, r9
 8014784:	f7f4 f90a 	bl	800899c <__aeabi_dcmpun>
 8014788:	b110      	cbz	r0, 8014790 <_printf_float+0xd8>
 801478a:	4a8c      	ldr	r2, [pc, #560]	; (80149bc <_printf_float+0x304>)
 801478c:	4b8c      	ldr	r3, [pc, #560]	; (80149c0 <_printf_float+0x308>)
 801478e:	e7da      	b.n	8014746 <_printf_float+0x8e>
 8014790:	6861      	ldr	r1, [r4, #4]
 8014792:	1c4b      	adds	r3, r1, #1
 8014794:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8014798:	a80a      	add	r0, sp, #40	; 0x28
 801479a:	d13e      	bne.n	801481a <_printf_float+0x162>
 801479c:	2306      	movs	r3, #6
 801479e:	6063      	str	r3, [r4, #4]
 80147a0:	2300      	movs	r3, #0
 80147a2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80147a6:	ab09      	add	r3, sp, #36	; 0x24
 80147a8:	9300      	str	r3, [sp, #0]
 80147aa:	ec49 8b10 	vmov	d0, r8, r9
 80147ae:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80147b2:	6022      	str	r2, [r4, #0]
 80147b4:	f8cd a004 	str.w	sl, [sp, #4]
 80147b8:	6861      	ldr	r1, [r4, #4]
 80147ba:	4628      	mov	r0, r5
 80147bc:	f7ff fee8 	bl	8014590 <__cvt>
 80147c0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80147c4:	2b47      	cmp	r3, #71	; 0x47
 80147c6:	4680      	mov	r8, r0
 80147c8:	d109      	bne.n	80147de <_printf_float+0x126>
 80147ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80147cc:	1cd8      	adds	r0, r3, #3
 80147ce:	db02      	blt.n	80147d6 <_printf_float+0x11e>
 80147d0:	6862      	ldr	r2, [r4, #4]
 80147d2:	4293      	cmp	r3, r2
 80147d4:	dd47      	ble.n	8014866 <_printf_float+0x1ae>
 80147d6:	f1aa 0a02 	sub.w	sl, sl, #2
 80147da:	fa5f fa8a 	uxtb.w	sl, sl
 80147de:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80147e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80147e4:	d824      	bhi.n	8014830 <_printf_float+0x178>
 80147e6:	3901      	subs	r1, #1
 80147e8:	4652      	mov	r2, sl
 80147ea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80147ee:	9109      	str	r1, [sp, #36]	; 0x24
 80147f0:	f7ff ff2f 	bl	8014652 <__exponent>
 80147f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80147f6:	1813      	adds	r3, r2, r0
 80147f8:	2a01      	cmp	r2, #1
 80147fa:	4681      	mov	r9, r0
 80147fc:	6123      	str	r3, [r4, #16]
 80147fe:	dc02      	bgt.n	8014806 <_printf_float+0x14e>
 8014800:	6822      	ldr	r2, [r4, #0]
 8014802:	07d1      	lsls	r1, r2, #31
 8014804:	d501      	bpl.n	801480a <_printf_float+0x152>
 8014806:	3301      	adds	r3, #1
 8014808:	6123      	str	r3, [r4, #16]
 801480a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801480e:	2b00      	cmp	r3, #0
 8014810:	d0a5      	beq.n	801475e <_printf_float+0xa6>
 8014812:	232d      	movs	r3, #45	; 0x2d
 8014814:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014818:	e7a1      	b.n	801475e <_printf_float+0xa6>
 801481a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801481e:	f000 8177 	beq.w	8014b10 <_printf_float+0x458>
 8014822:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014826:	d1bb      	bne.n	80147a0 <_printf_float+0xe8>
 8014828:	2900      	cmp	r1, #0
 801482a:	d1b9      	bne.n	80147a0 <_printf_float+0xe8>
 801482c:	2301      	movs	r3, #1
 801482e:	e7b6      	b.n	801479e <_printf_float+0xe6>
 8014830:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8014834:	d119      	bne.n	801486a <_printf_float+0x1b2>
 8014836:	2900      	cmp	r1, #0
 8014838:	6863      	ldr	r3, [r4, #4]
 801483a:	dd0c      	ble.n	8014856 <_printf_float+0x19e>
 801483c:	6121      	str	r1, [r4, #16]
 801483e:	b913      	cbnz	r3, 8014846 <_printf_float+0x18e>
 8014840:	6822      	ldr	r2, [r4, #0]
 8014842:	07d2      	lsls	r2, r2, #31
 8014844:	d502      	bpl.n	801484c <_printf_float+0x194>
 8014846:	3301      	adds	r3, #1
 8014848:	440b      	add	r3, r1
 801484a:	6123      	str	r3, [r4, #16]
 801484c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801484e:	65a3      	str	r3, [r4, #88]	; 0x58
 8014850:	f04f 0900 	mov.w	r9, #0
 8014854:	e7d9      	b.n	801480a <_printf_float+0x152>
 8014856:	b913      	cbnz	r3, 801485e <_printf_float+0x1a6>
 8014858:	6822      	ldr	r2, [r4, #0]
 801485a:	07d0      	lsls	r0, r2, #31
 801485c:	d501      	bpl.n	8014862 <_printf_float+0x1aa>
 801485e:	3302      	adds	r3, #2
 8014860:	e7f3      	b.n	801484a <_printf_float+0x192>
 8014862:	2301      	movs	r3, #1
 8014864:	e7f1      	b.n	801484a <_printf_float+0x192>
 8014866:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801486a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801486e:	4293      	cmp	r3, r2
 8014870:	db05      	blt.n	801487e <_printf_float+0x1c6>
 8014872:	6822      	ldr	r2, [r4, #0]
 8014874:	6123      	str	r3, [r4, #16]
 8014876:	07d1      	lsls	r1, r2, #31
 8014878:	d5e8      	bpl.n	801484c <_printf_float+0x194>
 801487a:	3301      	adds	r3, #1
 801487c:	e7e5      	b.n	801484a <_printf_float+0x192>
 801487e:	2b00      	cmp	r3, #0
 8014880:	bfd4      	ite	le
 8014882:	f1c3 0302 	rsble	r3, r3, #2
 8014886:	2301      	movgt	r3, #1
 8014888:	4413      	add	r3, r2
 801488a:	e7de      	b.n	801484a <_printf_float+0x192>
 801488c:	6823      	ldr	r3, [r4, #0]
 801488e:	055a      	lsls	r2, r3, #21
 8014890:	d407      	bmi.n	80148a2 <_printf_float+0x1ea>
 8014892:	6923      	ldr	r3, [r4, #16]
 8014894:	4642      	mov	r2, r8
 8014896:	4631      	mov	r1, r6
 8014898:	4628      	mov	r0, r5
 801489a:	47b8      	blx	r7
 801489c:	3001      	adds	r0, #1
 801489e:	d12b      	bne.n	80148f8 <_printf_float+0x240>
 80148a0:	e767      	b.n	8014772 <_printf_float+0xba>
 80148a2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80148a6:	f240 80dc 	bls.w	8014a62 <_printf_float+0x3aa>
 80148aa:	2200      	movs	r2, #0
 80148ac:	2300      	movs	r3, #0
 80148ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80148b2:	f7f4 f841 	bl	8008938 <__aeabi_dcmpeq>
 80148b6:	2800      	cmp	r0, #0
 80148b8:	d033      	beq.n	8014922 <_printf_float+0x26a>
 80148ba:	2301      	movs	r3, #1
 80148bc:	4a41      	ldr	r2, [pc, #260]	; (80149c4 <_printf_float+0x30c>)
 80148be:	4631      	mov	r1, r6
 80148c0:	4628      	mov	r0, r5
 80148c2:	47b8      	blx	r7
 80148c4:	3001      	adds	r0, #1
 80148c6:	f43f af54 	beq.w	8014772 <_printf_float+0xba>
 80148ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80148ce:	429a      	cmp	r2, r3
 80148d0:	db02      	blt.n	80148d8 <_printf_float+0x220>
 80148d2:	6823      	ldr	r3, [r4, #0]
 80148d4:	07d8      	lsls	r0, r3, #31
 80148d6:	d50f      	bpl.n	80148f8 <_printf_float+0x240>
 80148d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80148dc:	4631      	mov	r1, r6
 80148de:	4628      	mov	r0, r5
 80148e0:	47b8      	blx	r7
 80148e2:	3001      	adds	r0, #1
 80148e4:	f43f af45 	beq.w	8014772 <_printf_float+0xba>
 80148e8:	f04f 0800 	mov.w	r8, #0
 80148ec:	f104 091a 	add.w	r9, r4, #26
 80148f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80148f2:	3b01      	subs	r3, #1
 80148f4:	4543      	cmp	r3, r8
 80148f6:	dc09      	bgt.n	801490c <_printf_float+0x254>
 80148f8:	6823      	ldr	r3, [r4, #0]
 80148fa:	079b      	lsls	r3, r3, #30
 80148fc:	f100 8103 	bmi.w	8014b06 <_printf_float+0x44e>
 8014900:	68e0      	ldr	r0, [r4, #12]
 8014902:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014904:	4298      	cmp	r0, r3
 8014906:	bfb8      	it	lt
 8014908:	4618      	movlt	r0, r3
 801490a:	e734      	b.n	8014776 <_printf_float+0xbe>
 801490c:	2301      	movs	r3, #1
 801490e:	464a      	mov	r2, r9
 8014910:	4631      	mov	r1, r6
 8014912:	4628      	mov	r0, r5
 8014914:	47b8      	blx	r7
 8014916:	3001      	adds	r0, #1
 8014918:	f43f af2b 	beq.w	8014772 <_printf_float+0xba>
 801491c:	f108 0801 	add.w	r8, r8, #1
 8014920:	e7e6      	b.n	80148f0 <_printf_float+0x238>
 8014922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014924:	2b00      	cmp	r3, #0
 8014926:	dc2b      	bgt.n	8014980 <_printf_float+0x2c8>
 8014928:	2301      	movs	r3, #1
 801492a:	4a26      	ldr	r2, [pc, #152]	; (80149c4 <_printf_float+0x30c>)
 801492c:	4631      	mov	r1, r6
 801492e:	4628      	mov	r0, r5
 8014930:	47b8      	blx	r7
 8014932:	3001      	adds	r0, #1
 8014934:	f43f af1d 	beq.w	8014772 <_printf_float+0xba>
 8014938:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801493a:	b923      	cbnz	r3, 8014946 <_printf_float+0x28e>
 801493c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801493e:	b913      	cbnz	r3, 8014946 <_printf_float+0x28e>
 8014940:	6823      	ldr	r3, [r4, #0]
 8014942:	07d9      	lsls	r1, r3, #31
 8014944:	d5d8      	bpl.n	80148f8 <_printf_float+0x240>
 8014946:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801494a:	4631      	mov	r1, r6
 801494c:	4628      	mov	r0, r5
 801494e:	47b8      	blx	r7
 8014950:	3001      	adds	r0, #1
 8014952:	f43f af0e 	beq.w	8014772 <_printf_float+0xba>
 8014956:	f04f 0900 	mov.w	r9, #0
 801495a:	f104 0a1a 	add.w	sl, r4, #26
 801495e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014960:	425b      	negs	r3, r3
 8014962:	454b      	cmp	r3, r9
 8014964:	dc01      	bgt.n	801496a <_printf_float+0x2b2>
 8014966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014968:	e794      	b.n	8014894 <_printf_float+0x1dc>
 801496a:	2301      	movs	r3, #1
 801496c:	4652      	mov	r2, sl
 801496e:	4631      	mov	r1, r6
 8014970:	4628      	mov	r0, r5
 8014972:	47b8      	blx	r7
 8014974:	3001      	adds	r0, #1
 8014976:	f43f aefc 	beq.w	8014772 <_printf_float+0xba>
 801497a:	f109 0901 	add.w	r9, r9, #1
 801497e:	e7ee      	b.n	801495e <_printf_float+0x2a6>
 8014980:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014982:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014984:	429a      	cmp	r2, r3
 8014986:	bfa8      	it	ge
 8014988:	461a      	movge	r2, r3
 801498a:	2a00      	cmp	r2, #0
 801498c:	4691      	mov	r9, r2
 801498e:	dd07      	ble.n	80149a0 <_printf_float+0x2e8>
 8014990:	4613      	mov	r3, r2
 8014992:	4631      	mov	r1, r6
 8014994:	4642      	mov	r2, r8
 8014996:	4628      	mov	r0, r5
 8014998:	47b8      	blx	r7
 801499a:	3001      	adds	r0, #1
 801499c:	f43f aee9 	beq.w	8014772 <_printf_float+0xba>
 80149a0:	f104 031a 	add.w	r3, r4, #26
 80149a4:	f04f 0b00 	mov.w	fp, #0
 80149a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80149ac:	9306      	str	r3, [sp, #24]
 80149ae:	e015      	b.n	80149dc <_printf_float+0x324>
 80149b0:	7fefffff 	.word	0x7fefffff
 80149b4:	080195dd 	.word	0x080195dd
 80149b8:	080195d9 	.word	0x080195d9
 80149bc:	080195e5 	.word	0x080195e5
 80149c0:	080195e1 	.word	0x080195e1
 80149c4:	08019626 	.word	0x08019626
 80149c8:	2301      	movs	r3, #1
 80149ca:	9a06      	ldr	r2, [sp, #24]
 80149cc:	4631      	mov	r1, r6
 80149ce:	4628      	mov	r0, r5
 80149d0:	47b8      	blx	r7
 80149d2:	3001      	adds	r0, #1
 80149d4:	f43f aecd 	beq.w	8014772 <_printf_float+0xba>
 80149d8:	f10b 0b01 	add.w	fp, fp, #1
 80149dc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80149e0:	ebaa 0309 	sub.w	r3, sl, r9
 80149e4:	455b      	cmp	r3, fp
 80149e6:	dcef      	bgt.n	80149c8 <_printf_float+0x310>
 80149e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80149ec:	429a      	cmp	r2, r3
 80149ee:	44d0      	add	r8, sl
 80149f0:	db15      	blt.n	8014a1e <_printf_float+0x366>
 80149f2:	6823      	ldr	r3, [r4, #0]
 80149f4:	07da      	lsls	r2, r3, #31
 80149f6:	d412      	bmi.n	8014a1e <_printf_float+0x366>
 80149f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80149fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80149fc:	eba3 020a 	sub.w	r2, r3, sl
 8014a00:	eba3 0a01 	sub.w	sl, r3, r1
 8014a04:	4592      	cmp	sl, r2
 8014a06:	bfa8      	it	ge
 8014a08:	4692      	movge	sl, r2
 8014a0a:	f1ba 0f00 	cmp.w	sl, #0
 8014a0e:	dc0e      	bgt.n	8014a2e <_printf_float+0x376>
 8014a10:	f04f 0800 	mov.w	r8, #0
 8014a14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014a18:	f104 091a 	add.w	r9, r4, #26
 8014a1c:	e019      	b.n	8014a52 <_printf_float+0x39a>
 8014a1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014a22:	4631      	mov	r1, r6
 8014a24:	4628      	mov	r0, r5
 8014a26:	47b8      	blx	r7
 8014a28:	3001      	adds	r0, #1
 8014a2a:	d1e5      	bne.n	80149f8 <_printf_float+0x340>
 8014a2c:	e6a1      	b.n	8014772 <_printf_float+0xba>
 8014a2e:	4653      	mov	r3, sl
 8014a30:	4642      	mov	r2, r8
 8014a32:	4631      	mov	r1, r6
 8014a34:	4628      	mov	r0, r5
 8014a36:	47b8      	blx	r7
 8014a38:	3001      	adds	r0, #1
 8014a3a:	d1e9      	bne.n	8014a10 <_printf_float+0x358>
 8014a3c:	e699      	b.n	8014772 <_printf_float+0xba>
 8014a3e:	2301      	movs	r3, #1
 8014a40:	464a      	mov	r2, r9
 8014a42:	4631      	mov	r1, r6
 8014a44:	4628      	mov	r0, r5
 8014a46:	47b8      	blx	r7
 8014a48:	3001      	adds	r0, #1
 8014a4a:	f43f ae92 	beq.w	8014772 <_printf_float+0xba>
 8014a4e:	f108 0801 	add.w	r8, r8, #1
 8014a52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014a56:	1a9b      	subs	r3, r3, r2
 8014a58:	eba3 030a 	sub.w	r3, r3, sl
 8014a5c:	4543      	cmp	r3, r8
 8014a5e:	dcee      	bgt.n	8014a3e <_printf_float+0x386>
 8014a60:	e74a      	b.n	80148f8 <_printf_float+0x240>
 8014a62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014a64:	2a01      	cmp	r2, #1
 8014a66:	dc01      	bgt.n	8014a6c <_printf_float+0x3b4>
 8014a68:	07db      	lsls	r3, r3, #31
 8014a6a:	d53a      	bpl.n	8014ae2 <_printf_float+0x42a>
 8014a6c:	2301      	movs	r3, #1
 8014a6e:	4642      	mov	r2, r8
 8014a70:	4631      	mov	r1, r6
 8014a72:	4628      	mov	r0, r5
 8014a74:	47b8      	blx	r7
 8014a76:	3001      	adds	r0, #1
 8014a78:	f43f ae7b 	beq.w	8014772 <_printf_float+0xba>
 8014a7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014a80:	4631      	mov	r1, r6
 8014a82:	4628      	mov	r0, r5
 8014a84:	47b8      	blx	r7
 8014a86:	3001      	adds	r0, #1
 8014a88:	f108 0801 	add.w	r8, r8, #1
 8014a8c:	f43f ae71 	beq.w	8014772 <_printf_float+0xba>
 8014a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014a92:	2200      	movs	r2, #0
 8014a94:	f103 3aff 	add.w	sl, r3, #4294967295
 8014a98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014a9c:	2300      	movs	r3, #0
 8014a9e:	f7f3 ff4b 	bl	8008938 <__aeabi_dcmpeq>
 8014aa2:	b9c8      	cbnz	r0, 8014ad8 <_printf_float+0x420>
 8014aa4:	4653      	mov	r3, sl
 8014aa6:	4642      	mov	r2, r8
 8014aa8:	4631      	mov	r1, r6
 8014aaa:	4628      	mov	r0, r5
 8014aac:	47b8      	blx	r7
 8014aae:	3001      	adds	r0, #1
 8014ab0:	d10e      	bne.n	8014ad0 <_printf_float+0x418>
 8014ab2:	e65e      	b.n	8014772 <_printf_float+0xba>
 8014ab4:	2301      	movs	r3, #1
 8014ab6:	4652      	mov	r2, sl
 8014ab8:	4631      	mov	r1, r6
 8014aba:	4628      	mov	r0, r5
 8014abc:	47b8      	blx	r7
 8014abe:	3001      	adds	r0, #1
 8014ac0:	f43f ae57 	beq.w	8014772 <_printf_float+0xba>
 8014ac4:	f108 0801 	add.w	r8, r8, #1
 8014ac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014aca:	3b01      	subs	r3, #1
 8014acc:	4543      	cmp	r3, r8
 8014ace:	dcf1      	bgt.n	8014ab4 <_printf_float+0x3fc>
 8014ad0:	464b      	mov	r3, r9
 8014ad2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014ad6:	e6de      	b.n	8014896 <_printf_float+0x1de>
 8014ad8:	f04f 0800 	mov.w	r8, #0
 8014adc:	f104 0a1a 	add.w	sl, r4, #26
 8014ae0:	e7f2      	b.n	8014ac8 <_printf_float+0x410>
 8014ae2:	2301      	movs	r3, #1
 8014ae4:	e7df      	b.n	8014aa6 <_printf_float+0x3ee>
 8014ae6:	2301      	movs	r3, #1
 8014ae8:	464a      	mov	r2, r9
 8014aea:	4631      	mov	r1, r6
 8014aec:	4628      	mov	r0, r5
 8014aee:	47b8      	blx	r7
 8014af0:	3001      	adds	r0, #1
 8014af2:	f43f ae3e 	beq.w	8014772 <_printf_float+0xba>
 8014af6:	f108 0801 	add.w	r8, r8, #1
 8014afa:	68e3      	ldr	r3, [r4, #12]
 8014afc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014afe:	1a9b      	subs	r3, r3, r2
 8014b00:	4543      	cmp	r3, r8
 8014b02:	dcf0      	bgt.n	8014ae6 <_printf_float+0x42e>
 8014b04:	e6fc      	b.n	8014900 <_printf_float+0x248>
 8014b06:	f04f 0800 	mov.w	r8, #0
 8014b0a:	f104 0919 	add.w	r9, r4, #25
 8014b0e:	e7f4      	b.n	8014afa <_printf_float+0x442>
 8014b10:	2900      	cmp	r1, #0
 8014b12:	f43f ae8b 	beq.w	801482c <_printf_float+0x174>
 8014b16:	2300      	movs	r3, #0
 8014b18:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014b1c:	ab09      	add	r3, sp, #36	; 0x24
 8014b1e:	9300      	str	r3, [sp, #0]
 8014b20:	ec49 8b10 	vmov	d0, r8, r9
 8014b24:	6022      	str	r2, [r4, #0]
 8014b26:	f8cd a004 	str.w	sl, [sp, #4]
 8014b2a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014b2e:	4628      	mov	r0, r5
 8014b30:	f7ff fd2e 	bl	8014590 <__cvt>
 8014b34:	4680      	mov	r8, r0
 8014b36:	e648      	b.n	80147ca <_printf_float+0x112>

08014b38 <_printf_common>:
 8014b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014b3c:	4691      	mov	r9, r2
 8014b3e:	461f      	mov	r7, r3
 8014b40:	688a      	ldr	r2, [r1, #8]
 8014b42:	690b      	ldr	r3, [r1, #16]
 8014b44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014b48:	4293      	cmp	r3, r2
 8014b4a:	bfb8      	it	lt
 8014b4c:	4613      	movlt	r3, r2
 8014b4e:	f8c9 3000 	str.w	r3, [r9]
 8014b52:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014b56:	4606      	mov	r6, r0
 8014b58:	460c      	mov	r4, r1
 8014b5a:	b112      	cbz	r2, 8014b62 <_printf_common+0x2a>
 8014b5c:	3301      	adds	r3, #1
 8014b5e:	f8c9 3000 	str.w	r3, [r9]
 8014b62:	6823      	ldr	r3, [r4, #0]
 8014b64:	0699      	lsls	r1, r3, #26
 8014b66:	bf42      	ittt	mi
 8014b68:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014b6c:	3302      	addmi	r3, #2
 8014b6e:	f8c9 3000 	strmi.w	r3, [r9]
 8014b72:	6825      	ldr	r5, [r4, #0]
 8014b74:	f015 0506 	ands.w	r5, r5, #6
 8014b78:	d107      	bne.n	8014b8a <_printf_common+0x52>
 8014b7a:	f104 0a19 	add.w	sl, r4, #25
 8014b7e:	68e3      	ldr	r3, [r4, #12]
 8014b80:	f8d9 2000 	ldr.w	r2, [r9]
 8014b84:	1a9b      	subs	r3, r3, r2
 8014b86:	42ab      	cmp	r3, r5
 8014b88:	dc28      	bgt.n	8014bdc <_printf_common+0xa4>
 8014b8a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014b8e:	6822      	ldr	r2, [r4, #0]
 8014b90:	3300      	adds	r3, #0
 8014b92:	bf18      	it	ne
 8014b94:	2301      	movne	r3, #1
 8014b96:	0692      	lsls	r2, r2, #26
 8014b98:	d42d      	bmi.n	8014bf6 <_printf_common+0xbe>
 8014b9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014b9e:	4639      	mov	r1, r7
 8014ba0:	4630      	mov	r0, r6
 8014ba2:	47c0      	blx	r8
 8014ba4:	3001      	adds	r0, #1
 8014ba6:	d020      	beq.n	8014bea <_printf_common+0xb2>
 8014ba8:	6823      	ldr	r3, [r4, #0]
 8014baa:	68e5      	ldr	r5, [r4, #12]
 8014bac:	f8d9 2000 	ldr.w	r2, [r9]
 8014bb0:	f003 0306 	and.w	r3, r3, #6
 8014bb4:	2b04      	cmp	r3, #4
 8014bb6:	bf08      	it	eq
 8014bb8:	1aad      	subeq	r5, r5, r2
 8014bba:	68a3      	ldr	r3, [r4, #8]
 8014bbc:	6922      	ldr	r2, [r4, #16]
 8014bbe:	bf0c      	ite	eq
 8014bc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014bc4:	2500      	movne	r5, #0
 8014bc6:	4293      	cmp	r3, r2
 8014bc8:	bfc4      	itt	gt
 8014bca:	1a9b      	subgt	r3, r3, r2
 8014bcc:	18ed      	addgt	r5, r5, r3
 8014bce:	f04f 0900 	mov.w	r9, #0
 8014bd2:	341a      	adds	r4, #26
 8014bd4:	454d      	cmp	r5, r9
 8014bd6:	d11a      	bne.n	8014c0e <_printf_common+0xd6>
 8014bd8:	2000      	movs	r0, #0
 8014bda:	e008      	b.n	8014bee <_printf_common+0xb6>
 8014bdc:	2301      	movs	r3, #1
 8014bde:	4652      	mov	r2, sl
 8014be0:	4639      	mov	r1, r7
 8014be2:	4630      	mov	r0, r6
 8014be4:	47c0      	blx	r8
 8014be6:	3001      	adds	r0, #1
 8014be8:	d103      	bne.n	8014bf2 <_printf_common+0xba>
 8014bea:	f04f 30ff 	mov.w	r0, #4294967295
 8014bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014bf2:	3501      	adds	r5, #1
 8014bf4:	e7c3      	b.n	8014b7e <_printf_common+0x46>
 8014bf6:	18e1      	adds	r1, r4, r3
 8014bf8:	1c5a      	adds	r2, r3, #1
 8014bfa:	2030      	movs	r0, #48	; 0x30
 8014bfc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014c00:	4422      	add	r2, r4
 8014c02:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014c06:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014c0a:	3302      	adds	r3, #2
 8014c0c:	e7c5      	b.n	8014b9a <_printf_common+0x62>
 8014c0e:	2301      	movs	r3, #1
 8014c10:	4622      	mov	r2, r4
 8014c12:	4639      	mov	r1, r7
 8014c14:	4630      	mov	r0, r6
 8014c16:	47c0      	blx	r8
 8014c18:	3001      	adds	r0, #1
 8014c1a:	d0e6      	beq.n	8014bea <_printf_common+0xb2>
 8014c1c:	f109 0901 	add.w	r9, r9, #1
 8014c20:	e7d8      	b.n	8014bd4 <_printf_common+0x9c>
	...

08014c24 <_printf_i>:
 8014c24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014c28:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014c2c:	460c      	mov	r4, r1
 8014c2e:	7e09      	ldrb	r1, [r1, #24]
 8014c30:	b085      	sub	sp, #20
 8014c32:	296e      	cmp	r1, #110	; 0x6e
 8014c34:	4617      	mov	r7, r2
 8014c36:	4606      	mov	r6, r0
 8014c38:	4698      	mov	r8, r3
 8014c3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014c3c:	f000 80b3 	beq.w	8014da6 <_printf_i+0x182>
 8014c40:	d822      	bhi.n	8014c88 <_printf_i+0x64>
 8014c42:	2963      	cmp	r1, #99	; 0x63
 8014c44:	d036      	beq.n	8014cb4 <_printf_i+0x90>
 8014c46:	d80a      	bhi.n	8014c5e <_printf_i+0x3a>
 8014c48:	2900      	cmp	r1, #0
 8014c4a:	f000 80b9 	beq.w	8014dc0 <_printf_i+0x19c>
 8014c4e:	2958      	cmp	r1, #88	; 0x58
 8014c50:	f000 8083 	beq.w	8014d5a <_printf_i+0x136>
 8014c54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014c58:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014c5c:	e032      	b.n	8014cc4 <_printf_i+0xa0>
 8014c5e:	2964      	cmp	r1, #100	; 0x64
 8014c60:	d001      	beq.n	8014c66 <_printf_i+0x42>
 8014c62:	2969      	cmp	r1, #105	; 0x69
 8014c64:	d1f6      	bne.n	8014c54 <_printf_i+0x30>
 8014c66:	6820      	ldr	r0, [r4, #0]
 8014c68:	6813      	ldr	r3, [r2, #0]
 8014c6a:	0605      	lsls	r5, r0, #24
 8014c6c:	f103 0104 	add.w	r1, r3, #4
 8014c70:	d52a      	bpl.n	8014cc8 <_printf_i+0xa4>
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	6011      	str	r1, [r2, #0]
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	da03      	bge.n	8014c82 <_printf_i+0x5e>
 8014c7a:	222d      	movs	r2, #45	; 0x2d
 8014c7c:	425b      	negs	r3, r3
 8014c7e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8014c82:	486f      	ldr	r0, [pc, #444]	; (8014e40 <_printf_i+0x21c>)
 8014c84:	220a      	movs	r2, #10
 8014c86:	e039      	b.n	8014cfc <_printf_i+0xd8>
 8014c88:	2973      	cmp	r1, #115	; 0x73
 8014c8a:	f000 809d 	beq.w	8014dc8 <_printf_i+0x1a4>
 8014c8e:	d808      	bhi.n	8014ca2 <_printf_i+0x7e>
 8014c90:	296f      	cmp	r1, #111	; 0x6f
 8014c92:	d020      	beq.n	8014cd6 <_printf_i+0xb2>
 8014c94:	2970      	cmp	r1, #112	; 0x70
 8014c96:	d1dd      	bne.n	8014c54 <_printf_i+0x30>
 8014c98:	6823      	ldr	r3, [r4, #0]
 8014c9a:	f043 0320 	orr.w	r3, r3, #32
 8014c9e:	6023      	str	r3, [r4, #0]
 8014ca0:	e003      	b.n	8014caa <_printf_i+0x86>
 8014ca2:	2975      	cmp	r1, #117	; 0x75
 8014ca4:	d017      	beq.n	8014cd6 <_printf_i+0xb2>
 8014ca6:	2978      	cmp	r1, #120	; 0x78
 8014ca8:	d1d4      	bne.n	8014c54 <_printf_i+0x30>
 8014caa:	2378      	movs	r3, #120	; 0x78
 8014cac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014cb0:	4864      	ldr	r0, [pc, #400]	; (8014e44 <_printf_i+0x220>)
 8014cb2:	e055      	b.n	8014d60 <_printf_i+0x13c>
 8014cb4:	6813      	ldr	r3, [r2, #0]
 8014cb6:	1d19      	adds	r1, r3, #4
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	6011      	str	r1, [r2, #0]
 8014cbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014cc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014cc4:	2301      	movs	r3, #1
 8014cc6:	e08c      	b.n	8014de2 <_printf_i+0x1be>
 8014cc8:	681b      	ldr	r3, [r3, #0]
 8014cca:	6011      	str	r1, [r2, #0]
 8014ccc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014cd0:	bf18      	it	ne
 8014cd2:	b21b      	sxthne	r3, r3
 8014cd4:	e7cf      	b.n	8014c76 <_printf_i+0x52>
 8014cd6:	6813      	ldr	r3, [r2, #0]
 8014cd8:	6825      	ldr	r5, [r4, #0]
 8014cda:	1d18      	adds	r0, r3, #4
 8014cdc:	6010      	str	r0, [r2, #0]
 8014cde:	0628      	lsls	r0, r5, #24
 8014ce0:	d501      	bpl.n	8014ce6 <_printf_i+0xc2>
 8014ce2:	681b      	ldr	r3, [r3, #0]
 8014ce4:	e002      	b.n	8014cec <_printf_i+0xc8>
 8014ce6:	0668      	lsls	r0, r5, #25
 8014ce8:	d5fb      	bpl.n	8014ce2 <_printf_i+0xbe>
 8014cea:	881b      	ldrh	r3, [r3, #0]
 8014cec:	4854      	ldr	r0, [pc, #336]	; (8014e40 <_printf_i+0x21c>)
 8014cee:	296f      	cmp	r1, #111	; 0x6f
 8014cf0:	bf14      	ite	ne
 8014cf2:	220a      	movne	r2, #10
 8014cf4:	2208      	moveq	r2, #8
 8014cf6:	2100      	movs	r1, #0
 8014cf8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014cfc:	6865      	ldr	r5, [r4, #4]
 8014cfe:	60a5      	str	r5, [r4, #8]
 8014d00:	2d00      	cmp	r5, #0
 8014d02:	f2c0 8095 	blt.w	8014e30 <_printf_i+0x20c>
 8014d06:	6821      	ldr	r1, [r4, #0]
 8014d08:	f021 0104 	bic.w	r1, r1, #4
 8014d0c:	6021      	str	r1, [r4, #0]
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d13d      	bne.n	8014d8e <_printf_i+0x16a>
 8014d12:	2d00      	cmp	r5, #0
 8014d14:	f040 808e 	bne.w	8014e34 <_printf_i+0x210>
 8014d18:	4665      	mov	r5, ip
 8014d1a:	2a08      	cmp	r2, #8
 8014d1c:	d10b      	bne.n	8014d36 <_printf_i+0x112>
 8014d1e:	6823      	ldr	r3, [r4, #0]
 8014d20:	07db      	lsls	r3, r3, #31
 8014d22:	d508      	bpl.n	8014d36 <_printf_i+0x112>
 8014d24:	6923      	ldr	r3, [r4, #16]
 8014d26:	6862      	ldr	r2, [r4, #4]
 8014d28:	429a      	cmp	r2, r3
 8014d2a:	bfde      	ittt	le
 8014d2c:	2330      	movle	r3, #48	; 0x30
 8014d2e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014d32:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014d36:	ebac 0305 	sub.w	r3, ip, r5
 8014d3a:	6123      	str	r3, [r4, #16]
 8014d3c:	f8cd 8000 	str.w	r8, [sp]
 8014d40:	463b      	mov	r3, r7
 8014d42:	aa03      	add	r2, sp, #12
 8014d44:	4621      	mov	r1, r4
 8014d46:	4630      	mov	r0, r6
 8014d48:	f7ff fef6 	bl	8014b38 <_printf_common>
 8014d4c:	3001      	adds	r0, #1
 8014d4e:	d14d      	bne.n	8014dec <_printf_i+0x1c8>
 8014d50:	f04f 30ff 	mov.w	r0, #4294967295
 8014d54:	b005      	add	sp, #20
 8014d56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014d5a:	4839      	ldr	r0, [pc, #228]	; (8014e40 <_printf_i+0x21c>)
 8014d5c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8014d60:	6813      	ldr	r3, [r2, #0]
 8014d62:	6821      	ldr	r1, [r4, #0]
 8014d64:	1d1d      	adds	r5, r3, #4
 8014d66:	681b      	ldr	r3, [r3, #0]
 8014d68:	6015      	str	r5, [r2, #0]
 8014d6a:	060a      	lsls	r2, r1, #24
 8014d6c:	d50b      	bpl.n	8014d86 <_printf_i+0x162>
 8014d6e:	07ca      	lsls	r2, r1, #31
 8014d70:	bf44      	itt	mi
 8014d72:	f041 0120 	orrmi.w	r1, r1, #32
 8014d76:	6021      	strmi	r1, [r4, #0]
 8014d78:	b91b      	cbnz	r3, 8014d82 <_printf_i+0x15e>
 8014d7a:	6822      	ldr	r2, [r4, #0]
 8014d7c:	f022 0220 	bic.w	r2, r2, #32
 8014d80:	6022      	str	r2, [r4, #0]
 8014d82:	2210      	movs	r2, #16
 8014d84:	e7b7      	b.n	8014cf6 <_printf_i+0xd2>
 8014d86:	064d      	lsls	r5, r1, #25
 8014d88:	bf48      	it	mi
 8014d8a:	b29b      	uxthmi	r3, r3
 8014d8c:	e7ef      	b.n	8014d6e <_printf_i+0x14a>
 8014d8e:	4665      	mov	r5, ip
 8014d90:	fbb3 f1f2 	udiv	r1, r3, r2
 8014d94:	fb02 3311 	mls	r3, r2, r1, r3
 8014d98:	5cc3      	ldrb	r3, [r0, r3]
 8014d9a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8014d9e:	460b      	mov	r3, r1
 8014da0:	2900      	cmp	r1, #0
 8014da2:	d1f5      	bne.n	8014d90 <_printf_i+0x16c>
 8014da4:	e7b9      	b.n	8014d1a <_printf_i+0xf6>
 8014da6:	6813      	ldr	r3, [r2, #0]
 8014da8:	6825      	ldr	r5, [r4, #0]
 8014daa:	6961      	ldr	r1, [r4, #20]
 8014dac:	1d18      	adds	r0, r3, #4
 8014dae:	6010      	str	r0, [r2, #0]
 8014db0:	0628      	lsls	r0, r5, #24
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	d501      	bpl.n	8014dba <_printf_i+0x196>
 8014db6:	6019      	str	r1, [r3, #0]
 8014db8:	e002      	b.n	8014dc0 <_printf_i+0x19c>
 8014dba:	066a      	lsls	r2, r5, #25
 8014dbc:	d5fb      	bpl.n	8014db6 <_printf_i+0x192>
 8014dbe:	8019      	strh	r1, [r3, #0]
 8014dc0:	2300      	movs	r3, #0
 8014dc2:	6123      	str	r3, [r4, #16]
 8014dc4:	4665      	mov	r5, ip
 8014dc6:	e7b9      	b.n	8014d3c <_printf_i+0x118>
 8014dc8:	6813      	ldr	r3, [r2, #0]
 8014dca:	1d19      	adds	r1, r3, #4
 8014dcc:	6011      	str	r1, [r2, #0]
 8014dce:	681d      	ldr	r5, [r3, #0]
 8014dd0:	6862      	ldr	r2, [r4, #4]
 8014dd2:	2100      	movs	r1, #0
 8014dd4:	4628      	mov	r0, r5
 8014dd6:	f7f3 f93b 	bl	8008050 <memchr>
 8014dda:	b108      	cbz	r0, 8014de0 <_printf_i+0x1bc>
 8014ddc:	1b40      	subs	r0, r0, r5
 8014dde:	6060      	str	r0, [r4, #4]
 8014de0:	6863      	ldr	r3, [r4, #4]
 8014de2:	6123      	str	r3, [r4, #16]
 8014de4:	2300      	movs	r3, #0
 8014de6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014dea:	e7a7      	b.n	8014d3c <_printf_i+0x118>
 8014dec:	6923      	ldr	r3, [r4, #16]
 8014dee:	462a      	mov	r2, r5
 8014df0:	4639      	mov	r1, r7
 8014df2:	4630      	mov	r0, r6
 8014df4:	47c0      	blx	r8
 8014df6:	3001      	adds	r0, #1
 8014df8:	d0aa      	beq.n	8014d50 <_printf_i+0x12c>
 8014dfa:	6823      	ldr	r3, [r4, #0]
 8014dfc:	079b      	lsls	r3, r3, #30
 8014dfe:	d413      	bmi.n	8014e28 <_printf_i+0x204>
 8014e00:	68e0      	ldr	r0, [r4, #12]
 8014e02:	9b03      	ldr	r3, [sp, #12]
 8014e04:	4298      	cmp	r0, r3
 8014e06:	bfb8      	it	lt
 8014e08:	4618      	movlt	r0, r3
 8014e0a:	e7a3      	b.n	8014d54 <_printf_i+0x130>
 8014e0c:	2301      	movs	r3, #1
 8014e0e:	464a      	mov	r2, r9
 8014e10:	4639      	mov	r1, r7
 8014e12:	4630      	mov	r0, r6
 8014e14:	47c0      	blx	r8
 8014e16:	3001      	adds	r0, #1
 8014e18:	d09a      	beq.n	8014d50 <_printf_i+0x12c>
 8014e1a:	3501      	adds	r5, #1
 8014e1c:	68e3      	ldr	r3, [r4, #12]
 8014e1e:	9a03      	ldr	r2, [sp, #12]
 8014e20:	1a9b      	subs	r3, r3, r2
 8014e22:	42ab      	cmp	r3, r5
 8014e24:	dcf2      	bgt.n	8014e0c <_printf_i+0x1e8>
 8014e26:	e7eb      	b.n	8014e00 <_printf_i+0x1dc>
 8014e28:	2500      	movs	r5, #0
 8014e2a:	f104 0919 	add.w	r9, r4, #25
 8014e2e:	e7f5      	b.n	8014e1c <_printf_i+0x1f8>
 8014e30:	2b00      	cmp	r3, #0
 8014e32:	d1ac      	bne.n	8014d8e <_printf_i+0x16a>
 8014e34:	7803      	ldrb	r3, [r0, #0]
 8014e36:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014e3a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014e3e:	e76c      	b.n	8014d1a <_printf_i+0xf6>
 8014e40:	080195e9 	.word	0x080195e9
 8014e44:	080195fa 	.word	0x080195fa

08014e48 <__svfiscanf_r>:
 8014e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e4c:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8014e50:	460c      	mov	r4, r1
 8014e52:	2100      	movs	r1, #0
 8014e54:	9144      	str	r1, [sp, #272]	; 0x110
 8014e56:	9145      	str	r1, [sp, #276]	; 0x114
 8014e58:	499f      	ldr	r1, [pc, #636]	; (80150d8 <__svfiscanf_r+0x290>)
 8014e5a:	91a0      	str	r1, [sp, #640]	; 0x280
 8014e5c:	f10d 0804 	add.w	r8, sp, #4
 8014e60:	499e      	ldr	r1, [pc, #632]	; (80150dc <__svfiscanf_r+0x294>)
 8014e62:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80150e0 <__svfiscanf_r+0x298>
 8014e66:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8014e6a:	4606      	mov	r6, r0
 8014e6c:	4692      	mov	sl, r2
 8014e6e:	91a1      	str	r1, [sp, #644]	; 0x284
 8014e70:	9300      	str	r3, [sp, #0]
 8014e72:	270a      	movs	r7, #10
 8014e74:	f89a 3000 	ldrb.w	r3, [sl]
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	f000 812a 	beq.w	80150d2 <__svfiscanf_r+0x28a>
 8014e7e:	4655      	mov	r5, sl
 8014e80:	f003 faea 	bl	8018458 <__locale_ctype_ptr>
 8014e84:	f815 bb01 	ldrb.w	fp, [r5], #1
 8014e88:	4458      	add	r0, fp
 8014e8a:	7843      	ldrb	r3, [r0, #1]
 8014e8c:	f013 0308 	ands.w	r3, r3, #8
 8014e90:	d01c      	beq.n	8014ecc <__svfiscanf_r+0x84>
 8014e92:	6863      	ldr	r3, [r4, #4]
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	dd12      	ble.n	8014ebe <__svfiscanf_r+0x76>
 8014e98:	f003 fade 	bl	8018458 <__locale_ctype_ptr>
 8014e9c:	6823      	ldr	r3, [r4, #0]
 8014e9e:	781a      	ldrb	r2, [r3, #0]
 8014ea0:	4410      	add	r0, r2
 8014ea2:	7842      	ldrb	r2, [r0, #1]
 8014ea4:	0712      	lsls	r2, r2, #28
 8014ea6:	d401      	bmi.n	8014eac <__svfiscanf_r+0x64>
 8014ea8:	46aa      	mov	sl, r5
 8014eaa:	e7e3      	b.n	8014e74 <__svfiscanf_r+0x2c>
 8014eac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8014eae:	3201      	adds	r2, #1
 8014eb0:	9245      	str	r2, [sp, #276]	; 0x114
 8014eb2:	6862      	ldr	r2, [r4, #4]
 8014eb4:	3301      	adds	r3, #1
 8014eb6:	3a01      	subs	r2, #1
 8014eb8:	6062      	str	r2, [r4, #4]
 8014eba:	6023      	str	r3, [r4, #0]
 8014ebc:	e7e9      	b.n	8014e92 <__svfiscanf_r+0x4a>
 8014ebe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8014ec0:	4621      	mov	r1, r4
 8014ec2:	4630      	mov	r0, r6
 8014ec4:	4798      	blx	r3
 8014ec6:	2800      	cmp	r0, #0
 8014ec8:	d0e6      	beq.n	8014e98 <__svfiscanf_r+0x50>
 8014eca:	e7ed      	b.n	8014ea8 <__svfiscanf_r+0x60>
 8014ecc:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8014ed0:	f040 8082 	bne.w	8014fd8 <__svfiscanf_r+0x190>
 8014ed4:	9343      	str	r3, [sp, #268]	; 0x10c
 8014ed6:	9341      	str	r3, [sp, #260]	; 0x104
 8014ed8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8014edc:	2b2a      	cmp	r3, #42	; 0x2a
 8014ede:	d103      	bne.n	8014ee8 <__svfiscanf_r+0xa0>
 8014ee0:	2310      	movs	r3, #16
 8014ee2:	9341      	str	r3, [sp, #260]	; 0x104
 8014ee4:	f10a 0502 	add.w	r5, sl, #2
 8014ee8:	46aa      	mov	sl, r5
 8014eea:	f815 1b01 	ldrb.w	r1, [r5], #1
 8014eee:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8014ef2:	2a09      	cmp	r2, #9
 8014ef4:	d922      	bls.n	8014f3c <__svfiscanf_r+0xf4>
 8014ef6:	2203      	movs	r2, #3
 8014ef8:	4879      	ldr	r0, [pc, #484]	; (80150e0 <__svfiscanf_r+0x298>)
 8014efa:	f7f3 f8a9 	bl	8008050 <memchr>
 8014efe:	b138      	cbz	r0, 8014f10 <__svfiscanf_r+0xc8>
 8014f00:	eba0 0309 	sub.w	r3, r0, r9
 8014f04:	2001      	movs	r0, #1
 8014f06:	4098      	lsls	r0, r3
 8014f08:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8014f0a:	4318      	orrs	r0, r3
 8014f0c:	9041      	str	r0, [sp, #260]	; 0x104
 8014f0e:	46aa      	mov	sl, r5
 8014f10:	f89a 3000 	ldrb.w	r3, [sl]
 8014f14:	2b67      	cmp	r3, #103	; 0x67
 8014f16:	f10a 0501 	add.w	r5, sl, #1
 8014f1a:	d82b      	bhi.n	8014f74 <__svfiscanf_r+0x12c>
 8014f1c:	2b65      	cmp	r3, #101	; 0x65
 8014f1e:	f080 809f 	bcs.w	8015060 <__svfiscanf_r+0x218>
 8014f22:	2b47      	cmp	r3, #71	; 0x47
 8014f24:	d810      	bhi.n	8014f48 <__svfiscanf_r+0x100>
 8014f26:	2b45      	cmp	r3, #69	; 0x45
 8014f28:	f080 809a 	bcs.w	8015060 <__svfiscanf_r+0x218>
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	d06c      	beq.n	801500a <__svfiscanf_r+0x1c2>
 8014f30:	2b25      	cmp	r3, #37	; 0x25
 8014f32:	d051      	beq.n	8014fd8 <__svfiscanf_r+0x190>
 8014f34:	2303      	movs	r3, #3
 8014f36:	9347      	str	r3, [sp, #284]	; 0x11c
 8014f38:	9742      	str	r7, [sp, #264]	; 0x108
 8014f3a:	e027      	b.n	8014f8c <__svfiscanf_r+0x144>
 8014f3c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8014f3e:	fb07 1303 	mla	r3, r7, r3, r1
 8014f42:	3b30      	subs	r3, #48	; 0x30
 8014f44:	9343      	str	r3, [sp, #268]	; 0x10c
 8014f46:	e7cf      	b.n	8014ee8 <__svfiscanf_r+0xa0>
 8014f48:	2b5b      	cmp	r3, #91	; 0x5b
 8014f4a:	d06a      	beq.n	8015022 <__svfiscanf_r+0x1da>
 8014f4c:	d80c      	bhi.n	8014f68 <__svfiscanf_r+0x120>
 8014f4e:	2b58      	cmp	r3, #88	; 0x58
 8014f50:	d1f0      	bne.n	8014f34 <__svfiscanf_r+0xec>
 8014f52:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8014f54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8014f58:	9241      	str	r2, [sp, #260]	; 0x104
 8014f5a:	2210      	movs	r2, #16
 8014f5c:	9242      	str	r2, [sp, #264]	; 0x108
 8014f5e:	2b6e      	cmp	r3, #110	; 0x6e
 8014f60:	bf8c      	ite	hi
 8014f62:	2304      	movhi	r3, #4
 8014f64:	2303      	movls	r3, #3
 8014f66:	e010      	b.n	8014f8a <__svfiscanf_r+0x142>
 8014f68:	2b63      	cmp	r3, #99	; 0x63
 8014f6a:	d065      	beq.n	8015038 <__svfiscanf_r+0x1f0>
 8014f6c:	2b64      	cmp	r3, #100	; 0x64
 8014f6e:	d1e1      	bne.n	8014f34 <__svfiscanf_r+0xec>
 8014f70:	9742      	str	r7, [sp, #264]	; 0x108
 8014f72:	e7f4      	b.n	8014f5e <__svfiscanf_r+0x116>
 8014f74:	2b70      	cmp	r3, #112	; 0x70
 8014f76:	d04b      	beq.n	8015010 <__svfiscanf_r+0x1c8>
 8014f78:	d826      	bhi.n	8014fc8 <__svfiscanf_r+0x180>
 8014f7a:	2b6e      	cmp	r3, #110	; 0x6e
 8014f7c:	d062      	beq.n	8015044 <__svfiscanf_r+0x1fc>
 8014f7e:	d84c      	bhi.n	801501a <__svfiscanf_r+0x1d2>
 8014f80:	2b69      	cmp	r3, #105	; 0x69
 8014f82:	d1d7      	bne.n	8014f34 <__svfiscanf_r+0xec>
 8014f84:	2300      	movs	r3, #0
 8014f86:	9342      	str	r3, [sp, #264]	; 0x108
 8014f88:	2303      	movs	r3, #3
 8014f8a:	9347      	str	r3, [sp, #284]	; 0x11c
 8014f8c:	6863      	ldr	r3, [r4, #4]
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	dd68      	ble.n	8015064 <__svfiscanf_r+0x21c>
 8014f92:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8014f94:	0659      	lsls	r1, r3, #25
 8014f96:	d407      	bmi.n	8014fa8 <__svfiscanf_r+0x160>
 8014f98:	f003 fa5e 	bl	8018458 <__locale_ctype_ptr>
 8014f9c:	6823      	ldr	r3, [r4, #0]
 8014f9e:	781a      	ldrb	r2, [r3, #0]
 8014fa0:	4410      	add	r0, r2
 8014fa2:	7842      	ldrb	r2, [r0, #1]
 8014fa4:	0712      	lsls	r2, r2, #28
 8014fa6:	d464      	bmi.n	8015072 <__svfiscanf_r+0x22a>
 8014fa8:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8014faa:	2b02      	cmp	r3, #2
 8014fac:	dc73      	bgt.n	8015096 <__svfiscanf_r+0x24e>
 8014fae:	466b      	mov	r3, sp
 8014fb0:	4622      	mov	r2, r4
 8014fb2:	a941      	add	r1, sp, #260	; 0x104
 8014fb4:	4630      	mov	r0, r6
 8014fb6:	f000 faa1 	bl	80154fc <_scanf_chars>
 8014fba:	2801      	cmp	r0, #1
 8014fbc:	f000 8089 	beq.w	80150d2 <__svfiscanf_r+0x28a>
 8014fc0:	2802      	cmp	r0, #2
 8014fc2:	f47f af71 	bne.w	8014ea8 <__svfiscanf_r+0x60>
 8014fc6:	e01d      	b.n	8015004 <__svfiscanf_r+0x1bc>
 8014fc8:	2b75      	cmp	r3, #117	; 0x75
 8014fca:	d0d1      	beq.n	8014f70 <__svfiscanf_r+0x128>
 8014fcc:	2b78      	cmp	r3, #120	; 0x78
 8014fce:	d0c0      	beq.n	8014f52 <__svfiscanf_r+0x10a>
 8014fd0:	2b73      	cmp	r3, #115	; 0x73
 8014fd2:	d1af      	bne.n	8014f34 <__svfiscanf_r+0xec>
 8014fd4:	2302      	movs	r3, #2
 8014fd6:	e7d8      	b.n	8014f8a <__svfiscanf_r+0x142>
 8014fd8:	6863      	ldr	r3, [r4, #4]
 8014fda:	2b00      	cmp	r3, #0
 8014fdc:	dd0c      	ble.n	8014ff8 <__svfiscanf_r+0x1b0>
 8014fde:	6823      	ldr	r3, [r4, #0]
 8014fe0:	781a      	ldrb	r2, [r3, #0]
 8014fe2:	455a      	cmp	r2, fp
 8014fe4:	d175      	bne.n	80150d2 <__svfiscanf_r+0x28a>
 8014fe6:	3301      	adds	r3, #1
 8014fe8:	6862      	ldr	r2, [r4, #4]
 8014fea:	6023      	str	r3, [r4, #0]
 8014fec:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8014fee:	3a01      	subs	r2, #1
 8014ff0:	3301      	adds	r3, #1
 8014ff2:	6062      	str	r2, [r4, #4]
 8014ff4:	9345      	str	r3, [sp, #276]	; 0x114
 8014ff6:	e757      	b.n	8014ea8 <__svfiscanf_r+0x60>
 8014ff8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8014ffa:	4621      	mov	r1, r4
 8014ffc:	4630      	mov	r0, r6
 8014ffe:	4798      	blx	r3
 8015000:	2800      	cmp	r0, #0
 8015002:	d0ec      	beq.n	8014fde <__svfiscanf_r+0x196>
 8015004:	9844      	ldr	r0, [sp, #272]	; 0x110
 8015006:	2800      	cmp	r0, #0
 8015008:	d159      	bne.n	80150be <__svfiscanf_r+0x276>
 801500a:	f04f 30ff 	mov.w	r0, #4294967295
 801500e:	e05c      	b.n	80150ca <__svfiscanf_r+0x282>
 8015010:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8015012:	f042 0220 	orr.w	r2, r2, #32
 8015016:	9241      	str	r2, [sp, #260]	; 0x104
 8015018:	e79b      	b.n	8014f52 <__svfiscanf_r+0x10a>
 801501a:	2308      	movs	r3, #8
 801501c:	9342      	str	r3, [sp, #264]	; 0x108
 801501e:	2304      	movs	r3, #4
 8015020:	e7b3      	b.n	8014f8a <__svfiscanf_r+0x142>
 8015022:	4629      	mov	r1, r5
 8015024:	4640      	mov	r0, r8
 8015026:	f000 fe6d 	bl	8015d04 <__sccl>
 801502a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801502c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015030:	9341      	str	r3, [sp, #260]	; 0x104
 8015032:	4605      	mov	r5, r0
 8015034:	2301      	movs	r3, #1
 8015036:	e7a8      	b.n	8014f8a <__svfiscanf_r+0x142>
 8015038:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801503a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801503e:	9341      	str	r3, [sp, #260]	; 0x104
 8015040:	2300      	movs	r3, #0
 8015042:	e7a2      	b.n	8014f8a <__svfiscanf_r+0x142>
 8015044:	9841      	ldr	r0, [sp, #260]	; 0x104
 8015046:	06c3      	lsls	r3, r0, #27
 8015048:	f53f af2e 	bmi.w	8014ea8 <__svfiscanf_r+0x60>
 801504c:	9b00      	ldr	r3, [sp, #0]
 801504e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8015050:	1d19      	adds	r1, r3, #4
 8015052:	9100      	str	r1, [sp, #0]
 8015054:	681b      	ldr	r3, [r3, #0]
 8015056:	07c0      	lsls	r0, r0, #31
 8015058:	bf4c      	ite	mi
 801505a:	801a      	strhmi	r2, [r3, #0]
 801505c:	601a      	strpl	r2, [r3, #0]
 801505e:	e723      	b.n	8014ea8 <__svfiscanf_r+0x60>
 8015060:	2305      	movs	r3, #5
 8015062:	e792      	b.n	8014f8a <__svfiscanf_r+0x142>
 8015064:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8015066:	4621      	mov	r1, r4
 8015068:	4630      	mov	r0, r6
 801506a:	4798      	blx	r3
 801506c:	2800      	cmp	r0, #0
 801506e:	d090      	beq.n	8014f92 <__svfiscanf_r+0x14a>
 8015070:	e7c8      	b.n	8015004 <__svfiscanf_r+0x1bc>
 8015072:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8015074:	3201      	adds	r2, #1
 8015076:	9245      	str	r2, [sp, #276]	; 0x114
 8015078:	6862      	ldr	r2, [r4, #4]
 801507a:	3a01      	subs	r2, #1
 801507c:	2a00      	cmp	r2, #0
 801507e:	6062      	str	r2, [r4, #4]
 8015080:	dd02      	ble.n	8015088 <__svfiscanf_r+0x240>
 8015082:	3301      	adds	r3, #1
 8015084:	6023      	str	r3, [r4, #0]
 8015086:	e787      	b.n	8014f98 <__svfiscanf_r+0x150>
 8015088:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801508a:	4621      	mov	r1, r4
 801508c:	4630      	mov	r0, r6
 801508e:	4798      	blx	r3
 8015090:	2800      	cmp	r0, #0
 8015092:	d081      	beq.n	8014f98 <__svfiscanf_r+0x150>
 8015094:	e7b6      	b.n	8015004 <__svfiscanf_r+0x1bc>
 8015096:	2b04      	cmp	r3, #4
 8015098:	dc06      	bgt.n	80150a8 <__svfiscanf_r+0x260>
 801509a:	466b      	mov	r3, sp
 801509c:	4622      	mov	r2, r4
 801509e:	a941      	add	r1, sp, #260	; 0x104
 80150a0:	4630      	mov	r0, r6
 80150a2:	f000 fa8f 	bl	80155c4 <_scanf_i>
 80150a6:	e788      	b.n	8014fba <__svfiscanf_r+0x172>
 80150a8:	4b0e      	ldr	r3, [pc, #56]	; (80150e4 <__svfiscanf_r+0x29c>)
 80150aa:	2b00      	cmp	r3, #0
 80150ac:	f43f aefc 	beq.w	8014ea8 <__svfiscanf_r+0x60>
 80150b0:	466b      	mov	r3, sp
 80150b2:	4622      	mov	r2, r4
 80150b4:	a941      	add	r1, sp, #260	; 0x104
 80150b6:	4630      	mov	r0, r6
 80150b8:	f000 f83e 	bl	8015138 <_scanf_float>
 80150bc:	e77d      	b.n	8014fba <__svfiscanf_r+0x172>
 80150be:	89a3      	ldrh	r3, [r4, #12]
 80150c0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80150c4:	bf18      	it	ne
 80150c6:	f04f 30ff 	movne.w	r0, #4294967295
 80150ca:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80150ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150d2:	9844      	ldr	r0, [sp, #272]	; 0x110
 80150d4:	e7f9      	b.n	80150ca <__svfiscanf_r+0x282>
 80150d6:	bf00      	nop
 80150d8:	08016e91 	.word	0x08016e91
 80150dc:	08015b9d 	.word	0x08015b9d
 80150e0:	080195ce 	.word	0x080195ce
 80150e4:	08015139 	.word	0x08015139

080150e8 <_vfiscanf_r>:
 80150e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80150ec:	460c      	mov	r4, r1
 80150ee:	4616      	mov	r6, r2
 80150f0:	461f      	mov	r7, r3
 80150f2:	4605      	mov	r5, r0
 80150f4:	b118      	cbz	r0, 80150fe <_vfiscanf_r+0x16>
 80150f6:	6983      	ldr	r3, [r0, #24]
 80150f8:	b90b      	cbnz	r3, 80150fe <_vfiscanf_r+0x16>
 80150fa:	f7fe ff1f 	bl	8013f3c <__sinit>
 80150fe:	4b0b      	ldr	r3, [pc, #44]	; (801512c <_vfiscanf_r+0x44>)
 8015100:	429c      	cmp	r4, r3
 8015102:	d108      	bne.n	8015116 <_vfiscanf_r+0x2e>
 8015104:	686c      	ldr	r4, [r5, #4]
 8015106:	463b      	mov	r3, r7
 8015108:	4632      	mov	r2, r6
 801510a:	4621      	mov	r1, r4
 801510c:	4628      	mov	r0, r5
 801510e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015112:	f7ff be99 	b.w	8014e48 <__svfiscanf_r>
 8015116:	4b06      	ldr	r3, [pc, #24]	; (8015130 <_vfiscanf_r+0x48>)
 8015118:	429c      	cmp	r4, r3
 801511a:	d101      	bne.n	8015120 <_vfiscanf_r+0x38>
 801511c:	68ac      	ldr	r4, [r5, #8]
 801511e:	e7f2      	b.n	8015106 <_vfiscanf_r+0x1e>
 8015120:	4b04      	ldr	r3, [pc, #16]	; (8015134 <_vfiscanf_r+0x4c>)
 8015122:	429c      	cmp	r4, r3
 8015124:	bf08      	it	eq
 8015126:	68ec      	ldreq	r4, [r5, #12]
 8015128:	e7ed      	b.n	8015106 <_vfiscanf_r+0x1e>
 801512a:	bf00      	nop
 801512c:	08019584 	.word	0x08019584
 8015130:	080195a4 	.word	0x080195a4
 8015134:	08019564 	.word	0x08019564

08015138 <_scanf_float>:
 8015138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801513c:	469a      	mov	sl, r3
 801513e:	688b      	ldr	r3, [r1, #8]
 8015140:	4616      	mov	r6, r2
 8015142:	1e5a      	subs	r2, r3, #1
 8015144:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8015148:	b087      	sub	sp, #28
 801514a:	bf83      	ittte	hi
 801514c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8015150:	189b      	addhi	r3, r3, r2
 8015152:	9301      	strhi	r3, [sp, #4]
 8015154:	2300      	movls	r3, #0
 8015156:	bf86      	itte	hi
 8015158:	f240 135d 	movwhi	r3, #349	; 0x15d
 801515c:	608b      	strhi	r3, [r1, #8]
 801515e:	9301      	strls	r3, [sp, #4]
 8015160:	680b      	ldr	r3, [r1, #0]
 8015162:	4688      	mov	r8, r1
 8015164:	f04f 0b00 	mov.w	fp, #0
 8015168:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801516c:	f848 3b1c 	str.w	r3, [r8], #28
 8015170:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8015174:	4607      	mov	r7, r0
 8015176:	460c      	mov	r4, r1
 8015178:	4645      	mov	r5, r8
 801517a:	465a      	mov	r2, fp
 801517c:	46d9      	mov	r9, fp
 801517e:	f8cd b008 	str.w	fp, [sp, #8]
 8015182:	68a1      	ldr	r1, [r4, #8]
 8015184:	b181      	cbz	r1, 80151a8 <_scanf_float+0x70>
 8015186:	6833      	ldr	r3, [r6, #0]
 8015188:	781b      	ldrb	r3, [r3, #0]
 801518a:	2b49      	cmp	r3, #73	; 0x49
 801518c:	d071      	beq.n	8015272 <_scanf_float+0x13a>
 801518e:	d84d      	bhi.n	801522c <_scanf_float+0xf4>
 8015190:	2b39      	cmp	r3, #57	; 0x39
 8015192:	d840      	bhi.n	8015216 <_scanf_float+0xde>
 8015194:	2b31      	cmp	r3, #49	; 0x31
 8015196:	f080 8088 	bcs.w	80152aa <_scanf_float+0x172>
 801519a:	2b2d      	cmp	r3, #45	; 0x2d
 801519c:	f000 8090 	beq.w	80152c0 <_scanf_float+0x188>
 80151a0:	d815      	bhi.n	80151ce <_scanf_float+0x96>
 80151a2:	2b2b      	cmp	r3, #43	; 0x2b
 80151a4:	f000 808c 	beq.w	80152c0 <_scanf_float+0x188>
 80151a8:	f1b9 0f00 	cmp.w	r9, #0
 80151ac:	d003      	beq.n	80151b6 <_scanf_float+0x7e>
 80151ae:	6823      	ldr	r3, [r4, #0]
 80151b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80151b4:	6023      	str	r3, [r4, #0]
 80151b6:	3a01      	subs	r2, #1
 80151b8:	2a01      	cmp	r2, #1
 80151ba:	f200 80ea 	bhi.w	8015392 <_scanf_float+0x25a>
 80151be:	4545      	cmp	r5, r8
 80151c0:	f200 80dc 	bhi.w	801537c <_scanf_float+0x244>
 80151c4:	2601      	movs	r6, #1
 80151c6:	4630      	mov	r0, r6
 80151c8:	b007      	add	sp, #28
 80151ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151ce:	2b2e      	cmp	r3, #46	; 0x2e
 80151d0:	f000 809f 	beq.w	8015312 <_scanf_float+0x1da>
 80151d4:	2b30      	cmp	r3, #48	; 0x30
 80151d6:	d1e7      	bne.n	80151a8 <_scanf_float+0x70>
 80151d8:	6820      	ldr	r0, [r4, #0]
 80151da:	f410 7f80 	tst.w	r0, #256	; 0x100
 80151de:	d064      	beq.n	80152aa <_scanf_float+0x172>
 80151e0:	9b01      	ldr	r3, [sp, #4]
 80151e2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80151e6:	6020      	str	r0, [r4, #0]
 80151e8:	f109 0901 	add.w	r9, r9, #1
 80151ec:	b11b      	cbz	r3, 80151f6 <_scanf_float+0xbe>
 80151ee:	3b01      	subs	r3, #1
 80151f0:	3101      	adds	r1, #1
 80151f2:	9301      	str	r3, [sp, #4]
 80151f4:	60a1      	str	r1, [r4, #8]
 80151f6:	68a3      	ldr	r3, [r4, #8]
 80151f8:	3b01      	subs	r3, #1
 80151fa:	60a3      	str	r3, [r4, #8]
 80151fc:	6923      	ldr	r3, [r4, #16]
 80151fe:	3301      	adds	r3, #1
 8015200:	6123      	str	r3, [r4, #16]
 8015202:	6873      	ldr	r3, [r6, #4]
 8015204:	3b01      	subs	r3, #1
 8015206:	2b00      	cmp	r3, #0
 8015208:	6073      	str	r3, [r6, #4]
 801520a:	f340 80ac 	ble.w	8015366 <_scanf_float+0x22e>
 801520e:	6833      	ldr	r3, [r6, #0]
 8015210:	3301      	adds	r3, #1
 8015212:	6033      	str	r3, [r6, #0]
 8015214:	e7b5      	b.n	8015182 <_scanf_float+0x4a>
 8015216:	2b45      	cmp	r3, #69	; 0x45
 8015218:	f000 8085 	beq.w	8015326 <_scanf_float+0x1ee>
 801521c:	2b46      	cmp	r3, #70	; 0x46
 801521e:	d06a      	beq.n	80152f6 <_scanf_float+0x1be>
 8015220:	2b41      	cmp	r3, #65	; 0x41
 8015222:	d1c1      	bne.n	80151a8 <_scanf_float+0x70>
 8015224:	2a01      	cmp	r2, #1
 8015226:	d1bf      	bne.n	80151a8 <_scanf_float+0x70>
 8015228:	2202      	movs	r2, #2
 801522a:	e046      	b.n	80152ba <_scanf_float+0x182>
 801522c:	2b65      	cmp	r3, #101	; 0x65
 801522e:	d07a      	beq.n	8015326 <_scanf_float+0x1ee>
 8015230:	d818      	bhi.n	8015264 <_scanf_float+0x12c>
 8015232:	2b54      	cmp	r3, #84	; 0x54
 8015234:	d066      	beq.n	8015304 <_scanf_float+0x1cc>
 8015236:	d811      	bhi.n	801525c <_scanf_float+0x124>
 8015238:	2b4e      	cmp	r3, #78	; 0x4e
 801523a:	d1b5      	bne.n	80151a8 <_scanf_float+0x70>
 801523c:	2a00      	cmp	r2, #0
 801523e:	d146      	bne.n	80152ce <_scanf_float+0x196>
 8015240:	f1b9 0f00 	cmp.w	r9, #0
 8015244:	d145      	bne.n	80152d2 <_scanf_float+0x19a>
 8015246:	6821      	ldr	r1, [r4, #0]
 8015248:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801524c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015250:	d13f      	bne.n	80152d2 <_scanf_float+0x19a>
 8015252:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015256:	6021      	str	r1, [r4, #0]
 8015258:	2201      	movs	r2, #1
 801525a:	e02e      	b.n	80152ba <_scanf_float+0x182>
 801525c:	2b59      	cmp	r3, #89	; 0x59
 801525e:	d01e      	beq.n	801529e <_scanf_float+0x166>
 8015260:	2b61      	cmp	r3, #97	; 0x61
 8015262:	e7de      	b.n	8015222 <_scanf_float+0xea>
 8015264:	2b6e      	cmp	r3, #110	; 0x6e
 8015266:	d0e9      	beq.n	801523c <_scanf_float+0x104>
 8015268:	d815      	bhi.n	8015296 <_scanf_float+0x15e>
 801526a:	2b66      	cmp	r3, #102	; 0x66
 801526c:	d043      	beq.n	80152f6 <_scanf_float+0x1be>
 801526e:	2b69      	cmp	r3, #105	; 0x69
 8015270:	d19a      	bne.n	80151a8 <_scanf_float+0x70>
 8015272:	f1bb 0f00 	cmp.w	fp, #0
 8015276:	d138      	bne.n	80152ea <_scanf_float+0x1b2>
 8015278:	f1b9 0f00 	cmp.w	r9, #0
 801527c:	d197      	bne.n	80151ae <_scanf_float+0x76>
 801527e:	6821      	ldr	r1, [r4, #0]
 8015280:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015284:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015288:	d195      	bne.n	80151b6 <_scanf_float+0x7e>
 801528a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801528e:	6021      	str	r1, [r4, #0]
 8015290:	f04f 0b01 	mov.w	fp, #1
 8015294:	e011      	b.n	80152ba <_scanf_float+0x182>
 8015296:	2b74      	cmp	r3, #116	; 0x74
 8015298:	d034      	beq.n	8015304 <_scanf_float+0x1cc>
 801529a:	2b79      	cmp	r3, #121	; 0x79
 801529c:	d184      	bne.n	80151a8 <_scanf_float+0x70>
 801529e:	f1bb 0f07 	cmp.w	fp, #7
 80152a2:	d181      	bne.n	80151a8 <_scanf_float+0x70>
 80152a4:	f04f 0b08 	mov.w	fp, #8
 80152a8:	e007      	b.n	80152ba <_scanf_float+0x182>
 80152aa:	eb12 0f0b 	cmn.w	r2, fp
 80152ae:	f47f af7b 	bne.w	80151a8 <_scanf_float+0x70>
 80152b2:	6821      	ldr	r1, [r4, #0]
 80152b4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80152b8:	6021      	str	r1, [r4, #0]
 80152ba:	702b      	strb	r3, [r5, #0]
 80152bc:	3501      	adds	r5, #1
 80152be:	e79a      	b.n	80151f6 <_scanf_float+0xbe>
 80152c0:	6821      	ldr	r1, [r4, #0]
 80152c2:	0608      	lsls	r0, r1, #24
 80152c4:	f57f af70 	bpl.w	80151a8 <_scanf_float+0x70>
 80152c8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80152cc:	e7f4      	b.n	80152b8 <_scanf_float+0x180>
 80152ce:	2a02      	cmp	r2, #2
 80152d0:	d047      	beq.n	8015362 <_scanf_float+0x22a>
 80152d2:	f1bb 0f01 	cmp.w	fp, #1
 80152d6:	d003      	beq.n	80152e0 <_scanf_float+0x1a8>
 80152d8:	f1bb 0f04 	cmp.w	fp, #4
 80152dc:	f47f af64 	bne.w	80151a8 <_scanf_float+0x70>
 80152e0:	f10b 0b01 	add.w	fp, fp, #1
 80152e4:	fa5f fb8b 	uxtb.w	fp, fp
 80152e8:	e7e7      	b.n	80152ba <_scanf_float+0x182>
 80152ea:	f1bb 0f03 	cmp.w	fp, #3
 80152ee:	d0f7      	beq.n	80152e0 <_scanf_float+0x1a8>
 80152f0:	f1bb 0f05 	cmp.w	fp, #5
 80152f4:	e7f2      	b.n	80152dc <_scanf_float+0x1a4>
 80152f6:	f1bb 0f02 	cmp.w	fp, #2
 80152fa:	f47f af55 	bne.w	80151a8 <_scanf_float+0x70>
 80152fe:	f04f 0b03 	mov.w	fp, #3
 8015302:	e7da      	b.n	80152ba <_scanf_float+0x182>
 8015304:	f1bb 0f06 	cmp.w	fp, #6
 8015308:	f47f af4e 	bne.w	80151a8 <_scanf_float+0x70>
 801530c:	f04f 0b07 	mov.w	fp, #7
 8015310:	e7d3      	b.n	80152ba <_scanf_float+0x182>
 8015312:	6821      	ldr	r1, [r4, #0]
 8015314:	0588      	lsls	r0, r1, #22
 8015316:	f57f af47 	bpl.w	80151a8 <_scanf_float+0x70>
 801531a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801531e:	6021      	str	r1, [r4, #0]
 8015320:	f8cd 9008 	str.w	r9, [sp, #8]
 8015324:	e7c9      	b.n	80152ba <_scanf_float+0x182>
 8015326:	6821      	ldr	r1, [r4, #0]
 8015328:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801532c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8015330:	d006      	beq.n	8015340 <_scanf_float+0x208>
 8015332:	0548      	lsls	r0, r1, #21
 8015334:	f57f af38 	bpl.w	80151a8 <_scanf_float+0x70>
 8015338:	f1b9 0f00 	cmp.w	r9, #0
 801533c:	f43f af3b 	beq.w	80151b6 <_scanf_float+0x7e>
 8015340:	0588      	lsls	r0, r1, #22
 8015342:	bf58      	it	pl
 8015344:	9802      	ldrpl	r0, [sp, #8]
 8015346:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801534a:	bf58      	it	pl
 801534c:	eba9 0000 	subpl.w	r0, r9, r0
 8015350:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8015354:	bf58      	it	pl
 8015356:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801535a:	6021      	str	r1, [r4, #0]
 801535c:	f04f 0900 	mov.w	r9, #0
 8015360:	e7ab      	b.n	80152ba <_scanf_float+0x182>
 8015362:	2203      	movs	r2, #3
 8015364:	e7a9      	b.n	80152ba <_scanf_float+0x182>
 8015366:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801536a:	9205      	str	r2, [sp, #20]
 801536c:	4631      	mov	r1, r6
 801536e:	4638      	mov	r0, r7
 8015370:	4798      	blx	r3
 8015372:	9a05      	ldr	r2, [sp, #20]
 8015374:	2800      	cmp	r0, #0
 8015376:	f43f af04 	beq.w	8015182 <_scanf_float+0x4a>
 801537a:	e715      	b.n	80151a8 <_scanf_float+0x70>
 801537c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015380:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015384:	4632      	mov	r2, r6
 8015386:	4638      	mov	r0, r7
 8015388:	4798      	blx	r3
 801538a:	6923      	ldr	r3, [r4, #16]
 801538c:	3b01      	subs	r3, #1
 801538e:	6123      	str	r3, [r4, #16]
 8015390:	e715      	b.n	80151be <_scanf_float+0x86>
 8015392:	f10b 33ff 	add.w	r3, fp, #4294967295
 8015396:	2b06      	cmp	r3, #6
 8015398:	d80a      	bhi.n	80153b0 <_scanf_float+0x278>
 801539a:	f1bb 0f02 	cmp.w	fp, #2
 801539e:	d968      	bls.n	8015472 <_scanf_float+0x33a>
 80153a0:	f1ab 0b03 	sub.w	fp, fp, #3
 80153a4:	fa5f fb8b 	uxtb.w	fp, fp
 80153a8:	eba5 0b0b 	sub.w	fp, r5, fp
 80153ac:	455d      	cmp	r5, fp
 80153ae:	d14b      	bne.n	8015448 <_scanf_float+0x310>
 80153b0:	6823      	ldr	r3, [r4, #0]
 80153b2:	05da      	lsls	r2, r3, #23
 80153b4:	d51f      	bpl.n	80153f6 <_scanf_float+0x2be>
 80153b6:	055b      	lsls	r3, r3, #21
 80153b8:	d468      	bmi.n	801548c <_scanf_float+0x354>
 80153ba:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80153be:	6923      	ldr	r3, [r4, #16]
 80153c0:	2965      	cmp	r1, #101	; 0x65
 80153c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80153c6:	f105 3bff 	add.w	fp, r5, #4294967295
 80153ca:	6123      	str	r3, [r4, #16]
 80153cc:	d00d      	beq.n	80153ea <_scanf_float+0x2b2>
 80153ce:	2945      	cmp	r1, #69	; 0x45
 80153d0:	d00b      	beq.n	80153ea <_scanf_float+0x2b2>
 80153d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80153d6:	4632      	mov	r2, r6
 80153d8:	4638      	mov	r0, r7
 80153da:	4798      	blx	r3
 80153dc:	6923      	ldr	r3, [r4, #16]
 80153de:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80153e2:	3b01      	subs	r3, #1
 80153e4:	f1a5 0b02 	sub.w	fp, r5, #2
 80153e8:	6123      	str	r3, [r4, #16]
 80153ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80153ee:	4632      	mov	r2, r6
 80153f0:	4638      	mov	r0, r7
 80153f2:	4798      	blx	r3
 80153f4:	465d      	mov	r5, fp
 80153f6:	6826      	ldr	r6, [r4, #0]
 80153f8:	f016 0610 	ands.w	r6, r6, #16
 80153fc:	d17a      	bne.n	80154f4 <_scanf_float+0x3bc>
 80153fe:	702e      	strb	r6, [r5, #0]
 8015400:	6823      	ldr	r3, [r4, #0]
 8015402:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8015406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801540a:	d142      	bne.n	8015492 <_scanf_float+0x35a>
 801540c:	9b02      	ldr	r3, [sp, #8]
 801540e:	eba9 0303 	sub.w	r3, r9, r3
 8015412:	425a      	negs	r2, r3
 8015414:	2b00      	cmp	r3, #0
 8015416:	d149      	bne.n	80154ac <_scanf_float+0x374>
 8015418:	2200      	movs	r2, #0
 801541a:	4641      	mov	r1, r8
 801541c:	4638      	mov	r0, r7
 801541e:	f001 fbd3 	bl	8016bc8 <_strtod_r>
 8015422:	6825      	ldr	r5, [r4, #0]
 8015424:	f8da 3000 	ldr.w	r3, [sl]
 8015428:	f015 0f02 	tst.w	r5, #2
 801542c:	f103 0204 	add.w	r2, r3, #4
 8015430:	ec59 8b10 	vmov	r8, r9, d0
 8015434:	f8ca 2000 	str.w	r2, [sl]
 8015438:	d043      	beq.n	80154c2 <_scanf_float+0x38a>
 801543a:	681b      	ldr	r3, [r3, #0]
 801543c:	e9c3 8900 	strd	r8, r9, [r3]
 8015440:	68e3      	ldr	r3, [r4, #12]
 8015442:	3301      	adds	r3, #1
 8015444:	60e3      	str	r3, [r4, #12]
 8015446:	e6be      	b.n	80151c6 <_scanf_float+0x8e>
 8015448:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801544c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015450:	4632      	mov	r2, r6
 8015452:	4638      	mov	r0, r7
 8015454:	4798      	blx	r3
 8015456:	6923      	ldr	r3, [r4, #16]
 8015458:	3b01      	subs	r3, #1
 801545a:	6123      	str	r3, [r4, #16]
 801545c:	e7a6      	b.n	80153ac <_scanf_float+0x274>
 801545e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015462:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015466:	4632      	mov	r2, r6
 8015468:	4638      	mov	r0, r7
 801546a:	4798      	blx	r3
 801546c:	6923      	ldr	r3, [r4, #16]
 801546e:	3b01      	subs	r3, #1
 8015470:	6123      	str	r3, [r4, #16]
 8015472:	4545      	cmp	r5, r8
 8015474:	d8f3      	bhi.n	801545e <_scanf_float+0x326>
 8015476:	e6a5      	b.n	80151c4 <_scanf_float+0x8c>
 8015478:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801547c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015480:	4632      	mov	r2, r6
 8015482:	4638      	mov	r0, r7
 8015484:	4798      	blx	r3
 8015486:	6923      	ldr	r3, [r4, #16]
 8015488:	3b01      	subs	r3, #1
 801548a:	6123      	str	r3, [r4, #16]
 801548c:	4545      	cmp	r5, r8
 801548e:	d8f3      	bhi.n	8015478 <_scanf_float+0x340>
 8015490:	e698      	b.n	80151c4 <_scanf_float+0x8c>
 8015492:	9b03      	ldr	r3, [sp, #12]
 8015494:	2b00      	cmp	r3, #0
 8015496:	d0bf      	beq.n	8015418 <_scanf_float+0x2e0>
 8015498:	9904      	ldr	r1, [sp, #16]
 801549a:	230a      	movs	r3, #10
 801549c:	4632      	mov	r2, r6
 801549e:	3101      	adds	r1, #1
 80154a0:	4638      	mov	r0, r7
 80154a2:	f001 fc1d 	bl	8016ce0 <_strtol_r>
 80154a6:	9b03      	ldr	r3, [sp, #12]
 80154a8:	9d04      	ldr	r5, [sp, #16]
 80154aa:	1ac2      	subs	r2, r0, r3
 80154ac:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80154b0:	429d      	cmp	r5, r3
 80154b2:	bf28      	it	cs
 80154b4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80154b8:	490f      	ldr	r1, [pc, #60]	; (80154f8 <_scanf_float+0x3c0>)
 80154ba:	4628      	mov	r0, r5
 80154bc:	f000 fd10 	bl	8015ee0 <siprintf>
 80154c0:	e7aa      	b.n	8015418 <_scanf_float+0x2e0>
 80154c2:	f015 0504 	ands.w	r5, r5, #4
 80154c6:	d1b8      	bne.n	801543a <_scanf_float+0x302>
 80154c8:	681f      	ldr	r7, [r3, #0]
 80154ca:	ee10 2a10 	vmov	r2, s0
 80154ce:	464b      	mov	r3, r9
 80154d0:	ee10 0a10 	vmov	r0, s0
 80154d4:	4649      	mov	r1, r9
 80154d6:	f7f3 fa61 	bl	800899c <__aeabi_dcmpun>
 80154da:	b128      	cbz	r0, 80154e8 <_scanf_float+0x3b0>
 80154dc:	4628      	mov	r0, r5
 80154de:	f000 fcf9 	bl	8015ed4 <nanf>
 80154e2:	ed87 0a00 	vstr	s0, [r7]
 80154e6:	e7ab      	b.n	8015440 <_scanf_float+0x308>
 80154e8:	4640      	mov	r0, r8
 80154ea:	4649      	mov	r1, r9
 80154ec:	f7f3 fab4 	bl	8008a58 <__aeabi_d2f>
 80154f0:	6038      	str	r0, [r7, #0]
 80154f2:	e7a5      	b.n	8015440 <_scanf_float+0x308>
 80154f4:	2600      	movs	r6, #0
 80154f6:	e666      	b.n	80151c6 <_scanf_float+0x8e>
 80154f8:	0801960b 	.word	0x0801960b

080154fc <_scanf_chars>:
 80154fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015500:	4615      	mov	r5, r2
 8015502:	688a      	ldr	r2, [r1, #8]
 8015504:	4680      	mov	r8, r0
 8015506:	460c      	mov	r4, r1
 8015508:	b932      	cbnz	r2, 8015518 <_scanf_chars+0x1c>
 801550a:	698a      	ldr	r2, [r1, #24]
 801550c:	2a00      	cmp	r2, #0
 801550e:	bf14      	ite	ne
 8015510:	f04f 32ff 	movne.w	r2, #4294967295
 8015514:	2201      	moveq	r2, #1
 8015516:	608a      	str	r2, [r1, #8]
 8015518:	6822      	ldr	r2, [r4, #0]
 801551a:	06d1      	lsls	r1, r2, #27
 801551c:	bf5f      	itttt	pl
 801551e:	681a      	ldrpl	r2, [r3, #0]
 8015520:	1d11      	addpl	r1, r2, #4
 8015522:	6019      	strpl	r1, [r3, #0]
 8015524:	6817      	ldrpl	r7, [r2, #0]
 8015526:	2600      	movs	r6, #0
 8015528:	69a3      	ldr	r3, [r4, #24]
 801552a:	b1db      	cbz	r3, 8015564 <_scanf_chars+0x68>
 801552c:	2b01      	cmp	r3, #1
 801552e:	d107      	bne.n	8015540 <_scanf_chars+0x44>
 8015530:	682b      	ldr	r3, [r5, #0]
 8015532:	6962      	ldr	r2, [r4, #20]
 8015534:	781b      	ldrb	r3, [r3, #0]
 8015536:	5cd3      	ldrb	r3, [r2, r3]
 8015538:	b9a3      	cbnz	r3, 8015564 <_scanf_chars+0x68>
 801553a:	2e00      	cmp	r6, #0
 801553c:	d132      	bne.n	80155a4 <_scanf_chars+0xa8>
 801553e:	e006      	b.n	801554e <_scanf_chars+0x52>
 8015540:	2b02      	cmp	r3, #2
 8015542:	d007      	beq.n	8015554 <_scanf_chars+0x58>
 8015544:	2e00      	cmp	r6, #0
 8015546:	d12d      	bne.n	80155a4 <_scanf_chars+0xa8>
 8015548:	69a3      	ldr	r3, [r4, #24]
 801554a:	2b01      	cmp	r3, #1
 801554c:	d12a      	bne.n	80155a4 <_scanf_chars+0xa8>
 801554e:	2001      	movs	r0, #1
 8015550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015554:	f002 ff80 	bl	8018458 <__locale_ctype_ptr>
 8015558:	682b      	ldr	r3, [r5, #0]
 801555a:	781b      	ldrb	r3, [r3, #0]
 801555c:	4418      	add	r0, r3
 801555e:	7843      	ldrb	r3, [r0, #1]
 8015560:	071b      	lsls	r3, r3, #28
 8015562:	d4ef      	bmi.n	8015544 <_scanf_chars+0x48>
 8015564:	6823      	ldr	r3, [r4, #0]
 8015566:	06da      	lsls	r2, r3, #27
 8015568:	bf5e      	ittt	pl
 801556a:	682b      	ldrpl	r3, [r5, #0]
 801556c:	781b      	ldrbpl	r3, [r3, #0]
 801556e:	703b      	strbpl	r3, [r7, #0]
 8015570:	682a      	ldr	r2, [r5, #0]
 8015572:	686b      	ldr	r3, [r5, #4]
 8015574:	f102 0201 	add.w	r2, r2, #1
 8015578:	602a      	str	r2, [r5, #0]
 801557a:	68a2      	ldr	r2, [r4, #8]
 801557c:	f103 33ff 	add.w	r3, r3, #4294967295
 8015580:	f102 32ff 	add.w	r2, r2, #4294967295
 8015584:	606b      	str	r3, [r5, #4]
 8015586:	f106 0601 	add.w	r6, r6, #1
 801558a:	bf58      	it	pl
 801558c:	3701      	addpl	r7, #1
 801558e:	60a2      	str	r2, [r4, #8]
 8015590:	b142      	cbz	r2, 80155a4 <_scanf_chars+0xa8>
 8015592:	2b00      	cmp	r3, #0
 8015594:	dcc8      	bgt.n	8015528 <_scanf_chars+0x2c>
 8015596:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801559a:	4629      	mov	r1, r5
 801559c:	4640      	mov	r0, r8
 801559e:	4798      	blx	r3
 80155a0:	2800      	cmp	r0, #0
 80155a2:	d0c1      	beq.n	8015528 <_scanf_chars+0x2c>
 80155a4:	6823      	ldr	r3, [r4, #0]
 80155a6:	f013 0310 	ands.w	r3, r3, #16
 80155aa:	d105      	bne.n	80155b8 <_scanf_chars+0xbc>
 80155ac:	68e2      	ldr	r2, [r4, #12]
 80155ae:	3201      	adds	r2, #1
 80155b0:	60e2      	str	r2, [r4, #12]
 80155b2:	69a2      	ldr	r2, [r4, #24]
 80155b4:	b102      	cbz	r2, 80155b8 <_scanf_chars+0xbc>
 80155b6:	703b      	strb	r3, [r7, #0]
 80155b8:	6923      	ldr	r3, [r4, #16]
 80155ba:	441e      	add	r6, r3
 80155bc:	6126      	str	r6, [r4, #16]
 80155be:	2000      	movs	r0, #0
 80155c0:	e7c6      	b.n	8015550 <_scanf_chars+0x54>
	...

080155c4 <_scanf_i>:
 80155c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155c8:	469a      	mov	sl, r3
 80155ca:	4b74      	ldr	r3, [pc, #464]	; (801579c <_scanf_i+0x1d8>)
 80155cc:	460c      	mov	r4, r1
 80155ce:	4683      	mov	fp, r0
 80155d0:	4616      	mov	r6, r2
 80155d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80155d6:	b087      	sub	sp, #28
 80155d8:	ab03      	add	r3, sp, #12
 80155da:	68a7      	ldr	r7, [r4, #8]
 80155dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80155e0:	4b6f      	ldr	r3, [pc, #444]	; (80157a0 <_scanf_i+0x1dc>)
 80155e2:	69a1      	ldr	r1, [r4, #24]
 80155e4:	4a6f      	ldr	r2, [pc, #444]	; (80157a4 <_scanf_i+0x1e0>)
 80155e6:	2903      	cmp	r1, #3
 80155e8:	bf08      	it	eq
 80155ea:	461a      	moveq	r2, r3
 80155ec:	1e7b      	subs	r3, r7, #1
 80155ee:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80155f2:	bf84      	itt	hi
 80155f4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80155f8:	60a3      	strhi	r3, [r4, #8]
 80155fa:	6823      	ldr	r3, [r4, #0]
 80155fc:	9200      	str	r2, [sp, #0]
 80155fe:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8015602:	bf88      	it	hi
 8015604:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8015608:	f104 091c 	add.w	r9, r4, #28
 801560c:	6023      	str	r3, [r4, #0]
 801560e:	bf8c      	ite	hi
 8015610:	197f      	addhi	r7, r7, r5
 8015612:	2700      	movls	r7, #0
 8015614:	464b      	mov	r3, r9
 8015616:	f04f 0800 	mov.w	r8, #0
 801561a:	9301      	str	r3, [sp, #4]
 801561c:	6831      	ldr	r1, [r6, #0]
 801561e:	ab03      	add	r3, sp, #12
 8015620:	2202      	movs	r2, #2
 8015622:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8015626:	7809      	ldrb	r1, [r1, #0]
 8015628:	f7f2 fd12 	bl	8008050 <memchr>
 801562c:	9b01      	ldr	r3, [sp, #4]
 801562e:	b330      	cbz	r0, 801567e <_scanf_i+0xba>
 8015630:	f1b8 0f01 	cmp.w	r8, #1
 8015634:	d15a      	bne.n	80156ec <_scanf_i+0x128>
 8015636:	6862      	ldr	r2, [r4, #4]
 8015638:	b92a      	cbnz	r2, 8015646 <_scanf_i+0x82>
 801563a:	6822      	ldr	r2, [r4, #0]
 801563c:	2108      	movs	r1, #8
 801563e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8015642:	6061      	str	r1, [r4, #4]
 8015644:	6022      	str	r2, [r4, #0]
 8015646:	6822      	ldr	r2, [r4, #0]
 8015648:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801564c:	6022      	str	r2, [r4, #0]
 801564e:	68a2      	ldr	r2, [r4, #8]
 8015650:	1e51      	subs	r1, r2, #1
 8015652:	60a1      	str	r1, [r4, #8]
 8015654:	b19a      	cbz	r2, 801567e <_scanf_i+0xba>
 8015656:	6832      	ldr	r2, [r6, #0]
 8015658:	1c51      	adds	r1, r2, #1
 801565a:	6031      	str	r1, [r6, #0]
 801565c:	7812      	ldrb	r2, [r2, #0]
 801565e:	701a      	strb	r2, [r3, #0]
 8015660:	1c5d      	adds	r5, r3, #1
 8015662:	6873      	ldr	r3, [r6, #4]
 8015664:	3b01      	subs	r3, #1
 8015666:	2b00      	cmp	r3, #0
 8015668:	6073      	str	r3, [r6, #4]
 801566a:	dc07      	bgt.n	801567c <_scanf_i+0xb8>
 801566c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8015670:	4631      	mov	r1, r6
 8015672:	4658      	mov	r0, fp
 8015674:	4798      	blx	r3
 8015676:	2800      	cmp	r0, #0
 8015678:	f040 8086 	bne.w	8015788 <_scanf_i+0x1c4>
 801567c:	462b      	mov	r3, r5
 801567e:	f108 0801 	add.w	r8, r8, #1
 8015682:	f1b8 0f03 	cmp.w	r8, #3
 8015686:	d1c8      	bne.n	801561a <_scanf_i+0x56>
 8015688:	6862      	ldr	r2, [r4, #4]
 801568a:	b90a      	cbnz	r2, 8015690 <_scanf_i+0xcc>
 801568c:	220a      	movs	r2, #10
 801568e:	6062      	str	r2, [r4, #4]
 8015690:	6862      	ldr	r2, [r4, #4]
 8015692:	4945      	ldr	r1, [pc, #276]	; (80157a8 <_scanf_i+0x1e4>)
 8015694:	6960      	ldr	r0, [r4, #20]
 8015696:	9301      	str	r3, [sp, #4]
 8015698:	1a89      	subs	r1, r1, r2
 801569a:	f000 fb33 	bl	8015d04 <__sccl>
 801569e:	9b01      	ldr	r3, [sp, #4]
 80156a0:	f04f 0800 	mov.w	r8, #0
 80156a4:	461d      	mov	r5, r3
 80156a6:	68a3      	ldr	r3, [r4, #8]
 80156a8:	6822      	ldr	r2, [r4, #0]
 80156aa:	2b00      	cmp	r3, #0
 80156ac:	d03a      	beq.n	8015724 <_scanf_i+0x160>
 80156ae:	6831      	ldr	r1, [r6, #0]
 80156b0:	6960      	ldr	r0, [r4, #20]
 80156b2:	f891 c000 	ldrb.w	ip, [r1]
 80156b6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80156ba:	2800      	cmp	r0, #0
 80156bc:	d032      	beq.n	8015724 <_scanf_i+0x160>
 80156be:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80156c2:	d121      	bne.n	8015708 <_scanf_i+0x144>
 80156c4:	0510      	lsls	r0, r2, #20
 80156c6:	d51f      	bpl.n	8015708 <_scanf_i+0x144>
 80156c8:	f108 0801 	add.w	r8, r8, #1
 80156cc:	b117      	cbz	r7, 80156d4 <_scanf_i+0x110>
 80156ce:	3301      	adds	r3, #1
 80156d0:	3f01      	subs	r7, #1
 80156d2:	60a3      	str	r3, [r4, #8]
 80156d4:	6873      	ldr	r3, [r6, #4]
 80156d6:	3b01      	subs	r3, #1
 80156d8:	2b00      	cmp	r3, #0
 80156da:	6073      	str	r3, [r6, #4]
 80156dc:	dd1b      	ble.n	8015716 <_scanf_i+0x152>
 80156de:	6833      	ldr	r3, [r6, #0]
 80156e0:	3301      	adds	r3, #1
 80156e2:	6033      	str	r3, [r6, #0]
 80156e4:	68a3      	ldr	r3, [r4, #8]
 80156e6:	3b01      	subs	r3, #1
 80156e8:	60a3      	str	r3, [r4, #8]
 80156ea:	e7dc      	b.n	80156a6 <_scanf_i+0xe2>
 80156ec:	f1b8 0f02 	cmp.w	r8, #2
 80156f0:	d1ad      	bne.n	801564e <_scanf_i+0x8a>
 80156f2:	6822      	ldr	r2, [r4, #0]
 80156f4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80156f8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80156fc:	d1bf      	bne.n	801567e <_scanf_i+0xba>
 80156fe:	2110      	movs	r1, #16
 8015700:	6061      	str	r1, [r4, #4]
 8015702:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8015706:	e7a1      	b.n	801564c <_scanf_i+0x88>
 8015708:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801570c:	6022      	str	r2, [r4, #0]
 801570e:	780b      	ldrb	r3, [r1, #0]
 8015710:	702b      	strb	r3, [r5, #0]
 8015712:	3501      	adds	r5, #1
 8015714:	e7de      	b.n	80156d4 <_scanf_i+0x110>
 8015716:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801571a:	4631      	mov	r1, r6
 801571c:	4658      	mov	r0, fp
 801571e:	4798      	blx	r3
 8015720:	2800      	cmp	r0, #0
 8015722:	d0df      	beq.n	80156e4 <_scanf_i+0x120>
 8015724:	6823      	ldr	r3, [r4, #0]
 8015726:	05d9      	lsls	r1, r3, #23
 8015728:	d50c      	bpl.n	8015744 <_scanf_i+0x180>
 801572a:	454d      	cmp	r5, r9
 801572c:	d908      	bls.n	8015740 <_scanf_i+0x17c>
 801572e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015732:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015736:	4632      	mov	r2, r6
 8015738:	4658      	mov	r0, fp
 801573a:	4798      	blx	r3
 801573c:	1e6f      	subs	r7, r5, #1
 801573e:	463d      	mov	r5, r7
 8015740:	454d      	cmp	r5, r9
 8015742:	d029      	beq.n	8015798 <_scanf_i+0x1d4>
 8015744:	6822      	ldr	r2, [r4, #0]
 8015746:	f012 0210 	ands.w	r2, r2, #16
 801574a:	d113      	bne.n	8015774 <_scanf_i+0x1b0>
 801574c:	702a      	strb	r2, [r5, #0]
 801574e:	6863      	ldr	r3, [r4, #4]
 8015750:	9e00      	ldr	r6, [sp, #0]
 8015752:	4649      	mov	r1, r9
 8015754:	4658      	mov	r0, fp
 8015756:	47b0      	blx	r6
 8015758:	f8da 3000 	ldr.w	r3, [sl]
 801575c:	6821      	ldr	r1, [r4, #0]
 801575e:	1d1a      	adds	r2, r3, #4
 8015760:	f8ca 2000 	str.w	r2, [sl]
 8015764:	f011 0f20 	tst.w	r1, #32
 8015768:	681b      	ldr	r3, [r3, #0]
 801576a:	d010      	beq.n	801578e <_scanf_i+0x1ca>
 801576c:	6018      	str	r0, [r3, #0]
 801576e:	68e3      	ldr	r3, [r4, #12]
 8015770:	3301      	adds	r3, #1
 8015772:	60e3      	str	r3, [r4, #12]
 8015774:	eba5 0509 	sub.w	r5, r5, r9
 8015778:	44a8      	add	r8, r5
 801577a:	6925      	ldr	r5, [r4, #16]
 801577c:	4445      	add	r5, r8
 801577e:	6125      	str	r5, [r4, #16]
 8015780:	2000      	movs	r0, #0
 8015782:	b007      	add	sp, #28
 8015784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015788:	f04f 0800 	mov.w	r8, #0
 801578c:	e7ca      	b.n	8015724 <_scanf_i+0x160>
 801578e:	07ca      	lsls	r2, r1, #31
 8015790:	bf4c      	ite	mi
 8015792:	8018      	strhmi	r0, [r3, #0]
 8015794:	6018      	strpl	r0, [r3, #0]
 8015796:	e7ea      	b.n	801576e <_scanf_i+0x1aa>
 8015798:	2001      	movs	r0, #1
 801579a:	e7f2      	b.n	8015782 <_scanf_i+0x1be>
 801579c:	08019148 	.word	0x08019148
 80157a0:	08016ce1 	.word	0x08016ce1
 80157a4:	08016df9 	.word	0x08016df9
 80157a8:	08019620 	.word	0x08019620

080157ac <iprintf>:
 80157ac:	b40f      	push	{r0, r1, r2, r3}
 80157ae:	4b0a      	ldr	r3, [pc, #40]	; (80157d8 <iprintf+0x2c>)
 80157b0:	b513      	push	{r0, r1, r4, lr}
 80157b2:	681c      	ldr	r4, [r3, #0]
 80157b4:	b124      	cbz	r4, 80157c0 <iprintf+0x14>
 80157b6:	69a3      	ldr	r3, [r4, #24]
 80157b8:	b913      	cbnz	r3, 80157c0 <iprintf+0x14>
 80157ba:	4620      	mov	r0, r4
 80157bc:	f7fe fbbe 	bl	8013f3c <__sinit>
 80157c0:	ab05      	add	r3, sp, #20
 80157c2:	9a04      	ldr	r2, [sp, #16]
 80157c4:	68a1      	ldr	r1, [r4, #8]
 80157c6:	9301      	str	r3, [sp, #4]
 80157c8:	4620      	mov	r0, r4
 80157ca:	f7fe fdcb 	bl	8014364 <_vfiprintf_r>
 80157ce:	b002      	add	sp, #8
 80157d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80157d4:	b004      	add	sp, #16
 80157d6:	4770      	bx	lr
 80157d8:	20000038 	.word	0x20000038

080157dc <putchar>:
 80157dc:	b538      	push	{r3, r4, r5, lr}
 80157de:	4b08      	ldr	r3, [pc, #32]	; (8015800 <putchar+0x24>)
 80157e0:	681c      	ldr	r4, [r3, #0]
 80157e2:	4605      	mov	r5, r0
 80157e4:	b124      	cbz	r4, 80157f0 <putchar+0x14>
 80157e6:	69a3      	ldr	r3, [r4, #24]
 80157e8:	b913      	cbnz	r3, 80157f0 <putchar+0x14>
 80157ea:	4620      	mov	r0, r4
 80157ec:	f7fe fba6 	bl	8013f3c <__sinit>
 80157f0:	68a2      	ldr	r2, [r4, #8]
 80157f2:	4629      	mov	r1, r5
 80157f4:	4620      	mov	r0, r4
 80157f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80157fa:	f003 bc17 	b.w	801902c <_putc_r>
 80157fe:	bf00      	nop
 8015800:	20000038 	.word	0x20000038

08015804 <_puts_r>:
 8015804:	b570      	push	{r4, r5, r6, lr}
 8015806:	460e      	mov	r6, r1
 8015808:	4605      	mov	r5, r0
 801580a:	b118      	cbz	r0, 8015814 <_puts_r+0x10>
 801580c:	6983      	ldr	r3, [r0, #24]
 801580e:	b90b      	cbnz	r3, 8015814 <_puts_r+0x10>
 8015810:	f7fe fb94 	bl	8013f3c <__sinit>
 8015814:	69ab      	ldr	r3, [r5, #24]
 8015816:	68ac      	ldr	r4, [r5, #8]
 8015818:	b913      	cbnz	r3, 8015820 <_puts_r+0x1c>
 801581a:	4628      	mov	r0, r5
 801581c:	f7fe fb8e 	bl	8013f3c <__sinit>
 8015820:	4b23      	ldr	r3, [pc, #140]	; (80158b0 <_puts_r+0xac>)
 8015822:	429c      	cmp	r4, r3
 8015824:	d117      	bne.n	8015856 <_puts_r+0x52>
 8015826:	686c      	ldr	r4, [r5, #4]
 8015828:	89a3      	ldrh	r3, [r4, #12]
 801582a:	071b      	lsls	r3, r3, #28
 801582c:	d51d      	bpl.n	801586a <_puts_r+0x66>
 801582e:	6923      	ldr	r3, [r4, #16]
 8015830:	b1db      	cbz	r3, 801586a <_puts_r+0x66>
 8015832:	3e01      	subs	r6, #1
 8015834:	68a3      	ldr	r3, [r4, #8]
 8015836:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801583a:	3b01      	subs	r3, #1
 801583c:	60a3      	str	r3, [r4, #8]
 801583e:	b9e9      	cbnz	r1, 801587c <_puts_r+0x78>
 8015840:	2b00      	cmp	r3, #0
 8015842:	da2e      	bge.n	80158a2 <_puts_r+0x9e>
 8015844:	4622      	mov	r2, r4
 8015846:	210a      	movs	r1, #10
 8015848:	4628      	mov	r0, r5
 801584a:	f001 fb93 	bl	8016f74 <__swbuf_r>
 801584e:	3001      	adds	r0, #1
 8015850:	d011      	beq.n	8015876 <_puts_r+0x72>
 8015852:	200a      	movs	r0, #10
 8015854:	e011      	b.n	801587a <_puts_r+0x76>
 8015856:	4b17      	ldr	r3, [pc, #92]	; (80158b4 <_puts_r+0xb0>)
 8015858:	429c      	cmp	r4, r3
 801585a:	d101      	bne.n	8015860 <_puts_r+0x5c>
 801585c:	68ac      	ldr	r4, [r5, #8]
 801585e:	e7e3      	b.n	8015828 <_puts_r+0x24>
 8015860:	4b15      	ldr	r3, [pc, #84]	; (80158b8 <_puts_r+0xb4>)
 8015862:	429c      	cmp	r4, r3
 8015864:	bf08      	it	eq
 8015866:	68ec      	ldreq	r4, [r5, #12]
 8015868:	e7de      	b.n	8015828 <_puts_r+0x24>
 801586a:	4621      	mov	r1, r4
 801586c:	4628      	mov	r0, r5
 801586e:	f001 fbe5 	bl	801703c <__swsetup_r>
 8015872:	2800      	cmp	r0, #0
 8015874:	d0dd      	beq.n	8015832 <_puts_r+0x2e>
 8015876:	f04f 30ff 	mov.w	r0, #4294967295
 801587a:	bd70      	pop	{r4, r5, r6, pc}
 801587c:	2b00      	cmp	r3, #0
 801587e:	da04      	bge.n	801588a <_puts_r+0x86>
 8015880:	69a2      	ldr	r2, [r4, #24]
 8015882:	429a      	cmp	r2, r3
 8015884:	dc06      	bgt.n	8015894 <_puts_r+0x90>
 8015886:	290a      	cmp	r1, #10
 8015888:	d004      	beq.n	8015894 <_puts_r+0x90>
 801588a:	6823      	ldr	r3, [r4, #0]
 801588c:	1c5a      	adds	r2, r3, #1
 801588e:	6022      	str	r2, [r4, #0]
 8015890:	7019      	strb	r1, [r3, #0]
 8015892:	e7cf      	b.n	8015834 <_puts_r+0x30>
 8015894:	4622      	mov	r2, r4
 8015896:	4628      	mov	r0, r5
 8015898:	f001 fb6c 	bl	8016f74 <__swbuf_r>
 801589c:	3001      	adds	r0, #1
 801589e:	d1c9      	bne.n	8015834 <_puts_r+0x30>
 80158a0:	e7e9      	b.n	8015876 <_puts_r+0x72>
 80158a2:	6823      	ldr	r3, [r4, #0]
 80158a4:	200a      	movs	r0, #10
 80158a6:	1c5a      	adds	r2, r3, #1
 80158a8:	6022      	str	r2, [r4, #0]
 80158aa:	7018      	strb	r0, [r3, #0]
 80158ac:	e7e5      	b.n	801587a <_puts_r+0x76>
 80158ae:	bf00      	nop
 80158b0:	08019584 	.word	0x08019584
 80158b4:	080195a4 	.word	0x080195a4
 80158b8:	08019564 	.word	0x08019564

080158bc <puts>:
 80158bc:	4b02      	ldr	r3, [pc, #8]	; (80158c8 <puts+0xc>)
 80158be:	4601      	mov	r1, r0
 80158c0:	6818      	ldr	r0, [r3, #0]
 80158c2:	f7ff bf9f 	b.w	8015804 <_puts_r>
 80158c6:	bf00      	nop
 80158c8:	20000038 	.word	0x20000038

080158cc <swapfunc>:
 80158cc:	2b02      	cmp	r3, #2
 80158ce:	b510      	push	{r4, lr}
 80158d0:	d00a      	beq.n	80158e8 <swapfunc+0x1c>
 80158d2:	0892      	lsrs	r2, r2, #2
 80158d4:	3a01      	subs	r2, #1
 80158d6:	6803      	ldr	r3, [r0, #0]
 80158d8:	680c      	ldr	r4, [r1, #0]
 80158da:	f840 4b04 	str.w	r4, [r0], #4
 80158de:	2a00      	cmp	r2, #0
 80158e0:	f841 3b04 	str.w	r3, [r1], #4
 80158e4:	dcf6      	bgt.n	80158d4 <swapfunc+0x8>
 80158e6:	bd10      	pop	{r4, pc}
 80158e8:	4402      	add	r2, r0
 80158ea:	780c      	ldrb	r4, [r1, #0]
 80158ec:	7803      	ldrb	r3, [r0, #0]
 80158ee:	f800 4b01 	strb.w	r4, [r0], #1
 80158f2:	f801 3b01 	strb.w	r3, [r1], #1
 80158f6:	1a13      	subs	r3, r2, r0
 80158f8:	2b00      	cmp	r3, #0
 80158fa:	dcf6      	bgt.n	80158ea <swapfunc+0x1e>
 80158fc:	e7f3      	b.n	80158e6 <swapfunc+0x1a>

080158fe <med3.isra.1>:
 80158fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015900:	460c      	mov	r4, r1
 8015902:	4615      	mov	r5, r2
 8015904:	4607      	mov	r7, r0
 8015906:	461e      	mov	r6, r3
 8015908:	4798      	blx	r3
 801590a:	2800      	cmp	r0, #0
 801590c:	4629      	mov	r1, r5
 801590e:	4620      	mov	r0, r4
 8015910:	da0a      	bge.n	8015928 <med3.isra.1+0x2a>
 8015912:	47b0      	blx	r6
 8015914:	2800      	cmp	r0, #0
 8015916:	db05      	blt.n	8015924 <med3.isra.1+0x26>
 8015918:	4629      	mov	r1, r5
 801591a:	4638      	mov	r0, r7
 801591c:	47b0      	blx	r6
 801591e:	2800      	cmp	r0, #0
 8015920:	db0a      	blt.n	8015938 <med3.isra.1+0x3a>
 8015922:	463c      	mov	r4, r7
 8015924:	4620      	mov	r0, r4
 8015926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015928:	47b0      	blx	r6
 801592a:	2800      	cmp	r0, #0
 801592c:	dcfa      	bgt.n	8015924 <med3.isra.1+0x26>
 801592e:	4629      	mov	r1, r5
 8015930:	4638      	mov	r0, r7
 8015932:	47b0      	blx	r6
 8015934:	2800      	cmp	r0, #0
 8015936:	dbf4      	blt.n	8015922 <med3.isra.1+0x24>
 8015938:	462c      	mov	r4, r5
 801593a:	e7f3      	b.n	8015924 <med3.isra.1+0x26>

0801593c <qsort>:
 801593c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015940:	b085      	sub	sp, #20
 8015942:	4606      	mov	r6, r0
 8015944:	468a      	mov	sl, r1
 8015946:	4614      	mov	r4, r2
 8015948:	9300      	str	r3, [sp, #0]
 801594a:	07b2      	lsls	r2, r6, #30
 801594c:	d110      	bne.n	8015970 <qsort+0x34>
 801594e:	07a3      	lsls	r3, r4, #30
 8015950:	d10e      	bne.n	8015970 <qsort+0x34>
 8015952:	1f27      	subs	r7, r4, #4
 8015954:	bf18      	it	ne
 8015956:	2701      	movne	r7, #1
 8015958:	f1ba 0f06 	cmp.w	sl, #6
 801595c:	eb06 0b04 	add.w	fp, r6, r4
 8015960:	d828      	bhi.n	80159b4 <qsort+0x78>
 8015962:	fb04 6a0a 	mla	sl, r4, sl, r6
 8015966:	45da      	cmp	sl, fp
 8015968:	d80b      	bhi.n	8015982 <qsort+0x46>
 801596a:	b005      	add	sp, #20
 801596c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015970:	2702      	movs	r7, #2
 8015972:	e7f1      	b.n	8015958 <qsort+0x1c>
 8015974:	463b      	mov	r3, r7
 8015976:	4622      	mov	r2, r4
 8015978:	4649      	mov	r1, r9
 801597a:	4640      	mov	r0, r8
 801597c:	f7ff ffa6 	bl	80158cc <swapfunc>
 8015980:	e013      	b.n	80159aa <qsort+0x6e>
 8015982:	46d8      	mov	r8, fp
 8015984:	e012      	b.n	80159ac <qsort+0x70>
 8015986:	eba8 0904 	sub.w	r9, r8, r4
 801598a:	4641      	mov	r1, r8
 801598c:	4648      	mov	r0, r9
 801598e:	9b00      	ldr	r3, [sp, #0]
 8015990:	4798      	blx	r3
 8015992:	2800      	cmp	r0, #0
 8015994:	dd0c      	ble.n	80159b0 <qsort+0x74>
 8015996:	2f00      	cmp	r7, #0
 8015998:	d1ec      	bne.n	8015974 <qsort+0x38>
 801599a:	f8d8 3000 	ldr.w	r3, [r8]
 801599e:	f8d9 2000 	ldr.w	r2, [r9]
 80159a2:	f8c8 2000 	str.w	r2, [r8]
 80159a6:	f8c9 3000 	str.w	r3, [r9]
 80159aa:	46c8      	mov	r8, r9
 80159ac:	4546      	cmp	r6, r8
 80159ae:	d3ea      	bcc.n	8015986 <qsort+0x4a>
 80159b0:	44a3      	add	fp, r4
 80159b2:	e7d8      	b.n	8015966 <qsort+0x2a>
 80159b4:	ea4f 085a 	mov.w	r8, sl, lsr #1
 80159b8:	f10a 35ff 	add.w	r5, sl, #4294967295
 80159bc:	f1ba 0f07 	cmp.w	sl, #7
 80159c0:	fb04 6808 	mla	r8, r4, r8, r6
 80159c4:	fb04 6505 	mla	r5, r4, r5, r6
 80159c8:	d027      	beq.n	8015a1a <qsort+0xde>
 80159ca:	f1ba 0f28 	cmp.w	sl, #40	; 0x28
 80159ce:	d94a      	bls.n	8015a66 <qsort+0x12a>
 80159d0:	ea4f 09da 	mov.w	r9, sl, lsr #3
 80159d4:	fb04 f909 	mul.w	r9, r4, r9
 80159d8:	eb06 0109 	add.w	r1, r6, r9
 80159dc:	eb01 0209 	add.w	r2, r1, r9
 80159e0:	9b00      	ldr	r3, [sp, #0]
 80159e2:	4630      	mov	r0, r6
 80159e4:	f7ff ff8b 	bl	80158fe <med3.isra.1>
 80159e8:	eb08 0209 	add.w	r2, r8, r9
 80159ec:	4641      	mov	r1, r8
 80159ee:	9001      	str	r0, [sp, #4]
 80159f0:	9b00      	ldr	r3, [sp, #0]
 80159f2:	eba8 0009 	sub.w	r0, r8, r9
 80159f6:	f7ff ff82 	bl	80158fe <med3.isra.1>
 80159fa:	4680      	mov	r8, r0
 80159fc:	eba5 0049 	sub.w	r0, r5, r9, lsl #1
 8015a00:	462a      	mov	r2, r5
 8015a02:	9b00      	ldr	r3, [sp, #0]
 8015a04:	eb00 0109 	add.w	r1, r0, r9
 8015a08:	f7ff ff79 	bl	80158fe <med3.isra.1>
 8015a0c:	4602      	mov	r2, r0
 8015a0e:	4641      	mov	r1, r8
 8015a10:	9b00      	ldr	r3, [sp, #0]
 8015a12:	9801      	ldr	r0, [sp, #4]
 8015a14:	f7ff ff73 	bl	80158fe <med3.isra.1>
 8015a18:	4680      	mov	r8, r0
 8015a1a:	bb3f      	cbnz	r7, 8015a6c <qsort+0x130>
 8015a1c:	6833      	ldr	r3, [r6, #0]
 8015a1e:	f8d8 2000 	ldr.w	r2, [r8]
 8015a22:	6032      	str	r2, [r6, #0]
 8015a24:	f8c8 3000 	str.w	r3, [r8]
 8015a28:	46d8      	mov	r8, fp
 8015a2a:	46a9      	mov	r9, r5
 8015a2c:	f8cd b004 	str.w	fp, [sp, #4]
 8015a30:	2300      	movs	r3, #0
 8015a32:	45a8      	cmp	r8, r5
 8015a34:	d857      	bhi.n	8015ae6 <qsort+0x1aa>
 8015a36:	9302      	str	r3, [sp, #8]
 8015a38:	4631      	mov	r1, r6
 8015a3a:	9b00      	ldr	r3, [sp, #0]
 8015a3c:	4640      	mov	r0, r8
 8015a3e:	4798      	blx	r3
 8015a40:	2800      	cmp	r0, #0
 8015a42:	9b02      	ldr	r3, [sp, #8]
 8015a44:	dc2e      	bgt.n	8015aa4 <qsort+0x168>
 8015a46:	d10c      	bne.n	8015a62 <qsort+0x126>
 8015a48:	b9bf      	cbnz	r7, 8015a7a <qsort+0x13e>
 8015a4a:	9b01      	ldr	r3, [sp, #4]
 8015a4c:	9901      	ldr	r1, [sp, #4]
 8015a4e:	681b      	ldr	r3, [r3, #0]
 8015a50:	f8d8 2000 	ldr.w	r2, [r8]
 8015a54:	600a      	str	r2, [r1, #0]
 8015a56:	f8c8 3000 	str.w	r3, [r8]
 8015a5a:	9b01      	ldr	r3, [sp, #4]
 8015a5c:	4423      	add	r3, r4
 8015a5e:	9301      	str	r3, [sp, #4]
 8015a60:	2301      	movs	r3, #1
 8015a62:	44a0      	add	r8, r4
 8015a64:	e7e5      	b.n	8015a32 <qsort+0xf6>
 8015a66:	462a      	mov	r2, r5
 8015a68:	9601      	str	r6, [sp, #4]
 8015a6a:	e7d0      	b.n	8015a0e <qsort+0xd2>
 8015a6c:	463b      	mov	r3, r7
 8015a6e:	4622      	mov	r2, r4
 8015a70:	4641      	mov	r1, r8
 8015a72:	4630      	mov	r0, r6
 8015a74:	f7ff ff2a 	bl	80158cc <swapfunc>
 8015a78:	e7d6      	b.n	8015a28 <qsort+0xec>
 8015a7a:	463b      	mov	r3, r7
 8015a7c:	4622      	mov	r2, r4
 8015a7e:	4641      	mov	r1, r8
 8015a80:	9801      	ldr	r0, [sp, #4]
 8015a82:	f7ff ff23 	bl	80158cc <swapfunc>
 8015a86:	e7e8      	b.n	8015a5a <qsort+0x11e>
 8015a88:	d109      	bne.n	8015a9e <qsort+0x162>
 8015a8a:	b9f7      	cbnz	r7, 8015aca <qsort+0x18e>
 8015a8c:	682b      	ldr	r3, [r5, #0]
 8015a8e:	f8d9 2000 	ldr.w	r2, [r9]
 8015a92:	602a      	str	r2, [r5, #0]
 8015a94:	f8c9 3000 	str.w	r3, [r9]
 8015a98:	eba9 0904 	sub.w	r9, r9, r4
 8015a9c:	2301      	movs	r3, #1
 8015a9e:	9d02      	ldr	r5, [sp, #8]
 8015aa0:	45a8      	cmp	r8, r5
 8015aa2:	d820      	bhi.n	8015ae6 <qsort+0x1aa>
 8015aa4:	9303      	str	r3, [sp, #12]
 8015aa6:	4631      	mov	r1, r6
 8015aa8:	9b00      	ldr	r3, [sp, #0]
 8015aaa:	4628      	mov	r0, r5
 8015aac:	4798      	blx	r3
 8015aae:	1b2b      	subs	r3, r5, r4
 8015ab0:	2800      	cmp	r0, #0
 8015ab2:	9302      	str	r3, [sp, #8]
 8015ab4:	9b03      	ldr	r3, [sp, #12]
 8015ab6:	dae7      	bge.n	8015a88 <qsort+0x14c>
 8015ab8:	b977      	cbnz	r7, 8015ad8 <qsort+0x19c>
 8015aba:	f8d8 3000 	ldr.w	r3, [r8]
 8015abe:	682a      	ldr	r2, [r5, #0]
 8015ac0:	f8c8 2000 	str.w	r2, [r8]
 8015ac4:	602b      	str	r3, [r5, #0]
 8015ac6:	9d02      	ldr	r5, [sp, #8]
 8015ac8:	e7ca      	b.n	8015a60 <qsort+0x124>
 8015aca:	463b      	mov	r3, r7
 8015acc:	4622      	mov	r2, r4
 8015ace:	4649      	mov	r1, r9
 8015ad0:	4628      	mov	r0, r5
 8015ad2:	f7ff fefb 	bl	80158cc <swapfunc>
 8015ad6:	e7df      	b.n	8015a98 <qsort+0x15c>
 8015ad8:	463b      	mov	r3, r7
 8015ada:	4622      	mov	r2, r4
 8015adc:	4629      	mov	r1, r5
 8015ade:	4640      	mov	r0, r8
 8015ae0:	f7ff fef4 	bl	80158cc <swapfunc>
 8015ae4:	e7ef      	b.n	8015ac6 <qsort+0x18a>
 8015ae6:	fb04 6a0a 	mla	sl, r4, sl, r6
 8015aea:	bb03      	cbnz	r3, 8015b2e <qsort+0x1f2>
 8015aec:	45d3      	cmp	fp, sl
 8015aee:	f4bf af3c 	bcs.w	801596a <qsort+0x2e>
 8015af2:	465d      	mov	r5, fp
 8015af4:	e017      	b.n	8015b26 <qsort+0x1ea>
 8015af6:	463b      	mov	r3, r7
 8015af8:	4622      	mov	r2, r4
 8015afa:	4641      	mov	r1, r8
 8015afc:	4628      	mov	r0, r5
 8015afe:	f7ff fee5 	bl	80158cc <swapfunc>
 8015b02:	e00f      	b.n	8015b24 <qsort+0x1e8>
 8015b04:	eba5 0804 	sub.w	r8, r5, r4
 8015b08:	4629      	mov	r1, r5
 8015b0a:	4640      	mov	r0, r8
 8015b0c:	9b00      	ldr	r3, [sp, #0]
 8015b0e:	4798      	blx	r3
 8015b10:	2800      	cmp	r0, #0
 8015b12:	dd0a      	ble.n	8015b2a <qsort+0x1ee>
 8015b14:	2f00      	cmp	r7, #0
 8015b16:	d1ee      	bne.n	8015af6 <qsort+0x1ba>
 8015b18:	682b      	ldr	r3, [r5, #0]
 8015b1a:	f8d8 2000 	ldr.w	r2, [r8]
 8015b1e:	602a      	str	r2, [r5, #0]
 8015b20:	f8c8 3000 	str.w	r3, [r8]
 8015b24:	4645      	mov	r5, r8
 8015b26:	42ae      	cmp	r6, r5
 8015b28:	d3ec      	bcc.n	8015b04 <qsort+0x1c8>
 8015b2a:	44a3      	add	fp, r4
 8015b2c:	e7de      	b.n	8015aec <qsort+0x1b0>
 8015b2e:	9b01      	ldr	r3, [sp, #4]
 8015b30:	eba8 0b03 	sub.w	fp, r8, r3
 8015b34:	1b9a      	subs	r2, r3, r6
 8015b36:	455a      	cmp	r2, fp
 8015b38:	bfa8      	it	ge
 8015b3a:	465a      	movge	r2, fp
 8015b3c:	b12a      	cbz	r2, 8015b4a <qsort+0x20e>
 8015b3e:	463b      	mov	r3, r7
 8015b40:	eba8 0102 	sub.w	r1, r8, r2
 8015b44:	4630      	mov	r0, r6
 8015b46:	f7ff fec1 	bl	80158cc <swapfunc>
 8015b4a:	ebaa 0209 	sub.w	r2, sl, r9
 8015b4e:	eba9 0505 	sub.w	r5, r9, r5
 8015b52:	1b12      	subs	r2, r2, r4
 8015b54:	42aa      	cmp	r2, r5
 8015b56:	bf28      	it	cs
 8015b58:	462a      	movcs	r2, r5
 8015b5a:	b12a      	cbz	r2, 8015b68 <qsort+0x22c>
 8015b5c:	463b      	mov	r3, r7
 8015b5e:	ebaa 0102 	sub.w	r1, sl, r2
 8015b62:	4640      	mov	r0, r8
 8015b64:	f7ff feb2 	bl	80158cc <swapfunc>
 8015b68:	455c      	cmp	r4, fp
 8015b6a:	d206      	bcs.n	8015b7a <qsort+0x23e>
 8015b6c:	fbbb f1f4 	udiv	r1, fp, r4
 8015b70:	9b00      	ldr	r3, [sp, #0]
 8015b72:	4622      	mov	r2, r4
 8015b74:	4630      	mov	r0, r6
 8015b76:	f7ff fee1 	bl	801593c <qsort>
 8015b7a:	42a5      	cmp	r5, r4
 8015b7c:	f67f aef5 	bls.w	801596a <qsort+0x2e>
 8015b80:	ebaa 0605 	sub.w	r6, sl, r5
 8015b84:	fbb5 faf4 	udiv	sl, r5, r4
 8015b88:	e6df      	b.n	801594a <qsort+0xe>

08015b8a <lflush>:
 8015b8a:	8983      	ldrh	r3, [r0, #12]
 8015b8c:	f003 0309 	and.w	r3, r3, #9
 8015b90:	2b09      	cmp	r3, #9
 8015b92:	d101      	bne.n	8015b98 <lflush+0xe>
 8015b94:	f7fe b980 	b.w	8013e98 <fflush>
 8015b98:	2000      	movs	r0, #0
 8015b9a:	4770      	bx	lr

08015b9c <__srefill_r>:
 8015b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b9e:	460c      	mov	r4, r1
 8015ba0:	4605      	mov	r5, r0
 8015ba2:	b118      	cbz	r0, 8015bac <__srefill_r+0x10>
 8015ba4:	6983      	ldr	r3, [r0, #24]
 8015ba6:	b90b      	cbnz	r3, 8015bac <__srefill_r+0x10>
 8015ba8:	f7fe f9c8 	bl	8013f3c <__sinit>
 8015bac:	4b3c      	ldr	r3, [pc, #240]	; (8015ca0 <__srefill_r+0x104>)
 8015bae:	429c      	cmp	r4, r3
 8015bb0:	d10a      	bne.n	8015bc8 <__srefill_r+0x2c>
 8015bb2:	686c      	ldr	r4, [r5, #4]
 8015bb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015bb8:	2300      	movs	r3, #0
 8015bba:	6063      	str	r3, [r4, #4]
 8015bbc:	b293      	uxth	r3, r2
 8015bbe:	069e      	lsls	r6, r3, #26
 8015bc0:	d50c      	bpl.n	8015bdc <__srefill_r+0x40>
 8015bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8015bc6:	e067      	b.n	8015c98 <__srefill_r+0xfc>
 8015bc8:	4b36      	ldr	r3, [pc, #216]	; (8015ca4 <__srefill_r+0x108>)
 8015bca:	429c      	cmp	r4, r3
 8015bcc:	d101      	bne.n	8015bd2 <__srefill_r+0x36>
 8015bce:	68ac      	ldr	r4, [r5, #8]
 8015bd0:	e7f0      	b.n	8015bb4 <__srefill_r+0x18>
 8015bd2:	4b35      	ldr	r3, [pc, #212]	; (8015ca8 <__srefill_r+0x10c>)
 8015bd4:	429c      	cmp	r4, r3
 8015bd6:	bf08      	it	eq
 8015bd8:	68ec      	ldreq	r4, [r5, #12]
 8015bda:	e7eb      	b.n	8015bb4 <__srefill_r+0x18>
 8015bdc:	0758      	lsls	r0, r3, #29
 8015bde:	d449      	bmi.n	8015c74 <__srefill_r+0xd8>
 8015be0:	06d9      	lsls	r1, r3, #27
 8015be2:	d405      	bmi.n	8015bf0 <__srefill_r+0x54>
 8015be4:	2309      	movs	r3, #9
 8015be6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015bea:	602b      	str	r3, [r5, #0]
 8015bec:	81a2      	strh	r2, [r4, #12]
 8015bee:	e7e8      	b.n	8015bc2 <__srefill_r+0x26>
 8015bf0:	071a      	lsls	r2, r3, #28
 8015bf2:	d50b      	bpl.n	8015c0c <__srefill_r+0x70>
 8015bf4:	4621      	mov	r1, r4
 8015bf6:	4628      	mov	r0, r5
 8015bf8:	f7fe f924 	bl	8013e44 <_fflush_r>
 8015bfc:	2800      	cmp	r0, #0
 8015bfe:	d1e0      	bne.n	8015bc2 <__srefill_r+0x26>
 8015c00:	89a3      	ldrh	r3, [r4, #12]
 8015c02:	60a0      	str	r0, [r4, #8]
 8015c04:	f023 0308 	bic.w	r3, r3, #8
 8015c08:	81a3      	strh	r3, [r4, #12]
 8015c0a:	61a0      	str	r0, [r4, #24]
 8015c0c:	89a3      	ldrh	r3, [r4, #12]
 8015c0e:	f043 0304 	orr.w	r3, r3, #4
 8015c12:	81a3      	strh	r3, [r4, #12]
 8015c14:	6923      	ldr	r3, [r4, #16]
 8015c16:	b91b      	cbnz	r3, 8015c20 <__srefill_r+0x84>
 8015c18:	4621      	mov	r1, r4
 8015c1a:	4628      	mov	r0, r5
 8015c1c:	f7fe fa7c 	bl	8014118 <__smakebuf_r>
 8015c20:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8015c24:	b2be      	uxth	r6, r7
 8015c26:	07b3      	lsls	r3, r6, #30
 8015c28:	d00f      	beq.n	8015c4a <__srefill_r+0xae>
 8015c2a:	2301      	movs	r3, #1
 8015c2c:	81a3      	strh	r3, [r4, #12]
 8015c2e:	4b1f      	ldr	r3, [pc, #124]	; (8015cac <__srefill_r+0x110>)
 8015c30:	491f      	ldr	r1, [pc, #124]	; (8015cb0 <__srefill_r+0x114>)
 8015c32:	6818      	ldr	r0, [r3, #0]
 8015c34:	f006 0609 	and.w	r6, r6, #9
 8015c38:	f7fe f9ec 	bl	8014014 <_fwalk>
 8015c3c:	2e09      	cmp	r6, #9
 8015c3e:	81a7      	strh	r7, [r4, #12]
 8015c40:	d103      	bne.n	8015c4a <__srefill_r+0xae>
 8015c42:	4621      	mov	r1, r4
 8015c44:	4628      	mov	r0, r5
 8015c46:	f7fe f877 	bl	8013d38 <__sflush_r>
 8015c4a:	6922      	ldr	r2, [r4, #16]
 8015c4c:	6022      	str	r2, [r4, #0]
 8015c4e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015c50:	6963      	ldr	r3, [r4, #20]
 8015c52:	6a21      	ldr	r1, [r4, #32]
 8015c54:	4628      	mov	r0, r5
 8015c56:	47b0      	blx	r6
 8015c58:	2800      	cmp	r0, #0
 8015c5a:	6060      	str	r0, [r4, #4]
 8015c5c:	dc1d      	bgt.n	8015c9a <__srefill_r+0xfe>
 8015c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c62:	bf17      	itett	ne
 8015c64:	2200      	movne	r2, #0
 8015c66:	f043 0320 	orreq.w	r3, r3, #32
 8015c6a:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8015c6e:	6062      	strne	r2, [r4, #4]
 8015c70:	81a3      	strh	r3, [r4, #12]
 8015c72:	e7a6      	b.n	8015bc2 <__srefill_r+0x26>
 8015c74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015c76:	2900      	cmp	r1, #0
 8015c78:	d0cc      	beq.n	8015c14 <__srefill_r+0x78>
 8015c7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015c7e:	4299      	cmp	r1, r3
 8015c80:	d002      	beq.n	8015c88 <__srefill_r+0xec>
 8015c82:	4628      	mov	r0, r5
 8015c84:	f7fe fa9c 	bl	80141c0 <_free_r>
 8015c88:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015c8a:	6063      	str	r3, [r4, #4]
 8015c8c:	2000      	movs	r0, #0
 8015c8e:	6360      	str	r0, [r4, #52]	; 0x34
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d0bf      	beq.n	8015c14 <__srefill_r+0x78>
 8015c94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015c96:	6023      	str	r3, [r4, #0]
 8015c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c9a:	2000      	movs	r0, #0
 8015c9c:	e7fc      	b.n	8015c98 <__srefill_r+0xfc>
 8015c9e:	bf00      	nop
 8015ca0:	08019584 	.word	0x08019584
 8015ca4:	080195a4 	.word	0x080195a4
 8015ca8:	08019564 	.word	0x08019564
 8015cac:	080195c4 	.word	0x080195c4
 8015cb0:	08015b8b 	.word	0x08015b8b

08015cb4 <_sbrk_r>:
 8015cb4:	b538      	push	{r3, r4, r5, lr}
 8015cb6:	4c06      	ldr	r4, [pc, #24]	; (8015cd0 <_sbrk_r+0x1c>)
 8015cb8:	2300      	movs	r3, #0
 8015cba:	4605      	mov	r5, r0
 8015cbc:	4608      	mov	r0, r1
 8015cbe:	6023      	str	r3, [r4, #0]
 8015cc0:	f7f7 fd28 	bl	800d714 <_sbrk>
 8015cc4:	1c43      	adds	r3, r0, #1
 8015cc6:	d102      	bne.n	8015cce <_sbrk_r+0x1a>
 8015cc8:	6823      	ldr	r3, [r4, #0]
 8015cca:	b103      	cbz	r3, 8015cce <_sbrk_r+0x1a>
 8015ccc:	602b      	str	r3, [r5, #0]
 8015cce:	bd38      	pop	{r3, r4, r5, pc}
 8015cd0:	20008f18 	.word	0x20008f18

08015cd4 <iscanf>:
 8015cd4:	b40f      	push	{r0, r1, r2, r3}
 8015cd6:	4b0a      	ldr	r3, [pc, #40]	; (8015d00 <iscanf+0x2c>)
 8015cd8:	b513      	push	{r0, r1, r4, lr}
 8015cda:	681c      	ldr	r4, [r3, #0]
 8015cdc:	b124      	cbz	r4, 8015ce8 <iscanf+0x14>
 8015cde:	69a3      	ldr	r3, [r4, #24]
 8015ce0:	b913      	cbnz	r3, 8015ce8 <iscanf+0x14>
 8015ce2:	4620      	mov	r0, r4
 8015ce4:	f7fe f92a 	bl	8013f3c <__sinit>
 8015ce8:	ab05      	add	r3, sp, #20
 8015cea:	9a04      	ldr	r2, [sp, #16]
 8015cec:	6861      	ldr	r1, [r4, #4]
 8015cee:	9301      	str	r3, [sp, #4]
 8015cf0:	4620      	mov	r0, r4
 8015cf2:	f7ff f9f9 	bl	80150e8 <_vfiscanf_r>
 8015cf6:	b002      	add	sp, #8
 8015cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015cfc:	b004      	add	sp, #16
 8015cfe:	4770      	bx	lr
 8015d00:	20000038 	.word	0x20000038

08015d04 <__sccl>:
 8015d04:	b570      	push	{r4, r5, r6, lr}
 8015d06:	780b      	ldrb	r3, [r1, #0]
 8015d08:	2b5e      	cmp	r3, #94	; 0x5e
 8015d0a:	bf13      	iteet	ne
 8015d0c:	1c4a      	addne	r2, r1, #1
 8015d0e:	1c8a      	addeq	r2, r1, #2
 8015d10:	784b      	ldrbeq	r3, [r1, #1]
 8015d12:	2100      	movne	r1, #0
 8015d14:	bf08      	it	eq
 8015d16:	2101      	moveq	r1, #1
 8015d18:	1e44      	subs	r4, r0, #1
 8015d1a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8015d1e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8015d22:	42ac      	cmp	r4, r5
 8015d24:	d1fb      	bne.n	8015d1e <__sccl+0x1a>
 8015d26:	b913      	cbnz	r3, 8015d2e <__sccl+0x2a>
 8015d28:	3a01      	subs	r2, #1
 8015d2a:	4610      	mov	r0, r2
 8015d2c:	bd70      	pop	{r4, r5, r6, pc}
 8015d2e:	f081 0401 	eor.w	r4, r1, #1
 8015d32:	54c4      	strb	r4, [r0, r3]
 8015d34:	1c51      	adds	r1, r2, #1
 8015d36:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8015d3a:	2d2d      	cmp	r5, #45	; 0x2d
 8015d3c:	f101 36ff 	add.w	r6, r1, #4294967295
 8015d40:	460a      	mov	r2, r1
 8015d42:	d006      	beq.n	8015d52 <__sccl+0x4e>
 8015d44:	2d5d      	cmp	r5, #93	; 0x5d
 8015d46:	d0f0      	beq.n	8015d2a <__sccl+0x26>
 8015d48:	b90d      	cbnz	r5, 8015d4e <__sccl+0x4a>
 8015d4a:	4632      	mov	r2, r6
 8015d4c:	e7ed      	b.n	8015d2a <__sccl+0x26>
 8015d4e:	462b      	mov	r3, r5
 8015d50:	e7ef      	b.n	8015d32 <__sccl+0x2e>
 8015d52:	780e      	ldrb	r6, [r1, #0]
 8015d54:	2e5d      	cmp	r6, #93	; 0x5d
 8015d56:	d0fa      	beq.n	8015d4e <__sccl+0x4a>
 8015d58:	42b3      	cmp	r3, r6
 8015d5a:	dcf8      	bgt.n	8015d4e <__sccl+0x4a>
 8015d5c:	3301      	adds	r3, #1
 8015d5e:	429e      	cmp	r6, r3
 8015d60:	54c4      	strb	r4, [r0, r3]
 8015d62:	dcfb      	bgt.n	8015d5c <__sccl+0x58>
 8015d64:	3102      	adds	r1, #2
 8015d66:	e7e6      	b.n	8015d36 <__sccl+0x32>

08015d68 <setbuf>:
 8015d68:	2900      	cmp	r1, #0
 8015d6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015d6e:	bf0c      	ite	eq
 8015d70:	2202      	moveq	r2, #2
 8015d72:	2200      	movne	r2, #0
 8015d74:	f000 b800 	b.w	8015d78 <setvbuf>

08015d78 <setvbuf>:
 8015d78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015d7c:	461d      	mov	r5, r3
 8015d7e:	4b51      	ldr	r3, [pc, #324]	; (8015ec4 <setvbuf+0x14c>)
 8015d80:	681e      	ldr	r6, [r3, #0]
 8015d82:	4604      	mov	r4, r0
 8015d84:	460f      	mov	r7, r1
 8015d86:	4690      	mov	r8, r2
 8015d88:	b126      	cbz	r6, 8015d94 <setvbuf+0x1c>
 8015d8a:	69b3      	ldr	r3, [r6, #24]
 8015d8c:	b913      	cbnz	r3, 8015d94 <setvbuf+0x1c>
 8015d8e:	4630      	mov	r0, r6
 8015d90:	f7fe f8d4 	bl	8013f3c <__sinit>
 8015d94:	4b4c      	ldr	r3, [pc, #304]	; (8015ec8 <setvbuf+0x150>)
 8015d96:	429c      	cmp	r4, r3
 8015d98:	d152      	bne.n	8015e40 <setvbuf+0xc8>
 8015d9a:	6874      	ldr	r4, [r6, #4]
 8015d9c:	f1b8 0f02 	cmp.w	r8, #2
 8015da0:	d006      	beq.n	8015db0 <setvbuf+0x38>
 8015da2:	f1b8 0f01 	cmp.w	r8, #1
 8015da6:	f200 8089 	bhi.w	8015ebc <setvbuf+0x144>
 8015daa:	2d00      	cmp	r5, #0
 8015dac:	f2c0 8086 	blt.w	8015ebc <setvbuf+0x144>
 8015db0:	4621      	mov	r1, r4
 8015db2:	4630      	mov	r0, r6
 8015db4:	f7fe f846 	bl	8013e44 <_fflush_r>
 8015db8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015dba:	b141      	cbz	r1, 8015dce <setvbuf+0x56>
 8015dbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015dc0:	4299      	cmp	r1, r3
 8015dc2:	d002      	beq.n	8015dca <setvbuf+0x52>
 8015dc4:	4630      	mov	r0, r6
 8015dc6:	f7fe f9fb 	bl	80141c0 <_free_r>
 8015dca:	2300      	movs	r3, #0
 8015dcc:	6363      	str	r3, [r4, #52]	; 0x34
 8015dce:	2300      	movs	r3, #0
 8015dd0:	61a3      	str	r3, [r4, #24]
 8015dd2:	6063      	str	r3, [r4, #4]
 8015dd4:	89a3      	ldrh	r3, [r4, #12]
 8015dd6:	061b      	lsls	r3, r3, #24
 8015dd8:	d503      	bpl.n	8015de2 <setvbuf+0x6a>
 8015dda:	6921      	ldr	r1, [r4, #16]
 8015ddc:	4630      	mov	r0, r6
 8015dde:	f7fe f9ef 	bl	80141c0 <_free_r>
 8015de2:	89a3      	ldrh	r3, [r4, #12]
 8015de4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8015de8:	f023 0303 	bic.w	r3, r3, #3
 8015dec:	f1b8 0f02 	cmp.w	r8, #2
 8015df0:	81a3      	strh	r3, [r4, #12]
 8015df2:	d05d      	beq.n	8015eb0 <setvbuf+0x138>
 8015df4:	ab01      	add	r3, sp, #4
 8015df6:	466a      	mov	r2, sp
 8015df8:	4621      	mov	r1, r4
 8015dfa:	4630      	mov	r0, r6
 8015dfc:	f7fe f968 	bl	80140d0 <__swhatbuf_r>
 8015e00:	89a3      	ldrh	r3, [r4, #12]
 8015e02:	4318      	orrs	r0, r3
 8015e04:	81a0      	strh	r0, [r4, #12]
 8015e06:	bb2d      	cbnz	r5, 8015e54 <setvbuf+0xdc>
 8015e08:	9d00      	ldr	r5, [sp, #0]
 8015e0a:	4628      	mov	r0, r5
 8015e0c:	f002 fb54 	bl	80184b8 <malloc>
 8015e10:	4607      	mov	r7, r0
 8015e12:	2800      	cmp	r0, #0
 8015e14:	d14e      	bne.n	8015eb4 <setvbuf+0x13c>
 8015e16:	f8dd 9000 	ldr.w	r9, [sp]
 8015e1a:	45a9      	cmp	r9, r5
 8015e1c:	d13c      	bne.n	8015e98 <setvbuf+0x120>
 8015e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8015e22:	89a3      	ldrh	r3, [r4, #12]
 8015e24:	f043 0302 	orr.w	r3, r3, #2
 8015e28:	81a3      	strh	r3, [r4, #12]
 8015e2a:	2300      	movs	r3, #0
 8015e2c:	60a3      	str	r3, [r4, #8]
 8015e2e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015e32:	6023      	str	r3, [r4, #0]
 8015e34:	6123      	str	r3, [r4, #16]
 8015e36:	2301      	movs	r3, #1
 8015e38:	6163      	str	r3, [r4, #20]
 8015e3a:	b003      	add	sp, #12
 8015e3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015e40:	4b22      	ldr	r3, [pc, #136]	; (8015ecc <setvbuf+0x154>)
 8015e42:	429c      	cmp	r4, r3
 8015e44:	d101      	bne.n	8015e4a <setvbuf+0xd2>
 8015e46:	68b4      	ldr	r4, [r6, #8]
 8015e48:	e7a8      	b.n	8015d9c <setvbuf+0x24>
 8015e4a:	4b21      	ldr	r3, [pc, #132]	; (8015ed0 <setvbuf+0x158>)
 8015e4c:	429c      	cmp	r4, r3
 8015e4e:	bf08      	it	eq
 8015e50:	68f4      	ldreq	r4, [r6, #12]
 8015e52:	e7a3      	b.n	8015d9c <setvbuf+0x24>
 8015e54:	2f00      	cmp	r7, #0
 8015e56:	d0d8      	beq.n	8015e0a <setvbuf+0x92>
 8015e58:	69b3      	ldr	r3, [r6, #24]
 8015e5a:	b913      	cbnz	r3, 8015e62 <setvbuf+0xea>
 8015e5c:	4630      	mov	r0, r6
 8015e5e:	f7fe f86d 	bl	8013f3c <__sinit>
 8015e62:	f1b8 0f01 	cmp.w	r8, #1
 8015e66:	bf08      	it	eq
 8015e68:	89a3      	ldrheq	r3, [r4, #12]
 8015e6a:	6027      	str	r7, [r4, #0]
 8015e6c:	bf04      	itt	eq
 8015e6e:	f043 0301 	orreq.w	r3, r3, #1
 8015e72:	81a3      	strheq	r3, [r4, #12]
 8015e74:	89a3      	ldrh	r3, [r4, #12]
 8015e76:	f013 0008 	ands.w	r0, r3, #8
 8015e7a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8015e7e:	d01b      	beq.n	8015eb8 <setvbuf+0x140>
 8015e80:	f013 0001 	ands.w	r0, r3, #1
 8015e84:	bf18      	it	ne
 8015e86:	426d      	negne	r5, r5
 8015e88:	f04f 0300 	mov.w	r3, #0
 8015e8c:	bf1d      	ittte	ne
 8015e8e:	60a3      	strne	r3, [r4, #8]
 8015e90:	61a5      	strne	r5, [r4, #24]
 8015e92:	4618      	movne	r0, r3
 8015e94:	60a5      	streq	r5, [r4, #8]
 8015e96:	e7d0      	b.n	8015e3a <setvbuf+0xc2>
 8015e98:	4648      	mov	r0, r9
 8015e9a:	f002 fb0d 	bl	80184b8 <malloc>
 8015e9e:	4607      	mov	r7, r0
 8015ea0:	2800      	cmp	r0, #0
 8015ea2:	d0bc      	beq.n	8015e1e <setvbuf+0xa6>
 8015ea4:	89a3      	ldrh	r3, [r4, #12]
 8015ea6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015eaa:	81a3      	strh	r3, [r4, #12]
 8015eac:	464d      	mov	r5, r9
 8015eae:	e7d3      	b.n	8015e58 <setvbuf+0xe0>
 8015eb0:	2000      	movs	r0, #0
 8015eb2:	e7b6      	b.n	8015e22 <setvbuf+0xaa>
 8015eb4:	46a9      	mov	r9, r5
 8015eb6:	e7f5      	b.n	8015ea4 <setvbuf+0x12c>
 8015eb8:	60a0      	str	r0, [r4, #8]
 8015eba:	e7be      	b.n	8015e3a <setvbuf+0xc2>
 8015ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8015ec0:	e7bb      	b.n	8015e3a <setvbuf+0xc2>
 8015ec2:	bf00      	nop
 8015ec4:	20000038 	.word	0x20000038
 8015ec8:	08019584 	.word	0x08019584
 8015ecc:	080195a4 	.word	0x080195a4
 8015ed0:	08019564 	.word	0x08019564

08015ed4 <nanf>:
 8015ed4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8015edc <nanf+0x8>
 8015ed8:	4770      	bx	lr
 8015eda:	bf00      	nop
 8015edc:	7fc00000 	.word	0x7fc00000

08015ee0 <siprintf>:
 8015ee0:	b40e      	push	{r1, r2, r3}
 8015ee2:	b500      	push	{lr}
 8015ee4:	b09c      	sub	sp, #112	; 0x70
 8015ee6:	ab1d      	add	r3, sp, #116	; 0x74
 8015ee8:	9002      	str	r0, [sp, #8]
 8015eea:	9006      	str	r0, [sp, #24]
 8015eec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015ef0:	4809      	ldr	r0, [pc, #36]	; (8015f18 <siprintf+0x38>)
 8015ef2:	9107      	str	r1, [sp, #28]
 8015ef4:	9104      	str	r1, [sp, #16]
 8015ef6:	4909      	ldr	r1, [pc, #36]	; (8015f1c <siprintf+0x3c>)
 8015ef8:	f853 2b04 	ldr.w	r2, [r3], #4
 8015efc:	9105      	str	r1, [sp, #20]
 8015efe:	6800      	ldr	r0, [r0, #0]
 8015f00:	9301      	str	r3, [sp, #4]
 8015f02:	a902      	add	r1, sp, #8
 8015f04:	f002 ff9a 	bl	8018e3c <_svfiprintf_r>
 8015f08:	9b02      	ldr	r3, [sp, #8]
 8015f0a:	2200      	movs	r2, #0
 8015f0c:	701a      	strb	r2, [r3, #0]
 8015f0e:	b01c      	add	sp, #112	; 0x70
 8015f10:	f85d eb04 	ldr.w	lr, [sp], #4
 8015f14:	b003      	add	sp, #12
 8015f16:	4770      	bx	lr
 8015f18:	20000038 	.word	0x20000038
 8015f1c:	ffff0208 	.word	0xffff0208

08015f20 <__sread>:
 8015f20:	b510      	push	{r4, lr}
 8015f22:	460c      	mov	r4, r1
 8015f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015f28:	f003 f8b6 	bl	8019098 <_read_r>
 8015f2c:	2800      	cmp	r0, #0
 8015f2e:	bfab      	itete	ge
 8015f30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015f32:	89a3      	ldrhlt	r3, [r4, #12]
 8015f34:	181b      	addge	r3, r3, r0
 8015f36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015f3a:	bfac      	ite	ge
 8015f3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8015f3e:	81a3      	strhlt	r3, [r4, #12]
 8015f40:	bd10      	pop	{r4, pc}

08015f42 <__swrite>:
 8015f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f46:	461f      	mov	r7, r3
 8015f48:	898b      	ldrh	r3, [r1, #12]
 8015f4a:	05db      	lsls	r3, r3, #23
 8015f4c:	4605      	mov	r5, r0
 8015f4e:	460c      	mov	r4, r1
 8015f50:	4616      	mov	r6, r2
 8015f52:	d505      	bpl.n	8015f60 <__swrite+0x1e>
 8015f54:	2302      	movs	r3, #2
 8015f56:	2200      	movs	r2, #0
 8015f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015f5c:	f002 fa9a 	bl	8018494 <_lseek_r>
 8015f60:	89a3      	ldrh	r3, [r4, #12]
 8015f62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015f66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015f6a:	81a3      	strh	r3, [r4, #12]
 8015f6c:	4632      	mov	r2, r6
 8015f6e:	463b      	mov	r3, r7
 8015f70:	4628      	mov	r0, r5
 8015f72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015f76:	f001 b84f 	b.w	8017018 <_write_r>

08015f7a <__sseek>:
 8015f7a:	b510      	push	{r4, lr}
 8015f7c:	460c      	mov	r4, r1
 8015f7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015f82:	f002 fa87 	bl	8018494 <_lseek_r>
 8015f86:	1c43      	adds	r3, r0, #1
 8015f88:	89a3      	ldrh	r3, [r4, #12]
 8015f8a:	bf15      	itete	ne
 8015f8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8015f8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015f92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015f96:	81a3      	strheq	r3, [r4, #12]
 8015f98:	bf18      	it	ne
 8015f9a:	81a3      	strhne	r3, [r4, #12]
 8015f9c:	bd10      	pop	{r4, pc}

08015f9e <__sclose>:
 8015f9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015fa2:	f001 b8b9 	b.w	8017118 <_close_r>

08015fa6 <sulp>:
 8015fa6:	b570      	push	{r4, r5, r6, lr}
 8015fa8:	4604      	mov	r4, r0
 8015faa:	460d      	mov	r5, r1
 8015fac:	ec45 4b10 	vmov	d0, r4, r5
 8015fb0:	4616      	mov	r6, r2
 8015fb2:	f002 fd81 	bl	8018ab8 <__ulp>
 8015fb6:	ec51 0b10 	vmov	r0, r1, d0
 8015fba:	b17e      	cbz	r6, 8015fdc <sulp+0x36>
 8015fbc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015fc0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	dd09      	ble.n	8015fdc <sulp+0x36>
 8015fc8:	051b      	lsls	r3, r3, #20
 8015fca:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8015fce:	2400      	movs	r4, #0
 8015fd0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8015fd4:	4622      	mov	r2, r4
 8015fd6:	462b      	mov	r3, r5
 8015fd8:	f7f2 fa46 	bl	8008468 <__aeabi_dmul>
 8015fdc:	bd70      	pop	{r4, r5, r6, pc}
	...

08015fe0 <_strtod_l>:
 8015fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fe4:	461f      	mov	r7, r3
 8015fe6:	b0a1      	sub	sp, #132	; 0x84
 8015fe8:	2300      	movs	r3, #0
 8015fea:	4681      	mov	r9, r0
 8015fec:	4638      	mov	r0, r7
 8015fee:	460e      	mov	r6, r1
 8015ff0:	9217      	str	r2, [sp, #92]	; 0x5c
 8015ff2:	931c      	str	r3, [sp, #112]	; 0x70
 8015ff4:	f002 fa3e 	bl	8018474 <__localeconv_l>
 8015ff8:	4680      	mov	r8, r0
 8015ffa:	6800      	ldr	r0, [r0, #0]
 8015ffc:	f7f2 f820 	bl	8008040 <strlen>
 8016000:	f04f 0a00 	mov.w	sl, #0
 8016004:	4604      	mov	r4, r0
 8016006:	f04f 0b00 	mov.w	fp, #0
 801600a:	961b      	str	r6, [sp, #108]	; 0x6c
 801600c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801600e:	781a      	ldrb	r2, [r3, #0]
 8016010:	2a0d      	cmp	r2, #13
 8016012:	d832      	bhi.n	801607a <_strtod_l+0x9a>
 8016014:	2a09      	cmp	r2, #9
 8016016:	d236      	bcs.n	8016086 <_strtod_l+0xa6>
 8016018:	2a00      	cmp	r2, #0
 801601a:	d03e      	beq.n	801609a <_strtod_l+0xba>
 801601c:	2300      	movs	r3, #0
 801601e:	930d      	str	r3, [sp, #52]	; 0x34
 8016020:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8016022:	782b      	ldrb	r3, [r5, #0]
 8016024:	2b30      	cmp	r3, #48	; 0x30
 8016026:	f040 80ac 	bne.w	8016182 <_strtod_l+0x1a2>
 801602a:	786b      	ldrb	r3, [r5, #1]
 801602c:	2b58      	cmp	r3, #88	; 0x58
 801602e:	d001      	beq.n	8016034 <_strtod_l+0x54>
 8016030:	2b78      	cmp	r3, #120	; 0x78
 8016032:	d167      	bne.n	8016104 <_strtod_l+0x124>
 8016034:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016036:	9301      	str	r3, [sp, #4]
 8016038:	ab1c      	add	r3, sp, #112	; 0x70
 801603a:	9300      	str	r3, [sp, #0]
 801603c:	9702      	str	r7, [sp, #8]
 801603e:	ab1d      	add	r3, sp, #116	; 0x74
 8016040:	4a88      	ldr	r2, [pc, #544]	; (8016264 <_strtod_l+0x284>)
 8016042:	a91b      	add	r1, sp, #108	; 0x6c
 8016044:	4648      	mov	r0, r9
 8016046:	f001 ff1c 	bl	8017e82 <__gethex>
 801604a:	f010 0407 	ands.w	r4, r0, #7
 801604e:	4606      	mov	r6, r0
 8016050:	d005      	beq.n	801605e <_strtod_l+0x7e>
 8016052:	2c06      	cmp	r4, #6
 8016054:	d12b      	bne.n	80160ae <_strtod_l+0xce>
 8016056:	3501      	adds	r5, #1
 8016058:	2300      	movs	r3, #0
 801605a:	951b      	str	r5, [sp, #108]	; 0x6c
 801605c:	930d      	str	r3, [sp, #52]	; 0x34
 801605e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8016060:	2b00      	cmp	r3, #0
 8016062:	f040 859a 	bne.w	8016b9a <_strtod_l+0xbba>
 8016066:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016068:	b1e3      	cbz	r3, 80160a4 <_strtod_l+0xc4>
 801606a:	4652      	mov	r2, sl
 801606c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8016070:	ec43 2b10 	vmov	d0, r2, r3
 8016074:	b021      	add	sp, #132	; 0x84
 8016076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801607a:	2a2b      	cmp	r2, #43	; 0x2b
 801607c:	d015      	beq.n	80160aa <_strtod_l+0xca>
 801607e:	2a2d      	cmp	r2, #45	; 0x2d
 8016080:	d004      	beq.n	801608c <_strtod_l+0xac>
 8016082:	2a20      	cmp	r2, #32
 8016084:	d1ca      	bne.n	801601c <_strtod_l+0x3c>
 8016086:	3301      	adds	r3, #1
 8016088:	931b      	str	r3, [sp, #108]	; 0x6c
 801608a:	e7bf      	b.n	801600c <_strtod_l+0x2c>
 801608c:	2201      	movs	r2, #1
 801608e:	920d      	str	r2, [sp, #52]	; 0x34
 8016090:	1c5a      	adds	r2, r3, #1
 8016092:	921b      	str	r2, [sp, #108]	; 0x6c
 8016094:	785b      	ldrb	r3, [r3, #1]
 8016096:	2b00      	cmp	r3, #0
 8016098:	d1c2      	bne.n	8016020 <_strtod_l+0x40>
 801609a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801609c:	961b      	str	r6, [sp, #108]	; 0x6c
 801609e:	2b00      	cmp	r3, #0
 80160a0:	f040 8579 	bne.w	8016b96 <_strtod_l+0xbb6>
 80160a4:	4652      	mov	r2, sl
 80160a6:	465b      	mov	r3, fp
 80160a8:	e7e2      	b.n	8016070 <_strtod_l+0x90>
 80160aa:	2200      	movs	r2, #0
 80160ac:	e7ef      	b.n	801608e <_strtod_l+0xae>
 80160ae:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80160b0:	b13a      	cbz	r2, 80160c2 <_strtod_l+0xe2>
 80160b2:	2135      	movs	r1, #53	; 0x35
 80160b4:	a81e      	add	r0, sp, #120	; 0x78
 80160b6:	f002 fdf7 	bl	8018ca8 <__copybits>
 80160ba:	991c      	ldr	r1, [sp, #112]	; 0x70
 80160bc:	4648      	mov	r0, r9
 80160be:	f002 fa64 	bl	801858a <_Bfree>
 80160c2:	3c01      	subs	r4, #1
 80160c4:	2c04      	cmp	r4, #4
 80160c6:	d806      	bhi.n	80160d6 <_strtod_l+0xf6>
 80160c8:	e8df f004 	tbb	[pc, r4]
 80160cc:	1714030a 	.word	0x1714030a
 80160d0:	0a          	.byte	0x0a
 80160d1:	00          	.byte	0x00
 80160d2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80160d6:	0730      	lsls	r0, r6, #28
 80160d8:	d5c1      	bpl.n	801605e <_strtod_l+0x7e>
 80160da:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80160de:	e7be      	b.n	801605e <_strtod_l+0x7e>
 80160e0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80160e4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80160e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80160ea:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80160ee:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80160f2:	e7f0      	b.n	80160d6 <_strtod_l+0xf6>
 80160f4:	f8df b170 	ldr.w	fp, [pc, #368]	; 8016268 <_strtod_l+0x288>
 80160f8:	e7ed      	b.n	80160d6 <_strtod_l+0xf6>
 80160fa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80160fe:	f04f 3aff 	mov.w	sl, #4294967295
 8016102:	e7e8      	b.n	80160d6 <_strtod_l+0xf6>
 8016104:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016106:	1c5a      	adds	r2, r3, #1
 8016108:	921b      	str	r2, [sp, #108]	; 0x6c
 801610a:	785b      	ldrb	r3, [r3, #1]
 801610c:	2b30      	cmp	r3, #48	; 0x30
 801610e:	d0f9      	beq.n	8016104 <_strtod_l+0x124>
 8016110:	2b00      	cmp	r3, #0
 8016112:	d0a4      	beq.n	801605e <_strtod_l+0x7e>
 8016114:	2301      	movs	r3, #1
 8016116:	2500      	movs	r5, #0
 8016118:	9306      	str	r3, [sp, #24]
 801611a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801611c:	9308      	str	r3, [sp, #32]
 801611e:	9507      	str	r5, [sp, #28]
 8016120:	9505      	str	r5, [sp, #20]
 8016122:	220a      	movs	r2, #10
 8016124:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8016126:	7807      	ldrb	r7, [r0, #0]
 8016128:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 801612c:	b2d9      	uxtb	r1, r3
 801612e:	2909      	cmp	r1, #9
 8016130:	d929      	bls.n	8016186 <_strtod_l+0x1a6>
 8016132:	4622      	mov	r2, r4
 8016134:	f8d8 1000 	ldr.w	r1, [r8]
 8016138:	f002 ffc0 	bl	80190bc <strncmp>
 801613c:	2800      	cmp	r0, #0
 801613e:	d031      	beq.n	80161a4 <_strtod_l+0x1c4>
 8016140:	2000      	movs	r0, #0
 8016142:	9c05      	ldr	r4, [sp, #20]
 8016144:	9004      	str	r0, [sp, #16]
 8016146:	463b      	mov	r3, r7
 8016148:	4602      	mov	r2, r0
 801614a:	2b65      	cmp	r3, #101	; 0x65
 801614c:	d001      	beq.n	8016152 <_strtod_l+0x172>
 801614e:	2b45      	cmp	r3, #69	; 0x45
 8016150:	d114      	bne.n	801617c <_strtod_l+0x19c>
 8016152:	b924      	cbnz	r4, 801615e <_strtod_l+0x17e>
 8016154:	b910      	cbnz	r0, 801615c <_strtod_l+0x17c>
 8016156:	9b06      	ldr	r3, [sp, #24]
 8016158:	2b00      	cmp	r3, #0
 801615a:	d09e      	beq.n	801609a <_strtod_l+0xba>
 801615c:	2400      	movs	r4, #0
 801615e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8016160:	1c73      	adds	r3, r6, #1
 8016162:	931b      	str	r3, [sp, #108]	; 0x6c
 8016164:	7873      	ldrb	r3, [r6, #1]
 8016166:	2b2b      	cmp	r3, #43	; 0x2b
 8016168:	d078      	beq.n	801625c <_strtod_l+0x27c>
 801616a:	2b2d      	cmp	r3, #45	; 0x2d
 801616c:	d070      	beq.n	8016250 <_strtod_l+0x270>
 801616e:	f04f 0c00 	mov.w	ip, #0
 8016172:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8016176:	2f09      	cmp	r7, #9
 8016178:	d97c      	bls.n	8016274 <_strtod_l+0x294>
 801617a:	961b      	str	r6, [sp, #108]	; 0x6c
 801617c:	f04f 0e00 	mov.w	lr, #0
 8016180:	e09a      	b.n	80162b8 <_strtod_l+0x2d8>
 8016182:	2300      	movs	r3, #0
 8016184:	e7c7      	b.n	8016116 <_strtod_l+0x136>
 8016186:	9905      	ldr	r1, [sp, #20]
 8016188:	2908      	cmp	r1, #8
 801618a:	bfdd      	ittte	le
 801618c:	9907      	ldrle	r1, [sp, #28]
 801618e:	fb02 3301 	mlale	r3, r2, r1, r3
 8016192:	9307      	strle	r3, [sp, #28]
 8016194:	fb02 3505 	mlagt	r5, r2, r5, r3
 8016198:	9b05      	ldr	r3, [sp, #20]
 801619a:	3001      	adds	r0, #1
 801619c:	3301      	adds	r3, #1
 801619e:	9305      	str	r3, [sp, #20]
 80161a0:	901b      	str	r0, [sp, #108]	; 0x6c
 80161a2:	e7bf      	b.n	8016124 <_strtod_l+0x144>
 80161a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80161a6:	191a      	adds	r2, r3, r4
 80161a8:	921b      	str	r2, [sp, #108]	; 0x6c
 80161aa:	9a05      	ldr	r2, [sp, #20]
 80161ac:	5d1b      	ldrb	r3, [r3, r4]
 80161ae:	2a00      	cmp	r2, #0
 80161b0:	d037      	beq.n	8016222 <_strtod_l+0x242>
 80161b2:	9c05      	ldr	r4, [sp, #20]
 80161b4:	4602      	mov	r2, r0
 80161b6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80161ba:	2909      	cmp	r1, #9
 80161bc:	d913      	bls.n	80161e6 <_strtod_l+0x206>
 80161be:	2101      	movs	r1, #1
 80161c0:	9104      	str	r1, [sp, #16]
 80161c2:	e7c2      	b.n	801614a <_strtod_l+0x16a>
 80161c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80161c6:	1c5a      	adds	r2, r3, #1
 80161c8:	921b      	str	r2, [sp, #108]	; 0x6c
 80161ca:	785b      	ldrb	r3, [r3, #1]
 80161cc:	3001      	adds	r0, #1
 80161ce:	2b30      	cmp	r3, #48	; 0x30
 80161d0:	d0f8      	beq.n	80161c4 <_strtod_l+0x1e4>
 80161d2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80161d6:	2a08      	cmp	r2, #8
 80161d8:	f200 84e4 	bhi.w	8016ba4 <_strtod_l+0xbc4>
 80161dc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80161de:	9208      	str	r2, [sp, #32]
 80161e0:	4602      	mov	r2, r0
 80161e2:	2000      	movs	r0, #0
 80161e4:	4604      	mov	r4, r0
 80161e6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80161ea:	f100 0101 	add.w	r1, r0, #1
 80161ee:	d012      	beq.n	8016216 <_strtod_l+0x236>
 80161f0:	440a      	add	r2, r1
 80161f2:	eb00 0c04 	add.w	ip, r0, r4
 80161f6:	4621      	mov	r1, r4
 80161f8:	270a      	movs	r7, #10
 80161fa:	458c      	cmp	ip, r1
 80161fc:	d113      	bne.n	8016226 <_strtod_l+0x246>
 80161fe:	1821      	adds	r1, r4, r0
 8016200:	2908      	cmp	r1, #8
 8016202:	f104 0401 	add.w	r4, r4, #1
 8016206:	4404      	add	r4, r0
 8016208:	dc19      	bgt.n	801623e <_strtod_l+0x25e>
 801620a:	9b07      	ldr	r3, [sp, #28]
 801620c:	210a      	movs	r1, #10
 801620e:	fb01 e303 	mla	r3, r1, r3, lr
 8016212:	9307      	str	r3, [sp, #28]
 8016214:	2100      	movs	r1, #0
 8016216:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016218:	1c58      	adds	r0, r3, #1
 801621a:	901b      	str	r0, [sp, #108]	; 0x6c
 801621c:	785b      	ldrb	r3, [r3, #1]
 801621e:	4608      	mov	r0, r1
 8016220:	e7c9      	b.n	80161b6 <_strtod_l+0x1d6>
 8016222:	9805      	ldr	r0, [sp, #20]
 8016224:	e7d3      	b.n	80161ce <_strtod_l+0x1ee>
 8016226:	2908      	cmp	r1, #8
 8016228:	f101 0101 	add.w	r1, r1, #1
 801622c:	dc03      	bgt.n	8016236 <_strtod_l+0x256>
 801622e:	9b07      	ldr	r3, [sp, #28]
 8016230:	437b      	muls	r3, r7
 8016232:	9307      	str	r3, [sp, #28]
 8016234:	e7e1      	b.n	80161fa <_strtod_l+0x21a>
 8016236:	2910      	cmp	r1, #16
 8016238:	bfd8      	it	le
 801623a:	437d      	mulle	r5, r7
 801623c:	e7dd      	b.n	80161fa <_strtod_l+0x21a>
 801623e:	2c10      	cmp	r4, #16
 8016240:	bfdc      	itt	le
 8016242:	210a      	movle	r1, #10
 8016244:	fb01 e505 	mlale	r5, r1, r5, lr
 8016248:	e7e4      	b.n	8016214 <_strtod_l+0x234>
 801624a:	2301      	movs	r3, #1
 801624c:	9304      	str	r3, [sp, #16]
 801624e:	e781      	b.n	8016154 <_strtod_l+0x174>
 8016250:	f04f 0c01 	mov.w	ip, #1
 8016254:	1cb3      	adds	r3, r6, #2
 8016256:	931b      	str	r3, [sp, #108]	; 0x6c
 8016258:	78b3      	ldrb	r3, [r6, #2]
 801625a:	e78a      	b.n	8016172 <_strtod_l+0x192>
 801625c:	f04f 0c00 	mov.w	ip, #0
 8016260:	e7f8      	b.n	8016254 <_strtod_l+0x274>
 8016262:	bf00      	nop
 8016264:	0801962c 	.word	0x0801962c
 8016268:	7ff00000 	.word	0x7ff00000
 801626c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801626e:	1c5f      	adds	r7, r3, #1
 8016270:	971b      	str	r7, [sp, #108]	; 0x6c
 8016272:	785b      	ldrb	r3, [r3, #1]
 8016274:	2b30      	cmp	r3, #48	; 0x30
 8016276:	d0f9      	beq.n	801626c <_strtod_l+0x28c>
 8016278:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 801627c:	2f08      	cmp	r7, #8
 801627e:	f63f af7d 	bhi.w	801617c <_strtod_l+0x19c>
 8016282:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8016286:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016288:	930a      	str	r3, [sp, #40]	; 0x28
 801628a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801628c:	1c5f      	adds	r7, r3, #1
 801628e:	971b      	str	r7, [sp, #108]	; 0x6c
 8016290:	785b      	ldrb	r3, [r3, #1]
 8016292:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8016296:	f1b8 0f09 	cmp.w	r8, #9
 801629a:	d937      	bls.n	801630c <_strtod_l+0x32c>
 801629c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801629e:	1a7f      	subs	r7, r7, r1
 80162a0:	2f08      	cmp	r7, #8
 80162a2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80162a6:	dc37      	bgt.n	8016318 <_strtod_l+0x338>
 80162a8:	45be      	cmp	lr, r7
 80162aa:	bfa8      	it	ge
 80162ac:	46be      	movge	lr, r7
 80162ae:	f1bc 0f00 	cmp.w	ip, #0
 80162b2:	d001      	beq.n	80162b8 <_strtod_l+0x2d8>
 80162b4:	f1ce 0e00 	rsb	lr, lr, #0
 80162b8:	2c00      	cmp	r4, #0
 80162ba:	d151      	bne.n	8016360 <_strtod_l+0x380>
 80162bc:	2800      	cmp	r0, #0
 80162be:	f47f aece 	bne.w	801605e <_strtod_l+0x7e>
 80162c2:	9a06      	ldr	r2, [sp, #24]
 80162c4:	2a00      	cmp	r2, #0
 80162c6:	f47f aeca 	bne.w	801605e <_strtod_l+0x7e>
 80162ca:	9a04      	ldr	r2, [sp, #16]
 80162cc:	2a00      	cmp	r2, #0
 80162ce:	f47f aee4 	bne.w	801609a <_strtod_l+0xba>
 80162d2:	2b4e      	cmp	r3, #78	; 0x4e
 80162d4:	d027      	beq.n	8016326 <_strtod_l+0x346>
 80162d6:	dc21      	bgt.n	801631c <_strtod_l+0x33c>
 80162d8:	2b49      	cmp	r3, #73	; 0x49
 80162da:	f47f aede 	bne.w	801609a <_strtod_l+0xba>
 80162de:	49a0      	ldr	r1, [pc, #640]	; (8016560 <_strtod_l+0x580>)
 80162e0:	a81b      	add	r0, sp, #108	; 0x6c
 80162e2:	f002 f801 	bl	80182e8 <__match>
 80162e6:	2800      	cmp	r0, #0
 80162e8:	f43f aed7 	beq.w	801609a <_strtod_l+0xba>
 80162ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80162ee:	499d      	ldr	r1, [pc, #628]	; (8016564 <_strtod_l+0x584>)
 80162f0:	3b01      	subs	r3, #1
 80162f2:	a81b      	add	r0, sp, #108	; 0x6c
 80162f4:	931b      	str	r3, [sp, #108]	; 0x6c
 80162f6:	f001 fff7 	bl	80182e8 <__match>
 80162fa:	b910      	cbnz	r0, 8016302 <_strtod_l+0x322>
 80162fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80162fe:	3301      	adds	r3, #1
 8016300:	931b      	str	r3, [sp, #108]	; 0x6c
 8016302:	f8df b274 	ldr.w	fp, [pc, #628]	; 8016578 <_strtod_l+0x598>
 8016306:	f04f 0a00 	mov.w	sl, #0
 801630a:	e6a8      	b.n	801605e <_strtod_l+0x7e>
 801630c:	210a      	movs	r1, #10
 801630e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8016312:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8016316:	e7b8      	b.n	801628a <_strtod_l+0x2aa>
 8016318:	46be      	mov	lr, r7
 801631a:	e7c8      	b.n	80162ae <_strtod_l+0x2ce>
 801631c:	2b69      	cmp	r3, #105	; 0x69
 801631e:	d0de      	beq.n	80162de <_strtod_l+0x2fe>
 8016320:	2b6e      	cmp	r3, #110	; 0x6e
 8016322:	f47f aeba 	bne.w	801609a <_strtod_l+0xba>
 8016326:	4990      	ldr	r1, [pc, #576]	; (8016568 <_strtod_l+0x588>)
 8016328:	a81b      	add	r0, sp, #108	; 0x6c
 801632a:	f001 ffdd 	bl	80182e8 <__match>
 801632e:	2800      	cmp	r0, #0
 8016330:	f43f aeb3 	beq.w	801609a <_strtod_l+0xba>
 8016334:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016336:	781b      	ldrb	r3, [r3, #0]
 8016338:	2b28      	cmp	r3, #40	; 0x28
 801633a:	d10e      	bne.n	801635a <_strtod_l+0x37a>
 801633c:	aa1e      	add	r2, sp, #120	; 0x78
 801633e:	498b      	ldr	r1, [pc, #556]	; (801656c <_strtod_l+0x58c>)
 8016340:	a81b      	add	r0, sp, #108	; 0x6c
 8016342:	f001 ffe5 	bl	8018310 <__hexnan>
 8016346:	2805      	cmp	r0, #5
 8016348:	d107      	bne.n	801635a <_strtod_l+0x37a>
 801634a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801634c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8016350:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8016354:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8016358:	e681      	b.n	801605e <_strtod_l+0x7e>
 801635a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8016580 <_strtod_l+0x5a0>
 801635e:	e7d2      	b.n	8016306 <_strtod_l+0x326>
 8016360:	ebae 0302 	sub.w	r3, lr, r2
 8016364:	9306      	str	r3, [sp, #24]
 8016366:	9b05      	ldr	r3, [sp, #20]
 8016368:	9807      	ldr	r0, [sp, #28]
 801636a:	2b00      	cmp	r3, #0
 801636c:	bf08      	it	eq
 801636e:	4623      	moveq	r3, r4
 8016370:	2c10      	cmp	r4, #16
 8016372:	9305      	str	r3, [sp, #20]
 8016374:	46a0      	mov	r8, r4
 8016376:	bfa8      	it	ge
 8016378:	f04f 0810 	movge.w	r8, #16
 801637c:	f7f1 fffa 	bl	8008374 <__aeabi_ui2d>
 8016380:	2c09      	cmp	r4, #9
 8016382:	4682      	mov	sl, r0
 8016384:	468b      	mov	fp, r1
 8016386:	dc13      	bgt.n	80163b0 <_strtod_l+0x3d0>
 8016388:	9b06      	ldr	r3, [sp, #24]
 801638a:	2b00      	cmp	r3, #0
 801638c:	f43f ae67 	beq.w	801605e <_strtod_l+0x7e>
 8016390:	9b06      	ldr	r3, [sp, #24]
 8016392:	dd7a      	ble.n	801648a <_strtod_l+0x4aa>
 8016394:	2b16      	cmp	r3, #22
 8016396:	dc61      	bgt.n	801645c <_strtod_l+0x47c>
 8016398:	4a75      	ldr	r2, [pc, #468]	; (8016570 <_strtod_l+0x590>)
 801639a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 801639e:	e9de 0100 	ldrd	r0, r1, [lr]
 80163a2:	4652      	mov	r2, sl
 80163a4:	465b      	mov	r3, fp
 80163a6:	f7f2 f85f 	bl	8008468 <__aeabi_dmul>
 80163aa:	4682      	mov	sl, r0
 80163ac:	468b      	mov	fp, r1
 80163ae:	e656      	b.n	801605e <_strtod_l+0x7e>
 80163b0:	4b6f      	ldr	r3, [pc, #444]	; (8016570 <_strtod_l+0x590>)
 80163b2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80163b6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80163ba:	f7f2 f855 	bl	8008468 <__aeabi_dmul>
 80163be:	4606      	mov	r6, r0
 80163c0:	4628      	mov	r0, r5
 80163c2:	460f      	mov	r7, r1
 80163c4:	f7f1 ffd6 	bl	8008374 <__aeabi_ui2d>
 80163c8:	4602      	mov	r2, r0
 80163ca:	460b      	mov	r3, r1
 80163cc:	4630      	mov	r0, r6
 80163ce:	4639      	mov	r1, r7
 80163d0:	f7f1 fe94 	bl	80080fc <__adddf3>
 80163d4:	2c0f      	cmp	r4, #15
 80163d6:	4682      	mov	sl, r0
 80163d8:	468b      	mov	fp, r1
 80163da:	ddd5      	ble.n	8016388 <_strtod_l+0x3a8>
 80163dc:	9b06      	ldr	r3, [sp, #24]
 80163de:	eba4 0808 	sub.w	r8, r4, r8
 80163e2:	4498      	add	r8, r3
 80163e4:	f1b8 0f00 	cmp.w	r8, #0
 80163e8:	f340 8096 	ble.w	8016518 <_strtod_l+0x538>
 80163ec:	f018 030f 	ands.w	r3, r8, #15
 80163f0:	d00a      	beq.n	8016408 <_strtod_l+0x428>
 80163f2:	495f      	ldr	r1, [pc, #380]	; (8016570 <_strtod_l+0x590>)
 80163f4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80163f8:	4652      	mov	r2, sl
 80163fa:	465b      	mov	r3, fp
 80163fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016400:	f7f2 f832 	bl	8008468 <__aeabi_dmul>
 8016404:	4682      	mov	sl, r0
 8016406:	468b      	mov	fp, r1
 8016408:	f038 080f 	bics.w	r8, r8, #15
 801640c:	d073      	beq.n	80164f6 <_strtod_l+0x516>
 801640e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8016412:	dd47      	ble.n	80164a4 <_strtod_l+0x4c4>
 8016414:	2400      	movs	r4, #0
 8016416:	46a0      	mov	r8, r4
 8016418:	9407      	str	r4, [sp, #28]
 801641a:	9405      	str	r4, [sp, #20]
 801641c:	2322      	movs	r3, #34	; 0x22
 801641e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8016578 <_strtod_l+0x598>
 8016422:	f8c9 3000 	str.w	r3, [r9]
 8016426:	f04f 0a00 	mov.w	sl, #0
 801642a:	9b07      	ldr	r3, [sp, #28]
 801642c:	2b00      	cmp	r3, #0
 801642e:	f43f ae16 	beq.w	801605e <_strtod_l+0x7e>
 8016432:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016434:	4648      	mov	r0, r9
 8016436:	f002 f8a8 	bl	801858a <_Bfree>
 801643a:	9905      	ldr	r1, [sp, #20]
 801643c:	4648      	mov	r0, r9
 801643e:	f002 f8a4 	bl	801858a <_Bfree>
 8016442:	4641      	mov	r1, r8
 8016444:	4648      	mov	r0, r9
 8016446:	f002 f8a0 	bl	801858a <_Bfree>
 801644a:	9907      	ldr	r1, [sp, #28]
 801644c:	4648      	mov	r0, r9
 801644e:	f002 f89c 	bl	801858a <_Bfree>
 8016452:	4621      	mov	r1, r4
 8016454:	4648      	mov	r0, r9
 8016456:	f002 f898 	bl	801858a <_Bfree>
 801645a:	e600      	b.n	801605e <_strtod_l+0x7e>
 801645c:	9a06      	ldr	r2, [sp, #24]
 801645e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8016462:	4293      	cmp	r3, r2
 8016464:	dbba      	blt.n	80163dc <_strtod_l+0x3fc>
 8016466:	4d42      	ldr	r5, [pc, #264]	; (8016570 <_strtod_l+0x590>)
 8016468:	f1c4 040f 	rsb	r4, r4, #15
 801646c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8016470:	4652      	mov	r2, sl
 8016472:	465b      	mov	r3, fp
 8016474:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016478:	f7f1 fff6 	bl	8008468 <__aeabi_dmul>
 801647c:	9b06      	ldr	r3, [sp, #24]
 801647e:	1b1c      	subs	r4, r3, r4
 8016480:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8016484:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016488:	e78d      	b.n	80163a6 <_strtod_l+0x3c6>
 801648a:	f113 0f16 	cmn.w	r3, #22
 801648e:	dba5      	blt.n	80163dc <_strtod_l+0x3fc>
 8016490:	4a37      	ldr	r2, [pc, #220]	; (8016570 <_strtod_l+0x590>)
 8016492:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8016496:	e9d2 2300 	ldrd	r2, r3, [r2]
 801649a:	4650      	mov	r0, sl
 801649c:	4659      	mov	r1, fp
 801649e:	f7f2 f90d 	bl	80086bc <__aeabi_ddiv>
 80164a2:	e782      	b.n	80163aa <_strtod_l+0x3ca>
 80164a4:	2300      	movs	r3, #0
 80164a6:	4e33      	ldr	r6, [pc, #204]	; (8016574 <_strtod_l+0x594>)
 80164a8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80164ac:	4650      	mov	r0, sl
 80164ae:	4659      	mov	r1, fp
 80164b0:	461d      	mov	r5, r3
 80164b2:	f1b8 0f01 	cmp.w	r8, #1
 80164b6:	dc21      	bgt.n	80164fc <_strtod_l+0x51c>
 80164b8:	b10b      	cbz	r3, 80164be <_strtod_l+0x4de>
 80164ba:	4682      	mov	sl, r0
 80164bc:	468b      	mov	fp, r1
 80164be:	4b2d      	ldr	r3, [pc, #180]	; (8016574 <_strtod_l+0x594>)
 80164c0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80164c4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80164c8:	4652      	mov	r2, sl
 80164ca:	465b      	mov	r3, fp
 80164cc:	e9d5 0100 	ldrd	r0, r1, [r5]
 80164d0:	f7f1 ffca 	bl	8008468 <__aeabi_dmul>
 80164d4:	4b28      	ldr	r3, [pc, #160]	; (8016578 <_strtod_l+0x598>)
 80164d6:	460a      	mov	r2, r1
 80164d8:	400b      	ands	r3, r1
 80164da:	4928      	ldr	r1, [pc, #160]	; (801657c <_strtod_l+0x59c>)
 80164dc:	428b      	cmp	r3, r1
 80164de:	4682      	mov	sl, r0
 80164e0:	d898      	bhi.n	8016414 <_strtod_l+0x434>
 80164e2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80164e6:	428b      	cmp	r3, r1
 80164e8:	bf86      	itte	hi
 80164ea:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8016584 <_strtod_l+0x5a4>
 80164ee:	f04f 3aff 	movhi.w	sl, #4294967295
 80164f2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80164f6:	2300      	movs	r3, #0
 80164f8:	9304      	str	r3, [sp, #16]
 80164fa:	e077      	b.n	80165ec <_strtod_l+0x60c>
 80164fc:	f018 0f01 	tst.w	r8, #1
 8016500:	d006      	beq.n	8016510 <_strtod_l+0x530>
 8016502:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8016506:	e9d3 2300 	ldrd	r2, r3, [r3]
 801650a:	f7f1 ffad 	bl	8008468 <__aeabi_dmul>
 801650e:	2301      	movs	r3, #1
 8016510:	3501      	adds	r5, #1
 8016512:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016516:	e7cc      	b.n	80164b2 <_strtod_l+0x4d2>
 8016518:	d0ed      	beq.n	80164f6 <_strtod_l+0x516>
 801651a:	f1c8 0800 	rsb	r8, r8, #0
 801651e:	f018 020f 	ands.w	r2, r8, #15
 8016522:	d00a      	beq.n	801653a <_strtod_l+0x55a>
 8016524:	4b12      	ldr	r3, [pc, #72]	; (8016570 <_strtod_l+0x590>)
 8016526:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801652a:	4650      	mov	r0, sl
 801652c:	4659      	mov	r1, fp
 801652e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016532:	f7f2 f8c3 	bl	80086bc <__aeabi_ddiv>
 8016536:	4682      	mov	sl, r0
 8016538:	468b      	mov	fp, r1
 801653a:	ea5f 1828 	movs.w	r8, r8, asr #4
 801653e:	d0da      	beq.n	80164f6 <_strtod_l+0x516>
 8016540:	f1b8 0f1f 	cmp.w	r8, #31
 8016544:	dd20      	ble.n	8016588 <_strtod_l+0x5a8>
 8016546:	2400      	movs	r4, #0
 8016548:	46a0      	mov	r8, r4
 801654a:	9407      	str	r4, [sp, #28]
 801654c:	9405      	str	r4, [sp, #20]
 801654e:	2322      	movs	r3, #34	; 0x22
 8016550:	f04f 0a00 	mov.w	sl, #0
 8016554:	f04f 0b00 	mov.w	fp, #0
 8016558:	f8c9 3000 	str.w	r3, [r9]
 801655c:	e765      	b.n	801642a <_strtod_l+0x44a>
 801655e:	bf00      	nop
 8016560:	080195de 	.word	0x080195de
 8016564:	08019683 	.word	0x08019683
 8016568:	080195e6 	.word	0x080195e6
 801656c:	08019640 	.word	0x08019640
 8016570:	080196c0 	.word	0x080196c0
 8016574:	08019698 	.word	0x08019698
 8016578:	7ff00000 	.word	0x7ff00000
 801657c:	7ca00000 	.word	0x7ca00000
 8016580:	fff80000 	.word	0xfff80000
 8016584:	7fefffff 	.word	0x7fefffff
 8016588:	f018 0310 	ands.w	r3, r8, #16
 801658c:	bf18      	it	ne
 801658e:	236a      	movne	r3, #106	; 0x6a
 8016590:	4da0      	ldr	r5, [pc, #640]	; (8016814 <_strtod_l+0x834>)
 8016592:	9304      	str	r3, [sp, #16]
 8016594:	4650      	mov	r0, sl
 8016596:	4659      	mov	r1, fp
 8016598:	2300      	movs	r3, #0
 801659a:	f1b8 0f00 	cmp.w	r8, #0
 801659e:	f300 810a 	bgt.w	80167b6 <_strtod_l+0x7d6>
 80165a2:	b10b      	cbz	r3, 80165a8 <_strtod_l+0x5c8>
 80165a4:	4682      	mov	sl, r0
 80165a6:	468b      	mov	fp, r1
 80165a8:	9b04      	ldr	r3, [sp, #16]
 80165aa:	b1bb      	cbz	r3, 80165dc <_strtod_l+0x5fc>
 80165ac:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80165b0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	4659      	mov	r1, fp
 80165b8:	dd10      	ble.n	80165dc <_strtod_l+0x5fc>
 80165ba:	2b1f      	cmp	r3, #31
 80165bc:	f340 8107 	ble.w	80167ce <_strtod_l+0x7ee>
 80165c0:	2b34      	cmp	r3, #52	; 0x34
 80165c2:	bfde      	ittt	le
 80165c4:	3b20      	suble	r3, #32
 80165c6:	f04f 32ff 	movle.w	r2, #4294967295
 80165ca:	fa02 f303 	lslle.w	r3, r2, r3
 80165ce:	f04f 0a00 	mov.w	sl, #0
 80165d2:	bfcc      	ite	gt
 80165d4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80165d8:	ea03 0b01 	andle.w	fp, r3, r1
 80165dc:	2200      	movs	r2, #0
 80165de:	2300      	movs	r3, #0
 80165e0:	4650      	mov	r0, sl
 80165e2:	4659      	mov	r1, fp
 80165e4:	f7f2 f9a8 	bl	8008938 <__aeabi_dcmpeq>
 80165e8:	2800      	cmp	r0, #0
 80165ea:	d1ac      	bne.n	8016546 <_strtod_l+0x566>
 80165ec:	9b07      	ldr	r3, [sp, #28]
 80165ee:	9300      	str	r3, [sp, #0]
 80165f0:	9a05      	ldr	r2, [sp, #20]
 80165f2:	9908      	ldr	r1, [sp, #32]
 80165f4:	4623      	mov	r3, r4
 80165f6:	4648      	mov	r0, r9
 80165f8:	f002 f819 	bl	801862e <__s2b>
 80165fc:	9007      	str	r0, [sp, #28]
 80165fe:	2800      	cmp	r0, #0
 8016600:	f43f af08 	beq.w	8016414 <_strtod_l+0x434>
 8016604:	9a06      	ldr	r2, [sp, #24]
 8016606:	9b06      	ldr	r3, [sp, #24]
 8016608:	2a00      	cmp	r2, #0
 801660a:	f1c3 0300 	rsb	r3, r3, #0
 801660e:	bfa8      	it	ge
 8016610:	2300      	movge	r3, #0
 8016612:	930e      	str	r3, [sp, #56]	; 0x38
 8016614:	2400      	movs	r4, #0
 8016616:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801661a:	9316      	str	r3, [sp, #88]	; 0x58
 801661c:	46a0      	mov	r8, r4
 801661e:	9b07      	ldr	r3, [sp, #28]
 8016620:	4648      	mov	r0, r9
 8016622:	6859      	ldr	r1, [r3, #4]
 8016624:	f001 ff7d 	bl	8018522 <_Balloc>
 8016628:	9005      	str	r0, [sp, #20]
 801662a:	2800      	cmp	r0, #0
 801662c:	f43f aef6 	beq.w	801641c <_strtod_l+0x43c>
 8016630:	9b07      	ldr	r3, [sp, #28]
 8016632:	691a      	ldr	r2, [r3, #16]
 8016634:	3202      	adds	r2, #2
 8016636:	f103 010c 	add.w	r1, r3, #12
 801663a:	0092      	lsls	r2, r2, #2
 801663c:	300c      	adds	r0, #12
 801663e:	f7fd fdab 	bl	8014198 <memcpy>
 8016642:	aa1e      	add	r2, sp, #120	; 0x78
 8016644:	a91d      	add	r1, sp, #116	; 0x74
 8016646:	ec4b ab10 	vmov	d0, sl, fp
 801664a:	4648      	mov	r0, r9
 801664c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8016650:	f002 faa8 	bl	8018ba4 <__d2b>
 8016654:	901c      	str	r0, [sp, #112]	; 0x70
 8016656:	2800      	cmp	r0, #0
 8016658:	f43f aee0 	beq.w	801641c <_strtod_l+0x43c>
 801665c:	2101      	movs	r1, #1
 801665e:	4648      	mov	r0, r9
 8016660:	f002 f871 	bl	8018746 <__i2b>
 8016664:	4680      	mov	r8, r0
 8016666:	2800      	cmp	r0, #0
 8016668:	f43f aed8 	beq.w	801641c <_strtod_l+0x43c>
 801666c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801666e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016670:	2e00      	cmp	r6, #0
 8016672:	bfab      	itete	ge
 8016674:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8016676:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8016678:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 801667a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 801667c:	bfac      	ite	ge
 801667e:	18f7      	addge	r7, r6, r3
 8016680:	1b9d      	sublt	r5, r3, r6
 8016682:	9b04      	ldr	r3, [sp, #16]
 8016684:	1af6      	subs	r6, r6, r3
 8016686:	4416      	add	r6, r2
 8016688:	4b63      	ldr	r3, [pc, #396]	; (8016818 <_strtod_l+0x838>)
 801668a:	3e01      	subs	r6, #1
 801668c:	429e      	cmp	r6, r3
 801668e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8016692:	f280 80af 	bge.w	80167f4 <_strtod_l+0x814>
 8016696:	1b9b      	subs	r3, r3, r6
 8016698:	2b1f      	cmp	r3, #31
 801669a:	eba2 0203 	sub.w	r2, r2, r3
 801669e:	f04f 0101 	mov.w	r1, #1
 80166a2:	f300 809b 	bgt.w	80167dc <_strtod_l+0x7fc>
 80166a6:	fa01 f303 	lsl.w	r3, r1, r3
 80166aa:	930f      	str	r3, [sp, #60]	; 0x3c
 80166ac:	2300      	movs	r3, #0
 80166ae:	930a      	str	r3, [sp, #40]	; 0x28
 80166b0:	18be      	adds	r6, r7, r2
 80166b2:	9b04      	ldr	r3, [sp, #16]
 80166b4:	42b7      	cmp	r7, r6
 80166b6:	4415      	add	r5, r2
 80166b8:	441d      	add	r5, r3
 80166ba:	463b      	mov	r3, r7
 80166bc:	bfa8      	it	ge
 80166be:	4633      	movge	r3, r6
 80166c0:	42ab      	cmp	r3, r5
 80166c2:	bfa8      	it	ge
 80166c4:	462b      	movge	r3, r5
 80166c6:	2b00      	cmp	r3, #0
 80166c8:	bfc2      	ittt	gt
 80166ca:	1af6      	subgt	r6, r6, r3
 80166cc:	1aed      	subgt	r5, r5, r3
 80166ce:	1aff      	subgt	r7, r7, r3
 80166d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80166d2:	b1bb      	cbz	r3, 8016704 <_strtod_l+0x724>
 80166d4:	4641      	mov	r1, r8
 80166d6:	461a      	mov	r2, r3
 80166d8:	4648      	mov	r0, r9
 80166da:	f002 f8d3 	bl	8018884 <__pow5mult>
 80166de:	4680      	mov	r8, r0
 80166e0:	2800      	cmp	r0, #0
 80166e2:	f43f ae9b 	beq.w	801641c <_strtod_l+0x43c>
 80166e6:	4601      	mov	r1, r0
 80166e8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80166ea:	4648      	mov	r0, r9
 80166ec:	f002 f834 	bl	8018758 <__multiply>
 80166f0:	900c      	str	r0, [sp, #48]	; 0x30
 80166f2:	2800      	cmp	r0, #0
 80166f4:	f43f ae92 	beq.w	801641c <_strtod_l+0x43c>
 80166f8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80166fa:	4648      	mov	r0, r9
 80166fc:	f001 ff45 	bl	801858a <_Bfree>
 8016700:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016702:	931c      	str	r3, [sp, #112]	; 0x70
 8016704:	2e00      	cmp	r6, #0
 8016706:	dc7a      	bgt.n	80167fe <_strtod_l+0x81e>
 8016708:	9b06      	ldr	r3, [sp, #24]
 801670a:	2b00      	cmp	r3, #0
 801670c:	dd08      	ble.n	8016720 <_strtod_l+0x740>
 801670e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8016710:	9905      	ldr	r1, [sp, #20]
 8016712:	4648      	mov	r0, r9
 8016714:	f002 f8b6 	bl	8018884 <__pow5mult>
 8016718:	9005      	str	r0, [sp, #20]
 801671a:	2800      	cmp	r0, #0
 801671c:	f43f ae7e 	beq.w	801641c <_strtod_l+0x43c>
 8016720:	2d00      	cmp	r5, #0
 8016722:	dd08      	ble.n	8016736 <_strtod_l+0x756>
 8016724:	462a      	mov	r2, r5
 8016726:	9905      	ldr	r1, [sp, #20]
 8016728:	4648      	mov	r0, r9
 801672a:	f002 f8f9 	bl	8018920 <__lshift>
 801672e:	9005      	str	r0, [sp, #20]
 8016730:	2800      	cmp	r0, #0
 8016732:	f43f ae73 	beq.w	801641c <_strtod_l+0x43c>
 8016736:	2f00      	cmp	r7, #0
 8016738:	dd08      	ble.n	801674c <_strtod_l+0x76c>
 801673a:	4641      	mov	r1, r8
 801673c:	463a      	mov	r2, r7
 801673e:	4648      	mov	r0, r9
 8016740:	f002 f8ee 	bl	8018920 <__lshift>
 8016744:	4680      	mov	r8, r0
 8016746:	2800      	cmp	r0, #0
 8016748:	f43f ae68 	beq.w	801641c <_strtod_l+0x43c>
 801674c:	9a05      	ldr	r2, [sp, #20]
 801674e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016750:	4648      	mov	r0, r9
 8016752:	f002 f953 	bl	80189fc <__mdiff>
 8016756:	4604      	mov	r4, r0
 8016758:	2800      	cmp	r0, #0
 801675a:	f43f ae5f 	beq.w	801641c <_strtod_l+0x43c>
 801675e:	68c3      	ldr	r3, [r0, #12]
 8016760:	930c      	str	r3, [sp, #48]	; 0x30
 8016762:	2300      	movs	r3, #0
 8016764:	60c3      	str	r3, [r0, #12]
 8016766:	4641      	mov	r1, r8
 8016768:	f002 f92e 	bl	80189c8 <__mcmp>
 801676c:	2800      	cmp	r0, #0
 801676e:	da55      	bge.n	801681c <_strtod_l+0x83c>
 8016770:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016772:	b9e3      	cbnz	r3, 80167ae <_strtod_l+0x7ce>
 8016774:	f1ba 0f00 	cmp.w	sl, #0
 8016778:	d119      	bne.n	80167ae <_strtod_l+0x7ce>
 801677a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801677e:	b9b3      	cbnz	r3, 80167ae <_strtod_l+0x7ce>
 8016780:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016784:	0d1b      	lsrs	r3, r3, #20
 8016786:	051b      	lsls	r3, r3, #20
 8016788:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801678c:	d90f      	bls.n	80167ae <_strtod_l+0x7ce>
 801678e:	6963      	ldr	r3, [r4, #20]
 8016790:	b913      	cbnz	r3, 8016798 <_strtod_l+0x7b8>
 8016792:	6923      	ldr	r3, [r4, #16]
 8016794:	2b01      	cmp	r3, #1
 8016796:	dd0a      	ble.n	80167ae <_strtod_l+0x7ce>
 8016798:	4621      	mov	r1, r4
 801679a:	2201      	movs	r2, #1
 801679c:	4648      	mov	r0, r9
 801679e:	f002 f8bf 	bl	8018920 <__lshift>
 80167a2:	4641      	mov	r1, r8
 80167a4:	4604      	mov	r4, r0
 80167a6:	f002 f90f 	bl	80189c8 <__mcmp>
 80167aa:	2800      	cmp	r0, #0
 80167ac:	dc67      	bgt.n	801687e <_strtod_l+0x89e>
 80167ae:	9b04      	ldr	r3, [sp, #16]
 80167b0:	2b00      	cmp	r3, #0
 80167b2:	d171      	bne.n	8016898 <_strtod_l+0x8b8>
 80167b4:	e63d      	b.n	8016432 <_strtod_l+0x452>
 80167b6:	f018 0f01 	tst.w	r8, #1
 80167ba:	d004      	beq.n	80167c6 <_strtod_l+0x7e6>
 80167bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80167c0:	f7f1 fe52 	bl	8008468 <__aeabi_dmul>
 80167c4:	2301      	movs	r3, #1
 80167c6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80167ca:	3508      	adds	r5, #8
 80167cc:	e6e5      	b.n	801659a <_strtod_l+0x5ba>
 80167ce:	f04f 32ff 	mov.w	r2, #4294967295
 80167d2:	fa02 f303 	lsl.w	r3, r2, r3
 80167d6:	ea03 0a0a 	and.w	sl, r3, sl
 80167da:	e6ff      	b.n	80165dc <_strtod_l+0x5fc>
 80167dc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80167e0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80167e4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80167e8:	36e2      	adds	r6, #226	; 0xe2
 80167ea:	fa01 f306 	lsl.w	r3, r1, r6
 80167ee:	930a      	str	r3, [sp, #40]	; 0x28
 80167f0:	910f      	str	r1, [sp, #60]	; 0x3c
 80167f2:	e75d      	b.n	80166b0 <_strtod_l+0x6d0>
 80167f4:	2300      	movs	r3, #0
 80167f6:	930a      	str	r3, [sp, #40]	; 0x28
 80167f8:	2301      	movs	r3, #1
 80167fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80167fc:	e758      	b.n	80166b0 <_strtod_l+0x6d0>
 80167fe:	4632      	mov	r2, r6
 8016800:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016802:	4648      	mov	r0, r9
 8016804:	f002 f88c 	bl	8018920 <__lshift>
 8016808:	901c      	str	r0, [sp, #112]	; 0x70
 801680a:	2800      	cmp	r0, #0
 801680c:	f47f af7c 	bne.w	8016708 <_strtod_l+0x728>
 8016810:	e604      	b.n	801641c <_strtod_l+0x43c>
 8016812:	bf00      	nop
 8016814:	08019658 	.word	0x08019658
 8016818:	fffffc02 	.word	0xfffffc02
 801681c:	465d      	mov	r5, fp
 801681e:	f040 8086 	bne.w	801692e <_strtod_l+0x94e>
 8016822:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016824:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016828:	b32a      	cbz	r2, 8016876 <_strtod_l+0x896>
 801682a:	4aaf      	ldr	r2, [pc, #700]	; (8016ae8 <_strtod_l+0xb08>)
 801682c:	4293      	cmp	r3, r2
 801682e:	d153      	bne.n	80168d8 <_strtod_l+0x8f8>
 8016830:	9b04      	ldr	r3, [sp, #16]
 8016832:	4650      	mov	r0, sl
 8016834:	b1d3      	cbz	r3, 801686c <_strtod_l+0x88c>
 8016836:	4aad      	ldr	r2, [pc, #692]	; (8016aec <_strtod_l+0xb0c>)
 8016838:	402a      	ands	r2, r5
 801683a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801683e:	f04f 31ff 	mov.w	r1, #4294967295
 8016842:	d816      	bhi.n	8016872 <_strtod_l+0x892>
 8016844:	0d12      	lsrs	r2, r2, #20
 8016846:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801684a:	fa01 f303 	lsl.w	r3, r1, r3
 801684e:	4298      	cmp	r0, r3
 8016850:	d142      	bne.n	80168d8 <_strtod_l+0x8f8>
 8016852:	4ba7      	ldr	r3, [pc, #668]	; (8016af0 <_strtod_l+0xb10>)
 8016854:	429d      	cmp	r5, r3
 8016856:	d102      	bne.n	801685e <_strtod_l+0x87e>
 8016858:	3001      	adds	r0, #1
 801685a:	f43f addf 	beq.w	801641c <_strtod_l+0x43c>
 801685e:	4ba3      	ldr	r3, [pc, #652]	; (8016aec <_strtod_l+0xb0c>)
 8016860:	402b      	ands	r3, r5
 8016862:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8016866:	f04f 0a00 	mov.w	sl, #0
 801686a:	e7a0      	b.n	80167ae <_strtod_l+0x7ce>
 801686c:	f04f 33ff 	mov.w	r3, #4294967295
 8016870:	e7ed      	b.n	801684e <_strtod_l+0x86e>
 8016872:	460b      	mov	r3, r1
 8016874:	e7eb      	b.n	801684e <_strtod_l+0x86e>
 8016876:	bb7b      	cbnz	r3, 80168d8 <_strtod_l+0x8f8>
 8016878:	f1ba 0f00 	cmp.w	sl, #0
 801687c:	d12c      	bne.n	80168d8 <_strtod_l+0x8f8>
 801687e:	9904      	ldr	r1, [sp, #16]
 8016880:	4a9a      	ldr	r2, [pc, #616]	; (8016aec <_strtod_l+0xb0c>)
 8016882:	465b      	mov	r3, fp
 8016884:	b1f1      	cbz	r1, 80168c4 <_strtod_l+0x8e4>
 8016886:	ea02 010b 	and.w	r1, r2, fp
 801688a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801688e:	dc19      	bgt.n	80168c4 <_strtod_l+0x8e4>
 8016890:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016894:	f77f ae5b 	ble.w	801654e <_strtod_l+0x56e>
 8016898:	4a96      	ldr	r2, [pc, #600]	; (8016af4 <_strtod_l+0xb14>)
 801689a:	2300      	movs	r3, #0
 801689c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80168a0:	4650      	mov	r0, sl
 80168a2:	4659      	mov	r1, fp
 80168a4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80168a8:	f7f1 fdde 	bl	8008468 <__aeabi_dmul>
 80168ac:	4682      	mov	sl, r0
 80168ae:	468b      	mov	fp, r1
 80168b0:	2900      	cmp	r1, #0
 80168b2:	f47f adbe 	bne.w	8016432 <_strtod_l+0x452>
 80168b6:	2800      	cmp	r0, #0
 80168b8:	f47f adbb 	bne.w	8016432 <_strtod_l+0x452>
 80168bc:	2322      	movs	r3, #34	; 0x22
 80168be:	f8c9 3000 	str.w	r3, [r9]
 80168c2:	e5b6      	b.n	8016432 <_strtod_l+0x452>
 80168c4:	4013      	ands	r3, r2
 80168c6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80168ca:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80168ce:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80168d2:	f04f 3aff 	mov.w	sl, #4294967295
 80168d6:	e76a      	b.n	80167ae <_strtod_l+0x7ce>
 80168d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80168da:	b193      	cbz	r3, 8016902 <_strtod_l+0x922>
 80168dc:	422b      	tst	r3, r5
 80168de:	f43f af66 	beq.w	80167ae <_strtod_l+0x7ce>
 80168e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80168e4:	9a04      	ldr	r2, [sp, #16]
 80168e6:	4650      	mov	r0, sl
 80168e8:	4659      	mov	r1, fp
 80168ea:	b173      	cbz	r3, 801690a <_strtod_l+0x92a>
 80168ec:	f7ff fb5b 	bl	8015fa6 <sulp>
 80168f0:	4602      	mov	r2, r0
 80168f2:	460b      	mov	r3, r1
 80168f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80168f8:	f7f1 fc00 	bl	80080fc <__adddf3>
 80168fc:	4682      	mov	sl, r0
 80168fe:	468b      	mov	fp, r1
 8016900:	e755      	b.n	80167ae <_strtod_l+0x7ce>
 8016902:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016904:	ea13 0f0a 	tst.w	r3, sl
 8016908:	e7e9      	b.n	80168de <_strtod_l+0x8fe>
 801690a:	f7ff fb4c 	bl	8015fa6 <sulp>
 801690e:	4602      	mov	r2, r0
 8016910:	460b      	mov	r3, r1
 8016912:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016916:	f7f1 fbef 	bl	80080f8 <__aeabi_dsub>
 801691a:	2200      	movs	r2, #0
 801691c:	2300      	movs	r3, #0
 801691e:	4682      	mov	sl, r0
 8016920:	468b      	mov	fp, r1
 8016922:	f7f2 f809 	bl	8008938 <__aeabi_dcmpeq>
 8016926:	2800      	cmp	r0, #0
 8016928:	f47f ae11 	bne.w	801654e <_strtod_l+0x56e>
 801692c:	e73f      	b.n	80167ae <_strtod_l+0x7ce>
 801692e:	4641      	mov	r1, r8
 8016930:	4620      	mov	r0, r4
 8016932:	f002 f986 	bl	8018c42 <__ratio>
 8016936:	ec57 6b10 	vmov	r6, r7, d0
 801693a:	2200      	movs	r2, #0
 801693c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016940:	ee10 0a10 	vmov	r0, s0
 8016944:	4639      	mov	r1, r7
 8016946:	f7f2 f80b 	bl	8008960 <__aeabi_dcmple>
 801694a:	2800      	cmp	r0, #0
 801694c:	d077      	beq.n	8016a3e <_strtod_l+0xa5e>
 801694e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016950:	2b00      	cmp	r3, #0
 8016952:	d04a      	beq.n	80169ea <_strtod_l+0xa0a>
 8016954:	4b68      	ldr	r3, [pc, #416]	; (8016af8 <_strtod_l+0xb18>)
 8016956:	2200      	movs	r2, #0
 8016958:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801695c:	4f66      	ldr	r7, [pc, #408]	; (8016af8 <_strtod_l+0xb18>)
 801695e:	2600      	movs	r6, #0
 8016960:	4b62      	ldr	r3, [pc, #392]	; (8016aec <_strtod_l+0xb0c>)
 8016962:	402b      	ands	r3, r5
 8016964:	930f      	str	r3, [sp, #60]	; 0x3c
 8016966:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016968:	4b64      	ldr	r3, [pc, #400]	; (8016afc <_strtod_l+0xb1c>)
 801696a:	429a      	cmp	r2, r3
 801696c:	f040 80ce 	bne.w	8016b0c <_strtod_l+0xb2c>
 8016970:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016974:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016978:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 801697c:	ec4b ab10 	vmov	d0, sl, fp
 8016980:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8016984:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016988:	f002 f896 	bl	8018ab8 <__ulp>
 801698c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016990:	ec53 2b10 	vmov	r2, r3, d0
 8016994:	f7f1 fd68 	bl	8008468 <__aeabi_dmul>
 8016998:	4652      	mov	r2, sl
 801699a:	465b      	mov	r3, fp
 801699c:	f7f1 fbae 	bl	80080fc <__adddf3>
 80169a0:	460b      	mov	r3, r1
 80169a2:	4952      	ldr	r1, [pc, #328]	; (8016aec <_strtod_l+0xb0c>)
 80169a4:	4a56      	ldr	r2, [pc, #344]	; (8016b00 <_strtod_l+0xb20>)
 80169a6:	4019      	ands	r1, r3
 80169a8:	4291      	cmp	r1, r2
 80169aa:	4682      	mov	sl, r0
 80169ac:	d95b      	bls.n	8016a66 <_strtod_l+0xa86>
 80169ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80169b0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80169b4:	4293      	cmp	r3, r2
 80169b6:	d103      	bne.n	80169c0 <_strtod_l+0x9e0>
 80169b8:	9b08      	ldr	r3, [sp, #32]
 80169ba:	3301      	adds	r3, #1
 80169bc:	f43f ad2e 	beq.w	801641c <_strtod_l+0x43c>
 80169c0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8016af0 <_strtod_l+0xb10>
 80169c4:	f04f 3aff 	mov.w	sl, #4294967295
 80169c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80169ca:	4648      	mov	r0, r9
 80169cc:	f001 fddd 	bl	801858a <_Bfree>
 80169d0:	9905      	ldr	r1, [sp, #20]
 80169d2:	4648      	mov	r0, r9
 80169d4:	f001 fdd9 	bl	801858a <_Bfree>
 80169d8:	4641      	mov	r1, r8
 80169da:	4648      	mov	r0, r9
 80169dc:	f001 fdd5 	bl	801858a <_Bfree>
 80169e0:	4621      	mov	r1, r4
 80169e2:	4648      	mov	r0, r9
 80169e4:	f001 fdd1 	bl	801858a <_Bfree>
 80169e8:	e619      	b.n	801661e <_strtod_l+0x63e>
 80169ea:	f1ba 0f00 	cmp.w	sl, #0
 80169ee:	d11a      	bne.n	8016a26 <_strtod_l+0xa46>
 80169f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80169f4:	b9eb      	cbnz	r3, 8016a32 <_strtod_l+0xa52>
 80169f6:	2200      	movs	r2, #0
 80169f8:	4b3f      	ldr	r3, [pc, #252]	; (8016af8 <_strtod_l+0xb18>)
 80169fa:	4630      	mov	r0, r6
 80169fc:	4639      	mov	r1, r7
 80169fe:	f7f1 ffa5 	bl	800894c <__aeabi_dcmplt>
 8016a02:	b9c8      	cbnz	r0, 8016a38 <_strtod_l+0xa58>
 8016a04:	4630      	mov	r0, r6
 8016a06:	4639      	mov	r1, r7
 8016a08:	2200      	movs	r2, #0
 8016a0a:	4b3e      	ldr	r3, [pc, #248]	; (8016b04 <_strtod_l+0xb24>)
 8016a0c:	f7f1 fd2c 	bl	8008468 <__aeabi_dmul>
 8016a10:	4606      	mov	r6, r0
 8016a12:	460f      	mov	r7, r1
 8016a14:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8016a18:	9618      	str	r6, [sp, #96]	; 0x60
 8016a1a:	9319      	str	r3, [sp, #100]	; 0x64
 8016a1c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8016a20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016a24:	e79c      	b.n	8016960 <_strtod_l+0x980>
 8016a26:	f1ba 0f01 	cmp.w	sl, #1
 8016a2a:	d102      	bne.n	8016a32 <_strtod_l+0xa52>
 8016a2c:	2d00      	cmp	r5, #0
 8016a2e:	f43f ad8e 	beq.w	801654e <_strtod_l+0x56e>
 8016a32:	2200      	movs	r2, #0
 8016a34:	4b34      	ldr	r3, [pc, #208]	; (8016b08 <_strtod_l+0xb28>)
 8016a36:	e78f      	b.n	8016958 <_strtod_l+0x978>
 8016a38:	2600      	movs	r6, #0
 8016a3a:	4f32      	ldr	r7, [pc, #200]	; (8016b04 <_strtod_l+0xb24>)
 8016a3c:	e7ea      	b.n	8016a14 <_strtod_l+0xa34>
 8016a3e:	4b31      	ldr	r3, [pc, #196]	; (8016b04 <_strtod_l+0xb24>)
 8016a40:	4630      	mov	r0, r6
 8016a42:	4639      	mov	r1, r7
 8016a44:	2200      	movs	r2, #0
 8016a46:	f7f1 fd0f 	bl	8008468 <__aeabi_dmul>
 8016a4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016a4c:	4606      	mov	r6, r0
 8016a4e:	460f      	mov	r7, r1
 8016a50:	b933      	cbnz	r3, 8016a60 <_strtod_l+0xa80>
 8016a52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016a56:	9010      	str	r0, [sp, #64]	; 0x40
 8016a58:	9311      	str	r3, [sp, #68]	; 0x44
 8016a5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016a5e:	e7df      	b.n	8016a20 <_strtod_l+0xa40>
 8016a60:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8016a64:	e7f9      	b.n	8016a5a <_strtod_l+0xa7a>
 8016a66:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8016a6a:	9b04      	ldr	r3, [sp, #16]
 8016a6c:	2b00      	cmp	r3, #0
 8016a6e:	d1ab      	bne.n	80169c8 <_strtod_l+0x9e8>
 8016a70:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016a74:	0d1b      	lsrs	r3, r3, #20
 8016a76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016a78:	051b      	lsls	r3, r3, #20
 8016a7a:	429a      	cmp	r2, r3
 8016a7c:	465d      	mov	r5, fp
 8016a7e:	d1a3      	bne.n	80169c8 <_strtod_l+0x9e8>
 8016a80:	4639      	mov	r1, r7
 8016a82:	4630      	mov	r0, r6
 8016a84:	f7f1 ffa0 	bl	80089c8 <__aeabi_d2iz>
 8016a88:	f7f1 fc84 	bl	8008394 <__aeabi_i2d>
 8016a8c:	460b      	mov	r3, r1
 8016a8e:	4602      	mov	r2, r0
 8016a90:	4639      	mov	r1, r7
 8016a92:	4630      	mov	r0, r6
 8016a94:	f7f1 fb30 	bl	80080f8 <__aeabi_dsub>
 8016a98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016a9a:	4606      	mov	r6, r0
 8016a9c:	460f      	mov	r7, r1
 8016a9e:	b933      	cbnz	r3, 8016aae <_strtod_l+0xace>
 8016aa0:	f1ba 0f00 	cmp.w	sl, #0
 8016aa4:	d103      	bne.n	8016aae <_strtod_l+0xace>
 8016aa6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8016aaa:	2d00      	cmp	r5, #0
 8016aac:	d06d      	beq.n	8016b8a <_strtod_l+0xbaa>
 8016aae:	a30a      	add	r3, pc, #40	; (adr r3, 8016ad8 <_strtod_l+0xaf8>)
 8016ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ab4:	4630      	mov	r0, r6
 8016ab6:	4639      	mov	r1, r7
 8016ab8:	f7f1 ff48 	bl	800894c <__aeabi_dcmplt>
 8016abc:	2800      	cmp	r0, #0
 8016abe:	f47f acb8 	bne.w	8016432 <_strtod_l+0x452>
 8016ac2:	a307      	add	r3, pc, #28	; (adr r3, 8016ae0 <_strtod_l+0xb00>)
 8016ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ac8:	4630      	mov	r0, r6
 8016aca:	4639      	mov	r1, r7
 8016acc:	f7f1 ff5c 	bl	8008988 <__aeabi_dcmpgt>
 8016ad0:	2800      	cmp	r0, #0
 8016ad2:	f43f af79 	beq.w	80169c8 <_strtod_l+0x9e8>
 8016ad6:	e4ac      	b.n	8016432 <_strtod_l+0x452>
 8016ad8:	94a03595 	.word	0x94a03595
 8016adc:	3fdfffff 	.word	0x3fdfffff
 8016ae0:	35afe535 	.word	0x35afe535
 8016ae4:	3fe00000 	.word	0x3fe00000
 8016ae8:	000fffff 	.word	0x000fffff
 8016aec:	7ff00000 	.word	0x7ff00000
 8016af0:	7fefffff 	.word	0x7fefffff
 8016af4:	39500000 	.word	0x39500000
 8016af8:	3ff00000 	.word	0x3ff00000
 8016afc:	7fe00000 	.word	0x7fe00000
 8016b00:	7c9fffff 	.word	0x7c9fffff
 8016b04:	3fe00000 	.word	0x3fe00000
 8016b08:	bff00000 	.word	0xbff00000
 8016b0c:	9b04      	ldr	r3, [sp, #16]
 8016b0e:	b333      	cbz	r3, 8016b5e <_strtod_l+0xb7e>
 8016b10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016b12:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016b16:	d822      	bhi.n	8016b5e <_strtod_l+0xb7e>
 8016b18:	a327      	add	r3, pc, #156	; (adr r3, 8016bb8 <_strtod_l+0xbd8>)
 8016b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b1e:	4630      	mov	r0, r6
 8016b20:	4639      	mov	r1, r7
 8016b22:	f7f1 ff1d 	bl	8008960 <__aeabi_dcmple>
 8016b26:	b1a0      	cbz	r0, 8016b52 <_strtod_l+0xb72>
 8016b28:	4639      	mov	r1, r7
 8016b2a:	4630      	mov	r0, r6
 8016b2c:	f7f1 ff74 	bl	8008a18 <__aeabi_d2uiz>
 8016b30:	2800      	cmp	r0, #0
 8016b32:	bf08      	it	eq
 8016b34:	2001      	moveq	r0, #1
 8016b36:	f7f1 fc1d 	bl	8008374 <__aeabi_ui2d>
 8016b3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016b3c:	4606      	mov	r6, r0
 8016b3e:	460f      	mov	r7, r1
 8016b40:	bb03      	cbnz	r3, 8016b84 <_strtod_l+0xba4>
 8016b42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016b46:	9012      	str	r0, [sp, #72]	; 0x48
 8016b48:	9313      	str	r3, [sp, #76]	; 0x4c
 8016b4a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8016b4e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016b52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016b54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016b56:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016b5a:	1a9b      	subs	r3, r3, r2
 8016b5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8016b5e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8016b62:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8016b66:	f001 ffa7 	bl	8018ab8 <__ulp>
 8016b6a:	4650      	mov	r0, sl
 8016b6c:	ec53 2b10 	vmov	r2, r3, d0
 8016b70:	4659      	mov	r1, fp
 8016b72:	f7f1 fc79 	bl	8008468 <__aeabi_dmul>
 8016b76:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016b7a:	f7f1 fabf 	bl	80080fc <__adddf3>
 8016b7e:	4682      	mov	sl, r0
 8016b80:	468b      	mov	fp, r1
 8016b82:	e772      	b.n	8016a6a <_strtod_l+0xa8a>
 8016b84:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8016b88:	e7df      	b.n	8016b4a <_strtod_l+0xb6a>
 8016b8a:	a30d      	add	r3, pc, #52	; (adr r3, 8016bc0 <_strtod_l+0xbe0>)
 8016b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b90:	f7f1 fedc 	bl	800894c <__aeabi_dcmplt>
 8016b94:	e79c      	b.n	8016ad0 <_strtod_l+0xaf0>
 8016b96:	2300      	movs	r3, #0
 8016b98:	930d      	str	r3, [sp, #52]	; 0x34
 8016b9a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8016b9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016b9e:	6013      	str	r3, [r2, #0]
 8016ba0:	f7ff ba61 	b.w	8016066 <_strtod_l+0x86>
 8016ba4:	2b65      	cmp	r3, #101	; 0x65
 8016ba6:	f04f 0200 	mov.w	r2, #0
 8016baa:	f43f ab4e 	beq.w	801624a <_strtod_l+0x26a>
 8016bae:	2101      	movs	r1, #1
 8016bb0:	4614      	mov	r4, r2
 8016bb2:	9104      	str	r1, [sp, #16]
 8016bb4:	f7ff bacb 	b.w	801614e <_strtod_l+0x16e>
 8016bb8:	ffc00000 	.word	0xffc00000
 8016bbc:	41dfffff 	.word	0x41dfffff
 8016bc0:	94a03595 	.word	0x94a03595
 8016bc4:	3fcfffff 	.word	0x3fcfffff

08016bc8 <_strtod_r>:
 8016bc8:	4b05      	ldr	r3, [pc, #20]	; (8016be0 <_strtod_r+0x18>)
 8016bca:	681b      	ldr	r3, [r3, #0]
 8016bcc:	b410      	push	{r4}
 8016bce:	6a1b      	ldr	r3, [r3, #32]
 8016bd0:	4c04      	ldr	r4, [pc, #16]	; (8016be4 <_strtod_r+0x1c>)
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	bf08      	it	eq
 8016bd6:	4623      	moveq	r3, r4
 8016bd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016bdc:	f7ff ba00 	b.w	8015fe0 <_strtod_l>
 8016be0:	20000038 	.word	0x20000038
 8016be4:	2000009c 	.word	0x2000009c

08016be8 <_strtol_l.isra.0>:
 8016be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016bec:	4680      	mov	r8, r0
 8016bee:	4689      	mov	r9, r1
 8016bf0:	4692      	mov	sl, r2
 8016bf2:	461e      	mov	r6, r3
 8016bf4:	460f      	mov	r7, r1
 8016bf6:	463d      	mov	r5, r7
 8016bf8:	9808      	ldr	r0, [sp, #32]
 8016bfa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016bfe:	f001 fc27 	bl	8018450 <__locale_ctype_ptr_l>
 8016c02:	4420      	add	r0, r4
 8016c04:	7843      	ldrb	r3, [r0, #1]
 8016c06:	f013 0308 	ands.w	r3, r3, #8
 8016c0a:	d132      	bne.n	8016c72 <_strtol_l.isra.0+0x8a>
 8016c0c:	2c2d      	cmp	r4, #45	; 0x2d
 8016c0e:	d132      	bne.n	8016c76 <_strtol_l.isra.0+0x8e>
 8016c10:	787c      	ldrb	r4, [r7, #1]
 8016c12:	1cbd      	adds	r5, r7, #2
 8016c14:	2201      	movs	r2, #1
 8016c16:	2e00      	cmp	r6, #0
 8016c18:	d05d      	beq.n	8016cd6 <_strtol_l.isra.0+0xee>
 8016c1a:	2e10      	cmp	r6, #16
 8016c1c:	d109      	bne.n	8016c32 <_strtol_l.isra.0+0x4a>
 8016c1e:	2c30      	cmp	r4, #48	; 0x30
 8016c20:	d107      	bne.n	8016c32 <_strtol_l.isra.0+0x4a>
 8016c22:	782b      	ldrb	r3, [r5, #0]
 8016c24:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016c28:	2b58      	cmp	r3, #88	; 0x58
 8016c2a:	d14f      	bne.n	8016ccc <_strtol_l.isra.0+0xe4>
 8016c2c:	786c      	ldrb	r4, [r5, #1]
 8016c2e:	2610      	movs	r6, #16
 8016c30:	3502      	adds	r5, #2
 8016c32:	2a00      	cmp	r2, #0
 8016c34:	bf14      	ite	ne
 8016c36:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8016c3a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8016c3e:	2700      	movs	r7, #0
 8016c40:	fbb1 fcf6 	udiv	ip, r1, r6
 8016c44:	4638      	mov	r0, r7
 8016c46:	fb06 1e1c 	mls	lr, r6, ip, r1
 8016c4a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8016c4e:	2b09      	cmp	r3, #9
 8016c50:	d817      	bhi.n	8016c82 <_strtol_l.isra.0+0x9a>
 8016c52:	461c      	mov	r4, r3
 8016c54:	42a6      	cmp	r6, r4
 8016c56:	dd23      	ble.n	8016ca0 <_strtol_l.isra.0+0xb8>
 8016c58:	1c7b      	adds	r3, r7, #1
 8016c5a:	d007      	beq.n	8016c6c <_strtol_l.isra.0+0x84>
 8016c5c:	4584      	cmp	ip, r0
 8016c5e:	d31c      	bcc.n	8016c9a <_strtol_l.isra.0+0xb2>
 8016c60:	d101      	bne.n	8016c66 <_strtol_l.isra.0+0x7e>
 8016c62:	45a6      	cmp	lr, r4
 8016c64:	db19      	blt.n	8016c9a <_strtol_l.isra.0+0xb2>
 8016c66:	fb00 4006 	mla	r0, r0, r6, r4
 8016c6a:	2701      	movs	r7, #1
 8016c6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016c70:	e7eb      	b.n	8016c4a <_strtol_l.isra.0+0x62>
 8016c72:	462f      	mov	r7, r5
 8016c74:	e7bf      	b.n	8016bf6 <_strtol_l.isra.0+0xe>
 8016c76:	2c2b      	cmp	r4, #43	; 0x2b
 8016c78:	bf04      	itt	eq
 8016c7a:	1cbd      	addeq	r5, r7, #2
 8016c7c:	787c      	ldrbeq	r4, [r7, #1]
 8016c7e:	461a      	mov	r2, r3
 8016c80:	e7c9      	b.n	8016c16 <_strtol_l.isra.0+0x2e>
 8016c82:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8016c86:	2b19      	cmp	r3, #25
 8016c88:	d801      	bhi.n	8016c8e <_strtol_l.isra.0+0xa6>
 8016c8a:	3c37      	subs	r4, #55	; 0x37
 8016c8c:	e7e2      	b.n	8016c54 <_strtol_l.isra.0+0x6c>
 8016c8e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8016c92:	2b19      	cmp	r3, #25
 8016c94:	d804      	bhi.n	8016ca0 <_strtol_l.isra.0+0xb8>
 8016c96:	3c57      	subs	r4, #87	; 0x57
 8016c98:	e7dc      	b.n	8016c54 <_strtol_l.isra.0+0x6c>
 8016c9a:	f04f 37ff 	mov.w	r7, #4294967295
 8016c9e:	e7e5      	b.n	8016c6c <_strtol_l.isra.0+0x84>
 8016ca0:	1c7b      	adds	r3, r7, #1
 8016ca2:	d108      	bne.n	8016cb6 <_strtol_l.isra.0+0xce>
 8016ca4:	2322      	movs	r3, #34	; 0x22
 8016ca6:	f8c8 3000 	str.w	r3, [r8]
 8016caa:	4608      	mov	r0, r1
 8016cac:	f1ba 0f00 	cmp.w	sl, #0
 8016cb0:	d107      	bne.n	8016cc2 <_strtol_l.isra.0+0xda>
 8016cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016cb6:	b102      	cbz	r2, 8016cba <_strtol_l.isra.0+0xd2>
 8016cb8:	4240      	negs	r0, r0
 8016cba:	f1ba 0f00 	cmp.w	sl, #0
 8016cbe:	d0f8      	beq.n	8016cb2 <_strtol_l.isra.0+0xca>
 8016cc0:	b10f      	cbz	r7, 8016cc6 <_strtol_l.isra.0+0xde>
 8016cc2:	f105 39ff 	add.w	r9, r5, #4294967295
 8016cc6:	f8ca 9000 	str.w	r9, [sl]
 8016cca:	e7f2      	b.n	8016cb2 <_strtol_l.isra.0+0xca>
 8016ccc:	2430      	movs	r4, #48	; 0x30
 8016cce:	2e00      	cmp	r6, #0
 8016cd0:	d1af      	bne.n	8016c32 <_strtol_l.isra.0+0x4a>
 8016cd2:	2608      	movs	r6, #8
 8016cd4:	e7ad      	b.n	8016c32 <_strtol_l.isra.0+0x4a>
 8016cd6:	2c30      	cmp	r4, #48	; 0x30
 8016cd8:	d0a3      	beq.n	8016c22 <_strtol_l.isra.0+0x3a>
 8016cda:	260a      	movs	r6, #10
 8016cdc:	e7a9      	b.n	8016c32 <_strtol_l.isra.0+0x4a>
	...

08016ce0 <_strtol_r>:
 8016ce0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016ce2:	4c06      	ldr	r4, [pc, #24]	; (8016cfc <_strtol_r+0x1c>)
 8016ce4:	4d06      	ldr	r5, [pc, #24]	; (8016d00 <_strtol_r+0x20>)
 8016ce6:	6824      	ldr	r4, [r4, #0]
 8016ce8:	6a24      	ldr	r4, [r4, #32]
 8016cea:	2c00      	cmp	r4, #0
 8016cec:	bf08      	it	eq
 8016cee:	462c      	moveq	r4, r5
 8016cf0:	9400      	str	r4, [sp, #0]
 8016cf2:	f7ff ff79 	bl	8016be8 <_strtol_l.isra.0>
 8016cf6:	b003      	add	sp, #12
 8016cf8:	bd30      	pop	{r4, r5, pc}
 8016cfa:	bf00      	nop
 8016cfc:	20000038 	.word	0x20000038
 8016d00:	2000009c 	.word	0x2000009c

08016d04 <_strtoul_l.isra.0>:
 8016d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d08:	4680      	mov	r8, r0
 8016d0a:	4689      	mov	r9, r1
 8016d0c:	4692      	mov	sl, r2
 8016d0e:	461e      	mov	r6, r3
 8016d10:	460f      	mov	r7, r1
 8016d12:	463d      	mov	r5, r7
 8016d14:	9808      	ldr	r0, [sp, #32]
 8016d16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016d1a:	f001 fb99 	bl	8018450 <__locale_ctype_ptr_l>
 8016d1e:	4420      	add	r0, r4
 8016d20:	7843      	ldrb	r3, [r0, #1]
 8016d22:	f013 0308 	ands.w	r3, r3, #8
 8016d26:	d130      	bne.n	8016d8a <_strtoul_l.isra.0+0x86>
 8016d28:	2c2d      	cmp	r4, #45	; 0x2d
 8016d2a:	d130      	bne.n	8016d8e <_strtoul_l.isra.0+0x8a>
 8016d2c:	787c      	ldrb	r4, [r7, #1]
 8016d2e:	1cbd      	adds	r5, r7, #2
 8016d30:	2101      	movs	r1, #1
 8016d32:	2e00      	cmp	r6, #0
 8016d34:	d05c      	beq.n	8016df0 <_strtoul_l.isra.0+0xec>
 8016d36:	2e10      	cmp	r6, #16
 8016d38:	d109      	bne.n	8016d4e <_strtoul_l.isra.0+0x4a>
 8016d3a:	2c30      	cmp	r4, #48	; 0x30
 8016d3c:	d107      	bne.n	8016d4e <_strtoul_l.isra.0+0x4a>
 8016d3e:	782b      	ldrb	r3, [r5, #0]
 8016d40:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016d44:	2b58      	cmp	r3, #88	; 0x58
 8016d46:	d14e      	bne.n	8016de6 <_strtoul_l.isra.0+0xe2>
 8016d48:	786c      	ldrb	r4, [r5, #1]
 8016d4a:	2610      	movs	r6, #16
 8016d4c:	3502      	adds	r5, #2
 8016d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8016d52:	2300      	movs	r3, #0
 8016d54:	fbb2 f2f6 	udiv	r2, r2, r6
 8016d58:	fb06 fc02 	mul.w	ip, r6, r2
 8016d5c:	ea6f 0c0c 	mvn.w	ip, ip
 8016d60:	4618      	mov	r0, r3
 8016d62:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8016d66:	2f09      	cmp	r7, #9
 8016d68:	d817      	bhi.n	8016d9a <_strtoul_l.isra.0+0x96>
 8016d6a:	463c      	mov	r4, r7
 8016d6c:	42a6      	cmp	r6, r4
 8016d6e:	dd23      	ble.n	8016db8 <_strtoul_l.isra.0+0xb4>
 8016d70:	2b00      	cmp	r3, #0
 8016d72:	db1e      	blt.n	8016db2 <_strtoul_l.isra.0+0xae>
 8016d74:	4282      	cmp	r2, r0
 8016d76:	d31c      	bcc.n	8016db2 <_strtoul_l.isra.0+0xae>
 8016d78:	d101      	bne.n	8016d7e <_strtoul_l.isra.0+0x7a>
 8016d7a:	45a4      	cmp	ip, r4
 8016d7c:	db19      	blt.n	8016db2 <_strtoul_l.isra.0+0xae>
 8016d7e:	fb00 4006 	mla	r0, r0, r6, r4
 8016d82:	2301      	movs	r3, #1
 8016d84:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016d88:	e7eb      	b.n	8016d62 <_strtoul_l.isra.0+0x5e>
 8016d8a:	462f      	mov	r7, r5
 8016d8c:	e7c1      	b.n	8016d12 <_strtoul_l.isra.0+0xe>
 8016d8e:	2c2b      	cmp	r4, #43	; 0x2b
 8016d90:	bf04      	itt	eq
 8016d92:	1cbd      	addeq	r5, r7, #2
 8016d94:	787c      	ldrbeq	r4, [r7, #1]
 8016d96:	4619      	mov	r1, r3
 8016d98:	e7cb      	b.n	8016d32 <_strtoul_l.isra.0+0x2e>
 8016d9a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8016d9e:	2f19      	cmp	r7, #25
 8016da0:	d801      	bhi.n	8016da6 <_strtoul_l.isra.0+0xa2>
 8016da2:	3c37      	subs	r4, #55	; 0x37
 8016da4:	e7e2      	b.n	8016d6c <_strtoul_l.isra.0+0x68>
 8016da6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8016daa:	2f19      	cmp	r7, #25
 8016dac:	d804      	bhi.n	8016db8 <_strtoul_l.isra.0+0xb4>
 8016dae:	3c57      	subs	r4, #87	; 0x57
 8016db0:	e7dc      	b.n	8016d6c <_strtoul_l.isra.0+0x68>
 8016db2:	f04f 33ff 	mov.w	r3, #4294967295
 8016db6:	e7e5      	b.n	8016d84 <_strtoul_l.isra.0+0x80>
 8016db8:	2b00      	cmp	r3, #0
 8016dba:	da09      	bge.n	8016dd0 <_strtoul_l.isra.0+0xcc>
 8016dbc:	2322      	movs	r3, #34	; 0x22
 8016dbe:	f8c8 3000 	str.w	r3, [r8]
 8016dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8016dc6:	f1ba 0f00 	cmp.w	sl, #0
 8016dca:	d107      	bne.n	8016ddc <_strtoul_l.isra.0+0xd8>
 8016dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016dd0:	b101      	cbz	r1, 8016dd4 <_strtoul_l.isra.0+0xd0>
 8016dd2:	4240      	negs	r0, r0
 8016dd4:	f1ba 0f00 	cmp.w	sl, #0
 8016dd8:	d0f8      	beq.n	8016dcc <_strtoul_l.isra.0+0xc8>
 8016dda:	b10b      	cbz	r3, 8016de0 <_strtoul_l.isra.0+0xdc>
 8016ddc:	f105 39ff 	add.w	r9, r5, #4294967295
 8016de0:	f8ca 9000 	str.w	r9, [sl]
 8016de4:	e7f2      	b.n	8016dcc <_strtoul_l.isra.0+0xc8>
 8016de6:	2430      	movs	r4, #48	; 0x30
 8016de8:	2e00      	cmp	r6, #0
 8016dea:	d1b0      	bne.n	8016d4e <_strtoul_l.isra.0+0x4a>
 8016dec:	2608      	movs	r6, #8
 8016dee:	e7ae      	b.n	8016d4e <_strtoul_l.isra.0+0x4a>
 8016df0:	2c30      	cmp	r4, #48	; 0x30
 8016df2:	d0a4      	beq.n	8016d3e <_strtoul_l.isra.0+0x3a>
 8016df4:	260a      	movs	r6, #10
 8016df6:	e7aa      	b.n	8016d4e <_strtoul_l.isra.0+0x4a>

08016df8 <_strtoul_r>:
 8016df8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016dfa:	4c06      	ldr	r4, [pc, #24]	; (8016e14 <_strtoul_r+0x1c>)
 8016dfc:	4d06      	ldr	r5, [pc, #24]	; (8016e18 <_strtoul_r+0x20>)
 8016dfe:	6824      	ldr	r4, [r4, #0]
 8016e00:	6a24      	ldr	r4, [r4, #32]
 8016e02:	2c00      	cmp	r4, #0
 8016e04:	bf08      	it	eq
 8016e06:	462c      	moveq	r4, r5
 8016e08:	9400      	str	r4, [sp, #0]
 8016e0a:	f7ff ff7b 	bl	8016d04 <_strtoul_l.isra.0>
 8016e0e:	b003      	add	sp, #12
 8016e10:	bd30      	pop	{r4, r5, pc}
 8016e12:	bf00      	nop
 8016e14:	20000038 	.word	0x20000038
 8016e18:	2000009c 	.word	0x2000009c

08016e1c <__submore>:
 8016e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e20:	460c      	mov	r4, r1
 8016e22:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016e24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016e28:	4299      	cmp	r1, r3
 8016e2a:	d11d      	bne.n	8016e68 <__submore+0x4c>
 8016e2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016e30:	f7fd fa14 	bl	801425c <_malloc_r>
 8016e34:	b918      	cbnz	r0, 8016e3e <__submore+0x22>
 8016e36:	f04f 30ff 	mov.w	r0, #4294967295
 8016e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016e42:	63a3      	str	r3, [r4, #56]	; 0x38
 8016e44:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8016e48:	6360      	str	r0, [r4, #52]	; 0x34
 8016e4a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8016e4e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8016e52:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8016e56:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8016e5a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8016e5e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8016e62:	6020      	str	r0, [r4, #0]
 8016e64:	2000      	movs	r0, #0
 8016e66:	e7e8      	b.n	8016e3a <__submore+0x1e>
 8016e68:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8016e6a:	0077      	lsls	r7, r6, #1
 8016e6c:	463a      	mov	r2, r7
 8016e6e:	f001 ff64 	bl	8018d3a <_realloc_r>
 8016e72:	4605      	mov	r5, r0
 8016e74:	2800      	cmp	r0, #0
 8016e76:	d0de      	beq.n	8016e36 <__submore+0x1a>
 8016e78:	eb00 0806 	add.w	r8, r0, r6
 8016e7c:	4601      	mov	r1, r0
 8016e7e:	4632      	mov	r2, r6
 8016e80:	4640      	mov	r0, r8
 8016e82:	f7fd f989 	bl	8014198 <memcpy>
 8016e86:	f8c4 8000 	str.w	r8, [r4]
 8016e8a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8016e8e:	e7e9      	b.n	8016e64 <__submore+0x48>

08016e90 <_ungetc_r>:
 8016e90:	1c4b      	adds	r3, r1, #1
 8016e92:	b570      	push	{r4, r5, r6, lr}
 8016e94:	4606      	mov	r6, r0
 8016e96:	460d      	mov	r5, r1
 8016e98:	4614      	mov	r4, r2
 8016e9a:	d103      	bne.n	8016ea4 <_ungetc_r+0x14>
 8016e9c:	f04f 35ff 	mov.w	r5, #4294967295
 8016ea0:	4628      	mov	r0, r5
 8016ea2:	bd70      	pop	{r4, r5, r6, pc}
 8016ea4:	b118      	cbz	r0, 8016eae <_ungetc_r+0x1e>
 8016ea6:	6983      	ldr	r3, [r0, #24]
 8016ea8:	b90b      	cbnz	r3, 8016eae <_ungetc_r+0x1e>
 8016eaa:	f7fd f847 	bl	8013f3c <__sinit>
 8016eae:	4b2e      	ldr	r3, [pc, #184]	; (8016f68 <_ungetc_r+0xd8>)
 8016eb0:	429c      	cmp	r4, r3
 8016eb2:	d12c      	bne.n	8016f0e <_ungetc_r+0x7e>
 8016eb4:	6874      	ldr	r4, [r6, #4]
 8016eb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016eba:	f023 0320 	bic.w	r3, r3, #32
 8016ebe:	81a3      	strh	r3, [r4, #12]
 8016ec0:	b29b      	uxth	r3, r3
 8016ec2:	0759      	lsls	r1, r3, #29
 8016ec4:	d413      	bmi.n	8016eee <_ungetc_r+0x5e>
 8016ec6:	06da      	lsls	r2, r3, #27
 8016ec8:	d5e8      	bpl.n	8016e9c <_ungetc_r+0xc>
 8016eca:	071b      	lsls	r3, r3, #28
 8016ecc:	d50b      	bpl.n	8016ee6 <_ungetc_r+0x56>
 8016ece:	4621      	mov	r1, r4
 8016ed0:	4630      	mov	r0, r6
 8016ed2:	f7fc ffb7 	bl	8013e44 <_fflush_r>
 8016ed6:	2800      	cmp	r0, #0
 8016ed8:	d1e0      	bne.n	8016e9c <_ungetc_r+0xc>
 8016eda:	89a3      	ldrh	r3, [r4, #12]
 8016edc:	60a0      	str	r0, [r4, #8]
 8016ede:	f023 0308 	bic.w	r3, r3, #8
 8016ee2:	81a3      	strh	r3, [r4, #12]
 8016ee4:	61a0      	str	r0, [r4, #24]
 8016ee6:	89a3      	ldrh	r3, [r4, #12]
 8016ee8:	f043 0304 	orr.w	r3, r3, #4
 8016eec:	81a3      	strh	r3, [r4, #12]
 8016eee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016ef0:	6862      	ldr	r2, [r4, #4]
 8016ef2:	b2ed      	uxtb	r5, r5
 8016ef4:	b1e3      	cbz	r3, 8016f30 <_ungetc_r+0xa0>
 8016ef6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016ef8:	4293      	cmp	r3, r2
 8016efa:	dd12      	ble.n	8016f22 <_ungetc_r+0x92>
 8016efc:	6823      	ldr	r3, [r4, #0]
 8016efe:	1e5a      	subs	r2, r3, #1
 8016f00:	6022      	str	r2, [r4, #0]
 8016f02:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016f06:	6863      	ldr	r3, [r4, #4]
 8016f08:	3301      	adds	r3, #1
 8016f0a:	6063      	str	r3, [r4, #4]
 8016f0c:	e7c8      	b.n	8016ea0 <_ungetc_r+0x10>
 8016f0e:	4b17      	ldr	r3, [pc, #92]	; (8016f6c <_ungetc_r+0xdc>)
 8016f10:	429c      	cmp	r4, r3
 8016f12:	d101      	bne.n	8016f18 <_ungetc_r+0x88>
 8016f14:	68b4      	ldr	r4, [r6, #8]
 8016f16:	e7ce      	b.n	8016eb6 <_ungetc_r+0x26>
 8016f18:	4b15      	ldr	r3, [pc, #84]	; (8016f70 <_ungetc_r+0xe0>)
 8016f1a:	429c      	cmp	r4, r3
 8016f1c:	bf08      	it	eq
 8016f1e:	68f4      	ldreq	r4, [r6, #12]
 8016f20:	e7c9      	b.n	8016eb6 <_ungetc_r+0x26>
 8016f22:	4621      	mov	r1, r4
 8016f24:	4630      	mov	r0, r6
 8016f26:	f7ff ff79 	bl	8016e1c <__submore>
 8016f2a:	2800      	cmp	r0, #0
 8016f2c:	d0e6      	beq.n	8016efc <_ungetc_r+0x6c>
 8016f2e:	e7b5      	b.n	8016e9c <_ungetc_r+0xc>
 8016f30:	6921      	ldr	r1, [r4, #16]
 8016f32:	6823      	ldr	r3, [r4, #0]
 8016f34:	b151      	cbz	r1, 8016f4c <_ungetc_r+0xbc>
 8016f36:	4299      	cmp	r1, r3
 8016f38:	d208      	bcs.n	8016f4c <_ungetc_r+0xbc>
 8016f3a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016f3e:	42a9      	cmp	r1, r5
 8016f40:	d104      	bne.n	8016f4c <_ungetc_r+0xbc>
 8016f42:	3b01      	subs	r3, #1
 8016f44:	3201      	adds	r2, #1
 8016f46:	6023      	str	r3, [r4, #0]
 8016f48:	6062      	str	r2, [r4, #4]
 8016f4a:	e7a9      	b.n	8016ea0 <_ungetc_r+0x10>
 8016f4c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8016f50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016f54:	6363      	str	r3, [r4, #52]	; 0x34
 8016f56:	2303      	movs	r3, #3
 8016f58:	63a3      	str	r3, [r4, #56]	; 0x38
 8016f5a:	4623      	mov	r3, r4
 8016f5c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016f60:	6023      	str	r3, [r4, #0]
 8016f62:	2301      	movs	r3, #1
 8016f64:	e7d1      	b.n	8016f0a <_ungetc_r+0x7a>
 8016f66:	bf00      	nop
 8016f68:	08019584 	.word	0x08019584
 8016f6c:	080195a4 	.word	0x080195a4
 8016f70:	08019564 	.word	0x08019564

08016f74 <__swbuf_r>:
 8016f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016f76:	460e      	mov	r6, r1
 8016f78:	4614      	mov	r4, r2
 8016f7a:	4605      	mov	r5, r0
 8016f7c:	b118      	cbz	r0, 8016f86 <__swbuf_r+0x12>
 8016f7e:	6983      	ldr	r3, [r0, #24]
 8016f80:	b90b      	cbnz	r3, 8016f86 <__swbuf_r+0x12>
 8016f82:	f7fc ffdb 	bl	8013f3c <__sinit>
 8016f86:	4b21      	ldr	r3, [pc, #132]	; (801700c <__swbuf_r+0x98>)
 8016f88:	429c      	cmp	r4, r3
 8016f8a:	d12a      	bne.n	8016fe2 <__swbuf_r+0x6e>
 8016f8c:	686c      	ldr	r4, [r5, #4]
 8016f8e:	69a3      	ldr	r3, [r4, #24]
 8016f90:	60a3      	str	r3, [r4, #8]
 8016f92:	89a3      	ldrh	r3, [r4, #12]
 8016f94:	071a      	lsls	r2, r3, #28
 8016f96:	d52e      	bpl.n	8016ff6 <__swbuf_r+0x82>
 8016f98:	6923      	ldr	r3, [r4, #16]
 8016f9a:	b363      	cbz	r3, 8016ff6 <__swbuf_r+0x82>
 8016f9c:	6923      	ldr	r3, [r4, #16]
 8016f9e:	6820      	ldr	r0, [r4, #0]
 8016fa0:	1ac0      	subs	r0, r0, r3
 8016fa2:	6963      	ldr	r3, [r4, #20]
 8016fa4:	b2f6      	uxtb	r6, r6
 8016fa6:	4283      	cmp	r3, r0
 8016fa8:	4637      	mov	r7, r6
 8016faa:	dc04      	bgt.n	8016fb6 <__swbuf_r+0x42>
 8016fac:	4621      	mov	r1, r4
 8016fae:	4628      	mov	r0, r5
 8016fb0:	f7fc ff48 	bl	8013e44 <_fflush_r>
 8016fb4:	bb28      	cbnz	r0, 8017002 <__swbuf_r+0x8e>
 8016fb6:	68a3      	ldr	r3, [r4, #8]
 8016fb8:	3b01      	subs	r3, #1
 8016fba:	60a3      	str	r3, [r4, #8]
 8016fbc:	6823      	ldr	r3, [r4, #0]
 8016fbe:	1c5a      	adds	r2, r3, #1
 8016fc0:	6022      	str	r2, [r4, #0]
 8016fc2:	701e      	strb	r6, [r3, #0]
 8016fc4:	6963      	ldr	r3, [r4, #20]
 8016fc6:	3001      	adds	r0, #1
 8016fc8:	4283      	cmp	r3, r0
 8016fca:	d004      	beq.n	8016fd6 <__swbuf_r+0x62>
 8016fcc:	89a3      	ldrh	r3, [r4, #12]
 8016fce:	07db      	lsls	r3, r3, #31
 8016fd0:	d519      	bpl.n	8017006 <__swbuf_r+0x92>
 8016fd2:	2e0a      	cmp	r6, #10
 8016fd4:	d117      	bne.n	8017006 <__swbuf_r+0x92>
 8016fd6:	4621      	mov	r1, r4
 8016fd8:	4628      	mov	r0, r5
 8016fda:	f7fc ff33 	bl	8013e44 <_fflush_r>
 8016fde:	b190      	cbz	r0, 8017006 <__swbuf_r+0x92>
 8016fe0:	e00f      	b.n	8017002 <__swbuf_r+0x8e>
 8016fe2:	4b0b      	ldr	r3, [pc, #44]	; (8017010 <__swbuf_r+0x9c>)
 8016fe4:	429c      	cmp	r4, r3
 8016fe6:	d101      	bne.n	8016fec <__swbuf_r+0x78>
 8016fe8:	68ac      	ldr	r4, [r5, #8]
 8016fea:	e7d0      	b.n	8016f8e <__swbuf_r+0x1a>
 8016fec:	4b09      	ldr	r3, [pc, #36]	; (8017014 <__swbuf_r+0xa0>)
 8016fee:	429c      	cmp	r4, r3
 8016ff0:	bf08      	it	eq
 8016ff2:	68ec      	ldreq	r4, [r5, #12]
 8016ff4:	e7cb      	b.n	8016f8e <__swbuf_r+0x1a>
 8016ff6:	4621      	mov	r1, r4
 8016ff8:	4628      	mov	r0, r5
 8016ffa:	f000 f81f 	bl	801703c <__swsetup_r>
 8016ffe:	2800      	cmp	r0, #0
 8017000:	d0cc      	beq.n	8016f9c <__swbuf_r+0x28>
 8017002:	f04f 37ff 	mov.w	r7, #4294967295
 8017006:	4638      	mov	r0, r7
 8017008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801700a:	bf00      	nop
 801700c:	08019584 	.word	0x08019584
 8017010:	080195a4 	.word	0x080195a4
 8017014:	08019564 	.word	0x08019564

08017018 <_write_r>:
 8017018:	b538      	push	{r3, r4, r5, lr}
 801701a:	4c07      	ldr	r4, [pc, #28]	; (8017038 <_write_r+0x20>)
 801701c:	4605      	mov	r5, r0
 801701e:	4608      	mov	r0, r1
 8017020:	4611      	mov	r1, r2
 8017022:	2200      	movs	r2, #0
 8017024:	6022      	str	r2, [r4, #0]
 8017026:	461a      	mov	r2, r3
 8017028:	f7f6 fb58 	bl	800d6dc <_write>
 801702c:	1c43      	adds	r3, r0, #1
 801702e:	d102      	bne.n	8017036 <_write_r+0x1e>
 8017030:	6823      	ldr	r3, [r4, #0]
 8017032:	b103      	cbz	r3, 8017036 <_write_r+0x1e>
 8017034:	602b      	str	r3, [r5, #0]
 8017036:	bd38      	pop	{r3, r4, r5, pc}
 8017038:	20008f18 	.word	0x20008f18

0801703c <__swsetup_r>:
 801703c:	4b32      	ldr	r3, [pc, #200]	; (8017108 <__swsetup_r+0xcc>)
 801703e:	b570      	push	{r4, r5, r6, lr}
 8017040:	681d      	ldr	r5, [r3, #0]
 8017042:	4606      	mov	r6, r0
 8017044:	460c      	mov	r4, r1
 8017046:	b125      	cbz	r5, 8017052 <__swsetup_r+0x16>
 8017048:	69ab      	ldr	r3, [r5, #24]
 801704a:	b913      	cbnz	r3, 8017052 <__swsetup_r+0x16>
 801704c:	4628      	mov	r0, r5
 801704e:	f7fc ff75 	bl	8013f3c <__sinit>
 8017052:	4b2e      	ldr	r3, [pc, #184]	; (801710c <__swsetup_r+0xd0>)
 8017054:	429c      	cmp	r4, r3
 8017056:	d10f      	bne.n	8017078 <__swsetup_r+0x3c>
 8017058:	686c      	ldr	r4, [r5, #4]
 801705a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801705e:	b29a      	uxth	r2, r3
 8017060:	0715      	lsls	r5, r2, #28
 8017062:	d42c      	bmi.n	80170be <__swsetup_r+0x82>
 8017064:	06d0      	lsls	r0, r2, #27
 8017066:	d411      	bmi.n	801708c <__swsetup_r+0x50>
 8017068:	2209      	movs	r2, #9
 801706a:	6032      	str	r2, [r6, #0]
 801706c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017070:	81a3      	strh	r3, [r4, #12]
 8017072:	f04f 30ff 	mov.w	r0, #4294967295
 8017076:	e03e      	b.n	80170f6 <__swsetup_r+0xba>
 8017078:	4b25      	ldr	r3, [pc, #148]	; (8017110 <__swsetup_r+0xd4>)
 801707a:	429c      	cmp	r4, r3
 801707c:	d101      	bne.n	8017082 <__swsetup_r+0x46>
 801707e:	68ac      	ldr	r4, [r5, #8]
 8017080:	e7eb      	b.n	801705a <__swsetup_r+0x1e>
 8017082:	4b24      	ldr	r3, [pc, #144]	; (8017114 <__swsetup_r+0xd8>)
 8017084:	429c      	cmp	r4, r3
 8017086:	bf08      	it	eq
 8017088:	68ec      	ldreq	r4, [r5, #12]
 801708a:	e7e6      	b.n	801705a <__swsetup_r+0x1e>
 801708c:	0751      	lsls	r1, r2, #29
 801708e:	d512      	bpl.n	80170b6 <__swsetup_r+0x7a>
 8017090:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017092:	b141      	cbz	r1, 80170a6 <__swsetup_r+0x6a>
 8017094:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017098:	4299      	cmp	r1, r3
 801709a:	d002      	beq.n	80170a2 <__swsetup_r+0x66>
 801709c:	4630      	mov	r0, r6
 801709e:	f7fd f88f 	bl	80141c0 <_free_r>
 80170a2:	2300      	movs	r3, #0
 80170a4:	6363      	str	r3, [r4, #52]	; 0x34
 80170a6:	89a3      	ldrh	r3, [r4, #12]
 80170a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80170ac:	81a3      	strh	r3, [r4, #12]
 80170ae:	2300      	movs	r3, #0
 80170b0:	6063      	str	r3, [r4, #4]
 80170b2:	6923      	ldr	r3, [r4, #16]
 80170b4:	6023      	str	r3, [r4, #0]
 80170b6:	89a3      	ldrh	r3, [r4, #12]
 80170b8:	f043 0308 	orr.w	r3, r3, #8
 80170bc:	81a3      	strh	r3, [r4, #12]
 80170be:	6923      	ldr	r3, [r4, #16]
 80170c0:	b94b      	cbnz	r3, 80170d6 <__swsetup_r+0x9a>
 80170c2:	89a3      	ldrh	r3, [r4, #12]
 80170c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80170c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80170cc:	d003      	beq.n	80170d6 <__swsetup_r+0x9a>
 80170ce:	4621      	mov	r1, r4
 80170d0:	4630      	mov	r0, r6
 80170d2:	f7fd f821 	bl	8014118 <__smakebuf_r>
 80170d6:	89a2      	ldrh	r2, [r4, #12]
 80170d8:	f012 0301 	ands.w	r3, r2, #1
 80170dc:	d00c      	beq.n	80170f8 <__swsetup_r+0xbc>
 80170de:	2300      	movs	r3, #0
 80170e0:	60a3      	str	r3, [r4, #8]
 80170e2:	6963      	ldr	r3, [r4, #20]
 80170e4:	425b      	negs	r3, r3
 80170e6:	61a3      	str	r3, [r4, #24]
 80170e8:	6923      	ldr	r3, [r4, #16]
 80170ea:	b953      	cbnz	r3, 8017102 <__swsetup_r+0xc6>
 80170ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80170f0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80170f4:	d1ba      	bne.n	801706c <__swsetup_r+0x30>
 80170f6:	bd70      	pop	{r4, r5, r6, pc}
 80170f8:	0792      	lsls	r2, r2, #30
 80170fa:	bf58      	it	pl
 80170fc:	6963      	ldrpl	r3, [r4, #20]
 80170fe:	60a3      	str	r3, [r4, #8]
 8017100:	e7f2      	b.n	80170e8 <__swsetup_r+0xac>
 8017102:	2000      	movs	r0, #0
 8017104:	e7f7      	b.n	80170f6 <__swsetup_r+0xba>
 8017106:	bf00      	nop
 8017108:	20000038 	.word	0x20000038
 801710c:	08019584 	.word	0x08019584
 8017110:	080195a4 	.word	0x080195a4
 8017114:	08019564 	.word	0x08019564

08017118 <_close_r>:
 8017118:	b538      	push	{r3, r4, r5, lr}
 801711a:	4c06      	ldr	r4, [pc, #24]	; (8017134 <_close_r+0x1c>)
 801711c:	2300      	movs	r3, #0
 801711e:	4605      	mov	r5, r0
 8017120:	4608      	mov	r0, r1
 8017122:	6023      	str	r3, [r4, #0]
 8017124:	f7f6 fae8 	bl	800d6f8 <_close>
 8017128:	1c43      	adds	r3, r0, #1
 801712a:	d102      	bne.n	8017132 <_close_r+0x1a>
 801712c:	6823      	ldr	r3, [r4, #0]
 801712e:	b103      	cbz	r3, 8017132 <_close_r+0x1a>
 8017130:	602b      	str	r3, [r5, #0]
 8017132:	bd38      	pop	{r3, r4, r5, pc}
 8017134:	20008f18 	.word	0x20008f18

08017138 <quorem>:
 8017138:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801713c:	6903      	ldr	r3, [r0, #16]
 801713e:	690c      	ldr	r4, [r1, #16]
 8017140:	42a3      	cmp	r3, r4
 8017142:	4680      	mov	r8, r0
 8017144:	f2c0 8082 	blt.w	801724c <quorem+0x114>
 8017148:	3c01      	subs	r4, #1
 801714a:	f101 0714 	add.w	r7, r1, #20
 801714e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8017152:	f100 0614 	add.w	r6, r0, #20
 8017156:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801715a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801715e:	eb06 030c 	add.w	r3, r6, ip
 8017162:	3501      	adds	r5, #1
 8017164:	eb07 090c 	add.w	r9, r7, ip
 8017168:	9301      	str	r3, [sp, #4]
 801716a:	fbb0 f5f5 	udiv	r5, r0, r5
 801716e:	b395      	cbz	r5, 80171d6 <quorem+0x9e>
 8017170:	f04f 0a00 	mov.w	sl, #0
 8017174:	4638      	mov	r0, r7
 8017176:	46b6      	mov	lr, r6
 8017178:	46d3      	mov	fp, sl
 801717a:	f850 2b04 	ldr.w	r2, [r0], #4
 801717e:	b293      	uxth	r3, r2
 8017180:	fb05 a303 	mla	r3, r5, r3, sl
 8017184:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017188:	b29b      	uxth	r3, r3
 801718a:	ebab 0303 	sub.w	r3, fp, r3
 801718e:	0c12      	lsrs	r2, r2, #16
 8017190:	f8de b000 	ldr.w	fp, [lr]
 8017194:	fb05 a202 	mla	r2, r5, r2, sl
 8017198:	fa13 f38b 	uxtah	r3, r3, fp
 801719c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80171a0:	fa1f fb82 	uxth.w	fp, r2
 80171a4:	f8de 2000 	ldr.w	r2, [lr]
 80171a8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80171ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80171b0:	b29b      	uxth	r3, r3
 80171b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80171b6:	4581      	cmp	r9, r0
 80171b8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80171bc:	f84e 3b04 	str.w	r3, [lr], #4
 80171c0:	d2db      	bcs.n	801717a <quorem+0x42>
 80171c2:	f856 300c 	ldr.w	r3, [r6, ip]
 80171c6:	b933      	cbnz	r3, 80171d6 <quorem+0x9e>
 80171c8:	9b01      	ldr	r3, [sp, #4]
 80171ca:	3b04      	subs	r3, #4
 80171cc:	429e      	cmp	r6, r3
 80171ce:	461a      	mov	r2, r3
 80171d0:	d330      	bcc.n	8017234 <quorem+0xfc>
 80171d2:	f8c8 4010 	str.w	r4, [r8, #16]
 80171d6:	4640      	mov	r0, r8
 80171d8:	f001 fbf6 	bl	80189c8 <__mcmp>
 80171dc:	2800      	cmp	r0, #0
 80171de:	db25      	blt.n	801722c <quorem+0xf4>
 80171e0:	3501      	adds	r5, #1
 80171e2:	4630      	mov	r0, r6
 80171e4:	f04f 0c00 	mov.w	ip, #0
 80171e8:	f857 2b04 	ldr.w	r2, [r7], #4
 80171ec:	f8d0 e000 	ldr.w	lr, [r0]
 80171f0:	b293      	uxth	r3, r2
 80171f2:	ebac 0303 	sub.w	r3, ip, r3
 80171f6:	0c12      	lsrs	r2, r2, #16
 80171f8:	fa13 f38e 	uxtah	r3, r3, lr
 80171fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8017200:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017204:	b29b      	uxth	r3, r3
 8017206:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801720a:	45b9      	cmp	r9, r7
 801720c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8017210:	f840 3b04 	str.w	r3, [r0], #4
 8017214:	d2e8      	bcs.n	80171e8 <quorem+0xb0>
 8017216:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801721a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801721e:	b92a      	cbnz	r2, 801722c <quorem+0xf4>
 8017220:	3b04      	subs	r3, #4
 8017222:	429e      	cmp	r6, r3
 8017224:	461a      	mov	r2, r3
 8017226:	d30b      	bcc.n	8017240 <quorem+0x108>
 8017228:	f8c8 4010 	str.w	r4, [r8, #16]
 801722c:	4628      	mov	r0, r5
 801722e:	b003      	add	sp, #12
 8017230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017234:	6812      	ldr	r2, [r2, #0]
 8017236:	3b04      	subs	r3, #4
 8017238:	2a00      	cmp	r2, #0
 801723a:	d1ca      	bne.n	80171d2 <quorem+0x9a>
 801723c:	3c01      	subs	r4, #1
 801723e:	e7c5      	b.n	80171cc <quorem+0x94>
 8017240:	6812      	ldr	r2, [r2, #0]
 8017242:	3b04      	subs	r3, #4
 8017244:	2a00      	cmp	r2, #0
 8017246:	d1ef      	bne.n	8017228 <quorem+0xf0>
 8017248:	3c01      	subs	r4, #1
 801724a:	e7ea      	b.n	8017222 <quorem+0xea>
 801724c:	2000      	movs	r0, #0
 801724e:	e7ee      	b.n	801722e <quorem+0xf6>

08017250 <_dtoa_r>:
 8017250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017254:	ec57 6b10 	vmov	r6, r7, d0
 8017258:	b097      	sub	sp, #92	; 0x5c
 801725a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801725c:	9106      	str	r1, [sp, #24]
 801725e:	4604      	mov	r4, r0
 8017260:	920b      	str	r2, [sp, #44]	; 0x2c
 8017262:	9312      	str	r3, [sp, #72]	; 0x48
 8017264:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017268:	e9cd 6700 	strd	r6, r7, [sp]
 801726c:	b93d      	cbnz	r5, 801727e <_dtoa_r+0x2e>
 801726e:	2010      	movs	r0, #16
 8017270:	f001 f922 	bl	80184b8 <malloc>
 8017274:	6260      	str	r0, [r4, #36]	; 0x24
 8017276:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801727a:	6005      	str	r5, [r0, #0]
 801727c:	60c5      	str	r5, [r0, #12]
 801727e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017280:	6819      	ldr	r1, [r3, #0]
 8017282:	b151      	cbz	r1, 801729a <_dtoa_r+0x4a>
 8017284:	685a      	ldr	r2, [r3, #4]
 8017286:	604a      	str	r2, [r1, #4]
 8017288:	2301      	movs	r3, #1
 801728a:	4093      	lsls	r3, r2
 801728c:	608b      	str	r3, [r1, #8]
 801728e:	4620      	mov	r0, r4
 8017290:	f001 f97b 	bl	801858a <_Bfree>
 8017294:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017296:	2200      	movs	r2, #0
 8017298:	601a      	str	r2, [r3, #0]
 801729a:	1e3b      	subs	r3, r7, #0
 801729c:	bfbb      	ittet	lt
 801729e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80172a2:	9301      	strlt	r3, [sp, #4]
 80172a4:	2300      	movge	r3, #0
 80172a6:	2201      	movlt	r2, #1
 80172a8:	bfac      	ite	ge
 80172aa:	f8c8 3000 	strge.w	r3, [r8]
 80172ae:	f8c8 2000 	strlt.w	r2, [r8]
 80172b2:	4baf      	ldr	r3, [pc, #700]	; (8017570 <_dtoa_r+0x320>)
 80172b4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80172b8:	ea33 0308 	bics.w	r3, r3, r8
 80172bc:	d114      	bne.n	80172e8 <_dtoa_r+0x98>
 80172be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80172c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80172c4:	6013      	str	r3, [r2, #0]
 80172c6:	9b00      	ldr	r3, [sp, #0]
 80172c8:	b923      	cbnz	r3, 80172d4 <_dtoa_r+0x84>
 80172ca:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80172ce:	2800      	cmp	r0, #0
 80172d0:	f000 8542 	beq.w	8017d58 <_dtoa_r+0xb08>
 80172d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80172d6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8017584 <_dtoa_r+0x334>
 80172da:	2b00      	cmp	r3, #0
 80172dc:	f000 8544 	beq.w	8017d68 <_dtoa_r+0xb18>
 80172e0:	f10b 0303 	add.w	r3, fp, #3
 80172e4:	f000 bd3e 	b.w	8017d64 <_dtoa_r+0xb14>
 80172e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80172ec:	2200      	movs	r2, #0
 80172ee:	2300      	movs	r3, #0
 80172f0:	4630      	mov	r0, r6
 80172f2:	4639      	mov	r1, r7
 80172f4:	f7f1 fb20 	bl	8008938 <__aeabi_dcmpeq>
 80172f8:	4681      	mov	r9, r0
 80172fa:	b168      	cbz	r0, 8017318 <_dtoa_r+0xc8>
 80172fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80172fe:	2301      	movs	r3, #1
 8017300:	6013      	str	r3, [r2, #0]
 8017302:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017304:	2b00      	cmp	r3, #0
 8017306:	f000 8524 	beq.w	8017d52 <_dtoa_r+0xb02>
 801730a:	4b9a      	ldr	r3, [pc, #616]	; (8017574 <_dtoa_r+0x324>)
 801730c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801730e:	f103 3bff 	add.w	fp, r3, #4294967295
 8017312:	6013      	str	r3, [r2, #0]
 8017314:	f000 bd28 	b.w	8017d68 <_dtoa_r+0xb18>
 8017318:	aa14      	add	r2, sp, #80	; 0x50
 801731a:	a915      	add	r1, sp, #84	; 0x54
 801731c:	ec47 6b10 	vmov	d0, r6, r7
 8017320:	4620      	mov	r0, r4
 8017322:	f001 fc3f 	bl	8018ba4 <__d2b>
 8017326:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801732a:	9004      	str	r0, [sp, #16]
 801732c:	2d00      	cmp	r5, #0
 801732e:	d07c      	beq.n	801742a <_dtoa_r+0x1da>
 8017330:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8017334:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8017338:	46b2      	mov	sl, r6
 801733a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 801733e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8017342:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8017346:	2200      	movs	r2, #0
 8017348:	4b8b      	ldr	r3, [pc, #556]	; (8017578 <_dtoa_r+0x328>)
 801734a:	4650      	mov	r0, sl
 801734c:	4659      	mov	r1, fp
 801734e:	f7f0 fed3 	bl	80080f8 <__aeabi_dsub>
 8017352:	a381      	add	r3, pc, #516	; (adr r3, 8017558 <_dtoa_r+0x308>)
 8017354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017358:	f7f1 f886 	bl	8008468 <__aeabi_dmul>
 801735c:	a380      	add	r3, pc, #512	; (adr r3, 8017560 <_dtoa_r+0x310>)
 801735e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017362:	f7f0 fecb 	bl	80080fc <__adddf3>
 8017366:	4606      	mov	r6, r0
 8017368:	4628      	mov	r0, r5
 801736a:	460f      	mov	r7, r1
 801736c:	f7f1 f812 	bl	8008394 <__aeabi_i2d>
 8017370:	a37d      	add	r3, pc, #500	; (adr r3, 8017568 <_dtoa_r+0x318>)
 8017372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017376:	f7f1 f877 	bl	8008468 <__aeabi_dmul>
 801737a:	4602      	mov	r2, r0
 801737c:	460b      	mov	r3, r1
 801737e:	4630      	mov	r0, r6
 8017380:	4639      	mov	r1, r7
 8017382:	f7f0 febb 	bl	80080fc <__adddf3>
 8017386:	4606      	mov	r6, r0
 8017388:	460f      	mov	r7, r1
 801738a:	f7f1 fb1d 	bl	80089c8 <__aeabi_d2iz>
 801738e:	2200      	movs	r2, #0
 8017390:	4682      	mov	sl, r0
 8017392:	2300      	movs	r3, #0
 8017394:	4630      	mov	r0, r6
 8017396:	4639      	mov	r1, r7
 8017398:	f7f1 fad8 	bl	800894c <__aeabi_dcmplt>
 801739c:	b148      	cbz	r0, 80173b2 <_dtoa_r+0x162>
 801739e:	4650      	mov	r0, sl
 80173a0:	f7f0 fff8 	bl	8008394 <__aeabi_i2d>
 80173a4:	4632      	mov	r2, r6
 80173a6:	463b      	mov	r3, r7
 80173a8:	f7f1 fac6 	bl	8008938 <__aeabi_dcmpeq>
 80173ac:	b908      	cbnz	r0, 80173b2 <_dtoa_r+0x162>
 80173ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80173b2:	f1ba 0f16 	cmp.w	sl, #22
 80173b6:	d859      	bhi.n	801746c <_dtoa_r+0x21c>
 80173b8:	4970      	ldr	r1, [pc, #448]	; (801757c <_dtoa_r+0x32c>)
 80173ba:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80173be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80173c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80173c6:	f7f1 fadf 	bl	8008988 <__aeabi_dcmpgt>
 80173ca:	2800      	cmp	r0, #0
 80173cc:	d050      	beq.n	8017470 <_dtoa_r+0x220>
 80173ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80173d2:	2300      	movs	r3, #0
 80173d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80173d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80173d8:	1b5d      	subs	r5, r3, r5
 80173da:	f1b5 0801 	subs.w	r8, r5, #1
 80173de:	bf49      	itett	mi
 80173e0:	f1c5 0301 	rsbmi	r3, r5, #1
 80173e4:	2300      	movpl	r3, #0
 80173e6:	9305      	strmi	r3, [sp, #20]
 80173e8:	f04f 0800 	movmi.w	r8, #0
 80173ec:	bf58      	it	pl
 80173ee:	9305      	strpl	r3, [sp, #20]
 80173f0:	f1ba 0f00 	cmp.w	sl, #0
 80173f4:	db3e      	blt.n	8017474 <_dtoa_r+0x224>
 80173f6:	2300      	movs	r3, #0
 80173f8:	44d0      	add	r8, sl
 80173fa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80173fe:	9307      	str	r3, [sp, #28]
 8017400:	9b06      	ldr	r3, [sp, #24]
 8017402:	2b09      	cmp	r3, #9
 8017404:	f200 8090 	bhi.w	8017528 <_dtoa_r+0x2d8>
 8017408:	2b05      	cmp	r3, #5
 801740a:	bfc4      	itt	gt
 801740c:	3b04      	subgt	r3, #4
 801740e:	9306      	strgt	r3, [sp, #24]
 8017410:	9b06      	ldr	r3, [sp, #24]
 8017412:	f1a3 0302 	sub.w	r3, r3, #2
 8017416:	bfcc      	ite	gt
 8017418:	2500      	movgt	r5, #0
 801741a:	2501      	movle	r5, #1
 801741c:	2b03      	cmp	r3, #3
 801741e:	f200 808f 	bhi.w	8017540 <_dtoa_r+0x2f0>
 8017422:	e8df f003 	tbb	[pc, r3]
 8017426:	7f7d      	.short	0x7f7d
 8017428:	7131      	.short	0x7131
 801742a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 801742e:	441d      	add	r5, r3
 8017430:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8017434:	2820      	cmp	r0, #32
 8017436:	dd13      	ble.n	8017460 <_dtoa_r+0x210>
 8017438:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801743c:	9b00      	ldr	r3, [sp, #0]
 801743e:	fa08 f800 	lsl.w	r8, r8, r0
 8017442:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8017446:	fa23 f000 	lsr.w	r0, r3, r0
 801744a:	ea48 0000 	orr.w	r0, r8, r0
 801744e:	f7f0 ff91 	bl	8008374 <__aeabi_ui2d>
 8017452:	2301      	movs	r3, #1
 8017454:	4682      	mov	sl, r0
 8017456:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801745a:	3d01      	subs	r5, #1
 801745c:	9313      	str	r3, [sp, #76]	; 0x4c
 801745e:	e772      	b.n	8017346 <_dtoa_r+0xf6>
 8017460:	9b00      	ldr	r3, [sp, #0]
 8017462:	f1c0 0020 	rsb	r0, r0, #32
 8017466:	fa03 f000 	lsl.w	r0, r3, r0
 801746a:	e7f0      	b.n	801744e <_dtoa_r+0x1fe>
 801746c:	2301      	movs	r3, #1
 801746e:	e7b1      	b.n	80173d4 <_dtoa_r+0x184>
 8017470:	900f      	str	r0, [sp, #60]	; 0x3c
 8017472:	e7b0      	b.n	80173d6 <_dtoa_r+0x186>
 8017474:	9b05      	ldr	r3, [sp, #20]
 8017476:	eba3 030a 	sub.w	r3, r3, sl
 801747a:	9305      	str	r3, [sp, #20]
 801747c:	f1ca 0300 	rsb	r3, sl, #0
 8017480:	9307      	str	r3, [sp, #28]
 8017482:	2300      	movs	r3, #0
 8017484:	930e      	str	r3, [sp, #56]	; 0x38
 8017486:	e7bb      	b.n	8017400 <_dtoa_r+0x1b0>
 8017488:	2301      	movs	r3, #1
 801748a:	930a      	str	r3, [sp, #40]	; 0x28
 801748c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801748e:	2b00      	cmp	r3, #0
 8017490:	dd59      	ble.n	8017546 <_dtoa_r+0x2f6>
 8017492:	9302      	str	r3, [sp, #8]
 8017494:	4699      	mov	r9, r3
 8017496:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017498:	2200      	movs	r2, #0
 801749a:	6072      	str	r2, [r6, #4]
 801749c:	2204      	movs	r2, #4
 801749e:	f102 0014 	add.w	r0, r2, #20
 80174a2:	4298      	cmp	r0, r3
 80174a4:	6871      	ldr	r1, [r6, #4]
 80174a6:	d953      	bls.n	8017550 <_dtoa_r+0x300>
 80174a8:	4620      	mov	r0, r4
 80174aa:	f001 f83a 	bl	8018522 <_Balloc>
 80174ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80174b0:	6030      	str	r0, [r6, #0]
 80174b2:	f1b9 0f0e 	cmp.w	r9, #14
 80174b6:	f8d3 b000 	ldr.w	fp, [r3]
 80174ba:	f200 80e6 	bhi.w	801768a <_dtoa_r+0x43a>
 80174be:	2d00      	cmp	r5, #0
 80174c0:	f000 80e3 	beq.w	801768a <_dtoa_r+0x43a>
 80174c4:	ed9d 7b00 	vldr	d7, [sp]
 80174c8:	f1ba 0f00 	cmp.w	sl, #0
 80174cc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80174d0:	dd74      	ble.n	80175bc <_dtoa_r+0x36c>
 80174d2:	4a2a      	ldr	r2, [pc, #168]	; (801757c <_dtoa_r+0x32c>)
 80174d4:	f00a 030f 	and.w	r3, sl, #15
 80174d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80174dc:	ed93 7b00 	vldr	d7, [r3]
 80174e0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80174e4:	06f0      	lsls	r0, r6, #27
 80174e6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80174ea:	d565      	bpl.n	80175b8 <_dtoa_r+0x368>
 80174ec:	4b24      	ldr	r3, [pc, #144]	; (8017580 <_dtoa_r+0x330>)
 80174ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80174f2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80174f6:	f7f1 f8e1 	bl	80086bc <__aeabi_ddiv>
 80174fa:	e9cd 0100 	strd	r0, r1, [sp]
 80174fe:	f006 060f 	and.w	r6, r6, #15
 8017502:	2503      	movs	r5, #3
 8017504:	4f1e      	ldr	r7, [pc, #120]	; (8017580 <_dtoa_r+0x330>)
 8017506:	e04c      	b.n	80175a2 <_dtoa_r+0x352>
 8017508:	2301      	movs	r3, #1
 801750a:	930a      	str	r3, [sp, #40]	; 0x28
 801750c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801750e:	4453      	add	r3, sl
 8017510:	f103 0901 	add.w	r9, r3, #1
 8017514:	9302      	str	r3, [sp, #8]
 8017516:	464b      	mov	r3, r9
 8017518:	2b01      	cmp	r3, #1
 801751a:	bfb8      	it	lt
 801751c:	2301      	movlt	r3, #1
 801751e:	e7ba      	b.n	8017496 <_dtoa_r+0x246>
 8017520:	2300      	movs	r3, #0
 8017522:	e7b2      	b.n	801748a <_dtoa_r+0x23a>
 8017524:	2300      	movs	r3, #0
 8017526:	e7f0      	b.n	801750a <_dtoa_r+0x2ba>
 8017528:	2501      	movs	r5, #1
 801752a:	2300      	movs	r3, #0
 801752c:	9306      	str	r3, [sp, #24]
 801752e:	950a      	str	r5, [sp, #40]	; 0x28
 8017530:	f04f 33ff 	mov.w	r3, #4294967295
 8017534:	9302      	str	r3, [sp, #8]
 8017536:	4699      	mov	r9, r3
 8017538:	2200      	movs	r2, #0
 801753a:	2312      	movs	r3, #18
 801753c:	920b      	str	r2, [sp, #44]	; 0x2c
 801753e:	e7aa      	b.n	8017496 <_dtoa_r+0x246>
 8017540:	2301      	movs	r3, #1
 8017542:	930a      	str	r3, [sp, #40]	; 0x28
 8017544:	e7f4      	b.n	8017530 <_dtoa_r+0x2e0>
 8017546:	2301      	movs	r3, #1
 8017548:	9302      	str	r3, [sp, #8]
 801754a:	4699      	mov	r9, r3
 801754c:	461a      	mov	r2, r3
 801754e:	e7f5      	b.n	801753c <_dtoa_r+0x2ec>
 8017550:	3101      	adds	r1, #1
 8017552:	6071      	str	r1, [r6, #4]
 8017554:	0052      	lsls	r2, r2, #1
 8017556:	e7a2      	b.n	801749e <_dtoa_r+0x24e>
 8017558:	636f4361 	.word	0x636f4361
 801755c:	3fd287a7 	.word	0x3fd287a7
 8017560:	8b60c8b3 	.word	0x8b60c8b3
 8017564:	3fc68a28 	.word	0x3fc68a28
 8017568:	509f79fb 	.word	0x509f79fb
 801756c:	3fd34413 	.word	0x3fd34413
 8017570:	7ff00000 	.word	0x7ff00000
 8017574:	08019627 	.word	0x08019627
 8017578:	3ff80000 	.word	0x3ff80000
 801757c:	080196c0 	.word	0x080196c0
 8017580:	08019698 	.word	0x08019698
 8017584:	08019689 	.word	0x08019689
 8017588:	07f1      	lsls	r1, r6, #31
 801758a:	d508      	bpl.n	801759e <_dtoa_r+0x34e>
 801758c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017590:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017594:	f7f0 ff68 	bl	8008468 <__aeabi_dmul>
 8017598:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801759c:	3501      	adds	r5, #1
 801759e:	1076      	asrs	r6, r6, #1
 80175a0:	3708      	adds	r7, #8
 80175a2:	2e00      	cmp	r6, #0
 80175a4:	d1f0      	bne.n	8017588 <_dtoa_r+0x338>
 80175a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80175aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80175ae:	f7f1 f885 	bl	80086bc <__aeabi_ddiv>
 80175b2:	e9cd 0100 	strd	r0, r1, [sp]
 80175b6:	e01a      	b.n	80175ee <_dtoa_r+0x39e>
 80175b8:	2502      	movs	r5, #2
 80175ba:	e7a3      	b.n	8017504 <_dtoa_r+0x2b4>
 80175bc:	f000 80a0 	beq.w	8017700 <_dtoa_r+0x4b0>
 80175c0:	f1ca 0600 	rsb	r6, sl, #0
 80175c4:	4b9f      	ldr	r3, [pc, #636]	; (8017844 <_dtoa_r+0x5f4>)
 80175c6:	4fa0      	ldr	r7, [pc, #640]	; (8017848 <_dtoa_r+0x5f8>)
 80175c8:	f006 020f 	and.w	r2, r6, #15
 80175cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80175d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80175d8:	f7f0 ff46 	bl	8008468 <__aeabi_dmul>
 80175dc:	e9cd 0100 	strd	r0, r1, [sp]
 80175e0:	1136      	asrs	r6, r6, #4
 80175e2:	2300      	movs	r3, #0
 80175e4:	2502      	movs	r5, #2
 80175e6:	2e00      	cmp	r6, #0
 80175e8:	d17f      	bne.n	80176ea <_dtoa_r+0x49a>
 80175ea:	2b00      	cmp	r3, #0
 80175ec:	d1e1      	bne.n	80175b2 <_dtoa_r+0x362>
 80175ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	f000 8087 	beq.w	8017704 <_dtoa_r+0x4b4>
 80175f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80175fa:	2200      	movs	r2, #0
 80175fc:	4b93      	ldr	r3, [pc, #588]	; (801784c <_dtoa_r+0x5fc>)
 80175fe:	4630      	mov	r0, r6
 8017600:	4639      	mov	r1, r7
 8017602:	f7f1 f9a3 	bl	800894c <__aeabi_dcmplt>
 8017606:	2800      	cmp	r0, #0
 8017608:	d07c      	beq.n	8017704 <_dtoa_r+0x4b4>
 801760a:	f1b9 0f00 	cmp.w	r9, #0
 801760e:	d079      	beq.n	8017704 <_dtoa_r+0x4b4>
 8017610:	9b02      	ldr	r3, [sp, #8]
 8017612:	2b00      	cmp	r3, #0
 8017614:	dd35      	ble.n	8017682 <_dtoa_r+0x432>
 8017616:	f10a 33ff 	add.w	r3, sl, #4294967295
 801761a:	9308      	str	r3, [sp, #32]
 801761c:	4639      	mov	r1, r7
 801761e:	2200      	movs	r2, #0
 8017620:	4b8b      	ldr	r3, [pc, #556]	; (8017850 <_dtoa_r+0x600>)
 8017622:	4630      	mov	r0, r6
 8017624:	f7f0 ff20 	bl	8008468 <__aeabi_dmul>
 8017628:	e9cd 0100 	strd	r0, r1, [sp]
 801762c:	9f02      	ldr	r7, [sp, #8]
 801762e:	3501      	adds	r5, #1
 8017630:	4628      	mov	r0, r5
 8017632:	f7f0 feaf 	bl	8008394 <__aeabi_i2d>
 8017636:	e9dd 2300 	ldrd	r2, r3, [sp]
 801763a:	f7f0 ff15 	bl	8008468 <__aeabi_dmul>
 801763e:	2200      	movs	r2, #0
 8017640:	4b84      	ldr	r3, [pc, #528]	; (8017854 <_dtoa_r+0x604>)
 8017642:	f7f0 fd5b 	bl	80080fc <__adddf3>
 8017646:	4605      	mov	r5, r0
 8017648:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801764c:	2f00      	cmp	r7, #0
 801764e:	d15d      	bne.n	801770c <_dtoa_r+0x4bc>
 8017650:	2200      	movs	r2, #0
 8017652:	4b81      	ldr	r3, [pc, #516]	; (8017858 <_dtoa_r+0x608>)
 8017654:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017658:	f7f0 fd4e 	bl	80080f8 <__aeabi_dsub>
 801765c:	462a      	mov	r2, r5
 801765e:	4633      	mov	r3, r6
 8017660:	e9cd 0100 	strd	r0, r1, [sp]
 8017664:	f7f1 f990 	bl	8008988 <__aeabi_dcmpgt>
 8017668:	2800      	cmp	r0, #0
 801766a:	f040 8288 	bne.w	8017b7e <_dtoa_r+0x92e>
 801766e:	462a      	mov	r2, r5
 8017670:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8017674:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017678:	f7f1 f968 	bl	800894c <__aeabi_dcmplt>
 801767c:	2800      	cmp	r0, #0
 801767e:	f040 827c 	bne.w	8017b7a <_dtoa_r+0x92a>
 8017682:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8017686:	e9cd 2300 	strd	r2, r3, [sp]
 801768a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801768c:	2b00      	cmp	r3, #0
 801768e:	f2c0 8150 	blt.w	8017932 <_dtoa_r+0x6e2>
 8017692:	f1ba 0f0e 	cmp.w	sl, #14
 8017696:	f300 814c 	bgt.w	8017932 <_dtoa_r+0x6e2>
 801769a:	4b6a      	ldr	r3, [pc, #424]	; (8017844 <_dtoa_r+0x5f4>)
 801769c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80176a0:	ed93 7b00 	vldr	d7, [r3]
 80176a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80176a6:	2b00      	cmp	r3, #0
 80176a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80176ac:	f280 80d8 	bge.w	8017860 <_dtoa_r+0x610>
 80176b0:	f1b9 0f00 	cmp.w	r9, #0
 80176b4:	f300 80d4 	bgt.w	8017860 <_dtoa_r+0x610>
 80176b8:	f040 825e 	bne.w	8017b78 <_dtoa_r+0x928>
 80176bc:	2200      	movs	r2, #0
 80176be:	4b66      	ldr	r3, [pc, #408]	; (8017858 <_dtoa_r+0x608>)
 80176c0:	ec51 0b17 	vmov	r0, r1, d7
 80176c4:	f7f0 fed0 	bl	8008468 <__aeabi_dmul>
 80176c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80176cc:	f7f1 f952 	bl	8008974 <__aeabi_dcmpge>
 80176d0:	464f      	mov	r7, r9
 80176d2:	464e      	mov	r6, r9
 80176d4:	2800      	cmp	r0, #0
 80176d6:	f040 8234 	bne.w	8017b42 <_dtoa_r+0x8f2>
 80176da:	2331      	movs	r3, #49	; 0x31
 80176dc:	f10b 0501 	add.w	r5, fp, #1
 80176e0:	f88b 3000 	strb.w	r3, [fp]
 80176e4:	f10a 0a01 	add.w	sl, sl, #1
 80176e8:	e22f      	b.n	8017b4a <_dtoa_r+0x8fa>
 80176ea:	07f2      	lsls	r2, r6, #31
 80176ec:	d505      	bpl.n	80176fa <_dtoa_r+0x4aa>
 80176ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80176f2:	f7f0 feb9 	bl	8008468 <__aeabi_dmul>
 80176f6:	3501      	adds	r5, #1
 80176f8:	2301      	movs	r3, #1
 80176fa:	1076      	asrs	r6, r6, #1
 80176fc:	3708      	adds	r7, #8
 80176fe:	e772      	b.n	80175e6 <_dtoa_r+0x396>
 8017700:	2502      	movs	r5, #2
 8017702:	e774      	b.n	80175ee <_dtoa_r+0x39e>
 8017704:	f8cd a020 	str.w	sl, [sp, #32]
 8017708:	464f      	mov	r7, r9
 801770a:	e791      	b.n	8017630 <_dtoa_r+0x3e0>
 801770c:	4b4d      	ldr	r3, [pc, #308]	; (8017844 <_dtoa_r+0x5f4>)
 801770e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8017712:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8017716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017718:	2b00      	cmp	r3, #0
 801771a:	d047      	beq.n	80177ac <_dtoa_r+0x55c>
 801771c:	4602      	mov	r2, r0
 801771e:	460b      	mov	r3, r1
 8017720:	2000      	movs	r0, #0
 8017722:	494e      	ldr	r1, [pc, #312]	; (801785c <_dtoa_r+0x60c>)
 8017724:	f7f0 ffca 	bl	80086bc <__aeabi_ddiv>
 8017728:	462a      	mov	r2, r5
 801772a:	4633      	mov	r3, r6
 801772c:	f7f0 fce4 	bl	80080f8 <__aeabi_dsub>
 8017730:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017734:	465d      	mov	r5, fp
 8017736:	e9dd 0100 	ldrd	r0, r1, [sp]
 801773a:	f7f1 f945 	bl	80089c8 <__aeabi_d2iz>
 801773e:	4606      	mov	r6, r0
 8017740:	f7f0 fe28 	bl	8008394 <__aeabi_i2d>
 8017744:	4602      	mov	r2, r0
 8017746:	460b      	mov	r3, r1
 8017748:	e9dd 0100 	ldrd	r0, r1, [sp]
 801774c:	f7f0 fcd4 	bl	80080f8 <__aeabi_dsub>
 8017750:	3630      	adds	r6, #48	; 0x30
 8017752:	f805 6b01 	strb.w	r6, [r5], #1
 8017756:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801775a:	e9cd 0100 	strd	r0, r1, [sp]
 801775e:	f7f1 f8f5 	bl	800894c <__aeabi_dcmplt>
 8017762:	2800      	cmp	r0, #0
 8017764:	d163      	bne.n	801782e <_dtoa_r+0x5de>
 8017766:	e9dd 2300 	ldrd	r2, r3, [sp]
 801776a:	2000      	movs	r0, #0
 801776c:	4937      	ldr	r1, [pc, #220]	; (801784c <_dtoa_r+0x5fc>)
 801776e:	f7f0 fcc3 	bl	80080f8 <__aeabi_dsub>
 8017772:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017776:	f7f1 f8e9 	bl	800894c <__aeabi_dcmplt>
 801777a:	2800      	cmp	r0, #0
 801777c:	f040 80b7 	bne.w	80178ee <_dtoa_r+0x69e>
 8017780:	eba5 030b 	sub.w	r3, r5, fp
 8017784:	429f      	cmp	r7, r3
 8017786:	f77f af7c 	ble.w	8017682 <_dtoa_r+0x432>
 801778a:	2200      	movs	r2, #0
 801778c:	4b30      	ldr	r3, [pc, #192]	; (8017850 <_dtoa_r+0x600>)
 801778e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017792:	f7f0 fe69 	bl	8008468 <__aeabi_dmul>
 8017796:	2200      	movs	r2, #0
 8017798:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801779c:	4b2c      	ldr	r3, [pc, #176]	; (8017850 <_dtoa_r+0x600>)
 801779e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80177a2:	f7f0 fe61 	bl	8008468 <__aeabi_dmul>
 80177a6:	e9cd 0100 	strd	r0, r1, [sp]
 80177aa:	e7c4      	b.n	8017736 <_dtoa_r+0x4e6>
 80177ac:	462a      	mov	r2, r5
 80177ae:	4633      	mov	r3, r6
 80177b0:	f7f0 fe5a 	bl	8008468 <__aeabi_dmul>
 80177b4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80177b8:	eb0b 0507 	add.w	r5, fp, r7
 80177bc:	465e      	mov	r6, fp
 80177be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80177c2:	f7f1 f901 	bl	80089c8 <__aeabi_d2iz>
 80177c6:	4607      	mov	r7, r0
 80177c8:	f7f0 fde4 	bl	8008394 <__aeabi_i2d>
 80177cc:	3730      	adds	r7, #48	; 0x30
 80177ce:	4602      	mov	r2, r0
 80177d0:	460b      	mov	r3, r1
 80177d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80177d6:	f7f0 fc8f 	bl	80080f8 <__aeabi_dsub>
 80177da:	f806 7b01 	strb.w	r7, [r6], #1
 80177de:	42ae      	cmp	r6, r5
 80177e0:	e9cd 0100 	strd	r0, r1, [sp]
 80177e4:	f04f 0200 	mov.w	r2, #0
 80177e8:	d126      	bne.n	8017838 <_dtoa_r+0x5e8>
 80177ea:	4b1c      	ldr	r3, [pc, #112]	; (801785c <_dtoa_r+0x60c>)
 80177ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80177f0:	f7f0 fc84 	bl	80080fc <__adddf3>
 80177f4:	4602      	mov	r2, r0
 80177f6:	460b      	mov	r3, r1
 80177f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80177fc:	f7f1 f8c4 	bl	8008988 <__aeabi_dcmpgt>
 8017800:	2800      	cmp	r0, #0
 8017802:	d174      	bne.n	80178ee <_dtoa_r+0x69e>
 8017804:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017808:	2000      	movs	r0, #0
 801780a:	4914      	ldr	r1, [pc, #80]	; (801785c <_dtoa_r+0x60c>)
 801780c:	f7f0 fc74 	bl	80080f8 <__aeabi_dsub>
 8017810:	4602      	mov	r2, r0
 8017812:	460b      	mov	r3, r1
 8017814:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017818:	f7f1 f898 	bl	800894c <__aeabi_dcmplt>
 801781c:	2800      	cmp	r0, #0
 801781e:	f43f af30 	beq.w	8017682 <_dtoa_r+0x432>
 8017822:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017826:	2b30      	cmp	r3, #48	; 0x30
 8017828:	f105 32ff 	add.w	r2, r5, #4294967295
 801782c:	d002      	beq.n	8017834 <_dtoa_r+0x5e4>
 801782e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017832:	e04a      	b.n	80178ca <_dtoa_r+0x67a>
 8017834:	4615      	mov	r5, r2
 8017836:	e7f4      	b.n	8017822 <_dtoa_r+0x5d2>
 8017838:	4b05      	ldr	r3, [pc, #20]	; (8017850 <_dtoa_r+0x600>)
 801783a:	f7f0 fe15 	bl	8008468 <__aeabi_dmul>
 801783e:	e9cd 0100 	strd	r0, r1, [sp]
 8017842:	e7bc      	b.n	80177be <_dtoa_r+0x56e>
 8017844:	080196c0 	.word	0x080196c0
 8017848:	08019698 	.word	0x08019698
 801784c:	3ff00000 	.word	0x3ff00000
 8017850:	40240000 	.word	0x40240000
 8017854:	401c0000 	.word	0x401c0000
 8017858:	40140000 	.word	0x40140000
 801785c:	3fe00000 	.word	0x3fe00000
 8017860:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017864:	465d      	mov	r5, fp
 8017866:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801786a:	4630      	mov	r0, r6
 801786c:	4639      	mov	r1, r7
 801786e:	f7f0 ff25 	bl	80086bc <__aeabi_ddiv>
 8017872:	f7f1 f8a9 	bl	80089c8 <__aeabi_d2iz>
 8017876:	4680      	mov	r8, r0
 8017878:	f7f0 fd8c 	bl	8008394 <__aeabi_i2d>
 801787c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017880:	f7f0 fdf2 	bl	8008468 <__aeabi_dmul>
 8017884:	4602      	mov	r2, r0
 8017886:	460b      	mov	r3, r1
 8017888:	4630      	mov	r0, r6
 801788a:	4639      	mov	r1, r7
 801788c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8017890:	f7f0 fc32 	bl	80080f8 <__aeabi_dsub>
 8017894:	f805 6b01 	strb.w	r6, [r5], #1
 8017898:	eba5 060b 	sub.w	r6, r5, fp
 801789c:	45b1      	cmp	r9, r6
 801789e:	4602      	mov	r2, r0
 80178a0:	460b      	mov	r3, r1
 80178a2:	d139      	bne.n	8017918 <_dtoa_r+0x6c8>
 80178a4:	f7f0 fc2a 	bl	80080fc <__adddf3>
 80178a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80178ac:	4606      	mov	r6, r0
 80178ae:	460f      	mov	r7, r1
 80178b0:	f7f1 f86a 	bl	8008988 <__aeabi_dcmpgt>
 80178b4:	b9c8      	cbnz	r0, 80178ea <_dtoa_r+0x69a>
 80178b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80178ba:	4630      	mov	r0, r6
 80178bc:	4639      	mov	r1, r7
 80178be:	f7f1 f83b 	bl	8008938 <__aeabi_dcmpeq>
 80178c2:	b110      	cbz	r0, 80178ca <_dtoa_r+0x67a>
 80178c4:	f018 0f01 	tst.w	r8, #1
 80178c8:	d10f      	bne.n	80178ea <_dtoa_r+0x69a>
 80178ca:	9904      	ldr	r1, [sp, #16]
 80178cc:	4620      	mov	r0, r4
 80178ce:	f000 fe5c 	bl	801858a <_Bfree>
 80178d2:	2300      	movs	r3, #0
 80178d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80178d6:	702b      	strb	r3, [r5, #0]
 80178d8:	f10a 0301 	add.w	r3, sl, #1
 80178dc:	6013      	str	r3, [r2, #0]
 80178de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80178e0:	2b00      	cmp	r3, #0
 80178e2:	f000 8241 	beq.w	8017d68 <_dtoa_r+0xb18>
 80178e6:	601d      	str	r5, [r3, #0]
 80178e8:	e23e      	b.n	8017d68 <_dtoa_r+0xb18>
 80178ea:	f8cd a020 	str.w	sl, [sp, #32]
 80178ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80178f2:	2a39      	cmp	r2, #57	; 0x39
 80178f4:	f105 33ff 	add.w	r3, r5, #4294967295
 80178f8:	d108      	bne.n	801790c <_dtoa_r+0x6bc>
 80178fa:	459b      	cmp	fp, r3
 80178fc:	d10a      	bne.n	8017914 <_dtoa_r+0x6c4>
 80178fe:	9b08      	ldr	r3, [sp, #32]
 8017900:	3301      	adds	r3, #1
 8017902:	9308      	str	r3, [sp, #32]
 8017904:	2330      	movs	r3, #48	; 0x30
 8017906:	f88b 3000 	strb.w	r3, [fp]
 801790a:	465b      	mov	r3, fp
 801790c:	781a      	ldrb	r2, [r3, #0]
 801790e:	3201      	adds	r2, #1
 8017910:	701a      	strb	r2, [r3, #0]
 8017912:	e78c      	b.n	801782e <_dtoa_r+0x5de>
 8017914:	461d      	mov	r5, r3
 8017916:	e7ea      	b.n	80178ee <_dtoa_r+0x69e>
 8017918:	2200      	movs	r2, #0
 801791a:	4b9b      	ldr	r3, [pc, #620]	; (8017b88 <_dtoa_r+0x938>)
 801791c:	f7f0 fda4 	bl	8008468 <__aeabi_dmul>
 8017920:	2200      	movs	r2, #0
 8017922:	2300      	movs	r3, #0
 8017924:	4606      	mov	r6, r0
 8017926:	460f      	mov	r7, r1
 8017928:	f7f1 f806 	bl	8008938 <__aeabi_dcmpeq>
 801792c:	2800      	cmp	r0, #0
 801792e:	d09a      	beq.n	8017866 <_dtoa_r+0x616>
 8017930:	e7cb      	b.n	80178ca <_dtoa_r+0x67a>
 8017932:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017934:	2a00      	cmp	r2, #0
 8017936:	f000 808b 	beq.w	8017a50 <_dtoa_r+0x800>
 801793a:	9a06      	ldr	r2, [sp, #24]
 801793c:	2a01      	cmp	r2, #1
 801793e:	dc6e      	bgt.n	8017a1e <_dtoa_r+0x7ce>
 8017940:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8017942:	2a00      	cmp	r2, #0
 8017944:	d067      	beq.n	8017a16 <_dtoa_r+0x7c6>
 8017946:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801794a:	9f07      	ldr	r7, [sp, #28]
 801794c:	9d05      	ldr	r5, [sp, #20]
 801794e:	9a05      	ldr	r2, [sp, #20]
 8017950:	2101      	movs	r1, #1
 8017952:	441a      	add	r2, r3
 8017954:	4620      	mov	r0, r4
 8017956:	9205      	str	r2, [sp, #20]
 8017958:	4498      	add	r8, r3
 801795a:	f000 fef4 	bl	8018746 <__i2b>
 801795e:	4606      	mov	r6, r0
 8017960:	2d00      	cmp	r5, #0
 8017962:	dd0c      	ble.n	801797e <_dtoa_r+0x72e>
 8017964:	f1b8 0f00 	cmp.w	r8, #0
 8017968:	dd09      	ble.n	801797e <_dtoa_r+0x72e>
 801796a:	4545      	cmp	r5, r8
 801796c:	9a05      	ldr	r2, [sp, #20]
 801796e:	462b      	mov	r3, r5
 8017970:	bfa8      	it	ge
 8017972:	4643      	movge	r3, r8
 8017974:	1ad2      	subs	r2, r2, r3
 8017976:	9205      	str	r2, [sp, #20]
 8017978:	1aed      	subs	r5, r5, r3
 801797a:	eba8 0803 	sub.w	r8, r8, r3
 801797e:	9b07      	ldr	r3, [sp, #28]
 8017980:	b1eb      	cbz	r3, 80179be <_dtoa_r+0x76e>
 8017982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017984:	2b00      	cmp	r3, #0
 8017986:	d067      	beq.n	8017a58 <_dtoa_r+0x808>
 8017988:	b18f      	cbz	r7, 80179ae <_dtoa_r+0x75e>
 801798a:	4631      	mov	r1, r6
 801798c:	463a      	mov	r2, r7
 801798e:	4620      	mov	r0, r4
 8017990:	f000 ff78 	bl	8018884 <__pow5mult>
 8017994:	9a04      	ldr	r2, [sp, #16]
 8017996:	4601      	mov	r1, r0
 8017998:	4606      	mov	r6, r0
 801799a:	4620      	mov	r0, r4
 801799c:	f000 fedc 	bl	8018758 <__multiply>
 80179a0:	9904      	ldr	r1, [sp, #16]
 80179a2:	9008      	str	r0, [sp, #32]
 80179a4:	4620      	mov	r0, r4
 80179a6:	f000 fdf0 	bl	801858a <_Bfree>
 80179aa:	9b08      	ldr	r3, [sp, #32]
 80179ac:	9304      	str	r3, [sp, #16]
 80179ae:	9b07      	ldr	r3, [sp, #28]
 80179b0:	1bda      	subs	r2, r3, r7
 80179b2:	d004      	beq.n	80179be <_dtoa_r+0x76e>
 80179b4:	9904      	ldr	r1, [sp, #16]
 80179b6:	4620      	mov	r0, r4
 80179b8:	f000 ff64 	bl	8018884 <__pow5mult>
 80179bc:	9004      	str	r0, [sp, #16]
 80179be:	2101      	movs	r1, #1
 80179c0:	4620      	mov	r0, r4
 80179c2:	f000 fec0 	bl	8018746 <__i2b>
 80179c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80179c8:	4607      	mov	r7, r0
 80179ca:	2b00      	cmp	r3, #0
 80179cc:	f000 81d0 	beq.w	8017d70 <_dtoa_r+0xb20>
 80179d0:	461a      	mov	r2, r3
 80179d2:	4601      	mov	r1, r0
 80179d4:	4620      	mov	r0, r4
 80179d6:	f000 ff55 	bl	8018884 <__pow5mult>
 80179da:	9b06      	ldr	r3, [sp, #24]
 80179dc:	2b01      	cmp	r3, #1
 80179de:	4607      	mov	r7, r0
 80179e0:	dc40      	bgt.n	8017a64 <_dtoa_r+0x814>
 80179e2:	9b00      	ldr	r3, [sp, #0]
 80179e4:	2b00      	cmp	r3, #0
 80179e6:	d139      	bne.n	8017a5c <_dtoa_r+0x80c>
 80179e8:	9b01      	ldr	r3, [sp, #4]
 80179ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80179ee:	2b00      	cmp	r3, #0
 80179f0:	d136      	bne.n	8017a60 <_dtoa_r+0x810>
 80179f2:	9b01      	ldr	r3, [sp, #4]
 80179f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80179f8:	0d1b      	lsrs	r3, r3, #20
 80179fa:	051b      	lsls	r3, r3, #20
 80179fc:	b12b      	cbz	r3, 8017a0a <_dtoa_r+0x7ba>
 80179fe:	9b05      	ldr	r3, [sp, #20]
 8017a00:	3301      	adds	r3, #1
 8017a02:	9305      	str	r3, [sp, #20]
 8017a04:	f108 0801 	add.w	r8, r8, #1
 8017a08:	2301      	movs	r3, #1
 8017a0a:	9307      	str	r3, [sp, #28]
 8017a0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017a0e:	2b00      	cmp	r3, #0
 8017a10:	d12a      	bne.n	8017a68 <_dtoa_r+0x818>
 8017a12:	2001      	movs	r0, #1
 8017a14:	e030      	b.n	8017a78 <_dtoa_r+0x828>
 8017a16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017a18:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8017a1c:	e795      	b.n	801794a <_dtoa_r+0x6fa>
 8017a1e:	9b07      	ldr	r3, [sp, #28]
 8017a20:	f109 37ff 	add.w	r7, r9, #4294967295
 8017a24:	42bb      	cmp	r3, r7
 8017a26:	bfbf      	itttt	lt
 8017a28:	9b07      	ldrlt	r3, [sp, #28]
 8017a2a:	9707      	strlt	r7, [sp, #28]
 8017a2c:	1afa      	sublt	r2, r7, r3
 8017a2e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8017a30:	bfbb      	ittet	lt
 8017a32:	189b      	addlt	r3, r3, r2
 8017a34:	930e      	strlt	r3, [sp, #56]	; 0x38
 8017a36:	1bdf      	subge	r7, r3, r7
 8017a38:	2700      	movlt	r7, #0
 8017a3a:	f1b9 0f00 	cmp.w	r9, #0
 8017a3e:	bfb5      	itete	lt
 8017a40:	9b05      	ldrlt	r3, [sp, #20]
 8017a42:	9d05      	ldrge	r5, [sp, #20]
 8017a44:	eba3 0509 	sublt.w	r5, r3, r9
 8017a48:	464b      	movge	r3, r9
 8017a4a:	bfb8      	it	lt
 8017a4c:	2300      	movlt	r3, #0
 8017a4e:	e77e      	b.n	801794e <_dtoa_r+0x6fe>
 8017a50:	9f07      	ldr	r7, [sp, #28]
 8017a52:	9d05      	ldr	r5, [sp, #20]
 8017a54:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8017a56:	e783      	b.n	8017960 <_dtoa_r+0x710>
 8017a58:	9a07      	ldr	r2, [sp, #28]
 8017a5a:	e7ab      	b.n	80179b4 <_dtoa_r+0x764>
 8017a5c:	2300      	movs	r3, #0
 8017a5e:	e7d4      	b.n	8017a0a <_dtoa_r+0x7ba>
 8017a60:	9b00      	ldr	r3, [sp, #0]
 8017a62:	e7d2      	b.n	8017a0a <_dtoa_r+0x7ba>
 8017a64:	2300      	movs	r3, #0
 8017a66:	9307      	str	r3, [sp, #28]
 8017a68:	693b      	ldr	r3, [r7, #16]
 8017a6a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8017a6e:	6918      	ldr	r0, [r3, #16]
 8017a70:	f000 fe1b 	bl	80186aa <__hi0bits>
 8017a74:	f1c0 0020 	rsb	r0, r0, #32
 8017a78:	4440      	add	r0, r8
 8017a7a:	f010 001f 	ands.w	r0, r0, #31
 8017a7e:	d047      	beq.n	8017b10 <_dtoa_r+0x8c0>
 8017a80:	f1c0 0320 	rsb	r3, r0, #32
 8017a84:	2b04      	cmp	r3, #4
 8017a86:	dd3b      	ble.n	8017b00 <_dtoa_r+0x8b0>
 8017a88:	9b05      	ldr	r3, [sp, #20]
 8017a8a:	f1c0 001c 	rsb	r0, r0, #28
 8017a8e:	4403      	add	r3, r0
 8017a90:	9305      	str	r3, [sp, #20]
 8017a92:	4405      	add	r5, r0
 8017a94:	4480      	add	r8, r0
 8017a96:	9b05      	ldr	r3, [sp, #20]
 8017a98:	2b00      	cmp	r3, #0
 8017a9a:	dd05      	ble.n	8017aa8 <_dtoa_r+0x858>
 8017a9c:	461a      	mov	r2, r3
 8017a9e:	9904      	ldr	r1, [sp, #16]
 8017aa0:	4620      	mov	r0, r4
 8017aa2:	f000 ff3d 	bl	8018920 <__lshift>
 8017aa6:	9004      	str	r0, [sp, #16]
 8017aa8:	f1b8 0f00 	cmp.w	r8, #0
 8017aac:	dd05      	ble.n	8017aba <_dtoa_r+0x86a>
 8017aae:	4639      	mov	r1, r7
 8017ab0:	4642      	mov	r2, r8
 8017ab2:	4620      	mov	r0, r4
 8017ab4:	f000 ff34 	bl	8018920 <__lshift>
 8017ab8:	4607      	mov	r7, r0
 8017aba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017abc:	b353      	cbz	r3, 8017b14 <_dtoa_r+0x8c4>
 8017abe:	4639      	mov	r1, r7
 8017ac0:	9804      	ldr	r0, [sp, #16]
 8017ac2:	f000 ff81 	bl	80189c8 <__mcmp>
 8017ac6:	2800      	cmp	r0, #0
 8017ac8:	da24      	bge.n	8017b14 <_dtoa_r+0x8c4>
 8017aca:	2300      	movs	r3, #0
 8017acc:	220a      	movs	r2, #10
 8017ace:	9904      	ldr	r1, [sp, #16]
 8017ad0:	4620      	mov	r0, r4
 8017ad2:	f000 fd71 	bl	80185b8 <__multadd>
 8017ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017ad8:	9004      	str	r0, [sp, #16]
 8017ada:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017ade:	2b00      	cmp	r3, #0
 8017ae0:	f000 814d 	beq.w	8017d7e <_dtoa_r+0xb2e>
 8017ae4:	2300      	movs	r3, #0
 8017ae6:	4631      	mov	r1, r6
 8017ae8:	220a      	movs	r2, #10
 8017aea:	4620      	mov	r0, r4
 8017aec:	f000 fd64 	bl	80185b8 <__multadd>
 8017af0:	9b02      	ldr	r3, [sp, #8]
 8017af2:	2b00      	cmp	r3, #0
 8017af4:	4606      	mov	r6, r0
 8017af6:	dc4f      	bgt.n	8017b98 <_dtoa_r+0x948>
 8017af8:	9b06      	ldr	r3, [sp, #24]
 8017afa:	2b02      	cmp	r3, #2
 8017afc:	dd4c      	ble.n	8017b98 <_dtoa_r+0x948>
 8017afe:	e011      	b.n	8017b24 <_dtoa_r+0x8d4>
 8017b00:	d0c9      	beq.n	8017a96 <_dtoa_r+0x846>
 8017b02:	9a05      	ldr	r2, [sp, #20]
 8017b04:	331c      	adds	r3, #28
 8017b06:	441a      	add	r2, r3
 8017b08:	9205      	str	r2, [sp, #20]
 8017b0a:	441d      	add	r5, r3
 8017b0c:	4498      	add	r8, r3
 8017b0e:	e7c2      	b.n	8017a96 <_dtoa_r+0x846>
 8017b10:	4603      	mov	r3, r0
 8017b12:	e7f6      	b.n	8017b02 <_dtoa_r+0x8b2>
 8017b14:	f1b9 0f00 	cmp.w	r9, #0
 8017b18:	dc38      	bgt.n	8017b8c <_dtoa_r+0x93c>
 8017b1a:	9b06      	ldr	r3, [sp, #24]
 8017b1c:	2b02      	cmp	r3, #2
 8017b1e:	dd35      	ble.n	8017b8c <_dtoa_r+0x93c>
 8017b20:	f8cd 9008 	str.w	r9, [sp, #8]
 8017b24:	9b02      	ldr	r3, [sp, #8]
 8017b26:	b963      	cbnz	r3, 8017b42 <_dtoa_r+0x8f2>
 8017b28:	4639      	mov	r1, r7
 8017b2a:	2205      	movs	r2, #5
 8017b2c:	4620      	mov	r0, r4
 8017b2e:	f000 fd43 	bl	80185b8 <__multadd>
 8017b32:	4601      	mov	r1, r0
 8017b34:	4607      	mov	r7, r0
 8017b36:	9804      	ldr	r0, [sp, #16]
 8017b38:	f000 ff46 	bl	80189c8 <__mcmp>
 8017b3c:	2800      	cmp	r0, #0
 8017b3e:	f73f adcc 	bgt.w	80176da <_dtoa_r+0x48a>
 8017b42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017b44:	465d      	mov	r5, fp
 8017b46:	ea6f 0a03 	mvn.w	sl, r3
 8017b4a:	f04f 0900 	mov.w	r9, #0
 8017b4e:	4639      	mov	r1, r7
 8017b50:	4620      	mov	r0, r4
 8017b52:	f000 fd1a 	bl	801858a <_Bfree>
 8017b56:	2e00      	cmp	r6, #0
 8017b58:	f43f aeb7 	beq.w	80178ca <_dtoa_r+0x67a>
 8017b5c:	f1b9 0f00 	cmp.w	r9, #0
 8017b60:	d005      	beq.n	8017b6e <_dtoa_r+0x91e>
 8017b62:	45b1      	cmp	r9, r6
 8017b64:	d003      	beq.n	8017b6e <_dtoa_r+0x91e>
 8017b66:	4649      	mov	r1, r9
 8017b68:	4620      	mov	r0, r4
 8017b6a:	f000 fd0e 	bl	801858a <_Bfree>
 8017b6e:	4631      	mov	r1, r6
 8017b70:	4620      	mov	r0, r4
 8017b72:	f000 fd0a 	bl	801858a <_Bfree>
 8017b76:	e6a8      	b.n	80178ca <_dtoa_r+0x67a>
 8017b78:	2700      	movs	r7, #0
 8017b7a:	463e      	mov	r6, r7
 8017b7c:	e7e1      	b.n	8017b42 <_dtoa_r+0x8f2>
 8017b7e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017b82:	463e      	mov	r6, r7
 8017b84:	e5a9      	b.n	80176da <_dtoa_r+0x48a>
 8017b86:	bf00      	nop
 8017b88:	40240000 	.word	0x40240000
 8017b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017b8e:	f8cd 9008 	str.w	r9, [sp, #8]
 8017b92:	2b00      	cmp	r3, #0
 8017b94:	f000 80fa 	beq.w	8017d8c <_dtoa_r+0xb3c>
 8017b98:	2d00      	cmp	r5, #0
 8017b9a:	dd05      	ble.n	8017ba8 <_dtoa_r+0x958>
 8017b9c:	4631      	mov	r1, r6
 8017b9e:	462a      	mov	r2, r5
 8017ba0:	4620      	mov	r0, r4
 8017ba2:	f000 febd 	bl	8018920 <__lshift>
 8017ba6:	4606      	mov	r6, r0
 8017ba8:	9b07      	ldr	r3, [sp, #28]
 8017baa:	2b00      	cmp	r3, #0
 8017bac:	d04c      	beq.n	8017c48 <_dtoa_r+0x9f8>
 8017bae:	6871      	ldr	r1, [r6, #4]
 8017bb0:	4620      	mov	r0, r4
 8017bb2:	f000 fcb6 	bl	8018522 <_Balloc>
 8017bb6:	6932      	ldr	r2, [r6, #16]
 8017bb8:	3202      	adds	r2, #2
 8017bba:	4605      	mov	r5, r0
 8017bbc:	0092      	lsls	r2, r2, #2
 8017bbe:	f106 010c 	add.w	r1, r6, #12
 8017bc2:	300c      	adds	r0, #12
 8017bc4:	f7fc fae8 	bl	8014198 <memcpy>
 8017bc8:	2201      	movs	r2, #1
 8017bca:	4629      	mov	r1, r5
 8017bcc:	4620      	mov	r0, r4
 8017bce:	f000 fea7 	bl	8018920 <__lshift>
 8017bd2:	9b00      	ldr	r3, [sp, #0]
 8017bd4:	f8cd b014 	str.w	fp, [sp, #20]
 8017bd8:	f003 0301 	and.w	r3, r3, #1
 8017bdc:	46b1      	mov	r9, r6
 8017bde:	9307      	str	r3, [sp, #28]
 8017be0:	4606      	mov	r6, r0
 8017be2:	4639      	mov	r1, r7
 8017be4:	9804      	ldr	r0, [sp, #16]
 8017be6:	f7ff faa7 	bl	8017138 <quorem>
 8017bea:	4649      	mov	r1, r9
 8017bec:	4605      	mov	r5, r0
 8017bee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017bf2:	9804      	ldr	r0, [sp, #16]
 8017bf4:	f000 fee8 	bl	80189c8 <__mcmp>
 8017bf8:	4632      	mov	r2, r6
 8017bfa:	9000      	str	r0, [sp, #0]
 8017bfc:	4639      	mov	r1, r7
 8017bfe:	4620      	mov	r0, r4
 8017c00:	f000 fefc 	bl	80189fc <__mdiff>
 8017c04:	68c3      	ldr	r3, [r0, #12]
 8017c06:	4602      	mov	r2, r0
 8017c08:	bb03      	cbnz	r3, 8017c4c <_dtoa_r+0x9fc>
 8017c0a:	4601      	mov	r1, r0
 8017c0c:	9008      	str	r0, [sp, #32]
 8017c0e:	9804      	ldr	r0, [sp, #16]
 8017c10:	f000 feda 	bl	80189c8 <__mcmp>
 8017c14:	9a08      	ldr	r2, [sp, #32]
 8017c16:	4603      	mov	r3, r0
 8017c18:	4611      	mov	r1, r2
 8017c1a:	4620      	mov	r0, r4
 8017c1c:	9308      	str	r3, [sp, #32]
 8017c1e:	f000 fcb4 	bl	801858a <_Bfree>
 8017c22:	9b08      	ldr	r3, [sp, #32]
 8017c24:	b9a3      	cbnz	r3, 8017c50 <_dtoa_r+0xa00>
 8017c26:	9a06      	ldr	r2, [sp, #24]
 8017c28:	b992      	cbnz	r2, 8017c50 <_dtoa_r+0xa00>
 8017c2a:	9a07      	ldr	r2, [sp, #28]
 8017c2c:	b982      	cbnz	r2, 8017c50 <_dtoa_r+0xa00>
 8017c2e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017c32:	d029      	beq.n	8017c88 <_dtoa_r+0xa38>
 8017c34:	9b00      	ldr	r3, [sp, #0]
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	dd01      	ble.n	8017c3e <_dtoa_r+0x9ee>
 8017c3a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8017c3e:	9b05      	ldr	r3, [sp, #20]
 8017c40:	1c5d      	adds	r5, r3, #1
 8017c42:	f883 8000 	strb.w	r8, [r3]
 8017c46:	e782      	b.n	8017b4e <_dtoa_r+0x8fe>
 8017c48:	4630      	mov	r0, r6
 8017c4a:	e7c2      	b.n	8017bd2 <_dtoa_r+0x982>
 8017c4c:	2301      	movs	r3, #1
 8017c4e:	e7e3      	b.n	8017c18 <_dtoa_r+0x9c8>
 8017c50:	9a00      	ldr	r2, [sp, #0]
 8017c52:	2a00      	cmp	r2, #0
 8017c54:	db04      	blt.n	8017c60 <_dtoa_r+0xa10>
 8017c56:	d125      	bne.n	8017ca4 <_dtoa_r+0xa54>
 8017c58:	9a06      	ldr	r2, [sp, #24]
 8017c5a:	bb1a      	cbnz	r2, 8017ca4 <_dtoa_r+0xa54>
 8017c5c:	9a07      	ldr	r2, [sp, #28]
 8017c5e:	bb0a      	cbnz	r2, 8017ca4 <_dtoa_r+0xa54>
 8017c60:	2b00      	cmp	r3, #0
 8017c62:	ddec      	ble.n	8017c3e <_dtoa_r+0x9ee>
 8017c64:	2201      	movs	r2, #1
 8017c66:	9904      	ldr	r1, [sp, #16]
 8017c68:	4620      	mov	r0, r4
 8017c6a:	f000 fe59 	bl	8018920 <__lshift>
 8017c6e:	4639      	mov	r1, r7
 8017c70:	9004      	str	r0, [sp, #16]
 8017c72:	f000 fea9 	bl	80189c8 <__mcmp>
 8017c76:	2800      	cmp	r0, #0
 8017c78:	dc03      	bgt.n	8017c82 <_dtoa_r+0xa32>
 8017c7a:	d1e0      	bne.n	8017c3e <_dtoa_r+0x9ee>
 8017c7c:	f018 0f01 	tst.w	r8, #1
 8017c80:	d0dd      	beq.n	8017c3e <_dtoa_r+0x9ee>
 8017c82:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017c86:	d1d8      	bne.n	8017c3a <_dtoa_r+0x9ea>
 8017c88:	9b05      	ldr	r3, [sp, #20]
 8017c8a:	9a05      	ldr	r2, [sp, #20]
 8017c8c:	1c5d      	adds	r5, r3, #1
 8017c8e:	2339      	movs	r3, #57	; 0x39
 8017c90:	7013      	strb	r3, [r2, #0]
 8017c92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017c96:	2b39      	cmp	r3, #57	; 0x39
 8017c98:	f105 32ff 	add.w	r2, r5, #4294967295
 8017c9c:	d04f      	beq.n	8017d3e <_dtoa_r+0xaee>
 8017c9e:	3301      	adds	r3, #1
 8017ca0:	7013      	strb	r3, [r2, #0]
 8017ca2:	e754      	b.n	8017b4e <_dtoa_r+0x8fe>
 8017ca4:	9a05      	ldr	r2, [sp, #20]
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	f102 0501 	add.w	r5, r2, #1
 8017cac:	dd06      	ble.n	8017cbc <_dtoa_r+0xa6c>
 8017cae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017cb2:	d0e9      	beq.n	8017c88 <_dtoa_r+0xa38>
 8017cb4:	f108 0801 	add.w	r8, r8, #1
 8017cb8:	9b05      	ldr	r3, [sp, #20]
 8017cba:	e7c2      	b.n	8017c42 <_dtoa_r+0x9f2>
 8017cbc:	9a02      	ldr	r2, [sp, #8]
 8017cbe:	f805 8c01 	strb.w	r8, [r5, #-1]
 8017cc2:	eba5 030b 	sub.w	r3, r5, fp
 8017cc6:	4293      	cmp	r3, r2
 8017cc8:	d021      	beq.n	8017d0e <_dtoa_r+0xabe>
 8017cca:	2300      	movs	r3, #0
 8017ccc:	220a      	movs	r2, #10
 8017cce:	9904      	ldr	r1, [sp, #16]
 8017cd0:	4620      	mov	r0, r4
 8017cd2:	f000 fc71 	bl	80185b8 <__multadd>
 8017cd6:	45b1      	cmp	r9, r6
 8017cd8:	9004      	str	r0, [sp, #16]
 8017cda:	f04f 0300 	mov.w	r3, #0
 8017cde:	f04f 020a 	mov.w	r2, #10
 8017ce2:	4649      	mov	r1, r9
 8017ce4:	4620      	mov	r0, r4
 8017ce6:	d105      	bne.n	8017cf4 <_dtoa_r+0xaa4>
 8017ce8:	f000 fc66 	bl	80185b8 <__multadd>
 8017cec:	4681      	mov	r9, r0
 8017cee:	4606      	mov	r6, r0
 8017cf0:	9505      	str	r5, [sp, #20]
 8017cf2:	e776      	b.n	8017be2 <_dtoa_r+0x992>
 8017cf4:	f000 fc60 	bl	80185b8 <__multadd>
 8017cf8:	4631      	mov	r1, r6
 8017cfa:	4681      	mov	r9, r0
 8017cfc:	2300      	movs	r3, #0
 8017cfe:	220a      	movs	r2, #10
 8017d00:	4620      	mov	r0, r4
 8017d02:	f000 fc59 	bl	80185b8 <__multadd>
 8017d06:	4606      	mov	r6, r0
 8017d08:	e7f2      	b.n	8017cf0 <_dtoa_r+0xaa0>
 8017d0a:	f04f 0900 	mov.w	r9, #0
 8017d0e:	2201      	movs	r2, #1
 8017d10:	9904      	ldr	r1, [sp, #16]
 8017d12:	4620      	mov	r0, r4
 8017d14:	f000 fe04 	bl	8018920 <__lshift>
 8017d18:	4639      	mov	r1, r7
 8017d1a:	9004      	str	r0, [sp, #16]
 8017d1c:	f000 fe54 	bl	80189c8 <__mcmp>
 8017d20:	2800      	cmp	r0, #0
 8017d22:	dcb6      	bgt.n	8017c92 <_dtoa_r+0xa42>
 8017d24:	d102      	bne.n	8017d2c <_dtoa_r+0xadc>
 8017d26:	f018 0f01 	tst.w	r8, #1
 8017d2a:	d1b2      	bne.n	8017c92 <_dtoa_r+0xa42>
 8017d2c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017d30:	2b30      	cmp	r3, #48	; 0x30
 8017d32:	f105 32ff 	add.w	r2, r5, #4294967295
 8017d36:	f47f af0a 	bne.w	8017b4e <_dtoa_r+0x8fe>
 8017d3a:	4615      	mov	r5, r2
 8017d3c:	e7f6      	b.n	8017d2c <_dtoa_r+0xadc>
 8017d3e:	4593      	cmp	fp, r2
 8017d40:	d105      	bne.n	8017d4e <_dtoa_r+0xafe>
 8017d42:	2331      	movs	r3, #49	; 0x31
 8017d44:	f10a 0a01 	add.w	sl, sl, #1
 8017d48:	f88b 3000 	strb.w	r3, [fp]
 8017d4c:	e6ff      	b.n	8017b4e <_dtoa_r+0x8fe>
 8017d4e:	4615      	mov	r5, r2
 8017d50:	e79f      	b.n	8017c92 <_dtoa_r+0xa42>
 8017d52:	f8df b064 	ldr.w	fp, [pc, #100]	; 8017db8 <_dtoa_r+0xb68>
 8017d56:	e007      	b.n	8017d68 <_dtoa_r+0xb18>
 8017d58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017d5a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8017dbc <_dtoa_r+0xb6c>
 8017d5e:	b11b      	cbz	r3, 8017d68 <_dtoa_r+0xb18>
 8017d60:	f10b 0308 	add.w	r3, fp, #8
 8017d64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017d66:	6013      	str	r3, [r2, #0]
 8017d68:	4658      	mov	r0, fp
 8017d6a:	b017      	add	sp, #92	; 0x5c
 8017d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d70:	9b06      	ldr	r3, [sp, #24]
 8017d72:	2b01      	cmp	r3, #1
 8017d74:	f77f ae35 	ble.w	80179e2 <_dtoa_r+0x792>
 8017d78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017d7a:	9307      	str	r3, [sp, #28]
 8017d7c:	e649      	b.n	8017a12 <_dtoa_r+0x7c2>
 8017d7e:	9b02      	ldr	r3, [sp, #8]
 8017d80:	2b00      	cmp	r3, #0
 8017d82:	dc03      	bgt.n	8017d8c <_dtoa_r+0xb3c>
 8017d84:	9b06      	ldr	r3, [sp, #24]
 8017d86:	2b02      	cmp	r3, #2
 8017d88:	f73f aecc 	bgt.w	8017b24 <_dtoa_r+0x8d4>
 8017d8c:	465d      	mov	r5, fp
 8017d8e:	4639      	mov	r1, r7
 8017d90:	9804      	ldr	r0, [sp, #16]
 8017d92:	f7ff f9d1 	bl	8017138 <quorem>
 8017d96:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017d9a:	f805 8b01 	strb.w	r8, [r5], #1
 8017d9e:	9a02      	ldr	r2, [sp, #8]
 8017da0:	eba5 030b 	sub.w	r3, r5, fp
 8017da4:	429a      	cmp	r2, r3
 8017da6:	ddb0      	ble.n	8017d0a <_dtoa_r+0xaba>
 8017da8:	2300      	movs	r3, #0
 8017daa:	220a      	movs	r2, #10
 8017dac:	9904      	ldr	r1, [sp, #16]
 8017dae:	4620      	mov	r0, r4
 8017db0:	f000 fc02 	bl	80185b8 <__multadd>
 8017db4:	9004      	str	r0, [sp, #16]
 8017db6:	e7ea      	b.n	8017d8e <_dtoa_r+0xb3e>
 8017db8:	08019626 	.word	0x08019626
 8017dbc:	08019680 	.word	0x08019680

08017dc0 <_fstat_r>:
 8017dc0:	b538      	push	{r3, r4, r5, lr}
 8017dc2:	4c07      	ldr	r4, [pc, #28]	; (8017de0 <_fstat_r+0x20>)
 8017dc4:	2300      	movs	r3, #0
 8017dc6:	4605      	mov	r5, r0
 8017dc8:	4608      	mov	r0, r1
 8017dca:	4611      	mov	r1, r2
 8017dcc:	6023      	str	r3, [r4, #0]
 8017dce:	f7f5 fc97 	bl	800d700 <_fstat>
 8017dd2:	1c43      	adds	r3, r0, #1
 8017dd4:	d102      	bne.n	8017ddc <_fstat_r+0x1c>
 8017dd6:	6823      	ldr	r3, [r4, #0]
 8017dd8:	b103      	cbz	r3, 8017ddc <_fstat_r+0x1c>
 8017dda:	602b      	str	r3, [r5, #0]
 8017ddc:	bd38      	pop	{r3, r4, r5, pc}
 8017dde:	bf00      	nop
 8017de0:	20008f18 	.word	0x20008f18

08017de4 <rshift>:
 8017de4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017de6:	6906      	ldr	r6, [r0, #16]
 8017de8:	114b      	asrs	r3, r1, #5
 8017dea:	429e      	cmp	r6, r3
 8017dec:	f100 0414 	add.w	r4, r0, #20
 8017df0:	dd30      	ble.n	8017e54 <rshift+0x70>
 8017df2:	f011 011f 	ands.w	r1, r1, #31
 8017df6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8017dfa:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8017dfe:	d108      	bne.n	8017e12 <rshift+0x2e>
 8017e00:	4621      	mov	r1, r4
 8017e02:	42b2      	cmp	r2, r6
 8017e04:	460b      	mov	r3, r1
 8017e06:	d211      	bcs.n	8017e2c <rshift+0x48>
 8017e08:	f852 3b04 	ldr.w	r3, [r2], #4
 8017e0c:	f841 3b04 	str.w	r3, [r1], #4
 8017e10:	e7f7      	b.n	8017e02 <rshift+0x1e>
 8017e12:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8017e16:	f1c1 0c20 	rsb	ip, r1, #32
 8017e1a:	40cd      	lsrs	r5, r1
 8017e1c:	3204      	adds	r2, #4
 8017e1e:	4623      	mov	r3, r4
 8017e20:	42b2      	cmp	r2, r6
 8017e22:	4617      	mov	r7, r2
 8017e24:	d30c      	bcc.n	8017e40 <rshift+0x5c>
 8017e26:	601d      	str	r5, [r3, #0]
 8017e28:	b105      	cbz	r5, 8017e2c <rshift+0x48>
 8017e2a:	3304      	adds	r3, #4
 8017e2c:	1b1a      	subs	r2, r3, r4
 8017e2e:	42a3      	cmp	r3, r4
 8017e30:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017e34:	bf08      	it	eq
 8017e36:	2300      	moveq	r3, #0
 8017e38:	6102      	str	r2, [r0, #16]
 8017e3a:	bf08      	it	eq
 8017e3c:	6143      	streq	r3, [r0, #20]
 8017e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017e40:	683f      	ldr	r7, [r7, #0]
 8017e42:	fa07 f70c 	lsl.w	r7, r7, ip
 8017e46:	433d      	orrs	r5, r7
 8017e48:	f843 5b04 	str.w	r5, [r3], #4
 8017e4c:	f852 5b04 	ldr.w	r5, [r2], #4
 8017e50:	40cd      	lsrs	r5, r1
 8017e52:	e7e5      	b.n	8017e20 <rshift+0x3c>
 8017e54:	4623      	mov	r3, r4
 8017e56:	e7e9      	b.n	8017e2c <rshift+0x48>

08017e58 <__hexdig_fun>:
 8017e58:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017e5c:	2b09      	cmp	r3, #9
 8017e5e:	d802      	bhi.n	8017e66 <__hexdig_fun+0xe>
 8017e60:	3820      	subs	r0, #32
 8017e62:	b2c0      	uxtb	r0, r0
 8017e64:	4770      	bx	lr
 8017e66:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8017e6a:	2b05      	cmp	r3, #5
 8017e6c:	d801      	bhi.n	8017e72 <__hexdig_fun+0x1a>
 8017e6e:	3847      	subs	r0, #71	; 0x47
 8017e70:	e7f7      	b.n	8017e62 <__hexdig_fun+0xa>
 8017e72:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8017e76:	2b05      	cmp	r3, #5
 8017e78:	d801      	bhi.n	8017e7e <__hexdig_fun+0x26>
 8017e7a:	3827      	subs	r0, #39	; 0x27
 8017e7c:	e7f1      	b.n	8017e62 <__hexdig_fun+0xa>
 8017e7e:	2000      	movs	r0, #0
 8017e80:	4770      	bx	lr

08017e82 <__gethex>:
 8017e82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e86:	b08b      	sub	sp, #44	; 0x2c
 8017e88:	468a      	mov	sl, r1
 8017e8a:	9002      	str	r0, [sp, #8]
 8017e8c:	9816      	ldr	r0, [sp, #88]	; 0x58
 8017e8e:	9306      	str	r3, [sp, #24]
 8017e90:	4690      	mov	r8, r2
 8017e92:	f000 faef 	bl	8018474 <__localeconv_l>
 8017e96:	6803      	ldr	r3, [r0, #0]
 8017e98:	9303      	str	r3, [sp, #12]
 8017e9a:	4618      	mov	r0, r3
 8017e9c:	f7f0 f8d0 	bl	8008040 <strlen>
 8017ea0:	9b03      	ldr	r3, [sp, #12]
 8017ea2:	9001      	str	r0, [sp, #4]
 8017ea4:	4403      	add	r3, r0
 8017ea6:	f04f 0b00 	mov.w	fp, #0
 8017eaa:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8017eae:	9307      	str	r3, [sp, #28]
 8017eb0:	f8da 3000 	ldr.w	r3, [sl]
 8017eb4:	3302      	adds	r3, #2
 8017eb6:	461f      	mov	r7, r3
 8017eb8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8017ebc:	2830      	cmp	r0, #48	; 0x30
 8017ebe:	d06c      	beq.n	8017f9a <__gethex+0x118>
 8017ec0:	f7ff ffca 	bl	8017e58 <__hexdig_fun>
 8017ec4:	4604      	mov	r4, r0
 8017ec6:	2800      	cmp	r0, #0
 8017ec8:	d16a      	bne.n	8017fa0 <__gethex+0x11e>
 8017eca:	9a01      	ldr	r2, [sp, #4]
 8017ecc:	9903      	ldr	r1, [sp, #12]
 8017ece:	4638      	mov	r0, r7
 8017ed0:	f001 f8f4 	bl	80190bc <strncmp>
 8017ed4:	2800      	cmp	r0, #0
 8017ed6:	d166      	bne.n	8017fa6 <__gethex+0x124>
 8017ed8:	9b01      	ldr	r3, [sp, #4]
 8017eda:	5cf8      	ldrb	r0, [r7, r3]
 8017edc:	18fe      	adds	r6, r7, r3
 8017ede:	f7ff ffbb 	bl	8017e58 <__hexdig_fun>
 8017ee2:	2800      	cmp	r0, #0
 8017ee4:	d062      	beq.n	8017fac <__gethex+0x12a>
 8017ee6:	4633      	mov	r3, r6
 8017ee8:	7818      	ldrb	r0, [r3, #0]
 8017eea:	2830      	cmp	r0, #48	; 0x30
 8017eec:	461f      	mov	r7, r3
 8017eee:	f103 0301 	add.w	r3, r3, #1
 8017ef2:	d0f9      	beq.n	8017ee8 <__gethex+0x66>
 8017ef4:	f7ff ffb0 	bl	8017e58 <__hexdig_fun>
 8017ef8:	fab0 f580 	clz	r5, r0
 8017efc:	096d      	lsrs	r5, r5, #5
 8017efe:	4634      	mov	r4, r6
 8017f00:	f04f 0b01 	mov.w	fp, #1
 8017f04:	463a      	mov	r2, r7
 8017f06:	4616      	mov	r6, r2
 8017f08:	3201      	adds	r2, #1
 8017f0a:	7830      	ldrb	r0, [r6, #0]
 8017f0c:	f7ff ffa4 	bl	8017e58 <__hexdig_fun>
 8017f10:	2800      	cmp	r0, #0
 8017f12:	d1f8      	bne.n	8017f06 <__gethex+0x84>
 8017f14:	9a01      	ldr	r2, [sp, #4]
 8017f16:	9903      	ldr	r1, [sp, #12]
 8017f18:	4630      	mov	r0, r6
 8017f1a:	f001 f8cf 	bl	80190bc <strncmp>
 8017f1e:	b950      	cbnz	r0, 8017f36 <__gethex+0xb4>
 8017f20:	b954      	cbnz	r4, 8017f38 <__gethex+0xb6>
 8017f22:	9b01      	ldr	r3, [sp, #4]
 8017f24:	18f4      	adds	r4, r6, r3
 8017f26:	4622      	mov	r2, r4
 8017f28:	4616      	mov	r6, r2
 8017f2a:	3201      	adds	r2, #1
 8017f2c:	7830      	ldrb	r0, [r6, #0]
 8017f2e:	f7ff ff93 	bl	8017e58 <__hexdig_fun>
 8017f32:	2800      	cmp	r0, #0
 8017f34:	d1f8      	bne.n	8017f28 <__gethex+0xa6>
 8017f36:	b10c      	cbz	r4, 8017f3c <__gethex+0xba>
 8017f38:	1ba4      	subs	r4, r4, r6
 8017f3a:	00a4      	lsls	r4, r4, #2
 8017f3c:	7833      	ldrb	r3, [r6, #0]
 8017f3e:	2b50      	cmp	r3, #80	; 0x50
 8017f40:	d001      	beq.n	8017f46 <__gethex+0xc4>
 8017f42:	2b70      	cmp	r3, #112	; 0x70
 8017f44:	d140      	bne.n	8017fc8 <__gethex+0x146>
 8017f46:	7873      	ldrb	r3, [r6, #1]
 8017f48:	2b2b      	cmp	r3, #43	; 0x2b
 8017f4a:	d031      	beq.n	8017fb0 <__gethex+0x12e>
 8017f4c:	2b2d      	cmp	r3, #45	; 0x2d
 8017f4e:	d033      	beq.n	8017fb8 <__gethex+0x136>
 8017f50:	1c71      	adds	r1, r6, #1
 8017f52:	f04f 0900 	mov.w	r9, #0
 8017f56:	7808      	ldrb	r0, [r1, #0]
 8017f58:	f7ff ff7e 	bl	8017e58 <__hexdig_fun>
 8017f5c:	1e43      	subs	r3, r0, #1
 8017f5e:	b2db      	uxtb	r3, r3
 8017f60:	2b18      	cmp	r3, #24
 8017f62:	d831      	bhi.n	8017fc8 <__gethex+0x146>
 8017f64:	f1a0 0210 	sub.w	r2, r0, #16
 8017f68:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017f6c:	f7ff ff74 	bl	8017e58 <__hexdig_fun>
 8017f70:	1e43      	subs	r3, r0, #1
 8017f72:	b2db      	uxtb	r3, r3
 8017f74:	2b18      	cmp	r3, #24
 8017f76:	d922      	bls.n	8017fbe <__gethex+0x13c>
 8017f78:	f1b9 0f00 	cmp.w	r9, #0
 8017f7c:	d000      	beq.n	8017f80 <__gethex+0xfe>
 8017f7e:	4252      	negs	r2, r2
 8017f80:	4414      	add	r4, r2
 8017f82:	f8ca 1000 	str.w	r1, [sl]
 8017f86:	b30d      	cbz	r5, 8017fcc <__gethex+0x14a>
 8017f88:	f1bb 0f00 	cmp.w	fp, #0
 8017f8c:	bf0c      	ite	eq
 8017f8e:	2706      	moveq	r7, #6
 8017f90:	2700      	movne	r7, #0
 8017f92:	4638      	mov	r0, r7
 8017f94:	b00b      	add	sp, #44	; 0x2c
 8017f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f9a:	f10b 0b01 	add.w	fp, fp, #1
 8017f9e:	e78a      	b.n	8017eb6 <__gethex+0x34>
 8017fa0:	2500      	movs	r5, #0
 8017fa2:	462c      	mov	r4, r5
 8017fa4:	e7ae      	b.n	8017f04 <__gethex+0x82>
 8017fa6:	463e      	mov	r6, r7
 8017fa8:	2501      	movs	r5, #1
 8017faa:	e7c7      	b.n	8017f3c <__gethex+0xba>
 8017fac:	4604      	mov	r4, r0
 8017fae:	e7fb      	b.n	8017fa8 <__gethex+0x126>
 8017fb0:	f04f 0900 	mov.w	r9, #0
 8017fb4:	1cb1      	adds	r1, r6, #2
 8017fb6:	e7ce      	b.n	8017f56 <__gethex+0xd4>
 8017fb8:	f04f 0901 	mov.w	r9, #1
 8017fbc:	e7fa      	b.n	8017fb4 <__gethex+0x132>
 8017fbe:	230a      	movs	r3, #10
 8017fc0:	fb03 0202 	mla	r2, r3, r2, r0
 8017fc4:	3a10      	subs	r2, #16
 8017fc6:	e7cf      	b.n	8017f68 <__gethex+0xe6>
 8017fc8:	4631      	mov	r1, r6
 8017fca:	e7da      	b.n	8017f82 <__gethex+0x100>
 8017fcc:	1bf3      	subs	r3, r6, r7
 8017fce:	3b01      	subs	r3, #1
 8017fd0:	4629      	mov	r1, r5
 8017fd2:	2b07      	cmp	r3, #7
 8017fd4:	dc49      	bgt.n	801806a <__gethex+0x1e8>
 8017fd6:	9802      	ldr	r0, [sp, #8]
 8017fd8:	f000 faa3 	bl	8018522 <_Balloc>
 8017fdc:	9b01      	ldr	r3, [sp, #4]
 8017fde:	f100 0914 	add.w	r9, r0, #20
 8017fe2:	f04f 0b00 	mov.w	fp, #0
 8017fe6:	f1c3 0301 	rsb	r3, r3, #1
 8017fea:	4605      	mov	r5, r0
 8017fec:	f8cd 9010 	str.w	r9, [sp, #16]
 8017ff0:	46da      	mov	sl, fp
 8017ff2:	9308      	str	r3, [sp, #32]
 8017ff4:	42b7      	cmp	r7, r6
 8017ff6:	d33b      	bcc.n	8018070 <__gethex+0x1ee>
 8017ff8:	9804      	ldr	r0, [sp, #16]
 8017ffa:	f840 ab04 	str.w	sl, [r0], #4
 8017ffe:	eba0 0009 	sub.w	r0, r0, r9
 8018002:	1080      	asrs	r0, r0, #2
 8018004:	6128      	str	r0, [r5, #16]
 8018006:	0147      	lsls	r7, r0, #5
 8018008:	4650      	mov	r0, sl
 801800a:	f000 fb4e 	bl	80186aa <__hi0bits>
 801800e:	f8d8 6000 	ldr.w	r6, [r8]
 8018012:	1a3f      	subs	r7, r7, r0
 8018014:	42b7      	cmp	r7, r6
 8018016:	dd64      	ble.n	80180e2 <__gethex+0x260>
 8018018:	1bbf      	subs	r7, r7, r6
 801801a:	4639      	mov	r1, r7
 801801c:	4628      	mov	r0, r5
 801801e:	f000 fe5d 	bl	8018cdc <__any_on>
 8018022:	4682      	mov	sl, r0
 8018024:	b178      	cbz	r0, 8018046 <__gethex+0x1c4>
 8018026:	1e7b      	subs	r3, r7, #1
 8018028:	1159      	asrs	r1, r3, #5
 801802a:	f003 021f 	and.w	r2, r3, #31
 801802e:	f04f 0a01 	mov.w	sl, #1
 8018032:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8018036:	fa0a f202 	lsl.w	r2, sl, r2
 801803a:	420a      	tst	r2, r1
 801803c:	d003      	beq.n	8018046 <__gethex+0x1c4>
 801803e:	4553      	cmp	r3, sl
 8018040:	dc46      	bgt.n	80180d0 <__gethex+0x24e>
 8018042:	f04f 0a02 	mov.w	sl, #2
 8018046:	4639      	mov	r1, r7
 8018048:	4628      	mov	r0, r5
 801804a:	f7ff fecb 	bl	8017de4 <rshift>
 801804e:	443c      	add	r4, r7
 8018050:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018054:	42a3      	cmp	r3, r4
 8018056:	da52      	bge.n	80180fe <__gethex+0x27c>
 8018058:	4629      	mov	r1, r5
 801805a:	9802      	ldr	r0, [sp, #8]
 801805c:	f000 fa95 	bl	801858a <_Bfree>
 8018060:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018062:	2300      	movs	r3, #0
 8018064:	6013      	str	r3, [r2, #0]
 8018066:	27a3      	movs	r7, #163	; 0xa3
 8018068:	e793      	b.n	8017f92 <__gethex+0x110>
 801806a:	3101      	adds	r1, #1
 801806c:	105b      	asrs	r3, r3, #1
 801806e:	e7b0      	b.n	8017fd2 <__gethex+0x150>
 8018070:	1e73      	subs	r3, r6, #1
 8018072:	9305      	str	r3, [sp, #20]
 8018074:	9a07      	ldr	r2, [sp, #28]
 8018076:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801807a:	4293      	cmp	r3, r2
 801807c:	d018      	beq.n	80180b0 <__gethex+0x22e>
 801807e:	f1bb 0f20 	cmp.w	fp, #32
 8018082:	d107      	bne.n	8018094 <__gethex+0x212>
 8018084:	9b04      	ldr	r3, [sp, #16]
 8018086:	f8c3 a000 	str.w	sl, [r3]
 801808a:	3304      	adds	r3, #4
 801808c:	f04f 0a00 	mov.w	sl, #0
 8018090:	9304      	str	r3, [sp, #16]
 8018092:	46d3      	mov	fp, sl
 8018094:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8018098:	f7ff fede 	bl	8017e58 <__hexdig_fun>
 801809c:	f000 000f 	and.w	r0, r0, #15
 80180a0:	fa00 f00b 	lsl.w	r0, r0, fp
 80180a4:	ea4a 0a00 	orr.w	sl, sl, r0
 80180a8:	f10b 0b04 	add.w	fp, fp, #4
 80180ac:	9b05      	ldr	r3, [sp, #20]
 80180ae:	e00d      	b.n	80180cc <__gethex+0x24a>
 80180b0:	9b05      	ldr	r3, [sp, #20]
 80180b2:	9a08      	ldr	r2, [sp, #32]
 80180b4:	4413      	add	r3, r2
 80180b6:	42bb      	cmp	r3, r7
 80180b8:	d3e1      	bcc.n	801807e <__gethex+0x1fc>
 80180ba:	4618      	mov	r0, r3
 80180bc:	9a01      	ldr	r2, [sp, #4]
 80180be:	9903      	ldr	r1, [sp, #12]
 80180c0:	9309      	str	r3, [sp, #36]	; 0x24
 80180c2:	f000 fffb 	bl	80190bc <strncmp>
 80180c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80180c8:	2800      	cmp	r0, #0
 80180ca:	d1d8      	bne.n	801807e <__gethex+0x1fc>
 80180cc:	461e      	mov	r6, r3
 80180ce:	e791      	b.n	8017ff4 <__gethex+0x172>
 80180d0:	1eb9      	subs	r1, r7, #2
 80180d2:	4628      	mov	r0, r5
 80180d4:	f000 fe02 	bl	8018cdc <__any_on>
 80180d8:	2800      	cmp	r0, #0
 80180da:	d0b2      	beq.n	8018042 <__gethex+0x1c0>
 80180dc:	f04f 0a03 	mov.w	sl, #3
 80180e0:	e7b1      	b.n	8018046 <__gethex+0x1c4>
 80180e2:	da09      	bge.n	80180f8 <__gethex+0x276>
 80180e4:	1bf7      	subs	r7, r6, r7
 80180e6:	4629      	mov	r1, r5
 80180e8:	463a      	mov	r2, r7
 80180ea:	9802      	ldr	r0, [sp, #8]
 80180ec:	f000 fc18 	bl	8018920 <__lshift>
 80180f0:	1be4      	subs	r4, r4, r7
 80180f2:	4605      	mov	r5, r0
 80180f4:	f100 0914 	add.w	r9, r0, #20
 80180f8:	f04f 0a00 	mov.w	sl, #0
 80180fc:	e7a8      	b.n	8018050 <__gethex+0x1ce>
 80180fe:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8018102:	42a0      	cmp	r0, r4
 8018104:	dd6a      	ble.n	80181dc <__gethex+0x35a>
 8018106:	1b04      	subs	r4, r0, r4
 8018108:	42a6      	cmp	r6, r4
 801810a:	dc2e      	bgt.n	801816a <__gethex+0x2e8>
 801810c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018110:	2b02      	cmp	r3, #2
 8018112:	d022      	beq.n	801815a <__gethex+0x2d8>
 8018114:	2b03      	cmp	r3, #3
 8018116:	d024      	beq.n	8018162 <__gethex+0x2e0>
 8018118:	2b01      	cmp	r3, #1
 801811a:	d115      	bne.n	8018148 <__gethex+0x2c6>
 801811c:	42a6      	cmp	r6, r4
 801811e:	d113      	bne.n	8018148 <__gethex+0x2c6>
 8018120:	2e01      	cmp	r6, #1
 8018122:	dc0b      	bgt.n	801813c <__gethex+0x2ba>
 8018124:	9a06      	ldr	r2, [sp, #24]
 8018126:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801812a:	6013      	str	r3, [r2, #0]
 801812c:	2301      	movs	r3, #1
 801812e:	612b      	str	r3, [r5, #16]
 8018130:	f8c9 3000 	str.w	r3, [r9]
 8018134:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018136:	2762      	movs	r7, #98	; 0x62
 8018138:	601d      	str	r5, [r3, #0]
 801813a:	e72a      	b.n	8017f92 <__gethex+0x110>
 801813c:	1e71      	subs	r1, r6, #1
 801813e:	4628      	mov	r0, r5
 8018140:	f000 fdcc 	bl	8018cdc <__any_on>
 8018144:	2800      	cmp	r0, #0
 8018146:	d1ed      	bne.n	8018124 <__gethex+0x2a2>
 8018148:	4629      	mov	r1, r5
 801814a:	9802      	ldr	r0, [sp, #8]
 801814c:	f000 fa1d 	bl	801858a <_Bfree>
 8018150:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018152:	2300      	movs	r3, #0
 8018154:	6013      	str	r3, [r2, #0]
 8018156:	2750      	movs	r7, #80	; 0x50
 8018158:	e71b      	b.n	8017f92 <__gethex+0x110>
 801815a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801815c:	2b00      	cmp	r3, #0
 801815e:	d0e1      	beq.n	8018124 <__gethex+0x2a2>
 8018160:	e7f2      	b.n	8018148 <__gethex+0x2c6>
 8018162:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018164:	2b00      	cmp	r3, #0
 8018166:	d1dd      	bne.n	8018124 <__gethex+0x2a2>
 8018168:	e7ee      	b.n	8018148 <__gethex+0x2c6>
 801816a:	1e67      	subs	r7, r4, #1
 801816c:	f1ba 0f00 	cmp.w	sl, #0
 8018170:	d131      	bne.n	80181d6 <__gethex+0x354>
 8018172:	b127      	cbz	r7, 801817e <__gethex+0x2fc>
 8018174:	4639      	mov	r1, r7
 8018176:	4628      	mov	r0, r5
 8018178:	f000 fdb0 	bl	8018cdc <__any_on>
 801817c:	4682      	mov	sl, r0
 801817e:	117a      	asrs	r2, r7, #5
 8018180:	2301      	movs	r3, #1
 8018182:	f007 071f 	and.w	r7, r7, #31
 8018186:	fa03 f707 	lsl.w	r7, r3, r7
 801818a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801818e:	4621      	mov	r1, r4
 8018190:	421f      	tst	r7, r3
 8018192:	4628      	mov	r0, r5
 8018194:	bf18      	it	ne
 8018196:	f04a 0a02 	orrne.w	sl, sl, #2
 801819a:	1b36      	subs	r6, r6, r4
 801819c:	f7ff fe22 	bl	8017de4 <rshift>
 80181a0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80181a4:	2702      	movs	r7, #2
 80181a6:	f1ba 0f00 	cmp.w	sl, #0
 80181aa:	d048      	beq.n	801823e <__gethex+0x3bc>
 80181ac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80181b0:	2b02      	cmp	r3, #2
 80181b2:	d015      	beq.n	80181e0 <__gethex+0x35e>
 80181b4:	2b03      	cmp	r3, #3
 80181b6:	d017      	beq.n	80181e8 <__gethex+0x366>
 80181b8:	2b01      	cmp	r3, #1
 80181ba:	d109      	bne.n	80181d0 <__gethex+0x34e>
 80181bc:	f01a 0f02 	tst.w	sl, #2
 80181c0:	d006      	beq.n	80181d0 <__gethex+0x34e>
 80181c2:	f8d9 3000 	ldr.w	r3, [r9]
 80181c6:	ea4a 0a03 	orr.w	sl, sl, r3
 80181ca:	f01a 0f01 	tst.w	sl, #1
 80181ce:	d10e      	bne.n	80181ee <__gethex+0x36c>
 80181d0:	f047 0710 	orr.w	r7, r7, #16
 80181d4:	e033      	b.n	801823e <__gethex+0x3bc>
 80181d6:	f04f 0a01 	mov.w	sl, #1
 80181da:	e7d0      	b.n	801817e <__gethex+0x2fc>
 80181dc:	2701      	movs	r7, #1
 80181de:	e7e2      	b.n	80181a6 <__gethex+0x324>
 80181e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80181e2:	f1c3 0301 	rsb	r3, r3, #1
 80181e6:	9315      	str	r3, [sp, #84]	; 0x54
 80181e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80181ea:	2b00      	cmp	r3, #0
 80181ec:	d0f0      	beq.n	80181d0 <__gethex+0x34e>
 80181ee:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80181f2:	f105 0314 	add.w	r3, r5, #20
 80181f6:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80181fa:	eb03 010a 	add.w	r1, r3, sl
 80181fe:	f04f 0c00 	mov.w	ip, #0
 8018202:	4618      	mov	r0, r3
 8018204:	f853 2b04 	ldr.w	r2, [r3], #4
 8018208:	f1b2 3fff 	cmp.w	r2, #4294967295
 801820c:	d01c      	beq.n	8018248 <__gethex+0x3c6>
 801820e:	3201      	adds	r2, #1
 8018210:	6002      	str	r2, [r0, #0]
 8018212:	2f02      	cmp	r7, #2
 8018214:	f105 0314 	add.w	r3, r5, #20
 8018218:	d138      	bne.n	801828c <__gethex+0x40a>
 801821a:	f8d8 2000 	ldr.w	r2, [r8]
 801821e:	3a01      	subs	r2, #1
 8018220:	42b2      	cmp	r2, r6
 8018222:	d10a      	bne.n	801823a <__gethex+0x3b8>
 8018224:	1171      	asrs	r1, r6, #5
 8018226:	2201      	movs	r2, #1
 8018228:	f006 061f 	and.w	r6, r6, #31
 801822c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018230:	fa02 f606 	lsl.w	r6, r2, r6
 8018234:	421e      	tst	r6, r3
 8018236:	bf18      	it	ne
 8018238:	4617      	movne	r7, r2
 801823a:	f047 0720 	orr.w	r7, r7, #32
 801823e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018240:	601d      	str	r5, [r3, #0]
 8018242:	9b06      	ldr	r3, [sp, #24]
 8018244:	601c      	str	r4, [r3, #0]
 8018246:	e6a4      	b.n	8017f92 <__gethex+0x110>
 8018248:	4299      	cmp	r1, r3
 801824a:	f843 cc04 	str.w	ip, [r3, #-4]
 801824e:	d8d8      	bhi.n	8018202 <__gethex+0x380>
 8018250:	68ab      	ldr	r3, [r5, #8]
 8018252:	4599      	cmp	r9, r3
 8018254:	db12      	blt.n	801827c <__gethex+0x3fa>
 8018256:	6869      	ldr	r1, [r5, #4]
 8018258:	9802      	ldr	r0, [sp, #8]
 801825a:	3101      	adds	r1, #1
 801825c:	f000 f961 	bl	8018522 <_Balloc>
 8018260:	692a      	ldr	r2, [r5, #16]
 8018262:	3202      	adds	r2, #2
 8018264:	f105 010c 	add.w	r1, r5, #12
 8018268:	4683      	mov	fp, r0
 801826a:	0092      	lsls	r2, r2, #2
 801826c:	300c      	adds	r0, #12
 801826e:	f7fb ff93 	bl	8014198 <memcpy>
 8018272:	4629      	mov	r1, r5
 8018274:	9802      	ldr	r0, [sp, #8]
 8018276:	f000 f988 	bl	801858a <_Bfree>
 801827a:	465d      	mov	r5, fp
 801827c:	692b      	ldr	r3, [r5, #16]
 801827e:	1c5a      	adds	r2, r3, #1
 8018280:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8018284:	612a      	str	r2, [r5, #16]
 8018286:	2201      	movs	r2, #1
 8018288:	615a      	str	r2, [r3, #20]
 801828a:	e7c2      	b.n	8018212 <__gethex+0x390>
 801828c:	692a      	ldr	r2, [r5, #16]
 801828e:	454a      	cmp	r2, r9
 8018290:	dd0b      	ble.n	80182aa <__gethex+0x428>
 8018292:	2101      	movs	r1, #1
 8018294:	4628      	mov	r0, r5
 8018296:	f7ff fda5 	bl	8017de4 <rshift>
 801829a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801829e:	3401      	adds	r4, #1
 80182a0:	42a3      	cmp	r3, r4
 80182a2:	f6ff aed9 	blt.w	8018058 <__gethex+0x1d6>
 80182a6:	2701      	movs	r7, #1
 80182a8:	e7c7      	b.n	801823a <__gethex+0x3b8>
 80182aa:	f016 061f 	ands.w	r6, r6, #31
 80182ae:	d0fa      	beq.n	80182a6 <__gethex+0x424>
 80182b0:	449a      	add	sl, r3
 80182b2:	f1c6 0620 	rsb	r6, r6, #32
 80182b6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80182ba:	f000 f9f6 	bl	80186aa <__hi0bits>
 80182be:	42b0      	cmp	r0, r6
 80182c0:	dbe7      	blt.n	8018292 <__gethex+0x410>
 80182c2:	e7f0      	b.n	80182a6 <__gethex+0x424>

080182c4 <L_shift>:
 80182c4:	f1c2 0208 	rsb	r2, r2, #8
 80182c8:	0092      	lsls	r2, r2, #2
 80182ca:	b570      	push	{r4, r5, r6, lr}
 80182cc:	f1c2 0620 	rsb	r6, r2, #32
 80182d0:	6843      	ldr	r3, [r0, #4]
 80182d2:	6804      	ldr	r4, [r0, #0]
 80182d4:	fa03 f506 	lsl.w	r5, r3, r6
 80182d8:	432c      	orrs	r4, r5
 80182da:	40d3      	lsrs	r3, r2
 80182dc:	6004      	str	r4, [r0, #0]
 80182de:	f840 3f04 	str.w	r3, [r0, #4]!
 80182e2:	4288      	cmp	r0, r1
 80182e4:	d3f4      	bcc.n	80182d0 <L_shift+0xc>
 80182e6:	bd70      	pop	{r4, r5, r6, pc}

080182e8 <__match>:
 80182e8:	b530      	push	{r4, r5, lr}
 80182ea:	6803      	ldr	r3, [r0, #0]
 80182ec:	3301      	adds	r3, #1
 80182ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80182f2:	b914      	cbnz	r4, 80182fa <__match+0x12>
 80182f4:	6003      	str	r3, [r0, #0]
 80182f6:	2001      	movs	r0, #1
 80182f8:	bd30      	pop	{r4, r5, pc}
 80182fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80182fe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8018302:	2d19      	cmp	r5, #25
 8018304:	bf98      	it	ls
 8018306:	3220      	addls	r2, #32
 8018308:	42a2      	cmp	r2, r4
 801830a:	d0f0      	beq.n	80182ee <__match+0x6>
 801830c:	2000      	movs	r0, #0
 801830e:	e7f3      	b.n	80182f8 <__match+0x10>

08018310 <__hexnan>:
 8018310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018314:	680b      	ldr	r3, [r1, #0]
 8018316:	6801      	ldr	r1, [r0, #0]
 8018318:	115f      	asrs	r7, r3, #5
 801831a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801831e:	f013 031f 	ands.w	r3, r3, #31
 8018322:	b087      	sub	sp, #28
 8018324:	bf18      	it	ne
 8018326:	3704      	addne	r7, #4
 8018328:	2500      	movs	r5, #0
 801832a:	1f3e      	subs	r6, r7, #4
 801832c:	4682      	mov	sl, r0
 801832e:	4690      	mov	r8, r2
 8018330:	9301      	str	r3, [sp, #4]
 8018332:	f847 5c04 	str.w	r5, [r7, #-4]
 8018336:	46b1      	mov	r9, r6
 8018338:	4634      	mov	r4, r6
 801833a:	9502      	str	r5, [sp, #8]
 801833c:	46ab      	mov	fp, r5
 801833e:	784a      	ldrb	r2, [r1, #1]
 8018340:	1c4b      	adds	r3, r1, #1
 8018342:	9303      	str	r3, [sp, #12]
 8018344:	b342      	cbz	r2, 8018398 <__hexnan+0x88>
 8018346:	4610      	mov	r0, r2
 8018348:	9105      	str	r1, [sp, #20]
 801834a:	9204      	str	r2, [sp, #16]
 801834c:	f7ff fd84 	bl	8017e58 <__hexdig_fun>
 8018350:	2800      	cmp	r0, #0
 8018352:	d143      	bne.n	80183dc <__hexnan+0xcc>
 8018354:	9a04      	ldr	r2, [sp, #16]
 8018356:	9905      	ldr	r1, [sp, #20]
 8018358:	2a20      	cmp	r2, #32
 801835a:	d818      	bhi.n	801838e <__hexnan+0x7e>
 801835c:	9b02      	ldr	r3, [sp, #8]
 801835e:	459b      	cmp	fp, r3
 8018360:	dd13      	ble.n	801838a <__hexnan+0x7a>
 8018362:	454c      	cmp	r4, r9
 8018364:	d206      	bcs.n	8018374 <__hexnan+0x64>
 8018366:	2d07      	cmp	r5, #7
 8018368:	dc04      	bgt.n	8018374 <__hexnan+0x64>
 801836a:	462a      	mov	r2, r5
 801836c:	4649      	mov	r1, r9
 801836e:	4620      	mov	r0, r4
 8018370:	f7ff ffa8 	bl	80182c4 <L_shift>
 8018374:	4544      	cmp	r4, r8
 8018376:	d944      	bls.n	8018402 <__hexnan+0xf2>
 8018378:	2300      	movs	r3, #0
 801837a:	f1a4 0904 	sub.w	r9, r4, #4
 801837e:	f844 3c04 	str.w	r3, [r4, #-4]
 8018382:	f8cd b008 	str.w	fp, [sp, #8]
 8018386:	464c      	mov	r4, r9
 8018388:	461d      	mov	r5, r3
 801838a:	9903      	ldr	r1, [sp, #12]
 801838c:	e7d7      	b.n	801833e <__hexnan+0x2e>
 801838e:	2a29      	cmp	r2, #41	; 0x29
 8018390:	d14a      	bne.n	8018428 <__hexnan+0x118>
 8018392:	3102      	adds	r1, #2
 8018394:	f8ca 1000 	str.w	r1, [sl]
 8018398:	f1bb 0f00 	cmp.w	fp, #0
 801839c:	d044      	beq.n	8018428 <__hexnan+0x118>
 801839e:	454c      	cmp	r4, r9
 80183a0:	d206      	bcs.n	80183b0 <__hexnan+0xa0>
 80183a2:	2d07      	cmp	r5, #7
 80183a4:	dc04      	bgt.n	80183b0 <__hexnan+0xa0>
 80183a6:	462a      	mov	r2, r5
 80183a8:	4649      	mov	r1, r9
 80183aa:	4620      	mov	r0, r4
 80183ac:	f7ff ff8a 	bl	80182c4 <L_shift>
 80183b0:	4544      	cmp	r4, r8
 80183b2:	d928      	bls.n	8018406 <__hexnan+0xf6>
 80183b4:	4643      	mov	r3, r8
 80183b6:	f854 2b04 	ldr.w	r2, [r4], #4
 80183ba:	f843 2b04 	str.w	r2, [r3], #4
 80183be:	42a6      	cmp	r6, r4
 80183c0:	d2f9      	bcs.n	80183b6 <__hexnan+0xa6>
 80183c2:	2200      	movs	r2, #0
 80183c4:	f843 2b04 	str.w	r2, [r3], #4
 80183c8:	429e      	cmp	r6, r3
 80183ca:	d2fb      	bcs.n	80183c4 <__hexnan+0xb4>
 80183cc:	6833      	ldr	r3, [r6, #0]
 80183ce:	b91b      	cbnz	r3, 80183d8 <__hexnan+0xc8>
 80183d0:	4546      	cmp	r6, r8
 80183d2:	d127      	bne.n	8018424 <__hexnan+0x114>
 80183d4:	2301      	movs	r3, #1
 80183d6:	6033      	str	r3, [r6, #0]
 80183d8:	2005      	movs	r0, #5
 80183da:	e026      	b.n	801842a <__hexnan+0x11a>
 80183dc:	3501      	adds	r5, #1
 80183de:	2d08      	cmp	r5, #8
 80183e0:	f10b 0b01 	add.w	fp, fp, #1
 80183e4:	dd06      	ble.n	80183f4 <__hexnan+0xe4>
 80183e6:	4544      	cmp	r4, r8
 80183e8:	d9cf      	bls.n	801838a <__hexnan+0x7a>
 80183ea:	2300      	movs	r3, #0
 80183ec:	f844 3c04 	str.w	r3, [r4, #-4]
 80183f0:	2501      	movs	r5, #1
 80183f2:	3c04      	subs	r4, #4
 80183f4:	6822      	ldr	r2, [r4, #0]
 80183f6:	f000 000f 	and.w	r0, r0, #15
 80183fa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80183fe:	6020      	str	r0, [r4, #0]
 8018400:	e7c3      	b.n	801838a <__hexnan+0x7a>
 8018402:	2508      	movs	r5, #8
 8018404:	e7c1      	b.n	801838a <__hexnan+0x7a>
 8018406:	9b01      	ldr	r3, [sp, #4]
 8018408:	2b00      	cmp	r3, #0
 801840a:	d0df      	beq.n	80183cc <__hexnan+0xbc>
 801840c:	f04f 32ff 	mov.w	r2, #4294967295
 8018410:	f1c3 0320 	rsb	r3, r3, #32
 8018414:	fa22 f303 	lsr.w	r3, r2, r3
 8018418:	f857 2c04 	ldr.w	r2, [r7, #-4]
 801841c:	401a      	ands	r2, r3
 801841e:	f847 2c04 	str.w	r2, [r7, #-4]
 8018422:	e7d3      	b.n	80183cc <__hexnan+0xbc>
 8018424:	3e04      	subs	r6, #4
 8018426:	e7d1      	b.n	80183cc <__hexnan+0xbc>
 8018428:	2004      	movs	r0, #4
 801842a:	b007      	add	sp, #28
 801842c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018430 <_isatty_r>:
 8018430:	b538      	push	{r3, r4, r5, lr}
 8018432:	4c06      	ldr	r4, [pc, #24]	; (801844c <_isatty_r+0x1c>)
 8018434:	2300      	movs	r3, #0
 8018436:	4605      	mov	r5, r0
 8018438:	4608      	mov	r0, r1
 801843a:	6023      	str	r3, [r4, #0]
 801843c:	f7f5 f966 	bl	800d70c <_isatty>
 8018440:	1c43      	adds	r3, r0, #1
 8018442:	d102      	bne.n	801844a <_isatty_r+0x1a>
 8018444:	6823      	ldr	r3, [r4, #0]
 8018446:	b103      	cbz	r3, 801844a <_isatty_r+0x1a>
 8018448:	602b      	str	r3, [r5, #0]
 801844a:	bd38      	pop	{r3, r4, r5, pc}
 801844c:	20008f18 	.word	0x20008f18

08018450 <__locale_ctype_ptr_l>:
 8018450:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8018454:	4770      	bx	lr
	...

08018458 <__locale_ctype_ptr>:
 8018458:	4b04      	ldr	r3, [pc, #16]	; (801846c <__locale_ctype_ptr+0x14>)
 801845a:	4a05      	ldr	r2, [pc, #20]	; (8018470 <__locale_ctype_ptr+0x18>)
 801845c:	681b      	ldr	r3, [r3, #0]
 801845e:	6a1b      	ldr	r3, [r3, #32]
 8018460:	2b00      	cmp	r3, #0
 8018462:	bf08      	it	eq
 8018464:	4613      	moveq	r3, r2
 8018466:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801846a:	4770      	bx	lr
 801846c:	20000038 	.word	0x20000038
 8018470:	2000009c 	.word	0x2000009c

08018474 <__localeconv_l>:
 8018474:	30f0      	adds	r0, #240	; 0xf0
 8018476:	4770      	bx	lr

08018478 <_localeconv_r>:
 8018478:	4b04      	ldr	r3, [pc, #16]	; (801848c <_localeconv_r+0x14>)
 801847a:	681b      	ldr	r3, [r3, #0]
 801847c:	6a18      	ldr	r0, [r3, #32]
 801847e:	4b04      	ldr	r3, [pc, #16]	; (8018490 <_localeconv_r+0x18>)
 8018480:	2800      	cmp	r0, #0
 8018482:	bf08      	it	eq
 8018484:	4618      	moveq	r0, r3
 8018486:	30f0      	adds	r0, #240	; 0xf0
 8018488:	4770      	bx	lr
 801848a:	bf00      	nop
 801848c:	20000038 	.word	0x20000038
 8018490:	2000009c 	.word	0x2000009c

08018494 <_lseek_r>:
 8018494:	b538      	push	{r3, r4, r5, lr}
 8018496:	4c07      	ldr	r4, [pc, #28]	; (80184b4 <_lseek_r+0x20>)
 8018498:	4605      	mov	r5, r0
 801849a:	4608      	mov	r0, r1
 801849c:	4611      	mov	r1, r2
 801849e:	2200      	movs	r2, #0
 80184a0:	6022      	str	r2, [r4, #0]
 80184a2:	461a      	mov	r2, r3
 80184a4:	f7f5 f934 	bl	800d710 <_lseek>
 80184a8:	1c43      	adds	r3, r0, #1
 80184aa:	d102      	bne.n	80184b2 <_lseek_r+0x1e>
 80184ac:	6823      	ldr	r3, [r4, #0]
 80184ae:	b103      	cbz	r3, 80184b2 <_lseek_r+0x1e>
 80184b0:	602b      	str	r3, [r5, #0]
 80184b2:	bd38      	pop	{r3, r4, r5, pc}
 80184b4:	20008f18 	.word	0x20008f18

080184b8 <malloc>:
 80184b8:	4b02      	ldr	r3, [pc, #8]	; (80184c4 <malloc+0xc>)
 80184ba:	4601      	mov	r1, r0
 80184bc:	6818      	ldr	r0, [r3, #0]
 80184be:	f7fb becd 	b.w	801425c <_malloc_r>
 80184c2:	bf00      	nop
 80184c4:	20000038 	.word	0x20000038

080184c8 <__ascii_mbtowc>:
 80184c8:	b082      	sub	sp, #8
 80184ca:	b901      	cbnz	r1, 80184ce <__ascii_mbtowc+0x6>
 80184cc:	a901      	add	r1, sp, #4
 80184ce:	b142      	cbz	r2, 80184e2 <__ascii_mbtowc+0x1a>
 80184d0:	b14b      	cbz	r3, 80184e6 <__ascii_mbtowc+0x1e>
 80184d2:	7813      	ldrb	r3, [r2, #0]
 80184d4:	600b      	str	r3, [r1, #0]
 80184d6:	7812      	ldrb	r2, [r2, #0]
 80184d8:	1c10      	adds	r0, r2, #0
 80184da:	bf18      	it	ne
 80184dc:	2001      	movne	r0, #1
 80184de:	b002      	add	sp, #8
 80184e0:	4770      	bx	lr
 80184e2:	4610      	mov	r0, r2
 80184e4:	e7fb      	b.n	80184de <__ascii_mbtowc+0x16>
 80184e6:	f06f 0001 	mvn.w	r0, #1
 80184ea:	e7f8      	b.n	80184de <__ascii_mbtowc+0x16>

080184ec <memmove>:
 80184ec:	4288      	cmp	r0, r1
 80184ee:	b510      	push	{r4, lr}
 80184f0:	eb01 0302 	add.w	r3, r1, r2
 80184f4:	d807      	bhi.n	8018506 <memmove+0x1a>
 80184f6:	1e42      	subs	r2, r0, #1
 80184f8:	4299      	cmp	r1, r3
 80184fa:	d00a      	beq.n	8018512 <memmove+0x26>
 80184fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018500:	f802 4f01 	strb.w	r4, [r2, #1]!
 8018504:	e7f8      	b.n	80184f8 <memmove+0xc>
 8018506:	4283      	cmp	r3, r0
 8018508:	d9f5      	bls.n	80184f6 <memmove+0xa>
 801850a:	1881      	adds	r1, r0, r2
 801850c:	1ad2      	subs	r2, r2, r3
 801850e:	42d3      	cmn	r3, r2
 8018510:	d100      	bne.n	8018514 <memmove+0x28>
 8018512:	bd10      	pop	{r4, pc}
 8018514:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018518:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801851c:	e7f7      	b.n	801850e <memmove+0x22>

0801851e <__malloc_lock>:
 801851e:	4770      	bx	lr

08018520 <__malloc_unlock>:
 8018520:	4770      	bx	lr

08018522 <_Balloc>:
 8018522:	b570      	push	{r4, r5, r6, lr}
 8018524:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8018526:	4604      	mov	r4, r0
 8018528:	460e      	mov	r6, r1
 801852a:	b93d      	cbnz	r5, 801853c <_Balloc+0x1a>
 801852c:	2010      	movs	r0, #16
 801852e:	f7ff ffc3 	bl	80184b8 <malloc>
 8018532:	6260      	str	r0, [r4, #36]	; 0x24
 8018534:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8018538:	6005      	str	r5, [r0, #0]
 801853a:	60c5      	str	r5, [r0, #12]
 801853c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801853e:	68eb      	ldr	r3, [r5, #12]
 8018540:	b183      	cbz	r3, 8018564 <_Balloc+0x42>
 8018542:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018544:	68db      	ldr	r3, [r3, #12]
 8018546:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801854a:	b9b8      	cbnz	r0, 801857c <_Balloc+0x5a>
 801854c:	2101      	movs	r1, #1
 801854e:	fa01 f506 	lsl.w	r5, r1, r6
 8018552:	1d6a      	adds	r2, r5, #5
 8018554:	0092      	lsls	r2, r2, #2
 8018556:	4620      	mov	r0, r4
 8018558:	f000 fbe1 	bl	8018d1e <_calloc_r>
 801855c:	b160      	cbz	r0, 8018578 <_Balloc+0x56>
 801855e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8018562:	e00e      	b.n	8018582 <_Balloc+0x60>
 8018564:	2221      	movs	r2, #33	; 0x21
 8018566:	2104      	movs	r1, #4
 8018568:	4620      	mov	r0, r4
 801856a:	f000 fbd8 	bl	8018d1e <_calloc_r>
 801856e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018570:	60e8      	str	r0, [r5, #12]
 8018572:	68db      	ldr	r3, [r3, #12]
 8018574:	2b00      	cmp	r3, #0
 8018576:	d1e4      	bne.n	8018542 <_Balloc+0x20>
 8018578:	2000      	movs	r0, #0
 801857a:	bd70      	pop	{r4, r5, r6, pc}
 801857c:	6802      	ldr	r2, [r0, #0]
 801857e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8018582:	2300      	movs	r3, #0
 8018584:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018588:	e7f7      	b.n	801857a <_Balloc+0x58>

0801858a <_Bfree>:
 801858a:	b570      	push	{r4, r5, r6, lr}
 801858c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801858e:	4606      	mov	r6, r0
 8018590:	460d      	mov	r5, r1
 8018592:	b93c      	cbnz	r4, 80185a4 <_Bfree+0x1a>
 8018594:	2010      	movs	r0, #16
 8018596:	f7ff ff8f 	bl	80184b8 <malloc>
 801859a:	6270      	str	r0, [r6, #36]	; 0x24
 801859c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80185a0:	6004      	str	r4, [r0, #0]
 80185a2:	60c4      	str	r4, [r0, #12]
 80185a4:	b13d      	cbz	r5, 80185b6 <_Bfree+0x2c>
 80185a6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80185a8:	686a      	ldr	r2, [r5, #4]
 80185aa:	68db      	ldr	r3, [r3, #12]
 80185ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80185b0:	6029      	str	r1, [r5, #0]
 80185b2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80185b6:	bd70      	pop	{r4, r5, r6, pc}

080185b8 <__multadd>:
 80185b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185bc:	690d      	ldr	r5, [r1, #16]
 80185be:	461f      	mov	r7, r3
 80185c0:	4606      	mov	r6, r0
 80185c2:	460c      	mov	r4, r1
 80185c4:	f101 0c14 	add.w	ip, r1, #20
 80185c8:	2300      	movs	r3, #0
 80185ca:	f8dc 0000 	ldr.w	r0, [ip]
 80185ce:	b281      	uxth	r1, r0
 80185d0:	fb02 7101 	mla	r1, r2, r1, r7
 80185d4:	0c0f      	lsrs	r7, r1, #16
 80185d6:	0c00      	lsrs	r0, r0, #16
 80185d8:	fb02 7000 	mla	r0, r2, r0, r7
 80185dc:	b289      	uxth	r1, r1
 80185de:	3301      	adds	r3, #1
 80185e0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80185e4:	429d      	cmp	r5, r3
 80185e6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80185ea:	f84c 1b04 	str.w	r1, [ip], #4
 80185ee:	dcec      	bgt.n	80185ca <__multadd+0x12>
 80185f0:	b1d7      	cbz	r7, 8018628 <__multadd+0x70>
 80185f2:	68a3      	ldr	r3, [r4, #8]
 80185f4:	42ab      	cmp	r3, r5
 80185f6:	dc12      	bgt.n	801861e <__multadd+0x66>
 80185f8:	6861      	ldr	r1, [r4, #4]
 80185fa:	4630      	mov	r0, r6
 80185fc:	3101      	adds	r1, #1
 80185fe:	f7ff ff90 	bl	8018522 <_Balloc>
 8018602:	6922      	ldr	r2, [r4, #16]
 8018604:	3202      	adds	r2, #2
 8018606:	f104 010c 	add.w	r1, r4, #12
 801860a:	4680      	mov	r8, r0
 801860c:	0092      	lsls	r2, r2, #2
 801860e:	300c      	adds	r0, #12
 8018610:	f7fb fdc2 	bl	8014198 <memcpy>
 8018614:	4621      	mov	r1, r4
 8018616:	4630      	mov	r0, r6
 8018618:	f7ff ffb7 	bl	801858a <_Bfree>
 801861c:	4644      	mov	r4, r8
 801861e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018622:	3501      	adds	r5, #1
 8018624:	615f      	str	r7, [r3, #20]
 8018626:	6125      	str	r5, [r4, #16]
 8018628:	4620      	mov	r0, r4
 801862a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801862e <__s2b>:
 801862e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018632:	460c      	mov	r4, r1
 8018634:	4615      	mov	r5, r2
 8018636:	461f      	mov	r7, r3
 8018638:	2209      	movs	r2, #9
 801863a:	3308      	adds	r3, #8
 801863c:	4606      	mov	r6, r0
 801863e:	fb93 f3f2 	sdiv	r3, r3, r2
 8018642:	2100      	movs	r1, #0
 8018644:	2201      	movs	r2, #1
 8018646:	429a      	cmp	r2, r3
 8018648:	db20      	blt.n	801868c <__s2b+0x5e>
 801864a:	4630      	mov	r0, r6
 801864c:	f7ff ff69 	bl	8018522 <_Balloc>
 8018650:	9b08      	ldr	r3, [sp, #32]
 8018652:	6143      	str	r3, [r0, #20]
 8018654:	2d09      	cmp	r5, #9
 8018656:	f04f 0301 	mov.w	r3, #1
 801865a:	6103      	str	r3, [r0, #16]
 801865c:	dd19      	ble.n	8018692 <__s2b+0x64>
 801865e:	f104 0809 	add.w	r8, r4, #9
 8018662:	46c1      	mov	r9, r8
 8018664:	442c      	add	r4, r5
 8018666:	f819 3b01 	ldrb.w	r3, [r9], #1
 801866a:	4601      	mov	r1, r0
 801866c:	3b30      	subs	r3, #48	; 0x30
 801866e:	220a      	movs	r2, #10
 8018670:	4630      	mov	r0, r6
 8018672:	f7ff ffa1 	bl	80185b8 <__multadd>
 8018676:	45a1      	cmp	r9, r4
 8018678:	d1f5      	bne.n	8018666 <__s2b+0x38>
 801867a:	eb08 0405 	add.w	r4, r8, r5
 801867e:	3c08      	subs	r4, #8
 8018680:	1b2d      	subs	r5, r5, r4
 8018682:	1963      	adds	r3, r4, r5
 8018684:	42bb      	cmp	r3, r7
 8018686:	db07      	blt.n	8018698 <__s2b+0x6a>
 8018688:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801868c:	0052      	lsls	r2, r2, #1
 801868e:	3101      	adds	r1, #1
 8018690:	e7d9      	b.n	8018646 <__s2b+0x18>
 8018692:	340a      	adds	r4, #10
 8018694:	2509      	movs	r5, #9
 8018696:	e7f3      	b.n	8018680 <__s2b+0x52>
 8018698:	f814 3b01 	ldrb.w	r3, [r4], #1
 801869c:	4601      	mov	r1, r0
 801869e:	3b30      	subs	r3, #48	; 0x30
 80186a0:	220a      	movs	r2, #10
 80186a2:	4630      	mov	r0, r6
 80186a4:	f7ff ff88 	bl	80185b8 <__multadd>
 80186a8:	e7eb      	b.n	8018682 <__s2b+0x54>

080186aa <__hi0bits>:
 80186aa:	0c02      	lsrs	r2, r0, #16
 80186ac:	0412      	lsls	r2, r2, #16
 80186ae:	4603      	mov	r3, r0
 80186b0:	b9b2      	cbnz	r2, 80186e0 <__hi0bits+0x36>
 80186b2:	0403      	lsls	r3, r0, #16
 80186b4:	2010      	movs	r0, #16
 80186b6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80186ba:	bf04      	itt	eq
 80186bc:	021b      	lsleq	r3, r3, #8
 80186be:	3008      	addeq	r0, #8
 80186c0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80186c4:	bf04      	itt	eq
 80186c6:	011b      	lsleq	r3, r3, #4
 80186c8:	3004      	addeq	r0, #4
 80186ca:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80186ce:	bf04      	itt	eq
 80186d0:	009b      	lsleq	r3, r3, #2
 80186d2:	3002      	addeq	r0, #2
 80186d4:	2b00      	cmp	r3, #0
 80186d6:	db06      	blt.n	80186e6 <__hi0bits+0x3c>
 80186d8:	005b      	lsls	r3, r3, #1
 80186da:	d503      	bpl.n	80186e4 <__hi0bits+0x3a>
 80186dc:	3001      	adds	r0, #1
 80186de:	4770      	bx	lr
 80186e0:	2000      	movs	r0, #0
 80186e2:	e7e8      	b.n	80186b6 <__hi0bits+0xc>
 80186e4:	2020      	movs	r0, #32
 80186e6:	4770      	bx	lr

080186e8 <__lo0bits>:
 80186e8:	6803      	ldr	r3, [r0, #0]
 80186ea:	f013 0207 	ands.w	r2, r3, #7
 80186ee:	4601      	mov	r1, r0
 80186f0:	d00b      	beq.n	801870a <__lo0bits+0x22>
 80186f2:	07da      	lsls	r2, r3, #31
 80186f4:	d423      	bmi.n	801873e <__lo0bits+0x56>
 80186f6:	0798      	lsls	r0, r3, #30
 80186f8:	bf49      	itett	mi
 80186fa:	085b      	lsrmi	r3, r3, #1
 80186fc:	089b      	lsrpl	r3, r3, #2
 80186fe:	2001      	movmi	r0, #1
 8018700:	600b      	strmi	r3, [r1, #0]
 8018702:	bf5c      	itt	pl
 8018704:	600b      	strpl	r3, [r1, #0]
 8018706:	2002      	movpl	r0, #2
 8018708:	4770      	bx	lr
 801870a:	b298      	uxth	r0, r3
 801870c:	b9a8      	cbnz	r0, 801873a <__lo0bits+0x52>
 801870e:	0c1b      	lsrs	r3, r3, #16
 8018710:	2010      	movs	r0, #16
 8018712:	f013 0fff 	tst.w	r3, #255	; 0xff
 8018716:	bf04      	itt	eq
 8018718:	0a1b      	lsreq	r3, r3, #8
 801871a:	3008      	addeq	r0, #8
 801871c:	071a      	lsls	r2, r3, #28
 801871e:	bf04      	itt	eq
 8018720:	091b      	lsreq	r3, r3, #4
 8018722:	3004      	addeq	r0, #4
 8018724:	079a      	lsls	r2, r3, #30
 8018726:	bf04      	itt	eq
 8018728:	089b      	lsreq	r3, r3, #2
 801872a:	3002      	addeq	r0, #2
 801872c:	07da      	lsls	r2, r3, #31
 801872e:	d402      	bmi.n	8018736 <__lo0bits+0x4e>
 8018730:	085b      	lsrs	r3, r3, #1
 8018732:	d006      	beq.n	8018742 <__lo0bits+0x5a>
 8018734:	3001      	adds	r0, #1
 8018736:	600b      	str	r3, [r1, #0]
 8018738:	4770      	bx	lr
 801873a:	4610      	mov	r0, r2
 801873c:	e7e9      	b.n	8018712 <__lo0bits+0x2a>
 801873e:	2000      	movs	r0, #0
 8018740:	4770      	bx	lr
 8018742:	2020      	movs	r0, #32
 8018744:	4770      	bx	lr

08018746 <__i2b>:
 8018746:	b510      	push	{r4, lr}
 8018748:	460c      	mov	r4, r1
 801874a:	2101      	movs	r1, #1
 801874c:	f7ff fee9 	bl	8018522 <_Balloc>
 8018750:	2201      	movs	r2, #1
 8018752:	6144      	str	r4, [r0, #20]
 8018754:	6102      	str	r2, [r0, #16]
 8018756:	bd10      	pop	{r4, pc}

08018758 <__multiply>:
 8018758:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801875c:	4614      	mov	r4, r2
 801875e:	690a      	ldr	r2, [r1, #16]
 8018760:	6923      	ldr	r3, [r4, #16]
 8018762:	429a      	cmp	r2, r3
 8018764:	bfb8      	it	lt
 8018766:	460b      	movlt	r3, r1
 8018768:	4688      	mov	r8, r1
 801876a:	bfbc      	itt	lt
 801876c:	46a0      	movlt	r8, r4
 801876e:	461c      	movlt	r4, r3
 8018770:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8018774:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8018778:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801877c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8018780:	eb07 0609 	add.w	r6, r7, r9
 8018784:	42b3      	cmp	r3, r6
 8018786:	bfb8      	it	lt
 8018788:	3101      	addlt	r1, #1
 801878a:	f7ff feca 	bl	8018522 <_Balloc>
 801878e:	f100 0514 	add.w	r5, r0, #20
 8018792:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8018796:	462b      	mov	r3, r5
 8018798:	2200      	movs	r2, #0
 801879a:	4573      	cmp	r3, lr
 801879c:	d316      	bcc.n	80187cc <__multiply+0x74>
 801879e:	f104 0214 	add.w	r2, r4, #20
 80187a2:	f108 0114 	add.w	r1, r8, #20
 80187a6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80187aa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80187ae:	9300      	str	r3, [sp, #0]
 80187b0:	9b00      	ldr	r3, [sp, #0]
 80187b2:	9201      	str	r2, [sp, #4]
 80187b4:	4293      	cmp	r3, r2
 80187b6:	d80c      	bhi.n	80187d2 <__multiply+0x7a>
 80187b8:	2e00      	cmp	r6, #0
 80187ba:	dd03      	ble.n	80187c4 <__multiply+0x6c>
 80187bc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80187c0:	2b00      	cmp	r3, #0
 80187c2:	d05d      	beq.n	8018880 <__multiply+0x128>
 80187c4:	6106      	str	r6, [r0, #16]
 80187c6:	b003      	add	sp, #12
 80187c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187cc:	f843 2b04 	str.w	r2, [r3], #4
 80187d0:	e7e3      	b.n	801879a <__multiply+0x42>
 80187d2:	f8b2 b000 	ldrh.w	fp, [r2]
 80187d6:	f1bb 0f00 	cmp.w	fp, #0
 80187da:	d023      	beq.n	8018824 <__multiply+0xcc>
 80187dc:	4689      	mov	r9, r1
 80187de:	46ac      	mov	ip, r5
 80187e0:	f04f 0800 	mov.w	r8, #0
 80187e4:	f859 4b04 	ldr.w	r4, [r9], #4
 80187e8:	f8dc a000 	ldr.w	sl, [ip]
 80187ec:	b2a3      	uxth	r3, r4
 80187ee:	fa1f fa8a 	uxth.w	sl, sl
 80187f2:	fb0b a303 	mla	r3, fp, r3, sl
 80187f6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80187fa:	f8dc 4000 	ldr.w	r4, [ip]
 80187fe:	4443      	add	r3, r8
 8018800:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8018804:	fb0b 840a 	mla	r4, fp, sl, r8
 8018808:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801880c:	46e2      	mov	sl, ip
 801880e:	b29b      	uxth	r3, r3
 8018810:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8018814:	454f      	cmp	r7, r9
 8018816:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801881a:	f84a 3b04 	str.w	r3, [sl], #4
 801881e:	d82b      	bhi.n	8018878 <__multiply+0x120>
 8018820:	f8cc 8004 	str.w	r8, [ip, #4]
 8018824:	9b01      	ldr	r3, [sp, #4]
 8018826:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801882a:	3204      	adds	r2, #4
 801882c:	f1ba 0f00 	cmp.w	sl, #0
 8018830:	d020      	beq.n	8018874 <__multiply+0x11c>
 8018832:	682b      	ldr	r3, [r5, #0]
 8018834:	4689      	mov	r9, r1
 8018836:	46a8      	mov	r8, r5
 8018838:	f04f 0b00 	mov.w	fp, #0
 801883c:	f8b9 c000 	ldrh.w	ip, [r9]
 8018840:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8018844:	fb0a 440c 	mla	r4, sl, ip, r4
 8018848:	445c      	add	r4, fp
 801884a:	46c4      	mov	ip, r8
 801884c:	b29b      	uxth	r3, r3
 801884e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8018852:	f84c 3b04 	str.w	r3, [ip], #4
 8018856:	f859 3b04 	ldr.w	r3, [r9], #4
 801885a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801885e:	0c1b      	lsrs	r3, r3, #16
 8018860:	fb0a b303 	mla	r3, sl, r3, fp
 8018864:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8018868:	454f      	cmp	r7, r9
 801886a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801886e:	d805      	bhi.n	801887c <__multiply+0x124>
 8018870:	f8c8 3004 	str.w	r3, [r8, #4]
 8018874:	3504      	adds	r5, #4
 8018876:	e79b      	b.n	80187b0 <__multiply+0x58>
 8018878:	46d4      	mov	ip, sl
 801887a:	e7b3      	b.n	80187e4 <__multiply+0x8c>
 801887c:	46e0      	mov	r8, ip
 801887e:	e7dd      	b.n	801883c <__multiply+0xe4>
 8018880:	3e01      	subs	r6, #1
 8018882:	e799      	b.n	80187b8 <__multiply+0x60>

08018884 <__pow5mult>:
 8018884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018888:	4615      	mov	r5, r2
 801888a:	f012 0203 	ands.w	r2, r2, #3
 801888e:	4606      	mov	r6, r0
 8018890:	460f      	mov	r7, r1
 8018892:	d007      	beq.n	80188a4 <__pow5mult+0x20>
 8018894:	3a01      	subs	r2, #1
 8018896:	4c21      	ldr	r4, [pc, #132]	; (801891c <__pow5mult+0x98>)
 8018898:	2300      	movs	r3, #0
 801889a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801889e:	f7ff fe8b 	bl	80185b8 <__multadd>
 80188a2:	4607      	mov	r7, r0
 80188a4:	10ad      	asrs	r5, r5, #2
 80188a6:	d035      	beq.n	8018914 <__pow5mult+0x90>
 80188a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80188aa:	b93c      	cbnz	r4, 80188bc <__pow5mult+0x38>
 80188ac:	2010      	movs	r0, #16
 80188ae:	f7ff fe03 	bl	80184b8 <malloc>
 80188b2:	6270      	str	r0, [r6, #36]	; 0x24
 80188b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80188b8:	6004      	str	r4, [r0, #0]
 80188ba:	60c4      	str	r4, [r0, #12]
 80188bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80188c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80188c4:	b94c      	cbnz	r4, 80188da <__pow5mult+0x56>
 80188c6:	f240 2171 	movw	r1, #625	; 0x271
 80188ca:	4630      	mov	r0, r6
 80188cc:	f7ff ff3b 	bl	8018746 <__i2b>
 80188d0:	2300      	movs	r3, #0
 80188d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80188d6:	4604      	mov	r4, r0
 80188d8:	6003      	str	r3, [r0, #0]
 80188da:	f04f 0800 	mov.w	r8, #0
 80188de:	07eb      	lsls	r3, r5, #31
 80188e0:	d50a      	bpl.n	80188f8 <__pow5mult+0x74>
 80188e2:	4639      	mov	r1, r7
 80188e4:	4622      	mov	r2, r4
 80188e6:	4630      	mov	r0, r6
 80188e8:	f7ff ff36 	bl	8018758 <__multiply>
 80188ec:	4639      	mov	r1, r7
 80188ee:	4681      	mov	r9, r0
 80188f0:	4630      	mov	r0, r6
 80188f2:	f7ff fe4a 	bl	801858a <_Bfree>
 80188f6:	464f      	mov	r7, r9
 80188f8:	106d      	asrs	r5, r5, #1
 80188fa:	d00b      	beq.n	8018914 <__pow5mult+0x90>
 80188fc:	6820      	ldr	r0, [r4, #0]
 80188fe:	b938      	cbnz	r0, 8018910 <__pow5mult+0x8c>
 8018900:	4622      	mov	r2, r4
 8018902:	4621      	mov	r1, r4
 8018904:	4630      	mov	r0, r6
 8018906:	f7ff ff27 	bl	8018758 <__multiply>
 801890a:	6020      	str	r0, [r4, #0]
 801890c:	f8c0 8000 	str.w	r8, [r0]
 8018910:	4604      	mov	r4, r0
 8018912:	e7e4      	b.n	80188de <__pow5mult+0x5a>
 8018914:	4638      	mov	r0, r7
 8018916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801891a:	bf00      	nop
 801891c:	08019788 	.word	0x08019788

08018920 <__lshift>:
 8018920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018924:	460c      	mov	r4, r1
 8018926:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801892a:	6923      	ldr	r3, [r4, #16]
 801892c:	6849      	ldr	r1, [r1, #4]
 801892e:	eb0a 0903 	add.w	r9, sl, r3
 8018932:	68a3      	ldr	r3, [r4, #8]
 8018934:	4607      	mov	r7, r0
 8018936:	4616      	mov	r6, r2
 8018938:	f109 0501 	add.w	r5, r9, #1
 801893c:	42ab      	cmp	r3, r5
 801893e:	db32      	blt.n	80189a6 <__lshift+0x86>
 8018940:	4638      	mov	r0, r7
 8018942:	f7ff fdee 	bl	8018522 <_Balloc>
 8018946:	2300      	movs	r3, #0
 8018948:	4680      	mov	r8, r0
 801894a:	f100 0114 	add.w	r1, r0, #20
 801894e:	461a      	mov	r2, r3
 8018950:	4553      	cmp	r3, sl
 8018952:	db2b      	blt.n	80189ac <__lshift+0x8c>
 8018954:	6920      	ldr	r0, [r4, #16]
 8018956:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801895a:	f104 0314 	add.w	r3, r4, #20
 801895e:	f016 021f 	ands.w	r2, r6, #31
 8018962:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018966:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801896a:	d025      	beq.n	80189b8 <__lshift+0x98>
 801896c:	f1c2 0e20 	rsb	lr, r2, #32
 8018970:	2000      	movs	r0, #0
 8018972:	681e      	ldr	r6, [r3, #0]
 8018974:	468a      	mov	sl, r1
 8018976:	4096      	lsls	r6, r2
 8018978:	4330      	orrs	r0, r6
 801897a:	f84a 0b04 	str.w	r0, [sl], #4
 801897e:	f853 0b04 	ldr.w	r0, [r3], #4
 8018982:	459c      	cmp	ip, r3
 8018984:	fa20 f00e 	lsr.w	r0, r0, lr
 8018988:	d814      	bhi.n	80189b4 <__lshift+0x94>
 801898a:	6048      	str	r0, [r1, #4]
 801898c:	b108      	cbz	r0, 8018992 <__lshift+0x72>
 801898e:	f109 0502 	add.w	r5, r9, #2
 8018992:	3d01      	subs	r5, #1
 8018994:	4638      	mov	r0, r7
 8018996:	f8c8 5010 	str.w	r5, [r8, #16]
 801899a:	4621      	mov	r1, r4
 801899c:	f7ff fdf5 	bl	801858a <_Bfree>
 80189a0:	4640      	mov	r0, r8
 80189a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80189a6:	3101      	adds	r1, #1
 80189a8:	005b      	lsls	r3, r3, #1
 80189aa:	e7c7      	b.n	801893c <__lshift+0x1c>
 80189ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80189b0:	3301      	adds	r3, #1
 80189b2:	e7cd      	b.n	8018950 <__lshift+0x30>
 80189b4:	4651      	mov	r1, sl
 80189b6:	e7dc      	b.n	8018972 <__lshift+0x52>
 80189b8:	3904      	subs	r1, #4
 80189ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80189be:	f841 2f04 	str.w	r2, [r1, #4]!
 80189c2:	459c      	cmp	ip, r3
 80189c4:	d8f9      	bhi.n	80189ba <__lshift+0x9a>
 80189c6:	e7e4      	b.n	8018992 <__lshift+0x72>

080189c8 <__mcmp>:
 80189c8:	6903      	ldr	r3, [r0, #16]
 80189ca:	690a      	ldr	r2, [r1, #16]
 80189cc:	1a9b      	subs	r3, r3, r2
 80189ce:	b530      	push	{r4, r5, lr}
 80189d0:	d10c      	bne.n	80189ec <__mcmp+0x24>
 80189d2:	0092      	lsls	r2, r2, #2
 80189d4:	3014      	adds	r0, #20
 80189d6:	3114      	adds	r1, #20
 80189d8:	1884      	adds	r4, r0, r2
 80189da:	4411      	add	r1, r2
 80189dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80189e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80189e4:	4295      	cmp	r5, r2
 80189e6:	d003      	beq.n	80189f0 <__mcmp+0x28>
 80189e8:	d305      	bcc.n	80189f6 <__mcmp+0x2e>
 80189ea:	2301      	movs	r3, #1
 80189ec:	4618      	mov	r0, r3
 80189ee:	bd30      	pop	{r4, r5, pc}
 80189f0:	42a0      	cmp	r0, r4
 80189f2:	d3f3      	bcc.n	80189dc <__mcmp+0x14>
 80189f4:	e7fa      	b.n	80189ec <__mcmp+0x24>
 80189f6:	f04f 33ff 	mov.w	r3, #4294967295
 80189fa:	e7f7      	b.n	80189ec <__mcmp+0x24>

080189fc <__mdiff>:
 80189fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018a00:	460d      	mov	r5, r1
 8018a02:	4607      	mov	r7, r0
 8018a04:	4611      	mov	r1, r2
 8018a06:	4628      	mov	r0, r5
 8018a08:	4614      	mov	r4, r2
 8018a0a:	f7ff ffdd 	bl	80189c8 <__mcmp>
 8018a0e:	1e06      	subs	r6, r0, #0
 8018a10:	d108      	bne.n	8018a24 <__mdiff+0x28>
 8018a12:	4631      	mov	r1, r6
 8018a14:	4638      	mov	r0, r7
 8018a16:	f7ff fd84 	bl	8018522 <_Balloc>
 8018a1a:	2301      	movs	r3, #1
 8018a1c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8018a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018a24:	bfa4      	itt	ge
 8018a26:	4623      	movge	r3, r4
 8018a28:	462c      	movge	r4, r5
 8018a2a:	4638      	mov	r0, r7
 8018a2c:	6861      	ldr	r1, [r4, #4]
 8018a2e:	bfa6      	itte	ge
 8018a30:	461d      	movge	r5, r3
 8018a32:	2600      	movge	r6, #0
 8018a34:	2601      	movlt	r6, #1
 8018a36:	f7ff fd74 	bl	8018522 <_Balloc>
 8018a3a:	692b      	ldr	r3, [r5, #16]
 8018a3c:	60c6      	str	r6, [r0, #12]
 8018a3e:	6926      	ldr	r6, [r4, #16]
 8018a40:	f105 0914 	add.w	r9, r5, #20
 8018a44:	f104 0214 	add.w	r2, r4, #20
 8018a48:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8018a4c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8018a50:	f100 0514 	add.w	r5, r0, #20
 8018a54:	f04f 0e00 	mov.w	lr, #0
 8018a58:	f852 ab04 	ldr.w	sl, [r2], #4
 8018a5c:	f859 4b04 	ldr.w	r4, [r9], #4
 8018a60:	fa1e f18a 	uxtah	r1, lr, sl
 8018a64:	b2a3      	uxth	r3, r4
 8018a66:	1ac9      	subs	r1, r1, r3
 8018a68:	0c23      	lsrs	r3, r4, #16
 8018a6a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8018a6e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8018a72:	b289      	uxth	r1, r1
 8018a74:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8018a78:	45c8      	cmp	r8, r9
 8018a7a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8018a7e:	4694      	mov	ip, r2
 8018a80:	f845 3b04 	str.w	r3, [r5], #4
 8018a84:	d8e8      	bhi.n	8018a58 <__mdiff+0x5c>
 8018a86:	45bc      	cmp	ip, r7
 8018a88:	d304      	bcc.n	8018a94 <__mdiff+0x98>
 8018a8a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8018a8e:	b183      	cbz	r3, 8018ab2 <__mdiff+0xb6>
 8018a90:	6106      	str	r6, [r0, #16]
 8018a92:	e7c5      	b.n	8018a20 <__mdiff+0x24>
 8018a94:	f85c 1b04 	ldr.w	r1, [ip], #4
 8018a98:	fa1e f381 	uxtah	r3, lr, r1
 8018a9c:	141a      	asrs	r2, r3, #16
 8018a9e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8018aa2:	b29b      	uxth	r3, r3
 8018aa4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018aa8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8018aac:	f845 3b04 	str.w	r3, [r5], #4
 8018ab0:	e7e9      	b.n	8018a86 <__mdiff+0x8a>
 8018ab2:	3e01      	subs	r6, #1
 8018ab4:	e7e9      	b.n	8018a8a <__mdiff+0x8e>
	...

08018ab8 <__ulp>:
 8018ab8:	4b12      	ldr	r3, [pc, #72]	; (8018b04 <__ulp+0x4c>)
 8018aba:	ee10 2a90 	vmov	r2, s1
 8018abe:	401a      	ands	r2, r3
 8018ac0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8018ac4:	2b00      	cmp	r3, #0
 8018ac6:	dd04      	ble.n	8018ad2 <__ulp+0x1a>
 8018ac8:	2000      	movs	r0, #0
 8018aca:	4619      	mov	r1, r3
 8018acc:	ec41 0b10 	vmov	d0, r0, r1
 8018ad0:	4770      	bx	lr
 8018ad2:	425b      	negs	r3, r3
 8018ad4:	151b      	asrs	r3, r3, #20
 8018ad6:	2b13      	cmp	r3, #19
 8018ad8:	f04f 0000 	mov.w	r0, #0
 8018adc:	f04f 0100 	mov.w	r1, #0
 8018ae0:	dc04      	bgt.n	8018aec <__ulp+0x34>
 8018ae2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8018ae6:	fa42 f103 	asr.w	r1, r2, r3
 8018aea:	e7ef      	b.n	8018acc <__ulp+0x14>
 8018aec:	3b14      	subs	r3, #20
 8018aee:	2b1e      	cmp	r3, #30
 8018af0:	f04f 0201 	mov.w	r2, #1
 8018af4:	bfda      	itte	le
 8018af6:	f1c3 031f 	rsble	r3, r3, #31
 8018afa:	fa02 f303 	lslle.w	r3, r2, r3
 8018afe:	4613      	movgt	r3, r2
 8018b00:	4618      	mov	r0, r3
 8018b02:	e7e3      	b.n	8018acc <__ulp+0x14>
 8018b04:	7ff00000 	.word	0x7ff00000

08018b08 <__b2d>:
 8018b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b0a:	6905      	ldr	r5, [r0, #16]
 8018b0c:	f100 0714 	add.w	r7, r0, #20
 8018b10:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8018b14:	1f2e      	subs	r6, r5, #4
 8018b16:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8018b1a:	4620      	mov	r0, r4
 8018b1c:	f7ff fdc5 	bl	80186aa <__hi0bits>
 8018b20:	f1c0 0320 	rsb	r3, r0, #32
 8018b24:	280a      	cmp	r0, #10
 8018b26:	600b      	str	r3, [r1, #0]
 8018b28:	f8df c074 	ldr.w	ip, [pc, #116]	; 8018ba0 <__b2d+0x98>
 8018b2c:	dc14      	bgt.n	8018b58 <__b2d+0x50>
 8018b2e:	f1c0 0e0b 	rsb	lr, r0, #11
 8018b32:	fa24 f10e 	lsr.w	r1, r4, lr
 8018b36:	42b7      	cmp	r7, r6
 8018b38:	ea41 030c 	orr.w	r3, r1, ip
 8018b3c:	bf34      	ite	cc
 8018b3e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018b42:	2100      	movcs	r1, #0
 8018b44:	3015      	adds	r0, #21
 8018b46:	fa04 f000 	lsl.w	r0, r4, r0
 8018b4a:	fa21 f10e 	lsr.w	r1, r1, lr
 8018b4e:	ea40 0201 	orr.w	r2, r0, r1
 8018b52:	ec43 2b10 	vmov	d0, r2, r3
 8018b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018b58:	42b7      	cmp	r7, r6
 8018b5a:	bf3a      	itte	cc
 8018b5c:	f1a5 0608 	subcc.w	r6, r5, #8
 8018b60:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018b64:	2100      	movcs	r1, #0
 8018b66:	380b      	subs	r0, #11
 8018b68:	d015      	beq.n	8018b96 <__b2d+0x8e>
 8018b6a:	4084      	lsls	r4, r0
 8018b6c:	f1c0 0520 	rsb	r5, r0, #32
 8018b70:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8018b74:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8018b78:	42be      	cmp	r6, r7
 8018b7a:	fa21 fc05 	lsr.w	ip, r1, r5
 8018b7e:	ea44 030c 	orr.w	r3, r4, ip
 8018b82:	bf8c      	ite	hi
 8018b84:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8018b88:	2400      	movls	r4, #0
 8018b8a:	fa01 f000 	lsl.w	r0, r1, r0
 8018b8e:	40ec      	lsrs	r4, r5
 8018b90:	ea40 0204 	orr.w	r2, r0, r4
 8018b94:	e7dd      	b.n	8018b52 <__b2d+0x4a>
 8018b96:	ea44 030c 	orr.w	r3, r4, ip
 8018b9a:	460a      	mov	r2, r1
 8018b9c:	e7d9      	b.n	8018b52 <__b2d+0x4a>
 8018b9e:	bf00      	nop
 8018ba0:	3ff00000 	.word	0x3ff00000

08018ba4 <__d2b>:
 8018ba4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018ba8:	460e      	mov	r6, r1
 8018baa:	2101      	movs	r1, #1
 8018bac:	ec59 8b10 	vmov	r8, r9, d0
 8018bb0:	4615      	mov	r5, r2
 8018bb2:	f7ff fcb6 	bl	8018522 <_Balloc>
 8018bb6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8018bba:	4607      	mov	r7, r0
 8018bbc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018bc0:	bb34      	cbnz	r4, 8018c10 <__d2b+0x6c>
 8018bc2:	9301      	str	r3, [sp, #4]
 8018bc4:	f1b8 0300 	subs.w	r3, r8, #0
 8018bc8:	d027      	beq.n	8018c1a <__d2b+0x76>
 8018bca:	a802      	add	r0, sp, #8
 8018bcc:	f840 3d08 	str.w	r3, [r0, #-8]!
 8018bd0:	f7ff fd8a 	bl	80186e8 <__lo0bits>
 8018bd4:	9900      	ldr	r1, [sp, #0]
 8018bd6:	b1f0      	cbz	r0, 8018c16 <__d2b+0x72>
 8018bd8:	9a01      	ldr	r2, [sp, #4]
 8018bda:	f1c0 0320 	rsb	r3, r0, #32
 8018bde:	fa02 f303 	lsl.w	r3, r2, r3
 8018be2:	430b      	orrs	r3, r1
 8018be4:	40c2      	lsrs	r2, r0
 8018be6:	617b      	str	r3, [r7, #20]
 8018be8:	9201      	str	r2, [sp, #4]
 8018bea:	9b01      	ldr	r3, [sp, #4]
 8018bec:	61bb      	str	r3, [r7, #24]
 8018bee:	2b00      	cmp	r3, #0
 8018bf0:	bf14      	ite	ne
 8018bf2:	2102      	movne	r1, #2
 8018bf4:	2101      	moveq	r1, #1
 8018bf6:	6139      	str	r1, [r7, #16]
 8018bf8:	b1c4      	cbz	r4, 8018c2c <__d2b+0x88>
 8018bfa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8018bfe:	4404      	add	r4, r0
 8018c00:	6034      	str	r4, [r6, #0]
 8018c02:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018c06:	6028      	str	r0, [r5, #0]
 8018c08:	4638      	mov	r0, r7
 8018c0a:	b003      	add	sp, #12
 8018c0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018c10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018c14:	e7d5      	b.n	8018bc2 <__d2b+0x1e>
 8018c16:	6179      	str	r1, [r7, #20]
 8018c18:	e7e7      	b.n	8018bea <__d2b+0x46>
 8018c1a:	a801      	add	r0, sp, #4
 8018c1c:	f7ff fd64 	bl	80186e8 <__lo0bits>
 8018c20:	9b01      	ldr	r3, [sp, #4]
 8018c22:	617b      	str	r3, [r7, #20]
 8018c24:	2101      	movs	r1, #1
 8018c26:	6139      	str	r1, [r7, #16]
 8018c28:	3020      	adds	r0, #32
 8018c2a:	e7e5      	b.n	8018bf8 <__d2b+0x54>
 8018c2c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8018c30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018c34:	6030      	str	r0, [r6, #0]
 8018c36:	6918      	ldr	r0, [r3, #16]
 8018c38:	f7ff fd37 	bl	80186aa <__hi0bits>
 8018c3c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8018c40:	e7e1      	b.n	8018c06 <__d2b+0x62>

08018c42 <__ratio>:
 8018c42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c46:	4688      	mov	r8, r1
 8018c48:	4669      	mov	r1, sp
 8018c4a:	4681      	mov	r9, r0
 8018c4c:	f7ff ff5c 	bl	8018b08 <__b2d>
 8018c50:	a901      	add	r1, sp, #4
 8018c52:	4640      	mov	r0, r8
 8018c54:	ec57 6b10 	vmov	r6, r7, d0
 8018c58:	f7ff ff56 	bl	8018b08 <__b2d>
 8018c5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018c60:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8018c64:	eba3 0c02 	sub.w	ip, r3, r2
 8018c68:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018c6c:	1a9b      	subs	r3, r3, r2
 8018c6e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8018c72:	ec5b ab10 	vmov	sl, fp, d0
 8018c76:	2b00      	cmp	r3, #0
 8018c78:	bfce      	itee	gt
 8018c7a:	463a      	movgt	r2, r7
 8018c7c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8018c80:	465a      	movle	r2, fp
 8018c82:	4659      	mov	r1, fp
 8018c84:	463d      	mov	r5, r7
 8018c86:	bfd4      	ite	le
 8018c88:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8018c8c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8018c90:	4630      	mov	r0, r6
 8018c92:	ee10 2a10 	vmov	r2, s0
 8018c96:	460b      	mov	r3, r1
 8018c98:	4629      	mov	r1, r5
 8018c9a:	f7ef fd0f 	bl	80086bc <__aeabi_ddiv>
 8018c9e:	ec41 0b10 	vmov	d0, r0, r1
 8018ca2:	b003      	add	sp, #12
 8018ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018ca8 <__copybits>:
 8018ca8:	3901      	subs	r1, #1
 8018caa:	b510      	push	{r4, lr}
 8018cac:	1149      	asrs	r1, r1, #5
 8018cae:	6914      	ldr	r4, [r2, #16]
 8018cb0:	3101      	adds	r1, #1
 8018cb2:	f102 0314 	add.w	r3, r2, #20
 8018cb6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8018cba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8018cbe:	42a3      	cmp	r3, r4
 8018cc0:	4602      	mov	r2, r0
 8018cc2:	d303      	bcc.n	8018ccc <__copybits+0x24>
 8018cc4:	2300      	movs	r3, #0
 8018cc6:	428a      	cmp	r2, r1
 8018cc8:	d305      	bcc.n	8018cd6 <__copybits+0x2e>
 8018cca:	bd10      	pop	{r4, pc}
 8018ccc:	f853 2b04 	ldr.w	r2, [r3], #4
 8018cd0:	f840 2b04 	str.w	r2, [r0], #4
 8018cd4:	e7f3      	b.n	8018cbe <__copybits+0x16>
 8018cd6:	f842 3b04 	str.w	r3, [r2], #4
 8018cda:	e7f4      	b.n	8018cc6 <__copybits+0x1e>

08018cdc <__any_on>:
 8018cdc:	f100 0214 	add.w	r2, r0, #20
 8018ce0:	6900      	ldr	r0, [r0, #16]
 8018ce2:	114b      	asrs	r3, r1, #5
 8018ce4:	4298      	cmp	r0, r3
 8018ce6:	b510      	push	{r4, lr}
 8018ce8:	db11      	blt.n	8018d0e <__any_on+0x32>
 8018cea:	dd0a      	ble.n	8018d02 <__any_on+0x26>
 8018cec:	f011 011f 	ands.w	r1, r1, #31
 8018cf0:	d007      	beq.n	8018d02 <__any_on+0x26>
 8018cf2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8018cf6:	fa24 f001 	lsr.w	r0, r4, r1
 8018cfa:	fa00 f101 	lsl.w	r1, r0, r1
 8018cfe:	428c      	cmp	r4, r1
 8018d00:	d10b      	bne.n	8018d1a <__any_on+0x3e>
 8018d02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018d06:	4293      	cmp	r3, r2
 8018d08:	d803      	bhi.n	8018d12 <__any_on+0x36>
 8018d0a:	2000      	movs	r0, #0
 8018d0c:	bd10      	pop	{r4, pc}
 8018d0e:	4603      	mov	r3, r0
 8018d10:	e7f7      	b.n	8018d02 <__any_on+0x26>
 8018d12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018d16:	2900      	cmp	r1, #0
 8018d18:	d0f5      	beq.n	8018d06 <__any_on+0x2a>
 8018d1a:	2001      	movs	r0, #1
 8018d1c:	e7f6      	b.n	8018d0c <__any_on+0x30>

08018d1e <_calloc_r>:
 8018d1e:	b538      	push	{r3, r4, r5, lr}
 8018d20:	fb02 f401 	mul.w	r4, r2, r1
 8018d24:	4621      	mov	r1, r4
 8018d26:	f7fb fa99 	bl	801425c <_malloc_r>
 8018d2a:	4605      	mov	r5, r0
 8018d2c:	b118      	cbz	r0, 8018d36 <_calloc_r+0x18>
 8018d2e:	4622      	mov	r2, r4
 8018d30:	2100      	movs	r1, #0
 8018d32:	f7fb fa3c 	bl	80141ae <memset>
 8018d36:	4628      	mov	r0, r5
 8018d38:	bd38      	pop	{r3, r4, r5, pc}

08018d3a <_realloc_r>:
 8018d3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d3c:	4607      	mov	r7, r0
 8018d3e:	4614      	mov	r4, r2
 8018d40:	460e      	mov	r6, r1
 8018d42:	b921      	cbnz	r1, 8018d4e <_realloc_r+0x14>
 8018d44:	4611      	mov	r1, r2
 8018d46:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8018d4a:	f7fb ba87 	b.w	801425c <_malloc_r>
 8018d4e:	b922      	cbnz	r2, 8018d5a <_realloc_r+0x20>
 8018d50:	f7fb fa36 	bl	80141c0 <_free_r>
 8018d54:	4625      	mov	r5, r4
 8018d56:	4628      	mov	r0, r5
 8018d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018d5a:	f000 f9ce 	bl	80190fa <_malloc_usable_size_r>
 8018d5e:	42a0      	cmp	r0, r4
 8018d60:	d20f      	bcs.n	8018d82 <_realloc_r+0x48>
 8018d62:	4621      	mov	r1, r4
 8018d64:	4638      	mov	r0, r7
 8018d66:	f7fb fa79 	bl	801425c <_malloc_r>
 8018d6a:	4605      	mov	r5, r0
 8018d6c:	2800      	cmp	r0, #0
 8018d6e:	d0f2      	beq.n	8018d56 <_realloc_r+0x1c>
 8018d70:	4631      	mov	r1, r6
 8018d72:	4622      	mov	r2, r4
 8018d74:	f7fb fa10 	bl	8014198 <memcpy>
 8018d78:	4631      	mov	r1, r6
 8018d7a:	4638      	mov	r0, r7
 8018d7c:	f7fb fa20 	bl	80141c0 <_free_r>
 8018d80:	e7e9      	b.n	8018d56 <_realloc_r+0x1c>
 8018d82:	4635      	mov	r5, r6
 8018d84:	e7e7      	b.n	8018d56 <_realloc_r+0x1c>

08018d86 <__ssputs_r>:
 8018d86:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018d8a:	688e      	ldr	r6, [r1, #8]
 8018d8c:	429e      	cmp	r6, r3
 8018d8e:	4682      	mov	sl, r0
 8018d90:	460c      	mov	r4, r1
 8018d92:	4690      	mov	r8, r2
 8018d94:	4699      	mov	r9, r3
 8018d96:	d837      	bhi.n	8018e08 <__ssputs_r+0x82>
 8018d98:	898a      	ldrh	r2, [r1, #12]
 8018d9a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018d9e:	d031      	beq.n	8018e04 <__ssputs_r+0x7e>
 8018da0:	6825      	ldr	r5, [r4, #0]
 8018da2:	6909      	ldr	r1, [r1, #16]
 8018da4:	1a6f      	subs	r7, r5, r1
 8018da6:	6965      	ldr	r5, [r4, #20]
 8018da8:	2302      	movs	r3, #2
 8018daa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018dae:	fb95 f5f3 	sdiv	r5, r5, r3
 8018db2:	f109 0301 	add.w	r3, r9, #1
 8018db6:	443b      	add	r3, r7
 8018db8:	429d      	cmp	r5, r3
 8018dba:	bf38      	it	cc
 8018dbc:	461d      	movcc	r5, r3
 8018dbe:	0553      	lsls	r3, r2, #21
 8018dc0:	d530      	bpl.n	8018e24 <__ssputs_r+0x9e>
 8018dc2:	4629      	mov	r1, r5
 8018dc4:	f7fb fa4a 	bl	801425c <_malloc_r>
 8018dc8:	4606      	mov	r6, r0
 8018dca:	b950      	cbnz	r0, 8018de2 <__ssputs_r+0x5c>
 8018dcc:	230c      	movs	r3, #12
 8018dce:	f8ca 3000 	str.w	r3, [sl]
 8018dd2:	89a3      	ldrh	r3, [r4, #12]
 8018dd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018dd8:	81a3      	strh	r3, [r4, #12]
 8018dda:	f04f 30ff 	mov.w	r0, #4294967295
 8018dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018de2:	463a      	mov	r2, r7
 8018de4:	6921      	ldr	r1, [r4, #16]
 8018de6:	f7fb f9d7 	bl	8014198 <memcpy>
 8018dea:	89a3      	ldrh	r3, [r4, #12]
 8018dec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018df0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018df4:	81a3      	strh	r3, [r4, #12]
 8018df6:	6126      	str	r6, [r4, #16]
 8018df8:	6165      	str	r5, [r4, #20]
 8018dfa:	443e      	add	r6, r7
 8018dfc:	1bed      	subs	r5, r5, r7
 8018dfe:	6026      	str	r6, [r4, #0]
 8018e00:	60a5      	str	r5, [r4, #8]
 8018e02:	464e      	mov	r6, r9
 8018e04:	454e      	cmp	r6, r9
 8018e06:	d900      	bls.n	8018e0a <__ssputs_r+0x84>
 8018e08:	464e      	mov	r6, r9
 8018e0a:	4632      	mov	r2, r6
 8018e0c:	4641      	mov	r1, r8
 8018e0e:	6820      	ldr	r0, [r4, #0]
 8018e10:	f7ff fb6c 	bl	80184ec <memmove>
 8018e14:	68a3      	ldr	r3, [r4, #8]
 8018e16:	1b9b      	subs	r3, r3, r6
 8018e18:	60a3      	str	r3, [r4, #8]
 8018e1a:	6823      	ldr	r3, [r4, #0]
 8018e1c:	441e      	add	r6, r3
 8018e1e:	6026      	str	r6, [r4, #0]
 8018e20:	2000      	movs	r0, #0
 8018e22:	e7dc      	b.n	8018dde <__ssputs_r+0x58>
 8018e24:	462a      	mov	r2, r5
 8018e26:	f7ff ff88 	bl	8018d3a <_realloc_r>
 8018e2a:	4606      	mov	r6, r0
 8018e2c:	2800      	cmp	r0, #0
 8018e2e:	d1e2      	bne.n	8018df6 <__ssputs_r+0x70>
 8018e30:	6921      	ldr	r1, [r4, #16]
 8018e32:	4650      	mov	r0, sl
 8018e34:	f7fb f9c4 	bl	80141c0 <_free_r>
 8018e38:	e7c8      	b.n	8018dcc <__ssputs_r+0x46>
	...

08018e3c <_svfiprintf_r>:
 8018e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e40:	461d      	mov	r5, r3
 8018e42:	898b      	ldrh	r3, [r1, #12]
 8018e44:	061f      	lsls	r7, r3, #24
 8018e46:	b09d      	sub	sp, #116	; 0x74
 8018e48:	4680      	mov	r8, r0
 8018e4a:	460c      	mov	r4, r1
 8018e4c:	4616      	mov	r6, r2
 8018e4e:	d50f      	bpl.n	8018e70 <_svfiprintf_r+0x34>
 8018e50:	690b      	ldr	r3, [r1, #16]
 8018e52:	b96b      	cbnz	r3, 8018e70 <_svfiprintf_r+0x34>
 8018e54:	2140      	movs	r1, #64	; 0x40
 8018e56:	f7fb fa01 	bl	801425c <_malloc_r>
 8018e5a:	6020      	str	r0, [r4, #0]
 8018e5c:	6120      	str	r0, [r4, #16]
 8018e5e:	b928      	cbnz	r0, 8018e6c <_svfiprintf_r+0x30>
 8018e60:	230c      	movs	r3, #12
 8018e62:	f8c8 3000 	str.w	r3, [r8]
 8018e66:	f04f 30ff 	mov.w	r0, #4294967295
 8018e6a:	e0c8      	b.n	8018ffe <_svfiprintf_r+0x1c2>
 8018e6c:	2340      	movs	r3, #64	; 0x40
 8018e6e:	6163      	str	r3, [r4, #20]
 8018e70:	2300      	movs	r3, #0
 8018e72:	9309      	str	r3, [sp, #36]	; 0x24
 8018e74:	2320      	movs	r3, #32
 8018e76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018e7a:	2330      	movs	r3, #48	; 0x30
 8018e7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018e80:	9503      	str	r5, [sp, #12]
 8018e82:	f04f 0b01 	mov.w	fp, #1
 8018e86:	4637      	mov	r7, r6
 8018e88:	463d      	mov	r5, r7
 8018e8a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8018e8e:	b10b      	cbz	r3, 8018e94 <_svfiprintf_r+0x58>
 8018e90:	2b25      	cmp	r3, #37	; 0x25
 8018e92:	d13e      	bne.n	8018f12 <_svfiprintf_r+0xd6>
 8018e94:	ebb7 0a06 	subs.w	sl, r7, r6
 8018e98:	d00b      	beq.n	8018eb2 <_svfiprintf_r+0x76>
 8018e9a:	4653      	mov	r3, sl
 8018e9c:	4632      	mov	r2, r6
 8018e9e:	4621      	mov	r1, r4
 8018ea0:	4640      	mov	r0, r8
 8018ea2:	f7ff ff70 	bl	8018d86 <__ssputs_r>
 8018ea6:	3001      	adds	r0, #1
 8018ea8:	f000 80a4 	beq.w	8018ff4 <_svfiprintf_r+0x1b8>
 8018eac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018eae:	4453      	add	r3, sl
 8018eb0:	9309      	str	r3, [sp, #36]	; 0x24
 8018eb2:	783b      	ldrb	r3, [r7, #0]
 8018eb4:	2b00      	cmp	r3, #0
 8018eb6:	f000 809d 	beq.w	8018ff4 <_svfiprintf_r+0x1b8>
 8018eba:	2300      	movs	r3, #0
 8018ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8018ec0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018ec4:	9304      	str	r3, [sp, #16]
 8018ec6:	9307      	str	r3, [sp, #28]
 8018ec8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018ecc:	931a      	str	r3, [sp, #104]	; 0x68
 8018ece:	462f      	mov	r7, r5
 8018ed0:	2205      	movs	r2, #5
 8018ed2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8018ed6:	4850      	ldr	r0, [pc, #320]	; (8019018 <_svfiprintf_r+0x1dc>)
 8018ed8:	f7ef f8ba 	bl	8008050 <memchr>
 8018edc:	9b04      	ldr	r3, [sp, #16]
 8018ede:	b9d0      	cbnz	r0, 8018f16 <_svfiprintf_r+0xda>
 8018ee0:	06d9      	lsls	r1, r3, #27
 8018ee2:	bf44      	itt	mi
 8018ee4:	2220      	movmi	r2, #32
 8018ee6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018eea:	071a      	lsls	r2, r3, #28
 8018eec:	bf44      	itt	mi
 8018eee:	222b      	movmi	r2, #43	; 0x2b
 8018ef0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018ef4:	782a      	ldrb	r2, [r5, #0]
 8018ef6:	2a2a      	cmp	r2, #42	; 0x2a
 8018ef8:	d015      	beq.n	8018f26 <_svfiprintf_r+0xea>
 8018efa:	9a07      	ldr	r2, [sp, #28]
 8018efc:	462f      	mov	r7, r5
 8018efe:	2000      	movs	r0, #0
 8018f00:	250a      	movs	r5, #10
 8018f02:	4639      	mov	r1, r7
 8018f04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018f08:	3b30      	subs	r3, #48	; 0x30
 8018f0a:	2b09      	cmp	r3, #9
 8018f0c:	d94d      	bls.n	8018faa <_svfiprintf_r+0x16e>
 8018f0e:	b1b8      	cbz	r0, 8018f40 <_svfiprintf_r+0x104>
 8018f10:	e00f      	b.n	8018f32 <_svfiprintf_r+0xf6>
 8018f12:	462f      	mov	r7, r5
 8018f14:	e7b8      	b.n	8018e88 <_svfiprintf_r+0x4c>
 8018f16:	4a40      	ldr	r2, [pc, #256]	; (8019018 <_svfiprintf_r+0x1dc>)
 8018f18:	1a80      	subs	r0, r0, r2
 8018f1a:	fa0b f000 	lsl.w	r0, fp, r0
 8018f1e:	4318      	orrs	r0, r3
 8018f20:	9004      	str	r0, [sp, #16]
 8018f22:	463d      	mov	r5, r7
 8018f24:	e7d3      	b.n	8018ece <_svfiprintf_r+0x92>
 8018f26:	9a03      	ldr	r2, [sp, #12]
 8018f28:	1d11      	adds	r1, r2, #4
 8018f2a:	6812      	ldr	r2, [r2, #0]
 8018f2c:	9103      	str	r1, [sp, #12]
 8018f2e:	2a00      	cmp	r2, #0
 8018f30:	db01      	blt.n	8018f36 <_svfiprintf_r+0xfa>
 8018f32:	9207      	str	r2, [sp, #28]
 8018f34:	e004      	b.n	8018f40 <_svfiprintf_r+0x104>
 8018f36:	4252      	negs	r2, r2
 8018f38:	f043 0302 	orr.w	r3, r3, #2
 8018f3c:	9207      	str	r2, [sp, #28]
 8018f3e:	9304      	str	r3, [sp, #16]
 8018f40:	783b      	ldrb	r3, [r7, #0]
 8018f42:	2b2e      	cmp	r3, #46	; 0x2e
 8018f44:	d10c      	bne.n	8018f60 <_svfiprintf_r+0x124>
 8018f46:	787b      	ldrb	r3, [r7, #1]
 8018f48:	2b2a      	cmp	r3, #42	; 0x2a
 8018f4a:	d133      	bne.n	8018fb4 <_svfiprintf_r+0x178>
 8018f4c:	9b03      	ldr	r3, [sp, #12]
 8018f4e:	1d1a      	adds	r2, r3, #4
 8018f50:	681b      	ldr	r3, [r3, #0]
 8018f52:	9203      	str	r2, [sp, #12]
 8018f54:	2b00      	cmp	r3, #0
 8018f56:	bfb8      	it	lt
 8018f58:	f04f 33ff 	movlt.w	r3, #4294967295
 8018f5c:	3702      	adds	r7, #2
 8018f5e:	9305      	str	r3, [sp, #20]
 8018f60:	4d2e      	ldr	r5, [pc, #184]	; (801901c <_svfiprintf_r+0x1e0>)
 8018f62:	7839      	ldrb	r1, [r7, #0]
 8018f64:	2203      	movs	r2, #3
 8018f66:	4628      	mov	r0, r5
 8018f68:	f7ef f872 	bl	8008050 <memchr>
 8018f6c:	b138      	cbz	r0, 8018f7e <_svfiprintf_r+0x142>
 8018f6e:	2340      	movs	r3, #64	; 0x40
 8018f70:	1b40      	subs	r0, r0, r5
 8018f72:	fa03 f000 	lsl.w	r0, r3, r0
 8018f76:	9b04      	ldr	r3, [sp, #16]
 8018f78:	4303      	orrs	r3, r0
 8018f7a:	3701      	adds	r7, #1
 8018f7c:	9304      	str	r3, [sp, #16]
 8018f7e:	7839      	ldrb	r1, [r7, #0]
 8018f80:	4827      	ldr	r0, [pc, #156]	; (8019020 <_svfiprintf_r+0x1e4>)
 8018f82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018f86:	2206      	movs	r2, #6
 8018f88:	1c7e      	adds	r6, r7, #1
 8018f8a:	f7ef f861 	bl	8008050 <memchr>
 8018f8e:	2800      	cmp	r0, #0
 8018f90:	d038      	beq.n	8019004 <_svfiprintf_r+0x1c8>
 8018f92:	4b24      	ldr	r3, [pc, #144]	; (8019024 <_svfiprintf_r+0x1e8>)
 8018f94:	bb13      	cbnz	r3, 8018fdc <_svfiprintf_r+0x1a0>
 8018f96:	9b03      	ldr	r3, [sp, #12]
 8018f98:	3307      	adds	r3, #7
 8018f9a:	f023 0307 	bic.w	r3, r3, #7
 8018f9e:	3308      	adds	r3, #8
 8018fa0:	9303      	str	r3, [sp, #12]
 8018fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018fa4:	444b      	add	r3, r9
 8018fa6:	9309      	str	r3, [sp, #36]	; 0x24
 8018fa8:	e76d      	b.n	8018e86 <_svfiprintf_r+0x4a>
 8018faa:	fb05 3202 	mla	r2, r5, r2, r3
 8018fae:	2001      	movs	r0, #1
 8018fb0:	460f      	mov	r7, r1
 8018fb2:	e7a6      	b.n	8018f02 <_svfiprintf_r+0xc6>
 8018fb4:	2300      	movs	r3, #0
 8018fb6:	3701      	adds	r7, #1
 8018fb8:	9305      	str	r3, [sp, #20]
 8018fba:	4619      	mov	r1, r3
 8018fbc:	250a      	movs	r5, #10
 8018fbe:	4638      	mov	r0, r7
 8018fc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018fc4:	3a30      	subs	r2, #48	; 0x30
 8018fc6:	2a09      	cmp	r2, #9
 8018fc8:	d903      	bls.n	8018fd2 <_svfiprintf_r+0x196>
 8018fca:	2b00      	cmp	r3, #0
 8018fcc:	d0c8      	beq.n	8018f60 <_svfiprintf_r+0x124>
 8018fce:	9105      	str	r1, [sp, #20]
 8018fd0:	e7c6      	b.n	8018f60 <_svfiprintf_r+0x124>
 8018fd2:	fb05 2101 	mla	r1, r5, r1, r2
 8018fd6:	2301      	movs	r3, #1
 8018fd8:	4607      	mov	r7, r0
 8018fda:	e7f0      	b.n	8018fbe <_svfiprintf_r+0x182>
 8018fdc:	ab03      	add	r3, sp, #12
 8018fde:	9300      	str	r3, [sp, #0]
 8018fe0:	4622      	mov	r2, r4
 8018fe2:	4b11      	ldr	r3, [pc, #68]	; (8019028 <_svfiprintf_r+0x1ec>)
 8018fe4:	a904      	add	r1, sp, #16
 8018fe6:	4640      	mov	r0, r8
 8018fe8:	f7fb fb66 	bl	80146b8 <_printf_float>
 8018fec:	f1b0 3fff 	cmp.w	r0, #4294967295
 8018ff0:	4681      	mov	r9, r0
 8018ff2:	d1d6      	bne.n	8018fa2 <_svfiprintf_r+0x166>
 8018ff4:	89a3      	ldrh	r3, [r4, #12]
 8018ff6:	065b      	lsls	r3, r3, #25
 8018ff8:	f53f af35 	bmi.w	8018e66 <_svfiprintf_r+0x2a>
 8018ffc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018ffe:	b01d      	add	sp, #116	; 0x74
 8019000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019004:	ab03      	add	r3, sp, #12
 8019006:	9300      	str	r3, [sp, #0]
 8019008:	4622      	mov	r2, r4
 801900a:	4b07      	ldr	r3, [pc, #28]	; (8019028 <_svfiprintf_r+0x1ec>)
 801900c:	a904      	add	r1, sp, #16
 801900e:	4640      	mov	r0, r8
 8019010:	f7fb fe08 	bl	8014c24 <_printf_i>
 8019014:	e7ea      	b.n	8018fec <_svfiprintf_r+0x1b0>
 8019016:	bf00      	nop
 8019018:	080195c8 	.word	0x080195c8
 801901c:	080195ce 	.word	0x080195ce
 8019020:	080195d2 	.word	0x080195d2
 8019024:	080146b9 	.word	0x080146b9
 8019028:	08018d87 	.word	0x08018d87

0801902c <_putc_r>:
 801902c:	b570      	push	{r4, r5, r6, lr}
 801902e:	460d      	mov	r5, r1
 8019030:	4614      	mov	r4, r2
 8019032:	4606      	mov	r6, r0
 8019034:	b118      	cbz	r0, 801903e <_putc_r+0x12>
 8019036:	6983      	ldr	r3, [r0, #24]
 8019038:	b90b      	cbnz	r3, 801903e <_putc_r+0x12>
 801903a:	f7fa ff7f 	bl	8013f3c <__sinit>
 801903e:	4b13      	ldr	r3, [pc, #76]	; (801908c <_putc_r+0x60>)
 8019040:	429c      	cmp	r4, r3
 8019042:	d112      	bne.n	801906a <_putc_r+0x3e>
 8019044:	6874      	ldr	r4, [r6, #4]
 8019046:	68a3      	ldr	r3, [r4, #8]
 8019048:	3b01      	subs	r3, #1
 801904a:	2b00      	cmp	r3, #0
 801904c:	60a3      	str	r3, [r4, #8]
 801904e:	da16      	bge.n	801907e <_putc_r+0x52>
 8019050:	69a2      	ldr	r2, [r4, #24]
 8019052:	4293      	cmp	r3, r2
 8019054:	db02      	blt.n	801905c <_putc_r+0x30>
 8019056:	b2eb      	uxtb	r3, r5
 8019058:	2b0a      	cmp	r3, #10
 801905a:	d110      	bne.n	801907e <_putc_r+0x52>
 801905c:	4622      	mov	r2, r4
 801905e:	4629      	mov	r1, r5
 8019060:	4630      	mov	r0, r6
 8019062:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019066:	f7fd bf85 	b.w	8016f74 <__swbuf_r>
 801906a:	4b09      	ldr	r3, [pc, #36]	; (8019090 <_putc_r+0x64>)
 801906c:	429c      	cmp	r4, r3
 801906e:	d101      	bne.n	8019074 <_putc_r+0x48>
 8019070:	68b4      	ldr	r4, [r6, #8]
 8019072:	e7e8      	b.n	8019046 <_putc_r+0x1a>
 8019074:	4b07      	ldr	r3, [pc, #28]	; (8019094 <_putc_r+0x68>)
 8019076:	429c      	cmp	r4, r3
 8019078:	bf08      	it	eq
 801907a:	68f4      	ldreq	r4, [r6, #12]
 801907c:	e7e3      	b.n	8019046 <_putc_r+0x1a>
 801907e:	6823      	ldr	r3, [r4, #0]
 8019080:	1c5a      	adds	r2, r3, #1
 8019082:	6022      	str	r2, [r4, #0]
 8019084:	701d      	strb	r5, [r3, #0]
 8019086:	b2e8      	uxtb	r0, r5
 8019088:	bd70      	pop	{r4, r5, r6, pc}
 801908a:	bf00      	nop
 801908c:	08019584 	.word	0x08019584
 8019090:	080195a4 	.word	0x080195a4
 8019094:	08019564 	.word	0x08019564

08019098 <_read_r>:
 8019098:	b538      	push	{r3, r4, r5, lr}
 801909a:	4c07      	ldr	r4, [pc, #28]	; (80190b8 <_read_r+0x20>)
 801909c:	4605      	mov	r5, r0
 801909e:	4608      	mov	r0, r1
 80190a0:	4611      	mov	r1, r2
 80190a2:	2200      	movs	r2, #0
 80190a4:	6022      	str	r2, [r4, #0]
 80190a6:	461a      	mov	r2, r3
 80190a8:	f7f4 fb0a 	bl	800d6c0 <_read>
 80190ac:	1c43      	adds	r3, r0, #1
 80190ae:	d102      	bne.n	80190b6 <_read_r+0x1e>
 80190b0:	6823      	ldr	r3, [r4, #0]
 80190b2:	b103      	cbz	r3, 80190b6 <_read_r+0x1e>
 80190b4:	602b      	str	r3, [r5, #0]
 80190b6:	bd38      	pop	{r3, r4, r5, pc}
 80190b8:	20008f18 	.word	0x20008f18

080190bc <strncmp>:
 80190bc:	b510      	push	{r4, lr}
 80190be:	b16a      	cbz	r2, 80190dc <strncmp+0x20>
 80190c0:	3901      	subs	r1, #1
 80190c2:	1884      	adds	r4, r0, r2
 80190c4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80190c8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80190cc:	4293      	cmp	r3, r2
 80190ce:	d103      	bne.n	80190d8 <strncmp+0x1c>
 80190d0:	42a0      	cmp	r0, r4
 80190d2:	d001      	beq.n	80190d8 <strncmp+0x1c>
 80190d4:	2b00      	cmp	r3, #0
 80190d6:	d1f5      	bne.n	80190c4 <strncmp+0x8>
 80190d8:	1a98      	subs	r0, r3, r2
 80190da:	bd10      	pop	{r4, pc}
 80190dc:	4610      	mov	r0, r2
 80190de:	e7fc      	b.n	80190da <strncmp+0x1e>

080190e0 <__ascii_wctomb>:
 80190e0:	b149      	cbz	r1, 80190f6 <__ascii_wctomb+0x16>
 80190e2:	2aff      	cmp	r2, #255	; 0xff
 80190e4:	bf85      	ittet	hi
 80190e6:	238a      	movhi	r3, #138	; 0x8a
 80190e8:	6003      	strhi	r3, [r0, #0]
 80190ea:	700a      	strbls	r2, [r1, #0]
 80190ec:	f04f 30ff 	movhi.w	r0, #4294967295
 80190f0:	bf98      	it	ls
 80190f2:	2001      	movls	r0, #1
 80190f4:	4770      	bx	lr
 80190f6:	4608      	mov	r0, r1
 80190f8:	4770      	bx	lr

080190fa <_malloc_usable_size_r>:
 80190fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80190fe:	1f18      	subs	r0, r3, #4
 8019100:	2b00      	cmp	r3, #0
 8019102:	bfbc      	itt	lt
 8019104:	580b      	ldrlt	r3, [r1, r0]
 8019106:	18c0      	addlt	r0, r0, r3
 8019108:	4770      	bx	lr
	...

0801910c <_init>:
 801910c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801910e:	bf00      	nop
 8019110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019112:	bc08      	pop	{r3}
 8019114:	469e      	mov	lr, r3
 8019116:	4770      	bx	lr

08019118 <_fini>:
 8019118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801911a:	bf00      	nop
 801911c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801911e:	bc08      	pop	{r3}
 8019120:	469e      	mov	lr, r3
 8019122:	4770      	bx	lr
