<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<!-- saved from url=(0040)http://www.eecs.umich.edu/~jhayes/iscas/ -->
<HTML><HEAD><TITLE>ISCAS_HLM</TITLE>
<META http-equiv=Content-Type content="text/html; charset=windows-1250">
<META content="MSHTML 6.00.2600.0" name=GENERATOR></HEAD>
<BODY vLink=#800080 link=#0000ff bgColor=#ffffff><IMG 
src="ISCAS_HLM_soubory/cline.gif" align=center border=1> 
<TABLE border=0>
  <TBODY>
  <TR>
    <TD width=600><BR><B><FONT size=5>ISCAS High-Level Models 
      <P></FONT></B>These pages contain high-level models for all ISCAS-85, 
      several of the smaller ISCAS-89, and several 74X-series circuits. These 
      models may be freely copied and used for research purposes.</P></TD>
    <TD><IMG src="ISCAS_HLM_soubory/c499.gif" align=center> 
</TD></TR></TBODY></TABLE><IMG src="ISCAS_HLM_soubory/cline.gif" align=center 
border=1> 
<P>&nbsp;</B></FONT> <B>Recent Publication:</B> 
<UL>
  <LI>M. Hansen, H. Yalcin, and J. P. Hayes, "Unveiling the ISCAS-85 Benchmarks: 
  A Case Study in Reverse Engineering," IEEE Design and Test, vol. 16, no. 3, 
  pp. 72-80, July-Sept. 1999. 
  <P>Abstract: Digital designers normally proceed from behavioral specification 
  to logic circuit; rarely do they need to go in the reverse direction. One such 
  situation is examined here: recovering the high-level specifications of a 
  popular set of benchmark logic circuits. The authors present their methodology 
  and experience in reverse engineering the ISCAS-85 circuits. They also discuss 
  a few of the practical uses of the resulting high-level benchmarks, and make 
  them available for other researchers to use. 
  <P>The high-level ISCAS-85 benchmarks discussed in this paper are available 
  below, and we invite other researchers to use them. The models, of which we 
  have constructed both structural and behavioral versions, partition the 
  original gate-level netlists into standard RTL blocks and identify the 
  functions of these blocks. Together, the gate-level and high-level models form 
  a set of hierarchicical benchmark circuits that have proven to be useful 
  research tools in several areas of digital design, including test generation, 
  timing analysis, and technology mapping. The web documentation for each model 
  consists of annotated circuit schematic diagrams, and executable (simulatable) 
  descriptions written in structural Verilog. The structural models are intended 
  to express the specific high-level structure implicit in the original 
  gate-level designs. In most cases, we also provide behavioral Verilog models, 
  which define high-level blocks in the form of logical equations that can 
  readily be synthesized into gates. </P></LI></UL><IMG 
src="ISCAS_HLM_soubory/cline.gif" align=center border=1> 
<P>&nbsp;<B>ISCAS-85 Circuits:</P>
<UL>
  <UL></B>
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/c432.html">c432</A><FONT 
    size=2> </FONT>:<FONT size=2> </FONT>27-channel interrupt controller 
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/c499.html">c499/c1355</A><FONT 
    size=2> </FONT>: 32-bit SEC circuit 
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/c880.html">c880</A><FONT 
    size=2> </FONT>: 8-bit ALU 
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/c1908/c1908.html">c1908</A> : 
    16-bit SEC/DED circuit 
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/c2670/c2670.html">c2670</A> : 
    12-bit ALU and controller 
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/c3540/c3540.html">c3540</A> : 
    8-bit ALU 
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/c5315/c5315.html">c5315</A> : 
    9-bit ALU 
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/c6288.html">c6288</A><FONT 
    size=2> </FONT>: 16x16 multiplier 
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/c7552/c7552.html">c7552</A> : 
    32-bit adder/comparator</LI></UL></UL><FONT size=2>
<P>&nbsp;</FONT><B>ISCAS-89 Circuits:</P>
<UL>
  <UL></B>
    <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/s208_1.html">s208.1</A> 
    : fractional multiplier 
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/s298.html">s298</A><FONT 
    size=2> </FONT>: traffic light controller 
    <LI><A 
    href="http://www.eecs.umich.edu/~jhayes/iscas/s344.html">s344/s349</A><FONT 
    size=2> </FONT>: 4x4 add-shift multiplier</LI></UL></UL><B>
<P>&nbsp;74X-Series Circuits:</P>
<UL>
  <UL></B>
    <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/74182.html">74182</A> : 
    4-bit carry-lookahead generator 
    <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/74283.html">74283</A> : 
    4-bit adder 
    <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/74181.html">74181</A> : 
    4-bit ALU 
    <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/74L85.html">74L85</A> : 
    4-bit magnitude comparator</LI></UL></UL><IMG src="ISCAS_HLM_soubory/cline.gif" 
align=center border=1> 
<P>Acknowledgement: The reverse engineering work was carried out at the 
University of Michigan by Mark Hansen, Hakan Yalcin, and John Hayes. They would 
like to thank Hyungwon Kim for his assistance in constructing some of the 
Verilog models, as well as Hussain Al-Asaad and Jonathan Hauke for checking the 
models. Thanks are also due to Delphi Delco Electronics Systems, the National 
Science Foundation (under Grant No. MIP-9503463), and the Semiconductor Research 
Corporation for supporting various portions of the research contributing to this 
effort.
<P><FONT size=2>
<P>&nbsp;</P>
<P>&nbsp;</P></FONT></BODY></HTML>
