

================================================================
== Vitis HLS Report for 'avgHeaderDiv'
================================================================
* Date:           Fri Jun 28 16:03:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.408 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       88|       88|  0.704 us|  0.704 us|   64|   64|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      47|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1047|     777|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     551|    -|
|Register         |        -|     -|     201|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1248|    1375|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+-----+-----+
    |sdiv_20ns_9ns_13_24_1_U5  |sdiv_20ns_9ns_13_24_1  |        0|   0|  1047|  777|    0|
    +--------------------------+-----------------------+---------+----+------+-----+-----+
    |Total                     |                       |        0|   0|  1047|  777|    0|
    +--------------------------+-----------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |and_ln233_fu_194_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln240_fu_200_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_411                    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_56_p3              |       and|   0|  0|   2|           1|           0|
    |grp_nbreadreq_fu_64_p3              |       and|   0|  0|   2|           1|           0|
    |icmp_ln257_fu_266_p2                |      icmp|   0|  0|  15|           8|           1|
    |ap_block_state1_pp0_stage0_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage24_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage63_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_condition_174                    |        or|   0|  0|   2|           1|           1|
    |ap_condition_191                    |        or|   0|  0|   2|           1|           1|
    |ap_condition_632                    |        or|   0|  0|   2|           1|           1|
    |ap_condition_652                    |        or|   0|  0|   2|           1|           1|
    |ap_condition_657                    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op117_write_state28    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op119_write_state28    |        or|   0|  0|   2|           1|           1|
    |xor_ln233_fu_188_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  47|          24|          16|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+-----+-----------+-----+-----------+
    |                           Name                           | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_iter0_fsm                                           |  279|         65|   64|       4160|
    |ap_NS_iter1_fsm                                           |  116|         27|   26|        702|
    |ap_done                                                   |    9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_avg_header_avg_reg_150               |   26|          5|   13|         65|
    |ap_phi_reg_pp0_iter1_avg_header_tag_reg_165               |   14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_avg_pre_header_cnt_1_ph97_i_reg_121  |   14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_p_b101_i_reg_98                      |   14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_p_b_i_reg_130                        |   20|          4|    1|          4|
    |ap_phi_reg_pp0_iter1_phi_ln229_reg_112                    |   14|          3|   64|        192|
    |p_b_i_reg_130                                             |    9|          2|    1|          2|
    |s_avgAHeader_blk_n                                        |    9|          2|    1|          2|
    |s_avgAPreHeader_blk_n                                     |    9|          2|    1|          2|
    |s_avgBHeader_blk_n                                        |    9|          2|    1|          2|
    |s_avgBPreHeader_blk_n                                     |    9|          2|    1|          2|
    +----------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                     |  551|        125|  184|       5165|
    +----------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |and_ln233_reg_306                                         |   1|   0|    1|          0|
    |and_ln233_reg_306_pp0_iter0_reg                           |   1|   0|    1|          0|
    |and_ln240_reg_322                                         |   1|   0|    1|          0|
    |and_ln240_reg_322_pp0_iter0_reg                           |   1|   0|    1|          0|
    |ap_CS_iter0_fsm                                           |  64|   0|   64|          0|
    |ap_CS_iter1_fsm                                           |  26|   0|   26|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_avg_header_avg_reg_150               |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter1_avg_header_tag_reg_165               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_avg_pre_header_cnt_1_ph97_i_reg_121  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_b101_i_reg_98                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_b_i_reg_130                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln229_reg_112                    |  64|   0|   64|          0|
    |avg_pre_header_tag_2_1_reg_368                            |   1|   0|    1|          0|
    |avg_pre_header_tag_2_reg_349                              |   1|   0|    1|          0|
    |icmp_ln257_reg_377                                        |   1|   0|    1|          0|
    |last                                                      |   1|   0|    1|          0|
    |p_b101_i_reg_98                                           |   1|   0|    1|          0|
    |p_b_i_reg_130                                             |   1|   0|    1|          0|
    |tmp_26_i_reg_310                                          |   1|   0|    1|          0|
    |tmp_26_i_reg_310_pp0_iter0_reg                            |   1|   0|    1|          0|
    |tmp_27_i_reg_314                                          |   1|   0|    1|          0|
    |tmp_27_i_reg_314_pp0_iter0_reg                            |   1|   0|    1|          0|
    |tmp_28_i_reg_318                                          |   1|   0|    1|          0|
    |tmp_28_i_reg_318_pp0_iter0_reg                            |   1|   0|    1|          0|
    |tmp_30_i_reg_326                                          |   1|   0|    1|          0|
    |tmp_30_i_reg_326_pp0_iter0_reg                            |   1|   0|    1|          0|
    |tmp_31_i_reg_330                                          |   1|   0|    1|          0|
    |tmp_31_i_reg_330_pp0_iter0_reg                            |   1|   0|    1|          0|
    |tmp_i_reg_302                                             |   1|   0|    1|          0|
    |tmp_i_reg_302_pp0_iter0_reg                               |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 201|   0|  201|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|     avgHeaderDiv|  return value|
|s_avgAPreHeader_dout            |   in|   64|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_num_data_valid  |   in|    2|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_fifo_cap        |   in|    2|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_empty_n         |   in|    1|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgAPreHeader_read            |  out|    1|     ap_fifo|  s_avgAPreHeader|       pointer|
|s_avgBPreHeader_dout            |   in|   64|     ap_fifo|  s_avgBPreHeader|       pointer|
|s_avgBPreHeader_num_data_valid  |   in|    2|     ap_fifo|  s_avgBPreHeader|       pointer|
|s_avgBPreHeader_fifo_cap        |   in|    2|     ap_fifo|  s_avgBPreHeader|       pointer|
|s_avgBPreHeader_empty_n         |   in|    1|     ap_fifo|  s_avgBPreHeader|       pointer|
|s_avgBPreHeader_read            |  out|    1|     ap_fifo|  s_avgBPreHeader|       pointer|
|s_avgAHeader_din                |  out|   32|     ap_fifo|     s_avgAHeader|       pointer|
|s_avgAHeader_num_data_valid     |   in|    2|     ap_fifo|     s_avgAHeader|       pointer|
|s_avgAHeader_fifo_cap           |   in|    2|     ap_fifo|     s_avgAHeader|       pointer|
|s_avgAHeader_full_n             |   in|    1|     ap_fifo|     s_avgAHeader|       pointer|
|s_avgAHeader_write              |  out|    1|     ap_fifo|     s_avgAHeader|       pointer|
|s_avgBHeader_din                |  out|   32|     ap_fifo|     s_avgBHeader|       pointer|
|s_avgBHeader_num_data_valid     |   in|    3|     ap_fifo|     s_avgBHeader|       pointer|
|s_avgBHeader_fifo_cap           |   in|    3|     ap_fifo|     s_avgBHeader|       pointer|
|s_avgBHeader_full_n             |   in|    1|     ap_fifo|     s_avgBHeader|       pointer|
|s_avgBHeader_write              |  out|    1|     ap_fifo|     s_avgBHeader|       pointer|
+--------------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 89


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 1
  Pipeline-0 : II = 64, D = 89, States = { 1 2 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgAPreHeader, i32 1" [../mpd_data_processor.cpp:233]   --->   Operation 29 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %tmp_i, void %lor.lhs.false.i, void %land.lhs.true.i" [../mpd_data_processor.cpp:233]   --->   Operation 30 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln231 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 2, i32 0, i32 0, void @empty_2" [../mpd_data_processor.cpp:231]   --->   Operation 47 'specpipeline' 'specpipeline_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%last_load = load i1 %last" [../mpd_data_processor.cpp:233]   --->   Operation 48 'load' 'last_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_i_35 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgBPreHeader, i32 1" [../mpd_data_processor.cpp:233]   --->   Operation 49 'nbreadreq' 'tmp_i_35' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln233)   --->   "%xor_ln233 = xor i1 %last_load, i1 1" [../mpd_data_processor.cpp:233]   --->   Operation 50 'xor' 'xor_ln233' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.31ns) (out node of the LUT)   --->   "%and_ln233 = and i1 %tmp_i_35, i1 %xor_ln233" [../mpd_data_processor.cpp:233]   --->   Operation 51 'and' 'and_ln233' <Predicate = (tmp_i)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %and_ln233, void %lor.lhs.false.i, void %if.then18.i" [../mpd_data_processor.cpp:233]   --->   Operation 52 'br' 'br_ln233' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_26_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgAPreHeader, i32 1" [../mpd_data_processor.cpp:234]   --->   Operation 53 'nbreadreq' 'tmp_26_i' <Predicate = (!and_ln233) | (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %tmp_26_i, void %land.lhs.true4.i, void %if.else.i" [../mpd_data_processor.cpp:234]   --->   Operation 54 'br' 'br_ln234' <Predicate = (!and_ln233) | (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_27_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgBPreHeader, i32 1" [../mpd_data_processor.cpp:234]   --->   Operation 55 'nbreadreq' 'tmp_27_i' <Predicate = (!and_ln233 & !tmp_26_i) | (!tmp_i & !tmp_26_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %tmp_27_i, void %if.else.i, void %if.then18.i" [../mpd_data_processor.cpp:233]   --->   Operation 56 'br' 'br_ln233' <Predicate = (!and_ln233 & !tmp_26_i) | (!tmp_i & !tmp_26_i)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_28_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgAPreHeader, i32 1" [../mpd_data_processor.cpp:240]   --->   Operation 57 'nbreadreq' 'tmp_28_i' <Predicate = (!and_ln233 & !tmp_27_i) | (!and_ln233 & tmp_26_i) | (!tmp_i & !tmp_27_i) | (!tmp_i & tmp_26_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp_28_i, void %lor.lhs.false11.i, void %land.lhs.true7.i" [../mpd_data_processor.cpp:240]   --->   Operation 58 'br' 'br_ln240' <Predicate = (!and_ln233 & !tmp_27_i) | (!and_ln233 & tmp_26_i) | (!tmp_i & !tmp_27_i) | (!tmp_i & tmp_26_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_29_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgBPreHeader, i32 1" [../mpd_data_processor.cpp:240]   --->   Operation 59 'nbreadreq' 'tmp_29_i' <Predicate = (!and_ln233 & !tmp_27_i & tmp_28_i) | (!and_ln233 & tmp_26_i & tmp_28_i) | (!tmp_i & !tmp_27_i & tmp_28_i) | (!tmp_i & tmp_26_i & tmp_28_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.31ns)   --->   "%and_ln240 = and i1 %last_load, i1 %tmp_29_i" [../mpd_data_processor.cpp:240]   --->   Operation 60 'and' 'and_ln240' <Predicate = (!and_ln233 & !tmp_27_i & tmp_28_i) | (!and_ln233 & tmp_26_i & tmp_28_i) | (!tmp_i & !tmp_27_i & tmp_28_i) | (!tmp_i & tmp_26_i & tmp_28_i)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %and_ln240, void %lor.lhs.false11.i, void %if.then15.i" [../mpd_data_processor.cpp:240]   --->   Operation 61 'br' 'br_ln240' <Predicate = (!and_ln233 & !tmp_27_i & tmp_28_i) | (!and_ln233 & tmp_26_i & tmp_28_i) | (!tmp_i & !tmp_27_i & tmp_28_i) | (!tmp_i & tmp_26_i & tmp_28_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_30_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgAPreHeader, i32 1" [../mpd_data_processor.cpp:241]   --->   Operation 62 'nbreadreq' 'tmp_30_i' <Predicate = (!and_ln233 & !tmp_27_i & !and_ln240) | (!and_ln233 & !tmp_27_i & !tmp_28_i) | (!and_ln233 & tmp_26_i & !and_ln240) | (!and_ln233 & tmp_26_i & !tmp_28_i) | (!tmp_i & !tmp_27_i & !and_ln240) | (!tmp_i & !tmp_27_i & !tmp_28_i) | (!tmp_i & tmp_26_i & !and_ln240) | (!tmp_i & tmp_26_i & !tmp_28_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %tmp_30_i, void %avgHeaderDiv.exit, void %land.lhs.true13.i" [../mpd_data_processor.cpp:241]   --->   Operation 63 'br' 'br_ln241' <Predicate = (!and_ln233 & !tmp_27_i & !and_ln240) | (!and_ln233 & !tmp_27_i & !tmp_28_i) | (!and_ln233 & tmp_26_i & !and_ln240) | (!and_ln233 & tmp_26_i & !tmp_28_i) | (!tmp_i & !tmp_27_i & !and_ln240) | (!tmp_i & !tmp_27_i & !tmp_28_i) | (!tmp_i & tmp_26_i & !and_ln240) | (!tmp_i & tmp_26_i & !tmp_28_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_31_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgBPreHeader, i32 1" [../mpd_data_processor.cpp:241]   --->   Operation 64 'nbreadreq' 'tmp_31_i' <Predicate = (!and_ln233 & !tmp_27_i & !and_ln240 & tmp_30_i) | (!and_ln233 & !tmp_27_i & !tmp_28_i & tmp_30_i) | (!and_ln233 & tmp_26_i & !and_ln240 & tmp_30_i) | (!and_ln233 & tmp_26_i & !tmp_28_i & tmp_30_i) | (!tmp_i & !tmp_27_i & !and_ln240 & tmp_30_i) | (!tmp_i & !tmp_27_i & !tmp_28_i & tmp_30_i) | (!tmp_i & tmp_26_i & !and_ln240 & tmp_30_i) | (!tmp_i & tmp_26_i & !tmp_28_i & tmp_30_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp_31_i, void %if.then15.i, void %avgHeaderDiv.exit" [../mpd_data_processor.cpp:240]   --->   Operation 65 'br' 'br_ln240' <Predicate = (!and_ln233 & !tmp_27_i & !and_ln240 & tmp_30_i) | (!and_ln233 & !tmp_27_i & !tmp_28_i & tmp_30_i) | (!and_ln233 & tmp_26_i & !and_ln240 & tmp_30_i) | (!and_ln233 & tmp_26_i & !tmp_28_i & tmp_30_i) | (!tmp_i & !tmp_27_i & !and_ln240 & tmp_30_i) | (!tmp_i & !tmp_27_i & !tmp_28_i & tmp_30_i) | (!tmp_i & tmp_26_i & !and_ln240 & tmp_30_i) | (!tmp_i & tmp_26_i & !tmp_28_i & tmp_30_i)> <Delay = 0.00>

State 3 <SV = 63> <Delay = 3.40>
ST_3 : Operation 66 [1/1] (2.65ns)   --->   "%s_avgAPreHeader_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader" [../mpd_data_processor.cpp:243]   --->   Operation 66 'read' 's_avgAPreHeader_read' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i64 %s_avgAPreHeader_read" [../mpd_data_processor.cpp:243]   --->   Operation 67 'trunc' 'trunc_ln243' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_avgAPreHeader_read, i32 32, i32 39" [../mpd_data_processor.cpp:243]   --->   Operation 68 'partselect' 'avg_pre_header_cnt_2' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%avg_pre_header_tag_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_avgAPreHeader_read, i64 40" [../mpd_data_processor.cpp:243]   --->   Operation 69 'bitselect' 'avg_pre_header_tag_2' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.62ns)   --->   "%store_ln0 = store i1 0, i1 %last"   --->   Operation 70 'store' 'store_ln0' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 0.62>
ST_3 : Operation 71 [1/1] (0.75ns)   --->   "%br_ln250 = br i1 %avg_pre_header_tag_2, void %if.else25.i, void %if.end34.i" [../mpd_data_processor.cpp:250]   --->   Operation 71 'br' 'br_ln250' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 0.75>
ST_3 : Operation 72 [1/1] (2.65ns)   --->   "%s_avgBPreHeader_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader" [../mpd_data_processor.cpp:236]   --->   Operation 72 'read' 's_avgBPreHeader_read' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln236 = trunc i64 %s_avgBPreHeader_read" [../mpd_data_processor.cpp:236]   --->   Operation 73 'trunc' 'trunc_ln236' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_2_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_avgBPreHeader_read, i32 32, i32 39" [../mpd_data_processor.cpp:236]   --->   Operation 74 'partselect' 'avg_pre_header_cnt_2_1' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%avg_pre_header_tag_2_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_avgBPreHeader_read, i64 40" [../mpd_data_processor.cpp:236]   --->   Operation 75 'bitselect' 'avg_pre_header_tag_2_1' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.62ns)   --->   "%store_ln0 = store i1 1, i1 %last"   --->   Operation 76 'store' 'store_ln0' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.62>
ST_3 : Operation 77 [1/1] (0.75ns)   --->   "%br_ln250 = br i1 %avg_pre_header_tag_2_1, void %if.else25.i, void %if.end34.i" [../mpd_data_processor.cpp:250]   --->   Operation 77 'br' 'br_ln250' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.75>

State 4 <SV = 64> <Delay = 2.21>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_b101_i = phi i1 0, void %if.then15.i, i1 1, void %if.then18.i"   --->   Operation 78 'phi' 'p_b101_i' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%phi_ln229 = phi i64 %s_avgAPreHeader_read, void %if.then15.i, i64 %s_avgBPreHeader_read, void %if.then18.i" [../mpd_data_processor.cpp:229]   --->   Operation 79 'phi' 'phi_ln229' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_1_ph97_i = phi i8 %avg_pre_header_cnt_2, void %if.then15.i, i8 %avg_pre_header_cnt_2_1, void %if.then18.i"   --->   Operation 80 'phi' 'avg_pre_header_cnt_1_ph97_i' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_2 = trunc i64 %phi_ln229" [../mpd_data_processor.cpp:236]   --->   Operation 81 'trunc' 'avg_pre_header_sum_2' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.46ns)   --->   "%icmp_ln257 = icmp_eq  i8 %avg_pre_header_cnt_1_ph97_i, i8 0" [../mpd_data_processor.cpp:257]   --->   Operation 82 'icmp' 'icmp_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.75ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void %cond.true.i, void %if.end34.i" [../mpd_data_processor.cpp:257]   --->   Operation 83 'br' 'br_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 0.75>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i8 %avg_pre_header_cnt_1_ph97_i" [../mpd_data_processor.cpp:257]   --->   Operation 84 'zext' 'zext_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 0.00>
ST_4 : Operation 85 [24/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 85 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 65> <Delay = 1.96>
ST_5 : Operation 86 [23/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 86 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 66> <Delay = 1.96>
ST_6 : Operation 87 [22/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 87 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 67> <Delay = 1.96>
ST_7 : Operation 88 [21/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 88 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 68> <Delay = 1.96>
ST_8 : Operation 89 [20/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 89 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 69> <Delay = 1.96>
ST_9 : Operation 90 [19/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 90 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 70> <Delay = 1.96>
ST_10 : Operation 91 [18/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 91 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 71> <Delay = 1.96>
ST_11 : Operation 92 [17/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 92 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 72> <Delay = 1.96>
ST_12 : Operation 93 [16/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 93 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 73> <Delay = 1.96>
ST_13 : Operation 94 [15/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 94 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 74> <Delay = 1.96>
ST_14 : Operation 95 [14/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 95 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 75> <Delay = 1.96>
ST_15 : Operation 96 [13/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 96 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 76> <Delay = 1.96>
ST_16 : Operation 97 [12/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 97 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 77> <Delay = 1.96>
ST_17 : Operation 98 [11/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 98 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 78> <Delay = 1.96>
ST_18 : Operation 99 [10/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 99 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 79> <Delay = 1.96>
ST_19 : Operation 100 [9/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 100 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 80> <Delay = 1.96>
ST_20 : Operation 101 [8/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 101 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 81> <Delay = 1.96>
ST_21 : Operation 102 [7/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 102 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 82> <Delay = 1.96>
ST_22 : Operation 103 [6/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 103 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 83> <Delay = 1.96>
ST_23 : Operation 104 [5/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 104 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 84> <Delay = 1.96>
ST_24 : Operation 105 [4/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 105 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 85> <Delay = 1.96>
ST_25 : Operation 106 [3/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 106 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 86> <Delay = 1.96>
ST_26 : Operation 107 [2/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 107 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 87> <Delay = 1.96>
ST_27 : Operation 108 [1/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 108 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i13 %sdiv_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 109 'trunc' 'trunc_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 0.00>
ST_27 : Operation 110 [1/1] (0.75ns)   --->   "%br_ln257 = br void %if.end34.i" [../mpd_data_processor.cpp:257]   --->   Operation 110 'br' 'br_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 0.75>
ST_27 : Operation 111 [1/1] (0.00ns)   --->   "%p_b_i = phi i1 %p_b101_i, void %cond.true.i, i1 %p_b101_i, void %if.else25.i, i1 0, void %if.then15.i, i1 1, void %if.then18.i"   --->   Operation 111 'phi' 'p_b_i' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %p_b_i, void %if.then36.i, void %if.else37.i" [../mpd_data_processor.cpp:260]   --->   Operation 112 'br' 'br_ln260' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>

State 28 <SV = 88> <Delay = 2.65>
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "%avg_header_avg = phi i13 %trunc_ln257, void %cond.true.i, i13 0, void %if.else25.i, i13 %trunc_ln243, void %if.then15.i, i13 %trunc_ln236, void %if.then18.i" [../mpd_data_processor.cpp:257]   --->   Operation 113 'phi' 'avg_header_avg' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_28 : Operation 114 [1/1] (0.00ns)   --->   "%avg_header_tag = phi i1 0, void %cond.true.i, i1 0, void %if.else25.i, i1 1, void %if.then15.i, i1 1, void %if.then18.i"   --->   Operation 114 'phi' 'avg_header_tag' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_14_i = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i3.i13, i1 %avg_header_tag, i3 0, i13 %avg_header_avg" [../mpd_data_processor.cpp:263]   --->   Operation 115 'bitconcatenate' 'tmp_14_i' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_28 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i17 %tmp_14_i" [../mpd_data_processor.cpp:263]   --->   Operation 116 'zext' 'zext_ln263' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_28 : Operation 117 [1/1] (2.65ns)   --->   "%write_ln261 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgAHeader, i32 %zext_ln263" [../mpd_data_processor.cpp:261]   --->   Operation 117 'write' 'write_ln261' <Predicate = (tmp_30_i & !tmp_31_i & !p_b_i) | (tmp_28_i & and_ln240 & !p_b_i) | (!tmp_26_i & tmp_27_i & !p_b_i) | (tmp_i & and_ln233 & !p_b_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_28 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln261 = br void %if.end38.i" [../mpd_data_processor.cpp:261]   --->   Operation 118 'br' 'br_ln261' <Predicate = (tmp_30_i & !tmp_31_i & !p_b_i) | (tmp_28_i & and_ln240 & !p_b_i) | (!tmp_26_i & tmp_27_i & !p_b_i) | (tmp_i & and_ln233 & !p_b_i)> <Delay = 0.00>
ST_28 : Operation 119 [1/1] (2.65ns)   --->   "%write_ln263 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBHeader, i32 %zext_ln263" [../mpd_data_processor.cpp:263]   --->   Operation 119 'write' 'write_ln263' <Predicate = (tmp_30_i & !tmp_31_i & p_b_i) | (tmp_28_i & and_ln240 & p_b_i) | (!tmp_26_i & tmp_27_i & p_b_i) | (tmp_i & and_ln233 & p_b_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_28 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end38.i"   --->   Operation 120 'br' 'br_ln0' <Predicate = (tmp_30_i & !tmp_31_i & p_b_i) | (tmp_28_i & and_ln240 & p_b_i) | (!tmp_26_i & tmp_27_i & p_b_i) | (tmp_i & and_ln233 & p_b_i)> <Delay = 0.00>
ST_28 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln264 = br void %avgHeaderDiv.exit" [../mpd_data_processor.cpp:264]   --->   Operation 121 'br' 'br_ln264' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_28 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 122 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>

State 30 <SV = 3> <Delay = 0.00>

State 31 <SV = 4> <Delay = 0.00>

State 32 <SV = 5> <Delay = 0.00>

State 33 <SV = 6> <Delay = 0.00>

State 34 <SV = 7> <Delay = 0.00>

State 35 <SV = 8> <Delay = 0.00>

State 36 <SV = 9> <Delay = 0.00>

State 37 <SV = 10> <Delay = 0.00>

State 38 <SV = 11> <Delay = 0.00>

State 39 <SV = 12> <Delay = 0.00>

State 40 <SV = 13> <Delay = 0.00>

State 41 <SV = 14> <Delay = 0.00>

State 42 <SV = 15> <Delay = 0.00>

State 43 <SV = 16> <Delay = 0.00>

State 44 <SV = 17> <Delay = 0.00>

State 45 <SV = 18> <Delay = 0.00>

State 46 <SV = 19> <Delay = 0.00>

State 47 <SV = 20> <Delay = 0.00>

State 48 <SV = 21> <Delay = 0.00>

State 49 <SV = 22> <Delay = 0.00>

State 50 <SV = 23> <Delay = 0.00>

State 51 <SV = 24> <Delay = 0.00>

State 52 <SV = 25> <Delay = 0.00>

State 53 <SV = 26> <Delay = 0.00>

State 54 <SV = 27> <Delay = 0.00>

State 55 <SV = 28> <Delay = 0.00>

State 56 <SV = 29> <Delay = 0.00>

State 57 <SV = 30> <Delay = 0.00>

State 58 <SV = 31> <Delay = 0.00>

State 59 <SV = 32> <Delay = 0.00>

State 60 <SV = 33> <Delay = 0.00>

State 61 <SV = 34> <Delay = 0.00>

State 62 <SV = 35> <Delay = 0.00>

State 63 <SV = 36> <Delay = 0.00>

State 64 <SV = 37> <Delay = 0.00>

State 65 <SV = 38> <Delay = 0.00>

State 66 <SV = 39> <Delay = 0.00>

State 67 <SV = 40> <Delay = 0.00>

State 68 <SV = 41> <Delay = 0.00>

State 69 <SV = 42> <Delay = 0.00>

State 70 <SV = 43> <Delay = 0.00>

State 71 <SV = 44> <Delay = 0.00>

State 72 <SV = 45> <Delay = 0.00>

State 73 <SV = 46> <Delay = 0.00>

State 74 <SV = 47> <Delay = 0.00>

State 75 <SV = 48> <Delay = 0.00>

State 76 <SV = 49> <Delay = 0.00>

State 77 <SV = 50> <Delay = 0.00>

State 78 <SV = 51> <Delay = 0.00>

State 79 <SV = 52> <Delay = 0.00>

State 80 <SV = 53> <Delay = 0.00>

State 81 <SV = 54> <Delay = 0.00>

State 82 <SV = 55> <Delay = 0.00>

State 83 <SV = 56> <Delay = 0.00>

State 84 <SV = 57> <Delay = 0.00>

State 85 <SV = 58> <Delay = 0.00>

State 86 <SV = 59> <Delay = 0.00>

State 87 <SV = 60> <Delay = 0.00>

State 88 <SV = 61> <Delay = 0.00>

State 89 <SV = 62> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_avgAPreHeader]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ s_avgBPreHeader]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_avgAHeader]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_avgBHeader]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                       (nbreadreq     ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln233                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln231          (specpipeline  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
last_load                   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_35                    (nbreadreq     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln233                   (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln233                   (and           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln233                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26_i                    (nbreadreq     ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln234                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27_i                    (nbreadreq     ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln233                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28_i                    (nbreadreq     ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln240                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_i                    (nbreadreq     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln240                   (and           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln240                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_i                    (nbreadreq     ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln241                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_i                    (nbreadreq     ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln240                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s_avgAPreHeader_read        (read          ) [ 010110000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
trunc_ln243                 (trunc         ) [ 011111111111111111111111111110000000000000000000000000000000000010000000000000000000000000]
avg_pre_header_cnt_2        (partselect    ) [ 010110000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
avg_pre_header_tag_2        (bitselect     ) [ 011111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
store_ln0                   (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln250                    (br            ) [ 011111111111111111111111111110000000000000000000000000000000000010000000000000000000000000]
s_avgBPreHeader_read        (read          ) [ 010110000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
trunc_ln236                 (trunc         ) [ 011111111111111111111111111110000000000000000000000000000000000010000000000000000000000000]
avg_pre_header_cnt_2_1      (partselect    ) [ 010110000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
avg_pre_header_tag_2_1      (bitselect     ) [ 011111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
store_ln0                   (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln250                    (br            ) [ 011111111111111111111111111110000000000000000000000000000000000010000000000000000000000000]
p_b101_i                    (phi           ) [ 011111111111111111111111111100000000000000000000000000000000000010000000000000000000000000]
phi_ln229                   (phi           ) [ 010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
avg_pre_header_cnt_1_ph97_i (phi           ) [ 010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
avg_pre_header_sum_2        (trunc         ) [ 001111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
icmp_ln257                  (icmp          ) [ 011111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
br_ln257                    (br            ) [ 011111111111111111111111111110000000000000000000000000000000000010000000000000000000000000]
zext_ln257                  (zext          ) [ 001111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
sdiv_ln257                  (sdiv          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln257                 (trunc         ) [ 010110000000000000000000110110000000000000000000000000000000000010000000000000000000000000]
br_ln257                    (br            ) [ 010110000000000000000000110110000000000000000000000000000000000010000000000000000000000000]
p_b_i                       (phi           ) [ 001111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
br_ln260                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
avg_header_avg              (phi           ) [ 000000000000000000000000010010000000000000000000000000000000000000000000000000000000000000]
avg_header_tag              (phi           ) [ 000000000000000000000000010010000000000000000000000000000000000000000000000000000000000000]
tmp_14_i                    (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln263                  (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln261                 (write         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln261                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln263                 (write         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                      (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln264                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                     (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_avgAPreHeader">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgAPreHeader"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_avgBPreHeader">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBPreHeader"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_avgAHeader">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgAHeader"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_avgBHeader">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBHeader"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="24"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i3.i13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_nbreadreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 tmp_26_i/2 tmp_28_i/2 tmp_30_i/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_nbreadreq_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_35/2 tmp_27_i/2 tmp_29_i/2 tmp_31_i/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="s_avgAPreHeader_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_avgAPreHeader_read/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="s_avgBPreHeader_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_avgBPreHeader_read/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln261_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="17" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln261/28 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln263_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="17" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln263/28 "/>
</bind>
</comp>

<comp id="98" class="1005" name="p_b101_i_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_b101_i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="p_b101_i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_b101_i/4 "/>
</bind>
</comp>

<comp id="112" class="1005" name="phi_ln229_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="114" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln229 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="phi_ln229_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="64" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln229/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="avg_pre_header_cnt_1_ph97_i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="123" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="avg_pre_header_cnt_1_ph97_i (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="avg_pre_header_cnt_1_ph97_i_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="8" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="avg_pre_header_cnt_1_ph97_i/4 "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_b_i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="1" index="1" bw="1" slack="24"/>
</pin_list>
<bind>
<opset="p_b_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_b_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="23"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="23"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="4" bw="1" slack="24"/>
<pin id="141" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="1" slack="24"/>
<pin id="143" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_b_i/27 "/>
</bind>
</comp>

<comp id="150" class="1005" name="avg_header_avg_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="24"/>
<pin id="152" dir="1" index="1" bw="13" slack="24"/>
</pin_list>
<bind>
<opset="avg_header_avg (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="avg_header_avg_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="24"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="4" bw="13" slack="25"/>
<pin id="160" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="13" slack="25"/>
<pin id="162" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="8" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="avg_header_avg/28 "/>
</bind>
</comp>

<comp id="165" class="1005" name="avg_header_tag_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="avg_header_tag (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="avg_header_tag_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="24"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="4" bw="1" slack="25"/>
<pin id="176" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="1" slack="25"/>
<pin id="178" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="avg_header_tag/28 "/>
</bind>
</comp>

<comp id="184" class="1004" name="last_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="xor_ln233_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln233/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="and_ln233_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="62"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln233/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="and_ln240_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="62"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln240/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln243_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="1" index="1" bw="13" slack="25"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln243/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="avg_pre_header_cnt_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="avg_pre_header_cnt_2/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="avg_pre_header_tag_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="avg_pre_header_tag_2/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln236_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="1" index="1" bw="13" slack="25"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln236/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="avg_pre_header_cnt_2_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="avg_pre_header_cnt_2_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="avg_pre_header_tag_2_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="avg_pre_header_tag_2_1/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="avg_pre_header_sum_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="avg_pre_header_sum_2/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln257_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln257_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="20" slack="0"/>
<pin id="278" dir="0" index="1" bw="9" slack="0"/>
<pin id="279" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln257/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln257_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257/27 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_14_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="17" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="0" index="3" bw="13" slack="0"/>
<pin id="291" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_i/28 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln263_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="17" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln263/28 "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="306" class="1005" name="and_ln233_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="62"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln233 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_26_i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="62"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_26_i "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_27_i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="62"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_27_i "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_28_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="62"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_28_i "/>
</bind>
</comp>

<comp id="322" class="1005" name="and_ln240_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="62"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln240 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_30_i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="62"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_30_i "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_31_i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="62"/>
<pin id="332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_31_i "/>
</bind>
</comp>

<comp id="334" class="1005" name="s_avgAPreHeader_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_avgAPreHeader_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="trunc_ln243_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="13" slack="25"/>
<pin id="341" dir="1" index="1" bw="13" slack="25"/>
</pin_list>
<bind>
<opset="trunc_ln243 "/>
</bind>
</comp>

<comp id="344" class="1005" name="avg_pre_header_cnt_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="avg_pre_header_cnt_2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="avg_pre_header_tag_2_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="avg_pre_header_tag_2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="s_avgBPreHeader_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_avgBPreHeader_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="trunc_ln236_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="13" slack="25"/>
<pin id="360" dir="1" index="1" bw="13" slack="25"/>
</pin_list>
<bind>
<opset="trunc_ln236 "/>
</bind>
</comp>

<comp id="363" class="1005" name="avg_pre_header_cnt_2_1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="avg_pre_header_cnt_2_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="avg_pre_header_tag_2_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="avg_pre_header_tag_2_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="avg_pre_header_sum_2_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="20" slack="1"/>
<pin id="374" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="avg_pre_header_sum_2 "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln257_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln257 "/>
</bind>
</comp>

<comp id="381" class="1005" name="zext_ln257_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="20" slack="1"/>
<pin id="383" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln257 "/>
</bind>
</comp>

<comp id="386" class="1005" name="trunc_ln257_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="1"/>
<pin id="388" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln257 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="98" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="98" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="111"><net_src comp="103" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="98" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="98" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="130" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="135" pin=6"/></net>

<net id="149"><net_src comp="135" pin="8"/><net_sink comp="130" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="164"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="165" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="165" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="165" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="183"><net_src comp="165" pin="1"/><net_sink comp="170" pin=6"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="64" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="184" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="64" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="72" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="72" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="72" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="78" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="78" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="78" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="115" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="124" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="124" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="262" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="170" pin="8"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="154" pin="8"/><net_sink comp="286" pin=3"/></net>

<net id="299"><net_src comp="286" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="305"><net_src comp="56" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="194" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="56" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="64" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="56" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="200" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="56" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="64" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="72" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="342"><net_src comp="206" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="347"><net_src comp="210" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="352"><net_src comp="220" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="78" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="361"><net_src comp="234" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="366"><net_src comp="238" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="371"><net_src comp="248" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="262" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="380"><net_src comp="266" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="272" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="389"><net_src comp="282" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_avgAPreHeader | {}
	Port: last | {3 }
	Port: s_avgBPreHeader | {}
	Port: s_avgAHeader | {28 }
	Port: s_avgBHeader | {28 }
 - Input state : 
	Port: avgHeaderDiv : s_avgAPreHeader | {1 2 3 }
	Port: avgHeaderDiv : last | {2 }
	Port: avgHeaderDiv : s_avgBPreHeader | {2 3 }
	Port: avgHeaderDiv : s_avgAHeader | {}
	Port: avgHeaderDiv : s_avgBHeader | {}
  - Chain level:
	State 1
	State 2
		xor_ln233 : 1
		and_ln233 : 1
		br_ln233 : 1
	State 3
		br_ln250 : 1
		br_ln250 : 1
	State 4
		avg_pre_header_sum_2 : 1
		icmp_ln257 : 1
		br_ln257 : 2
		zext_ln257 : 1
		sdiv_ln257 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		trunc_ln257 : 1
		p_b_i : 1
		br_ln260 : 2
	State 28
		tmp_14_i : 1
		zext_ln263 : 2
		write_ln261 : 3
		write_ln263 : 3
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   sdiv   |            grp_fu_276           |   1047  |   777   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln257_fu_266        |    0    |    15   |
|----------|---------------------------------|---------|---------|
|    and   |         and_ln233_fu_194        |    0    |    2    |
|          |         and_ln240_fu_200        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    xor   |         xor_ln233_fu_188        |    0    |    2    |
|----------|---------------------------------|---------|---------|
| nbreadreq|       grp_nbreadreq_fu_56       |    0    |    0    |
|          |       grp_nbreadreq_fu_64       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   read   | s_avgAPreHeader_read_read_fu_72 |    0    |    0    |
|          | s_avgBPreHeader_read_read_fu_78 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln261_write_fu_84     |    0    |    0    |
|          |     write_ln263_write_fu_91     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln243_fu_206       |    0    |    0    |
|   trunc  |        trunc_ln236_fu_234       |    0    |    0    |
|          |   avg_pre_header_sum_2_fu_262   |    0    |    0    |
|          |        trunc_ln257_fu_282       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|   avg_pre_header_cnt_2_fu_210   |    0    |    0    |
|          |  avg_pre_header_cnt_2_1_fu_238  |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|   avg_pre_header_tag_2_fu_220   |    0    |    0    |
|          |  avg_pre_header_tag_2_1_fu_248  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln257_fu_272        |    0    |    0    |
|          |        zext_ln263_fu_296        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|         tmp_14_i_fu_286         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |   1047  |   798   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|         and_ln233_reg_306         |    1   |
|         and_ln240_reg_322         |    1   |
|       avg_header_avg_reg_150      |   13   |
|       avg_header_tag_reg_165      |    1   |
|avg_pre_header_cnt_1_ph97_i_reg_121|    8   |
|   avg_pre_header_cnt_2_1_reg_363  |    8   |
|    avg_pre_header_cnt_2_reg_344   |    8   |
|    avg_pre_header_sum_2_reg_372   |   20   |
|   avg_pre_header_tag_2_1_reg_368  |    1   |
|    avg_pre_header_tag_2_reg_349   |    1   |
|         icmp_ln257_reg_377        |    1   |
|          p_b101_i_reg_98          |    1   |
|           p_b_i_reg_130           |    1   |
|         phi_ln229_reg_112         |   64   |
|    s_avgAPreHeader_read_reg_334   |   64   |
|    s_avgBPreHeader_read_reg_353   |   64   |
|          tmp_26_i_reg_310         |    1   |
|          tmp_27_i_reg_314         |    1   |
|          tmp_28_i_reg_318         |    1   |
|          tmp_30_i_reg_326         |    1   |
|          tmp_31_i_reg_330         |    1   |
|           tmp_i_reg_302           |    1   |
|        trunc_ln236_reg_358        |   13   |
|        trunc_ln243_reg_339        |   13   |
|        trunc_ln257_reg_386        |   13   |
|         zext_ln257_reg_381        |   20   |
+-----------------------------------+--------+
|               Total               |   322  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|     p_b101_i_reg_98    |  p0  |   3  |   1  |    3   ||    9    |
|      p_b_i_reg_130     |  p0  |   3  |   1  |    3   ||    9    |
| avg_header_tag_reg_165 |  p0  |   2  |   1  |    2   |
|       grp_fu_276       |  p0  |   2  |  20  |   40   ||    9    |
|       grp_fu_276       |  p1  |   2  |   9  |   18   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   66   || 3.26486 ||    36   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1047  |   798  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   322  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1369  |   834  |
+-----------+--------+--------+--------+
