Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep  4 15:08:45 2023
| Host         : LAPTOP-BH29KTF0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1608 register/latch pins with no clock driven by root clock pin: clk1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3938 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.569        0.000                      0                   59        0.231        0.000                      0                   59        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
Vga_top/u_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz              {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz              {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Vga_top/u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz                    5.569        0.000                      0                   59        0.231        0.000                      0                   59        7.192        0.000                       0                    38  
  clkfbout_clk_wiz                                                                                                                                                               47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Vga_top/u_clk_wiz/inst/clk_in1
  To Clock:  Vga_top/u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Vga_top/u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Vga_top/u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/reg_red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 2.064ns (21.524%)  route 7.525ns (78.476%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 12.520 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.626    -2.344    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.925 f  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          1.065    -0.860    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.327    -0.533 f  Vga_top/reg_red[3]_i_86/O
                         net (fo=3, routed)           0.615     0.083    Vga_top/reg_red[3]_i_86_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.326     0.409 f  Vga_top/reg_red[3]_i_155/O
                         net (fo=5, routed)           0.914     1.323    Vga_top/reg_red[3]_i_155_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.447 r  Vga_top/reg_red[3]_i_140/O
                         net (fo=2, routed)           0.817     2.264    Vga_top/reg_red[3]_i_140_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.388 f  Vga_top/reg_red[3]_i_128/O
                         net (fo=1, routed)           0.565     2.953    Vga_top/reg_red[3]_i_128_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  Vga_top/reg_red[3]_i_101/O
                         net (fo=6, routed)           0.673     3.750    Vga_top/reg_red[3]_i_101_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.874 r  Vga_top/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.590     4.464    Vga_top/reg_red[3]_i_90_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  Vga_top/reg_red[3]_i_72/O
                         net (fo=2, routed)           0.648     5.235    Vga_top/reg_red[3]_i_72_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.359 r  Vga_top/reg_red[3]_i_32/O
                         net (fo=1, routed)           0.599     5.958    Vga_top/reg_red[3]_i_32_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.082 f  Vga_top/reg_red[3]_i_9/O
                         net (fo=1, routed)           0.263     6.345    Vga_top/reg_red[3]_i_9_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  Vga_top/reg_red[3]_i_2/O
                         net (fo=12, routed)          0.777     7.245    Vga_top/reg_blue[3]
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.518    12.520    Vga_top/clk_vga
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.493    13.013    
                         clock uncertainty           -0.132    12.880    
    SLICE_X65Y41         FDRE (Setup_fdre_C_D)       -0.066    12.814    Vga_top/reg_red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/reg_red_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 2.064ns (21.524%)  route 7.525ns (78.476%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 12.520 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.626    -2.344    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.925 f  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          1.065    -0.860    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.327    -0.533 f  Vga_top/reg_red[3]_i_86/O
                         net (fo=3, routed)           0.615     0.083    Vga_top/reg_red[3]_i_86_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.326     0.409 f  Vga_top/reg_red[3]_i_155/O
                         net (fo=5, routed)           0.914     1.323    Vga_top/reg_red[3]_i_155_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.447 r  Vga_top/reg_red[3]_i_140/O
                         net (fo=2, routed)           0.817     2.264    Vga_top/reg_red[3]_i_140_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.388 f  Vga_top/reg_red[3]_i_128/O
                         net (fo=1, routed)           0.565     2.953    Vga_top/reg_red[3]_i_128_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  Vga_top/reg_red[3]_i_101/O
                         net (fo=6, routed)           0.673     3.750    Vga_top/reg_red[3]_i_101_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.874 r  Vga_top/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.590     4.464    Vga_top/reg_red[3]_i_90_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  Vga_top/reg_red[3]_i_72/O
                         net (fo=2, routed)           0.648     5.235    Vga_top/reg_red[3]_i_72_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.359 r  Vga_top/reg_red[3]_i_32/O
                         net (fo=1, routed)           0.599     5.958    Vga_top/reg_red[3]_i_32_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.082 f  Vga_top/reg_red[3]_i_9/O
                         net (fo=1, routed)           0.263     6.345    Vga_top/reg_red[3]_i_9_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  Vga_top/reg_red[3]_i_2/O
                         net (fo=12, routed)          0.777     7.245    Vga_top/reg_blue[3]
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.518    12.520    Vga_top/clk_vga
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_9/C
                         clock pessimism              0.493    13.013    
                         clock uncertainty           -0.132    12.880    
    SLICE_X65Y41         FDRE (Setup_fdre_C_D)       -0.054    12.826    Vga_top/reg_red_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/reg_red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 2.064ns (21.524%)  route 7.525ns (78.476%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 12.520 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.626    -2.344    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.925 f  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          1.065    -0.860    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.327    -0.533 f  Vga_top/reg_red[3]_i_86/O
                         net (fo=3, routed)           0.615     0.083    Vga_top/reg_red[3]_i_86_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.326     0.409 f  Vga_top/reg_red[3]_i_155/O
                         net (fo=5, routed)           0.914     1.323    Vga_top/reg_red[3]_i_155_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.447 r  Vga_top/reg_red[3]_i_140/O
                         net (fo=2, routed)           0.817     2.264    Vga_top/reg_red[3]_i_140_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.388 f  Vga_top/reg_red[3]_i_128/O
                         net (fo=1, routed)           0.565     2.953    Vga_top/reg_red[3]_i_128_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  Vga_top/reg_red[3]_i_101/O
                         net (fo=6, routed)           0.673     3.750    Vga_top/reg_red[3]_i_101_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.874 r  Vga_top/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.590     4.464    Vga_top/reg_red[3]_i_90_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  Vga_top/reg_red[3]_i_72/O
                         net (fo=2, routed)           0.648     5.235    Vga_top/reg_red[3]_i_72_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.359 r  Vga_top/reg_red[3]_i_32/O
                         net (fo=1, routed)           0.599     5.958    Vga_top/reg_red[3]_i_32_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.082 f  Vga_top/reg_red[3]_i_9/O
                         net (fo=1, routed)           0.263     6.345    Vga_top/reg_red[3]_i_9_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  Vga_top/reg_red[3]_i_2/O
                         net (fo=12, routed)          0.777     7.245    Vga_top/reg_blue[3]
    SLICE_X64Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.518    12.520    Vga_top/clk_vga
    SLICE_X64Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.493    13.013    
                         clock uncertainty           -0.132    12.880    
    SLICE_X64Y41         FDRE (Setup_fdre_C_D)       -0.028    12.852    Vga_top/reg_red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/reg_red_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 2.064ns (21.550%)  route 7.514ns (78.450%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 12.520 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.626    -2.344    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.925 f  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          1.065    -0.860    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.327    -0.533 f  Vga_top/reg_red[3]_i_86/O
                         net (fo=3, routed)           0.615     0.083    Vga_top/reg_red[3]_i_86_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.326     0.409 f  Vga_top/reg_red[3]_i_155/O
                         net (fo=5, routed)           0.914     1.323    Vga_top/reg_red[3]_i_155_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.447 r  Vga_top/reg_red[3]_i_140/O
                         net (fo=2, routed)           0.817     2.264    Vga_top/reg_red[3]_i_140_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.388 f  Vga_top/reg_red[3]_i_128/O
                         net (fo=1, routed)           0.565     2.953    Vga_top/reg_red[3]_i_128_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  Vga_top/reg_red[3]_i_101/O
                         net (fo=6, routed)           0.673     3.750    Vga_top/reg_red[3]_i_101_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.874 r  Vga_top/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.590     4.464    Vga_top/reg_red[3]_i_90_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  Vga_top/reg_red[3]_i_72/O
                         net (fo=2, routed)           0.648     5.235    Vga_top/reg_red[3]_i_72_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.359 r  Vga_top/reg_red[3]_i_32/O
                         net (fo=1, routed)           0.599     5.958    Vga_top/reg_red[3]_i_32_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.082 f  Vga_top/reg_red[3]_i_9/O
                         net (fo=1, routed)           0.263     6.345    Vga_top/reg_red[3]_i_9_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  Vga_top/reg_red[3]_i_2/O
                         net (fo=12, routed)          0.765     7.234    Vga_top/reg_blue[3]
    SLICE_X64Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.518    12.520    Vga_top/clk_vga
    SLICE_X64Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_7/C
                         clock pessimism              0.493    13.013    
                         clock uncertainty           -0.132    12.880    
    SLICE_X64Y41         FDRE (Setup_fdre_C_D)       -0.028    12.852    Vga_top/reg_red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/reg_red_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 2.064ns (21.716%)  route 7.440ns (78.284%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 12.520 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.626    -2.344    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.925 f  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          1.065    -0.860    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.327    -0.533 f  Vga_top/reg_red[3]_i_86/O
                         net (fo=3, routed)           0.615     0.083    Vga_top/reg_red[3]_i_86_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.326     0.409 f  Vga_top/reg_red[3]_i_155/O
                         net (fo=5, routed)           0.914     1.323    Vga_top/reg_red[3]_i_155_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.447 r  Vga_top/reg_red[3]_i_140/O
                         net (fo=2, routed)           0.817     2.264    Vga_top/reg_red[3]_i_140_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.388 f  Vga_top/reg_red[3]_i_128/O
                         net (fo=1, routed)           0.565     2.953    Vga_top/reg_red[3]_i_128_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  Vga_top/reg_red[3]_i_101/O
                         net (fo=6, routed)           0.673     3.750    Vga_top/reg_red[3]_i_101_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.874 r  Vga_top/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.590     4.464    Vga_top/reg_red[3]_i_90_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  Vga_top/reg_red[3]_i_72/O
                         net (fo=2, routed)           0.648     5.235    Vga_top/reg_red[3]_i_72_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.359 r  Vga_top/reg_red[3]_i_32/O
                         net (fo=1, routed)           0.599     5.958    Vga_top/reg_red[3]_i_32_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.082 f  Vga_top/reg_red[3]_i_9/O
                         net (fo=1, routed)           0.263     6.345    Vga_top/reg_red[3]_i_9_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  Vga_top/reg_red[3]_i_2/O
                         net (fo=12, routed)          0.692     7.160    Vga_top/reg_blue[3]
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.518    12.520    Vga_top/clk_vga
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_10/C
                         clock pessimism              0.493    13.013    
                         clock uncertainty           -0.132    12.880    
    SLICE_X65Y41         FDRE (Setup_fdre_C_D)       -0.075    12.805    Vga_top/reg_red_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/reg_red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 2.064ns (21.716%)  route 7.440ns (78.284%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 12.520 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.626    -2.344    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.925 f  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          1.065    -0.860    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.327    -0.533 f  Vga_top/reg_red[3]_i_86/O
                         net (fo=3, routed)           0.615     0.083    Vga_top/reg_red[3]_i_86_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.326     0.409 f  Vga_top/reg_red[3]_i_155/O
                         net (fo=5, routed)           0.914     1.323    Vga_top/reg_red[3]_i_155_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.447 r  Vga_top/reg_red[3]_i_140/O
                         net (fo=2, routed)           0.817     2.264    Vga_top/reg_red[3]_i_140_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.388 f  Vga_top/reg_red[3]_i_128/O
                         net (fo=1, routed)           0.565     2.953    Vga_top/reg_red[3]_i_128_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  Vga_top/reg_red[3]_i_101/O
                         net (fo=6, routed)           0.673     3.750    Vga_top/reg_red[3]_i_101_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.874 r  Vga_top/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.590     4.464    Vga_top/reg_red[3]_i_90_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  Vga_top/reg_red[3]_i_72/O
                         net (fo=2, routed)           0.648     5.235    Vga_top/reg_red[3]_i_72_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.359 r  Vga_top/reg_red[3]_i_32/O
                         net (fo=1, routed)           0.599     5.958    Vga_top/reg_red[3]_i_32_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.082 f  Vga_top/reg_red[3]_i_9/O
                         net (fo=1, routed)           0.263     6.345    Vga_top/reg_red[3]_i_9_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  Vga_top/reg_red[3]_i_2/O
                         net (fo=12, routed)          0.692     7.160    Vga_top/reg_blue[3]
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.518    12.520    Vga_top/clk_vga
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.493    13.013    
                         clock uncertainty           -0.132    12.880    
    SLICE_X65Y41         FDRE (Setup_fdre_C_D)       -0.063    12.817    Vga_top/reg_red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/reg_red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 2.064ns (21.694%)  route 7.450ns (78.306%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 12.520 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.626    -2.344    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.925 f  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          1.065    -0.860    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.327    -0.533 f  Vga_top/reg_red[3]_i_86/O
                         net (fo=3, routed)           0.615     0.083    Vga_top/reg_red[3]_i_86_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.326     0.409 f  Vga_top/reg_red[3]_i_155/O
                         net (fo=5, routed)           0.914     1.323    Vga_top/reg_red[3]_i_155_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.447 r  Vga_top/reg_red[3]_i_140/O
                         net (fo=2, routed)           0.817     2.264    Vga_top/reg_red[3]_i_140_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.388 f  Vga_top/reg_red[3]_i_128/O
                         net (fo=1, routed)           0.565     2.953    Vga_top/reg_red[3]_i_128_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  Vga_top/reg_red[3]_i_101/O
                         net (fo=6, routed)           0.673     3.750    Vga_top/reg_red[3]_i_101_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.874 r  Vga_top/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.590     4.464    Vga_top/reg_red[3]_i_90_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  Vga_top/reg_red[3]_i_72/O
                         net (fo=2, routed)           0.648     5.235    Vga_top/reg_red[3]_i_72_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.359 r  Vga_top/reg_red[3]_i_32/O
                         net (fo=1, routed)           0.599     5.958    Vga_top/reg_red[3]_i_32_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.082 f  Vga_top/reg_red[3]_i_9/O
                         net (fo=1, routed)           0.263     6.345    Vga_top/reg_red[3]_i_9_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  Vga_top/reg_red[3]_i_2/O
                         net (fo=12, routed)          0.702     7.170    Vga_top/reg_blue[3]
    SLICE_X64Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.518    12.520    Vga_top/clk_vga
    SLICE_X64Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica/C
                         clock pessimism              0.493    13.013    
                         clock uncertainty           -0.132    12.880    
    SLICE_X64Y41         FDRE (Setup_fdre_C_D)       -0.045    12.835    Vga_top/reg_red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/reg_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 2.064ns (21.694%)  route 7.450ns (78.306%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 12.520 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.626    -2.344    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.925 f  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          1.065    -0.860    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.327    -0.533 f  Vga_top/reg_red[3]_i_86/O
                         net (fo=3, routed)           0.615     0.083    Vga_top/reg_red[3]_i_86_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.326     0.409 f  Vga_top/reg_red[3]_i_155/O
                         net (fo=5, routed)           0.914     1.323    Vga_top/reg_red[3]_i_155_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.447 r  Vga_top/reg_red[3]_i_140/O
                         net (fo=2, routed)           0.817     2.264    Vga_top/reg_red[3]_i_140_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.388 f  Vga_top/reg_red[3]_i_128/O
                         net (fo=1, routed)           0.565     2.953    Vga_top/reg_red[3]_i_128_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  Vga_top/reg_red[3]_i_101/O
                         net (fo=6, routed)           0.673     3.750    Vga_top/reg_red[3]_i_101_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.874 r  Vga_top/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.590     4.464    Vga_top/reg_red[3]_i_90_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  Vga_top/reg_red[3]_i_72/O
                         net (fo=2, routed)           0.648     5.235    Vga_top/reg_red[3]_i_72_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.359 r  Vga_top/reg_red[3]_i_32/O
                         net (fo=1, routed)           0.599     5.958    Vga_top/reg_red[3]_i_32_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.082 f  Vga_top/reg_red[3]_i_9/O
                         net (fo=1, routed)           0.263     6.345    Vga_top/reg_red[3]_i_9_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  Vga_top/reg_red[3]_i_2/O
                         net (fo=12, routed)          0.702     7.170    Vga_top/reg_blue[3]
    SLICE_X64Y41         FDRE                                         r  Vga_top/reg_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.518    12.520    Vga_top/clk_vga
    SLICE_X64Y41         FDRE                                         r  Vga_top/reg_red_reg[3]/C
                         clock pessimism              0.493    13.013    
                         clock uncertainty           -0.132    12.880    
    SLICE_X64Y41         FDRE (Setup_fdre_C_D)       -0.031    12.849    Vga_top/reg_red_reg[3]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/reg_red_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 2.064ns (21.984%)  route 7.325ns (78.016%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 12.520 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.626    -2.344    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.925 f  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          1.065    -0.860    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.327    -0.533 f  Vga_top/reg_red[3]_i_86/O
                         net (fo=3, routed)           0.615     0.083    Vga_top/reg_red[3]_i_86_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.326     0.409 f  Vga_top/reg_red[3]_i_155/O
                         net (fo=5, routed)           0.914     1.323    Vga_top/reg_red[3]_i_155_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.447 r  Vga_top/reg_red[3]_i_140/O
                         net (fo=2, routed)           0.817     2.264    Vga_top/reg_red[3]_i_140_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.388 f  Vga_top/reg_red[3]_i_128/O
                         net (fo=1, routed)           0.565     2.953    Vga_top/reg_red[3]_i_128_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  Vga_top/reg_red[3]_i_101/O
                         net (fo=6, routed)           0.673     3.750    Vga_top/reg_red[3]_i_101_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.874 r  Vga_top/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.590     4.464    Vga_top/reg_red[3]_i_90_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  Vga_top/reg_red[3]_i_72/O
                         net (fo=2, routed)           0.648     5.235    Vga_top/reg_red[3]_i_72_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.359 r  Vga_top/reg_red[3]_i_32/O
                         net (fo=1, routed)           0.599     5.958    Vga_top/reg_red[3]_i_32_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.082 f  Vga_top/reg_red[3]_i_9/O
                         net (fo=1, routed)           0.263     6.345    Vga_top/reg_red[3]_i_9_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  Vga_top/reg_red[3]_i_2/O
                         net (fo=12, routed)          0.576     7.045    Vga_top/reg_blue[3]
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.518    12.520    Vga_top/clk_vga
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_11/C
                         clock pessimism              0.493    13.013    
                         clock uncertainty           -0.132    12.880    
    SLICE_X65Y41         FDRE (Setup_fdre_C_D)       -0.089    12.791    Vga_top/reg_red_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/reg_red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 2.064ns (21.984%)  route 7.325ns (78.016%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 12.520 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.626    -2.344    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.925 f  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          1.065    -0.860    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X59Y33         LUT4 (Prop_lut4_I3_O)        0.327    -0.533 f  Vga_top/reg_red[3]_i_86/O
                         net (fo=3, routed)           0.615     0.083    Vga_top/reg_red[3]_i_86_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.326     0.409 f  Vga_top/reg_red[3]_i_155/O
                         net (fo=5, routed)           0.914     1.323    Vga_top/reg_red[3]_i_155_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.447 r  Vga_top/reg_red[3]_i_140/O
                         net (fo=2, routed)           0.817     2.264    Vga_top/reg_red[3]_i_140_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I1_O)        0.124     2.388 f  Vga_top/reg_red[3]_i_128/O
                         net (fo=1, routed)           0.565     2.953    Vga_top/reg_red[3]_i_128_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  Vga_top/reg_red[3]_i_101/O
                         net (fo=6, routed)           0.673     3.750    Vga_top/reg_red[3]_i_101_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.874 r  Vga_top/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.590     4.464    Vga_top/reg_red[3]_i_90_n_0
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  Vga_top/reg_red[3]_i_72/O
                         net (fo=2, routed)           0.648     5.235    Vga_top/reg_red[3]_i_72_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.359 r  Vga_top/reg_red[3]_i_32/O
                         net (fo=1, routed)           0.599     5.958    Vga_top/reg_red[3]_i_32_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.082 f  Vga_top/reg_red[3]_i_9/O
                         net (fo=1, routed)           0.263     6.345    Vga_top/reg_red[3]_i_9_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.469 r  Vga_top/reg_red[3]_i_2/O
                         net (fo=12, routed)          0.576     7.045    Vga_top/reg_blue[3]
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.518    12.520    Vga_top/clk_vga
    SLICE_X65Y41         FDRE                                         r  Vga_top/reg_red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.493    13.013    
                         clock uncertainty           -0.132    12.880    
    SLICE_X65Y41         FDRE (Setup_fdre_C_D)       -0.077    12.803    Vga_top/reg_red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  5.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Vga_top/v_Location_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/v_Location_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.993%)  route 0.128ns (38.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.586    -0.822    Vga_top/clk_vga
    SLICE_X64Y29         FDRE                                         r  Vga_top/v_Location_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.658 r  Vga_top/v_Location_reg[7]/Q
                         net (fo=13, routed)          0.128    -0.530    Vga_top/v_Location_reg_n_0_[7]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.485 r  Vga_top/v_Location[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.485    Vga_top/v_Location[8]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  Vga_top/v_Location_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.855    -1.249    Vga_top/clk_vga
    SLICE_X63Y29         FDRE                                         r  Vga_top/v_Location_reg[8]/C
                         clock pessimism              0.441    -0.808    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.092    -0.716    Vga_top/v_Location_reg[8]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Vga_top/h_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/h_Location_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.699%)  route 0.129ns (36.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.587    -0.821    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.693 r  Vga_top/h_Location_reg[8]/Q
                         net (fo=29, routed)          0.129    -0.563    Vga_top/h_Location_reg_n_0_[8]
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.099    -0.464 r  Vga_top/h_Location[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.464    Vga_top/h_Location[10]
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.855    -1.249    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[10]/C
                         clock pessimism              0.428    -0.821    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.092    -0.729    Vga_top/h_Location_reg[10]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Vga_top/v_Location_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/v_Location_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.084%)  route 0.171ns (47.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.587    -0.821    Vga_top/clk_vga
    SLICE_X65Y30         FDRE                                         r  Vga_top/v_Location_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  Vga_top/v_Location_reg[6]/Q
                         net (fo=20, routed)          0.171    -0.509    Vga_top/v_Location_reg_n_0_[6]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.464 r  Vga_top/v_Location[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.464    Vga_top/v_Location[10]_i_2_n_0
    SLICE_X65Y30         FDRE                                         r  Vga_top/v_Location_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -1.248    Vga_top/clk_vga
    SLICE_X65Y30         FDRE                                         r  Vga_top/v_Location_reg[10]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.092    -0.729    Vga_top/v_Location_reg[10]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Vga_top/h_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/h_Location_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.204%)  route 0.235ns (55.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.819    Vga_top/clk_vga
    SLICE_X62Y32         FDRE                                         r  Vga_top/h_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  Vga_top/h_Location_reg[1]/Q
                         net (fo=21, routed)          0.235    -0.443    Vga_top/h_Location_reg_n_0_[1]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.398 r  Vga_top/h_Location[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.398    Vga_top/h_Location[5]
    SLICE_X60Y33         FDRE                                         r  Vga_top/h_Location_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -1.247    Vga_top/clk_vga
    SLICE_X60Y33         FDRE                                         r  Vga_top/h_Location_reg[5]/C
                         clock pessimism              0.462    -0.785    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.120    -0.665    Vga_top/h_Location_reg[5]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Vga_top/v_Location_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/v_Location_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.914%)  route 0.200ns (49.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.586    -0.822    Vga_top/clk_vga
    SLICE_X64Y29         FDRE                                         r  Vga_top/v_Location_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.658 r  Vga_top/v_Location_reg[3]/Q
                         net (fo=19, routed)          0.200    -0.458    Vga_top/v_Location_reg_n_0_[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.043    -0.415 r  Vga_top/v_Location[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.415    Vga_top/v_Location[3]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  Vga_top/v_Location_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.855    -1.249    Vga_top/clk_vga
    SLICE_X64Y29         FDRE                                         r  Vga_top/v_Location_reg[3]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.133    -0.689    Vga_top/v_Location_reg[3]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Vga_top/v_Location_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/v_Location_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.364%)  route 0.183ns (46.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.586    -0.822    Vga_top/clk_vga
    SLICE_X64Y29         FDRE                                         r  Vga_top/v_Location_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.658 r  Vga_top/v_Location_reg[3]/Q
                         net (fo=19, routed)          0.183    -0.475    Vga_top/v_Location_reg_n_0_[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.430 r  Vga_top/v_Location[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.430    Vga_top/v_Location[6]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  Vga_top/v_Location_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -1.248    Vga_top/clk_vga
    SLICE_X65Y30         FDRE                                         r  Vga_top/v_Location_reg[6]/C
                         clock pessimism              0.441    -0.807    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.091    -0.716    Vga_top/v_Location_reg[6]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Vga_top/v_Location_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/v_Location_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.586    -0.822    Vga_top/clk_vga
    SLICE_X63Y29         FDRE                                         r  Vga_top/v_Location_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  Vga_top/v_Location_reg[4]/Q
                         net (fo=18, routed)          0.193    -0.488    Vga_top/v_Location_reg_n_0_[4]
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.045    -0.443 r  Vga_top/v_Location[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.443    Vga_top/v_Location[4]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  Vga_top/v_Location_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.855    -1.249    Vga_top/clk_vga
    SLICE_X63Y29         FDRE                                         r  Vga_top/v_Location_reg[4]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.091    -0.731    Vga_top/v_Location_reg[4]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Vga_top/v_Location_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/v_Location_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.195%)  route 0.217ns (53.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.587    -0.821    Vga_top/clk_vga
    SLICE_X65Y30         FDRE                                         r  Vga_top/v_Location_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  Vga_top/v_Location_reg[6]/Q
                         net (fo=20, routed)          0.217    -0.463    Vga_top/v_Location_reg_n_0_[6]
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.418 r  Vga_top/v_Location[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.418    Vga_top/v_Location[9]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  Vga_top/v_Location_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -1.248    Vga_top/clk_vga
    SLICE_X65Y30         FDRE                                         r  Vga_top/v_Location_reg[9]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.092    -0.729    Vga_top/v_Location_reg[9]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Vga_top/h_Location_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/h_Location_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.192ns (46.275%)  route 0.223ns (53.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.587    -0.821    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  Vga_top/h_Location_reg[6]/Q
                         net (fo=35, routed)          0.223    -0.457    Vga_top/h_Location_reg_n_0_[6]
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.051    -0.406 r  Vga_top/h_Location[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.406    Vga_top/h_Location[9]
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.855    -1.249    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[9]/C
                         clock pessimism              0.428    -0.821    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.102    -0.719    Vga_top/h_Location_reg[9]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Vga_top/h_Location_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vga_top/h_Location_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.374%)  route 0.207ns (52.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.587    -0.821    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  Vga_top/h_Location_reg[6]/Q
                         net (fo=35, routed)          0.151    -0.529    Vga_top/h_Location_reg_n_0_[6]
    SLICE_X60Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.484 r  Vga_top/h_Location[7]_i_1/O
                         net (fo=1, routed)           0.056    -0.428    Vga_top/h_Location[7]
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    Vga_top/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Vga_top/u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Vga_top/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.855    -1.249    Vga_top/clk_vga
    SLICE_X61Y31         FDRE                                         r  Vga_top/h_Location_reg[7]/C
                         clock pessimism              0.428    -0.821    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.071    -0.750    Vga_top/h_Location_reg[7]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    Vga_top/u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X64Y41     Vga_top/reg_red_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X64Y41     Vga_top/reg_red_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_5/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y41     Vga_top/reg_red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y41     Vga_top/reg_red_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y41     Vga_top/reg_red_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y41     Vga_top/reg_red_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y41     Vga_top/reg_red_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y41     Vga_top/reg_red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y41     Vga_top/reg_red_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y41     Vga_top/reg_red_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y41     Vga_top/reg_red_reg[3]_lopt_replica_2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    Vga_top/u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  Vga_top/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



