
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017abc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000918  08017c60  08017c60  00027c60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08018578  08018578  00028578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08018580  08018580  00028580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08018584  08018584  00028584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000046c  20000000  08018588  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001124  2000046c  080189f4  0003046c  2**2
                  ALLOC
  8 ._user_heap_stack 00008000  20001590  080189f4  00031590  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0003046c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000591d2  00000000  00000000  0003049c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00008367  00000000  00000000  0008966e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00003da0  00000000  00000000  000919d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00003a60  00000000  00000000  00095778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00024ba8  00000000  00000000  000991d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00039f02  00000000  00000000  000bdd80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000b54df  00000000  00000000  000f7c82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001ad161  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00011bb0  00000000  00000000  001ad1b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000cc  00000000  00000000  001bed64  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001b9  00000000  00000000  001bee30  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000046c 	.word	0x2000046c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08017c44 	.word	0x08017c44

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000470 	.word	0x20000470
 80001dc:	08017c44 	.word	0x08017c44

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_ldivmod>:
 8000c58:	b97b      	cbnz	r3, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5a:	b972      	cbnz	r2, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bfbe      	ittt	lt
 8000c60:	2000      	movlt	r0, #0
 8000c62:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c66:	e006      	blt.n	8000c76 <__aeabi_ldivmod+0x1e>
 8000c68:	bf08      	it	eq
 8000c6a:	2800      	cmpeq	r0, #0
 8000c6c:	bf1c      	itt	ne
 8000c6e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c72:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c76:	f000 b9a1 	b.w	8000fbc <__aeabi_idiv0>
 8000c7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c82:	2900      	cmp	r1, #0
 8000c84:	db09      	blt.n	8000c9a <__aeabi_ldivmod+0x42>
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	db1a      	blt.n	8000cc0 <__aeabi_ldivmod+0x68>
 8000c8a:	f000 f835 	bl	8000cf8 <__udivmoddi4>
 8000c8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c96:	b004      	add	sp, #16
 8000c98:	4770      	bx	lr
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	db1b      	blt.n	8000cdc <__aeabi_ldivmod+0x84>
 8000ca4:	f000 f828 	bl	8000cf8 <__udivmoddi4>
 8000ca8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb0:	b004      	add	sp, #16
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	4252      	negs	r2, r2
 8000cba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cbe:	4770      	bx	lr
 8000cc0:	4252      	negs	r2, r2
 8000cc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cc6:	f000 f817 	bl	8000cf8 <__udivmoddi4>
 8000cca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd2:	b004      	add	sp, #16
 8000cd4:	4240      	negs	r0, r0
 8000cd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cda:	4770      	bx	lr
 8000cdc:	4252      	negs	r2, r2
 8000cde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce2:	f000 f809 	bl	8000cf8 <__udivmoddi4>
 8000ce6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cee:	b004      	add	sp, #16
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468c      	mov	ip, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8083 	bne.w	8000e0e <__udivmoddi4+0x116>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4617      	mov	r7, r2
 8000d0c:	d947      	bls.n	8000d9e <__udivmoddi4+0xa6>
 8000d0e:	fab2 f282 	clz	r2, r2
 8000d12:	b142      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d14:	f1c2 0020 	rsb	r0, r2, #32
 8000d18:	fa24 f000 	lsr.w	r0, r4, r0
 8000d1c:	4091      	lsls	r1, r2
 8000d1e:	4097      	lsls	r7, r2
 8000d20:	ea40 0c01 	orr.w	ip, r0, r1
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d30:	fa1f fe87 	uxth.w	lr, r7
 8000d34:	fb08 c116 	mls	r1, r8, r6, ip
 8000d38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18fb      	adds	r3, r7, r3
 8000d46:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d4a:	f080 8119 	bcs.w	8000f80 <__udivmoddi4+0x288>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8116 	bls.w	8000f80 <__udivmoddi4+0x288>
 8000d54:	3e02      	subs	r6, #2
 8000d56:	443b      	add	r3, r7
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d60:	fb08 3310 	mls	r3, r8, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	193c      	adds	r4, r7, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d76:	f080 8105 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d7a:	45a6      	cmp	lr, r4
 8000d7c:	f240 8102 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d80:	3802      	subs	r0, #2
 8000d82:	443c      	add	r4, r7
 8000d84:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	2600      	movs	r6, #0
 8000d8e:	b11d      	cbz	r5, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c5 4300 	strd	r4, r3, [r5]
 8000d98:	4631      	mov	r1, r6
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	b902      	cbnz	r2, 8000da2 <__udivmoddi4+0xaa>
 8000da0:	deff      	udf	#255	; 0xff
 8000da2:	fab2 f282 	clz	r2, r2
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	d150      	bne.n	8000e4c <__udivmoddi4+0x154>
 8000daa:	1bcb      	subs	r3, r1, r7
 8000dac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db0:	fa1f f887 	uxth.w	r8, r7
 8000db4:	2601      	movs	r6, #1
 8000db6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000dba:	0c21      	lsrs	r1, r4, #16
 8000dbc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb08 f30c 	mul.w	r3, r8, ip
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0xe2>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	f200 80e9 	bhi.w	8000fac <__udivmoddi4+0x2b4>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1ac9      	subs	r1, r1, r3
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000de8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x10c>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x10a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80d9 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e7bf      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0x12e>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80b1 	beq.w	8000f7a <__udivmoddi4+0x282>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x1cc>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0x140>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80b8 	bhi.w	8000fa8 <__udivmoddi4+0x2b0>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	468c      	mov	ip, r1
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0a8      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000e46:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e4a:	e7a5      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000e4c:	f1c2 0320 	rsb	r3, r2, #32
 8000e50:	fa20 f603 	lsr.w	r6, r0, r3
 8000e54:	4097      	lsls	r7, r2
 8000e56:	fa01 f002 	lsl.w	r0, r1, r2
 8000e5a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e5e:	40d9      	lsrs	r1, r3
 8000e60:	4330      	orrs	r0, r6
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e68:	fa1f f887 	uxth.w	r8, r7
 8000e6c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e74:	fb06 f108 	mul.w	r1, r6, r8
 8000e78:	4299      	cmp	r1, r3
 8000e7a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e7e:	d909      	bls.n	8000e94 <__udivmoddi4+0x19c>
 8000e80:	18fb      	adds	r3, r7, r3
 8000e82:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e86:	f080 808d 	bcs.w	8000fa4 <__udivmoddi4+0x2ac>
 8000e8a:	4299      	cmp	r1, r3
 8000e8c:	f240 808a 	bls.w	8000fa4 <__udivmoddi4+0x2ac>
 8000e90:	3e02      	subs	r6, #2
 8000e92:	443b      	add	r3, r7
 8000e94:	1a5b      	subs	r3, r3, r1
 8000e96:	b281      	uxth	r1, r0
 8000e98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ea0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea4:	fb00 f308 	mul.w	r3, r0, r8
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	d907      	bls.n	8000ebc <__udivmoddi4+0x1c4>
 8000eac:	1879      	adds	r1, r7, r1
 8000eae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000eb2:	d273      	bcs.n	8000f9c <__udivmoddi4+0x2a4>
 8000eb4:	428b      	cmp	r3, r1
 8000eb6:	d971      	bls.n	8000f9c <__udivmoddi4+0x2a4>
 8000eb8:	3802      	subs	r0, #2
 8000eba:	4439      	add	r1, r7
 8000ebc:	1acb      	subs	r3, r1, r3
 8000ebe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ec2:	e778      	b.n	8000db6 <__udivmoddi4+0xbe>
 8000ec4:	f1c6 0c20 	rsb	ip, r6, #32
 8000ec8:	fa03 f406 	lsl.w	r4, r3, r6
 8000ecc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ed0:	431c      	orrs	r4, r3
 8000ed2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000ede:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ee2:	431f      	orrs	r7, r3
 8000ee4:	0c3b      	lsrs	r3, r7, #16
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fa1f f884 	uxth.w	r8, r4
 8000eee:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ef2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ef6:	fb09 fa08 	mul.w	sl, r9, r8
 8000efa:	458a      	cmp	sl, r1
 8000efc:	fa02 f206 	lsl.w	r2, r2, r6
 8000f00:	fa00 f306 	lsl.w	r3, r0, r6
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x220>
 8000f06:	1861      	adds	r1, r4, r1
 8000f08:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f0c:	d248      	bcs.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f0e:	458a      	cmp	sl, r1
 8000f10:	d946      	bls.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f12:	f1a9 0902 	sub.w	r9, r9, #2
 8000f16:	4421      	add	r1, r4
 8000f18:	eba1 010a 	sub.w	r1, r1, sl
 8000f1c:	b2bf      	uxth	r7, r7
 8000f1e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f22:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f26:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f2a:	fb00 f808 	mul.w	r8, r0, r8
 8000f2e:	45b8      	cmp	r8, r7
 8000f30:	d907      	bls.n	8000f42 <__udivmoddi4+0x24a>
 8000f32:	19e7      	adds	r7, r4, r7
 8000f34:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f38:	d22e      	bcs.n	8000f98 <__udivmoddi4+0x2a0>
 8000f3a:	45b8      	cmp	r8, r7
 8000f3c:	d92c      	bls.n	8000f98 <__udivmoddi4+0x2a0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	4427      	add	r7, r4
 8000f42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f46:	eba7 0708 	sub.w	r7, r7, r8
 8000f4a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f4e:	454f      	cmp	r7, r9
 8000f50:	46c6      	mov	lr, r8
 8000f52:	4649      	mov	r1, r9
 8000f54:	d31a      	bcc.n	8000f8c <__udivmoddi4+0x294>
 8000f56:	d017      	beq.n	8000f88 <__udivmoddi4+0x290>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x27a>
 8000f5a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f5e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f62:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f66:	40f2      	lsrs	r2, r6
 8000f68:	ea4c 0202 	orr.w	r2, ip, r2
 8000f6c:	40f7      	lsrs	r7, r6
 8000f6e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f72:	2600      	movs	r6, #0
 8000f74:	4631      	mov	r1, r6
 8000f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7a:	462e      	mov	r6, r5
 8000f7c:	4628      	mov	r0, r5
 8000f7e:	e70b      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f80:	4606      	mov	r6, r0
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f84:	4618      	mov	r0, r3
 8000f86:	e6fd      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f88:	4543      	cmp	r3, r8
 8000f8a:	d2e5      	bcs.n	8000f58 <__udivmoddi4+0x260>
 8000f8c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f90:	eb69 0104 	sbc.w	r1, r9, r4
 8000f94:	3801      	subs	r0, #1
 8000f96:	e7df      	b.n	8000f58 <__udivmoddi4+0x260>
 8000f98:	4608      	mov	r0, r1
 8000f9a:	e7d2      	b.n	8000f42 <__udivmoddi4+0x24a>
 8000f9c:	4660      	mov	r0, ip
 8000f9e:	e78d      	b.n	8000ebc <__udivmoddi4+0x1c4>
 8000fa0:	4681      	mov	r9, r0
 8000fa2:	e7b9      	b.n	8000f18 <__udivmoddi4+0x220>
 8000fa4:	4666      	mov	r6, ip
 8000fa6:	e775      	b.n	8000e94 <__udivmoddi4+0x19c>
 8000fa8:	4630      	mov	r0, r6
 8000faa:	e74a      	b.n	8000e42 <__udivmoddi4+0x14a>
 8000fac:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb0:	4439      	add	r1, r7
 8000fb2:	e713      	b.n	8000ddc <__udivmoddi4+0xe4>
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	443c      	add	r4, r7
 8000fb8:	e724      	b.n	8000e04 <__udivmoddi4+0x10c>
 8000fba:	bf00      	nop

08000fbc <__aeabi_idiv0>:
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <ahrs_fusion_ag>:
int acc_over = 0;
extern int16_t gTHR;
float ahrs_kp;

void ahrs_fusion_ag(AxesRaw_TypeDef_Float *acc, AxesRaw_TypeDef_Float *gyro, AHRS_State_TypeDef *ahrs)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b09a      	sub	sp, #104	; 0x68
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
  float ex, ey, ez;
  float q0q0, q0q1, q0q2, /*q0q3,*/ q1q1, /*q1q2,*/ q1q3, q2q2, q2q3, q3q3;
  float halfT;
 
  
  if(gTHR<MIN_THR)
 8000fcc:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <ahrs_fusion_ag+0x20>)
 8000fce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fd2:	2bc7      	cmp	r3, #199	; 0xc7
 8000fd4:	dc0a      	bgt.n	8000fec <ahrs_fusion_ag+0x2c>
  {
    ahrs_kp = AHRS_KP_BIG;
 8000fd6:	4b03      	ldr	r3, [pc, #12]	; (8000fe4 <ahrs_fusion_ag+0x24>)
 8000fd8:	4a03      	ldr	r2, [pc, #12]	; (8000fe8 <ahrs_fusion_ag+0x28>)
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	e009      	b.n	8000ff2 <ahrs_fusion_ag+0x32>
 8000fde:	bf00      	nop
 8000fe0:	2000109e 	.word	0x2000109e
 8000fe4:	20000924 	.word	0x20000924
 8000fe8:	41200000 	.word	0x41200000
  }
  else
  {
    ahrs_kp = AHRS_KP_NORM;
 8000fec:	4be1      	ldr	r3, [pc, #900]	; (8001374 <ahrs_fusion_ag+0x3b4>)
 8000fee:	4ae2      	ldr	r2, [pc, #904]	; (8001378 <ahrs_fusion_ag+0x3b8>)
 8000ff0:	601a      	str	r2, [r3, #0]
  }

  axf = acc->AXIS_X;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	667b      	str	r3, [r7, #100]	; 0x64
  ayf = acc->AXIS_Y;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	663b      	str	r3, [r7, #96]	; 0x60
  azf = acc->AXIS_Z;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	65fb      	str	r3, [r7, #92]	; 0x5c

  // mdps convert to rad/s
  gxf = ((float)gyro->AXIS_X) * ((float)COE_MDPS_TO_RADPS);  
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	edd3 7a00 	vldr	s15, [r3]
 800100a:	ed9f 7adc 	vldr	s14, [pc, #880]	; 800137c <ahrs_fusion_ag+0x3bc>
 800100e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001012:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
  gyf = ((float)gyro->AXIS_Y) * ((float)COE_MDPS_TO_RADPS);  
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	edd3 7a01 	vldr	s15, [r3, #4]
 800101c:	ed9f 7ad7 	vldr	s14, [pc, #860]	; 800137c <ahrs_fusion_ag+0x3bc>
 8001020:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001024:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
  gzf = ((float)gyro->AXIS_Z) * ((float)COE_MDPS_TO_RADPS); 
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	edd3 7a02 	vldr	s15, [r3, #8]
 800102e:	ed9f 7ad3 	vldr	s14, [pc, #844]	; 800137c <ahrs_fusion_ag+0x3bc>
 8001032:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001036:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50


  // auxiliary variables to reduce number of repeated operations
  q0q0 = q0*q0;
 800103a:	4bd1      	ldr	r3, [pc, #836]	; (8001380 <ahrs_fusion_ag+0x3c0>)
 800103c:	ed93 7a00 	vldr	s14, [r3]
 8001040:	4bcf      	ldr	r3, [pc, #828]	; (8001380 <ahrs_fusion_ag+0x3c0>)
 8001042:	edd3 7a00 	vldr	s15, [r3]
 8001046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800104a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
  q0q1 = q0*q1;
 800104e:	4bcc      	ldr	r3, [pc, #816]	; (8001380 <ahrs_fusion_ag+0x3c0>)
 8001050:	ed93 7a00 	vldr	s14, [r3]
 8001054:	4bcb      	ldr	r3, [pc, #812]	; (8001384 <ahrs_fusion_ag+0x3c4>)
 8001056:	edd3 7a00 	vldr	s15, [r3]
 800105a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800105e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
  q0q2 = q0*q2;
 8001062:	4bc7      	ldr	r3, [pc, #796]	; (8001380 <ahrs_fusion_ag+0x3c0>)
 8001064:	ed93 7a00 	vldr	s14, [r3]
 8001068:	4bc7      	ldr	r3, [pc, #796]	; (8001388 <ahrs_fusion_ag+0x3c8>)
 800106a:	edd3 7a00 	vldr	s15, [r3]
 800106e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001072:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
  //q0q3 = q0*q3;
  q1q1 = q1*q1;
 8001076:	4bc3      	ldr	r3, [pc, #780]	; (8001384 <ahrs_fusion_ag+0x3c4>)
 8001078:	ed93 7a00 	vldr	s14, [r3]
 800107c:	4bc1      	ldr	r3, [pc, #772]	; (8001384 <ahrs_fusion_ag+0x3c4>)
 800107e:	edd3 7a00 	vldr	s15, [r3]
 8001082:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001086:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
  //q1q2 = q1*q2;
  q1q3 = q1*q3;
 800108a:	4bbe      	ldr	r3, [pc, #760]	; (8001384 <ahrs_fusion_ag+0x3c4>)
 800108c:	ed93 7a00 	vldr	s14, [r3]
 8001090:	4bbe      	ldr	r3, [pc, #760]	; (800138c <ahrs_fusion_ag+0x3cc>)
 8001092:	edd3 7a00 	vldr	s15, [r3]
 8001096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800109a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
  q2q2 = q2*q2;
 800109e:	4bba      	ldr	r3, [pc, #744]	; (8001388 <ahrs_fusion_ag+0x3c8>)
 80010a0:	ed93 7a00 	vldr	s14, [r3]
 80010a4:	4bb8      	ldr	r3, [pc, #736]	; (8001388 <ahrs_fusion_ag+0x3c8>)
 80010a6:	edd3 7a00 	vldr	s15, [r3]
 80010aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ae:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
  q2q3 = q2*q3;
 80010b2:	4bb5      	ldr	r3, [pc, #724]	; (8001388 <ahrs_fusion_ag+0x3c8>)
 80010b4:	ed93 7a00 	vldr	s14, [r3]
 80010b8:	4bb4      	ldr	r3, [pc, #720]	; (800138c <ahrs_fusion_ag+0x3cc>)
 80010ba:	edd3 7a00 	vldr	s15, [r3]
 80010be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c2:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
  q3q3 = q3*q3;
 80010c6:	4bb1      	ldr	r3, [pc, #708]	; (800138c <ahrs_fusion_ag+0x3cc>)
 80010c8:	ed93 7a00 	vldr	s14, [r3]
 80010cc:	4baf      	ldr	r3, [pc, #700]	; (800138c <ahrs_fusion_ag+0x3cc>)
 80010ce:	edd3 7a00 	vldr	s15, [r3]
 80010d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

  // normalise the accelerometer measurement
  norm = invSqrt(axf*axf+ayf*ayf+azf*azf);
 80010da:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80010de:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80010e2:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80010e6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80010ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010ee:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80010f2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80010f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010fa:	eeb0 0a67 	vmov.f32	s0, s15
 80010fe:	f000 f9e5 	bl	80014cc <invSqrt>
 8001102:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

  axf = axf * norm;
 8001106:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800110a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800110e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001112:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
  ayf = ayf * norm;
 8001116:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800111a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800111e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001122:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
  azf = azf * norm;
 8001126:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800112a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800112e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001132:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

  // estimated direction of gravity and flux (v and w)
  vx = 2*(q1q3 - q0q2);
 8001136:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800113a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800113e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001142:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001146:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  vy = 2*(q0q1 + q2q3);
 800114a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800114e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001156:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800115a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  vz = q0q0 - q1q1 - q2q2 + q3q3;
 800115e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001162:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001166:	ee37 7a67 	vsub.f32	s14, s14, s15
 800116a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800116e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001172:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001176:	ee77 7a27 	vadd.f32	s15, s14, s15
 800117a:	edc7 7a08 	vstr	s15, [r7, #32]

  ex = (ayf*vz - azf*vy);
 800117e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001182:	edd7 7a08 	vldr	s15, [r7, #32]
 8001186:	ee27 7a27 	vmul.f32	s14, s14, s15
 800118a:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 800118e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001192:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001196:	ee77 7a67 	vsub.f32	s15, s14, s15
 800119a:	edc7 7a07 	vstr	s15, [r7, #28]
  ey = (azf*vx - axf*vz);
 800119e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80011a2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80011a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011aa:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 80011ae:	edd7 7a08 	vldr	s15, [r7, #32]
 80011b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011ba:	edc7 7a06 	vstr	s15, [r7, #24]
  ez = (axf*vy - ayf*vx);
 80011be:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80011c2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80011c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011ca:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 80011ce:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80011d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011da:	edc7 7a05 	vstr	s15, [r7, #20]

  // integral error scaled integral gain
  exInt = exInt + ex*AHRS_KI*SENSOR_SAMPLING_TIME;
 80011de:	edd7 7a07 	vldr	s15, [r7, #28]
 80011e2:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001390 <ahrs_fusion_ag+0x3d0>
 80011e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ea:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8001394 <ahrs_fusion_ag+0x3d4>
 80011ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011f2:	4b69      	ldr	r3, [pc, #420]	; (8001398 <ahrs_fusion_ag+0x3d8>)
 80011f4:	edd3 7a00 	vldr	s15, [r3]
 80011f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011fc:	4b66      	ldr	r3, [pc, #408]	; (8001398 <ahrs_fusion_ag+0x3d8>)
 80011fe:	edc3 7a00 	vstr	s15, [r3]
  eyInt = eyInt + ey*AHRS_KI*SENSOR_SAMPLING_TIME;
 8001202:	edd7 7a06 	vldr	s15, [r7, #24]
 8001206:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8001390 <ahrs_fusion_ag+0x3d0>
 800120a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800120e:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8001394 <ahrs_fusion_ag+0x3d4>
 8001212:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001216:	4b61      	ldr	r3, [pc, #388]	; (800139c <ahrs_fusion_ag+0x3dc>)
 8001218:	edd3 7a00 	vldr	s15, [r3]
 800121c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001220:	4b5e      	ldr	r3, [pc, #376]	; (800139c <ahrs_fusion_ag+0x3dc>)
 8001222:	edc3 7a00 	vstr	s15, [r3]
  ezInt = ezInt + ez*AHRS_KI*SENSOR_SAMPLING_TIME;
 8001226:	edd7 7a05 	vldr	s15, [r7, #20]
 800122a:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8001390 <ahrs_fusion_ag+0x3d0>
 800122e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001232:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8001394 <ahrs_fusion_ag+0x3d4>
 8001236:	ee27 7a87 	vmul.f32	s14, s15, s14
 800123a:	4b59      	ldr	r3, [pc, #356]	; (80013a0 <ahrs_fusion_ag+0x3e0>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001244:	4b56      	ldr	r3, [pc, #344]	; (80013a0 <ahrs_fusion_ag+0x3e0>)
 8001246:	edc3 7a00 	vstr	s15, [r3]

  // adjusted gyroscope measurements
  gxf = gxf + ahrs_kp*ex + exInt;
 800124a:	4b4a      	ldr	r3, [pc, #296]	; (8001374 <ahrs_fusion_ag+0x3b4>)
 800124c:	ed93 7a00 	vldr	s14, [r3]
 8001250:	edd7 7a07 	vldr	s15, [r7, #28]
 8001254:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001258:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800125c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001260:	4b4d      	ldr	r3, [pc, #308]	; (8001398 <ahrs_fusion_ag+0x3d8>)
 8001262:	edd3 7a00 	vldr	s15, [r3]
 8001266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800126a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
  gyf = gyf + ahrs_kp*ey + eyInt;
 800126e:	4b41      	ldr	r3, [pc, #260]	; (8001374 <ahrs_fusion_ag+0x3b4>)
 8001270:	ed93 7a00 	vldr	s14, [r3]
 8001274:	edd7 7a06 	vldr	s15, [r7, #24]
 8001278:	ee27 7a27 	vmul.f32	s14, s14, s15
 800127c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001280:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001284:	4b45      	ldr	r3, [pc, #276]	; (800139c <ahrs_fusion_ag+0x3dc>)
 8001286:	edd3 7a00 	vldr	s15, [r3]
 800128a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800128e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
  gzf = gzf + ahrs_kp*ez + ezInt;
 8001292:	4b38      	ldr	r3, [pc, #224]	; (8001374 <ahrs_fusion_ag+0x3b4>)
 8001294:	ed93 7a00 	vldr	s14, [r3]
 8001298:	edd7 7a05 	vldr	s15, [r7, #20]
 800129c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012a0:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80012a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012a8:	4b3d      	ldr	r3, [pc, #244]	; (80013a0 <ahrs_fusion_ag+0x3e0>)
 80012aa:	edd3 7a00 	vldr	s15, [r3]
 80012ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b2:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50

  // integrate quaternion rate and normalise
  halfT = 0.5f*SENSOR_SAMPLING_TIME;
 80012b6:	4b3b      	ldr	r3, [pc, #236]	; (80013a4 <ahrs_fusion_ag+0x3e4>)
 80012b8:	613b      	str	r3, [r7, #16]
  q0 = q0 + (-q1*gxf - q2*gyf - q3*gzf)*halfT;
 80012ba:	4b32      	ldr	r3, [pc, #200]	; (8001384 <ahrs_fusion_ag+0x3c4>)
 80012bc:	edd3 7a00 	vldr	s15, [r3]
 80012c0:	eeb1 7a67 	vneg.f32	s14, s15
 80012c4:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80012c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012cc:	4b2e      	ldr	r3, [pc, #184]	; (8001388 <ahrs_fusion_ag+0x3c8>)
 80012ce:	edd3 6a00 	vldr	s13, [r3]
 80012d2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80012d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012de:	4b2b      	ldr	r3, [pc, #172]	; (800138c <ahrs_fusion_ag+0x3cc>)
 80012e0:	edd3 6a00 	vldr	s13, [r3]
 80012e4:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80012e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012f8:	4b21      	ldr	r3, [pc, #132]	; (8001380 <ahrs_fusion_ag+0x3c0>)
 80012fa:	edd3 7a00 	vldr	s15, [r3]
 80012fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001302:	4b1f      	ldr	r3, [pc, #124]	; (8001380 <ahrs_fusion_ag+0x3c0>)
 8001304:	edc3 7a00 	vstr	s15, [r3]
  q1 = q1 + (q0*gxf + q2*gzf - q3*gyf)*halfT;
 8001308:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <ahrs_fusion_ag+0x3c0>)
 800130a:	ed93 7a00 	vldr	s14, [r3]
 800130e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001312:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001316:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <ahrs_fusion_ag+0x3c8>)
 8001318:	edd3 6a00 	vldr	s13, [r3]
 800131c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001320:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001324:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001328:	4b18      	ldr	r3, [pc, #96]	; (800138c <ahrs_fusion_ag+0x3cc>)
 800132a:	edd3 6a00 	vldr	s13, [r3]
 800132e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001332:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001336:	ee37 7a67 	vsub.f32	s14, s14, s15
 800133a:	edd7 7a04 	vldr	s15, [r7, #16]
 800133e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001342:	4b10      	ldr	r3, [pc, #64]	; (8001384 <ahrs_fusion_ag+0x3c4>)
 8001344:	edd3 7a00 	vldr	s15, [r3]
 8001348:	ee77 7a27 	vadd.f32	s15, s14, s15
 800134c:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <ahrs_fusion_ag+0x3c4>)
 800134e:	edc3 7a00 	vstr	s15, [r3]
  q2 = q2 + (q0*gyf - q1*gzf + q3*gxf)*halfT;
 8001352:	4b0b      	ldr	r3, [pc, #44]	; (8001380 <ahrs_fusion_ag+0x3c0>)
 8001354:	ed93 7a00 	vldr	s14, [r3]
 8001358:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800135c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001360:	4b08      	ldr	r3, [pc, #32]	; (8001384 <ahrs_fusion_ag+0x3c4>)
 8001362:	edd3 6a00 	vldr	s13, [r3]
 8001366:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800136a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800136e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001372:	e019      	b.n	80013a8 <ahrs_fusion_ag+0x3e8>
 8001374:	20000924 	.word	0x20000924
 8001378:	3ecccccd 	.word	0x3ecccccd
 800137c:	379268a9 	.word	0x379268a9
 8001380:	20000000 	.word	0x20000000
 8001384:	20000488 	.word	0x20000488
 8001388:	2000048c 	.word	0x2000048c
 800138c:	20000490 	.word	0x20000490
 8001390:	3dcccccd 	.word	0x3dcccccd
 8001394:	3bcccccd 	.word	0x3bcccccd
 8001398:	20000494 	.word	0x20000494
 800139c:	20000498 	.word	0x20000498
 80013a0:	2000049c 	.word	0x2000049c
 80013a4:	3b4ccccd 	.word	0x3b4ccccd
 80013a8:	4b44      	ldr	r3, [pc, #272]	; (80014bc <ahrs_fusion_ag+0x4fc>)
 80013aa:	edd3 6a00 	vldr	s13, [r3]
 80013ae:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80013b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80013be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013c2:	4b3f      	ldr	r3, [pc, #252]	; (80014c0 <ahrs_fusion_ag+0x500>)
 80013c4:	edd3 7a00 	vldr	s15, [r3]
 80013c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013cc:	4b3c      	ldr	r3, [pc, #240]	; (80014c0 <ahrs_fusion_ag+0x500>)
 80013ce:	edc3 7a00 	vstr	s15, [r3]
  q3 = q3 + (q0*gzf + q1*gyf - q2*gxf)*halfT;
 80013d2:	4b3c      	ldr	r3, [pc, #240]	; (80014c4 <ahrs_fusion_ag+0x504>)
 80013d4:	ed93 7a00 	vldr	s14, [r3]
 80013d8:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80013dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013e0:	4b39      	ldr	r3, [pc, #228]	; (80014c8 <ahrs_fusion_ag+0x508>)
 80013e2:	edd3 6a00 	vldr	s13, [r3]
 80013e6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80013ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013f2:	4b33      	ldr	r3, [pc, #204]	; (80014c0 <ahrs_fusion_ag+0x500>)
 80013f4:	edd3 6a00 	vldr	s13, [r3]
 80013f8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80013fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001400:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001404:	edd7 7a04 	vldr	s15, [r7, #16]
 8001408:	ee27 7a27 	vmul.f32	s14, s14, s15
 800140c:	4b2b      	ldr	r3, [pc, #172]	; (80014bc <ahrs_fusion_ag+0x4fc>)
 800140e:	edd3 7a00 	vldr	s15, [r3]
 8001412:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001416:	4b29      	ldr	r3, [pc, #164]	; (80014bc <ahrs_fusion_ag+0x4fc>)
 8001418:	edc3 7a00 	vstr	s15, [r3]

  // normalise quaternion
  norm = invSqrt(q0q0 + q1q1 + q2q2 + q3q3); 
 800141c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001420:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001424:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001428:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800142c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001430:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001434:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001438:	eeb0 0a67 	vmov.f32	s0, s15
 800143c:	f000 f846 	bl	80014cc <invSqrt>
 8001440:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
  q0 *= norm;
 8001444:	4b1f      	ldr	r3, [pc, #124]	; (80014c4 <ahrs_fusion_ag+0x504>)
 8001446:	ed93 7a00 	vldr	s14, [r3]
 800144a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800144e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001452:	4b1c      	ldr	r3, [pc, #112]	; (80014c4 <ahrs_fusion_ag+0x504>)
 8001454:	edc3 7a00 	vstr	s15, [r3]
  q1 *= norm;
 8001458:	4b1b      	ldr	r3, [pc, #108]	; (80014c8 <ahrs_fusion_ag+0x508>)
 800145a:	ed93 7a00 	vldr	s14, [r3]
 800145e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001466:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <ahrs_fusion_ag+0x508>)
 8001468:	edc3 7a00 	vstr	s15, [r3]
  q2 *= norm;
 800146c:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <ahrs_fusion_ag+0x500>)
 800146e:	ed93 7a00 	vldr	s14, [r3]
 8001472:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001476:	ee67 7a27 	vmul.f32	s15, s14, s15
 800147a:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <ahrs_fusion_ag+0x500>)
 800147c:	edc3 7a00 	vstr	s15, [r3]
  q3 *= norm;
 8001480:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <ahrs_fusion_ag+0x4fc>)
 8001482:	ed93 7a00 	vldr	s14, [r3]
 8001486:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800148a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800148e:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <ahrs_fusion_ag+0x4fc>)
 8001490:	edc3 7a00 	vstr	s15, [r3]

  ahrs->q.q0 = q0;
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <ahrs_fusion_ag+0x504>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	601a      	str	r2, [r3, #0]
  ahrs->q.q1 = q1;
 800149c:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <ahrs_fusion_ag+0x508>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	605a      	str	r2, [r3, #4]
  ahrs->q.q2 = q2;
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <ahrs_fusion_ag+0x500>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	609a      	str	r2, [r3, #8]
  ahrs->q.q3 = q3;
 80014ac:	4b03      	ldr	r3, [pc, #12]	; (80014bc <ahrs_fusion_ag+0x4fc>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	60da      	str	r2, [r3, #12]

}
 80014b4:	bf00      	nop
 80014b6:	3768      	adds	r7, #104	; 0x68
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000490 	.word	0x20000490
 80014c0:	2000048c 	.word	0x2000048c
 80014c4:	20000000 	.word	0x20000000
 80014c8:	20000488 	.word	0x20000488

080014cc <invSqrt>:
//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) 
{
 80014cc:	b480      	push	{r7}
 80014ce:	b087      	sub	sp, #28
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 80014d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80014da:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80014de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e2:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 80014ea:	f107 0310 	add.w	r3, r7, #16
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	105a      	asrs	r2, r3, #1
 80014f6:	4b12      	ldr	r3, [pc, #72]	; (8001540 <invSqrt+0x74>)
 80014f8:	1a9b      	subs	r3, r3, r2
 80014fa:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 80014fc:	f107 030c 	add.w	r3, r7, #12
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8001504:	ed97 7a04 	vldr	s14, [r7, #16]
 8001508:	edd7 7a05 	vldr	s15, [r7, #20]
 800150c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001510:	edd7 7a04 	vldr	s15, [r7, #16]
 8001514:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001518:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800151c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001520:	edd7 7a04 	vldr	s15, [r7, #16]
 8001524:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001528:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	ee07 3a90 	vmov	s15, r3
}
 8001532:	eeb0 0a67 	vmov.f32	s0, s15
 8001536:	371c      	adds	r7, #28
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	5f3759df 	.word	0x5f3759df

08001544 <myprintf>:

extern UART_HandleTypeDef huart1;

#ifdef DEBUG
int myprintf(const char *format, ...)
{
 8001544:	b40f      	push	{r0, r1, r2, r3}
 8001546:	b580      	push	{r7, lr}
 8001548:	b0c2      	sub	sp, #264	; 0x108
 800154a:	af00      	add	r7, sp, #0
    va_list arg;
    va_start(arg, format);
 800154c:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001550:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    char temp[255];
    int len;
    // Limit the length of string to 254
    len = vsnprintf(temp, 254, format, arg);
 8001554:	4638      	mov	r0, r7
 8001556:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800155a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800155e:	21fe      	movs	r1, #254	; 0xfe
 8001560:	f013 fc50 	bl	8014e04 <vsniprintf>
 8001564:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
    usart_puts(temp, len);
 8001568:	463b      	mov	r3, r7
 800156a:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800156e:	4618      	mov	r0, r3
 8001570:	f000 f80a 	bl	8001588 <usart_puts>
    return len;
 8001574:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8001578:	4618      	mov	r0, r3
 800157a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800157e:	46bd      	mov	sp, r7
 8001580:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001584:	b004      	add	sp, #16
 8001586:	4770      	bx	lr

08001588 <usart_puts>:
    
int usart_puts(const char *str, int len) 
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
    //putc(*str ++);
    //while (huart1.Lock == HAL_LOCKED);
    HAL_UART_Transmit(&huart1, (uint8_t *)str, len, 1000);
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	b29a      	uxth	r2, r3
 8001596:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	4803      	ldr	r0, [pc, #12]	; (80015ac <usart_puts+0x24>)
 800159e:	f00f fca0 	bl	8010ee2 <HAL_UART_Transmit>
    return 0;
 80015a2:	2300      	movs	r3, #0
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000cf0 	.word	0x20000cf0

080015b0 <PIDControlInit>:
extern int16_t gTHR;
int16_t motor_thr;
float dt_recip;

void PIDControlInit(P_PI_PIDControlTypeDef *pid)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  pid->ts = PID_SAMPLING_TIME;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4a33      	ldr	r2, [pc, #204]	; (8001688 <PIDControlInit+0xd8>)
 80015bc:	601a      	str	r2, [r3, #0]

  pid->x_kp1 = PITCH_PID_KP1;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a32      	ldr	r2, [pc, #200]	; (800168c <PIDControlInit+0xdc>)
 80015c2:	605a      	str	r2, [r3, #4]
  pid->x_ki1 = PITCH_PID_KI1;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f04f 0200 	mov.w	r2, #0
 80015ca:	609a      	str	r2, [r3, #8]
  pid->x_i1_limit = PITCH_PID_I1_LIMIT;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015d2:	641a      	str	r2, [r3, #64]	; 0x40
  pid->x_kp2 = PITCH_PID_KP2;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4a2e      	ldr	r2, [pc, #184]	; (8001690 <PIDControlInit+0xe0>)
 80015d8:	60da      	str	r2, [r3, #12]
  pid->x_ki2 = PITCH_PID_KI2;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a2c      	ldr	r2, [pc, #176]	; (8001690 <PIDControlInit+0xe0>)
 80015de:	611a      	str	r2, [r3, #16]
  pid->x_kd2 = PITCH_PID_KD2;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4a2c      	ldr	r2, [pc, #176]	; (8001694 <PIDControlInit+0xe4>)
 80015e4:	615a      	str	r2, [r3, #20]
  pid->x_i2_limit = PITCH_PID_I2_LIMIT;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a2b      	ldr	r2, [pc, #172]	; (8001698 <PIDControlInit+0xe8>)
 80015ea:	64da      	str	r2, [r3, #76]	; 0x4c
  pid->x_s1 = 0;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f04f 0200 	mov.w	r2, #0
 80015f2:	659a      	str	r2, [r3, #88]	; 0x58
  pid->x_s2 = 0;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	f04f 0200 	mov.w	r2, #0
 80015fa:	65da      	str	r2, [r3, #92]	; 0x5c

  pid->y_kp1 = ROLL_PID_KP1;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	4a23      	ldr	r2, [pc, #140]	; (800168c <PIDControlInit+0xdc>)
 8001600:	619a      	str	r2, [r3, #24]
  pid->y_ki1 = ROLL_PID_KI1;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f04f 0200 	mov.w	r2, #0
 8001608:	61da      	str	r2, [r3, #28]
  pid->y_i1_limit = ROLL_PID_I1_LIMIT;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001610:	645a      	str	r2, [r3, #68]	; 0x44
  pid->y_kp2 = ROLL_PID_KP2;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a1e      	ldr	r2, [pc, #120]	; (8001690 <PIDControlInit+0xe0>)
 8001616:	621a      	str	r2, [r3, #32]
  pid->y_ki2 = ROLL_PID_KI2;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4a1d      	ldr	r2, [pc, #116]	; (8001690 <PIDControlInit+0xe0>)
 800161c:	625a      	str	r2, [r3, #36]	; 0x24
  pid->y_kd2 = ROLL_PID_KD2;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a1c      	ldr	r2, [pc, #112]	; (8001694 <PIDControlInit+0xe4>)
 8001622:	629a      	str	r2, [r3, #40]	; 0x28
  pid->y_i2_limit = ROLL_PID_I2_LIMIT;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a1c      	ldr	r2, [pc, #112]	; (8001698 <PIDControlInit+0xe8>)
 8001628:	651a      	str	r2, [r3, #80]	; 0x50
  pid->y_s1 = 0;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f04f 0200 	mov.w	r2, #0
 8001630:	661a      	str	r2, [r3, #96]	; 0x60
  pid->y_s2 = 0;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	665a      	str	r2, [r3, #100]	; 0x64

  pid->z_kp1 = YAW_PID_KP1;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8001640:	62da      	str	r2, [r3, #44]	; 0x2c
  pid->z_ki1 = YAW_PID_KI1;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f04f 0200 	mov.w	r2, #0
 8001648:	631a      	str	r2, [r3, #48]	; 0x30
  pid->z_i1_limit = YAW_PID_I1_LIMIT;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001650:	649a      	str	r2, [r3, #72]	; 0x48
  pid->z_kp2 = YAW_PID_KP2;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a11      	ldr	r2, [pc, #68]	; (800169c <PIDControlInit+0xec>)
 8001656:	635a      	str	r2, [r3, #52]	; 0x34
  pid->z_ki2 = YAW_PID_KI2;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4a0c      	ldr	r2, [pc, #48]	; (800168c <PIDControlInit+0xdc>)
 800165c:	639a      	str	r2, [r3, #56]	; 0x38
  pid->z_kd2 = YAW_PID_KD2;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a0a      	ldr	r2, [pc, #40]	; (800168c <PIDControlInit+0xdc>)
 8001662:	63da      	str	r2, [r3, #60]	; 0x3c
  pid->z_i2_limit = YAW_PID_I2_LIMIT;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800166a:	655a      	str	r2, [r3, #84]	; 0x54
  pid->z_s1 = 0;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	669a      	str	r2, [r3, #104]	; 0x68
  pid->z_s2 = 0;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	66da      	str	r2, [r3, #108]	; 0x6c
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	3aa3d70a 	.word	0x3aa3d70a
 800168c:	40400000 	.word	0x40400000
 8001690:	42a00000 	.word	0x42a00000
 8001694:	41200000 	.word	0x41200000
 8001698:	41a00000 	.word	0x41a00000
 800169c:	44610000 	.word	0x44610000

080016a0 <FlightControlPID_innerLoop>:
    pid_z_integ1 = -pid->z_i1_limit;
  pid->z_s1 =  pid->z_kp1*error + pid->z_ki1*pid_z_integ1;
}

void FlightControlPID_innerLoop(EulerAngleTypeDef *euler_rc, Gyro_Rad *gyro_rad, AHRS_State_TypeDef *ahrs, P_PI_PIDControlTypeDef *pid, MotorControlTypeDef *motor_pwm)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b087      	sub	sp, #28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
 80016ac:	603b      	str	r3, [r7, #0]
  float error, deriv;

  if(gTHR<MIN_THR)
 80016ae:	4bbd      	ldr	r3, [pc, #756]	; (80019a4 <FlightControlPID_innerLoop+0x304>)
 80016b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016b4:	2bc7      	cmp	r3, #199	; 0xc7
 80016b6:	dc0b      	bgt.n	80016d0 <FlightControlPID_innerLoop+0x30>
  {
    pid_x_integ2 = 0;
 80016b8:	4bbb      	ldr	r3, [pc, #748]	; (80019a8 <FlightControlPID_innerLoop+0x308>)
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
    pid_y_integ2 = 0;
 80016c0:	4bba      	ldr	r3, [pc, #744]	; (80019ac <FlightControlPID_innerLoop+0x30c>)
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
    pid_z_integ2 = 0;
 80016c8:	4bb9      	ldr	r3, [pc, #740]	; (80019b0 <FlightControlPID_innerLoop+0x310>)
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
  }
  
  dt_recip = 1/pid->ts;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	ed93 7a00 	vldr	s14, [r3]
 80016d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80016da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016de:	4bb5      	ldr	r3, [pc, #724]	; (80019b4 <FlightControlPID_innerLoop+0x314>)
 80016e0:	edc3 7a00 	vstr	s15, [r3]

  //X Axis
  error = pid->x_s1 - gyro_rad->gx;
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	edd3 7a00 	vldr	s15, [r3]
 80016f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016f4:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_x_integ2 += error*pid->ts;
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	ed93 7a00 	vldr	s14, [r3]
 80016fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001702:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001706:	4ba8      	ldr	r3, [pc, #672]	; (80019a8 <FlightControlPID_innerLoop+0x308>)
 8001708:	edd3 7a00 	vldr	s15, [r3]
 800170c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001710:	4ba5      	ldr	r3, [pc, #660]	; (80019a8 <FlightControlPID_innerLoop+0x308>)
 8001712:	edc3 7a00 	vstr	s15, [r3]
  if(pid_x_integ2 > pid->x_i2_limit)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 800171c:	4ba2      	ldr	r3, [pc, #648]	; (80019a8 <FlightControlPID_innerLoop+0x308>)
 800171e:	edd3 7a00 	vldr	s15, [r3]
 8001722:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172a:	d504      	bpl.n	8001736 <FlightControlPID_innerLoop+0x96>
    pid_x_integ2 = pid->x_i2_limit;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001730:	4a9d      	ldr	r2, [pc, #628]	; (80019a8 <FlightControlPID_innerLoop+0x308>)
 8001732:	6013      	str	r3, [r2, #0]
 8001734:	e014      	b.n	8001760 <FlightControlPID_innerLoop+0xc0>
  else if(pid_x_integ2 < -pid->x_i2_limit)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800173c:	eeb1 7a67 	vneg.f32	s14, s15
 8001740:	4b99      	ldr	r3, [pc, #612]	; (80019a8 <FlightControlPID_innerLoop+0x308>)
 8001742:	edd3 7a00 	vldr	s15, [r3]
 8001746:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800174a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800174e:	dd07      	ble.n	8001760 <FlightControlPID_innerLoop+0xc0>
    pid_x_integ2 = -pid->x_i2_limit;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001756:	eef1 7a67 	vneg.f32	s15, s15
 800175a:	4b93      	ldr	r3, [pc, #588]	; (80019a8 <FlightControlPID_innerLoop+0x308>)
 800175c:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_x_pre_error2)*dt_recip;
 8001760:	4b95      	ldr	r3, [pc, #596]	; (80019b8 <FlightControlPID_innerLoop+0x318>)
 8001762:	edd3 7a00 	vldr	s15, [r3]
 8001766:	ed97 7a05 	vldr	s14, [r7, #20]
 800176a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800176e:	4b91      	ldr	r3, [pc, #580]	; (80019b4 <FlightControlPID_innerLoop+0x314>)
 8001770:	edd3 7a00 	vldr	s15, [r3]
 8001774:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001778:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_x_pre_error2 = error;
 800177c:	4a8e      	ldr	r2, [pc, #568]	; (80019b8 <FlightControlPID_innerLoop+0x318>)
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	6013      	str	r3, [r2, #0]
  deriv = pid_x_pre_deriv + (deriv - pid_x_pre_deriv)*D_FILTER_COFF;
 8001782:	4b8e      	ldr	r3, [pc, #568]	; (80019bc <FlightControlPID_innerLoop+0x31c>)
 8001784:	edd3 7a00 	vldr	s15, [r3]
 8001788:	ed97 7a04 	vldr	s14, [r7, #16]
 800178c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001790:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80019c0 <FlightControlPID_innerLoop+0x320>
 8001794:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001798:	4b88      	ldr	r3, [pc, #544]	; (80019bc <FlightControlPID_innerLoop+0x31c>)
 800179a:	edd3 7a00 	vldr	s15, [r3]
 800179e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a2:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_x_pre_deriv = deriv;
 80017a6:	4a85      	ldr	r2, [pc, #532]	; (80019bc <FlightControlPID_innerLoop+0x31c>)
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	6013      	str	r3, [r2, #0]
  pid->x_s2 = pid->x_kp2*error + pid->x_ki2*pid_x_integ2 + pid->x_kd2*deriv;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	ed93 7a03 	vldr	s14, [r3, #12]
 80017b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80017b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	edd3 6a04 	vldr	s13, [r3, #16]
 80017c0:	4b79      	ldr	r3, [pc, #484]	; (80019a8 <FlightControlPID_innerLoop+0x308>)
 80017c2:	edd3 7a00 	vldr	s15, [r3]
 80017c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	edd3 6a05 	vldr	s13, [r3, #20]
 80017d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80017d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
  
  if(pid->x_s2 > MAX_ADJ_AMOUNT)  pid->x_s2 = MAX_ADJ_AMOUNT;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80017ec:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80019c4 <FlightControlPID_innerLoop+0x324>
 80017f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f8:	dd02      	ble.n	8001800 <FlightControlPID_innerLoop+0x160>
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	4a72      	ldr	r2, [pc, #456]	; (80019c8 <FlightControlPID_innerLoop+0x328>)
 80017fe:	65da      	str	r2, [r3, #92]	; 0x5c
  if(pid->x_s2 < -MAX_ADJ_AMOUNT)  pid->x_s2 = -MAX_ADJ_AMOUNT;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001806:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80019cc <FlightControlPID_innerLoop+0x32c>
 800180a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	d502      	bpl.n	800181a <FlightControlPID_innerLoop+0x17a>
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	4a6e      	ldr	r2, [pc, #440]	; (80019d0 <FlightControlPID_innerLoop+0x330>)
 8001818:	65da      	str	r2, [r3, #92]	; 0x5c

  //Y Axis
  error = pid->y_s1 - gyro_rad->gy;
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	edd3 7a01 	vldr	s15, [r3, #4]
 8001826:	ee77 7a67 	vsub.f32	s15, s14, s15
 800182a:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_y_integ2 += error*pid->ts;
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	ed93 7a00 	vldr	s14, [r3]
 8001834:	edd7 7a05 	vldr	s15, [r7, #20]
 8001838:	ee27 7a27 	vmul.f32	s14, s14, s15
 800183c:	4b5b      	ldr	r3, [pc, #364]	; (80019ac <FlightControlPID_innerLoop+0x30c>)
 800183e:	edd3 7a00 	vldr	s15, [r3]
 8001842:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001846:	4b59      	ldr	r3, [pc, #356]	; (80019ac <FlightControlPID_innerLoop+0x30c>)
 8001848:	edc3 7a00 	vstr	s15, [r3]
  if(pid_y_integ2 > pid->y_i2_limit)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8001852:	4b56      	ldr	r3, [pc, #344]	; (80019ac <FlightControlPID_innerLoop+0x30c>)
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800185c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001860:	d504      	bpl.n	800186c <FlightControlPID_innerLoop+0x1cc>
    pid_y_integ2 = pid->y_i2_limit;
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001866:	4a51      	ldr	r2, [pc, #324]	; (80019ac <FlightControlPID_innerLoop+0x30c>)
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	e014      	b.n	8001896 <FlightControlPID_innerLoop+0x1f6>
  else if(pid_y_integ2 < -pid->y_i2_limit)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001872:	eeb1 7a67 	vneg.f32	s14, s15
 8001876:	4b4d      	ldr	r3, [pc, #308]	; (80019ac <FlightControlPID_innerLoop+0x30c>)
 8001878:	edd3 7a00 	vldr	s15, [r3]
 800187c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001884:	dd07      	ble.n	8001896 <FlightControlPID_innerLoop+0x1f6>
    pid_y_integ2 = -pid->y_i2_limit;
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800188c:	eef1 7a67 	vneg.f32	s15, s15
 8001890:	4b46      	ldr	r3, [pc, #280]	; (80019ac <FlightControlPID_innerLoop+0x30c>)
 8001892:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_y_pre_error2)*dt_recip;
 8001896:	4b4f      	ldr	r3, [pc, #316]	; (80019d4 <FlightControlPID_innerLoop+0x334>)
 8001898:	edd3 7a00 	vldr	s15, [r3]
 800189c:	ed97 7a05 	vldr	s14, [r7, #20]
 80018a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018a4:	4b43      	ldr	r3, [pc, #268]	; (80019b4 <FlightControlPID_innerLoop+0x314>)
 80018a6:	edd3 7a00 	vldr	s15, [r3]
 80018aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ae:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_y_pre_error2 = error;
 80018b2:	4a48      	ldr	r2, [pc, #288]	; (80019d4 <FlightControlPID_innerLoop+0x334>)
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	6013      	str	r3, [r2, #0]
  deriv = pid_y_pre_deriv + (deriv - pid_y_pre_deriv)*D_FILTER_COFF;
 80018b8:	4b47      	ldr	r3, [pc, #284]	; (80019d8 <FlightControlPID_innerLoop+0x338>)
 80018ba:	edd3 7a00 	vldr	s15, [r3]
 80018be:	ed97 7a04 	vldr	s14, [r7, #16]
 80018c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018c6:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80019c0 <FlightControlPID_innerLoop+0x320>
 80018ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018ce:	4b42      	ldr	r3, [pc, #264]	; (80019d8 <FlightControlPID_innerLoop+0x338>)
 80018d0:	edd3 7a00 	vldr	s15, [r3]
 80018d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d8:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_y_pre_deriv = deriv;
 80018dc:	4a3e      	ldr	r2, [pc, #248]	; (80019d8 <FlightControlPID_innerLoop+0x338>)
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	6013      	str	r3, [r2, #0]
  pid->y_s2 = pid->y_kp2*error + pid->y_ki2*pid_y_integ2 + pid->y_kd2*deriv;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	ed93 7a08 	vldr	s14, [r3, #32]
 80018e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80018ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 80018f6:	4b2d      	ldr	r3, [pc, #180]	; (80019ac <FlightControlPID_innerLoop+0x30c>)
 80018f8:	edd3 7a00 	vldr	s15, [r3]
 80018fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001900:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800190a:	edd7 7a04 	vldr	s15, [r7, #16]
 800190e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001912:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

  if(pid->y_s2 > MAX_ADJ_AMOUNT)  pid->y_s2 = MAX_ADJ_AMOUNT;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001922:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80019c4 <FlightControlPID_innerLoop+0x324>
 8001926:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192e:	dd02      	ble.n	8001936 <FlightControlPID_innerLoop+0x296>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	4a25      	ldr	r2, [pc, #148]	; (80019c8 <FlightControlPID_innerLoop+0x328>)
 8001934:	665a      	str	r2, [r3, #100]	; 0x64
  if(pid->y_s2 < -MAX_ADJ_AMOUNT)  pid->y_s2 = -MAX_ADJ_AMOUNT;
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800193c:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80019cc <FlightControlPID_innerLoop+0x32c>
 8001940:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001948:	d502      	bpl.n	8001950 <FlightControlPID_innerLoop+0x2b0>
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	4a20      	ldr	r2, [pc, #128]	; (80019d0 <FlightControlPID_innerLoop+0x330>)
 800194e:	665a      	str	r2, [r3, #100]	; 0x64

  //Z Axis
  error = pid->z_s1 - gyro_rad->gz;
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	edd3 7a02 	vldr	s15, [r3, #8]
 800195c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001960:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_z_integ2 += error*pid->ts;
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	ed93 7a00 	vldr	s14, [r3]
 800196a:	edd7 7a05 	vldr	s15, [r7, #20]
 800196e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001972:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <FlightControlPID_innerLoop+0x310>)
 8001974:	edd3 7a00 	vldr	s15, [r3]
 8001978:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197c:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <FlightControlPID_innerLoop+0x310>)
 800197e:	edc3 7a00 	vstr	s15, [r3]
  if(pid_z_integ2 > pid->z_i2_limit)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8001988:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <FlightControlPID_innerLoop+0x310>)
 800198a:	edd3 7a00 	vldr	s15, [r3]
 800198e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001996:	d521      	bpl.n	80019dc <FlightControlPID_innerLoop+0x33c>
    pid_z_integ2 = pid->z_i2_limit;
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800199c:	4a04      	ldr	r2, [pc, #16]	; (80019b0 <FlightControlPID_innerLoop+0x310>)
 800199e:	6013      	str	r3, [r2, #0]
 80019a0:	e031      	b.n	8001a06 <FlightControlPID_innerLoop+0x366>
 80019a2:	bf00      	nop
 80019a4:	2000109e 	.word	0x2000109e
 80019a8:	200004a0 	.word	0x200004a0
 80019ac:	200004a4 	.word	0x200004a4
 80019b0:	200004a8 	.word	0x200004a8
 80019b4:	20000978 	.word	0x20000978
 80019b8:	200004ac 	.word	0x200004ac
 80019bc:	200004b8 	.word	0x200004b8
 80019c0:	3ccccccd 	.word	0x3ccccccd
 80019c4:	44480000 	.word	0x44480000
 80019c8:	44480000 	.word	0x44480000
 80019cc:	c4480000 	.word	0xc4480000
 80019d0:	c4480000 	.word	0xc4480000
 80019d4:	200004b0 	.word	0x200004b0
 80019d8:	200004bc 	.word	0x200004bc
  else if(pid_z_integ2 < -pid->z_i2_limit)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80019e2:	eeb1 7a67 	vneg.f32	s14, s15
 80019e6:	4b74      	ldr	r3, [pc, #464]	; (8001bb8 <FlightControlPID_innerLoop+0x518>)
 80019e8:	edd3 7a00 	vldr	s15, [r3]
 80019ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f4:	dd07      	ble.n	8001a06 <FlightControlPID_innerLoop+0x366>
    pid_z_integ2 = -pid->z_i2_limit;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80019fc:	eef1 7a67 	vneg.f32	s15, s15
 8001a00:	4b6d      	ldr	r3, [pc, #436]	; (8001bb8 <FlightControlPID_innerLoop+0x518>)
 8001a02:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_z_pre_error2)*dt_recip;
 8001a06:	4b6d      	ldr	r3, [pc, #436]	; (8001bbc <FlightControlPID_innerLoop+0x51c>)
 8001a08:	edd3 7a00 	vldr	s15, [r3]
 8001a0c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a14:	4b6a      	ldr	r3, [pc, #424]	; (8001bc0 <FlightControlPID_innerLoop+0x520>)
 8001a16:	edd3 7a00 	vldr	s15, [r3]
 8001a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a1e:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_z_pre_error2 = error;
 8001a22:	4a66      	ldr	r2, [pc, #408]	; (8001bbc <FlightControlPID_innerLoop+0x51c>)
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	6013      	str	r3, [r2, #0]
  pid->z_s2 = pid->z_kp2*error + pid->z_ki2*pid_z_integ2 + pid->z_kd2*deriv;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001a2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001a3c:	4b5e      	ldr	r3, [pc, #376]	; (8001bb8 <FlightControlPID_innerLoop+0x518>)
 8001a3e:	edd3 7a00 	vldr	s15, [r3]
 8001a42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8001a50:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

  if(pid->z_s2 > MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = MAX_ADJ_AMOUNT_YAW;
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001a68:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001bc4 <FlightControlPID_innerLoop+0x524>
 8001a6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a74:	dd02      	ble.n	8001a7c <FlightControlPID_innerLoop+0x3dc>
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	4a53      	ldr	r2, [pc, #332]	; (8001bc8 <FlightControlPID_innerLoop+0x528>)
 8001a7a:	66da      	str	r2, [r3, #108]	; 0x6c
  if(pid->z_s2 < -MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = -MAX_ADJ_AMOUNT_YAW;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001a82:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8001bcc <FlightControlPID_innerLoop+0x52c>
 8001a86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a8e:	d502      	bpl.n	8001a96 <FlightControlPID_innerLoop+0x3f6>
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	4a4f      	ldr	r2, [pc, #316]	; (8001bd0 <FlightControlPID_innerLoop+0x530>)
 8001a94:	66da      	str	r2, [r3, #108]	; 0x6c

  
#ifdef MOTOR_DC

  motor_thr = ((int16_t) (0.05f*(float)gTHR + 633.333f));           //Remocon Devo7E >> 630 to 1700
 8001a96:	4b4f      	ldr	r3, [pc, #316]	; (8001bd4 <FlightControlPID_innerLoop+0x534>)
 8001a98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aa4:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001bd8 <FlightControlPID_innerLoop+0x538>
 8001aa8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aac:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8001bdc <FlightControlPID_innerLoop+0x53c>
 8001ab0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ab4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ab8:	ee17 3a90 	vmov	r3, s15
 8001abc:	b21a      	sxth	r2, r3
 8001abe:	4b48      	ldr	r3, [pc, #288]	; (8001be0 <FlightControlPID_innerLoop+0x540>)
 8001ac0:	801a      	strh	r2, [r3, #0]
  motor_thr = 0.28f*gTHR + 750.0f;                 //TGY-i6 remocon and external ESC STEVAL-ESC001V1
//    motor_thr = ((int16_t) (0.28f*(float)gTHR + 850.0f));                 //TGY-i6 remocon and external ESC Afro12A

#endif

  motor_pwm->motor1_pwm = motor_thr - pid->x_s2 - pid->y_s2 + pid->z_s2 + MOTOR_OFF1;
 8001ac2:	4b47      	ldr	r3, [pc, #284]	; (8001be0 <FlightControlPID_innerLoop+0x540>)
 8001ac4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ac8:	ee07 3a90 	vmov	s15, r3
 8001acc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001ad6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001ae0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001aea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aee:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001be4 <FlightControlPID_innerLoop+0x544>
 8001af2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001af6:	6a3b      	ldr	r3, [r7, #32]
 8001af8:	edc3 7a00 	vstr	s15, [r3]
  motor_pwm->motor2_pwm = motor_thr + pid->x_s2 - pid->y_s2 - pid->z_s2 + MOTOR_OFF2;
 8001afc:	4b38      	ldr	r3, [pc, #224]	; (8001be0 <FlightControlPID_innerLoop+0x540>)
 8001afe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b02:	ee07 3a90 	vmov	s15, r3
 8001b06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001b10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001b1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b28:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001be4 <FlightControlPID_innerLoop+0x544>
 8001b2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b30:	6a3b      	ldr	r3, [r7, #32]
 8001b32:	edc3 7a01 	vstr	s15, [r3, #4]
  motor_pwm->motor3_pwm = motor_thr + pid->x_s2 + pid->y_s2 + pid->z_s2 + MOTOR_OFF3;
 8001b36:	4b2a      	ldr	r3, [pc, #168]	; (8001be0 <FlightControlPID_innerLoop+0x540>)
 8001b38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b3c:	ee07 3a90 	vmov	s15, r3
 8001b40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001b4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001b54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001b5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b62:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001be4 <FlightControlPID_innerLoop+0x544>
 8001b66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b6a:	6a3b      	ldr	r3, [r7, #32]
 8001b6c:	edc3 7a02 	vstr	s15, [r3, #8]
  motor_pwm->motor4_pwm = motor_thr - pid->x_s2 + pid->y_s2 - pid->z_s2 + MOTOR_OFF4;
 8001b70:	4b1b      	ldr	r3, [pc, #108]	; (8001be0 <FlightControlPID_innerLoop+0x540>)
 8001b72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b76:	ee07 3a90 	vmov	s15, r3
 8001b7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001b84:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001b8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001b98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b9c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001be4 <FlightControlPID_innerLoop+0x544>
 8001ba0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ba4:	6a3b      	ldr	r3, [r7, #32]
 8001ba6:	edc3 7a03 	vstr	s15, [r3, #12]

}
 8001baa:	bf00      	nop
 8001bac:	371c      	adds	r7, #28
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	200004a8 	.word	0x200004a8
 8001bbc:	200004b4 	.word	0x200004b4
 8001bc0:	20000978 	.word	0x20000978
 8001bc4:	44480000 	.word	0x44480000
 8001bc8:	44480000 	.word	0x44480000
 8001bcc:	c4480000 	.word	0xc4480000
 8001bd0:	c4480000 	.word	0xc4480000
 8001bd4:	2000109e 	.word	0x2000109e
 8001bd8:	3d4ccccd 	.word	0x3d4ccccd
 8001bdc:	441e5550 	.word	0x441e5550
 8001be0:	20000974 	.word	0x20000974
 8001be4:	00000000 	.word	0x00000000

08001be8 <main>:
int32_t BytesToWrite;

/* USER CODE END 0 */

 int main(void)
{
 8001be8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bec:	b088      	sub	sp, #32
 8001bee:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
  int16_t pid_interval, i;
  
  int mytimcnt = 0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60bb      	str	r3, [r7, #8]
  acc_fil.AXIS_X = 0;
 8001bf4:	4b31      	ldr	r3, [pc, #196]	; (8001cbc <main+0xd4>)
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
  acc_fil.AXIS_Y = 0;
 8001bfc:	4b2f      	ldr	r3, [pc, #188]	; (8001cbc <main+0xd4>)
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	605a      	str	r2, [r3, #4]
  acc_fil.AXIS_Z = 0;
 8001c04:	4b2d      	ldr	r3, [pc, #180]	; (8001cbc <main+0xd4>)
 8001c06:	f04f 0200 	mov.w	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
  mag_fil.AXIS_X = 0;
 8001c0c:	4b2c      	ldr	r3, [pc, #176]	; (8001cc0 <main+0xd8>)
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
  mag_fil.AXIS_Y = 0;
 8001c14:	4b2a      	ldr	r3, [pc, #168]	; (8001cc0 <main+0xd8>)
 8001c16:	f04f 0200 	mov.w	r2, #0
 8001c1a:	605a      	str	r2, [r3, #4]
  mag_fil.AXIS_Z = 0;
 8001c1c:	4b28      	ldr	r3, [pc, #160]	; (8001cc0 <main+0xd8>)
 8001c1e:	f04f 0200 	mov.w	r2, #0
 8001c22:	609a      	str	r2, [r3, #8]
  gyro_fil.AXIS_X = 0;
 8001c24:	4b27      	ldr	r3, [pc, #156]	; (8001cc4 <main+0xdc>)
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
  gyro_fil.AXIS_Y = 0;
 8001c2c:	4b25      	ldr	r3, [pc, #148]	; (8001cc4 <main+0xdc>)
 8001c2e:	f04f 0200 	mov.w	r2, #0
 8001c32:	605a      	str	r2, [r3, #4]
  gyro_fil.AXIS_Z = 0;
 8001c34:	4b23      	ldr	r3, [pc, #140]	; (8001cc4 <main+0xdc>)
 8001c36:	f04f 0200 	mov.w	r2, #0
 8001c3a:	609a      	str	r2, [r3, #8]
  euler_rc_fil.thx = 0;
 8001c3c:	4b22      	ldr	r3, [pc, #136]	; (8001cc8 <main+0xe0>)
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
  euler_rc_fil.thy = 0;
 8001c44:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <main+0xe0>)
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	605a      	str	r2, [r3, #4]
  euler_rc_fil.thz = 0;
 8001c4c:	4b1e      	ldr	r3, [pc, #120]	; (8001cc8 <main+0xe0>)
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  acc_off_calc.AXIS_X = 0;
 8001c54:	4b1d      	ldr	r3, [pc, #116]	; (8001ccc <main+0xe4>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
  acc_off_calc.AXIS_Y = 0;
 8001c5a:	4b1c      	ldr	r3, [pc, #112]	; (8001ccc <main+0xe4>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	605a      	str	r2, [r3, #4]
  acc_off_calc.AXIS_Z = 0;
 8001c60:	4b1a      	ldr	r3, [pc, #104]	; (8001ccc <main+0xe4>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  gyro_off_calc.AXIS_X = 0;
 8001c66:	4b1a      	ldr	r3, [pc, #104]	; (8001cd0 <main+0xe8>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
  gyro_off_calc.AXIS_Y = 0;
 8001c6c:	4b18      	ldr	r3, [pc, #96]	; (8001cd0 <main+0xe8>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	605a      	str	r2, [r3, #4]
  gyro_off_calc.AXIS_Z = 0;
 8001c72:	4b17      	ldr	r3, [pc, #92]	; (8001cd0 <main+0xe8>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	609a      	str	r2, [r3, #8]
  acc_offset.AXIS_X = 0;
 8001c78:	4b16      	ldr	r3, [pc, #88]	; (8001cd4 <main+0xec>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
  acc_offset.AXIS_Y = 0;
 8001c7e:	4b15      	ldr	r3, [pc, #84]	; (8001cd4 <main+0xec>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	605a      	str	r2, [r3, #4]
  acc_offset.AXIS_Z = 1000;
 8001c84:	4b13      	ldr	r3, [pc, #76]	; (8001cd4 <main+0xec>)
 8001c86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c8a:	609a      	str	r2, [r3, #8]
  gyro_offset.AXIS_X = 0;
 8001c8c:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <main+0xf0>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
  gyro_offset.AXIS_Y = 0;
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <main+0xf0>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	605a      	str	r2, [r3, #4]
  gyro_offset.AXIS_Z = 0;
 8001c98:	4b0f      	ldr	r3, [pc, #60]	; (8001cd8 <main+0xf0>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  euler_rc.thz = euler_ahrs.thz;
 8001c9e:	4b0f      	ldr	r3, [pc, #60]	; (8001cdc <main+0xf4>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	4a0f      	ldr	r2, [pc, #60]	; (8001ce0 <main+0xf8>)
 8001ca4:	6093      	str	r3, [r2, #8]
  euler_ahrs_offset.thx = 0;
 8001ca6:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <main+0xfc>)
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
  euler_ahrs_offset.thy = 0;
 8001cae:	4b0d      	ldr	r3, [pc, #52]	; (8001ce4 <main+0xfc>)
 8001cb0:	f04f 0200 	mov.w	r2, #0
 8001cb4:	605a      	str	r2, [r3, #4]

  for(i=0;i<4;i++)
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	81fb      	strh	r3, [r7, #14]
 8001cba:	e0ed      	b.n	8001e98 <main+0x2b0>
 8001cbc:	20000bb0 	.word	0x20000bb0
 8001cc0:	200009a4 	.word	0x200009a4
 8001cc4:	20000b68 	.word	0x20000b68
 8001cc8:	20000c14 	.word	0x20000c14
 8001ccc:	20000d58 	.word	0x20000d58
 8001cd0:	20000d30 	.word	0x20000d30
 8001cd4:	20000ce4 	.word	0x20000ce4
 8001cd8:	20000d64 	.word	0x20000d64
 8001cdc:	20001060 	.word	0x20001060
 8001ce0:	20000dc8 	.word	0x20000dc8
 8001ce4:	20000c84 	.word	0x20000c84
  {
    acc_y_pre[i].AXIS_X = 0;
 8001ce8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001cec:	49cf      	ldr	r1, [pc, #828]	; (800202c <main+0x444>)
 8001cee:	4613      	mov	r3, r2
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	4413      	add	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	440b      	add	r3, r1
 8001cf8:	f04f 0200 	mov.w	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]
    acc_y_pre[i].AXIS_Y = 0;
 8001cfe:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001d02:	49ca      	ldr	r1, [pc, #808]	; (800202c <main+0x444>)
 8001d04:	4613      	mov	r3, r2
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	4413      	add	r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	440b      	add	r3, r1
 8001d0e:	3304      	adds	r3, #4
 8001d10:	f04f 0200 	mov.w	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
    acc_y_pre[i].AXIS_Z = 0;
 8001d16:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001d1a:	49c4      	ldr	r1, [pc, #784]	; (800202c <main+0x444>)
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	4413      	add	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	440b      	add	r3, r1
 8001d26:	3308      	adds	r3, #8
 8001d28:	f04f 0200 	mov.w	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
    acc_x_pre[i].AXIS_X = 0;
 8001d2e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001d32:	49bf      	ldr	r1, [pc, #764]	; (8002030 <main+0x448>)
 8001d34:	4613      	mov	r3, r2
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	4413      	add	r3, r2
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	440b      	add	r3, r1
 8001d3e:	f04f 0200 	mov.w	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
    acc_x_pre[i].AXIS_Y = 0;
 8001d44:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001d48:	49b9      	ldr	r1, [pc, #740]	; (8002030 <main+0x448>)
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	4413      	add	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	440b      	add	r3, r1
 8001d54:	3304      	adds	r3, #4
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
    acc_x_pre[i].AXIS_Z = 0;
 8001d5c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001d60:	49b3      	ldr	r1, [pc, #716]	; (8002030 <main+0x448>)
 8001d62:	4613      	mov	r3, r2
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	4413      	add	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	440b      	add	r3, r1
 8001d6c:	3308      	adds	r3, #8
 8001d6e:	f04f 0200 	mov.w	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
    gyro_y_pre[i].AXIS_X = 0;
 8001d74:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001d78:	49ae      	ldr	r1, [pc, #696]	; (8002034 <main+0x44c>)
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	4413      	add	r3, r2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	440b      	add	r3, r1
 8001d84:	f04f 0200 	mov.w	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
    gyro_y_pre[i].AXIS_Y = 0;
 8001d8a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001d8e:	49a9      	ldr	r1, [pc, #676]	; (8002034 <main+0x44c>)
 8001d90:	4613      	mov	r3, r2
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	4413      	add	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	440b      	add	r3, r1
 8001d9a:	3304      	adds	r3, #4
 8001d9c:	f04f 0200 	mov.w	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
    gyro_y_pre[i].AXIS_Z = 0;
 8001da2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001da6:	49a3      	ldr	r1, [pc, #652]	; (8002034 <main+0x44c>)
 8001da8:	4613      	mov	r3, r2
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	4413      	add	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	440b      	add	r3, r1
 8001db2:	3308      	adds	r3, #8
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
    gyro_x_pre[i].AXIS_X = 0;
 8001dba:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001dbe:	499e      	ldr	r1, [pc, #632]	; (8002038 <main+0x450>)
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	4413      	add	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	440b      	add	r3, r1
 8001dca:	f04f 0200 	mov.w	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
    gyro_x_pre[i].AXIS_Y = 0;
 8001dd0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001dd4:	4998      	ldr	r1, [pc, #608]	; (8002038 <main+0x450>)
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	4413      	add	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	440b      	add	r3, r1
 8001de0:	3304      	adds	r3, #4
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
    gyro_x_pre[i].AXIS_Z = 0;
 8001de8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001dec:	4992      	ldr	r1, [pc, #584]	; (8002038 <main+0x450>)
 8001dee:	4613      	mov	r3, r2
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	4413      	add	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	440b      	add	r3, r1
 8001df8:	3308      	adds	r3, #8
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
    euler_rc_y_pre[i].thx = 0;
 8001e00:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e04:	498d      	ldr	r1, [pc, #564]	; (800203c <main+0x454>)
 8001e06:	4613      	mov	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	440b      	add	r3, r1
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
    euler_rc_y_pre[i].thy = 0;
 8001e16:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e1a:	4988      	ldr	r1, [pc, #544]	; (800203c <main+0x454>)
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	4413      	add	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	440b      	add	r3, r1
 8001e26:	3304      	adds	r3, #4
 8001e28:	f04f 0200 	mov.w	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
    euler_rc_y_pre[i].thz = 0;
 8001e2e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e32:	4982      	ldr	r1, [pc, #520]	; (800203c <main+0x454>)
 8001e34:	4613      	mov	r3, r2
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	4413      	add	r3, r2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	440b      	add	r3, r1
 8001e3e:	3308      	adds	r3, #8
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]
    euler_rc_x_pre[i].thx = 0;
 8001e46:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e4a:	497d      	ldr	r1, [pc, #500]	; (8002040 <main+0x458>)
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4413      	add	r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	440b      	add	r3, r1
 8001e56:	f04f 0200 	mov.w	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
    euler_rc_x_pre[i].thy = 0;
 8001e5c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e60:	4977      	ldr	r1, [pc, #476]	; (8002040 <main+0x458>)
 8001e62:	4613      	mov	r3, r2
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	4413      	add	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	3304      	adds	r3, #4
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
    euler_rc_x_pre[i].thz = 0;
 8001e74:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e78:	4971      	ldr	r1, [pc, #452]	; (8002040 <main+0x458>)
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	4413      	add	r3, r2
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	440b      	add	r3, r1
 8001e84:	3308      	adds	r3, #8
 8001e86:	f04f 0200 	mov.w	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
  for(i=0;i<4;i++)
 8001e8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	3301      	adds	r3, #1
 8001e94:	b29b      	uxth	r3, r3
 8001e96:	81fb      	strh	r3, [r7, #14]
 8001e98:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e9c:	2b03      	cmp	r3, #3
 8001e9e:	f77f af23 	ble.w	8001ce8 <main+0x100>
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ea2:	f00b f9e7 	bl	800d274 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001ea6:	f000 fa83 	bl	80023b0 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eaa:	f000 fc17 	bl	80026dc <MX_GPIO_Init>
  MX_ADC1_Init();  
 8001eae:	f000 fae7 	bl	8002480 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001eb2:	f000 fb21 	bl	80024f8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001eb6:	f000 fb73 	bl	80025a0 <MX_TIM4_Init>
  MX_TIM9_Init();
 8001eba:	f000 fbc5 	bl	8002648 <MX_TIM9_Init>
  MX_USART1_UART_Init();
 8001ebe:	f000 fbe9 	bl	8002694 <MX_USART1_UART_Init>
  //MX_USB_DEVICE_Init();
 
  /* USER CODE BEGIN 2 */

  PRINTF("STEVAL-FCU001V1 FW rev.1.0 - Sep 2017\n\n");
 8001ec2:	4860      	ldr	r0, [pc, #384]	; (8002044 <main+0x45c>)
 8001ec4:	f7ff fb3e 	bl	8001544 <myprintf>
  
//  Initialize Onboard LED
  BSP_LED_Init(LED1);
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f002 fcad 	bl	8004828 <BSP_LED_Init>
  BSP_LED_Init(LED2);
 8001ece:	2001      	movs	r0, #1
 8001ed0:	f002 fcaa 	bl	8004828 <BSP_LED_Init>
  BSP_LED_Off(LED1);
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f002 fced 	bl	80048b4 <BSP_LED_Off>
  BSP_LED_Off(LED2);
 8001eda:	2001      	movs	r0, #1
 8001edc:	f002 fcea 	bl	80048b4 <BSP_LED_Off>
  
  /* Configure and disable all the Chip Select pins for sensors on SPI*/
  Sensor_IO_SPI_CS_Init_All();
 8001ee0:	f002 fd8a 	bl	80049f8 <Sensor_IO_SPI_CS_Init_All>
  
  /* Initialize and Enable the available sensors on SPI*/
  initializeAllSensors();
 8001ee4:	f001 f8f6 	bl	80030d4 <initializeAllSensors>
  enableAllSensors();
 8001ee8:	f001 f92a 	bl	8003140 <enableAllSensors>
  /* FS 4g */
  /* Analog Filter Bandwith @ 1500Hz */
  /* ODR/2 low pass filtered sent to composite filter */
  /* Low pass filter enabled @ ODR/400 */
  //BSP_ACCELERO_Set_ODR_Value(LSM6DSL_X_0_handle, 1660.0);       /* ODR 1.6kHz */
  BSP_ACCELERO_Set_ODR_Value(LSM6DSL_X_0_handle, 6660.0);       /* ODR 6.6kHz */
 8001eec:	4b56      	ldr	r3, [pc, #344]	; (8002048 <main+0x460>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	ed9f 0a56 	vldr	s0, [pc, #344]	; 800204c <main+0x464>
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f003 fa98 	bl	800542a <BSP_ACCELERO_Set_ODR_Value>
  BSP_ACCELERO_Set_FS(LSM6DSL_X_0_handle, FS_MID);                   /* FS 4g */
 8001efa:	4b53      	ldr	r3, [pc, #332]	; (8002048 <main+0x460>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2102      	movs	r1, #2
 8001f00:	4618      	mov	r0, r3
 8001f02:	f003 faba 	bl	800547a <BSP_ACCELERO_Set_FS>
  //LSM6DSL_ACC_GYRO_W_InComposit(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_IN_ODR_DIV_4);   /* ODR/4 low pass filtered sent to composite filter */
  LSM6DSL_ACC_GYRO_W_InComposit(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_IN_ODR_DIV_2);   /* ODR/2 low pass filtered sent to composite filter */
 8001f06:	4b50      	ldr	r3, [pc, #320]	; (8002048 <main+0x460>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f007 faa3 	bl	8009458 <LSM6DSL_ACC_GYRO_W_InComposit>
  LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_LPF2_XL_ENABLE); /* Enable LPF2 filter in composite filter block */
 8001f12:	4b4d      	ldr	r3, [pc, #308]	; (8002048 <main+0x460>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2180      	movs	r1, #128	; 0x80
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f007 faf7 	bl	800950c <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL>
  //LSM6DSL_ACC_GYRO_W_HPCF_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_HPCF_XL_DIV4); /* Low pass filter @ ODR/50 */
  //LSM6DSL_ACC_GYRO_W_HPCF_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_HPCF_XL_DIV100); /* Low pass filter @ ODR/100 */
  LSM6DSL_ACC_GYRO_W_HPCF_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_HPCF_XL_DIV400); /* Low pass filter @ ODR/400 */
 8001f1e:	4b4a      	ldr	r3, [pc, #296]	; (8002048 <main+0x460>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2160      	movs	r1, #96	; 0x60
 8001f24:	4618      	mov	r0, r3
 8001f26:	f007 fac4 	bl	80094b2 <LSM6DSL_ACC_GYRO_W_HPCF_XL>
  uint8_t tmp_6axis_reg_value;
  BSP_ACCELERO_Read_Reg(LSM6DSL_X_0_handle, 0x10, &tmp_6axis_reg_value);
 8001f2a:	4b47      	ldr	r3, [pc, #284]	; (8002048 <main+0x460>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	1d7a      	adds	r2, r7, #5
 8001f30:	2110      	movs	r1, #16
 8001f32:	4618      	mov	r0, r3
 8001f34:	f003 fac9 	bl	80054ca <BSP_ACCELERO_Read_Reg>
  //tmp_6axis_reg_value = tmp_6axis_reg_value | 0x01;                             /* Set LSB to 1 >> Analog filter 400Hz*/
  tmp_6axis_reg_value = tmp_6axis_reg_value & 0xFE;                             /* Set LSB to 0 >> Analog filter 1500Hz*/
 8001f38:	797b      	ldrb	r3, [r7, #5]
 8001f3a:	f023 0301 	bic.w	r3, r3, #1
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	717b      	strb	r3, [r7, #5]
  BSP_ACCELERO_Write_Reg(LSM6DSL_X_0_handle, 0x10, tmp_6axis_reg_value);
 8001f42:	4b41      	ldr	r3, [pc, #260]	; (8002048 <main+0x460>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	797a      	ldrb	r2, [r7, #5]
 8001f48:	2110      	movs	r1, #16
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f003 faeb 	bl	8005526 <BSP_ACCELERO_Write_Reg>
  
  /* Initialize settings for 6-axis MEMS Gyroscope */
  /* FS 2000dps */
  /* ODR 416Hz */
  /* LPF1 FTYPE set to 10b */
  LSM6DSL_ACC_GYRO_W_LP_BW_G(LSM6DSL_G_0_handle, LSM6DSL_ACC_GYRO_LP_G_NARROW); /* LPF1 FTYPE set to 10b */                                                      
 8001f50:	4b3f      	ldr	r3, [pc, #252]	; (8002050 <main+0x468>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2101      	movs	r1, #1
 8001f56:	4618      	mov	r0, r3
 8001f58:	f007 fa51 	bl	80093fe <LSM6DSL_ACC_GYRO_W_LP_BW_G>
  BSP_GYRO_Write_Reg(LSM6DSL_G_0_handle, 0x11, 0x6C);                           /* Gyroscope settings: full scale 2000dps, ODR 416Hz */
 8001f5c:	4b3c      	ldr	r3, [pc, #240]	; (8002050 <main+0x468>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	226c      	movs	r2, #108	; 0x6c
 8001f62:	2111      	movs	r1, #17
 8001f64:	4618      	mov	r0, r3
 8001f66:	f003 fc18 	bl	800579a <BSP_GYRO_Write_Reg>
  
  /* Initialize settings for Magnetometer settings (By default after reset is in in idle mode) */
  /* Register CFG_REG_A 0x60 = 0x8c */
  /* Register 0x61 = 0x02 */
  BSP_MAGNETO_Write_Reg(LIS2MDL_M_0_handle, 0x60, 0x8c);
 8001f6a:	4b3a      	ldr	r3, [pc, #232]	; (8002054 <main+0x46c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	228c      	movs	r2, #140	; 0x8c
 8001f70:	2160      	movs	r1, #96	; 0x60
 8001f72:	4618      	mov	r0, r3
 8001f74:	f003 fd1b 	bl	80059ae <BSP_MAGNETO_Write_Reg>
  BSP_MAGNETO_Write_Reg(LIS2MDL_M_0_handle, 0x61, 0x02);
 8001f78:	4b36      	ldr	r3, [pc, #216]	; (8002054 <main+0x46c>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2202      	movs	r2, #2
 8001f7e:	2161      	movs	r1, #97	; 0x61
 8001f80:	4618      	mov	r0, r3
 8001f82:	f003 fd14 	bl	80059ae <BSP_MAGNETO_Write_Reg>
  
  /* Initialize Remote control*/
  init_remote_control();
 8001f86:	f001 fc11 	bl	80037ac <init_remote_control>

  /* Initialize TIM2 for External Remocon RF receiver PWM Input*/
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	4832      	ldr	r0, [pc, #200]	; (8002058 <main+0x470>)
 8001f8e:	f00d ff13 	bl	800fdb8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_2);
 8001f92:	2104      	movs	r1, #4
 8001f94:	4830      	ldr	r0, [pc, #192]	; (8002058 <main+0x470>)
 8001f96:	f00d ff0f 	bl	800fdb8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_3);
 8001f9a:	2108      	movs	r1, #8
 8001f9c:	482e      	ldr	r0, [pc, #184]	; (8002058 <main+0x470>)
 8001f9e:	f00d ff0b 	bl	800fdb8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_4);
 8001fa2:	210c      	movs	r1, #12
 8001fa4:	482c      	ldr	r0, [pc, #176]	; (8002058 <main+0x470>)
 8001fa6:	f00d ff07 	bl	800fdb8 <HAL_TIM_IC_Start_IT>

  /* Initialize TIM4 for Motors PWM Output*/
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8001faa:	2100      	movs	r1, #0
 8001fac:	482b      	ldr	r0, [pc, #172]	; (800205c <main+0x474>)
 8001fae:	f00d fea5 	bl	800fcfc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 8001fb2:	2104      	movs	r1, #4
 8001fb4:	4829      	ldr	r0, [pc, #164]	; (800205c <main+0x474>)
 8001fb6:	f00d fea1 	bl	800fcfc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8001fba:	2108      	movs	r1, #8
 8001fbc:	4827      	ldr	r0, [pc, #156]	; (800205c <main+0x474>)
 8001fbe:	f00d fe9d 	bl	800fcfc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8001fc2:	210c      	movs	r1, #12
 8001fc4:	4825      	ldr	r0, [pc, #148]	; (800205c <main+0x474>)
 8001fc6:	f00d fe99 	bl	800fcfc <HAL_TIM_PWM_Start>

  /* Initialize General purpose TIM9 50Hz*/
  HAL_TIM_Base_Start_IT(&htim9);
 8001fca:	4825      	ldr	r0, [pc, #148]	; (8002060 <main+0x478>)
 8001fcc:	f00d fe46 	bl	800fc5c <HAL_TIM_Base_Start_IT>

  /* Initialize PID and set Motor PWM to zero */
  PIDControlInit(&pid);
 8001fd0:	4824      	ldr	r0, [pc, #144]	; (8002064 <main+0x47c>)
 8001fd2:	f7ff faed 	bl	80015b0 <PIDControlInit>
  set_motor_pwm_zero(&motor_pwm);
 8001fd6:	4824      	ldr	r0, [pc, #144]	; (8002068 <main+0x480>)
 8001fd8:	f001 fb1c 	bl	8003614 <set_motor_pwm_zero>

  /* Setup a timer with 1ms interval */
  pid_interval = (int16_t)(PID_SAMPLING_TIME*1000.0f);
 8001fdc:	2301      	movs	r3, #1
 8001fde:	80fb      	strh	r3, [r7, #6]
  SetupTimer(&tim, pid_interval);
 8001fe0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4821      	ldr	r0, [pc, #132]	; (800206c <main+0x484>)
 8001fe8:	f002 f9ff 	bl	80043ea <SetupTimer>

  /* Start timer */
  StartTimer(&tim);
 8001fec:	481f      	ldr	r0, [pc, #124]	; (800206c <main+0x484>)
 8001fee:	f002 fa13 	bl	8004418 <StartTimer>
  ch = 0;
 8001ff2:	4b1f      	ldr	r3, [pc, #124]	; (8002070 <main+0x488>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	701a      	strb	r2, [r3, #0]
  ch_flag = 0;
 8001ff8:	4b1e      	ldr	r3, [pc, #120]	; (8002074 <main+0x48c>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	701a      	strb	r2, [r3, #0]
  
  
  /* BLE communication */
  PRINTF("BLE communication initialization...\n\n");
 8001ffe:	481e      	ldr	r0, [pc, #120]	; (8002078 <main+0x490>)
 8002000:	f7ff faa0 	bl	8001544 <myprintf>
  BlueNRG_Init();
 8002004:	f001 f8dc 	bl	80031c0 <BlueNRG_Init>
  /* Initialize the BlueNRG Custom services */
  Init_BlueNRG_Custom_Services();
 8002008:	f001 fa1c 	bl	8003444 <Init_BlueNRG_Custom_Services>
  
  
  /* Read initial value of Pressure and Temperature for Altitude estimation */ 
  BSP_PRESSURE_Get_Press(LPS22HB_P_0_handle, &press_zero_level);      /* Read the Pressure level when arming (0m reference) for altitude calculation */
 800200c:	4b1b      	ldr	r3, [pc, #108]	; (800207c <main+0x494>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	491b      	ldr	r1, [pc, #108]	; (8002080 <main+0x498>)
 8002012:	4618      	mov	r0, r3
 8002014:	f003 fdf6 	bl	8005c04 <BSP_PRESSURE_Get_Press>
  BSP_TEMPERATURE_Get_Temp(LPS22HB_T_0_handle, &temperature);         /* Read the Temperature when arming (0m reference) for altitude calculation */
 8002018:	4b1a      	ldr	r3, [pc, #104]	; (8002084 <main+0x49c>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	491a      	ldr	r1, [pc, #104]	; (8002088 <main+0x4a0>)
 800201e:	4618      	mov	r0, r3
 8002020:	f003 ff02 	bl	8005e28 <BSP_TEMPERATURE_Get_Temp>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    if (tim9_event_flag == 1)
 8002024:	4b19      	ldr	r3, [pc, #100]	; (800208c <main+0x4a4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b01      	cmp	r3, #1
 800202a:	e031      	b.n	8002090 <main+0x4a8>
 800202c:	20001024 	.word	0x20001024
 8002030:	20000e78 	.word	0x20000e78
 8002034:	20000cb4 	.word	0x20000cb4
 8002038:	20000fa8 	.word	0x20000fa8
 800203c:	20000be4 	.word	0x20000be4
 8002040:	20000b30 	.word	0x20000b30
 8002044:	08017c60 	.word	0x08017c60
 8002048:	200004c4 	.word	0x200004c4
 800204c:	45d02000 	.word	0x45d02000
 8002050:	200004c8 	.word	0x200004c8
 8002054:	200004cc 	.word	0x200004cc
 8002058:	20000e3c 	.word	0x20000e3c
 800205c:	20000ab8 	.word	0x20000ab8
 8002060:	20000d84 	.word	0x20000d84
 8002064:	20000a44 	.word	0x20000a44
 8002068:	20000ca4 	.word	0x20000ca4
 800206c:	20001104 	.word	0x20001104
 8002070:	20001023 	.word	0x20001023
 8002074:	20000c90 	.word	0x20000c90
 8002078:	08017c88 	.word	0x08017c88
 800207c:	200004d0 	.word	0x200004d0
 8002080:	20000ca0 	.word	0x20000ca0
 8002084:	200004d4 	.word	0x200004d4
 8002088:	20000bc8 	.word	0x20000bc8
 800208c:	200004e8 	.word	0x200004e8
 8002090:	d1c8      	bne.n	8002024 <main+0x43c>
    {     // Timer9 event: frequency 800Hz
      tim9_event_flag = 0;
 8002092:	4bbb      	ldr	r3, [pc, #748]	; (8002380 <main+0x798>)
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
          
      count1++;
 8002098:	4bba      	ldr	r3, [pc, #744]	; (8002384 <main+0x79c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	3301      	adds	r3, #1
 800209e:	4ab9      	ldr	r2, [pc, #740]	; (8002384 <main+0x79c>)
 80020a0:	6013      	str	r3, [r2, #0]
           
      acc_ahrs.AXIS_X = 0;
 80020a2:	4bb9      	ldr	r3, [pc, #740]	; (8002388 <main+0x7a0>)
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
      acc_ahrs.AXIS_Y = 0;
 80020aa:	4bb7      	ldr	r3, [pc, #732]	; (8002388 <main+0x7a0>)
 80020ac:	f04f 0200 	mov.w	r2, #0
 80020b0:	605a      	str	r2, [r3, #4]
      acc_ahrs.AXIS_Z = 0;
 80020b2:	4bb5      	ldr	r3, [pc, #724]	; (8002388 <main+0x7a0>)
 80020b4:	f04f 0200 	mov.w	r2, #0
 80020b8:	609a      	str	r2, [r3, #8]
      gyro_ahrs.AXIS_X = 0;
 80020ba:	4bb4      	ldr	r3, [pc, #720]	; (800238c <main+0x7a4>)
 80020bc:	f04f 0200 	mov.w	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
      gyro_ahrs.AXIS_Y = 0;
 80020c2:	4bb2      	ldr	r3, [pc, #712]	; (800238c <main+0x7a4>)
 80020c4:	f04f 0200 	mov.w	r2, #0
 80020c8:	605a      	str	r2, [r3, #4]
      gyro_ahrs.AXIS_Z = 0;
 80020ca:	4bb0      	ldr	r3, [pc, #704]	; (800238c <main+0x7a4>)
 80020cc:	f04f 0200 	mov.w	r2, #0
 80020d0:	609a      	str	r2, [r3, #8]

      for(i=0;i<FIFO_Order;i++)
 80020d2:	2300      	movs	r3, #0
 80020d4:	81fb      	strh	r3, [r7, #14]
 80020d6:	e075      	b.n	80021c4 <main+0x5dc>
      {
        acc_ahrs.AXIS_X += acc_ahrs_FIFO[i].AXIS_X;
 80020d8:	4bab      	ldr	r3, [pc, #684]	; (8002388 <main+0x7a0>)
 80020da:	ed93 7a00 	vldr	s14, [r3]
 80020de:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80020e2:	49ab      	ldr	r1, [pc, #684]	; (8002390 <main+0x7a8>)
 80020e4:	4613      	mov	r3, r2
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	4413      	add	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	edd3 7a00 	vldr	s15, [r3]
 80020f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020f6:	4ba4      	ldr	r3, [pc, #656]	; (8002388 <main+0x7a0>)
 80020f8:	edc3 7a00 	vstr	s15, [r3]
        acc_ahrs.AXIS_Y += acc_ahrs_FIFO[i].AXIS_Y;
 80020fc:	4ba2      	ldr	r3, [pc, #648]	; (8002388 <main+0x7a0>)
 80020fe:	ed93 7a01 	vldr	s14, [r3, #4]
 8002102:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002106:	49a2      	ldr	r1, [pc, #648]	; (8002390 <main+0x7a8>)
 8002108:	4613      	mov	r3, r2
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	4413      	add	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	440b      	add	r3, r1
 8002112:	3304      	adds	r3, #4
 8002114:	edd3 7a00 	vldr	s15, [r3]
 8002118:	ee77 7a27 	vadd.f32	s15, s14, s15
 800211c:	4b9a      	ldr	r3, [pc, #616]	; (8002388 <main+0x7a0>)
 800211e:	edc3 7a01 	vstr	s15, [r3, #4]
        acc_ahrs.AXIS_Z += acc_ahrs_FIFO[i].AXIS_Z;
 8002122:	4b99      	ldr	r3, [pc, #612]	; (8002388 <main+0x7a0>)
 8002124:	ed93 7a02 	vldr	s14, [r3, #8]
 8002128:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800212c:	4998      	ldr	r1, [pc, #608]	; (8002390 <main+0x7a8>)
 800212e:	4613      	mov	r3, r2
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	4413      	add	r3, r2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	440b      	add	r3, r1
 8002138:	3308      	adds	r3, #8
 800213a:	edd3 7a00 	vldr	s15, [r3]
 800213e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002142:	4b91      	ldr	r3, [pc, #580]	; (8002388 <main+0x7a0>)
 8002144:	edc3 7a02 	vstr	s15, [r3, #8]
        gyro_ahrs.AXIS_X += gyro_ahrs_FIFO[i].AXIS_X;
 8002148:	4b90      	ldr	r3, [pc, #576]	; (800238c <main+0x7a4>)
 800214a:	ed93 7a00 	vldr	s14, [r3]
 800214e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002152:	4990      	ldr	r1, [pc, #576]	; (8002394 <main+0x7ac>)
 8002154:	4613      	mov	r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4413      	add	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	440b      	add	r3, r1
 800215e:	edd3 7a00 	vldr	s15, [r3]
 8002162:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002166:	4b89      	ldr	r3, [pc, #548]	; (800238c <main+0x7a4>)
 8002168:	edc3 7a00 	vstr	s15, [r3]
        gyro_ahrs.AXIS_Y += gyro_ahrs_FIFO[i].AXIS_Y;
 800216c:	4b87      	ldr	r3, [pc, #540]	; (800238c <main+0x7a4>)
 800216e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002172:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002176:	4987      	ldr	r1, [pc, #540]	; (8002394 <main+0x7ac>)
 8002178:	4613      	mov	r3, r2
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	4413      	add	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	440b      	add	r3, r1
 8002182:	3304      	adds	r3, #4
 8002184:	edd3 7a00 	vldr	s15, [r3]
 8002188:	ee77 7a27 	vadd.f32	s15, s14, s15
 800218c:	4b7f      	ldr	r3, [pc, #508]	; (800238c <main+0x7a4>)
 800218e:	edc3 7a01 	vstr	s15, [r3, #4]
        gyro_ahrs.AXIS_Z += gyro_ahrs_FIFO[i].AXIS_Z;
 8002192:	4b7e      	ldr	r3, [pc, #504]	; (800238c <main+0x7a4>)
 8002194:	ed93 7a02 	vldr	s14, [r3, #8]
 8002198:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800219c:	497d      	ldr	r1, [pc, #500]	; (8002394 <main+0x7ac>)
 800219e:	4613      	mov	r3, r2
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	4413      	add	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	440b      	add	r3, r1
 80021a8:	3308      	adds	r3, #8
 80021aa:	edd3 7a00 	vldr	s15, [r3]
 80021ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021b2:	4b76      	ldr	r3, [pc, #472]	; (800238c <main+0x7a4>)
 80021b4:	edc3 7a02 	vstr	s15, [r3, #8]
      for(i=0;i<FIFO_Order;i++)
 80021b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021bc:	b29b      	uxth	r3, r3
 80021be:	3301      	adds	r3, #1
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	81fb      	strh	r3, [r7, #14]
 80021c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021c8:	2b04      	cmp	r3, #4
 80021ca:	dd85      	ble.n	80020d8 <main+0x4f0>
      }

      acc_ahrs.AXIS_X *=FIFO_Order_Recip;
 80021cc:	4b6e      	ldr	r3, [pc, #440]	; (8002388 <main+0x7a0>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7fe f9c1 	bl	8000558 <__aeabi_f2d>
 80021d6:	a368      	add	r3, pc, #416	; (adr r3, 8002378 <main+0x790>)
 80021d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021dc:	f7fe fa14 	bl	8000608 <__aeabi_dmul>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	4610      	mov	r0, r2
 80021e6:	4619      	mov	r1, r3
 80021e8:	f7fe fce6 	bl	8000bb8 <__aeabi_d2f>
 80021ec:	4603      	mov	r3, r0
 80021ee:	4a66      	ldr	r2, [pc, #408]	; (8002388 <main+0x7a0>)
 80021f0:	6013      	str	r3, [r2, #0]
      acc_ahrs.AXIS_Y *=FIFO_Order_Recip;
 80021f2:	4b65      	ldr	r3, [pc, #404]	; (8002388 <main+0x7a0>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe f9ae 	bl	8000558 <__aeabi_f2d>
 80021fc:	a35e      	add	r3, pc, #376	; (adr r3, 8002378 <main+0x790>)
 80021fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002202:	f7fe fa01 	bl	8000608 <__aeabi_dmul>
 8002206:	4602      	mov	r2, r0
 8002208:	460b      	mov	r3, r1
 800220a:	4610      	mov	r0, r2
 800220c:	4619      	mov	r1, r3
 800220e:	f7fe fcd3 	bl	8000bb8 <__aeabi_d2f>
 8002212:	4603      	mov	r3, r0
 8002214:	4a5c      	ldr	r2, [pc, #368]	; (8002388 <main+0x7a0>)
 8002216:	6053      	str	r3, [r2, #4]
      acc_ahrs.AXIS_Z *=FIFO_Order_Recip;
 8002218:	4b5b      	ldr	r3, [pc, #364]	; (8002388 <main+0x7a0>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	4618      	mov	r0, r3
 800221e:	f7fe f99b 	bl	8000558 <__aeabi_f2d>
 8002222:	a355      	add	r3, pc, #340	; (adr r3, 8002378 <main+0x790>)
 8002224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002228:	f7fe f9ee 	bl	8000608 <__aeabi_dmul>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	4610      	mov	r0, r2
 8002232:	4619      	mov	r1, r3
 8002234:	f7fe fcc0 	bl	8000bb8 <__aeabi_d2f>
 8002238:	4603      	mov	r3, r0
 800223a:	4a53      	ldr	r2, [pc, #332]	; (8002388 <main+0x7a0>)
 800223c:	6093      	str	r3, [r2, #8]
      gyro_ahrs.AXIS_X *=FIFO_Order_Recip;
 800223e:	4b53      	ldr	r3, [pc, #332]	; (800238c <main+0x7a4>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe f988 	bl	8000558 <__aeabi_f2d>
 8002248:	a34b      	add	r3, pc, #300	; (adr r3, 8002378 <main+0x790>)
 800224a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224e:	f7fe f9db 	bl	8000608 <__aeabi_dmul>
 8002252:	4602      	mov	r2, r0
 8002254:	460b      	mov	r3, r1
 8002256:	4610      	mov	r0, r2
 8002258:	4619      	mov	r1, r3
 800225a:	f7fe fcad 	bl	8000bb8 <__aeabi_d2f>
 800225e:	4603      	mov	r3, r0
 8002260:	4a4a      	ldr	r2, [pc, #296]	; (800238c <main+0x7a4>)
 8002262:	6013      	str	r3, [r2, #0]
      gyro_ahrs.AXIS_Y *=FIFO_Order_Recip;
 8002264:	4b49      	ldr	r3, [pc, #292]	; (800238c <main+0x7a4>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	4618      	mov	r0, r3
 800226a:	f7fe f975 	bl	8000558 <__aeabi_f2d>
 800226e:	a342      	add	r3, pc, #264	; (adr r3, 8002378 <main+0x790>)
 8002270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002274:	f7fe f9c8 	bl	8000608 <__aeabi_dmul>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4610      	mov	r0, r2
 800227e:	4619      	mov	r1, r3
 8002280:	f7fe fc9a 	bl	8000bb8 <__aeabi_d2f>
 8002284:	4603      	mov	r3, r0
 8002286:	4a41      	ldr	r2, [pc, #260]	; (800238c <main+0x7a4>)
 8002288:	6053      	str	r3, [r2, #4]
      gyro_ahrs.AXIS_Z *=FIFO_Order_Recip;
 800228a:	4b40      	ldr	r3, [pc, #256]	; (800238c <main+0x7a4>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	4618      	mov	r0, r3
 8002290:	f7fe f962 	bl	8000558 <__aeabi_f2d>
 8002294:	a338      	add	r3, pc, #224	; (adr r3, 8002378 <main+0x790>)
 8002296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229a:	f7fe f9b5 	bl	8000608 <__aeabi_dmul>
 800229e:	4602      	mov	r2, r0
 80022a0:	460b      	mov	r3, r1
 80022a2:	4610      	mov	r0, r2
 80022a4:	4619      	mov	r1, r3
 80022a6:	f7fe fc87 	bl	8000bb8 <__aeabi_d2f>
 80022aa:	4603      	mov	r3, r0
 80022ac:	4a37      	ldr	r2, [pc, #220]	; (800238c <main+0x7a4>)
 80022ae:	6093      	str	r3, [r2, #8]

      
      acc_fil_int.AXIS_X = (int32_t) acc_ahrs.AXIS_X;  
 80022b0:	4b35      	ldr	r3, [pc, #212]	; (8002388 <main+0x7a0>)
 80022b2:	edd3 7a00 	vldr	s15, [r3]
 80022b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022ba:	ee17 2a90 	vmov	r2, s15
 80022be:	4b36      	ldr	r3, [pc, #216]	; (8002398 <main+0x7b0>)
 80022c0:	601a      	str	r2, [r3, #0]
      acc_fil_int.AXIS_Y = (int32_t) acc_ahrs.AXIS_Y;  
 80022c2:	4b31      	ldr	r3, [pc, #196]	; (8002388 <main+0x7a0>)
 80022c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80022c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022cc:	ee17 2a90 	vmov	r2, s15
 80022d0:	4b31      	ldr	r3, [pc, #196]	; (8002398 <main+0x7b0>)
 80022d2:	605a      	str	r2, [r3, #4]
      acc_fil_int.AXIS_Z = (int32_t) acc_ahrs.AXIS_Z;  
 80022d4:	4b2c      	ldr	r3, [pc, #176]	; (8002388 <main+0x7a0>)
 80022d6:	edd3 7a02 	vldr	s15, [r3, #8]
 80022da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022de:	ee17 2a90 	vmov	r2, s15
 80022e2:	4b2d      	ldr	r3, [pc, #180]	; (8002398 <main+0x7b0>)
 80022e4:	609a      	str	r2, [r3, #8]
      gyro_fil_int.AXIS_X = (int32_t) gyro_ahrs.AXIS_X;  
 80022e6:	4b29      	ldr	r3, [pc, #164]	; (800238c <main+0x7a4>)
 80022e8:	edd3 7a00 	vldr	s15, [r3]
 80022ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022f0:	ee17 2a90 	vmov	r2, s15
 80022f4:	4b29      	ldr	r3, [pc, #164]	; (800239c <main+0x7b4>)
 80022f6:	601a      	str	r2, [r3, #0]
      gyro_fil_int.AXIS_Y = (int32_t) gyro_ahrs.AXIS_Y;  
 80022f8:	4b24      	ldr	r3, [pc, #144]	; (800238c <main+0x7a4>)
 80022fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80022fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002302:	ee17 2a90 	vmov	r2, s15
 8002306:	4b25      	ldr	r3, [pc, #148]	; (800239c <main+0x7b4>)
 8002308:	605a      	str	r2, [r3, #4]
      gyro_fil_int.AXIS_Z = (int32_t) gyro_ahrs.AXIS_Z;  
 800230a:	4b20      	ldr	r3, [pc, #128]	; (800238c <main+0x7a4>)
 800230c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002310:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002314:	ee17 2a90 	vmov	r2, s15
 8002318:	4b20      	ldr	r3, [pc, #128]	; (800239c <main+0x7b4>)
 800231a:	609a      	str	r2, [r3, #8]

//      PRINTF("%f %f %f %f\n", acc_ahrs.AXIS_X, acc_ahrs.AXIS_Y, gyro_ahrs.AXIS_X, gyro_ahrs.AXIS_Y);
      //PRINTF("%f \r\n", acc_ahrs.AXIS_X);

      // AHRS update, quaternion & true gyro data are stored in ahrs
      ahrs_fusion_ag(&acc_ahrs, &gyro_ahrs, &ahrs);
 800231c:	4a20      	ldr	r2, [pc, #128]	; (80023a0 <main+0x7b8>)
 800231e:	491b      	ldr	r1, [pc, #108]	; (800238c <main+0x7a4>)
 8002320:	4819      	ldr	r0, [pc, #100]	; (8002388 <main+0x7a0>)
 8002322:	f7fe fe4d 	bl	8000fc0 <ahrs_fusion_ag>

      // Calculate euler angle drone
      QuaternionToEuler(&ahrs.q, &euler_ahrs);
 8002326:	491f      	ldr	r1, [pc, #124]	; (80023a4 <main+0x7bc>)
 8002328:	481d      	ldr	r0, [pc, #116]	; (80023a0 <main+0x7b8>)
 800232a:	f001 f98d 	bl	8003648 <QuaternionToEuler>

      PRINTF("%f %f %f\n\r", euler_ahrs.thx, euler_ahrs.thy, euler_ahrs.thz);
 800232e:	4b1d      	ldr	r3, [pc, #116]	; (80023a4 <main+0x7bc>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe f910 	bl	8000558 <__aeabi_f2d>
 8002338:	4680      	mov	r8, r0
 800233a:	4689      	mov	r9, r1
 800233c:	4b19      	ldr	r3, [pc, #100]	; (80023a4 <main+0x7bc>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	4618      	mov	r0, r3
 8002342:	f7fe f909 	bl	8000558 <__aeabi_f2d>
 8002346:	4604      	mov	r4, r0
 8002348:	460d      	mov	r5, r1
 800234a:	4b16      	ldr	r3, [pc, #88]	; (80023a4 <main+0x7bc>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	4618      	mov	r0, r3
 8002350:	f7fe f902 	bl	8000558 <__aeabi_f2d>
 8002354:	4602      	mov	r2, r0
 8002356:	460b      	mov	r3, r1
 8002358:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800235c:	e9cd 4500 	strd	r4, r5, [sp]
 8002360:	4642      	mov	r2, r8
 8002362:	464b      	mov	r3, r9
 8002364:	4810      	ldr	r0, [pc, #64]	; (80023a8 <main+0x7c0>)
 8002366:	f7ff f8ed 	bl	8001544 <myprintf>
      PRINTF("==================\n\r");
 800236a:	4810      	ldr	r0, [pc, #64]	; (80023ac <main+0x7c4>)
 800236c:	f7ff f8ea 	bl	8001544 <myprintf>
    if (tim9_event_flag == 1)
 8002370:	e658      	b.n	8002024 <main+0x43c>
 8002372:	bf00      	nop
 8002374:	f3af 8000 	nop.w
 8002378:	9999999a 	.word	0x9999999a
 800237c:	3fc99999 	.word	0x3fc99999
 8002380:	200004e8 	.word	0x200004e8
 8002384:	20000500 	.word	0x20000500
 8002388:	20000bd8 	.word	0x20000bd8
 800238c:	20000bbc 	.word	0x20000bbc
 8002390:	20000af4 	.word	0x20000af4
 8002394:	20000b74 	.word	0x20000b74
 8002398:	20000c78 	.word	0x20000c78
 800239c:	20000bcc 	.word	0x20000bcc
 80023a0:	20000988 	.word	0x20000988
 80023a4:	20001060 	.word	0x20001060
 80023a8:	08017cb0 	.word	0x08017cb0
 80023ac:	08017cbc 	.word	0x08017cbc

080023b0 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b094      	sub	sp, #80	; 0x50
 80023b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	4b2e      	ldr	r3, [pc, #184]	; (8002474 <SystemClock_Config+0xc4>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	4a2d      	ldr	r2, [pc, #180]	; (8002474 <SystemClock_Config+0xc4>)
 80023c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023c4:	6413      	str	r3, [r2, #64]	; 0x40
 80023c6:	4b2b      	ldr	r3, [pc, #172]	; (8002474 <SystemClock_Config+0xc4>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ce:	60bb      	str	r3, [r7, #8]
 80023d0:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80023d2:	2300      	movs	r3, #0
 80023d4:	607b      	str	r3, [r7, #4]
 80023d6:	4b28      	ldr	r3, [pc, #160]	; (8002478 <SystemClock_Config+0xc8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80023de:	4a26      	ldr	r2, [pc, #152]	; (8002478 <SystemClock_Config+0xc8>)
 80023e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023e4:	6013      	str	r3, [r2, #0]
 80023e6:	4b24      	ldr	r3, [pc, #144]	; (8002478 <SystemClock_Config+0xc8>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80023ee:	607b      	str	r3, [r7, #4]
 80023f0:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023f2:	2301      	movs	r3, #1
 80023f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023fa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023fc:	2302      	movs	r3, #2
 80023fe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002400:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002404:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002406:	2310      	movs	r3, #16
 8002408:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800240a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800240e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002410:	2304      	movs	r3, #4
 8002412:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002414:	2307      	movs	r3, #7
 8002416:	64fb      	str	r3, [r7, #76]	; 0x4c

  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8002418:	f107 0320 	add.w	r3, r7, #32
 800241c:	4618      	mov	r0, r3
 800241e:	f00c fc27 	bl	800ec70 <HAL_RCC_OscConfig>
  
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002422:	230f      	movs	r3, #15
 8002424:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002426:	2302      	movs	r3, #2
 8002428:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800242a:	2300      	movs	r3, #0
 800242c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800242e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002432:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002434:	2300      	movs	r3, #0
 8002436:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 8002438:	f107 030c 	add.w	r3, r7, #12
 800243c:	2102      	movs	r1, #2
 800243e:	4618      	mov	r0, r3
 8002440:	f00c fe70 	bl	800f124 <HAL_RCC_ClockConfig>

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002444:	f00d f800 	bl	800f448 <HAL_RCC_GetHCLKFreq>
 8002448:	4603      	mov	r3, r0
 800244a:	4a0c      	ldr	r2, [pc, #48]	; (800247c <SystemClock_Config+0xcc>)
 800244c:	fba2 2303 	umull	r2, r3, r2, r3
 8002450:	099b      	lsrs	r3, r3, #6
 8002452:	4618      	mov	r0, r3
 8002454:	f00b fb0d 	bl	800da72 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002458:	2004      	movs	r0, #4
 800245a:	f00b fb17 	bl	800da8c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800245e:	2200      	movs	r2, #0
 8002460:	2100      	movs	r1, #0
 8002462:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002466:	f00b facc 	bl	800da02 <HAL_NVIC_SetPriority>

  
}
 800246a:	bf00      	nop
 800246c:	3750      	adds	r7, #80	; 0x50
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40023800 	.word	0x40023800
 8002478:	40007000 	.word	0x40007000
 800247c:	10624dd3 	.word	0x10624dd3

08002480 <MX_ADC1_Init>:

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
  hadc1.Instance = ADC1;
 8002486:	4b1a      	ldr	r3, [pc, #104]	; (80024f0 <MX_ADC1_Init+0x70>)
 8002488:	4a1a      	ldr	r2, [pc, #104]	; (80024f4 <MX_ADC1_Init+0x74>)
 800248a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;
 800248c:	4b18      	ldr	r3, [pc, #96]	; (80024f0 <MX_ADC1_Init+0x70>)
 800248e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002492:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION12b;
 8002494:	4b16      	ldr	r3, [pc, #88]	; (80024f0 <MX_ADC1_Init+0x70>)
 8002496:	2200      	movs	r2, #0
 8002498:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800249a:	4b15      	ldr	r3, [pc, #84]	; (80024f0 <MX_ADC1_Init+0x70>)
 800249c:	2200      	movs	r2, #0
 800249e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80024a0:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <MX_ADC1_Init+0x70>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80024a6:	4b12      	ldr	r3, [pc, #72]	; (80024f0 <MX_ADC1_Init+0x70>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80024ac:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <MX_ADC1_Init+0x70>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024b2:	4b0f      	ldr	r3, [pc, #60]	; (80024f0 <MX_ADC1_Init+0x70>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80024b8:	4b0d      	ldr	r3, [pc, #52]	; (80024f0 <MX_ADC1_Init+0x70>)
 80024ba:	2201      	movs	r2, #1
 80024bc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80024be:	4b0c      	ldr	r3, [pc, #48]	; (80024f0 <MX_ADC1_Init+0x70>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 80024c4:	4b0a      	ldr	r3, [pc, #40]	; (80024f0 <MX_ADC1_Init+0x70>)
 80024c6:	2201      	movs	r2, #1
 80024c8:	615a      	str	r2, [r3, #20]
  HAL_ADC_Init(&hadc1);
 80024ca:	4809      	ldr	r0, [pc, #36]	; (80024f0 <MX_ADC1_Init+0x70>)
 80024cc:	f00a ff41 	bl	800d352 <HAL_ADC_Init>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_9;
 80024d0:	2309      	movs	r3, #9
 80024d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80024d4:	2301      	movs	r3, #1
 80024d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80024d8:	2300      	movs	r3, #0
 80024da:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80024dc:	463b      	mov	r3, r7
 80024de:	4619      	mov	r1, r3
 80024e0:	4803      	ldr	r0, [pc, #12]	; (80024f0 <MX_ADC1_Init+0x70>)
 80024e2:	f00a ff79 	bl	800d3d8 <HAL_ADC_ConfigChannel>

}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000c30 	.word	0x20000c30
 80024f4:	40012000 	.word	0x40012000

080024f8 <MX_TIM2_Init>:
//
//}

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b08a      	sub	sp, #40	; 0x28
 80024fc:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim2.Instance = TIM2;
 80024fe:	4b27      	ldr	r3, [pc, #156]	; (800259c <MX_TIM2_Init+0xa4>)
 8002500:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002504:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20;
 8002506:	4b25      	ldr	r3, [pc, #148]	; (800259c <MX_TIM2_Init+0xa4>)
 8002508:	2214      	movs	r2, #20
 800250a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800250c:	4b23      	ldr	r3, [pc, #140]	; (800259c <MX_TIM2_Init+0xa4>)
 800250e:	2200      	movs	r2, #0
 8002510:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 32767;
 8002512:	4b22      	ldr	r3, [pc, #136]	; (800259c <MX_TIM2_Init+0xa4>)
 8002514:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002518:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800251a:	4b20      	ldr	r3, [pc, #128]	; (800259c <MX_TIM2_Init+0xa4>)
 800251c:	2200      	movs	r2, #0
 800251e:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim2);
 8002520:	481e      	ldr	r0, [pc, #120]	; (800259c <MX_TIM2_Init+0xa4>)
 8002522:	f00d fb70 	bl	800fc06 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002526:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800252a:	61bb      	str	r3, [r7, #24]
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800252c:	f107 0318 	add.w	r3, r7, #24
 8002530:	4619      	mov	r1, r3
 8002532:	481a      	ldr	r0, [pc, #104]	; (800259c <MX_TIM2_Init+0xa4>)
 8002534:	f00d ff0a 	bl	801034c <HAL_TIM_ConfigClockSource>

  HAL_TIM_IC_Init(&htim2);
 8002538:	4818      	ldr	r0, [pc, #96]	; (800259c <MX_TIM2_Init+0xa4>)
 800253a:	f00d fc07 	bl	800fd4c <HAL_TIM_IC_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800253e:	2300      	movs	r3, #0
 8002540:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002542:	2300      	movs	r3, #0
 8002544:	617b      	str	r3, [r7, #20]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8002546:	f107 0310 	add.w	r3, r7, #16
 800254a:	4619      	mov	r1, r3
 800254c:	4813      	ldr	r0, [pc, #76]	; (800259c <MX_TIM2_Init+0xa4>)
 800254e:	f00e fc22 	bl	8010d96 <HAL_TIMEx_MasterConfigSynchronization>

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002552:	230a      	movs	r3, #10
 8002554:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002556:	2301      	movs	r3, #1
 8002558:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800255a:	2300      	movs	r3, #0
 800255c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800255e:	2300      	movs	r3, #0
 8002560:	60fb      	str	r3, [r7, #12]
  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 8002562:	463b      	mov	r3, r7
 8002564:	2200      	movs	r2, #0
 8002566:	4619      	mov	r1, r3
 8002568:	480c      	ldr	r0, [pc, #48]	; (800259c <MX_TIM2_Init+0xa4>)
 800256a:	f00d fd8d 	bl	8010088 <HAL_TIM_IC_ConfigChannel>

  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 800256e:	463b      	mov	r3, r7
 8002570:	2204      	movs	r2, #4
 8002572:	4619      	mov	r1, r3
 8002574:	4809      	ldr	r0, [pc, #36]	; (800259c <MX_TIM2_Init+0xa4>)
 8002576:	f00d fd87 	bl	8010088 <HAL_TIM_IC_ConfigChannel>

  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3);
 800257a:	463b      	mov	r3, r7
 800257c:	2208      	movs	r2, #8
 800257e:	4619      	mov	r1, r3
 8002580:	4806      	ldr	r0, [pc, #24]	; (800259c <MX_TIM2_Init+0xa4>)
 8002582:	f00d fd81 	bl	8010088 <HAL_TIM_IC_ConfigChannel>

  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4);
 8002586:	463b      	mov	r3, r7
 8002588:	220c      	movs	r2, #12
 800258a:	4619      	mov	r1, r3
 800258c:	4803      	ldr	r0, [pc, #12]	; (800259c <MX_TIM2_Init+0xa4>)
 800258e:	f00d fd7b 	bl	8010088 <HAL_TIM_IC_ConfigChannel>

}
 8002592:	bf00      	nop
 8002594:	3728      	adds	r7, #40	; 0x28
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000e3c 	.word	0x20000e3c

080025a0 <MX_TIM4_Init>:

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b08e      	sub	sp, #56	; 0x38
 80025a4:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim4.Instance = TIM4;
 80025a6:	4b26      	ldr	r3, [pc, #152]	; (8002640 <MX_TIM4_Init+0xa0>)
 80025a8:	4a26      	ldr	r2, [pc, #152]	; (8002644 <MX_TIM4_Init+0xa4>)
 80025aa:	601a      	str	r2, [r3, #0]
  #ifdef MOTOR_DC
    htim4.Init.Prescaler = 84;                                    /* DC motor configuration - Freq 494Hz*/
 80025ac:	4b24      	ldr	r3, [pc, #144]	; (8002640 <MX_TIM4_Init+0xa0>)
 80025ae:	2254      	movs	r2, #84	; 0x54
 80025b0:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025b2:	4b23      	ldr	r3, [pc, #140]	; (8002640 <MX_TIM4_Init+0xa0>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = 1999;                  
 80025b8:	4b21      	ldr	r3, [pc, #132]	; (8002640 <MX_TIM4_Init+0xa0>)
 80025ba:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80025be:	60da      	str	r2, [r3, #12]
    htim4.Init.Prescaler = 100;                                    /* ESC motor configuration - Freq 400Hz*/
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
    htim4.Init.Period = 2075;                                   
  #endif
                                       
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025c0:	4b1f      	ldr	r3, [pc, #124]	; (8002640 <MX_TIM4_Init+0xa0>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim4);
 80025c6:	481e      	ldr	r0, [pc, #120]	; (8002640 <MX_TIM4_Init+0xa0>)
 80025c8:	f00d fb1d 	bl	800fc06 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 80025d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025d6:	4619      	mov	r1, r3
 80025d8:	4819      	ldr	r0, [pc, #100]	; (8002640 <MX_TIM4_Init+0xa0>)
 80025da:	f00d feb7 	bl	801034c <HAL_TIM_ConfigClockSource>

  HAL_TIM_PWM_Init(&htim4);
 80025de:	4818      	ldr	r0, [pc, #96]	; (8002640 <MX_TIM4_Init+0xa0>)
 80025e0:	f00d fb57 	bl	800fc92 <HAL_TIM_PWM_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e4:	2300      	movs	r3, #0
 80025e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e8:	2300      	movs	r3, #0
 80025ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 80025ec:	f107 0320 	add.w	r3, r7, #32
 80025f0:	4619      	mov	r1, r3
 80025f2:	4813      	ldr	r0, [pc, #76]	; (8002640 <MX_TIM4_Init+0xa0>)
 80025f4:	f00e fbcf 	bl	8010d96 <HAL_TIMEx_MasterConfigSynchronization>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025f8:	2360      	movs	r3, #96	; 0x60
 80025fa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025fc:	2300      	movs	r3, #0
 80025fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002600:	2300      	movs	r3, #0
 8002602:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]
  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 8002608:	1d3b      	adds	r3, r7, #4
 800260a:	2200      	movs	r2, #0
 800260c:	4619      	mov	r1, r3
 800260e:	480c      	ldr	r0, [pc, #48]	; (8002640 <MX_TIM4_Init+0xa0>)
 8002610:	f00d fdd6 	bl	80101c0 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8002614:	1d3b      	adds	r3, r7, #4
 8002616:	2204      	movs	r2, #4
 8002618:	4619      	mov	r1, r3
 800261a:	4809      	ldr	r0, [pc, #36]	; (8002640 <MX_TIM4_Init+0xa0>)
 800261c:	f00d fdd0 	bl	80101c0 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8002620:	1d3b      	adds	r3, r7, #4
 8002622:	2208      	movs	r2, #8
 8002624:	4619      	mov	r1, r3
 8002626:	4806      	ldr	r0, [pc, #24]	; (8002640 <MX_TIM4_Init+0xa0>)
 8002628:	f00d fdca 	bl	80101c0 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 800262c:	1d3b      	adds	r3, r7, #4
 800262e:	220c      	movs	r2, #12
 8002630:	4619      	mov	r1, r3
 8002632:	4803      	ldr	r0, [pc, #12]	; (8002640 <MX_TIM4_Init+0xa0>)
 8002634:	f00d fdc4 	bl	80101c0 <HAL_TIM_PWM_ConfigChannel>

}
 8002638:	bf00      	nop
 800263a:	3738      	adds	r7, #56	; 0x38
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	20000ab8 	.word	0x20000ab8
 8002644:	40000800 	.word	0x40000800

08002648 <MX_TIM9_Init>:

/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;

  htim9.Instance = TIM9;
 800264e:	4b0f      	ldr	r3, [pc, #60]	; (800268c <MX_TIM9_Init+0x44>)
 8002650:	4a0f      	ldr	r2, [pc, #60]	; (8002690 <MX_TIM9_Init+0x48>)
 8002652:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 51;
 8002654:	4b0d      	ldr	r3, [pc, #52]	; (800268c <MX_TIM9_Init+0x44>)
 8002656:	2233      	movs	r2, #51	; 0x33
 8002658:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800265a:	4b0c      	ldr	r3, [pc, #48]	; (800268c <MX_TIM9_Init+0x44>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1999;
 8002660:	4b0a      	ldr	r3, [pc, #40]	; (800268c <MX_TIM9_Init+0x44>)
 8002662:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002666:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002668:	4b08      	ldr	r3, [pc, #32]	; (800268c <MX_TIM9_Init+0x44>)
 800266a:	2200      	movs	r2, #0
 800266c:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim9);
 800266e:	4807      	ldr	r0, [pc, #28]	; (800268c <MX_TIM9_Init+0x44>)
 8002670:	f00d fac9 	bl	800fc06 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002674:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002678:	603b      	str	r3, [r7, #0]
  HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig);
 800267a:	463b      	mov	r3, r7
 800267c:	4619      	mov	r1, r3
 800267e:	4803      	ldr	r0, [pc, #12]	; (800268c <MX_TIM9_Init+0x44>)
 8002680:	f00d fe64 	bl	801034c <HAL_TIM_ConfigClockSource>

}
 8002684:	bf00      	nop
 8002686:	3710      	adds	r7, #16
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	20000d84 	.word	0x20000d84
 8002690:	40014000 	.word	0x40014000

08002694 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002698:	4b0e      	ldr	r3, [pc, #56]	; (80026d4 <MX_USART1_UART_Init+0x40>)
 800269a:	4a0f      	ldr	r2, [pc, #60]	; (80026d8 <MX_USART1_UART_Init+0x44>)
 800269c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800269e:	4b0d      	ldr	r3, [pc, #52]	; (80026d4 <MX_USART1_UART_Init+0x40>)
 80026a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026a6:	4b0b      	ldr	r3, [pc, #44]	; (80026d4 <MX_USART1_UART_Init+0x40>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026ac:	4b09      	ldr	r3, [pc, #36]	; (80026d4 <MX_USART1_UART_Init+0x40>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026b2:	4b08      	ldr	r3, [pc, #32]	; (80026d4 <MX_USART1_UART_Init+0x40>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026b8:	4b06      	ldr	r3, [pc, #24]	; (80026d4 <MX_USART1_UART_Init+0x40>)
 80026ba:	220c      	movs	r2, #12
 80026bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026be:	4b05      	ldr	r3, [pc, #20]	; (80026d4 <MX_USART1_UART_Init+0x40>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026c4:	4b03      	ldr	r3, [pc, #12]	; (80026d4 <MX_USART1_UART_Init+0x40>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart1);
 80026ca:	4802      	ldr	r0, [pc, #8]	; (80026d4 <MX_USART1_UART_Init+0x40>)
 80026cc:	f00e fbbc 	bl	8010e48 <HAL_UART_Init>

}
 80026d0:	bf00      	nop
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	20000cf0 	.word	0x20000cf0
 80026d8:	40011000 	.word	0x40011000

080026dc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b088      	sub	sp, #32
 80026e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __GPIOC_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	60bb      	str	r3, [r7, #8]
 80026e6:	4b1d      	ldr	r3, [pc, #116]	; (800275c <MX_GPIO_Init+0x80>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ea:	4a1c      	ldr	r2, [pc, #112]	; (800275c <MX_GPIO_Init+0x80>)
 80026ec:	f043 0304 	orr.w	r3, r3, #4
 80026f0:	6313      	str	r3, [r2, #48]	; 0x30
 80026f2:	4b1a      	ldr	r3, [pc, #104]	; (800275c <MX_GPIO_Init+0x80>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f6:	f003 0304 	and.w	r3, r3, #4
 80026fa:	60bb      	str	r3, [r7, #8]
 80026fc:	68bb      	ldr	r3, [r7, #8]
  __GPIOA_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	4b16      	ldr	r3, [pc, #88]	; (800275c <MX_GPIO_Init+0x80>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002706:	4a15      	ldr	r2, [pc, #84]	; (800275c <MX_GPIO_Init+0x80>)
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	6313      	str	r3, [r2, #48]	; 0x30
 800270e:	4b13      	ldr	r3, [pc, #76]	; (800275c <MX_GPIO_Init+0x80>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	607b      	str	r3, [r7, #4]
 8002718:	687b      	ldr	r3, [r7, #4]
  __GPIOB_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	603b      	str	r3, [r7, #0]
 800271e:	4b0f      	ldr	r3, [pc, #60]	; (800275c <MX_GPIO_Init+0x80>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	4a0e      	ldr	r2, [pc, #56]	; (800275c <MX_GPIO_Init+0x80>)
 8002724:	f043 0302 	orr.w	r3, r3, #2
 8002728:	6313      	str	r3, [r2, #48]	; 0x30
 800272a:	4b0c      	ldr	r3, [pc, #48]	; (800275c <MX_GPIO_Init+0x80>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	603b      	str	r3, [r7, #0]
 8002734:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002736:	2330      	movs	r3, #48	; 0x30
 8002738:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800273a:	2311      	movs	r3, #17
 800273c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002742:	2300      	movs	r3, #0
 8002744:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002746:	f107 030c 	add.w	r3, r7, #12
 800274a:	4619      	mov	r1, r3
 800274c:	4804      	ldr	r0, [pc, #16]	; (8002760 <MX_GPIO_Init+0x84>)
 800274e:	f00b f9e1 	bl	800db14 <HAL_GPIO_Init>

}
 8002752:	bf00      	nop
 8002754:	3720      	adds	r7, #32
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40023800 	.word	0x40023800
 8002760:	40020400 	.word	0x40020400

08002764 <HAL_TIM_PeriodElapsedCallback>:
/*
 *  Handle Timer9 interrupt @ 800Hz
 *  Set the event flag and increase time index
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002764:	b590      	push	{r4, r7, lr}
 8002766:	b089      	sub	sp, #36	; 0x24
 8002768:	af04      	add	r7, sp, #16
 800276a:	6078      	str	r0, [r7, #4]
  if(sensor_init_cali == 0)
 800276c:	4ba2      	ldr	r3, [pc, #648]	; (80029f8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	f040 80c4 	bne.w	80028fe <HAL_TIM_PeriodElapsedCallback+0x19a>
  {
    sensor_init_cali_count++;
 8002776:	4ba1      	ldr	r3, [pc, #644]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	3301      	adds	r3, #1
 800277c:	4a9f      	ldr	r2, [pc, #636]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 800277e:	6013      	str	r3, [r2, #0]

    if(sensor_init_cali_count > 800)
 8002780:	4b9e      	ldr	r3, [pc, #632]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002788:	f340 80b9 	ble.w	80028fe <HAL_TIM_PeriodElapsedCallback+0x19a>
    {
      // Read sensor data and prepare for specific coodinate system
      ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &press);
 800278c:	4b9c      	ldr	r3, [pc, #624]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800278e:	6818      	ldr	r0, [r3, #0]
 8002790:	4b9c      	ldr	r3, [pc, #624]	; (8002a04 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002792:	6819      	ldr	r1, [r3, #0]
 8002794:	4b9c      	ldr	r3, [pc, #624]	; (8002a08 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	4b9c      	ldr	r3, [pc, #624]	; (8002a0c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4c9c      	ldr	r4, [pc, #624]	; (8002a10 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800279e:	9403      	str	r4, [sp, #12]
 80027a0:	4c9c      	ldr	r4, [pc, #624]	; (8002a14 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80027a2:	9402      	str	r4, [sp, #8]
 80027a4:	4c9c      	ldr	r4, [pc, #624]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80027a6:	9401      	str	r4, [sp, #4]
 80027a8:	4c9c      	ldr	r4, [pc, #624]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80027aa:	9400      	str	r4, [sp, #0]
 80027ac:	f001 f916 	bl	80039dc <ReadSensorRawData>

      acc_off_calc.AXIS_X += acc.AXIS_X;
 80027b0:	4b9b      	ldr	r3, [pc, #620]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	4b99      	ldr	r3, [pc, #612]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4413      	add	r3, r2
 80027ba:	4a99      	ldr	r2, [pc, #612]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80027bc:	6013      	str	r3, [r2, #0]
      acc_off_calc.AXIS_Y += acc.AXIS_Y;
 80027be:	4b98      	ldr	r3, [pc, #608]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	4b96      	ldr	r3, [pc, #600]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	4413      	add	r3, r2
 80027c8:	4a95      	ldr	r2, [pc, #596]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80027ca:	6053      	str	r3, [r2, #4]
      acc_off_calc.AXIS_Z += acc.AXIS_Z;
 80027cc:	4b94      	ldr	r3, [pc, #592]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	4b92      	ldr	r3, [pc, #584]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	4413      	add	r3, r2
 80027d6:	4a92      	ldr	r2, [pc, #584]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80027d8:	6093      	str	r3, [r2, #8]

      gyro_off_calc.AXIS_X += gyro.AXIS_X;
 80027da:	4b92      	ldr	r3, [pc, #584]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	4b8e      	ldr	r3, [pc, #568]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4413      	add	r3, r2
 80027e4:	4a8f      	ldr	r2, [pc, #572]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80027e6:	6013      	str	r3, [r2, #0]
      gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 80027e8:	4b8e      	ldr	r3, [pc, #568]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	4b8a      	ldr	r3, [pc, #552]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	4413      	add	r3, r2
 80027f2:	4a8c      	ldr	r2, [pc, #560]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80027f4:	6053      	str	r3, [r2, #4]
      gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 80027f6:	4b8b      	ldr	r3, [pc, #556]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80027f8:	689a      	ldr	r2, [r3, #8]
 80027fa:	4b87      	ldr	r3, [pc, #540]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	4413      	add	r3, r2
 8002800:	4a88      	ldr	r2, [pc, #544]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002802:	6093      	str	r3, [r2, #8]

      if (sensor_init_cali_count >= 1600)
 8002804:	4b7d      	ldr	r3, [pc, #500]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800280c:	db77      	blt.n	80028fe <HAL_TIM_PeriodElapsedCallback+0x19a>
      {
        acc_offset.AXIS_X = (int32_t) (acc_off_calc.AXIS_X * 0.00125f);
 800280e:	4b84      	ldr	r3, [pc, #528]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	ee07 3a90 	vmov	s15, r3
 8002816:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800281a:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8002a28 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 800281e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002822:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002826:	ee17 2a90 	vmov	r2, s15
 800282a:	4b80      	ldr	r3, [pc, #512]	; (8002a2c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800282c:	601a      	str	r2, [r3, #0]
        acc_offset.AXIS_Y = (int32_t) (acc_off_calc.AXIS_Y * 0.00125f);
 800282e:	4b7c      	ldr	r3, [pc, #496]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	ee07 3a90 	vmov	s15, r3
 8002836:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800283a:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8002a28 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 800283e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002842:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002846:	ee17 2a90 	vmov	r2, s15
 800284a:	4b78      	ldr	r3, [pc, #480]	; (8002a2c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800284c:	605a      	str	r2, [r3, #4]
        acc_offset.AXIS_Z = (int32_t) (acc_off_calc.AXIS_Z * 0.00125f);
 800284e:	4b74      	ldr	r3, [pc, #464]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	ee07 3a90 	vmov	s15, r3
 8002856:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800285a:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002a28 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 800285e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002862:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002866:	ee17 2a90 	vmov	r2, s15
 800286a:	4b70      	ldr	r3, [pc, #448]	; (8002a2c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800286c:	609a      	str	r2, [r3, #8]

        gyro_offset.AXIS_X = (int32_t) (gyro_off_calc.AXIS_X * 0.00125f);
 800286e:	4b6d      	ldr	r3, [pc, #436]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	ee07 3a90 	vmov	s15, r3
 8002876:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800287a:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8002a28 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 800287e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002882:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002886:	ee17 2a90 	vmov	r2, s15
 800288a:	4b69      	ldr	r3, [pc, #420]	; (8002a30 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 800288c:	601a      	str	r2, [r3, #0]
        gyro_offset.AXIS_Y = (int32_t) (gyro_off_calc.AXIS_Y * 0.00125f);
 800288e:	4b65      	ldr	r3, [pc, #404]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	ee07 3a90 	vmov	s15, r3
 8002896:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800289a:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8002a28 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 800289e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028a6:	ee17 2a90 	vmov	r2, s15
 80028aa:	4b61      	ldr	r3, [pc, #388]	; (8002a30 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80028ac:	605a      	str	r2, [r3, #4]
        gyro_offset.AXIS_Z = (int32_t) (gyro_off_calc.AXIS_Z * 0.00125f);
 80028ae:	4b5d      	ldr	r3, [pc, #372]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	ee07 3a90 	vmov	s15, r3
 80028b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028ba:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8002a28 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 80028be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028c6:	ee17 2a90 	vmov	r2, s15
 80028ca:	4b59      	ldr	r3, [pc, #356]	; (8002a30 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80028cc:	609a      	str	r2, [r3, #8]

        acc_off_calc.AXIS_X = 0;
 80028ce:	4b54      	ldr	r3, [pc, #336]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
        acc_off_calc.AXIS_Y = 0;
 80028d4:	4b52      	ldr	r3, [pc, #328]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	605a      	str	r2, [r3, #4]
        acc_off_calc.AXIS_Z = 0;
 80028da:	4b51      	ldr	r3, [pc, #324]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80028dc:	2200      	movs	r2, #0
 80028de:	609a      	str	r2, [r3, #8]
        gyro_off_calc.AXIS_X = 0;
 80028e0:	4b50      	ldr	r3, [pc, #320]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	601a      	str	r2, [r3, #0]
        gyro_off_calc.AXIS_Y = 0;
 80028e6:	4b4f      	ldr	r3, [pc, #316]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	605a      	str	r2, [r3, #4]
        gyro_off_calc.AXIS_Z = 0;
 80028ec:	4b4d      	ldr	r3, [pc, #308]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	609a      	str	r2, [r3, #8]

        sensor_init_cali_count = 0;
 80028f2:	4b42      	ldr	r3, [pc, #264]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x298>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
        sensor_init_cali = 1;
 80028f8:	4b3f      	ldr	r3, [pc, #252]	; (80029f8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  if(sensor_init_cali == 1)
 80028fe:	4b3e      	ldr	r3, [pc, #248]	; (80029f8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2b01      	cmp	r3, #1
 8002904:	f040 83bf 	bne.w	8003086 <HAL_TIM_PeriodElapsedCallback+0x922>
  {
    tim9_cnt++;
 8002908:	4b4a      	ldr	r3, [pc, #296]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	3301      	adds	r3, #1
 800290e:	4a49      	ldr	r2, [pc, #292]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002910:	6013      	str	r3, [r2, #0]
    tim9_cnt2++;
 8002912:	4b49      	ldr	r3, [pc, #292]	; (8002a38 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	3301      	adds	r3, #1
 8002918:	4a47      	ldr	r2, [pc, #284]	; (8002a38 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800291a:	6013      	str	r3, [r2, #0]

    // Read sensor data and prepare for specific coodinate system
    ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &press);
 800291c:	4b38      	ldr	r3, [pc, #224]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800291e:	6818      	ldr	r0, [r3, #0]
 8002920:	4b38      	ldr	r3, [pc, #224]	; (8002a04 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002922:	6819      	ldr	r1, [r3, #0]
 8002924:	4b38      	ldr	r3, [pc, #224]	; (8002a08 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	4b38      	ldr	r3, [pc, #224]	; (8002a0c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4c38      	ldr	r4, [pc, #224]	; (8002a10 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800292e:	9403      	str	r4, [sp, #12]
 8002930:	4c38      	ldr	r4, [pc, #224]	; (8002a14 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002932:	9402      	str	r4, [sp, #8]
 8002934:	4c38      	ldr	r4, [pc, #224]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002936:	9401      	str	r4, [sp, #4]
 8002938:	4c38      	ldr	r4, [pc, #224]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800293a:	9400      	str	r4, [sp, #0]
 800293c:	f001 f84e 	bl	80039dc <ReadSensorRawData>
    
    if (rc_cal_flag == 1)
 8002940:	4b3e      	ldr	r3, [pc, #248]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2b01      	cmp	r3, #1
 8002946:	f040 80d5 	bne.w	8002af4 <HAL_TIM_PeriodElapsedCallback+0x390>
    {
      acc_off_calc.AXIS_X += acc.AXIS_X;
 800294a:	4b35      	ldr	r3, [pc, #212]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	4b33      	ldr	r3, [pc, #204]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4413      	add	r3, r2
 8002954:	4a32      	ldr	r2, [pc, #200]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002956:	6013      	str	r3, [r2, #0]
      acc_off_calc.AXIS_Y += acc.AXIS_Y;
 8002958:	4b31      	ldr	r3, [pc, #196]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	4b2f      	ldr	r3, [pc, #188]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	4413      	add	r3, r2
 8002962:	4a2f      	ldr	r2, [pc, #188]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002964:	6053      	str	r3, [r2, #4]
      acc_off_calc.AXIS_Z += acc.AXIS_Z;
 8002966:	4b2e      	ldr	r3, [pc, #184]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002968:	689a      	ldr	r2, [r3, #8]
 800296a:	4b2c      	ldr	r3, [pc, #176]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	4413      	add	r3, r2
 8002970:	4a2b      	ldr	r2, [pc, #172]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002972:	6093      	str	r3, [r2, #8]

      gyro_off_calc.AXIS_X += gyro.AXIS_X;
 8002974:	4b2b      	ldr	r3, [pc, #172]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	4b27      	ldr	r3, [pc, #156]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4413      	add	r3, r2
 800297e:	4a29      	ldr	r2, [pc, #164]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002980:	6013      	str	r3, [r2, #0]
      gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 8002982:	4b28      	ldr	r3, [pc, #160]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002984:	685a      	ldr	r2, [r3, #4]
 8002986:	4b24      	ldr	r3, [pc, #144]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	4413      	add	r3, r2
 800298c:	4a25      	ldr	r2, [pc, #148]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800298e:	6053      	str	r3, [r2, #4]
      gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 8002990:	4b24      	ldr	r3, [pc, #144]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	4b20      	ldr	r3, [pc, #128]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	4413      	add	r3, r2
 800299a:	4a22      	ldr	r2, [pc, #136]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800299c:	6093      	str	r3, [r2, #8]

      rc_cal_cnt++;
 800299e:	4b28      	ldr	r3, [pc, #160]	; (8002a40 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	3301      	adds	r3, #1
 80029a4:	4a26      	ldr	r2, [pc, #152]	; (8002a40 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80029a6:	6013      	str	r3, [r2, #0]

      if (rc_cal_cnt >= 800)
 80029a8:	4b25      	ldr	r3, [pc, #148]	; (8002a40 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80029b0:	f2c0 80a0 	blt.w	8002af4 <HAL_TIM_PeriodElapsedCallback+0x390>
      {
        acc_offset.AXIS_X = (int32_t) (acc_off_calc.AXIS_X * 0.00125f);
 80029b4:	4b1a      	ldr	r3, [pc, #104]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	ee07 3a90 	vmov	s15, r3
 80029bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029c0:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002a28 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 80029c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029cc:	ee17 2a90 	vmov	r2, s15
 80029d0:	4b16      	ldr	r3, [pc, #88]	; (8002a2c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80029d2:	601a      	str	r2, [r3, #0]
        acc_offset.AXIS_Y = (int32_t) (acc_off_calc.AXIS_Y * 0.00125f);
 80029d4:	4b12      	ldr	r3, [pc, #72]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	ee07 3a90 	vmov	s15, r3
 80029dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029e0:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002a28 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 80029e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029ec:	ee17 2a90 	vmov	r2, s15
 80029f0:	4b0e      	ldr	r3, [pc, #56]	; (8002a2c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80029f2:	605a      	str	r2, [r3, #4]
 80029f4:	e026      	b.n	8002a44 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 80029f6:	bf00      	nop
 80029f8:	200004f8 	.word	0x200004f8
 80029fc:	200004fc 	.word	0x200004fc
 8002a00:	200004c4 	.word	0x200004c4
 8002a04:	200004c8 	.word	0x200004c8
 8002a08:	200004cc 	.word	0x200004cc
 8002a0c:	200004d0 	.word	0x200004d0
 8002a10:	20000de0 	.word	0x20000de0
 8002a14:	20001054 	.word	0x20001054
 8002a18:	20000c94 	.word	0x20000c94
 8002a1c:	2000097c 	.word	0x2000097c
 8002a20:	20000d58 	.word	0x20000d58
 8002a24:	20000d30 	.word	0x20000d30
 8002a28:	3aa3d70a 	.word	0x3aa3d70a
 8002a2c:	20000ce4 	.word	0x20000ce4
 8002a30:	20000d64 	.word	0x20000d64
 8002a34:	200004ec 	.word	0x200004ec
 8002a38:	200004f0 	.word	0x200004f0
 8002a3c:	200004d8 	.word	0x200004d8
 8002a40:	200004e0 	.word	0x200004e0
        acc_offset.AXIS_Z = (int32_t) (acc_off_calc.AXIS_Z * 0.00125f);
 8002a44:	4bae      	ldr	r3, [pc, #696]	; (8002d00 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	ee07 3a90 	vmov	s15, r3
 8002a4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a50:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8002d04 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8002a54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a5c:	ee17 2a90 	vmov	r2, s15
 8002a60:	4ba9      	ldr	r3, [pc, #676]	; (8002d08 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8002a62:	609a      	str	r2, [r3, #8]

        gyro_offset.AXIS_X = (int32_t) (gyro_off_calc.AXIS_X * 0.00125f);
 8002a64:	4ba9      	ldr	r3, [pc, #676]	; (8002d0c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	ee07 3a90 	vmov	s15, r3
 8002a6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a70:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 8002d04 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8002a74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a7c:	ee17 2a90 	vmov	r2, s15
 8002a80:	4ba3      	ldr	r3, [pc, #652]	; (8002d10 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8002a82:	601a      	str	r2, [r3, #0]
        gyro_offset.AXIS_Y = (int32_t) (gyro_off_calc.AXIS_Y * 0.00125f);
 8002a84:	4ba1      	ldr	r3, [pc, #644]	; (8002d0c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	ee07 3a90 	vmov	s15, r3
 8002a8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a90:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8002d04 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8002a94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a9c:	ee17 2a90 	vmov	r2, s15
 8002aa0:	4b9b      	ldr	r3, [pc, #620]	; (8002d10 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8002aa2:	605a      	str	r2, [r3, #4]
        gyro_offset.AXIS_Z = (int32_t) (gyro_off_calc.AXIS_Z * 0.00125f);
 8002aa4:	4b99      	ldr	r3, [pc, #612]	; (8002d0c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	ee07 3a90 	vmov	s15, r3
 8002aac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ab0:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8002d04 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8002ab4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ab8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002abc:	ee17 2a90 	vmov	r2, s15
 8002ac0:	4b93      	ldr	r3, [pc, #588]	; (8002d10 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8002ac2:	609a      	str	r2, [r3, #8]

        acc_off_calc.AXIS_X = 0;
 8002ac4:	4b8e      	ldr	r3, [pc, #568]	; (8002d00 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	601a      	str	r2, [r3, #0]
        acc_off_calc.AXIS_Y = 0;
 8002aca:	4b8d      	ldr	r3, [pc, #564]	; (8002d00 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	605a      	str	r2, [r3, #4]
        acc_off_calc.AXIS_Z = 0;
 8002ad0:	4b8b      	ldr	r3, [pc, #556]	; (8002d00 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	609a      	str	r2, [r3, #8]
        gyro_off_calc.AXIS_X = 0;
 8002ad6:	4b8d      	ldr	r3, [pc, #564]	; (8002d0c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]
        gyro_off_calc.AXIS_Y = 0;
 8002adc:	4b8b      	ldr	r3, [pc, #556]	; (8002d0c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	605a      	str	r2, [r3, #4]
        gyro_off_calc.AXIS_Z = 0;
 8002ae2:	4b8a      	ldr	r3, [pc, #552]	; (8002d0c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]

        rc_cal_cnt = 0;
 8002ae8:	4b8a      	ldr	r3, [pc, #552]	; (8002d14 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
        rc_cal_flag = 0;
 8002aee:	4b8a      	ldr	r3, [pc, #552]	; (8002d18 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]
      }
    }

    acc.AXIS_X -= acc_offset.AXIS_X;
 8002af4:	4b89      	ldr	r3, [pc, #548]	; (8002d1c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4b83      	ldr	r3, [pc, #524]	; (8002d08 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	4a87      	ldr	r2, [pc, #540]	; (8002d1c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8002b00:	6013      	str	r3, [r2, #0]
    acc.AXIS_Y -= acc_offset.AXIS_Y;
 8002b02:	4b86      	ldr	r3, [pc, #536]	; (8002d1c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8002b04:	685a      	ldr	r2, [r3, #4]
 8002b06:	4b80      	ldr	r3, [pc, #512]	; (8002d08 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	4a83      	ldr	r2, [pc, #524]	; (8002d1c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8002b0e:	6053      	str	r3, [r2, #4]
    acc.AXIS_Z -= (acc_offset.AXIS_Z - 1000);
 8002b10:	4b82      	ldr	r3, [pc, #520]	; (8002d1c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	4b7c      	ldr	r3, [pc, #496]	; (8002d08 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	4a7f      	ldr	r2, [pc, #508]	; (8002d1c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8002b20:	6093      	str	r3, [r2, #8]
    gyro.AXIS_X -= gyro_offset.AXIS_X;
 8002b22:	4b7f      	ldr	r3, [pc, #508]	; (8002d20 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	4b7a      	ldr	r3, [pc, #488]	; (8002d10 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	4a7c      	ldr	r2, [pc, #496]	; (8002d20 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002b2e:	6013      	str	r3, [r2, #0]
    gyro.AXIS_Y -= gyro_offset.AXIS_Y;
 8002b30:	4b7b      	ldr	r3, [pc, #492]	; (8002d20 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	4b76      	ldr	r3, [pc, #472]	; (8002d10 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	4a79      	ldr	r2, [pc, #484]	; (8002d20 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002b3c:	6053      	str	r3, [r2, #4]
    gyro.AXIS_Z -= gyro_offset.AXIS_Z;
 8002b3e:	4b78      	ldr	r3, [pc, #480]	; (8002d20 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	4b73      	ldr	r3, [pc, #460]	; (8002d10 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	4a75      	ldr	r2, [pc, #468]	; (8002d20 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002b4a:	6093      	str	r3, [r2, #8]

    // Save filtered data to acc_FIFO
    acc_FIFO[tim9_cnt2-1].AXIS_X = acc.AXIS_X;
 8002b4c:	4b73      	ldr	r3, [pc, #460]	; (8002d1c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8002b4e:	6819      	ldr	r1, [r3, #0]
 8002b50:	4b74      	ldr	r3, [pc, #464]	; (8002d24 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	1e5a      	subs	r2, r3, #1
 8002b56:	ee07 1a90 	vmov	s15, r1
 8002b5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b5e:	4972      	ldr	r1, [pc, #456]	; (8002d28 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	edc3 7a00 	vstr	s15, [r3]
    acc_FIFO[tim9_cnt2-1].AXIS_Y = acc.AXIS_Y;
 8002b6e:	4b6b      	ldr	r3, [pc, #428]	; (8002d1c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8002b70:	6859      	ldr	r1, [r3, #4]
 8002b72:	4b6c      	ldr	r3, [pc, #432]	; (8002d24 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	1e5a      	subs	r2, r3, #1
 8002b78:	ee07 1a90 	vmov	s15, r1
 8002b7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b80:	4969      	ldr	r1, [pc, #420]	; (8002d28 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8002b82:	4613      	mov	r3, r2
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	4413      	add	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	440b      	add	r3, r1
 8002b8c:	3304      	adds	r3, #4
 8002b8e:	edc3 7a00 	vstr	s15, [r3]
    acc_FIFO[tim9_cnt2-1].AXIS_Z = acc.AXIS_Z;
 8002b92:	4b62      	ldr	r3, [pc, #392]	; (8002d1c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8002b94:	6899      	ldr	r1, [r3, #8]
 8002b96:	4b63      	ldr	r3, [pc, #396]	; (8002d24 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	1e5a      	subs	r2, r3, #1
 8002b9c:	ee07 1a90 	vmov	s15, r1
 8002ba0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ba4:	4960      	ldr	r1, [pc, #384]	; (8002d28 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	4413      	add	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	440b      	add	r3, r1
 8002bb0:	3308      	adds	r3, #8
 8002bb2:	edc3 7a00 	vstr	s15, [r3]

    // IIR Filtering on gyro
    gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 8002bb6:	4b5d      	ldr	r3, [pc, #372]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002bb8:	ed93 7a02 	vldr	s14, [r3, #8]
 8002bbc:	4b58      	ldr	r3, [pc, #352]	; (8002d20 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	ee07 3a90 	vmov	s15, r3
 8002bc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bcc:	4b57      	ldr	r3, [pc, #348]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002bce:	edd3 6a03 	vldr	s13, [r3, #12]
 8002bd2:	4b57      	ldr	r3, [pc, #348]	; (8002d30 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8002bd4:	edd3 7a00 	vldr	s15, [r3]
 8002bd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bdc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002be0:	4b52      	ldr	r3, [pc, #328]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002be2:	edd3 6a04 	vldr	s13, [r3, #16]
 8002be6:	4b52      	ldr	r3, [pc, #328]	; (8002d30 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8002be8:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bf0:	ee37 7a27 	vadd.f32	s14, s14, s15
                                                    + gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_X + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_X;
 8002bf4:	4b4d      	ldr	r3, [pc, #308]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002bf6:	edd3 6a00 	vldr	s13, [r3]
 8002bfa:	4b4e      	ldr	r3, [pc, #312]	; (8002d34 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002bfc:	edd3 7a00 	vldr	s15, [r3]
 8002c00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c08:	4b48      	ldr	r3, [pc, #288]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002c0a:	edd3 6a01 	vldr	s13, [r3, #4]
 8002c0e:	4b49      	ldr	r3, [pc, #292]	; (8002d34 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002c10:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c18:	ee77 7a27 	vadd.f32	s15, s14, s15
    gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 8002c1c:	4b46      	ldr	r3, [pc, #280]	; (8002d38 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8002c1e:	edc3 7a00 	vstr	s15, [r3]
    gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 8002c22:	4b42      	ldr	r3, [pc, #264]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002c24:	ed93 7a02 	vldr	s14, [r3, #8]
 8002c28:	4b3d      	ldr	r3, [pc, #244]	; (8002d20 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	ee07 3a90 	vmov	s15, r3
 8002c30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c38:	4b3c      	ldr	r3, [pc, #240]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002c3a:	edd3 6a03 	vldr	s13, [r3, #12]
 8002c3e:	4b3c      	ldr	r3, [pc, #240]	; (8002d30 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8002c40:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c4c:	4b37      	ldr	r3, [pc, #220]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002c4e:	edd3 6a04 	vldr	s13, [r3, #16]
 8002c52:	4b37      	ldr	r3, [pc, #220]	; (8002d30 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8002c54:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c5c:	ee37 7a27 	vadd.f32	s14, s14, s15
                                                    + gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Y + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Y;
 8002c60:	4b32      	ldr	r3, [pc, #200]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002c62:	edd3 6a00 	vldr	s13, [r3]
 8002c66:	4b33      	ldr	r3, [pc, #204]	; (8002d34 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002c68:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c74:	4b2d      	ldr	r3, [pc, #180]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002c76:	edd3 6a01 	vldr	s13, [r3, #4]
 8002c7a:	4b2e      	ldr	r3, [pc, #184]	; (8002d34 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002c7c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c84:	ee77 7a27 	vadd.f32	s15, s14, s15
    gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 8002c88:	4b2b      	ldr	r3, [pc, #172]	; (8002d38 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8002c8a:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8002c8e:	4b27      	ldr	r3, [pc, #156]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002c90:	ed93 7a02 	vldr	s14, [r3, #8]
 8002c94:	4b22      	ldr	r3, [pc, #136]	; (8002d20 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	ee07 3a90 	vmov	s15, r3
 8002c9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ca0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ca4:	4b21      	ldr	r3, [pc, #132]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002ca6:	edd3 6a03 	vldr	s13, [r3, #12]
 8002caa:	4b21      	ldr	r3, [pc, #132]	; (8002d30 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8002cac:	edd3 7a02 	vldr	s15, [r3, #8]
 8002cb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cb8:	4b1c      	ldr	r3, [pc, #112]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002cba:	edd3 6a04 	vldr	s13, [r3, #16]
 8002cbe:	4b1c      	ldr	r3, [pc, #112]	; (8002d30 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8002cc0:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cc8:	ee37 7a27 	vadd.f32	s14, s14, s15
                                                    + gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Z + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Z;
 8002ccc:	4b17      	ldr	r3, [pc, #92]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002cce:	edd3 6a00 	vldr	s13, [r3]
 8002cd2:	4b18      	ldr	r3, [pc, #96]	; (8002d34 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002cd4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002cd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cdc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ce0:	4b12      	ldr	r3, [pc, #72]	; (8002d2c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002ce2:	edd3 6a01 	vldr	s13, [r3, #4]
 8002ce6:	4b13      	ldr	r3, [pc, #76]	; (8002d34 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002ce8:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cf0:	ee77 7a27 	vadd.f32	s15, s14, s15
    gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8002cf4:	4b10      	ldr	r3, [pc, #64]	; (8002d38 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8002cf6:	edc3 7a02 	vstr	s15, [r3, #8]
    // Shift IIR filter state
    for(int i=1;i>0;i--)
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	60fb      	str	r3, [r7, #12]
 8002cfe:	e08e      	b.n	8002e1e <HAL_TIM_PeriodElapsedCallback+0x6ba>
 8002d00:	20000d58 	.word	0x20000d58
 8002d04:	3aa3d70a 	.word	0x3aa3d70a
 8002d08:	20000ce4 	.word	0x20000ce4
 8002d0c:	20000d30 	.word	0x20000d30
 8002d10:	20000d64 	.word	0x20000d64
 8002d14:	200004e0 	.word	0x200004e0
 8002d18:	200004d8 	.word	0x200004d8
 8002d1c:	2000097c 	.word	0x2000097c
 8002d20:	20000c94 	.word	0x20000c94
 8002d24:	200004f0 	.word	0x200004f0
 8002d28:	200009b0 	.word	0x200009b0
 8002d2c:	20000004 	.word	0x20000004
 8002d30:	20000fa8 	.word	0x20000fa8
 8002d34:	20000cb4 	.word	0x20000cb4
 8002d38:	20000b68 	.word	0x20000b68
    {
      gyro_x_pre[i].AXIS_X = gyro_x_pre[i-1].AXIS_X;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	1e5a      	subs	r2, r3, #1
 8002d40:	4966      	ldr	r1, [pc, #408]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002d42:	4613      	mov	r3, r2
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	4413      	add	r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	6819      	ldr	r1, [r3, #0]
 8002d4e:	4863      	ldr	r0, [pc, #396]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	4613      	mov	r3, r2
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	4413      	add	r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	4403      	add	r3, r0
 8002d5c:	6019      	str	r1, [r3, #0]
      gyro_x_pre[i].AXIS_Y = gyro_x_pre[i-1].AXIS_Y;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	1e5a      	subs	r2, r3, #1
 8002d62:	495e      	ldr	r1, [pc, #376]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002d64:	4613      	mov	r3, r2
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	3304      	adds	r3, #4
 8002d70:	6819      	ldr	r1, [r3, #0]
 8002d72:	485a      	ldr	r0, [pc, #360]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	4613      	mov	r3, r2
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	4413      	add	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4403      	add	r3, r0
 8002d80:	3304      	adds	r3, #4
 8002d82:	6019      	str	r1, [r3, #0]
      gyro_x_pre[i].AXIS_Z = gyro_x_pre[i-1].AXIS_Z;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	1e5a      	subs	r2, r3, #1
 8002d88:	4954      	ldr	r1, [pc, #336]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	4413      	add	r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	440b      	add	r3, r1
 8002d94:	3308      	adds	r3, #8
 8002d96:	6819      	ldr	r1, [r3, #0]
 8002d98:	4850      	ldr	r0, [pc, #320]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	4413      	add	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4403      	add	r3, r0
 8002da6:	3308      	adds	r3, #8
 8002da8:	6019      	str	r1, [r3, #0]
      gyro_y_pre[i].AXIS_X = gyro_y_pre[i-1].AXIS_X;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	1e5a      	subs	r2, r3, #1
 8002dae:	494c      	ldr	r1, [pc, #304]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002db0:	4613      	mov	r3, r2
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	4413      	add	r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	6819      	ldr	r1, [r3, #0]
 8002dbc:	4848      	ldr	r0, [pc, #288]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	4413      	add	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4403      	add	r3, r0
 8002dca:	6019      	str	r1, [r3, #0]
      gyro_y_pre[i].AXIS_Y = gyro_y_pre[i-1].AXIS_Y;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	1e5a      	subs	r2, r3, #1
 8002dd0:	4943      	ldr	r1, [pc, #268]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	4413      	add	r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	440b      	add	r3, r1
 8002ddc:	3304      	adds	r3, #4
 8002dde:	6819      	ldr	r1, [r3, #0]
 8002de0:	483f      	ldr	r0, [pc, #252]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	4613      	mov	r3, r2
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	4413      	add	r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	4403      	add	r3, r0
 8002dee:	3304      	adds	r3, #4
 8002df0:	6019      	str	r1, [r3, #0]
      gyro_y_pre[i].AXIS_Z = gyro_y_pre[i-1].AXIS_Z;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	1e5a      	subs	r2, r3, #1
 8002df6:	493a      	ldr	r1, [pc, #232]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002df8:	4613      	mov	r3, r2
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4413      	add	r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	3308      	adds	r3, #8
 8002e04:	6819      	ldr	r1, [r3, #0]
 8002e06:	4836      	ldr	r0, [pc, #216]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002e08:	68fa      	ldr	r2, [r7, #12]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	4413      	add	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4403      	add	r3, r0
 8002e14:	3308      	adds	r3, #8
 8002e16:	6019      	str	r1, [r3, #0]
    for(int i=1;i>0;i--)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	dc8b      	bgt.n	8002d3c <HAL_TIM_PeriodElapsedCallback+0x5d8>
    }
    gyro_x_pre[0].AXIS_X = gyro.AXIS_X;
 8002e24:	4b2f      	ldr	r3, [pc, #188]	; (8002ee4 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	ee07 3a90 	vmov	s15, r3
 8002e2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e30:	4b2a      	ldr	r3, [pc, #168]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002e32:	edc3 7a00 	vstr	s15, [r3]
    gyro_x_pre[0].AXIS_Y = gyro.AXIS_Y;
 8002e36:	4b2b      	ldr	r3, [pc, #172]	; (8002ee4 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	ee07 3a90 	vmov	s15, r3
 8002e3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e42:	4b26      	ldr	r3, [pc, #152]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002e44:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_x_pre[0].AXIS_Z = gyro.AXIS_Z;
 8002e48:	4b26      	ldr	r3, [pc, #152]	; (8002ee4 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	ee07 3a90 	vmov	s15, r3
 8002e50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e54:	4b21      	ldr	r3, [pc, #132]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002e56:	edc3 7a02 	vstr	s15, [r3, #8]
    gyro_y_pre[0].AXIS_X = gyro_fil.AXIS_X;
 8002e5a:	4b23      	ldr	r3, [pc, #140]	; (8002ee8 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a20      	ldr	r2, [pc, #128]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002e60:	6013      	str	r3, [r2, #0]
    gyro_y_pre[0].AXIS_Y = gyro_fil.AXIS_Y;
 8002e62:	4b21      	ldr	r3, [pc, #132]	; (8002ee8 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	4a1e      	ldr	r2, [pc, #120]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002e68:	6053      	str	r3, [r2, #4]
    gyro_y_pre[0].AXIS_Z = gyro_fil.AXIS_Z;
 8002e6a:	4b1f      	ldr	r3, [pc, #124]	; (8002ee8 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	4a1c      	ldr	r2, [pc, #112]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002e70:	6093      	str	r3, [r2, #8]

    //  Save filtered data to gyro_FIFO
    gyro_FIFO[tim9_cnt2-1].AXIS_X = gyro_fil.AXIS_X;
 8002e72:	4b1e      	ldr	r3, [pc, #120]	; (8002eec <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	1e5a      	subs	r2, r3, #1
 8002e78:	4b1b      	ldr	r3, [pc, #108]	; (8002ee8 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8002e7a:	6819      	ldr	r1, [r3, #0]
 8002e7c:	481c      	ldr	r0, [pc, #112]	; (8002ef0 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 8002e7e:	4613      	mov	r3, r2
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	4413      	add	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	4403      	add	r3, r0
 8002e88:	6019      	str	r1, [r3, #0]
    gyro_FIFO[tim9_cnt2-1].AXIS_Y = gyro_fil.AXIS_Y;
 8002e8a:	4b18      	ldr	r3, [pc, #96]	; (8002eec <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	1e5a      	subs	r2, r3, #1
 8002e90:	4b15      	ldr	r3, [pc, #84]	; (8002ee8 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8002e92:	6859      	ldr	r1, [r3, #4]
 8002e94:	4816      	ldr	r0, [pc, #88]	; (8002ef0 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4403      	add	r3, r0
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	6019      	str	r1, [r3, #0]
    gyro_FIFO[tim9_cnt2-1].AXIS_Z = gyro_fil.AXIS_Z;
 8002ea4:	4b11      	ldr	r3, [pc, #68]	; (8002eec <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	1e5a      	subs	r2, r3, #1
 8002eaa:	4b0f      	ldr	r3, [pc, #60]	; (8002ee8 <HAL_TIM_PeriodElapsedCallback+0x784>)
 8002eac:	6899      	ldr	r1, [r3, #8]
 8002eae:	4810      	ldr	r0, [pc, #64]	; (8002ef0 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	4413      	add	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	4403      	add	r3, r0
 8002eba:	3308      	adds	r3, #8
 8002ebc:	6019      	str	r1, [r3, #0]
    

    if(tim9_cnt2 == FIFO_Order)
 8002ebe:	4b0b      	ldr	r3, [pc, #44]	; (8002eec <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2b05      	cmp	r3, #5
 8002ec4:	f040 8086 	bne.w	8002fd4 <HAL_TIM_PeriodElapsedCallback+0x870>
    {
      tim9_cnt2 = 0;
 8002ec8:	4b08      	ldr	r3, [pc, #32]	; (8002eec <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	601a      	str	r2, [r3, #0]
      tim9_event_flag = 1;
 8002ece:	4b09      	ldr	r3, [pc, #36]	; (8002ef4 <HAL_TIM_PeriodElapsedCallback+0x790>)
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]
      for(int i=0;i<FIFO_Order;i++)
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	60bb      	str	r3, [r7, #8]
 8002ed8:	e079      	b.n	8002fce <HAL_TIM_PeriodElapsedCallback+0x86a>
 8002eda:	bf00      	nop
 8002edc:	20000fa8 	.word	0x20000fa8
 8002ee0:	20000cb4 	.word	0x20000cb4
 8002ee4:	20000c94 	.word	0x20000c94
 8002ee8:	20000b68 	.word	0x20000b68
 8002eec:	200004f0 	.word	0x200004f0
 8002ef0:	20000fe4 	.word	0x20000fe4
 8002ef4:	200004e8 	.word	0x200004e8
      {
        acc_ahrs_FIFO[i].AXIS_X = acc_FIFO[i].AXIS_X;
 8002ef8:	4965      	ldr	r1, [pc, #404]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 8002efa:	68ba      	ldr	r2, [r7, #8]
 8002efc:	4613      	mov	r3, r2
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	4413      	add	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	440b      	add	r3, r1
 8002f06:	6819      	ldr	r1, [r3, #0]
 8002f08:	4862      	ldr	r0, [pc, #392]	; (8003094 <HAL_TIM_PeriodElapsedCallback+0x930>)
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	4413      	add	r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	4403      	add	r3, r0
 8002f16:	6019      	str	r1, [r3, #0]
        acc_ahrs_FIFO[i].AXIS_Y = acc_FIFO[i].AXIS_Y;
 8002f18:	495d      	ldr	r1, [pc, #372]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 8002f1a:	68ba      	ldr	r2, [r7, #8]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	3304      	adds	r3, #4
 8002f28:	6819      	ldr	r1, [r3, #0]
 8002f2a:	485a      	ldr	r0, [pc, #360]	; (8003094 <HAL_TIM_PeriodElapsedCallback+0x930>)
 8002f2c:	68ba      	ldr	r2, [r7, #8]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	4413      	add	r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	4403      	add	r3, r0
 8002f38:	3304      	adds	r3, #4
 8002f3a:	6019      	str	r1, [r3, #0]
        acc_ahrs_FIFO[i].AXIS_Z = acc_FIFO[i].AXIS_Z;
 8002f3c:	4954      	ldr	r1, [pc, #336]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 8002f3e:	68ba      	ldr	r2, [r7, #8]
 8002f40:	4613      	mov	r3, r2
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	3308      	adds	r3, #8
 8002f4c:	6819      	ldr	r1, [r3, #0]
 8002f4e:	4851      	ldr	r0, [pc, #324]	; (8003094 <HAL_TIM_PeriodElapsedCallback+0x930>)
 8002f50:	68ba      	ldr	r2, [r7, #8]
 8002f52:	4613      	mov	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	4413      	add	r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	4403      	add	r3, r0
 8002f5c:	3308      	adds	r3, #8
 8002f5e:	6019      	str	r1, [r3, #0]
        gyro_ahrs_FIFO[i].AXIS_X = gyro_FIFO[i].AXIS_X;
 8002f60:	494d      	ldr	r1, [pc, #308]	; (8003098 <HAL_TIM_PeriodElapsedCallback+0x934>)
 8002f62:	68ba      	ldr	r2, [r7, #8]
 8002f64:	4613      	mov	r3, r2
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	4413      	add	r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	6819      	ldr	r1, [r3, #0]
 8002f70:	484a      	ldr	r0, [pc, #296]	; (800309c <HAL_TIM_PeriodElapsedCallback+0x938>)
 8002f72:	68ba      	ldr	r2, [r7, #8]
 8002f74:	4613      	mov	r3, r2
 8002f76:	005b      	lsls	r3, r3, #1
 8002f78:	4413      	add	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	4403      	add	r3, r0
 8002f7e:	6019      	str	r1, [r3, #0]
        gyro_ahrs_FIFO[i].AXIS_Y = gyro_FIFO[i].AXIS_Y;
 8002f80:	4945      	ldr	r1, [pc, #276]	; (8003098 <HAL_TIM_PeriodElapsedCallback+0x934>)
 8002f82:	68ba      	ldr	r2, [r7, #8]
 8002f84:	4613      	mov	r3, r2
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	4413      	add	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	3304      	adds	r3, #4
 8002f90:	6819      	ldr	r1, [r3, #0]
 8002f92:	4842      	ldr	r0, [pc, #264]	; (800309c <HAL_TIM_PeriodElapsedCallback+0x938>)
 8002f94:	68ba      	ldr	r2, [r7, #8]
 8002f96:	4613      	mov	r3, r2
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	4413      	add	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4403      	add	r3, r0
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	6019      	str	r1, [r3, #0]
        gyro_ahrs_FIFO[i].AXIS_Z = gyro_FIFO[i].AXIS_Z;
 8002fa4:	493c      	ldr	r1, [pc, #240]	; (8003098 <HAL_TIM_PeriodElapsedCallback+0x934>)
 8002fa6:	68ba      	ldr	r2, [r7, #8]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	005b      	lsls	r3, r3, #1
 8002fac:	4413      	add	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	3308      	adds	r3, #8
 8002fb4:	6819      	ldr	r1, [r3, #0]
 8002fb6:	4839      	ldr	r0, [pc, #228]	; (800309c <HAL_TIM_PeriodElapsedCallback+0x938>)
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	4413      	add	r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4403      	add	r3, r0
 8002fc4:	3308      	adds	r3, #8
 8002fc6:	6019      	str	r1, [r3, #0]
      for(int i=0;i<FIFO_Order;i++)
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	3301      	adds	r3, #1
 8002fcc:	60bb      	str	r3, [r7, #8]
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	2b04      	cmp	r3, #4
 8002fd2:	dd91      	ble.n	8002ef8 <HAL_TIM_PeriodElapsedCallback+0x794>
      }
    }

      
      gyro_rad.gx = ((float)gyro_fil.AXIS_X)*((float)COE_MDPS_TO_RADPS);  
 8002fd4:	4b32      	ldr	r3, [pc, #200]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 8002fd6:	edd3 7a00 	vldr	s15, [r3]
 8002fda:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80030a4 <HAL_TIM_PeriodElapsedCallback+0x940>
 8002fde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fe2:	4b31      	ldr	r3, [pc, #196]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002fe4:	edc3 7a00 	vstr	s15, [r3]
      gyro_rad.gy = ((float)gyro_fil.AXIS_Y)*((float)COE_MDPS_TO_RADPS);  
 8002fe8:	4b2d      	ldr	r3, [pc, #180]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 8002fea:	edd3 7a01 	vldr	s15, [r3, #4]
 8002fee:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80030a4 <HAL_TIM_PeriodElapsedCallback+0x940>
 8002ff2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ff6:	4b2c      	ldr	r3, [pc, #176]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002ff8:	edc3 7a01 	vstr	s15, [r3, #4]
      gyro_rad.gz = ((float)gyro_fil.AXIS_Z)*((float)COE_MDPS_TO_RADPS);  
 8002ffc:	4b28      	ldr	r3, [pc, #160]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 8002ffe:	edd3 7a02 	vldr	s15, [r3, #8]
 8003002:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80030a4 <HAL_TIM_PeriodElapsedCallback+0x940>
 8003006:	ee67 7a87 	vmul.f32	s15, s15, s14
 800300a:	4b27      	ldr	r3, [pc, #156]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x944>)
 800300c:	edc3 7a02 	vstr	s15, [r3, #8]

      euler_ahrs.thz += gyro_rad.gz*PID_SAMPLING_TIME;
 8003010:	4b26      	ldr	r3, [pc, #152]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x948>)
 8003012:	ed93 7a02 	vldr	s14, [r3, #8]
 8003016:	4b24      	ldr	r3, [pc, #144]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8003018:	edd3 7a02 	vldr	s15, [r3, #8]
 800301c:	eddf 6a24 	vldr	s13, [pc, #144]	; 80030b0 <HAL_TIM_PeriodElapsedCallback+0x94c>
 8003020:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003028:	4b20      	ldr	r3, [pc, #128]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x948>)
 800302a:	edc3 7a02 	vstr	s15, [r3, #8]

      if(gTHR<MIN_THR)
 800302e:	4b21      	ldr	r3, [pc, #132]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8003030:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003034:	2bc7      	cmp	r3, #199	; 0xc7
 8003036:	dc07      	bgt.n	8003048 <HAL_TIM_PeriodElapsedCallback+0x8e4>
      {
        euler_rc.thz = 0;
 8003038:	4b1f      	ldr	r3, [pc, #124]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x954>)
 800303a:	f04f 0200 	mov.w	r2, #0
 800303e:	609a      	str	r2, [r3, #8]
        euler_ahrs.thz = 0;
 8003040:	4b1a      	ldr	r3, [pc, #104]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x948>)
 8003042:	f04f 0200 	mov.w	r2, #0
 8003046:	609a      	str	r2, [r3, #8]
      }

      if (rc_connection_flag && rc_enable_motor)
 8003048:	4b1c      	ldr	r3, [pc, #112]	; (80030bc <HAL_TIM_PeriodElapsedCallback+0x958>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00c      	beq.n	800306a <HAL_TIM_PeriodElapsedCallback+0x906>
 8003050:	4b1b      	ldr	r3, [pc, #108]	; (80030c0 <HAL_TIM_PeriodElapsedCallback+0x95c>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d008      	beq.n	800306a <HAL_TIM_PeriodElapsedCallback+0x906>
      {   // Do PID Control
        FlightControlPID_innerLoop(&euler_rc_fil, &gyro_rad, &ahrs, &pid, &motor_pwm);
 8003058:	4b1a      	ldr	r3, [pc, #104]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x960>)
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	4b1a      	ldr	r3, [pc, #104]	; (80030c8 <HAL_TIM_PeriodElapsedCallback+0x964>)
 800305e:	4a1b      	ldr	r2, [pc, #108]	; (80030cc <HAL_TIM_PeriodElapsedCallback+0x968>)
 8003060:	4911      	ldr	r1, [pc, #68]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8003062:	481b      	ldr	r0, [pc, #108]	; (80030d0 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8003064:	f7fe fb1c 	bl	80016a0 <FlightControlPID_innerLoop>
 8003068:	e002      	b.n	8003070 <HAL_TIM_PeriodElapsedCallback+0x90c>
      }
      else
      {
        // set motor output zero
        set_motor_pwm_zero(&motor_pwm);
 800306a:	4816      	ldr	r0, [pc, #88]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x960>)
 800306c:	f000 fad2 	bl	8003614 <set_motor_pwm_zero>
      }

      if(gTHR<MIN_THR)
 8003070:	4b10      	ldr	r3, [pc, #64]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8003072:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003076:	2bc7      	cmp	r3, #199	; 0xc7
 8003078:	dc02      	bgt.n	8003080 <HAL_TIM_PeriodElapsedCallback+0x91c>
      {
        set_motor_pwm_zero(&motor_pwm);
 800307a:	4812      	ldr	r0, [pc, #72]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x960>)
 800307c:	f000 faca 	bl	8003614 <set_motor_pwm_zero>
      }

      set_motor_pwm(&motor_pwm);      /* To comment if want to debug remocon calibration switching off the motors */
 8003080:	4810      	ldr	r0, [pc, #64]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8003082:	f000 fa1d 	bl	80034c0 <set_motor_pwm>
  }
}
 8003086:	bf00      	nop
 8003088:	3714      	adds	r7, #20
 800308a:	46bd      	mov	sp, r7
 800308c:	bd90      	pop	{r4, r7, pc}
 800308e:	bf00      	nop
 8003090:	200009b0 	.word	0x200009b0
 8003094:	20000af4 	.word	0x20000af4
 8003098:	20000fe4 	.word	0x20000fe4
 800309c:	20000b74 	.word	0x20000b74
 80030a0:	20000b68 	.word	0x20000b68
 80030a4:	379268a9 	.word	0x379268a9
 80030a8:	20000d4c 	.word	0x20000d4c
 80030ac:	20001060 	.word	0x20001060
 80030b0:	3aa3d70a 	.word	0x3aa3d70a
 80030b4:	2000109e 	.word	0x2000109e
 80030b8:	20000dc8 	.word	0x20000dc8
 80030bc:	200010a2 	.word	0x200010a2
 80030c0:	200004dc 	.word	0x200004dc
 80030c4:	20000ca4 	.word	0x20000ca4
 80030c8:	20000a44 	.word	0x20000a44
 80030cc:	20000988 	.word	0x20000988
 80030d0:	20000c14 	.word	0x20000c14

080030d4 <initializeAllSensors>:
* @brief  Initialize all sensors
* @param  None
* @retval None
*/
static void initializeAllSensors( void )
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  if (BSP_ACCELERO_Init( LSM6DSL_X_0, &LSM6DSL_X_0_handle ) != COMPONENT_OK)
 80030d8:	4914      	ldr	r1, [pc, #80]	; (800312c <initializeAllSensors+0x58>)
 80030da:	2000      	movs	r0, #0
 80030dc:	f002 f80c 	bl	80050f8 <BSP_ACCELERO_Init>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d000      	beq.n	80030e8 <initializeAllSensors+0x14>
  {
    while(1);
 80030e6:	e7fe      	b.n	80030e6 <initializeAllSensors+0x12>
  }
  
  if (BSP_GYRO_Init( LSM6DSL_G_0, &LSM6DSL_G_0_handle ) != COMPONENT_OK)
 80030e8:	4911      	ldr	r1, [pc, #68]	; (8003130 <initializeAllSensors+0x5c>)
 80030ea:	2000      	movs	r0, #0
 80030ec:	f002 fa45 	bl	800557a <BSP_GYRO_Init>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d000      	beq.n	80030f8 <initializeAllSensors+0x24>
  {
    while(1);
 80030f6:	e7fe      	b.n	80030f6 <initializeAllSensors+0x22>
  }
  
  if (BSP_MAGNETO_Init( LIS2MDL_M_0, &LIS2MDL_M_0_handle ) != COMPONENT_OK)
 80030f8:	490e      	ldr	r1, [pc, #56]	; (8003134 <initializeAllSensors+0x60>)
 80030fa:	2000      	movs	r0, #0
 80030fc:	f002 fb77 	bl	80057ee <BSP_MAGNETO_Init>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d000      	beq.n	8003108 <initializeAllSensors+0x34>
  {
    while(1);
 8003106:	e7fe      	b.n	8003106 <initializeAllSensors+0x32>
  }
  
  
  if (BSP_PRESSURE_Init( LPS22HB_P_0, &LPS22HB_P_0_handle ) != COMPONENT_OK)
 8003108:	490b      	ldr	r1, [pc, #44]	; (8003138 <initializeAllSensors+0x64>)
 800310a:	2000      	movs	r0, #0
 800310c:	f002 fc79 	bl	8005a02 <BSP_PRESSURE_Init>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d000      	beq.n	8003118 <initializeAllSensors+0x44>
  {
    while(1);
 8003116:	e7fe      	b.n	8003116 <initializeAllSensors+0x42>
  }

  if (BSP_TEMPERATURE_Init( LPS22HB_T_0, &LPS22HB_T_0_handle ) != COMPONENT_OK)
 8003118:	4908      	ldr	r1, [pc, #32]	; (800313c <initializeAllSensors+0x68>)
 800311a:	2000      	movs	r0, #0
 800311c:	f002 fd9d 	bl	8005c5a <BSP_TEMPERATURE_Init>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d000      	beq.n	8003128 <initializeAllSensors+0x54>
  {
    while(1);
 8003126:	e7fe      	b.n	8003126 <initializeAllSensors+0x52>
  }
 
  
}
 8003128:	bf00      	nop
 800312a:	bd80      	pop	{r7, pc}
 800312c:	200004c4 	.word	0x200004c4
 8003130:	200004c8 	.word	0x200004c8
 8003134:	200004cc 	.word	0x200004cc
 8003138:	200004d0 	.word	0x200004d0
 800313c:	200004d4 	.word	0x200004d4

08003140 <enableAllSensors>:
* @brief  Enable all sensors
* @param  None
* @retval None
*/
void enableAllSensors( void )
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  BSP_ACCELERO_Sensor_Enable( LSM6DSL_X_0_handle );
 8003144:	4b14      	ldr	r3, [pc, #80]	; (8003198 <enableAllSensors+0x58>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4618      	mov	r0, r3
 800314a:	f002 f91f 	bl	800538c <BSP_ACCELERO_Sensor_Enable>
  PRINTF("LSM6DSL MEMS Accelerometer initialized and enabled\n");
 800314e:	4813      	ldr	r0, [pc, #76]	; (800319c <enableAllSensors+0x5c>)
 8003150:	f7fe f9f8 	bl	8001544 <myprintf>
  BSP_GYRO_Sensor_Enable( LSM6DSL_G_0_handle );
 8003154:	4b12      	ldr	r3, [pc, #72]	; (80031a0 <enableAllSensors+0x60>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f002 facf 	bl	80056fc <BSP_GYRO_Sensor_Enable>
  PRINTF("LSM6DSL MEMS Gyroscope initialized and enabled\n");
 800315e:	4811      	ldr	r0, [pc, #68]	; (80031a4 <enableAllSensors+0x64>)
 8003160:	f7fe f9f0 	bl	8001544 <myprintf>
  BSP_MAGNETO_Sensor_Enable( LIS2MDL_M_0_handle );
 8003164:	4b10      	ldr	r3, [pc, #64]	; (80031a8 <enableAllSensors+0x68>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4618      	mov	r0, r3
 800316a:	f002 fbd1 	bl	8005910 <BSP_MAGNETO_Sensor_Enable>
  PRINTF("LIS2MDL Magnetometer initialized and enabled\n");
 800316e:	480f      	ldr	r0, [pc, #60]	; (80031ac <enableAllSensors+0x6c>)
 8003170:	f7fe f9e8 	bl	8001544 <myprintf>
  BSP_PRESSURE_Sensor_Enable( LPS22HB_P_0_handle );
 8003174:	4b0e      	ldr	r3, [pc, #56]	; (80031b0 <enableAllSensors+0x70>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f002 fd1f 	bl	8005bbc <BSP_PRESSURE_Sensor_Enable>
  PRINTF("LPS22HB Pressure sensor initialized and enabled\n");
 800317e:	480d      	ldr	r0, [pc, #52]	; (80031b4 <enableAllSensors+0x74>)
 8003180:	f7fe f9e0 	bl	8001544 <myprintf>
  BSP_TEMPERATURE_Sensor_Enable( LPS22HB_T_0_handle );
 8003184:	4b0c      	ldr	r3, [pc, #48]	; (80031b8 <enableAllSensors+0x78>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4618      	mov	r0, r3
 800318a:	f002 fe29 	bl	8005de0 <BSP_TEMPERATURE_Sensor_Enable>
  PRINTF("LPS22HB Temperature sensor initialized and enabled\n");
 800318e:	480b      	ldr	r0, [pc, #44]	; (80031bc <enableAllSensors+0x7c>)
 8003190:	f7fe f9d8 	bl	8001544 <myprintf>
}
 8003194:	bf00      	nop
 8003196:	bd80      	pop	{r7, pc}
 8003198:	200004c4 	.word	0x200004c4
 800319c:	08017cd4 	.word	0x08017cd4
 80031a0:	200004c8 	.word	0x200004c8
 80031a4:	08017d08 	.word	0x08017d08
 80031a8:	200004cc 	.word	0x200004cc
 80031ac:	08017d38 	.word	0x08017d38
 80031b0:	200004d0 	.word	0x200004d0
 80031b4:	08017d68 	.word	0x08017d68
 80031b8:	200004d4 	.word	0x200004d4
 80031bc:	08017d9c 	.word	0x08017d9c

080031c0 <BlueNRG_Init>:



void BlueNRG_Init(void)
{
 80031c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031c2:	b08f      	sub	sp, #60	; 0x3c
 80031c4:	af08      	add	r7, sp, #32
  
  int ret = 1;
 80031c6:	2301      	movs	r3, #1
 80031c8:	617b      	str	r3, [r7, #20]
  uint8_t  hwVersion=0;
 80031ca:	2300      	movs	r3, #0
 80031cc:	74fb      	strb	r3, [r7, #19]
  uint16_t fwVersion=0;
 80031ce:	2300      	movs	r3, #0
 80031d0:	823b      	strh	r3, [r7, #16]
  
  PRINTF("****** START BLE TESTS ******\r\n");
 80031d2:	4883      	ldr	r0, [pc, #524]	; (80033e0 <BlueNRG_Init+0x220>)
 80031d4:	f7fe f9b6 	bl	8001544 <myprintf>
  BNRG_SPI_Init();
 80031d8:	f009 fe6c 	bl	800ceb4 <BNRG_SPI_Init>
  /* Commented on Jan 15, 2020 */
  //for(i=0;i<6;i++)
  //  bdaddr[i] = tmp_bdaddr[i];

  /* Added on Jan 15, 2020 */
  bdaddr[0] = (STM32_UUID[1]>>24)&0xFF;
 80031dc:	4b81      	ldr	r3, [pc, #516]	; (80033e4 <BlueNRG_Init+0x224>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	0e1b      	lsrs	r3, r3, #24
 80031e2:	b2da      	uxtb	r2, r3
 80031e4:	4b80      	ldr	r3, [pc, #512]	; (80033e8 <BlueNRG_Init+0x228>)
 80031e6:	701a      	strb	r2, [r3, #0]
  bdaddr[1] = (STM32_UUID[0]    )&0xFF;
 80031e8:	4b80      	ldr	r3, [pc, #512]	; (80033ec <BlueNRG_Init+0x22c>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	b2da      	uxtb	r2, r3
 80031ee:	4b7e      	ldr	r3, [pc, #504]	; (80033e8 <BlueNRG_Init+0x228>)
 80031f0:	705a      	strb	r2, [r3, #1]
  bdaddr[2] = (STM32_UUID[2] >>8)&0xFF;
 80031f2:	4b7f      	ldr	r3, [pc, #508]	; (80033f0 <BlueNRG_Init+0x230>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	0a1b      	lsrs	r3, r3, #8
 80031f8:	b2da      	uxtb	r2, r3
 80031fa:	4b7b      	ldr	r3, [pc, #492]	; (80033e8 <BlueNRG_Init+0x228>)
 80031fc:	709a      	strb	r2, [r3, #2]
  bdaddr[3] = (STM32_UUID[0]>>16)&0xFF;
 80031fe:	4b7b      	ldr	r3, [pc, #492]	; (80033ec <BlueNRG_Init+0x22c>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	0c1b      	lsrs	r3, r3, #16
 8003204:	b2da      	uxtb	r2, r3
 8003206:	4b78      	ldr	r3, [pc, #480]	; (80033e8 <BlueNRG_Init+0x228>)
 8003208:	70da      	strb	r2, [r3, #3]
  bdaddr[4] = (hwVersion > 0x30) ?
 800320a:	7cfb      	ldrb	r3, [r7, #19]
 800320c:	2b30      	cmp	r3, #48	; 0x30
 800320e:	d901      	bls.n	8003214 <BlueNRG_Init+0x54>
 8003210:	228c      	movs	r2, #140	; 0x8c
 8003212:	e000      	b.n	8003216 <BlueNRG_Init+0x56>
 8003214:	2228      	movs	r2, #40	; 0x28
 8003216:	4b74      	ldr	r3, [pc, #464]	; (80033e8 <BlueNRG_Init+0x228>)
 8003218:	711a      	strb	r2, [r3, #4]
            ((((0x34-48)*10) + (0x30-48)+100)&0xFF) :
            ((((0x34-48)*10) + (0x30-48)    )&0xFF) ;
  bdaddr[5] = 0xC0; /* for a Legal BLE Random MAC */
 800321a:	4b73      	ldr	r3, [pc, #460]	; (80033e8 <BlueNRG_Init+0x228>)
 800321c:	22c0      	movs	r2, #192	; 0xc0
 800321e:	715a      	strb	r2, [r3, #5]
  
  /* Initialize the BlueNRG HCI */
  HCI_Init();
 8003220:	f00f fd8e 	bl	8012d40 <HCI_Init>
    
 /* Reset BlueNRG hardware */
  BlueNRG_RST();
 8003224:	f009 fe78 	bl	800cf18 <BlueNRG_RST>
  
  /* get the BlueNRG HW and FW versions */
  PRINTF("\r\nReading BlueNRG version ...\r\n");
 8003228:	4872      	ldr	r0, [pc, #456]	; (80033f4 <BlueNRG_Init+0x234>)
 800322a:	f7fe f98b 	bl	8001544 <myprintf>
  if (getBlueNRGVersion(&hwVersion, &fwVersion)== BLE_STATUS_SUCCESS)
 800322e:	f107 0210 	add.w	r2, r7, #16
 8003232:	f107 0313 	add.w	r3, r7, #19
 8003236:	4611      	mov	r1, r2
 8003238:	4618      	mov	r0, r3
 800323a:	f00f fd33 	bl	8012ca4 <getBlueNRGVersion>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	f040 80bc 	bne.w	80033be <BlueNRG_Init+0x1fe>
  {
    
    /* 
     * Reset BlueNRG again otherwise it will fail.
     */
    BlueNRG_RST();
 8003246:	f009 fe67 	bl	800cf18 <BlueNRG_RST>
    //  testStatus = COMPONENT_ERROR;
    //  PRINTF("\r\nSetting Pubblic BD_ADDR failed *****\r\n");
    //  goto fail;
    //}
    
    PRINTF("GATT Initializzation...\r\n");
 800324a:	486b      	ldr	r0, [pc, #428]	; (80033f8 <BlueNRG_Init+0x238>)
 800324c:	f7fe f97a 	bl	8001544 <myprintf>
    ret = aci_gatt_init();    
 8003250:	f00f fadb 	bl	801280a <aci_gatt_init>
 8003254:	4603      	mov	r3, r0
 8003256:	617b      	str	r3, [r7, #20]
    if(ret){
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d006      	beq.n	800326c <BlueNRG_Init+0xac>
      testStatus = COMPONENT_ERROR;
 800325e:	4b67      	ldr	r3, [pc, #412]	; (80033fc <BlueNRG_Init+0x23c>)
 8003260:	2201      	movs	r2, #1
 8003262:	701a      	strb	r2, [r3, #0]
      PRINTF("\r\nGATT_Init failed ****\r\n");
 8003264:	4866      	ldr	r0, [pc, #408]	; (8003400 <BlueNRG_Init+0x240>)
 8003266:	f7fe f96d 	bl	8001544 <myprintf>
      goto fail;
 800326a:	e0b2      	b.n	80033d2 <BlueNRG_Init+0x212>
//       PRINTF("\r\naci_gatt_update_char_value failed\r\n");
//      while(1);
//    }
    
    /* Set the GAP INIT like X-NUCLEO-IDB05A1 eval board  since using same SPBTLE_RF module*/
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800326c:	4b65      	ldr	r3, [pc, #404]	; (8003404 <BlueNRG_Init+0x244>)
 800326e:	9301      	str	r3, [sp, #4]
 8003270:	4b65      	ldr	r3, [pc, #404]	; (8003408 <BlueNRG_Init+0x248>)
 8003272:	9300      	str	r3, [sp, #0]
 8003274:	4b65      	ldr	r3, [pc, #404]	; (800340c <BlueNRG_Init+0x24c>)
 8003276:	2207      	movs	r2, #7
 8003278:	2100      	movs	r1, #0
 800327a:	2001      	movs	r0, #1
 800327c:	f00f fa24 	bl	80126c8 <aci_gap_init_IDB05A1>
 8003280:	4603      	mov	r3, r0
 8003282:	617b      	str	r3, [r7, #20]
  
    if(ret != BLE_STATUS_SUCCESS){
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <BlueNRG_Init+0xd2>
      PRINTF("\r\nGAP_Init failed\r\n");
 800328a:	4861      	ldr	r0, [pc, #388]	; (8003410 <BlueNRG_Init+0x250>)
 800328c:	f7fe f95a 	bl	8001544 <myprintf>
      goto fail;
 8003290:	e09f      	b.n	80033d2 <BlueNRG_Init+0x212>
    }
    
    // Added Jan 10th
    ret = hci_le_set_random_address(bdaddr);
 8003292:	4855      	ldr	r0, [pc, #340]	; (80033e8 <BlueNRG_Init+0x228>)
 8003294:	f00f fff0 	bl	8013278 <hci_le_set_random_address>
 8003298:	6178      	str	r0, [r7, #20]
    // Added Jan 10th
    const char BoardName[7] = {NAME_BLUEMS};
 800329a:	4a5e      	ldr	r2, [pc, #376]	; (8003414 <BlueNRG_Init+0x254>)
 800329c:	f107 0308 	add.w	r3, r7, #8
 80032a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80032a4:	6018      	str	r0, [r3, #0]
 80032a6:	3304      	adds	r3, #4
 80032a8:	8019      	strh	r1, [r3, #0]
 80032aa:	3302      	adds	r3, #2
 80032ac:	0c0a      	lsrs	r2, r1, #16
 80032ae:	701a      	strb	r2, [r3, #0]
    // Added Jan 10th
    ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 80032b0:	4b56      	ldr	r3, [pc, #344]	; (800340c <BlueNRG_Init+0x24c>)
 80032b2:	8818      	ldrh	r0, [r3, #0]
 80032b4:	4b54      	ldr	r3, [pc, #336]	; (8003408 <BlueNRG_Init+0x248>)
 80032b6:	8819      	ldrh	r1, [r3, #0]
 80032b8:	f107 0308 	add.w	r3, r7, #8
 80032bc:	9300      	str	r3, [sp, #0]
 80032be:	2307      	movs	r3, #7
 80032c0:	2200      	movs	r2, #0
 80032c2:	f00f fc26 	bl	8012b12 <aci_gatt_update_char_value>
 80032c6:	4603      	mov	r3, r0
 80032c8:	617b      	str	r3, [r7, #20]
                                       7/*strlen(BoardName)*/, (uint8_t *)BoardName);

    PRINTF("GAP setting Authentication ....\r\n");
 80032ca:	4853      	ldr	r0, [pc, #332]	; (8003418 <BlueNRG_Init+0x258>)
 80032cc:	f7fe f93a 	bl	8001544 <myprintf>
    ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 80032d0:	2301      	movs	r3, #1
 80032d2:	9303      	str	r3, [sp, #12]
 80032d4:	4b51      	ldr	r3, [pc, #324]	; (800341c <BlueNRG_Init+0x25c>)
 80032d6:	9302      	str	r3, [sp, #8]
 80032d8:	2300      	movs	r3, #0
 80032da:	9301      	str	r3, [sp, #4]
 80032dc:	2310      	movs	r3, #16
 80032de:	9300      	str	r3, [sp, #0]
 80032e0:	2307      	movs	r3, #7
 80032e2:	2200      	movs	r2, #0
 80032e4:	2100      	movs	r1, #0
 80032e6:	2001      	movs	r0, #1
 80032e8:	f00f fa3e 	bl	8012768 <aci_gap_set_auth_requirement>
 80032ec:	4603      	mov	r3, r0
 80032ee:	617b      	str	r3, [r7, #20]
                                       OOB_AUTH_DATA_ABSENT,
                                       NULL, 7, 16,
                                       USE_FIXED_PIN_FOR_PAIRING, 123456,
                                       BONDING);
    if (ret != BLE_STATUS_SUCCESS) {
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d006      	beq.n	8003304 <BlueNRG_Init+0x144>
      testStatus = COMPONENT_ERROR;
 80032f6:	4b41      	ldr	r3, [pc, #260]	; (80033fc <BlueNRG_Init+0x23c>)
 80032f8:	2201      	movs	r2, #1
 80032fa:	701a      	strb	r2, [r3, #0]
       PRINTF("\r\nGAP setting Authentication failed ******\r\n");
 80032fc:	4848      	ldr	r0, [pc, #288]	; (8003420 <BlueNRG_Init+0x260>)
 80032fe:	f7fe f921 	bl	8001544 <myprintf>
       goto fail;
 8003302:	e066      	b.n	80033d2 <BlueNRG_Init+0x212>
    }

    PRINTF("SERVER: BLE Stack Initialized \r\n"
 8003304:	7cfb      	ldrb	r3, [r7, #19]
 8003306:	469c      	mov	ip, r3
 8003308:	8a3b      	ldrh	r3, [r7, #16]
 800330a:	0a1b      	lsrs	r3, r3, #8
 800330c:	b29b      	uxth	r3, r3
 800330e:	469e      	mov	lr, r3
 8003310:	8a3b      	ldrh	r3, [r7, #16]
 8003312:	091b      	lsrs	r3, r3, #4
 8003314:	b29b      	uxth	r3, r3
 8003316:	f003 020f 	and.w	r2, r3, #15
 800331a:	7cfb      	ldrb	r3, [r7, #19]
 800331c:	2b30      	cmp	r3, #48	; 0x30
 800331e:	d904      	bls.n	800332a <BlueNRG_Init+0x16a>
 8003320:	8a3b      	ldrh	r3, [r7, #16]
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	3360      	adds	r3, #96	; 0x60
 8003328:	e000      	b.n	800332c <BlueNRG_Init+0x16c>
 800332a:	2361      	movs	r3, #97	; 0x61
 800332c:	492e      	ldr	r1, [pc, #184]	; (80033e8 <BlueNRG_Init+0x228>)
 800332e:	7949      	ldrb	r1, [r1, #5]
 8003330:	4608      	mov	r0, r1
 8003332:	492d      	ldr	r1, [pc, #180]	; (80033e8 <BlueNRG_Init+0x228>)
 8003334:	7909      	ldrb	r1, [r1, #4]
 8003336:	460c      	mov	r4, r1
 8003338:	492b      	ldr	r1, [pc, #172]	; (80033e8 <BlueNRG_Init+0x228>)
 800333a:	78c9      	ldrb	r1, [r1, #3]
 800333c:	460d      	mov	r5, r1
 800333e:	492a      	ldr	r1, [pc, #168]	; (80033e8 <BlueNRG_Init+0x228>)
 8003340:	7889      	ldrb	r1, [r1, #2]
 8003342:	460e      	mov	r6, r1
 8003344:	4928      	ldr	r1, [pc, #160]	; (80033e8 <BlueNRG_Init+0x228>)
 8003346:	7849      	ldrb	r1, [r1, #1]
 8003348:	6079      	str	r1, [r7, #4]
 800334a:	4927      	ldr	r1, [pc, #156]	; (80033e8 <BlueNRG_Init+0x228>)
 800334c:	7809      	ldrb	r1, [r1, #0]
 800334e:	9106      	str	r1, [sp, #24]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	9105      	str	r1, [sp, #20]
 8003354:	9604      	str	r6, [sp, #16]
 8003356:	9503      	str	r5, [sp, #12]
 8003358:	9402      	str	r4, [sp, #8]
 800335a:	9001      	str	r0, [sp, #4]
 800335c:	9300      	str	r3, [sp, #0]
 800335e:	4613      	mov	r3, r2
 8003360:	4672      	mov	r2, lr
 8003362:	4661      	mov	r1, ip
 8003364:	482f      	ldr	r0, [pc, #188]	; (8003424 <BlueNRG_Init+0x264>)
 8003366:	f7fe f8ed 	bl	8001544 <myprintf>
           (fwVersion>>4)&0xF,
           (hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a',
           bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);

    /* Set output power level */
    aci_hal_set_tx_power_level(1,4);    /* -2.1dBm */
 800336a:	2104      	movs	r1, #4
 800336c:	2001      	movs	r0, #1
 800336e:	f00f fc68 	bl	8012c42 <aci_hal_set_tx_power_level>
    
    ret = Add_ConsoleW2ST_Service();
 8003372:	f000 fbff 	bl	8003b74 <Add_ConsoleW2ST_Service>
 8003376:	4603      	mov	r3, r0
 8003378:	617b      	str	r3, [r7, #20]
    if(ret == BLE_STATUS_SUCCESS)
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d103      	bne.n	8003388 <BlueNRG_Init+0x1c8>
       PRINTF("Console Service W2ST added successfully\r\n");
 8003380:	4829      	ldr	r0, [pc, #164]	; (8003428 <BlueNRG_Init+0x268>)
 8003382:	f7fe f8df 	bl	8001544 <myprintf>
 8003386:	e005      	b.n	8003394 <BlueNRG_Init+0x1d4>
    else{
       testStatus = COMPONENT_ERROR;
 8003388:	4b1c      	ldr	r3, [pc, #112]	; (80033fc <BlueNRG_Init+0x23c>)
 800338a:	2201      	movs	r2, #1
 800338c:	701a      	strb	r2, [r3, #0]
       PRINTF("\r\nError while adding Console Service W2ST\r\n");
 800338e:	4827      	ldr	r0, [pc, #156]	; (800342c <BlueNRG_Init+0x26c>)
 8003390:	f7fe f8d8 	bl	8001544 <myprintf>
    }
    
    ret = Add_ConfigW2ST_Service();
 8003394:	f000 fb78 	bl	8003a88 <Add_ConfigW2ST_Service>
 8003398:	4603      	mov	r3, r0
 800339a:	617b      	str	r3, [r7, #20]
    if(ret == BLE_STATUS_SUCCESS)
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d103      	bne.n	80033aa <BlueNRG_Init+0x1ea>
       PRINTF("Config  Service W2ST added successfully\r\n");
 80033a2:	4823      	ldr	r0, [pc, #140]	; (8003430 <BlueNRG_Init+0x270>)
 80033a4:	f7fe f8ce 	bl	8001544 <myprintf>
 80033a8:	e005      	b.n	80033b6 <BlueNRG_Init+0x1f6>
    else{
       testStatus = COMPONENT_ERROR;
 80033aa:	4b14      	ldr	r3, [pc, #80]	; (80033fc <BlueNRG_Init+0x23c>)
 80033ac:	2201      	movs	r2, #1
 80033ae:	701a      	strb	r2, [r3, #0]
       PRINTF("\r\nError while adding Config Service W2ST\r\n");
 80033b0:	4820      	ldr	r0, [pc, #128]	; (8003434 <BlueNRG_Init+0x274>)
 80033b2:	f7fe f8c7 	bl	8001544 <myprintf>
    }
    
    PRINTF("\r\nAll test passed!\r\n");
 80033b6:	4820      	ldr	r0, [pc, #128]	; (8003438 <BlueNRG_Init+0x278>)
 80033b8:	f7fe f8c4 	bl	8001544 <myprintf>
 80033bc:	e005      	b.n	80033ca <BlueNRG_Init+0x20a>
  }
  else {
       testStatus = COMPONENT_ERROR;
 80033be:	4b0f      	ldr	r3, [pc, #60]	; (80033fc <BlueNRG_Init+0x23c>)
 80033c0:	2201      	movs	r2, #1
 80033c2:	701a      	strb	r2, [r3, #0]
       PRINTF("\r\nError in BlueNRG tests. ******\r\n");
 80033c4:	481d      	ldr	r0, [pc, #116]	; (800343c <BlueNRG_Init+0x27c>)
 80033c6:	f7fe f8bd 	bl	8001544 <myprintf>
  }
  PRINTF("****** END BLE TESTS ******\r\n");
 80033ca:	481d      	ldr	r0, [pc, #116]	; (8003440 <BlueNRG_Init+0x280>)
 80033cc:	f7fe f8ba 	bl	8001544 <myprintf>
  return;
 80033d0:	e003      	b.n	80033da <BlueNRG_Init+0x21a>

fail:
  testStatus = COMPONENT_ERROR;
 80033d2:	4b0a      	ldr	r3, [pc, #40]	; (80033fc <BlueNRG_Init+0x23c>)
 80033d4:	2201      	movs	r2, #1
 80033d6:	701a      	strb	r2, [r3, #0]
  return;
 80033d8:	bf00      	nop
}
 80033da:	371c      	adds	r7, #28
 80033dc:	46bd      	mov	sp, r7
 80033de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033e0:	08017dd0 	.word	0x08017dd0
 80033e4:	1fff7a14 	.word	0x1fff7a14
 80033e8:	20000b60 	.word	0x20000b60
 80033ec:	1fff7a10 	.word	0x1fff7a10
 80033f0:	1fff7a18 	.word	0x1fff7a18
 80033f4:	08017df0 	.word	0x08017df0
 80033f8:	08017e10 	.word	0x08017e10
 80033fc:	200004f4 	.word	0x200004f4
 8003400:	08017e2c 	.word	0x08017e2c
 8003404:	20000ab4 	.word	0x20000ab4
 8003408:	20000d3c 	.word	0x20000d3c
 800340c:	20001020 	.word	0x20001020
 8003410:	08017e48 	.word	0x08017e48
 8003414:	0801801c 	.word	0x0801801c
 8003418:	08017e5c 	.word	0x08017e5c
 800341c:	0001e240 	.word	0x0001e240
 8003420:	08017e80 	.word	0x08017e80
 8003424:	08017eb0 	.word	0x08017eb0
 8003428:	08017f10 	.word	0x08017f10
 800342c:	08017f3c 	.word	0x08017f3c
 8003430:	08017f68 	.word	0x08017f68
 8003434:	08017f94 	.word	0x08017f94
 8003438:	08017fc0 	.word	0x08017fc0
 800343c:	08017fd8 	.word	0x08017fd8
 8003440:	08017ffc 	.word	0x08017ffc

08003444 <Init_BlueNRG_Custom_Services>:
/** @brief Initialize all the Custom BlueNRG services
 * @param None
 * @retval None
 */
static void Init_BlueNRG_Custom_Services(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
  int ret;
  
  ret = Add_HWServW2ST_Service();
 800344a:	f000 fc45 	bl	8003cd8 <Add_HWServW2ST_Service>
 800344e:	4603      	mov	r3, r0
 8003450:	607b      	str	r3, [r7, #4]
  if(ret == BLE_STATUS_SUCCESS) {
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d103      	bne.n	8003460 <Init_BlueNRG_Custom_Services+0x1c>
     PRINTF("HW      Service W2ST added successfully\r\n");
 8003458:	4813      	ldr	r0, [pc, #76]	; (80034a8 <Init_BlueNRG_Custom_Services+0x64>)
 800345a:	f7fe f873 	bl	8001544 <myprintf>
 800345e:	e002      	b.n	8003466 <Init_BlueNRG_Custom_Services+0x22>
  } else {
     PRINTF("\r\nError while adding HW Service W2ST\r\n");
 8003460:	4812      	ldr	r0, [pc, #72]	; (80034ac <Init_BlueNRG_Custom_Services+0x68>)
 8003462:	f7fe f86f 	bl	8001544 <myprintf>
  }

  ret = Add_ConsoleW2ST_Service();
 8003466:	f000 fb85 	bl	8003b74 <Add_ConsoleW2ST_Service>
 800346a:	4603      	mov	r3, r0
 800346c:	607b      	str	r3, [r7, #4]
  if(ret == BLE_STATUS_SUCCESS) {
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d103      	bne.n	800347c <Init_BlueNRG_Custom_Services+0x38>
     PRINTF("Console Service W2ST added successfully\r\n");
 8003474:	480e      	ldr	r0, [pc, #56]	; (80034b0 <Init_BlueNRG_Custom_Services+0x6c>)
 8003476:	f7fe f865 	bl	8001544 <myprintf>
 800347a:	e002      	b.n	8003482 <Init_BlueNRG_Custom_Services+0x3e>
  } else {
     PRINTF("\r\nError while adding Console Service W2ST\r\n");
 800347c:	480d      	ldr	r0, [pc, #52]	; (80034b4 <Init_BlueNRG_Custom_Services+0x70>)
 800347e:	f7fe f861 	bl	8001544 <myprintf>
  }

  ret = Add_ConfigW2ST_Service();
 8003482:	f000 fb01 	bl	8003a88 <Add_ConfigW2ST_Service>
 8003486:	4603      	mov	r3, r0
 8003488:	607b      	str	r3, [r7, #4]
  if(ret == BLE_STATUS_SUCCESS) {
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d103      	bne.n	8003498 <Init_BlueNRG_Custom_Services+0x54>
     PRINTF("Config  Service W2ST added successfully\r\n");
 8003490:	4809      	ldr	r0, [pc, #36]	; (80034b8 <Init_BlueNRG_Custom_Services+0x74>)
 8003492:	f7fe f857 	bl	8001544 <myprintf>
  } else {
     PRINTF("\r\nError while adding Config Service W2ST\r\n");
  }
}
 8003496:	e002      	b.n	800349e <Init_BlueNRG_Custom_Services+0x5a>
     PRINTF("\r\nError while adding Config Service W2ST\r\n");
 8003498:	4808      	ldr	r0, [pc, #32]	; (80034bc <Init_BlueNRG_Custom_Services+0x78>)
 800349a:	f7fe f853 	bl	8001544 <myprintf>
}
 800349e:	bf00      	nop
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	08018024 	.word	0x08018024
 80034ac:	08018050 	.word	0x08018050
 80034b0:	08017f10 	.word	0x08017f10
 80034b4:	08017f3c 	.word	0x08017f3c
 80034b8:	08017f68 	.word	0x08017f68
 80034bc:	08017f94 	.word	0x08017f94

080034c0 <set_motor_pwm>:
/*
 * Setup the driving power for 4 motors. p1~p4 data range is 0~1999, which equals
 * to 0~100% duty cycle (for DC motor configuration)
 */
void set_motor_pwm(MotorControlTypeDef *motor_pwm)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  if (motor_pwm->motor1_pwm >= MOTOR_MAX_PWM_VALUE)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	edd3 7a00 	vldr	s15, [r3]
 80034ce:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800360c <set_motor_pwm+0x14c>
 80034d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034da:	db05      	blt.n	80034e8 <set_motor_pwm+0x28>
    htim4.Instance->CCR1 = MOTOR_MAX_PWM_VALUE;
 80034dc:	4b4c      	ldr	r3, [pc, #304]	; (8003610 <set_motor_pwm+0x150>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f240 726c 	movw	r2, #1900	; 0x76c
 80034e4:	635a      	str	r2, [r3, #52]	; 0x34
 80034e6:	e016      	b.n	8003516 <set_motor_pwm+0x56>
  else if (motor_pwm->motor1_pwm <= MOTOR_MIN_PWM_VALUE)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	edd3 7a00 	vldr	s15, [r3]
 80034ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034f6:	d804      	bhi.n	8003502 <set_motor_pwm+0x42>
    htim4.Instance->CCR1 = MOTOR_MIN_PWM_VALUE;
 80034f8:	4b45      	ldr	r3, [pc, #276]	; (8003610 <set_motor_pwm+0x150>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2200      	movs	r2, #0
 80034fe:	635a      	str	r2, [r3, #52]	; 0x34
 8003500:	e009      	b.n	8003516 <set_motor_pwm+0x56>
  else
    htim4.Instance->CCR1 = (uint32_t) motor_pwm->motor1_pwm; 
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	edd3 7a00 	vldr	s15, [r3]
 8003508:	4b41      	ldr	r3, [pc, #260]	; (8003610 <set_motor_pwm+0x150>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003510:	ee17 2a90 	vmov	r2, s15
 8003514:	635a      	str	r2, [r3, #52]	; 0x34
  
  if (motor_pwm->motor2_pwm >= MOTOR_MAX_PWM_VALUE)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	edd3 7a01 	vldr	s15, [r3, #4]
 800351c:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800360c <set_motor_pwm+0x14c>
 8003520:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003528:	db05      	blt.n	8003536 <set_motor_pwm+0x76>
    htim4.Instance->CCR2 = MOTOR_MAX_PWM_VALUE;
 800352a:	4b39      	ldr	r3, [pc, #228]	; (8003610 <set_motor_pwm+0x150>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f240 726c 	movw	r2, #1900	; 0x76c
 8003532:	639a      	str	r2, [r3, #56]	; 0x38
 8003534:	e016      	b.n	8003564 <set_motor_pwm+0xa4>
  else if (motor_pwm->motor2_pwm <= MOTOR_MIN_PWM_VALUE)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	edd3 7a01 	vldr	s15, [r3, #4]
 800353c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003544:	d804      	bhi.n	8003550 <set_motor_pwm+0x90>
    htim4.Instance->CCR2 = MOTOR_MIN_PWM_VALUE;
 8003546:	4b32      	ldr	r3, [pc, #200]	; (8003610 <set_motor_pwm+0x150>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2200      	movs	r2, #0
 800354c:	639a      	str	r2, [r3, #56]	; 0x38
 800354e:	e009      	b.n	8003564 <set_motor_pwm+0xa4>
  else
    htim4.Instance->CCR2 = (uint32_t) motor_pwm->motor2_pwm;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	edd3 7a01 	vldr	s15, [r3, #4]
 8003556:	4b2e      	ldr	r3, [pc, #184]	; (8003610 <set_motor_pwm+0x150>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800355e:	ee17 2a90 	vmov	r2, s15
 8003562:	639a      	str	r2, [r3, #56]	; 0x38
  
  if (motor_pwm->motor3_pwm >= MOTOR_MAX_PWM_VALUE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	edd3 7a02 	vldr	s15, [r3, #8]
 800356a:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800360c <set_motor_pwm+0x14c>
 800356e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003576:	db05      	blt.n	8003584 <set_motor_pwm+0xc4>
    htim4.Instance->CCR3 = MOTOR_MAX_PWM_VALUE;
 8003578:	4b25      	ldr	r3, [pc, #148]	; (8003610 <set_motor_pwm+0x150>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f240 726c 	movw	r2, #1900	; 0x76c
 8003580:	63da      	str	r2, [r3, #60]	; 0x3c
 8003582:	e016      	b.n	80035b2 <set_motor_pwm+0xf2>
  else if (motor_pwm->motor3_pwm <= MOTOR_MIN_PWM_VALUE)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	edd3 7a02 	vldr	s15, [r3, #8]
 800358a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800358e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003592:	d804      	bhi.n	800359e <set_motor_pwm+0xde>
    htim4.Instance->CCR3 = MOTOR_MIN_PWM_VALUE;
 8003594:	4b1e      	ldr	r3, [pc, #120]	; (8003610 <set_motor_pwm+0x150>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2200      	movs	r2, #0
 800359a:	63da      	str	r2, [r3, #60]	; 0x3c
 800359c:	e009      	b.n	80035b2 <set_motor_pwm+0xf2>
  else
    htim4.Instance->CCR3 = (uint32_t) motor_pwm->motor3_pwm;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80035a4:	4b1a      	ldr	r3, [pc, #104]	; (8003610 <set_motor_pwm+0x150>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035ac:	ee17 2a90 	vmov	r2, s15
 80035b0:	63da      	str	r2, [r3, #60]	; 0x3c
  
  if (motor_pwm->motor4_pwm >= MOTOR_MAX_PWM_VALUE)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80035b8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800360c <set_motor_pwm+0x14c>
 80035bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035c4:	db05      	blt.n	80035d2 <set_motor_pwm+0x112>
    htim4.Instance->CCR4 = MOTOR_MAX_PWM_VALUE;
 80035c6:	4b12      	ldr	r3, [pc, #72]	; (8003610 <set_motor_pwm+0x150>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f240 726c 	movw	r2, #1900	; 0x76c
 80035ce:	641a      	str	r2, [r3, #64]	; 0x40
  else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
    htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
  else
    htim4.Instance->CCR4 = (uint32_t) motor_pwm->motor4_pwm;
}
 80035d0:	e016      	b.n	8003600 <set_motor_pwm+0x140>
  else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	edd3 7a03 	vldr	s15, [r3, #12]
 80035d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e0:	d804      	bhi.n	80035ec <set_motor_pwm+0x12c>
    htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
 80035e2:	4b0b      	ldr	r3, [pc, #44]	; (8003610 <set_motor_pwm+0x150>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2200      	movs	r2, #0
 80035e8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80035ea:	e009      	b.n	8003600 <set_motor_pwm+0x140>
    htim4.Instance->CCR4 = (uint32_t) motor_pwm->motor4_pwm;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80035f2:	4b07      	ldr	r3, [pc, #28]	; (8003610 <set_motor_pwm+0x150>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035fa:	ee17 2a90 	vmov	r2, s15
 80035fe:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr
 800360c:	44ed8000 	.word	0x44ed8000
 8003610:	20000ab8 	.word	0x20000ab8

08003614 <set_motor_pwm_zero>:


void set_motor_pwm_zero(MotorControlTypeDef *motor_pwm)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  motor_pwm->motor1_pwm = 0;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f04f 0200 	mov.w	r2, #0
 8003622:	601a      	str	r2, [r3, #0]
  motor_pwm->motor2_pwm = 0;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f04f 0200 	mov.w	r2, #0
 800362a:	605a      	str	r2, [r3, #4]
  motor_pwm->motor3_pwm = 0;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f04f 0200 	mov.w	r2, #0
 8003632:	609a      	str	r2, [r3, #8]
  motor_pwm->motor4_pwm = 0;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f04f 0200 	mov.w	r2, #0
 800363a:	60da      	str	r2, [r3, #12]
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <QuaternionToEuler>:

/*
 * Convert Quaternion to Euler Angle
 */
void QuaternionToEuler(QuaternionTypeDef *qr, EulerAngleTypeDef *ea)
{
 8003648:	b5b0      	push	{r4, r5, r7, lr}
 800364a:	b08e      	sub	sp, #56	; 0x38
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
    float q0q0, q1q1, q2q2, q3q3;
    float dq0, dq1, dq2;
    float dq1q3, dq0q2/*, dq1q2*/;
    float dq0q1, dq2q3/*, dq0q3*/;

    q0q0 = qr->q0*qr->q0;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	ed93 7a00 	vldr	s14, [r3]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	edd3 7a00 	vldr	s15, [r3]
 800365e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003662:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    q1q1 = qr->q1*qr->q1;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	ed93 7a01 	vldr	s14, [r3, #4]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003676:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    q2q2 = qr->q2*qr->q2;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	edd3 7a02 	vldr	s15, [r3, #8]
 8003686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800368a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    q3q3 = qr->q3*qr->q3;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	ed93 7a03 	vldr	s14, [r3, #12]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	edd3 7a03 	vldr	s15, [r3, #12]
 800369a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800369e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    dq0 = 2*qr->q0;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	edd3 7a00 	vldr	s15, [r3]
 80036a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80036ac:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    dq1 = 2*qr->q1;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	edd3 7a01 	vldr	s15, [r3, #4]
 80036b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80036ba:	edc7 7a08 	vstr	s15, [r7, #32]
    dq2 = 2*qr->q2;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80036c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80036c8:	edc7 7a07 	vstr	s15, [r7, #28]
    //dq1q2 = dq1 * qr->q2;
    dq1q3 = dq1 * qr->q3;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80036d2:	ed97 7a08 	vldr	s14, [r7, #32]
 80036d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036da:	edc7 7a06 	vstr	s15, [r7, #24]
    dq0q2 = dq0 * qr->q2;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80036e4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80036e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036ec:	edc7 7a05 	vstr	s15, [r7, #20]
    //dq0q3 = dq0 * qr->q3;
    dq0q1 = dq0 * qr->q1;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80036f6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80036fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036fe:	edc7 7a04 	vstr	s15, [r7, #16]
    dq2q3 = dq2 * qr->q3;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	edd3 7a03 	vldr	s15, [r3, #12]
 8003708:	ed97 7a07 	vldr	s14, [r7, #28]
 800370c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003710:	edc7 7a03 	vstr	s15, [r7, #12]

    ea->thx = atan2(dq0q1+dq2q3, q0q0+q3q3-q1q1-q2q2);
 8003714:	ed97 7a04 	vldr	s14, [r7, #16]
 8003718:	edd7 7a03 	vldr	s15, [r7, #12]
 800371c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003720:	ee17 0a90 	vmov	r0, s15
 8003724:	f7fc ff18 	bl	8000558 <__aeabi_f2d>
 8003728:	4604      	mov	r4, r0
 800372a:	460d      	mov	r5, r1
 800372c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003730:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003734:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003738:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800373c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003740:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003744:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003748:	ee17 0a90 	vmov	r0, s15
 800374c:	f7fc ff04 	bl	8000558 <__aeabi_f2d>
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	ec43 2b11 	vmov	d1, r2, r3
 8003758:	ec45 4b10 	vmov	d0, r4, r5
 800375c:	f013 fcd2 	bl	8017104 <atan2>
 8003760:	ec53 2b10 	vmov	r2, r3, d0
 8003764:	4610      	mov	r0, r2
 8003766:	4619      	mov	r1, r3
 8003768:	f7fd fa26 	bl	8000bb8 <__aeabi_d2f>
 800376c:	4602      	mov	r2, r0
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	601a      	str	r2, [r3, #0]
    ea->thy = asin(dq0q2-dq1q3);
 8003772:	ed97 7a05 	vldr	s14, [r7, #20]
 8003776:	edd7 7a06 	vldr	s15, [r7, #24]
 800377a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800377e:	ee17 0a90 	vmov	r0, s15
 8003782:	f7fc fee9 	bl	8000558 <__aeabi_f2d>
 8003786:	4602      	mov	r2, r0
 8003788:	460b      	mov	r3, r1
 800378a:	ec43 2b10 	vmov	d0, r2, r3
 800378e:	f013 fc7f 	bl	8017090 <asin>
 8003792:	ec53 2b10 	vmov	r2, r3, d0
 8003796:	4610      	mov	r0, r2
 8003798:	4619      	mov	r1, r3
 800379a:	f7fd fa0d 	bl	8000bb8 <__aeabi_d2f>
 800379e:	4602      	mov	r2, r0
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	605a      	str	r2, [r3, #4]
    
    

    //ea->thz = atan2(dq1q2+dq0q3, q0q0+q1q1-q2q2-q3q3);

}
 80037a4:	bf00      	nop
 80037a6:	3738      	adds	r7, #56	; 0x38
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bdb0      	pop	{r4, r5, r7, pc}

080037ac <init_remote_control>:

// privite function
void init_rc_variables(void);

void init_remote_control(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  rc_connection_flag = 0;
 80037b0:	4b0e      	ldr	r3, [pc, #56]	; (80037ec <init_remote_control+0x40>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	701a      	strb	r2, [r3, #0]
  rc_timeout = 1000;
 80037b6:	4b0e      	ldr	r3, [pc, #56]	; (80037f0 <init_remote_control+0x44>)
 80037b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037bc:	601a      	str	r2, [r3, #0]

  // Initial R/C global variables
  gAIL = 0;
 80037be:	4b0d      	ldr	r3, [pc, #52]	; (80037f4 <init_remote_control+0x48>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	801a      	strh	r2, [r3, #0]
  gELE = 0;
 80037c4:	4b0c      	ldr	r3, [pc, #48]	; (80037f8 <init_remote_control+0x4c>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	801a      	strh	r2, [r3, #0]
  gTHR = 0;
 80037ca:	4b0c      	ldr	r3, [pc, #48]	; (80037fc <init_remote_control+0x50>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	801a      	strh	r2, [r3, #0]
  gRUD = 0;
 80037d0:	4b0b      	ldr	r3, [pc, #44]	; (8003800 <init_remote_control+0x54>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	801a      	strh	r2, [r3, #0]

  init_rc_variables();
 80037d6:	f000 f819 	bl	800380c <init_rc_variables>
  // queue for test purpose
  cnt = 0;
 80037da:	4b0a      	ldr	r3, [pc, #40]	; (8003804 <init_remote_control+0x58>)
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]
  init_queue(&que);
 80037e0:	4809      	ldr	r0, [pc, #36]	; (8003808 <init_remote_control+0x5c>)
 80037e2:	f000 f8cb 	bl	800397c <init_queue>
}
 80037e6:	bf00      	nop
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	200010a2 	.word	0x200010a2
 80037f0:	20001070 	.word	0x20001070
 80037f4:	200010a0 	.word	0x200010a0
 80037f8:	2000109c 	.word	0x2000109c
 80037fc:	2000109e 	.word	0x2000109e
 8003800:	200010f2 	.word	0x200010f2
 8003804:	20001074 	.word	0x20001074
 8003808:	200010a8 	.word	0x200010a8

0800380c <init_rc_variables>:

void init_rc_variables(void)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
  uint32_t i;
  rc_connection_flag = 0;
 8003812:	4b13      	ldr	r3, [pc, #76]	; (8003860 <init_rc_variables+0x54>)
 8003814:	2200      	movs	r2, #0
 8003816:	701a      	strb	r2, [r3, #0]
  for (i=0;i<4;i++)
 8003818:	2300      	movs	r3, #0
 800381a:	607b      	str	r3, [r7, #4]
 800381c:	e016      	b.n	800384c <init_rc_variables+0x40>
  {
    rc_flag[i] = 0;
 800381e:	4a11      	ldr	r2, [pc, #68]	; (8003864 <init_rc_variables+0x58>)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4413      	add	r3, r2
 8003824:	2200      	movs	r2, #0
 8003826:	701a      	strb	r2, [r3, #0]
    rc_t_rise[i] = 0;
 8003828:	4a0f      	ldr	r2, [pc, #60]	; (8003868 <init_rc_variables+0x5c>)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2100      	movs	r1, #0
 800382e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t_fall[i] = 0;
 8003832:	4a0e      	ldr	r2, [pc, #56]	; (800386c <init_rc_variables+0x60>)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2100      	movs	r1, #0
 8003838:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t[i] = 0;
 800383c:	4a0c      	ldr	r2, [pc, #48]	; (8003870 <init_rc_variables+0x64>)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2100      	movs	r1, #0
 8003842:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i=0;i<4;i++)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3301      	adds	r3, #1
 800384a:	607b      	str	r3, [r7, #4]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b03      	cmp	r3, #3
 8003850:	d9e5      	bls.n	800381e <init_rc_variables+0x12>
  }
}
 8003852:	bf00      	nop
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	200010a2 	.word	0x200010a2
 8003864:	20001078 	.word	0x20001078
 8003868:	2000107c 	.word	0x2000107c
 800386c:	200010f4 	.word	0x200010f4
 8003870:	2000108c 	.word	0x2000108c

08003874 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
      }
  }
  #endif
  #ifdef REMOCON_BLE
        
        update_rc_data(0);
 800387c:	2000      	movs	r0, #0
 800387e:	f000 f823 	bl	80038c8 <update_rc_data>
      
  #endif
}
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
	...

0800388c <HAL_SYSTICK_Callback>:


void HAL_SYSTICK_Callback(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  // Process user timer
  User_Timer_Callback();
 8003890:	f000 fdf6 	bl	8004480 <User_Timer_Callback>
  // Count rc_timeout up to 1s
  if (rc_timeout < 1000)
 8003894:	4b0a      	ldr	r3, [pc, #40]	; (80038c0 <HAL_SYSTICK_Callback+0x34>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800389c:	da04      	bge.n	80038a8 <HAL_SYSTICK_Callback+0x1c>
    rc_timeout++;
 800389e:	4b08      	ldr	r3, [pc, #32]	; (80038c0 <HAL_SYSTICK_Callback+0x34>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	3301      	adds	r3, #1
 80038a4:	4a06      	ldr	r2, [pc, #24]	; (80038c0 <HAL_SYSTICK_Callback+0x34>)
 80038a6:	6013      	str	r3, [r2, #0]
  if (rc_timeout > RC_TIMEOUT_VALUE)
 80038a8:	4b05      	ldr	r3, [pc, #20]	; (80038c0 <HAL_SYSTICK_Callback+0x34>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b1e      	cmp	r3, #30
 80038ae:	dd01      	ble.n	80038b4 <HAL_SYSTICK_Callback+0x28>
    init_rc_variables();
 80038b0:	f7ff ffac 	bl	800380c <init_rc_variables>
  #ifdef REMOCON_PWM
    rc_connection_flag = (rc_timeout <= RC_TIMEOUT_VALUE);
  #endif
  #ifdef REMOCON_BLE
    rc_connection_flag = 1;             /* To modify and check status of BLE connection */
 80038b4:	4b03      	ldr	r3, [pc, #12]	; (80038c4 <HAL_SYSTICK_Callback+0x38>)
 80038b6:	2201      	movs	r2, #1
 80038b8:	701a      	strb	r2, [r3, #0]
  #endif
}
 80038ba:	bf00      	nop
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	20001070 	.word	0x20001070
 80038c4:	200010a2 	.word	0x200010a2

080038c8 <update_rc_data>:


/* Update global variables of R/C data */
void update_rc_data(int32_t idx)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
      default: break;
    }
  #endif
  
  // Activate Calibration Procedure  
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL > RC_CAL_THRESHOLD) && (gRUD < - RC_CAL_THRESHOLD))
 80038d0:	4b23      	ldr	r3, [pc, #140]	; (8003960 <update_rc_data+0x98>)
 80038d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d114      	bne.n	8003904 <update_rc_data+0x3c>
 80038da:	4b22      	ldr	r3, [pc, #136]	; (8003964 <update_rc_data+0x9c>)
 80038dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038e0:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 80038e4:	da0e      	bge.n	8003904 <update_rc_data+0x3c>
 80038e6:	4b20      	ldr	r3, [pc, #128]	; (8003968 <update_rc_data+0xa0>)
 80038e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038ec:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80038f0:	dd08      	ble.n	8003904 <update_rc_data+0x3c>
 80038f2:	4b1e      	ldr	r3, [pc, #120]	; (800396c <update_rc_data+0xa4>)
 80038f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038f8:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 80038fc:	da02      	bge.n	8003904 <update_rc_data+0x3c>
  {
    rc_cal_flag = 1;
 80038fe:	4b1c      	ldr	r3, [pc, #112]	; (8003970 <update_rc_data+0xa8>)
 8003900:	2201      	movs	r2, #1
 8003902:	601a      	str	r2, [r3, #0]
  }

  // Activate Arming/Disarming 
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL < - RC_CAL_THRESHOLD) && (gRUD > RC_CAL_THRESHOLD))
 8003904:	4b16      	ldr	r3, [pc, #88]	; (8003960 <update_rc_data+0x98>)
 8003906:	f9b3 3000 	ldrsh.w	r3, [r3]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d122      	bne.n	8003954 <update_rc_data+0x8c>
 800390e:	4b15      	ldr	r3, [pc, #84]	; (8003964 <update_rc_data+0x9c>)
 8003910:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003914:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8003918:	da1c      	bge.n	8003954 <update_rc_data+0x8c>
 800391a:	4b13      	ldr	r3, [pc, #76]	; (8003968 <update_rc_data+0xa0>)
 800391c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003920:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8003924:	da16      	bge.n	8003954 <update_rc_data+0x8c>
 8003926:	4b11      	ldr	r3, [pc, #68]	; (800396c <update_rc_data+0xa4>)
 8003928:	f9b3 3000 	ldrsh.w	r3, [r3]
 800392c:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8003930:	dd10      	ble.n	8003954 <update_rc_data+0x8c>
  {
    if (rc_enable_motor==0) // if not armed -> arm
 8003932:	4b10      	ldr	r3, [pc, #64]	; (8003974 <update_rc_data+0xac>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d106      	bne.n	8003948 <update_rc_data+0x80>
    {
      rc_enable_motor = 1;
 800393a:	4b0e      	ldr	r3, [pc, #56]	; (8003974 <update_rc_data+0xac>)
 800393c:	2201      	movs	r2, #1
 800393e:	601a      	str	r2, [r3, #0]
      fly_ready = 1;
 8003940:	4b0d      	ldr	r3, [pc, #52]	; (8003978 <update_rc_data+0xb0>)
 8003942:	2201      	movs	r2, #1
 8003944:	601a      	str	r2, [r3, #0]
    {
      rc_enable_motor = 0;
      fly_ready = 0;
    }
  }
}
 8003946:	e005      	b.n	8003954 <update_rc_data+0x8c>
      rc_enable_motor = 0;
 8003948:	4b0a      	ldr	r3, [pc, #40]	; (8003974 <update_rc_data+0xac>)
 800394a:	2200      	movs	r2, #0
 800394c:	601a      	str	r2, [r3, #0]
      fly_ready = 0;
 800394e:	4b0a      	ldr	r3, [pc, #40]	; (8003978 <update_rc_data+0xb0>)
 8003950:	2200      	movs	r2, #0
 8003952:	601a      	str	r2, [r3, #0]
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	2000109e 	.word	0x2000109e
 8003964:	2000109c 	.word	0x2000109c
 8003968:	200010a0 	.word	0x200010a0
 800396c:	200010f2 	.word	0x200010f2
 8003970:	200004d8 	.word	0x200004d8
 8003974:	200004dc 	.word	0x200004dc
 8003978:	200004e4 	.word	0x200004e4

0800397c <init_queue>:
    }
}


void init_queue(Queue_TypeDef *q)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  int32_t i;

  q->header = 0;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	801a      	strh	r2, [r3, #0]
  q->tail = 0;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	805a      	strh	r2, [r3, #2]
  q->length = QUEUE_LENGTH;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2210      	movs	r2, #16
 8003994:	809a      	strh	r2, [r3, #4]
  q->full = 0;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	80da      	strh	r2, [r3, #6]
  q->empty = 1;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	811a      	strh	r2, [r3, #8]
  for (i=0;i<QUEUE_LENGTH;i++)
 80039a2:	2300      	movs	r3, #0
 80039a4:	60fb      	str	r3, [r7, #12]
 80039a6:	e00f      	b.n	80039c8 <init_queue+0x4c>
  {
    q->buffer[i][0] = 0;
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	3302      	adds	r3, #2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	2200      	movs	r2, #0
 80039b4:	805a      	strh	r2, [r3, #2]
    q->buffer[i][1] = 0;
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4413      	add	r3, r2
 80039be:	2200      	movs	r2, #0
 80039c0:	819a      	strh	r2, [r3, #12]
  for (i=0;i<QUEUE_LENGTH;i++)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	3301      	adds	r3, #1
 80039c6:	60fb      	str	r3, [r7, #12]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2b0f      	cmp	r3, #15
 80039cc:	ddec      	ble.n	80039a8 <init_queue+0x2c>
  }
}
 80039ce:	bf00      	nop
 80039d0:	bf00      	nop
 80039d2:	3714      	adds	r7, #20
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <ReadSensorRawData>:
 *      Acc - mg
 *      Gyro - mdps
 *      Mag - mguass
 */
void ReadSensorRawData(void *ACC_handle, void *GYR_handle, void *MAG_handle, void *PRE_handle, AxesRaw_TypeDef *acc, AxesRaw_TypeDef *gyro, AxesRaw_TypeDef *mag, float *pre)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b094      	sub	sp, #80	; 0x50
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
 80039e8:	603b      	str	r3, [r7, #0]
    int32_t t1;
    SensorAxes_t acc_temp_int16, gyro_temp_int16, mag_temp_int16;            /* Data Type int16_t */
    AxesRaw_TypeDef acc_temp, gyro_temp; 
    /* Data Type int32_t */
    // Read data is in mg unit
    BSP_ACCELERO_Get_Axes(ACC_handle, &acc_temp_int16);
 80039ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80039ee:	4619      	mov	r1, r3
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f001 fcef 	bl	80053d4 <BSP_ACCELERO_Get_Axes>
    acc_temp.AXIS_X = (int32_t) acc_temp_int16.AXIS_X;                /* Casting data to int32_t */
 80039f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039f8:	61fb      	str	r3, [r7, #28]
    acc_temp.AXIS_Y = (int32_t) acc_temp_int16.AXIS_Y;
 80039fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039fc:	623b      	str	r3, [r7, #32]
    acc_temp.AXIS_Z = (int32_t) acc_temp_int16.AXIS_Z;
 80039fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a00:	627b      	str	r3, [r7, #36]	; 0x24
    // Read data is in mdps unit
    BSP_GYRO_Get_Axes(GYR_handle, &gyro_temp_int16);
 8003a02:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003a06:	4619      	mov	r1, r3
 8003a08:	68b8      	ldr	r0, [r7, #8]
 8003a0a:	f001 fe9b 	bl	8005744 <BSP_GYRO_Get_Axes>
    gyro_temp.AXIS_X = (int32_t) gyro_temp_int16.AXIS_X;                /* Casting data to int32_t */
 8003a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a10:	613b      	str	r3, [r7, #16]
    gyro_temp.AXIS_Y = (int32_t) gyro_temp_int16.AXIS_Y;
 8003a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a14:	617b      	str	r3, [r7, #20]
    gyro_temp.AXIS_Z = (int32_t) gyro_temp_int16.AXIS_Z;
 8003a16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a18:	61bb      	str	r3, [r7, #24]
    // Read data is in mg unit
    if (USE_MAG_SENSOR){
        BSP_MAGNETO_Get_Axes(MAG_handle, &mag_temp_int16);
 8003a1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a1e:	4619      	mov	r1, r3
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f001 ff99 	bl	8005958 <BSP_MAGNETO_Get_Axes>
        mag->AXIS_X = (int32_t) mag_temp_int16.AXIS_X;
 8003a26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a28:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a2a:	601a      	str	r2, [r3, #0]
        mag->AXIS_Y = (int32_t) mag_temp_int16.AXIS_Y;
 8003a2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a30:	605a      	str	r2, [r3, #4]
        mag->AXIS_Z = (int32_t) mag_temp_int16.AXIS_Z;
 8003a32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a34:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a36:	609a      	str	r2, [r3, #8]
        mag->AXIS_Y = 0;
        mag->AXIS_Z = 0;
    }
    
    if (USE_PRESSURE_SENSOR)
        BSP_PRESSURE_Get_Press(PRE_handle, pre);
 8003a38:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003a3a:	6838      	ldr	r0, [r7, #0]
 8003a3c:	f002 f8e2 	bl	8005c04 <BSP_PRESSURE_Get_Press>
        // No need to convert in this case
    }
    else if (COORDINATE_SYSTEM == 3)
    {
     
      acc->AXIS_X = -acc_temp.AXIS_Y;
 8003a40:	6a3b      	ldr	r3, [r7, #32]
 8003a42:	425a      	negs	r2, r3
 8003a44:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a46:	601a      	str	r2, [r3, #0]
      acc->AXIS_Y = acc_temp.AXIS_X;
 8003a48:	69fa      	ldr	r2, [r7, #28]
 8003a4a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a4c:	605a      	str	r2, [r3, #4]
      acc->AXIS_Z = acc_temp.AXIS_Z;
 8003a4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a50:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a52:	609a      	str	r2, [r3, #8]
      
      gyro->AXIS_X = -gyro_temp.AXIS_Y;
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	425a      	negs	r2, r3
 8003a58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a5a:	601a      	str	r2, [r3, #0]
      gyro->AXIS_Y = gyro_temp.AXIS_X;
 8003a5c:	693a      	ldr	r2, [r7, #16]
 8003a5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a60:	605a      	str	r2, [r3, #4]
      gyro->AXIS_Z = gyro_temp.AXIS_Z;
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a66:	609a      	str	r2, [r3, #8]
      
      // convert mag
      t1 = mag->AXIS_X;
 8003a68:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	64fb      	str	r3, [r7, #76]	; 0x4c
      mag->AXIS_X = - mag->AXIS_Y;
 8003a6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	425a      	negs	r2, r3
 8003a74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a76:	601a      	str	r2, [r3, #0]
      mag->AXIS_Y = t1;
 8003a78:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a7a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a7c:	605a      	str	r2, [r3, #4]
        gyro->AXIS_Y = - gyro->AXIS_Y;
        // convert mag
        mag->AXIS_X = - mag->AXIS_X;
        mag->AXIS_Y = - mag->AXIS_Y;
    }
}
 8003a7e:	bf00      	nop
 8003a80:	3750      	adds	r7, #80	; 0x50
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
	...

08003a88 <Add_ConfigW2ST_Service>:
 * @brief  Add the Config service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_ConfigW2ST_Service(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b08c      	sub	sp, #48	; 0x30
 8003a8c:	af06      	add	r7, sp, #24
  tBleStatus ret;

  uint8_t uuid[16];

  COPY_CONFIG_SERVICE_UUID(uuid);
 8003a8e:	231b      	movs	r3, #27
 8003a90:	713b      	strb	r3, [r7, #4]
 8003a92:	23c5      	movs	r3, #197	; 0xc5
 8003a94:	717b      	strb	r3, [r7, #5]
 8003a96:	23d5      	movs	r3, #213	; 0xd5
 8003a98:	71bb      	strb	r3, [r7, #6]
 8003a9a:	23a5      	movs	r3, #165	; 0xa5
 8003a9c:	71fb      	strb	r3, [r7, #7]
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	723b      	strb	r3, [r7, #8]
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	727b      	strb	r3, [r7, #9]
 8003aa6:	23b4      	movs	r3, #180	; 0xb4
 8003aa8:	72bb      	strb	r3, [r7, #10]
 8003aaa:	239a      	movs	r3, #154	; 0x9a
 8003aac:	72fb      	strb	r3, [r7, #11]
 8003aae:	23e1      	movs	r3, #225	; 0xe1
 8003ab0:	733b      	strb	r3, [r7, #12]
 8003ab2:	2311      	movs	r3, #17
 8003ab4:	737b      	strb	r3, [r7, #13]
 8003ab6:	230f      	movs	r3, #15
 8003ab8:	73bb      	strb	r3, [r7, #14]
 8003aba:	2300      	movs	r3, #0
 8003abc:	73fb      	strb	r3, [r7, #15]
 8003abe:	2300      	movs	r3, #0
 8003ac0:	743b      	strb	r3, [r7, #16]
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	747b      	strb	r3, [r7, #17]
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	74bb      	strb	r3, [r7, #18]
 8003aca:	2300      	movs	r3, #0
 8003acc:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_serv(UUID_TYPE_128,  uuid, PRIMARY_SERVICE, 1+3,&ConfigServW2STHandle);
 8003ace:	1d39      	adds	r1, r7, #4
 8003ad0:	4b26      	ldr	r3, [pc, #152]	; (8003b6c <Add_ConfigW2ST_Service+0xe4>)
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	2304      	movs	r3, #4
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	2002      	movs	r0, #2
 8003ada:	f00e feb9 	bl	8012850 <aci_gatt_add_serv>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	75fb      	strb	r3, [r7, #23]

  if (ret != BLE_STATUS_SUCCESS)
 8003ae2:	7dfb      	ldrb	r3, [r7, #23]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d139      	bne.n	8003b5c <Add_ConfigW2ST_Service+0xd4>
    goto fail;

  COPY_CONFIG_W2ST_CHAR_UUID(uuid);
 8003ae8:	231b      	movs	r3, #27
 8003aea:	713b      	strb	r3, [r7, #4]
 8003aec:	23c5      	movs	r3, #197	; 0xc5
 8003aee:	717b      	strb	r3, [r7, #5]
 8003af0:	23d5      	movs	r3, #213	; 0xd5
 8003af2:	71bb      	strb	r3, [r7, #6]
 8003af4:	23a5      	movs	r3, #165	; 0xa5
 8003af6:	71fb      	strb	r3, [r7, #7]
 8003af8:	2302      	movs	r3, #2
 8003afa:	723b      	strb	r3, [r7, #8]
 8003afc:	2300      	movs	r3, #0
 8003afe:	727b      	strb	r3, [r7, #9]
 8003b00:	2336      	movs	r3, #54	; 0x36
 8003b02:	72bb      	strb	r3, [r7, #10]
 8003b04:	23ac      	movs	r3, #172	; 0xac
 8003b06:	72fb      	strb	r3, [r7, #11]
 8003b08:	23e1      	movs	r3, #225	; 0xe1
 8003b0a:	733b      	strb	r3, [r7, #12]
 8003b0c:	2311      	movs	r3, #17
 8003b0e:	737b      	strb	r3, [r7, #13]
 8003b10:	230f      	movs	r3, #15
 8003b12:	73bb      	strb	r3, [r7, #14]
 8003b14:	2300      	movs	r3, #0
 8003b16:	73fb      	strb	r3, [r7, #15]
 8003b18:	2302      	movs	r3, #2
 8003b1a:	743b      	strb	r3, [r7, #16]
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	747b      	strb	r3, [r7, #17]
 8003b20:	2300      	movs	r3, #0
 8003b22:	74bb      	strb	r3, [r7, #18]
 8003b24:	2300      	movs	r3, #0
 8003b26:	74fb      	strb	r3, [r7, #19]
  ret =  aci_gatt_add_char(ConfigServW2STHandle, UUID_TYPE_128, uuid, 20 /* Max Dimension */,
 8003b28:	4b10      	ldr	r3, [pc, #64]	; (8003b6c <Add_ConfigW2ST_Service+0xe4>)
 8003b2a:	8818      	ldrh	r0, [r3, #0]
 8003b2c:	1d3a      	adds	r2, r7, #4
 8003b2e:	4b10      	ldr	r3, [pc, #64]	; (8003b70 <Add_ConfigW2ST_Service+0xe8>)
 8003b30:	9305      	str	r3, [sp, #20]
 8003b32:	2301      	movs	r3, #1
 8003b34:	9304      	str	r3, [sp, #16]
 8003b36:	2310      	movs	r3, #16
 8003b38:	9303      	str	r3, [sp, #12]
 8003b3a:	2305      	movs	r3, #5
 8003b3c:	9302      	str	r3, [sp, #8]
 8003b3e:	2300      	movs	r3, #0
 8003b40:	9301      	str	r3, [sp, #4]
 8003b42:	2314      	movs	r3, #20
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	2314      	movs	r3, #20
 8003b48:	2102      	movs	r1, #2
 8003b4a:	f00e ff0d 	bl	8012968 <aci_gatt_add_char>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	75fb      	strb	r3, [r7, #23]
                           CHAR_PROP_NOTIFY| CHAR_PROP_WRITE_WITHOUT_RESP,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &ConfigCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8003b52:	7dfb      	ldrb	r3, [r7, #23]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d103      	bne.n	8003b60 <Add_ConfigW2ST_Service+0xd8>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	e003      	b.n	8003b64 <Add_ConfigW2ST_Service+0xdc>
    goto fail;
 8003b5c:	bf00      	nop
 8003b5e:	e000      	b.n	8003b62 <Add_ConfigW2ST_Service+0xda>
    goto fail;
 8003b60:	bf00      	nop

fail:
  //PRINTF("Error while adding Configuration service.\n");
  return BLE_STATUS_ERROR;
 8003b62:	2347      	movs	r3, #71	; 0x47
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	20000510 	.word	0x20000510
 8003b70:	20000512 	.word	0x20000512

08003b74 <Add_ConsoleW2ST_Service>:
 * @brief  Add the Console service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_ConsoleW2ST_Service(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b08c      	sub	sp, #48	; 0x30
 8003b78:	af06      	add	r7, sp, #24
  tBleStatus ret;

  uint8_t uuid[16];

  COPY_CONSOLE_SERVICE_UUID(uuid);
 8003b7a:	231b      	movs	r3, #27
 8003b7c:	713b      	strb	r3, [r7, #4]
 8003b7e:	23c5      	movs	r3, #197	; 0xc5
 8003b80:	717b      	strb	r3, [r7, #5]
 8003b82:	23d5      	movs	r3, #213	; 0xd5
 8003b84:	71bb      	strb	r3, [r7, #6]
 8003b86:	23a5      	movs	r3, #165	; 0xa5
 8003b88:	71fb      	strb	r3, [r7, #7]
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	723b      	strb	r3, [r7, #8]
 8003b8e:	2300      	movs	r3, #0
 8003b90:	727b      	strb	r3, [r7, #9]
 8003b92:	23b4      	movs	r3, #180	; 0xb4
 8003b94:	72bb      	strb	r3, [r7, #10]
 8003b96:	239a      	movs	r3, #154	; 0x9a
 8003b98:	72fb      	strb	r3, [r7, #11]
 8003b9a:	23e1      	movs	r3, #225	; 0xe1
 8003b9c:	733b      	strb	r3, [r7, #12]
 8003b9e:	2311      	movs	r3, #17
 8003ba0:	737b      	strb	r3, [r7, #13]
 8003ba2:	230e      	movs	r3, #14
 8003ba4:	73bb      	strb	r3, [r7, #14]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	73fb      	strb	r3, [r7, #15]
 8003baa:	2300      	movs	r3, #0
 8003bac:	743b      	strb	r3, [r7, #16]
 8003bae:	2300      	movs	r3, #0
 8003bb0:	747b      	strb	r3, [r7, #17]
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	74bb      	strb	r3, [r7, #18]
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_serv(UUID_TYPE_128,  uuid, PRIMARY_SERVICE, 1+3*2,&ConsoleW2STHandle);
 8003bba:	1d39      	adds	r1, r7, #4
 8003bbc:	4b43      	ldr	r3, [pc, #268]	; (8003ccc <Add_ConsoleW2ST_Service+0x158>)
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	2307      	movs	r3, #7
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	2002      	movs	r0, #2
 8003bc6:	f00e fe43 	bl	8012850 <aci_gatt_add_serv>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	75fb      	strb	r3, [r7, #23]

  if (ret != BLE_STATUS_SUCCESS) {
 8003bce:	7dfb      	ldrb	r3, [r7, #23]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d171      	bne.n	8003cb8 <Add_ConsoleW2ST_Service+0x144>
    goto fail;
  }

  COPY_TERM_CHAR_UUID(uuid);
 8003bd4:	231b      	movs	r3, #27
 8003bd6:	713b      	strb	r3, [r7, #4]
 8003bd8:	23c5      	movs	r3, #197	; 0xc5
 8003bda:	717b      	strb	r3, [r7, #5]
 8003bdc:	23d5      	movs	r3, #213	; 0xd5
 8003bde:	71bb      	strb	r3, [r7, #6]
 8003be0:	23a5      	movs	r3, #165	; 0xa5
 8003be2:	71fb      	strb	r3, [r7, #7]
 8003be4:	2302      	movs	r3, #2
 8003be6:	723b      	strb	r3, [r7, #8]
 8003be8:	2300      	movs	r3, #0
 8003bea:	727b      	strb	r3, [r7, #9]
 8003bec:	2336      	movs	r3, #54	; 0x36
 8003bee:	72bb      	strb	r3, [r7, #10]
 8003bf0:	23ac      	movs	r3, #172	; 0xac
 8003bf2:	72fb      	strb	r3, [r7, #11]
 8003bf4:	23e1      	movs	r3, #225	; 0xe1
 8003bf6:	733b      	strb	r3, [r7, #12]
 8003bf8:	2311      	movs	r3, #17
 8003bfa:	737b      	strb	r3, [r7, #13]
 8003bfc:	230e      	movs	r3, #14
 8003bfe:	73bb      	strb	r3, [r7, #14]
 8003c00:	2300      	movs	r3, #0
 8003c02:	73fb      	strb	r3, [r7, #15]
 8003c04:	2301      	movs	r3, #1
 8003c06:	743b      	strb	r3, [r7, #16]
 8003c08:	2300      	movs	r3, #0
 8003c0a:	747b      	strb	r3, [r7, #17]
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	74bb      	strb	r3, [r7, #18]
 8003c10:	2300      	movs	r3, #0
 8003c12:	74fb      	strb	r3, [r7, #19]
  ret =  aci_gatt_add_char(ConsoleW2STHandle, UUID_TYPE_128, uuid, W2ST_CONSOLE_MAX_CHAR_LEN,
 8003c14:	4b2d      	ldr	r3, [pc, #180]	; (8003ccc <Add_ConsoleW2ST_Service+0x158>)
 8003c16:	8818      	ldrh	r0, [r3, #0]
 8003c18:	1d3a      	adds	r2, r7, #4
 8003c1a:	4b2d      	ldr	r3, [pc, #180]	; (8003cd0 <Add_ConsoleW2ST_Service+0x15c>)
 8003c1c:	9305      	str	r3, [sp, #20]
 8003c1e:	2301      	movs	r3, #1
 8003c20:	9304      	str	r3, [sp, #16]
 8003c22:	2310      	movs	r3, #16
 8003c24:	9303      	str	r3, [sp, #12]
 8003c26:	2305      	movs	r3, #5
 8003c28:	9302      	str	r3, [sp, #8]
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	9301      	str	r3, [sp, #4]
 8003c2e:	231e      	movs	r3, #30
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	2314      	movs	r3, #20
 8003c34:	2102      	movs	r1, #2
 8003c36:	f00e fe97 	bl	8012968 <aci_gatt_add_char>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	75fb      	strb	r3, [r7, #23]
                           CHAR_PROP_NOTIFY| CHAR_PROP_WRITE_WITHOUT_RESP | CHAR_PROP_WRITE | CHAR_PROP_READ ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &TermCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8003c3e:	7dfb      	ldrb	r3, [r7, #23]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d13b      	bne.n	8003cbc <Add_ConsoleW2ST_Service+0x148>
    goto fail;
  }

  COPY_STDERR_CHAR_UUID(uuid);
 8003c44:	231b      	movs	r3, #27
 8003c46:	713b      	strb	r3, [r7, #4]
 8003c48:	23c5      	movs	r3, #197	; 0xc5
 8003c4a:	717b      	strb	r3, [r7, #5]
 8003c4c:	23d5      	movs	r3, #213	; 0xd5
 8003c4e:	71bb      	strb	r3, [r7, #6]
 8003c50:	23a5      	movs	r3, #165	; 0xa5
 8003c52:	71fb      	strb	r3, [r7, #7]
 8003c54:	2302      	movs	r3, #2
 8003c56:	723b      	strb	r3, [r7, #8]
 8003c58:	2300      	movs	r3, #0
 8003c5a:	727b      	strb	r3, [r7, #9]
 8003c5c:	2336      	movs	r3, #54	; 0x36
 8003c5e:	72bb      	strb	r3, [r7, #10]
 8003c60:	23ac      	movs	r3, #172	; 0xac
 8003c62:	72fb      	strb	r3, [r7, #11]
 8003c64:	23e1      	movs	r3, #225	; 0xe1
 8003c66:	733b      	strb	r3, [r7, #12]
 8003c68:	2311      	movs	r3, #17
 8003c6a:	737b      	strb	r3, [r7, #13]
 8003c6c:	230e      	movs	r3, #14
 8003c6e:	73bb      	strb	r3, [r7, #14]
 8003c70:	2300      	movs	r3, #0
 8003c72:	73fb      	strb	r3, [r7, #15]
 8003c74:	2302      	movs	r3, #2
 8003c76:	743b      	strb	r3, [r7, #16]
 8003c78:	2300      	movs	r3, #0
 8003c7a:	747b      	strb	r3, [r7, #17]
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	74bb      	strb	r3, [r7, #18]
 8003c80:	2300      	movs	r3, #0
 8003c82:	74fb      	strb	r3, [r7, #19]
  ret =  aci_gatt_add_char(ConsoleW2STHandle, UUID_TYPE_128, uuid, W2ST_CONSOLE_MAX_CHAR_LEN,
 8003c84:	4b11      	ldr	r3, [pc, #68]	; (8003ccc <Add_ConsoleW2ST_Service+0x158>)
 8003c86:	8818      	ldrh	r0, [r3, #0]
 8003c88:	1d3a      	adds	r2, r7, #4
 8003c8a:	4b12      	ldr	r3, [pc, #72]	; (8003cd4 <Add_ConsoleW2ST_Service+0x160>)
 8003c8c:	9305      	str	r3, [sp, #20]
 8003c8e:	2301      	movs	r3, #1
 8003c90:	9304      	str	r3, [sp, #16]
 8003c92:	2310      	movs	r3, #16
 8003c94:	9303      	str	r3, [sp, #12]
 8003c96:	2304      	movs	r3, #4
 8003c98:	9302      	str	r3, [sp, #8]
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	9301      	str	r3, [sp, #4]
 8003c9e:	2312      	movs	r3, #18
 8003ca0:	9300      	str	r3, [sp, #0]
 8003ca2:	2314      	movs	r3, #20
 8003ca4:	2102      	movs	r1, #2
 8003ca6:	f00e fe5f 	bl	8012968 <aci_gatt_add_char>
 8003caa:	4603      	mov	r3, r0
 8003cac:	75fb      	strb	r3, [r7, #23]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &StdErrCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8003cae:	7dfb      	ldrb	r3, [r7, #23]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d105      	bne.n	8003cc0 <Add_ConsoleW2ST_Service+0x14c>
     goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	e005      	b.n	8003cc4 <Add_ConsoleW2ST_Service+0x150>
    goto fail;
 8003cb8:	bf00      	nop
 8003cba:	e002      	b.n	8003cc2 <Add_ConsoleW2ST_Service+0x14e>
    goto fail;
 8003cbc:	bf00      	nop
 8003cbe:	e000      	b.n	8003cc2 <Add_ConsoleW2ST_Service+0x14e>
     goto fail;
 8003cc0:	bf00      	nop

fail:
  //PRINTF("Error while adding Console service.\n");
  return BLE_STATUS_ERROR;
 8003cc2:	2347      	movs	r3, #71	; 0x47
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3718      	adds	r7, #24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	20000514 	.word	0x20000514
 8003cd0:	20000516 	.word	0x20000516
 8003cd4:	20000518 	.word	0x20000518

08003cd8 <Add_HWServW2ST_Service>:
 * @brief  Add the HW Features service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b08c      	sub	sp, #48	; 0x30
 8003cdc:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberChars = 5;
 8003cde:	2305      	movs	r3, #5
 8003ce0:	617b      	str	r3, [r7, #20]
    /* Battery Present */
    NumberChars++;
  }
#endif /* STM32_SENSORTILE */

  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 8003ce2:	231b      	movs	r3, #27
 8003ce4:	703b      	strb	r3, [r7, #0]
 8003ce6:	23c5      	movs	r3, #197	; 0xc5
 8003ce8:	707b      	strb	r3, [r7, #1]
 8003cea:	23d5      	movs	r3, #213	; 0xd5
 8003cec:	70bb      	strb	r3, [r7, #2]
 8003cee:	23a5      	movs	r3, #165	; 0xa5
 8003cf0:	70fb      	strb	r3, [r7, #3]
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	713b      	strb	r3, [r7, #4]
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	717b      	strb	r3, [r7, #5]
 8003cfa:	23b4      	movs	r3, #180	; 0xb4
 8003cfc:	71bb      	strb	r3, [r7, #6]
 8003cfe:	239a      	movs	r3, #154	; 0x9a
 8003d00:	71fb      	strb	r3, [r7, #7]
 8003d02:	23e1      	movs	r3, #225	; 0xe1
 8003d04:	723b      	strb	r3, [r7, #8]
 8003d06:	2311      	movs	r3, #17
 8003d08:	727b      	strb	r3, [r7, #9]
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	72bb      	strb	r3, [r7, #10]
 8003d0e:	2300      	movs	r3, #0
 8003d10:	72fb      	strb	r3, [r7, #11]
 8003d12:	2300      	movs	r3, #0
 8003d14:	733b      	strb	r3, [r7, #12]
 8003d16:	2300      	movs	r3, #0
 8003d18:	737b      	strb	r3, [r7, #13]
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	73bb      	strb	r3, [r7, #14]
 8003d1e:	2300      	movs	r3, #0
 8003d20:	73fb      	strb	r3, [r7, #15]
  ret = aci_gatt_add_serv(UUID_TYPE_128,  uuid, PRIMARY_SERVICE,
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	461a      	mov	r2, r3
 8003d28:	0052      	lsls	r2, r2, #1
 8003d2a:	4413      	add	r3, r2
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	3301      	adds	r3, #1
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	4639      	mov	r1, r7
 8003d34:	4aac      	ldr	r2, [pc, #688]	; (8003fe8 <Add_HWServW2ST_Service+0x310>)
 8003d36:	9200      	str	r2, [sp, #0]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	2002      	movs	r0, #2
 8003d3c:	f00e fd88 	bl	8012850 <aci_gatt_add_serv>
 8003d40:	4603      	mov	r3, r0
 8003d42:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberChars,
                          &HWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8003d44:	7cfb      	ldrb	r3, [r7, #19]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f040 813d 	bne.w	8003fc6 <Add_HWServW2ST_Service+0x2ee>
    goto fail;
  }

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8003d4c:	231b      	movs	r3, #27
 8003d4e:	703b      	strb	r3, [r7, #0]
 8003d50:	23c5      	movs	r3, #197	; 0xc5
 8003d52:	707b      	strb	r3, [r7, #1]
 8003d54:	23d5      	movs	r3, #213	; 0xd5
 8003d56:	70bb      	strb	r3, [r7, #2]
 8003d58:	23a5      	movs	r3, #165	; 0xa5
 8003d5a:	70fb      	strb	r3, [r7, #3]
 8003d5c:	2302      	movs	r3, #2
 8003d5e:	713b      	strb	r3, [r7, #4]
 8003d60:	2300      	movs	r3, #0
 8003d62:	717b      	strb	r3, [r7, #5]
 8003d64:	2336      	movs	r3, #54	; 0x36
 8003d66:	71bb      	strb	r3, [r7, #6]
 8003d68:	23ac      	movs	r3, #172	; 0xac
 8003d6a:	71fb      	strb	r3, [r7, #7]
 8003d6c:	23e1      	movs	r3, #225	; 0xe1
 8003d6e:	723b      	strb	r3, [r7, #8]
 8003d70:	2311      	movs	r3, #17
 8003d72:	727b      	strb	r3, [r7, #9]
 8003d74:	2301      	movs	r3, #1
 8003d76:	72bb      	strb	r3, [r7, #10]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	72fb      	strb	r3, [r7, #11]
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	733b      	strb	r3, [r7, #12]
 8003d80:	2300      	movs	r3, #0
 8003d82:	737b      	strb	r3, [r7, #13]
 8003d84:	2300      	movs	r3, #0
 8003d86:	73bb      	strb	r3, [r7, #14]
 8003d88:	2300      	movs	r3, #0
 8003d8a:	73fb      	strb	r3, [r7, #15]
//    uuid[14] |= 0x04; /* One Temperature value*/
//    EnvironmentalCharSize+=2;
//  }

  
    uuid[14] |= 0x05; /* Two Temperature values*/
 8003d8c:	7bbb      	ldrb	r3, [r7, #14]
 8003d8e:	f043 0305 	orr.w	r3, r3, #5
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	73bb      	strb	r3, [r7, #14]
    EnvironmentalCharSize+=2*2;
 8003d96:	4b95      	ldr	r3, [pc, #596]	; (8003fec <Add_HWServW2ST_Service+0x314>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	3304      	adds	r3, #4
 8003d9c:	b2da      	uxtb	r2, r3
 8003d9e:	4b93      	ldr	r3, [pc, #588]	; (8003fec <Add_HWServW2ST_Service+0x314>)
 8003da0:	701a      	strb	r2, [r3, #0]
 

  
   uuid[14] |= 0x08; /* Battery level (percentage of full battery) */
 8003da2:	7bbb      	ldrb	r3, [r7, #14]
 8003da4:	f043 0308 	orr.w	r3, r3, #8
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	73bb      	strb	r3, [r7, #14]
   EnvironmentalCharSize+=2;
 8003dac:	4b8f      	ldr	r3, [pc, #572]	; (8003fec <Add_HWServW2ST_Service+0x314>)
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	3302      	adds	r3, #2
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	4b8d      	ldr	r3, [pc, #564]	; (8003fec <Add_HWServW2ST_Service+0x314>)
 8003db6:	701a      	strb	r2, [r3, #0]
 
    uuid[14] |= 0x10; /* Pressure value*/
 8003db8:	7bbb      	ldrb	r3, [r7, #14]
 8003dba:	f043 0310 	orr.w	r3, r3, #16
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	73bb      	strb	r3, [r7, #14]
    EnvironmentalCharSize+=4;
 8003dc2:	4b8a      	ldr	r3, [pc, #552]	; (8003fec <Add_HWServW2ST_Service+0x314>)
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	3304      	adds	r3, #4
 8003dc8:	b2da      	uxtb	r2, r3
 8003dca:	4b88      	ldr	r3, [pc, #544]	; (8003fec <Add_HWServW2ST_Service+0x314>)
 8003dcc:	701a      	strb	r2, [r3, #0]
//                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
//                           ATTR_PERMISSION_NONE,
//                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
//                           16, 0, &EnvironmentalCharHandle);
//  
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+4+2+2+2,
 8003dce:	4b86      	ldr	r3, [pc, #536]	; (8003fe8 <Add_HWServW2ST_Service+0x310>)
 8003dd0:	8818      	ldrh	r0, [r3, #0]
 8003dd2:	463a      	mov	r2, r7
 8003dd4:	4b86      	ldr	r3, [pc, #536]	; (8003ff0 <Add_HWServW2ST_Service+0x318>)
 8003dd6:	9305      	str	r3, [sp, #20]
 8003dd8:	2300      	movs	r3, #0
 8003dda:	9304      	str	r3, [sp, #16]
 8003ddc:	2310      	movs	r3, #16
 8003dde:	9303      	str	r3, [sp, #12]
 8003de0:	2304      	movs	r3, #4
 8003de2:	9302      	str	r3, [sp, #8]
 8003de4:	2300      	movs	r3, #0
 8003de6:	9301      	str	r3, [sp, #4]
 8003de8:	2312      	movs	r3, #18
 8003dea:	9300      	str	r3, [sp, #0]
 8003dec:	230c      	movs	r3, #12
 8003dee:	2102      	movs	r1, #2
 8003df0:	f00e fdba 	bl	8012968 <aci_gatt_add_char>
 8003df4:	4603      	mov	r3, r0
 8003df6:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8003df8:	7cfb      	ldrb	r3, [r7, #19]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f040 80e5 	bne.w	8003fca <Add_HWServW2ST_Service+0x2f2>
    goto fail;
  }

  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 8003e00:	231b      	movs	r3, #27
 8003e02:	703b      	strb	r3, [r7, #0]
 8003e04:	23c5      	movs	r3, #197	; 0xc5
 8003e06:	707b      	strb	r3, [r7, #1]
 8003e08:	23d5      	movs	r3, #213	; 0xd5
 8003e0a:	70bb      	strb	r3, [r7, #2]
 8003e0c:	23a5      	movs	r3, #165	; 0xa5
 8003e0e:	70fb      	strb	r3, [r7, #3]
 8003e10:	2302      	movs	r3, #2
 8003e12:	713b      	strb	r3, [r7, #4]
 8003e14:	2300      	movs	r3, #0
 8003e16:	717b      	strb	r3, [r7, #5]
 8003e18:	2336      	movs	r3, #54	; 0x36
 8003e1a:	71bb      	strb	r3, [r7, #6]
 8003e1c:	23ac      	movs	r3, #172	; 0xac
 8003e1e:	71fb      	strb	r3, [r7, #7]
 8003e20:	23e1      	movs	r3, #225	; 0xe1
 8003e22:	723b      	strb	r3, [r7, #8]
 8003e24:	2311      	movs	r3, #17
 8003e26:	727b      	strb	r3, [r7, #9]
 8003e28:	2301      	movs	r3, #1
 8003e2a:	72bb      	strb	r3, [r7, #10]
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	72fb      	strb	r3, [r7, #11]
 8003e30:	2300      	movs	r3, #0
 8003e32:	733b      	strb	r3, [r7, #12]
 8003e34:	2300      	movs	r3, #0
 8003e36:	737b      	strb	r3, [r7, #13]
 8003e38:	23e0      	movs	r3, #224	; 0xe0
 8003e3a:	73bb      	strb	r3, [r7, #14]
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+3*3*2,
 8003e40:	4b69      	ldr	r3, [pc, #420]	; (8003fe8 <Add_HWServW2ST_Service+0x310>)
 8003e42:	8818      	ldrh	r0, [r3, #0]
 8003e44:	463a      	mov	r2, r7
 8003e46:	4b6b      	ldr	r3, [pc, #428]	; (8003ff4 <Add_HWServW2ST_Service+0x31c>)
 8003e48:	9305      	str	r3, [sp, #20]
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	9304      	str	r3, [sp, #16]
 8003e4e:	2310      	movs	r3, #16
 8003e50:	9303      	str	r3, [sp, #12]
 8003e52:	2304      	movs	r3, #4
 8003e54:	9302      	str	r3, [sp, #8]
 8003e56:	2300      	movs	r3, #0
 8003e58:	9301      	str	r3, [sp, #4]
 8003e5a:	2310      	movs	r3, #16
 8003e5c:	9300      	str	r3, [sp, #0]
 8003e5e:	2314      	movs	r3, #20
 8003e60:	2102      	movs	r1, #2
 8003e62:	f00e fd81 	bl	8012968 <aci_gatt_add_char>
 8003e66:	4603      	mov	r3, r0
 8003e68:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8003e6a:	7cfb      	ldrb	r3, [r7, #19]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f040 80ae 	bne.w	8003fce <Add_HWServW2ST_Service+0x2f6>
    goto fail;
  }

  COPY_ACC_EVENT_W2ST_CHAR_UUID(uuid);
 8003e72:	231b      	movs	r3, #27
 8003e74:	703b      	strb	r3, [r7, #0]
 8003e76:	23c5      	movs	r3, #197	; 0xc5
 8003e78:	707b      	strb	r3, [r7, #1]
 8003e7a:	23d5      	movs	r3, #213	; 0xd5
 8003e7c:	70bb      	strb	r3, [r7, #2]
 8003e7e:	23a5      	movs	r3, #165	; 0xa5
 8003e80:	70fb      	strb	r3, [r7, #3]
 8003e82:	2302      	movs	r3, #2
 8003e84:	713b      	strb	r3, [r7, #4]
 8003e86:	2300      	movs	r3, #0
 8003e88:	717b      	strb	r3, [r7, #5]
 8003e8a:	2336      	movs	r3, #54	; 0x36
 8003e8c:	71bb      	strb	r3, [r7, #6]
 8003e8e:	23ac      	movs	r3, #172	; 0xac
 8003e90:	71fb      	strb	r3, [r7, #7]
 8003e92:	23e1      	movs	r3, #225	; 0xe1
 8003e94:	723b      	strb	r3, [r7, #8]
 8003e96:	2311      	movs	r3, #17
 8003e98:	727b      	strb	r3, [r7, #9]
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	72bb      	strb	r3, [r7, #10]
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	72fb      	strb	r3, [r7, #11]
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	733b      	strb	r3, [r7, #12]
 8003ea6:	2304      	movs	r3, #4
 8003ea8:	737b      	strb	r3, [r7, #13]
 8003eaa:	2300      	movs	r3, #0
 8003eac:	73bb      	strb	r3, [r7, #14]
 8003eae:	2300      	movs	r3, #0
 8003eb0:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+2,
 8003eb2:	4b4d      	ldr	r3, [pc, #308]	; (8003fe8 <Add_HWServW2ST_Service+0x310>)
 8003eb4:	8818      	ldrh	r0, [r3, #0]
 8003eb6:	463a      	mov	r2, r7
 8003eb8:	4b4f      	ldr	r3, [pc, #316]	; (8003ff8 <Add_HWServW2ST_Service+0x320>)
 8003eba:	9305      	str	r3, [sp, #20]
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	9304      	str	r3, [sp, #16]
 8003ec0:	2310      	movs	r3, #16
 8003ec2:	9303      	str	r3, [sp, #12]
 8003ec4:	2304      	movs	r3, #4
 8003ec6:	9302      	str	r3, [sp, #8]
 8003ec8:	2300      	movs	r3, #0
 8003eca:	9301      	str	r3, [sp, #4]
 8003ecc:	2312      	movs	r3, #18
 8003ece:	9300      	str	r3, [sp, #0]
 8003ed0:	2304      	movs	r3, #4
 8003ed2:	2102      	movs	r1, #2
 8003ed4:	f00e fd48 	bl	8012968 <aci_gatt_add_char>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccEventCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8003edc:	7cfb      	ldrb	r3, [r7, #19]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d177      	bne.n	8003fd2 <Add_HWServW2ST_Service+0x2fa>
    goto fail;
  }

  COPY_ARMING_W2ST_CHAR_UUID(uuid);
 8003ee2:	231b      	movs	r3, #27
 8003ee4:	703b      	strb	r3, [r7, #0]
 8003ee6:	23c5      	movs	r3, #197	; 0xc5
 8003ee8:	707b      	strb	r3, [r7, #1]
 8003eea:	23d5      	movs	r3, #213	; 0xd5
 8003eec:	70bb      	strb	r3, [r7, #2]
 8003eee:	23a5      	movs	r3, #165	; 0xa5
 8003ef0:	70fb      	strb	r3, [r7, #3]
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	713b      	strb	r3, [r7, #4]
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	717b      	strb	r3, [r7, #5]
 8003efa:	2336      	movs	r3, #54	; 0x36
 8003efc:	71bb      	strb	r3, [r7, #6]
 8003efe:	23ac      	movs	r3, #172	; 0xac
 8003f00:	71fb      	strb	r3, [r7, #7]
 8003f02:	23e1      	movs	r3, #225	; 0xe1
 8003f04:	723b      	strb	r3, [r7, #8]
 8003f06:	2311      	movs	r3, #17
 8003f08:	727b      	strb	r3, [r7, #9]
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	72bb      	strb	r3, [r7, #10]
 8003f0e:	2300      	movs	r3, #0
 8003f10:	72fb      	strb	r3, [r7, #11]
 8003f12:	2300      	movs	r3, #0
 8003f14:	733b      	strb	r3, [r7, #12]
 8003f16:	2300      	movs	r3, #0
 8003f18:	737b      	strb	r3, [r7, #13]
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	73bb      	strb	r3, [r7, #14]
 8003f1e:	2320      	movs	r3, #32
 8003f20:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+1,
 8003f22:	4b31      	ldr	r3, [pc, #196]	; (8003fe8 <Add_HWServW2ST_Service+0x310>)
 8003f24:	8818      	ldrh	r0, [r3, #0]
 8003f26:	463a      	mov	r2, r7
 8003f28:	4b34      	ldr	r3, [pc, #208]	; (8003ffc <Add_HWServW2ST_Service+0x324>)
 8003f2a:	9305      	str	r3, [sp, #20]
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	9304      	str	r3, [sp, #16]
 8003f30:	2310      	movs	r3, #16
 8003f32:	9303      	str	r3, [sp, #12]
 8003f34:	2304      	movs	r3, #4
 8003f36:	9302      	str	r3, [sp, #8]
 8003f38:	2300      	movs	r3, #0
 8003f3a:	9301      	str	r3, [sp, #4]
 8003f3c:	2312      	movs	r3, #18
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	2303      	movs	r3, #3
 8003f42:	2102      	movs	r1, #2
 8003f44:	f00e fd10 	bl	8012968 <aci_gatt_add_char>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &ArmingCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8003f4c:	7cfb      	ldrb	r3, [r7, #19]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d141      	bne.n	8003fd6 <Add_HWServW2ST_Service+0x2fe>
  }
#endif /* STM32_SENSORTILE */
	
	
	/* MAX charecteristic */
	COPY_MAX_W2ST_CHAR_UUID(uuid);
 8003f52:	231b      	movs	r3, #27
 8003f54:	703b      	strb	r3, [r7, #0]
 8003f56:	23c5      	movs	r3, #197	; 0xc5
 8003f58:	707b      	strb	r3, [r7, #1]
 8003f5a:	23d5      	movs	r3, #213	; 0xd5
 8003f5c:	70bb      	strb	r3, [r7, #2]
 8003f5e:	23a5      	movs	r3, #165	; 0xa5
 8003f60:	70fb      	strb	r3, [r7, #3]
 8003f62:	2302      	movs	r3, #2
 8003f64:	713b      	strb	r3, [r7, #4]
 8003f66:	2300      	movs	r3, #0
 8003f68:	717b      	strb	r3, [r7, #5]
 8003f6a:	2336      	movs	r3, #54	; 0x36
 8003f6c:	71bb      	strb	r3, [r7, #6]
 8003f6e:	23ac      	movs	r3, #172	; 0xac
 8003f70:	71fb      	strb	r3, [r7, #7]
 8003f72:	23e1      	movs	r3, #225	; 0xe1
 8003f74:	723b      	strb	r3, [r7, #8]
 8003f76:	2311      	movs	r3, #17
 8003f78:	727b      	strb	r3, [r7, #9]
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	72bb      	strb	r3, [r7, #10]
 8003f7e:	2300      	movs	r3, #0
 8003f80:	72fb      	strb	r3, [r7, #11]
 8003f82:	2300      	movs	r3, #0
 8003f84:	733b      	strb	r3, [r7, #12]
 8003f86:	2380      	movs	r3, #128	; 0x80
 8003f88:	737b      	strb	r3, [r7, #13]
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	73bb      	strb	r3, [r7, #14]
 8003f8e:	2300      	movs	r3, #0
 8003f90:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 7,
 8003f92:	4b15      	ldr	r3, [pc, #84]	; (8003fe8 <Add_HWServW2ST_Service+0x310>)
 8003f94:	8818      	ldrh	r0, [r3, #0]
 8003f96:	463a      	mov	r2, r7
 8003f98:	4b19      	ldr	r3, [pc, #100]	; (8004000 <Add_HWServW2ST_Service+0x328>)
 8003f9a:	9305      	str	r3, [sp, #20]
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	9304      	str	r3, [sp, #16]
 8003fa0:	2310      	movs	r3, #16
 8003fa2:	9303      	str	r3, [sp, #12]
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	9302      	str	r3, [sp, #8]
 8003fa8:	2300      	movs	r3, #0
 8003faa:	9301      	str	r3, [sp, #4]
 8003fac:	230c      	movs	r3, #12
 8003fae:	9300      	str	r3, [sp, #0]
 8003fb0:	2307      	movs	r3, #7
 8003fb2:	2102      	movs	r1, #2
 8003fb4:	f00e fcd8 	bl	8012968 <aci_gatt_add_char>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	74fb      	strb	r3, [r7, #19]
                          CHAR_PROP_WRITE_WITHOUT_RESP | CHAR_PROP_WRITE,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE,
                           16, 0, &MaxCharHandle);
	
  if (ret != BLE_STATUS_SUCCESS) {
 8003fbc:	7cfb      	ldrb	r3, [r7, #19]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10b      	bne.n	8003fda <Add_HWServW2ST_Service+0x302>
    goto fail;
  }
	

  return BLE_STATUS_SUCCESS;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	e00b      	b.n	8003fde <Add_HWServW2ST_Service+0x306>
    goto fail;
 8003fc6:	bf00      	nop
 8003fc8:	e008      	b.n	8003fdc <Add_HWServW2ST_Service+0x304>
    goto fail;
 8003fca:	bf00      	nop
 8003fcc:	e006      	b.n	8003fdc <Add_HWServW2ST_Service+0x304>
    goto fail;
 8003fce:	bf00      	nop
 8003fd0:	e004      	b.n	8003fdc <Add_HWServW2ST_Service+0x304>
    goto fail;
 8003fd2:	bf00      	nop
 8003fd4:	e002      	b.n	8003fdc <Add_HWServW2ST_Service+0x304>
    goto fail;
 8003fd6:	bf00      	nop
 8003fd8:	e000      	b.n	8003fdc <Add_HWServW2ST_Service+0x304>
    goto fail;
 8003fda:	bf00      	nop

fail:
  //PRINTF("Error while adding HW's Characteristcs service.\n");
  return BLE_STATUS_ERROR;
 8003fdc:	2347      	movs	r3, #71	; 0x47
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3718      	adds	r7, #24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000504 	.word	0x20000504
 8003fec:	20000018 	.word	0x20000018
 8003ff0:	20000506 	.word	0x20000506
 8003ff4:	20000508 	.word	0x20000508
 8003ff8:	2000050a 	.word	0x2000050a
 8003ffc:	2000050c 	.word	0x2000050c
 8004000:	2000050e 	.word	0x2000050e

08004004 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004008:	2003      	movs	r0, #3
 800400a:	f009 fcef 	bl	800d9ec <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800400e:	2200      	movs	r2, #0
 8004010:	2100      	movs	r1, #0
 8004012:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004016:	f009 fcf4 	bl	800da02 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800401a:	bf00      	nop
 800401c:	bd80      	pop	{r7, pc}
	...

08004020 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b088      	sub	sp, #32
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a10      	ldr	r2, [pc, #64]	; (8004070 <HAL_ADC_MspInit+0x50>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d119      	bne.n	8004066 <HAL_ADC_MspInit+0x46>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __ADC1_CLK_ENABLE();
 8004032:	2300      	movs	r3, #0
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	4b0f      	ldr	r3, [pc, #60]	; (8004074 <HAL_ADC_MspInit+0x54>)
 8004038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800403a:	4a0e      	ldr	r2, [pc, #56]	; (8004074 <HAL_ADC_MspInit+0x54>)
 800403c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004040:	6453      	str	r3, [r2, #68]	; 0x44
 8004042:	4b0c      	ldr	r3, [pc, #48]	; (8004074 <HAL_ADC_MspInit+0x54>)
 8004044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800404a:	60bb      	str	r3, [r7, #8]
 800404c:	68bb      	ldr	r3, [r7, #8]
  
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800404e:	2302      	movs	r3, #2
 8004050:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004052:	2303      	movs	r3, #3
 8004054:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004056:	2300      	movs	r3, #0
 8004058:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800405a:	f107 030c 	add.w	r3, r7, #12
 800405e:	4619      	mov	r1, r3
 8004060:	4805      	ldr	r0, [pc, #20]	; (8004078 <HAL_ADC_MspInit+0x58>)
 8004062:	f009 fd57 	bl	800db14 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004066:	bf00      	nop
 8004068:	3720      	adds	r7, #32
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	40012000 	.word	0x40012000
 8004074:	40023800 	.word	0x40023800
 8004078:	40020400 	.word	0x40020400

0800407c <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b08a      	sub	sp, #40	; 0x28
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a51      	ldr	r2, [pc, #324]	; (80041d0 <HAL_SPI_MspInit+0x154>)
 800408a:	4293      	cmp	r3, r2
 800408c:	f040 809c 	bne.w	80041c8 <HAL_SPI_MspInit+0x14c>
  {
  
    
  /* Enable GPIO Ports Clock */  
    __GPIOB_CLK_ENABLE();
 8004090:	2300      	movs	r3, #0
 8004092:	613b      	str	r3, [r7, #16]
 8004094:	4b4f      	ldr	r3, [pc, #316]	; (80041d4 <HAL_SPI_MspInit+0x158>)
 8004096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004098:	4a4e      	ldr	r2, [pc, #312]	; (80041d4 <HAL_SPI_MspInit+0x158>)
 800409a:	f043 0302 	orr.w	r3, r3, #2
 800409e:	6313      	str	r3, [r2, #48]	; 0x30
 80040a0:	4b4c      	ldr	r3, [pc, #304]	; (80041d4 <HAL_SPI_MspInit+0x158>)
 80040a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	613b      	str	r3, [r7, #16]
 80040aa:	693b      	ldr	r3, [r7, #16]
    __GPIOA_CLK_ENABLE();
 80040ac:	2300      	movs	r3, #0
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	4b48      	ldr	r3, [pc, #288]	; (80041d4 <HAL_SPI_MspInit+0x158>)
 80040b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b4:	4a47      	ldr	r2, [pc, #284]	; (80041d4 <HAL_SPI_MspInit+0x158>)
 80040b6:	f043 0301 	orr.w	r3, r3, #1
 80040ba:	6313      	str	r3, [r2, #48]	; 0x30
 80040bc:	4b45      	ldr	r3, [pc, #276]	; (80041d4 <HAL_SPI_MspInit+0x158>)
 80040be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	68fb      	ldr	r3, [r7, #12]
//    BNRG_SPI_MOSI_CLK_ENABLE();
//    BNRG_SPI_CS_CLK_ENABLE();
//    BNRG_SPI_IRQ_CLK_ENABLE();
    
    /* Enable SPI clock */
    __SPI1_CLK_ENABLE();
 80040c8:	2300      	movs	r3, #0
 80040ca:	60bb      	str	r3, [r7, #8]
 80040cc:	4b41      	ldr	r3, [pc, #260]	; (80041d4 <HAL_SPI_MspInit+0x158>)
 80040ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d0:	4a40      	ldr	r2, [pc, #256]	; (80041d4 <HAL_SPI_MspInit+0x158>)
 80040d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80040d6:	6453      	str	r3, [r2, #68]	; 0x44
 80040d8:	4b3e      	ldr	r3, [pc, #248]	; (80041d4 <HAL_SPI_MspInit+0x158>)
 80040da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	68bb      	ldr	r3, [r7, #8]
    
    /* Reset */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80040e4:	2304      	movs	r3, #4
 80040e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040e8:	2301      	movs	r3, #1
 80040ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040ec:	2301      	movs	r3, #1
 80040ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80040f0:	2300      	movs	r3, #0
 80040f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 80040f4:	2300      	movs	r3, #0
 80040f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);	
 80040f8:	f107 0314 	add.w	r3, r7, #20
 80040fc:	4619      	mov	r1, r3
 80040fe:	4836      	ldr	r0, [pc, #216]	; (80041d8 <HAL_SPI_MspInit+0x15c>)
 8004100:	f009 fd08 	bl	800db14 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);	/*Added to avoid spurious interrupt from the BlueNRG */
 8004104:	2200      	movs	r2, #0
 8004106:	2104      	movs	r1, #4
 8004108:	4833      	ldr	r0, [pc, #204]	; (80041d8 <HAL_SPI_MspInit+0x15c>)
 800410a:	f009 fe9f 	bl	800de4c <HAL_GPIO_WritePin>
    
    /* SCLK */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800410e:	2320      	movs	r3, #32
 8004110:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004112:	2302      	movs	r3, #2
 8004114:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004116:	2302      	movs	r3, #2
 8004118:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800411a:	2303      	movs	r3, #3
 800411c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800411e:	2305      	movs	r3, #5
 8004120:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8004122:	f107 0314 	add.w	r3, r7, #20
 8004126:	4619      	mov	r1, r3
 8004128:	482c      	ldr	r0, [pc, #176]	; (80041dc <HAL_SPI_MspInit+0x160>)
 800412a:	f009 fcf3 	bl	800db14 <HAL_GPIO_Init>
    
    /* MISO */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800412e:	2340      	movs	r3, #64	; 0x40
 8004130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004132:	2302      	movs	r3, #2
 8004134:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004136:	2300      	movs	r3, #0
 8004138:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800413a:	2303      	movs	r3, #3
 800413c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800413e:	2305      	movs	r3, #5
 8004140:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004142:	f107 0314 	add.w	r3, r7, #20
 8004146:	4619      	mov	r1, r3
 8004148:	4824      	ldr	r0, [pc, #144]	; (80041dc <HAL_SPI_MspInit+0x160>)
 800414a:	f009 fce3 	bl	800db14 <HAL_GPIO_Init>
    
    /* MOSI */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800414e:	2380      	movs	r3, #128	; 0x80
 8004150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004152:	2302      	movs	r3, #2
 8004154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004156:	2300      	movs	r3, #0
 8004158:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800415a:	2303      	movs	r3, #3
 800415c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800415e:	2305      	movs	r3, #5
 8004160:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004162:	f107 0314 	add.w	r3, r7, #20
 8004166:	4619      	mov	r1, r3
 8004168:	481c      	ldr	r0, [pc, #112]	; (80041dc <HAL_SPI_MspInit+0x160>)
 800416a:	f009 fcd3 	bl	800db14 <HAL_GPIO_Init>
    
    /* NSS/CSN/CS */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800416e:	2301      	movs	r3, #1
 8004170:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004172:	2301      	movs	r3, #1
 8004174:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004176:	2301      	movs	r3, #1
 8004178:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800417a:	2303      	movs	r3, #3
 800417c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 800417e:	2300      	movs	r3, #0
 8004180:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004182:	f107 0314 	add.w	r3, r7, #20
 8004186:	4619      	mov	r1, r3
 8004188:	4813      	ldr	r0, [pc, #76]	; (80041d8 <HAL_SPI_MspInit+0x15c>)
 800418a:	f009 fcc3 	bl	800db14 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800418e:	2201      	movs	r2, #1
 8004190:	2101      	movs	r1, #1
 8004192:	4811      	ldr	r0, [pc, #68]	; (80041d8 <HAL_SPI_MspInit+0x15c>)
 8004194:	f009 fe5a 	bl	800de4c <HAL_GPIO_WritePin>
    
    /* IRQ -- INPUT */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004198:	2310      	movs	r3, #16
 800419a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800419c:	4b10      	ldr	r3, [pc, #64]	; (80041e0 <HAL_SPI_MspInit+0x164>)
 800419e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a0:	2300      	movs	r3, #0
 80041a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80041a4:	2303      	movs	r3, #3
 80041a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 80041a8:	2300      	movs	r3, #0
 80041aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041ac:	f107 0314 	add.w	r3, r7, #20
 80041b0:	4619      	mov	r1, r3
 80041b2:	480a      	ldr	r0, [pc, #40]	; (80041dc <HAL_SPI_MspInit+0x160>)
 80041b4:	f009 fcae 	bl	800db14 <HAL_GPIO_Init>
    
    /* Configure the NVIC for SPI */  
    HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);    
 80041b8:	2200      	movs	r2, #0
 80041ba:	2103      	movs	r1, #3
 80041bc:	200a      	movs	r0, #10
 80041be:	f009 fc20 	bl	800da02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);  
 80041c2:	200a      	movs	r0, #10
 80041c4:	f009 fc39 	bl	800da3a <HAL_NVIC_EnableIRQ>
//    SPI_1LINE_TX(&SPI_Sensor_Handle);
//    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
//  }  
  
  
}
 80041c8:	bf00      	nop
 80041ca:	3728      	adds	r7, #40	; 0x28
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	40013000 	.word	0x40013000
 80041d4:	40023800 	.word	0x40023800
 80041d8:	40020400 	.word	0x40020400
 80041dc:	40020000 	.word	0x40020000
 80041e0:	10110000 	.word	0x10110000

080041e4 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b08a      	sub	sp, #40	; 0x28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041f4:	d126      	bne.n	8004244 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __TIM2_CLK_ENABLE();
 80041f6:	2300      	movs	r3, #0
 80041f8:	613b      	str	r3, [r7, #16]
 80041fa:	4b34      	ldr	r3, [pc, #208]	; (80042cc <HAL_TIM_Base_MspInit+0xe8>)
 80041fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fe:	4a33      	ldr	r2, [pc, #204]	; (80042cc <HAL_TIM_Base_MspInit+0xe8>)
 8004200:	f043 0301 	orr.w	r3, r3, #1
 8004204:	6413      	str	r3, [r2, #64]	; 0x40
 8004206:	4b31      	ldr	r3, [pc, #196]	; (80042cc <HAL_TIM_Base_MspInit+0xe8>)
 8004208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	613b      	str	r3, [r7, #16]
 8004210:	693b      	ldr	r3, [r7, #16]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004212:	230f      	movs	r3, #15
 8004214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004216:	2302      	movs	r3, #2
 8004218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800421a:	2302      	movs	r3, #2
 800421c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800421e:	2302      	movs	r3, #2
 8004220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004222:	2301      	movs	r3, #1
 8004224:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004226:	f107 0314 	add.w	r3, r7, #20
 800422a:	4619      	mov	r1, r3
 800422c:	4828      	ldr	r0, [pc, #160]	; (80042d0 <HAL_TIM_Base_MspInit+0xec>)
 800422e:	f009 fc71 	bl	800db14 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8004232:	2200      	movs	r2, #0
 8004234:	2102      	movs	r1, #2
 8004236:	201c      	movs	r0, #28
 8004238:	f009 fbe3 	bl	800da02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800423c:	201c      	movs	r0, #28
 800423e:	f009 fbfc 	bl	800da3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8004242:	e03f      	b.n	80042c4 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM4)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a22      	ldr	r2, [pc, #136]	; (80042d4 <HAL_TIM_Base_MspInit+0xf0>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d11f      	bne.n	800428e <HAL_TIM_Base_MspInit+0xaa>
    __TIM4_CLK_ENABLE();
 800424e:	2300      	movs	r3, #0
 8004250:	60fb      	str	r3, [r7, #12]
 8004252:	4b1e      	ldr	r3, [pc, #120]	; (80042cc <HAL_TIM_Base_MspInit+0xe8>)
 8004254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004256:	4a1d      	ldr	r2, [pc, #116]	; (80042cc <HAL_TIM_Base_MspInit+0xe8>)
 8004258:	f043 0304 	orr.w	r3, r3, #4
 800425c:	6413      	str	r3, [r2, #64]	; 0x40
 800425e:	4b1b      	ldr	r3, [pc, #108]	; (80042cc <HAL_TIM_Base_MspInit+0xe8>)
 8004260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004262:	f003 0304 	and.w	r3, r3, #4
 8004266:	60fb      	str	r3, [r7, #12]
 8004268:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800426a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800426e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004270:	2302      	movs	r3, #2
 8004272:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004274:	2300      	movs	r3, #0
 8004276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8004278:	2300      	movs	r3, #0
 800427a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800427c:	2302      	movs	r3, #2
 800427e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004280:	f107 0314 	add.w	r3, r7, #20
 8004284:	4619      	mov	r1, r3
 8004286:	4814      	ldr	r0, [pc, #80]	; (80042d8 <HAL_TIM_Base_MspInit+0xf4>)
 8004288:	f009 fc44 	bl	800db14 <HAL_GPIO_Init>
}
 800428c:	e01a      	b.n	80042c4 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM9)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a12      	ldr	r2, [pc, #72]	; (80042dc <HAL_TIM_Base_MspInit+0xf8>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d115      	bne.n	80042c4 <HAL_TIM_Base_MspInit+0xe0>
    __TIM9_CLK_ENABLE();
 8004298:	2300      	movs	r3, #0
 800429a:	60bb      	str	r3, [r7, #8]
 800429c:	4b0b      	ldr	r3, [pc, #44]	; (80042cc <HAL_TIM_Base_MspInit+0xe8>)
 800429e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a0:	4a0a      	ldr	r2, [pc, #40]	; (80042cc <HAL_TIM_Base_MspInit+0xe8>)
 80042a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042a6:	6453      	str	r3, [r2, #68]	; 0x44
 80042a8:	4b08      	ldr	r3, [pc, #32]	; (80042cc <HAL_TIM_Base_MspInit+0xe8>)
 80042aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042b0:	60bb      	str	r3, [r7, #8]
 80042b2:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 3, 0);
 80042b4:	2200      	movs	r2, #0
 80042b6:	2103      	movs	r1, #3
 80042b8:	2018      	movs	r0, #24
 80042ba:	f009 fba2 	bl	800da02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80042be:	2018      	movs	r0, #24
 80042c0:	f009 fbbb 	bl	800da3a <HAL_NVIC_EnableIRQ>
}
 80042c4:	bf00      	nop
 80042c6:	3728      	adds	r7, #40	; 0x28
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	40023800 	.word	0x40023800
 80042d0:	40020000 	.word	0x40020000
 80042d4:	40000800 	.word	0x40000800
 80042d8:	40020400 	.word	0x40020400
 80042dc:	40014000 	.word	0x40014000

080042e0 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b088      	sub	sp, #32
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a16      	ldr	r2, [pc, #88]	; (8004348 <HAL_UART_MspInit+0x68>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d126      	bne.n	8004340 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __USART1_CLK_ENABLE();
 80042f2:	2300      	movs	r3, #0
 80042f4:	60bb      	str	r3, [r7, #8]
 80042f6:	4b15      	ldr	r3, [pc, #84]	; (800434c <HAL_UART_MspInit+0x6c>)
 80042f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042fa:	4a14      	ldr	r2, [pc, #80]	; (800434c <HAL_UART_MspInit+0x6c>)
 80042fc:	f043 0310 	orr.w	r3, r3, #16
 8004300:	6453      	str	r3, [r2, #68]	; 0x44
 8004302:	4b12      	ldr	r3, [pc, #72]	; (800434c <HAL_UART_MspInit+0x6c>)
 8004304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004306:	f003 0310 	and.w	r3, r3, #16
 800430a:	60bb      	str	r3, [r7, #8]
 800430c:	68bb      	ldr	r3, [r7, #8]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800430e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004312:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004314:	2302      	movs	r3, #2
 8004316:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004318:	2301      	movs	r3, #1
 800431a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800431c:	2303      	movs	r3, #3
 800431e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004320:	2307      	movs	r3, #7
 8004322:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004324:	f107 030c 	add.w	r3, r7, #12
 8004328:	4619      	mov	r1, r3
 800432a:	4809      	ldr	r0, [pc, #36]	; (8004350 <HAL_UART_MspInit+0x70>)
 800432c:	f009 fbf2 	bl	800db14 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8004330:	2200      	movs	r2, #0
 8004332:	2104      	movs	r1, #4
 8004334:	2025      	movs	r0, #37	; 0x25
 8004336:	f009 fb64 	bl	800da02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800433a:	2025      	movs	r0, #37	; 0x25
 800433c:	f009 fb7d 	bl	800da3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004340:	bf00      	nop
 8004342:	3720      	adds	r7, #32
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40011000 	.word	0x40011000
 800434c:	40023800 	.word	0x40023800
 8004350:	40020000 	.word	0x40020000

08004354 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004358:	f008 ffca 	bl	800d2f0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800435c:	f009 fbb2 	bl	800dac4 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004360:	bf00      	nop
 8004362:	bd80      	pop	{r7, pc}

08004364 <TIM1_BRK_TIM9_IRQHandler>:

/**
* @brief This function handles TIM1 Break interrupt and TIM9 global interrupt.
*/
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8004368:	4802      	ldr	r0, [pc, #8]	; (8004374 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800436a:	f00b fd85 	bl	800fe78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800436e:	bf00      	nop
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	20000d84 	.word	0x20000d84

08004378 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800437c:	4802      	ldr	r0, [pc, #8]	; (8004388 <TIM2_IRQHandler+0x10>)
 800437e:	f00b fd7b 	bl	800fe78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004382:	bf00      	nop
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	20000e3c 	.word	0x20000e3c

0800438c <SPI1_IRQHandler>:

/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004390:	4802      	ldr	r0, [pc, #8]	; (800439c <SPI1_IRQHandler+0x10>)
 8004392:	f00b faad 	bl	800f8f0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004396:	bf00      	nop
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	20000de4 	.word	0x20000de4

080043a0 <SPI2_IRQHandler>:

/**
* @brief This function handles SPI2 global interrupt.
*/
void SPI2_IRQHandler(void)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80043a4:	4802      	ldr	r0, [pc, #8]	; (80043b0 <SPI2_IRQHandler+0x10>)
 80043a6:	f00b faa3 	bl	800f8f0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80043aa:	bf00      	nop
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	200009ec 	.word	0x200009ec

080043b4 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80043b8:	4802      	ldr	r0, [pc, #8]	; (80043c4 <USART1_IRQHandler+0x10>)
 80043ba:	f00c fe2b 	bl	8011014 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80043be:	bf00      	nop
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	20000cf0 	.word	0x20000cf0

080043c8 <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB On The Go FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80043cc:	4802      	ldr	r0, [pc, #8]	; (80043d8 <OTG_FS_IRQHandler+0x10>)
 80043ce:	f009 fd6f 	bl	800deb0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80043d2:	bf00      	nop
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	20001118 	.word	0x20001118

080043dc <EXTI4_IRQHandler>:
  * @param  None
  * @retval None
  */

void EXTI4_IRQHandler(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80043e0:	2010      	movs	r0, #16
 80043e2:	f009 fd4d 	bl	800de80 <HAL_GPIO_EXTI_IRQHandler>
}
 80043e6:	bf00      	nop
 80043e8:	bd80      	pop	{r7, pc}

080043ea <SetupTimer>:


tUserTimer tim;

void SetupTimer(tUserTimer *t, uint32_t interval)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b083      	sub	sp, #12
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
 80043f2:	6039      	str	r1, [r7, #0]
    t->interval = interval;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	683a      	ldr	r2, [r7, #0]
 80043f8:	605a      	str	r2, [r3, #4]
    t->flag = 0;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	609a      	str	r2, [r3, #8]
    t->flag2 = 0;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	60da      	str	r2, [r3, #12]
    t->event_cnt = 0;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	611a      	str	r2, [r3, #16]
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <StartTimer>:

void StartTimer(tUserTimer *t)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
    t->target_tick = HAL_GetTick() + t->interval;
 8004420:	f008 ff74 	bl	800d30c <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	441a      	add	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	601a      	str	r2, [r3, #0]
    t->flag = 1;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	609a      	str	r2, [r3, #8]
}
 8004436:	bf00      	nop
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <TimerProcess>:
{
    t->event_cnt = 0;
}

void TimerProcess(tUserTimer *t)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b084      	sub	sp, #16
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
    uint32_t k; 
    if (t->flag && HAL_GetTick() >= t->target_tick)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d014      	beq.n	8004478 <TimerProcess+0x3a>
 800444e:	f008 ff5d 	bl	800d30c <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	429a      	cmp	r2, r3
 800445a:	d30d      	bcc.n	8004478 <TimerProcess+0x3a>
    {
        t->event_cnt++;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	691b      	ldr	r3, [r3, #16]
 8004460:	1c5a      	adds	r2, r3, #1
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	611a      	str	r2, [r3, #16]
        k = t->target_tick; // to prevent Warning volatile access in IAR EWARM  
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	60fb      	str	r3, [r7, #12]
        t->target_tick = k + t->interval;  
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	441a      	add	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	601a      	str	r2, [r3, #0]

    }
}
 8004478:	bf00      	nop
 800447a:	3710      	adds	r7, #16
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <User_Timer_Callback>:
{
    return t->event_cnt;
}

void User_Timer_Callback(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
    TimerProcess(&tim);
 8004484:	4802      	ldr	r0, [pc, #8]	; (8004490 <User_Timer_Callback+0x10>)
 8004486:	f7ff ffda 	bl	800443e <TimerProcess>
    // Add additional timer processing if more user timers
}
 800448a:	bf00      	nop
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	20001104 	.word	0x20001104

08004494 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f8d3 23ec 	ldr.w	r2, [r3, #1004]	; 0x3ec
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 80044a8:	4619      	mov	r1, r3
 80044aa:	4610      	mov	r0, r2
 80044ac:	f00f f8b6 	bl	801361c <USBD_LL_SetupStage>
}
 80044b0:	bf00      	nop
 80044b2:	3708      	adds	r7, #8
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	460b      	mov	r3, r1
 80044c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 80044ca:	78fa      	ldrb	r2, [r7, #3]
 80044cc:	6879      	ldr	r1, [r7, #4]
 80044ce:	4613      	mov	r3, r2
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	1a9b      	subs	r3, r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	440b      	add	r3, r1
 80044d8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	78fb      	ldrb	r3, [r7, #3]
 80044e0:	4619      	mov	r1, r3
 80044e2:	f00f f8e8 	bl	80136b6 <USBD_LL_DataOutStage>
}
 80044e6:	bf00      	nop
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b082      	sub	sp, #8
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
 80044f6:	460b      	mov	r3, r1
 80044f8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 8004500:	78fa      	ldrb	r2, [r7, #3]
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	4613      	mov	r3, r2
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	1a9b      	subs	r3, r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	440b      	add	r3, r1
 800450e:	3344      	adds	r3, #68	; 0x44
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	78fb      	ldrb	r3, [r7, #3]
 8004514:	4619      	mov	r1, r3
 8004516:	f00f f929 	bl	801376c <USBD_LL_DataInStage>
}
 800451a:	bf00      	nop
 800451c:	3708      	adds	r7, #8
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8004522:	b580      	push	{r7, lr}
 8004524:	b082      	sub	sp, #8
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF(hpcd->pData);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8004530:	4618      	mov	r0, r3
 8004532:	f00f fa0f 	bl	8013954 <USBD_LL_SOF>
}
 8004536:	bf00      	nop
 8004538:	3708      	adds	r7, #8
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}

0800453e <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 800453e:	b580      	push	{r7, lr}
 8004540:	b084      	sub	sp, #16
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8004546:	2301      	movs	r3, #1
 8004548:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d002      	beq.n	8004558 <HAL_PCD_ResetCallback+0x1a>
 8004552:	2b02      	cmp	r3, #2
 8004554:	d003      	beq.n	800455e <HAL_PCD_ResetCallback+0x20>
 8004556:	e005      	b.n	8004564 <HAL_PCD_ResetCallback+0x26>
  {
  case PCD_SPEED_HIGH:
    speed = USBD_SPEED_HIGH;
 8004558:	2300      	movs	r3, #0
 800455a:	73fb      	strb	r3, [r7, #15]
    break;
 800455c:	e005      	b.n	800456a <HAL_PCD_ResetCallback+0x2c>
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 800455e:	2301      	movs	r3, #1
 8004560:	73fb      	strb	r3, [r7, #15]
    break;
 8004562:	e002      	b.n	800456a <HAL_PCD_ResetCallback+0x2c>
	
  default:
    speed = USBD_SPEED_FULL;    
 8004564:	2301      	movs	r3, #1
 8004566:	73fb      	strb	r3, [r7, #15]
    break;    
 8004568:	bf00      	nop
  }
  USBD_LL_SetSpeed(hpcd->pData, speed);  
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8004570:	7bfa      	ldrb	r2, [r7, #15]
 8004572:	4611      	mov	r1, r2
 8004574:	4618      	mov	r0, r3
 8004576:	f00f f9b7 	bl	80138e8 <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset(hpcd->pData);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8004580:	4618      	mov	r0, r3
 8004582:	f00f f982 	bl	801388a <USBD_LL_Reset>
}
 8004586:	bf00      	nop
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
	...

08004590 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{  
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
   /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend(hpcd->pData);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800459e:	4618      	mov	r0, r3
 80045a0:	f00f f9b2 	bl	8013908 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	6812      	ldr	r2, [r2, #0]
 80045b2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80045b6:	f043 0301 	orr.w	r3, r3, #1
 80045ba:	6013      	str	r3, [r2, #0]
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d005      	beq.n	80045d0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80045c4:	4b04      	ldr	r3, [pc, #16]	; (80045d8 <HAL_PCD_SuspendCallback+0x48>)
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	4a03      	ldr	r2, [pc, #12]	; (80045d8 <HAL_PCD_SuspendCallback+0x48>)
 80045ca:	f043 0306 	orr.w	r3, r3, #6
 80045ce:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80045d0:	bf00      	nop
 80045d2:	3708      	adds	r7, #8
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	e000ed00 	.word	0xe000ed00

080045dc <HAL_PCD_ResumeCallback>:
    When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume(hpcd->pData);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80045ea:	4618      	mov	r0, r3
 80045ec:	f00f f9a1 	bl	8013932 <USBD_LL_Resume>
}
 80045f0:	bf00      	nop
 80045f2:	3708      	adds	r7, #8
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	460b      	mov	r3, r1
 8004602:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800460a:	78fa      	ldrb	r2, [r7, #3]
 800460c:	4611      	mov	r1, r2
 800460e:	4618      	mov	r0, r3
 8004610:	f00f f9c7 	bl	80139a2 <USBD_LL_IsoOUTIncomplete>
}
 8004614:	bf00      	nop
 8004616:	3708      	adds	r7, #8
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	460b      	mov	r3, r1
 8004626:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800462e:	78fa      	ldrb	r2, [r7, #3]
 8004630:	4611      	mov	r1, r2
 8004632:	4618      	mov	r0, r3
 8004634:	f00f f9a8 	bl	8013988 <USBD_LL_IsoINIncomplete>
}
 8004638:	bf00      	nop
 800463a:	3708      	adds	r7, #8
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <HAL_PCD_ConnectCallback>:
  * @brief  Connect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected(hpcd->pData);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800464e:	4618      	mov	r0, r3
 8004650:	f00f f9b4 	bl	80139bc <USBD_LL_DevConnected>
}
 8004654:	bf00      	nop
 8004656:	3708      	adds	r7, #8
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected(hpcd->pData);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800466a:	4618      	mov	r0, r3
 800466c:	f00f f9b1 	bl	80139d2 <USBD_LL_DevDisconnected>
}
 8004670:	bf00      	nop
 8004672:	3708      	adds	r7, #8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	4608      	mov	r0, r1
 8004682:	4611      	mov	r1, r2
 8004684:	461a      	mov	r2, r3
 8004686:	4603      	mov	r3, r0
 8004688:	70fb      	strb	r3, [r7, #3]
 800468a:	460b      	mov	r3, r1
 800468c:	70bb      	strb	r3, [r7, #2]
 800468e:	4613      	mov	r3, r2
 8004690:	803b      	strh	r3, [r7, #0]

  HAL_PCD_EP_Open(pdev->pData, 
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8004698:	78bb      	ldrb	r3, [r7, #2]
 800469a:	883a      	ldrh	r2, [r7, #0]
 800469c:	78f9      	ldrb	r1, [r7, #3]
 800469e:	f00a f8a6 	bl	800e7ee <HAL_PCD_EP_Open>
                  ep_addr, 
                  ep_mps, 
                  ep_type);
  
  return USBD_OK; 
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3708      	adds	r7, #8
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	460b      	mov	r3, r1
 80046b6:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80046be:	78fa      	ldrb	r2, [r7, #3]
 80046c0:	4611      	mov	r1, r2
 80046c2:	4618      	mov	r0, r3
 80046c4:	f00a f9ac 	bl	800ea20 <HAL_PCD_EP_SetStall>
  return USBD_OK; 
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3708      	adds	r7, #8
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 80046d2:	b580      	push	{r7, lr}
 80046d4:	b082      	sub	sp, #8
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
 80046da:	460b      	mov	r3, r1
 80046dc:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80046e4:	78fa      	ldrb	r2, [r7, #3]
 80046e6:	4611      	mov	r1, r2
 80046e8:	4618      	mov	r0, r3
 80046ea:	f00a f9f4 	bl	800ead6 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3708      	adds	r7, #8
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	460b      	mov	r3, r1
 8004702:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = pdev->pData; 
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800470a:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800470c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004710:	2b00      	cmp	r3, #0
 8004712:	da0b      	bge.n	800472c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8004714:	78fb      	ldrb	r3, [r7, #3]
 8004716:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800471a:	68f9      	ldr	r1, [r7, #12]
 800471c:	4613      	mov	r3, r2
 800471e:	00db      	lsls	r3, r3, #3
 8004720:	1a9b      	subs	r3, r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	440b      	add	r3, r1
 8004726:	333a      	adds	r3, #58	; 0x3a
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	e00b      	b.n	8004744 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800472c:	78fb      	ldrb	r3, [r7, #3]
 800472e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004732:	68f9      	ldr	r1, [r7, #12]
 8004734:	4613      	mov	r3, r2
 8004736:	00db      	lsls	r3, r3, #3
 8004738:	1a9b      	subs	r3, r3, r2
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	440b      	add	r3, r1
 800473e:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8004742:	781b      	ldrb	r3, [r3, #0]
  }
}
 8004744:	4618      	mov	r0, r3
 8004746:	3714      	adds	r7, #20
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	460b      	mov	r3, r1
 800475a:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004762:	78fa      	ldrb	r2, [r7, #3]
 8004764:	4611      	mov	r1, r2
 8004766:	4618      	mov	r0, r3
 8004768:	f00a f820 	bl	800e7ac <HAL_PCD_SetAddress>
  return USBD_OK; 
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3708      	adds	r7, #8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b084      	sub	sp, #16
 800477a:	af00      	add	r7, sp, #0
 800477c:	60f8      	str	r0, [r7, #12]
 800477e:	607a      	str	r2, [r7, #4]
 8004780:	461a      	mov	r2, r3
 8004782:	460b      	mov	r3, r1
 8004784:	72fb      	strb	r3, [r7, #11]
 8004786:	4613      	mov	r3, r2
 8004788:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8004790:	893b      	ldrh	r3, [r7, #8]
 8004792:	7af9      	ldrb	r1, [r7, #11]
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	f00a f8eb 	bl	800e970 <HAL_PCD_EP_Transmit>
  return USBD_OK;   
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3710      	adds	r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	607a      	str	r2, [r7, #4]
 80047ae:	461a      	mov	r2, r3
 80047b0:	460b      	mov	r3, r1
 80047b2:	72fb      	strb	r3, [r7, #11]
 80047b4:	4613      	mov	r3, r2
 80047b6:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80047be:	893b      	ldrh	r3, [r7, #8]
 80047c0:	7af9      	ldrb	r1, [r7, #11]
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	f00a f87b 	bl	800e8be <HAL_PCD_EP_Receive>
  return USBD_OK;   
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3710      	adds	r7, #16
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
	...

080047d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80047d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800480c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80047d8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80047da:	e003      	b.n	80047e4 <LoopCopyDataInit>

080047dc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80047dc:	4b0c      	ldr	r3, [pc, #48]	; (8004810 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80047de:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80047e0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80047e2:	3104      	adds	r1, #4

080047e4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80047e4:	480b      	ldr	r0, [pc, #44]	; (8004814 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80047e6:	4b0c      	ldr	r3, [pc, #48]	; (8004818 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80047e8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80047ea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80047ec:	d3f6      	bcc.n	80047dc <CopyDataInit>
  ldr  r2, =_sbss
 80047ee:	4a0b      	ldr	r2, [pc, #44]	; (800481c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80047f0:	e002      	b.n	80047f8 <LoopFillZerobss>

080047f2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80047f2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80047f4:	f842 3b04 	str.w	r3, [r2], #4

080047f8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80047f8:	4b09      	ldr	r3, [pc, #36]	; (8004820 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80047fa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80047fc:	d3f9      	bcc.n	80047f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80047fe:	f001 fb3f 	bl	8005e80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004802:	f00f fd6d 	bl	80142e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004806:	f7fd f9ef 	bl	8001be8 <main>
  bx  lr    
 800480a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800480c:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8004810:	08018588 	.word	0x08018588
  ldr  r0, =_sdata
 8004814:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004818:	2000046c 	.word	0x2000046c
  ldr  r2, =_sbss
 800481c:	2000046c 	.word	0x2000046c
  ldr  r3, = _ebss
 8004820:	20001590 	.word	0x20001590

08004824 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004824:	e7fe      	b.n	8004824 <ADC_IRQHandler>
	...

08004828 <BSP_LED_Init>:
*          This parameter can be one of the following values:
*            @arg  LED1
* @retval None
*/
void BSP_LED_Init(Led_TypeDef Led)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b08a      	sub	sp, #40	; 0x28
 800482c:	af00      	add	r7, sp, #0
 800482e:	4603      	mov	r3, r0
 8004830:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8004832:	79fb      	ldrb	r3, [r7, #7]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d10d      	bne.n	8004854 <BSP_LED_Init+0x2c>
 8004838:	2300      	movs	r3, #0
 800483a:	613b      	str	r3, [r7, #16]
 800483c:	4b1a      	ldr	r3, [pc, #104]	; (80048a8 <BSP_LED_Init+0x80>)
 800483e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004840:	4a19      	ldr	r2, [pc, #100]	; (80048a8 <BSP_LED_Init+0x80>)
 8004842:	f043 0302 	orr.w	r3, r3, #2
 8004846:	6313      	str	r3, [r2, #48]	; 0x30
 8004848:	4b17      	ldr	r3, [pc, #92]	; (80048a8 <BSP_LED_Init+0x80>)
 800484a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484c:	f003 0302 	and.w	r3, r3, #2
 8004850:	613b      	str	r3, [r7, #16]
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	79fb      	ldrb	r3, [r7, #7]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d10d      	bne.n	8004876 <BSP_LED_Init+0x4e>
 800485a:	2300      	movs	r3, #0
 800485c:	60fb      	str	r3, [r7, #12]
 800485e:	4b12      	ldr	r3, [pc, #72]	; (80048a8 <BSP_LED_Init+0x80>)
 8004860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004862:	4a11      	ldr	r2, [pc, #68]	; (80048a8 <BSP_LED_Init+0x80>)
 8004864:	f043 0302 	orr.w	r3, r3, #2
 8004868:	6313      	str	r3, [r2, #48]	; 0x30
 800486a:	4b0f      	ldr	r3, [pc, #60]	; (80048a8 <BSP_LED_Init+0x80>)
 800486c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	60fb      	str	r3, [r7, #12]
 8004874:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8004876:	79fb      	ldrb	r3, [r7, #7]
 8004878:	4a0c      	ldr	r2, [pc, #48]	; (80048ac <BSP_LED_Init+0x84>)
 800487a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800487e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004880:	2301      	movs	r3, #1
 8004882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004884:	2300      	movs	r3, #0
 8004886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8004888:	2302      	movs	r3, #2
 800488a:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800488c:	79fb      	ldrb	r3, [r7, #7]
 800488e:	4a08      	ldr	r2, [pc, #32]	; (80048b0 <BSP_LED_Init+0x88>)
 8004890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004894:	f107 0214 	add.w	r2, r7, #20
 8004898:	4611      	mov	r1, r2
 800489a:	4618      	mov	r0, r3
 800489c:	f009 f93a 	bl	800db14 <HAL_GPIO_Init>
}
 80048a0:	bf00      	nop
 80048a2:	3728      	adds	r7, #40	; 0x28
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40023800 	.word	0x40023800
 80048ac:	080180a4 	.word	0x080180a4
 80048b0:	2000001c 	.word	0x2000001c

080048b4 <BSP_LED_Off>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Off(Led_TypeDef Led)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	4603      	mov	r3, r0
 80048bc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80048be:	79fb      	ldrb	r3, [r7, #7]
 80048c0:	4a07      	ldr	r2, [pc, #28]	; (80048e0 <BSP_LED_Off+0x2c>)
 80048c2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80048c6:	79fb      	ldrb	r3, [r7, #7]
 80048c8:	4a06      	ldr	r2, [pc, #24]	; (80048e4 <BSP_LED_Off+0x30>)
 80048ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	2201      	movs	r2, #1
 80048d2:	4619      	mov	r1, r3
 80048d4:	f009 faba 	bl	800de4c <HAL_GPIO_WritePin>
}
 80048d8:	bf00      	nop
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	2000001c 	.word	0x2000001c
 80048e4:	080180a4 	.word	0x080180a4

080048e8 <Sensor_IO_SPI_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_SPI_Init( void )
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b088      	sub	sp, #32
 80048ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  if(HAL_SPI_GetState( &SPI_Sensor_Handle) == HAL_SPI_STATE_RESET )
 80048ee:	483e      	ldr	r0, [pc, #248]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 80048f0:	f00b f8e0 	bl	800fab4 <HAL_SPI_GetState>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d171      	bne.n	80049de <Sensor_IO_SPI_Init+0xf6>
  {
    STEVAL_FCU001_V1_SENSORS_SPI_CLK_ENABLE();
 80048fa:	2300      	movs	r3, #0
 80048fc:	60bb      	str	r3, [r7, #8]
 80048fe:	4b3b      	ldr	r3, [pc, #236]	; (80049ec <Sensor_IO_SPI_Init+0x104>)
 8004900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004902:	4a3a      	ldr	r2, [pc, #232]	; (80049ec <Sensor_IO_SPI_Init+0x104>)
 8004904:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004908:	6413      	str	r3, [r2, #64]	; 0x40
 800490a:	4b38      	ldr	r3, [pc, #224]	; (80049ec <Sensor_IO_SPI_Init+0x104>)
 800490c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004912:	60bb      	str	r3, [r7, #8]
 8004914:	68bb      	ldr	r3, [r7, #8]
    STEVAL_FCU001_V1_SENSORS_SPI_GPIO_CLK_ENABLE();
 8004916:	2300      	movs	r3, #0
 8004918:	607b      	str	r3, [r7, #4]
 800491a:	4b34      	ldr	r3, [pc, #208]	; (80049ec <Sensor_IO_SPI_Init+0x104>)
 800491c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491e:	4a33      	ldr	r2, [pc, #204]	; (80049ec <Sensor_IO_SPI_Init+0x104>)
 8004920:	f043 0302 	orr.w	r3, r3, #2
 8004924:	6313      	str	r3, [r2, #48]	; 0x30
 8004926:	4b31      	ldr	r3, [pc, #196]	; (80049ec <Sensor_IO_SPI_Init+0x104>)
 8004928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	607b      	str	r3, [r7, #4]
 8004930:	687b      	ldr	r3, [r7, #4]
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_MOSI_Pin;
 8004932:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004936:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004938:	2302      	movs	r3, #2
 800493a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493c:	2300      	movs	r3, #0
 800493e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004940:	2303      	movs	r3, #3
 8004942:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004944:	2305      	movs	r3, #5
 8004946:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 8004948:	f107 030c 	add.w	r3, r7, #12
 800494c:	4619      	mov	r1, r3
 800494e:	4828      	ldr	r0, [pc, #160]	; (80049f0 <Sensor_IO_SPI_Init+0x108>)
 8004950:	f009 f8e0 	bl	800db14 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_SCK_Pin;
 8004954:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004958:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800495a:	2300      	movs	r3, #0
 800495c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 800495e:	f107 030c 	add.w	r3, r7, #12
 8004962:	4619      	mov	r1, r3
 8004964:	4822      	ldr	r0, [pc, #136]	; (80049f0 <Sensor_IO_SPI_Init+0x108>)
 8004966:	f009 f8d5 	bl	800db14 <HAL_GPIO_Init>
    
    SPI_Sensor_Handle.Instance = STEVAL_FCU001_V1_SENSORS_SPI;
 800496a:	4b1f      	ldr	r3, [pc, #124]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 800496c:	4a21      	ldr	r2, [pc, #132]	; (80049f4 <Sensor_IO_SPI_Init+0x10c>)
 800496e:	601a      	str	r2, [r3, #0]
    SPI_Sensor_Handle.Init.Mode = SPI_MODE_MASTER;
 8004970:	4b1d      	ldr	r3, [pc, #116]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 8004972:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004976:	605a      	str	r2, [r3, #4]
    SPI_Sensor_Handle.Init.Direction = SPI_DIRECTION_1LINE;
 8004978:	4b1b      	ldr	r3, [pc, #108]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 800497a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800497e:	609a      	str	r2, [r3, #8]
    SPI_Sensor_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 8004980:	4b19      	ldr	r3, [pc, #100]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 8004982:	2200      	movs	r2, #0
 8004984:	60da      	str	r2, [r3, #12]
    SPI_Sensor_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004986:	4b18      	ldr	r3, [pc, #96]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 8004988:	2202      	movs	r2, #2
 800498a:	611a      	str	r2, [r3, #16]
    SPI_Sensor_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 800498c:	4b16      	ldr	r3, [pc, #88]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 800498e:	2201      	movs	r2, #1
 8004990:	615a      	str	r2, [r3, #20]
    SPI_Sensor_Handle.Init.NSS = SPI_NSS_SOFT;
 8004992:	4b15      	ldr	r3, [pc, #84]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 8004994:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004998:	619a      	str	r2, [r3, #24]
    SPI_Sensor_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // 2.5 MHz
 800499a:	4b13      	ldr	r3, [pc, #76]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 800499c:	2218      	movs	r2, #24
 800499e:	61da      	str	r2, [r3, #28]
    SPI_Sensor_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80049a0:	4b11      	ldr	r3, [pc, #68]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	621a      	str	r2, [r3, #32]
    SPI_Sensor_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 80049a6:	4b10      	ldr	r3, [pc, #64]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	625a      	str	r2, [r3, #36]	; 0x24
    SPI_Sensor_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80049ac:	4b0e      	ldr	r3, [pc, #56]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 80049ae:	2200      	movs	r2, #0
 80049b0:	629a      	str	r2, [r3, #40]	; 0x28
    SPI_Sensor_Handle.Init.CRCPolynomial = 7;
 80049b2:	4b0d      	ldr	r3, [pc, #52]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 80049b4:	2207      	movs	r2, #7
 80049b6:	62da      	str	r2, [r3, #44]	; 0x2c
    HAL_SPI_Init(&SPI_Sensor_Handle);
 80049b8:	480b      	ldr	r0, [pc, #44]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 80049ba:	f00a fd95 	bl	800f4e8 <HAL_SPI_Init>
    
    SPI_1LINE_TX(&SPI_Sensor_Handle);
 80049be:	4b0a      	ldr	r3, [pc, #40]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	4b08      	ldr	r3, [pc, #32]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049cc:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 80049ce:	4b06      	ldr	r3, [pc, #24]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	4b04      	ldr	r3, [pc, #16]	; (80049e8 <Sensor_IO_SPI_Init+0x100>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049dc:	601a      	str	r2, [r3, #0]
  }  
  return COMPONENT_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3720      	adds	r7, #32
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	2000051c 	.word	0x2000051c
 80049ec:	40023800 	.word	0x40023800
 80049f0:	40020400 	.word	0x40020400
 80049f4:	40003800 	.word	0x40003800

080049f8 <Sensor_IO_SPI_CS_Init_All>:

uint8_t Sensor_IO_SPI_CS_Init_All(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b088      	sub	sp, #32
 80049fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Set all the pins before init to avoid glitch */
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 80049fe:	2201      	movs	r2, #1
 8004a00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a04:	4838      	ldr	r0, [pc, #224]	; (8004ae8 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 8004a06:	f009 fa21 	bl	800de4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004a10:	4836      	ldr	r0, [pc, #216]	; (8004aec <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8004a12:	f009 fa1b 	bl	800de4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8004a16:	2201      	movs	r2, #1
 8004a18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004a1c:	4834      	ldr	r0, [pc, #208]	; (8004af0 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 8004a1e:	f009 fa15 	bl	800de4c <HAL_GPIO_WritePin>
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004a22:	2303      	movs	r3, #3
 8004a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a26:	2300      	movs	r3, #0
 8004a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	613b      	str	r3, [r7, #16]
  
  STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 8004a2e:	2300      	movs	r3, #0
 8004a30:	60bb      	str	r3, [r7, #8]
 8004a32:	4b30      	ldr	r3, [pc, #192]	; (8004af4 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a36:	4a2f      	ldr	r2, [pc, #188]	; (8004af4 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004a38:	f043 0301 	orr.w	r3, r3, #1
 8004a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8004a3e:	4b2d      	ldr	r3, [pc, #180]	; (8004af4 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	60bb      	str	r3, [r7, #8]
 8004a48:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 8004a4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a4e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 8004a50:	f107 030c 	add.w	r3, r7, #12
 8004a54:	4619      	mov	r1, r3
 8004a56:	4824      	ldr	r0, [pc, #144]	; (8004ae8 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 8004a58:	f009 f85c 	bl	800db14 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a62:	4821      	ldr	r0, [pc, #132]	; (8004ae8 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 8004a64:	f009 f9f2 	bl	800de4c <HAL_GPIO_WritePin>
    
  STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 8004a68:	2300      	movs	r3, #0
 8004a6a:	607b      	str	r3, [r7, #4]
 8004a6c:	4b21      	ldr	r3, [pc, #132]	; (8004af4 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a70:	4a20      	ldr	r2, [pc, #128]	; (8004af4 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004a72:	f043 0302 	orr.w	r3, r3, #2
 8004a76:	6313      	str	r3, [r2, #48]	; 0x30
 8004a78:	4b1e      	ldr	r3, [pc, #120]	; (8004af4 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7c:	f003 0302 	and.w	r3, r3, #2
 8004a80:	607b      	str	r3, [r7, #4]
 8004a82:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 8004a84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a88:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 8004a8a:	f107 030c 	add.w	r3, r7, #12
 8004a8e:	4619      	mov	r1, r3
 8004a90:	4817      	ldr	r0, [pc, #92]	; (8004af0 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 8004a92:	f009 f83f 	bl	800db14 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8004a96:	2201      	movs	r2, #1
 8004a98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004a9c:	4814      	ldr	r0, [pc, #80]	; (8004af0 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 8004a9e:	f009 f9d5 	bl	800de4c <HAL_GPIO_WritePin>

  
  STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	603b      	str	r3, [r7, #0]
 8004aa6:	4b13      	ldr	r3, [pc, #76]	; (8004af4 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aaa:	4a12      	ldr	r2, [pc, #72]	; (8004af4 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004aac:	f043 0304 	orr.w	r3, r3, #4
 8004ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ab2:	4b10      	ldr	r3, [pc, #64]	; (8004af4 <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab6:	f003 0304 	and.w	r3, r3, #4
 8004aba:	603b      	str	r3, [r7, #0]
 8004abc:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 8004abe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ac2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 8004ac4:	f107 030c 	add.w	r3, r7, #12
 8004ac8:	4619      	mov	r1, r3
 8004aca:	4808      	ldr	r0, [pc, #32]	; (8004aec <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8004acc:	f009 f822 	bl	800db14 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004ad6:	4805      	ldr	r0, [pc, #20]	; (8004aec <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8004ad8:	f009 f9b8 	bl	800de4c <HAL_GPIO_WritePin>

  return COMPONENT_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3720      	adds	r7, #32
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	40020000 	.word	0x40020000
 8004aec:	40020800 	.word	0x40020800
 8004af0:	40020400 	.word	0x40020400
 8004af4:	40023800 	.word	0x40023800

08004af8 <Sensor_IO_SPI_CS_Init>:

uint8_t Sensor_IO_SPI_CS_Init(void *handle)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b08c      	sub	sp, #48	; 0x30
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004b04:	2303      	movs	r3, #3
 8004b06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	61fb      	str	r3, [r7, #28]
  
  switch(ctx->spiDevice)
 8004b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b12:	78db      	ldrb	r3, [r3, #3]
 8004b14:	2b02      	cmp	r3, #2
 8004b16:	d042      	beq.n	8004b9e <Sensor_IO_SPI_CS_Init+0xa6>
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	dc5e      	bgt.n	8004bda <Sensor_IO_SPI_CS_Init+0xe2>
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d002      	beq.n	8004b26 <Sensor_IO_SPI_CS_Init+0x2e>
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d01e      	beq.n	8004b62 <Sensor_IO_SPI_CS_Init+0x6a>
 8004b24:	e059      	b.n	8004bda <Sensor_IO_SPI_CS_Init+0xe2>
  {
  case LSM6DSL:
    STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 8004b26:	2300      	movs	r3, #0
 8004b28:	617b      	str	r3, [r7, #20]
 8004b2a:	4b2f      	ldr	r3, [pc, #188]	; (8004be8 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2e:	4a2e      	ldr	r2, [pc, #184]	; (8004be8 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004b30:	f043 0301 	orr.w	r3, r3, #1
 8004b34:	6313      	str	r3, [r2, #48]	; 0x30
 8004b36:	4b2c      	ldr	r3, [pc, #176]	; (8004be8 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	617b      	str	r3, [r7, #20]
 8004b40:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 8004b42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b46:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8004b48:	2201      	movs	r2, #1
 8004b4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b4e:	4827      	ldr	r0, [pc, #156]	; (8004bec <Sensor_IO_SPI_CS_Init+0xf4>)
 8004b50:	f009 f97c 	bl	800de4c <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 8004b54:	f107 0318 	add.w	r3, r7, #24
 8004b58:	4619      	mov	r1, r3
 8004b5a:	4824      	ldr	r0, [pc, #144]	; (8004bec <Sensor_IO_SPI_CS_Init+0xf4>)
 8004b5c:	f008 ffda 	bl	800db14 <HAL_GPIO_Init>
    break;
 8004b60:	e03d      	b.n	8004bde <Sensor_IO_SPI_CS_Init+0xe6>
  case LIS2MDL:
    STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 8004b62:	2300      	movs	r3, #0
 8004b64:	613b      	str	r3, [r7, #16]
 8004b66:	4b20      	ldr	r3, [pc, #128]	; (8004be8 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6a:	4a1f      	ldr	r2, [pc, #124]	; (8004be8 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004b6c:	f043 0302 	orr.w	r3, r3, #2
 8004b70:	6313      	str	r3, [r2, #48]	; 0x30
 8004b72:	4b1d      	ldr	r3, [pc, #116]	; (8004be8 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	613b      	str	r3, [r7, #16]
 8004b7c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 8004b7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b82:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8004b84:	2201      	movs	r2, #1
 8004b86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b8a:	4819      	ldr	r0, [pc, #100]	; (8004bf0 <Sensor_IO_SPI_CS_Init+0xf8>)
 8004b8c:	f009 f95e 	bl	800de4c <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 8004b90:	f107 0318 	add.w	r3, r7, #24
 8004b94:	4619      	mov	r1, r3
 8004b96:	4816      	ldr	r0, [pc, #88]	; (8004bf0 <Sensor_IO_SPI_CS_Init+0xf8>)
 8004b98:	f008 ffbc 	bl	800db14 <HAL_GPIO_Init>
    break;  
 8004b9c:	e01f      	b.n	8004bde <Sensor_IO_SPI_CS_Init+0xe6>
  case LPS22HB:
    STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	60fb      	str	r3, [r7, #12]
 8004ba2:	4b11      	ldr	r3, [pc, #68]	; (8004be8 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba6:	4a10      	ldr	r2, [pc, #64]	; (8004be8 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004ba8:	f043 0304 	orr.w	r3, r3, #4
 8004bac:	6313      	str	r3, [r2, #48]	; 0x30
 8004bae:	4b0e      	ldr	r3, [pc, #56]	; (8004be8 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb2:	f003 0304 	and.w	r3, r3, #4
 8004bb6:	60fb      	str	r3, [r7, #12]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 8004bba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004bbe:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004bc6:	480b      	ldr	r0, [pc, #44]	; (8004bf4 <Sensor_IO_SPI_CS_Init+0xfc>)
 8004bc8:	f009 f940 	bl	800de4c <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 8004bcc:	f107 0318 	add.w	r3, r7, #24
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	4808      	ldr	r0, [pc, #32]	; (8004bf4 <Sensor_IO_SPI_CS_Init+0xfc>)
 8004bd4:	f008 ff9e 	bl	800db14 <HAL_GPIO_Init>
    break;
 8004bd8:	e001      	b.n	8004bde <Sensor_IO_SPI_CS_Init+0xe6>
  default:
    return COMPONENT_NOT_IMPLEMENTED;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e000      	b.n	8004be0 <Sensor_IO_SPI_CS_Init+0xe8>
  }
  return COMPONENT_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3730      	adds	r7, #48	; 0x30
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40023800 	.word	0x40023800
 8004bec:	40020000 	.word	0x40020000
 8004bf0:	40020400 	.word	0x40020400
 8004bf4:	40020800 	.word	0x40020800

08004bf8 <Sensor_IO_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{  
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	607a      	str	r2, [r7, #4]
 8004c02:	461a      	mov	r2, r3
 8004c04:	460b      	mov	r3, r1
 8004c06:	72fb      	strb	r3, [r7, #11]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	813b      	strh	r3, [r7, #8]
   return Sensor_IO_SPI_Write( handle, WriteAddr, pBuffer, nBytesToWrite ); 
 8004c0c:	893b      	ldrh	r3, [r7, #8]
 8004c0e:	7af9      	ldrb	r1, [r7, #11]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	68f8      	ldr	r0, [r7, #12]
 8004c14:	f000 f840 	bl	8004c98 <Sensor_IO_SPI_Write>
 8004c18:	4603      	mov	r3, r0
  //return COMPONENT_ERROR;
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <Sensor_IO_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b086      	sub	sp, #24
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	60f8      	str	r0, [r7, #12]
 8004c2a:	607a      	str	r2, [r7, #4]
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	460b      	mov	r3, r1
 8004c30:	72fb      	strb	r3, [r7, #11]
 8004c32:	4613      	mov	r3, r2
 8004c34:	813b      	strh	r3, [r7, #8]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	617b      	str	r3, [r7, #20]
  
  if(ctx->ifType == 0)
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	785b      	ldrb	r3, [r3, #1]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10a      	bne.n	8004c58 <Sensor_IO_Read+0x36>
  {
     
  if ( nBytesToRead > 1 ) 
 8004c42:	893b      	ldrh	r3, [r7, #8]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d907      	bls.n	8004c58 <Sensor_IO_Read+0x36>
    if (ctx->who_am_i == HTS221_WHO_AM_I_VAL)
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	2bbc      	cmp	r3, #188	; 0xbc
 8004c4e:	d103      	bne.n	8004c58 <Sensor_IO_Read+0x36>
        ReadAddr |= 0x80;  /* Enable I2C multi-bytes Write */
 8004c50:	7afb      	ldrb	r3, [r7, #11]
 8004c52:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004c56:	72fb      	strb	r3, [r7, #11]
  
  }
  
  if(ctx->ifType == 1 )
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	785b      	ldrb	r3, [r3, #1]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d116      	bne.n	8004c8e <Sensor_IO_Read+0x6c>
  {
    if ( nBytesToRead > 1 ) {
 8004c60:	893b      	ldrh	r3, [r7, #8]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d90a      	bls.n	8004c7c <Sensor_IO_Read+0x5a>
      switch(ctx->who_am_i)
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	2b33      	cmp	r3, #51	; 0x33
 8004c6c:	d001      	beq.n	8004c72 <Sensor_IO_Read+0x50>
 8004c6e:	2b40      	cmp	r3, #64	; 0x40
        {
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
          case LSM303AGR_MAG_WHO_AM_I: break;
 8004c70:	e005      	b.n	8004c7e <Sensor_IO_Read+0x5c>
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
 8004c72:	7afb      	ldrb	r3, [r7, #11]
 8004c74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c78:	72fb      	strb	r3, [r7, #11]
 8004c7a:	e000      	b.n	8004c7e <Sensor_IO_Read+0x5c>
          default:;
 8004c7c:	bf00      	nop
        }
    }
   return Sensor_IO_SPI_Read( handle, ReadAddr, pBuffer, nBytesToRead );
 8004c7e:	893b      	ldrh	r3, [r7, #8]
 8004c80:	7af9      	ldrb	r1, [r7, #11]
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f000 f837 	bl	8004cf8 <Sensor_IO_SPI_Read>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	e000      	b.n	8004c90 <Sensor_IO_Read+0x6e>
  }
  
  return COMPONENT_ERROR;
 8004c8e:	2301      	movs	r3, #1
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3718      	adds	r7, #24
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <Sensor_IO_SPI_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b086      	sub	sp, #24
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	607a      	str	r2, [r7, #4]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	72fb      	strb	r3, [r7, #11]
 8004ca8:	4613      	mov	r3, r2
 8004caa:	813b      	strh	r3, [r7, #8]
  uint8_t i;
  
// Select the correct device
  Sensor_IO_SPI_CS_Enable(handle);
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 f871 	bl	8004d94 <Sensor_IO_SPI_CS_Enable>
  
  SPI_Write(&SPI_Sensor_Handle, WriteAddr);
 8004cb2:	7afb      	ldrb	r3, [r7, #11]
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	480f      	ldr	r0, [pc, #60]	; (8004cf4 <Sensor_IO_SPI_Write+0x5c>)
 8004cb8:	f000 f9ec 	bl	8005094 <SPI_Write>

  for(i=0;i<nBytesToWrite;i++)
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	75fb      	strb	r3, [r7, #23]
 8004cc0:	e00a      	b.n	8004cd8 <Sensor_IO_SPI_Write+0x40>
  {
    SPI_Write(&SPI_Sensor_Handle, pBuffer[i]);
 8004cc2:	7dfb      	ldrb	r3, [r7, #23]
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4809      	ldr	r0, [pc, #36]	; (8004cf4 <Sensor_IO_SPI_Write+0x5c>)
 8004cce:	f000 f9e1 	bl	8005094 <SPI_Write>
  for(i=0;i<nBytesToWrite;i++)
 8004cd2:	7dfb      	ldrb	r3, [r7, #23]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	75fb      	strb	r3, [r7, #23]
 8004cd8:	7dfb      	ldrb	r3, [r7, #23]
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	893a      	ldrh	r2, [r7, #8]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d8ef      	bhi.n	8004cc2 <Sensor_IO_SPI_Write+0x2a>
  }
// Deselect the device
  Sensor_IO_SPI_CS_Disable(handle);
 8004ce2:	68f8      	ldr	r0, [r7, #12]
 8004ce4:	f000 f888 	bl	8004df8 <Sensor_IO_SPI_CS_Disable>
  
  return COMPONENT_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3718      	adds	r7, #24
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	2000051c 	.word	0x2000051c

08004cf8 <Sensor_IO_SPI_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	607a      	str	r2, [r7, #4]
 8004d02:	461a      	mov	r2, r3
 8004d04:	460b      	mov	r3, r1
 8004d06:	72fb      	strb	r3, [r7, #11]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	813b      	strh	r3, [r7, #8]
  /* Select the correct device */
  Sensor_IO_SPI_CS_Enable(handle);
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f000 f841 	bl	8004d94 <Sensor_IO_SPI_CS_Enable>
  
  /* Write Reg Address */
  SPI_Write(&SPI_Sensor_Handle, ReadAddr | 0x80);
 8004d12:	7afb      	ldrb	r3, [r7, #11]
 8004d14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	481c      	ldr	r0, [pc, #112]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d1e:	f000 f9b9 	bl	8005094 <SPI_Write>

  /* Disable the SPI and change the data line to input */
  __HAL_SPI_DISABLE(&SPI_Sensor_Handle);
 8004d22:	4b1b      	ldr	r3, [pc, #108]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	4b19      	ldr	r3, [pc, #100]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d30:	601a      	str	r2, [r3, #0]
  SPI_1LINE_RX(&SPI_Sensor_Handle);
 8004d32:	4b17      	ldr	r3, [pc, #92]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	4b15      	ldr	r3, [pc, #84]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004d40:	601a      	str	r2, [r3, #0]

  /* Check if we need to read one byte or more */
  if(nBytesToRead > 1U)
 8004d42:	893b      	ldrh	r3, [r7, #8]
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d906      	bls.n	8004d56 <Sensor_IO_SPI_Read+0x5e>
  {
    SPI_Read_nBytes(&SPI_Sensor_Handle, pBuffer, nBytesToRead);
 8004d48:	893b      	ldrh	r3, [r7, #8]
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	6879      	ldr	r1, [r7, #4]
 8004d4e:	4810      	ldr	r0, [pc, #64]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d50:	f000 f949 	bl	8004fe6 <SPI_Read_nBytes>
 8004d54:	e003      	b.n	8004d5e <Sensor_IO_SPI_Read+0x66>
  }
  else
  {
    SPI_Read(&SPI_Sensor_Handle, pBuffer);
 8004d56:	6879      	ldr	r1, [r7, #4]
 8004d58:	480d      	ldr	r0, [pc, #52]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d5a:	f000 f887 	bl	8004e6c <SPI_Read>
  }
  
  /* Deselect the device */
  Sensor_IO_SPI_CS_Disable(handle);  
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f000 f84a 	bl	8004df8 <Sensor_IO_SPI_CS_Disable>
  
  /* Change the data line to output and enable the SPI */
  SPI_1LINE_TX(&SPI_Sensor_Handle);
 8004d64:	4b0a      	ldr	r3, [pc, #40]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	4b09      	ldr	r3, [pc, #36]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d72:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 8004d74:	4b06      	ldr	r3, [pc, #24]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	4b05      	ldr	r3, [pc, #20]	; (8004d90 <Sensor_IO_SPI_Read+0x98>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d82:	601a      	str	r2, [r3, #0]
  
  return COMPONENT_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3710      	adds	r7, #16
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	2000051c 	.word	0x2000051c

08004d94 <Sensor_IO_SPI_CS_Enable>:


uint8_t Sensor_IO_SPI_CS_Enable(void *handle)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	78db      	ldrb	r3, [r3, #3]
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d014      	beq.n	8004dd2 <Sensor_IO_SPI_CS_Enable+0x3e>
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	dc19      	bgt.n	8004de0 <Sensor_IO_SPI_CS_Enable+0x4c>
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d002      	beq.n	8004db6 <Sensor_IO_SPI_CS_Enable+0x22>
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d007      	beq.n	8004dc4 <Sensor_IO_SPI_CS_Enable+0x30>
 8004db4:	e014      	b.n	8004de0 <Sensor_IO_SPI_CS_Enable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_RESET);
 8004db6:	2200      	movs	r2, #0
 8004db8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004dbc:	480b      	ldr	r0, [pc, #44]	; (8004dec <Sensor_IO_SPI_CS_Enable+0x58>)
 8004dbe:	f009 f845 	bl	800de4c <HAL_GPIO_WritePin>
    break;
 8004dc2:	e00d      	b.n	8004de0 <Sensor_IO_SPI_CS_Enable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_RESET);
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004dca:	4809      	ldr	r0, [pc, #36]	; (8004df0 <Sensor_IO_SPI_CS_Enable+0x5c>)
 8004dcc:	f009 f83e 	bl	800de4c <HAL_GPIO_WritePin>
    break;
 8004dd0:	e006      	b.n	8004de0 <Sensor_IO_SPI_CS_Enable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_RESET);
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004dd8:	4806      	ldr	r0, [pc, #24]	; (8004df4 <Sensor_IO_SPI_CS_Enable+0x60>)
 8004dda:	f009 f837 	bl	800de4c <HAL_GPIO_WritePin>
    break;
 8004dde:	bf00      	nop
  }
  return COMPONENT_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	40020000 	.word	0x40020000
 8004df0:	40020400 	.word	0x40020400
 8004df4:	40020800 	.word	0x40020800

08004df8 <Sensor_IO_SPI_CS_Disable>:

uint8_t Sensor_IO_SPI_CS_Disable(void *handle)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	78db      	ldrb	r3, [r3, #3]
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d014      	beq.n	8004e36 <Sensor_IO_SPI_CS_Disable+0x3e>
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	dc19      	bgt.n	8004e44 <Sensor_IO_SPI_CS_Disable+0x4c>
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d002      	beq.n	8004e1a <Sensor_IO_SPI_CS_Disable+0x22>
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d007      	beq.n	8004e28 <Sensor_IO_SPI_CS_Disable+0x30>
 8004e18:	e014      	b.n	8004e44 <Sensor_IO_SPI_CS_Disable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e20:	480b      	ldr	r0, [pc, #44]	; (8004e50 <Sensor_IO_SPI_CS_Disable+0x58>)
 8004e22:	f009 f813 	bl	800de4c <HAL_GPIO_WritePin>
    break;
 8004e26:	e00d      	b.n	8004e44 <Sensor_IO_SPI_CS_Disable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e2e:	4809      	ldr	r0, [pc, #36]	; (8004e54 <Sensor_IO_SPI_CS_Disable+0x5c>)
 8004e30:	f009 f80c 	bl	800de4c <HAL_GPIO_WritePin>
    break;
 8004e34:	e006      	b.n	8004e44 <Sensor_IO_SPI_CS_Disable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8004e36:	2201      	movs	r2, #1
 8004e38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e3c:	4806      	ldr	r0, [pc, #24]	; (8004e58 <Sensor_IO_SPI_CS_Disable+0x60>)
 8004e3e:	f009 f805 	bl	800de4c <HAL_GPIO_WritePin>
    break;
 8004e42:	bf00      	nop
  }
  return COMPONENT_OK;
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	40020000 	.word	0x40020000
 8004e54:	40020400 	.word	0x40020400
 8004e58:	40020800 	.word	0x40020800

08004e5c <LSM6DSL_Sensor_IO_ITConfig>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef LSM6DSL_Sensor_IO_ITConfig( void )
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  return COMPONENT_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <SPI_Read>:
 * @param  xSpiHandle : SPI Handler.
 * @param  val : value.
 * @retval None
 */
void SPI_Read(SPI_HandleTypeDef* xSpiHandle, uint8_t *val)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004e76:	b672      	cpsid	i
}
 8004e78:	bf00      	nop
  disabled after the first bit and before the latest bit */
  /* Interrupts should be disabled during this operation */
  
  __disable_irq();
  //GPIOA->BSRR = (uint32_t)GPIO_PIN_8 << 16U;
  __HAL_SPI_ENABLE(xSpiHandle);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e88:	601a      	str	r2, [r3, #0]
  __asm("dsb\n");__asm("dsb\n");
 8004e8a:	f3bf 8f4f 	dsb	sy
 8004e8e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004e92:	f3bf 8f4f 	dsb	sy
 8004e96:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004e9a:	f3bf 8f4f 	dsb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004ea2:	f3bf 8f4f 	dsb	sy
 8004ea6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004eaa:	f3bf 8f4f 	dsb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004eb2:	f3bf 8f4f 	dsb	sy
 8004eb6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004eba:	f3bf 8f4f 	dsb	sy
 8004ebe:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004ec2:	f3bf 8f4f 	dsb	sy
 8004ec6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004eca:	f3bf 8f4f 	dsb	sy
 8004ece:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004ed2:	f3bf 8f4f 	dsb	sy
 8004ed6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004eda:	f3bf 8f4f 	dsb	sy
 8004ede:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004ee2:	f3bf 8f4f 	dsb	sy
 8004ee6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004efa:	f3bf 8f4f 	dsb	sy
 8004efe:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f02:	f3bf 8f4f 	dsb	sy
 8004f06:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f12:	f3bf 8f4f 	dsb	sy
 8004f16:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f1a:	f3bf 8f4f 	dsb	sy
 8004f1e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f22:	f3bf 8f4f 	dsb	sy
 8004f26:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f2a:	f3bf 8f4f 	dsb	sy
 8004f2e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f32:	f3bf 8f4f 	dsb	sy
 8004f36:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f42:	f3bf 8f4f 	dsb	sy
 8004f46:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f4a:	f3bf 8f4f 	dsb	sy
 8004f4e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f52:	f3bf 8f4f 	dsb	sy
 8004f56:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f62:	f3bf 8f4f 	dsb	sy
 8004f66:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8004f72:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8004f76:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8004f7a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8004f7e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8004f82:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8004f86:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8004f8a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8004f8e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8004f92:	f3bf 8f4f 	dsb	sy
  __HAL_SPI_DISABLE(xSpiHandle);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fa4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004fa6:	b662      	cpsie	i
}
 8004fa8:	bf00      	nop
  
  __enable_irq();

  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8004faa:	bf00      	nop
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d1f8      	bne.n	8004fac <SPI_Read+0x140>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	330c      	adds	r3, #12
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	b2da      	uxtb	r2, r3
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8004fc8:	bf00      	nop
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fd4:	2b80      	cmp	r3, #128	; 0x80
 8004fd6:	d0f8      	beq.n	8004fca <SPI_Read+0x15e>
}
 8004fd8:	bf00      	nop
 8004fda:	bf00      	nop
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <SPI_Read_nBytes>:
 * @param  val: value.
 * @param  nBytesToRead: number of bytes to read.
 * @retval None
 */
void SPI_Read_nBytes(SPI_HandleTypeDef* xSpiHandle, uint8_t *val, uint16_t nBytesToRead)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	b085      	sub	sp, #20
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	60f8      	str	r0, [r7, #12]
 8004fee:	60b9      	str	r1, [r7, #8]
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8004ff4:	b672      	cpsid	i
}
 8004ff6:	bf00      	nop
  /* Interrupts should be disabled during this operation */
  __disable_irq();
  __HAL_SPI_ENABLE(xSpiHandle);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005006:	601a      	str	r2, [r3, #0]
  
  /* Transfer loop */
  while (nBytesToRead > 1U)
 8005008:	e013      	b.n	8005032 <SPI_Read_nBytes+0x4c>
  {
    /* Check the RXNE flag */
    if (xSpiHandle->Instance->SR & SPI_FLAG_RXNE)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 0301 	and.w	r3, r3, #1
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00c      	beq.n	8005032 <SPI_Read_nBytes+0x4c>
    {
      /* read the received data */
      *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	330c      	adds	r3, #12
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	b2da      	uxtb	r2, r3
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	701a      	strb	r2, [r3, #0]
      val += sizeof(uint8_t);
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	3301      	adds	r3, #1
 800502a:	60bb      	str	r3, [r7, #8]
      nBytesToRead--;
 800502c:	88fb      	ldrh	r3, [r7, #6]
 800502e:	3b01      	subs	r3, #1
 8005030:	80fb      	strh	r3, [r7, #6]
  while (nBytesToRead > 1U)
 8005032:	88fb      	ldrh	r3, [r7, #6]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d8e8      	bhi.n	800500a <SPI_Read_nBytes+0x24>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005038:	f3bf 8f4f 	dsb	sy
}
 800503c:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800503e:	f3bf 8f4f 	dsb	sy
}
 8005042:	bf00      	nop
  disabled after the first bit and before the latest bit of the last Byte received */
  /* __DSB instruction are inserted to garantee that clock is Disabled in the right timeframe */
  
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(xSpiHandle);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005052:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005054:	b662      	cpsie	i
}
 8005056:	bf00      	nop
  
  __enable_irq();
  
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8005058:	bf00      	nop
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	f003 0301 	and.w	r3, r3, #1
 8005064:	2b01      	cmp	r3, #1
 8005066:	d1f8      	bne.n	800505a <SPI_Read_nBytes+0x74>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	330c      	adds	r3, #12
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	b2da      	uxtb	r2, r3
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8005076:	bf00      	nop
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005082:	2b80      	cmp	r3, #128	; 0x80
 8005084:	d0f8      	beq.n	8005078 <SPI_Read_nBytes+0x92>
}
 8005086:	bf00      	nop
 8005088:	bf00      	nop
 800508a:	3714      	adds	r7, #20
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <SPI_Write>:
 * @param  xSpiHandle: SPI Handler.
 * @param  val: value.
 * @retval None
 */
void SPI_Write(SPI_HandleTypeDef* xSpiHandle, uint8_t val)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	460b      	mov	r3, r1
 800509e:	70fb      	strb	r3, [r7, #3]
  /* check TXE flag */
  while ((xSpiHandle->Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 80050a0:	bf00      	nop
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d1f8      	bne.n	80050a2 <SPI_Write+0xe>
  
  /* Write the data */
  *((__IO uint8_t*) &xSpiHandle->Instance->DR) = val;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	330c      	adds	r3, #12
 80050b6:	78fa      	ldrb	r2, [r7, #3]
 80050b8:	701a      	strb	r2, [r3, #0]
  
  /* Wait BSY flag */
  while ((xSpiHandle->Instance->SR & SPI_SR_TXE) != SPI_SR_TXE);
 80050ba:	bf00      	nop
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d1f8      	bne.n	80050bc <SPI_Write+0x28>
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 80050ca:	bf00      	nop
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050d6:	2b80      	cmp	r3, #128	; 0x80
 80050d8:	d0f8      	beq.n	80050cc <SPI_Write+0x38>
}
 80050da:	bf00      	nop
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <Sensor_IO_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_Init( void )
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0
    return COMPONENT_OK;
 80050ec:	2300      	movs	r3, #0
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <BSP_ACCELERO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Init( ACCELERO_ID_t id, void **handle )
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	4603      	mov	r3, r0
 8005100:	6039      	str	r1, [r7, #0]
 8005102:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	2200      	movs	r2, #0
 8005108:	601a      	str	r2, [r3, #0]

  switch(id)
 800510a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00f      	beq.n	8005132 <BSP_ACCELERO_Init+0x3a>
 8005112:	2b01      	cmp	r3, #1
 8005114:	d015      	beq.n	8005142 <BSP_ACCELERO_Init+0x4a>
  {
    case ACCELERO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL accelerometer before */
      if(BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 8005116:	6838      	ldr	r0, [r7, #0]
 8005118:	f000 f826 	bl	8005168 <BSP_LSM6DSL_ACCELERO_Init>
 800511c:	4603      	mov	r3, r0
 800511e:	2b01      	cmp	r3, #1
 8005120:	d117      	bne.n	8005152 <BSP_ACCELERO_Init+0x5a>
      {
        /* Try to init the LSM303AGR accelerometer */
        if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 8005122:	6838      	ldr	r0, [r7, #0]
 8005124:	f000 f8c0 	bl	80052a8 <BSP_LSM303AGR_ACCELERO_Init>
 8005128:	4603      	mov	r3, r0
 800512a:	2b01      	cmp	r3, #1
 800512c:	d111      	bne.n	8005152 <BSP_ACCELERO_Init+0x5a>
        {
          return COMPONENT_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e015      	b.n	800515e <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM6DSL_X_0:
    {
      if( BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 8005132:	6838      	ldr	r0, [r7, #0]
 8005134:	f000 f818 	bl	8005168 <BSP_LSM6DSL_ACCELERO_Init>
 8005138:	4603      	mov	r3, r0
 800513a:	2b01      	cmp	r3, #1
 800513c:	d10b      	bne.n	8005156 <BSP_ACCELERO_Init+0x5e>
      {
        return COMPONENT_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e00d      	b.n	800515e <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM303AGR_X_0:
    {
      if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 8005142:	6838      	ldr	r0, [r7, #0]
 8005144:	f000 f8b0 	bl	80052a8 <BSP_LSM303AGR_ACCELERO_Init>
 8005148:	4603      	mov	r3, r0
 800514a:	2b01      	cmp	r3, #1
 800514c:	d105      	bne.n	800515a <BSP_ACCELERO_Init+0x62>
      {
        return COMPONENT_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e005      	b.n	800515e <BSP_ACCELERO_Init+0x66>
      break;
 8005152:	bf00      	nop
 8005154:	e002      	b.n	800515c <BSP_ACCELERO_Init+0x64>
      break;
 8005156:	bf00      	nop
 8005158:	e000      	b.n	800515c <BSP_ACCELERO_Init+0x64>
      }
      break;
 800515a:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3708      	adds	r7, #8
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
	...

08005168 <BSP_LSM6DSL_ACCELERO_Init>:

static DrvStatusTypeDef BSP_LSM6DSL_ACCELERO_Init( void **handle )
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 8005170:	2300      	movs	r3, #0
 8005172:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 8005174:	230c      	movs	r3, #12
 8005176:	72fb      	strb	r3, [r7, #11]
    
  if(ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized == 1)
 8005178:	4b45      	ldr	r3, [pc, #276]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800517a:	795b      	ldrb	r3, [r3, #5]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d101      	bne.n	8005184 <BSP_LSM6DSL_ACCELERO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e080      	b.n	8005286 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8005184:	f7ff fbb0 	bl	80048e8 <Sensor_IO_SPI_Init>
 8005188:	4603      	mov	r3, r0
 800518a:	2b01      	cmp	r3, #1
 800518c:	d101      	bne.n	8005192 <BSP_LSM6DSL_ACCELERO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e079      	b.n	8005286 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 8005192:	4b3f      	ldr	r3, [pc, #252]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8005194:	226a      	movs	r2, #106	; 0x6a
 8005196:	701a      	strb	r2, [r3, #0]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].ifType        = 1; // SPI interface
 8005198:	4b3d      	ldr	r3, [pc, #244]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800519a:	2201      	movs	r2, #1
 800519c:	705a      	strb	r2, [r3, #1]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 800519e:	4b3c      	ldr	r3, [pc, #240]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80051a0:	22d6      	movs	r2, #214	; 0xd6
 80051a2:	709a      	strb	r2, [r3, #2]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].spiDevice     = LSM6DSL;
 80051a4:	4b3a      	ldr	r3, [pc, #232]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80051a6:	2200      	movs	r2, #0
 80051a8:	70da      	strb	r2, [r3, #3]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].instance      = LSM6DSL_X_0;
 80051aa:	4b39      	ldr	r3, [pc, #228]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80051ac:	2200      	movs	r2, #0
 80051ae:	711a      	strb	r2, [r3, #4]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized = 0;
 80051b0:	4b37      	ldr	r3, [pc, #220]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	715a      	strb	r2, [r3, #5]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isEnabled     = 0;
 80051b6:	4b36      	ldr	r3, [pc, #216]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	719a      	strb	r2, [r3, #6]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isCombo       = 1;
 80051bc:	4b34      	ldr	r3, [pc, #208]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80051be:	2201      	movs	r2, #1
 80051c0:	71da      	strb	r2, [r3, #7]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM6DSL_X_0 ];
 80051c2:	4b33      	ldr	r3, [pc, #204]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80051c4:	4a33      	ldr	r2, [pc, #204]	; (8005294 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 80051c6:	609a      	str	r2, [r3, #8]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pVTable       = ( void * )&LSM6DSL_X_Drv;
 80051c8:	4b31      	ldr	r3, [pc, #196]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80051ca:	4a33      	ldr	r2, [pc, #204]	; (8005298 <BSP_LSM6DSL_ACCELERO_Init+0x130>)
 80051cc:	60da      	str	r2, [r3, #12]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pExtVTable    = ( void * )&LSM6DSL_X_ExtDrv;
 80051ce:	4b30      	ldr	r3, [pc, #192]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80051d0:	4a32      	ldr	r2, [pc, #200]	; (800529c <BSP_LSM6DSL_ACCELERO_Init+0x134>)
 80051d2:	611a      	str	r2, [r3, #16]
 
  LSM6DSL_X_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 80051d4:	4b32      	ldr	r3, [pc, #200]	; (80052a0 <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 80051d6:	4a33      	ldr	r2, [pc, #204]	; (80052a4 <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 80051d8:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pComponentData = ( void * )&LSM6DSL_X_0_Data;
 80051da:	4b2e      	ldr	r3, [pc, #184]	; (8005294 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 80051dc:	4a30      	ldr	r2, [pc, #192]	; (80052a0 <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 80051de:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pExtData       = 0;
 80051e0:	4b2c      	ldr	r3, [pc, #176]	; (8005294 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 80051e2:	2200      	movs	r2, #0
 80051e4:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&ACCELERO_SensorHandle[ LSM6DSL_X_0 ];
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a29      	ldr	r2, [pc, #164]	; (8005290 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80051ea:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7ff fc81 	bl	8004af8 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isGyroInitialized == 0)
 80051f6:	4b2b      	ldr	r3, [pc, #172]	; (80052a4 <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 80051f8:	785b      	ldrb	r3, [r3, #1]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d10c      	bne.n	8005218 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6818      	ldr	r0, [r3, #0]
 8005202:	f107 020b 	add.w	r2, r7, #11
 8005206:	2301      	movs	r3, #1
 8005208:	2112      	movs	r1, #18
 800520a:	f7ff fcf5 	bl	8004bf8 <Sensor_IO_Write>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e036      	b.n	8005286 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
    }
  }
 
  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10b      	bne.n	8005240 <BSP_LSM6DSL_ACCELERO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2214      	movs	r2, #20
 800522e:	2100      	movs	r1, #0
 8005230:	4618      	mov	r0, r3
 8005232:	f00f f88f 	bl	8014354 <memset>
    *handle = NULL;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e022      	b.n	8005286 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	6812      	ldr	r2, [r2, #0]
 8005248:	4610      	mov	r0, r2
 800524a:	4798      	blx	r3
 800524c:	4603      	mov	r3, r0
 800524e:	2b01      	cmp	r3, #1
 8005250:	d10b      	bne.n	800526a <BSP_LSM6DSL_ACCELERO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2214      	movs	r2, #20
 8005258:	2100      	movs	r1, #0
 800525a:	4618      	mov	r0, r3
 800525c:	f00f f87a 	bl	8014354 <memset>
    *handle = NULL;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e00d      	b.n	8005286 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2104      	movs	r1, #4
 8005270:	4618      	mov	r0, r3
 8005272:	f004 f86a 	bl	800934a <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <BSP_LSM6DSL_ACCELERO_Init+0x118>
  {
    return COMPONENT_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e002      	b.n	8005286 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Configure interrupt lines for LSM6DSL */
  LSM6DSL_Sensor_IO_ITConfig();
 8005280:	f7ff fdec 	bl	8004e5c <LSM6DSL_Sensor_IO_ITConfig>
  
  return COMPONENT_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3710      	adds	r7, #16
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	20000574 	.word	0x20000574
 8005294:	2000059c 	.word	0x2000059c
 8005298:	200001f8 	.word	0x200001f8
 800529c:	20000128 	.word	0x20000128
 80052a0:	200005ac 	.word	0x200005ac
 80052a4:	20001510 	.word	0x20001510

080052a8 <BSP_LSM303AGR_ACCELERO_Init>:


static DrvStatusTypeDef BSP_LSM303AGR_ACCELERO_Init( void **handle )
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b084      	sub	sp, #16
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 80052b0:	2300      	movs	r3, #0
 80052b2:	60fb      	str	r3, [r7, #12]

  if(ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized == 1)
 80052b4:	4b2f      	ldr	r3, [pc, #188]	; (8005374 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80052b6:	7e5b      	ldrb	r3, [r3, #25]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d101      	bne.n	80052c0 <BSP_LSM303AGR_ACCELERO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e054      	b.n	800536a <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( Sensor_IO_Init() == COMPONENT_ERROR )
 80052c0:	f7ff ff12 	bl	80050e8 <Sensor_IO_Init>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d101      	bne.n	80052ce <BSP_LSM303AGR_ACCELERO_Init+0x26>
  {
    return COMPONENT_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e04d      	b.n	800536a <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].who_am_i      = LSM303AGR_ACC_WHO_AM_I;
 80052ce:	4b29      	ldr	r3, [pc, #164]	; (8005374 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80052d0:	2233      	movs	r2, #51	; 0x33
 80052d2:	751a      	strb	r2, [r3, #20]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].address       = LSM303AGR_ACC_I2C_ADDRESS;
 80052d4:	4b27      	ldr	r3, [pc, #156]	; (8005374 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80052d6:	2232      	movs	r2, #50	; 0x32
 80052d8:	759a      	strb	r2, [r3, #22]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].instance      = LSM303AGR_X_0;
 80052da:	4b26      	ldr	r3, [pc, #152]	; (8005374 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80052dc:	2201      	movs	r2, #1
 80052de:	761a      	strb	r2, [r3, #24]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized = 0;
 80052e0:	4b24      	ldr	r3, [pc, #144]	; (8005374 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	765a      	strb	r2, [r3, #25]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isEnabled     = 0;
 80052e6:	4b23      	ldr	r3, [pc, #140]	; (8005374 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	769a      	strb	r2, [r3, #26]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isCombo       = 1;
 80052ec:	4b21      	ldr	r3, [pc, #132]	; (8005374 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80052ee:	2201      	movs	r2, #1
 80052f0:	76da      	strb	r2, [r3, #27]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM303AGR_X_0 ];
 80052f2:	4b20      	ldr	r3, [pc, #128]	; (8005374 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80052f4:	4a20      	ldr	r2, [pc, #128]	; (8005378 <BSP_LSM303AGR_ACCELERO_Init+0xd0>)
 80052f6:	61da      	str	r2, [r3, #28]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pVTable       = ( void * )&LSM303AGR_X_Drv;
 80052f8:	4b1e      	ldr	r3, [pc, #120]	; (8005374 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 80052fa:	4a20      	ldr	r2, [pc, #128]	; (800537c <BSP_LSM303AGR_ACCELERO_Init+0xd4>)
 80052fc:	621a      	str	r2, [r3, #32]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pExtVTable    = 0;
 80052fe:	4b1d      	ldr	r3, [pc, #116]	; (8005374 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8005300:	2200      	movs	r2, #0
 8005302:	625a      	str	r2, [r3, #36]	; 0x24

  ACCELERO_Data[ LSM303AGR_X_0 ].pComponentData = ( void * )&LSM303AGR_X_0_Data;
 8005304:	4b1e      	ldr	r3, [pc, #120]	; (8005380 <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 8005306:	4a1f      	ldr	r2, [pc, #124]	; (8005384 <BSP_LSM303AGR_ACCELERO_Init+0xdc>)
 8005308:	609a      	str	r2, [r3, #8]
  ACCELERO_Data[ LSM303AGR_X_0 ].pExtData       = 0;
 800530a:	4b1d      	ldr	r3, [pc, #116]	; (8005380 <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 800530c:	2200      	movs	r2, #0
 800530e:	60da      	str	r2, [r3, #12]

  *handle = (void *)&ACCELERO_SensorHandle[ LSM303AGR_X_0 ];
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a1d      	ldr	r2, [pc, #116]	; (8005388 <BSP_LSM303AGR_ACCELERO_Init+0xe0>)
 8005314:	601a      	str	r2, [r3, #0]

  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d10b      	bne.n	800533e <BSP_LSM303AGR_ACCELERO_Init+0x96>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2214      	movs	r2, #20
 800532c:	2100      	movs	r1, #0
 800532e:	4618      	mov	r0, r3
 8005330:	f00f f810 	bl	8014354 <memset>
    *handle = NULL;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e015      	b.n	800536a <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	6812      	ldr	r2, [r2, #0]
 8005346:	4610      	mov	r0, r2
 8005348:	4798      	blx	r3
 800534a:	4603      	mov	r3, r0
 800534c:	2b01      	cmp	r3, #1
 800534e:	d10b      	bne.n	8005368 <BSP_LSM303AGR_ACCELERO_Init+0xc0>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2214      	movs	r2, #20
 8005356:	2100      	movs	r1, #0
 8005358:	4618      	mov	r0, r3
 800535a:	f00e fffb 	bl	8014354 <memset>
    *handle = NULL;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e000      	b.n	800536a <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  return COMPONENT_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	3710      	adds	r7, #16
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	20000574 	.word	0x20000574
 8005378:	200005a4 	.word	0x200005a4
 800537c:	200000d8 	.word	0x200000d8
 8005380:	2000059c 	.word	0x2000059c
 8005384:	200005b4 	.word	0x200005b4
 8005388:	20000588 	.word	0x20000588

0800538c <BSP_ACCELERO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Sensor_Enable( void *handle )
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 8005398:	2300      	movs	r3, #0
 800539a:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <BSP_ACCELERO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e012      	b.n	80053cc <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d101      	bne.n	80053b8 <BSP_ACCELERO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e009      	b.n	80053cc <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	68f8      	ldr	r0, [r7, #12]
 80053be:	4798      	blx	r3
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d101      	bne.n	80053ca <BSP_ACCELERO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e000      	b.n	80053cc <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <BSP_ACCELERO_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written [mg]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Get_Axes( void *handle, SensorAxes_t *acceleration )
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 80053e2:	2300      	movs	r3, #0
 80053e4:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d101      	bne.n	80053f0 <BSP_ACCELERO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	e018      	b.n	8005422 <BSP_ACCELERO_Get_Axes+0x4e>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	60bb      	str	r3, [r7, #8]

  if(acceleration == NULL)
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d101      	bne.n	8005400 <BSP_ACCELERO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e010      	b.n	8005422 <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes == NULL )
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d101      	bne.n	800540c <BSP_ACCELERO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e00a      	b.n	8005422 <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes( ctx, acceleration ) == COMPONENT_ERROR )
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	699b      	ldr	r3, [r3, #24]
 8005410:	6839      	ldr	r1, [r7, #0]
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	4798      	blx	r3
 8005416:	4603      	mov	r3, r0
 8005418:	2b01      	cmp	r3, #1
 800541a:	d101      	bne.n	8005420 <BSP_ACCELERO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e000      	b.n	8005422 <BSP_ACCELERO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	3710      	adds	r7, #16
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}

0800542a <BSP_ACCELERO_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Set_ODR_Value( void *handle, float odr )
{
 800542a:	b580      	push	{r7, lr}
 800542c:	b084      	sub	sp, #16
 800542e:	af00      	add	r7, sp, #0
 8005430:	6078      	str	r0, [r7, #4]
 8005432:	ed87 0a00 	vstr	s0, [r7]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 800543a:	2300      	movs	r3, #0
 800543c:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d101      	bne.n	8005448 <BSP_ACCELERO_Set_ODR_Value+0x1e>
  {
    return COMPONENT_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e014      	b.n	8005472 <BSP_ACCELERO_Set_ODR_Value+0x48>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	60bb      	str	r3, [r7, #8]

  if ( driver->Set_ODR_Value == NULL )
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <BSP_ACCELERO_Set_ODR_Value+0x30>
  {
    return COMPONENT_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e00b      	b.n	8005472 <BSP_ACCELERO_Set_ODR_Value+0x48>
  }
  if ( driver->Set_ODR_Value( ctx, odr ) == COMPONENT_ERROR )
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800545e:	ed97 0a00 	vldr	s0, [r7]
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	4798      	blx	r3
 8005466:	4603      	mov	r3, r0
 8005468:	2b01      	cmp	r3, #1
 800546a:	d101      	bne.n	8005470 <BSP_ACCELERO_Set_ODR_Value+0x46>
  {
    return COMPONENT_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e000      	b.n	8005472 <BSP_ACCELERO_Set_ODR_Value+0x48>
  }

  return COMPONENT_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <BSP_ACCELERO_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Set_FS( void *handle, SensorFs_t fullScale )
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b084      	sub	sp, #16
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
 8005482:	460b      	mov	r3, r1
 8005484:	70fb      	strb	r3, [r7, #3]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 800548a:	2300      	movs	r3, #0
 800548c:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d101      	bne.n	8005498 <BSP_ACCELERO_Set_FS+0x1e>
  {
    return COMPONENT_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e014      	b.n	80054c2 <BSP_ACCELERO_Set_FS+0x48>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	60bb      	str	r3, [r7, #8]

  if ( driver->Set_FS == NULL )
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <BSP_ACCELERO_Set_FS+0x30>
  {
    return COMPONENT_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e00b      	b.n	80054c2 <BSP_ACCELERO_Set_FS+0x48>
  }
  if ( driver->Set_FS( ctx, fullScale ) == COMPONENT_ERROR )
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ae:	78fa      	ldrb	r2, [r7, #3]
 80054b0:	4611      	mov	r1, r2
 80054b2:	68f8      	ldr	r0, [r7, #12]
 80054b4:	4798      	blx	r3
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d101      	bne.n	80054c0 <BSP_ACCELERO_Set_FS+0x46>
  {
    return COMPONENT_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e000      	b.n	80054c2 <BSP_ACCELERO_Set_FS+0x48>
  }

  return COMPONENT_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}

080054ca <BSP_ACCELERO_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Read_Reg( void *handle, uint8_t reg, uint8_t *data )
{
 80054ca:	b580      	push	{r7, lr}
 80054cc:	b086      	sub	sp, #24
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	60f8      	str	r0, [r7, #12]
 80054d2:	460b      	mov	r3, r1
 80054d4:	607a      	str	r2, [r7, #4]
 80054d6:	72fb      	strb	r3, [r7, #11]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	617b      	str	r3, [r7, #20]
  ACCELERO_Drv_t *driver = NULL;
 80054dc:	2300      	movs	r3, #0
 80054de:	613b      	str	r3, [r7, #16]

  if(ctx == NULL)
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <BSP_ACCELERO_Read_Reg+0x20>
  {
    return COMPONENT_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e019      	b.n	800551e <BSP_ACCELERO_Read_Reg+0x54>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	613b      	str	r3, [r7, #16]

  if(data == NULL)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d101      	bne.n	80054fa <BSP_ACCELERO_Read_Reg+0x30>
  {
    return COMPONENT_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e011      	b.n	800551e <BSP_ACCELERO_Read_Reg+0x54>
  }

  if ( driver->Read_Reg == NULL )
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <BSP_ACCELERO_Read_Reg+0x3c>
  {
    return COMPONENT_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e00b      	b.n	800551e <BSP_ACCELERO_Read_Reg+0x54>
  }

  if ( driver->Read_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800550a:	7af9      	ldrb	r1, [r7, #11]
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	6978      	ldr	r0, [r7, #20]
 8005510:	4798      	blx	r3
 8005512:	4603      	mov	r3, r0
 8005514:	2b01      	cmp	r3, #1
 8005516:	d101      	bne.n	800551c <BSP_ACCELERO_Read_Reg+0x52>
  {
    return COMPONENT_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e000      	b.n	800551e <BSP_ACCELERO_Read_Reg+0x54>
  }

  return COMPONENT_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3718      	adds	r7, #24
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <BSP_ACCELERO_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Write_Reg( void *handle, uint8_t reg, uint8_t data )
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b084      	sub	sp, #16
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
 800552e:	460b      	mov	r3, r1
 8005530:	70fb      	strb	r3, [r7, #3]
 8005532:	4613      	mov	r3, r2
 8005534:	70bb      	strb	r3, [r7, #2]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 800553a:	2300      	movs	r3, #0
 800553c:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <BSP_ACCELERO_Write_Reg+0x22>
  {
    return COMPONENT_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e014      	b.n	8005572 <BSP_ACCELERO_Write_Reg+0x4c>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	60bb      	str	r3, [r7, #8]

  if ( driver->Write_Reg == NULL )
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <BSP_ACCELERO_Write_Reg+0x34>
  {
    return COMPONENT_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e00b      	b.n	8005572 <BSP_ACCELERO_Write_Reg+0x4c>
  }

  if ( driver->Write_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800555e:	78ba      	ldrb	r2, [r7, #2]
 8005560:	78f9      	ldrb	r1, [r7, #3]
 8005562:	68f8      	ldr	r0, [r7, #12]
 8005564:	4798      	blx	r3
 8005566:	4603      	mov	r3, r0
 8005568:	2b01      	cmp	r3, #1
 800556a:	d101      	bne.n	8005570 <BSP_ACCELERO_Write_Reg+0x4a>
  {
    return COMPONENT_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <BSP_ACCELERO_Write_Reg+0x4c>
  }

  return COMPONENT_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <BSP_GYRO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Init( GYRO_ID_t id, void **handle )
{
 800557a:	b580      	push	{r7, lr}
 800557c:	b082      	sub	sp, #8
 800557e:	af00      	add	r7, sp, #0
 8005580:	4603      	mov	r3, r0
 8005582:	6039      	str	r1, [r7, #0]
 8005584:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	2200      	movs	r2, #0
 800558a:	601a      	str	r2, [r3, #0]

  switch(id)
 800558c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d007      	beq.n	80055a4 <BSP_GYRO_Init+0x2a>
  {
    case GYRO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL first */
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 8005594:	6838      	ldr	r0, [r7, #0]
 8005596:	f000 f815 	bl	80055c4 <BSP_LSM6DSL_GYRO_Init>
 800559a:	4603      	mov	r3, r0
 800559c:	2b01      	cmp	r3, #1
 800559e:	d109      	bne.n	80055b4 <BSP_GYRO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e00b      	b.n	80055bc <BSP_GYRO_Init+0x42>
      }
      break;
    }
    case LSM6DSL_G_0:
    {
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 80055a4:	6838      	ldr	r0, [r7, #0]
 80055a6:	f000 f80d 	bl	80055c4 <BSP_LSM6DSL_GYRO_Init>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d103      	bne.n	80055b8 <BSP_GYRO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e003      	b.n	80055bc <BSP_GYRO_Init+0x42>
      break;
 80055b4:	bf00      	nop
 80055b6:	e000      	b.n	80055ba <BSP_GYRO_Init+0x40>
      }
      break;
 80055b8:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3708      	adds	r7, #8
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <BSP_LSM6DSL_GYRO_Init>:


static DrvStatusTypeDef BSP_LSM6DSL_GYRO_Init( void **handle )
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  GYRO_Drv_t *driver = NULL;
 80055cc:	2300      	movs	r3, #0
 80055ce:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 80055d0:	230c      	movs	r3, #12
 80055d2:	72fb      	strb	r3, [r7, #11]
  
  if(GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized == 1)
 80055d4:	4b44      	ldr	r3, [pc, #272]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80055d6:	795b      	ldrb	r3, [r3, #5]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d101      	bne.n	80055e0 <BSP_LSM6DSL_GYRO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e07e      	b.n	80056de <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 80055e0:	f7ff f982 	bl	80048e8 <Sensor_IO_SPI_Init>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d101      	bne.n	80055ee <BSP_LSM6DSL_GYRO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e077      	b.n	80056de <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Setup sensor handle. */
  /* Gyroscope - sensor 0 */
  GYRO_SensorHandle[ LSM6DSL_G_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 80055ee:	4b3e      	ldr	r3, [pc, #248]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80055f0:	226a      	movs	r2, #106	; 0x6a
 80055f2:	701a      	strb	r2, [r3, #0]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].ifType        = 1; // SPI interface
 80055f4:	4b3c      	ldr	r3, [pc, #240]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80055f6:	2201      	movs	r2, #1
 80055f8:	705a      	strb	r2, [r3, #1]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 80055fa:	4b3b      	ldr	r3, [pc, #236]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80055fc:	22d6      	movs	r2, #214	; 0xd6
 80055fe:	709a      	strb	r2, [r3, #2]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].spiDevice     = LSM6DSL;
 8005600:	4b39      	ldr	r3, [pc, #228]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005602:	2200      	movs	r2, #0
 8005604:	70da      	strb	r2, [r3, #3]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].instance      = LSM6DSL_G_0;
 8005606:	4b38      	ldr	r3, [pc, #224]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005608:	2200      	movs	r2, #0
 800560a:	711a      	strb	r2, [r3, #4]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized = 0;
 800560c:	4b36      	ldr	r3, [pc, #216]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800560e:	2200      	movs	r2, #0
 8005610:	715a      	strb	r2, [r3, #5]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isEnabled     = 0;
 8005612:	4b35      	ldr	r3, [pc, #212]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005614:	2200      	movs	r2, #0
 8005616:	719a      	strb	r2, [r3, #6]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isCombo       = 1;
 8005618:	4b33      	ldr	r3, [pc, #204]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800561a:	2201      	movs	r2, #1
 800561c:	71da      	strb	r2, [r3, #7]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pData         = ( void * )&GYRO_Data[ LSM6DSL_G_0 ];
 800561e:	4b32      	ldr	r3, [pc, #200]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005620:	4a32      	ldr	r2, [pc, #200]	; (80056ec <BSP_LSM6DSL_GYRO_Init+0x128>)
 8005622:	609a      	str	r2, [r3, #8]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pVTable       = ( void * )&LSM6DSL_G_Drv;
 8005624:	4b30      	ldr	r3, [pc, #192]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005626:	4a32      	ldr	r2, [pc, #200]	; (80056f0 <BSP_LSM6DSL_GYRO_Init+0x12c>)
 8005628:	60da      	str	r2, [r3, #12]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pExtVTable    = 0;
 800562a:	4b2f      	ldr	r3, [pc, #188]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800562c:	2200      	movs	r2, #0
 800562e:	611a      	str	r2, [r3, #16]

  LSM6DSL_G_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 8005630:	4b30      	ldr	r3, [pc, #192]	; (80056f4 <BSP_LSM6DSL_GYRO_Init+0x130>)
 8005632:	4a31      	ldr	r2, [pc, #196]	; (80056f8 <BSP_LSM6DSL_GYRO_Init+0x134>)
 8005634:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pComponentData = ( void * )&LSM6DSL_G_0_Data;
 8005636:	4b2d      	ldr	r3, [pc, #180]	; (80056ec <BSP_LSM6DSL_GYRO_Init+0x128>)
 8005638:	4a2e      	ldr	r2, [pc, #184]	; (80056f4 <BSP_LSM6DSL_GYRO_Init+0x130>)
 800563a:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pExtData       = 0;
 800563c:	4b2b      	ldr	r3, [pc, #172]	; (80056ec <BSP_LSM6DSL_GYRO_Init+0x128>)
 800563e:	2200      	movs	r2, #0
 8005640:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&GYRO_SensorHandle[ LSM6DSL_G_0 ];
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a28      	ldr	r2, [pc, #160]	; (80056e8 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005646:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4618      	mov	r0, r3
 800564e:	f7ff fa53 	bl	8004af8 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isAccInitialized == 0)
 8005652:	4b29      	ldr	r3, [pc, #164]	; (80056f8 <BSP_LSM6DSL_GYRO_Init+0x134>)
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10c      	bne.n	8005674 <BSP_LSM6DSL_GYRO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6818      	ldr	r0, [r3, #0]
 800565e:	f107 020b 	add.w	r2, r7, #11
 8005662:	2301      	movs	r3, #1
 8005664:	2112      	movs	r1, #18
 8005666:	f7ff fac7 	bl	8004bf8 <Sensor_IO_Write>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d001      	beq.n	8005674 <BSP_LSM6DSL_GYRO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e034      	b.n	80056de <BSP_LSM6DSL_GYRO_Init+0x11a>
    }
  }
  
  driver = ( GYRO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d10b      	bne.n	800569c <BSP_LSM6DSL_GYRO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2214      	movs	r2, #20
 800568a:	2100      	movs	r1, #0
 800568c:	4618      	mov	r0, r3
 800568e:	f00e fe61 	bl	8014354 <memset>
    *handle = NULL;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	e020      	b.n	80056de <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	687a      	ldr	r2, [r7, #4]
 80056a2:	6812      	ldr	r2, [r2, #0]
 80056a4:	4610      	mov	r0, r2
 80056a6:	4798      	blx	r3
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d10b      	bne.n	80056c6 <BSP_LSM6DSL_GYRO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2214      	movs	r2, #20
 80056b4:	2100      	movs	r1, #0
 80056b6:	4618      	mov	r0, r3
 80056b8:	f00e fe4c 	bl	8014354 <memset>
    *handle = NULL;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e00b      	b.n	80056de <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2104      	movs	r1, #4
 80056cc:	4618      	mov	r0, r3
 80056ce:	f003 fe3c 	bl	800934a <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <BSP_LSM6DSL_GYRO_Init+0x118>
  {
    return COMPONENT_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e000      	b.n	80056de <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  return COMPONENT_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3710      	adds	r7, #16
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	200005b8 	.word	0x200005b8
 80056ec:	200005cc 	.word	0x200005cc
 80056f0:	20000248 	.word	0x20000248
 80056f4:	200005d4 	.word	0x200005d4
 80056f8:	20001510 	.word	0x20001510

080056fc <BSP_GYRO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Sensor_Enable( void *handle )
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 8005708:	2300      	movs	r3, #0
 800570a:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d101      	bne.n	8005716 <BSP_GYRO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e012      	b.n	800573c <BSP_GYRO_Sensor_Enable+0x40>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <BSP_GYRO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e009      	b.n	800573c <BSP_GYRO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	68f8      	ldr	r0, [r7, #12]
 800572e:	4798      	blx	r3
 8005730:	4603      	mov	r3, r0
 8005732:	2b01      	cmp	r3, #1
 8005734:	d101      	bne.n	800573a <BSP_GYRO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e000      	b.n	800573c <BSP_GYRO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	3710      	adds	r7, #16
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <BSP_GYRO_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written [mdps]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Get_Axes( void *handle, SensorAxes_t *angular_velocity )
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 8005752:	2300      	movs	r3, #0
 8005754:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d101      	bne.n	8005760 <BSP_GYRO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e018      	b.n	8005792 <BSP_GYRO_Get_Axes+0x4e>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	60bb      	str	r3, [r7, #8]

  if ( angular_velocity == NULL )
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d101      	bne.n	8005770 <BSP_GYRO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e010      	b.n	8005792 <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	699b      	ldr	r3, [r3, #24]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d101      	bne.n	800577c <BSP_GYRO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e00a      	b.n	8005792 <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, angular_velocity ) == COMPONENT_ERROR )
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	699b      	ldr	r3, [r3, #24]
 8005780:	6839      	ldr	r1, [r7, #0]
 8005782:	68f8      	ldr	r0, [r7, #12]
 8005784:	4798      	blx	r3
 8005786:	4603      	mov	r3, r0
 8005788:	2b01      	cmp	r3, #1
 800578a:	d101      	bne.n	8005790 <BSP_GYRO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e000      	b.n	8005792 <BSP_GYRO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <BSP_GYRO_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Write_Reg( void *handle, uint8_t reg, uint8_t data )
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b084      	sub	sp, #16
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
 80057a2:	460b      	mov	r3, r1
 80057a4:	70fb      	strb	r3, [r7, #3]
 80057a6:	4613      	mov	r3, r2
 80057a8:	70bb      	strb	r3, [r7, #2]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 80057ae:	2300      	movs	r3, #0
 80057b0:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <BSP_GYRO_Write_Reg+0x22>
  {
    return COMPONENT_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e014      	b.n	80057e6 <BSP_GYRO_Write_Reg+0x4c>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	60bb      	str	r3, [r7, #8]

  if ( driver->Write_Reg == NULL )
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <BSP_GYRO_Write_Reg+0x34>
  {
    return COMPONENT_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e00b      	b.n	80057e6 <BSP_GYRO_Write_Reg+0x4c>
  }

  if ( driver->Write_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057d2:	78ba      	ldrb	r2, [r7, #2]
 80057d4:	78f9      	ldrb	r1, [r7, #3]
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	4798      	blx	r3
 80057da:	4603      	mov	r3, r0
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d101      	bne.n	80057e4 <BSP_GYRO_Write_Reg+0x4a>
  {
    return COMPONENT_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e000      	b.n	80057e6 <BSP_GYRO_Write_Reg+0x4c>
  }

  return COMPONENT_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3710      	adds	r7, #16
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}

080057ee <BSP_MAGNETO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Init( MAGNETO_ID_t id, void **handle )
{
 80057ee:	b580      	push	{r7, lr}
 80057f0:	b082      	sub	sp, #8
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	4603      	mov	r3, r0
 80057f6:	6039      	str	r1, [r7, #0]
 80057f8:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2200      	movs	r2, #0
 80057fe:	601a      	str	r2, [r3, #0]

  switch(id)
 8005800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d007      	beq.n	8005818 <BSP_MAGNETO_Init+0x2a>
  {
    case MAGNETO_SENSORS_AUTO:
    default:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8005808:	6838      	ldr	r0, [r7, #0]
 800580a:	f000 f815 	bl	8005838 <BSP_LIS2MDL_MAGNETO_Init>
 800580e:	4603      	mov	r3, r0
 8005810:	2b01      	cmp	r3, #1
 8005812:	d109      	bne.n	8005828 <BSP_MAGNETO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e00b      	b.n	8005830 <BSP_MAGNETO_Init+0x42>
      }
      break;
    }
    case LIS2MDL_M_0:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8005818:	6838      	ldr	r0, [r7, #0]
 800581a:	f000 f80d 	bl	8005838 <BSP_LIS2MDL_MAGNETO_Init>
 800581e:	4603      	mov	r3, r0
 8005820:	2b01      	cmp	r3, #1
 8005822:	d103      	bne.n	800582c <BSP_MAGNETO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e003      	b.n	8005830 <BSP_MAGNETO_Init+0x42>
      break;
 8005828:	bf00      	nop
 800582a:	e000      	b.n	800582e <BSP_MAGNETO_Init+0x40>
      }
      break;
 800582c:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3708      	adds	r7, #8
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <BSP_LIS2MDL_MAGNETO_Init>:


static DrvStatusTypeDef BSP_LIS2MDL_MAGNETO_Init( void **handle )
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  MAGNETO_Drv_t *driver = NULL;
 8005840:	2300      	movs	r3, #0
 8005842:	60fb      	str	r3, [r7, #12]

  if(MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized == 1)
 8005844:	4b2e      	ldr	r3, [pc, #184]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8005846:	795b      	ldrb	r3, [r3, #5]
 8005848:	2b01      	cmp	r3, #1
 800584a:	d101      	bne.n	8005850 <BSP_LIS2MDL_MAGNETO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e053      	b.n	80058f8 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
//  {
//    return COMPONENT_ERROR;
//  }

  /* Setup sensor handle. */
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].who_am_i      = LIS2MDL_MAG_WHO_AM_I_VALUE;
 8005850:	4b2b      	ldr	r3, [pc, #172]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8005852:	2240      	movs	r2, #64	; 0x40
 8005854:	701a      	strb	r2, [r3, #0]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].ifType        = 1;                                        /* Matteo - 300417 - Added for SPI interface */
 8005856:	4b2a      	ldr	r3, [pc, #168]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8005858:	2201      	movs	r2, #1
 800585a:	705a      	strb	r2, [r3, #1]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].address       = LIS2MDL_MAG_I2C_ADDRESS;
 800585c:	4b28      	ldr	r3, [pc, #160]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800585e:	223c      	movs	r2, #60	; 0x3c
 8005860:	709a      	strb	r2, [r3, #2]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].spiDevice     = LIS2MDL;
 8005862:	4b27      	ldr	r3, [pc, #156]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8005864:	2201      	movs	r2, #1
 8005866:	70da      	strb	r2, [r3, #3]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].instance      = LIS2MDL_M_0;
 8005868:	4b25      	ldr	r3, [pc, #148]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800586a:	2200      	movs	r2, #0
 800586c:	711a      	strb	r2, [r3, #4]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized = 0;
 800586e:	4b24      	ldr	r3, [pc, #144]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8005870:	2200      	movs	r2, #0
 8005872:	715a      	strb	r2, [r3, #5]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isEnabled     = 0;
 8005874:	4b22      	ldr	r3, [pc, #136]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8005876:	2200      	movs	r2, #0
 8005878:	719a      	strb	r2, [r3, #6]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isCombo       = 0;                                        /* Matteo - 300417 - Changed to from 1 to 0 for LIS2MDL */
 800587a:	4b21      	ldr	r3, [pc, #132]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800587c:	2200      	movs	r2, #0
 800587e:	71da      	strb	r2, [r3, #7]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pData         = ( void * )&MAGNETO_Data[ LIS2MDL_M_0 ];
 8005880:	4b1f      	ldr	r3, [pc, #124]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8005882:	4a20      	ldr	r2, [pc, #128]	; (8005904 <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 8005884:	609a      	str	r2, [r3, #8]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LIS2MDLDrv;
 8005886:	4b1e      	ldr	r3, [pc, #120]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8005888:	4a1f      	ldr	r2, [pc, #124]	; (8005908 <BSP_LIS2MDL_MAGNETO_Init+0xd0>)
 800588a:	60da      	str	r2, [r3, #12]
  //MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LSM303AGR_M_Drv;
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pExtVTable    = 0;
 800588c:	4b1c      	ldr	r3, [pc, #112]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800588e:	2200      	movs	r2, #0
 8005890:	611a      	str	r2, [r3, #16]

  MAGNETO_Data[ LIS2MDL_M_0 ].pComponentData = ( void * )&LIS2MDL_M_0_Data;
 8005892:	4b1c      	ldr	r3, [pc, #112]	; (8005904 <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 8005894:	4a1d      	ldr	r2, [pc, #116]	; (800590c <BSP_LIS2MDL_MAGNETO_Init+0xd4>)
 8005896:	601a      	str	r2, [r3, #0]
  MAGNETO_Data[ LIS2MDL_M_0 ].pExtData       = 0;
 8005898:	4b1a      	ldr	r3, [pc, #104]	; (8005904 <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 800589a:	2200      	movs	r2, #0
 800589c:	605a      	str	r2, [r3, #4]

  *handle = (void *)&MAGNETO_SensorHandle[ LIS2MDL_M_0 ];
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a17      	ldr	r2, [pc, #92]	; (8005900 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80058a2:	601a      	str	r2, [r3, #0]

  driver = ( MAGNETO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d10b      	bne.n	80058cc <BSP_LIS2MDL_MAGNETO_Init+0x94>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2214      	movs	r2, #20
 80058ba:	2100      	movs	r1, #0
 80058bc:	4618      	mov	r0, r3
 80058be:	f00e fd49 	bl	8014354 <memset>
    *handle = NULL;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e015      	b.n	80058f8 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	6812      	ldr	r2, [r2, #0]
 80058d4:	4610      	mov	r0, r2
 80058d6:	4798      	blx	r3
 80058d8:	4603      	mov	r3, r0
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d10b      	bne.n	80058f6 <BSP_LIS2MDL_MAGNETO_Init+0xbe>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2214      	movs	r2, #20
 80058e4:	2100      	movs	r1, #0
 80058e6:	4618      	mov	r0, r3
 80058e8:	f00e fd34 	bl	8014354 <memset>
    *handle = NULL;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e000      	b.n	80058f8 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  return COMPONENT_OK;
 80058f6:	2300      	movs	r3, #0
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3710      	adds	r7, #16
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	200005dc 	.word	0x200005dc
 8005904:	200005f0 	.word	0x200005f0
 8005908:	20000028 	.word	0x20000028
 800590c:	200005f8 	.word	0x200005f8

08005910 <BSP_MAGNETO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Sensor_Enable( void *handle )
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 800591c:	2300      	movs	r3, #0
 800591e:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d101      	bne.n	800592a <BSP_MAGNETO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e012      	b.n	8005950 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d101      	bne.n	800593c <BSP_MAGNETO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e009      	b.n	8005950 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	4798      	blx	r3
 8005944:	4603      	mov	r3, r0
 8005946:	2b01      	cmp	r3, #1
 8005948:	d101      	bne.n	800594e <BSP_MAGNETO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e000      	b.n	8005950 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3710      	adds	r7, #16
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <BSP_MAGNETO_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written [mgauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Get_Axes( void *handle, SensorAxes_t *magnetic_field )
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 8005966:	2300      	movs	r3, #0
 8005968:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d101      	bne.n	8005974 <BSP_MAGNETO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e018      	b.n	80059a6 <BSP_MAGNETO_Get_Axes+0x4e>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	60bb      	str	r3, [r7, #8]

  if ( magnetic_field == NULL )
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <BSP_MAGNETO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e010      	b.n	80059a6 <BSP_MAGNETO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	699b      	ldr	r3, [r3, #24]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d101      	bne.n	8005990 <BSP_MAGNETO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e00a      	b.n	80059a6 <BSP_MAGNETO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, magnetic_field ) == COMPONENT_ERROR )
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	6839      	ldr	r1, [r7, #0]
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	4798      	blx	r3
 800599a:	4603      	mov	r3, r0
 800599c:	2b01      	cmp	r3, #1
 800599e:	d101      	bne.n	80059a4 <BSP_MAGNETO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e000      	b.n	80059a6 <BSP_MAGNETO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <BSP_MAGNETO_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Write_Reg( void *handle, uint8_t reg, uint8_t data )
{
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b084      	sub	sp, #16
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
 80059b6:	460b      	mov	r3, r1
 80059b8:	70fb      	strb	r3, [r7, #3]
 80059ba:	4613      	mov	r3, r2
 80059bc:	70bb      	strb	r3, [r7, #2]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 80059c2:	2300      	movs	r3, #0
 80059c4:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d101      	bne.n	80059d0 <BSP_MAGNETO_Write_Reg+0x22>
  {
    return COMPONENT_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e014      	b.n	80059fa <BSP_MAGNETO_Write_Reg+0x4c>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	60bb      	str	r3, [r7, #8]

  if ( driver->Write_Reg == NULL )
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <BSP_MAGNETO_Write_Reg+0x34>
  {
    return COMPONENT_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e00b      	b.n	80059fa <BSP_MAGNETO_Write_Reg+0x4c>
  }

  if ( driver->Write_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e6:	78ba      	ldrb	r2, [r7, #2]
 80059e8:	78f9      	ldrb	r1, [r7, #3]
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	4798      	blx	r3
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d101      	bne.n	80059f8 <BSP_MAGNETO_Write_Reg+0x4a>
  {
    return COMPONENT_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e000      	b.n	80059fa <BSP_MAGNETO_Write_Reg+0x4c>
  }

  return COMPONENT_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}

08005a02 <BSP_PRESSURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Init( PRESSURE_ID_t id, void **handle )
{
 8005a02:	b580      	push	{r7, lr}
 8005a04:	b082      	sub	sp, #8
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	4603      	mov	r3, r0
 8005a0a:	6039      	str	r1, [r7, #0]
 8005a0c:	71fb      	strb	r3, [r7, #7]
  *handle = NULL;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	2200      	movs	r2, #0
 8005a12:	601a      	str	r2, [r3, #0]

  switch(id)
 8005a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d007      	beq.n	8005a2c <BSP_PRESSURE_Init+0x2a>
  {
    case PRESSURE_SENSORS_AUTO:
    default:
    {
      /* Try to init the LPS22HB first */
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 8005a1c:	6838      	ldr	r0, [r7, #0]
 8005a1e:	f000 f815 	bl	8005a4c <BSP_LPS22HB_PRESSURE_Init>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d109      	bne.n	8005a3c <BSP_PRESSURE_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e00b      	b.n	8005a44 <BSP_PRESSURE_Init+0x42>
      }
      break;
    }
    case LPS22HB_P_0:
    {
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 8005a2c:	6838      	ldr	r0, [r7, #0]
 8005a2e:	f000 f80d 	bl	8005a4c <BSP_LPS22HB_PRESSURE_Init>
 8005a32:	4603      	mov	r3, r0
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d103      	bne.n	8005a40 <BSP_PRESSURE_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e003      	b.n	8005a44 <BSP_PRESSURE_Init+0x42>
      break;
 8005a3c:	bf00      	nop
 8005a3e:	e000      	b.n	8005a42 <BSP_PRESSURE_Init+0x40>
      }
      break;
 8005a40:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8005a42:	2300      	movs	r3, #0
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3708      	adds	r7, #8
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <BSP_LPS22HB_PRESSURE_Init>:


static DrvStatusTypeDef BSP_LPS22HB_PRESSURE_Init( void **handle )
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  PRESSURE_Drv_t *driver = NULL;
 8005a54:	2300      	movs	r3, #0
 8005a56:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	72fb      	strb	r3, [r7, #11]
  
  if(PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized == 1)
 8005a5c:	4b52      	ldr	r3, [pc, #328]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005a5e:	795b      	ldrb	r3, [r3, #5]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d101      	bne.n	8005a68 <BSP_LPS22HB_PRESSURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e09b      	b.n	8005ba0 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8005a68:	f7fe ff3e 	bl	80048e8 <Sensor_IO_SPI_Init>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <BSP_LPS22HB_PRESSURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e094      	b.n	8005ba0 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Setup sensor handle. */
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8005a76:	4b4c      	ldr	r3, [pc, #304]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005a78:	22b1      	movs	r2, #177	; 0xb1
 8005a7a:	701a      	strb	r2, [r3, #0]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].ifType        = 1; // SPI interface
 8005a7c:	4b4a      	ldr	r3, [pc, #296]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005a7e:	2201      	movs	r2, #1
 8005a80:	705a      	strb	r2, [r3, #1]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8005a82:	4b49      	ldr	r3, [pc, #292]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005a84:	22ba      	movs	r2, #186	; 0xba
 8005a86:	709a      	strb	r2, [r3, #2]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].spiDevice     = LPS22HB;
 8005a88:	4b47      	ldr	r3, [pc, #284]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	70da      	strb	r2, [r3, #3]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].instance      = LPS22HB_P_0;
 8005a8e:	4b46      	ldr	r3, [pc, #280]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	711a      	strb	r2, [r3, #4]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized = 0;
 8005a94:	4b44      	ldr	r3, [pc, #272]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	715a      	strb	r2, [r3, #5]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isEnabled     = 0;
 8005a9a:	4b43      	ldr	r3, [pc, #268]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	719a      	strb	r2, [r3, #6]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isCombo       = 1;
 8005aa0:	4b41      	ldr	r3, [pc, #260]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	71da      	strb	r2, [r3, #7]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pData         = ( void * )&PRESSURE_Data[ LPS22HB_P_0 ];
 8005aa6:	4b40      	ldr	r3, [pc, #256]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005aa8:	4a40      	ldr	r2, [pc, #256]	; (8005bac <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8005aaa:	609a      	str	r2, [r3, #8]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pVTable       = ( void * )&LPS22HB_P_Drv;
 8005aac:	4b3e      	ldr	r3, [pc, #248]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005aae:	4a40      	ldr	r2, [pc, #256]	; (8005bb0 <BSP_LPS22HB_PRESSURE_Init+0x164>)
 8005ab0:	60da      	str	r2, [r3, #12]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pExtVTable    = 0;
 8005ab2:	4b3d      	ldr	r3, [pc, #244]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	611a      	str	r2, [r3, #16]
      
  LPS22HB_P_0_Data.comboData = &LPS22HB_Combo_Data[0];
 8005ab8:	4b3e      	ldr	r3, [pc, #248]	; (8005bb4 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 8005aba:	4a3f      	ldr	r2, [pc, #252]	; (8005bb8 <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 8005abc:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pComponentData = ( void * )&LPS22HB_P_0_Data;
 8005abe:	4b3b      	ldr	r3, [pc, #236]	; (8005bac <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8005ac0:	4a3c      	ldr	r2, [pc, #240]	; (8005bb4 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 8005ac2:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pExtData       = 0;
 8005ac4:	4b39      	ldr	r3, [pc, #228]	; (8005bac <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&PRESSURE_SensorHandle[ LPS22HB_P_0 ];
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a36      	ldr	r2, [pc, #216]	; (8005ba8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005ace:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7ff f80f 	bl	8004af8 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isTempInitialized == 0)
 8005ada:	4b37      	ldr	r3, [pc, #220]	; (8005bb8 <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 8005adc:	785b      	ldrb	r3, [r3, #1]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d129      	bne.n	8005b36 <BSP_LPS22HB_PRESSURE_Init+0xea>
  {
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6818      	ldr	r0, [r3, #0]
 8005ae6:	f107 020b 	add.w	r2, r7, #11
 8005aea:	2301      	movs	r3, #1
 8005aec:	2110      	movs	r1, #16
 8005aee:	f7ff f883 	bl	8004bf8 <Sensor_IO_Write>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d001      	beq.n	8005afc <BSP_LPS22HB_PRESSURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e051      	b.n	8005ba0 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4618      	mov	r0, r3
 8005b02:	f000 ffc4 	bl	8006a8e <LPS22HB_SwResetAndMemoryBoot>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d001      	beq.n	8005b10 <BSP_LPS22HB_PRESSURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e047      	b.n	8005ba0 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    HAL_Delay(1000);
 8005b10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005b14:	f007 fc06 	bl	800d324 <HAL_Delay>
    
    data = 0x01;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6818      	ldr	r0, [r3, #0]
 8005b20:	f107 020b 	add.w	r2, r7, #11
 8005b24:	2301      	movs	r3, #1
 8005b26:	2110      	movs	r1, #16
 8005b28:	f7ff f866 	bl	8004bf8 <Sensor_IO_Write>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d001      	beq.n	8005b36 <BSP_LPS22HB_PRESSURE_Init+0xea>
    {
      return COMPONENT_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e034      	b.n	8005ba0 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
  }
  
  driver = ( PRESSURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d10b      	bne.n	8005b5e <BSP_LPS22HB_PRESSURE_Init+0x112>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2214      	movs	r2, #20
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f00e fc00 	bl	8014354 <memset>
    *handle = NULL;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e020      	b.n	8005ba0 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	6812      	ldr	r2, [r2, #0]
 8005b66:	4610      	mov	r0, r2
 8005b68:	4798      	blx	r3
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d10b      	bne.n	8005b88 <BSP_LPS22HB_PRESSURE_Init+0x13c>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2214      	movs	r2, #20
 8005b76:	2100      	movs	r1, #0
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f00e fbeb 	bl	8014354 <memset>
    *handle = NULL;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e00b      	b.n	8005ba0 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Disable I2C interface */
  if ( LPS22HB_Set_I2C( *handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 ffd4 	bl	8006b3c <LPS22HB_Set_I2C>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d101      	bne.n	8005b9e <BSP_LPS22HB_PRESSURE_Init+0x152>
  {
    return COMPONENT_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e000      	b.n	8005ba0 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }

  return COMPONENT_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3710      	adds	r7, #16
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}
 8005ba8:	200005fc 	.word	0x200005fc
 8005bac:	20000610 	.word	0x20000610
 8005bb0:	20000070 	.word	0x20000070
 8005bb4:	20000618 	.word	0x20000618
 8005bb8:	20001508 	.word	0x20001508

08005bbc <BSP_PRESSURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Sensor_Enable( void *handle )
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b084      	sub	sp, #16
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d101      	bne.n	8005bd6 <BSP_PRESSURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e012      	b.n	8005bfc <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <BSP_PRESSURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e009      	b.n	8005bfc <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	4798      	blx	r3
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d101      	bne.n	8005bfa <BSP_PRESSURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e000      	b.n	8005bfc <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3710      	adds	r7, #16
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <BSP_PRESSURE_Get_Press>:
 * @param pressure pointer where the value is written [hPa]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Get_Press( void *handle, float *pressure )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 8005c12:	2300      	movs	r3, #0
 8005c14:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d101      	bne.n	8005c20 <BSP_PRESSURE_Get_Press+0x1c>
  {
    return COMPONENT_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e018      	b.n	8005c52 <BSP_PRESSURE_Get_Press+0x4e>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	60bb      	str	r3, [r7, #8]

  if ( pressure == NULL )
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d101      	bne.n	8005c30 <BSP_PRESSURE_Get_Press+0x2c>
  {
    return COMPONENT_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e010      	b.n	8005c52 <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press == NULL )
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <BSP_PRESSURE_Get_Press+0x38>
  {
    return COMPONENT_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e00a      	b.n	8005c52 <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press( ctx, pressure ) == COMPONENT_ERROR )
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	699b      	ldr	r3, [r3, #24]
 8005c40:	6839      	ldr	r1, [r7, #0]
 8005c42:	68f8      	ldr	r0, [r7, #12]
 8005c44:	4798      	blx	r3
 8005c46:	4603      	mov	r3, r0
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d101      	bne.n	8005c50 <BSP_PRESSURE_Get_Press+0x4c>
  {
    return COMPONENT_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e000      	b.n	8005c52 <BSP_PRESSURE_Get_Press+0x4e>
  }

  return COMPONENT_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3710      	adds	r7, #16
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <BSP_TEMPERATURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Init( TEMPERATURE_ID_t id, void **handle )
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b082      	sub	sp, #8
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	4603      	mov	r3, r0
 8005c62:	6039      	str	r1, [r7, #0]
 8005c64:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]
  
  if( BSP_LPS22HB_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8005c6c:	6838      	ldr	r0, [r7, #0]
 8005c6e:	f000 f80b 	bl	8005c88 <BSP_LPS22HB_TEMPERATURE_Init>
 8005c72:	4603      	mov	r3, r0
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d101      	bne.n	8005c7c <BSP_TEMPERATURE_Init+0x22>
        {
          return COMPONENT_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e000      	b.n	8005c7e <BSP_TEMPERATURE_Init+0x24>
  }
      
  return COMPONENT_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3708      	adds	r7, #8
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
	...

08005c88 <BSP_LPS22HB_TEMPERATURE_Init>:



static DrvStatusTypeDef BSP_LPS22HB_TEMPERATURE_Init( void **handle )
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  TEMPERATURE_Drv_t *driver = NULL;
 8005c90:	2300      	movs	r3, #0
 8005c92:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8005c94:	2301      	movs	r3, #1
 8005c96:	72fb      	strb	r3, [r7, #11]
  
  if(TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized == 1)
 8005c98:	4b4c      	ldr	r3, [pc, #304]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005c9a:	795b      	ldrb	r3, [r3, #5]
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d101      	bne.n	8005ca4 <BSP_LPS22HB_TEMPERATURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e08f      	b.n	8005dc4 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8005ca4:	f7fe fe20 	bl	80048e8 <Sensor_IO_SPI_Init>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d101      	bne.n	8005cb2 <BSP_LPS22HB_TEMPERATURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e088      	b.n	8005dc4 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  /* Setup sensor handle. */
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8005cb2:	4b46      	ldr	r3, [pc, #280]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005cb4:	22b1      	movs	r2, #177	; 0xb1
 8005cb6:	701a      	strb	r2, [r3, #0]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].ifType        = 1; // SPI interface
 8005cb8:	4b44      	ldr	r3, [pc, #272]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005cba:	2201      	movs	r2, #1
 8005cbc:	705a      	strb	r2, [r3, #1]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8005cbe:	4b43      	ldr	r3, [pc, #268]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005cc0:	22ba      	movs	r2, #186	; 0xba
 8005cc2:	709a      	strb	r2, [r3, #2]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].spiDevice     = LPS22HB;
 8005cc4:	4b41      	ldr	r3, [pc, #260]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005cc6:	2202      	movs	r2, #2
 8005cc8:	70da      	strb	r2, [r3, #3]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].instance      = LPS22HB_T_0;
 8005cca:	4b40      	ldr	r3, [pc, #256]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005ccc:	2200      	movs	r2, #0
 8005cce:	711a      	strb	r2, [r3, #4]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized = 0;
 8005cd0:	4b3e      	ldr	r3, [pc, #248]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	715a      	strb	r2, [r3, #5]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isEnabled     = 0;
 8005cd6:	4b3d      	ldr	r3, [pc, #244]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	719a      	strb	r2, [r3, #6]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isCombo       = 1;
 8005cdc:	4b3b      	ldr	r3, [pc, #236]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005cde:	2201      	movs	r2, #1
 8005ce0:	71da      	strb	r2, [r3, #7]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pData         = ( void * )&TEMPERATURE_Data[ LPS22HB_T_0 ];
 8005ce2:	4b3a      	ldr	r3, [pc, #232]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005ce4:	4a3a      	ldr	r2, [pc, #232]	; (8005dd0 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8005ce6:	609a      	str	r2, [r3, #8]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pVTable       = ( void * )&LPS22HB_T_Drv;
 8005ce8:	4b38      	ldr	r3, [pc, #224]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005cea:	4a3a      	ldr	r2, [pc, #232]	; (8005dd4 <BSP_LPS22HB_TEMPERATURE_Init+0x14c>)
 8005cec:	60da      	str	r2, [r3, #12]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pExtVTable    = 0;
 8005cee:	4b37      	ldr	r3, [pc, #220]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	611a      	str	r2, [r3, #16]
      
  LPS22HB_T_0_Data.comboData = &LPS22HB_Combo_Data[0];
 8005cf4:	4b38      	ldr	r3, [pc, #224]	; (8005dd8 <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 8005cf6:	4a39      	ldr	r2, [pc, #228]	; (8005ddc <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 8005cf8:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pComponentData = ( void * )&LPS22HB_T_0_Data;
 8005cfa:	4b35      	ldr	r3, [pc, #212]	; (8005dd0 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8005cfc:	4a36      	ldr	r2, [pc, #216]	; (8005dd8 <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 8005cfe:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pExtData       = 0;
 8005d00:	4b33      	ldr	r3, [pc, #204]	; (8005dd0 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&TEMPERATURE_SensorHandle[ LPS22HB_T_0 ];
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a30      	ldr	r2, [pc, #192]	; (8005dcc <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8005d0a:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4618      	mov	r0, r3
 8005d12:	f7fe fef1 	bl	8004af8 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isPressInitialized == 0)
 8005d16:	4b31      	ldr	r3, [pc, #196]	; (8005ddc <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d128      	bne.n	8005d70 <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6818      	ldr	r0, [r3, #0]
 8005d22:	f107 020b 	add.w	r2, r7, #11
 8005d26:	2301      	movs	r3, #1
 8005d28:	2110      	movs	r1, #16
 8005d2a:	f7fe ff65 	bl	8004bf8 <Sensor_IO_Write>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d001      	beq.n	8005d38 <BSP_LPS22HB_TEMPERATURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e045      	b.n	8005dc4 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f000 fea6 	bl	8006a8e <LPS22HB_SwResetAndMemoryBoot>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d001      	beq.n	8005d4c <BSP_LPS22HB_TEMPERATURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e03b      	b.n	8005dc4 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    HAL_Delay(100);
 8005d4c:	2064      	movs	r0, #100	; 0x64
 8005d4e:	f007 fae9 	bl	800d324 <HAL_Delay>
    
    data = 0x01;
 8005d52:	2301      	movs	r3, #1
 8005d54:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6818      	ldr	r0, [r3, #0]
 8005d5a:	f107 020b 	add.w	r2, r7, #11
 8005d5e:	2301      	movs	r3, #1
 8005d60:	2110      	movs	r1, #16
 8005d62:	f7fe ff49 	bl	8004bf8 <Sensor_IO_Write>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d001      	beq.n	8005d70 <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
    {
      return COMPONENT_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e029      	b.n	8005dc4 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
  }
  
  driver = ( TEMPERATURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d10b      	bne.n	8005d98 <BSP_LPS22HB_TEMPERATURE_Init+0x110>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2214      	movs	r2, #20
 8005d86:	2100      	movs	r1, #0
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f00e fae3 	bl	8014354 <memset>
    *handle = NULL;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e015      	b.n	8005dc4 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	6812      	ldr	r2, [r2, #0]
 8005da0:	4610      	mov	r0, r2
 8005da2:	4798      	blx	r3
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d10b      	bne.n	8005dc2 <BSP_LPS22HB_TEMPERATURE_Init+0x13a>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2214      	movs	r2, #20
 8005db0:	2100      	movs	r1, #0
 8005db2:	4618      	mov	r0, r3
 8005db4:	f00e face 	bl	8014354 <memset>
    *handle = NULL;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e000      	b.n	8005dc4 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  return COMPONENT_OK;
 8005dc2:	2300      	movs	r3, #0
  
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3710      	adds	r7, #16
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	2000061c 	.word	0x2000061c
 8005dd0:	20000644 	.word	0x20000644
 8005dd4:	200000a4 	.word	0x200000a4
 8005dd8:	20000654 	.word	0x20000654
 8005ddc:	20001508 	.word	0x20001508

08005de0 <BSP_TEMPERATURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Sensor_Enable( void *handle )
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	60fb      	str	r3, [r7, #12]
  TEMPERATURE_Drv_t *driver = NULL;
 8005dec:	2300      	movs	r3, #0
 8005dee:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d101      	bne.n	8005dfa <BSP_TEMPERATURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e012      	b.n	8005e20 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  driver = ( TEMPERATURE_Drv_t * )ctx->pVTable;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d101      	bne.n	8005e0c <BSP_TEMPERATURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e009      	b.n	8005e20 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	68f8      	ldr	r0, [r7, #12]
 8005e12:	4798      	blx	r3
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d101      	bne.n	8005e1e <BSP_TEMPERATURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e000      	b.n	8005e20 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <BSP_TEMPERATURE_Get_Temp>:
 * @param temperature pointer where the value is written [C]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Get_Temp( void *handle, float *temperature )
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	60fb      	str	r3, [r7, #12]
  TEMPERATURE_Drv_t *driver = NULL;
 8005e36:	2300      	movs	r3, #0
 8005e38:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d101      	bne.n	8005e44 <BSP_TEMPERATURE_Get_Temp+0x1c>
  {
    return COMPONENT_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e018      	b.n	8005e76 <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  
  driver = ( TEMPERATURE_Drv_t * )ctx->pVTable;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	60bb      	str	r3, [r7, #8]
  
  if ( temperature == NULL )
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <BSP_TEMPERATURE_Get_Temp+0x2c>
  {
    return COMPONENT_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e010      	b.n	8005e76 <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  if ( driver->Get_Temp == NULL )
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d101      	bne.n	8005e60 <BSP_TEMPERATURE_Get_Temp+0x38>
  {
    return COMPONENT_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e00a      	b.n	8005e76 <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  if ( driver->Get_Temp( ctx, temperature ) == COMPONENT_ERROR )
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	699b      	ldr	r3, [r3, #24]
 8005e64:	6839      	ldr	r1, [r7, #0]
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	4798      	blx	r3
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d101      	bne.n	8005e74 <BSP_TEMPERATURE_Get_Temp+0x4c>
  {
    return COMPONENT_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e000      	b.n	8005e76 <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  
  return COMPONENT_OK;
 8005e74:	2300      	movs	r3, #0
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3710      	adds	r7, #16
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
	...

08005e80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005e80:	b480      	push	{r7}
 8005e82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e84:	4b16      	ldr	r3, [pc, #88]	; (8005ee0 <SystemInit+0x60>)
 8005e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e8a:	4a15      	ldr	r2, [pc, #84]	; (8005ee0 <SystemInit+0x60>)
 8005e8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005e90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005e94:	4b13      	ldr	r3, [pc, #76]	; (8005ee4 <SystemInit+0x64>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a12      	ldr	r2, [pc, #72]	; (8005ee4 <SystemInit+0x64>)
 8005e9a:	f043 0301 	orr.w	r3, r3, #1
 8005e9e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005ea0:	4b10      	ldr	r3, [pc, #64]	; (8005ee4 <SystemInit+0x64>)
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005ea6:	4b0f      	ldr	r3, [pc, #60]	; (8005ee4 <SystemInit+0x64>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a0e      	ldr	r2, [pc, #56]	; (8005ee4 <SystemInit+0x64>)
 8005eac:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005eb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005eb4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005eb6:	4b0b      	ldr	r3, [pc, #44]	; (8005ee4 <SystemInit+0x64>)
 8005eb8:	4a0b      	ldr	r2, [pc, #44]	; (8005ee8 <SystemInit+0x68>)
 8005eba:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005ebc:	4b09      	ldr	r3, [pc, #36]	; (8005ee4 <SystemInit+0x64>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a08      	ldr	r2, [pc, #32]	; (8005ee4 <SystemInit+0x64>)
 8005ec2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ec6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005ec8:	4b06      	ldr	r3, [pc, #24]	; (8005ee4 <SystemInit+0x64>)
 8005eca:	2200      	movs	r2, #0
 8005ecc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005ece:	4b04      	ldr	r3, [pc, #16]	; (8005ee0 <SystemInit+0x60>)
 8005ed0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005ed4:	609a      	str	r2, [r3, #8]
#endif
}
 8005ed6:	bf00      	nop
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr
 8005ee0:	e000ed00 	.word	0xe000ed00
 8005ee4:	40023800 	.word	0x40023800
 8005ee8:	24003010 	.word	0x24003010

08005eec <LIS2MDL_MAG_WriteReg>:
* Input        : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	607a      	str	r2, [r7, #4]
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	460b      	mov	r3, r1
 8005efa:	72fb      	strb	r3, [r7, #11]
 8005efc:	4613      	mov	r3, r2
 8005efe:	813b      	strh	r3, [r7, #8]
    
  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 8005f00:	893b      	ldrh	r3, [r7, #8]
 8005f02:	7af9      	ldrb	r1, [r7, #11]
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	68f8      	ldr	r0, [r7, #12]
 8005f08:	f7fe fe76 	bl	8004bf8 <Sensor_IO_Write>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d001      	beq.n	8005f16 <LIS2MDL_MAG_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 8005f12:	2300      	movs	r3, #0
 8005f14:	e000      	b.n	8005f18 <LIS2MDL_MAG_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8005f16:	2301      	movs	r3, #1
  }
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <LIS2MDL_MAG_ReadReg>:
* Input        : Register Address
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	607a      	str	r2, [r7, #4]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	72fb      	strb	r3, [r7, #11]
 8005f30:	4613      	mov	r3, r2
 8005f32:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 8005f34:	893b      	ldrh	r3, [r7, #8]
 8005f36:	7af9      	ldrb	r1, [r7, #11]
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	68f8      	ldr	r0, [r7, #12]
 8005f3c:	f7fe fe71 	bl	8004c22 <Sensor_IO_Read>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d001      	beq.n	8005f4a <LIS2MDL_MAG_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 8005f46:	2300      	movs	r3, #0
 8005f48:	e000      	b.n	8005f4c <LIS2MDL_MAG_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8005f4a:	2301      	movs	r3, #1
  }
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3710      	adds	r7, #16
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <LIS2MDL_MAG_R_WhoAmI_Bits>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_WhoAmI_Bits(void *handle, u8_t *value)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_WHO_AM_I, (u8_t *)value, 1) )
 8005f5e:	2301      	movs	r3, #1
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	214f      	movs	r1, #79	; 0x4f
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f7ff ffdb 	bl	8005f20 <LIS2MDL_MAG_ReadReg>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <LIS2MDL_MAG_R_WhoAmI_Bits+0x20>
    return MEMS_ERROR;
 8005f70:	2300      	movs	r3, #0
 8005f72:	e008      	b.n	8005f86 <LIS2MDL_MAG_R_WhoAmI_Bits+0x32>

  *value &= LIS2MDL_MAG_WHO_AM_I_BIT_MASK; //coerce  
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	781a      	ldrb	r2, [r3, #0]
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	701a      	strb	r2, [r3, #0]
  *value = *value >> LIS2MDL_MAG_WHO_AM_I_BIT_POSITION; //mask  
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	781a      	ldrb	r2, [r3, #0]
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005f84:	2301      	movs	r3, #1
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3708      	adds	r7, #8
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}

08005f8e <LIS2MDL_MAG_W_Operating_Mode>:
* Input          : LIS2MDL_MAG_MD_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_Operating_Mode(void *handle, LIS2MDL_MAG_MD_t newValue)
{
 8005f8e:	b580      	push	{r7, lr}
 8005f90:	b084      	sub	sp, #16
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
 8005f96:	460b      	mov	r3, r1
 8005f98:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8005f9a:	f107 020f 	add.w	r2, r7, #15
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	2160      	movs	r1, #96	; 0x60
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7ff ffbc 	bl	8005f20 <LIS2MDL_MAG_ReadReg>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <LIS2MDL_MAG_W_Operating_Mode+0x24>
    return MEMS_ERROR;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	e016      	b.n	8005fe0 <LIS2MDL_MAG_W_Operating_Mode+0x52>

  value &= ~LIS2MDL_MAG_MD_MASK; 
 8005fb2:	7bfb      	ldrb	r3, [r7, #15]
 8005fb4:	f023 0303 	bic.w	r3, r3, #3
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005fbc:	7bfa      	ldrb	r2, [r7, #15]
 8005fbe:	78fb      	ldrb	r3, [r7, #3]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8005fc6:	f107 020f 	add.w	r2, r7, #15
 8005fca:	2301      	movs	r3, #1
 8005fcc:	2160      	movs	r1, #96	; 0x60
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f7ff ff8c 	bl	8005eec <LIS2MDL_MAG_WriteReg>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <LIS2MDL_MAG_W_Operating_Mode+0x50>
    return MEMS_ERROR;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	e000      	b.n	8005fe0 <LIS2MDL_MAG_W_Operating_Mode+0x52>

  return MEMS_SUCCESS;
 8005fde:	2301      	movs	r3, #1
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <LIS2MDL_MAG_W_DataRate>:
* Input          : LIS2MDL_MAG_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_DataRate(void *handle, LIS2MDL_MAG_ODR_t newValue)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8005ff4:	f107 020f 	add.w	r2, r7, #15
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	2160      	movs	r1, #96	; 0x60
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f7ff ff8f 	bl	8005f20 <LIS2MDL_MAG_ReadReg>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d101      	bne.n	800600c <LIS2MDL_MAG_W_DataRate+0x24>
    return MEMS_ERROR;
 8006008:	2300      	movs	r3, #0
 800600a:	e016      	b.n	800603a <LIS2MDL_MAG_W_DataRate+0x52>

  value &= ~LIS2MDL_MAG_ODR_MASK; 
 800600c:	7bfb      	ldrb	r3, [r7, #15]
 800600e:	f023 030c 	bic.w	r3, r3, #12
 8006012:	b2db      	uxtb	r3, r3
 8006014:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006016:	7bfa      	ldrb	r2, [r7, #15]
 8006018:	78fb      	ldrb	r3, [r7, #3]
 800601a:	4313      	orrs	r3, r2
 800601c:	b2db      	uxtb	r3, r3
 800601e:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8006020:	f107 020f 	add.w	r2, r7, #15
 8006024:	2301      	movs	r3, #1
 8006026:	2160      	movs	r1, #96	; 0x60
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7ff ff5f 	bl	8005eec <LIS2MDL_MAG_WriteReg>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d101      	bne.n	8006038 <LIS2MDL_MAG_W_DataRate+0x50>
    return MEMS_ERROR;
 8006034:	2300      	movs	r3, #0
 8006036:	e000      	b.n	800603a <LIS2MDL_MAG_W_DataRate+0x52>

  return MEMS_SUCCESS;
 8006038:	2301      	movs	r3, #1
}
 800603a:	4618      	mov	r0, r3
 800603c:	3710      	adds	r7, #16
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}

08006042 <LIS2MDL_MAG_R_DataRate>:
* Input          : Pointer to LIS2MDL_MAG_ODR_t
* Output         : Status of ODR see LIS2MDL_MAG_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_DataRate(void *handle, LIS2MDL_MAG_ODR_t *value)
{
 8006042:	b580      	push	{r7, lr}
 8006044:	b082      	sub	sp, #8
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
 800604a:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, (u8_t *)value, 1) )
 800604c:	2301      	movs	r3, #1
 800604e:	683a      	ldr	r2, [r7, #0]
 8006050:	2160      	movs	r1, #96	; 0x60
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7ff ff64 	bl	8005f20 <LIS2MDL_MAG_ReadReg>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d101      	bne.n	8006062 <LIS2MDL_MAG_R_DataRate+0x20>
    return MEMS_ERROR;
 800605e:	2300      	movs	r3, #0
 8006060:	e007      	b.n	8006072 <LIS2MDL_MAG_R_DataRate+0x30>

  *value &= LIS2MDL_MAG_ODR_MASK; //mask
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	781b      	ldrb	r3, [r3, #0]
 8006066:	f003 030c 	and.w	r3, r3, #12
 800606a:	b2da      	uxtb	r2, r3
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006070:	2301      	movs	r3, #1
}
 8006072:	4618      	mov	r0, r3
 8006074:	3708      	adds	r7, #8
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <LIS2MDL_MAG_W_SelfTest>:
* Input          : LIS2MDL_MAG_SELF_TEST_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_SelfTest(void *handle, LIS2MDL_MAG_SELF_TEST_t newValue)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b084      	sub	sp, #16
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	460b      	mov	r3, r1
 8006084:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8006086:	f107 020f 	add.w	r2, r7, #15
 800608a:	2301      	movs	r3, #1
 800608c:	2162      	movs	r1, #98	; 0x62
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f7ff ff46 	bl	8005f20 <LIS2MDL_MAG_ReadReg>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d101      	bne.n	800609e <LIS2MDL_MAG_W_SelfTest+0x24>
    return MEMS_ERROR;
 800609a:	2300      	movs	r3, #0
 800609c:	e016      	b.n	80060cc <LIS2MDL_MAG_W_SelfTest+0x52>

  value &= ~LIS2MDL_MAG_SELF_TEST_MASK; 
 800609e:	7bfb      	ldrb	r3, [r7, #15]
 80060a0:	f023 0302 	bic.w	r3, r3, #2
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80060a8:	7bfa      	ldrb	r2, [r7, #15]
 80060aa:	78fb      	ldrb	r3, [r7, #3]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 80060b2:	f107 020f 	add.w	r2, r7, #15
 80060b6:	2301      	movs	r3, #1
 80060b8:	2162      	movs	r1, #98	; 0x62
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7ff ff16 	bl	8005eec <LIS2MDL_MAG_WriteReg>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <LIS2MDL_MAG_W_SelfTest+0x50>
    return MEMS_ERROR;
 80060c6:	2300      	movs	r3, #0
 80060c8:	e000      	b.n	80060cc <LIS2MDL_MAG_W_SelfTest+0x52>

  return MEMS_SUCCESS;
 80060ca:	2301      	movs	r3, #1
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3710      	adds	r7, #16
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <LIS2MDL_MAG_W_BlockDataUpdate>:
* Input          : LIS2MDL_MAG_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_BlockDataUpdate(void *handle, LIS2MDL_MAG_BDU_t newValue)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	460b      	mov	r3, r1
 80060de:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 80060e0:	f107 020f 	add.w	r2, r7, #15
 80060e4:	2301      	movs	r3, #1
 80060e6:	2162      	movs	r1, #98	; 0x62
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f7ff ff19 	bl	8005f20 <LIS2MDL_MAG_ReadReg>
 80060ee:	4603      	mov	r3, r0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d101      	bne.n	80060f8 <LIS2MDL_MAG_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 80060f4:	2300      	movs	r3, #0
 80060f6:	e016      	b.n	8006126 <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  value &= ~LIS2MDL_MAG_BDU_MASK; 
 80060f8:	7bfb      	ldrb	r3, [r7, #15]
 80060fa:	f023 0310 	bic.w	r3, r3, #16
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006102:	7bfa      	ldrb	r2, [r7, #15]
 8006104:	78fb      	ldrb	r3, [r7, #3]
 8006106:	4313      	orrs	r3, r2
 8006108:	b2db      	uxtb	r3, r3
 800610a:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 800610c:	f107 020f 	add.w	r2, r7, #15
 8006110:	2301      	movs	r3, #1
 8006112:	2162      	movs	r1, #98	; 0x62
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f7ff fee9 	bl	8005eec <LIS2MDL_MAG_WriteReg>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d101      	bne.n	8006124 <LIS2MDL_MAG_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 8006120:	2300      	movs	r3, #0
 8006122:	e000      	b.n	8006126 <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 8006124:	2301      	movs	r3, #1
}
 8006126:	4618      	mov	r0, r3
 8006128:	3710      	adds	r7, #16
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}

0800612e <LIS2MDL_MAG_R_STATUS_bits>:
* Input          : Pointer to LIS2MDL_MAG_STATUS_t
* Output         : Status of STATUS_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_STATUS_bits(void *handle, LIS2MDL_MAG_STATUS_t *value)
{
 800612e:	b580      	push	{r7, lr}
 8006130:	b082      	sub	sp, #8
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
 8006136:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_STATUS_REG, (u8_t *)value, 1) )
 8006138:	2301      	movs	r3, #1
 800613a:	683a      	ldr	r2, [r7, #0]
 800613c:	2167      	movs	r1, #103	; 0x67
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f7ff feee 	bl	8005f20 <LIS2MDL_MAG_ReadReg>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d101      	bne.n	800614e <LIS2MDL_MAG_R_STATUS_bits+0x20>
    return MEMS_ERROR;
 800614a:	2300      	movs	r3, #0
 800614c:	e004      	b.n	8006158 <LIS2MDL_MAG_R_STATUS_bits+0x2a>

  *value &= LIS2MDL_MAG_STATUS_BIT_MASK; //coerce  
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	781a      	ldrb	r2, [r3, #0]
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006156:	2301      	movs	r3, #1
}
 8006158:	4618      	mov	r0, r3
 800615a:	3708      	adds	r7, #8
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <LIS2MDL_MAG_Get_MagneticOutputs>:
* Input          : pointer to [u8_t]
* Output         : MagneticOutputs buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_Get_MagneticOutputs(void *handle, u8_t *buff) 
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=6/3;
 800616a:	2302      	movs	r3, #2
 800616c:	733b      	strb	r3, [r7, #12]

  k=0;
 800616e:	2300      	movs	r3, #0
 8006170:	737b      	strb	r3, [r7, #13]
  for (i=0; i<3;i++ ) 
 8006172:	2300      	movs	r3, #0
 8006174:	73fb      	strb	r3, [r7, #15]
 8006176:	e01e      	b.n	80061b6 <LIS2MDL_MAG_Get_MagneticOutputs+0x56>
  {
  for (j=0; j<numberOfByteForDimension;j++ )
 8006178:	2300      	movs	r3, #0
 800617a:	73bb      	strb	r3, [r7, #14]
 800617c:	e014      	b.n	80061a8 <LIS2MDL_MAG_Get_MagneticOutputs+0x48>
  {  
    if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_OUTX_L_REG+k, &buff[k], 1))
 800617e:	7b7b      	ldrb	r3, [r7, #13]
 8006180:	3368      	adds	r3, #104	; 0x68
 8006182:	b2d9      	uxtb	r1, r3
 8006184:	7b7b      	ldrb	r3, [r7, #13]
 8006186:	683a      	ldr	r2, [r7, #0]
 8006188:	441a      	add	r2, r3
 800618a:	2301      	movs	r3, #1
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f7ff fec7 	bl	8005f20 <LIS2MDL_MAG_ReadReg>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d101      	bne.n	800619c <LIS2MDL_MAG_Get_MagneticOutputs+0x3c>
      return MEMS_ERROR;
 8006198:	2300      	movs	r3, #0
 800619a:	e010      	b.n	80061be <LIS2MDL_MAG_Get_MagneticOutputs+0x5e>
    k++;  
 800619c:	7b7b      	ldrb	r3, [r7, #13]
 800619e:	3301      	adds	r3, #1
 80061a0:	737b      	strb	r3, [r7, #13]
  for (j=0; j<numberOfByteForDimension;j++ )
 80061a2:	7bbb      	ldrb	r3, [r7, #14]
 80061a4:	3301      	adds	r3, #1
 80061a6:	73bb      	strb	r3, [r7, #14]
 80061a8:	7bba      	ldrb	r2, [r7, #14]
 80061aa:	7b3b      	ldrb	r3, [r7, #12]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d3e6      	bcc.n	800617e <LIS2MDL_MAG_Get_MagneticOutputs+0x1e>
  for (i=0; i<3;i++ ) 
 80061b0:	7bfb      	ldrb	r3, [r7, #15]
 80061b2:	3301      	adds	r3, #1
 80061b4:	73fb      	strb	r3, [r7, #15]
 80061b6:	7bfb      	ldrb	r3, [r7, #15]
 80061b8:	2b02      	cmp	r3, #2
 80061ba:	d9dd      	bls.n	8006178 <LIS2MDL_MAG_Get_MagneticOutputs+0x18>
  }
  }

  return MEMS_SUCCESS; 
 80061bc:	2301      	movs	r3, #1
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3710      	adds	r7, #16
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}

080061c6 <LIS2MDL_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Init( DrvContextTypeDef *handle )
{
 80061c6:	b580      	push	{r7, lr}
 80061c8:	b082      	sub	sp, #8
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f89f 	bl	8006312 <LIS2MDL_Check_WhoAmI>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d101      	bne.n	80061de <LIS2MDL_Init+0x18>
  {
    return COMPONENT_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e030      	b.n	8006240 <LIS2MDL_Init+0x7a>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 80061de:	2103      	movs	r1, #3
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f7ff fed4 	bl	8005f8e <LIS2MDL_MAG_W_Operating_Mode>
 80061e6:	4603      	mov	r3, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d101      	bne.n	80061f0 <LIS2MDL_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e027      	b.n	8006240 <LIS2MDL_Init+0x7a>
  }

  /* Enable BDU */
  if ( LIS2MDL_MAG_W_BlockDataUpdate( (void *)handle, LIS2MDL_MAG_BDU_ENABLE ) == MEMS_ERROR )
 80061f0:	2110      	movs	r1, #16
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f7ff ff6e 	bl	80060d4 <LIS2MDL_MAG_W_BlockDataUpdate>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <LIS2MDL_Init+0x3c>
  {
    return COMPONENT_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e01e      	b.n	8006240 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_ODR( handle, ODR_HIGH ) == COMPONENT_ERROR )
 8006202:	2104      	movs	r1, #4
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 f979 	bl	80064fc <LIS2MDL_Set_ODR>
 800620a:	4603      	mov	r3, r0
 800620c:	2b01      	cmp	r3, #1
 800620e:	d101      	bne.n	8006214 <LIS2MDL_Init+0x4e>
  {
    return COMPONENT_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e015      	b.n	8006240 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8006214:	2100      	movs	r1, #0
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f9f2 	bl	8006600 <LIS2MDL_Set_FS>
 800621c:	4603      	mov	r3, r0
 800621e:	2b01      	cmp	r3, #1
 8006220:	d101      	bne.n	8006226 <LIS2MDL_Init+0x60>
  {
    return COMPONENT_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e00c      	b.n	8006240 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_MAG_W_SelfTest( (void *)handle, LIS2MDL_MAG_SELF_TEST_DISABLE ) == MEMS_ERROR )
 8006226:	2100      	movs	r1, #0
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f7ff ff26 	bl	800607a <LIS2MDL_MAG_W_SelfTest>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d101      	bne.n	8006238 <LIS2MDL_Init+0x72>
  {
    return COMPONENT_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e003      	b.n	8006240 <LIS2MDL_Init+0x7a>
  }

  handle->isInitialized = 1;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3708      	adds	r7, #8
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <LIS2MDL_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_DeInit( DrvContextTypeDef *handle )
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 f85e 	bl	8006312 <LIS2MDL_Check_WhoAmI>
 8006256:	4603      	mov	r3, r0
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <LIS2MDL_DeInit+0x18>
  {
    return COMPONENT_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e00b      	b.n	8006278 <LIS2MDL_DeInit+0x30>
  }

  /* Disable the component */
  if ( LIS2MDL_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 f828 	bl	80062b6 <LIS2MDL_Sensor_Disable>
 8006266:	4603      	mov	r3, r0
 8006268:	2b01      	cmp	r3, #1
 800626a:	d101      	bne.n	8006270 <LIS2MDL_DeInit+0x28>
  {
    return COMPONENT_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e003      	b.n	8006278 <LIS2MDL_DeInit+0x30>
  }

  handle->isInitialized = 0;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3708      	adds	r7, #8
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <LIS2MDL_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Enable( DrvContextTypeDef *handle )
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b082      	sub	sp, #8
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	799b      	ldrb	r3, [r3, #6]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d101      	bne.n	8006294 <LIS2MDL_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 8006290:	2300      	movs	r3, #0
 8006292:	e00c      	b.n	80062ae <LIS2MDL_Sensor_Enable+0x2e>
  }

  /* Operating mode selection */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_CONTINUOUS ) == MEMS_ERROR )
 8006294:	2100      	movs	r1, #0
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f7ff fe79 	bl	8005f8e <LIS2MDL_MAG_W_Operating_Mode>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d101      	bne.n	80062a6 <LIS2MDL_Sensor_Enable+0x26>
  {
    return COMPONENT_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e003      	b.n	80062ae <LIS2MDL_Sensor_Enable+0x2e>
  }

  handle->isEnabled = 1;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3708      	adds	r7, #8
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}

080062b6 <LIS2MDL_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Disable( DrvContextTypeDef *handle )
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	b082      	sub	sp, #8
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	799b      	ldrb	r3, [r3, #6]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <LIS2MDL_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 80062c6:	2300      	movs	r3, #0
 80062c8:	e00c      	b.n	80062e4 <LIS2MDL_Sensor_Disable+0x2e>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 80062ca:	2103      	movs	r1, #3
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f7ff fe5e 	bl	8005f8e <LIS2MDL_MAG_W_Operating_Mode>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d101      	bne.n	80062dc <LIS2MDL_Sensor_Disable+0x26>
  {
    return COMPONENT_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e003      	b.n	80062e4 <LIS2MDL_Sensor_Disable+0x2e>
  }

  handle->isEnabled = 0;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3708      	adds	r7, #8
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <LIS2MDL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LIS2MDL_MAG_R_WhoAmI_Bits( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 80062f6:	6839      	ldr	r1, [r7, #0]
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f7ff fe2b 	bl	8005f54 <LIS2MDL_MAG_R_WhoAmI_Bits>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d101      	bne.n	8006308 <LIS2MDL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e000      	b.n	800630a <LIS2MDL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}

08006312 <LIS2MDL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b084      	sub	sp, #16
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 800631a:	2300      	movs	r3, #0
 800631c:	73fb      	strb	r3, [r7, #15]

  if ( LIS2MDL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 800631e:	f107 030f 	add.w	r3, r7, #15
 8006322:	4619      	mov	r1, r3
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f7ff ffe1 	bl	80062ec <LIS2MDL_Get_WhoAmI>
 800632a:	4603      	mov	r3, r0
 800632c:	2b01      	cmp	r3, #1
 800632e:	d101      	bne.n	8006334 <LIS2MDL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e007      	b.n	8006344 <LIS2MDL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	781a      	ldrb	r2, [r3, #0]
 8006338:	7bfb      	ldrb	r3, [r7, #15]
 800633a:	429a      	cmp	r2, r3
 800633c:	d001      	beq.n	8006342 <LIS2MDL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	e000      	b.n	8006344 <LIS2MDL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <LIS2MDL_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *magnetic_field )
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b086      	sub	sp, #24
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];
  float sensitivity = 0;
 8006356:	f04f 0300 	mov.w	r3, #0
 800635a:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 800635c:	f107 0310 	add.w	r3, r7, #16
 8006360:	4619      	mov	r1, r3
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f9c6 	bl	80066f4 <LIS2MDL_Get_Axes_Raw>
 8006368:	4603      	mov	r3, r0
 800636a:	2b01      	cmp	r3, #1
 800636c:	d101      	bne.n	8006372 <LIS2MDL_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e03b      	b.n	80063ea <LIS2MDL_Get_Axes+0x9e>
  }

  /* Get LIS2MDL actual sensitivity. */
  if ( LIS2MDL_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 8006372:	f107 030c 	add.w	r3, r7, #12
 8006376:	4619      	mov	r1, r3
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 f85b 	bl	8006434 <LIS2MDL_Get_Sensitivity>
 800637e:	4603      	mov	r3, r0
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <LIS2MDL_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e030      	b.n	80063ea <LIS2MDL_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  magnetic_field->AXIS_X = ( int32_t )( pDataRaw[0] * sensitivity );
 8006388:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800638c:	ee07 3a90 	vmov	s15, r3
 8006390:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006394:	edd7 7a03 	vldr	s15, [r7, #12]
 8006398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800639c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80063a0:	ee17 2a90 	vmov	r2, s15
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	601a      	str	r2, [r3, #0]
  magnetic_field->AXIS_Y = ( int32_t )( pDataRaw[1] * sensitivity );
 80063a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80063ac:	ee07 3a90 	vmov	s15, r3
 80063b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80063b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80063c0:	ee17 2a90 	vmov	r2, s15
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	605a      	str	r2, [r3, #4]
  magnetic_field->AXIS_Z = ( int32_t )( pDataRaw[2] * sensitivity );
 80063c8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80063cc:	ee07 3a90 	vmov	s15, r3
 80063d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80063d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80063e0:	ee17 2a90 	vmov	r2, s15
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3718      	adds	r7, #24
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}

080063f2 <LIS2MDL_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 80063f2:	b580      	push	{r7, lr}
 80063f4:	b084      	sub	sp, #16
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
 80063fa:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 80063fc:	f107 0308 	add.w	r3, r7, #8
 8006400:	4619      	mov	r1, r3
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 f976 	bl	80066f4 <LIS2MDL_Get_Axes_Raw>
 8006408:	4603      	mov	r3, r0
 800640a:	2b01      	cmp	r3, #1
 800640c:	d101      	bne.n	8006412 <LIS2MDL_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e00c      	b.n	800642c <LIS2MDL_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = pDataRaw[0];
 8006412:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = pDataRaw[1];
 800641a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = pDataRaw[2];
 8006422:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 800642a:	2300      	movs	r3, #0
}
 800642c:	4618      	mov	r0, r3
 800642e:	3710      	adds	r7, #16
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <LIS2MDL_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written [LSB/gauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  *sensitivity = 1.5f;
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8006444:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 8006446:	2300      	movs	r3, #0
}
 8006448:	4618      	mov	r0, r3
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <LIS2MDL_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
  LIS2MDL_MAG_ODR_t odr_low_level;

  if ( LIS2MDL_MAG_R_DataRate( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800645e:	f107 030f 	add.w	r3, r7, #15
 8006462:	4619      	mov	r1, r3
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f7ff fdec 	bl	8006042 <LIS2MDL_MAG_R_DataRate>
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <LIS2MDL_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e035      	b.n	80064e0 <LIS2MDL_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8006474:	7bfb      	ldrb	r3, [r7, #15]
 8006476:	2b0c      	cmp	r3, #12
 8006478:	d82c      	bhi.n	80064d4 <LIS2MDL_Get_ODR+0x80>
 800647a:	a201      	add	r2, pc, #4	; (adr r2, 8006480 <LIS2MDL_Get_ODR+0x2c>)
 800647c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006480:	080064b5 	.word	0x080064b5
 8006484:	080064d5 	.word	0x080064d5
 8006488:	080064d5 	.word	0x080064d5
 800648c:	080064d5 	.word	0x080064d5
 8006490:	080064bd 	.word	0x080064bd
 8006494:	080064d5 	.word	0x080064d5
 8006498:	080064d5 	.word	0x080064d5
 800649c:	080064d5 	.word	0x080064d5
 80064a0:	080064c5 	.word	0x080064c5
 80064a4:	080064d5 	.word	0x080064d5
 80064a8:	080064d5 	.word	0x080064d5
 80064ac:	080064d5 	.word	0x080064d5
 80064b0:	080064cd 	.word	0x080064cd
  {
    case LIS2MDL_MAG_ODR_10_Hz:
      *odr = 10.000f;
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	4a0c      	ldr	r2, [pc, #48]	; (80064e8 <LIS2MDL_Get_ODR+0x94>)
 80064b8:	601a      	str	r2, [r3, #0]
      break;
 80064ba:	e010      	b.n	80064de <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_20_Hz:
      *odr = 20.000f;
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	4a0b      	ldr	r2, [pc, #44]	; (80064ec <LIS2MDL_Get_ODR+0x98>)
 80064c0:	601a      	str	r2, [r3, #0]
      break;
 80064c2:	e00c      	b.n	80064de <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_50_Hz:
      *odr = 50.000f;
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	4a0a      	ldr	r2, [pc, #40]	; (80064f0 <LIS2MDL_Get_ODR+0x9c>)
 80064c8:	601a      	str	r2, [r3, #0]
      break;
 80064ca:	e008      	b.n	80064de <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_100_Hz:
      *odr = 100.000f;
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	4a09      	ldr	r2, [pc, #36]	; (80064f4 <LIS2MDL_Get_ODR+0xa0>)
 80064d0:	601a      	str	r2, [r3, #0]
      break;
 80064d2:	e004      	b.n	80064de <LIS2MDL_Get_ODR+0x8a>
    default:
      *odr = -1.000f;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	4a08      	ldr	r2, [pc, #32]	; (80064f8 <LIS2MDL_Get_ODR+0xa4>)
 80064d8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e000      	b.n	80064e0 <LIS2MDL_Get_ODR+0x8c>
  }
  return COMPONENT_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	41200000 	.word	0x41200000
 80064ec:	41a00000 	.word	0x41a00000
 80064f0:	42480000 	.word	0x42480000
 80064f4:	42c80000 	.word	0x42c80000
 80064f8:	bf800000 	.word	0xbf800000

080064fc <LIS2MDL_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	460b      	mov	r3, r1
 8006506:	70fb      	strb	r3, [r7, #3]
  LIS2MDL_MAG_ODR_t new_odr;

  switch( odr )
 8006508:	78fb      	ldrb	r3, [r7, #3]
 800650a:	2b04      	cmp	r3, #4
 800650c:	d81b      	bhi.n	8006546 <LIS2MDL_Set_ODR+0x4a>
 800650e:	a201      	add	r2, pc, #4	; (adr r2, 8006514 <LIS2MDL_Set_ODR+0x18>)
 8006510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006514:	08006529 	.word	0x08006529
 8006518:	0800652f 	.word	0x0800652f
 800651c:	08006535 	.word	0x08006535
 8006520:	0800653b 	.word	0x0800653b
 8006524:	08006541 	.word	0x08006541
  {
    case ODR_LOW:
      new_odr = LIS2MDL_MAG_ODR_10_Hz;
 8006528:	2300      	movs	r3, #0
 800652a:	73fb      	strb	r3, [r7, #15]
      break;
 800652c:	e00d      	b.n	800654a <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_LOW:
      new_odr = LIS2MDL_MAG_ODR_20_Hz;
 800652e:	2304      	movs	r3, #4
 8006530:	73fb      	strb	r3, [r7, #15]
      break;
 8006532:	e00a      	b.n	800654a <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID:
      new_odr = LIS2MDL_MAG_ODR_50_Hz;
 8006534:	2308      	movs	r3, #8
 8006536:	73fb      	strb	r3, [r7, #15]
      break;
 8006538:	e007      	b.n	800654a <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 800653a:	230c      	movs	r3, #12
 800653c:	73fb      	strb	r3, [r7, #15]
      break;
 800653e:	e004      	b.n	800654a <LIS2MDL_Set_ODR+0x4e>
    case ODR_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 8006540:	230c      	movs	r3, #12
 8006542:	73fb      	strb	r3, [r7, #15]
      break;
 8006544:	e001      	b.n	800654a <LIS2MDL_Set_ODR+0x4e>
    default:
      return COMPONENT_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e00a      	b.n	8006560 <LIS2MDL_Set_ODR+0x64>
  }

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 800654a:	7bfb      	ldrb	r3, [r7, #15]
 800654c:	4619      	mov	r1, r3
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f7ff fd4a 	bl	8005fe8 <LIS2MDL_MAG_W_DataRate>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d101      	bne.n	800655e <LIS2MDL_Set_ODR+0x62>
  {
    return COMPONENT_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e000      	b.n	8006560 <LIS2MDL_Set_ODR+0x64>
  }

  return COMPONENT_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <LIS2MDL_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	ed87 0a00 	vstr	s0, [r7]
  LIS2MDL_MAG_ODR_t new_odr;

  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
            : ( odr <= 20.000f ) ? LIS2MDL_MAG_ODR_20_Hz
 8006574:	edd7 7a00 	vldr	s15, [r7]
 8006578:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800657c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006584:	d801      	bhi.n	800658a <LIS2MDL_Set_ODR_Value+0x22>
 8006586:	2300      	movs	r3, #0
 8006588:	e016      	b.n	80065b8 <LIS2MDL_Set_ODR_Value+0x50>
 800658a:	edd7 7a00 	vldr	s15, [r7]
 800658e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006592:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800659a:	d801      	bhi.n	80065a0 <LIS2MDL_Set_ODR_Value+0x38>
 800659c:	2304      	movs	r3, #4
 800659e:	e00b      	b.n	80065b8 <LIS2MDL_Set_ODR_Value+0x50>
 80065a0:	edd7 7a00 	vldr	s15, [r7]
 80065a4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80065d8 <LIS2MDL_Set_ODR_Value+0x70>
 80065a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065b0:	d801      	bhi.n	80065b6 <LIS2MDL_Set_ODR_Value+0x4e>
 80065b2:	2308      	movs	r3, #8
 80065b4:	e000      	b.n	80065b8 <LIS2MDL_Set_ODR_Value+0x50>
 80065b6:	230c      	movs	r3, #12
  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
 80065b8:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 50.000f ) ? LIS2MDL_MAG_ODR_50_Hz
            :                      LIS2MDL_MAG_ODR_100_Hz );

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 80065ba:	7bfb      	ldrb	r3, [r7, #15]
 80065bc:	4619      	mov	r1, r3
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f7ff fd12 	bl	8005fe8 <LIS2MDL_MAG_W_DataRate>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d101      	bne.n	80065ce <LIS2MDL_Set_ODR_Value+0x66>
  {
    return COMPONENT_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e000      	b.n	80065d0 <LIS2MDL_Set_ODR_Value+0x68>
  }

  return COMPONENT_OK;
 80065ce:	2300      	movs	r3, #0
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3710      	adds	r7, #16
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	42480000 	.word	0x42480000

080065dc <LIS2MDL_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  *fullScale = 50.0f;
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	4a04      	ldr	r2, [pc, #16]	; (80065fc <LIS2MDL_Get_FS+0x20>)
 80065ea:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
 80065fa:	bf00      	nop
 80065fc:	42480000 	.word	0x42480000

08006600 <LIS2MDL_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	460b      	mov	r3, r1
 800660a:	70fb      	strb	r3, [r7, #3]
  return COMPONENT_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr

0800661a <LIS2MDL_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800661a:	b480      	push	{r7}
 800661c:	b083      	sub	sp, #12
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
 8006622:	ed87 0a00 	vstr	s0, [r7]
  return COMPONENT_OK;
 8006626:	2300      	movs	r3, #0
}
 8006628:	4618      	mov	r0, r3
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <LIS2MDL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	460b      	mov	r3, r1
 800663e:	607a      	str	r2, [r7, #4]
 8006640:	72fb      	strb	r3, [r7, #11]

  if ( LIS2MDL_MAG_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 8006642:	7af9      	ldrb	r1, [r7, #11]
 8006644:	2301      	movs	r3, #1
 8006646:	687a      	ldr	r2, [r7, #4]
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f7ff fc69 	bl	8005f20 <LIS2MDL_MAG_ReadReg>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d101      	bne.n	8006658 <LIS2MDL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e000      	b.n	800665a <LIS2MDL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}

08006662 <LIS2MDL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b082      	sub	sp, #8
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
 800666a:	460b      	mov	r3, r1
 800666c:	70fb      	strb	r3, [r7, #3]
 800666e:	4613      	mov	r3, r2
 8006670:	70bb      	strb	r3, [r7, #2]

  if ( LIS2MDL_MAG_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8006672:	1cba      	adds	r2, r7, #2
 8006674:	78f9      	ldrb	r1, [r7, #3]
 8006676:	2301      	movs	r3, #1
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f7ff fc37 	bl	8005eec <LIS2MDL_MAG_WriteReg>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d101      	bne.n	8006688 <LIS2MDL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e000      	b.n	800668a <LIS2MDL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3708      	adds	r7, #8
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <LIS2MDL_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
 800669a:	6039      	str	r1, [r7, #0]

  LIS2MDL_MAG_STATUS_t status_raw;

  if ( LIS2MDL_MAG_R_STATUS_bits( (void *)handle, &status_raw ) == MEMS_ERROR )
 800669c:	f107 030f 	add.w	r3, r7, #15
 80066a0:	4619      	mov	r1, r3
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f7ff fd43 	bl	800612e <LIS2MDL_MAG_R_STATUS_bits>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d101      	bne.n	80066b2 <LIS2MDL_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e01b      	b.n	80066ea <LIS2MDL_Get_DRDY_Status+0x58>
  }

  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 80066b2:	7bfb      	ldrb	r3, [r7, #15]
 80066b4:	f003 0301 	and.w	r3, r3, #1
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d10e      	bne.n	80066da <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
 80066be:	f003 0302 	and.w	r3, r3, #2
  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d109      	bne.n	80066da <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 80066c6:	7bfb      	ldrb	r3, [r7, #15]
 80066c8:	f003 0304 	and.w	r3, r3, #4
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d104      	bne.n	80066da <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE))
 80066d0:	7bfb      	ldrb	r3, [r7, #15]
 80066d2:	f003 0308 	and.w	r3, r3, #8
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d003      	beq.n	80066e2 <LIS2MDL_Get_DRDY_Status+0x50>
  {
    *status = 1;
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	2201      	movs	r2, #1
 80066de:	701a      	strb	r2, [r3, #0]
 80066e0:	e002      	b.n	80066e8 <LIS2MDL_Get_DRDY_Status+0x56>
  }
  else
  {
    *status = 0;
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2200      	movs	r2, #0
 80066e6:	701a      	strb	r2, [r3, #0]
  }

  return COMPONENT_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3710      	adds	r7, #16
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
	...

080066f4 <LIS2MDL_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes_Raw( DrvContextTypeDef *handle, int16_t* pData )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b086      	sub	sp, #24
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 80066fe:	4a16      	ldr	r2, [pc, #88]	; (8006758 <LIS2MDL_Get_Axes_Raw+0x64>)
 8006700:	f107 030c 	add.w	r3, r7, #12
 8006704:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006708:	6018      	str	r0, [r3, #0]
 800670a:	3304      	adds	r3, #4
 800670c:	8019      	strh	r1, [r3, #0]
  int16_t *regValueInt16;

  /* Read output registers from LIS2MDL_MAG_OUTX_L to LIS2MDL_MAG_OUTZ_H. */
  if ( LIS2MDL_MAG_Get_MagneticOutputs( (void *)handle, regValue ) == MEMS_ERROR )
 800670e:	f107 030c 	add.w	r3, r7, #12
 8006712:	4619      	mov	r1, r3
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f7ff fd23 	bl	8006160 <LIS2MDL_MAG_Get_MagneticOutputs>
 800671a:	4603      	mov	r3, r0
 800671c:	2b00      	cmp	r3, #0
 800671e:	d101      	bne.n	8006724 <LIS2MDL_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e014      	b.n	800674e <LIS2MDL_Get_Axes_Raw+0x5a>
  }

  regValueInt16 = (int16_t *)regValue;
 8006724:	f107 030c 	add.w	r3, r7, #12
 8006728:	617b      	str	r3, [r7, #20]

  /* Format the data. */
  pData[0] = regValueInt16[0];
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	801a      	strh	r2, [r3, #0]
  pData[1] = regValueInt16[1];
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	3302      	adds	r3, #2
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 800673e:	801a      	strh	r2, [r3, #0]
  pData[2] = regValueInt16[2];
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	3304      	adds	r3, #4
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800674a:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3718      	adds	r7, #24
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	08018078 	.word	0x08018078

0800675c <LPS22HB_ReadReg>:
* Input       : Register Address
* Output      : Data Read
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_ReadReg( void *handle, uint8_t RegAddr, uint16_t NumByteToRead, uint8_t *Data )
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b086      	sub	sp, #24
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	607b      	str	r3, [r7, #4]
 8006766:	460b      	mov	r3, r1
 8006768:	72fb      	strb	r3, [r7, #11]
 800676a:	4613      	mov	r3, r2
 800676c:	813b      	strh	r3, [r7, #8]
  int i = 0;
 800676e:	2300      	movs	r3, #0
 8006770:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToRead; i++ )
 8006772:	2300      	movs	r3, #0
 8006774:	617b      	str	r3, [r7, #20]
 8006776:	e013      	b.n	80067a0 <LPS22HB_ReadReg+0x44>
  {
    if( Sensor_IO_Read(handle, RegAddr + i, &Data[i], 1 ))
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	b2da      	uxtb	r2, r3
 800677c:	7afb      	ldrb	r3, [r7, #11]
 800677e:	4413      	add	r3, r2
 8006780:	b2d9      	uxtb	r1, r3
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	687a      	ldr	r2, [r7, #4]
 8006786:	441a      	add	r2, r3
 8006788:	2301      	movs	r3, #1
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	f7fe fa49 	bl	8004c22 <Sensor_IO_Read>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	d001      	beq.n	800679a <LPS22HB_ReadReg+0x3e>
      return LPS22HB_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e007      	b.n	80067aa <LPS22HB_ReadReg+0x4e>
  for (i = 0; i < NumByteToRead; i++ )
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	3301      	adds	r3, #1
 800679e:	617b      	str	r3, [r7, #20]
 80067a0:	893b      	ldrh	r3, [r7, #8]
 80067a2:	697a      	ldr	r2, [r7, #20]
 80067a4:	429a      	cmp	r2, r3
 80067a6:	dbe7      	blt.n	8006778 <LPS22HB_ReadReg+0x1c>
  }
  
  return LPS22HB_OK;
 80067a8:	2300      	movs	r3, #0
  /*if ( Sensor_IO_Read( handle, RegAddr, Data, NumByteToRead ) )
    return LPS22HB_ERROR;
  else
    return LPS22HB_OK;
  */
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3718      	adds	r7, #24
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}

080067b2 <LPS22HB_WriteReg>:
* Input       : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_WriteReg( void *handle, uint8_t RegAddr, uint16_t NumByteToWrite, uint8_t *Data )
{
 80067b2:	b580      	push	{r7, lr}
 80067b4:	b086      	sub	sp, #24
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	60f8      	str	r0, [r7, #12]
 80067ba:	607b      	str	r3, [r7, #4]
 80067bc:	460b      	mov	r3, r1
 80067be:	72fb      	strb	r3, [r7, #11]
 80067c0:	4613      	mov	r3, r2
 80067c2:	813b      	strh	r3, [r7, #8]
  int i = 0;
 80067c4:	2300      	movs	r3, #0
 80067c6:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToWrite; i++ )
 80067c8:	2300      	movs	r3, #0
 80067ca:	617b      	str	r3, [r7, #20]
 80067cc:	e013      	b.n	80067f6 <LPS22HB_WriteReg+0x44>
  {
    if( Sensor_IO_Write(handle, RegAddr + i, &Data[i], 1 ))
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	b2da      	uxtb	r2, r3
 80067d2:	7afb      	ldrb	r3, [r7, #11]
 80067d4:	4413      	add	r3, r2
 80067d6:	b2d9      	uxtb	r1, r3
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	441a      	add	r2, r3
 80067de:	2301      	movs	r3, #1
 80067e0:	68f8      	ldr	r0, [r7, #12]
 80067e2:	f7fe fa09 	bl	8004bf8 <Sensor_IO_Write>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d001      	beq.n	80067f0 <LPS22HB_WriteReg+0x3e>
      return LPS22HB_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e007      	b.n	8006800 <LPS22HB_WriteReg+0x4e>
  for (i = 0; i < NumByteToWrite; i++ )
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	3301      	adds	r3, #1
 80067f4:	617b      	str	r3, [r7, #20]
 80067f6:	893b      	ldrh	r3, [r7, #8]
 80067f8:	697a      	ldr	r2, [r7, #20]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	dbe7      	blt.n	80067ce <LPS22HB_WriteReg+0x1c>
  }
  
  return LPS22HB_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	3718      	adds	r7, #24
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <LPS22HB_Get_DeviceID>:
* @param  *handle Device handle.
* @param  Buffer to empty by Device identification Value.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DeviceID(void *handle, uint8_t* deviceid)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_WHO_AM_I_REG, 1, deviceid))
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	2201      	movs	r2, #1
 8006816:	210f      	movs	r1, #15
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f7ff ff9f 	bl	800675c <LPS22HB_ReadReg>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <LPS22HB_Get_DeviceID+0x20>
    return LPS22HB_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	e000      	b.n	800682a <LPS22HB_Get_DeviceID+0x22>

  return LPS22HB_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	3708      	adds	r7, #8
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <LPS22HB_Set_PowerMode>:
* @param  *handle Device handle.
* @param  LPS22HB_LowNoise or LPS22HB_LowPower mode
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_PowerMode(void *handle, LPS22HB_PowerMode_et mode)
{
 8006832:	b580      	push	{r7, lr}
 8006834:	b084      	sub	sp, #16
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
 800683a:	460b      	mov	r3, r1
 800683c:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_PowerMode(mode));

  if(LPS22HB_ReadReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 800683e:	f107 030f 	add.w	r3, r7, #15
 8006842:	2201      	movs	r2, #1
 8006844:	211a      	movs	r1, #26
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f7ff ff88 	bl	800675c <LPS22HB_ReadReg>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d001      	beq.n	8006856 <LPS22HB_Set_PowerMode+0x24>
    return LPS22HB_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e016      	b.n	8006884 <LPS22HB_Set_PowerMode+0x52>

  tmp &= ~LPS22HB_LCEN_MASK;
 8006856:	7bfb      	ldrb	r3, [r7, #15]
 8006858:	f023 0301 	bic.w	r3, r3, #1
 800685c:	b2db      	uxtb	r3, r3
 800685e:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)mode;
 8006860:	7bfa      	ldrb	r2, [r7, #15]
 8006862:	78fb      	ldrb	r3, [r7, #3]
 8006864:	4313      	orrs	r3, r2
 8006866:	b2db      	uxtb	r3, r3
 8006868:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 800686a:	f107 030f 	add.w	r3, r7, #15
 800686e:	2201      	movs	r2, #1
 8006870:	211a      	movs	r1, #26
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f7ff ff9d 	bl	80067b2 <LPS22HB_WriteReg>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d001      	beq.n	8006882 <LPS22HB_Set_PowerMode+0x50>
    return LPS22HB_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e000      	b.n	8006884 <LPS22HB_Set_PowerMode+0x52>

  return LPS22HB_OK;
 8006882:	2300      	movs	r3, #0
}
 8006884:	4618      	mov	r0, r3
 8006886:	3710      	adds	r7, #16
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}

0800688c <LPS22HB_Set_Odr>:
* @param  *handle Device handle.
* @param  Output Data Rate
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_Odr(void *handle, LPS22HB_Odr_et odr)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	460b      	mov	r3, r1
 8006896:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_ODR(odr));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8006898:	f107 030f 	add.w	r3, r7, #15
 800689c:	2201      	movs	r2, #1
 800689e:	2110      	movs	r1, #16
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f7ff ff5b 	bl	800675c <LPS22HB_ReadReg>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d001      	beq.n	80068b0 <LPS22HB_Set_Odr+0x24>
    return LPS22HB_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e016      	b.n	80068de <LPS22HB_Set_Odr+0x52>

  tmp &= ~LPS22HB_ODR_MASK;
 80068b0:	7bfb      	ldrb	r3, [r7, #15]
 80068b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)odr;
 80068ba:	7bfa      	ldrb	r2, [r7, #15]
 80068bc:	78fb      	ldrb	r3, [r7, #3]
 80068be:	4313      	orrs	r3, r2
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80068c4:	f107 030f 	add.w	r3, r7, #15
 80068c8:	2201      	movs	r2, #1
 80068ca:	2110      	movs	r1, #16
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f7ff ff70 	bl	80067b2 <LPS22HB_WriteReg>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d001      	beq.n	80068dc <LPS22HB_Set_Odr+0x50>
    return LPS22HB_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e000      	b.n	80068de <LPS22HB_Set_Odr+0x52>

  return LPS22HB_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}

080068e6 <LPS22HB_Get_Odr>:
* @param  *handle Device handle.
* @param  Buffer to empty with Output Data Rate
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Odr(void *handle, LPS22HB_Odr_et* odr)
{
 80068e6:	b580      	push	{r7, lr}
 80068e8:	b084      	sub	sp, #16
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
 80068ee:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80068f0:	f107 030f 	add.w	r3, r7, #15
 80068f4:	2201      	movs	r2, #1
 80068f6:	2110      	movs	r1, #16
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f7ff ff2f 	bl	800675c <LPS22HB_ReadReg>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d001      	beq.n	8006908 <LPS22HB_Get_Odr+0x22>
    return LPS22HB_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e006      	b.n	8006916 <LPS22HB_Get_Odr+0x30>

  *odr = (LPS22HB_Odr_et)(tmp & LPS22HB_ODR_MASK);
 8006908:	7bfb      	ldrb	r3, [r7, #15]
 800690a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800690e:	b2da      	uxtb	r2, r3
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 8006914:	2300      	movs	r3, #0
}
 8006916:	4618      	mov	r0, r3
 8006918:	3710      	adds	r7, #16
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <LPS22HB_Set_LowPassFilter>:
* @param  *handle Device handle.
* @param  state: enable or disable
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilter(void *handle, LPS22HB_State_et state)
{
 800691e:	b580      	push	{r7, lr}
 8006920:	b084      	sub	sp, #16
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
 8006926:	460b      	mov	r3, r1
 8006928:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(state));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800692a:	f107 030f 	add.w	r3, r7, #15
 800692e:	2201      	movs	r2, #1
 8006930:	2110      	movs	r1, #16
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f7ff ff12 	bl	800675c <LPS22HB_ReadReg>
 8006938:	4603      	mov	r3, r0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d001      	beq.n	8006942 <LPS22HB_Set_LowPassFilter+0x24>
    return LPS22HB_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	e01a      	b.n	8006978 <LPS22HB_Set_LowPassFilter+0x5a>

  tmp &= ~LPS22HB_LPFP_MASK;
 8006942:	7bfb      	ldrb	r3, [r7, #15]
 8006944:	f023 0308 	bic.w	r3, r3, #8
 8006948:	b2db      	uxtb	r3, r3
 800694a:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)state) << LPS22HB_LPFP_BIT;
 800694c:	78fb      	ldrb	r3, [r7, #3]
 800694e:	00db      	lsls	r3, r3, #3
 8006950:	b25a      	sxtb	r2, r3
 8006952:	7bfb      	ldrb	r3, [r7, #15]
 8006954:	b25b      	sxtb	r3, r3
 8006956:	4313      	orrs	r3, r2
 8006958:	b25b      	sxtb	r3, r3
 800695a:	b2db      	uxtb	r3, r3
 800695c:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800695e:	f107 030f 	add.w	r3, r7, #15
 8006962:	2201      	movs	r2, #1
 8006964:	2110      	movs	r1, #16
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f7ff ff23 	bl	80067b2 <LPS22HB_WriteReg>
 800696c:	4603      	mov	r3, r0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d001      	beq.n	8006976 <LPS22HB_Set_LowPassFilter+0x58>
    return LPS22HB_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e000      	b.n	8006978 <LPS22HB_Set_LowPassFilter+0x5a>


  return LPS22HB_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3710      	adds	r7, #16
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <LPS22HB_Set_LowPassFilterCutoff>:
* @param  *handle Device handle.
* @param  Filter Cutoff ODR/9 or ODR/20
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilterCutoff(void *handle, LPS22HB_LPF_Cutoff_et cutoff)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	460b      	mov	r3, r1
 800698a:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_LPF_Cutoff(cutoff));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800698c:	f107 030f 	add.w	r3, r7, #15
 8006990:	2201      	movs	r2, #1
 8006992:	2110      	movs	r1, #16
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f7ff fee1 	bl	800675c <LPS22HB_ReadReg>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	d001      	beq.n	80069a4 <LPS22HB_Set_LowPassFilterCutoff+0x24>
    return LPS22HB_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	e016      	b.n	80069d2 <LPS22HB_Set_LowPassFilterCutoff+0x52>

  tmp &= ~LPS22HB_LPFP_CUTOFF_MASK;
 80069a4:	7bfb      	ldrb	r3, [r7, #15]
 80069a6:	f023 0304 	bic.w	r3, r3, #4
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)cutoff;
 80069ae:	7bfa      	ldrb	r2, [r7, #15]
 80069b0:	78fb      	ldrb	r3, [r7, #3]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	73fb      	strb	r3, [r7, #15]



  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80069b8:	f107 030f 	add.w	r3, r7, #15
 80069bc:	2201      	movs	r2, #1
 80069be:	2110      	movs	r1, #16
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f7ff fef6 	bl	80067b2 <LPS22HB_WriteReg>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d001      	beq.n	80069d0 <LPS22HB_Set_LowPassFilterCutoff+0x50>
    return LPS22HB_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e000      	b.n	80069d2 <LPS22HB_Set_LowPassFilterCutoff+0x52>


  return LPS22HB_OK;
 80069d0:	2300      	movs	r3, #0

}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3710      	adds	r7, #16
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}

080069da <LPS22HB_Set_Bdu>:
* @param  LPS22HB_BDU_CONTINUOUS_UPDATE, LPS22HB_BDU_NO_UPDATE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/

LPS22HB_Error_et LPS22HB_Set_Bdu(void *handle, LPS22HB_Bdu_et bdu)
{
 80069da:	b580      	push	{r7, lr}
 80069dc:	b084      	sub	sp, #16
 80069de:	af00      	add	r7, sp, #0
 80069e0:	6078      	str	r0, [r7, #4]
 80069e2:	460b      	mov	r3, r1
 80069e4:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_BDUMode(bdu));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80069e6:	f107 030f 	add.w	r3, r7, #15
 80069ea:	2201      	movs	r2, #1
 80069ec:	2110      	movs	r1, #16
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f7ff feb4 	bl	800675c <LPS22HB_ReadReg>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <LPS22HB_Set_Bdu+0x24>
    return LPS22HB_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e016      	b.n	8006a2c <LPS22HB_Set_Bdu+0x52>

  tmp &= ~LPS22HB_BDU_MASK;
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
 8006a00:	f023 0302 	bic.w	r3, r3, #2
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)bdu);
 8006a08:	7bfa      	ldrb	r2, [r7, #15]
 8006a0a:	78fb      	ldrb	r3, [r7, #3]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8006a12:	f107 030f 	add.w	r3, r7, #15
 8006a16:	2201      	movs	r2, #1
 8006a18:	2110      	movs	r1, #16
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f7ff fec9 	bl	80067b2 <LPS22HB_WriteReg>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d001      	beq.n	8006a2a <LPS22HB_Set_Bdu+0x50>
    return LPS22HB_OK;
 8006a26:	2300      	movs	r3, #0
 8006a28:	e000      	b.n	8006a2c <LPS22HB_Set_Bdu+0x52>

  return LPS22HB_OK;
 8006a2a:	2300      	movs	r3, #0
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3710      	adds	r7, #16
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <LPS22HB_Set_SpiInterface>:
* @param  *handle Device handle.
* @param LPS22HB_SPI_3_WIRE, LPS22HB_SPI_4_WIRE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_SpiInterface(void *handle, LPS22HB_SPIMode_et spimode)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_SPIMode(spimode));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8006a40:	f107 030f 	add.w	r3, r7, #15
 8006a44:	2201      	movs	r2, #1
 8006a46:	2110      	movs	r1, #16
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f7ff fe87 	bl	800675c <LPS22HB_ReadReg>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d001      	beq.n	8006a58 <LPS22HB_Set_SpiInterface+0x24>
    return LPS22HB_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e016      	b.n	8006a86 <LPS22HB_Set_SpiInterface+0x52>

  tmp &= ~LPS22HB_SIM_MASK;
 8006a58:	7bfb      	ldrb	r3, [r7, #15]
 8006a5a:	f023 0301 	bic.w	r3, r3, #1
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)spimode;
 8006a62:	7bfa      	ldrb	r2, [r7, #15]
 8006a64:	78fb      	ldrb	r3, [r7, #3]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8006a6c:	f107 030f 	add.w	r3, r7, #15
 8006a70:	2201      	movs	r2, #1
 8006a72:	2110      	movs	r1, #16
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f7ff fe9c 	bl	80067b2 <LPS22HB_WriteReg>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d001      	beq.n	8006a84 <LPS22HB_Set_SpiInterface+0x50>
    return LPS22HB_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e000      	b.n	8006a86 <LPS22HB_Set_SpiInterface+0x52>

  return LPS22HB_OK;
 8006a84:	2300      	movs	r3, #0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3710      	adds	r7, #16
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <LPS22HB_SwResetAndMemoryBoot>:
 + and BOOT is set to 1; Self-clearing upon completion.
* @param  *handle Device handle.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_SwResetAndMemoryBoot(void *handle)
{
 8006a8e:	b580      	push	{r7, lr}
 8006a90:	b084      	sub	sp, #16
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006a96:	f107 030f 	add.w	r3, r7, #15
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	2111      	movs	r1, #17
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f7ff fe5c 	bl	800675c <LPS22HB_ReadReg>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d001      	beq.n	8006aae <LPS22HB_SwResetAndMemoryBoot+0x20>
    return LPS22HB_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e011      	b.n	8006ad2 <LPS22HB_SwResetAndMemoryBoot+0x44>

  tmp |= ((0x01 << LPS22HB_SW_RESET_BIT) | (0x01 << LPS22HB_BOOT_BIT));
 8006aae:	7bfb      	ldrb	r3, [r7, #15]
 8006ab0:	f063 037b 	orn	r3, r3, #123	; 0x7b
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006ab8:	f107 030f 	add.w	r3, r7, #15
 8006abc:	2201      	movs	r2, #1
 8006abe:	2111      	movs	r1, #17
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f7ff fe76 	bl	80067b2 <LPS22HB_WriteReg>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d001      	beq.n	8006ad0 <LPS22HB_SwResetAndMemoryBoot+0x42>
    return LPS22HB_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e000      	b.n	8006ad2 <LPS22HB_SwResetAndMemoryBoot+0x44>

  return LPS22HB_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <LPS22HB_Set_AutomaticIncrementRegAddress>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE. Default is LPS22HB_ENABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_AutomaticIncrementRegAddress(void *handle, LPS22HB_State_et status)
{
 8006ada:	b580      	push	{r7, lr}
 8006adc:	b084      	sub	sp, #16
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
 8006ae2:	460b      	mov	r3, r1
 8006ae4:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006ae6:	f107 030f 	add.w	r3, r7, #15
 8006aea:	2201      	movs	r2, #1
 8006aec:	2111      	movs	r1, #17
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f7ff fe34 	bl	800675c <LPS22HB_ReadReg>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <LPS22HB_Set_AutomaticIncrementRegAddress+0x24>
    return LPS22HB_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e01a      	b.n	8006b34 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  tmp &= ~LPS22HB_ADD_INC_MASK;
 8006afe:	7bfb      	ldrb	r3, [r7, #15]
 8006b00:	f023 0310 	bic.w	r3, r3, #16
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)status) << LPS22HB_ADD_INC_BIT);
 8006b08:	78fb      	ldrb	r3, [r7, #3]
 8006b0a:	011b      	lsls	r3, r3, #4
 8006b0c:	b25a      	sxtb	r2, r3
 8006b0e:	7bfb      	ldrb	r3, [r7, #15]
 8006b10:	b25b      	sxtb	r3, r3
 8006b12:	4313      	orrs	r3, r2
 8006b14:	b25b      	sxtb	r3, r3
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006b1a:	f107 030f 	add.w	r3, r7, #15
 8006b1e:	2201      	movs	r2, #1
 8006b20:	2111      	movs	r1, #17
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f7ff fe45 	bl	80067b2 <LPS22HB_WriteReg>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d001      	beq.n	8006b32 <LPS22HB_Set_AutomaticIncrementRegAddress+0x58>
    return LPS22HB_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e000      	b.n	8006b34 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  return LPS22HB_OK;
 8006b32:	2300      	movs	r3, #0

}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3710      	adds	r7, #16
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <LPS22HB_Set_I2C>:
* @param  *handle Device handle.
* @param State: LPS22HB_ENABLE (reset bit)/ LPS22HB_DISABLE (set bit)
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_I2C(void *handle, LPS22HB_State_et statei2c)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	460b      	mov	r3, r1
 8006b46:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(statei2c));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006b48:	f107 030f 	add.w	r3, r7, #15
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	2111      	movs	r1, #17
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f7ff fe03 	bl	800675c <LPS22HB_ReadReg>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d001      	beq.n	8006b60 <LPS22HB_Set_I2C+0x24>
    return LPS22HB_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e01c      	b.n	8006b9a <LPS22HB_Set_I2C+0x5e>

  /*Reset Bit->I2C Enabled*/
  tmp &= ~LPS22HB_I2C_MASK;
 8006b60:	7bfb      	ldrb	r3, [r7, #15]
 8006b62:	f023 0308 	bic.w	r3, r3, #8
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)~statei2c) << LPS22HB_I2C_BIT;
 8006b6a:	78fb      	ldrb	r3, [r7, #3]
 8006b6c:	43db      	mvns	r3, r3
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	00db      	lsls	r3, r3, #3
 8006b72:	b25a      	sxtb	r2, r3
 8006b74:	7bfb      	ldrb	r3, [r7, #15]
 8006b76:	b25b      	sxtb	r3, r3
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	b25b      	sxtb	r3, r3
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006b80:	f107 030f 	add.w	r3, r7, #15
 8006b84:	2201      	movs	r2, #1
 8006b86:	2111      	movs	r1, #17
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f7ff fe12 	bl	80067b2 <LPS22HB_WriteReg>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d001      	beq.n	8006b98 <LPS22HB_Set_I2C+0x5c>
    return LPS22HB_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e000      	b.n	8006b9a <LPS22HB_Set_I2C+0x5e>

  return LPS22HB_OK;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}

08006ba2 <LPS22HB_Get_DataStatus>:
* @param  *handle Device handle.
* @param  Data Status Flag:  TempDataAvailable, TempDataOverrun, PressDataAvailable, PressDataOverrun
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DataStatus(void *handle, LPS22HB_DataStatus_st* datastatus)
{
 8006ba2:	b580      	push	{r7, lr}
 8006ba4:	b084      	sub	sp, #16
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
 8006baa:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_REG, 1, &tmp))
 8006bac:	f107 030f 	add.w	r3, r7, #15
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	2127      	movs	r1, #39	; 0x27
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f7ff fdd1 	bl	800675c <LPS22HB_ReadReg>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d001      	beq.n	8006bc4 <LPS22HB_Get_DataStatus+0x22>
    return LPS22HB_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e01c      	b.n	8006bfe <LPS22HB_Get_DataStatus+0x5c>

  datastatus->PressDataAvailable = (uint8_t)(tmp & LPS22HB_PDA_MASK);
 8006bc4:	7bfb      	ldrb	r3, [r7, #15]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	b2da      	uxtb	r2, r3
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	705a      	strb	r2, [r3, #1]
  datastatus->TempDataAvailable = (uint8_t)((tmp & LPS22HB_TDA_MASK) >> LPS22HB_PDA_BIT);
 8006bd0:	7bfb      	ldrb	r3, [r7, #15]
 8006bd2:	f003 0302 	and.w	r3, r3, #2
 8006bd6:	b2da      	uxtb	r2, r3
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	701a      	strb	r2, [r3, #0]
  datastatus->TempDataOverrun = (uint8_t)((tmp & LPS22HB_TOR_MASK) >> LPS22HB_TOR_BIT);
 8006bdc:	7bfb      	ldrb	r3, [r7, #15]
 8006bde:	115b      	asrs	r3, r3, #5
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	f003 0301 	and.w	r3, r3, #1
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	709a      	strb	r2, [r3, #2]
  datastatus->PressDataOverrun = (uint8_t)((tmp & LPS22HB_POR_MASK) >> LPS22HB_POR_BIT);
 8006bec:	7bfb      	ldrb	r3, [r7, #15]
 8006bee:	111b      	asrs	r3, r3, #4
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	b2da      	uxtb	r2, r3
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	70da      	strb	r2, [r3, #3]

  return LPS22HB_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <LPS22HB_Get_RawPressure>:
* @param  *handle Device handle.
* @param  The buffer to empty with the pressure raw value
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawPressure(void *handle, int32_t *raw_press)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b084      	sub	sp, #16
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
 8006c0e:	6039      	str	r1, [r7, #0]
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8006c10:	2300      	movs	r3, #0
 8006c12:	60fb      	str	r3, [r7, #12]
  uint8_t i;

  if(LPS22HB_ReadReg(handle, LPS22HB_PRESS_OUT_XL_REG, 3, buffer))
 8006c14:	f107 0308 	add.w	r3, r7, #8
 8006c18:	2203      	movs	r2, #3
 8006c1a:	2128      	movs	r1, #40	; 0x28
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f7ff fd9d 	bl	800675c <LPS22HB_ReadReg>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d001      	beq.n	8006c2c <LPS22HB_Get_RawPressure+0x26>
    return LPS22HB_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e023      	b.n	8006c74 <LPS22HB_Get_RawPressure+0x6e>

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	72fb      	strb	r3, [r7, #11]
 8006c30:	e010      	b.n	8006c54 <LPS22HB_Get_RawPressure+0x4e>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8006c32:	7afb      	ldrb	r3, [r7, #11]
 8006c34:	f107 0210 	add.w	r2, r7, #16
 8006c38:	4413      	add	r3, r2
 8006c3a:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8006c3e:	461a      	mov	r2, r3
 8006c40:	7afb      	ldrb	r3, [r7, #11]
 8006c42:	00db      	lsls	r3, r3, #3
 8006c44:	fa02 f303 	lsl.w	r3, r2, r3
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	60fb      	str	r3, [r7, #12]
  for(i = 0; i < 3; i++)
 8006c4e:	7afb      	ldrb	r3, [r7, #11]
 8006c50:	3301      	adds	r3, #1
 8006c52:	72fb      	strb	r3, [r7, #11]
 8006c54:	7afb      	ldrb	r3, [r7, #11]
 8006c56:	2b02      	cmp	r3, #2
 8006c58:	d9eb      	bls.n	8006c32 <LPS22HB_Get_RawPressure+0x2c>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d003      	beq.n	8006c6c <LPS22HB_Get_RawPressure+0x66>
    tmp |= 0xFF000000;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c6a:	60fb      	str	r3, [r7, #12]

  *raw_press = ((int32_t)tmp);
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <LPS22HB_Get_Pressure>:
* @param  *handle Device handle.
* @param      The buffer to empty with the pressure value that must be divided by 100 to get the value in hPA
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Pressure(void *handle, int32_t* Pout)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  int32_t raw_press;

  if(LPS22HB_Get_RawPressure(handle, &raw_press))
 8006c86:	f107 030c 	add.w	r3, r7, #12
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f7ff ffba 	bl	8006c06 <LPS22HB_Get_RawPressure>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d001      	beq.n	8006c9c <LPS22HB_Get_Pressure+0x20>
    return LPS22HB_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e00c      	b.n	8006cb6 <LPS22HB_Get_Pressure+0x3a>

  *Pout = (raw_press * 100) / 4096;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2264      	movs	r2, #100	; 0x64
 8006ca0:	fb02 f303 	mul.w	r3, r2, r3
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	da01      	bge.n	8006cac <LPS22HB_Get_Pressure+0x30>
 8006ca8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8006cac:	131b      	asrs	r3, r3, #12
 8006cae:	461a      	mov	r2, r3
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <LPS22HB_Get_RawTemperature>:
* @param  *handle Device handle.
* @param     Buffer to empty with the temperature raw tmp.
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawTemperature(void *handle, int16_t* raw_data)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b084      	sub	sp, #16
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
 8006cc6:	6039      	str	r1, [r7, #0]
  uint8_t buffer[2];
  uint16_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_TEMP_OUT_L_REG, 2, buffer))
 8006cc8:	f107 030c 	add.w	r3, r7, #12
 8006ccc:	2202      	movs	r2, #2
 8006cce:	212b      	movs	r1, #43	; 0x2b
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f7ff fd43 	bl	800675c <LPS22HB_ReadReg>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d001      	beq.n	8006ce0 <LPS22HB_Get_RawTemperature+0x22>
    return LPS22HB_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e00c      	b.n	8006cfa <LPS22HB_Get_RawTemperature+0x3c>

  /* Build the raw tmp */
  tmp = (((uint16_t)buffer[1]) << 8) + (uint16_t)buffer[0];
 8006ce0:	7b7b      	ldrb	r3, [r7, #13]
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	021b      	lsls	r3, r3, #8
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	7b3b      	ldrb	r3, [r7, #12]
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	4413      	add	r3, r2
 8006cee:	81fb      	strh	r3, [r7, #14]

  *raw_data = ((int16_t)tmp);
 8006cf0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 8006cf8:	2300      	movs	r3, #0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3710      	adds	r7, #16
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
	...

08006d04 <LPS22HB_Get_Temperature>:
* @param  *handle Device handle.
* @param Buffer to empty with the temperature value that must be divided by 10 to get the value in C
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Temperature(void *handle, int16_t* Tout)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
  int16_t raw_data;

  if(LPS22HB_Get_RawTemperature(handle, &raw_data))
 8006d0e:	f107 030e 	add.w	r3, r7, #14
 8006d12:	4619      	mov	r1, r3
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f7ff ffd2 	bl	8006cbe <LPS22HB_Get_RawTemperature>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d001      	beq.n	8006d24 <LPS22HB_Get_Temperature+0x20>
    return LPS22HB_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e00b      	b.n	8006d3c <LPS22HB_Get_Temperature+0x38>

  *Tout = (raw_data * 10) / 100;
 8006d24:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006d28:	4a06      	ldr	r2, [pc, #24]	; (8006d44 <LPS22HB_Get_Temperature+0x40>)
 8006d2a:	fb82 1203 	smull	r1, r2, r2, r3
 8006d2e:	1092      	asrs	r2, r2, #2
 8006d30:	17db      	asrs	r3, r3, #31
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	b21a      	sxth	r2, r3
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 8006d3a:	2300      	movs	r3, #0
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3710      	adds	r7, #16
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	66666667 	.word	0x66666667

08006d48 <LPS22HB_P_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Init( DrvContextTypeDef *handle )
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isTempInitialized == 0)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	785b      	ldrb	r3, [r3, #1]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d108      	bne.n	8006d74 <LPS22HB_P_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 8006d62:	68f9      	ldr	r1, [r7, #12]
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f000 fab1 	bl	80072cc <LPS22HB_Initialize>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	2b01      	cmp	r3, #1
 8006d6e:	d101      	bne.n	8006d74 <LPS22HB_P_Init+0x2c>
    {
      return COMPONENT_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	e006      	b.n	8006d82 <LPS22HB_P_Init+0x3a>
    }
  }

  comboData->isPressInitialized = 1;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2201      	movs	r2, #1
 8006d78:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006d80:	2300      	movs	r3, #0
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3710      	adds	r7, #16
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}

08006d8a <LPS22HB_P_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_DeInit( DrvContextTypeDef *handle )
{
 8006d8a:	b580      	push	{r7, lr}
 8006d8c:	b084      	sub	sp, #16
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isTempInitialized == 0)
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	785b      	ldrb	r3, [r3, #1]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d107      	bne.n	8006db4 <LPS22HB_P_DeInit+0x2a>
  {
    if(LPS22HB_P_Sensor_Disable(handle) == COMPONENT_ERROR)
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 f838 	bl	8006e1a <LPS22HB_P_Sensor_Disable>
 8006daa:	4603      	mov	r3, r0
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d101      	bne.n	8006db4 <LPS22HB_P_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	e006      	b.n	8006dc2 <LPS22HB_P_DeInit+0x38>
    }
  }

  comboData->isPressInitialized = 0;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3710      	adds	r7, #16
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <LPS22HB_P_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Enable( DrvContextTypeDef *handle )
{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b084      	sub	sp, #16
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	799b      	ldrb	r3, [r3, #6]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d101      	bne.n	8006de8 <LPS22HB_P_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 8006de4:	2300      	movs	r3, #0
 8006de6:	e014      	b.n	8006e12 <LPS22HB_P_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	edd3 7a01 	vldr	s15, [r3, #4]
 8006dee:	68f9      	ldr	r1, [r7, #12]
 8006df0:	eeb0 0a67 	vmov.f32	s0, s15
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 fc19 	bl	800762c <LPS22HB_Set_ODR_Value_When_Enabled>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d101      	bne.n	8006e04 <LPS22HB_P_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	e006      	b.n	8006e12 <LPS22HB_P_Sensor_Enable+0x48>
  }

  comboData->isPressEnabled = 1;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2201      	movs	r2, #1
 8006e08:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 1;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8006e10:	2300      	movs	r3, #0
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3710      	adds	r7, #16
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}

08006e1a <LPS22HB_P_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Disable( DrvContextTypeDef *handle )
{
 8006e1a:	b580      	push	{r7, lr}
 8006e1c:	b084      	sub	sp, #16
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	799b      	ldrb	r3, [r3, #6]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d101      	bne.n	8006e38 <LPS22HB_P_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 8006e34:	2300      	movs	r3, #0
 8006e36:	e013      	b.n	8006e60 <LPS22HB_P_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isTempEnabled == 0)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	78db      	ldrb	r3, [r3, #3]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d108      	bne.n	8006e52 <LPS22HB_P_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8006e40:	2100      	movs	r1, #0
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f7ff fd22 	bl	800688c <LPS22HB_Set_Odr>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d101      	bne.n	8006e52 <LPS22HB_P_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e006      	b.n	8006e60 <LPS22HB_P_Sensor_Disable+0x46>
    }
  }

  comboData->isPressEnabled = 0;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 0;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <LPS22HB_P_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 8006e72:	6839      	ldr	r1, [r7, #0]
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 fa89 	bl	800738c <LPS22HB_Get_WhoAmI>
 8006e7a:	4603      	mov	r3, r0
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3708      	adds	r7, #8
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <LPS22HB_P_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 fa90 	bl	80073b2 <LPS22HB_Check_WhoAmI>
 8006e92:	4603      	mov	r3, r0
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3708      	adds	r7, #8
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <LPS22HB_P_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Press( handle, pressure );
 8006ea6:	6839      	ldr	r1, [r7, #0]
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f000 fa9f 	bl	80073ec <LPS22HB_Get_Press>
 8006eae:	4603      	mov	r3, r0
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3708      	adds	r7, #8
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <LPS22HB_P_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8006ec2:	6839      	ldr	r1, [r7, #0]
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 fadb 	bl	8007480 <LPS22HB_Get_ODR>
 8006eca:	4603      	mov	r3, r0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3708      	adds	r7, #8
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <LPS22HB_P_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b084      	sub	sp, #16
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	460b      	mov	r3, r1
 8006ede:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	799b      	ldrb	r3, [r3, #6]
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d10a      	bne.n	8006f08 <LPS22HB_P_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8006ef2:	78fb      	ldrb	r3, [r7, #3]
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 fb15 	bl	8007528 <LPS22HB_Set_ODR_When_Enabled>
 8006efe:	4603      	mov	r3, r0
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d10c      	bne.n	8006f1e <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e00b      	b.n	8006f20 <LPS22HB_P_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8006f08:	78fb      	ldrb	r3, [r7, #3]
 8006f0a:	68fa      	ldr	r2, [r7, #12]
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 fb4e 	bl	80075b0 <LPS22HB_Set_ODR_When_Disabled>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d101      	bne.n	8006f1e <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e000      	b.n	8006f20 <LPS22HB_P_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 8006f1e:	2300      	movs	r3, #0
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	3710      	adds	r7, #16
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}

08006f28 <LPS22HB_P_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	799b      	ldrb	r3, [r3, #6]
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d10a      	bne.n	8006f5c <LPS22HB_P_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8006f46:	68f9      	ldr	r1, [r7, #12]
 8006f48:	ed97 0a00 	vldr	s0, [r7]
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 fb6d 	bl	800762c <LPS22HB_Set_ODR_Value_When_Enabled>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d10c      	bne.n	8006f72 <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e00b      	b.n	8006f74 <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8006f5c:	68f9      	ldr	r1, [r7, #12]
 8006f5e:	ed97 0a00 	vldr	s0, [r7]
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 fbb4 	bl	80076d0 <LPS22HB_Set_ODR_Value_When_Disabled>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d101      	bne.n	8006f72 <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e000      	b.n	8006f74 <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 8006f72:	2300      	movs	r3, #0
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3710      	adds	r7, #16
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <LPS22HB_P_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	460b      	mov	r3, r1
 8006f86:	607a      	str	r2, [r7, #4]
 8006f88:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8006f8a:	7afb      	ldrb	r3, [r7, #11]
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	4619      	mov	r1, r3
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	f000 fbe5 	bl	8007760 <LPS22HB_Read_Reg>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d101      	bne.n	8006fa0 <LPS22HB_P_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e000      	b.n	8006fa2 <LPS22HB_P_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3710      	adds	r7, #16
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}

08006faa <LPS22HB_P_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8006faa:	b580      	push	{r7, lr}
 8006fac:	b082      	sub	sp, #8
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	70fb      	strb	r3, [r7, #3]
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8006fba:	78ba      	ldrb	r2, [r7, #2]
 8006fbc:	78fb      	ldrb	r3, [r7, #3]
 8006fbe:	4619      	mov	r1, r3
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 fbe4 	bl	800778e <LPS22HB_Write_Reg>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d101      	bne.n	8006fd0 <LPS22HB_P_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	e000      	b.n	8006fd2 <LPS22HB_P_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8006fd0:	2300      	movs	r3, #0
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3708      	adds	r7, #8
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}

08006fda <LPS22HB_P_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b084      	sub	sp, #16
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
 8006fe2:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8006fe4:	f107 030c 	add.w	r3, r7, #12
 8006fe8:	4619      	mov	r1, r3
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7ff fdd9 	bl	8006ba2 <LPS22HB_Get_DataStatus>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d101      	bne.n	8006ffa <LPS22HB_P_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e003      	b.n	8007002 <LPS22HB_P_Get_DRDY_Status+0x28>
  }

  *status = status_raw.PressDataAvailable;
 8006ffa:	7b7a      	ldrb	r2, [r7, #13]
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <LPS22HB_T_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Init( DrvContextTypeDef *handle )
{
 800700a:	b580      	push	{r7, lr}
 800700c:	b084      	sub	sp, #16
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isPressInitialized == 0)
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d108      	bne.n	8007036 <LPS22HB_T_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 8007024:	68f9      	ldr	r1, [r7, #12]
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 f950 	bl	80072cc <LPS22HB_Initialize>
 800702c:	4603      	mov	r3, r0
 800702e:	2b01      	cmp	r3, #1
 8007030:	d101      	bne.n	8007036 <LPS22HB_T_Init+0x2c>
    {
      return COMPONENT_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e006      	b.n	8007044 <LPS22HB_T_Init+0x3a>
    }
  }

  comboData->isTempInitialized = 1;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2201      	movs	r2, #1
 800703a:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8007042:	2300      	movs	r3, #0
}
 8007044:	4618      	mov	r0, r3
 8007046:	3710      	adds	r7, #16
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <LPS22HB_T_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_DeInit( DrvContextTypeDef *handle )
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isPressInitialized == 0)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d107      	bne.n	8007076 <LPS22HB_T_DeInit+0x2a>
  {
    if(LPS22HB_T_Sensor_Disable(handle) == COMPONENT_ERROR)
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f000 f838 	bl	80070dc <LPS22HB_T_Sensor_Disable>
 800706c:	4603      	mov	r3, r0
 800706e:	2b01      	cmp	r3, #1
 8007070:	d101      	bne.n	8007076 <LPS22HB_T_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	e006      	b.n	8007084 <LPS22HB_T_DeInit+0x38>
    }
  }

  comboData->isTempInitialized = 0;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2200      	movs	r2, #0
 800707a:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	3710      	adds	r7, #16
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <LPS22HB_T_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Enable( DrvContextTypeDef *handle )
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b084      	sub	sp, #16
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	799b      	ldrb	r3, [r3, #6]
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d101      	bne.n	80070aa <LPS22HB_T_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 80070a6:	2300      	movs	r3, #0
 80070a8:	e014      	b.n	80070d4 <LPS22HB_T_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80070b0:	68f9      	ldr	r1, [r7, #12]
 80070b2:	eeb0 0a67 	vmov.f32	s0, s15
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 fab8 	bl	800762c <LPS22HB_Set_ODR_Value_When_Enabled>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b01      	cmp	r3, #1
 80070c0:	d101      	bne.n	80070c6 <LPS22HB_T_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e006      	b.n	80070d4 <LPS22HB_T_Sensor_Enable+0x48>
  }

  comboData->isTempEnabled = 1;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2201      	movs	r2, #1
 80070ca:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 1;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80070d2:	2300      	movs	r3, #0
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3710      	adds	r7, #16
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <LPS22HB_T_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Disable( DrvContextTypeDef *handle )
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b084      	sub	sp, #16
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	799b      	ldrb	r3, [r3, #6]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d101      	bne.n	80070fa <LPS22HB_T_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 80070f6:	2300      	movs	r3, #0
 80070f8:	e013      	b.n	8007122 <LPS22HB_T_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isPressEnabled == 0)
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	789b      	ldrb	r3, [r3, #2]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d108      	bne.n	8007114 <LPS22HB_T_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8007102:	2100      	movs	r1, #0
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f7ff fbc1 	bl	800688c <LPS22HB_Set_Odr>
 800710a:	4603      	mov	r3, r0
 800710c:	2b01      	cmp	r3, #1
 800710e:	d101      	bne.n	8007114 <LPS22HB_T_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	e006      	b.n	8007122 <LPS22HB_T_Sensor_Disable+0x46>
    }
  }

  comboData->isTempEnabled = 0;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2200      	movs	r2, #0
 8007118:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 0;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3710      	adds	r7, #16
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}

0800712a <LPS22HB_T_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800712a:	b580      	push	{r7, lr}
 800712c:	b082      	sub	sp, #8
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
 8007132:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 8007134:	6839      	ldr	r1, [r7, #0]
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 f928 	bl	800738c <LPS22HB_Get_WhoAmI>
 800713c:	4603      	mov	r3, r0
}
 800713e:	4618      	mov	r0, r3
 8007140:	3708      	adds	r7, #8
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}

08007146 <LPS22HB_T_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8007146:	b580      	push	{r7, lr}
 8007148:	b082      	sub	sp, #8
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 f92f 	bl	80073b2 <LPS22HB_Check_WhoAmI>
 8007154:	4603      	mov	r3, r0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3708      	adds	r7, #8
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}

0800715e <LPS22HB_T_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 800715e:	b580      	push	{r7, lr}
 8007160:	b082      	sub	sp, #8
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
 8007166:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Temp( handle, temperature );
 8007168:	6839      	ldr	r1, [r7, #0]
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 f964 	bl	8007438 <LPS22HB_Get_Temp>
 8007170:	4603      	mov	r3, r0
}
 8007172:	4618      	mov	r0, r3
 8007174:	3708      	adds	r7, #8
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <LPS22HB_T_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800717a:	b580      	push	{r7, lr}
 800717c:	b082      	sub	sp, #8
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8007184:	6839      	ldr	r1, [r7, #0]
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 f97a 	bl	8007480 <LPS22HB_Get_ODR>
 800718c:	4603      	mov	r3, r0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3708      	adds	r7, #8
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}

08007196 <LPS22HB_T_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8007196:	b580      	push	{r7, lr}
 8007198:	b084      	sub	sp, #16
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
 800719e:	460b      	mov	r3, r1
 80071a0:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	799b      	ldrb	r3, [r3, #6]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d10a      	bne.n	80071ca <LPS22HB_T_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 80071b4:	78fb      	ldrb	r3, [r7, #3]
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	4619      	mov	r1, r3
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f000 f9b4 	bl	8007528 <LPS22HB_Set_ODR_When_Enabled>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d10c      	bne.n	80071e0 <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e00b      	b.n	80071e2 <LPS22HB_T_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 80071ca:	78fb      	ldrb	r3, [r7, #3]
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	4619      	mov	r1, r3
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 f9ed 	bl	80075b0 <LPS22HB_Set_ODR_When_Disabled>
 80071d6:	4603      	mov	r3, r0
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d101      	bne.n	80071e0 <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	e000      	b.n	80071e2 <LPS22HB_T_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 80071e0:	2300      	movs	r3, #0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <LPS22HB_T_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b084      	sub	sp, #16
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
 80071f2:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	799b      	ldrb	r3, [r3, #6]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d10a      	bne.n	800721e <LPS22HB_T_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007208:	68f9      	ldr	r1, [r7, #12]
 800720a:	ed97 0a00 	vldr	s0, [r7]
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fa0c 	bl	800762c <LPS22HB_Set_ODR_Value_When_Enabled>
 8007214:	4603      	mov	r3, r0
 8007216:	2b01      	cmp	r3, #1
 8007218:	d10c      	bne.n	8007234 <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e00b      	b.n	8007236 <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 800721e:	68f9      	ldr	r1, [r7, #12]
 8007220:	ed97 0a00 	vldr	s0, [r7]
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f000 fa53 	bl	80076d0 <LPS22HB_Set_ODR_Value_When_Disabled>
 800722a:	4603      	mov	r3, r0
 800722c:	2b01      	cmp	r3, #1
 800722e:	d101      	bne.n	8007234 <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e000      	b.n	8007236 <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3710      	adds	r7, #16
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <LPS22HB_T_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b084      	sub	sp, #16
 8007242:	af00      	add	r7, sp, #0
 8007244:	60f8      	str	r0, [r7, #12]
 8007246:	460b      	mov	r3, r1
 8007248:	607a      	str	r2, [r7, #4]
 800724a:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800724c:	7afb      	ldrb	r3, [r7, #11]
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	4619      	mov	r1, r3
 8007252:	68f8      	ldr	r0, [r7, #12]
 8007254:	f000 fa84 	bl	8007760 <LPS22HB_Read_Reg>
 8007258:	4603      	mov	r3, r0
 800725a:	2b01      	cmp	r3, #1
 800725c:	d101      	bne.n	8007262 <LPS22HB_T_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e000      	b.n	8007264 <LPS22HB_T_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3710      	adds	r7, #16
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <LPS22HB_T_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b082      	sub	sp, #8
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	460b      	mov	r3, r1
 8007276:	70fb      	strb	r3, [r7, #3]
 8007278:	4613      	mov	r3, r2
 800727a:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800727c:	78ba      	ldrb	r2, [r7, #2]
 800727e:	78fb      	ldrb	r3, [r7, #3]
 8007280:	4619      	mov	r1, r3
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 fa83 	bl	800778e <LPS22HB_Write_Reg>
 8007288:	4603      	mov	r3, r0
 800728a:	2b01      	cmp	r3, #1
 800728c:	d101      	bne.n	8007292 <LPS22HB_T_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e000      	b.n	8007294 <LPS22HB_T_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	3708      	adds	r7, #8
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <LPS22HB_T_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 80072a6:	f107 030c 	add.w	r3, r7, #12
 80072aa:	4619      	mov	r1, r3
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f7ff fc78 	bl	8006ba2 <LPS22HB_Get_DataStatus>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d101      	bne.n	80072bc <LPS22HB_T_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e003      	b.n	80072c4 <LPS22HB_T_Get_DRDY_Status+0x28>
  }

  *status = status_raw.TempDataAvailable;
 80072bc:	7b3a      	ldrb	r2, [r7, #12]
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 80072c2:	2300      	movs	r3, #0
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <LPS22HB_Initialize>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Initialize( DrvContextTypeDef *handle, LPS22HB_Combo_Data_t *combo )
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b082      	sub	sp, #8
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	6039      	str	r1, [r7, #0]
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 80072d6:	2101      	movs	r1, #1
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f7ff fbab 	bl	8006a34 <LPS22HB_Set_SpiInterface>
 80072de:	4603      	mov	r3, r0
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d101      	bne.n	80072e8 <LPS22HB_Initialize+0x1c>
  {
    return COMPONENT_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	e04a      	b.n	800737e <LPS22HB_Initialize+0xb2>
  }

  if ( LPS22HB_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 f862 	bl	80073b2 <LPS22HB_Check_WhoAmI>
 80072ee:	4603      	mov	r3, r0
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d101      	bne.n	80072f8 <LPS22HB_Initialize+0x2c>
  {
    return COMPONENT_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e042      	b.n	800737e <LPS22HB_Initialize+0xb2>
  }

  combo->Last_ODR = 25.0f;
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	4a23      	ldr	r2, [pc, #140]	; (8007388 <LPS22HB_Initialize+0xbc>)
 80072fc:	605a      	str	r2, [r3, #4]

  /* Set Power mode */
  if ( LPS22HB_Set_PowerMode( (void *)handle, LPS22HB_LowPower) == LPS22HB_ERROR )
 80072fe:	2101      	movs	r1, #1
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f7ff fa96 	bl	8006832 <LPS22HB_Set_PowerMode>
 8007306:	4603      	mov	r3, r0
 8007308:	2b01      	cmp	r3, #1
 800730a:	d101      	bne.n	8007310 <LPS22HB_Initialize+0x44>
  {
    return COMPONENT_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e036      	b.n	800737e <LPS22HB_Initialize+0xb2>
  }

  /* Power down the device */
  if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8007310:	2100      	movs	r1, #0
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f7ff faba 	bl	800688c <LPS22HB_Set_Odr>
 8007318:	4603      	mov	r3, r0
 800731a:	2b01      	cmp	r3, #1
 800731c:	d101      	bne.n	8007322 <LPS22HB_Initialize+0x56>
  {
    return COMPONENT_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e02d      	b.n	800737e <LPS22HB_Initialize+0xb2>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if( LPS22HB_Set_LowPassFilter( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8007322:	2100      	movs	r1, #0
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f7ff fafa 	bl	800691e <LPS22HB_Set_LowPassFilter>
 800732a:	4603      	mov	r3, r0
 800732c:	2b01      	cmp	r3, #1
 800732e:	d101      	bne.n	8007334 <LPS22HB_Initialize+0x68>
  {
    return COMPONENT_ERROR;
 8007330:	2301      	movs	r3, #1
 8007332:	e024      	b.n	800737e <LPS22HB_Initialize+0xb2>
  }

  /* Set low-pass filter cutoff configuration*/
  if( LPS22HB_Set_LowPassFilterCutoff( (void *)handle, LPS22HB_ODR_9) == LPS22HB_ERROR )
 8007334:	2100      	movs	r1, #0
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f7ff fb22 	bl	8006980 <LPS22HB_Set_LowPassFilterCutoff>
 800733c:	4603      	mov	r3, r0
 800733e:	2b01      	cmp	r3, #1
 8007340:	d101      	bne.n	8007346 <LPS22HB_Initialize+0x7a>
  {
    return COMPONENT_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	e01b      	b.n	800737e <LPS22HB_Initialize+0xb2>
  }

  /* Set block data update mode */
  if ( LPS22HB_Set_Bdu( (void *)handle, LPS22HB_BDU_NO_UPDATE ) == LPS22HB_ERROR )
 8007346:	2102      	movs	r1, #2
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f7ff fb46 	bl	80069da <LPS22HB_Set_Bdu>
 800734e:	4603      	mov	r3, r0
 8007350:	2b01      	cmp	r3, #1
 8007352:	d101      	bne.n	8007358 <LPS22HB_Initialize+0x8c>
  {
    return COMPONENT_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	e012      	b.n	800737e <LPS22HB_Initialize+0xb2>
  }

  /* Disable automatic increment for multi-byte read/write */
  if( LPS22HB_Set_AutomaticIncrementRegAddress( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8007358:	2100      	movs	r1, #0
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f7ff fbbd 	bl	8006ada <LPS22HB_Set_AutomaticIncrementRegAddress>
 8007360:	4603      	mov	r3, r0
 8007362:	2b01      	cmp	r3, #1
 8007364:	d101      	bne.n	800736a <LPS22HB_Initialize+0x9e>
  {
    return COMPONENT_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e009      	b.n	800737e <LPS22HB_Initialize+0xb2>
  }
  
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 800736a:	2101      	movs	r1, #1
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f7ff fb61 	bl	8006a34 <LPS22HB_Set_SpiInterface>
 8007372:	4603      	mov	r3, r0
 8007374:	2b01      	cmp	r3, #1
 8007376:	d101      	bne.n	800737c <LPS22HB_Initialize+0xb0>
  {
    return COMPONENT_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e000      	b.n	800737e <LPS22HB_Initialize+0xb2>
  }

  return COMPONENT_OK;
 800737c:	2300      	movs	r3, #0
}
 800737e:	4618      	mov	r0, r3
 8007380:	3708      	adds	r7, #8
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	41c80000 	.word	0x41c80000

0800738c <LPS22HB_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b082      	sub	sp, #8
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LPS22HB_Get_DeviceID( (void *)handle, who_am_i ) == LPS22HB_ERROR )
 8007396:	6839      	ldr	r1, [r7, #0]
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f7ff fa35 	bl	8006808 <LPS22HB_Get_DeviceID>
 800739e:	4603      	mov	r3, r0
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d101      	bne.n	80073a8 <LPS22HB_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e000      	b.n	80073aa <LPS22HB_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3708      	adds	r7, #8
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <LPS22HB_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b084      	sub	sp, #16
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 80073ba:	2300      	movs	r3, #0
 80073bc:	73fb      	strb	r3, [r7, #15]

  if ( LPS22HB_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 80073be:	f107 030f 	add.w	r3, r7, #15
 80073c2:	4619      	mov	r1, r3
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f7ff ffe1 	bl	800738c <LPS22HB_Get_WhoAmI>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d101      	bne.n	80073d4 <LPS22HB_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e007      	b.n	80073e4 <LPS22HB_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	781a      	ldrb	r2, [r3, #0]
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d001      	beq.n	80073e2 <LPS22HB_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e000      	b.n	80073e4 <LPS22HB_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3710      	adds	r7, #16
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <LPS22HB_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	6039      	str	r1, [r7, #0]

  int32_t int32data = 0;
 80073f6:	2300      	movs	r3, #0
 80073f8:	60fb      	str	r3, [r7, #12]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Pressure( (void *)handle, &int32data ) == LPS22HB_ERROR )
 80073fa:	f107 030c 	add.w	r3, r7, #12
 80073fe:	4619      	mov	r1, r3
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f7ff fc3b 	bl	8006c7c <LPS22HB_Get_Pressure>
 8007406:	4603      	mov	r3, r0
 8007408:	2b01      	cmp	r3, #1
 800740a:	d101      	bne.n	8007410 <LPS22HB_Get_Press+0x24>
  {
    return COMPONENT_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e00c      	b.n	800742a <LPS22HB_Get_Press+0x3e>
  }

  *pressure = ( float )int32data / 100.0f;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	ee07 3a90 	vmov	s15, r3
 8007416:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800741a:	eddf 6a06 	vldr	s13, [pc, #24]	; 8007434 <LPS22HB_Get_Press+0x48>
 800741e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	42c80000 	.word	0x42c80000

08007438 <LPS22HB_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]

  int16_t int16data = 0;
 8007442:	2300      	movs	r3, #0
 8007444:	81fb      	strh	r3, [r7, #14]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Temperature( (void *)handle, &int16data ) == LPS22HB_ERROR )
 8007446:	f107 030e 	add.w	r3, r7, #14
 800744a:	4619      	mov	r1, r3
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f7ff fc59 	bl	8006d04 <LPS22HB_Get_Temperature>
 8007452:	4603      	mov	r3, r0
 8007454:	2b01      	cmp	r3, #1
 8007456:	d101      	bne.n	800745c <LPS22HB_Get_Temp+0x24>
  {
    return COMPONENT_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	e00d      	b.n	8007478 <LPS22HB_Get_Temp+0x40>
  }

  *temperature = ( float )int16data / 10.0f;
 800745c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007460:	ee07 3a90 	vmov	s15, r3
 8007464:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007468:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800746c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8007476:	2300      	movs	r3, #0
}
 8007478:	4618      	mov	r0, r3
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <LPS22HB_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]

  LPS22HB_Odr_et odr_low_level;

  if ( LPS22HB_Get_Odr( (void *)handle, &odr_low_level ) == LPS22HB_ERROR )
 800748a:	f107 030f 	add.w	r3, r7, #15
 800748e:	4619      	mov	r1, r3
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f7ff fa28 	bl	80068e6 <LPS22HB_Get_Odr>
 8007496:	4603      	mov	r3, r0
 8007498:	2b01      	cmp	r3, #1
 800749a:	d101      	bne.n	80074a0 <LPS22HB_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	e035      	b.n	800750c <LPS22HB_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 80074a0:	7bfb      	ldrb	r3, [r7, #15]
 80074a2:	2b50      	cmp	r3, #80	; 0x50
 80074a4:	d028      	beq.n	80074f8 <LPS22HB_Get_ODR+0x78>
 80074a6:	2b50      	cmp	r3, #80	; 0x50
 80074a8:	dc2a      	bgt.n	8007500 <LPS22HB_Get_ODR+0x80>
 80074aa:	2b40      	cmp	r3, #64	; 0x40
 80074ac:	d020      	beq.n	80074f0 <LPS22HB_Get_ODR+0x70>
 80074ae:	2b40      	cmp	r3, #64	; 0x40
 80074b0:	dc26      	bgt.n	8007500 <LPS22HB_Get_ODR+0x80>
 80074b2:	2b30      	cmp	r3, #48	; 0x30
 80074b4:	d018      	beq.n	80074e8 <LPS22HB_Get_ODR+0x68>
 80074b6:	2b30      	cmp	r3, #48	; 0x30
 80074b8:	dc22      	bgt.n	8007500 <LPS22HB_Get_ODR+0x80>
 80074ba:	2b20      	cmp	r3, #32
 80074bc:	d010      	beq.n	80074e0 <LPS22HB_Get_ODR+0x60>
 80074be:	2b20      	cmp	r3, #32
 80074c0:	dc1e      	bgt.n	8007500 <LPS22HB_Get_ODR+0x80>
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d002      	beq.n	80074cc <LPS22HB_Get_ODR+0x4c>
 80074c6:	2b10      	cmp	r3, #16
 80074c8:	d005      	beq.n	80074d6 <LPS22HB_Get_ODR+0x56>
 80074ca:	e019      	b.n	8007500 <LPS22HB_Get_ODR+0x80>
  {
    case LPS22HB_ODR_ONE_SHOT:
      *odr = 0.0f;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	f04f 0200 	mov.w	r2, #0
 80074d2:	601a      	str	r2, [r3, #0]
      break;
 80074d4:	e019      	b.n	800750a <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_1HZ:
      *odr = 1.0f;
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80074dc:	601a      	str	r2, [r3, #0]
      break;
 80074de:	e014      	b.n	800750a <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_10HZ:
      *odr = 10.0f;
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	4a0c      	ldr	r2, [pc, #48]	; (8007514 <LPS22HB_Get_ODR+0x94>)
 80074e4:	601a      	str	r2, [r3, #0]
      break;
 80074e6:	e010      	b.n	800750a <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_25HZ:
      *odr = 25.0f;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	4a0b      	ldr	r2, [pc, #44]	; (8007518 <LPS22HB_Get_ODR+0x98>)
 80074ec:	601a      	str	r2, [r3, #0]
      break;
 80074ee:	e00c      	b.n	800750a <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_50HZ:
      *odr = 50.0f;
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	4a0a      	ldr	r2, [pc, #40]	; (800751c <LPS22HB_Get_ODR+0x9c>)
 80074f4:	601a      	str	r2, [r3, #0]
      break;
 80074f6:	e008      	b.n	800750a <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_75HZ:
      *odr = 75.0f;
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	4a09      	ldr	r2, [pc, #36]	; (8007520 <LPS22HB_Get_ODR+0xa0>)
 80074fc:	601a      	str	r2, [r3, #0]
      break;
 80074fe:	e004      	b.n	800750a <LPS22HB_Get_ODR+0x8a>
    default:
      *odr = -1.0f;
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	4a08      	ldr	r2, [pc, #32]	; (8007524 <LPS22HB_Get_ODR+0xa4>)
 8007504:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e000      	b.n	800750c <LPS22HB_Get_ODR+0x8c>
  }

  return COMPONENT_OK;
 800750a:	2300      	movs	r3, #0
}
 800750c:	4618      	mov	r0, r3
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	41200000 	.word	0x41200000
 8007518:	41c80000 	.word	0x41c80000
 800751c:	42480000 	.word	0x42480000
 8007520:	42960000 	.word	0x42960000
 8007524:	bf800000 	.word	0xbf800000

08007528 <LPS22HB_Set_ODR_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b086      	sub	sp, #24
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	460b      	mov	r3, r1
 8007532:	607a      	str	r2, [r7, #4]
 8007534:	72fb      	strb	r3, [r7, #11]

  LPS22HB_Odr_et new_odr;

  switch( odr )
 8007536:	7afb      	ldrb	r3, [r7, #11]
 8007538:	2b04      	cmp	r3, #4
 800753a:	d81c      	bhi.n	8007576 <LPS22HB_Set_ODR_When_Enabled+0x4e>
 800753c:	a201      	add	r2, pc, #4	; (adr r2, 8007544 <LPS22HB_Set_ODR_When_Enabled+0x1c>)
 800753e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007542:	bf00      	nop
 8007544:	08007559 	.word	0x08007559
 8007548:	0800755f 	.word	0x0800755f
 800754c:	08007565 	.word	0x08007565
 8007550:	0800756b 	.word	0x0800756b
 8007554:	08007571 	.word	0x08007571
  {
    case ODR_LOW:
      new_odr = LPS22HB_ODR_1HZ;
 8007558:	2310      	movs	r3, #16
 800755a:	75fb      	strb	r3, [r7, #23]
      break;
 800755c:	e00d      	b.n	800757a <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_LOW:
      new_odr = LPS22HB_ODR_10HZ;
 800755e:	2320      	movs	r3, #32
 8007560:	75fb      	strb	r3, [r7, #23]
      break;
 8007562:	e00a      	b.n	800757a <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID:
      new_odr = LPS22HB_ODR_25HZ;
 8007564:	2330      	movs	r3, #48	; 0x30
 8007566:	75fb      	strb	r3, [r7, #23]
      break;
 8007568:	e007      	b.n	800757a <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_HIGH:
      new_odr = LPS22HB_ODR_50HZ;
 800756a:	2340      	movs	r3, #64	; 0x40
 800756c:	75fb      	strb	r3, [r7, #23]
      break;
 800756e:	e004      	b.n	800757a <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_HIGH:
      new_odr = LPS22HB_ODR_75HZ;
 8007570:	2350      	movs	r3, #80	; 0x50
 8007572:	75fb      	strb	r3, [r7, #23]
      break;
 8007574:	e001      	b.n	800757a <LPS22HB_Set_ODR_When_Enabled+0x52>
    default:
      return COMPONENT_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e015      	b.n	80075a6 <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 800757a:	7dfb      	ldrb	r3, [r7, #23]
 800757c:	4619      	mov	r1, r3
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f7ff f984 	bl	800688c <LPS22HB_Set_Odr>
 8007584:	4603      	mov	r3, r0
 8007586:	2b01      	cmp	r3, #1
 8007588:	d101      	bne.n	800758e <LPS22HB_Set_ODR_When_Enabled+0x66>
  {
    return COMPONENT_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	e00b      	b.n	80075a6 <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	3304      	adds	r3, #4
 8007592:	4619      	mov	r1, r3
 8007594:	68f8      	ldr	r0, [r7, #12]
 8007596:	f7ff ff73 	bl	8007480 <LPS22HB_Get_ODR>
 800759a:	4603      	mov	r3, r0
 800759c:	2b01      	cmp	r3, #1
 800759e:	d101      	bne.n	80075a4 <LPS22HB_Set_ODR_When_Enabled+0x7c>
  {
    return COMPONENT_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e000      	b.n	80075a6 <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  return COMPONENT_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3718      	adds	r7, #24
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop

080075b0 <LPS22HB_Set_ODR_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	460b      	mov	r3, r1
 80075ba:	607a      	str	r2, [r7, #4]
 80075bc:	72fb      	strb	r3, [r7, #11]

  switch( odr )
 80075be:	7afb      	ldrb	r3, [r7, #11]
 80075c0:	2b04      	cmp	r3, #4
 80075c2:	d822      	bhi.n	800760a <LPS22HB_Set_ODR_When_Disabled+0x5a>
 80075c4:	a201      	add	r2, pc, #4	; (adr r2, 80075cc <LPS22HB_Set_ODR_When_Disabled+0x1c>)
 80075c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ca:	bf00      	nop
 80075cc:	080075e1 	.word	0x080075e1
 80075d0:	080075eb 	.word	0x080075eb
 80075d4:	080075f3 	.word	0x080075f3
 80075d8:	080075fb 	.word	0x080075fb
 80075dc:	08007603 	.word	0x08007603
  {
    case ODR_LOW:
      combo->Last_ODR = 1.0f;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80075e6:	605a      	str	r2, [r3, #4]
      break;
 80075e8:	e011      	b.n	800760e <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_LOW:
      combo->Last_ODR = 10.0f;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	4a0b      	ldr	r2, [pc, #44]	; (800761c <LPS22HB_Set_ODR_When_Disabled+0x6c>)
 80075ee:	605a      	str	r2, [r3, #4]
      break;
 80075f0:	e00d      	b.n	800760e <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID:
      combo->Last_ODR = 25.0f;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a0a      	ldr	r2, [pc, #40]	; (8007620 <LPS22HB_Set_ODR_When_Disabled+0x70>)
 80075f6:	605a      	str	r2, [r3, #4]
      break;
 80075f8:	e009      	b.n	800760e <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_HIGH:
      combo->Last_ODR = 50.0f;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a09      	ldr	r2, [pc, #36]	; (8007624 <LPS22HB_Set_ODR_When_Disabled+0x74>)
 80075fe:	605a      	str	r2, [r3, #4]
      break;
 8007600:	e005      	b.n	800760e <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_HIGH:
      combo->Last_ODR = 75.0f;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a08      	ldr	r2, [pc, #32]	; (8007628 <LPS22HB_Set_ODR_When_Disabled+0x78>)
 8007606:	605a      	str	r2, [r3, #4]
      break;
 8007608:	e001      	b.n	800760e <LPS22HB_Set_ODR_When_Disabled+0x5e>
    default:
      return COMPONENT_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	e000      	b.n	8007610 <LPS22HB_Set_ODR_When_Disabled+0x60>
  }

  return COMPONENT_OK;
 800760e:	2300      	movs	r3, #0
}
 8007610:	4618      	mov	r0, r3
 8007612:	3714      	adds	r7, #20
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr
 800761c:	41200000 	.word	0x41200000
 8007620:	41c80000 	.word	0x41c80000
 8007624:	42480000 	.word	0x42480000
 8007628:	42960000 	.word	0x42960000

0800762c <LPS22HB_Set_ODR_Value_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b086      	sub	sp, #24
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	ed87 0a02 	vstr	s0, [r7, #8]
 8007638:	6079      	str	r1, [r7, #4]

  LPS22HB_Odr_et new_odr;

  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
            : ( odr <= 10.0f ) ? LPS22HB_ODR_10HZ
 800763a:	edd7 7a02 	vldr	s15, [r7, #8]
 800763e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007642:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800764a:	d801      	bhi.n	8007650 <LPS22HB_Set_ODR_Value_When_Enabled+0x24>
 800764c:	2310      	movs	r3, #16
 800764e:	e021      	b.n	8007694 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8007650:	edd7 7a02 	vldr	s15, [r7, #8]
 8007654:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8007658:	eef4 7ac7 	vcmpe.f32	s15, s14
 800765c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007660:	d801      	bhi.n	8007666 <LPS22HB_Set_ODR_Value_When_Enabled+0x3a>
 8007662:	2320      	movs	r3, #32
 8007664:	e016      	b.n	8007694 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8007666:	edd7 7a02 	vldr	s15, [r7, #8]
 800766a:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800766e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007676:	d801      	bhi.n	800767c <LPS22HB_Set_ODR_Value_When_Enabled+0x50>
 8007678:	2330      	movs	r3, #48	; 0x30
 800767a:	e00b      	b.n	8007694 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 800767c:	edd7 7a02 	vldr	s15, [r7, #8]
 8007680:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80076cc <LPS22HB_Set_ODR_Value_When_Enabled+0xa0>
 8007684:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800768c:	d801      	bhi.n	8007692 <LPS22HB_Set_ODR_Value_When_Enabled+0x66>
 800768e:	2340      	movs	r3, #64	; 0x40
 8007690:	e000      	b.n	8007694 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8007692:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
 8007694:	75fb      	strb	r3, [r7, #23]
            : ( odr <= 25.0f ) ? LPS22HB_ODR_25HZ
            : ( odr <= 50.0f ) ? LPS22HB_ODR_50HZ
            :                    LPS22HB_ODR_75HZ;

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 8007696:	7dfb      	ldrb	r3, [r7, #23]
 8007698:	4619      	mov	r1, r3
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	f7ff f8f6 	bl	800688c <LPS22HB_Set_Odr>
 80076a0:	4603      	mov	r3, r0
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d101      	bne.n	80076aa <LPS22HB_Set_ODR_Value_When_Enabled+0x7e>
  {
    return COMPONENT_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e00b      	b.n	80076c2 <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	3304      	adds	r3, #4
 80076ae:	4619      	mov	r1, r3
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f7ff fee5 	bl	8007480 <LPS22HB_Get_ODR>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	d101      	bne.n	80076c0 <LPS22HB_Set_ODR_Value_When_Enabled+0x94>
  {
    return COMPONENT_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	e000      	b.n	80076c2 <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  return COMPONENT_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3718      	adds	r7, #24
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	42480000 	.word	0x42480000

080076d0 <LPS22HB_Set_ODR_Value_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80076dc:	6079      	str	r1, [r7, #4]

  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
                    : ( odr <= 10.0f ) ? 10.0f
 80076de:	edd7 7a02 	vldr	s15, [r7, #8]
 80076e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80076e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80076ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076ee:	d802      	bhi.n	80076f6 <LPS22HB_Set_ODR_Value_When_Disabled+0x26>
 80076f0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80076f4:	e021      	b.n	800773a <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 25.0f ) ? 25.0f
 80076f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80076fa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80076fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007706:	d801      	bhi.n	800770c <LPS22HB_Set_ODR_Value_When_Disabled+0x3c>
 8007708:	4b10      	ldr	r3, [pc, #64]	; (800774c <LPS22HB_Set_ODR_Value_When_Disabled+0x7c>)
 800770a:	e016      	b.n	800773a <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 50.0f ) ? 50.0f
 800770c:	edd7 7a02 	vldr	s15, [r7, #8]
 8007710:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8007714:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800771c:	d801      	bhi.n	8007722 <LPS22HB_Set_ODR_Value_When_Disabled+0x52>
 800771e:	4b0c      	ldr	r3, [pc, #48]	; (8007750 <LPS22HB_Set_ODR_Value_When_Disabled+0x80>)
 8007720:	e00b      	b.n	800773a <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    :                    75.0f;
 8007722:	edd7 7a02 	vldr	s15, [r7, #8]
 8007726:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8007754 <LPS22HB_Set_ODR_Value_When_Disabled+0x84>
 800772a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800772e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007732:	d801      	bhi.n	8007738 <LPS22HB_Set_ODR_Value_When_Disabled+0x68>
 8007734:	4b08      	ldr	r3, [pc, #32]	; (8007758 <LPS22HB_Set_ODR_Value_When_Disabled+0x88>)
 8007736:	e000      	b.n	800773a <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
 8007738:	4b08      	ldr	r3, [pc, #32]	; (800775c <LPS22HB_Set_ODR_Value_When_Disabled+0x8c>)
  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 800773e:	2300      	movs	r3, #0
}
 8007740:	4618      	mov	r0, r3
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr
 800774c:	41200000 	.word	0x41200000
 8007750:	41c80000 	.word	0x41c80000
 8007754:	42480000 	.word	0x42480000
 8007758:	42480000 	.word	0x42480000
 800775c:	42960000 	.word	0x42960000

08007760 <LPS22HB_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	460b      	mov	r3, r1
 800776a:	607a      	str	r2, [r7, #4]
 800776c:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_ReadReg( (void *)handle, reg, 1, data ) == LPS22HB_ERROR )
 800776e:	7af9      	ldrb	r1, [r7, #11]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	68f8      	ldr	r0, [r7, #12]
 8007776:	f7fe fff1 	bl	800675c <LPS22HB_ReadReg>
 800777a:	4603      	mov	r3, r0
 800777c:	2b01      	cmp	r3, #1
 800777e:	d101      	bne.n	8007784 <LPS22HB_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e000      	b.n	8007786 <LPS22HB_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	3710      	adds	r7, #16
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}

0800778e <LPS22HB_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800778e:	b580      	push	{r7, lr}
 8007790:	b082      	sub	sp, #8
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
 8007796:	460b      	mov	r3, r1
 8007798:	70fb      	strb	r3, [r7, #3]
 800779a:	4613      	mov	r3, r2
 800779c:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_WriteReg( (void *)handle, reg, 1, &data ) == LPS22HB_ERROR )
 800779e:	1cbb      	adds	r3, r7, #2
 80077a0:	78f9      	ldrb	r1, [r7, #3]
 80077a2:	2201      	movs	r2, #1
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f7ff f804 	bl	80067b2 <LPS22HB_WriteReg>
 80077aa:	4603      	mov	r3, r0
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d101      	bne.n	80077b4 <LPS22HB_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	e000      	b.n	80077b6 <LPS22HB_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3708      	adds	r7, #8
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <LSM303AGR_ACC_WriteReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 80077be:	b580      	push	{r7, lr}
 80077c0:	b084      	sub	sp, #16
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	60f8      	str	r0, [r7, #12]
 80077c6:	607a      	str	r2, [r7, #4]
 80077c8:	461a      	mov	r2, r3
 80077ca:	460b      	mov	r3, r1
 80077cc:	72fb      	strb	r3, [r7, #11]
 80077ce:	4613      	mov	r3, r2
 80077d0:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 80077d2:	893b      	ldrh	r3, [r7, #8]
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d903      	bls.n	80077e0 <LSM303AGR_ACC_WriteReg+0x22>
 80077d8:	7afb      	ldrb	r3, [r7, #11]
 80077da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80077de:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 80077e0:	893b      	ldrh	r3, [r7, #8]
 80077e2:	7af9      	ldrb	r1, [r7, #11]
 80077e4:	687a      	ldr	r2, [r7, #4]
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f7fd fa06 	bl	8004bf8 <Sensor_IO_Write>
 80077ec:	4603      	mov	r3, r0
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d001      	beq.n	80077f6 <LSM303AGR_ACC_WriteReg+0x38>
  {
    return MEMS_ERROR;
 80077f2:	2300      	movs	r3, #0
 80077f4:	e000      	b.n	80077f8 <LSM303AGR_ACC_WriteReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 80077f6:	2301      	movs	r3, #1
  }
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3710      	adds	r7, #16
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <LSM303AGR_ACC_ReadReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	607a      	str	r2, [r7, #4]
 800780a:	461a      	mov	r2, r3
 800780c:	460b      	mov	r3, r1
 800780e:	72fb      	strb	r3, [r7, #11]
 8007810:	4613      	mov	r3, r2
 8007812:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 8007814:	893b      	ldrh	r3, [r7, #8]
 8007816:	2b01      	cmp	r3, #1
 8007818:	d903      	bls.n	8007822 <LSM303AGR_ACC_ReadReg+0x22>
 800781a:	7afb      	ldrb	r3, [r7, #11]
 800781c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007820:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 8007822:	893b      	ldrh	r3, [r7, #8]
 8007824:	7af9      	ldrb	r1, [r7, #11]
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f7fd f9fa 	bl	8004c22 <Sensor_IO_Read>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <LSM303AGR_ACC_ReadReg+0x38>
  {
    return MEMS_ERROR;
 8007834:	2300      	movs	r3, #0
 8007836:	e000      	b.n	800783a <LSM303AGR_ACC_ReadReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 8007838:	2301      	movs	r3, #1
  }
}
 800783a:	4618      	mov	r0, r3
 800783c:	3710      	adds	r7, #16
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <LSM303AGR_ACC_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_WHO_AM_I(void *handle, u8_t *value)
{
 8007842:	b580      	push	{r7, lr}
 8007844:	b082      	sub	sp, #8
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_WHO_AM_I_REG, (u8_t *)value, 1) )
 800784c:	2301      	movs	r3, #1
 800784e:	683a      	ldr	r2, [r7, #0]
 8007850:	210f      	movs	r1, #15
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f7ff ffd4 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007858:	4603      	mov	r3, r0
 800785a:	2b00      	cmp	r3, #0
 800785c:	d101      	bne.n	8007862 <LSM303AGR_ACC_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 800785e:	2300      	movs	r3, #0
 8007860:	e008      	b.n	8007874 <LSM303AGR_ACC_R_WHO_AM_I+0x32>

  *value &= LSM303AGR_ACC_WHO_AM_I_MASK; //coerce
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	781a      	ldrb	r2, [r3, #0]
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM303AGR_ACC_WHO_AM_I_POSITION; //mask
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	781a      	ldrb	r2, [r3, #0]
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007872:	2301      	movs	r3, #1
}
 8007874:	4618      	mov	r0, r3
 8007876:	3708      	adds	r7, #8
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <LSM303AGR_ACC_W_BlockDataUpdate>:
* Input          : LSM303AGR_ACC_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_BlockDataUpdate(void *handle, LSM303AGR_ACC_BDU_t newValue)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	460b      	mov	r3, r1
 8007886:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8007888:	f107 020f 	add.w	r2, r7, #15
 800788c:	2301      	movs	r3, #1
 800788e:	2123      	movs	r1, #35	; 0x23
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f7ff ffb5 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d101      	bne.n	80078a0 <LSM303AGR_ACC_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 800789c:	2300      	movs	r3, #0
 800789e:	e016      	b.n	80078ce <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  value &= ~LSM303AGR_ACC_BDU_MASK;
 80078a0:	7bfb      	ldrb	r3, [r7, #15]
 80078a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80078aa:	7bfa      	ldrb	r2, [r7, #15]
 80078ac:	78fb      	ldrb	r3, [r7, #3]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80078b4:	f107 020f 	add.w	r2, r7, #15
 80078b8:	2301      	movs	r3, #1
 80078ba:	2123      	movs	r1, #35	; 0x23
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f7ff ff7e 	bl	80077be <LSM303AGR_ACC_WriteReg>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d101      	bne.n	80078cc <LSM303AGR_ACC_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 80078c8:	2300      	movs	r3, #0
 80078ca:	e000      	b.n	80078ce <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 80078cc:	2301      	movs	r3, #1
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <LSM303AGR_ACC_W_FullScale>:
* Input          : LSM303AGR_ACC_FS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FullScale(void *handle, LSM303AGR_ACC_FS_t newValue)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b084      	sub	sp, #16
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
 80078de:	460b      	mov	r3, r1
 80078e0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80078e2:	f107 020f 	add.w	r2, r7, #15
 80078e6:	2301      	movs	r3, #1
 80078e8:	2123      	movs	r1, #35	; 0x23
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f7ff ff88 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 80078f0:	4603      	mov	r3, r0
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d101      	bne.n	80078fa <LSM303AGR_ACC_W_FullScale+0x24>
    return MEMS_ERROR;
 80078f6:	2300      	movs	r3, #0
 80078f8:	e016      	b.n	8007928 <LSM303AGR_ACC_W_FullScale+0x52>

  value &= ~LSM303AGR_ACC_FS_MASK;
 80078fa:	7bfb      	ldrb	r3, [r7, #15]
 80078fc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8007900:	b2db      	uxtb	r3, r3
 8007902:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007904:	7bfa      	ldrb	r2, [r7, #15]
 8007906:	78fb      	ldrb	r3, [r7, #3]
 8007908:	4313      	orrs	r3, r2
 800790a:	b2db      	uxtb	r3, r3
 800790c:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 800790e:	f107 020f 	add.w	r2, r7, #15
 8007912:	2301      	movs	r3, #1
 8007914:	2123      	movs	r1, #35	; 0x23
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f7ff ff51 	bl	80077be <LSM303AGR_ACC_WriteReg>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d101      	bne.n	8007926 <LSM303AGR_ACC_W_FullScale+0x50>
    return MEMS_ERROR;
 8007922:	2300      	movs	r3, #0
 8007924:	e000      	b.n	8007928 <LSM303AGR_ACC_W_FullScale+0x52>

  return MEMS_SUCCESS;
 8007926:	2301      	movs	r3, #1
}
 8007928:	4618      	mov	r0, r3
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <LSM303AGR_ACC_R_FullScale>:
* Input          : Pointer to LSM303AGR_ACC_FS_t
* Output         : Status of FS see LSM303AGR_ACC_FS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_FullScale(void *handle, LSM303AGR_ACC_FS_t *value)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 800793a:	2301      	movs	r3, #1
 800793c:	683a      	ldr	r2, [r7, #0]
 800793e:	2123      	movs	r1, #35	; 0x23
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f7ff ff5d 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <LSM303AGR_ACC_R_FullScale+0x20>
    return MEMS_ERROR;
 800794c:	2300      	movs	r3, #0
 800794e:	e007      	b.n	8007960 <LSM303AGR_ACC_R_FullScale+0x30>

  *value &= LSM303AGR_ACC_FS_MASK; //mask
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	781b      	ldrb	r3, [r3, #0]
 8007954:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007958:	b2da      	uxtb	r2, r3
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800795e:	2301      	movs	r3, #1
}
 8007960:	4618      	mov	r0, r3
 8007962:	3708      	adds	r7, #8
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <LSM303AGR_ACC_Get_Raw_Acceleration>:
* Input          : pointer to [u8_t]
* Output         : Acceleration buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_Get_Raw_Acceleration(void *handle, u8_t *buff)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8007972:	2302      	movs	r3, #2
 8007974:	733b      	strb	r3, [r7, #12]

  k = 0;
 8007976:	2300      	movs	r3, #0
 8007978:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 800797a:	2300      	movs	r3, #0
 800797c:	73fb      	strb	r3, [r7, #15]
 800797e:	e01e      	b.n	80079be <LSM303AGR_ACC_Get_Raw_Acceleration+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8007980:	2300      	movs	r3, #0
 8007982:	73bb      	strb	r3, [r7, #14]
 8007984:	e014      	b.n	80079b0 <LSM303AGR_ACC_Get_Raw_Acceleration+0x48>
    {
      if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_OUT_X_L + k, &buff[k], 1))
 8007986:	7b7b      	ldrb	r3, [r7, #13]
 8007988:	3328      	adds	r3, #40	; 0x28
 800798a:	b2d9      	uxtb	r1, r3
 800798c:	7b7b      	ldrb	r3, [r7, #13]
 800798e:	683a      	ldr	r2, [r7, #0]
 8007990:	441a      	add	r2, r3
 8007992:	2301      	movs	r3, #1
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f7ff ff33 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d101      	bne.n	80079a4 <LSM303AGR_ACC_Get_Raw_Acceleration+0x3c>
        return MEMS_ERROR;
 80079a0:	2300      	movs	r3, #0
 80079a2:	e010      	b.n	80079c6 <LSM303AGR_ACC_Get_Raw_Acceleration+0x5e>
      k++;
 80079a4:	7b7b      	ldrb	r3, [r7, #13]
 80079a6:	3301      	adds	r3, #1
 80079a8:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 80079aa:	7bbb      	ldrb	r3, [r7, #14]
 80079ac:	3301      	adds	r3, #1
 80079ae:	73bb      	strb	r3, [r7, #14]
 80079b0:	7bba      	ldrb	r2, [r7, #14]
 80079b2:	7b3b      	ldrb	r3, [r7, #12]
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d3e6      	bcc.n	8007986 <LSM303AGR_ACC_Get_Raw_Acceleration+0x1e>
  for (i = 0; i < 3; i++ )
 80079b8:	7bfb      	ldrb	r3, [r7, #15]
 80079ba:	3301      	adds	r3, #1
 80079bc:	73fb      	strb	r3, [r7, #15]
 80079be:	7bfb      	ldrb	r3, [r7, #15]
 80079c0:	2b02      	cmp	r3, #2
 80079c2:	d9dd      	bls.n	8007980 <LSM303AGR_ACC_Get_Raw_Acceleration+0x18>
    }
  }

  return MEMS_SUCCESS;
 80079c4:	2301      	movs	r3, #1
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	3710      	adds	r7, #16
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}
	...

080079d0 <LSM303AGR_ACC_Get_Acceleration>:
    62520,  /* FS @8g */
    187580, /* FS @16g */
  },
};
status_t LSM303AGR_ACC_Get_Acceleration(void *handle, int *buff)
{
 80079d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d4:	b087      	sub	sp, #28
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
 80079da:	6039      	str	r1, [r7, #0]
  Type3Axis16bit_U raw_data_tmp;
  u8_t op_mode = 0, fs_mode = 0, shift = 0;
 80079dc:	2300      	movs	r3, #0
 80079de:	75fb      	strb	r3, [r7, #23]
 80079e0:	2300      	movs	r3, #0
 80079e2:	75bb      	strb	r3, [r7, #22]
 80079e4:	2300      	movs	r3, #0
 80079e6:	757b      	strb	r3, [r7, #21]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;
  LSM303AGR_ACC_FS_t fs;

  /* Determine which operational mode the acc is set */
  LSM303AGR_ACC_R_HiRes(handle, &hr);
 80079e8:	f107 030a 	add.w	r3, r7, #10
 80079ec:	4619      	mov	r1, r3
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 fa20 	bl	8007e34 <LSM303AGR_ACC_R_HiRes>
  LSM303AGR_ACC_R_LOWPWR_EN(handle, &lp);
 80079f4:	f107 030b 	add.w	r3, r7, #11
 80079f8:	4619      	mov	r1, r3
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f000 f9fe 	bl	8007dfc <LSM303AGR_ACC_R_LOWPWR_EN>

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8007a00:	7afb      	ldrb	r3, [r7, #11]
 8007a02:	2b08      	cmp	r3, #8
 8007a04:	d107      	bne.n	8007a16 <LSM303AGR_ACC_Get_Acceleration+0x46>
 8007a06:	7abb      	ldrb	r3, [r7, #10]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d104      	bne.n	8007a16 <LSM303AGR_ACC_Get_Acceleration+0x46>
  {
    /* op mode is LP 8-bit */
    op_mode = 2;
 8007a0c:	2302      	movs	r3, #2
 8007a0e:	75fb      	strb	r3, [r7, #23]
    shift = 8;
 8007a10:	2308      	movs	r3, #8
 8007a12:	757b      	strb	r3, [r7, #21]
 8007a14:	e017      	b.n	8007a46 <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8007a16:	7afb      	ldrb	r3, [r7, #11]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d107      	bne.n	8007a2c <LSM303AGR_ACC_Get_Acceleration+0x5c>
 8007a1c:	7abb      	ldrb	r3, [r7, #10]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d104      	bne.n	8007a2c <LSM303AGR_ACC_Get_Acceleration+0x5c>
  {
    /* op mode is Normal 10-bit */
    op_mode = 1;
 8007a22:	2301      	movs	r3, #1
 8007a24:	75fb      	strb	r3, [r7, #23]
    shift = 6;
 8007a26:	2306      	movs	r3, #6
 8007a28:	757b      	strb	r3, [r7, #21]
 8007a2a:	e00c      	b.n	8007a46 <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 8007a2c:	7afb      	ldrb	r3, [r7, #11]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d107      	bne.n	8007a42 <LSM303AGR_ACC_Get_Acceleration+0x72>
 8007a32:	7abb      	ldrb	r3, [r7, #10]
 8007a34:	2b08      	cmp	r3, #8
 8007a36:	d104      	bne.n	8007a42 <LSM303AGR_ACC_Get_Acceleration+0x72>
  {
    /* op mode is HR 12-bit */
    op_mode = 0;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	75fb      	strb	r3, [r7, #23]
    shift = 4;
 8007a3c:	2304      	movs	r3, #4
 8007a3e:	757b      	strb	r3, [r7, #21]
 8007a40:	e001      	b.n	8007a46 <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else
    return MEMS_ERROR;
 8007a42:	2300      	movs	r3, #0
 8007a44:	e0af      	b.n	8007ba6 <LSM303AGR_ACC_Get_Acceleration+0x1d6>

  /* Determine the Full Scale the acc is set */
  LSM303AGR_ACC_R_FullScale(handle, &fs);
 8007a46:	f107 0309 	add.w	r3, r7, #9
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f7ff ff6f 	bl	8007930 <LSM303AGR_ACC_R_FullScale>
  switch (fs)
 8007a52:	7a7b      	ldrb	r3, [r7, #9]
 8007a54:	2b30      	cmp	r3, #48	; 0x30
 8007a56:	d013      	beq.n	8007a80 <LSM303AGR_ACC_Get_Acceleration+0xb0>
 8007a58:	2b30      	cmp	r3, #48	; 0x30
 8007a5a:	dc14      	bgt.n	8007a86 <LSM303AGR_ACC_Get_Acceleration+0xb6>
 8007a5c:	2b20      	cmp	r3, #32
 8007a5e:	d00c      	beq.n	8007a7a <LSM303AGR_ACC_Get_Acceleration+0xaa>
 8007a60:	2b20      	cmp	r3, #32
 8007a62:	dc10      	bgt.n	8007a86 <LSM303AGR_ACC_Get_Acceleration+0xb6>
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d002      	beq.n	8007a6e <LSM303AGR_ACC_Get_Acceleration+0x9e>
 8007a68:	2b10      	cmp	r3, #16
 8007a6a:	d003      	beq.n	8007a74 <LSM303AGR_ACC_Get_Acceleration+0xa4>
 8007a6c:	e00b      	b.n	8007a86 <LSM303AGR_ACC_Get_Acceleration+0xb6>
  {
    case LSM303AGR_ACC_FS_2G:
      fs_mode = 0;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	75bb      	strb	r3, [r7, #22]
      break;
 8007a72:	e008      	b.n	8007a86 <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_4G:
      fs_mode = 1;
 8007a74:	2301      	movs	r3, #1
 8007a76:	75bb      	strb	r3, [r7, #22]
      break;
 8007a78:	e005      	b.n	8007a86 <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_8G:
      fs_mode = 2;
 8007a7a:	2302      	movs	r3, #2
 8007a7c:	75bb      	strb	r3, [r7, #22]
      break;
 8007a7e:	e002      	b.n	8007a86 <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_16G:
      fs_mode = 3;
 8007a80:	2303      	movs	r3, #3
 8007a82:	75bb      	strb	r3, [r7, #22]
      break;
 8007a84:	bf00      	nop
  }

  /* Read out raw accelerometer samples */
  LSM303AGR_ACC_Get_Raw_Acceleration(handle, raw_data_tmp.u8bit);
 8007a86:	f107 030c 	add.w	r3, r7, #12
 8007a8a:	4619      	mov	r1, r3
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f7ff ff6b 	bl	8007968 <LSM303AGR_ACC_Get_Raw_Acceleration>

  /* Apply proper shift and sensitivity */
  buff[0] = ((raw_data_tmp.i16bit[0] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8007a92:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007a96:	461a      	mov	r2, r3
 8007a98:	7d7b      	ldrb	r3, [r7, #21]
 8007a9a:	fa42 f303 	asr.w	r3, r2, r3
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8007aa4:	7dfa      	ldrb	r2, [r7, #23]
 8007aa6:	7dbb      	ldrb	r3, [r7, #22]
 8007aa8:	4e41      	ldr	r6, [pc, #260]	; (8007bb0 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8007aaa:	0092      	lsls	r2, r2, #2
 8007aac:	4413      	add	r3, r2
 8007aae:	00db      	lsls	r3, r3, #3
 8007ab0:	4433      	add	r3, r6
 8007ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab6:	fb02 fc01 	mul.w	ip, r2, r1
 8007aba:	fb00 f603 	mul.w	r6, r0, r3
 8007abe:	4466      	add	r6, ip
 8007ac0:	fba0 2302 	umull	r2, r3, r0, r2
 8007ac4:	18f1      	adds	r1, r6, r3
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	f512 7afa 	adds.w	sl, r2, #500	; 0x1f4
 8007acc:	f143 0b00 	adc.w	fp, r3, #0
 8007ad0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ad4:	f04f 0300 	mov.w	r3, #0
 8007ad8:	4650      	mov	r0, sl
 8007ada:	4659      	mov	r1, fp
 8007adc:	f7f9 f8bc 	bl	8000c58 <__aeabi_ldivmod>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	460b      	mov	r3, r1
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	601a      	str	r2, [r3, #0]
  buff[1] = ((raw_data_tmp.i16bit[1] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8007ae8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007aec:	461a      	mov	r2, r3
 8007aee:	7d7b      	ldrb	r3, [r7, #21]
 8007af0:	fa42 f303 	asr.w	r3, r2, r3
 8007af4:	4618      	mov	r0, r3
 8007af6:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8007afa:	7dfa      	ldrb	r2, [r7, #23]
 8007afc:	7dbb      	ldrb	r3, [r7, #22]
 8007afe:	4e2c      	ldr	r6, [pc, #176]	; (8007bb0 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8007b00:	0092      	lsls	r2, r2, #2
 8007b02:	4413      	add	r3, r2
 8007b04:	00db      	lsls	r3, r3, #3
 8007b06:	4433      	add	r3, r6
 8007b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b0c:	fb02 fc01 	mul.w	ip, r2, r1
 8007b10:	fb00 f603 	mul.w	r6, r0, r3
 8007b14:	4466      	add	r6, ip
 8007b16:	fba0 2302 	umull	r2, r3, r0, r2
 8007b1a:	18f1      	adds	r1, r6, r3
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	f512 78fa 	adds.w	r8, r2, #500	; 0x1f4
 8007b22:	f143 0900 	adc.w	r9, r3, #0
 8007b26:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007b2a:	f04f 0300 	mov.w	r3, #0
 8007b2e:	4640      	mov	r0, r8
 8007b30:	4649      	mov	r1, r9
 8007b32:	f7f9 f891 	bl	8000c58 <__aeabi_ldivmod>
 8007b36:	4602      	mov	r2, r0
 8007b38:	460b      	mov	r3, r1
 8007b3a:	4610      	mov	r0, r2
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	3304      	adds	r3, #4
 8007b42:	4602      	mov	r2, r0
 8007b44:	601a      	str	r2, [r3, #0]
  buff[2] = ((raw_data_tmp.i16bit[2] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8007b46:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	7d7b      	ldrb	r3, [r7, #21]
 8007b4e:	fa42 f303 	asr.w	r3, r2, r3
 8007b52:	4618      	mov	r0, r3
 8007b54:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8007b58:	7dfa      	ldrb	r2, [r7, #23]
 8007b5a:	7dbb      	ldrb	r3, [r7, #22]
 8007b5c:	4e14      	ldr	r6, [pc, #80]	; (8007bb0 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8007b5e:	0092      	lsls	r2, r2, #2
 8007b60:	4413      	add	r3, r2
 8007b62:	00db      	lsls	r3, r3, #3
 8007b64:	4433      	add	r3, r6
 8007b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b6a:	fb02 fc01 	mul.w	ip, r2, r1
 8007b6e:	fb00 f603 	mul.w	r6, r0, r3
 8007b72:	4466      	add	r6, ip
 8007b74:	fba0 2302 	umull	r2, r3, r0, r2
 8007b78:	18f1      	adds	r1, r6, r3
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	f512 74fa 	adds.w	r4, r2, #500	; 0x1f4
 8007b80:	f143 0500 	adc.w	r5, r3, #0
 8007b84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007b88:	f04f 0300 	mov.w	r3, #0
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	4629      	mov	r1, r5
 8007b90:	f7f9 f862 	bl	8000c58 <__aeabi_ldivmod>
 8007b94:	4602      	mov	r2, r0
 8007b96:	460b      	mov	r3, r1
 8007b98:	4610      	mov	r0, r2
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	3308      	adds	r3, #8
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	601a      	str	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007ba4:	2301      	movs	r3, #1
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	371c      	adds	r7, #28
 8007baa:	46bd      	mov	sp, r7
 8007bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bb0:	080180b0 	.word	0x080180b0

08007bb4 <LSM303AGR_ACC_W_ODR>:
* Input          : LSM303AGR_ACC_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ODR(void *handle, LSM303AGR_ACC_ODR_t newValue)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b084      	sub	sp, #16
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8007bc0:	f107 020f 	add.w	r2, r7, #15
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	2120      	movs	r1, #32
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f7ff fe19 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d101      	bne.n	8007bd8 <LSM303AGR_ACC_W_ODR+0x24>
    return MEMS_ERROR;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	e016      	b.n	8007c06 <LSM303AGR_ACC_W_ODR+0x52>

  value &= ~LSM303AGR_ACC_ODR_MASK;
 8007bd8:	7bfb      	ldrb	r3, [r7, #15]
 8007bda:	f003 030f 	and.w	r3, r3, #15
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007be2:	7bfa      	ldrb	r2, [r7, #15]
 8007be4:	78fb      	ldrb	r3, [r7, #3]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	b2db      	uxtb	r3, r3
 8007bea:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8007bec:	f107 020f 	add.w	r2, r7, #15
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	2120      	movs	r1, #32
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f7ff fde2 	bl	80077be <LSM303AGR_ACC_WriteReg>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d101      	bne.n	8007c04 <LSM303AGR_ACC_W_ODR+0x50>
    return MEMS_ERROR;
 8007c00:	2300      	movs	r3, #0
 8007c02:	e000      	b.n	8007c06 <LSM303AGR_ACC_W_ODR+0x52>

  return MEMS_SUCCESS;
 8007c04:	2301      	movs	r3, #1
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3710      	adds	r7, #16
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}

08007c0e <LSM303AGR_ACC_R_ODR>:
* Input          : Pointer to LSM303AGR_ACC_ODR_t
* Output         : Status of ODR see LSM303AGR_ACC_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ODR(void *handle, LSM303AGR_ACC_ODR_t *value)
{
 8007c0e:	b580      	push	{r7, lr}
 8007c10:	b082      	sub	sp, #8
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
 8007c16:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8007c18:	2301      	movs	r3, #1
 8007c1a:	683a      	ldr	r2, [r7, #0]
 8007c1c:	2120      	movs	r1, #32
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f7ff fdee 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007c24:	4603      	mov	r3, r0
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d101      	bne.n	8007c2e <LSM303AGR_ACC_R_ODR+0x20>
    return MEMS_ERROR;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	e007      	b.n	8007c3e <LSM303AGR_ACC_R_ODR+0x30>

  *value &= LSM303AGR_ACC_ODR_MASK; //mask
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	781b      	ldrb	r3, [r3, #0]
 8007c32:	f023 030f 	bic.w	r3, r3, #15
 8007c36:	b2da      	uxtb	r2, r3
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007c3c:	2301      	movs	r3, #1
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3708      	adds	r7, #8
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}

08007c46 <LSM303AGR_ACC_W_XEN>:
* Input          : LSM303AGR_ACC_XEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_XEN(void *handle, LSM303AGR_ACC_XEN_t newValue)
{
 8007c46:	b580      	push	{r7, lr}
 8007c48:	b084      	sub	sp, #16
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]
 8007c4e:	460b      	mov	r3, r1
 8007c50:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8007c52:	f107 020f 	add.w	r2, r7, #15
 8007c56:	2301      	movs	r3, #1
 8007c58:	2120      	movs	r1, #32
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f7ff fdd0 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d101      	bne.n	8007c6a <LSM303AGR_ACC_W_XEN+0x24>
    return MEMS_ERROR;
 8007c66:	2300      	movs	r3, #0
 8007c68:	e016      	b.n	8007c98 <LSM303AGR_ACC_W_XEN+0x52>

  value &= ~LSM303AGR_ACC_XEN_MASK;
 8007c6a:	7bfb      	ldrb	r3, [r7, #15]
 8007c6c:	f023 0301 	bic.w	r3, r3, #1
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007c74:	7bfa      	ldrb	r2, [r7, #15]
 8007c76:	78fb      	ldrb	r3, [r7, #3]
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8007c7e:	f107 020f 	add.w	r2, r7, #15
 8007c82:	2301      	movs	r3, #1
 8007c84:	2120      	movs	r1, #32
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f7ff fd99 	bl	80077be <LSM303AGR_ACC_WriteReg>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d101      	bne.n	8007c96 <LSM303AGR_ACC_W_XEN+0x50>
    return MEMS_ERROR;
 8007c92:	2300      	movs	r3, #0
 8007c94:	e000      	b.n	8007c98 <LSM303AGR_ACC_W_XEN+0x52>

  return MEMS_SUCCESS;
 8007c96:	2301      	movs	r3, #1
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3710      	adds	r7, #16
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <LSM303AGR_ACC_R_XEN>:
* Input          : Pointer to LSM303AGR_ACC_XEN_t
* Output         : Status of XEN see LSM303AGR_ACC_XEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XEN(void *handle, LSM303AGR_ACC_XEN_t *value)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8007caa:	2301      	movs	r3, #1
 8007cac:	683a      	ldr	r2, [r7, #0]
 8007cae:	2120      	movs	r1, #32
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f7ff fda5 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d101      	bne.n	8007cc0 <LSM303AGR_ACC_R_XEN+0x20>
    return MEMS_ERROR;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	e007      	b.n	8007cd0 <LSM303AGR_ACC_R_XEN+0x30>

  *value &= LSM303AGR_ACC_XEN_MASK; //mask
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	f003 0301 	and.w	r3, r3, #1
 8007cc8:	b2da      	uxtb	r2, r3
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007cce:	2301      	movs	r3, #1
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3708      	adds	r7, #8
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <LSM303AGR_ACC_W_YEN>:
* Input          : LSM303AGR_ACC_YEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_YEN(void *handle, LSM303AGR_ACC_YEN_t newValue)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	460b      	mov	r3, r1
 8007ce2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8007ce4:	f107 020f 	add.w	r2, r7, #15
 8007ce8:	2301      	movs	r3, #1
 8007cea:	2120      	movs	r1, #32
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f7ff fd87 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d101      	bne.n	8007cfc <LSM303AGR_ACC_W_YEN+0x24>
    return MEMS_ERROR;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	e016      	b.n	8007d2a <LSM303AGR_ACC_W_YEN+0x52>

  value &= ~LSM303AGR_ACC_YEN_MASK;
 8007cfc:	7bfb      	ldrb	r3, [r7, #15]
 8007cfe:	f023 0302 	bic.w	r3, r3, #2
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007d06:	7bfa      	ldrb	r2, [r7, #15]
 8007d08:	78fb      	ldrb	r3, [r7, #3]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8007d10:	f107 020f 	add.w	r2, r7, #15
 8007d14:	2301      	movs	r3, #1
 8007d16:	2120      	movs	r1, #32
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f7ff fd50 	bl	80077be <LSM303AGR_ACC_WriteReg>
 8007d1e:	4603      	mov	r3, r0
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d101      	bne.n	8007d28 <LSM303AGR_ACC_W_YEN+0x50>
    return MEMS_ERROR;
 8007d24:	2300      	movs	r3, #0
 8007d26:	e000      	b.n	8007d2a <LSM303AGR_ACC_W_YEN+0x52>

  return MEMS_SUCCESS;
 8007d28:	2301      	movs	r3, #1
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3710      	adds	r7, #16
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}

08007d32 <LSM303AGR_ACC_R_YEN>:
* Input          : Pointer to LSM303AGR_ACC_YEN_t
* Output         : Status of YEN see LSM303AGR_ACC_YEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_YEN(void *handle, LSM303AGR_ACC_YEN_t *value)
{
 8007d32:	b580      	push	{r7, lr}
 8007d34:	b082      	sub	sp, #8
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
 8007d3a:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	683a      	ldr	r2, [r7, #0]
 8007d40:	2120      	movs	r1, #32
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f7ff fd5c 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d101      	bne.n	8007d52 <LSM303AGR_ACC_R_YEN+0x20>
    return MEMS_ERROR;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e007      	b.n	8007d62 <LSM303AGR_ACC_R_YEN+0x30>

  *value &= LSM303AGR_ACC_YEN_MASK; //mask
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	f003 0302 	and.w	r3, r3, #2
 8007d5a:	b2da      	uxtb	r2, r3
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007d60:	2301      	movs	r3, #1
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3708      	adds	r7, #8
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}

08007d6a <LSM303AGR_ACC_W_ZEN>:
* Input          : LSM303AGR_ACC_ZEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ZEN(void *handle, LSM303AGR_ACC_ZEN_t newValue)
{
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b084      	sub	sp, #16
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
 8007d72:	460b      	mov	r3, r1
 8007d74:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8007d76:	f107 020f 	add.w	r2, r7, #15
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	2120      	movs	r1, #32
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f7ff fd3e 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d101      	bne.n	8007d8e <LSM303AGR_ACC_W_ZEN+0x24>
    return MEMS_ERROR;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	e016      	b.n	8007dbc <LSM303AGR_ACC_W_ZEN+0x52>

  value &= ~LSM303AGR_ACC_ZEN_MASK;
 8007d8e:	7bfb      	ldrb	r3, [r7, #15]
 8007d90:	f023 0304 	bic.w	r3, r3, #4
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007d98:	7bfa      	ldrb	r2, [r7, #15]
 8007d9a:	78fb      	ldrb	r3, [r7, #3]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8007da2:	f107 020f 	add.w	r2, r7, #15
 8007da6:	2301      	movs	r3, #1
 8007da8:	2120      	movs	r1, #32
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f7ff fd07 	bl	80077be <LSM303AGR_ACC_WriteReg>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d101      	bne.n	8007dba <LSM303AGR_ACC_W_ZEN+0x50>
    return MEMS_ERROR;
 8007db6:	2300      	movs	r3, #0
 8007db8:	e000      	b.n	8007dbc <LSM303AGR_ACC_W_ZEN+0x52>

  return MEMS_SUCCESS;
 8007dba:	2301      	movs	r3, #1
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3710      	adds	r7, #16
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <LSM303AGR_ACC_R_ZEN>:
* Input          : Pointer to LSM303AGR_ACC_ZEN_t
* Output         : Status of ZEN see LSM303AGR_ACC_ZEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ZEN(void *handle, LSM303AGR_ACC_ZEN_t *value)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b082      	sub	sp, #8
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8007dce:	2301      	movs	r3, #1
 8007dd0:	683a      	ldr	r2, [r7, #0]
 8007dd2:	2120      	movs	r1, #32
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f7ff fd13 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d101      	bne.n	8007de4 <LSM303AGR_ACC_R_ZEN+0x20>
    return MEMS_ERROR;
 8007de0:	2300      	movs	r3, #0
 8007de2:	e007      	b.n	8007df4 <LSM303AGR_ACC_R_ZEN+0x30>

  *value &= LSM303AGR_ACC_ZEN_MASK; //mask
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	f003 0304 	and.w	r3, r3, #4
 8007dec:	b2da      	uxtb	r2, r3
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007df2:	2301      	movs	r3, #1
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3708      	adds	r7, #8
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <LSM303AGR_ACC_R_LOWPWR_EN>:
* Input          : Pointer to LSM303AGR_ACC_LPEN_t
* Output         : Status of LPEN see LSM303AGR_ACC_LPEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_LOWPWR_EN(void *handle, LSM303AGR_ACC_LPEN_t *value)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8007e06:	2301      	movs	r3, #1
 8007e08:	683a      	ldr	r2, [r7, #0]
 8007e0a:	2120      	movs	r1, #32
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f7ff fcf7 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d101      	bne.n	8007e1c <LSM303AGR_ACC_R_LOWPWR_EN+0x20>
    return MEMS_ERROR;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	e007      	b.n	8007e2c <LSM303AGR_ACC_R_LOWPWR_EN+0x30>

  *value &= LSM303AGR_ACC_LPEN_MASK; //mask
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	f003 0308 	and.w	r3, r3, #8
 8007e24:	b2da      	uxtb	r2, r3
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007e2a:	2301      	movs	r3, #1
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3708      	adds	r7, #8
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <LSM303AGR_ACC_R_HiRes>:
* Input          : Pointer to LSM303AGR_ACC_HR_t
* Output         : Status of HR see LSM303AGR_ACC_HR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_HiRes(void *handle, LSM303AGR_ACC_HR_t *value)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8007e3e:	2301      	movs	r3, #1
 8007e40:	683a      	ldr	r2, [r7, #0]
 8007e42:	2123      	movs	r1, #35	; 0x23
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f7ff fcdb 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d101      	bne.n	8007e54 <LSM303AGR_ACC_R_HiRes+0x20>
    return MEMS_ERROR;
 8007e50:	2300      	movs	r3, #0
 8007e52:	e007      	b.n	8007e64 <LSM303AGR_ACC_R_HiRes+0x30>

  *value &= LSM303AGR_ACC_HR_MASK; //mask
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	f003 0308 	and.w	r3, r3, #8
 8007e5c:	b2da      	uxtb	r2, r3
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007e62:	2301      	movs	r3, #1
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3708      	adds	r7, #8
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <LSM303AGR_ACC_R_XDataAvail>:
* Input          : Pointer to LSM303AGR_ACC_XDA_t
* Output         : Status of XDA see LSM303AGR_ACC_XDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XDataAvail(void *handle, LSM303AGR_ACC_XDA_t *value)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b082      	sub	sp, #8
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_STATUS_REG2, (u8_t *)value, 1) )
 8007e76:	2301      	movs	r3, #1
 8007e78:	683a      	ldr	r2, [r7, #0]
 8007e7a:	2127      	movs	r1, #39	; 0x27
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f7ff fcbf 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d101      	bne.n	8007e8c <LSM303AGR_ACC_R_XDataAvail+0x20>
    return MEMS_ERROR;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	e007      	b.n	8007e9c <LSM303AGR_ACC_R_XDataAvail+0x30>

  *value &= LSM303AGR_ACC_XDA_MASK; //mask
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	781b      	ldrb	r3, [r3, #0]
 8007e90:	f003 0301 	and.w	r3, r3, #1
 8007e94:	b2da      	uxtb	r2, r3
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007e9a:	2301      	movs	r3, #1
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3708      	adds	r7, #8
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <LSM303AGR_ACC_W_FifoMode>:
* Input          : LSM303AGR_ACC_FM_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FifoMode(void *handle, LSM303AGR_ACC_FM_t newValue)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	460b      	mov	r3, r1
 8007eae:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8007eb0:	f107 020f 	add.w	r2, r7, #15
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	212e      	movs	r1, #46	; 0x2e
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f7ff fca1 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d101      	bne.n	8007ec8 <LSM303AGR_ACC_W_FifoMode+0x24>
    return MEMS_ERROR;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	e016      	b.n	8007ef6 <LSM303AGR_ACC_W_FifoMode+0x52>

  value &= ~LSM303AGR_ACC_FM_MASK;
 8007ec8:	7bfb      	ldrb	r3, [r7, #15]
 8007eca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007ed2:	7bfa      	ldrb	r2, [r7, #15]
 8007ed4:	78fb      	ldrb	r3, [r7, #3]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8007edc:	f107 020f 	add.w	r2, r7, #15
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	212e      	movs	r1, #46	; 0x2e
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f7ff fc6a 	bl	80077be <LSM303AGR_ACC_WriteReg>
 8007eea:	4603      	mov	r3, r0
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d101      	bne.n	8007ef4 <LSM303AGR_ACC_W_FifoMode+0x50>
    return MEMS_ERROR;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	e000      	b.n	8007ef6 <LSM303AGR_ACC_W_FifoMode+0x52>

  return MEMS_SUCCESS;
 8007ef4:	2301      	movs	r3, #1
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3710      	adds	r7, #16
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
	...

08007f00 <LSM303AGR_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Init( DrvContextTypeDef *handle )
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b086      	sub	sp, #24
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]

  uint8_t axes_status[] = { 1, 1, 1 };
 8007f08:	4a28      	ldr	r2, [pc, #160]	; (8007fac <LSM303AGR_X_Init+0xac>)
 8007f0a:	f107 030c 	add.w	r3, r7, #12
 8007f0e:	6812      	ldr	r2, [r2, #0]
 8007f10:	4611      	mov	r1, r2
 8007f12:	8019      	strh	r1, [r3, #0]
 8007f14:	3302      	adds	r3, #2
 8007f16:	0c12      	lsrs	r2, r2, #16
 8007f18:	701a      	strb	r2, [r3, #0]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	689b      	ldr	r3, [r3, #8]
 8007f1e:	617b      	str	r3, [r7, #20]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	613b      	str	r3, [r7, #16]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f000 f8cd 	bl	80080c6 <LSM303AGR_X_Check_WhoAmI>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b01      	cmp	r3, #1
 8007f30:	d101      	bne.n	8007f36 <LSM303AGR_X_Init+0x36>
  {
    return COMPONENT_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e035      	b.n	8007fa2 <LSM303AGR_X_Init+0xa2>
  }

  /* Enable BDU */
  if ( LSM303AGR_ACC_W_BlockDataUpdate( (void *)handle, LSM303AGR_ACC_BDU_ENABLED ) == MEMS_ERROR )
 8007f36:	2180      	movs	r1, #128	; 0x80
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f7ff fc9f 	bl	800787c <LSM303AGR_ACC_W_BlockDataUpdate>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d101      	bne.n	8007f48 <LSM303AGR_X_Init+0x48>
  {
    return COMPONENT_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e02c      	b.n	8007fa2 <LSM303AGR_X_Init+0xa2>
  }

  /* FIFO mode selection */
  if ( LSM303AGR_ACC_W_FifoMode( (void *)handle, LSM303AGR_ACC_FM_BYPASS ) == MEMS_ERROR )
 8007f48:	2100      	movs	r1, #0
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f7ff ffaa 	bl	8007ea4 <LSM303AGR_ACC_W_FifoMode>
 8007f50:	4603      	mov	r3, r0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d101      	bne.n	8007f5a <LSM303AGR_X_Init+0x5a>
  {
    return COMPONENT_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	e023      	b.n	8007fa2 <LSM303AGR_X_Init+0xa2>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 100.0f;
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	4a14      	ldr	r2, [pc, #80]	; (8007fb0 <LSM303AGR_X_Init+0xb0>)
 8007f5e:	601a      	str	r2, [r3, #0]

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 8007f60:	2100      	movs	r1, #0
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f7ff fe26 	bl	8007bb4 <LSM303AGR_ACC_W_ODR>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d101      	bne.n	8007f72 <LSM303AGR_X_Init+0x72>
  {
    return COMPONENT_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e017      	b.n	8007fa2 <LSM303AGR_X_Init+0xa2>
  }

  /* Full scale selection. */
  if ( LSM303AGR_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8007f72:	2100      	movs	r1, #0
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 fa33 	bl	80083e0 <LSM303AGR_X_Set_FS>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d101      	bne.n	8007f84 <LSM303AGR_X_Init+0x84>
  {
    return COMPONENT_ERROR;
 8007f80:	2301      	movs	r3, #1
 8007f82:	e00e      	b.n	8007fa2 <LSM303AGR_X_Init+0xa2>
  }

  /* Enable axes. */
  if ( LSM303AGR_X_Set_Axes_Status( handle, axes_status ) == COMPONENT_ERROR )
 8007f84:	f107 030c 	add.w	r3, r7, #12
 8007f88:	4619      	mov	r1, r3
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 fad0 	bl	8008530 <LSM303AGR_X_Set_Axes_Status>
 8007f90:	4603      	mov	r3, r0
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d101      	bne.n	8007f9a <LSM303AGR_X_Init+0x9a>
  {
    return COMPONENT_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e003      	b.n	8007fa2 <LSM303AGR_X_Init+0xa2>
  }

  handle->isInitialized = 1;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3718      	adds	r7, #24
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	08018080 	.word	0x08018080
 8007fb0:	42c80000 	.word	0x42c80000

08007fb4 <LSM303AGR_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_DeInit( DrvContextTypeDef *handle )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	60bb      	str	r3, [r7, #8]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 f87c 	bl	80080c6 <LSM303AGR_X_Check_WhoAmI>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d101      	bne.n	8007fd8 <LSM303AGR_X_DeInit+0x24>
  {
    return COMPONENT_ERROR;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	e00f      	b.n	8007ff8 <LSM303AGR_X_DeInit+0x44>
  }

  /* Disable the component */
  if( LSM303AGR_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 f836 	bl	800804a <LSM303AGR_X_Sensor_Disable>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d101      	bne.n	8007fe8 <LSM303AGR_X_DeInit+0x34>
  {
    return COMPONENT_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e007      	b.n	8007ff8 <LSM303AGR_X_DeInit+0x44>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	f04f 0200 	mov.w	r2, #0
 8007fee:	601a      	str	r2, [r3, #0]

  handle->isInitialized = 0;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8007ff6:	2300      	movs	r3, #0
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3710      	adds	r7, #16
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <LSM303AGR_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b084      	sub	sp, #16
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	799b      	ldrb	r3, [r3, #6]
 8008018:	2b01      	cmp	r3, #1
 800801a:	d101      	bne.n	8008020 <LSM303AGR_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800801c:	2300      	movs	r3, #0
 800801e:	e010      	b.n	8008042 <LSM303AGR_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM303AGR_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	edd3 7a00 	vldr	s15, [r3]
 8008026:	eeb0 0a67 	vmov.f32	s0, s15
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 fbec 	bl	8008808 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8008030:	4603      	mov	r3, r0
 8008032:	2b01      	cmp	r3, #1
 8008034:	d101      	bne.n	800803a <LSM303AGR_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	e003      	b.n	8008042 <LSM303AGR_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2201      	movs	r2, #1
 800803e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008040:	2300      	movs	r3, #0
}
 8008042:	4618      	mov	r0, r3
 8008044:	3710      	adds	r7, #16
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}

0800804a <LSM303AGR_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 800804a:	b580      	push	{r7, lr}
 800804c:	b084      	sub	sp, #16
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	689b      	ldr	r3, [r3, #8]
 8008056:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	799b      	ldrb	r3, [r3, #6]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d101      	bne.n	800806a <LSM303AGR_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 8008066:	2300      	movs	r3, #0
 8008068:	e016      	b.n	8008098 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Store actual output data rate. */
  if ( LSM303AGR_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	4619      	mov	r1, r3
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 f8ca 	bl	8008208 <LSM303AGR_X_Get_ODR>
 8008074:	4603      	mov	r3, r0
 8008076:	2b01      	cmp	r3, #1
 8008078:	d101      	bne.n	800807e <LSM303AGR_X_Sensor_Disable+0x34>
  {
    return COMPONENT_ERROR;
 800807a:	2301      	movs	r3, #1
 800807c:	e00c      	b.n	8008098 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 800807e:	2100      	movs	r1, #0
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f7ff fd97 	bl	8007bb4 <LSM303AGR_ACC_W_ODR>
 8008086:	4603      	mov	r3, r0
 8008088:	2b00      	cmp	r3, #0
 800808a:	d101      	bne.n	8008090 <LSM303AGR_X_Sensor_Disable+0x46>
  {
    return COMPONENT_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	e003      	b.n	8008098 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  handle->isEnabled = 0;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3710      	adds	r7, #16
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <LSM303AGR_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b082      	sub	sp, #8
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM303AGR_ACC_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 80080aa:	6839      	ldr	r1, [r7, #0]
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f7ff fbc8 	bl	8007842 <LSM303AGR_ACC_R_WHO_AM_I>
 80080b2:	4603      	mov	r3, r0
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d101      	bne.n	80080bc <LSM303AGR_X_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	e000      	b.n	80080be <LSM303AGR_X_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 80080bc:	2300      	movs	r3, #0
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3708      	adds	r7, #8
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}

080080c6 <LSM303AGR_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80080c6:	b580      	push	{r7, lr}
 80080c8:	b084      	sub	sp, #16
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 80080ce:	2300      	movs	r3, #0
 80080d0:	73fb      	strb	r3, [r7, #15]

  if ( LSM303AGR_X_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 80080d2:	f107 030f 	add.w	r3, r7, #15
 80080d6:	4619      	mov	r1, r3
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f7ff ffe1 	bl	80080a0 <LSM303AGR_X_Get_WhoAmI>
 80080de:	4603      	mov	r3, r0
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d101      	bne.n	80080e8 <LSM303AGR_X_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	e007      	b.n	80080f8 <LSM303AGR_X_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	781a      	ldrb	r2, [r3, #0]
 80080ec:	7bfb      	ldrb	r3, [r7, #15]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d001      	beq.n	80080f6 <LSM303AGR_X_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	e000      	b.n	80080f8 <LSM303AGR_X_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 80080f6:	2300      	movs	r3, #0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3710      	adds	r7, #16
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <LSM303AGR_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b086      	sub	sp, #24
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	6039      	str	r1, [r7, #0]

  int data[3];

  /* Read data from LSM303AGR. */
  if ( !LSM303AGR_ACC_Get_Acceleration((void *)handle, data) )
 800810a:	f107 030c 	add.w	r3, r7, #12
 800810e:	4619      	mov	r1, r3
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f7ff fc5d 	bl	80079d0 <LSM303AGR_ACC_Get_Acceleration>
 8008116:	4603      	mov	r3, r0
 8008118:	2b00      	cmp	r3, #0
 800811a:	d101      	bne.n	8008120 <LSM303AGR_X_Get_Axes+0x20>
  {
    return COMPONENT_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	e009      	b.n	8008134 <LSM303AGR_X_Get_Axes+0x34>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = data[0];
 8008120:	68fa      	ldr	r2, [r7, #12]
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = data[1];
 8008126:	693a      	ldr	r2, [r7, #16]
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = data[2];
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8008132:	2300      	movs	r3, #0
}
 8008134:	4618      	mov	r0, r3
 8008136:	3718      	adds	r7, #24
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <LSM303AGR_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 8008146:	f107 0308 	add.w	r3, r7, #8
 800814a:	4619      	mov	r1, r3
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 fa7e 	bl	800864e <LSM303AGR_X_Get_Axes_Raw>
 8008152:	4603      	mov	r3, r0
 8008154:	2b01      	cmp	r3, #1
 8008156:	d101      	bne.n	800815c <LSM303AGR_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e00c      	b.n	8008176 <LSM303AGR_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800815c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 8008164:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800816c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	3710      	adds	r7, #16
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}

0800817e <LSM303AGR_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b084      	sub	sp, #16
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
 8008186:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_LPEN_t lp_value;
  LSM303AGR_ACC_HR_t hr_value;

  /* Read low power flag */
  if( LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp_value ) == MEMS_ERROR )
 8008188:	f107 030f 	add.w	r3, r7, #15
 800818c:	4619      	mov	r1, r3
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f7ff fe34 	bl	8007dfc <LSM303AGR_ACC_R_LOWPWR_EN>
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d101      	bne.n	800819e <LSM303AGR_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	e02f      	b.n	80081fe <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  /* Read high performance flag */
  if( LSM303AGR_ACC_R_HiRes( (void *)handle, &hr_value ) == MEMS_ERROR )
 800819e:	f107 030e 	add.w	r3, r7, #14
 80081a2:	4619      	mov	r1, r3
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f7ff fe45 	bl	8007e34 <LSM303AGR_ACC_R_HiRes>
 80081aa:	4603      	mov	r3, r0
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d101      	bne.n	80081b4 <LSM303AGR_X_Get_Sensitivity+0x36>
  {
    return COMPONENT_ERROR;
 80081b0:	2301      	movs	r3, #1
 80081b2:	e024      	b.n	80081fe <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  if( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 80081b4:	7bfb      	ldrb	r3, [r7, #15]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d108      	bne.n	80081cc <LSM303AGR_X_Get_Sensitivity+0x4e>
 80081ba:	7bbb      	ldrb	r3, [r7, #14]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d105      	bne.n	80081cc <LSM303AGR_X_Get_Sensitivity+0x4e>
  {
    /* Normal Mode */
    return LSM303AGR_X_Get_Sensitivity_Normal_Mode( handle, sensitivity );
 80081c0:	6839      	ldr	r1, [r7, #0]
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 fbec 	bl	80089a0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode>
 80081c8:	4603      	mov	r3, r0
 80081ca:	e018      	b.n	80081fe <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_ENABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 80081cc:	7bfb      	ldrb	r3, [r7, #15]
 80081ce:	2b08      	cmp	r3, #8
 80081d0:	d108      	bne.n	80081e4 <LSM303AGR_X_Get_Sensitivity+0x66>
 80081d2:	7bbb      	ldrb	r3, [r7, #14]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d105      	bne.n	80081e4 <LSM303AGR_X_Get_Sensitivity+0x66>
  {
    /* Low Power Mode */
    return LSM303AGR_X_Get_Sensitivity_LP_Mode( handle, sensitivity );
 80081d8:	6839      	ldr	r1, [r7, #0]
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 fc22 	bl	8008a24 <LSM303AGR_X_Get_Sensitivity_LP_Mode>
 80081e0:	4603      	mov	r3, r0
 80081e2:	e00c      	b.n	80081fe <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_ENABLED )
 80081e4:	7bfb      	ldrb	r3, [r7, #15]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d108      	bne.n	80081fc <LSM303AGR_X_Get_Sensitivity+0x7e>
 80081ea:	7bbb      	ldrb	r3, [r7, #14]
 80081ec:	2b08      	cmp	r3, #8
 80081ee:	d105      	bne.n	80081fc <LSM303AGR_X_Get_Sensitivity+0x7e>
  {
    /* High Resolution Mode */
    return LSM303AGR_X_Get_Sensitivity_HR_Mode( handle, sensitivity );
 80081f0:	6839      	ldr	r1, [r7, #0]
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 fc58 	bl	8008aa8 <LSM303AGR_X_Get_Sensitivity_HR_Mode>
 80081f8:	4603      	mov	r3, r0
 80081fa:	e000      	b.n	80081fe <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else
  {
    /* Not allowed */
    return COMPONENT_ERROR;
 80081fc:	2301      	movs	r3, #1
  }
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3710      	adds	r7, #16
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
	...

08008208 <LSM303AGR_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_ODR_t odr_low_level;

  if ( LSM303AGR_ACC_R_ODR( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 8008212:	f107 030f 	add.w	r3, r7, #15
 8008216:	4619      	mov	r1, r3
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f7ff fcf8 	bl	8007c0e <LSM303AGR_ACC_R_ODR>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d101      	bne.n	8008228 <LSM303AGR_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	e045      	b.n	80082b4 <LSM303AGR_X_Get_ODR+0xac>
  }

  switch( odr_low_level )
 8008228:	7bfb      	ldrb	r3, [r7, #15]
 800822a:	2b70      	cmp	r3, #112	; 0x70
 800822c:	d038      	beq.n	80082a0 <LSM303AGR_X_Get_ODR+0x98>
 800822e:	2b70      	cmp	r3, #112	; 0x70
 8008230:	dc3a      	bgt.n	80082a8 <LSM303AGR_X_Get_ODR+0xa0>
 8008232:	2b60      	cmp	r3, #96	; 0x60
 8008234:	d030      	beq.n	8008298 <LSM303AGR_X_Get_ODR+0x90>
 8008236:	2b60      	cmp	r3, #96	; 0x60
 8008238:	dc36      	bgt.n	80082a8 <LSM303AGR_X_Get_ODR+0xa0>
 800823a:	2b50      	cmp	r3, #80	; 0x50
 800823c:	d028      	beq.n	8008290 <LSM303AGR_X_Get_ODR+0x88>
 800823e:	2b50      	cmp	r3, #80	; 0x50
 8008240:	dc32      	bgt.n	80082a8 <LSM303AGR_X_Get_ODR+0xa0>
 8008242:	2b40      	cmp	r3, #64	; 0x40
 8008244:	d020      	beq.n	8008288 <LSM303AGR_X_Get_ODR+0x80>
 8008246:	2b40      	cmp	r3, #64	; 0x40
 8008248:	dc2e      	bgt.n	80082a8 <LSM303AGR_X_Get_ODR+0xa0>
 800824a:	2b30      	cmp	r3, #48	; 0x30
 800824c:	d018      	beq.n	8008280 <LSM303AGR_X_Get_ODR+0x78>
 800824e:	2b30      	cmp	r3, #48	; 0x30
 8008250:	dc2a      	bgt.n	80082a8 <LSM303AGR_X_Get_ODR+0xa0>
 8008252:	2b20      	cmp	r3, #32
 8008254:	d010      	beq.n	8008278 <LSM303AGR_X_Get_ODR+0x70>
 8008256:	2b20      	cmp	r3, #32
 8008258:	dc26      	bgt.n	80082a8 <LSM303AGR_X_Get_ODR+0xa0>
 800825a:	2b00      	cmp	r3, #0
 800825c:	d002      	beq.n	8008264 <LSM303AGR_X_Get_ODR+0x5c>
 800825e:	2b10      	cmp	r3, #16
 8008260:	d005      	beq.n	800826e <LSM303AGR_X_Get_ODR+0x66>
 8008262:	e021      	b.n	80082a8 <LSM303AGR_X_Get_ODR+0xa0>
  {
    case LSM303AGR_ACC_ODR_DO_PWR_DOWN:
      *odr =     0.0f;
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	f04f 0200 	mov.w	r2, #0
 800826a:	601a      	str	r2, [r3, #0]
      break;
 800826c:	e021      	b.n	80082b2 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_1Hz:
      *odr =    1.0f;
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8008274:	601a      	str	r2, [r3, #0]
      break;
 8008276:	e01c      	b.n	80082b2 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_10Hz:
      *odr =    10.0f;
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	4a10      	ldr	r2, [pc, #64]	; (80082bc <LSM303AGR_X_Get_ODR+0xb4>)
 800827c:	601a      	str	r2, [r3, #0]
      break;
 800827e:	e018      	b.n	80082b2 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_25Hz:
      *odr =    25.0f;
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	4a0f      	ldr	r2, [pc, #60]	; (80082c0 <LSM303AGR_X_Get_ODR+0xb8>)
 8008284:	601a      	str	r2, [r3, #0]
      break;
 8008286:	e014      	b.n	80082b2 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_50Hz:
      *odr =    50.0f;
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	4a0e      	ldr	r2, [pc, #56]	; (80082c4 <LSM303AGR_X_Get_ODR+0xbc>)
 800828c:	601a      	str	r2, [r3, #0]
      break;
 800828e:	e010      	b.n	80082b2 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_100Hz:
      *odr =   100.0f;
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	4a0d      	ldr	r2, [pc, #52]	; (80082c8 <LSM303AGR_X_Get_ODR+0xc0>)
 8008294:	601a      	str	r2, [r3, #0]
      break;
 8008296:	e00c      	b.n	80082b2 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_200Hz:
      *odr =   200.0f;
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	4a0c      	ldr	r2, [pc, #48]	; (80082cc <LSM303AGR_X_Get_ODR+0xc4>)
 800829c:	601a      	str	r2, [r3, #0]
      break;
 800829e:	e008      	b.n	80082b2 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_400Hz:
      *odr =   400.0f;
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	4a0b      	ldr	r2, [pc, #44]	; (80082d0 <LSM303AGR_X_Get_ODR+0xc8>)
 80082a4:	601a      	str	r2, [r3, #0]
      break;
 80082a6:	e004      	b.n	80082b2 <LSM303AGR_X_Get_ODR+0xaa>
    default:
      *odr =    -1.0f;
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	4a0a      	ldr	r2, [pc, #40]	; (80082d4 <LSM303AGR_X_Get_ODR+0xcc>)
 80082ac:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	e000      	b.n	80082b4 <LSM303AGR_X_Get_ODR+0xac>
  }

  return COMPONENT_OK;
 80082b2:	2300      	movs	r3, #0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3710      	adds	r7, #16
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}
 80082bc:	41200000 	.word	0x41200000
 80082c0:	41c80000 	.word	0x41c80000
 80082c4:	42480000 	.word	0x42480000
 80082c8:	42c80000 	.word	0x42c80000
 80082cc:	43480000 	.word	0x43480000
 80082d0:	43c80000 	.word	0x43c80000
 80082d4:	bf800000 	.word	0xbf800000

080082d8 <LSM303AGR_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b082      	sub	sp, #8
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 80082e0:	460b      	mov	r3, r1
 80082e2:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	799b      	ldrb	r3, [r3, #6]
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d109      	bne.n	8008300 <LSM303AGR_X_Set_ODR+0x28>
  {
    if(LSM303AGR_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 80082ec:	78fb      	ldrb	r3, [r7, #3]
 80082ee:	4619      	mov	r1, r3
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 fa11 	bl	8008718 <LSM303AGR_X_Set_ODR_When_Enabled>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d10b      	bne.n	8008314 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e00a      	b.n	8008316 <LSM303AGR_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8008300:	78fb      	ldrb	r3, [r7, #3]
 8008302:	4619      	mov	r1, r3
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 fa3d 	bl	8008784 <LSM303AGR_X_Set_ODR_When_Disabled>
 800830a:	4603      	mov	r3, r0
 800830c:	2b01      	cmp	r3, #1
 800830e:	d101      	bne.n	8008314 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008310:	2301      	movs	r3, #1
 8008312:	e000      	b.n	8008316 <LSM303AGR_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3708      	adds	r7, #8
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}

0800831e <LSM303AGR_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800831e:	b580      	push	{r7, lr}
 8008320:	b082      	sub	sp, #8
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
 8008326:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	799b      	ldrb	r3, [r3, #6]
 800832e:	2b01      	cmp	r3, #1
 8008330:	d109      	bne.n	8008346 <LSM303AGR_X_Set_ODR_Value+0x28>
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8008332:	ed97 0a00 	vldr	s0, [r7]
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 fa66 	bl	8008808 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 800833c:	4603      	mov	r3, r0
 800833e:	2b01      	cmp	r3, #1
 8008340:	d10b      	bne.n	800835a <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8008342:	2301      	movs	r3, #1
 8008344:	e00a      	b.n	800835c <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8008346:	ed97 0a00 	vldr	s0, [r7]
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 fabc 	bl	80088c8 <LSM303AGR_X_Set_ODR_Value_When_Disabled>
 8008350:	4603      	mov	r3, r0
 8008352:	2b01      	cmp	r3, #1
 8008354:	d101      	bne.n	800835a <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e000      	b.n	800835c <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 800835a:	2300      	movs	r3, #0
}
 800835c:	4618      	mov	r0, r3
 800835e:	3708      	adds	r7, #8
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}

08008364 <LSM303AGR_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b084      	sub	sp, #16
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fs_low_level;

  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800836e:	f107 030f 	add.w	r3, r7, #15
 8008372:	4619      	mov	r1, r3
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f7ff fadb 	bl	8007930 <LSM303AGR_ACC_R_FullScale>
 800837a:	4603      	mov	r3, r0
 800837c:	2b00      	cmp	r3, #0
 800837e:	d101      	bne.n	8008384 <LSM303AGR_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	e027      	b.n	80083d4 <LSM303AGR_X_Get_FS+0x70>
  }

  switch( fs_low_level )
 8008384:	7bfb      	ldrb	r3, [r7, #15]
 8008386:	2b30      	cmp	r3, #48	; 0x30
 8008388:	d019      	beq.n	80083be <LSM303AGR_X_Get_FS+0x5a>
 800838a:	2b30      	cmp	r3, #48	; 0x30
 800838c:	dc1c      	bgt.n	80083c8 <LSM303AGR_X_Get_FS+0x64>
 800838e:	2b20      	cmp	r3, #32
 8008390:	d010      	beq.n	80083b4 <LSM303AGR_X_Get_FS+0x50>
 8008392:	2b20      	cmp	r3, #32
 8008394:	dc18      	bgt.n	80083c8 <LSM303AGR_X_Get_FS+0x64>
 8008396:	2b00      	cmp	r3, #0
 8008398:	d002      	beq.n	80083a0 <LSM303AGR_X_Get_FS+0x3c>
 800839a:	2b10      	cmp	r3, #16
 800839c:	d005      	beq.n	80083aa <LSM303AGR_X_Get_FS+0x46>
 800839e:	e013      	b.n	80083c8 <LSM303AGR_X_Get_FS+0x64>
  {
    case LSM303AGR_ACC_FS_2G:
      *fullScale =  2.0f;
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80083a6:	601a      	str	r2, [r3, #0]
      break;
 80083a8:	e013      	b.n	80083d2 <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_4G:
      *fullScale =  4.0f;
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80083b0:	601a      	str	r2, [r3, #0]
      break;
 80083b2:	e00e      	b.n	80083d2 <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_8G:
      *fullScale =  8.0f;
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 80083ba:	601a      	str	r2, [r3, #0]
      break;
 80083bc:	e009      	b.n	80083d2 <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_16G:
      *fullScale = 16.0f;
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 80083c4:	601a      	str	r2, [r3, #0]
      break;
 80083c6:	e004      	b.n	80083d2 <LSM303AGR_X_Get_FS+0x6e>
    default:
      *fullScale = -1.0f;
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	4a04      	ldr	r2, [pc, #16]	; (80083dc <LSM303AGR_X_Get_FS+0x78>)
 80083cc:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	e000      	b.n	80083d4 <LSM303AGR_X_Get_FS+0x70>
  }

  return COMPONENT_OK;
 80083d2:	2300      	movs	r3, #0
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3710      	adds	r7, #16
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}
 80083dc:	bf800000 	.word	0xbf800000

080083e0 <LSM303AGR_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b084      	sub	sp, #16
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	460b      	mov	r3, r1
 80083ea:	70fb      	strb	r3, [r7, #3]

  LSM303AGR_ACC_FS_t new_fs;

  switch( fullScale )
 80083ec:	78fb      	ldrb	r3, [r7, #3]
 80083ee:	2b04      	cmp	r3, #4
 80083f0:	d00c      	beq.n	800840c <LSM303AGR_X_Set_FS+0x2c>
 80083f2:	2b04      	cmp	r3, #4
 80083f4:	dc0d      	bgt.n	8008412 <LSM303AGR_X_Set_FS+0x32>
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d002      	beq.n	8008400 <LSM303AGR_X_Set_FS+0x20>
 80083fa:	2b02      	cmp	r3, #2
 80083fc:	d003      	beq.n	8008406 <LSM303AGR_X_Set_FS+0x26>
 80083fe:	e008      	b.n	8008412 <LSM303AGR_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM303AGR_ACC_FS_2G;
 8008400:	2300      	movs	r3, #0
 8008402:	73fb      	strb	r3, [r7, #15]
      break;
 8008404:	e007      	b.n	8008416 <LSM303AGR_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM303AGR_ACC_FS_4G;
 8008406:	2310      	movs	r3, #16
 8008408:	73fb      	strb	r3, [r7, #15]
      break;
 800840a:	e004      	b.n	8008416 <LSM303AGR_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM303AGR_ACC_FS_8G;
 800840c:	2320      	movs	r3, #32
 800840e:	73fb      	strb	r3, [r7, #15]
      break;
 8008410:	e001      	b.n	8008416 <LSM303AGR_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e00a      	b.n	800842c <LSM303AGR_X_Set_FS+0x4c>
  }

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8008416:	7bfb      	ldrb	r3, [r7, #15]
 8008418:	4619      	mov	r1, r3
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f7ff fa5b 	bl	80078d6 <LSM303AGR_ACC_W_FullScale>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d101      	bne.n	800842a <LSM303AGR_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 8008426:	2301      	movs	r3, #1
 8008428:	e000      	b.n	800842c <LSM303AGR_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 800842a:	2300      	movs	r3, #0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <LSM303AGR_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_FS_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
           : ( fullScale <= 4.0f ) ? LSM303AGR_ACC_FS_4G
 8008440:	edd7 7a00 	vldr	s15, [r7]
 8008444:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8008448:	eef4 7ac7 	vcmpe.f32	s15, s14
 800844c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008450:	d801      	bhi.n	8008456 <LSM303AGR_X_Set_FS_Value+0x22>
 8008452:	2300      	movs	r3, #0
 8008454:	e016      	b.n	8008484 <LSM303AGR_X_Set_FS_Value+0x50>
 8008456:	edd7 7a00 	vldr	s15, [r7]
 800845a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800845e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008466:	d801      	bhi.n	800846c <LSM303AGR_X_Set_FS_Value+0x38>
 8008468:	2310      	movs	r3, #16
 800846a:	e00b      	b.n	8008484 <LSM303AGR_X_Set_FS_Value+0x50>
 800846c:	edd7 7a00 	vldr	s15, [r7]
 8008470:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8008474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800847c:	d801      	bhi.n	8008482 <LSM303AGR_X_Set_FS_Value+0x4e>
 800847e:	2320      	movs	r3, #32
 8008480:	e000      	b.n	8008484 <LSM303AGR_X_Set_FS_Value+0x50>
 8008482:	2330      	movs	r3, #48	; 0x30
  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
 8008484:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM303AGR_ACC_FS_8G
           :                         LSM303AGR_ACC_FS_16G;

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8008486:	7bfb      	ldrb	r3, [r7, #15]
 8008488:	4619      	mov	r1, r3
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f7ff fa23 	bl	80078d6 <LSM303AGR_ACC_W_FullScale>
 8008490:	4603      	mov	r3, r0
 8008492:	2b00      	cmp	r3, #0
 8008494:	d101      	bne.n	800849a <LSM303AGR_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 8008496:	2301      	movs	r3, #1
 8008498:	e000      	b.n	800849c <LSM303AGR_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	4618      	mov	r0, r3
 800849e:	3710      	adds	r7, #16
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <LSM303AGR_X_Get_Axes_Status>:
 * @param xyz_enabled the pointer to the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Status( DrvContextTypeDef *handle, uint8_t *xyz_enabled )
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b084      	sub	sp, #16
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XEN_t xStatus;
  LSM303AGR_ACC_YEN_t yStatus;
  LSM303AGR_ACC_ZEN_t zStatus;

  if ( LSM303AGR_ACC_R_XEN( (void *)handle, &xStatus ) == MEMS_ERROR )
 80084ae:	f107 030f 	add.w	r3, r7, #15
 80084b2:	4619      	mov	r1, r3
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f7ff fbf3 	bl	8007ca0 <LSM303AGR_ACC_R_XEN>
 80084ba:	4603      	mov	r3, r0
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d101      	bne.n	80084c4 <LSM303AGR_X_Get_Axes_Status+0x20>
  {
    return COMPONENT_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	e031      	b.n	8008528 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_YEN( (void *)handle, &yStatus ) == MEMS_ERROR )
 80084c4:	f107 030e 	add.w	r3, r7, #14
 80084c8:	4619      	mov	r1, r3
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f7ff fc31 	bl	8007d32 <LSM303AGR_ACC_R_YEN>
 80084d0:	4603      	mov	r3, r0
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d101      	bne.n	80084da <LSM303AGR_X_Get_Axes_Status+0x36>
  {
    return COMPONENT_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	e026      	b.n	8008528 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_ZEN( (void *)handle, &zStatus ) == MEMS_ERROR )
 80084da:	f107 030d 	add.w	r3, r7, #13
 80084de:	4619      	mov	r1, r3
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f7ff fc6f 	bl	8007dc4 <LSM303AGR_ACC_R_ZEN>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d101      	bne.n	80084f0 <LSM303AGR_X_Get_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 80084ec:	2301      	movs	r3, #1
 80084ee:	e01b      	b.n	8008528 <LSM303AGR_X_Get_Axes_Status+0x84>
  }

  xyz_enabled[0] = ( xStatus == LSM303AGR_ACC_XEN_ENABLED ) ? 1 : 0;
 80084f0:	7bfb      	ldrb	r3, [r7, #15]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	bf0c      	ite	eq
 80084f6:	2301      	moveq	r3, #1
 80084f8:	2300      	movne	r3, #0
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	461a      	mov	r2, r3
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	701a      	strb	r2, [r3, #0]
  xyz_enabled[1] = ( yStatus == LSM303AGR_ACC_YEN_ENABLED ) ? 1 : 0;
 8008502:	7bbb      	ldrb	r3, [r7, #14]
 8008504:	2b02      	cmp	r3, #2
 8008506:	bf0c      	ite	eq
 8008508:	2301      	moveq	r3, #1
 800850a:	2300      	movne	r3, #0
 800850c:	b2da      	uxtb	r2, r3
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	3301      	adds	r3, #1
 8008512:	701a      	strb	r2, [r3, #0]
  xyz_enabled[2] = ( zStatus == LSM303AGR_ACC_ZEN_ENABLED ) ? 1 : 0;
 8008514:	7b7b      	ldrb	r3, [r7, #13]
 8008516:	2b04      	cmp	r3, #4
 8008518:	bf0c      	ite	eq
 800851a:	2301      	moveq	r3, #1
 800851c:	2300      	movne	r3, #0
 800851e:	b2da      	uxtb	r2, r3
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	3302      	adds	r3, #2
 8008524:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8008526:	2300      	movs	r3, #0
}
 8008528:	4618      	mov	r0, r3
 800852a:	3710      	adds	r7, #16
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <LSM303AGR_X_Set_Axes_Status>:
 * @param enable_xyz vector of the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_Axes_Status( DrvContextTypeDef *handle, uint8_t *enable_xyz )
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b082      	sub	sp, #8
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	6039      	str	r1, [r7, #0]

  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
                            ( enable_xyz[0] == 1 ) ? LSM303AGR_ACC_XEN_ENABLED : LSM303AGR_ACC_XEN_DISABLED ) == MEMS_ERROR )
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
 800853e:	2b01      	cmp	r3, #1
 8008540:	bf0c      	ite	eq
 8008542:	2301      	moveq	r3, #1
 8008544:	2300      	movne	r3, #0
 8008546:	b2db      	uxtb	r3, r3
 8008548:	4619      	mov	r1, r3
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f7ff fb7b 	bl	8007c46 <LSM303AGR_ACC_W_XEN>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d101      	bne.n	800855a <LSM303AGR_X_Set_Axes_Status+0x2a>
  {
    return COMPONENT_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	e022      	b.n	80085a0 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
                             ( enable_xyz[1] == 1 ) ? LSM303AGR_ACC_YEN_ENABLED : LSM303AGR_ACC_YEN_DISABLED ) == MEMS_ERROR )
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	3301      	adds	r3, #1
 800855e:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
 8008560:	2b01      	cmp	r3, #1
 8008562:	d101      	bne.n	8008568 <LSM303AGR_X_Set_Axes_Status+0x38>
 8008564:	2302      	movs	r3, #2
 8008566:	e000      	b.n	800856a <LSM303AGR_X_Set_Axes_Status+0x3a>
 8008568:	2300      	movs	r3, #0
 800856a:	4619      	mov	r1, r3
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f7ff fbb3 	bl	8007cd8 <LSM303AGR_ACC_W_YEN>
 8008572:	4603      	mov	r3, r0
 8008574:	2b00      	cmp	r3, #0
 8008576:	d101      	bne.n	800857c <LSM303AGR_X_Set_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	e011      	b.n	80085a0 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
                             ( enable_xyz[2] == 1 ) ? LSM303AGR_ACC_ZEN_ENABLED : LSM303AGR_ACC_ZEN_DISABLED ) == MEMS_ERROR )
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	3302      	adds	r3, #2
 8008580:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
 8008582:	2b01      	cmp	r3, #1
 8008584:	d101      	bne.n	800858a <LSM303AGR_X_Set_Axes_Status+0x5a>
 8008586:	2304      	movs	r3, #4
 8008588:	e000      	b.n	800858c <LSM303AGR_X_Set_Axes_Status+0x5c>
 800858a:	2300      	movs	r3, #0
 800858c:	4619      	mov	r1, r3
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f7ff fbeb 	bl	8007d6a <LSM303AGR_ACC_W_ZEN>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d101      	bne.n	800859e <LSM303AGR_X_Set_Axes_Status+0x6e>
  {
    return COMPONENT_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e000      	b.n	80085a0 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  return COMPONENT_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3708      	adds	r7, #8
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <LSM303AGR_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	460b      	mov	r3, r1
 80085b2:	607a      	str	r2, [r7, #4]
 80085b4:	72fb      	strb	r3, [r7, #11]

  if ( LSM303AGR_ACC_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 80085b6:	7af9      	ldrb	r1, [r7, #11]
 80085b8:	2301      	movs	r3, #1
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	68f8      	ldr	r0, [r7, #12]
 80085be:	f7ff f91f 	bl	8007800 <LSM303AGR_ACC_ReadReg>
 80085c2:	4603      	mov	r3, r0
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d101      	bne.n	80085cc <LSM303AGR_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e000      	b.n	80085ce <LSM303AGR_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3710      	adds	r7, #16
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}

080085d6 <LSM303AGR_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80085d6:	b580      	push	{r7, lr}
 80085d8:	b082      	sub	sp, #8
 80085da:	af00      	add	r7, sp, #0
 80085dc:	6078      	str	r0, [r7, #4]
 80085de:	460b      	mov	r3, r1
 80085e0:	70fb      	strb	r3, [r7, #3]
 80085e2:	4613      	mov	r3, r2
 80085e4:	70bb      	strb	r3, [r7, #2]

  if ( LSM303AGR_ACC_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 80085e6:	1cba      	adds	r2, r7, #2
 80085e8:	78f9      	ldrb	r1, [r7, #3]
 80085ea:	2301      	movs	r3, #1
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f7ff f8e6 	bl	80077be <LSM303AGR_ACC_WriteReg>
 80085f2:	4603      	mov	r3, r0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d101      	bne.n	80085fc <LSM303AGR_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	e000      	b.n	80085fe <LSM303AGR_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 80085fc:	2300      	movs	r3, #0
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3708      	adds	r7, #8
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}

08008606 <LSM303AGR_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8008606:	b580      	push	{r7, lr}
 8008608:	b084      	sub	sp, #16
 800860a:	af00      	add	r7, sp, #0
 800860c:	6078      	str	r0, [r7, #4]
 800860e:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XDA_t status_raw;

  if ( LSM303AGR_ACC_R_XDataAvail( (void *)handle, &status_raw ) == MEMS_ERROR )
 8008610:	f107 030f 	add.w	r3, r7, #15
 8008614:	4619      	mov	r1, r3
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f7ff fc28 	bl	8007e6c <LSM303AGR_ACC_R_XDataAvail>
 800861c:	4603      	mov	r3, r0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d101      	bne.n	8008626 <LSM303AGR_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e00f      	b.n	8008646 <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 8008626:	7bfb      	ldrb	r3, [r7, #15]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d005      	beq.n	8008638 <LSM303AGR_X_Get_DRDY_Status+0x32>
 800862c:	2b01      	cmp	r3, #1
 800862e:	d107      	bne.n	8008640 <LSM303AGR_X_Get_DRDY_Status+0x3a>
  {
    case LSM303AGR_ACC_XDA_AVAILABLE:
      *status = 1;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	2201      	movs	r2, #1
 8008634:	701a      	strb	r2, [r3, #0]
      break;
 8008636:	e005      	b.n	8008644 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    case LSM303AGR_ACC_XDA_NOT_AVAILABLE:
      *status = 0;
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	2200      	movs	r2, #0
 800863c:	701a      	strb	r2, [r3, #0]
      break;
 800863e:	e001      	b.n	8008644 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8008640:	2301      	movs	r3, #1
 8008642:	e000      	b.n	8008646 <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8008644:	2300      	movs	r3, #0
}
 8008646:	4618      	mov	r0, r3
 8008648:	3710      	adds	r7, #16
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <LSM303AGR_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b086      	sub	sp, #24
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
 8008656:	6039      	str	r1, [r7, #0]

  Type3Axis16bit_U raw_data_tmp;
  u8_t shift = 0;
 8008658:	2300      	movs	r3, #0
 800865a:	75fb      	strb	r3, [r7, #23]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;

  /* Determine which operational mode the acc is set */
  if(!LSM303AGR_ACC_R_HiRes( (void *)handle, &hr ))
 800865c:	f107 030e 	add.w	r3, r7, #14
 8008660:	4619      	mov	r1, r3
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f7ff fbe6 	bl	8007e34 <LSM303AGR_ACC_R_HiRes>
 8008668:	4603      	mov	r3, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d101      	bne.n	8008672 <LSM303AGR_X_Get_Axes_Raw+0x24>
  {
    return COMPONENT_ERROR;
 800866e:	2301      	movs	r3, #1
 8008670:	e04e      	b.n	8008710 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if(!LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp ))
 8008672:	f107 030f 	add.w	r3, r7, #15
 8008676:	4619      	mov	r1, r3
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f7ff fbbf 	bl	8007dfc <LSM303AGR_ACC_R_LOWPWR_EN>
 800867e:	4603      	mov	r3, r0
 8008680:	2b00      	cmp	r3, #0
 8008682:	d101      	bne.n	8008688 <LSM303AGR_X_Get_Axes_Raw+0x3a>
  {
    return COMPONENT_ERROR;
 8008684:	2301      	movs	r3, #1
 8008686:	e043      	b.n	8008710 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8008688:	7bfb      	ldrb	r3, [r7, #15]
 800868a:	2b08      	cmp	r3, #8
 800868c:	d105      	bne.n	800869a <LSM303AGR_X_Get_Axes_Raw+0x4c>
 800868e:	7bbb      	ldrb	r3, [r7, #14]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d102      	bne.n	800869a <LSM303AGR_X_Get_Axes_Raw+0x4c>
  {
    /* op mode is LP 8-bit */
    shift = 8;
 8008694:	2308      	movs	r3, #8
 8008696:	75fb      	strb	r3, [r7, #23]
 8008698:	e013      	b.n	80086c2 <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 800869a:	7bfb      	ldrb	r3, [r7, #15]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d105      	bne.n	80086ac <LSM303AGR_X_Get_Axes_Raw+0x5e>
 80086a0:	7bbb      	ldrb	r3, [r7, #14]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d102      	bne.n	80086ac <LSM303AGR_X_Get_Axes_Raw+0x5e>
  {
    /* op mode is Normal 10-bit */
    shift = 6;
 80086a6:	2306      	movs	r3, #6
 80086a8:	75fb      	strb	r3, [r7, #23]
 80086aa:	e00a      	b.n	80086c2 <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 80086ac:	7bfb      	ldrb	r3, [r7, #15]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d105      	bne.n	80086be <LSM303AGR_X_Get_Axes_Raw+0x70>
 80086b2:	7bbb      	ldrb	r3, [r7, #14]
 80086b4:	2b08      	cmp	r3, #8
 80086b6:	d102      	bne.n	80086be <LSM303AGR_X_Get_Axes_Raw+0x70>
  {
    /* op mode is HR 12-bit */
    shift = 4;
 80086b8:	2304      	movs	r3, #4
 80086ba:	75fb      	strb	r3, [r7, #23]
 80086bc:	e001      	b.n	80086c2 <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else
  {
    return COMPONENT_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	e026      	b.n	8008710 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Read output registers from LSM303AGR_ACC_GYRO_OUTX_L_XL to LSM303AGR_ACC_GYRO_OUTZ_H_XL. */
  if (!LSM303AGR_ACC_Get_Raw_Acceleration( (void *)handle, raw_data_tmp.u8bit ))
 80086c2:	f107 0310 	add.w	r3, r7, #16
 80086c6:	4619      	mov	r1, r3
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f7ff f94d 	bl	8007968 <LSM303AGR_ACC_Get_Raw_Acceleration>
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d101      	bne.n	80086d8 <LSM303AGR_X_Get_Axes_Raw+0x8a>
  {
    return COMPONENT_ERROR;
 80086d4:	2301      	movs	r3, #1
 80086d6:	e01b      	b.n	8008710 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Format the data. */
  pData[0] = ( raw_data_tmp.i16bit[0] >> shift );
 80086d8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80086dc:	461a      	mov	r2, r3
 80086de:	7dfb      	ldrb	r3, [r7, #23]
 80086e0:	fa42 f303 	asr.w	r3, r2, r3
 80086e4:	b21a      	sxth	r2, r3
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	801a      	strh	r2, [r3, #0]
  pData[1] = ( raw_data_tmp.i16bit[1] >> shift );
 80086ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80086ee:	461a      	mov	r2, r3
 80086f0:	7dfb      	ldrb	r3, [r7, #23]
 80086f2:	411a      	asrs	r2, r3
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	3302      	adds	r3, #2
 80086f8:	b212      	sxth	r2, r2
 80086fa:	801a      	strh	r2, [r3, #0]
  pData[2] = ( raw_data_tmp.i16bit[2] >> shift );
 80086fc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008700:	461a      	mov	r2, r3
 8008702:	7dfb      	ldrb	r3, [r7, #23]
 8008704:	411a      	asrs	r2, r3
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	3304      	adds	r3, #4
 800870a:	b212      	sxth	r2, r2
 800870c:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800870e:	2300      	movs	r3, #0
}
 8008710:	4618      	mov	r0, r3
 8008712:	3718      	adds	r7, #24
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <LSM303AGR_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b084      	sub	sp, #16
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	460b      	mov	r3, r1
 8008722:	70fb      	strb	r3, [r7, #3]
  LSM303AGR_ACC_ODR_t new_odr;

  switch( odr )
 8008724:	78fb      	ldrb	r3, [r7, #3]
 8008726:	2b04      	cmp	r3, #4
 8008728:	d81b      	bhi.n	8008762 <LSM303AGR_X_Set_ODR_When_Enabled+0x4a>
 800872a:	a201      	add	r2, pc, #4	; (adr r2, 8008730 <LSM303AGR_X_Set_ODR_When_Enabled+0x18>)
 800872c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008730:	08008745 	.word	0x08008745
 8008734:	0800874b 	.word	0x0800874b
 8008738:	08008751 	.word	0x08008751
 800873c:	08008757 	.word	0x08008757
 8008740:	0800875d 	.word	0x0800875d
  {
    case ODR_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_1Hz;
 8008744:	2310      	movs	r3, #16
 8008746:	73fb      	strb	r3, [r7, #15]
      break;
 8008748:	e00d      	b.n	8008766 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_10Hz;
 800874a:	2320      	movs	r3, #32
 800874c:	73fb      	strb	r3, [r7, #15]
      break;
 800874e:	e00a      	b.n	8008766 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM303AGR_ACC_ODR_DO_25Hz;
 8008750:	2330      	movs	r3, #48	; 0x30
 8008752:	73fb      	strb	r3, [r7, #15]
      break;
 8008754:	e007      	b.n	8008766 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_50Hz;
 8008756:	2340      	movs	r3, #64	; 0x40
 8008758:	73fb      	strb	r3, [r7, #15]
      break;
 800875a:	e004      	b.n	8008766 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_100Hz;
 800875c:	2350      	movs	r3, #80	; 0x50
 800875e:	73fb      	strb	r3, [r7, #15]
      break;
 8008760:	e001      	b.n	8008766 <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 8008762:	2301      	movs	r3, #1
 8008764:	e00a      	b.n	800877c <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8008766:	7bfb      	ldrb	r3, [r7, #15]
 8008768:	4619      	mov	r1, r3
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f7ff fa22 	bl	8007bb4 <LSM303AGR_ACC_W_ODR>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d101      	bne.n	800877a <LSM303AGR_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e000      	b.n	800877c <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 800877a:	2300      	movs	r3, #0
}
 800877c:	4618      	mov	r0, r3
 800877e:	3710      	adds	r7, #16
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <LSM303AGR_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8008784:	b480      	push	{r7}
 8008786:	b085      	sub	sp, #20
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	460b      	mov	r3, r1
 800878e:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	60bb      	str	r3, [r7, #8]

  switch( odr )
 800879c:	78fb      	ldrb	r3, [r7, #3]
 800879e:	2b04      	cmp	r3, #4
 80087a0:	d821      	bhi.n	80087e6 <LSM303AGR_X_Set_ODR_When_Disabled+0x62>
 80087a2:	a201      	add	r2, pc, #4	; (adr r2, 80087a8 <LSM303AGR_X_Set_ODR_When_Disabled+0x24>)
 80087a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087a8:	080087bd 	.word	0x080087bd
 80087ac:	080087c7 	.word	0x080087c7
 80087b0:	080087cf 	.word	0x080087cf
 80087b4:	080087d7 	.word	0x080087d7
 80087b8:	080087df 	.word	0x080087df
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 1.0f;
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80087c2:	601a      	str	r2, [r3, #0]
      break;
 80087c4:	e011      	b.n	80087ea <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 10.0f;
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	4a0b      	ldr	r2, [pc, #44]	; (80087f8 <LSM303AGR_X_Set_ODR_When_Disabled+0x74>)
 80087ca:	601a      	str	r2, [r3, #0]
      break;
 80087cc:	e00d      	b.n	80087ea <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID:
      pComponentData->Previous_ODR = 25.0f;
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	4a0a      	ldr	r2, [pc, #40]	; (80087fc <LSM303AGR_X_Set_ODR_When_Disabled+0x78>)
 80087d2:	601a      	str	r2, [r3, #0]
      break;
 80087d4:	e009      	b.n	80087ea <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 50.0f;
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	4a09      	ldr	r2, [pc, #36]	; (8008800 <LSM303AGR_X_Set_ODR_When_Disabled+0x7c>)
 80087da:	601a      	str	r2, [r3, #0]
      break;
 80087dc:	e005      	b.n	80087ea <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 100.0f;
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	4a08      	ldr	r2, [pc, #32]	; (8008804 <LSM303AGR_X_Set_ODR_When_Disabled+0x80>)
 80087e2:	601a      	str	r2, [r3, #0]
      break;
 80087e4:	e001      	b.n	80087ea <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    default:
      return COMPONENT_ERROR;
 80087e6:	2301      	movs	r3, #1
 80087e8:	e000      	b.n	80087ec <LSM303AGR_X_Set_ODR_When_Disabled+0x68>
  }

  return COMPONENT_OK;
 80087ea:	2300      	movs	r3, #0
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3714      	adds	r7, #20
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr
 80087f8:	41200000 	.word	0x41200000
 80087fc:	41c80000 	.word	0x41c80000
 8008800:	42480000 	.word	0x42480000
 8008804:	42c80000 	.word	0x42c80000

08008808 <LSM303AGR_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b084      	sub	sp, #16
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
 8008810:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_ODR_t new_odr;

  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
            : ( odr <=   10.0f ) ? LSM303AGR_ACC_ODR_DO_10Hz
 8008814:	edd7 7a00 	vldr	s15, [r7]
 8008818:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800881c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008824:	d801      	bhi.n	800882a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x22>
 8008826:	2310      	movs	r3, #16
 8008828:	e037      	b.n	800889a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800882a:	edd7 7a00 	vldr	s15, [r7]
 800882e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008832:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800883a:	d801      	bhi.n	8008840 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x38>
 800883c:	2320      	movs	r3, #32
 800883e:	e02c      	b.n	800889a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8008840:	edd7 7a00 	vldr	s15, [r7]
 8008844:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8008848:	eef4 7ac7 	vcmpe.f32	s15, s14
 800884c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008850:	d801      	bhi.n	8008856 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x4e>
 8008852:	2330      	movs	r3, #48	; 0x30
 8008854:	e021      	b.n	800889a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8008856:	edd7 7a00 	vldr	s15, [r7]
 800885a:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80088bc <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb4>
 800885e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008866:	d801      	bhi.n	800886c <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x64>
 8008868:	2340      	movs	r3, #64	; 0x40
 800886a:	e016      	b.n	800889a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800886c:	edd7 7a00 	vldr	s15, [r7]
 8008870:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80088c0 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb8>
 8008874:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800887c:	d801      	bhi.n	8008882 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x7a>
 800887e:	2350      	movs	r3, #80	; 0x50
 8008880:	e00b      	b.n	800889a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8008882:	edd7 7a00 	vldr	s15, [r7]
 8008886:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80088c4 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xbc>
 800888a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800888e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008892:	d801      	bhi.n	8008898 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x90>
 8008894:	2360      	movs	r3, #96	; 0x60
 8008896:	e000      	b.n	800889a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8008898:	2370      	movs	r3, #112	; 0x70
  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
 800889a:	73fb      	strb	r3, [r7, #15]
            : ( odr <=   50.0f ) ? LSM303AGR_ACC_ODR_DO_50Hz
            : ( odr <=  100.0f ) ? LSM303AGR_ACC_ODR_DO_100Hz
            : ( odr <=  200.0f ) ? LSM303AGR_ACC_ODR_DO_200Hz
            :                      LSM303AGR_ACC_ODR_DO_400Hz;

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 800889c:	7bfb      	ldrb	r3, [r7, #15]
 800889e:	4619      	mov	r1, r3
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f7ff f987 	bl	8007bb4 <LSM303AGR_ACC_W_ODR>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d101      	bne.n	80088b0 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xa8>
  {
    return COMPONENT_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	e000      	b.n	80088b2 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xaa>
  }

  return COMPONENT_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3710      	adds	r7, #16
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
 80088ba:	bf00      	nop
 80088bc:	42480000 	.word	0x42480000
 80088c0:	42c80000 	.word	0x42c80000
 80088c4:	43480000 	.word	0x43480000

080088c8 <LSM303AGR_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 80088c8:	b480      	push	{r7}
 80088ca:	b085      	sub	sp, #20
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
                                 : ( odr <=   10.0f ) ? 10.0f
 80088e0:	edd7 7a00 	vldr	s15, [r7]
 80088e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80088e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80088ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088f0:	d802      	bhi.n	80088f8 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x30>
 80088f2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80088f6:	e037      	b.n	8008968 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   25.0f ) ? 25.0f
 80088f8:	edd7 7a00 	vldr	s15, [r7]
 80088fc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008900:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008908:	d801      	bhi.n	800890e <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x46>
 800890a:	4b1c      	ldr	r3, [pc, #112]	; (800897c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb4>)
 800890c:	e02c      	b.n	8008968 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   50.0f ) ? 50.0f
 800890e:	edd7 7a00 	vldr	s15, [r7]
 8008912:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8008916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800891a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800891e:	d801      	bhi.n	8008924 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x5c>
 8008920:	4b17      	ldr	r3, [pc, #92]	; (8008980 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb8>)
 8008922:	e021      	b.n	8008968 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  100.0f ) ? 100.0f
 8008924:	edd7 7a00 	vldr	s15, [r7]
 8008928:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8008984 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xbc>
 800892c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008934:	d801      	bhi.n	800893a <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x72>
 8008936:	4b14      	ldr	r3, [pc, #80]	; (8008988 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc0>)
 8008938:	e016      	b.n	8008968 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  200.0f ) ? 200.0f
 800893a:	edd7 7a00 	vldr	s15, [r7]
 800893e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800898c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc4>
 8008942:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800894a:	d801      	bhi.n	8008950 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x88>
 800894c:	4b10      	ldr	r3, [pc, #64]	; (8008990 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc8>)
 800894e:	e00b      	b.n	8008968 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 :                      400.0f;
 8008950:	edd7 7a00 	vldr	s15, [r7]
 8008954:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8008994 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xcc>
 8008958:	eef4 7ac7 	vcmpe.f32	s15, s14
 800895c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008960:	d801      	bhi.n	8008966 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x9e>
 8008962:	4b0d      	ldr	r3, [pc, #52]	; (8008998 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd0>)
 8008964:	e000      	b.n	8008968 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
 8008966:	4b0d      	ldr	r3, [pc, #52]	; (800899c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd4>)
  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
 8008968:	68ba      	ldr	r2, [r7, #8]
 800896a:	6013      	str	r3, [r2, #0]

  return COMPONENT_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3714      	adds	r7, #20
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr
 800897a:	bf00      	nop
 800897c:	41200000 	.word	0x41200000
 8008980:	41c80000 	.word	0x41c80000
 8008984:	42480000 	.word	0x42480000
 8008988:	42480000 	.word	0x42480000
 800898c:	42c80000 	.word	0x42c80000
 8008990:	42c80000 	.word	0x42c80000
 8008994:	43480000 	.word	0x43480000
 8008998:	43480000 	.word	0x43480000
 800899c:	43c80000 	.word	0x43c80000

080089a0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_Normal_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b084      	sub	sp, #16
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 80089aa:	f107 030f 	add.w	r3, r7, #15
 80089ae:	4619      	mov	r1, r3
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f7fe ffbd 	bl	8007930 <LSM303AGR_ACC_R_FullScale>
 80089b6:	4603      	mov	r3, r0
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d101      	bne.n	80089c0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x20>
  {
    return COMPONENT_ERROR;
 80089bc:	2301      	movs	r3, #1
 80089be:	e023      	b.n	8008a08 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 80089c0:	7bfb      	ldrb	r3, [r7, #15]
 80089c2:	2b30      	cmp	r3, #48	; 0x30
 80089c4:	d016      	beq.n	80089f4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x54>
 80089c6:	2b30      	cmp	r3, #48	; 0x30
 80089c8:	dc18      	bgt.n	80089fc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 80089ca:	2b20      	cmp	r3, #32
 80089cc:	d00e      	beq.n	80089ec <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x4c>
 80089ce:	2b20      	cmp	r3, #32
 80089d0:	dc14      	bgt.n	80089fc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d002      	beq.n	80089dc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x3c>
 80089d6:	2b10      	cmp	r3, #16
 80089d8:	d004      	beq.n	80089e4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x44>
 80089da:	e00f      	b.n	80089fc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_NORMAL_MODE;
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	4a0c      	ldr	r2, [pc, #48]	; (8008a10 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x70>)
 80089e0:	601a      	str	r2, [r3, #0]
      break;
 80089e2:	e010      	b.n	8008a06 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_NORMAL_MODE;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	4a0b      	ldr	r2, [pc, #44]	; (8008a14 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x74>)
 80089e8:	601a      	str	r2, [r3, #0]
      break;
 80089ea:	e00c      	b.n	8008a06 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_NORMAL_MODE;
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	4a0a      	ldr	r2, [pc, #40]	; (8008a18 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x78>)
 80089f0:	601a      	str	r2, [r3, #0]
      break;
 80089f2:	e008      	b.n	8008a06 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_NORMAL_MODE;
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	4a09      	ldr	r2, [pc, #36]	; (8008a1c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x7c>)
 80089f8:	601a      	str	r2, [r3, #0]
      break;
 80089fa:	e004      	b.n	8008a06 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	4a08      	ldr	r2, [pc, #32]	; (8008a20 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x80>)
 8008a00:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e000      	b.n	8008a08 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  return COMPONENT_OK;
 8008a06:	2300      	movs	r3, #0
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3710      	adds	r7, #16
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}
 8008a10:	4079999a 	.word	0x4079999a
 8008a14:	40fa3d71 	.word	0x40fa3d71
 8008a18:	417a147b 	.word	0x417a147b
 8008a1c:	423b999a 	.word	0x423b999a
 8008a20:	bf800000 	.word	0xbf800000

08008a24 <LSM303AGR_X_Get_Sensitivity_LP_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_LP_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b084      	sub	sp, #16
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
 8008a2c:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8008a2e:	f107 030f 	add.w	r3, r7, #15
 8008a32:	4619      	mov	r1, r3
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f7fe ff7b 	bl	8007930 <LSM303AGR_ACC_R_FullScale>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d101      	bne.n	8008a44 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8008a40:	2301      	movs	r3, #1
 8008a42:	e023      	b.n	8008a8c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8008a44:	7bfb      	ldrb	r3, [r7, #15]
 8008a46:	2b30      	cmp	r3, #48	; 0x30
 8008a48:	d016      	beq.n	8008a78 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x54>
 8008a4a:	2b30      	cmp	r3, #48	; 0x30
 8008a4c:	dc18      	bgt.n	8008a80 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 8008a4e:	2b20      	cmp	r3, #32
 8008a50:	d00e      	beq.n	8008a70 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x4c>
 8008a52:	2b20      	cmp	r3, #32
 8008a54:	dc14      	bgt.n	8008a80 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d002      	beq.n	8008a60 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x3c>
 8008a5a:	2b10      	cmp	r3, #16
 8008a5c:	d004      	beq.n	8008a68 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x44>
 8008a5e:	e00f      	b.n	8008a80 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_LOW_POWER_MODE;
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	4a0c      	ldr	r2, [pc, #48]	; (8008a94 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x70>)
 8008a64:	601a      	str	r2, [r3, #0]
      break;
 8008a66:	e010      	b.n	8008a8a <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_LOW_POWER_MODE;
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	4a0b      	ldr	r2, [pc, #44]	; (8008a98 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x74>)
 8008a6c:	601a      	str	r2, [r3, #0]
      break;
 8008a6e:	e00c      	b.n	8008a8a <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_LOW_POWER_MODE;
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	4a0a      	ldr	r2, [pc, #40]	; (8008a9c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x78>)
 8008a74:	601a      	str	r2, [r3, #0]
      break;
 8008a76:	e008      	b.n	8008a8a <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_LOW_POWER_MODE;
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	4a09      	ldr	r2, [pc, #36]	; (8008aa0 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x7c>)
 8008a7c:	601a      	str	r2, [r3, #0]
      break;
 8008a7e:	e004      	b.n	8008a8a <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	4a08      	ldr	r2, [pc, #32]	; (8008aa4 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x80>)
 8008a84:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008a86:	2301      	movs	r3, #1
 8008a88:	e000      	b.n	8008a8c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  return COMPONENT_OK;
 8008a8a:	2300      	movs	r3, #0
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3710      	adds	r7, #16
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}
 8008a94:	417a147b 	.word	0x417a147b
 8008a98:	41fa147b 	.word	0x41fa147b
 8008a9c:	427a147b 	.word	0x427a147b
 8008aa0:	433b947b 	.word	0x433b947b
 8008aa4:	bf800000 	.word	0xbf800000

08008aa8 <LSM303AGR_X_Get_Sensitivity_HR_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_HR_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8008ab2:	f107 030f 	add.w	r3, r7, #15
 8008ab6:	4619      	mov	r1, r3
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f7fe ff39 	bl	8007930 <LSM303AGR_ACC_R_FullScale>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d101      	bne.n	8008ac8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	e023      	b.n	8008b10 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8008ac8:	7bfb      	ldrb	r3, [r7, #15]
 8008aca:	2b30      	cmp	r3, #48	; 0x30
 8008acc:	d016      	beq.n	8008afc <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x54>
 8008ace:	2b30      	cmp	r3, #48	; 0x30
 8008ad0:	dc18      	bgt.n	8008b04 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 8008ad2:	2b20      	cmp	r3, #32
 8008ad4:	d00e      	beq.n	8008af4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x4c>
 8008ad6:	2b20      	cmp	r3, #32
 8008ad8:	dc14      	bgt.n	8008b04 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d002      	beq.n	8008ae4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x3c>
 8008ade:	2b10      	cmp	r3, #16
 8008ae0:	d004      	beq.n	8008aec <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x44>
 8008ae2:	e00f      	b.n	8008b04 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_HIGH_RESOLUTION_MODE;
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	4a0c      	ldr	r2, [pc, #48]	; (8008b18 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x70>)
 8008ae8:	601a      	str	r2, [r3, #0]
      break;
 8008aea:	e010      	b.n	8008b0e <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_HIGH_RESOLUTION_MODE;
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	4a0b      	ldr	r2, [pc, #44]	; (8008b1c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x74>)
 8008af0:	601a      	str	r2, [r3, #0]
      break;
 8008af2:	e00c      	b.n	8008b0e <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_HIGH_RESOLUTION_MODE;
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	4a0a      	ldr	r2, [pc, #40]	; (8008b20 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x78>)
 8008af8:	601a      	str	r2, [r3, #0]
      break;
 8008afa:	e008      	b.n	8008b0e <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_HIGH_RESOLUTION_MODE;
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	4a09      	ldr	r2, [pc, #36]	; (8008b24 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x7c>)
 8008b00:	601a      	str	r2, [r3, #0]
      break;
 8008b02:	e004      	b.n	8008b0e <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	4a08      	ldr	r2, [pc, #32]	; (8008b28 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x80>)
 8008b08:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	e000      	b.n	8008b10 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  return COMPONENT_OK;
 8008b0e:	2300      	movs	r3, #0
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	3710      	adds	r7, #16
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd80      	pop	{r7, pc}
 8008b18:	3f7ae148 	.word	0x3f7ae148
 8008b1c:	3ff9999a 	.word	0x3ff9999a
 8008b20:	4079999a 	.word	0x4079999a
 8008b24:	413b851f 	.word	0x413b851f
 8008b28:	bf800000 	.word	0xbf800000

08008b2c <LSM6DSL_ACC_GYRO_ReadReg>:
* Input       : Register Address, length of buffer
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_ReadReg(void *handle, u8_t Reg, u8_t* Data, u16_t len)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	60f8      	str	r0, [r7, #12]
 8008b34:	607a      	str	r2, [r7, #4]
 8008b36:	461a      	mov	r2, r3
 8008b38:	460b      	mov	r3, r1
 8008b3a:	72fb      	strb	r3, [r7, #11]
 8008b3c:	4613      	mov	r3, r2
 8008b3e:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Read(handle, Reg, Data, len))
 8008b40:	893b      	ldrh	r3, [r7, #8]
 8008b42:	7af9      	ldrb	r1, [r7, #11]
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	68f8      	ldr	r0, [r7, #12]
 8008b48:	f7fc f86b 	bl	8004c22 <Sensor_IO_Read>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d001      	beq.n	8008b56 <LSM6DSL_ACC_GYRO_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 8008b52:	2300      	movs	r3, #0
 8008b54:	e000      	b.n	8008b58 <LSM6DSL_ACC_GYRO_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8008b56:	2301      	movs	r3, #1
  }
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <LSM6DSL_ACC_GYRO_WriteReg>:
* Input       : Register Address, Data to be written, length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_WriteReg(void *handle, u8_t Reg, u8_t *Data, u16_t len)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	60f8      	str	r0, [r7, #12]
 8008b68:	607a      	str	r2, [r7, #4]
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	460b      	mov	r3, r1
 8008b6e:	72fb      	strb	r3, [r7, #11]
 8008b70:	4613      	mov	r3, r2
 8008b72:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Write(handle, Reg, Data, len))
 8008b74:	893b      	ldrh	r3, [r7, #8]
 8008b76:	7af9      	ldrb	r1, [r7, #11]
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	68f8      	ldr	r0, [r7, #12]
 8008b7c:	f7fc f83c 	bl	8004bf8 <Sensor_IO_Write>
 8008b80:	4603      	mov	r3, r0
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d001      	beq.n	8008b8a <LSM6DSL_ACC_GYRO_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 8008b86:	2300      	movs	r3, #0
 8008b88:	e000      	b.n	8008b8c <LSM6DSL_ACC_GYRO_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8008b8a:	2301      	movs	r3, #1
  }
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3710      	adds	r7, #16
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}

08008b94 <LSM6DSL_ACC_GYRO_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WHO_AM_I(void *handle, u8_t *value)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
 8008b9c:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WHO_AM_I_REG, (u8_t *)value, 1))
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	683a      	ldr	r2, [r7, #0]
 8008ba2:	210f      	movs	r1, #15
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f7ff ffc1 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008baa:	4603      	mov	r3, r0
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d101      	bne.n	8008bb4 <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	e008      	b.n	8008bc6 <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x32>

  *value &= LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_MASK; //coerce
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	781a      	ldrb	r2, [r3, #0]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_POSITION; //mask
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	781a      	ldrb	r2, [r3, #0]
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008bc4:	2301      	movs	r3, #1
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3708      	adds	r7, #8
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}

08008bce <LSM6DSL_ACC_GYRO_W_BDU>:
* Input          : LSM6DSL_ACC_GYRO_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BDU(void *handle, LSM6DSL_ACC_GYRO_BDU_t newValue)
{
 8008bce:	b580      	push	{r7, lr}
 8008bd0:	b084      	sub	sp, #16
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6078      	str	r0, [r7, #4]
 8008bd6:	460b      	mov	r3, r1
 8008bd8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 8008bda:	f107 020f 	add.w	r2, r7, #15
 8008bde:	2301      	movs	r3, #1
 8008be0:	2112      	movs	r1, #18
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f7ff ffa2 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008be8:	4603      	mov	r3, r0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <LSM6DSL_ACC_GYRO_W_BDU+0x24>
    return MEMS_ERROR;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	e016      	b.n	8008c20 <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  value &= ~LSM6DSL_ACC_GYRO_BDU_MASK;
 8008bf2:	7bfb      	ldrb	r3, [r7, #15]
 8008bf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008bfc:	7bfa      	ldrb	r2, [r7, #15]
 8008bfe:	78fb      	ldrb	r3, [r7, #3]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 8008c06:	f107 020f 	add.w	r2, r7, #15
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	2112      	movs	r1, #18
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f7ff ffa6 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8008c14:	4603      	mov	r3, r0
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d101      	bne.n	8008c1e <LSM6DSL_ACC_GYRO_W_BDU+0x50>
    return MEMS_ERROR;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	e000      	b.n	8008c20 <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  return MEMS_SUCCESS;
 8008c1e:	2301      	movs	r3, #1
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3710      	adds	r7, #16
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <LSM6DSL_ACC_GYRO_W_FS_XL>:
* Input          : LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t newValue)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b084      	sub	sp, #16
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
 8008c30:	460b      	mov	r3, r1
 8008c32:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 8008c34:	f107 020f 	add.w	r2, r7, #15
 8008c38:	2301      	movs	r3, #1
 8008c3a:	2110      	movs	r1, #16
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f7ff ff75 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d101      	bne.n	8008c4c <LSM6DSL_ACC_GYRO_W_FS_XL+0x24>
    return MEMS_ERROR;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	e016      	b.n	8008c7a <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_XL_MASK;
 8008c4c:	7bfb      	ldrb	r3, [r7, #15]
 8008c4e:	f023 030c 	bic.w	r3, r3, #12
 8008c52:	b2db      	uxtb	r3, r3
 8008c54:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008c56:	7bfa      	ldrb	r2, [r7, #15]
 8008c58:	78fb      	ldrb	r3, [r7, #3]
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	b2db      	uxtb	r3, r3
 8008c5e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 8008c60:	f107 020f 	add.w	r2, r7, #15
 8008c64:	2301      	movs	r3, #1
 8008c66:	2110      	movs	r1, #16
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f7ff ff79 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d101      	bne.n	8008c78 <LSM6DSL_ACC_GYRO_W_FS_XL+0x50>
    return MEMS_ERROR;
 8008c74:	2300      	movs	r3, #0
 8008c76:	e000      	b.n	8008c7a <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  return MEMS_SUCCESS;
 8008c78:	2301      	movs	r3, #1
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3710      	adds	r7, #16
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}

08008c82 <LSM6DSL_ACC_GYRO_R_FS_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : Status of FS_XL see LSM6DSL_ACC_GYRO_FS_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t *value)
{
 8008c82:	b580      	push	{r7, lr}
 8008c84:	b082      	sub	sp, #8
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6078      	str	r0, [r7, #4]
 8008c8a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	683a      	ldr	r2, [r7, #0]
 8008c90:	2110      	movs	r1, #16
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7ff ff4a 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d101      	bne.n	8008ca2 <LSM6DSL_ACC_GYRO_R_FS_XL+0x20>
    return MEMS_ERROR;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	e007      	b.n	8008cb2 <LSM6DSL_ACC_GYRO_R_FS_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_XL_MASK; //mask
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	781b      	ldrb	r3, [r3, #0]
 8008ca6:	f003 030c 	and.w	r3, r3, #12
 8008caa:	b2da      	uxtb	r2, r3
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008cb0:	2301      	movs	r3, #1
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3708      	adds	r7, #8
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <LSM6DSL_ACC_GYRO_GetRawAccData>:
* Input          : pointer to [u8_t]
* Output         : GetAccData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawAccData(void *handle, u8_t *buff)
{
 8008cba:	b580      	push	{r7, lr}
 8008cbc:	b084      	sub	sp, #16
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
 8008cc2:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8008cc4:	2302      	movs	r3, #2
 8008cc6:	733b      	strb	r3, [r7, #12]

  k = 0;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 8008ccc:	2300      	movs	r3, #0
 8008cce:	73fb      	strb	r3, [r7, #15]
 8008cd0:	e01e      	b.n	8008d10 <LSM6DSL_ACC_GYRO_GetRawAccData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	73bb      	strb	r3, [r7, #14]
 8008cd6:	e014      	b.n	8008d02 <LSM6DSL_ACC_GYRO_GetRawAccData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_XL + k, &buff[k], 1))
 8008cd8:	7b7b      	ldrb	r3, [r7, #13]
 8008cda:	3328      	adds	r3, #40	; 0x28
 8008cdc:	b2d9      	uxtb	r1, r3
 8008cde:	7b7b      	ldrb	r3, [r7, #13]
 8008ce0:	683a      	ldr	r2, [r7, #0]
 8008ce2:	441a      	add	r2, r3
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f7ff ff20 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d101      	bne.n	8008cf6 <LSM6DSL_ACC_GYRO_GetRawAccData+0x3c>
        return MEMS_ERROR;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	e010      	b.n	8008d18 <LSM6DSL_ACC_GYRO_GetRawAccData+0x5e>
      k++;
 8008cf6:	7b7b      	ldrb	r3, [r7, #13]
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8008cfc:	7bbb      	ldrb	r3, [r7, #14]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	73bb      	strb	r3, [r7, #14]
 8008d02:	7bba      	ldrb	r2, [r7, #14]
 8008d04:	7b3b      	ldrb	r3, [r7, #12]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d3e6      	bcc.n	8008cd8 <LSM6DSL_ACC_GYRO_GetRawAccData+0x1e>
  for (i = 0; i < 3; i++ )
 8008d0a:	7bfb      	ldrb	r3, [r7, #15]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	73fb      	strb	r3, [r7, #15]
 8008d10:	7bfb      	ldrb	r3, [r7, #15]
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d9dd      	bls.n	8008cd2 <LSM6DSL_ACC_GYRO_GetRawAccData+0x18>
    }
  }

  return MEMS_SUCCESS;
 8008d16:	2301      	movs	r3, #1
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3710      	adds	r7, #16
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <LSM6DSL_ACC_GYRO_W_ODR_XL>:
* Input          : LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t newValue)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b084      	sub	sp, #16
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	460b      	mov	r3, r1
 8008d2a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 8008d2c:	f107 020f 	add.w	r2, r7, #15
 8008d30:	2301      	movs	r3, #1
 8008d32:	2110      	movs	r1, #16
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f7ff fef9 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d101      	bne.n	8008d44 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x24>
    return MEMS_ERROR;
 8008d40:	2300      	movs	r3, #0
 8008d42:	e016      	b.n	8008d72 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_XL_MASK;
 8008d44:	7bfb      	ldrb	r3, [r7, #15]
 8008d46:	f003 030f 	and.w	r3, r3, #15
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008d4e:	7bfa      	ldrb	r2, [r7, #15]
 8008d50:	78fb      	ldrb	r3, [r7, #3]
 8008d52:	4313      	orrs	r3, r2
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 8008d58:	f107 020f 	add.w	r2, r7, #15
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	2110      	movs	r1, #16
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f7ff fefd 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8008d66:	4603      	mov	r3, r0
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d101      	bne.n	8008d70 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x50>
    return MEMS_ERROR;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	e000      	b.n	8008d72 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  return MEMS_SUCCESS;
 8008d70:	2301      	movs	r3, #1
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3710      	adds	r7, #16
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}

08008d7a <LSM6DSL_ACC_GYRO_R_ODR_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : Status of ODR_XL see LSM6DSL_ACC_GYRO_ODR_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t *value)
{
 8008d7a:	b580      	push	{r7, lr}
 8008d7c:	b082      	sub	sp, #8
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
 8008d82:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 8008d84:	2301      	movs	r3, #1
 8008d86:	683a      	ldr	r2, [r7, #0]
 8008d88:	2110      	movs	r1, #16
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f7ff fece 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008d90:	4603      	mov	r3, r0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d101      	bne.n	8008d9a <LSM6DSL_ACC_GYRO_R_ODR_XL+0x20>
    return MEMS_ERROR;
 8008d96:	2300      	movs	r3, #0
 8008d98:	e007      	b.n	8008daa <LSM6DSL_ACC_GYRO_R_ODR_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_XL_MASK; //mask
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	f023 030f 	bic.w	r3, r3, #15
 8008da2:	b2da      	uxtb	r2, r3
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008da8:	2301      	movs	r3, #1
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3708      	adds	r7, #8
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}

08008db2 <LSM6DSL_ACC_GYRO_W_FS_G>:
* Input          : LSM6DSL_ACC_GYRO_FS_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t newValue)
{
 8008db2:	b580      	push	{r7, lr}
 8008db4:	b084      	sub	sp, #16
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	6078      	str	r0, [r7, #4]
 8008dba:	460b      	mov	r3, r1
 8008dbc:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 8008dbe:	f107 020f 	add.w	r2, r7, #15
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	2111      	movs	r1, #17
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f7ff feb0 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d101      	bne.n	8008dd6 <LSM6DSL_ACC_GYRO_W_FS_G+0x24>
    return MEMS_ERROR;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	e016      	b.n	8008e04 <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_G_MASK;
 8008dd6:	7bfb      	ldrb	r3, [r7, #15]
 8008dd8:	f023 030c 	bic.w	r3, r3, #12
 8008ddc:	b2db      	uxtb	r3, r3
 8008dde:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008de0:	7bfa      	ldrb	r2, [r7, #15]
 8008de2:	78fb      	ldrb	r3, [r7, #3]
 8008de4:	4313      	orrs	r3, r2
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 8008dea:	f107 020f 	add.w	r2, r7, #15
 8008dee:	2301      	movs	r3, #1
 8008df0:	2111      	movs	r1, #17
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f7ff feb4 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d101      	bne.n	8008e02 <LSM6DSL_ACC_GYRO_W_FS_G+0x50>
    return MEMS_ERROR;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	e000      	b.n	8008e04 <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  return MEMS_SUCCESS;
 8008e02:	2301      	movs	r3, #1
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3710      	adds	r7, #16
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <LSM6DSL_ACC_GYRO_R_FS_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_G_t
* Output         : Status of FS_G see LSM6DSL_ACC_GYRO_FS_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t *value)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b082      	sub	sp, #8
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 8008e16:	2301      	movs	r3, #1
 8008e18:	683a      	ldr	r2, [r7, #0]
 8008e1a:	2111      	movs	r1, #17
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f7ff fe85 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d101      	bne.n	8008e2c <LSM6DSL_ACC_GYRO_R_FS_G+0x20>
    return MEMS_ERROR;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	e007      	b.n	8008e3c <LSM6DSL_ACC_GYRO_R_FS_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_G_MASK; //mask
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	781b      	ldrb	r3, [r3, #0]
 8008e30:	f003 030c 	and.w	r3, r3, #12
 8008e34:	b2da      	uxtb	r2, r3
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008e3a:	2301      	movs	r3, #1
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3708      	adds	r7, #8
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <LSM6DSL_ACC_GYRO_GetRawGyroData>:
* Input          : pointer to [u8_t]
* Output         : GetGyroData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawGyroData(void *handle, u8_t *buff)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b084      	sub	sp, #16
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8008e4e:	2302      	movs	r3, #2
 8008e50:	733b      	strb	r3, [r7, #12]

  k = 0;
 8008e52:	2300      	movs	r3, #0
 8008e54:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 8008e56:	2300      	movs	r3, #0
 8008e58:	73fb      	strb	r3, [r7, #15]
 8008e5a:	e01e      	b.n	8008e9a <LSM6DSL_ACC_GYRO_GetRawGyroData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	73bb      	strb	r3, [r7, #14]
 8008e60:	e014      	b.n	8008e8c <LSM6DSL_ACC_GYRO_GetRawGyroData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_G + k, &buff[k], 1))
 8008e62:	7b7b      	ldrb	r3, [r7, #13]
 8008e64:	3322      	adds	r3, #34	; 0x22
 8008e66:	b2d9      	uxtb	r1, r3
 8008e68:	7b7b      	ldrb	r3, [r7, #13]
 8008e6a:	683a      	ldr	r2, [r7, #0]
 8008e6c:	441a      	add	r2, r3
 8008e6e:	2301      	movs	r3, #1
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f7ff fe5b 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008e76:	4603      	mov	r3, r0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d101      	bne.n	8008e80 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x3c>
        return MEMS_ERROR;
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	e010      	b.n	8008ea2 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x5e>
      k++;
 8008e80:	7b7b      	ldrb	r3, [r7, #13]
 8008e82:	3301      	adds	r3, #1
 8008e84:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8008e86:	7bbb      	ldrb	r3, [r7, #14]
 8008e88:	3301      	adds	r3, #1
 8008e8a:	73bb      	strb	r3, [r7, #14]
 8008e8c:	7bba      	ldrb	r2, [r7, #14]
 8008e8e:	7b3b      	ldrb	r3, [r7, #12]
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d3e6      	bcc.n	8008e62 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x1e>
  for (i = 0; i < 3; i++ )
 8008e94:	7bfb      	ldrb	r3, [r7, #15]
 8008e96:	3301      	adds	r3, #1
 8008e98:	73fb      	strb	r3, [r7, #15]
 8008e9a:	7bfb      	ldrb	r3, [r7, #15]
 8008e9c:	2b02      	cmp	r3, #2
 8008e9e:	d9dd      	bls.n	8008e5c <LSM6DSL_ACC_GYRO_GetRawGyroData+0x18>
    }
  }

  return MEMS_SUCCESS;
 8008ea0:	2301      	movs	r3, #1
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}

08008eaa <LSM6DSL_ACC_GYRO_W_ODR_G>:
* Input          : LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t newValue)
{
 8008eaa:	b580      	push	{r7, lr}
 8008eac:	b084      	sub	sp, #16
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
 8008eb2:	460b      	mov	r3, r1
 8008eb4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 8008eb6:	f107 020f 	add.w	r2, r7, #15
 8008eba:	2301      	movs	r3, #1
 8008ebc:	2111      	movs	r1, #17
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f7ff fe34 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d101      	bne.n	8008ece <LSM6DSL_ACC_GYRO_W_ODR_G+0x24>
    return MEMS_ERROR;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	e016      	b.n	8008efc <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_G_MASK;
 8008ece:	7bfb      	ldrb	r3, [r7, #15]
 8008ed0:	f003 030f 	and.w	r3, r3, #15
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008ed8:	7bfa      	ldrb	r2, [r7, #15]
 8008eda:	78fb      	ldrb	r3, [r7, #3]
 8008edc:	4313      	orrs	r3, r2
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 8008ee2:	f107 020f 	add.w	r2, r7, #15
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	2111      	movs	r1, #17
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f7ff fe38 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d101      	bne.n	8008efa <LSM6DSL_ACC_GYRO_W_ODR_G+0x50>
    return MEMS_ERROR;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	e000      	b.n	8008efc <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  return MEMS_SUCCESS;
 8008efa:	2301      	movs	r3, #1
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	3710      	adds	r7, #16
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <LSM6DSL_ACC_GYRO_R_ODR_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : Status of ODR_G see LSM6DSL_ACC_GYRO_ODR_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t *value)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b082      	sub	sp, #8
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 8008f0e:	2301      	movs	r3, #1
 8008f10:	683a      	ldr	r2, [r7, #0]
 8008f12:	2111      	movs	r1, #17
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f7ff fe09 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d101      	bne.n	8008f24 <LSM6DSL_ACC_GYRO_R_ODR_G+0x20>
    return MEMS_ERROR;
 8008f20:	2300      	movs	r3, #0
 8008f22:	e007      	b.n	8008f34 <LSM6DSL_ACC_GYRO_R_ODR_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_G_MASK; //mask
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	781b      	ldrb	r3, [r3, #0]
 8008f28:	f023 030f 	bic.w	r3, r3, #15
 8008f2c:	b2da      	uxtb	r2, r3
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008f32:	2301      	movs	r3, #1
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3708      	adds	r7, #8
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}

08008f3c <LSM6DSL_ACC_GYRO_W_FS_125>:
* Input          : LSM6DSL_ACC_GYRO_FS_125_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t newValue)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b084      	sub	sp, #16
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	460b      	mov	r3, r1
 8008f46:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 8008f48:	f107 020f 	add.w	r2, r7, #15
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	2111      	movs	r1, #17
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f7ff fdeb 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008f56:	4603      	mov	r3, r0
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d101      	bne.n	8008f60 <LSM6DSL_ACC_GYRO_W_FS_125+0x24>
    return MEMS_ERROR;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	e016      	b.n	8008f8e <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_125_MASK;
 8008f60:	7bfb      	ldrb	r3, [r7, #15]
 8008f62:	f023 0302 	bic.w	r3, r3, #2
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008f6a:	7bfa      	ldrb	r2, [r7, #15]
 8008f6c:	78fb      	ldrb	r3, [r7, #3]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 8008f74:	f107 020f 	add.w	r2, r7, #15
 8008f78:	2301      	movs	r3, #1
 8008f7a:	2111      	movs	r1, #17
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f7ff fdef 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8008f82:	4603      	mov	r3, r0
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d101      	bne.n	8008f8c <LSM6DSL_ACC_GYRO_W_FS_125+0x50>
    return MEMS_ERROR;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	e000      	b.n	8008f8e <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  return MEMS_SUCCESS;
 8008f8c:	2301      	movs	r3, #1
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3710      	adds	r7, #16
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}

08008f96 <LSM6DSL_ACC_GYRO_R_FS_125>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_125_t
* Output         : Status of FS_125 see LSM6DSL_ACC_GYRO_FS_125_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t *value)
{
 8008f96:	b580      	push	{r7, lr}
 8008f98:	b082      	sub	sp, #8
 8008f9a:	af00      	add	r7, sp, #0
 8008f9c:	6078      	str	r0, [r7, #4]
 8008f9e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	683a      	ldr	r2, [r7, #0]
 8008fa4:	2111      	movs	r1, #17
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f7ff fdc0 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008fac:	4603      	mov	r3, r0
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d101      	bne.n	8008fb6 <LSM6DSL_ACC_GYRO_R_FS_125+0x20>
    return MEMS_ERROR;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	e007      	b.n	8008fc6 <LSM6DSL_ACC_GYRO_R_FS_125+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_125_MASK; //mask
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	f003 0302 	and.w	r3, r3, #2
 8008fbe:	b2da      	uxtb	r2, r3
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008fc4:	2301      	movs	r3, #1
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3708      	adds	r7, #8
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>:
* Input          : LSM6DSL_ACC_GYRO_EMB_ACC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(void *handle, LSM6DSL_ACC_GYRO_EMB_ACC_t newValue)
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b084      	sub	sp, #16
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
 8008fd6:	460b      	mov	r3, r1
 8008fd8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 8008fda:	f107 020f 	add.w	r2, r7, #15
 8008fde:	2301      	movs	r3, #1
 8008fe0:	2101      	movs	r1, #1
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f7ff fda2 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d101      	bne.n	8008ff2 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x24>
    return MEMS_ERROR;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	e016      	b.n	8009020 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  value &= ~LSM6DSL_ACC_GYRO_EMB_ACC_MASK;
 8008ff2:	7bfb      	ldrb	r3, [r7, #15]
 8008ff4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008ffc:	7bfa      	ldrb	r2, [r7, #15]
 8008ffe:	78fb      	ldrb	r3, [r7, #3]
 8009000:	4313      	orrs	r3, r2
 8009002:	b2db      	uxtb	r3, r3
 8009004:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 8009006:	f107 020f 	add.w	r2, r7, #15
 800900a:	2301      	movs	r3, #1
 800900c:	2101      	movs	r1, #1
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f7ff fda6 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009014:	4603      	mov	r3, r0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d101      	bne.n	800901e <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x50>
    return MEMS_ERROR;
 800901a:	2300      	movs	r3, #0
 800901c:	e000      	b.n	8009020 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  return MEMS_SUCCESS;
 800901e:	2301      	movs	r3, #1
}
 8009020:	4618      	mov	r0, r3
 8009022:	3710      	adds	r7, #16
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>:
* Input          : u16_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_Watermark(void *handle, u16_t newValue)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b084      	sub	sp, #16
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
 8009030:	460b      	mov	r3, r1
 8009032:	807b      	strh	r3, [r7, #2]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0xFF;
 8009034:	887b      	ldrh	r3, [r7, #2]
 8009036:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 8) & 0xFF;
 8009038:	887b      	ldrh	r3, [r7, #2]
 800903a:	0a1b      	lsrs	r3, r3, #8
 800903c:	b29b      	uxth	r3, r3
 800903e:	73bb      	strb	r3, [r7, #14]

  /* Low part goes in FIFO_CTRL1 */
  valueL = valueL << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_POSITION; //mask
  valueL &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK; //coerce

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 8009040:	f107 020d 	add.w	r2, r7, #13
 8009044:	2301      	movs	r3, #1
 8009046:	2106      	movs	r1, #6
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f7ff fd6f 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800904e:	4603      	mov	r3, r0
 8009050:	2b00      	cmp	r3, #0
 8009052:	d101      	bne.n	8009058 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x30>
    return MEMS_ERROR;
 8009054:	2300      	movs	r3, #0
 8009056:	e039      	b.n	80090cc <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= (u8_t)~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK;
 8009058:	2300      	movs	r3, #0
 800905a:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 800905c:	7b7a      	ldrb	r2, [r7, #13]
 800905e:	7bfb      	ldrb	r3, [r7, #15]
 8009060:	4313      	orrs	r3, r2
 8009062:	b2db      	uxtb	r3, r3
 8009064:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 8009066:	f107 020d 	add.w	r2, r7, #13
 800906a:	2301      	movs	r3, #1
 800906c:	2106      	movs	r1, #6
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f7ff fd76 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d101      	bne.n	800907e <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x56>
    return MEMS_ERROR;
 800907a:	2300      	movs	r3, #0
 800907c:	e026      	b.n	80090cc <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  /* High part goes in FIFO_CTRL2 */
  valueH = valueH << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_POSITION; //mask
  valueH &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK; //coerce
 800907e:	7bbb      	ldrb	r3, [r7, #14]
 8009080:	f003 0307 	and.w	r3, r3, #7
 8009084:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 8009086:	f107 020d 	add.w	r2, r7, #13
 800908a:	2301      	movs	r3, #1
 800908c:	2107      	movs	r1, #7
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f7ff fd4c 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009094:	4603      	mov	r3, r0
 8009096:	2b00      	cmp	r3, #0
 8009098:	d101      	bne.n	800909e <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x76>
    return MEMS_ERROR;
 800909a:	2300      	movs	r3, #0
 800909c:	e016      	b.n	80090cc <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= ~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK;
 800909e:	7b7b      	ldrb	r3, [r7, #13]
 80090a0:	f023 0307 	bic.w	r3, r3, #7
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 80090a8:	7b7a      	ldrb	r2, [r7, #13]
 80090aa:	7bbb      	ldrb	r3, [r7, #14]
 80090ac:	4313      	orrs	r3, r2
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 80090b2:	f107 020d 	add.w	r2, r7, #13
 80090b6:	2301      	movs	r3, #1
 80090b8:	2107      	movs	r1, #7
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f7ff fd50 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 80090c0:	4603      	mov	r3, r0
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d101      	bne.n	80090ca <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa2>
    return MEMS_ERROR;
 80090c6:	2300      	movs	r3, #0
 80090c8:	e000      	b.n	80090cc <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  return MEMS_SUCCESS;
 80090ca:	2301      	movs	r3, #1
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3710      	adds	r7, #16
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>:
* Input          : LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL(void *handle, LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t newValue)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	460b      	mov	r3, r1
 80090de:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 80090e0:	f107 020f 	add.w	r2, r7, #15
 80090e4:	2301      	movs	r3, #1
 80090e6:	2108      	movs	r1, #8
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f7ff fd1f 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80090ee:	4603      	mov	r3, r0
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d101      	bne.n	80090f8 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x24>
    return MEMS_ERROR;
 80090f4:	2300      	movs	r3, #0
 80090f6:	e016      	b.n	8009126 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_DEC_FIFO_XL_MASK;
 80090f8:	7bfb      	ldrb	r3, [r7, #15]
 80090fa:	f023 0307 	bic.w	r3, r3, #7
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009102:	7bfa      	ldrb	r2, [r7, #15]
 8009104:	78fb      	ldrb	r3, [r7, #3]
 8009106:	4313      	orrs	r3, r2
 8009108:	b2db      	uxtb	r3, r3
 800910a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 800910c:	f107 020f 	add.w	r2, r7, #15
 8009110:	2301      	movs	r3, #1
 8009112:	2108      	movs	r1, #8
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f7ff fd23 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800911a:	4603      	mov	r3, r0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d101      	bne.n	8009124 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x50>
    return MEMS_ERROR;
 8009120:	2300      	movs	r3, #0
 8009122:	e000      	b.n	8009126 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  return MEMS_SUCCESS;
 8009124:	2301      	movs	r3, #1
}
 8009126:	4618      	mov	r0, r3
 8009128:	3710      	adds	r7, #16
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}

0800912e <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>:
* Input          : LSM6DSL_ACC_GYRO_STOP_ON_FTH_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STOP_ON_FTH(void *handle, LSM6DSL_ACC_GYRO_STOP_ON_FTH_t newValue)
{
 800912e:	b580      	push	{r7, lr}
 8009130:	b084      	sub	sp, #16
 8009132:	af00      	add	r7, sp, #0
 8009134:	6078      	str	r0, [r7, #4]
 8009136:	460b      	mov	r3, r1
 8009138:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1))
 800913a:	f107 020f 	add.w	r2, r7, #15
 800913e:	2301      	movs	r3, #1
 8009140:	2109      	movs	r1, #9
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f7ff fcf2 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009148:	4603      	mov	r3, r0
 800914a:	2b00      	cmp	r3, #0
 800914c:	d101      	bne.n	8009152 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x24>
    return MEMS_ERROR;
 800914e:	2300      	movs	r3, #0
 8009150:	e016      	b.n	8009180 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  value &= ~LSM6DSL_ACC_GYRO_STOP_ON_FTH_MASK;
 8009152:	7bfb      	ldrb	r3, [r7, #15]
 8009154:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009158:	b2db      	uxtb	r3, r3
 800915a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800915c:	7bfa      	ldrb	r2, [r7, #15]
 800915e:	78fb      	ldrb	r3, [r7, #3]
 8009160:	4313      	orrs	r3, r2
 8009162:	b2db      	uxtb	r3, r3
 8009164:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1) )
 8009166:	f107 020f 	add.w	r2, r7, #15
 800916a:	2301      	movs	r3, #1
 800916c:	2109      	movs	r1, #9
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f7ff fcf6 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d101      	bne.n	800917e <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x50>
    return MEMS_ERROR;
 800917a:	2300      	movs	r3, #0
 800917c:	e000      	b.n	8009180 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  return MEMS_SUCCESS;
 800917e:	2301      	movs	r3, #1
}
 8009180:	4618      	mov	r0, r3
 8009182:	3710      	adds	r7, #16
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>:
* Input          : LSM6DSL_ACC_GYRO_FIFO_MODE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_MODE(void *handle, LSM6DSL_ACC_GYRO_FIFO_MODE_t newValue)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
 8009190:	460b      	mov	r3, r1
 8009192:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 8009194:	f107 020f 	add.w	r2, r7, #15
 8009198:	2301      	movs	r3, #1
 800919a:	210a      	movs	r1, #10
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f7ff fcc5 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80091a2:	4603      	mov	r3, r0
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d101      	bne.n	80091ac <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x24>
    return MEMS_ERROR;
 80091a8:	2300      	movs	r3, #0
 80091aa:	e016      	b.n	80091da <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FIFO_MODE_MASK;
 80091ac:	7bfb      	ldrb	r3, [r7, #15]
 80091ae:	f023 0307 	bic.w	r3, r3, #7
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80091b6:	7bfa      	ldrb	r2, [r7, #15]
 80091b8:	78fb      	ldrb	r3, [r7, #3]
 80091ba:	4313      	orrs	r3, r2
 80091bc:	b2db      	uxtb	r3, r3
 80091be:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 80091c0:	f107 020f 	add.w	r2, r7, #15
 80091c4:	2301      	movs	r3, #1
 80091c6:	210a      	movs	r1, #10
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f7ff fcc9 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 80091ce:	4603      	mov	r3, r0
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d101      	bne.n	80091d8 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x50>
    return MEMS_ERROR;
 80091d4:	2300      	movs	r3, #0
 80091d6:	e000      	b.n	80091da <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  return MEMS_SUCCESS;
 80091d8:	2301      	movs	r3, #1
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3710      	adds	r7, #16
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}

080091e2 <LSM6DSL_ACC_GYRO_W_ODR_FIFO>:
* Input          : LSM6DSL_ACC_GYRO_ODR_FIFO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_FIFO(void *handle, LSM6DSL_ACC_GYRO_ODR_FIFO_t newValue)
{
 80091e2:	b580      	push	{r7, lr}
 80091e4:	b084      	sub	sp, #16
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
 80091ea:	460b      	mov	r3, r1
 80091ec:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 80091ee:	f107 020f 	add.w	r2, r7, #15
 80091f2:	2301      	movs	r3, #1
 80091f4:	210a      	movs	r1, #10
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f7ff fc98 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d101      	bne.n	8009206 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x24>
    return MEMS_ERROR;
 8009202:	2300      	movs	r3, #0
 8009204:	e016      	b.n	8009234 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_FIFO_MASK;
 8009206:	7bfb      	ldrb	r3, [r7, #15]
 8009208:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 800920c:	b2db      	uxtb	r3, r3
 800920e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009210:	7bfa      	ldrb	r2, [r7, #15]
 8009212:	78fb      	ldrb	r3, [r7, #3]
 8009214:	4313      	orrs	r3, r2
 8009216:	b2db      	uxtb	r3, r3
 8009218:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 800921a:	f107 020f 	add.w	r2, r7, #15
 800921e:	2301      	movs	r3, #1
 8009220:	210a      	movs	r1, #10
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f7ff fc9c 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009228:	4603      	mov	r3, r0
 800922a:	2b00      	cmp	r3, #0
 800922c:	d101      	bne.n	8009232 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x50>
    return MEMS_ERROR;
 800922e:	2300      	movs	r3, #0
 8009230:	e000      	b.n	8009234 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  return MEMS_SUCCESS;
 8009232:	2301      	movs	r3, #1
}
 8009234:	4618      	mov	r0, r3
 8009236:	3710      	adds	r7, #16
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t newValue)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	460b      	mov	r3, r1
 8009246:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 8009248:	f107 020f 	add.w	r2, r7, #15
 800924c:	2301      	movs	r3, #1
 800924e:	210d      	movs	r1, #13
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f7ff fc6b 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009256:	4603      	mov	r3, r0
 8009258:	2b00      	cmp	r3, #0
 800925a:	d101      	bne.n	8009260 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x24>
    return MEMS_ERROR;
 800925c:	2300      	movs	r3, #0
 800925e:	e016      	b.n	800928e <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_MASK;
 8009260:	7bfb      	ldrb	r3, [r7, #15]
 8009262:	f023 0320 	bic.w	r3, r3, #32
 8009266:	b2db      	uxtb	r3, r3
 8009268:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800926a:	7bfa      	ldrb	r2, [r7, #15]
 800926c:	78fb      	ldrb	r3, [r7, #3]
 800926e:	4313      	orrs	r3, r2
 8009270:	b2db      	uxtb	r3, r3
 8009272:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 8009274:	f107 020f 	add.w	r2, r7, #15
 8009278:	2301      	movs	r3, #1
 800927a:	210d      	movs	r1, #13
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f7ff fc6f 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009282:	4603      	mov	r3, r0
 8009284:	2b00      	cmp	r3, #0
 8009286:	d101      	bne.n	800928c <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x50>
    return MEMS_ERROR;
 8009288:	2300      	movs	r3, #0
 800928a:	e000      	b.n	800928e <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  return MEMS_SUCCESS;
 800928c:	2301      	movs	r3, #1
}
 800928e:	4618      	mov	r0, r3
 8009290:	3710      	adds	r7, #16
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}

08009296 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_PEDO_t newValue)
{
 8009296:	b580      	push	{r7, lr}
 8009298:	b084      	sub	sp, #16
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
 800929e:	460b      	mov	r3, r1
 80092a0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 80092a2:	f107 020f 	add.w	r2, r7, #15
 80092a6:	2301      	movs	r3, #1
 80092a8:	210d      	movs	r1, #13
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f7ff fc3e 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80092b0:	4603      	mov	r3, r0
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d101      	bne.n	80092ba <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x24>
    return MEMS_ERROR;
 80092b6:	2300      	movs	r3, #0
 80092b8:	e016      	b.n	80092e8 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_PEDO_MASK;
 80092ba:	7bfb      	ldrb	r3, [r7, #15]
 80092bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80092c0:	b2db      	uxtb	r3, r3
 80092c2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80092c4:	7bfa      	ldrb	r2, [r7, #15]
 80092c6:	78fb      	ldrb	r3, [r7, #3]
 80092c8:	4313      	orrs	r3, r2
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 80092ce:	f107 020f 	add.w	r2, r7, #15
 80092d2:	2301      	movs	r3, #1
 80092d4:	210d      	movs	r1, #13
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f7ff fc42 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d101      	bne.n	80092e6 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x50>
    return MEMS_ERROR;
 80092e2:	2300      	movs	r3, #0
 80092e4:	e000      	b.n	80092e8 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  return MEMS_SUCCESS;
 80092e6:	2301      	movs	r3, #1
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3710      	adds	r7, #16
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd80      	pop	{r7, pc}

080092f0 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>:
* Input          : LSM6DSL_ACC_GYRO_IF_INC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_IF_Addr_Incr(void *handle, LSM6DSL_ACC_GYRO_IF_INC_t newValue)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b084      	sub	sp, #16
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	460b      	mov	r3, r1
 80092fa:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 80092fc:	f107 020f 	add.w	r2, r7, #15
 8009300:	2301      	movs	r3, #1
 8009302:	2112      	movs	r1, #18
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f7ff fc11 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800930a:	4603      	mov	r3, r0
 800930c:	2b00      	cmp	r3, #0
 800930e:	d101      	bne.n	8009314 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x24>
    return MEMS_ERROR;
 8009310:	2300      	movs	r3, #0
 8009312:	e016      	b.n	8009342 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  value &= ~LSM6DSL_ACC_GYRO_IF_INC_MASK;
 8009314:	7bfb      	ldrb	r3, [r7, #15]
 8009316:	f023 0304 	bic.w	r3, r3, #4
 800931a:	b2db      	uxtb	r3, r3
 800931c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800931e:	7bfa      	ldrb	r2, [r7, #15]
 8009320:	78fb      	ldrb	r3, [r7, #3]
 8009322:	4313      	orrs	r3, r2
 8009324:	b2db      	uxtb	r3, r3
 8009326:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 8009328:	f107 020f 	add.w	r2, r7, #15
 800932c:	2301      	movs	r3, #1
 800932e:	2112      	movs	r1, #18
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f7ff fc15 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009336:	4603      	mov	r3, r0
 8009338:	2b00      	cmp	r3, #0
 800933a:	d101      	bne.n	8009340 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x50>
    return MEMS_ERROR;
 800933c:	2300      	movs	r3, #0
 800933e:	e000      	b.n	8009342 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  return MEMS_SUCCESS;
 8009340:	2301      	movs	r3, #1
}
 8009342:	4618      	mov	r0, r3
 8009344:	3710      	adds	r7, #16
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}

0800934a <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>:
* Input          : LSM6DSL_ACC_GYRO_I2C_DISABLE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_I2C_DISABLE(void *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_t newValue)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b084      	sub	sp, #16
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
 8009352:	460b      	mov	r3, r1
 8009354:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1))
 8009356:	f107 020f 	add.w	r2, r7, #15
 800935a:	2301      	movs	r3, #1
 800935c:	2113      	movs	r1, #19
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f7ff fbe4 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009364:	4603      	mov	r3, r0
 8009366:	2b00      	cmp	r3, #0
 8009368:	d101      	bne.n	800936e <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x24>
    return MEMS_ERROR;
 800936a:	2300      	movs	r3, #0
 800936c:	e016      	b.n	800939c <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_I2C_DISABLE_MASK;
 800936e:	7bfb      	ldrb	r3, [r7, #15]
 8009370:	f023 0304 	bic.w	r3, r3, #4
 8009374:	b2db      	uxtb	r3, r3
 8009376:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009378:	7bfa      	ldrb	r2, [r7, #15]
 800937a:	78fb      	ldrb	r3, [r7, #3]
 800937c:	4313      	orrs	r3, r2
 800937e:	b2db      	uxtb	r3, r3
 8009380:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1) )
 8009382:	f107 020f 	add.w	r2, r7, #15
 8009386:	2301      	movs	r3, #1
 8009388:	2113      	movs	r1, #19
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f7ff fbe8 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009390:	4603      	mov	r3, r0
 8009392:	2b00      	cmp	r3, #0
 8009394:	d101      	bne.n	800939a <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x50>
    return MEMS_ERROR;
 8009396:	2300      	movs	r3, #0
 8009398:	e000      	b.n	800939c <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  return MEMS_SUCCESS;
 800939a:	2301      	movs	r3, #1
}
 800939c:	4618      	mov	r0, r3
 800939e:	3710      	adds	r7, #16
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}

080093a4 <LSM6DSL_ACC_GYRO_W_SelfTest_XL>:
* Input          : LSM6DSL_ACC_GYRO_ST_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SelfTest_XL(void *handle, LSM6DSL_ACC_GYRO_ST_XL_t newValue)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b084      	sub	sp, #16
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	460b      	mov	r3, r1
 80093ae:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1))
 80093b0:	f107 020f 	add.w	r2, r7, #15
 80093b4:	2301      	movs	r3, #1
 80093b6:	2114      	movs	r1, #20
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f7ff fbb7 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80093be:	4603      	mov	r3, r0
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d101      	bne.n	80093c8 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x24>
    return MEMS_ERROR;
 80093c4:	2300      	movs	r3, #0
 80093c6:	e016      	b.n	80093f6 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ST_XL_MASK;
 80093c8:	7bfb      	ldrb	r3, [r7, #15]
 80093ca:	f023 0303 	bic.w	r3, r3, #3
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80093d2:	7bfa      	ldrb	r2, [r7, #15]
 80093d4:	78fb      	ldrb	r3, [r7, #3]
 80093d6:	4313      	orrs	r3, r2
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1) )
 80093dc:	f107 020f 	add.w	r2, r7, #15
 80093e0:	2301      	movs	r3, #1
 80093e2:	2114      	movs	r1, #20
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f7ff fbbb 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 80093ea:	4603      	mov	r3, r0
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d101      	bne.n	80093f4 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x50>
    return MEMS_ERROR;
 80093f0:	2300      	movs	r3, #0
 80093f2:	e000      	b.n	80093f6 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  return MEMS_SUCCESS;
 80093f4:	2301      	movs	r3, #1
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	3710      	adds	r7, #16
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}

080093fe <LSM6DSL_ACC_GYRO_W_LP_BW_G>:
* Input          : LSM6DSL_ACC_GYRO_FTYPE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LP_BW_G(void *handle, LSM6DSL_ACC_GYRO_FTYPE_t newValue)
{
 80093fe:	b580      	push	{r7, lr}
 8009400:	b084      	sub	sp, #16
 8009402:	af00      	add	r7, sp, #0
 8009404:	6078      	str	r0, [r7, #4]
 8009406:	460b      	mov	r3, r1
 8009408:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL6_G, &value, 1))
 800940a:	f107 020f 	add.w	r2, r7, #15
 800940e:	2301      	movs	r3, #1
 8009410:	2115      	movs	r1, #21
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f7ff fb8a 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009418:	4603      	mov	r3, r0
 800941a:	2b00      	cmp	r3, #0
 800941c:	d101      	bne.n	8009422 <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x24>
    return MEMS_ERROR;
 800941e:	2300      	movs	r3, #0
 8009420:	e016      	b.n	8009450 <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FTYPE_MASK;
 8009422:	7bfb      	ldrb	r3, [r7, #15]
 8009424:	f023 0303 	bic.w	r3, r3, #3
 8009428:	b2db      	uxtb	r3, r3
 800942a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800942c:	7bfa      	ldrb	r2, [r7, #15]
 800942e:	78fb      	ldrb	r3, [r7, #3]
 8009430:	4313      	orrs	r3, r2
 8009432:	b2db      	uxtb	r3, r3
 8009434:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL6_G, &value, 1) )
 8009436:	f107 020f 	add.w	r2, r7, #15
 800943a:	2301      	movs	r3, #1
 800943c:	2115      	movs	r1, #21
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f7ff fb8e 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d101      	bne.n	800944e <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x50>
    return MEMS_ERROR;
 800944a:	2300      	movs	r3, #0
 800944c:	e000      	b.n	8009450 <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x52>

  return MEMS_SUCCESS;
 800944e:	2301      	movs	r3, #1
}
 8009450:	4618      	mov	r0, r3
 8009452:	3710      	adds	r7, #16
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <LSM6DSL_ACC_GYRO_W_InComposit>:
* Input          : LSM6DSL_ACC_GYRO_IN_COMP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_InComposit(void *handle, LSM6DSL_ACC_GYRO_IN_COMP_t newValue)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b084      	sub	sp, #16
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	460b      	mov	r3, r1
 8009462:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 8009464:	f107 020f 	add.w	r2, r7, #15
 8009468:	2301      	movs	r3, #1
 800946a:	2117      	movs	r1, #23
 800946c:	6878      	ldr	r0, [r7, #4]
 800946e:	f7ff fb5d 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009472:	4603      	mov	r3, r0
 8009474:	2b00      	cmp	r3, #0
 8009476:	d101      	bne.n	800947c <LSM6DSL_ACC_GYRO_W_InComposit+0x24>
    return MEMS_ERROR;
 8009478:	2300      	movs	r3, #0
 800947a:	e016      	b.n	80094aa <LSM6DSL_ACC_GYRO_W_InComposit+0x52>

  value &= ~LSM6DSL_ACC_GYRO_IN_COMP_MASK;
 800947c:	7bfb      	ldrb	r3, [r7, #15]
 800947e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009482:	b2db      	uxtb	r3, r3
 8009484:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009486:	7bfa      	ldrb	r2, [r7, #15]
 8009488:	78fb      	ldrb	r3, [r7, #3]
 800948a:	4313      	orrs	r3, r2
 800948c:	b2db      	uxtb	r3, r3
 800948e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 8009490:	f107 020f 	add.w	r2, r7, #15
 8009494:	2301      	movs	r3, #1
 8009496:	2117      	movs	r1, #23
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f7ff fb61 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d101      	bne.n	80094a8 <LSM6DSL_ACC_GYRO_W_InComposit+0x50>
    return MEMS_ERROR;
 80094a4:	2300      	movs	r3, #0
 80094a6:	e000      	b.n	80094aa <LSM6DSL_ACC_GYRO_W_InComposit+0x52>

  return MEMS_SUCCESS;
 80094a8:	2301      	movs	r3, #1
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	3710      	adds	r7, #16
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}

080094b2 <LSM6DSL_ACC_GYRO_W_HPCF_XL>:
* Input          : LSM6DSL_ACC_GYRO_HPCF_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_HPCF_XL(void *handle, LSM6DSL_ACC_GYRO_HPCF_XL_t newValue)
{
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b084      	sub	sp, #16
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	6078      	str	r0, [r7, #4]
 80094ba:	460b      	mov	r3, r1
 80094bc:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 80094be:	f107 020f 	add.w	r2, r7, #15
 80094c2:	2301      	movs	r3, #1
 80094c4:	2117      	movs	r1, #23
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f7ff fb30 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80094cc:	4603      	mov	r3, r0
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d101      	bne.n	80094d6 <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x24>
    return MEMS_ERROR;
 80094d2:	2300      	movs	r3, #0
 80094d4:	e016      	b.n	8009504 <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_HPCF_XL_MASK;
 80094d6:	7bfb      	ldrb	r3, [r7, #15]
 80094d8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80094dc:	b2db      	uxtb	r3, r3
 80094de:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80094e0:	7bfa      	ldrb	r2, [r7, #15]
 80094e2:	78fb      	ldrb	r3, [r7, #3]
 80094e4:	4313      	orrs	r3, r2
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 80094ea:	f107 020f 	add.w	r2, r7, #15
 80094ee:	2301      	movs	r3, #1
 80094f0:	2117      	movs	r1, #23
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f7ff fb34 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d101      	bne.n	8009502 <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x50>
    return MEMS_ERROR;
 80094fe:	2300      	movs	r3, #0
 8009500:	e000      	b.n	8009504 <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x52>

  return MEMS_SUCCESS;
 8009502:	2301      	movs	r3, #1
}
 8009504:	4618      	mov	r0, r3
 8009506:	3710      	adds	r7, #16
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL>:
* Input          : LSM6DSL_ACC_GYRO_LPF2_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL(void *handle, LSM6DSL_ACC_GYRO_LPF2_XL_t newValue)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	460b      	mov	r3, r1
 8009516:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 8009518:	f107 020f 	add.w	r2, r7, #15
 800951c:	2301      	movs	r3, #1
 800951e:	2117      	movs	r1, #23
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f7ff fb03 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009526:	4603      	mov	r3, r0
 8009528:	2b00      	cmp	r3, #0
 800952a:	d101      	bne.n	8009530 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x24>
    return MEMS_ERROR;
 800952c:	2300      	movs	r3, #0
 800952e:	e016      	b.n	800955e <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_LPF2_XL_MASK;
 8009530:	7bfb      	ldrb	r3, [r7, #15]
 8009532:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009536:	b2db      	uxtb	r3, r3
 8009538:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800953a:	7bfa      	ldrb	r2, [r7, #15]
 800953c:	78fb      	ldrb	r3, [r7, #3]
 800953e:	4313      	orrs	r3, r2
 8009540:	b2db      	uxtb	r3, r3
 8009542:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 8009544:	f107 020f 	add.w	r2, r7, #15
 8009548:	2301      	movs	r3, #1
 800954a:	2117      	movs	r1, #23
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f7ff fb07 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009552:	4603      	mov	r3, r0
 8009554:	2b00      	cmp	r3, #0
 8009556:	d101      	bne.n	800955c <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x50>
    return MEMS_ERROR;
 8009558:	2300      	movs	r3, #0
 800955a:	e000      	b.n	800955e <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x52>

  return MEMS_SUCCESS;
 800955c:	2301      	movs	r3, #1
}
 800955e:	4618      	mov	r0, r3
 8009560:	3710      	adds	r7, #16
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}

08009566 <LSM6DSL_ACC_GYRO_W_PedoStepReset>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoStepReset(void *handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t newValue)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b084      	sub	sp, #16
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
 800956e:	460b      	mov	r3, r1
 8009570:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009572:	f107 020f 	add.w	r2, r7, #15
 8009576:	2301      	movs	r3, #1
 8009578:	2119      	movs	r1, #25
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f7ff fad6 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	d101      	bne.n	800958a <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x24>
    return MEMS_ERROR;
 8009586:	2300      	movs	r3, #0
 8009588:	e016      	b.n	80095b8 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_RST_STEP_MASK;
 800958a:	7bfb      	ldrb	r3, [r7, #15]
 800958c:	f023 0302 	bic.w	r3, r3, #2
 8009590:	b2db      	uxtb	r3, r3
 8009592:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009594:	7bfa      	ldrb	r2, [r7, #15]
 8009596:	78fb      	ldrb	r3, [r7, #3]
 8009598:	4313      	orrs	r3, r2
 800959a:	b2db      	uxtb	r3, r3
 800959c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800959e:	f107 020f 	add.w	r2, r7, #15
 80095a2:	2301      	movs	r3, #1
 80095a4:	2119      	movs	r1, #25
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f7ff fada 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 80095ac:	4603      	mov	r3, r0
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d101      	bne.n	80095b6 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x50>
    return MEMS_ERROR;
 80095b2:	2300      	movs	r3, #0
 80095b4:	e000      	b.n	80095b8 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  return MEMS_SUCCESS;
 80095b6:	2301      	movs	r3, #1
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3710      	adds	r7, #16
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <LSM6DSL_ACC_GYRO_W_TILT>:
* Input          : LSM6DSL_ACC_GYRO_TILT_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TILT(void *handle, LSM6DSL_ACC_GYRO_TILT_G_t newValue)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b084      	sub	sp, #16
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	460b      	mov	r3, r1
 80095ca:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 80095cc:	f107 020f 	add.w	r2, r7, #15
 80095d0:	2301      	movs	r3, #1
 80095d2:	2119      	movs	r1, #25
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f7ff faa9 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80095da:	4603      	mov	r3, r0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d101      	bne.n	80095e4 <LSM6DSL_ACC_GYRO_W_TILT+0x24>
    return MEMS_ERROR;
 80095e0:	2300      	movs	r3, #0
 80095e2:	e016      	b.n	8009612 <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TILT_MASK;
 80095e4:	7bfb      	ldrb	r3, [r7, #15]
 80095e6:	f023 0308 	bic.w	r3, r3, #8
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80095ee:	7bfa      	ldrb	r2, [r7, #15]
 80095f0:	78fb      	ldrb	r3, [r7, #3]
 80095f2:	4313      	orrs	r3, r2
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 80095f8:	f107 020f 	add.w	r2, r7, #15
 80095fc:	2301      	movs	r3, #1
 80095fe:	2119      	movs	r1, #25
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f7ff faad 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009606:	4603      	mov	r3, r0
 8009608:	2b00      	cmp	r3, #0
 800960a:	d101      	bne.n	8009610 <LSM6DSL_ACC_GYRO_W_TILT+0x50>
    return MEMS_ERROR;
 800960c:	2300      	movs	r3, #0
 800960e:	e000      	b.n	8009612 <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  return MEMS_SUCCESS;
 8009610:	2301      	movs	r3, #1
}
 8009612:	4618      	mov	r0, r3
 8009614:	3710      	adds	r7, #16
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}

0800961a <LSM6DSL_ACC_GYRO_W_PEDO>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PEDO(void *handle, LSM6DSL_ACC_GYRO_PEDO_t newValue)
{
 800961a:	b580      	push	{r7, lr}
 800961c:	b084      	sub	sp, #16
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]
 8009622:	460b      	mov	r3, r1
 8009624:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009626:	f107 020f 	add.w	r2, r7, #15
 800962a:	2301      	movs	r3, #1
 800962c:	2119      	movs	r1, #25
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f7ff fa7c 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009634:	4603      	mov	r3, r0
 8009636:	2b00      	cmp	r3, #0
 8009638:	d101      	bne.n	800963e <LSM6DSL_ACC_GYRO_W_PEDO+0x24>
    return MEMS_ERROR;
 800963a:	2300      	movs	r3, #0
 800963c:	e016      	b.n	800966c <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_MASK;
 800963e:	7bfb      	ldrb	r3, [r7, #15]
 8009640:	f023 0310 	bic.w	r3, r3, #16
 8009644:	b2db      	uxtb	r3, r3
 8009646:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009648:	7bfa      	ldrb	r2, [r7, #15]
 800964a:	78fb      	ldrb	r3, [r7, #3]
 800964c:	4313      	orrs	r3, r2
 800964e:	b2db      	uxtb	r3, r3
 8009650:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009652:	f107 020f 	add.w	r2, r7, #15
 8009656:	2301      	movs	r3, #1
 8009658:	2119      	movs	r1, #25
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f7ff fa80 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009660:	4603      	mov	r3, r0
 8009662:	2b00      	cmp	r3, #0
 8009664:	d101      	bne.n	800966a <LSM6DSL_ACC_GYRO_W_PEDO+0x50>
    return MEMS_ERROR;
 8009666:	2300      	movs	r3, #0
 8009668:	e000      	b.n	800966c <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  return MEMS_SUCCESS;
 800966a:	2301      	movs	r3, #1
}
 800966c:	4618      	mov	r0, r3
 800966e:	3710      	adds	r7, #16
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <LSM6DSL_ACC_GYRO_W_FUNC_EN>:
* Input          : LSM6DSL_ACC_GYRO_FUNC_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FUNC_EN(void *handle, LSM6DSL_ACC_GYRO_FUNC_EN_t newValue)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b084      	sub	sp, #16
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	460b      	mov	r3, r1
 800967e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009680:	f107 020f 	add.w	r2, r7, #15
 8009684:	2301      	movs	r3, #1
 8009686:	2119      	movs	r1, #25
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f7ff fa4f 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800968e:	4603      	mov	r3, r0
 8009690:	2b00      	cmp	r3, #0
 8009692:	d101      	bne.n	8009698 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x24>
    return MEMS_ERROR;
 8009694:	2300      	movs	r3, #0
 8009696:	e016      	b.n	80096c6 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FUNC_EN_MASK;
 8009698:	7bfb      	ldrb	r3, [r7, #15]
 800969a:	f023 0304 	bic.w	r3, r3, #4
 800969e:	b2db      	uxtb	r3, r3
 80096a0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80096a2:	7bfa      	ldrb	r2, [r7, #15]
 80096a4:	78fb      	ldrb	r3, [r7, #3]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	b2db      	uxtb	r3, r3
 80096aa:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 80096ac:	f107 020f 	add.w	r2, r7, #15
 80096b0:	2301      	movs	r3, #1
 80096b2:	2119      	movs	r1, #25
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f7ff fa53 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 80096ba:	4603      	mov	r3, r0
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d101      	bne.n	80096c4 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x50>
    return MEMS_ERROR;
 80096c0:	2300      	movs	r3, #0
 80096c2:	e000      	b.n	80096c6 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  return MEMS_SUCCESS;
 80096c4:	2301      	movs	r3, #1
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Output         : Status of WU_EV_STATUS see LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WU_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_WU_EV_STATUS_t *value)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b082      	sub	sp, #8
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
 80096d6:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 80096d8:	2301      	movs	r3, #1
 80096da:	683a      	ldr	r2, [r7, #0]
 80096dc:	211b      	movs	r1, #27
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f7ff fa24 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d101      	bne.n	80096ee <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x20>
    return MEMS_ERROR;
 80096ea:	2300      	movs	r3, #0
 80096ec:	e007      	b.n	80096fe <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_WU_EV_STATUS_MASK; //mask
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	f003 0308 	and.w	r3, r3, #8
 80096f6:	b2da      	uxtb	r2, r3
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80096fc:	2301      	movs	r3, #1
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3708      	adds	r7, #8
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}

08009706 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Output         : Status of FF_EV_STATUS see LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FF_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_FF_EV_STATUS_t *value)
{
 8009706:	b580      	push	{r7, lr}
 8009708:	b082      	sub	sp, #8
 800970a:	af00      	add	r7, sp, #0
 800970c:	6078      	str	r0, [r7, #4]
 800970e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 8009710:	2301      	movs	r3, #1
 8009712:	683a      	ldr	r2, [r7, #0]
 8009714:	211b      	movs	r1, #27
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f7ff fa08 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800971c:	4603      	mov	r3, r0
 800971e:	2b00      	cmp	r3, #0
 8009720:	d101      	bne.n	8009726 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x20>
    return MEMS_ERROR;
 8009722:	2300      	movs	r3, #0
 8009724:	e007      	b.n	8009736 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_FF_EV_STATUS_MASK; //mask
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	781b      	ldrb	r3, [r3, #0]
 800972a:	f003 0320 	and.w	r3, r3, #32
 800972e:	b2da      	uxtb	r2, r3
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009734:	2301      	movs	r3, #1
}
 8009736:	4618      	mov	r0, r3
 8009738:	3708      	adds	r7, #8
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}

0800973e <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Output         : Status of DOUBLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t *value)
{
 800973e:	b580      	push	{r7, lr}
 8009740:	b082      	sub	sp, #8
 8009742:	af00      	add	r7, sp, #0
 8009744:	6078      	str	r0, [r7, #4]
 8009746:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 8009748:	2301      	movs	r3, #1
 800974a:	683a      	ldr	r2, [r7, #0]
 800974c:	211c      	movs	r1, #28
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f7ff f9ec 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009754:	4603      	mov	r3, r0
 8009756:	2b00      	cmp	r3, #0
 8009758:	d101      	bne.n	800975e <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 800975a:	2300      	movs	r3, #0
 800975c:	e007      	b.n	800976e <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_MASK; //mask
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	781b      	ldrb	r3, [r3, #0]
 8009762:	f003 0310 	and.w	r3, r3, #16
 8009766:	b2da      	uxtb	r2, r3
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800976c:	2301      	movs	r3, #1
}
 800976e:	4618      	mov	r0, r3
 8009770:	3708      	adds	r7, #8
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}

08009776 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Output         : Status of SINGLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t *value)
{
 8009776:	b580      	push	{r7, lr}
 8009778:	b082      	sub	sp, #8
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
 800977e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 8009780:	2301      	movs	r3, #1
 8009782:	683a      	ldr	r2, [r7, #0]
 8009784:	211c      	movs	r1, #28
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f7ff f9d0 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800978c:	4603      	mov	r3, r0
 800978e:	2b00      	cmp	r3, #0
 8009790:	d101      	bne.n	8009796 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 8009792:	2300      	movs	r3, #0
 8009794:	e007      	b.n	80097a6 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_MASK; //mask
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	f003 0320 	and.w	r3, r3, #32
 800979e:	b2da      	uxtb	r2, r3
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80097a4:	2301      	movs	r3, #1
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3708      	adds	r7, #8
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}

080097ae <LSM6DSL_ACC_GYRO_R_DSD_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XL_t
* Output         : Status of DSD_XL see LSM6DSL_ACC_GYRO_DSD_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XL(void *handle, LSM6DSL_ACC_GYRO_DSD_XL_t *value)
{
 80097ae:	b580      	push	{r7, lr}
 80097b0:	b082      	sub	sp, #8
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
 80097b6:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 80097b8:	2301      	movs	r3, #1
 80097ba:	683a      	ldr	r2, [r7, #0]
 80097bc:	211d      	movs	r1, #29
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f7ff f9b4 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80097c4:	4603      	mov	r3, r0
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d101      	bne.n	80097ce <LSM6DSL_ACC_GYRO_R_DSD_XL+0x20>
    return MEMS_ERROR;
 80097ca:	2300      	movs	r3, #0
 80097cc:	e007      	b.n	80097de <LSM6DSL_ACC_GYRO_R_DSD_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XL_MASK; //mask
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	f003 0301 	and.w	r3, r3, #1
 80097d6:	b2da      	uxtb	r2, r3
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80097dc:	2301      	movs	r3, #1
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3708      	adds	r7, #8
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}

080097e6 <LSM6DSL_ACC_GYRO_R_DSD_XH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XH_t
* Output         : Status of DSD_XH see LSM6DSL_ACC_GYRO_DSD_XH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XH(void *handle, LSM6DSL_ACC_GYRO_DSD_XH_t *value)
{
 80097e6:	b580      	push	{r7, lr}
 80097e8:	b082      	sub	sp, #8
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
 80097ee:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 80097f0:	2301      	movs	r3, #1
 80097f2:	683a      	ldr	r2, [r7, #0]
 80097f4:	211d      	movs	r1, #29
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f7ff f998 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80097fc:	4603      	mov	r3, r0
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d101      	bne.n	8009806 <LSM6DSL_ACC_GYRO_R_DSD_XH+0x20>
    return MEMS_ERROR;
 8009802:	2300      	movs	r3, #0
 8009804:	e007      	b.n	8009816 <LSM6DSL_ACC_GYRO_R_DSD_XH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XH_MASK; //mask
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	f003 0302 	and.w	r3, r3, #2
 800980e:	b2da      	uxtb	r2, r3
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009814:	2301      	movs	r3, #1
}
 8009816:	4618      	mov	r0, r3
 8009818:	3708      	adds	r7, #8
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}

0800981e <LSM6DSL_ACC_GYRO_R_DSD_YL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YL_t
* Output         : Status of DSD_YL see LSM6DSL_ACC_GYRO_DSD_YL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YL(void *handle, LSM6DSL_ACC_GYRO_DSD_YL_t *value)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b082      	sub	sp, #8
 8009822:	af00      	add	r7, sp, #0
 8009824:	6078      	str	r0, [r7, #4]
 8009826:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8009828:	2301      	movs	r3, #1
 800982a:	683a      	ldr	r2, [r7, #0]
 800982c:	211d      	movs	r1, #29
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	f7ff f97c 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009834:	4603      	mov	r3, r0
 8009836:	2b00      	cmp	r3, #0
 8009838:	d101      	bne.n	800983e <LSM6DSL_ACC_GYRO_R_DSD_YL+0x20>
    return MEMS_ERROR;
 800983a:	2300      	movs	r3, #0
 800983c:	e007      	b.n	800984e <LSM6DSL_ACC_GYRO_R_DSD_YL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YL_MASK; //mask
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	781b      	ldrb	r3, [r3, #0]
 8009842:	f003 0304 	and.w	r3, r3, #4
 8009846:	b2da      	uxtb	r2, r3
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800984c:	2301      	movs	r3, #1
}
 800984e:	4618      	mov	r0, r3
 8009850:	3708      	adds	r7, #8
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <LSM6DSL_ACC_GYRO_R_DSD_YH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YH_t
* Output         : Status of DSD_YH see LSM6DSL_ACC_GYRO_DSD_YH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YH(void *handle, LSM6DSL_ACC_GYRO_DSD_YH_t *value)
{
 8009856:	b580      	push	{r7, lr}
 8009858:	b082      	sub	sp, #8
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
 800985e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8009860:	2301      	movs	r3, #1
 8009862:	683a      	ldr	r2, [r7, #0]
 8009864:	211d      	movs	r1, #29
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f7ff f960 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d101      	bne.n	8009876 <LSM6DSL_ACC_GYRO_R_DSD_YH+0x20>
    return MEMS_ERROR;
 8009872:	2300      	movs	r3, #0
 8009874:	e007      	b.n	8009886 <LSM6DSL_ACC_GYRO_R_DSD_YH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YH_MASK; //mask
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	781b      	ldrb	r3, [r3, #0]
 800987a:	f003 0308 	and.w	r3, r3, #8
 800987e:	b2da      	uxtb	r2, r3
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009884:	2301      	movs	r3, #1
}
 8009886:	4618      	mov	r0, r3
 8009888:	3708      	adds	r7, #8
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}

0800988e <LSM6DSL_ACC_GYRO_R_DSD_ZL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZL_t
* Output         : Status of DSD_ZL see LSM6DSL_ACC_GYRO_DSD_ZL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZL(void *handle, LSM6DSL_ACC_GYRO_DSD_ZL_t *value)
{
 800988e:	b580      	push	{r7, lr}
 8009890:	b082      	sub	sp, #8
 8009892:	af00      	add	r7, sp, #0
 8009894:	6078      	str	r0, [r7, #4]
 8009896:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8009898:	2301      	movs	r3, #1
 800989a:	683a      	ldr	r2, [r7, #0]
 800989c:	211d      	movs	r1, #29
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f7ff f944 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80098a4:	4603      	mov	r3, r0
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d101      	bne.n	80098ae <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x20>
    return MEMS_ERROR;
 80098aa:	2300      	movs	r3, #0
 80098ac:	e007      	b.n	80098be <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZL_MASK; //mask
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	f003 0310 	and.w	r3, r3, #16
 80098b6:	b2da      	uxtb	r2, r3
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80098bc:	2301      	movs	r3, #1
}
 80098be:	4618      	mov	r0, r3
 80098c0:	3708      	adds	r7, #8
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}

080098c6 <LSM6DSL_ACC_GYRO_R_DSD_ZH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZH_t
* Output         : Status of DSD_ZH see LSM6DSL_ACC_GYRO_DSD_ZH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZH(void *handle, LSM6DSL_ACC_GYRO_DSD_ZH_t *value)
{
 80098c6:	b580      	push	{r7, lr}
 80098c8:	b082      	sub	sp, #8
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	6078      	str	r0, [r7, #4]
 80098ce:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 80098d0:	2301      	movs	r3, #1
 80098d2:	683a      	ldr	r2, [r7, #0]
 80098d4:	211d      	movs	r1, #29
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	f7ff f928 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d101      	bne.n	80098e6 <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x20>
    return MEMS_ERROR;
 80098e2:	2300      	movs	r3, #0
 80098e4:	e007      	b.n	80098f6 <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZH_MASK; //mask
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	781b      	ldrb	r3, [r3, #0]
 80098ea:	f003 0320 	and.w	r3, r3, #32
 80098ee:	b2da      	uxtb	r2, r3
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80098f4:	2301      	movs	r3, #1
}
 80098f6:	4618      	mov	r0, r3
 80098f8:	3708      	adds	r7, #8
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}

080098fe <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Output         : Status of D6D_EV_STATUS see LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t *value)
{
 80098fe:	b580      	push	{r7, lr}
 8009900:	b082      	sub	sp, #8
 8009902:	af00      	add	r7, sp, #0
 8009904:	6078      	str	r0, [r7, #4]
 8009906:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8009908:	2301      	movs	r3, #1
 800990a:	683a      	ldr	r2, [r7, #0]
 800990c:	211d      	movs	r1, #29
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f7ff f90c 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d101      	bne.n	800991e <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x20>
    return MEMS_ERROR;
 800991a:	2300      	movs	r3, #0
 800991c:	e007      	b.n	800992e <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_D6D_EV_STATUS_MASK; //mask
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	781b      	ldrb	r3, [r3, #0]
 8009922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009926:	b2da      	uxtb	r2, r3
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800992c:	2301      	movs	r3, #1
}
 800992e:	4618      	mov	r0, r3
 8009930:	3708      	adds	r7, #8
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <LSM6DSL_ACC_GYRO_R_XLDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_XLDA_t
* Output         : Status of XLDA see LSM6DSL_ACC_GYRO_XLDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_XLDA(void *handle, LSM6DSL_ACC_GYRO_XLDA_t *value)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b082      	sub	sp, #8
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
 800993e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 8009940:	2301      	movs	r3, #1
 8009942:	683a      	ldr	r2, [r7, #0]
 8009944:	211e      	movs	r1, #30
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f7ff f8f0 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d101      	bne.n	8009956 <LSM6DSL_ACC_GYRO_R_XLDA+0x20>
    return MEMS_ERROR;
 8009952:	2300      	movs	r3, #0
 8009954:	e007      	b.n	8009966 <LSM6DSL_ACC_GYRO_R_XLDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_XLDA_MASK; //mask
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	781b      	ldrb	r3, [r3, #0]
 800995a:	f003 0301 	and.w	r3, r3, #1
 800995e:	b2da      	uxtb	r2, r3
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009964:	2301      	movs	r3, #1
}
 8009966:	4618      	mov	r0, r3
 8009968:	3708      	adds	r7, #8
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}

0800996e <LSM6DSL_ACC_GYRO_R_GDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_GDA_t
* Output         : Status of GDA see LSM6DSL_ACC_GYRO_GDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_GDA(void *handle, LSM6DSL_ACC_GYRO_GDA_t *value)
{
 800996e:	b580      	push	{r7, lr}
 8009970:	b082      	sub	sp, #8
 8009972:	af00      	add	r7, sp, #0
 8009974:	6078      	str	r0, [r7, #4]
 8009976:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 8009978:	2301      	movs	r3, #1
 800997a:	683a      	ldr	r2, [r7, #0]
 800997c:	211e      	movs	r1, #30
 800997e:	6878      	ldr	r0, [r7, #4]
 8009980:	f7ff f8d4 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009984:	4603      	mov	r3, r0
 8009986:	2b00      	cmp	r3, #0
 8009988:	d101      	bne.n	800998e <LSM6DSL_ACC_GYRO_R_GDA+0x20>
    return MEMS_ERROR;
 800998a:	2300      	movs	r3, #0
 800998c:	e007      	b.n	800999e <LSM6DSL_ACC_GYRO_R_GDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_GDA_MASK; //mask
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	781b      	ldrb	r3, [r3, #0]
 8009992:	f003 0302 	and.w	r3, r3, #2
 8009996:	b2da      	uxtb	r2, r3
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800999c:	2301      	movs	r3, #1
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3708      	adds	r7, #8
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}

080099a6 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>:
* Input          : Pointer to u16_t
* Output         : Status of DIFF_FIFO
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFONumOfEntries(void *handle, u16_t *value)
{
 80099a6:	b580      	push	{r7, lr}
 80099a8:	b084      	sub	sp, #16
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	6078      	str	r0, [r7, #4]
 80099ae:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS1 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS1, (u8_t *)&valueL, 1) )
 80099b0:	f107 020e 	add.w	r2, r7, #14
 80099b4:	2301      	movs	r3, #1
 80099b6:	213a      	movs	r1, #58	; 0x3a
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f7ff f8b7 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80099be:	4603      	mov	r3, r0
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d101      	bne.n	80099c8 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x22>
    return MEMS_ERROR;
 80099c4:	2300      	movs	r3, #0
 80099c6:	e021      	b.n	8009a0c <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueL &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_MASK; //coerce
 80099c8:	7bbb      	ldrb	r3, [r7, #14]
 80099ca:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_POSITION; //mask
 80099cc:	7bbb      	ldrb	r3, [r7, #14]
 80099ce:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS2 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)&valueH, 1) )
 80099d0:	f107 020f 	add.w	r2, r7, #15
 80099d4:	2301      	movs	r3, #1
 80099d6:	213b      	movs	r1, #59	; 0x3b
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f7ff f8a7 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 80099de:	4603      	mov	r3, r0
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d101      	bne.n	80099e8 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x42>
    return MEMS_ERROR;
 80099e4:	2300      	movs	r3, #0
 80099e6:	e011      	b.n	8009a0c <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueH &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_MASK; //coerce
 80099e8:	7bfb      	ldrb	r3, [r7, #15]
 80099ea:	f003 030f 	and.w	r3, r3, #15
 80099ee:	b2db      	uxtb	r3, r3
 80099f0:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_POSITION; //mask
 80099f2:	7bfb      	ldrb	r3, [r7, #15]
 80099f4:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 80099f6:	7bfb      	ldrb	r3, [r7, #15]
 80099f8:	021b      	lsls	r3, r3, #8
 80099fa:	b21a      	sxth	r2, r3
 80099fc:	7bbb      	ldrb	r3, [r7, #14]
 80099fe:	b21b      	sxth	r3, r3
 8009a00:	4313      	orrs	r3, r2
 8009a02:	b21b      	sxth	r3, r3
 8009a04:	b29a      	uxth	r2, r3
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009a0a:	2301      	movs	r3, #1
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3710      	adds	r7, #16
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <LSM6DSL_ACC_GYRO_R_FIFOEmpty>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Output         : Status of FIFO_EMPTY see LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOEmpty(void *handle, LSM6DSL_ACC_GYRO_FIFO_EMPTY_t *value)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b082      	sub	sp, #8
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 8009a1e:	2301      	movs	r3, #1
 8009a20:	683a      	ldr	r2, [r7, #0]
 8009a22:	213b      	movs	r1, #59	; 0x3b
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f7ff f881 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d101      	bne.n	8009a34 <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x20>
    return MEMS_ERROR;
 8009a30:	2300      	movs	r3, #0
 8009a32:	e007      	b.n	8009a44 <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_EMPTY_MASK; //mask
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	f003 0310 	and.w	r3, r3, #16
 8009a3c:	b2da      	uxtb	r2, r3
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009a42:	2301      	movs	r3, #1
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3708      	adds	r7, #8
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bd80      	pop	{r7, pc}

08009a4c <LSM6DSL_ACC_GYRO_R_FIFOFull>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Output         : Status of FIFO_FULL see LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOFull(void *handle, LSM6DSL_ACC_GYRO_FIFO_FULL_t *value)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b082      	sub	sp, #8
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
 8009a54:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 8009a56:	2301      	movs	r3, #1
 8009a58:	683a      	ldr	r2, [r7, #0]
 8009a5a:	213b      	movs	r1, #59	; 0x3b
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f7ff f865 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009a62:	4603      	mov	r3, r0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d101      	bne.n	8009a6c <LSM6DSL_ACC_GYRO_R_FIFOFull+0x20>
    return MEMS_ERROR;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	e007      	b.n	8009a7c <LSM6DSL_ACC_GYRO_R_FIFOFull+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_FULL_MASK; //mask
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	781b      	ldrb	r3, [r3, #0]
 8009a70:	f003 0320 	and.w	r3, r3, #32
 8009a74:	b2da      	uxtb	r2, r3
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009a7a:	2301      	movs	r3, #1
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3708      	adds	r7, #8
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <LSM6DSL_ACC_GYRO_R_OVERRUN>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_OVERRUN_t
* Output         : Status of OVERRUN see LSM6DSL_ACC_GYRO_OVERRUN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_OVERRUN(void *handle, LSM6DSL_ACC_GYRO_OVERRUN_t *value)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b082      	sub	sp, #8
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
 8009a8c:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 8009a8e:	2301      	movs	r3, #1
 8009a90:	683a      	ldr	r2, [r7, #0]
 8009a92:	213b      	movs	r1, #59	; 0x3b
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f7ff f849 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d101      	bne.n	8009aa4 <LSM6DSL_ACC_GYRO_R_OVERRUN+0x20>
    return MEMS_ERROR;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	e007      	b.n	8009ab4 <LSM6DSL_ACC_GYRO_R_OVERRUN+0x30>

  *value &= LSM6DSL_ACC_GYRO_OVERRUN_MASK; //mask
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	781b      	ldrb	r3, [r3, #0]
 8009aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009aac:	b2da      	uxtb	r2, r3
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009ab2:	2301      	movs	r3, #1
}
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	3708      	adds	r7, #8
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	bd80      	pop	{r7, pc}

08009abc <LSM6DSL_ACC_GYRO_R_FIFOPattern>:
* Input          : Pointer to u16_t
* Output         : Status of FIFO_PATTERN
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOPattern(void *handle, u16_t *value)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b084      	sub	sp, #16
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS3 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS3, (u8_t *)&valueL, 1) )
 8009ac6:	f107 020e 	add.w	r2, r7, #14
 8009aca:	2301      	movs	r3, #1
 8009acc:	213c      	movs	r1, #60	; 0x3c
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f7ff f82c 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d101      	bne.n	8009ade <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x22>
    return MEMS_ERROR;
 8009ada:	2300      	movs	r3, #0
 8009adc:	e021      	b.n	8009b22 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueL &= LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_MASK; //coerce
 8009ade:	7bbb      	ldrb	r3, [r7, #14]
 8009ae0:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_POSITION; //mask
 8009ae2:	7bbb      	ldrb	r3, [r7, #14]
 8009ae4:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS4 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS4, (u8_t *)&valueH, 1) )
 8009ae6:	f107 020f 	add.w	r2, r7, #15
 8009aea:	2301      	movs	r3, #1
 8009aec:	213d      	movs	r1, #61	; 0x3d
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f7ff f81c 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009af4:	4603      	mov	r3, r0
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d101      	bne.n	8009afe <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x42>
    return MEMS_ERROR;
 8009afa:	2300      	movs	r3, #0
 8009afc:	e011      	b.n	8009b22 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueH &= LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_MASK; //coerce
 8009afe:	7bfb      	ldrb	r3, [r7, #15]
 8009b00:	f003 0303 	and.w	r3, r3, #3
 8009b04:	b2db      	uxtb	r3, r3
 8009b06:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_POSITION; //mask
 8009b08:	7bfb      	ldrb	r3, [r7, #15]
 8009b0a:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 8009b0c:	7bfb      	ldrb	r3, [r7, #15]
 8009b0e:	021b      	lsls	r3, r3, #8
 8009b10:	b21a      	sxth	r2, r3
 8009b12:	7bbb      	ldrb	r3, [r7, #14]
 8009b14:	b21b      	sxth	r3, r3
 8009b16:	4313      	orrs	r3, r2
 8009b18:	b21b      	sxth	r3, r3
 8009b1a:	b29a      	uxth	r2, r3
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009b20:	2301      	movs	r3, #1
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3710      	adds	r7, #16
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}

08009b2a <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Output         : Status of PEDO_EV_STATUS see LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t *value)
{
 8009b2a:	b580      	push	{r7, lr}
 8009b2c:	b082      	sub	sp, #8
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	6078      	str	r0, [r7, #4]
 8009b32:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 8009b34:	2301      	movs	r3, #1
 8009b36:	683a      	ldr	r2, [r7, #0]
 8009b38:	2153      	movs	r1, #83	; 0x53
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f7fe fff6 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d101      	bne.n	8009b4a <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x20>
    return MEMS_ERROR;
 8009b46:	2300      	movs	r3, #0
 8009b48:	e007      	b.n	8009b5a <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_MASK; //mask
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	781b      	ldrb	r3, [r3, #0]
 8009b4e:	f003 0310 	and.w	r3, r3, #16
 8009b52:	b2da      	uxtb	r2, r3
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009b58:	2301      	movs	r3, #1
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3708      	adds	r7, #8
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}

08009b62 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Output         : Status of TILT_EV_STATUS see LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t *value)
{
 8009b62:	b580      	push	{r7, lr}
 8009b64:	b082      	sub	sp, #8
 8009b66:	af00      	add	r7, sp, #0
 8009b68:	6078      	str	r0, [r7, #4]
 8009b6a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	683a      	ldr	r2, [r7, #0]
 8009b70:	2153      	movs	r1, #83	; 0x53
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f7fe ffda 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d101      	bne.n	8009b82 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x20>
    return MEMS_ERROR;
 8009b7e:	2300      	movs	r3, #0
 8009b80:	e007      	b.n	8009b92 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_TILT_EV_STATUS_MASK; //mask
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	781b      	ldrb	r3, [r3, #0]
 8009b86:	f003 0320 	and.w	r3, r3, #32
 8009b8a:	b2da      	uxtb	r2, r3
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009b90:	2301      	movs	r3, #1
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3708      	adds	r7, #8
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}

08009b9a <LSM6DSL_ACC_GYRO_W_LIR>:
* Input          : LSM6DSL_ACC_GYRO_LIR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LIR(void *handle, LSM6DSL_ACC_GYRO_LIR_t newValue)
{
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b084      	sub	sp, #16
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8009ba6:	f107 020f 	add.w	r2, r7, #15
 8009baa:	2301      	movs	r3, #1
 8009bac:	2158      	movs	r1, #88	; 0x58
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f7fe ffbc 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d101      	bne.n	8009bbe <LSM6DSL_ACC_GYRO_W_LIR+0x24>
    return MEMS_ERROR;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	e016      	b.n	8009bec <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_LIR_MASK;
 8009bbe:	7bfb      	ldrb	r3, [r7, #15]
 8009bc0:	f023 0301 	bic.w	r3, r3, #1
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009bc8:	7bfa      	ldrb	r2, [r7, #15]
 8009bca:	78fb      	ldrb	r3, [r7, #3]
 8009bcc:	4313      	orrs	r3, r2
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8009bd2:	f107 020f 	add.w	r2, r7, #15
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	2158      	movs	r1, #88	; 0x58
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f7fe ffc0 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009be0:	4603      	mov	r3, r0
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d101      	bne.n	8009bea <LSM6DSL_ACC_GYRO_W_LIR+0x50>
    return MEMS_ERROR;
 8009be6:	2300      	movs	r3, #0
 8009be8:	e000      	b.n	8009bec <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  return MEMS_SUCCESS;
 8009bea:	2301      	movs	r3, #1
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3710      	adds	r7, #16
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Z_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Z_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_t newValue)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
 8009bfc:	460b      	mov	r3, r1
 8009bfe:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8009c00:	f107 020f 	add.w	r2, r7, #15
 8009c04:	2301      	movs	r3, #1
 8009c06:	2158      	movs	r1, #88	; 0x58
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f7fe ff8f 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d101      	bne.n	8009c18 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x24>
    return MEMS_ERROR;
 8009c14:	2300      	movs	r3, #0
 8009c16:	e016      	b.n	8009c46 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Z_EN_MASK;
 8009c18:	7bfb      	ldrb	r3, [r7, #15]
 8009c1a:	f023 0302 	bic.w	r3, r3, #2
 8009c1e:	b2db      	uxtb	r3, r3
 8009c20:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009c22:	7bfa      	ldrb	r2, [r7, #15]
 8009c24:	78fb      	ldrb	r3, [r7, #3]
 8009c26:	4313      	orrs	r3, r2
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8009c2c:	f107 020f 	add.w	r2, r7, #15
 8009c30:	2301      	movs	r3, #1
 8009c32:	2158      	movs	r1, #88	; 0x58
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f7fe ff93 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d101      	bne.n	8009c44 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x50>
    return MEMS_ERROR;
 8009c40:	2300      	movs	r3, #0
 8009c42:	e000      	b.n	8009c46 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  return MEMS_SUCCESS;
 8009c44:	2301      	movs	r3, #1
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3710      	adds	r7, #16
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}

08009c4e <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Y_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Y_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_t newValue)
{
 8009c4e:	b580      	push	{r7, lr}
 8009c50:	b084      	sub	sp, #16
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	6078      	str	r0, [r7, #4]
 8009c56:	460b      	mov	r3, r1
 8009c58:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8009c5a:	f107 020f 	add.w	r2, r7, #15
 8009c5e:	2301      	movs	r3, #1
 8009c60:	2158      	movs	r1, #88	; 0x58
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f7fe ff62 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d101      	bne.n	8009c72 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x24>
    return MEMS_ERROR;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	e016      	b.n	8009ca0 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Y_EN_MASK;
 8009c72:	7bfb      	ldrb	r3, [r7, #15]
 8009c74:	f023 0304 	bic.w	r3, r3, #4
 8009c78:	b2db      	uxtb	r3, r3
 8009c7a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009c7c:	7bfa      	ldrb	r2, [r7, #15]
 8009c7e:	78fb      	ldrb	r3, [r7, #3]
 8009c80:	4313      	orrs	r3, r2
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8009c86:	f107 020f 	add.w	r2, r7, #15
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	2158      	movs	r1, #88	; 0x58
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f7fe ff66 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009c94:	4603      	mov	r3, r0
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d101      	bne.n	8009c9e <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x50>
    return MEMS_ERROR;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	e000      	b.n	8009ca0 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  return MEMS_SUCCESS;
 8009c9e:	2301      	movs	r3, #1
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3710      	adds	r7, #16
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}

08009ca8 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_X_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_X_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_X_EN_t newValue)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b084      	sub	sp, #16
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	460b      	mov	r3, r1
 8009cb2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8009cb4:	f107 020f 	add.w	r2, r7, #15
 8009cb8:	2301      	movs	r3, #1
 8009cba:	2158      	movs	r1, #88	; 0x58
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f7fe ff35 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d101      	bne.n	8009ccc <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x24>
    return MEMS_ERROR;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	e016      	b.n	8009cfa <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_X_EN_MASK;
 8009ccc:	7bfb      	ldrb	r3, [r7, #15]
 8009cce:	f023 0308 	bic.w	r3, r3, #8
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009cd6:	7bfa      	ldrb	r2, [r7, #15]
 8009cd8:	78fb      	ldrb	r3, [r7, #3]
 8009cda:	4313      	orrs	r3, r2
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8009ce0:	f107 020f 	add.w	r2, r7, #15
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	2158      	movs	r1, #88	; 0x58
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f7fe ff39 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009cee:	4603      	mov	r3, r0
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d101      	bne.n	8009cf8 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x50>
    return MEMS_ERROR;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	e000      	b.n	8009cfa <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  return MEMS_SUCCESS;
 8009cf8:	2301      	movs	r3, #1
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3710      	adds	r7, #16
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}

08009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>:
* Input          : LSM6DSL_ACC_GYRO_INT_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BASIC_INT(void *handle, LSM6DSL_ACC_GYRO_INT_EN_t newValue)
{
 8009d02:	b580      	push	{r7, lr}
 8009d04:	b084      	sub	sp, #16
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8009d0e:	f107 020f 	add.w	r2, r7, #15
 8009d12:	2301      	movs	r3, #1
 8009d14:	2158      	movs	r1, #88	; 0x58
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f7fe ff08 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d101      	bne.n	8009d26 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x24>
    return MEMS_ERROR;
 8009d22:	2300      	movs	r3, #0
 8009d24:	e016      	b.n	8009d54 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT_EN_MASK;
 8009d26:	7bfb      	ldrb	r3, [r7, #15]
 8009d28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d2c:	b2db      	uxtb	r3, r3
 8009d2e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009d30:	7bfa      	ldrb	r2, [r7, #15]
 8009d32:	78fb      	ldrb	r3, [r7, #3]
 8009d34:	4313      	orrs	r3, r2
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8009d3a:	f107 020f 	add.w	r2, r7, #15
 8009d3e:	2301      	movs	r3, #1
 8009d40:	2158      	movs	r1, #88	; 0x58
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f7fe ff0c 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d101      	bne.n	8009d52 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x50>
    return MEMS_ERROR;
 8009d4e:	2300      	movs	r3, #0
 8009d50:	e000      	b.n	8009d54 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  return MEMS_SUCCESS;
 8009d52:	2301      	movs	r3, #1
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3710      	adds	r7, #16
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <LSM6DSL_ACC_GYRO_W_TAP_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_THS(void *handle, u8_t newValue)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b084      	sub	sp, #16
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
 8009d64:	460b      	mov	r3, r1
 8009d66:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_TAP_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_TAP_THS_MASK; //coerce
 8009d68:	78fb      	ldrb	r3, [r7, #3]
 8009d6a:	f003 031f 	and.w	r3, r3, #31
 8009d6e:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 8009d70:	f107 020f 	add.w	r2, r7, #15
 8009d74:	2301      	movs	r3, #1
 8009d76:	2159      	movs	r1, #89	; 0x59
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f7fe fed7 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d101      	bne.n	8009d88 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x2c>
    return MEMS_ERROR;
 8009d84:	2300      	movs	r3, #0
 8009d86:	e016      	b.n	8009db6 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_TAP_THS_MASK;
 8009d88:	7bfb      	ldrb	r3, [r7, #15]
 8009d8a:	f023 031f 	bic.w	r3, r3, #31
 8009d8e:	b2db      	uxtb	r3, r3
 8009d90:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009d92:	7bfa      	ldrb	r2, [r7, #15]
 8009d94:	78fb      	ldrb	r3, [r7, #3]
 8009d96:	4313      	orrs	r3, r2
 8009d98:	b2db      	uxtb	r3, r3
 8009d9a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 8009d9c:	f107 020f 	add.w	r2, r7, #15
 8009da0:	2301      	movs	r3, #1
 8009da2:	2159      	movs	r1, #89	; 0x59
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f7fe fedb 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009daa:	4603      	mov	r3, r0
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d101      	bne.n	8009db4 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x58>
    return MEMS_ERROR;
 8009db0:	2300      	movs	r3, #0
 8009db2:	e000      	b.n	8009db6 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  return MEMS_SUCCESS;
 8009db4:	2301      	movs	r3, #1
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3710      	adds	r7, #16
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}

08009dbe <LSM6DSL_ACC_GYRO_W_SIXD_THS>:
* Input          : LSM6DSL_ACC_GYRO_SIXD_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SIXD_THS(void *handle, LSM6DSL_ACC_GYRO_SIXD_THS_t newValue)
{
 8009dbe:	b580      	push	{r7, lr}
 8009dc0:	b084      	sub	sp, #16
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
 8009dc6:	460b      	mov	r3, r1
 8009dc8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 8009dca:	f107 020f 	add.w	r2, r7, #15
 8009dce:	2301      	movs	r3, #1
 8009dd0:	2159      	movs	r1, #89	; 0x59
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f7fe feaa 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d101      	bne.n	8009de2 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x24>
    return MEMS_ERROR;
 8009dde:	2300      	movs	r3, #0
 8009de0:	e016      	b.n	8009e10 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SIXD_THS_MASK;
 8009de2:	7bfb      	ldrb	r3, [r7, #15]
 8009de4:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009dec:	7bfa      	ldrb	r2, [r7, #15]
 8009dee:	78fb      	ldrb	r3, [r7, #3]
 8009df0:	4313      	orrs	r3, r2
 8009df2:	b2db      	uxtb	r3, r3
 8009df4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 8009df6:	f107 020f 	add.w	r2, r7, #15
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	2159      	movs	r1, #89	; 0x59
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f7fe feae 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009e04:	4603      	mov	r3, r0
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d101      	bne.n	8009e0e <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x50>
    return MEMS_ERROR;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	e000      	b.n	8009e10 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  return MEMS_SUCCESS;
 8009e0e:	2301      	movs	r3, #1
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	3710      	adds	r7, #16
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}

08009e18 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SHOCK_Duration(void *handle, u8_t newValue)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b084      	sub	sp, #16
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	460b      	mov	r3, r1
 8009e22:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SHOCK_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SHOCK_MASK; //coerce
 8009e24:	78fb      	ldrb	r3, [r7, #3]
 8009e26:	f003 0303 	and.w	r3, r3, #3
 8009e2a:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8009e2c:	f107 020f 	add.w	r2, r7, #15
 8009e30:	2301      	movs	r3, #1
 8009e32:	215a      	movs	r1, #90	; 0x5a
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f7fe fe79 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d101      	bne.n	8009e44 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x2c>
    return MEMS_ERROR;
 8009e40:	2300      	movs	r3, #0
 8009e42:	e016      	b.n	8009e72 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SHOCK_MASK;
 8009e44:	7bfb      	ldrb	r3, [r7, #15]
 8009e46:	f023 0303 	bic.w	r3, r3, #3
 8009e4a:	b2db      	uxtb	r3, r3
 8009e4c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009e4e:	7bfa      	ldrb	r2, [r7, #15]
 8009e50:	78fb      	ldrb	r3, [r7, #3]
 8009e52:	4313      	orrs	r3, r2
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8009e58:	f107 020f 	add.w	r2, r7, #15
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	215a      	movs	r1, #90	; 0x5a
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f7fe fe7d 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d101      	bne.n	8009e70 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x58>
    return MEMS_ERROR;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	e000      	b.n	8009e72 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  return MEMS_SUCCESS;
 8009e70:	2301      	movs	r3, #1
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3710      	adds	r7, #16
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}

08009e7a <LSM6DSL_ACC_GYRO_W_QUIET_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_QUIET_Duration(void *handle, u8_t newValue)
{
 8009e7a:	b580      	push	{r7, lr}
 8009e7c:	b084      	sub	sp, #16
 8009e7e:	af00      	add	r7, sp, #0
 8009e80:	6078      	str	r0, [r7, #4]
 8009e82:	460b      	mov	r3, r1
 8009e84:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_QUIET_POSITION; //mask
 8009e86:	78fb      	ldrb	r3, [r7, #3]
 8009e88:	009b      	lsls	r3, r3, #2
 8009e8a:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_QUIET_MASK; //coerce
 8009e8c:	78fb      	ldrb	r3, [r7, #3]
 8009e8e:	f003 030c 	and.w	r3, r3, #12
 8009e92:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8009e94:	f107 020f 	add.w	r2, r7, #15
 8009e98:	2301      	movs	r3, #1
 8009e9a:	215a      	movs	r1, #90	; 0x5a
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f7fe fe45 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d101      	bne.n	8009eac <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x32>
    return MEMS_ERROR;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	e016      	b.n	8009eda <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  value &= ~LSM6DSL_ACC_GYRO_QUIET_MASK;
 8009eac:	7bfb      	ldrb	r3, [r7, #15]
 8009eae:	f023 030c 	bic.w	r3, r3, #12
 8009eb2:	b2db      	uxtb	r3, r3
 8009eb4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009eb6:	7bfa      	ldrb	r2, [r7, #15]
 8009eb8:	78fb      	ldrb	r3, [r7, #3]
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	b2db      	uxtb	r3, r3
 8009ebe:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8009ec0:	f107 020f 	add.w	r2, r7, #15
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	215a      	movs	r1, #90	; 0x5a
 8009ec8:	6878      	ldr	r0, [r7, #4]
 8009eca:	f7fe fe49 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d101      	bne.n	8009ed8 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x5e>
    return MEMS_ERROR;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	e000      	b.n	8009eda <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  return MEMS_SUCCESS;
 8009ed8:	2301      	movs	r3, #1
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3710      	adds	r7, #16
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}

08009ee2 <LSM6DSL_ACC_GYRO_W_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DUR(void *handle, u8_t newValue)
{
 8009ee2:	b580      	push	{r7, lr}
 8009ee4:	b084      	sub	sp, #16
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
 8009eea:	460b      	mov	r3, r1
 8009eec:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_DUR_POSITION; //mask
 8009eee:	78fb      	ldrb	r3, [r7, #3]
 8009ef0:	011b      	lsls	r3, r3, #4
 8009ef2:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_DUR_MASK; //coerce
 8009ef4:	78fb      	ldrb	r3, [r7, #3]
 8009ef6:	f023 030f 	bic.w	r3, r3, #15
 8009efa:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8009efc:	f107 020f 	add.w	r2, r7, #15
 8009f00:	2301      	movs	r3, #1
 8009f02:	215a      	movs	r1, #90	; 0x5a
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f7fe fe11 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d101      	bne.n	8009f14 <LSM6DSL_ACC_GYRO_W_DUR+0x32>
    return MEMS_ERROR;
 8009f10:	2300      	movs	r3, #0
 8009f12:	e016      	b.n	8009f42 <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_DUR_MASK;
 8009f14:	7bfb      	ldrb	r3, [r7, #15]
 8009f16:	f003 030f 	and.w	r3, r3, #15
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009f1e:	7bfa      	ldrb	r2, [r7, #15]
 8009f20:	78fb      	ldrb	r3, [r7, #3]
 8009f22:	4313      	orrs	r3, r2
 8009f24:	b2db      	uxtb	r3, r3
 8009f26:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8009f28:	f107 020f 	add.w	r2, r7, #15
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	215a      	movs	r1, #90	; 0x5a
 8009f30:	6878      	ldr	r0, [r7, #4]
 8009f32:	f7fe fe15 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009f36:	4603      	mov	r3, r0
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d101      	bne.n	8009f40 <LSM6DSL_ACC_GYRO_W_DUR+0x5e>
    return MEMS_ERROR;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	e000      	b.n	8009f42 <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  return MEMS_SUCCESS;
 8009f40:	2301      	movs	r3, #1
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3710      	adds	r7, #16
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}

08009f4a <LSM6DSL_ACC_GYRO_W_WK_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WK_THS(void *handle, u8_t newValue)
{
 8009f4a:	b580      	push	{r7, lr}
 8009f4c:	b084      	sub	sp, #16
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	6078      	str	r0, [r7, #4]
 8009f52:	460b      	mov	r3, r1
 8009f54:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WK_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_WK_THS_MASK; //coerce
 8009f56:	78fb      	ldrb	r3, [r7, #3]
 8009f58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009f5c:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 8009f5e:	f107 020f 	add.w	r2, r7, #15
 8009f62:	2301      	movs	r3, #1
 8009f64:	215b      	movs	r1, #91	; 0x5b
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f7fe fde0 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d101      	bne.n	8009f76 <LSM6DSL_ACC_GYRO_W_WK_THS+0x2c>
    return MEMS_ERROR;
 8009f72:	2300      	movs	r3, #0
 8009f74:	e016      	b.n	8009fa4 <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_WK_THS_MASK;
 8009f76:	7bfb      	ldrb	r3, [r7, #15]
 8009f78:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009f7c:	b2db      	uxtb	r3, r3
 8009f7e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009f80:	7bfa      	ldrb	r2, [r7, #15]
 8009f82:	78fb      	ldrb	r3, [r7, #3]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	b2db      	uxtb	r3, r3
 8009f88:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 8009f8a:	f107 020f 	add.w	r2, r7, #15
 8009f8e:	2301      	movs	r3, #1
 8009f90:	215b      	movs	r1, #91	; 0x5b
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f7fe fde4 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d101      	bne.n	8009fa2 <LSM6DSL_ACC_GYRO_W_WK_THS+0x58>
    return MEMS_ERROR;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	e000      	b.n	8009fa4 <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  return MEMS_SUCCESS;
 8009fa2:	2301      	movs	r3, #1
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3710      	adds	r7, #16
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>:
* Input          : LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV(void *handle, LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t newValue)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 8009fb8:	f107 020f 	add.w	r2, r7, #15
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	215b      	movs	r1, #91	; 0x5b
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f7fe fdb3 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d101      	bne.n	8009fd0 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x24>
    return MEMS_ERROR;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	e016      	b.n	8009ffe <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_MASK;
 8009fd0:	7bfb      	ldrb	r3, [r7, #15]
 8009fd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009fda:	7bfa      	ldrb	r2, [r7, #15]
 8009fdc:	78fb      	ldrb	r3, [r7, #3]
 8009fde:	4313      	orrs	r3, r2
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 8009fe4:	f107 020f 	add.w	r2, r7, #15
 8009fe8:	2301      	movs	r3, #1
 8009fea:	215b      	movs	r1, #91	; 0x5b
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f7fe fdb7 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d101      	bne.n	8009ffc <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x50>
    return MEMS_ERROR;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	e000      	b.n	8009ffe <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  return MEMS_SUCCESS;
 8009ffc:	2301      	movs	r3, #1
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3710      	adds	r7, #16
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}

0800a006 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SLEEP_DUR(void *handle, u8_t newValue)
{
 800a006:	b580      	push	{r7, lr}
 800a008:	b084      	sub	sp, #16
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	6078      	str	r0, [r7, #4]
 800a00e:	460b      	mov	r3, r1
 800a010:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SLEEP_DUR_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK; //coerce
 800a012:	78fb      	ldrb	r3, [r7, #3]
 800a014:	f003 030f 	and.w	r3, r3, #15
 800a018:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a01a:	f107 020f 	add.w	r2, r7, #15
 800a01e:	2301      	movs	r3, #1
 800a020:	215c      	movs	r1, #92	; 0x5c
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f7fe fd82 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d101      	bne.n	800a032 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x2c>
    return MEMS_ERROR;
 800a02e:	2300      	movs	r3, #0
 800a030:	e016      	b.n	800a060 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK;
 800a032:	7bfb      	ldrb	r3, [r7, #15]
 800a034:	f023 030f 	bic.w	r3, r3, #15
 800a038:	b2db      	uxtb	r3, r3
 800a03a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a03c:	7bfa      	ldrb	r2, [r7, #15]
 800a03e:	78fb      	ldrb	r3, [r7, #3]
 800a040:	4313      	orrs	r3, r2
 800a042:	b2db      	uxtb	r3, r3
 800a044:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a046:	f107 020f 	add.w	r2, r7, #15
 800a04a:	2301      	movs	r3, #1
 800a04c:	215c      	movs	r1, #92	; 0x5c
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f7fe fd86 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a054:	4603      	mov	r3, r0
 800a056:	2b00      	cmp	r3, #0
 800a058:	d101      	bne.n	800a05e <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x58>
    return MEMS_ERROR;
 800a05a:	2300      	movs	r3, #0
 800a05c:	e000      	b.n	800a060 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  return MEMS_SUCCESS;
 800a05e:	2301      	movs	r3, #1
}
 800a060:	4618      	mov	r0, r3
 800a062:	3710      	adds	r7, #16
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}

0800a068 <LSM6DSL_ACC_GYRO_W_TIMER_HR>:
* Input          : LSM6DSL_ACC_GYRO_TIMER_HR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TIMER_HR(void *handle, LSM6DSL_ACC_GYRO_TIMER_HR_t newValue)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b084      	sub	sp, #16
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	460b      	mov	r3, r1
 800a072:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a074:	f107 020f 	add.w	r2, r7, #15
 800a078:	2301      	movs	r3, #1
 800a07a:	215c      	movs	r1, #92	; 0x5c
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f7fe fd55 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a082:	4603      	mov	r3, r0
 800a084:	2b00      	cmp	r3, #0
 800a086:	d101      	bne.n	800a08c <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x24>
    return MEMS_ERROR;
 800a088:	2300      	movs	r3, #0
 800a08a:	e016      	b.n	800a0ba <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TIMER_HR_MASK;
 800a08c:	7bfb      	ldrb	r3, [r7, #15]
 800a08e:	f023 0310 	bic.w	r3, r3, #16
 800a092:	b2db      	uxtb	r3, r3
 800a094:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a096:	7bfa      	ldrb	r2, [r7, #15]
 800a098:	78fb      	ldrb	r3, [r7, #3]
 800a09a:	4313      	orrs	r3, r2
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a0a0:	f107 020f 	add.w	r2, r7, #15
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	215c      	movs	r1, #92	; 0x5c
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f7fe fd59 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d101      	bne.n	800a0b8 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x50>
    return MEMS_ERROR;
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	e000      	b.n	800a0ba <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  return MEMS_SUCCESS;
 800a0b8:	2301      	movs	r3, #1
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3710      	adds	r7, #16
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}

0800a0c2 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WAKE_DUR(void *handle, u8_t newValue)
{
 800a0c2:	b580      	push	{r7, lr}
 800a0c4:	b084      	sub	sp, #16
 800a0c6:	af00      	add	r7, sp, #0
 800a0c8:	6078      	str	r0, [r7, #4]
 800a0ca:	460b      	mov	r3, r1
 800a0cc:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WAKE_DUR_POSITION; //mask
 800a0ce:	78fb      	ldrb	r3, [r7, #3]
 800a0d0:	015b      	lsls	r3, r3, #5
 800a0d2:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_WAKE_DUR_MASK; //coerce
 800a0d4:	78fb      	ldrb	r3, [r7, #3]
 800a0d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a0da:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a0dc:	f107 020f 	add.w	r2, r7, #15
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	215c      	movs	r1, #92	; 0x5c
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f7fe fd21 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d101      	bne.n	800a0f4 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x32>
    return MEMS_ERROR;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	e016      	b.n	800a122 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_WAKE_DUR_MASK;
 800a0f4:	7bfb      	ldrb	r3, [r7, #15]
 800a0f6:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a0fe:	7bfa      	ldrb	r2, [r7, #15]
 800a100:	78fb      	ldrb	r3, [r7, #3]
 800a102:	4313      	orrs	r3, r2
 800a104:	b2db      	uxtb	r3, r3
 800a106:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a108:	f107 020f 	add.w	r2, r7, #15
 800a10c:	2301      	movs	r3, #1
 800a10e:	215c      	movs	r1, #92	; 0x5c
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f7fe fd25 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a116:	4603      	mov	r3, r0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d101      	bne.n	800a120 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x5e>
    return MEMS_ERROR;
 800a11c:	2300      	movs	r3, #0
 800a11e:	e000      	b.n	800a122 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  return MEMS_SUCCESS;
 800a120:	2301      	movs	r3, #1
}
 800a122:	4618      	mov	r0, r3
 800a124:	3710      	adds	r7, #16
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}

0800a12a <LSM6DSL_ACC_GYRO_W_FF_THS>:
* Input          : LSM6DSL_ACC_GYRO_FF_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_THS(void *handle, LSM6DSL_ACC_GYRO_FF_THS_t newValue)
{
 800a12a:	b580      	push	{r7, lr}
 800a12c:	b084      	sub	sp, #16
 800a12e:	af00      	add	r7, sp, #0
 800a130:	6078      	str	r0, [r7, #4]
 800a132:	460b      	mov	r3, r1
 800a134:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800a136:	f107 020f 	add.w	r2, r7, #15
 800a13a:	2301      	movs	r3, #1
 800a13c:	215d      	movs	r1, #93	; 0x5d
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f7fe fcf4 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d101      	bne.n	800a14e <LSM6DSL_ACC_GYRO_W_FF_THS+0x24>
    return MEMS_ERROR;
 800a14a:	2300      	movs	r3, #0
 800a14c:	e016      	b.n	800a17c <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FF_THS_MASK;
 800a14e:	7bfb      	ldrb	r3, [r7, #15]
 800a150:	f023 0307 	bic.w	r3, r3, #7
 800a154:	b2db      	uxtb	r3, r3
 800a156:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a158:	7bfa      	ldrb	r2, [r7, #15]
 800a15a:	78fb      	ldrb	r3, [r7, #3]
 800a15c:	4313      	orrs	r3, r2
 800a15e:	b2db      	uxtb	r3, r3
 800a160:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800a162:	f107 020f 	add.w	r2, r7, #15
 800a166:	2301      	movs	r3, #1
 800a168:	215d      	movs	r1, #93	; 0x5d
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f7fe fcf8 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d101      	bne.n	800a17a <LSM6DSL_ACC_GYRO_W_FF_THS+0x50>
    return MEMS_ERROR;
 800a176:	2300      	movs	r3, #0
 800a178:	e000      	b.n	800a17c <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  return MEMS_SUCCESS;
 800a17a:	2301      	movs	r3, #1
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3710      	adds	r7, #16
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}

0800a184 <LSM6DSL_ACC_GYRO_W_FF_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_Duration(void *handle, u8_t newValue)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b084      	sub	sp, #16
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
 800a18c:	460b      	mov	r3, r1
 800a18e:	70fb      	strb	r3, [r7, #3]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0x1F;
 800a190:	78fb      	ldrb	r3, [r7, #3]
 800a192:	f003 031f 	and.w	r3, r3, #31
 800a196:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 5) & 0x1;
 800a198:	78fb      	ldrb	r3, [r7, #3]
 800a19a:	095b      	lsrs	r3, r3, #5
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	f003 0301 	and.w	r3, r3, #1
 800a1a2:	73bb      	strb	r3, [r7, #14]

  /* Low part in FREE_FALL reg */
  valueL = valueL << LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_POSITION; //mask
 800a1a4:	7bfb      	ldrb	r3, [r7, #15]
 800a1a6:	00db      	lsls	r3, r3, #3
 800a1a8:	73fb      	strb	r3, [r7, #15]
  valueL &= LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK; //coerce
 800a1aa:	7bfb      	ldrb	r3, [r7, #15]
 800a1ac:	f023 0307 	bic.w	r3, r3, #7
 800a1b0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800a1b2:	f107 020d 	add.w	r2, r7, #13
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	215d      	movs	r1, #93	; 0x5d
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f7fe fcb6 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d101      	bne.n	800a1ca <LSM6DSL_ACC_GYRO_W_FF_Duration+0x46>
    return MEMS_ERROR;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	e03f      	b.n	800a24a <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK;
 800a1ca:	7b7b      	ldrb	r3, [r7, #13]
 800a1cc:	f003 0307 	and.w	r3, r3, #7
 800a1d0:	b2db      	uxtb	r3, r3
 800a1d2:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 800a1d4:	7b7a      	ldrb	r2, [r7, #13]
 800a1d6:	7bfb      	ldrb	r3, [r7, #15]
 800a1d8:	4313      	orrs	r3, r2
 800a1da:	b2db      	uxtb	r3, r3
 800a1dc:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800a1de:	f107 020d 	add.w	r2, r7, #13
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	215d      	movs	r1, #93	; 0x5d
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f7fe fcba 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d101      	bne.n	800a1f6 <LSM6DSL_ACC_GYRO_W_FF_Duration+0x72>
    return MEMS_ERROR;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	e029      	b.n	800a24a <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  /* High part in WAKE_UP_DUR reg */
  valueH = valueH << LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_POSITION; //mask
 800a1f6:	7bbb      	ldrb	r3, [r7, #14]
 800a1f8:	01db      	lsls	r3, r3, #7
 800a1fa:	73bb      	strb	r3, [r7, #14]
  valueH &= LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK; //coerce
 800a1fc:	7bbb      	ldrb	r3, [r7, #14]
 800a1fe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a202:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a204:	f107 020d 	add.w	r2, r7, #13
 800a208:	2301      	movs	r3, #1
 800a20a:	215c      	movs	r1, #92	; 0x5c
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f7fe fc8d 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a212:	4603      	mov	r3, r0
 800a214:	2b00      	cmp	r3, #0
 800a216:	d101      	bne.n	800a21c <LSM6DSL_ACC_GYRO_W_FF_Duration+0x98>
    return MEMS_ERROR;
 800a218:	2300      	movs	r3, #0
 800a21a:	e016      	b.n	800a24a <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK;
 800a21c:	7b7b      	ldrb	r3, [r7, #13]
 800a21e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a222:	b2db      	uxtb	r3, r3
 800a224:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 800a226:	7b7a      	ldrb	r2, [r7, #13]
 800a228:	7bbb      	ldrb	r3, [r7, #14]
 800a22a:	4313      	orrs	r3, r2
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a230:	f107 020d 	add.w	r2, r7, #13
 800a234:	2301      	movs	r3, #1
 800a236:	215c      	movs	r1, #92	; 0x5c
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f7fe fc91 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d101      	bne.n	800a248 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc4>
    return MEMS_ERROR;
 800a244:	2300      	movs	r3, #0
 800a246:	e000      	b.n	800a24a <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  return MEMS_SUCCESS;
 800a248:	2301      	movs	r3, #1
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3710      	adds	r7, #16
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}

0800a252 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TILT_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TiltEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TILT_t newValue)
{
 800a252:	b580      	push	{r7, lr}
 800a254:	b084      	sub	sp, #16
 800a256:	af00      	add	r7, sp, #0
 800a258:	6078      	str	r0, [r7, #4]
 800a25a:	460b      	mov	r3, r1
 800a25c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a25e:	f107 020f 	add.w	r2, r7, #15
 800a262:	2301      	movs	r3, #1
 800a264:	215e      	movs	r1, #94	; 0x5e
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f7fe fc60 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a26c:	4603      	mov	r3, r0
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d101      	bne.n	800a276 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x24>
    return MEMS_ERROR;
 800a272:	2300      	movs	r3, #0
 800a274:	e016      	b.n	800a2a4 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TILT_MASK;
 800a276:	7bfb      	ldrb	r3, [r7, #15]
 800a278:	f023 0302 	bic.w	r3, r3, #2
 800a27c:	b2db      	uxtb	r3, r3
 800a27e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a280:	7bfa      	ldrb	r2, [r7, #15]
 800a282:	78fb      	ldrb	r3, [r7, #3]
 800a284:	4313      	orrs	r3, r2
 800a286:	b2db      	uxtb	r3, r3
 800a288:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a28a:	f107 020f 	add.w	r2, r7, #15
 800a28e:	2301      	movs	r3, #1
 800a290:	215e      	movs	r1, #94	; 0x5e
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f7fe fc64 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a298:	4603      	mov	r3, r0
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d101      	bne.n	800a2a2 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x50>
    return MEMS_ERROR;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	e000      	b.n	800a2a4 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800a2a2:	2301      	movs	r3, #1
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3710      	adds	r7, #16
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}

0800a2ac <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_6D_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_6DEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_6D_t newValue)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b084      	sub	sp, #16
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
 800a2b4:	460b      	mov	r3, r1
 800a2b6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a2b8:	f107 020f 	add.w	r2, r7, #15
 800a2bc:	2301      	movs	r3, #1
 800a2be:	215e      	movs	r1, #94	; 0x5e
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f7fe fc33 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d101      	bne.n	800a2d0 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x24>
    return MEMS_ERROR;
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	e016      	b.n	800a2fe <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_6D_MASK;
 800a2d0:	7bfb      	ldrb	r3, [r7, #15]
 800a2d2:	f023 0304 	bic.w	r3, r3, #4
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a2da:	7bfa      	ldrb	r2, [r7, #15]
 800a2dc:	78fb      	ldrb	r3, [r7, #3]
 800a2de:	4313      	orrs	r3, r2
 800a2e0:	b2db      	uxtb	r3, r3
 800a2e2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a2e4:	f107 020f 	add.w	r2, r7, #15
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	215e      	movs	r1, #94	; 0x5e
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f7fe fc37 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d101      	bne.n	800a2fc <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x50>
    return MEMS_ERROR;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	e000      	b.n	800a2fe <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800a2fc:	2301      	movs	r3, #1
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}

0800a306 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TapEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TAP_t newValue)
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b084      	sub	sp, #16
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
 800a30e:	460b      	mov	r3, r1
 800a310:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a312:	f107 020f 	add.w	r2, r7, #15
 800a316:	2301      	movs	r3, #1
 800a318:	215e      	movs	r1, #94	; 0x5e
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f7fe fc06 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d101      	bne.n	800a32a <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x24>
    return MEMS_ERROR;
 800a326:	2300      	movs	r3, #0
 800a328:	e016      	b.n	800a358 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TAP_MASK;
 800a32a:	7bfb      	ldrb	r3, [r7, #15]
 800a32c:	f023 0308 	bic.w	r3, r3, #8
 800a330:	b2db      	uxtb	r3, r3
 800a332:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a334:	7bfa      	ldrb	r2, [r7, #15]
 800a336:	78fb      	ldrb	r3, [r7, #3]
 800a338:	4313      	orrs	r3, r2
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a33e:	f107 020f 	add.w	r2, r7, #15
 800a342:	2301      	movs	r3, #1
 800a344:	215e      	movs	r1, #94	; 0x5e
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f7fe fc0a 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a34c:	4603      	mov	r3, r0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d101      	bne.n	800a356 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x50>
    return MEMS_ERROR;
 800a352:	2300      	movs	r3, #0
 800a354:	e000      	b.n	800a358 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800a356:	2301      	movs	r3, #1
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3710      	adds	r7, #16
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}

0800a360 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FF_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FFEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_FF_t newValue)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b084      	sub	sp, #16
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	460b      	mov	r3, r1
 800a36a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a36c:	f107 020f 	add.w	r2, r7, #15
 800a370:	2301      	movs	r3, #1
 800a372:	215e      	movs	r1, #94	; 0x5e
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f7fe fbd9 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a37a:	4603      	mov	r3, r0
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d101      	bne.n	800a384 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x24>
    return MEMS_ERROR;
 800a380:	2300      	movs	r3, #0
 800a382:	e016      	b.n	800a3b2 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FF_MASK;
 800a384:	7bfb      	ldrb	r3, [r7, #15]
 800a386:	f023 0310 	bic.w	r3, r3, #16
 800a38a:	b2db      	uxtb	r3, r3
 800a38c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a38e:	7bfa      	ldrb	r2, [r7, #15]
 800a390:	78fb      	ldrb	r3, [r7, #3]
 800a392:	4313      	orrs	r3, r2
 800a394:	b2db      	uxtb	r3, r3
 800a396:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a398:	f107 020f 	add.w	r2, r7, #15
 800a39c:	2301      	movs	r3, #1
 800a39e:	215e      	movs	r1, #94	; 0x5e
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f7fe fbdd 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d101      	bne.n	800a3b0 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x50>
    return MEMS_ERROR;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	e000      	b.n	800a3b2 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800a3b0:	2301      	movs	r3, #1
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3710      	adds	r7, #16
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_WU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WUEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_WU_t newValue)
{
 800a3ba:	b580      	push	{r7, lr}
 800a3bc:	b084      	sub	sp, #16
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
 800a3c2:	460b      	mov	r3, r1
 800a3c4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a3c6:	f107 020f 	add.w	r2, r7, #15
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	215e      	movs	r1, #94	; 0x5e
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f7fe fbac 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d101      	bne.n	800a3de <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x24>
    return MEMS_ERROR;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	e016      	b.n	800a40c <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_WU_MASK;
 800a3de:	7bfb      	ldrb	r3, [r7, #15]
 800a3e0:	f023 0320 	bic.w	r3, r3, #32
 800a3e4:	b2db      	uxtb	r3, r3
 800a3e6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a3e8:	7bfa      	ldrb	r2, [r7, #15]
 800a3ea:	78fb      	ldrb	r3, [r7, #3]
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	b2db      	uxtb	r3, r3
 800a3f0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a3f2:	f107 020f 	add.w	r2, r7, #15
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	215e      	movs	r1, #94	; 0x5e
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f7fe fbb0 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a400:	4603      	mov	r3, r0
 800a402:	2b00      	cmp	r3, #0
 800a404:	d101      	bne.n	800a40a <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x50>
    return MEMS_ERROR;
 800a406:	2300      	movs	r3, #0
 800a408:	e000      	b.n	800a40c <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800a40a:	2301      	movs	r3, #1
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3710      	adds	r7, #16
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}

0800a414 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SingleTapOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t newValue)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b084      	sub	sp, #16
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
 800a41c:	460b      	mov	r3, r1
 800a41e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a420:	f107 020f 	add.w	r2, r7, #15
 800a424:	2301      	movs	r3, #1
 800a426:	215e      	movs	r1, #94	; 0x5e
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f7fe fb7f 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a42e:	4603      	mov	r3, r0
 800a430:	2b00      	cmp	r3, #0
 800a432:	d101      	bne.n	800a438 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x24>
    return MEMS_ERROR;
 800a434:	2300      	movs	r3, #0
 800a436:	e016      	b.n	800a466 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_MASK;
 800a438:	7bfb      	ldrb	r3, [r7, #15]
 800a43a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a442:	7bfa      	ldrb	r2, [r7, #15]
 800a444:	78fb      	ldrb	r3, [r7, #3]
 800a446:	4313      	orrs	r3, r2
 800a448:	b2db      	uxtb	r3, r3
 800a44a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a44c:	f107 020f 	add.w	r2, r7, #15
 800a450:	2301      	movs	r3, #1
 800a452:	215e      	movs	r1, #94	; 0x5e
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f7fe fb83 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800a45a:	4603      	mov	r3, r0
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d101      	bne.n	800a464 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x50>
    return MEMS_ERROR;
 800a460:	2300      	movs	r3, #0
 800a462:	e000      	b.n	800a466 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  return MEMS_SUCCESS;
 800a464:	2301      	movs	r3, #1
}
 800a466:	4618      	mov	r0, r3
 800a468:	3710      	adds	r7, #16
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}

0800a46e <LSM6DSL_ACC_GYRO_Get_GetFIFOData>:
* Input          : pointer to [u8_t]
* Output         : GetFIFOData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetFIFOData(void *handle, u8_t *buff)
{
 800a46e:	b580      	push	{r7, lr}
 800a470:	b084      	sub	sp, #16
 800a472:	af00      	add	r7, sp, #0
 800a474:	6078      	str	r0, [r7, #4]
 800a476:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 800a478:	2302      	movs	r3, #2
 800a47a:	733b      	strb	r3, [r7, #12]

  k = 0;
 800a47c:	2300      	movs	r3, #0
 800a47e:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 800a480:	2300      	movs	r3, #0
 800a482:	73fb      	strb	r3, [r7, #15]
 800a484:	e01e      	b.n	800a4c4 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 800a486:	2300      	movs	r3, #0
 800a488:	73bb      	strb	r3, [r7, #14]
 800a48a:	e014      	b.n	800a4b6 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_DATA_OUT_L + k, &buff[k], 1))
 800a48c:	7b7b      	ldrb	r3, [r7, #13]
 800a48e:	333e      	adds	r3, #62	; 0x3e
 800a490:	b2d9      	uxtb	r1, r3
 800a492:	7b7b      	ldrb	r3, [r7, #13]
 800a494:	683a      	ldr	r2, [r7, #0]
 800a496:	441a      	add	r2, r3
 800a498:	2301      	movs	r3, #1
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f7fe fb46 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d101      	bne.n	800a4aa <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x3c>
        return MEMS_ERROR;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	e010      	b.n	800a4cc <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x5e>
      k++;
 800a4aa:	7b7b      	ldrb	r3, [r7, #13]
 800a4ac:	3301      	adds	r3, #1
 800a4ae:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800a4b0:	7bbb      	ldrb	r3, [r7, #14]
 800a4b2:	3301      	adds	r3, #1
 800a4b4:	73bb      	strb	r3, [r7, #14]
 800a4b6:	7bba      	ldrb	r2, [r7, #14]
 800a4b8:	7b3b      	ldrb	r3, [r7, #12]
 800a4ba:	429a      	cmp	r2, r3
 800a4bc:	d3e6      	bcc.n	800a48c <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x1e>
  for (i = 0; i < 1; i++ )
 800a4be:	7bfb      	ldrb	r3, [r7, #15]
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	73fb      	strb	r3, [r7, #15]
 800a4c4:	7bfb      	ldrb	r3, [r7, #15]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d0dd      	beq.n	800a486 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x18>
    }
  }

  return MEMS_SUCCESS;
 800a4ca:	2301      	movs	r3, #1
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3710      	adds	r7, #16
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <LSM6DSL_ACC_GYRO_Get_GetStepCounter>:
* Input          : pointer to [u8_t]
* Output         : GetStepCounter buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetStepCounter(void *handle, u8_t *buff)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b084      	sub	sp, #16
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
 800a4dc:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 800a4de:	2302      	movs	r3, #2
 800a4e0:	733b      	strb	r3, [r7, #12]

  k = 0;
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	73fb      	strb	r3, [r7, #15]
 800a4ea:	e01e      	b.n	800a52a <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	73bb      	strb	r3, [r7, #14]
 800a4f0:	e014      	b.n	800a51c <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STEP_COUNTER_L + k, &buff[k], 1))
 800a4f2:	7b7b      	ldrb	r3, [r7, #13]
 800a4f4:	334b      	adds	r3, #75	; 0x4b
 800a4f6:	b2d9      	uxtb	r1, r3
 800a4f8:	7b7b      	ldrb	r3, [r7, #13]
 800a4fa:	683a      	ldr	r2, [r7, #0]
 800a4fc:	441a      	add	r2, r3
 800a4fe:	2301      	movs	r3, #1
 800a500:	6878      	ldr	r0, [r7, #4]
 800a502:	f7fe fb13 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800a506:	4603      	mov	r3, r0
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d101      	bne.n	800a510 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x3c>
        return MEMS_ERROR;
 800a50c:	2300      	movs	r3, #0
 800a50e:	e010      	b.n	800a532 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x5e>
      k++;
 800a510:	7b7b      	ldrb	r3, [r7, #13]
 800a512:	3301      	adds	r3, #1
 800a514:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800a516:	7bbb      	ldrb	r3, [r7, #14]
 800a518:	3301      	adds	r3, #1
 800a51a:	73bb      	strb	r3, [r7, #14]
 800a51c:	7bba      	ldrb	r2, [r7, #14]
 800a51e:	7b3b      	ldrb	r3, [r7, #12]
 800a520:	429a      	cmp	r2, r3
 800a522:	d3e6      	bcc.n	800a4f2 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x1e>
  for (i = 0; i < 1; i++ )
 800a524:	7bfb      	ldrb	r3, [r7, #15]
 800a526:	3301      	adds	r3, #1
 800a528:	73fb      	strb	r3, [r7, #15]
 800a52a:	7bfb      	ldrb	r3, [r7, #15]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d0dd      	beq.n	800a4ec <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x18>
    }
  }

  return MEMS_SUCCESS;
 800a530:	2301      	movs	r3, #1
}
 800a532:	4618      	mov	r0, r3
 800a534:	3710      	adds	r7, #16
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}

0800a53a <LSM6DSL_ACC_GYRO_W_PedoThreshold>:
* Input          : pointer to [u8_t]
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoThreshold(void *handle, u8_t newValue)
{
 800a53a:	b580      	push	{r7, lr}
 800a53c:	b084      	sub	sp, #16
 800a53e:	af00      	add	r7, sp, #0
 800a540:	6078      	str	r0, [r7, #4]
 800a542:	460b      	mov	r3, r1
 800a544:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  /* Open Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_ENABLED);
 800a546:	2180      	movs	r1, #128	; 0x80
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f7fe fd40 	bl	8008fce <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  /* read current value */
  LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 800a54e:	f107 020f 	add.w	r2, r7, #15
 800a552:	2301      	movs	r3, #1
 800a554:	210f      	movs	r1, #15
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f7fe fae8 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>

  value &= ~0x1F;
 800a55c:	7bfb      	ldrb	r3, [r7, #15]
 800a55e:	f023 031f 	bic.w	r3, r3, #31
 800a562:	b2db      	uxtb	r3, r3
 800a564:	73fb      	strb	r3, [r7, #15]
  value |= (newValue & 0x1F);
 800a566:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a56a:	f003 031f 	and.w	r3, r3, #31
 800a56e:	b25a      	sxtb	r2, r3
 800a570:	7bfb      	ldrb	r3, [r7, #15]
 800a572:	b25b      	sxtb	r3, r3
 800a574:	4313      	orrs	r3, r2
 800a576:	b25b      	sxtb	r3, r3
 800a578:	b2db      	uxtb	r3, r3
 800a57a:	73fb      	strb	r3, [r7, #15]

  /* write new value */
  LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 800a57c:	f107 020f 	add.w	r2, r7, #15
 800a580:	2301      	movs	r3, #1
 800a582:	210f      	movs	r1, #15
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f7fe faeb 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>

  /* Close Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_DISABLED);
 800a58a:	2100      	movs	r1, #0
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f7fe fd1e 	bl	8008fce <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  return MEMS_SUCCESS;
 800a592:	2301      	movs	r3, #1
}
 800a594:	4618      	mov	r0, r3
 800a596:	3710      	adds	r7, #16
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}

0800a59c <LSM6DSL_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Init( DrvContextTypeDef *handle )
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b086      	sub	sp, #24
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	689b      	ldr	r3, [r3, #8]
 800a5a8:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f000 ff96 	bl	800b4e8 <LSM6DSL_Check_WhoAmI>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	2b01      	cmp	r3, #1
 800a5c0:	d101      	bne.n	800a5c6 <LSM6DSL_X_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	e036      	b.n	800a634 <LSM6DSL_X_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800a5c6:	2104      	movs	r1, #4
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f7fe fe91 	bl	80092f0 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d101      	bne.n	800a5d8 <LSM6DSL_X_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	e02d      	b.n	800a634 <LSM6DSL_X_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 800a5d8:	2140      	movs	r1, #64	; 0x40
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f7fe faf7 	bl	8008bce <LSM6DSL_ACC_GYRO_W_BDU>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d101      	bne.n	800a5ea <LSM6DSL_X_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	e024      	b.n	800a634 <LSM6DSL_X_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800a5ea:	2100      	movs	r1, #0
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f7fe fdcb 	bl	8009188 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d101      	bne.n	800a5fc <LSM6DSL_X_Init+0x60>
  {
    return COMPONENT_ERROR;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	e01b      	b.n	800a634 <LSM6DSL_X_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	4a0f      	ldr	r2, [pc, #60]	; (800a63c <LSM6DSL_X_Init+0xa0>)
 800a600:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 800a602:	2100      	movs	r1, #0
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f7fe fb8b 	bl	8008d20 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800a60a:	4603      	mov	r3, r0
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d101      	bne.n	800a614 <LSM6DSL_X_Init+0x78>
  {
    return COMPONENT_ERROR;
 800a610:	2301      	movs	r3, #1
 800a612:	e00f      	b.n	800a634 <LSM6DSL_X_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 800a614:	2100      	movs	r1, #0
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f000 fac8 	bl	800abac <LSM6DSL_X_Set_FS>
 800a61c:	4603      	mov	r3, r0
 800a61e:	2b01      	cmp	r3, #1
 800a620:	d101      	bne.n	800a626 <LSM6DSL_X_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800a622:	2301      	movs	r3, #1
 800a624:	e006      	b.n	800a634 <LSM6DSL_X_Init+0x98>
  }

  comboData->isAccInitialized = 1;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	2201      	movs	r2, #1
 800a62a:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2201      	movs	r2, #1
 800a630:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800a632:	2300      	movs	r3, #0
}
 800a634:	4618      	mov	r0, r3
 800a636:	3718      	adds	r7, #24
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}
 800a63c:	42d00000 	.word	0x42d00000

0800a640 <LSM6DSL_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_DeInit( DrvContextTypeDef *handle )
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b086      	sub	sp, #24
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	689b      	ldr	r3, [r3, #8]
 800a64c:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800a654:	693b      	ldr	r3, [r7, #16]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 ff44 	bl	800b4e8 <LSM6DSL_Check_WhoAmI>
 800a660:	4603      	mov	r3, r0
 800a662:	2b01      	cmp	r3, #1
 800a664:	d101      	bne.n	800a66a <LSM6DSL_X_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800a666:	2301      	movs	r3, #1
 800a668:	e04a      	b.n	800a700 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable free fall detection */
  if( LSM6DSL_X_Disable_Free_Fall_Detection( handle ) == COMPONENT_ERROR )
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f001 fbbe 	bl	800bdec <LSM6DSL_X_Disable_Free_Fall_Detection>
 800a670:	4603      	mov	r3, r0
 800a672:	2b01      	cmp	r3, #1
 800a674:	d101      	bne.n	800a67a <LSM6DSL_X_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800a676:	2301      	movs	r3, #1
 800a678:	e042      	b.n	800a700 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable 6D orientation */
  if( LSM6DSL_X_Disable_6D_Orientation( handle ) == COMPONENT_ERROR )
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	f002 f88a 	bl	800c794 <LSM6DSL_X_Disable_6D_Orientation>
 800a680:	4603      	mov	r3, r0
 800a682:	2b01      	cmp	r3, #1
 800a684:	d101      	bne.n	800a68a <LSM6DSL_X_DeInit+0x4a>
  {
    return COMPONENT_ERROR;
 800a686:	2301      	movs	r3, #1
 800a688:	e03a      	b.n	800a700 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable pedometer */
  if( LSM6DSL_X_Disable_Pedometer( handle ) == COMPONENT_ERROR )
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f001 fc54 	bl	800bf38 <LSM6DSL_X_Disable_Pedometer>
 800a690:	4603      	mov	r3, r0
 800a692:	2b01      	cmp	r3, #1
 800a694:	d101      	bne.n	800a69a <LSM6DSL_X_DeInit+0x5a>
  {
    return COMPONENT_ERROR;
 800a696:	2301      	movs	r3, #1
 800a698:	e032      	b.n	800a700 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable single tap detection */
  if( LSM6DSL_X_Disable_Single_Tap_Detection( handle ) == COMPONENT_ERROR )
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f001 fe76 	bl	800c38c <LSM6DSL_X_Disable_Single_Tap_Detection>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	2b01      	cmp	r3, #1
 800a6a4:	d101      	bne.n	800a6aa <LSM6DSL_X_DeInit+0x6a>
  {
    return COMPONENT_ERROR;
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	e02a      	b.n	800a700 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable double tap detection */
  if( LSM6DSL_X_Disable_Double_Tap_Detection( handle ) == COMPONENT_ERROR )
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f001 ff5c 	bl	800c568 <LSM6DSL_X_Disable_Double_Tap_Detection>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2b01      	cmp	r3, #1
 800a6b4:	d101      	bne.n	800a6ba <LSM6DSL_X_DeInit+0x7a>
  {
    return COMPONENT_ERROR;
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	e022      	b.n	800a700 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable tilt detection */
  if( LSM6DSL_X_Disable_Tilt_Detection( handle ) == COMPONENT_ERROR )
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f001 fd10 	bl	800c0e0 <LSM6DSL_X_Disable_Tilt_Detection>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	2b01      	cmp	r3, #1
 800a6c4:	d101      	bne.n	800a6ca <LSM6DSL_X_DeInit+0x8a>
  {
    return COMPONENT_ERROR;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e01a      	b.n	800a700 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable wake up detection */
  if( LSM6DSL_X_Disable_Wake_Up_Detection( handle ) == COMPONENT_ERROR )
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f001 fd92 	bl	800c1f4 <LSM6DSL_X_Disable_Wake_Up_Detection>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	2b01      	cmp	r3, #1
 800a6d4:	d101      	bne.n	800a6da <LSM6DSL_X_DeInit+0x9a>
  {
    return COMPONENT_ERROR;
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	e012      	b.n	800a700 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Disable the component */
  if( LSM6DSL_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f000 f839 	bl	800a752 <LSM6DSL_X_Sensor_Disable>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	2b01      	cmp	r3, #1
 800a6e4:	d101      	bne.n	800a6ea <LSM6DSL_X_DeInit+0xaa>
  {
    return COMPONENT_ERROR;
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	e00a      	b.n	800a700 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	f04f 0200 	mov.w	r2, #0
 800a6f0:	605a      	str	r2, [r3, #4]

  comboData->isAccInitialized = 0;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800a6fe:	2300      	movs	r3, #0
}
 800a700:	4618      	mov	r0, r3
 800a702:	3718      	adds	r7, #24
 800a704:	46bd      	mov	sp, r7
 800a706:	bd80      	pop	{r7, pc}

0800a708 <LSM6DSL_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b084      	sub	sp, #16
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	689b      	ldr	r3, [r3, #8]
 800a714:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	799b      	ldrb	r3, [r3, #6]
 800a720:	2b01      	cmp	r3, #1
 800a722:	d101      	bne.n	800a728 <LSM6DSL_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800a724:	2300      	movs	r3, #0
 800a726:	e010      	b.n	800a74a <LSM6DSL_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	edd3 7a01 	vldr	s15, [r3, #4]
 800a72e:	eeb0 0a67 	vmov.f32	s0, s15
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f000 fffa 	bl	800b72c <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 800a738:	4603      	mov	r3, r0
 800a73a:	2b01      	cmp	r3, #1
 800a73c:	d101      	bne.n	800a742 <LSM6DSL_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800a73e:	2301      	movs	r3, #1
 800a740:	e003      	b.n	800a74a <LSM6DSL_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2201      	movs	r2, #1
 800a746:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800a748:	2300      	movs	r3, #0
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3710      	adds	r7, #16
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <LSM6DSL_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b084      	sub	sp, #16
 800a756:	af00      	add	r7, sp, #0
 800a758:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	689b      	ldr	r3, [r3, #8]
 800a75e:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	799b      	ldrb	r3, [r3, #6]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d101      	bne.n	800a772 <LSM6DSL_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800a76e:	2300      	movs	r3, #0
 800a770:	e017      	b.n	800a7a2 <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	3304      	adds	r3, #4
 800a776:	4619      	mov	r1, r3
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f000 f8f9 	bl	800a970 <LSM6DSL_X_Get_ODR>
 800a77e:	4603      	mov	r3, r0
 800a780:	2b01      	cmp	r3, #1
 800a782:	d101      	bne.n	800a788 <LSM6DSL_X_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 800a784:	2301      	movs	r3, #1
 800a786:	e00c      	b.n	800a7a2 <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 800a788:	2100      	movs	r1, #0
 800a78a:	6878      	ldr	r0, [r7, #4]
 800a78c:	f7fe fac8 	bl	8008d20 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800a790:	4603      	mov	r3, r0
 800a792:	2b00      	cmp	r3, #0
 800a794:	d101      	bne.n	800a79a <LSM6DSL_X_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 800a796:	2301      	movs	r3, #1
 800a798:	e003      	b.n	800a7a2 <LSM6DSL_X_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2200      	movs	r2, #0
 800a79e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800a7a0:	2300      	movs	r3, #0
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3710      	adds	r7, #16
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}

0800a7aa <LSM6DSL_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800a7aa:	b580      	push	{r7, lr}
 800a7ac:	b082      	sub	sp, #8
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	6078      	str	r0, [r7, #4]
 800a7b2:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 800a7b4:	6839      	ldr	r1, [r7, #0]
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f000 fe83 	bl	800b4c2 <LSM6DSL_Get_WhoAmI>
 800a7bc:	4603      	mov	r3, r0
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	3708      	adds	r7, #8
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}

0800a7c6 <LSM6DSL_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800a7c6:	b580      	push	{r7, lr}
 800a7c8:	b082      	sub	sp, #8
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f000 fe8a 	bl	800b4e8 <LSM6DSL_Check_WhoAmI>
 800a7d4:	4603      	mov	r3, r0
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3708      	adds	r7, #8
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}

0800a7de <LSM6DSL_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 800a7de:	b580      	push	{r7, lr}
 800a7e0:	b086      	sub	sp, #24
 800a7e2:	af00      	add	r7, sp, #0
 800a7e4:	6078      	str	r0, [r7, #4]
 800a7e6:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float sensitivity = 0;
 800a7e8:	f04f 0300 	mov.w	r3, #0
 800a7ec:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800a7ee:	f107 0310 	add.w	r3, r7, #16
 800a7f2:	4619      	mov	r1, r3
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 fedf 	bl	800b5b8 <LSM6DSL_X_Get_Axes_Raw>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	2b01      	cmp	r3, #1
 800a7fe:	d101      	bne.n	800a804 <LSM6DSL_X_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800a800:	2301      	movs	r3, #1
 800a802:	e03b      	b.n	800a87c <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800a804:	f107 030c 	add.w	r3, r7, #12
 800a808:	4619      	mov	r1, r3
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 f85c 	bl	800a8c8 <LSM6DSL_X_Get_Sensitivity>
 800a810:	4603      	mov	r3, r0
 800a812:	2b01      	cmp	r3, #1
 800a814:	d101      	bne.n	800a81a <LSM6DSL_X_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800a816:	2301      	movs	r3, #1
 800a818:	e030      	b.n	800a87c <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800a81a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a81e:	ee07 3a90 	vmov	s15, r3
 800a822:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a826:	edd7 7a03 	vldr	s15, [r7, #12]
 800a82a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a82e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a832:	ee17 2a90 	vmov	r2, s15
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800a83a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a83e:	ee07 3a90 	vmov	s15, r3
 800a842:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a846:	edd7 7a03 	vldr	s15, [r7, #12]
 800a84a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a84e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a852:	ee17 2a90 	vmov	r2, s15
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800a85a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800a85e:	ee07 3a90 	vmov	s15, r3
 800a862:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a866:	edd7 7a03 	vldr	s15, [r7, #12]
 800a86a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a86e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a872:	ee17 2a90 	vmov	r2, s15
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 800a87a:	2300      	movs	r3, #0
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	3718      	adds	r7, #24
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}

0800a884 <LSM6DSL_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
 800a88c:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800a88e:	f107 0308 	add.w	r3, r7, #8
 800a892:	4619      	mov	r1, r3
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	f000 fe8f 	bl	800b5b8 <LSM6DSL_X_Get_Axes_Raw>
 800a89a:	4603      	mov	r3, r0
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	d101      	bne.n	800a8a4 <LSM6DSL_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	e00c      	b.n	800a8be <LSM6DSL_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800a8a4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800a8ac:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800a8b4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3710      	adds	r7, #16
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
	...

0800a8c8 <LSM6DSL_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b084      	sub	sp, #16
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
 800a8d0:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fullScale ) == MEMS_ERROR )
 800a8d2:	f107 030f 	add.w	r3, r7, #15
 800a8d6:	4619      	mov	r1, r3
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f7fe f9d2 	bl	8008c82 <LSM6DSL_ACC_GYRO_R_FS_XL>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d101      	bne.n	800a8e8 <LSM6DSL_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	e035      	b.n	800a954 <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800a8e8:	7bfb      	ldrb	r3, [r7, #15]
 800a8ea:	2b0c      	cmp	r3, #12
 800a8ec:	d82c      	bhi.n	800a948 <LSM6DSL_X_Get_Sensitivity+0x80>
 800a8ee:	a201      	add	r2, pc, #4	; (adr r2, 800a8f4 <LSM6DSL_X_Get_Sensitivity+0x2c>)
 800a8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8f4:	0800a929 	.word	0x0800a929
 800a8f8:	0800a949 	.word	0x0800a949
 800a8fc:	0800a949 	.word	0x0800a949
 800a900:	0800a949 	.word	0x0800a949
 800a904:	0800a941 	.word	0x0800a941
 800a908:	0800a949 	.word	0x0800a949
 800a90c:	0800a949 	.word	0x0800a949
 800a910:	0800a949 	.word	0x0800a949
 800a914:	0800a931 	.word	0x0800a931
 800a918:	0800a949 	.word	0x0800a949
 800a91c:	0800a949 	.word	0x0800a949
 800a920:	0800a949 	.word	0x0800a949
 800a924:	0800a939 	.word	0x0800a939
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_2G;
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	4a0c      	ldr	r2, [pc, #48]	; (800a95c <LSM6DSL_X_Get_Sensitivity+0x94>)
 800a92c:	601a      	str	r2, [r3, #0]
      break;
 800a92e:	e010      	b.n	800a952 <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_4G;
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	4a0b      	ldr	r2, [pc, #44]	; (800a960 <LSM6DSL_X_Get_Sensitivity+0x98>)
 800a934:	601a      	str	r2, [r3, #0]
      break;
 800a936:	e00c      	b.n	800a952 <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_8G;
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	4a0a      	ldr	r2, [pc, #40]	; (800a964 <LSM6DSL_X_Get_Sensitivity+0x9c>)
 800a93c:	601a      	str	r2, [r3, #0]
      break;
 800a93e:	e008      	b.n	800a952 <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_16G;
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	4a09      	ldr	r2, [pc, #36]	; (800a968 <LSM6DSL_X_Get_Sensitivity+0xa0>)
 800a944:	601a      	str	r2, [r3, #0]
      break;
 800a946:	e004      	b.n	800a952 <LSM6DSL_X_Get_Sensitivity+0x8a>
    default:
      *sensitivity = -1.0f;
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	4a08      	ldr	r2, [pc, #32]	; (800a96c <LSM6DSL_X_Get_Sensitivity+0xa4>)
 800a94c:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800a94e:	2301      	movs	r3, #1
 800a950:	e000      	b.n	800a954 <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  return COMPONENT_OK;
 800a952:	2300      	movs	r3, #0
}
 800a954:	4618      	mov	r0, r3
 800a956:	3710      	adds	r7, #16
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}
 800a95c:	3d79db23 	.word	0x3d79db23
 800a960:	3df9db23 	.word	0x3df9db23
 800a964:	3e79db23 	.word	0x3e79db23
 800a968:	3ef9db23 	.word	0x3ef9db23
 800a96c:	bf800000 	.word	0xbf800000

0800a970 <LSM6DSL_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
 800a978:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_XL_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_XL( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800a97a:	f107 030f 	add.w	r3, r7, #15
 800a97e:	4619      	mov	r1, r3
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f7fe f9fa 	bl	8008d7a <LSM6DSL_ACC_GYRO_R_ODR_XL>
 800a986:	4603      	mov	r3, r0
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d101      	bne.n	800a990 <LSM6DSL_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800a98c:	2301      	movs	r3, #1
 800a98e:	e05c      	b.n	800aa4a <LSM6DSL_X_Get_ODR+0xda>
  }

  switch( odr_low_level )
 800a990:	7bfb      	ldrb	r3, [r7, #15]
 800a992:	2ba0      	cmp	r3, #160	; 0xa0
 800a994:	d04f      	beq.n	800aa36 <LSM6DSL_X_Get_ODR+0xc6>
 800a996:	2ba0      	cmp	r3, #160	; 0xa0
 800a998:	dc51      	bgt.n	800aa3e <LSM6DSL_X_Get_ODR+0xce>
 800a99a:	2b90      	cmp	r3, #144	; 0x90
 800a99c:	d047      	beq.n	800aa2e <LSM6DSL_X_Get_ODR+0xbe>
 800a99e:	2b90      	cmp	r3, #144	; 0x90
 800a9a0:	dc4d      	bgt.n	800aa3e <LSM6DSL_X_Get_ODR+0xce>
 800a9a2:	2b80      	cmp	r3, #128	; 0x80
 800a9a4:	d03f      	beq.n	800aa26 <LSM6DSL_X_Get_ODR+0xb6>
 800a9a6:	2b80      	cmp	r3, #128	; 0x80
 800a9a8:	dc49      	bgt.n	800aa3e <LSM6DSL_X_Get_ODR+0xce>
 800a9aa:	2b70      	cmp	r3, #112	; 0x70
 800a9ac:	d037      	beq.n	800aa1e <LSM6DSL_X_Get_ODR+0xae>
 800a9ae:	2b70      	cmp	r3, #112	; 0x70
 800a9b0:	dc45      	bgt.n	800aa3e <LSM6DSL_X_Get_ODR+0xce>
 800a9b2:	2b60      	cmp	r3, #96	; 0x60
 800a9b4:	d02f      	beq.n	800aa16 <LSM6DSL_X_Get_ODR+0xa6>
 800a9b6:	2b60      	cmp	r3, #96	; 0x60
 800a9b8:	dc41      	bgt.n	800aa3e <LSM6DSL_X_Get_ODR+0xce>
 800a9ba:	2b50      	cmp	r3, #80	; 0x50
 800a9bc:	d027      	beq.n	800aa0e <LSM6DSL_X_Get_ODR+0x9e>
 800a9be:	2b50      	cmp	r3, #80	; 0x50
 800a9c0:	dc3d      	bgt.n	800aa3e <LSM6DSL_X_Get_ODR+0xce>
 800a9c2:	2b40      	cmp	r3, #64	; 0x40
 800a9c4:	d01f      	beq.n	800aa06 <LSM6DSL_X_Get_ODR+0x96>
 800a9c6:	2b40      	cmp	r3, #64	; 0x40
 800a9c8:	dc39      	bgt.n	800aa3e <LSM6DSL_X_Get_ODR+0xce>
 800a9ca:	2b30      	cmp	r3, #48	; 0x30
 800a9cc:	d017      	beq.n	800a9fe <LSM6DSL_X_Get_ODR+0x8e>
 800a9ce:	2b30      	cmp	r3, #48	; 0x30
 800a9d0:	dc35      	bgt.n	800aa3e <LSM6DSL_X_Get_ODR+0xce>
 800a9d2:	2b20      	cmp	r3, #32
 800a9d4:	d00f      	beq.n	800a9f6 <LSM6DSL_X_Get_ODR+0x86>
 800a9d6:	2b20      	cmp	r3, #32
 800a9d8:	dc31      	bgt.n	800aa3e <LSM6DSL_X_Get_ODR+0xce>
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d002      	beq.n	800a9e4 <LSM6DSL_X_Get_ODR+0x74>
 800a9de:	2b10      	cmp	r3, #16
 800a9e0:	d005      	beq.n	800a9ee <LSM6DSL_X_Get_ODR+0x7e>
 800a9e2:	e02c      	b.n	800aa3e <LSM6DSL_X_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN:
      *odr =     0.0f;
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	f04f 0200 	mov.w	r2, #0
 800a9ea:	601a      	str	r2, [r3, #0]
      break;
 800a9ec:	e02c      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_13Hz:
      *odr =    13.0f;
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	4a18      	ldr	r2, [pc, #96]	; (800aa54 <LSM6DSL_X_Get_ODR+0xe4>)
 800a9f2:	601a      	str	r2, [r3, #0]
      break;
 800a9f4:	e028      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_26Hz:
      *odr =    26.0f;
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	4a17      	ldr	r2, [pc, #92]	; (800aa58 <LSM6DSL_X_Get_ODR+0xe8>)
 800a9fa:	601a      	str	r2, [r3, #0]
      break;
 800a9fc:	e024      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_52Hz:
      *odr =    52.0f;
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	4a16      	ldr	r2, [pc, #88]	; (800aa5c <LSM6DSL_X_Get_ODR+0xec>)
 800aa02:	601a      	str	r2, [r3, #0]
      break;
 800aa04:	e020      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_104Hz:
      *odr =   104.0f;
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	4a15      	ldr	r2, [pc, #84]	; (800aa60 <LSM6DSL_X_Get_ODR+0xf0>)
 800aa0a:	601a      	str	r2, [r3, #0]
      break;
 800aa0c:	e01c      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_208Hz:
      *odr =   208.0f;
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	4a14      	ldr	r2, [pc, #80]	; (800aa64 <LSM6DSL_X_Get_ODR+0xf4>)
 800aa12:	601a      	str	r2, [r3, #0]
      break;
 800aa14:	e018      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_416Hz:
      *odr =   416.0f;
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	4a13      	ldr	r2, [pc, #76]	; (800aa68 <LSM6DSL_X_Get_ODR+0xf8>)
 800aa1a:	601a      	str	r2, [r3, #0]
      break;
 800aa1c:	e014      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_833Hz:
      *odr =   833.0f;
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	4a12      	ldr	r2, [pc, #72]	; (800aa6c <LSM6DSL_X_Get_ODR+0xfc>)
 800aa22:	601a      	str	r2, [r3, #0]
      break;
 800aa24:	e010      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_1660Hz:
      *odr =  1660.0f;
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	4a11      	ldr	r2, [pc, #68]	; (800aa70 <LSM6DSL_X_Get_ODR+0x100>)
 800aa2a:	601a      	str	r2, [r3, #0]
      break;
 800aa2c:	e00c      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_3330Hz:
      *odr =  3330.0f;
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	4a10      	ldr	r2, [pc, #64]	; (800aa74 <LSM6DSL_X_Get_ODR+0x104>)
 800aa32:	601a      	str	r2, [r3, #0]
      break;
 800aa34:	e008      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_6660Hz:
      *odr =  6660.0f;
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	4a0f      	ldr	r2, [pc, #60]	; (800aa78 <LSM6DSL_X_Get_ODR+0x108>)
 800aa3a:	601a      	str	r2, [r3, #0]
      break;
 800aa3c:	e004      	b.n	800aa48 <LSM6DSL_X_Get_ODR+0xd8>
    default:
      *odr =    -1.0f;
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	4a0e      	ldr	r2, [pc, #56]	; (800aa7c <LSM6DSL_X_Get_ODR+0x10c>)
 800aa42:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800aa44:	2301      	movs	r3, #1
 800aa46:	e000      	b.n	800aa4a <LSM6DSL_X_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 800aa48:	2300      	movs	r3, #0
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3710      	adds	r7, #16
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}
 800aa52:	bf00      	nop
 800aa54:	41500000 	.word	0x41500000
 800aa58:	41d00000 	.word	0x41d00000
 800aa5c:	42500000 	.word	0x42500000
 800aa60:	42d00000 	.word	0x42d00000
 800aa64:	43500000 	.word	0x43500000
 800aa68:	43d00000 	.word	0x43d00000
 800aa6c:	44504000 	.word	0x44504000
 800aa70:	44cf8000 	.word	0x44cf8000
 800aa74:	45502000 	.word	0x45502000
 800aa78:	45d02000 	.word	0x45d02000
 800aa7c:	bf800000 	.word	0xbf800000

0800aa80 <LSM6DSL_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b082      	sub	sp, #8
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
 800aa88:	460b      	mov	r3, r1
 800aa8a:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	799b      	ldrb	r3, [r3, #6]
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d109      	bne.n	800aaa8 <LSM6DSL_X_Set_ODR+0x28>
  {
    if(LSM6DSL_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800aa94:	78fb      	ldrb	r3, [r7, #3]
 800aa96:	4619      	mov	r1, r3
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f000 fdcf 	bl	800b63c <LSM6DSL_X_Set_ODR_When_Enabled>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d10b      	bne.n	800aabc <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	e00a      	b.n	800aabe <LSM6DSL_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800aaa8:	78fb      	ldrb	r3, [r7, #3]
 800aaaa:	4619      	mov	r1, r3
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f000 fdfb 	bl	800b6a8 <LSM6DSL_X_Set_ODR_When_Disabled>
 800aab2:	4603      	mov	r3, r0
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d101      	bne.n	800aabc <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800aab8:	2301      	movs	r3, #1
 800aaba:	e000      	b.n	800aabe <LSM6DSL_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3708      	adds	r7, #8
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <LSM6DSL_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b082      	sub	sp, #8
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
 800aace:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	799b      	ldrb	r3, [r3, #6]
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d109      	bne.n	800aaee <LSM6DSL_X_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800aada:	ed97 0a00 	vldr	s0, [r7]
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 fe24 	bl	800b72c <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 800aae4:	4603      	mov	r3, r0
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d10b      	bne.n	800ab02 <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800aaea:	2301      	movs	r3, #1
 800aaec:	e00a      	b.n	800ab04 <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800aaee:	ed97 0a00 	vldr	s0, [r7]
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f000 fea2 	bl	800b83c <LSM6DSL_X_Set_ODR_Value_When_Disabled>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	2b01      	cmp	r3, #1
 800aafc:	d101      	bne.n	800ab02 <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800aafe:	2301      	movs	r3, #1
 800ab00:	e000      	b.n	800ab04 <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 800ab02:	2300      	movs	r3, #0
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3708      	adds	r7, #8
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}

0800ab0c <LSM6DSL_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b084      	sub	sp, #16
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fs_low_level;

  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800ab16:	f107 030f 	add.w	r3, r7, #15
 800ab1a:	4619      	mov	r1, r3
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f7fe f8b0 	bl	8008c82 <LSM6DSL_ACC_GYRO_R_FS_XL>
 800ab22:	4603      	mov	r3, r0
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d101      	bne.n	800ab2c <LSM6DSL_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	e039      	b.n	800aba0 <LSM6DSL_X_Get_FS+0x94>
  }

  switch( fs_low_level )
 800ab2c:	7bfb      	ldrb	r3, [r7, #15]
 800ab2e:	2b0c      	cmp	r3, #12
 800ab30:	d830      	bhi.n	800ab94 <LSM6DSL_X_Get_FS+0x88>
 800ab32:	a201      	add	r2, pc, #4	; (adr r2, 800ab38 <LSM6DSL_X_Get_FS+0x2c>)
 800ab34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab38:	0800ab6d 	.word	0x0800ab6d
 800ab3c:	0800ab95 	.word	0x0800ab95
 800ab40:	0800ab95 	.word	0x0800ab95
 800ab44:	0800ab95 	.word	0x0800ab95
 800ab48:	0800ab8b 	.word	0x0800ab8b
 800ab4c:	0800ab95 	.word	0x0800ab95
 800ab50:	0800ab95 	.word	0x0800ab95
 800ab54:	0800ab95 	.word	0x0800ab95
 800ab58:	0800ab77 	.word	0x0800ab77
 800ab5c:	0800ab95 	.word	0x0800ab95
 800ab60:	0800ab95 	.word	0x0800ab95
 800ab64:	0800ab95 	.word	0x0800ab95
 800ab68:	0800ab81 	.word	0x0800ab81
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *fullScale =  2.0f;
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ab72:	601a      	str	r2, [r3, #0]
      break;
 800ab74:	e013      	b.n	800ab9e <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *fullScale =  4.0f;
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800ab7c:	601a      	str	r2, [r3, #0]
      break;
 800ab7e:	e00e      	b.n	800ab9e <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *fullScale =  8.0f;
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800ab86:	601a      	str	r2, [r3, #0]
      break;
 800ab88:	e009      	b.n	800ab9e <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *fullScale = 16.0f;
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 800ab90:	601a      	str	r2, [r3, #0]
      break;
 800ab92:	e004      	b.n	800ab9e <LSM6DSL_X_Get_FS+0x92>
    default:
      *fullScale = -1.0f;
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	4a04      	ldr	r2, [pc, #16]	; (800aba8 <LSM6DSL_X_Get_FS+0x9c>)
 800ab98:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	e000      	b.n	800aba0 <LSM6DSL_X_Get_FS+0x94>
  }

  return COMPONENT_OK;
 800ab9e:	2300      	movs	r3, #0
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3710      	adds	r7, #16
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}
 800aba8:	bf800000 	.word	0xbf800000

0800abac <LSM6DSL_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b084      	sub	sp, #16
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	460b      	mov	r3, r1
 800abb6:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  switch( fullScale )
 800abb8:	78fb      	ldrb	r3, [r7, #3]
 800abba:	2b04      	cmp	r3, #4
 800abbc:	d00c      	beq.n	800abd8 <LSM6DSL_X_Set_FS+0x2c>
 800abbe:	2b04      	cmp	r3, #4
 800abc0:	dc0d      	bgt.n	800abde <LSM6DSL_X_Set_FS+0x32>
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d002      	beq.n	800abcc <LSM6DSL_X_Set_FS+0x20>
 800abc6:	2b02      	cmp	r3, #2
 800abc8:	d003      	beq.n	800abd2 <LSM6DSL_X_Set_FS+0x26>
 800abca:	e008      	b.n	800abde <LSM6DSL_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_2g;
 800abcc:	2300      	movs	r3, #0
 800abce:	73fb      	strb	r3, [r7, #15]
      break;
 800abd0:	e007      	b.n	800abe2 <LSM6DSL_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_4g;
 800abd2:	2308      	movs	r3, #8
 800abd4:	73fb      	strb	r3, [r7, #15]
      break;
 800abd6:	e004      	b.n	800abe2 <LSM6DSL_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_8g;
 800abd8:	230c      	movs	r3, #12
 800abda:	73fb      	strb	r3, [r7, #15]
      break;
 800abdc:	e001      	b.n	800abe2 <LSM6DSL_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800abde:	2301      	movs	r3, #1
 800abe0:	e00a      	b.n	800abf8 <LSM6DSL_X_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800abe2:	7bfb      	ldrb	r3, [r7, #15]
 800abe4:	4619      	mov	r1, r3
 800abe6:	6878      	ldr	r0, [r7, #4]
 800abe8:	f7fe f81e 	bl	8008c28 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800abec:	4603      	mov	r3, r0
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d101      	bne.n	800abf6 <LSM6DSL_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800abf2:	2301      	movs	r3, #1
 800abf4:	e000      	b.n	800abf8 <LSM6DSL_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 800abf6:	2300      	movs	r3, #0
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3710      	adds	r7, #16
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd80      	pop	{r7, pc}

0800ac00 <LSM6DSL_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b084      	sub	sp, #16
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
 800ac08:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
           : ( fullScale <= 4.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_4g
 800ac0c:	edd7 7a00 	vldr	s15, [r7]
 800ac10:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800ac14:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac1c:	d801      	bhi.n	800ac22 <LSM6DSL_X_Set_FS_Value+0x22>
 800ac1e:	2300      	movs	r3, #0
 800ac20:	e016      	b.n	800ac50 <LSM6DSL_X_Set_FS_Value+0x50>
 800ac22:	edd7 7a00 	vldr	s15, [r7]
 800ac26:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800ac2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac32:	d801      	bhi.n	800ac38 <LSM6DSL_X_Set_FS_Value+0x38>
 800ac34:	2308      	movs	r3, #8
 800ac36:	e00b      	b.n	800ac50 <LSM6DSL_X_Set_FS_Value+0x50>
 800ac38:	edd7 7a00 	vldr	s15, [r7]
 800ac3c:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 800ac40:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac48:	d801      	bhi.n	800ac4e <LSM6DSL_X_Set_FS_Value+0x4e>
 800ac4a:	230c      	movs	r3, #12
 800ac4c:	e000      	b.n	800ac50 <LSM6DSL_X_Set_FS_Value+0x50>
 800ac4e:	2304      	movs	r3, #4
  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
 800ac50:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_8g
           :                         LSM6DSL_ACC_GYRO_FS_XL_16g;

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800ac52:	7bfb      	ldrb	r3, [r7, #15]
 800ac54:	4619      	mov	r1, r3
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f7fd ffe6 	bl	8008c28 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d101      	bne.n	800ac66 <LSM6DSL_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 800ac62:	2301      	movs	r3, #1
 800ac64:	e000      	b.n	800ac68 <LSM6DSL_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 800ac66:	2300      	movs	r3, #0
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3710      	adds	r7, #16
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}

0800ac70 <LSM6DSL_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b084      	sub	sp, #16
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	60f8      	str	r0, [r7, #12]
 800ac78:	460b      	mov	r3, r1
 800ac7a:	607a      	str	r2, [r7, #4]
 800ac7c:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800ac7e:	7afb      	ldrb	r3, [r7, #11]
 800ac80:	687a      	ldr	r2, [r7, #4]
 800ac82:	4619      	mov	r1, r3
 800ac84:	68f8      	ldr	r0, [r7, #12]
 800ac86:	f000 fc4c 	bl	800b522 <LSM6DSL_Read_Reg>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d101      	bne.n	800ac94 <LSM6DSL_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800ac90:	2301      	movs	r3, #1
 800ac92:	e000      	b.n	800ac96 <LSM6DSL_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800ac94:	2300      	movs	r3, #0
}
 800ac96:	4618      	mov	r0, r3
 800ac98:	3710      	adds	r7, #16
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	bd80      	pop	{r7, pc}

0800ac9e <LSM6DSL_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800ac9e:	b580      	push	{r7, lr}
 800aca0:	b082      	sub	sp, #8
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	6078      	str	r0, [r7, #4]
 800aca6:	460b      	mov	r3, r1
 800aca8:	70fb      	strb	r3, [r7, #3]
 800acaa:	4613      	mov	r3, r2
 800acac:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800acae:	78ba      	ldrb	r2, [r7, #2]
 800acb0:	78fb      	ldrb	r3, [r7, #3]
 800acb2:	4619      	mov	r1, r3
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f000 fc4b 	bl	800b550 <LSM6DSL_Write_Reg>
 800acba:	4603      	mov	r3, r0
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d101      	bne.n	800acc4 <LSM6DSL_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800acc0:	2301      	movs	r3, #1
 800acc2:	e000      	b.n	800acc6 <LSM6DSL_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800acc4:	2300      	movs	r3, #0
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3708      	adds	r7, #8
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}

0800acce <LSM6DSL_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800acce:	b580      	push	{r7, lr}
 800acd0:	b084      	sub	sp, #16
 800acd2:	af00      	add	r7, sp, #0
 800acd4:	6078      	str	r0, [r7, #4]
 800acd6:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_XLDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_XLDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800acd8:	f107 030f 	add.w	r3, r7, #15
 800acdc:	4619      	mov	r1, r3
 800acde:	6878      	ldr	r0, [r7, #4]
 800ace0:	f7fe fe29 	bl	8009936 <LSM6DSL_ACC_GYRO_R_XLDA>
 800ace4:	4603      	mov	r3, r0
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d101      	bne.n	800acee <LSM6DSL_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800acea:	2301      	movs	r3, #1
 800acec:	e00f      	b.n	800ad0e <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800acee:	7bfb      	ldrb	r3, [r7, #15]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d005      	beq.n	800ad00 <LSM6DSL_X_Get_DRDY_Status+0x32>
 800acf4:	2b01      	cmp	r3, #1
 800acf6:	d107      	bne.n	800ad08 <LSM6DSL_X_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_XLDA_DATA_AVAIL:
      *status = 1;
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	2201      	movs	r2, #1
 800acfc:	701a      	strb	r2, [r3, #0]
      break;
 800acfe:	e005      	b.n	800ad0c <LSM6DSL_X_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_XLDA_NO_DATA_AVAIL:
      *status = 0;
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	2200      	movs	r2, #0
 800ad04:	701a      	strb	r2, [r3, #0]
      break;
 800ad06:	e001      	b.n	800ad0c <LSM6DSL_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800ad08:	2301      	movs	r3, #1
 800ad0a:	e000      	b.n	800ad0e <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800ad0c:	2300      	movs	r3, #0
}
 800ad0e:	4618      	mov	r0, r3
 800ad10:	3710      	adds	r7, #16
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}
	...

0800ad18 <LSM6DSL_G_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Init( DrvContextTypeDef *handle )
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b086      	sub	sp, #24
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	689b      	ldr	r3, [r3, #8]
 800ad24:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800ad26:	697b      	ldr	r3, [r7, #20]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f000 fbd8 	bl	800b4e8 <LSM6DSL_Check_WhoAmI>
 800ad38:	4603      	mov	r3, r0
 800ad3a:	2b01      	cmp	r3, #1
 800ad3c:	d101      	bne.n	800ad42 <LSM6DSL_G_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800ad3e:	2301      	movs	r3, #1
 800ad40:	e036      	b.n	800adb0 <LSM6DSL_G_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800ad42:	2104      	movs	r1, #4
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f7fe fad3 	bl	80092f0 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d101      	bne.n	800ad54 <LSM6DSL_G_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800ad50:	2301      	movs	r3, #1
 800ad52:	e02d      	b.n	800adb0 <LSM6DSL_G_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 800ad54:	2140      	movs	r1, #64	; 0x40
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f7fd ff39 	bl	8008bce <LSM6DSL_ACC_GYRO_W_BDU>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d101      	bne.n	800ad66 <LSM6DSL_G_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800ad62:	2301      	movs	r3, #1
 800ad64:	e024      	b.n	800adb0 <LSM6DSL_G_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800ad66:	2100      	movs	r1, #0
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f7fe fa0d 	bl	8009188 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d101      	bne.n	800ad78 <LSM6DSL_G_Init+0x60>
  {
    return COMPONENT_ERROR;
 800ad74:	2301      	movs	r3, #1
 800ad76:	e01b      	b.n	800adb0 <LSM6DSL_G_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	4a0f      	ldr	r2, [pc, #60]	; (800adb8 <LSM6DSL_G_Init+0xa0>)
 800ad7c:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800ad7e:	2100      	movs	r1, #0
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f7fe f892 	bl	8008eaa <LSM6DSL_ACC_GYRO_W_ODR_G>
 800ad86:	4603      	mov	r3, r0
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d101      	bne.n	800ad90 <LSM6DSL_G_Init+0x78>
  {
    return COMPONENT_ERROR;
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	e00f      	b.n	800adb0 <LSM6DSL_G_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_G_Set_FS( handle, FS_HIGH ) == COMPONENT_ERROR )
 800ad90:	2104      	movs	r1, #4
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	f000 fabc 	bl	800b310 <LSM6DSL_G_Set_FS>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	d101      	bne.n	800ada2 <LSM6DSL_G_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800ad9e:	2301      	movs	r3, #1
 800ada0:	e006      	b.n	800adb0 <LSM6DSL_G_Init+0x98>
  }

  comboData->isGyroInitialized = 1;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	2201      	movs	r2, #1
 800ada6:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	2201      	movs	r2, #1
 800adac:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800adae:	2300      	movs	r3, #0
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	3718      	adds	r7, #24
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}
 800adb8:	42d00000 	.word	0x42d00000

0800adbc <LSM6DSL_G_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_DeInit( DrvContextTypeDef *handle )
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b086      	sub	sp, #24
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	689b      	ldr	r3, [r3, #8]
 800adc8:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f000 fb86 	bl	800b4e8 <LSM6DSL_Check_WhoAmI>
 800addc:	4603      	mov	r3, r0
 800adde:	2b01      	cmp	r3, #1
 800ade0:	d101      	bne.n	800ade6 <LSM6DSL_G_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800ade2:	2301      	movs	r3, #1
 800ade4:	e012      	b.n	800ae0c <LSM6DSL_G_DeInit+0x50>
  }

  /* Disable the component */
  if ( LSM6DSL_G_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f000 f839 	bl	800ae5e <LSM6DSL_G_Sensor_Disable>
 800adec:	4603      	mov	r3, r0
 800adee:	2b01      	cmp	r3, #1
 800adf0:	d101      	bne.n	800adf6 <LSM6DSL_G_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800adf2:	2301      	movs	r3, #1
 800adf4:	e00a      	b.n	800ae0c <LSM6DSL_G_DeInit+0x50>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	f04f 0200 	mov.w	r2, #0
 800adfc:	605a      	str	r2, [r3, #4]

  comboData->isGyroInitialized = 0;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	2200      	movs	r2, #0
 800ae02:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2200      	movs	r2, #0
 800ae08:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800ae0a:	2300      	movs	r3, #0
}
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	3718      	adds	r7, #24
 800ae10:	46bd      	mov	sp, r7
 800ae12:	bd80      	pop	{r7, pc}

0800ae14 <LSM6DSL_G_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Enable( DrvContextTypeDef *handle )
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b084      	sub	sp, #16
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	689b      	ldr	r3, [r3, #8]
 800ae20:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	799b      	ldrb	r3, [r3, #6]
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	d101      	bne.n	800ae34 <LSM6DSL_G_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800ae30:	2300      	movs	r3, #0
 800ae32:	e010      	b.n	800ae56 <LSM6DSL_G_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_G_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	edd3 7a01 	vldr	s15, [r3, #4]
 800ae3a:	eeb0 0a67 	vmov.f32	s0, s15
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f000 fe52 	bl	800bae8 <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 800ae44:	4603      	mov	r3, r0
 800ae46:	2b01      	cmp	r3, #1
 800ae48:	d101      	bne.n	800ae4e <LSM6DSL_G_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	e003      	b.n	800ae56 <LSM6DSL_G_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2201      	movs	r2, #1
 800ae52:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800ae54:	2300      	movs	r3, #0
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3710      	adds	r7, #16
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}

0800ae5e <LSM6DSL_G_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Disable( DrvContextTypeDef *handle )
{
 800ae5e:	b580      	push	{r7, lr}
 800ae60:	b084      	sub	sp, #16
 800ae62:	af00      	add	r7, sp, #0
 800ae64:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	689b      	ldr	r3, [r3, #8]
 800ae6a:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	799b      	ldrb	r3, [r3, #6]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d101      	bne.n	800ae7e <LSM6DSL_G_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	e017      	b.n	800aeae <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_G_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	3304      	adds	r3, #4
 800ae82:	4619      	mov	r1, r3
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f000 f90d 	bl	800b0a4 <LSM6DSL_G_Get_ODR>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	2b01      	cmp	r3, #1
 800ae8e:	d101      	bne.n	800ae94 <LSM6DSL_G_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 800ae90:	2301      	movs	r3, #1
 800ae92:	e00c      	b.n	800aeae <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800ae94:	2100      	movs	r1, #0
 800ae96:	6878      	ldr	r0, [r7, #4]
 800ae98:	f7fe f807 	bl	8008eaa <LSM6DSL_ACC_GYRO_W_ODR_G>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d101      	bne.n	800aea6 <LSM6DSL_G_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 800aea2:	2301      	movs	r3, #1
 800aea4:	e003      	b.n	800aeae <LSM6DSL_G_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2200      	movs	r2, #0
 800aeaa:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800aeac:	2300      	movs	r3, #0
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3710      	adds	r7, #16
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <LSM6DSL_G_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b082      	sub	sp, #8
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
 800aebe:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 800aec0:	6839      	ldr	r1, [r7, #0]
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f000 fafd 	bl	800b4c2 <LSM6DSL_Get_WhoAmI>
 800aec8:	4603      	mov	r3, r0
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	3708      	adds	r7, #8
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}

0800aed2 <LSM6DSL_G_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800aed2:	b580      	push	{r7, lr}
 800aed4:	b082      	sub	sp, #8
 800aed6:	af00      	add	r7, sp, #0
 800aed8:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f000 fb04 	bl	800b4e8 <LSM6DSL_Check_WhoAmI>
 800aee0:	4603      	mov	r3, r0
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3708      	adds	r7, #8
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}

0800aeea <LSM6DSL_G_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *angular_velocity )
{
 800aeea:	b580      	push	{r7, lr}
 800aeec:	b086      	sub	sp, #24
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	6078      	str	r0, [r7, #4]
 800aef2:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float   sensitivity = 0;
 800aef4:	f04f 0300 	mov.w	r3, #0
 800aef8:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800aefa:	f107 0310 	add.w	r3, r7, #16
 800aefe:	4619      	mov	r1, r3
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f000 fd37 	bl	800b974 <LSM6DSL_G_Get_Axes_Raw>
 800af06:	4603      	mov	r3, r0
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d101      	bne.n	800af10 <LSM6DSL_G_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800af0c:	2301      	movs	r3, #1
 800af0e:	e03b      	b.n	800af88 <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_G_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800af10:	f107 030c 	add.w	r3, r7, #12
 800af14:	4619      	mov	r1, r3
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f000 f85c 	bl	800afd4 <LSM6DSL_G_Get_Sensitivity>
 800af1c:	4603      	mov	r3, r0
 800af1e:	2b01      	cmp	r3, #1
 800af20:	d101      	bne.n	800af26 <LSM6DSL_G_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800af22:	2301      	movs	r3, #1
 800af24:	e030      	b.n	800af88 <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  angular_velocity->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800af26:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800af2a:	ee07 3a90 	vmov	s15, r3
 800af2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af32:	edd7 7a03 	vldr	s15, [r7, #12]
 800af36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af3e:	ee17 2a90 	vmov	r2, s15
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	601a      	str	r2, [r3, #0]
  angular_velocity->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800af46:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800af4a:	ee07 3a90 	vmov	s15, r3
 800af4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af52:	edd7 7a03 	vldr	s15, [r7, #12]
 800af56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af5e:	ee17 2a90 	vmov	r2, s15
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	605a      	str	r2, [r3, #4]
  angular_velocity->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800af66:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800af6a:	ee07 3a90 	vmov	s15, r3
 800af6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af72:	edd7 7a03 	vldr	s15, [r7, #12]
 800af76:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af7e:	ee17 2a90 	vmov	r2, s15
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 800af86:	2300      	movs	r3, #0
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3718      	adds	r7, #24
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <LSM6DSL_G_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b084      	sub	sp, #16
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
 800af98:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800af9a:	f107 0308 	add.w	r3, r7, #8
 800af9e:	4619      	mov	r1, r3
 800afa0:	6878      	ldr	r0, [r7, #4]
 800afa2:	f000 fce7 	bl	800b974 <LSM6DSL_G_Get_Axes_Raw>
 800afa6:	4603      	mov	r3, r0
 800afa8:	2b01      	cmp	r3, #1
 800afaa:	d101      	bne.n	800afb0 <LSM6DSL_G_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800afac:	2301      	movs	r3, #1
 800afae:	e00c      	b.n	800afca <LSM6DSL_G_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800afb0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800afb8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800afc0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 800afc8:	2300      	movs	r3, #0
}
 800afca:	4618      	mov	r0, r3
 800afcc:	3710      	adds	r7, #16
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
	...

0800afd4 <LSM6DSL_G_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b084      	sub	sp, #16
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
 800afdc:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_125_t fullScale125;
  LSM6DSL_ACC_GYRO_FS_G_t   fullScale;

  /* Read full scale 125 selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fullScale125 ) == MEMS_ERROR )
 800afde:	f107 030f 	add.w	r3, r7, #15
 800afe2:	4619      	mov	r1, r3
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f7fd ffd6 	bl	8008f96 <LSM6DSL_ACC_GYRO_R_FS_125>
 800afea:	4603      	mov	r3, r0
 800afec:	2b00      	cmp	r3, #0
 800afee:	d101      	bne.n	800aff4 <LSM6DSL_G_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800aff0:	2301      	movs	r3, #1
 800aff2:	e047      	b.n	800b084 <LSM6DSL_G_Get_Sensitivity+0xb0>
  }

  if ( fullScale125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 800aff4:	7bfb      	ldrb	r3, [r7, #15]
 800aff6:	2b02      	cmp	r3, #2
 800aff8:	d103      	bne.n	800b002 <LSM6DSL_G_Get_Sensitivity+0x2e>
  {
    *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_125DPS;
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	4a23      	ldr	r2, [pc, #140]	; (800b08c <LSM6DSL_G_Get_Sensitivity+0xb8>)
 800affe:	601a      	str	r2, [r3, #0]
 800b000:	e03f      	b.n	800b082 <LSM6DSL_G_Get_Sensitivity+0xae>

  else
  {

    /* Read actual full scale selection from sensor. */
    if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fullScale ) == MEMS_ERROR )
 800b002:	f107 030e 	add.w	r3, r7, #14
 800b006:	4619      	mov	r1, r3
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f7fd feff 	bl	8008e0c <LSM6DSL_ACC_GYRO_R_FS_G>
 800b00e:	4603      	mov	r3, r0
 800b010:	2b00      	cmp	r3, #0
 800b012:	d101      	bne.n	800b018 <LSM6DSL_G_Get_Sensitivity+0x44>
    {
      return COMPONENT_ERROR;
 800b014:	2301      	movs	r3, #1
 800b016:	e035      	b.n	800b084 <LSM6DSL_G_Get_Sensitivity+0xb0>
    }

    /* Store the sensitivity based on actual full scale. */
    switch( fullScale )
 800b018:	7bbb      	ldrb	r3, [r7, #14]
 800b01a:	2b0c      	cmp	r3, #12
 800b01c:	d82c      	bhi.n	800b078 <LSM6DSL_G_Get_Sensitivity+0xa4>
 800b01e:	a201      	add	r2, pc, #4	; (adr r2, 800b024 <LSM6DSL_G_Get_Sensitivity+0x50>)
 800b020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b024:	0800b059 	.word	0x0800b059
 800b028:	0800b079 	.word	0x0800b079
 800b02c:	0800b079 	.word	0x0800b079
 800b030:	0800b079 	.word	0x0800b079
 800b034:	0800b061 	.word	0x0800b061
 800b038:	0800b079 	.word	0x0800b079
 800b03c:	0800b079 	.word	0x0800b079
 800b040:	0800b079 	.word	0x0800b079
 800b044:	0800b069 	.word	0x0800b069
 800b048:	0800b079 	.word	0x0800b079
 800b04c:	0800b079 	.word	0x0800b079
 800b050:	0800b079 	.word	0x0800b079
 800b054:	0800b071 	.word	0x0800b071
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_245DPS;
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	4a0d      	ldr	r2, [pc, #52]	; (800b090 <LSM6DSL_G_Get_Sensitivity+0xbc>)
 800b05c:	601a      	str	r2, [r3, #0]
        break;
 800b05e:	e010      	b.n	800b082 <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_500DPS;
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	4a0c      	ldr	r2, [pc, #48]	; (800b094 <LSM6DSL_G_Get_Sensitivity+0xc0>)
 800b064:	601a      	str	r2, [r3, #0]
        break;
 800b066:	e00c      	b.n	800b082 <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_1000DPS;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	4a0b      	ldr	r2, [pc, #44]	; (800b098 <LSM6DSL_G_Get_Sensitivity+0xc4>)
 800b06c:	601a      	str	r2, [r3, #0]
        break;
 800b06e:	e008      	b.n	800b082 <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_2000DPS;
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	4a0a      	ldr	r2, [pc, #40]	; (800b09c <LSM6DSL_G_Get_Sensitivity+0xc8>)
 800b074:	601a      	str	r2, [r3, #0]
        break;
 800b076:	e004      	b.n	800b082 <LSM6DSL_G_Get_Sensitivity+0xae>
      default:
        *sensitivity = -1.0f;
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	4a09      	ldr	r2, [pc, #36]	; (800b0a0 <LSM6DSL_G_Get_Sensitivity+0xcc>)
 800b07c:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800b07e:	2301      	movs	r3, #1
 800b080:	e000      	b.n	800b084 <LSM6DSL_G_Get_Sensitivity+0xb0>
    }
  }

  return COMPONENT_OK;
 800b082:	2300      	movs	r3, #0
}
 800b084:	4618      	mov	r0, r3
 800b086:	3710      	adds	r7, #16
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}
 800b08c:	408c0000 	.word	0x408c0000
 800b090:	410c0000 	.word	0x410c0000
 800b094:	418c0000 	.word	0x418c0000
 800b098:	420c0000 	.word	0x420c0000
 800b09c:	428c0000 	.word	0x428c0000
 800b0a0:	bf800000 	.word	0xbf800000

0800b0a4 <LSM6DSL_G_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_G_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_G( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800b0ae:	f107 030f 	add.w	r3, r7, #15
 800b0b2:	4619      	mov	r1, r3
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f7fd ff25 	bl	8008f04 <LSM6DSL_ACC_GYRO_R_ODR_G>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d101      	bne.n	800b0c4 <LSM6DSL_G_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e05c      	b.n	800b17e <LSM6DSL_G_Get_ODR+0xda>
  }

  switch( odr_low_level )
 800b0c4:	7bfb      	ldrb	r3, [r7, #15]
 800b0c6:	2ba0      	cmp	r3, #160	; 0xa0
 800b0c8:	d04f      	beq.n	800b16a <LSM6DSL_G_Get_ODR+0xc6>
 800b0ca:	2ba0      	cmp	r3, #160	; 0xa0
 800b0cc:	dc51      	bgt.n	800b172 <LSM6DSL_G_Get_ODR+0xce>
 800b0ce:	2b90      	cmp	r3, #144	; 0x90
 800b0d0:	d047      	beq.n	800b162 <LSM6DSL_G_Get_ODR+0xbe>
 800b0d2:	2b90      	cmp	r3, #144	; 0x90
 800b0d4:	dc4d      	bgt.n	800b172 <LSM6DSL_G_Get_ODR+0xce>
 800b0d6:	2b80      	cmp	r3, #128	; 0x80
 800b0d8:	d03f      	beq.n	800b15a <LSM6DSL_G_Get_ODR+0xb6>
 800b0da:	2b80      	cmp	r3, #128	; 0x80
 800b0dc:	dc49      	bgt.n	800b172 <LSM6DSL_G_Get_ODR+0xce>
 800b0de:	2b70      	cmp	r3, #112	; 0x70
 800b0e0:	d037      	beq.n	800b152 <LSM6DSL_G_Get_ODR+0xae>
 800b0e2:	2b70      	cmp	r3, #112	; 0x70
 800b0e4:	dc45      	bgt.n	800b172 <LSM6DSL_G_Get_ODR+0xce>
 800b0e6:	2b60      	cmp	r3, #96	; 0x60
 800b0e8:	d02f      	beq.n	800b14a <LSM6DSL_G_Get_ODR+0xa6>
 800b0ea:	2b60      	cmp	r3, #96	; 0x60
 800b0ec:	dc41      	bgt.n	800b172 <LSM6DSL_G_Get_ODR+0xce>
 800b0ee:	2b50      	cmp	r3, #80	; 0x50
 800b0f0:	d027      	beq.n	800b142 <LSM6DSL_G_Get_ODR+0x9e>
 800b0f2:	2b50      	cmp	r3, #80	; 0x50
 800b0f4:	dc3d      	bgt.n	800b172 <LSM6DSL_G_Get_ODR+0xce>
 800b0f6:	2b40      	cmp	r3, #64	; 0x40
 800b0f8:	d01f      	beq.n	800b13a <LSM6DSL_G_Get_ODR+0x96>
 800b0fa:	2b40      	cmp	r3, #64	; 0x40
 800b0fc:	dc39      	bgt.n	800b172 <LSM6DSL_G_Get_ODR+0xce>
 800b0fe:	2b30      	cmp	r3, #48	; 0x30
 800b100:	d017      	beq.n	800b132 <LSM6DSL_G_Get_ODR+0x8e>
 800b102:	2b30      	cmp	r3, #48	; 0x30
 800b104:	dc35      	bgt.n	800b172 <LSM6DSL_G_Get_ODR+0xce>
 800b106:	2b20      	cmp	r3, #32
 800b108:	d00f      	beq.n	800b12a <LSM6DSL_G_Get_ODR+0x86>
 800b10a:	2b20      	cmp	r3, #32
 800b10c:	dc31      	bgt.n	800b172 <LSM6DSL_G_Get_ODR+0xce>
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d002      	beq.n	800b118 <LSM6DSL_G_Get_ODR+0x74>
 800b112:	2b10      	cmp	r3, #16
 800b114:	d005      	beq.n	800b122 <LSM6DSL_G_Get_ODR+0x7e>
 800b116:	e02c      	b.n	800b172 <LSM6DSL_G_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN:
      *odr =    0.0f;
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	f04f 0200 	mov.w	r2, #0
 800b11e:	601a      	str	r2, [r3, #0]
      break;
 800b120:	e02c      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_13Hz:
      *odr =   13.0f;
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	4a18      	ldr	r2, [pc, #96]	; (800b188 <LSM6DSL_G_Get_ODR+0xe4>)
 800b126:	601a      	str	r2, [r3, #0]
      break;
 800b128:	e028      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_26Hz:
      *odr =   26.0f;
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	4a17      	ldr	r2, [pc, #92]	; (800b18c <LSM6DSL_G_Get_ODR+0xe8>)
 800b12e:	601a      	str	r2, [r3, #0]
      break;
 800b130:	e024      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_52Hz:
      *odr =   52.0f;
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	4a16      	ldr	r2, [pc, #88]	; (800b190 <LSM6DSL_G_Get_ODR+0xec>)
 800b136:	601a      	str	r2, [r3, #0]
      break;
 800b138:	e020      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_104Hz:
      *odr =  104.0f;
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	4a15      	ldr	r2, [pc, #84]	; (800b194 <LSM6DSL_G_Get_ODR+0xf0>)
 800b13e:	601a      	str	r2, [r3, #0]
      break;
 800b140:	e01c      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_208Hz:
      *odr =  208.0f;
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	4a14      	ldr	r2, [pc, #80]	; (800b198 <LSM6DSL_G_Get_ODR+0xf4>)
 800b146:	601a      	str	r2, [r3, #0]
      break;
 800b148:	e018      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_416Hz:
      *odr =  416.0f;
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	4a13      	ldr	r2, [pc, #76]	; (800b19c <LSM6DSL_G_Get_ODR+0xf8>)
 800b14e:	601a      	str	r2, [r3, #0]
      break;
 800b150:	e014      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_833Hz:
      *odr =  833.0f;
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	4a12      	ldr	r2, [pc, #72]	; (800b1a0 <LSM6DSL_G_Get_ODR+0xfc>)
 800b156:	601a      	str	r2, [r3, #0]
      break;
 800b158:	e010      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_1660Hz:
      *odr = 1660.0f;
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	4a11      	ldr	r2, [pc, #68]	; (800b1a4 <LSM6DSL_G_Get_ODR+0x100>)
 800b15e:	601a      	str	r2, [r3, #0]
      break;
 800b160:	e00c      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_3330Hz:
      *odr = 3330.0f;
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	4a10      	ldr	r2, [pc, #64]	; (800b1a8 <LSM6DSL_G_Get_ODR+0x104>)
 800b166:	601a      	str	r2, [r3, #0]
      break;
 800b168:	e008      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_6660Hz:
      *odr = 6660.0f;
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	4a0f      	ldr	r2, [pc, #60]	; (800b1ac <LSM6DSL_G_Get_ODR+0x108>)
 800b16e:	601a      	str	r2, [r3, #0]
      break;
 800b170:	e004      	b.n	800b17c <LSM6DSL_G_Get_ODR+0xd8>
    default:
      *odr =   -1.0f;
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	4a0e      	ldr	r2, [pc, #56]	; (800b1b0 <LSM6DSL_G_Get_ODR+0x10c>)
 800b176:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800b178:	2301      	movs	r3, #1
 800b17a:	e000      	b.n	800b17e <LSM6DSL_G_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 800b17c:	2300      	movs	r3, #0
}
 800b17e:	4618      	mov	r0, r3
 800b180:	3710      	adds	r7, #16
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}
 800b186:	bf00      	nop
 800b188:	41500000 	.word	0x41500000
 800b18c:	41d00000 	.word	0x41d00000
 800b190:	42500000 	.word	0x42500000
 800b194:	42d00000 	.word	0x42d00000
 800b198:	43500000 	.word	0x43500000
 800b19c:	43d00000 	.word	0x43d00000
 800b1a0:	44504000 	.word	0x44504000
 800b1a4:	44cf8000 	.word	0x44cf8000
 800b1a8:	45502000 	.word	0x45502000
 800b1ac:	45d02000 	.word	0x45d02000
 800b1b0:	bf800000 	.word	0xbf800000

0800b1b4 <LSM6DSL_G_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b082      	sub	sp, #8
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
 800b1bc:	460b      	mov	r3, r1
 800b1be:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	799b      	ldrb	r3, [r3, #6]
 800b1c4:	2b01      	cmp	r3, #1
 800b1c6:	d109      	bne.n	800b1dc <LSM6DSL_G_Set_ODR+0x28>
  {
    if(LSM6DSL_G_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800b1c8:	78fb      	ldrb	r3, [r7, #3]
 800b1ca:	4619      	mov	r1, r3
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f000 fc13 	bl	800b9f8 <LSM6DSL_G_Set_ODR_When_Enabled>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	2b01      	cmp	r3, #1
 800b1d6:	d10b      	bne.n	800b1f0 <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800b1d8:	2301      	movs	r3, #1
 800b1da:	e00a      	b.n	800b1f2 <LSM6DSL_G_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800b1dc:	78fb      	ldrb	r3, [r7, #3]
 800b1de:	4619      	mov	r1, r3
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f000 fc3f 	bl	800ba64 <LSM6DSL_G_Set_ODR_When_Disabled>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	2b01      	cmp	r3, #1
 800b1ea:	d101      	bne.n	800b1f0 <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	e000      	b.n	800b1f2 <LSM6DSL_G_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 800b1f0:	2300      	movs	r3, #0
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3708      	adds	r7, #8
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}

0800b1fa <LSM6DSL_G_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800b1fa:	b580      	push	{r7, lr}
 800b1fc:	b082      	sub	sp, #8
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	6078      	str	r0, [r7, #4]
 800b202:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	799b      	ldrb	r3, [r3, #6]
 800b20a:	2b01      	cmp	r3, #1
 800b20c:	d109      	bne.n	800b222 <LSM6DSL_G_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800b20e:	ed97 0a00 	vldr	s0, [r7]
 800b212:	6878      	ldr	r0, [r7, #4]
 800b214:	f000 fc68 	bl	800bae8 <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 800b218:	4603      	mov	r3, r0
 800b21a:	2b01      	cmp	r3, #1
 800b21c:	d10b      	bne.n	800b236 <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800b21e:	2301      	movs	r3, #1
 800b220:	e00a      	b.n	800b238 <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800b222:	ed97 0a00 	vldr	s0, [r7]
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f000 fce6 	bl	800bbf8 <LSM6DSL_G_Set_ODR_Value_When_Disabled>
 800b22c:	4603      	mov	r3, r0
 800b22e:	2b01      	cmp	r3, #1
 800b230:	d101      	bne.n	800b236 <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800b232:	2301      	movs	r3, #1
 800b234:	e000      	b.n	800b238 <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 800b236:	2300      	movs	r3, #0
}
 800b238:	4618      	mov	r0, r3
 800b23a:	3708      	adds	r7, #8
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd80      	pop	{r7, pc}

0800b240 <LSM6DSL_G_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b084      	sub	sp, #16
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
 800b248:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_G_t fs_low_level;
  LSM6DSL_ACC_GYRO_FS_125_t fs_125;

  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fs_125 ) == MEMS_ERROR )
 800b24a:	f107 030e 	add.w	r3, r7, #14
 800b24e:	4619      	mov	r1, r3
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f7fd fea0 	bl	8008f96 <LSM6DSL_ACC_GYRO_R_FS_125>
 800b256:	4603      	mov	r3, r0
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d101      	bne.n	800b260 <LSM6DSL_G_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800b25c:	2301      	movs	r3, #1
 800b25e:	e047      	b.n	800b2f0 <LSM6DSL_G_Get_FS+0xb0>
  }
  if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800b260:	f107 030f 	add.w	r3, r7, #15
 800b264:	4619      	mov	r1, r3
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f7fd fdd0 	bl	8008e0c <LSM6DSL_ACC_GYRO_R_FS_G>
 800b26c:	4603      	mov	r3, r0
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d101      	bne.n	800b276 <LSM6DSL_G_Get_FS+0x36>
  {
    return COMPONENT_ERROR;
 800b272:	2301      	movs	r3, #1
 800b274:	e03c      	b.n	800b2f0 <LSM6DSL_G_Get_FS+0xb0>
  }

  if ( fs_125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 800b276:	7bbb      	ldrb	r3, [r7, #14]
 800b278:	2b02      	cmp	r3, #2
 800b27a:	d103      	bne.n	800b284 <LSM6DSL_G_Get_FS+0x44>
  {
    *fullScale = 125.0f;
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	4a1e      	ldr	r2, [pc, #120]	; (800b2f8 <LSM6DSL_G_Get_FS+0xb8>)
 800b280:	601a      	str	r2, [r3, #0]
 800b282:	e034      	b.n	800b2ee <LSM6DSL_G_Get_FS+0xae>
  }

  else
  {
    switch( fs_low_level )
 800b284:	7bfb      	ldrb	r3, [r7, #15]
 800b286:	2b0c      	cmp	r3, #12
 800b288:	d82c      	bhi.n	800b2e4 <LSM6DSL_G_Get_FS+0xa4>
 800b28a:	a201      	add	r2, pc, #4	; (adr r2, 800b290 <LSM6DSL_G_Get_FS+0x50>)
 800b28c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b290:	0800b2c5 	.word	0x0800b2c5
 800b294:	0800b2e5 	.word	0x0800b2e5
 800b298:	0800b2e5 	.word	0x0800b2e5
 800b29c:	0800b2e5 	.word	0x0800b2e5
 800b2a0:	0800b2cd 	.word	0x0800b2cd
 800b2a4:	0800b2e5 	.word	0x0800b2e5
 800b2a8:	0800b2e5 	.word	0x0800b2e5
 800b2ac:	0800b2e5 	.word	0x0800b2e5
 800b2b0:	0800b2d5 	.word	0x0800b2d5
 800b2b4:	0800b2e5 	.word	0x0800b2e5
 800b2b8:	0800b2e5 	.word	0x0800b2e5
 800b2bc:	0800b2e5 	.word	0x0800b2e5
 800b2c0:	0800b2dd 	.word	0x0800b2dd
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *fullScale =  245.0f;
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	4a0d      	ldr	r2, [pc, #52]	; (800b2fc <LSM6DSL_G_Get_FS+0xbc>)
 800b2c8:	601a      	str	r2, [r3, #0]
        break;
 800b2ca:	e010      	b.n	800b2ee <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *fullScale =  500.0f;
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	4a0c      	ldr	r2, [pc, #48]	; (800b300 <LSM6DSL_G_Get_FS+0xc0>)
 800b2d0:	601a      	str	r2, [r3, #0]
        break;
 800b2d2:	e00c      	b.n	800b2ee <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *fullScale = 1000.0f;
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	4a0b      	ldr	r2, [pc, #44]	; (800b304 <LSM6DSL_G_Get_FS+0xc4>)
 800b2d8:	601a      	str	r2, [r3, #0]
        break;
 800b2da:	e008      	b.n	800b2ee <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *fullScale = 2000.0f;
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	4a0a      	ldr	r2, [pc, #40]	; (800b308 <LSM6DSL_G_Get_FS+0xc8>)
 800b2e0:	601a      	str	r2, [r3, #0]
        break;
 800b2e2:	e004      	b.n	800b2ee <LSM6DSL_G_Get_FS+0xae>
      default:
        *fullScale =   -1.0f;
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	4a09      	ldr	r2, [pc, #36]	; (800b30c <LSM6DSL_G_Get_FS+0xcc>)
 800b2e8:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	e000      	b.n	800b2f0 <LSM6DSL_G_Get_FS+0xb0>
    }
  }

  return COMPONENT_OK;
 800b2ee:	2300      	movs	r3, #0
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	3710      	adds	r7, #16
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}
 800b2f8:	42fa0000 	.word	0x42fa0000
 800b2fc:	43750000 	.word	0x43750000
 800b300:	43fa0000 	.word	0x43fa0000
 800b304:	447a0000 	.word	0x447a0000
 800b308:	44fa0000 	.word	0x44fa0000
 800b30c:	bf800000 	.word	0xbf800000

0800b310 <LSM6DSL_G_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b084      	sub	sp, #16
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	460b      	mov	r3, r1
 800b31a:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  switch( fullScale )
 800b31c:	78fb      	ldrb	r3, [r7, #3]
 800b31e:	2b04      	cmp	r3, #4
 800b320:	d00c      	beq.n	800b33c <LSM6DSL_G_Set_FS+0x2c>
 800b322:	2b04      	cmp	r3, #4
 800b324:	dc0d      	bgt.n	800b342 <LSM6DSL_G_Set_FS+0x32>
 800b326:	2b00      	cmp	r3, #0
 800b328:	d002      	beq.n	800b330 <LSM6DSL_G_Set_FS+0x20>
 800b32a:	2b02      	cmp	r3, #2
 800b32c:	d003      	beq.n	800b336 <LSM6DSL_G_Set_FS+0x26>
 800b32e:	e008      	b.n	800b342 <LSM6DSL_G_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_245dps;
 800b330:	2300      	movs	r3, #0
 800b332:	73fb      	strb	r3, [r7, #15]
      break;
 800b334:	e007      	b.n	800b346 <LSM6DSL_G_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_500dps;
 800b336:	2304      	movs	r3, #4
 800b338:	73fb      	strb	r3, [r7, #15]
      break;
 800b33a:	e004      	b.n	800b346 <LSM6DSL_G_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_2000dps;
 800b33c:	230c      	movs	r3, #12
 800b33e:	73fb      	strb	r3, [r7, #15]
      break;
 800b340:	e001      	b.n	800b346 <LSM6DSL_G_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800b342:	2301      	movs	r3, #1
 800b344:	e00a      	b.n	800b35c <LSM6DSL_G_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800b346:	7bfb      	ldrb	r3, [r7, #15]
 800b348:	4619      	mov	r1, r3
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f7fd fd31 	bl	8008db2 <LSM6DSL_ACC_GYRO_W_FS_G>
 800b350:	4603      	mov	r3, r0
 800b352:	2b00      	cmp	r3, #0
 800b354:	d101      	bne.n	800b35a <LSM6DSL_G_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800b356:	2301      	movs	r3, #1
 800b358:	e000      	b.n	800b35c <LSM6DSL_G_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 800b35a:	2300      	movs	r3, #0
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	3710      	adds	r7, #16
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}

0800b364 <LSM6DSL_G_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b084      	sub	sp, #16
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  if ( fullScale <= 125.0f )
 800b370:	edd7 7a00 	vldr	s15, [r7]
 800b374:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800b40c <LSM6DSL_G_Set_FS_Value+0xa8>
 800b378:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b37c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b380:	d808      	bhi.n	800b394 <LSM6DSL_G_Set_FS_Value+0x30>
  {
    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_ENABLED ) == MEMS_ERROR )
 800b382:	2102      	movs	r1, #2
 800b384:	6878      	ldr	r0, [r7, #4]
 800b386:	f7fd fdd9 	bl	8008f3c <LSM6DSL_ACC_GYRO_W_FS_125>
 800b38a:	4603      	mov	r3, r0
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d137      	bne.n	800b400 <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800b390:	2301      	movs	r3, #1
 800b392:	e036      	b.n	800b402 <LSM6DSL_G_Set_FS_Value+0x9e>
  }

  else
  {
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
             : ( fullScale <=  500.0f ) ? LSM6DSL_ACC_GYRO_FS_G_500dps
 800b394:	edd7 7a00 	vldr	s15, [r7]
 800b398:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800b410 <LSM6DSL_G_Set_FS_Value+0xac>
 800b39c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b3a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3a4:	d801      	bhi.n	800b3aa <LSM6DSL_G_Set_FS_Value+0x46>
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	e016      	b.n	800b3d8 <LSM6DSL_G_Set_FS_Value+0x74>
 800b3aa:	edd7 7a00 	vldr	s15, [r7]
 800b3ae:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800b414 <LSM6DSL_G_Set_FS_Value+0xb0>
 800b3b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b3b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3ba:	d801      	bhi.n	800b3c0 <LSM6DSL_G_Set_FS_Value+0x5c>
 800b3bc:	2304      	movs	r3, #4
 800b3be:	e00b      	b.n	800b3d8 <LSM6DSL_G_Set_FS_Value+0x74>
 800b3c0:	edd7 7a00 	vldr	s15, [r7]
 800b3c4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800b418 <LSM6DSL_G_Set_FS_Value+0xb4>
 800b3c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b3cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3d0:	d801      	bhi.n	800b3d6 <LSM6DSL_G_Set_FS_Value+0x72>
 800b3d2:	2308      	movs	r3, #8
 800b3d4:	e000      	b.n	800b3d8 <LSM6DSL_G_Set_FS_Value+0x74>
 800b3d6:	230c      	movs	r3, #12
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
 800b3d8:	73fb      	strb	r3, [r7, #15]
             : ( fullScale <= 1000.0f ) ? LSM6DSL_ACC_GYRO_FS_G_1000dps
             :                            LSM6DSL_ACC_GYRO_FS_G_2000dps;

    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_DISABLED ) == MEMS_ERROR )
 800b3da:	2100      	movs	r1, #0
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f7fd fdad 	bl	8008f3c <LSM6DSL_ACC_GYRO_W_FS_125>
 800b3e2:	4603      	mov	r3, r0
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d101      	bne.n	800b3ec <LSM6DSL_G_Set_FS_Value+0x88>
    {
      return COMPONENT_ERROR;
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	e00a      	b.n	800b402 <LSM6DSL_G_Set_FS_Value+0x9e>
    }
    if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800b3ec:	7bfb      	ldrb	r3, [r7, #15]
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	f7fd fcde 	bl	8008db2 <LSM6DSL_ACC_GYRO_W_FS_G>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d101      	bne.n	800b400 <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	e000      	b.n	800b402 <LSM6DSL_G_Set_FS_Value+0x9e>
    }
  }

  return COMPONENT_OK;
 800b400:	2300      	movs	r3, #0
}
 800b402:	4618      	mov	r0, r3
 800b404:	3710      	adds	r7, #16
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}
 800b40a:	bf00      	nop
 800b40c:	42fa0000 	.word	0x42fa0000
 800b410:	43750000 	.word	0x43750000
 800b414:	43fa0000 	.word	0x43fa0000
 800b418:	447a0000 	.word	0x447a0000

0800b41c <LSM6DSL_G_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b084      	sub	sp, #16
 800b420:	af00      	add	r7, sp, #0
 800b422:	60f8      	str	r0, [r7, #12]
 800b424:	460b      	mov	r3, r1
 800b426:	607a      	str	r2, [r7, #4]
 800b428:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800b42a:	7afb      	ldrb	r3, [r7, #11]
 800b42c:	687a      	ldr	r2, [r7, #4]
 800b42e:	4619      	mov	r1, r3
 800b430:	68f8      	ldr	r0, [r7, #12]
 800b432:	f000 f876 	bl	800b522 <LSM6DSL_Read_Reg>
 800b436:	4603      	mov	r3, r0
 800b438:	2b01      	cmp	r3, #1
 800b43a:	d101      	bne.n	800b440 <LSM6DSL_G_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800b43c:	2301      	movs	r3, #1
 800b43e:	e000      	b.n	800b442 <LSM6DSL_G_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800b440:	2300      	movs	r3, #0
}
 800b442:	4618      	mov	r0, r3
 800b444:	3710      	adds	r7, #16
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}

0800b44a <LSM6DSL_G_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800b44a:	b580      	push	{r7, lr}
 800b44c:	b082      	sub	sp, #8
 800b44e:	af00      	add	r7, sp, #0
 800b450:	6078      	str	r0, [r7, #4]
 800b452:	460b      	mov	r3, r1
 800b454:	70fb      	strb	r3, [r7, #3]
 800b456:	4613      	mov	r3, r2
 800b458:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800b45a:	78ba      	ldrb	r2, [r7, #2]
 800b45c:	78fb      	ldrb	r3, [r7, #3]
 800b45e:	4619      	mov	r1, r3
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	f000 f875 	bl	800b550 <LSM6DSL_Write_Reg>
 800b466:	4603      	mov	r3, r0
 800b468:	2b01      	cmp	r3, #1
 800b46a:	d101      	bne.n	800b470 <LSM6DSL_G_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800b46c:	2301      	movs	r3, #1
 800b46e:	e000      	b.n	800b472 <LSM6DSL_G_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800b470:	2300      	movs	r3, #0
}
 800b472:	4618      	mov	r0, r3
 800b474:	3708      	adds	r7, #8
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}

0800b47a <LSM6DSL_G_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800b47a:	b580      	push	{r7, lr}
 800b47c:	b084      	sub	sp, #16
 800b47e:	af00      	add	r7, sp, #0
 800b480:	6078      	str	r0, [r7, #4]
 800b482:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_GDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_GDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800b484:	f107 030f 	add.w	r3, r7, #15
 800b488:	4619      	mov	r1, r3
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f7fe fa6f 	bl	800996e <LSM6DSL_ACC_GYRO_R_GDA>
 800b490:	4603      	mov	r3, r0
 800b492:	2b00      	cmp	r3, #0
 800b494:	d101      	bne.n	800b49a <LSM6DSL_G_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800b496:	2301      	movs	r3, #1
 800b498:	e00f      	b.n	800b4ba <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800b49a:	7bfb      	ldrb	r3, [r7, #15]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d005      	beq.n	800b4ac <LSM6DSL_G_Get_DRDY_Status+0x32>
 800b4a0:	2b02      	cmp	r3, #2
 800b4a2:	d107      	bne.n	800b4b4 <LSM6DSL_G_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_GDA_DATA_AVAIL:
      *status = 1;
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	2201      	movs	r2, #1
 800b4a8:	701a      	strb	r2, [r3, #0]
      break;
 800b4aa:	e005      	b.n	800b4b8 <LSM6DSL_G_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_GDA_NO_DATA_AVAIL:
      *status = 0;
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	701a      	strb	r2, [r3, #0]
      break;
 800b4b2:	e001      	b.n	800b4b8 <LSM6DSL_G_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	e000      	b.n	800b4ba <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800b4b8:	2300      	movs	r3, #0
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3710      	adds	r7, #16
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}

0800b4c2 <LSM6DSL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800b4c2:	b580      	push	{r7, lr}
 800b4c4:	b082      	sub	sp, #8
 800b4c6:	af00      	add	r7, sp, #0
 800b4c8:	6078      	str	r0, [r7, #4]
 800b4ca:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM6DSL_ACC_GYRO_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 800b4cc:	6839      	ldr	r1, [r7, #0]
 800b4ce:	6878      	ldr	r0, [r7, #4]
 800b4d0:	f7fd fb60 	bl	8008b94 <LSM6DSL_ACC_GYRO_R_WHO_AM_I>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d101      	bne.n	800b4de <LSM6DSL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 800b4da:	2301      	movs	r3, #1
 800b4dc:	e000      	b.n	800b4e0 <LSM6DSL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 800b4de:	2300      	movs	r3, #0
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3708      	adds	r7, #8
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}

0800b4e8 <LSM6DSL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b084      	sub	sp, #16
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	73fb      	strb	r3, [r7, #15]

  if ( LSM6DSL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 800b4f4:	f107 030f 	add.w	r3, r7, #15
 800b4f8:	4619      	mov	r1, r3
 800b4fa:	6878      	ldr	r0, [r7, #4]
 800b4fc:	f7ff ffe1 	bl	800b4c2 <LSM6DSL_Get_WhoAmI>
 800b500:	4603      	mov	r3, r0
 800b502:	2b01      	cmp	r3, #1
 800b504:	d101      	bne.n	800b50a <LSM6DSL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 800b506:	2301      	movs	r3, #1
 800b508:	e007      	b.n	800b51a <LSM6DSL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	781a      	ldrb	r2, [r3, #0]
 800b50e:	7bfb      	ldrb	r3, [r7, #15]
 800b510:	429a      	cmp	r2, r3
 800b512:	d001      	beq.n	800b518 <LSM6DSL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800b514:	2301      	movs	r3, #1
 800b516:	e000      	b.n	800b51a <LSM6DSL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 800b518:	2300      	movs	r3, #0
}
 800b51a:	4618      	mov	r0, r3
 800b51c:	3710      	adds	r7, #16
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}

0800b522 <LSM6DSL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800b522:	b580      	push	{r7, lr}
 800b524:	b084      	sub	sp, #16
 800b526:	af00      	add	r7, sp, #0
 800b528:	60f8      	str	r0, [r7, #12]
 800b52a:	460b      	mov	r3, r1
 800b52c:	607a      	str	r2, [r7, #4]
 800b52e:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_ACC_GYRO_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 800b530:	7af9      	ldrb	r1, [r7, #11]
 800b532:	2301      	movs	r3, #1
 800b534:	687a      	ldr	r2, [r7, #4]
 800b536:	68f8      	ldr	r0, [r7, #12]
 800b538:	f7fd faf8 	bl	8008b2c <LSM6DSL_ACC_GYRO_ReadReg>
 800b53c:	4603      	mov	r3, r0
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d101      	bne.n	800b546 <LSM6DSL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800b542:	2301      	movs	r3, #1
 800b544:	e000      	b.n	800b548 <LSM6DSL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800b546:	2300      	movs	r3, #0
}
 800b548:	4618      	mov	r0, r3
 800b54a:	3710      	adds	r7, #16
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bd80      	pop	{r7, pc}

0800b550 <LSM6DSL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b082      	sub	sp, #8
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
 800b558:	460b      	mov	r3, r1
 800b55a:	70fb      	strb	r3, [r7, #3]
 800b55c:	4613      	mov	r3, r2
 800b55e:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 800b560:	1cba      	adds	r2, r7, #2
 800b562:	78f9      	ldrb	r1, [r7, #3]
 800b564:	2301      	movs	r3, #1
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f7fd fafa 	bl	8008b60 <LSM6DSL_ACC_GYRO_WriteReg>
 800b56c:	4603      	mov	r3, r0
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d101      	bne.n	800b576 <LSM6DSL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800b572:	2301      	movs	r3, #1
 800b574:	e000      	b.n	800b578 <LSM6DSL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800b576:	2300      	movs	r3, #0
}
 800b578:	4618      	mov	r0, r3
 800b57a:	3708      	adds	r7, #8
 800b57c:	46bd      	mov	sp, r7
 800b57e:	bd80      	pop	{r7, pc}

0800b580 <LSM6DSL_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b082      	sub	sp, #8
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	460b      	mov	r3, r1
 800b58a:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_LIR_t )status )
 800b58c:	78fb      	ldrb	r3, [r7, #3]
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d901      	bls.n	800b596 <LSM6DSL_Set_Interrupt_Latch+0x16>
  {
    case LSM6DSL_ACC_GYRO_LIR_DISABLED:
    case LSM6DSL_ACC_GYRO_LIR_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800b592:	2301      	movs	r3, #1
 800b594:	e00b      	b.n	800b5ae <LSM6DSL_Set_Interrupt_Latch+0x2e>
      break;
 800b596:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_LIR( handle, ( LSM6DSL_ACC_GYRO_LIR_t )status ) == MEMS_ERROR )
 800b598:	78fb      	ldrb	r3, [r7, #3]
 800b59a:	4619      	mov	r1, r3
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f7fe fafc 	bl	8009b9a <LSM6DSL_ACC_GYRO_W_LIR>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d101      	bne.n	800b5ac <LSM6DSL_Set_Interrupt_Latch+0x2c>
  {
    return COMPONENT_ERROR;
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	e000      	b.n	800b5ae <LSM6DSL_Set_Interrupt_Latch+0x2e>
  }

  return COMPONENT_OK;
 800b5ac:	2300      	movs	r3, #0
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3708      	adds	r7, #8
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
	...

0800b5b8 <LSM6DSL_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b084      	sub	sp, #16
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
 800b5c0:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800b5c2:	4a1d      	ldr	r2, [pc, #116]	; (800b638 <LSM6DSL_X_Get_Axes_Raw+0x80>)
 800b5c4:	f107 0308 	add.w	r3, r7, #8
 800b5c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b5cc:	6018      	str	r0, [r3, #0]
 800b5ce:	3304      	adds	r3, #4
 800b5d0:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_XL to LSM6DSL_ACC_GYRO_OUTZ_H_XL. */
  if ( LSM6DSL_ACC_GYRO_GetRawAccData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 800b5d2:	f107 0308 	add.w	r3, r7, #8
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f7fd fb6e 	bl	8008cba <LSM6DSL_ACC_GYRO_GetRawAccData>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d101      	bne.n	800b5e8 <LSM6DSL_X_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	e023      	b.n	800b630 <LSM6DSL_X_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800b5e8:	7a7b      	ldrb	r3, [r7, #9]
 800b5ea:	b29b      	uxth	r3, r3
 800b5ec:	021b      	lsls	r3, r3, #8
 800b5ee:	b29a      	uxth	r2, r3
 800b5f0:	7a3b      	ldrb	r3, [r7, #8]
 800b5f2:	b29b      	uxth	r3, r3
 800b5f4:	4413      	add	r3, r2
 800b5f6:	b29b      	uxth	r3, r3
 800b5f8:	b21a      	sxth	r2, r3
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 800b5fe:	7afb      	ldrb	r3, [r7, #11]
 800b600:	b29b      	uxth	r3, r3
 800b602:	021b      	lsls	r3, r3, #8
 800b604:	b29a      	uxth	r2, r3
 800b606:	7abb      	ldrb	r3, [r7, #10]
 800b608:	b29b      	uxth	r3, r3
 800b60a:	4413      	add	r3, r2
 800b60c:	b29a      	uxth	r2, r3
 800b60e:	683b      	ldr	r3, [r7, #0]
 800b610:	3302      	adds	r3, #2
 800b612:	b212      	sxth	r2, r2
 800b614:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800b616:	7b7b      	ldrb	r3, [r7, #13]
 800b618:	b29b      	uxth	r3, r3
 800b61a:	021b      	lsls	r3, r3, #8
 800b61c:	b29a      	uxth	r2, r3
 800b61e:	7b3b      	ldrb	r3, [r7, #12]
 800b620:	b29b      	uxth	r3, r3
 800b622:	4413      	add	r3, r2
 800b624:	b29a      	uxth	r2, r3
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	3304      	adds	r3, #4
 800b62a:	b212      	sxth	r2, r2
 800b62c:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800b62e:	2300      	movs	r3, #0
}
 800b630:	4618      	mov	r0, r3
 800b632:	3710      	adds	r7, #16
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}
 800b638:	08018084 	.word	0x08018084

0800b63c <LSM6DSL_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b084      	sub	sp, #16
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
 800b644:	460b      	mov	r3, r1
 800b646:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  switch( odr )
 800b648:	78fb      	ldrb	r3, [r7, #3]
 800b64a:	2b04      	cmp	r3, #4
 800b64c:	d81b      	bhi.n	800b686 <LSM6DSL_X_Set_ODR_When_Enabled+0x4a>
 800b64e:	a201      	add	r2, pc, #4	; (adr r2, 800b654 <LSM6DSL_X_Set_ODR_When_Enabled+0x18>)
 800b650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b654:	0800b669 	.word	0x0800b669
 800b658:	0800b66f 	.word	0x0800b66f
 800b65c:	0800b675 	.word	0x0800b675
 800b660:	0800b67b 	.word	0x0800b67b
 800b664:	0800b681 	.word	0x0800b681
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 800b668:	2310      	movs	r3, #16
 800b66a:	73fb      	strb	r3, [r7, #15]
      break;
 800b66c:	e00d      	b.n	800b68a <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 800b66e:	2310      	movs	r3, #16
 800b670:	73fb      	strb	r3, [r7, #15]
      break;
 800b672:	e00a      	b.n	800b68a <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_26Hz;
 800b674:	2320      	movs	r3, #32
 800b676:	73fb      	strb	r3, [r7, #15]
      break;
 800b678:	e007      	b.n	800b68a <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_52Hz;
 800b67a:	2330      	movs	r3, #48	; 0x30
 800b67c:	73fb      	strb	r3, [r7, #15]
      break;
 800b67e:	e004      	b.n	800b68a <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_104Hz;
 800b680:	2340      	movs	r3, #64	; 0x40
 800b682:	73fb      	strb	r3, [r7, #15]
      break;
 800b684:	e001      	b.n	800b68a <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800b686:	2301      	movs	r3, #1
 800b688:	e00a      	b.n	800b6a0 <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800b68a:	7bfb      	ldrb	r3, [r7, #15]
 800b68c:	4619      	mov	r1, r3
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	f7fd fb46 	bl	8008d20 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800b694:	4603      	mov	r3, r0
 800b696:	2b00      	cmp	r3, #0
 800b698:	d101      	bne.n	800b69e <LSM6DSL_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800b69a:	2301      	movs	r3, #1
 800b69c:	e000      	b.n	800b6a0 <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 800b69e:	2300      	movs	r3, #0
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3710      	adds	r7, #16
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <LSM6DSL_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b085      	sub	sp, #20
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	689b      	ldr	r3, [r3, #8]
 800b6b8:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	60bb      	str	r3, [r7, #8]

  switch( odr )
 800b6c0:	78fb      	ldrb	r3, [r7, #3]
 800b6c2:	2b04      	cmp	r3, #4
 800b6c4:	d820      	bhi.n	800b708 <LSM6DSL_X_Set_ODR_When_Disabled+0x60>
 800b6c6:	a201      	add	r2, pc, #4	; (adr r2, 800b6cc <LSM6DSL_X_Set_ODR_When_Disabled+0x24>)
 800b6c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6cc:	0800b6e1 	.word	0x0800b6e1
 800b6d0:	0800b6e9 	.word	0x0800b6e9
 800b6d4:	0800b6f1 	.word	0x0800b6f1
 800b6d8:	0800b6f9 	.word	0x0800b6f9
 800b6dc:	0800b701 	.word	0x0800b701
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	4a0e      	ldr	r2, [pc, #56]	; (800b71c <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 800b6e4:	605a      	str	r2, [r3, #4]
      break;
 800b6e6:	e011      	b.n	800b70c <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	4a0c      	ldr	r2, [pc, #48]	; (800b71c <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 800b6ec:	605a      	str	r2, [r3, #4]
      break;
 800b6ee:	e00d      	b.n	800b70c <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	4a0b      	ldr	r2, [pc, #44]	; (800b720 <LSM6DSL_X_Set_ODR_When_Disabled+0x78>)
 800b6f4:	605a      	str	r2, [r3, #4]
      break;
 800b6f6:	e009      	b.n	800b70c <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	4a0a      	ldr	r2, [pc, #40]	; (800b724 <LSM6DSL_X_Set_ODR_When_Disabled+0x7c>)
 800b6fc:	605a      	str	r2, [r3, #4]
      break;
 800b6fe:	e005      	b.n	800b70c <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800b700:	68bb      	ldr	r3, [r7, #8]
 800b702:	4a09      	ldr	r2, [pc, #36]	; (800b728 <LSM6DSL_X_Set_ODR_When_Disabled+0x80>)
 800b704:	605a      	str	r2, [r3, #4]
      break;
 800b706:	e001      	b.n	800b70c <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 800b708:	2301      	movs	r3, #1
 800b70a:	e000      	b.n	800b70e <LSM6DSL_X_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 800b70c:	2300      	movs	r3, #0
}
 800b70e:	4618      	mov	r0, r3
 800b710:	3714      	adds	r7, #20
 800b712:	46bd      	mov	sp, r7
 800b714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b718:	4770      	bx	lr
 800b71a:	bf00      	nop
 800b71c:	41500000 	.word	0x41500000
 800b720:	41d00000 	.word	0x41d00000
 800b724:	42500000 	.word	0x42500000
 800b728:	42d00000 	.word	0x42d00000

0800b72c <LSM6DSL_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b084      	sub	sp, #16
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
 800b734:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
            : ( odr <=   26.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_26Hz
 800b738:	edd7 7a00 	vldr	s15, [r7]
 800b73c:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800b740:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b748:	d801      	bhi.n	800b74e <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x22>
 800b74a:	2310      	movs	r3, #16
 800b74c:	e058      	b.n	800b800 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800b74e:	edd7 7a00 	vldr	s15, [r7]
 800b752:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800b756:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b75a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b75e:	d801      	bhi.n	800b764 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x38>
 800b760:	2320      	movs	r3, #32
 800b762:	e04d      	b.n	800b800 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800b764:	edd7 7a00 	vldr	s15, [r7]
 800b768:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800b820 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf4>
 800b76c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b774:	d801      	bhi.n	800b77a <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x4e>
 800b776:	2330      	movs	r3, #48	; 0x30
 800b778:	e042      	b.n	800b800 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800b77a:	edd7 7a00 	vldr	s15, [r7]
 800b77e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800b824 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf8>
 800b782:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b78a:	d801      	bhi.n	800b790 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x64>
 800b78c:	2340      	movs	r3, #64	; 0x40
 800b78e:	e037      	b.n	800b800 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800b790:	edd7 7a00 	vldr	s15, [r7]
 800b794:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800b828 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xfc>
 800b798:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b79c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7a0:	d801      	bhi.n	800b7a6 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x7a>
 800b7a2:	2350      	movs	r3, #80	; 0x50
 800b7a4:	e02c      	b.n	800b800 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800b7a6:	edd7 7a00 	vldr	s15, [r7]
 800b7aa:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800b82c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x100>
 800b7ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b7b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7b6:	d801      	bhi.n	800b7bc <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x90>
 800b7b8:	2360      	movs	r3, #96	; 0x60
 800b7ba:	e021      	b.n	800b800 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800b7bc:	edd7 7a00 	vldr	s15, [r7]
 800b7c0:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800b830 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x104>
 800b7c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b7c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7cc:	d801      	bhi.n	800b7d2 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xa6>
 800b7ce:	2370      	movs	r3, #112	; 0x70
 800b7d0:	e016      	b.n	800b800 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800b7d2:	edd7 7a00 	vldr	s15, [r7]
 800b7d6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800b834 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x108>
 800b7da:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b7de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7e2:	d801      	bhi.n	800b7e8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xbc>
 800b7e4:	2380      	movs	r3, #128	; 0x80
 800b7e6:	e00b      	b.n	800b800 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800b7e8:	edd7 7a00 	vldr	s15, [r7]
 800b7ec:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800b838 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x10c>
 800b7f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b7f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7f8:	d801      	bhi.n	800b7fe <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd2>
 800b7fa:	2390      	movs	r3, #144	; 0x90
 800b7fc:	e000      	b.n	800b800 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800b7fe:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
 800b800:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  833.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_XL_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800b802:	7bfb      	ldrb	r3, [r7, #15]
 800b804:	4619      	mov	r1, r3
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f7fd fa8a 	bl	8008d20 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800b80c:	4603      	mov	r3, r0
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d101      	bne.n	800b816 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800b812:	2301      	movs	r3, #1
 800b814:	e000      	b.n	800b818 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 800b816:	2300      	movs	r3, #0
}
 800b818:	4618      	mov	r0, r3
 800b81a:	3710      	adds	r7, #16
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}
 800b820:	42500000 	.word	0x42500000
 800b824:	42d00000 	.word	0x42d00000
 800b828:	43500000 	.word	0x43500000
 800b82c:	43d00000 	.word	0x43d00000
 800b830:	44504000 	.word	0x44504000
 800b834:	44cf8000 	.word	0x44cf8000
 800b838:	45502000 	.word	0x45502000

0800b83c <LSM6DSL_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800b83c:	b480      	push	{r7}
 800b83e:	b085      	sub	sp, #20
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
 800b844:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	689b      	ldr	r3, [r3, #8]
 800b84c:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
                                 : ( odr <=   26.0f ) ? 26.0f
 800b854:	edd7 7a00 	vldr	s15, [r7]
 800b858:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800b85c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b864:	d801      	bhi.n	800b86a <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x2e>
 800b866:	4b32      	ldr	r3, [pc, #200]	; (800b930 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf4>)
 800b868:	e058      	b.n	800b91c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=   52.0f ) ? 52.0f
 800b86a:	edd7 7a00 	vldr	s15, [r7]
 800b86e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800b872:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b87a:	d801      	bhi.n	800b880 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x44>
 800b87c:	4b2d      	ldr	r3, [pc, #180]	; (800b934 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf8>)
 800b87e:	e04d      	b.n	800b91c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  104.0f ) ? 104.0f
 800b880:	edd7 7a00 	vldr	s15, [r7]
 800b884:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800b938 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xfc>
 800b888:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b88c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b890:	d801      	bhi.n	800b896 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x5a>
 800b892:	4b2a      	ldr	r3, [pc, #168]	; (800b93c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x100>)
 800b894:	e042      	b.n	800b91c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  208.0f ) ? 208.0f
 800b896:	edd7 7a00 	vldr	s15, [r7]
 800b89a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800b940 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x104>
 800b89e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b8a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8a6:	d801      	bhi.n	800b8ac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x70>
 800b8a8:	4b26      	ldr	r3, [pc, #152]	; (800b944 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x108>)
 800b8aa:	e037      	b.n	800b91c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  416.0f ) ? 416.0f
 800b8ac:	edd7 7a00 	vldr	s15, [r7]
 800b8b0:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800b948 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x10c>
 800b8b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b8b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8bc:	d801      	bhi.n	800b8c2 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x86>
 800b8be:	4b23      	ldr	r3, [pc, #140]	; (800b94c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x110>)
 800b8c0:	e02c      	b.n	800b91c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  833.0f ) ? 833.0f
 800b8c2:	edd7 7a00 	vldr	s15, [r7]
 800b8c6:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800b950 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x114>
 800b8ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b8ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8d2:	d801      	bhi.n	800b8d8 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x9c>
 800b8d4:	4b1f      	ldr	r3, [pc, #124]	; (800b954 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x118>)
 800b8d6:	e021      	b.n	800b91c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 800b8d8:	edd7 7a00 	vldr	s15, [r7]
 800b8dc:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800b958 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x11c>
 800b8e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b8e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8e8:	d801      	bhi.n	800b8ee <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xb2>
 800b8ea:	4b1c      	ldr	r3, [pc, #112]	; (800b95c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x120>)
 800b8ec:	e016      	b.n	800b91c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 800b8ee:	edd7 7a00 	vldr	s15, [r7]
 800b8f2:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800b960 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x124>
 800b8f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b8fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8fe:	d801      	bhi.n	800b904 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xc8>
 800b900:	4b18      	ldr	r3, [pc, #96]	; (800b964 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x128>)
 800b902:	e00b      	b.n	800b91c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 800b904:	edd7 7a00 	vldr	s15, [r7]
 800b908:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800b968 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x12c>
 800b90c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b914:	d801      	bhi.n	800b91a <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xde>
 800b916:	4b15      	ldr	r3, [pc, #84]	; (800b96c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x130>)
 800b918:	e000      	b.n	800b91c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
 800b91a:	4b15      	ldr	r3, [pc, #84]	; (800b970 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
 800b91c:	68ba      	ldr	r2, [r7, #8]
 800b91e:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 800b920:	2300      	movs	r3, #0
}
 800b922:	4618      	mov	r0, r3
 800b924:	3714      	adds	r7, #20
 800b926:	46bd      	mov	sp, r7
 800b928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92c:	4770      	bx	lr
 800b92e:	bf00      	nop
 800b930:	41500000 	.word	0x41500000
 800b934:	41d00000 	.word	0x41d00000
 800b938:	42500000 	.word	0x42500000
 800b93c:	42500000 	.word	0x42500000
 800b940:	42d00000 	.word	0x42d00000
 800b944:	42d00000 	.word	0x42d00000
 800b948:	43500000 	.word	0x43500000
 800b94c:	43500000 	.word	0x43500000
 800b950:	43d00000 	.word	0x43d00000
 800b954:	43d00000 	.word	0x43d00000
 800b958:	44504000 	.word	0x44504000
 800b95c:	44504000 	.word	0x44504000
 800b960:	44cf8000 	.word	0x44cf8000
 800b964:	44cf8000 	.word	0x44cf8000
 800b968:	45502000 	.word	0x45502000
 800b96c:	45502000 	.word	0x45502000
 800b970:	45d02000 	.word	0x45d02000

0800b974 <LSM6DSL_G_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b084      	sub	sp, #16
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
 800b97c:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800b97e:	4a1d      	ldr	r2, [pc, #116]	; (800b9f4 <LSM6DSL_G_Get_Axes_Raw+0x80>)
 800b980:	f107 0308 	add.w	r3, r7, #8
 800b984:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b988:	6018      	str	r0, [r3, #0]
 800b98a:	3304      	adds	r3, #4
 800b98c:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_G to LSM6DSL_ACC_GYRO_OUTZ_H_G. */
  if ( LSM6DSL_ACC_GYRO_GetRawGyroData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 800b98e:	f107 0308 	add.w	r3, r7, #8
 800b992:	4619      	mov	r1, r3
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f7fd fa55 	bl	8008e44 <LSM6DSL_ACC_GYRO_GetRawGyroData>
 800b99a:	4603      	mov	r3, r0
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d101      	bne.n	800b9a4 <LSM6DSL_G_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	e023      	b.n	800b9ec <LSM6DSL_G_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800b9a4:	7a7b      	ldrb	r3, [r7, #9]
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	021b      	lsls	r3, r3, #8
 800b9aa:	b29a      	uxth	r2, r3
 800b9ac:	7a3b      	ldrb	r3, [r7, #8]
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	4413      	add	r3, r2
 800b9b2:	b29b      	uxth	r3, r3
 800b9b4:	b21a      	sxth	r2, r3
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 800b9ba:	7afb      	ldrb	r3, [r7, #11]
 800b9bc:	b29b      	uxth	r3, r3
 800b9be:	021b      	lsls	r3, r3, #8
 800b9c0:	b29a      	uxth	r2, r3
 800b9c2:	7abb      	ldrb	r3, [r7, #10]
 800b9c4:	b29b      	uxth	r3, r3
 800b9c6:	4413      	add	r3, r2
 800b9c8:	b29a      	uxth	r2, r3
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	3302      	adds	r3, #2
 800b9ce:	b212      	sxth	r2, r2
 800b9d0:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800b9d2:	7b7b      	ldrb	r3, [r7, #13]
 800b9d4:	b29b      	uxth	r3, r3
 800b9d6:	021b      	lsls	r3, r3, #8
 800b9d8:	b29a      	uxth	r2, r3
 800b9da:	7b3b      	ldrb	r3, [r7, #12]
 800b9dc:	b29b      	uxth	r3, r3
 800b9de:	4413      	add	r3, r2
 800b9e0:	b29a      	uxth	r2, r3
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	3304      	adds	r3, #4
 800b9e6:	b212      	sxth	r2, r2
 800b9e8:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800b9ea:	2300      	movs	r3, #0
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	3710      	adds	r7, #16
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bd80      	pop	{r7, pc}
 800b9f4:	08018084 	.word	0x08018084

0800b9f8 <LSM6DSL_G_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b084      	sub	sp, #16
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
 800ba00:	460b      	mov	r3, r1
 800ba02:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  switch( odr )
 800ba04:	78fb      	ldrb	r3, [r7, #3]
 800ba06:	2b04      	cmp	r3, #4
 800ba08:	d81b      	bhi.n	800ba42 <LSM6DSL_G_Set_ODR_When_Enabled+0x4a>
 800ba0a:	a201      	add	r2, pc, #4	; (adr r2, 800ba10 <LSM6DSL_G_Set_ODR_When_Enabled+0x18>)
 800ba0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba10:	0800ba25 	.word	0x0800ba25
 800ba14:	0800ba2b 	.word	0x0800ba2b
 800ba18:	0800ba31 	.word	0x0800ba31
 800ba1c:	0800ba37 	.word	0x0800ba37
 800ba20:	0800ba3d 	.word	0x0800ba3d
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 800ba24:	2310      	movs	r3, #16
 800ba26:	73fb      	strb	r3, [r7, #15]
      break;
 800ba28:	e00d      	b.n	800ba46 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 800ba2a:	2310      	movs	r3, #16
 800ba2c:	73fb      	strb	r3, [r7, #15]
      break;
 800ba2e:	e00a      	b.n	800ba46 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_26Hz;
 800ba30:	2320      	movs	r3, #32
 800ba32:	73fb      	strb	r3, [r7, #15]
      break;
 800ba34:	e007      	b.n	800ba46 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_52Hz;
 800ba36:	2330      	movs	r3, #48	; 0x30
 800ba38:	73fb      	strb	r3, [r7, #15]
      break;
 800ba3a:	e004      	b.n	800ba46 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_104Hz;
 800ba3c:	2340      	movs	r3, #64	; 0x40
 800ba3e:	73fb      	strb	r3, [r7, #15]
      break;
 800ba40:	e001      	b.n	800ba46 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800ba42:	2301      	movs	r3, #1
 800ba44:	e00a      	b.n	800ba5c <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800ba46:	7bfb      	ldrb	r3, [r7, #15]
 800ba48:	4619      	mov	r1, r3
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f7fd fa2d 	bl	8008eaa <LSM6DSL_ACC_GYRO_W_ODR_G>
 800ba50:	4603      	mov	r3, r0
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d101      	bne.n	800ba5a <LSM6DSL_G_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800ba56:	2301      	movs	r3, #1
 800ba58:	e000      	b.n	800ba5c <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 800ba5a:	2300      	movs	r3, #0
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	3710      	adds	r7, #16
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}

0800ba64 <LSM6DSL_G_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800ba64:	b480      	push	{r7}
 800ba66:	b085      	sub	sp, #20
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
 800ba6c:	460b      	mov	r3, r1
 800ba6e:	70fb      	strb	r3, [r7, #3]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	689b      	ldr	r3, [r3, #8]
 800ba74:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	60bb      	str	r3, [r7, #8]

  switch( odr )
 800ba7c:	78fb      	ldrb	r3, [r7, #3]
 800ba7e:	2b04      	cmp	r3, #4
 800ba80:	d820      	bhi.n	800bac4 <LSM6DSL_G_Set_ODR_When_Disabled+0x60>
 800ba82:	a201      	add	r2, pc, #4	; (adr r2, 800ba88 <LSM6DSL_G_Set_ODR_When_Disabled+0x24>)
 800ba84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba88:	0800ba9d 	.word	0x0800ba9d
 800ba8c:	0800baa5 	.word	0x0800baa5
 800ba90:	0800baad 	.word	0x0800baad
 800ba94:	0800bab5 	.word	0x0800bab5
 800ba98:	0800babd 	.word	0x0800babd
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	4a0e      	ldr	r2, [pc, #56]	; (800bad8 <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 800baa0:	605a      	str	r2, [r3, #4]
      break;
 800baa2:	e011      	b.n	800bac8 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	4a0c      	ldr	r2, [pc, #48]	; (800bad8 <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 800baa8:	605a      	str	r2, [r3, #4]
      break;
 800baaa:	e00d      	b.n	800bac8 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	4a0b      	ldr	r2, [pc, #44]	; (800badc <LSM6DSL_G_Set_ODR_When_Disabled+0x78>)
 800bab0:	605a      	str	r2, [r3, #4]
      break;
 800bab2:	e009      	b.n	800bac8 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	4a0a      	ldr	r2, [pc, #40]	; (800bae0 <LSM6DSL_G_Set_ODR_When_Disabled+0x7c>)
 800bab8:	605a      	str	r2, [r3, #4]
      break;
 800baba:	e005      	b.n	800bac8 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	4a09      	ldr	r2, [pc, #36]	; (800bae4 <LSM6DSL_G_Set_ODR_When_Disabled+0x80>)
 800bac0:	605a      	str	r2, [r3, #4]
      break;
 800bac2:	e001      	b.n	800bac8 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 800bac4:	2301      	movs	r3, #1
 800bac6:	e000      	b.n	800baca <LSM6DSL_G_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 800bac8:	2300      	movs	r3, #0
}
 800baca:	4618      	mov	r0, r3
 800bacc:	3714      	adds	r7, #20
 800bace:	46bd      	mov	sp, r7
 800bad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad4:	4770      	bx	lr
 800bad6:	bf00      	nop
 800bad8:	41500000 	.word	0x41500000
 800badc:	41d00000 	.word	0x41d00000
 800bae0:	42500000 	.word	0x42500000
 800bae4:	42d00000 	.word	0x42d00000

0800bae8 <LSM6DSL_G_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b084      	sub	sp, #16
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
 800baf0:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
            : ( odr <=  26.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_26Hz
 800baf4:	edd7 7a00 	vldr	s15, [r7]
 800baf8:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800bafc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb04:	d801      	bhi.n	800bb0a <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x22>
 800bb06:	2310      	movs	r3, #16
 800bb08:	e058      	b.n	800bbbc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800bb0a:	edd7 7a00 	vldr	s15, [r7]
 800bb0e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800bb12:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb1a:	d801      	bhi.n	800bb20 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x38>
 800bb1c:	2320      	movs	r3, #32
 800bb1e:	e04d      	b.n	800bbbc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800bb20:	edd7 7a00 	vldr	s15, [r7]
 800bb24:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800bbdc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf4>
 800bb28:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb30:	d801      	bhi.n	800bb36 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x4e>
 800bb32:	2330      	movs	r3, #48	; 0x30
 800bb34:	e042      	b.n	800bbbc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800bb36:	edd7 7a00 	vldr	s15, [r7]
 800bb3a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800bbe0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf8>
 800bb3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb46:	d801      	bhi.n	800bb4c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x64>
 800bb48:	2340      	movs	r3, #64	; 0x40
 800bb4a:	e037      	b.n	800bbbc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800bb4c:	edd7 7a00 	vldr	s15, [r7]
 800bb50:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800bbe4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xfc>
 800bb54:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb5c:	d801      	bhi.n	800bb62 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x7a>
 800bb5e:	2350      	movs	r3, #80	; 0x50
 800bb60:	e02c      	b.n	800bbbc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800bb62:	edd7 7a00 	vldr	s15, [r7]
 800bb66:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800bbe8 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x100>
 800bb6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb72:	d801      	bhi.n	800bb78 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x90>
 800bb74:	2360      	movs	r3, #96	; 0x60
 800bb76:	e021      	b.n	800bbbc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800bb78:	edd7 7a00 	vldr	s15, [r7]
 800bb7c:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800bbec <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x104>
 800bb80:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb88:	d801      	bhi.n	800bb8e <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xa6>
 800bb8a:	2370      	movs	r3, #112	; 0x70
 800bb8c:	e016      	b.n	800bbbc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800bb8e:	edd7 7a00 	vldr	s15, [r7]
 800bb92:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800bbf0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x108>
 800bb96:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb9e:	d801      	bhi.n	800bba4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xbc>
 800bba0:	2380      	movs	r3, #128	; 0x80
 800bba2:	e00b      	b.n	800bbbc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800bba4:	edd7 7a00 	vldr	s15, [r7]
 800bba8:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800bbf4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x10c>
 800bbac:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bbb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbb4:	d801      	bhi.n	800bbba <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd2>
 800bbb6:	2390      	movs	r3, #144	; 0x90
 800bbb8:	e000      	b.n	800bbbc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800bbba:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
 800bbbc:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 833.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_G_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800bbbe:	7bfb      	ldrb	r3, [r7, #15]
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f7fd f971 	bl	8008eaa <LSM6DSL_ACC_GYRO_W_ODR_G>
 800bbc8:	4603      	mov	r3, r0
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d101      	bne.n	800bbd2 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e000      	b.n	800bbd4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 800bbd2:	2300      	movs	r3, #0
}
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	3710      	adds	r7, #16
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	bd80      	pop	{r7, pc}
 800bbdc:	42500000 	.word	0x42500000
 800bbe0:	42d00000 	.word	0x42d00000
 800bbe4:	43500000 	.word	0x43500000
 800bbe8:	43d00000 	.word	0x43d00000
 800bbec:	44504000 	.word	0x44504000
 800bbf0:	44cf8000 	.word	0x44cf8000
 800bbf4:	45502000 	.word	0x45502000

0800bbf8 <LSM6DSL_G_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800bbf8:	b480      	push	{r7}
 800bbfa:	b085      	sub	sp, #20
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
 800bc00:	ed87 0a00 	vstr	s0, [r7]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	689b      	ldr	r3, [r3, #8]
 800bc08:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
                                 : ( odr <=  26.0f )  ? 26.0f
 800bc10:	edd7 7a00 	vldr	s15, [r7]
 800bc14:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800bc18:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc20:	d801      	bhi.n	800bc26 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x2e>
 800bc22:	4b32      	ldr	r3, [pc, #200]	; (800bcec <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf4>)
 800bc24:	e058      	b.n	800bcd8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  52.0f )  ? 52.0f
 800bc26:	edd7 7a00 	vldr	s15, [r7]
 800bc2a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800bc2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc36:	d801      	bhi.n	800bc3c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x44>
 800bc38:	4b2d      	ldr	r3, [pc, #180]	; (800bcf0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf8>)
 800bc3a:	e04d      	b.n	800bcd8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 104.0f )  ? 104.0f
 800bc3c:	edd7 7a00 	vldr	s15, [r7]
 800bc40:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800bcf4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xfc>
 800bc44:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc4c:	d801      	bhi.n	800bc52 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x5a>
 800bc4e:	4b2a      	ldr	r3, [pc, #168]	; (800bcf8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x100>)
 800bc50:	e042      	b.n	800bcd8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 208.0f )  ? 208.0f
 800bc52:	edd7 7a00 	vldr	s15, [r7]
 800bc56:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800bcfc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x104>
 800bc5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc62:	d801      	bhi.n	800bc68 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x70>
 800bc64:	4b26      	ldr	r3, [pc, #152]	; (800bd00 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x108>)
 800bc66:	e037      	b.n	800bcd8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 416.0f )  ? 416.0f
 800bc68:	edd7 7a00 	vldr	s15, [r7]
 800bc6c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800bd04 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x10c>
 800bc70:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc78:	d801      	bhi.n	800bc7e <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x86>
 800bc7a:	4b23      	ldr	r3, [pc, #140]	; (800bd08 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x110>)
 800bc7c:	e02c      	b.n	800bcd8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 833.0f )  ? 833.0f
 800bc7e:	edd7 7a00 	vldr	s15, [r7]
 800bc82:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800bd0c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x114>
 800bc86:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc8e:	d801      	bhi.n	800bc94 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x9c>
 800bc90:	4b1f      	ldr	r3, [pc, #124]	; (800bd10 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x118>)
 800bc92:	e021      	b.n	800bcd8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 800bc94:	edd7 7a00 	vldr	s15, [r7]
 800bc98:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800bd14 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x11c>
 800bc9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bca4:	d801      	bhi.n	800bcaa <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xb2>
 800bca6:	4b1c      	ldr	r3, [pc, #112]	; (800bd18 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x120>)
 800bca8:	e016      	b.n	800bcd8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 800bcaa:	edd7 7a00 	vldr	s15, [r7]
 800bcae:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800bd1c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x124>
 800bcb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bcb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcba:	d801      	bhi.n	800bcc0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xc8>
 800bcbc:	4b18      	ldr	r3, [pc, #96]	; (800bd20 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x128>)
 800bcbe:	e00b      	b.n	800bcd8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 800bcc0:	edd7 7a00 	vldr	s15, [r7]
 800bcc4:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800bd24 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x12c>
 800bcc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcd0:	d801      	bhi.n	800bcd6 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xde>
 800bcd2:	4b15      	ldr	r3, [pc, #84]	; (800bd28 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x130>)
 800bcd4:	e000      	b.n	800bcd8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
 800bcd6:	4b15      	ldr	r3, [pc, #84]	; (800bd2c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
 800bcd8:	68ba      	ldr	r2, [r7, #8]
 800bcda:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 800bcdc:	2300      	movs	r3, #0
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	3714      	adds	r7, #20
 800bce2:	46bd      	mov	sp, r7
 800bce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce8:	4770      	bx	lr
 800bcea:	bf00      	nop
 800bcec:	41500000 	.word	0x41500000
 800bcf0:	41d00000 	.word	0x41d00000
 800bcf4:	42500000 	.word	0x42500000
 800bcf8:	42500000 	.word	0x42500000
 800bcfc:	42d00000 	.word	0x42d00000
 800bd00:	42d00000 	.word	0x42d00000
 800bd04:	43500000 	.word	0x43500000
 800bd08:	43500000 	.word	0x43500000
 800bd0c:	43d00000 	.word	0x43d00000
 800bd10:	43d00000 	.word	0x43d00000
 800bd14:	44504000 	.word	0x44504000
 800bd18:	44504000 	.word	0x44504000
 800bd1c:	44cf8000 	.word	0x44cf8000
 800bd20:	44cf8000 	.word	0x44cf8000
 800bd24:	45502000 	.word	0x45502000
 800bd28:	45502000 	.word	0x45502000
 800bd2c:	45d02000 	.word	0x45d02000

0800bd30 <LSM6DSL_X_Enable_Free_Fall_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b082      	sub	sp, #8
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800bd38:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800bde8 <LSM6DSL_X_Enable_Free_Fall_Detection+0xb8>
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f7fe fec2 	bl	800aac6 <LSM6DSL_X_Set_ODR_Value>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b01      	cmp	r3, #1
 800bd46:	d101      	bne.n	800bd4c <LSM6DSL_X_Enable_Free_Fall_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800bd48:	2301      	movs	r3, #1
 800bd4a:	e048      	b.n	800bdde <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800bd4c:	2100      	movs	r1, #0
 800bd4e:	6878      	ldr	r0, [r7, #4]
 800bd50:	f7fc ff6a 	bl	8008c28 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800bd54:	4603      	mov	r3, r0
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d101      	bne.n	800bd5e <LSM6DSL_X_Enable_Free_Fall_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	e03f      	b.n	800bdde <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x06 ) == MEMS_ERROR )
 800bd5e:	2106      	movs	r1, #6
 800bd60:	6878      	ldr	r0, [r7, #4]
 800bd62:	f7fe fa0f 	bl	800a184 <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800bd66:	4603      	mov	r3, r0
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d101      	bne.n	800bd70 <LSM6DSL_X_Enable_Free_Fall_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800bd6c:	2301      	movs	r3, #1
 800bd6e:	e036      	b.n	800bdde <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800bd70:	2100      	movs	r1, #0
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	f7fe f9a5 	bl	800a0c2 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d101      	bne.n	800bd82 <LSM6DSL_X_Enable_Free_Fall_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800bd7e:	2301      	movs	r3, #1
 800bd80:	e02d      	b.n	800bdde <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* TIMER_HR setting */
  if ( LSM6DSL_ACC_GYRO_W_TIMER_HR( (void *)handle, LSM6DSL_ACC_GYRO_TIMER_HR_6_4ms ) == MEMS_ERROR )
 800bd82:	2100      	movs	r1, #0
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f7fe f96f 	bl	800a068 <LSM6DSL_ACC_GYRO_W_TIMER_HR>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d101      	bne.n	800bd94 <LSM6DSL_X_Enable_Free_Fall_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800bd90:	2301      	movs	r3, #1
 800bd92:	e024      	b.n	800bdde <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* SLEEP_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_SLEEP_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800bd94:	2100      	movs	r1, #0
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f7fe f935 	bl	800a006 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d101      	bne.n	800bda6 <LSM6DSL_X_Enable_Free_Fall_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800bda2:	2301      	movs	r3, #1
 800bda4:	e01b      	b.n	800bdde <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *) handle, LSM6DSL_ACC_GYRO_FF_THS_312mg ) == MEMS_ERROR )
 800bda6:	2103      	movs	r1, #3
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f7fe f9be 	bl	800a12a <LSM6DSL_ACC_GYRO_W_FF_THS>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d101      	bne.n	800bdb8 <LSM6DSL_X_Enable_Free_Fall_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800bdb4:	2301      	movs	r3, #1
 800bdb6:	e012      	b.n	800bdde <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800bdb8:	2180      	movs	r1, #128	; 0x80
 800bdba:	6878      	ldr	r0, [r7, #4]
 800bdbc:	f7fd ffa1 	bl	8009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d101      	bne.n	800bdca <LSM6DSL_X_Enable_Free_Fall_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	e009      	b.n	800bdde <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_ENABLED ) == MEMS_ERROR )
 800bdca:	2110      	movs	r1, #16
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f7fe fac7 	bl	800a360 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d101      	bne.n	800bddc <LSM6DSL_X_Enable_Free_Fall_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800bdd8:	2301      	movs	r3, #1
 800bdda:	e000      	b.n	800bdde <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  return COMPONENT_OK;
 800bddc:	2300      	movs	r3, #0
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3708      	adds	r7, #8
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	43d00000 	.word	0x43d00000

0800bdec <LSM6DSL_X_Disable_Free_Fall_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b082      	sub	sp, #8
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_DISABLED ) == MEMS_ERROR )
 800bdf4:	2100      	movs	r1, #0
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f7fe fab2 	bl	800a360 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d101      	bne.n	800be06 <LSM6DSL_X_Disable_Free_Fall_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800be02:	2301      	movs	r3, #1
 800be04:	e01b      	b.n	800be3e <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800be06:	2100      	movs	r1, #0
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	f7fd ff7a 	bl	8009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800be0e:	4603      	mov	r3, r0
 800be10:	2b00      	cmp	r3, #0
 800be12:	d101      	bne.n	800be18 <LSM6DSL_X_Disable_Free_Fall_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800be14:	2301      	movs	r3, #1
 800be16:	e012      	b.n	800be3e <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x00 ) == MEMS_ERROR )
 800be18:	2100      	movs	r1, #0
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f7fe f9b2 	bl	800a184 <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800be20:	4603      	mov	r3, r0
 800be22:	2b00      	cmp	r3, #0
 800be24:	d101      	bne.n	800be2a <LSM6DSL_X_Disable_Free_Fall_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800be26:	2301      	movs	r3, #1
 800be28:	e009      	b.n	800be3e <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, LSM6DSL_ACC_GYRO_FF_THS_156mg ) == MEMS_ERROR )
 800be2a:	2100      	movs	r1, #0
 800be2c:	6878      	ldr	r0, [r7, #4]
 800be2e:	f7fe f97c 	bl	800a12a <LSM6DSL_ACC_GYRO_W_FF_THS>
 800be32:	4603      	mov	r3, r0
 800be34:	2b00      	cmp	r3, #0
 800be36:	d101      	bne.n	800be3c <LSM6DSL_X_Disable_Free_Fall_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800be38:	2301      	movs	r3, #1
 800be3a:	e000      	b.n	800be3e <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  return COMPONENT_OK;
 800be3c:	2300      	movs	r3, #0
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3708      	adds	r7, #8
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}

0800be46 <LSM6DSL_X_Get_Free_Fall_Detection_Status>:
 * @param status the pointer to the status of free fall detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Free_Fall_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800be46:	b580      	push	{r7, lr}
 800be48:	b084      	sub	sp, #16
 800be4a:	af00      	add	r7, sp, #0
 800be4c:	6078      	str	r0, [r7, #4]
 800be4e:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FF_EV_STATUS_t free_fall_status;

  if ( LSM6DSL_ACC_GYRO_R_FF_EV_STATUS( (void *)handle, &free_fall_status ) == MEMS_ERROR )
 800be50:	f107 030f 	add.w	r3, r7, #15
 800be54:	4619      	mov	r1, r3
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f7fd fc55 	bl	8009706 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>
 800be5c:	4603      	mov	r3, r0
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d101      	bne.n	800be66 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800be62:	2301      	movs	r3, #1
 800be64:	e00f      	b.n	800be86 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  switch( free_fall_status )
 800be66:	7bfb      	ldrb	r3, [r7, #15]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d005      	beq.n	800be78 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x32>
 800be6c:	2b20      	cmp	r3, #32
 800be6e:	d107      	bne.n	800be80 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_DETECTED:
      *status = 1;
 800be70:	683b      	ldr	r3, [r7, #0]
 800be72:	2201      	movs	r2, #1
 800be74:	701a      	strb	r2, [r3, #0]
      break;
 800be76:	e005      	b.n	800be84 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	2200      	movs	r2, #0
 800be7c:	701a      	strb	r2, [r3, #0]
      break;
 800be7e:	e001      	b.n	800be84 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800be80:	2301      	movs	r3, #1
 800be82:	e000      	b.n	800be86 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800be84:	2300      	movs	r3, #0
}
 800be86:	4618      	mov	r0, r3
 800be88:	3710      	adds	r7, #16
 800be8a:	46bd      	mov	sp, r7
 800be8c:	bd80      	pop	{r7, pc}

0800be8e <LSM6DSL_X_Set_Free_Fall_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Free_Fall_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800be8e:	b580      	push	{r7, lr}
 800be90:	b082      	sub	sp, #8
 800be92:	af00      	add	r7, sp, #0
 800be94:	6078      	str	r0, [r7, #4]
 800be96:	460b      	mov	r3, r1
 800be98:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, (LSM6DSL_ACC_GYRO_FF_THS_t)thr ) == MEMS_ERROR )
 800be9a:	78fb      	ldrb	r3, [r7, #3]
 800be9c:	4619      	mov	r1, r3
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f7fe f943 	bl	800a12a <LSM6DSL_ACC_GYRO_W_FF_THS>
 800bea4:	4603      	mov	r3, r0
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d101      	bne.n	800beae <LSM6DSL_X_Set_Free_Fall_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800beaa:	2301      	movs	r3, #1
 800beac:	e000      	b.n	800beb0 <LSM6DSL_X_Set_Free_Fall_Threshold+0x22>
  }

  return COMPONENT_OK;
 800beae:	2300      	movs	r3, #0
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3708      	adds	r7, #8
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}

0800beb8 <LSM6DSL_X_Enable_Pedometer>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Pedometer( DrvContextTypeDef *handle )
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b082      	sub	sp, #8
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800bec0:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800bec4:	6878      	ldr	r0, [r7, #4]
 800bec6:	f7fe fdfe 	bl	800aac6 <LSM6DSL_X_Set_ODR_Value>
 800beca:	4603      	mov	r3, r0
 800becc:	2b01      	cmp	r3, #1
 800bece:	d101      	bne.n	800bed4 <LSM6DSL_X_Enable_Pedometer+0x1c>
  {
    return COMPONENT_ERROR;
 800bed0:	2301      	movs	r3, #1
 800bed2:	e02d      	b.n	800bf30 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800bed4:	2100      	movs	r1, #0
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f7fc fea6 	bl	8008c28 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800bedc:	4603      	mov	r3, r0
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d101      	bne.n	800bee6 <LSM6DSL_X_Enable_Pedometer+0x2e>
  {
    return COMPONENT_ERROR;
 800bee2:	2301      	movs	r3, #1
 800bee4:	e024      	b.n	800bf30 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Set pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, LSM6DSL_PEDOMETER_THRESHOLD_MID_HIGH ) == COMPONENT_ERROR )
 800bee6:	2117      	movs	r1, #23
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f000 f8ad 	bl	800c048 <LSM6DSL_X_Set_Pedometer_Threshold>
 800beee:	4603      	mov	r3, r0
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d101      	bne.n	800bef8 <LSM6DSL_X_Enable_Pedometer+0x40>
  {
    return COMPONENT_ERROR;
 800bef4:	2301      	movs	r3, #1
 800bef6:	e01b      	b.n	800bf30 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800bef8:	2104      	movs	r1, #4
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f7fd fbba 	bl	8009674 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800bf00:	4603      	mov	r3, r0
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d101      	bne.n	800bf0a <LSM6DSL_X_Enable_Pedometer+0x52>
  {
    return COMPONENT_ERROR;
 800bf06:	2301      	movs	r3, #1
 800bf08:	e012      	b.n	800bf30 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_ENABLED ) == MEMS_ERROR )
 800bf0a:	2110      	movs	r1, #16
 800bf0c:	6878      	ldr	r0, [r7, #4]
 800bf0e:	f7fd fb84 	bl	800961a <LSM6DSL_ACC_GYRO_W_PEDO>
 800bf12:	4603      	mov	r3, r0
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d101      	bne.n	800bf1c <LSM6DSL_X_Enable_Pedometer+0x64>
  {
    return COMPONENT_ERROR;
 800bf18:	2301      	movs	r3, #1
 800bf1a:	e009      	b.n	800bf30 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_ENABLED ) == MEMS_ERROR )
 800bf1c:	2180      	movs	r1, #128	; 0x80
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f7fd f9b9 	bl	8009296 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 800bf24:	4603      	mov	r3, r0
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d101      	bne.n	800bf2e <LSM6DSL_X_Enable_Pedometer+0x76>
  {
    return COMPONENT_ERROR;
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	e000      	b.n	800bf30 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  return COMPONENT_OK;
 800bf2e:	2300      	movs	r3, #0
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	3708      	adds	r7, #8
 800bf34:	46bd      	mov	sp, r7
 800bf36:	bd80      	pop	{r7, pc}

0800bf38 <LSM6DSL_X_Disable_Pedometer>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Pedometer( DrvContextTypeDef *handle )
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b082      	sub	sp, #8
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	6078      	str	r0, [r7, #4]

  /* Disable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_DISABLED ) == MEMS_ERROR )
 800bf40:	2100      	movs	r1, #0
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f7fd f9a7 	bl	8009296 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d101      	bne.n	800bf52 <LSM6DSL_X_Disable_Pedometer+0x1a>
  {
    return COMPONENT_ERROR;
 800bf4e:	2301      	movs	r3, #1
 800bf50:	e01b      	b.n	800bf8a <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_DISABLED ) == MEMS_ERROR )
 800bf52:	2100      	movs	r1, #0
 800bf54:	6878      	ldr	r0, [r7, #4]
 800bf56:	f7fd fb60 	bl	800961a <LSM6DSL_ACC_GYRO_W_PEDO>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d101      	bne.n	800bf64 <LSM6DSL_X_Disable_Pedometer+0x2c>
  {
    return COMPONENT_ERROR;
 800bf60:	2301      	movs	r3, #1
 800bf62:	e012      	b.n	800bf8a <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800bf64:	2100      	movs	r1, #0
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f7fd fb84 	bl	8009674 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d101      	bne.n	800bf76 <LSM6DSL_X_Disable_Pedometer+0x3e>
  {
    return COMPONENT_ERROR;
 800bf72:	2301      	movs	r3, #1
 800bf74:	e009      	b.n	800bf8a <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Reset pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800bf76:	2100      	movs	r1, #0
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f000 f865 	bl	800c048 <LSM6DSL_X_Set_Pedometer_Threshold>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	2b01      	cmp	r3, #1
 800bf82:	d101      	bne.n	800bf88 <LSM6DSL_X_Disable_Pedometer+0x50>
  {
    return COMPONENT_ERROR;
 800bf84:	2301      	movs	r3, #1
 800bf86:	e000      	b.n	800bf8a <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  return COMPONENT_OK;
 800bf88:	2300      	movs	r3, #0
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	3708      	adds	r7, #8
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}

0800bf92 <LSM6DSL_X_Get_Pedometer_Status>:
 * @param status the pointer to the pedometer status: 0 means no step detected, 1 means step detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Pedometer_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800bf92:	b580      	push	{r7, lr}
 800bf94:	b084      	sub	sp, #16
 800bf96:	af00      	add	r7, sp, #0
 800bf98:	6078      	str	r0, [r7, #4]
 800bf9a:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t pedometer_status;

  if ( LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS( (void *)handle, &pedometer_status ) == MEMS_ERROR )
 800bf9c:	f107 030f 	add.w	r3, r7, #15
 800bfa0:	4619      	mov	r1, r3
 800bfa2:	6878      	ldr	r0, [r7, #4]
 800bfa4:	f7fd fdc1 	bl	8009b2a <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>
 800bfa8:	4603      	mov	r3, r0
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d101      	bne.n	800bfb2 <LSM6DSL_X_Get_Pedometer_Status+0x20>
  {
    return COMPONENT_ERROR;
 800bfae:	2301      	movs	r3, #1
 800bfb0:	e00f      	b.n	800bfd2 <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  switch( pedometer_status )
 800bfb2:	7bfb      	ldrb	r3, [r7, #15]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d005      	beq.n	800bfc4 <LSM6DSL_X_Get_Pedometer_Status+0x32>
 800bfb8:	2b10      	cmp	r3, #16
 800bfba:	d107      	bne.n	800bfcc <LSM6DSL_X_Get_Pedometer_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_DETECTED:
      *status = 1;
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	2201      	movs	r2, #1
 800bfc0:	701a      	strb	r2, [r3, #0]
      break;
 800bfc2:	e005      	b.n	800bfd0 <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	701a      	strb	r2, [r3, #0]
      break;
 800bfca:	e001      	b.n	800bfd0 <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800bfcc:	2301      	movs	r3, #1
 800bfce:	e000      	b.n	800bfd2 <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  return COMPONENT_OK;
 800bfd0:	2300      	movs	r3, #0
}
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	3710      	adds	r7, #16
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}

0800bfda <LSM6DSL_X_Get_Step_Count>:
 * @param step_count the pointer to the step counter
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Step_Count( DrvContextTypeDef *handle, uint16_t *step_count )
{
 800bfda:	b580      	push	{r7, lr}
 800bfdc:	b082      	sub	sp, #8
 800bfde:	af00      	add	r7, sp, #0
 800bfe0:	6078      	str	r0, [r7, #4]
 800bfe2:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetStepCounter( (void *)handle, ( uint8_t* )step_count ) == MEMS_ERROR )
 800bfe4:	6839      	ldr	r1, [r7, #0]
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f7fe fa74 	bl	800a4d4 <LSM6DSL_ACC_GYRO_Get_GetStepCounter>
 800bfec:	4603      	mov	r3, r0
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d101      	bne.n	800bff6 <LSM6DSL_X_Get_Step_Count+0x1c>
  {
    return COMPONENT_ERROR;
 800bff2:	2301      	movs	r3, #1
 800bff4:	e000      	b.n	800bff8 <LSM6DSL_X_Get_Step_Count+0x1e>
  }

  return COMPONENT_OK;
 800bff6:	2300      	movs	r3, #0
}
 800bff8:	4618      	mov	r0, r3
 800bffa:	3708      	adds	r7, #8
 800bffc:	46bd      	mov	sp, r7
 800bffe:	bd80      	pop	{r7, pc}

0800c000 <LSM6DSL_X_Enable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b082      	sub	sp, #8
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_ENABLED ) == MEMS_ERROR )
 800c008:	2102      	movs	r1, #2
 800c00a:	6878      	ldr	r0, [r7, #4]
 800c00c:	f7fd faab 	bl	8009566 <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800c010:	4603      	mov	r3, r0
 800c012:	2b00      	cmp	r3, #0
 800c014:	d101      	bne.n	800c01a <LSM6DSL_X_Enable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800c016:	2301      	movs	r3, #1
 800c018:	e000      	b.n	800c01c <LSM6DSL_X_Enable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800c01a:	2300      	movs	r3, #0
}
 800c01c:	4618      	mov	r0, r3
 800c01e:	3708      	adds	r7, #8
 800c020:	46bd      	mov	sp, r7
 800c022:	bd80      	pop	{r7, pc}

0800c024 <LSM6DSL_X_Disable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800c024:	b580      	push	{r7, lr}
 800c026:	b082      	sub	sp, #8
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_DISABLED ) == MEMS_ERROR )
 800c02c:	2100      	movs	r1, #0
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f7fd fa99 	bl	8009566 <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800c034:	4603      	mov	r3, r0
 800c036:	2b00      	cmp	r3, #0
 800c038:	d101      	bne.n	800c03e <LSM6DSL_X_Disable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800c03a:	2301      	movs	r3, #1
 800c03c:	e000      	b.n	800c040 <LSM6DSL_X_Disable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800c03e:	2300      	movs	r3, #0
}
 800c040:	4618      	mov	r0, r3
 800c042:	3708      	adds	r7, #8
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}

0800c048 <LSM6DSL_X_Set_Pedometer_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Pedometer_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b082      	sub	sp, #8
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
 800c050:	460b      	mov	r3, r1
 800c052:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_PedoThreshold( (void *)handle, thr ) == MEMS_ERROR )
 800c054:	78fb      	ldrb	r3, [r7, #3]
 800c056:	4619      	mov	r1, r3
 800c058:	6878      	ldr	r0, [r7, #4]
 800c05a:	f7fe fa6e 	bl	800a53a <LSM6DSL_ACC_GYRO_W_PedoThreshold>
 800c05e:	4603      	mov	r3, r0
 800c060:	2b00      	cmp	r3, #0
 800c062:	d101      	bne.n	800c068 <LSM6DSL_X_Set_Pedometer_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800c064:	2301      	movs	r3, #1
 800c066:	e000      	b.n	800c06a <LSM6DSL_X_Set_Pedometer_Threshold+0x22>
  }

  return COMPONENT_OK;
 800c068:	2300      	movs	r3, #0
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	3708      	adds	r7, #8
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd80      	pop	{r7, pc}

0800c072 <LSM6DSL_X_Enable_Tilt_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800c072:	b580      	push	{r7, lr}
 800c074:	b082      	sub	sp, #8
 800c076:	af00      	add	r7, sp, #0
 800c078:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800c07a:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f7fe fd21 	bl	800aac6 <LSM6DSL_X_Set_ODR_Value>
 800c084:	4603      	mov	r3, r0
 800c086:	2b01      	cmp	r3, #1
 800c088:	d101      	bne.n	800c08e <LSM6DSL_X_Enable_Tilt_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800c08a:	2301      	movs	r3, #1
 800c08c:	e024      	b.n	800c0d8 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800c08e:	2100      	movs	r1, #0
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f7fc fdc9 	bl	8008c28 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800c096:	4603      	mov	r3, r0
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d101      	bne.n	800c0a0 <LSM6DSL_X_Enable_Tilt_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800c09c:	2301      	movs	r3, #1
 800c09e:	e01b      	b.n	800c0d8 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800c0a0:	2104      	movs	r1, #4
 800c0a2:	6878      	ldr	r0, [r7, #4]
 800c0a4:	f7fd fae6 	bl	8009674 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d101      	bne.n	800c0b2 <LSM6DSL_X_Enable_Tilt_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	e012      	b.n	800c0d8 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_ENABLED ) == MEMS_ERROR )
 800c0b2:	2108      	movs	r1, #8
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f7fd fa83 	bl	80095c0 <LSM6DSL_ACC_GYRO_W_TILT>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d101      	bne.n	800c0c4 <LSM6DSL_X_Enable_Tilt_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	e009      	b.n	800c0d8 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_ENABLED ) == MEMS_ERROR )
 800c0c4:	2102      	movs	r1, #2
 800c0c6:	6878      	ldr	r0, [r7, #4]
 800c0c8:	f7fe f8c3 	bl	800a252 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d101      	bne.n	800c0d6 <LSM6DSL_X_Enable_Tilt_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	e000      	b.n	800c0d8 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  return COMPONENT_OK;
 800c0d6:	2300      	movs	r3, #0
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3708      	adds	r7, #8
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}

0800c0e0 <LSM6DSL_X_Disable_Tilt_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b082      	sub	sp, #8
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]

  /* Disable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_DISABLED ) == MEMS_ERROR )
 800c0e8:	2100      	movs	r1, #0
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f7fe f8b1 	bl	800a252 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d101      	bne.n	800c0fa <LSM6DSL_X_Disable_Tilt_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	e012      	b.n	800c120 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_DISABLED ) == MEMS_ERROR )
 800c0fa:	2100      	movs	r1, #0
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f7fd fa5f 	bl	80095c0 <LSM6DSL_ACC_GYRO_W_TILT>
 800c102:	4603      	mov	r3, r0
 800c104:	2b00      	cmp	r3, #0
 800c106:	d101      	bne.n	800c10c <LSM6DSL_X_Disable_Tilt_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800c108:	2301      	movs	r3, #1
 800c10a:	e009      	b.n	800c120 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800c10c:	2100      	movs	r1, #0
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	f7fd fab0 	bl	8009674 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800c114:	4603      	mov	r3, r0
 800c116:	2b00      	cmp	r3, #0
 800c118:	d101      	bne.n	800c11e <LSM6DSL_X_Disable_Tilt_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800c11a:	2301      	movs	r3, #1
 800c11c:	e000      	b.n	800c120 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  return COMPONENT_OK;
 800c11e:	2300      	movs	r3, #0
}
 800c120:	4618      	mov	r0, r3
 800c122:	3708      	adds	r7, #8
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}

0800c128 <LSM6DSL_X_Get_Tilt_Detection_Status>:
 * @param status the pointer to the tilt detection status: 0 means no tilt detected, 1 means tilt detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Tilt_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
 800c130:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t tilt_status;

  if ( LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS( (void *)handle, &tilt_status ) == MEMS_ERROR )
 800c132:	f107 030f 	add.w	r3, r7, #15
 800c136:	4619      	mov	r1, r3
 800c138:	6878      	ldr	r0, [r7, #4]
 800c13a:	f7fd fd12 	bl	8009b62 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>
 800c13e:	4603      	mov	r3, r0
 800c140:	2b00      	cmp	r3, #0
 800c142:	d101      	bne.n	800c148 <LSM6DSL_X_Get_Tilt_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800c144:	2301      	movs	r3, #1
 800c146:	e00f      	b.n	800c168 <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  switch( tilt_status )
 800c148:	7bfb      	ldrb	r3, [r7, #15]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d005      	beq.n	800c15a <LSM6DSL_X_Get_Tilt_Detection_Status+0x32>
 800c14e:	2b20      	cmp	r3, #32
 800c150:	d107      	bne.n	800c162 <LSM6DSL_X_Get_Tilt_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_DETECTED:
      *status = 1;
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	2201      	movs	r2, #1
 800c156:	701a      	strb	r2, [r3, #0]
      break;
 800c158:	e005      	b.n	800c166 <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	2200      	movs	r2, #0
 800c15e:	701a      	strb	r2, [r3, #0]
      break;
 800c160:	e001      	b.n	800c166 <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800c162:	2301      	movs	r3, #1
 800c164:	e000      	b.n	800c168 <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800c166:	2300      	movs	r3, #0
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3710      	adds	r7, #16
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <LSM6DSL_X_Enable_Wake_Up_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b082      	sub	sp, #8
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800c178:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800c1f0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x80>
 800c17c:	6878      	ldr	r0, [r7, #4]
 800c17e:	f7fe fca2 	bl	800aac6 <LSM6DSL_X_Set_ODR_Value>
 800c182:	4603      	mov	r3, r0
 800c184:	2b01      	cmp	r3, #1
 800c186:	d101      	bne.n	800c18c <LSM6DSL_X_Enable_Wake_Up_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800c188:	2301      	movs	r3, #1
 800c18a:	e02d      	b.n	800c1e8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800c18c:	2100      	movs	r1, #0
 800c18e:	6878      	ldr	r0, [r7, #4]
 800c190:	f7fc fd4a 	bl	8008c28 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800c194:	4603      	mov	r3, r0
 800c196:	2b00      	cmp	r3, #0
 800c198:	d101      	bne.n	800c19e <LSM6DSL_X_Enable_Wake_Up_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800c19a:	2301      	movs	r3, #1
 800c19c:	e024      	b.n	800c1e8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800c19e:	2100      	movs	r1, #0
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f7fd ff8e 	bl	800a0c2 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d101      	bne.n	800c1b0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800c1ac:	2301      	movs	r3, #1
 800c1ae:	e01b      	b.n	800c1e8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Set wake up threshold. */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x02 ) == MEMS_ERROR )
 800c1b0:	2102      	movs	r1, #2
 800c1b2:	6878      	ldr	r0, [r7, #4]
 800c1b4:	f7fd fec9 	bl	8009f4a <LSM6DSL_ACC_GYRO_W_WK_THS>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d101      	bne.n	800c1c2 <LSM6DSL_X_Enable_Wake_Up_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800c1be:	2301      	movs	r3, #1
 800c1c0:	e012      	b.n	800c1e8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800c1c2:	2180      	movs	r1, #128	; 0x80
 800c1c4:	6878      	ldr	r0, [r7, #4]
 800c1c6:	f7fd fd9c 	bl	8009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d101      	bne.n	800c1d4 <LSM6DSL_X_Enable_Wake_Up_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	e009      	b.n	800c1e8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_ENABLED ) == MEMS_ERROR )
 800c1d4:	2120      	movs	r1, #32
 800c1d6:	6878      	ldr	r0, [r7, #4]
 800c1d8:	f7fe f8ef 	bl	800a3ba <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d101      	bne.n	800c1e6 <LSM6DSL_X_Enable_Wake_Up_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	e000      	b.n	800c1e8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  return COMPONENT_OK;
 800c1e6:	2300      	movs	r3, #0
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3708      	adds	r7, #8
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}
 800c1f0:	43d00000 	.word	0x43d00000

0800c1f4 <LSM6DSL_X_Disable_Wake_Up_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b082      	sub	sp, #8
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	6078      	str	r0, [r7, #4]

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_DISABLED ) == MEMS_ERROR )
 800c1fc:	2100      	movs	r1, #0
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f7fe f8db 	bl	800a3ba <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 800c204:	4603      	mov	r3, r0
 800c206:	2b00      	cmp	r3, #0
 800c208:	d101      	bne.n	800c20e <LSM6DSL_X_Disable_Wake_Up_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800c20a:	2301      	movs	r3, #1
 800c20c:	e01b      	b.n	800c246 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800c20e:	2100      	movs	r1, #0
 800c210:	6878      	ldr	r0, [r7, #4]
 800c212:	f7fd fd76 	bl	8009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c216:	4603      	mov	r3, r0
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d101      	bne.n	800c220 <LSM6DSL_X_Disable_Wake_Up_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800c21c:	2301      	movs	r3, #1
 800c21e:	e012      	b.n	800c246 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800c220:	2100      	movs	r1, #0
 800c222:	6878      	ldr	r0, [r7, #4]
 800c224:	f7fd ff4d 	bl	800a0c2 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800c228:	4603      	mov	r3, r0
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d101      	bne.n	800c232 <LSM6DSL_X_Disable_Wake_Up_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800c22e:	2301      	movs	r3, #1
 800c230:	e009      	b.n	800c246 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x00 ) == MEMS_ERROR )
 800c232:	2100      	movs	r1, #0
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f7fd fe88 	bl	8009f4a <LSM6DSL_ACC_GYRO_W_WK_THS>
 800c23a:	4603      	mov	r3, r0
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d101      	bne.n	800c244 <LSM6DSL_X_Disable_Wake_Up_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800c240:	2301      	movs	r3, #1
 800c242:	e000      	b.n	800c246 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  return COMPONENT_OK;
 800c244:	2300      	movs	r3, #0
}
 800c246:	4618      	mov	r0, r3
 800c248:	3708      	adds	r7, #8
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}

0800c24e <LSM6DSL_X_Get_Wake_Up_Detection_Status>:
 * @param status the pointer to the status of the wake up detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Wake_Up_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800c24e:	b580      	push	{r7, lr}
 800c250:	b084      	sub	sp, #16
 800c252:	af00      	add	r7, sp, #0
 800c254:	6078      	str	r0, [r7, #4]
 800c256:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_WU_EV_STATUS_t wake_up_status;

  if ( LSM6DSL_ACC_GYRO_R_WU_EV_STATUS( (void *)handle, &wake_up_status ) == MEMS_ERROR )
 800c258:	f107 030f 	add.w	r3, r7, #15
 800c25c:	4619      	mov	r1, r3
 800c25e:	6878      	ldr	r0, [r7, #4]
 800c260:	f7fd fa35 	bl	80096ce <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>
 800c264:	4603      	mov	r3, r0
 800c266:	2b00      	cmp	r3, #0
 800c268:	d101      	bne.n	800c26e <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800c26a:	2301      	movs	r3, #1
 800c26c:	e00f      	b.n	800c28e <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  switch( wake_up_status )
 800c26e:	7bfb      	ldrb	r3, [r7, #15]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d005      	beq.n	800c280 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x32>
 800c274:	2b08      	cmp	r3, #8
 800c276:	d107      	bne.n	800c288 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_DETECTED:
      *status = 1;
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	2201      	movs	r2, #1
 800c27c:	701a      	strb	r2, [r3, #0]
      break;
 800c27e:	e005      	b.n	800c28c <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	2200      	movs	r2, #0
 800c284:	701a      	strb	r2, [r3, #0]
      break;
 800c286:	e001      	b.n	800c28c <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800c288:	2301      	movs	r3, #1
 800c28a:	e000      	b.n	800c28e <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800c28c:	2300      	movs	r3, #0
}
 800c28e:	4618      	mov	r0, r3
 800c290:	3710      	adds	r7, #16
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}

0800c296 <LSM6DSL_X_Set_Wake_Up_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Wake_Up_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800c296:	b580      	push	{r7, lr}
 800c298:	b082      	sub	sp, #8
 800c29a:	af00      	add	r7, sp, #0
 800c29c:	6078      	str	r0, [r7, #4]
 800c29e:	460b      	mov	r3, r1
 800c2a0:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, thr ) == MEMS_ERROR )
 800c2a2:	78fb      	ldrb	r3, [r7, #3]
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f7fd fe4f 	bl	8009f4a <LSM6DSL_ACC_GYRO_W_WK_THS>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d101      	bne.n	800c2b6 <LSM6DSL_X_Set_Wake_Up_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800c2b2:	2301      	movs	r3, #1
 800c2b4:	e000      	b.n	800c2b8 <LSM6DSL_X_Set_Wake_Up_Threshold+0x22>
  }

  return COMPONENT_OK;
 800c2b6:	2300      	movs	r3, #0
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3708      	adds	r7, #8
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bd80      	pop	{r7, pc}

0800c2c0 <LSM6DSL_X_Enable_Single_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b082      	sub	sp, #8
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800c2c8:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800c388 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc8>
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f7fe fbfa 	bl	800aac6 <LSM6DSL_X_Set_ODR_Value>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	2b01      	cmp	r3, #1
 800c2d6:	d101      	bne.n	800c2dc <LSM6DSL_X_Enable_Single_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800c2d8:	2301      	movs	r3, #1
 800c2da:	e051      	b.n	800c380 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800c2dc:	2100      	movs	r1, #0
 800c2de:	6878      	ldr	r0, [r7, #4]
 800c2e0:	f7fc fca2 	bl	8008c28 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d101      	bne.n	800c2ee <LSM6DSL_X_Enable_Single_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	e048      	b.n	800c380 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800c2ee:	2108      	movs	r1, #8
 800c2f0:	6878      	ldr	r0, [r7, #4]
 800c2f2:	f7fd fcd9 	bl	8009ca8 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d101      	bne.n	800c300 <LSM6DSL_X_Enable_Single_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	e03f      	b.n	800c380 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800c300:	2104      	movs	r1, #4
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f7fd fca3 	bl	8009c4e <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800c308:	4603      	mov	r3, r0
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d101      	bne.n	800c312 <LSM6DSL_X_Enable_Single_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800c30e:	2301      	movs	r3, #1
 800c310:	e036      	b.n	800c380 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800c312:	2102      	movs	r1, #2
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f7fd fc6d 	bl	8009bf4 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800c31a:	4603      	mov	r3, r0
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d101      	bne.n	800c324 <LSM6DSL_X_Enable_Single_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800c320:	2301      	movs	r3, #1
 800c322:	e02d      	b.n	800c380 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800c324:	2108      	movs	r1, #8
 800c326:	6878      	ldr	r0, [r7, #4]
 800c328:	f000 f9a5 	bl	800c676 <LSM6DSL_X_Set_Tap_Threshold>
 800c32c:	4603      	mov	r3, r0
 800c32e:	2b01      	cmp	r3, #1
 800c330:	d101      	bne.n	800c336 <LSM6DSL_X_Enable_Single_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800c332:	2301      	movs	r3, #1
 800c334:	e024      	b.n	800c380 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_MID_HIGH ) == COMPONENT_ERROR )
 800c336:	2102      	movs	r1, #2
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f000 f9b1 	bl	800c6a0 <LSM6DSL_X_Set_Tap_Shock_Time>
 800c33e:	4603      	mov	r3, r0
 800c340:	2b01      	cmp	r3, #1
 800c342:	d101      	bne.n	800c348 <LSM6DSL_X_Enable_Single_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800c344:	2301      	movs	r3, #1
 800c346:	e01b      	b.n	800c380 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_MID_LOW ) == COMPONENT_ERROR )
 800c348:	2101      	movs	r1, #1
 800c34a:	6878      	ldr	r0, [r7, #4]
 800c34c:	f000 f9bd 	bl	800c6ca <LSM6DSL_X_Set_Tap_Quiet_Time>
 800c350:	4603      	mov	r3, r0
 800c352:	2b01      	cmp	r3, #1
 800c354:	d101      	bne.n	800c35a <LSM6DSL_X_Enable_Single_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800c356:	2301      	movs	r3, #1
 800c358:	e012      	b.n	800c380 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800c35a:	2180      	movs	r1, #128	; 0x80
 800c35c:	6878      	ldr	r0, [r7, #4]
 800c35e:	f7fd fcd0 	bl	8009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c362:	4603      	mov	r3, r0
 800c364:	2b00      	cmp	r3, #0
 800c366:	d101      	bne.n	800c36c <LSM6DSL_X_Enable_Single_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800c368:	2301      	movs	r3, #1
 800c36a:	e009      	b.n	800c380 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_ENABLED ) == MEMS_ERROR )
 800c36c:	2140      	movs	r1, #64	; 0x40
 800c36e:	6878      	ldr	r0, [r7, #4]
 800c370:	f7fe f850 	bl	800a414 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 800c374:	4603      	mov	r3, r0
 800c376:	2b00      	cmp	r3, #0
 800c378:	d101      	bne.n	800c37e <LSM6DSL_X_Enable_Single_Tap_Detection+0xbe>
  {
    return COMPONENT_ERROR;
 800c37a:	2301      	movs	r3, #1
 800c37c:	e000      	b.n	800c380 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  return COMPONENT_OK;
 800c37e:	2300      	movs	r3, #0
}
 800c380:	4618      	mov	r0, r3
 800c382:	3708      	adds	r7, #8
 800c384:	46bd      	mov	sp, r7
 800c386:	bd80      	pop	{r7, pc}
 800c388:	43d00000 	.word	0x43d00000

0800c38c <LSM6DSL_X_Disable_Single_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b082      	sub	sp, #8
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]

  /* Disable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_DISABLED ) == MEMS_ERROR )
 800c394:	2100      	movs	r1, #0
 800c396:	6878      	ldr	r0, [r7, #4]
 800c398:	f7fe f83c 	bl	800a414 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 800c39c:	4603      	mov	r3, r0
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d101      	bne.n	800c3a6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	e03f      	b.n	800c426 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800c3a6:	2100      	movs	r1, #0
 800c3a8:	6878      	ldr	r0, [r7, #4]
 800c3aa:	f7fd fcaa 	bl	8009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d101      	bne.n	800c3b8 <LSM6DSL_X_Disable_Single_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	e036      	b.n	800c426 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800c3b8:	2100      	movs	r1, #0
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	f000 f95b 	bl	800c676 <LSM6DSL_X_Set_Tap_Threshold>
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	2b01      	cmp	r3, #1
 800c3c4:	d101      	bne.n	800c3ca <LSM6DSL_X_Disable_Single_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800c3c6:	2301      	movs	r3, #1
 800c3c8:	e02d      	b.n	800c426 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800c3ca:	2100      	movs	r1, #0
 800c3cc:	6878      	ldr	r0, [r7, #4]
 800c3ce:	f000 f967 	bl	800c6a0 <LSM6DSL_X_Set_Tap_Shock_Time>
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	2b01      	cmp	r3, #1
 800c3d6:	d101      	bne.n	800c3dc <LSM6DSL_X_Disable_Single_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800c3d8:	2301      	movs	r3, #1
 800c3da:	e024      	b.n	800c426 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800c3dc:	2100      	movs	r1, #0
 800c3de:	6878      	ldr	r0, [r7, #4]
 800c3e0:	f000 f973 	bl	800c6ca <LSM6DSL_X_Set_Tap_Quiet_Time>
 800c3e4:	4603      	mov	r3, r0
 800c3e6:	2b01      	cmp	r3, #1
 800c3e8:	d101      	bne.n	800c3ee <LSM6DSL_X_Disable_Single_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800c3ea:	2301      	movs	r3, #1
 800c3ec:	e01b      	b.n	800c426 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800c3ee:	2100      	movs	r1, #0
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	f7fd fbff 	bl	8009bf4 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d101      	bne.n	800c400 <LSM6DSL_X_Disable_Single_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800c3fc:	2301      	movs	r3, #1
 800c3fe:	e012      	b.n	800c426 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800c400:	2100      	movs	r1, #0
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f7fd fc23 	bl	8009c4e <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800c408:	4603      	mov	r3, r0
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d101      	bne.n	800c412 <LSM6DSL_X_Disable_Single_Tap_Detection+0x86>
  {
    return COMPONENT_ERROR;
 800c40e:	2301      	movs	r3, #1
 800c410:	e009      	b.n	800c426 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800c412:	2100      	movs	r1, #0
 800c414:	6878      	ldr	r0, [r7, #4]
 800c416:	f7fd fc47 	bl	8009ca8 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800c41a:	4603      	mov	r3, r0
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d101      	bne.n	800c424 <LSM6DSL_X_Disable_Single_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800c420:	2301      	movs	r3, #1
 800c422:	e000      	b.n	800c426 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  return COMPONENT_OK;
 800c424:	2300      	movs	r3, #0
}
 800c426:	4618      	mov	r0, r3
 800c428:	3708      	adds	r7, #8
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}

0800c42e <LSM6DSL_X_Get_Single_Tap_Detection_Status>:
 * @param status the pointer to the single tap detection status: 0 means no single tap detected, 1 means single tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Single_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800c42e:	b580      	push	{r7, lr}
 800c430:	b084      	sub	sp, #16
 800c432:	af00      	add	r7, sp, #0
 800c434:	6078      	str	r0, [r7, #4]
 800c436:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800c438:	f107 030f 	add.w	r3, r7, #15
 800c43c:	4619      	mov	r1, r3
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f7fd f999 	bl	8009776 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>
 800c444:	4603      	mov	r3, r0
 800c446:	2b00      	cmp	r3, #0
 800c448:	d101      	bne.n	800c44e <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800c44a:	2301      	movs	r3, #1
 800c44c:	e00f      	b.n	800c46e <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 800c44e:	7bfb      	ldrb	r3, [r7, #15]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d005      	beq.n	800c460 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x32>
 800c454:	2b20      	cmp	r3, #32
 800c456:	d107      	bne.n	800c468 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	2201      	movs	r2, #1
 800c45c:	701a      	strb	r2, [r3, #0]
      break;
 800c45e:	e005      	b.n	800c46c <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	2200      	movs	r2, #0
 800c464:	701a      	strb	r2, [r3, #0]
      break;
 800c466:	e001      	b.n	800c46c <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 800c468:	2301      	movs	r3, #1
 800c46a:	e000      	b.n	800c46e <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800c46c:	2300      	movs	r3, #0
}
 800c46e:	4618      	mov	r0, r3
 800c470:	3710      	adds	r7, #16
 800c472:	46bd      	mov	sp, r7
 800c474:	bd80      	pop	{r7, pc}
	...

0800c478 <LSM6DSL_X_Enable_Double_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b082      	sub	sp, #8
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800c480:	ed9f 0a38 	vldr	s0, [pc, #224]	; 800c564 <LSM6DSL_X_Enable_Double_Tap_Detection+0xec>
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f7fe fb1e 	bl	800aac6 <LSM6DSL_X_Set_ODR_Value>
 800c48a:	4603      	mov	r3, r0
 800c48c:	2b01      	cmp	r3, #1
 800c48e:	d101      	bne.n	800c494 <LSM6DSL_X_Enable_Double_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800c490:	2301      	movs	r3, #1
 800c492:	e063      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800c494:	2100      	movs	r1, #0
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f7fc fbc6 	bl	8008c28 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800c49c:	4603      	mov	r3, r0
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d101      	bne.n	800c4a6 <LSM6DSL_X_Enable_Double_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	e05a      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800c4a6:	2108      	movs	r1, #8
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	f7fd fbfd 	bl	8009ca8 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d101      	bne.n	800c4b8 <LSM6DSL_X_Enable_Double_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	e051      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800c4b8:	2104      	movs	r1, #4
 800c4ba:	6878      	ldr	r0, [r7, #4]
 800c4bc:	f7fd fbc7 	bl	8009c4e <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800c4c0:	4603      	mov	r3, r0
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d101      	bne.n	800c4ca <LSM6DSL_X_Enable_Double_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800c4c6:	2301      	movs	r3, #1
 800c4c8:	e048      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800c4ca:	2102      	movs	r1, #2
 800c4cc:	6878      	ldr	r0, [r7, #4]
 800c4ce:	f7fd fb91 	bl	8009bf4 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d101      	bne.n	800c4dc <LSM6DSL_X_Enable_Double_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800c4d8:	2301      	movs	r3, #1
 800c4da:	e03f      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800c4dc:	2108      	movs	r1, #8
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f000 f8c9 	bl	800c676 <LSM6DSL_X_Set_Tap_Threshold>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d101      	bne.n	800c4ee <LSM6DSL_X_Enable_Double_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	e036      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_HIGH ) == COMPONENT_ERROR )
 800c4ee:	2103      	movs	r1, #3
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f000 f8d5 	bl	800c6a0 <LSM6DSL_X_Set_Tap_Shock_Time>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	2b01      	cmp	r3, #1
 800c4fa:	d101      	bne.n	800c500 <LSM6DSL_X_Enable_Double_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800c4fc:	2301      	movs	r3, #1
 800c4fe:	e02d      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_HIGH ) == COMPONENT_ERROR )
 800c500:	2103      	movs	r1, #3
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f000 f8e1 	bl	800c6ca <LSM6DSL_X_Set_Tap_Quiet_Time>
 800c508:	4603      	mov	r3, r0
 800c50a:	2b01      	cmp	r3, #1
 800c50c:	d101      	bne.n	800c512 <LSM6DSL_X_Enable_Double_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800c50e:	2301      	movs	r3, #1
 800c510:	e024      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, LSM6DSL_TAP_DURATION_TIME_MID ) == COMPONENT_ERROR )
 800c512:	2108      	movs	r1, #8
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f000 f8ed 	bl	800c6f4 <LSM6DSL_X_Set_Tap_Duration_Time>
 800c51a:	4603      	mov	r3, r0
 800c51c:	2b01      	cmp	r3, #1
 800c51e:	d101      	bne.n	800c524 <LSM6DSL_X_Enable_Double_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800c520:	2301      	movs	r3, #1
 800c522:	e01b      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Single and double tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 800c524:	2180      	movs	r1, #128	; 0x80
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	f7fd fd40 	bl	8009fac <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800c52c:	4603      	mov	r3, r0
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d101      	bne.n	800c536 <LSM6DSL_X_Enable_Double_Tap_Detection+0xbe>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_DOUBLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 800c532:	2301      	movs	r3, #1
 800c534:	e012      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800c536:	2180      	movs	r1, #128	; 0x80
 800c538:	6878      	ldr	r0, [r7, #4]
 800c53a:	f7fd fbe2 	bl	8009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c53e:	4603      	mov	r3, r0
 800c540:	2b00      	cmp	r3, #0
 800c542:	d101      	bne.n	800c548 <LSM6DSL_X_Enable_Double_Tap_Detection+0xd0>
  {
    return COMPONENT_ERROR;
 800c544:	2301      	movs	r3, #1
 800c546:	e009      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_ENABLED ) == MEMS_ERROR )
 800c548:	2108      	movs	r1, #8
 800c54a:	6878      	ldr	r0, [r7, #4]
 800c54c:	f7fd fedb 	bl	800a306 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 800c550:	4603      	mov	r3, r0
 800c552:	2b00      	cmp	r3, #0
 800c554:	d101      	bne.n	800c55a <LSM6DSL_X_Enable_Double_Tap_Detection+0xe2>
  {
    return COMPONENT_ERROR;
 800c556:	2301      	movs	r3, #1
 800c558:	e000      	b.n	800c55c <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  return COMPONENT_OK;
 800c55a:	2300      	movs	r3, #0
}
 800c55c:	4618      	mov	r0, r3
 800c55e:	3708      	adds	r7, #8
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}
 800c564:	43d00000 	.word	0x43d00000

0800c568 <LSM6DSL_X_Disable_Double_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b082      	sub	sp, #8
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]

  /* Disable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_DISABLED ) == MEMS_ERROR )
 800c570:	2100      	movs	r1, #0
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f7fd fec7 	bl	800a306 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 800c578:	4603      	mov	r3, r0
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d101      	bne.n	800c582 <LSM6DSL_X_Disable_Double_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800c57e:	2301      	movs	r3, #1
 800c580:	e051      	b.n	800c626 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800c582:	2100      	movs	r1, #0
 800c584:	6878      	ldr	r0, [r7, #4]
 800c586:	f7fd fbbc 	bl	8009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c58a:	4603      	mov	r3, r0
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d101      	bne.n	800c594 <LSM6DSL_X_Disable_Double_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800c590:	2301      	movs	r3, #1
 800c592:	e048      	b.n	800c626 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800c594:	2100      	movs	r1, #0
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f000 f86d 	bl	800c676 <LSM6DSL_X_Set_Tap_Threshold>
 800c59c:	4603      	mov	r3, r0
 800c59e:	2b01      	cmp	r3, #1
 800c5a0:	d101      	bne.n	800c5a6 <LSM6DSL_X_Disable_Double_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800c5a2:	2301      	movs	r3, #1
 800c5a4:	e03f      	b.n	800c626 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800c5a6:	2100      	movs	r1, #0
 800c5a8:	6878      	ldr	r0, [r7, #4]
 800c5aa:	f000 f879 	bl	800c6a0 <LSM6DSL_X_Set_Tap_Shock_Time>
 800c5ae:	4603      	mov	r3, r0
 800c5b0:	2b01      	cmp	r3, #1
 800c5b2:	d101      	bne.n	800c5b8 <LSM6DSL_X_Disable_Double_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800c5b4:	2301      	movs	r3, #1
 800c5b6:	e036      	b.n	800c626 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800c5b8:	2100      	movs	r1, #0
 800c5ba:	6878      	ldr	r0, [r7, #4]
 800c5bc:	f000 f885 	bl	800c6ca <LSM6DSL_X_Set_Tap_Quiet_Time>
 800c5c0:	4603      	mov	r3, r0
 800c5c2:	2b01      	cmp	r3, #1
 800c5c4:	d101      	bne.n	800c5ca <LSM6DSL_X_Disable_Double_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	e02d      	b.n	800c626 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800c5ca:	2100      	movs	r1, #0
 800c5cc:	6878      	ldr	r0, [r7, #4]
 800c5ce:	f000 f891 	bl	800c6f4 <LSM6DSL_X_Set_Tap_Duration_Time>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	2b01      	cmp	r3, #1
 800c5d6:	d101      	bne.n	800c5dc <LSM6DSL_X_Disable_Double_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800c5d8:	2301      	movs	r3, #1
 800c5da:	e024      	b.n	800c626 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Only single tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 800c5dc:	2100      	movs	r1, #0
 800c5de:	6878      	ldr	r0, [r7, #4]
 800c5e0:	f7fd fce4 	bl	8009fac <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d101      	bne.n	800c5ee <LSM6DSL_X_Disable_Double_Tap_Detection+0x86>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_SINGLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	e01b      	b.n	800c626 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800c5ee:	2100      	movs	r1, #0
 800c5f0:	6878      	ldr	r0, [r7, #4]
 800c5f2:	f7fd faff 	bl	8009bf4 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d101      	bne.n	800c600 <LSM6DSL_X_Disable_Double_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	e012      	b.n	800c626 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800c600:	2100      	movs	r1, #0
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f7fd fb23 	bl	8009c4e <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800c608:	4603      	mov	r3, r0
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d101      	bne.n	800c612 <LSM6DSL_X_Disable_Double_Tap_Detection+0xaa>
  {
    return COMPONENT_ERROR;
 800c60e:	2301      	movs	r3, #1
 800c610:	e009      	b.n	800c626 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800c612:	2100      	movs	r1, #0
 800c614:	6878      	ldr	r0, [r7, #4]
 800c616:	f7fd fb47 	bl	8009ca8 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800c61a:	4603      	mov	r3, r0
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d101      	bne.n	800c624 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbc>
  {
    return COMPONENT_ERROR;
 800c620:	2301      	movs	r3, #1
 800c622:	e000      	b.n	800c626 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  return COMPONENT_OK;
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	3708      	adds	r7, #8
 800c62a:	46bd      	mov	sp, r7
 800c62c:	bd80      	pop	{r7, pc}

0800c62e <LSM6DSL_X_Get_Double_Tap_Detection_Status>:
 * @param status the pointer to the double tap detection status: 0 means no double tap detected, 1 means double tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Double_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800c62e:	b580      	push	{r7, lr}
 800c630:	b084      	sub	sp, #16
 800c632:	af00      	add	r7, sp, #0
 800c634:	6078      	str	r0, [r7, #4]
 800c636:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800c638:	f107 030f 	add.w	r3, r7, #15
 800c63c:	4619      	mov	r1, r3
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	f7fd f87d 	bl	800973e <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>
 800c644:	4603      	mov	r3, r0
 800c646:	2b00      	cmp	r3, #0
 800c648:	d101      	bne.n	800c64e <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800c64a:	2301      	movs	r3, #1
 800c64c:	e00f      	b.n	800c66e <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 800c64e:	7bfb      	ldrb	r3, [r7, #15]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d005      	beq.n	800c660 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x32>
 800c654:	2b10      	cmp	r3, #16
 800c656:	d107      	bne.n	800c668 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800c658:	683b      	ldr	r3, [r7, #0]
 800c65a:	2201      	movs	r2, #1
 800c65c:	701a      	strb	r2, [r3, #0]
      break;
 800c65e:	e005      	b.n	800c66c <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800c660:	683b      	ldr	r3, [r7, #0]
 800c662:	2200      	movs	r2, #0
 800c664:	701a      	strb	r2, [r3, #0]
      break;
 800c666:	e001      	b.n	800c66c <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 800c668:	2301      	movs	r3, #1
 800c66a:	e000      	b.n	800c66e <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800c66c:	2300      	movs	r3, #0
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3710      	adds	r7, #16
 800c672:	46bd      	mov	sp, r7
 800c674:	bd80      	pop	{r7, pc}

0800c676 <LSM6DSL_X_Set_Tap_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800c676:	b580      	push	{r7, lr}
 800c678:	b082      	sub	sp, #8
 800c67a:	af00      	add	r7, sp, #0
 800c67c:	6078      	str	r0, [r7, #4]
 800c67e:	460b      	mov	r3, r1
 800c680:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_TAP_THS( (void *)handle, thr ) == MEMS_ERROR )
 800c682:	78fb      	ldrb	r3, [r7, #3]
 800c684:	4619      	mov	r1, r3
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f7fd fb68 	bl	8009d5c <LSM6DSL_ACC_GYRO_W_TAP_THS>
 800c68c:	4603      	mov	r3, r0
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d101      	bne.n	800c696 <LSM6DSL_X_Set_Tap_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800c692:	2301      	movs	r3, #1
 800c694:	e000      	b.n	800c698 <LSM6DSL_X_Set_Tap_Threshold+0x22>
  }

  return COMPONENT_OK;
 800c696:	2300      	movs	r3, #0
}
 800c698:	4618      	mov	r0, r3
 800c69a:	3708      	adds	r7, #8
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bd80      	pop	{r7, pc}

0800c6a0 <LSM6DSL_X_Set_Tap_Shock_Time>:
 * @param time the shock time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Shock_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b082      	sub	sp, #8
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]
 800c6a8:	460b      	mov	r3, r1
 800c6aa:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_SHOCK_Duration( (void *)handle, time ) == MEMS_ERROR )
 800c6ac:	78fb      	ldrb	r3, [r7, #3]
 800c6ae:	4619      	mov	r1, r3
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f7fd fbb1 	bl	8009e18 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d101      	bne.n	800c6c0 <LSM6DSL_X_Set_Tap_Shock_Time+0x20>
  {
    return COMPONENT_ERROR;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	e000      	b.n	800c6c2 <LSM6DSL_X_Set_Tap_Shock_Time+0x22>
  }

  return COMPONENT_OK;
 800c6c0:	2300      	movs	r3, #0
}
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	3708      	adds	r7, #8
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}

0800c6ca <LSM6DSL_X_Set_Tap_Quiet_Time>:
 * @param time the quiet time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Quiet_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800c6ca:	b580      	push	{r7, lr}
 800c6cc:	b082      	sub	sp, #8
 800c6ce:	af00      	add	r7, sp, #0
 800c6d0:	6078      	str	r0, [r7, #4]
 800c6d2:	460b      	mov	r3, r1
 800c6d4:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_QUIET_Duration( (void *)handle, time ) == MEMS_ERROR )
 800c6d6:	78fb      	ldrb	r3, [r7, #3]
 800c6d8:	4619      	mov	r1, r3
 800c6da:	6878      	ldr	r0, [r7, #4]
 800c6dc:	f7fd fbcd 	bl	8009e7a <LSM6DSL_ACC_GYRO_W_QUIET_Duration>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d101      	bne.n	800c6ea <LSM6DSL_X_Set_Tap_Quiet_Time+0x20>
  {
    return COMPONENT_ERROR;
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	e000      	b.n	800c6ec <LSM6DSL_X_Set_Tap_Quiet_Time+0x22>
  }

  return COMPONENT_OK;
 800c6ea:	2300      	movs	r3, #0
}
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	3708      	adds	r7, #8
 800c6f0:	46bd      	mov	sp, r7
 800c6f2:	bd80      	pop	{r7, pc}

0800c6f4 <LSM6DSL_X_Set_Tap_Duration_Time>:
 * @param time the duration of the time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Duration_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b082      	sub	sp, #8
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
 800c6fc:	460b      	mov	r3, r1
 800c6fe:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_DUR( (void *)handle, time ) == MEMS_ERROR )
 800c700:	78fb      	ldrb	r3, [r7, #3]
 800c702:	4619      	mov	r1, r3
 800c704:	6878      	ldr	r0, [r7, #4]
 800c706:	f7fd fbec 	bl	8009ee2 <LSM6DSL_ACC_GYRO_W_DUR>
 800c70a:	4603      	mov	r3, r0
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d101      	bne.n	800c714 <LSM6DSL_X_Set_Tap_Duration_Time+0x20>
  {
    return COMPONENT_ERROR;
 800c710:	2301      	movs	r3, #1
 800c712:	e000      	b.n	800c716 <LSM6DSL_X_Set_Tap_Duration_Time+0x22>
  }

  return COMPONENT_OK;
 800c714:	2300      	movs	r3, #0
}
 800c716:	4618      	mov	r0, r3
 800c718:	3708      	adds	r7, #8
 800c71a:	46bd      	mov	sp, r7
 800c71c:	bd80      	pop	{r7, pc}
	...

0800c720 <LSM6DSL_X_Enable_6D_Orientation>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_6D_Orientation( DrvContextTypeDef *handle )
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b082      	sub	sp, #8
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800c728:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800c790 <LSM6DSL_X_Enable_6D_Orientation+0x70>
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f7fe f9ca 	bl	800aac6 <LSM6DSL_X_Set_ODR_Value>
 800c732:	4603      	mov	r3, r0
 800c734:	2b01      	cmp	r3, #1
 800c736:	d101      	bne.n	800c73c <LSM6DSL_X_Enable_6D_Orientation+0x1c>
  {
    return COMPONENT_ERROR;
 800c738:	2301      	movs	r3, #1
 800c73a:	e024      	b.n	800c786 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800c73c:	2100      	movs	r1, #0
 800c73e:	6878      	ldr	r0, [r7, #4]
 800c740:	f7fc fa72 	bl	8008c28 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800c744:	4603      	mov	r3, r0
 800c746:	2b00      	cmp	r3, #0
 800c748:	d101      	bne.n	800c74e <LSM6DSL_X_Enable_6D_Orientation+0x2e>
  {
    return COMPONENT_ERROR;
 800c74a:	2301      	movs	r3, #1
 800c74c:	e01b      	b.n	800c786 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Set 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_60_degree ) == MEMS_ERROR )
 800c74e:	2140      	movs	r1, #64	; 0x40
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f7fd fb34 	bl	8009dbe <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800c756:	4603      	mov	r3, r0
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d101      	bne.n	800c760 <LSM6DSL_X_Enable_6D_Orientation+0x40>
  {
    return COMPONENT_ERROR;
 800c75c:	2301      	movs	r3, #1
 800c75e:	e012      	b.n	800c786 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800c760:	2180      	movs	r1, #128	; 0x80
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f7fd facd 	bl	8009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c768:	4603      	mov	r3, r0
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d101      	bne.n	800c772 <LSM6DSL_X_Enable_6D_Orientation+0x52>
  {
    return COMPONENT_ERROR;
 800c76e:	2301      	movs	r3, #1
 800c770:	e009      	b.n	800c786 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_ENABLED ) == MEMS_ERROR )
 800c772:	2104      	movs	r1, #4
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f7fd fd99 	bl	800a2ac <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800c77a:	4603      	mov	r3, r0
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d101      	bne.n	800c784 <LSM6DSL_X_Enable_6D_Orientation+0x64>
  {
    return COMPONENT_ERROR;
 800c780:	2301      	movs	r3, #1
 800c782:	e000      	b.n	800c786 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  return COMPONENT_OK;
 800c784:	2300      	movs	r3, #0
}
 800c786:	4618      	mov	r0, r3
 800c788:	3708      	adds	r7, #8
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd80      	pop	{r7, pc}
 800c78e:	bf00      	nop
 800c790:	43d00000 	.word	0x43d00000

0800c794 <LSM6DSL_X_Disable_6D_Orientation>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_6D_Orientation( DrvContextTypeDef *handle )
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b082      	sub	sp, #8
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_DISABLED ) == MEMS_ERROR )
 800c79c:	2100      	movs	r1, #0
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f7fd fd84 	bl	800a2ac <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d101      	bne.n	800c7ae <LSM6DSL_X_Disable_6D_Orientation+0x1a>
  {
    return COMPONENT_ERROR;
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	e012      	b.n	800c7d4 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800c7ae:	2100      	movs	r1, #0
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f7fd faa6 	bl	8009d02 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d101      	bne.n	800c7c0 <LSM6DSL_X_Disable_6D_Orientation+0x2c>
  {
    return COMPONENT_ERROR;
 800c7bc:	2301      	movs	r3, #1
 800c7be:	e009      	b.n	800c7d4 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Reset 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_80_degree ) == MEMS_ERROR )
 800c7c0:	2100      	movs	r1, #0
 800c7c2:	6878      	ldr	r0, [r7, #4]
 800c7c4:	f7fd fafb 	bl	8009dbe <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d101      	bne.n	800c7d2 <LSM6DSL_X_Disable_6D_Orientation+0x3e>
  {
    return COMPONENT_ERROR;
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	e000      	b.n	800c7d4 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  return COMPONENT_OK;
 800c7d2:	2300      	movs	r3, #0
}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	3708      	adds	r7, #8
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd80      	pop	{r7, pc}

0800c7dc <LSM6DSL_X_Get_6D_Orientation_Status>:
 * @param status the pointer to the status of the 6D orientation detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b084      	sub	sp, #16
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
 800c7e4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS( (void *)handle, &status_raw ) == MEMS_ERROR )
 800c7e6:	f107 030f 	add.w	r3, r7, #15
 800c7ea:	4619      	mov	r1, r3
 800c7ec:	6878      	ldr	r0, [r7, #4]
 800c7ee:	f7fd f886 	bl	80098fe <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d101      	bne.n	800c7fc <LSM6DSL_X_Get_6D_Orientation_Status+0x20>
  {
    return COMPONENT_ERROR;
 800c7f8:	2301      	movs	r3, #1
 800c7fa:	e00f      	b.n	800c81c <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  switch( status_raw )
 800c7fc:	7bfb      	ldrb	r3, [r7, #15]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d005      	beq.n	800c80e <LSM6DSL_X_Get_6D_Orientation_Status+0x32>
 800c802:	2b40      	cmp	r3, #64	; 0x40
 800c804:	d107      	bne.n	800c816 <LSM6DSL_X_Get_6D_Orientation_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_DETECTED:
      *status = 1;
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	2201      	movs	r2, #1
 800c80a:	701a      	strb	r2, [r3, #0]
      break;
 800c80c:	e005      	b.n	800c81a <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	2200      	movs	r2, #0
 800c812:	701a      	strb	r2, [r3, #0]
      break;
 800c814:	e001      	b.n	800c81a <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800c816:	2301      	movs	r3, #1
 800c818:	e000      	b.n	800c81c <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  return COMPONENT_OK;
 800c81a:	2300      	movs	r3, #0
}
 800c81c:	4618      	mov	r0, r3
 800c81e:	3710      	adds	r7, #16
 800c820:	46bd      	mov	sp, r7
 800c822:	bd80      	pop	{r7, pc}

0800c824 <LSM6DSL_X_Get_6D_Orientation_XL>:
 * @param xl the pointer to the 6D orientation XL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XL( DrvContextTypeDef *handle, uint8_t *xl )
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b084      	sub	sp, #16
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
 800c82c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XL_t xl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XL( (void *)handle, &xl_raw ) == MEMS_ERROR )
 800c82e:	f107 030f 	add.w	r3, r7, #15
 800c832:	4619      	mov	r1, r3
 800c834:	6878      	ldr	r0, [r7, #4]
 800c836:	f7fc ffba 	bl	80097ae <LSM6DSL_ACC_GYRO_R_DSD_XL>
 800c83a:	4603      	mov	r3, r0
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d101      	bne.n	800c844 <LSM6DSL_X_Get_6D_Orientation_XL+0x20>
  {
    return COMPONENT_ERROR;
 800c840:	2301      	movs	r3, #1
 800c842:	e00f      	b.n	800c864 <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  switch( xl_raw )
 800c844:	7bfb      	ldrb	r3, [r7, #15]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d005      	beq.n	800c856 <LSM6DSL_X_Get_6D_Orientation_XL+0x32>
 800c84a:	2b01      	cmp	r3, #1
 800c84c:	d107      	bne.n	800c85e <LSM6DSL_X_Get_6D_Orientation_XL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XL_DETECTED:
      *xl = 1;
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	2201      	movs	r2, #1
 800c852:	701a      	strb	r2, [r3, #0]
      break;
 800c854:	e005      	b.n	800c862 <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XL_NOT_DETECTED:
      *xl = 0;
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	2200      	movs	r2, #0
 800c85a:	701a      	strb	r2, [r3, #0]
      break;
 800c85c:	e001      	b.n	800c862 <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    default:
      return COMPONENT_ERROR;
 800c85e:	2301      	movs	r3, #1
 800c860:	e000      	b.n	800c864 <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  return COMPONENT_OK;
 800c862:	2300      	movs	r3, #0
}
 800c864:	4618      	mov	r0, r3
 800c866:	3710      	adds	r7, #16
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}

0800c86c <LSM6DSL_X_Get_6D_Orientation_XH>:
 * @param xh the pointer to the 6D orientation XH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XH( DrvContextTypeDef *handle, uint8_t *xh )
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b084      	sub	sp, #16
 800c870:	af00      	add	r7, sp, #0
 800c872:	6078      	str	r0, [r7, #4]
 800c874:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XH_t xh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XH( (void *)handle, &xh_raw ) == MEMS_ERROR )
 800c876:	f107 030f 	add.w	r3, r7, #15
 800c87a:	4619      	mov	r1, r3
 800c87c:	6878      	ldr	r0, [r7, #4]
 800c87e:	f7fc ffb2 	bl	80097e6 <LSM6DSL_ACC_GYRO_R_DSD_XH>
 800c882:	4603      	mov	r3, r0
 800c884:	2b00      	cmp	r3, #0
 800c886:	d101      	bne.n	800c88c <LSM6DSL_X_Get_6D_Orientation_XH+0x20>
  {
    return COMPONENT_ERROR;
 800c888:	2301      	movs	r3, #1
 800c88a:	e00f      	b.n	800c8ac <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  switch( xh_raw )
 800c88c:	7bfb      	ldrb	r3, [r7, #15]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d005      	beq.n	800c89e <LSM6DSL_X_Get_6D_Orientation_XH+0x32>
 800c892:	2b02      	cmp	r3, #2
 800c894:	d107      	bne.n	800c8a6 <LSM6DSL_X_Get_6D_Orientation_XH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XH_DETECTED:
      *xh = 1;
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	2201      	movs	r2, #1
 800c89a:	701a      	strb	r2, [r3, #0]
      break;
 800c89c:	e005      	b.n	800c8aa <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XH_NOT_DETECTED:
      *xh = 0;
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	701a      	strb	r2, [r3, #0]
      break;
 800c8a4:	e001      	b.n	800c8aa <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    default:
      return COMPONENT_ERROR;
 800c8a6:	2301      	movs	r3, #1
 800c8a8:	e000      	b.n	800c8ac <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  return COMPONENT_OK;
 800c8aa:	2300      	movs	r3, #0
}
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	3710      	adds	r7, #16
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}

0800c8b4 <LSM6DSL_X_Get_6D_Orientation_YL>:
 * @param yl the pointer to the 6D orientation YL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YL( DrvContextTypeDef *handle, uint8_t *yl )
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b084      	sub	sp, #16
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
 800c8bc:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YL_t yl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YL( (void *)handle, &yl_raw ) == MEMS_ERROR )
 800c8be:	f107 030f 	add.w	r3, r7, #15
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	6878      	ldr	r0, [r7, #4]
 800c8c6:	f7fc ffaa 	bl	800981e <LSM6DSL_ACC_GYRO_R_DSD_YL>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d101      	bne.n	800c8d4 <LSM6DSL_X_Get_6D_Orientation_YL+0x20>
  {
    return COMPONENT_ERROR;
 800c8d0:	2301      	movs	r3, #1
 800c8d2:	e00f      	b.n	800c8f4 <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  switch( yl_raw )
 800c8d4:	7bfb      	ldrb	r3, [r7, #15]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d005      	beq.n	800c8e6 <LSM6DSL_X_Get_6D_Orientation_YL+0x32>
 800c8da:	2b04      	cmp	r3, #4
 800c8dc:	d107      	bne.n	800c8ee <LSM6DSL_X_Get_6D_Orientation_YL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YL_DETECTED:
      *yl = 1;
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	2201      	movs	r2, #1
 800c8e2:	701a      	strb	r2, [r3, #0]
      break;
 800c8e4:	e005      	b.n	800c8f2 <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YL_NOT_DETECTED:
      *yl = 0;
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	701a      	strb	r2, [r3, #0]
      break;
 800c8ec:	e001      	b.n	800c8f2 <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    default:
      return COMPONENT_ERROR;
 800c8ee:	2301      	movs	r3, #1
 800c8f0:	e000      	b.n	800c8f4 <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  return COMPONENT_OK;
 800c8f2:	2300      	movs	r3, #0
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3710      	adds	r7, #16
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	bd80      	pop	{r7, pc}

0800c8fc <LSM6DSL_X_Get_6D_Orientation_YH>:
 * @param yh the pointer to the 6D orientation YH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YH( DrvContextTypeDef *handle, uint8_t *yh )
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b084      	sub	sp, #16
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
 800c904:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YH_t yh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YH( (void *)handle, &yh_raw ) == MEMS_ERROR )
 800c906:	f107 030f 	add.w	r3, r7, #15
 800c90a:	4619      	mov	r1, r3
 800c90c:	6878      	ldr	r0, [r7, #4]
 800c90e:	f7fc ffa2 	bl	8009856 <LSM6DSL_ACC_GYRO_R_DSD_YH>
 800c912:	4603      	mov	r3, r0
 800c914:	2b00      	cmp	r3, #0
 800c916:	d101      	bne.n	800c91c <LSM6DSL_X_Get_6D_Orientation_YH+0x20>
  {
    return COMPONENT_ERROR;
 800c918:	2301      	movs	r3, #1
 800c91a:	e00f      	b.n	800c93c <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  switch( yh_raw )
 800c91c:	7bfb      	ldrb	r3, [r7, #15]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d005      	beq.n	800c92e <LSM6DSL_X_Get_6D_Orientation_YH+0x32>
 800c922:	2b08      	cmp	r3, #8
 800c924:	d107      	bne.n	800c936 <LSM6DSL_X_Get_6D_Orientation_YH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YH_DETECTED:
      *yh = 1;
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	2201      	movs	r2, #1
 800c92a:	701a      	strb	r2, [r3, #0]
      break;
 800c92c:	e005      	b.n	800c93a <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YH_NOT_DETECTED:
      *yh = 0;
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	2200      	movs	r2, #0
 800c932:	701a      	strb	r2, [r3, #0]
      break;
 800c934:	e001      	b.n	800c93a <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    default:
      return COMPONENT_ERROR;
 800c936:	2301      	movs	r3, #1
 800c938:	e000      	b.n	800c93c <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  return COMPONENT_OK;
 800c93a:	2300      	movs	r3, #0
}
 800c93c:	4618      	mov	r0, r3
 800c93e:	3710      	adds	r7, #16
 800c940:	46bd      	mov	sp, r7
 800c942:	bd80      	pop	{r7, pc}

0800c944 <LSM6DSL_X_Get_6D_Orientation_ZL>:
 * @param zl the pointer to the 6D orientation ZL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZL( DrvContextTypeDef *handle, uint8_t *zl )
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZL_t zl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZL( (void *)handle, &zl_raw ) == MEMS_ERROR )
 800c94e:	f107 030f 	add.w	r3, r7, #15
 800c952:	4619      	mov	r1, r3
 800c954:	6878      	ldr	r0, [r7, #4]
 800c956:	f7fc ff9a 	bl	800988e <LSM6DSL_ACC_GYRO_R_DSD_ZL>
 800c95a:	4603      	mov	r3, r0
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d101      	bne.n	800c964 <LSM6DSL_X_Get_6D_Orientation_ZL+0x20>
  {
    return COMPONENT_ERROR;
 800c960:	2301      	movs	r3, #1
 800c962:	e00f      	b.n	800c984 <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  switch( zl_raw )
 800c964:	7bfb      	ldrb	r3, [r7, #15]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d005      	beq.n	800c976 <LSM6DSL_X_Get_6D_Orientation_ZL+0x32>
 800c96a:	2b10      	cmp	r3, #16
 800c96c:	d107      	bne.n	800c97e <LSM6DSL_X_Get_6D_Orientation_ZL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZL_DETECTED:
      *zl = 1;
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	2201      	movs	r2, #1
 800c972:	701a      	strb	r2, [r3, #0]
      break;
 800c974:	e005      	b.n	800c982 <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZL_NOT_DETECTED:
      *zl = 0;
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	2200      	movs	r2, #0
 800c97a:	701a      	strb	r2, [r3, #0]
      break;
 800c97c:	e001      	b.n	800c982 <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    default:
      return COMPONENT_ERROR;
 800c97e:	2301      	movs	r3, #1
 800c980:	e000      	b.n	800c984 <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  return COMPONENT_OK;
 800c982:	2300      	movs	r3, #0
}
 800c984:	4618      	mov	r0, r3
 800c986:	3710      	adds	r7, #16
 800c988:	46bd      	mov	sp, r7
 800c98a:	bd80      	pop	{r7, pc}

0800c98c <LSM6DSL_X_Get_6D_Orientation_ZH>:
 * @param zh the pointer to the 6D orientation ZH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZH( DrvContextTypeDef *handle, uint8_t *zh )
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b084      	sub	sp, #16
 800c990:	af00      	add	r7, sp, #0
 800c992:	6078      	str	r0, [r7, #4]
 800c994:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZH_t zh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZH( (void *)handle, &zh_raw ) == MEMS_ERROR )
 800c996:	f107 030f 	add.w	r3, r7, #15
 800c99a:	4619      	mov	r1, r3
 800c99c:	6878      	ldr	r0, [r7, #4]
 800c99e:	f7fc ff92 	bl	80098c6 <LSM6DSL_ACC_GYRO_R_DSD_ZH>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d101      	bne.n	800c9ac <LSM6DSL_X_Get_6D_Orientation_ZH+0x20>
  {
    return COMPONENT_ERROR;
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	e00f      	b.n	800c9cc <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  switch( zh_raw )
 800c9ac:	7bfb      	ldrb	r3, [r7, #15]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d005      	beq.n	800c9be <LSM6DSL_X_Get_6D_Orientation_ZH+0x32>
 800c9b2:	2b20      	cmp	r3, #32
 800c9b4:	d107      	bne.n	800c9c6 <LSM6DSL_X_Get_6D_Orientation_ZH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZH_DETECTED:
      *zh = 1;
 800c9b6:	683b      	ldr	r3, [r7, #0]
 800c9b8:	2201      	movs	r2, #1
 800c9ba:	701a      	strb	r2, [r3, #0]
      break;
 800c9bc:	e005      	b.n	800c9ca <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZH_NOT_DETECTED:
      *zh = 0;
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	701a      	strb	r2, [r3, #0]
      break;
 800c9c4:	e001      	b.n	800c9ca <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    default:
      return COMPONENT_ERROR;
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	e000      	b.n	800c9cc <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  return COMPONENT_OK;
 800c9ca:	2300      	movs	r3, #0
}
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	3710      	adds	r7, #16
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	bd80      	pop	{r7, pc}

0800c9d4 <LSM6DSL_FIFO_Set_ODR_Value>:
 * @param odr Output data rate
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b084      	sub	sp, #16
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
 800c9dc:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_FIFO_t new_odr;

  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
            : ( odr <=   25.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_25Hz
 800c9e0:	edd7 7a00 	vldr	s15, [r7]
 800c9e4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800c9e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c9ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9f0:	d801      	bhi.n	800c9f6 <LSM6DSL_FIFO_Set_ODR_Value+0x22>
 800c9f2:	2308      	movs	r3, #8
 800c9f4:	e058      	b.n	800caa8 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800c9f6:	edd7 7a00 	vldr	s15, [r7]
 800c9fa:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800c9fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca06:	d801      	bhi.n	800ca0c <LSM6DSL_FIFO_Set_ODR_Value+0x38>
 800ca08:	2310      	movs	r3, #16
 800ca0a:	e04d      	b.n	800caa8 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ca0c:	edd7 7a00 	vldr	s15, [r7]
 800ca10:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800cac8 <LSM6DSL_FIFO_Set_ODR_Value+0xf4>
 800ca14:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca1c:	d801      	bhi.n	800ca22 <LSM6DSL_FIFO_Set_ODR_Value+0x4e>
 800ca1e:	2318      	movs	r3, #24
 800ca20:	e042      	b.n	800caa8 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ca22:	edd7 7a00 	vldr	s15, [r7]
 800ca26:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800cacc <LSM6DSL_FIFO_Set_ODR_Value+0xf8>
 800ca2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca32:	d801      	bhi.n	800ca38 <LSM6DSL_FIFO_Set_ODR_Value+0x64>
 800ca34:	2320      	movs	r3, #32
 800ca36:	e037      	b.n	800caa8 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ca38:	edd7 7a00 	vldr	s15, [r7]
 800ca3c:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800cad0 <LSM6DSL_FIFO_Set_ODR_Value+0xfc>
 800ca40:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca48:	d801      	bhi.n	800ca4e <LSM6DSL_FIFO_Set_ODR_Value+0x7a>
 800ca4a:	2328      	movs	r3, #40	; 0x28
 800ca4c:	e02c      	b.n	800caa8 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ca4e:	edd7 7a00 	vldr	s15, [r7]
 800ca52:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800cad4 <LSM6DSL_FIFO_Set_ODR_Value+0x100>
 800ca56:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca5e:	d801      	bhi.n	800ca64 <LSM6DSL_FIFO_Set_ODR_Value+0x90>
 800ca60:	2330      	movs	r3, #48	; 0x30
 800ca62:	e021      	b.n	800caa8 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ca64:	edd7 7a00 	vldr	s15, [r7]
 800ca68:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800cad8 <LSM6DSL_FIFO_Set_ODR_Value+0x104>
 800ca6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca74:	d801      	bhi.n	800ca7a <LSM6DSL_FIFO_Set_ODR_Value+0xa6>
 800ca76:	2338      	movs	r3, #56	; 0x38
 800ca78:	e016      	b.n	800caa8 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ca7a:	edd7 7a00 	vldr	s15, [r7]
 800ca7e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800cadc <LSM6DSL_FIFO_Set_ODR_Value+0x108>
 800ca82:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca8a:	d801      	bhi.n	800ca90 <LSM6DSL_FIFO_Set_ODR_Value+0xbc>
 800ca8c:	2340      	movs	r3, #64	; 0x40
 800ca8e:	e00b      	b.n	800caa8 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ca90:	edd7 7a00 	vldr	s15, [r7]
 800ca94:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800cae0 <LSM6DSL_FIFO_Set_ODR_Value+0x10c>
 800ca98:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caa0:	d801      	bhi.n	800caa6 <LSM6DSL_FIFO_Set_ODR_Value+0xd2>
 800caa2:	2348      	movs	r3, #72	; 0x48
 800caa4:	e000      	b.n	800caa8 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800caa6:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
 800caa8:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  800.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_800Hz
            : ( odr <= 1600.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_1600Hz
            : ( odr <= 3300.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_3300Hz
            :                      LSM6DSL_ACC_GYRO_ODR_FIFO_6600Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_FIFO( handle, new_odr ) == MEMS_ERROR )
 800caaa:	7bfb      	ldrb	r3, [r7, #15]
 800caac:	4619      	mov	r1, r3
 800caae:	6878      	ldr	r0, [r7, #4]
 800cab0:	f7fc fb97 	bl	80091e2 <LSM6DSL_ACC_GYRO_W_ODR_FIFO>
 800cab4:	4603      	mov	r3, r0
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d101      	bne.n	800cabe <LSM6DSL_FIFO_Set_ODR_Value+0xea>
  {
    return COMPONENT_ERROR;
 800caba:	2301      	movs	r3, #1
 800cabc:	e000      	b.n	800cac0 <LSM6DSL_FIFO_Set_ODR_Value+0xec>
  }

  return COMPONENT_OK;
 800cabe:	2300      	movs	r3, #0
}
 800cac0:	4618      	mov	r0, r3
 800cac2:	3710      	adds	r7, #16
 800cac4:	46bd      	mov	sp, r7
 800cac6:	bd80      	pop	{r7, pc}
 800cac8:	42480000 	.word	0x42480000
 800cacc:	42c80000 	.word	0x42c80000
 800cad0:	43480000 	.word	0x43480000
 800cad4:	43c80000 	.word	0x43c80000
 800cad8:	44480000 	.word	0x44480000
 800cadc:	44c80000 	.word	0x44c80000
 800cae0:	454e4000 	.word	0x454e4000

0800cae4 <LSM6DSL_FIFO_Get_Full_Status>:
 *        1 ... detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Full_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b084      	sub	sp, #16
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
 800caec:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_FULL_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOFull( handle, &status_raw ) == MEMS_ERROR )
 800caee:	f107 030f 	add.w	r3, r7, #15
 800caf2:	4619      	mov	r1, r3
 800caf4:	6878      	ldr	r0, [r7, #4]
 800caf6:	f7fc ffa9 	bl	8009a4c <LSM6DSL_ACC_GYRO_R_FIFOFull>
 800cafa:	4603      	mov	r3, r0
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d101      	bne.n	800cb04 <LSM6DSL_FIFO_Get_Full_Status+0x20>
  {
    return COMPONENT_ERROR;
 800cb00:	2301      	movs	r3, #1
 800cb02:	e010      	b.n	800cb26 <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  switch( status_raw )
 800cb04:	7bfb      	ldrb	r3, [r7, #15]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d002      	beq.n	800cb10 <LSM6DSL_FIFO_Get_Full_Status+0x2c>
 800cb0a:	2b20      	cmp	r3, #32
 800cb0c:	d004      	beq.n	800cb18 <LSM6DSL_FIFO_Get_Full_Status+0x34>
 800cb0e:	e007      	b.n	800cb20 <LSM6DSL_FIFO_Get_Full_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_NOT_FULL:
      *status = 0;
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	2200      	movs	r2, #0
 800cb14:	701a      	strb	r2, [r3, #0]
      break;
 800cb16:	e005      	b.n	800cb24 <LSM6DSL_FIFO_Get_Full_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_FULL:
      *status = 1;
 800cb18:	683b      	ldr	r3, [r7, #0]
 800cb1a:	2201      	movs	r2, #1
 800cb1c:	701a      	strb	r2, [r3, #0]
      break;
 800cb1e:	e001      	b.n	800cb24 <LSM6DSL_FIFO_Get_Full_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800cb20:	2301      	movs	r3, #1
 800cb22:	e000      	b.n	800cb26 <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  return COMPONENT_OK;
 800cb24:	2300      	movs	r3, #0
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3710      	adds	r7, #16
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}

0800cb2e <LSM6DSL_FIFO_Get_Empty_Status>:
 *        1 ... FIFO is empty
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Empty_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800cb2e:	b580      	push	{r7, lr}
 800cb30:	b084      	sub	sp, #16
 800cb32:	af00      	add	r7, sp, #0
 800cb34:	6078      	str	r0, [r7, #4]
 800cb36:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_EMPTY_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOEmpty( handle, &status_raw ) == MEMS_ERROR )
 800cb38:	f107 030f 	add.w	r3, r7, #15
 800cb3c:	4619      	mov	r1, r3
 800cb3e:	6878      	ldr	r0, [r7, #4]
 800cb40:	f7fc ff68 	bl	8009a14 <LSM6DSL_ACC_GYRO_R_FIFOEmpty>
 800cb44:	4603      	mov	r3, r0
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d101      	bne.n	800cb4e <LSM6DSL_FIFO_Get_Empty_Status+0x20>
  {
    return COMPONENT_ERROR;
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	e010      	b.n	800cb70 <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  switch( status_raw )
 800cb4e:	7bfb      	ldrb	r3, [r7, #15]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d002      	beq.n	800cb5a <LSM6DSL_FIFO_Get_Empty_Status+0x2c>
 800cb54:	2b10      	cmp	r3, #16
 800cb56:	d004      	beq.n	800cb62 <LSM6DSL_FIFO_Get_Empty_Status+0x34>
 800cb58:	e007      	b.n	800cb6a <LSM6DSL_FIFO_Get_Empty_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_NOT_EMPTY:
      *status = 0;
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	701a      	strb	r2, [r3, #0]
      break;
 800cb60:	e005      	b.n	800cb6e <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_EMPTY:
      *status = 1;
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	2201      	movs	r2, #1
 800cb66:	701a      	strb	r2, [r3, #0]
      break;
 800cb68:	e001      	b.n	800cb6e <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800cb6a:	2301      	movs	r3, #1
 800cb6c:	e000      	b.n	800cb70 <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  return COMPONENT_OK;
 800cb6e:	2300      	movs	r3, #0
}
 800cb70:	4618      	mov	r0, r3
 800cb72:	3710      	adds	r7, #16
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}

0800cb78 <LSM6DSL_FIFO_Get_Overrun_Status>:
 *        1 ... at least 1 sample overrun
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Overrun_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b084      	sub	sp, #16
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]
 800cb80:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_OVERRUN_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_OVERRUN( handle, &status_raw ) == MEMS_ERROR )
 800cb82:	f107 030f 	add.w	r3, r7, #15
 800cb86:	4619      	mov	r1, r3
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f7fc ff7b 	bl	8009a84 <LSM6DSL_ACC_GYRO_R_OVERRUN>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d101      	bne.n	800cb98 <LSM6DSL_FIFO_Get_Overrun_Status+0x20>
  {
    return COMPONENT_ERROR;
 800cb94:	2301      	movs	r3, #1
 800cb96:	e010      	b.n	800cbba <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  switch( status_raw )
 800cb98:	7bfb      	ldrb	r3, [r7, #15]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d002      	beq.n	800cba4 <LSM6DSL_FIFO_Get_Overrun_Status+0x2c>
 800cb9e:	2b40      	cmp	r3, #64	; 0x40
 800cba0:	d004      	beq.n	800cbac <LSM6DSL_FIFO_Get_Overrun_Status+0x34>
 800cba2:	e007      	b.n	800cbb4 <LSM6DSL_FIFO_Get_Overrun_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_OVERRUN_NO_OVERRUN:
      *status = 0;
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	2200      	movs	r2, #0
 800cba8:	701a      	strb	r2, [r3, #0]
      break;
 800cbaa:	e005      	b.n	800cbb8 <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    case LSM6DSL_ACC_GYRO_OVERRUN_OVERRUN:
      *status = 1;
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	2201      	movs	r2, #1
 800cbb0:	701a      	strb	r2, [r3, #0]
      break;
 800cbb2:	e001      	b.n	800cbb8 <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	e000      	b.n	800cbba <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  return COMPONENT_OK;
 800cbb8:	2300      	movs	r3, #0
}
 800cbba:	4618      	mov	r0, r3
 800cbbc:	3710      	adds	r7, #16
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	bd80      	pop	{r7, pc}

0800cbc2 <LSM6DSL_FIFO_Get_Pattern>:
 * @param *pattern Pointer where the pattern is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Pattern( DrvContextTypeDef *handle, uint16_t *pattern)
{
 800cbc2:	b580      	push	{r7, lr}
 800cbc4:	b082      	sub	sp, #8
 800cbc6:	af00      	add	r7, sp, #0
 800cbc8:	6078      	str	r0, [r7, #4]
 800cbca:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFOPattern( handle, pattern ) == MEMS_ERROR )
 800cbcc:	6839      	ldr	r1, [r7, #0]
 800cbce:	6878      	ldr	r0, [r7, #4]
 800cbd0:	f7fc ff74 	bl	8009abc <LSM6DSL_ACC_GYRO_R_FIFOPattern>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d101      	bne.n	800cbde <LSM6DSL_FIFO_Get_Pattern+0x1c>
  {
    return COMPONENT_ERROR;
 800cbda:	2301      	movs	r3, #1
 800cbdc:	e000      	b.n	800cbe0 <LSM6DSL_FIFO_Get_Pattern+0x1e>
  }

  return COMPONENT_OK;
 800cbde:	2300      	movs	r3, #0
}
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	3708      	adds	r7, #8
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	bd80      	pop	{r7, pc}

0800cbe8 <LSM6DSL_FIFO_Get_Data>:
 * @param *aData Pointer to the array where the data are stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Data( DrvContextTypeDef *handle, uint8_t *aData )
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b082      	sub	sp, #8
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
 800cbf0:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetFIFOData( handle, aData ) == MEMS_ERROR )
 800cbf2:	6839      	ldr	r1, [r7, #0]
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f7fd fc3a 	bl	800a46e <LSM6DSL_ACC_GYRO_Get_GetFIFOData>
 800cbfa:	4603      	mov	r3, r0
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d101      	bne.n	800cc04 <LSM6DSL_FIFO_Get_Data+0x1c>
  {
    return COMPONENT_ERROR;
 800cc00:	2301      	movs	r3, #1
 800cc02:	e000      	b.n	800cc06 <LSM6DSL_FIFO_Get_Data+0x1e>
  }

  return COMPONENT_OK;
 800cc04:	2300      	movs	r3, #0
}
 800cc06:	4618      	mov	r0, r3
 800cc08:	3708      	adds	r7, #8
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bd80      	pop	{r7, pc}

0800cc0e <LSM6DSL_FIFO_Get_Num_Of_Samples>:
 * @param *nSamples Number of unread FIFO samples
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Num_Of_Samples( DrvContextTypeDef *handle, uint16_t *nSamples )
{
 800cc0e:	b580      	push	{r7, lr}
 800cc10:	b082      	sub	sp, #8
 800cc12:	af00      	add	r7, sp, #0
 800cc14:	6078      	str	r0, [r7, #4]
 800cc16:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFONumOfEntries( handle, nSamples ) == MEMS_ERROR )
 800cc18:	6839      	ldr	r1, [r7, #0]
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	f7fc fec3 	bl	80099a6 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>
 800cc20:	4603      	mov	r3, r0
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d101      	bne.n	800cc2a <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1c>
  {
    return COMPONENT_ERROR;
 800cc26:	2301      	movs	r3, #1
 800cc28:	e000      	b.n	800cc2c <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1e>
  }

  return COMPONENT_OK;
 800cc2a:	2300      	movs	r3, #0
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	3708      	adds	r7, #8
 800cc30:	46bd      	mov	sp, r7
 800cc32:	bd80      	pop	{r7, pc}

0800cc34 <LSM6DSL_FIFO_X_Set_Decimation>:
 * @param decimation FIFO decimation for accelerometer
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_X_Set_Decimation( DrvContextTypeDef *handle, uint8_t decimation )
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b082      	sub	sp, #8
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
 800cc3c:	460b      	mov	r3, r1
 800cc3e:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation )
 800cc40:	78fb      	ldrb	r3, [r7, #3]
 800cc42:	2b07      	cmp	r3, #7
 800cc44:	d901      	bls.n	800cc4a <LSM6DSL_FIFO_X_Set_Decimation+0x16>
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_8:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_16:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_32:
      break;
    default:
      return COMPONENT_ERROR;
 800cc46:	2301      	movs	r3, #1
 800cc48:	e00b      	b.n	800cc62 <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
      break;
 800cc4a:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL( handle, ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation ) == MEMS_ERROR )
 800cc4c:	78fb      	ldrb	r3, [r7, #3]
 800cc4e:	4619      	mov	r1, r3
 800cc50:	6878      	ldr	r0, [r7, #4]
 800cc52:	f7fc fa3f 	bl	80090d4 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>
 800cc56:	4603      	mov	r3, r0
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d101      	bne.n	800cc60 <LSM6DSL_FIFO_X_Set_Decimation+0x2c>
  {
    return COMPONENT_ERROR;
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	e000      	b.n	800cc62 <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
  }

  return COMPONENT_OK;
 800cc60:	2300      	movs	r3, #0
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3708      	adds	r7, #8
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd80      	pop	{r7, pc}

0800cc6a <LSM6DSL_FIFO_X_Get_Axis>:
 * @param acceleration the pointer to the acceleration value
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_FIFO_X_Get_Axis( DrvContextTypeDef *handle, int32_t *acceleration )
{
 800cc6a:	b580      	push	{r7, lr}
 800cc6c:	b084      	sub	sp, #16
 800cc6e:	af00      	add	r7, sp, #0
 800cc70:	6078      	str	r0, [r7, #4]
 800cc72:	6039      	str	r1, [r7, #0]

  uint8_t aData[2];
  int16_t rawData = 0;
 800cc74:	2300      	movs	r3, #0
 800cc76:	81fb      	strh	r3, [r7, #14]
  float sensitivity = 0;
 800cc78:	f04f 0300 	mov.w	r3, #0
 800cc7c:	60bb      	str	r3, [r7, #8]

  /* Read single axis raw data from LSM6DSL FIFO output registers. */
  if ( LSM6DSL_FIFO_Get_Data( handle, aData ) == COMPONENT_ERROR )
 800cc7e:	f107 030c 	add.w	r3, r7, #12
 800cc82:	4619      	mov	r1, r3
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	f7ff ffaf 	bl	800cbe8 <LSM6DSL_FIFO_Get_Data>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	2b01      	cmp	r3, #1
 800cc8e:	d101      	bne.n	800cc94 <LSM6DSL_FIFO_X_Get_Axis+0x2a>
  {
    return COMPONENT_ERROR;
 800cc90:	2301      	movs	r3, #1
 800cc92:	e022      	b.n	800ccda <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  rawData = ( aData[1] << 8 ) | aData[0];
 800cc94:	7b7b      	ldrb	r3, [r7, #13]
 800cc96:	021b      	lsls	r3, r3, #8
 800cc98:	b21a      	sxth	r2, r3
 800cc9a:	7b3b      	ldrb	r3, [r7, #12]
 800cc9c:	b21b      	sxth	r3, r3
 800cc9e:	4313      	orrs	r3, r2
 800cca0:	81fb      	strh	r3, [r7, #14]

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800cca2:	f107 0308 	add.w	r3, r7, #8
 800cca6:	4619      	mov	r1, r3
 800cca8:	6878      	ldr	r0, [r7, #4]
 800ccaa:	f7fd fe0d 	bl	800a8c8 <LSM6DSL_X_Get_Sensitivity>
 800ccae:	4603      	mov	r3, r0
 800ccb0:	2b01      	cmp	r3, #1
 800ccb2:	d101      	bne.n	800ccb8 <LSM6DSL_FIFO_X_Get_Axis+0x4e>
  {
    return COMPONENT_ERROR;
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	e010      	b.n	800ccda <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  /* Calculate the acceleration. */
  *acceleration = ( int32_t )( rawData * sensitivity );
 800ccb8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ccbc:	ee07 3a90 	vmov	s15, r3
 800ccc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ccc4:	edd7 7a02 	vldr	s15, [r7, #8]
 800ccc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cccc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ccd0:	ee17 2a90 	vmov	r2, s15
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800ccd8:	2300      	movs	r3, #0
}
 800ccda:	4618      	mov	r0, r3
 800ccdc:	3710      	adds	r7, #16
 800ccde:	46bd      	mov	sp, r7
 800cce0:	bd80      	pop	{r7, pc}

0800cce2 <LSM6DSL_FIFO_Set_Mode>:
 * @param mode FIFO mode
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Mode( DrvContextTypeDef *handle, uint8_t mode )
{
 800cce2:	b580      	push	{r7, lr}
 800cce4:	b082      	sub	sp, #8
 800cce6:	af00      	add	r7, sp, #0
 800cce8:	6078      	str	r0, [r7, #4]
 800ccea:	460b      	mov	r3, r1
 800ccec:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode )
 800ccee:	78fb      	ldrb	r3, [r7, #3]
 800ccf0:	2b06      	cmp	r3, #6
 800ccf2:	bf8c      	ite	hi
 800ccf4:	2201      	movhi	r2, #1
 800ccf6:	2200      	movls	r2, #0
 800ccf8:	b2d2      	uxtb	r2, r2
 800ccfa:	2a00      	cmp	r2, #0
 800ccfc:	d10b      	bne.n	800cd16 <LSM6DSL_FIFO_Set_Mode+0x34>
 800ccfe:	2201      	movs	r2, #1
 800cd00:	fa02 f303 	lsl.w	r3, r2, r3
 800cd04:	f003 035b 	and.w	r3, r3, #91	; 0x5b
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	bf14      	ite	ne
 800cd0c:	2301      	movne	r3, #1
 800cd0e:	2300      	moveq	r3, #0
 800cd10:	b2db      	uxtb	r3, r3
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d101      	bne.n	800cd1a <LSM6DSL_FIFO_Set_Mode+0x38>
    case LSM6DSL_ACC_GYRO_FIFO_MODE_DYN_STREAM_2: /* Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_BTS:          /* Bypass to Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_STF:          /* Continuous to FIFO mode. */
      break;
    default:
      return COMPONENT_ERROR;
 800cd16:	2301      	movs	r3, #1
 800cd18:	e00b      	b.n	800cd32 <LSM6DSL_FIFO_Set_Mode+0x50>
      break;
 800cd1a:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( handle, ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode ) == MEMS_ERROR )
 800cd1c:	78fb      	ldrb	r3, [r7, #3]
 800cd1e:	4619      	mov	r1, r3
 800cd20:	6878      	ldr	r0, [r7, #4]
 800cd22:	f7fc fa31 	bl	8009188 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800cd26:	4603      	mov	r3, r0
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d101      	bne.n	800cd30 <LSM6DSL_FIFO_Set_Mode+0x4e>
  {
    return COMPONENT_ERROR;
 800cd2c:	2301      	movs	r3, #1
 800cd2e:	e000      	b.n	800cd32 <LSM6DSL_FIFO_Set_Mode+0x50>
  }

  return COMPONENT_OK;
 800cd30:	2300      	movs	r3, #0
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	3708      	adds	r7, #8
 800cd36:	46bd      	mov	sp, r7
 800cd38:	bd80      	pop	{r7, pc}

0800cd3a <LSM6DSL_FIFO_Set_INT1_FIFO_Full>:
 * @param status FIFO_FULL interrupt on INT1 pin enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_INT1_FIFO_Full( DrvContextTypeDef *handle, uint8_t status )
{
 800cd3a:	b580      	push	{r7, lr}
 800cd3c:	b082      	sub	sp, #8
 800cd3e:	af00      	add	r7, sp, #0
 800cd40:	6078      	str	r0, [r7, #4]
 800cd42:	460b      	mov	r3, r1
 800cd44:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status )
 800cd46:	78fb      	ldrb	r3, [r7, #3]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d003      	beq.n	800cd54 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
 800cd4c:	2b20      	cmp	r3, #32
 800cd4e:	d001      	beq.n	800cd54 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
  {
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_DISABLED:
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800cd50:	2301      	movs	r3, #1
 800cd52:	e00b      	b.n	800cd6c <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
      break;
 800cd54:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1( handle, ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status ) == MEMS_ERROR )
 800cd56:	78fb      	ldrb	r3, [r7, #3]
 800cd58:	4619      	mov	r1, r3
 800cd5a:	6878      	ldr	r0, [r7, #4]
 800cd5c:	f7fc fa6e 	bl	800923c <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>
 800cd60:	4603      	mov	r3, r0
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d101      	bne.n	800cd6a <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x30>
  {
    return COMPONENT_ERROR;
 800cd66:	2301      	movs	r3, #1
 800cd68:	e000      	b.n	800cd6c <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
  }

  return COMPONENT_OK;
 800cd6a:	2300      	movs	r3, #0
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3708      	adds	r7, #8
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}

0800cd74 <LSM6DSL_FIFO_Set_Watermark_Level>:
 * @param watermark FIFO watermark level
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Watermark_Level( DrvContextTypeDef *handle, uint16_t watermark )
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b082      	sub	sp, #8
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
 800cd7c:	460b      	mov	r3, r1
 800cd7e:	807b      	strh	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_W_FIFO_Watermark( handle, watermark ) == MEMS_ERROR )
 800cd80:	887b      	ldrh	r3, [r7, #2]
 800cd82:	4619      	mov	r1, r3
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f7fc f94f 	bl	8009028 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d101      	bne.n	800cd94 <LSM6DSL_FIFO_Set_Watermark_Level+0x20>
  {
    return COMPONENT_ERROR;
 800cd90:	2301      	movs	r3, #1
 800cd92:	e000      	b.n	800cd96 <LSM6DSL_FIFO_Set_Watermark_Level+0x22>
  }

  return COMPONENT_OK;
 800cd94:	2300      	movs	r3, #0
}
 800cd96:	4618      	mov	r0, r3
 800cd98:	3708      	adds	r7, #8
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	bd80      	pop	{r7, pc}

0800cd9e <LSM6DSL_FIFO_Set_Stop_On_Fth>:
 * @param status FIFO stop on FTH interrupt enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Stop_On_Fth( DrvContextTypeDef *handle, uint8_t status )
{
 800cd9e:	b580      	push	{r7, lr}
 800cda0:	b082      	sub	sp, #8
 800cda2:	af00      	add	r7, sp, #0
 800cda4:	6078      	str	r0, [r7, #4]
 800cda6:	460b      	mov	r3, r1
 800cda8:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status )
 800cdaa:	78fb      	ldrb	r3, [r7, #3]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d003      	beq.n	800cdb8 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
 800cdb0:	2b80      	cmp	r3, #128	; 0x80
 800cdb2:	d001      	beq.n	800cdb8 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
  {
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_DISABLED:
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	e00b      	b.n	800cdd0 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
      break;
 800cdb8:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_STOP_ON_FTH( handle, ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status ) == MEMS_ERROR )
 800cdba:	78fb      	ldrb	r3, [r7, #3]
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	6878      	ldr	r0, [r7, #4]
 800cdc0:	f7fc f9b5 	bl	800912e <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d101      	bne.n	800cdce <LSM6DSL_FIFO_Set_Stop_On_Fth+0x30>
  {
    return COMPONENT_ERROR;
 800cdca:	2301      	movs	r3, #1
 800cdcc:	e000      	b.n	800cdd0 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
  }

  return COMPONENT_OK;
 800cdce:	2300      	movs	r3, #0
}
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	3708      	adds	r7, #8
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	bd80      	pop	{r7, pc}

0800cdd8 <LSM6DSL_X_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b082      	sub	sp, #8
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
 800cde0:	460b      	mov	r3, r1
 800cde2:	70fb      	strb	r3, [r7, #3]

  return LSM6DSL_Set_Interrupt_Latch( handle, status );
 800cde4:	78fb      	ldrb	r3, [r7, #3]
 800cde6:	4619      	mov	r1, r3
 800cde8:	6878      	ldr	r0, [r7, #4]
 800cdea:	f7fe fbc9 	bl	800b580 <LSM6DSL_Set_Interrupt_Latch>
 800cdee:	4603      	mov	r3, r0
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3708      	adds	r7, #8
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}

0800cdf8 <LSM6DSL_X_Set_SelfTest>:
 * @param status self-test enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_SelfTest( DrvContextTypeDef *handle, uint8_t status )
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b082      	sub	sp, #8
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
 800ce00:	460b      	mov	r3, r1
 800ce02:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_ST_XL_t )status )
 800ce04:	78fb      	ldrb	r3, [r7, #3]
 800ce06:	2b03      	cmp	r3, #3
 800ce08:	d901      	bls.n	800ce0e <LSM6DSL_X_Set_SelfTest+0x16>
    case LSM6DSL_ACC_GYRO_ST_XL_POS_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NEG_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NA:
      break;
    default:
      return COMPONENT_ERROR;
 800ce0a:	2301      	movs	r3, #1
 800ce0c:	e00b      	b.n	800ce26 <LSM6DSL_X_Set_SelfTest+0x2e>
      break;
 800ce0e:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_SelfTest_XL( handle, ( LSM6DSL_ACC_GYRO_ST_XL_t )status ) == MEMS_ERROR )
 800ce10:	78fb      	ldrb	r3, [r7, #3]
 800ce12:	4619      	mov	r1, r3
 800ce14:	6878      	ldr	r0, [r7, #4]
 800ce16:	f7fc fac5 	bl	80093a4 <LSM6DSL_ACC_GYRO_W_SelfTest_XL>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d101      	bne.n	800ce24 <LSM6DSL_X_Set_SelfTest+0x2c>
  {
    return COMPONENT_ERROR;
 800ce20:	2301      	movs	r3, #1
 800ce22:	e000      	b.n	800ce26 <LSM6DSL_X_Set_SelfTest+0x2e>
  }

  return COMPONENT_OK;
 800ce24:	2300      	movs	r3, #0
}
 800ce26:	4618      	mov	r0, r3
 800ce28:	3708      	adds	r7, #8
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}
	...

0800ce30 <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI line detection callback.
 * @param  uint16_t GPIO_Pin Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{  
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	4603      	mov	r3, r0
 800ce38:	80fb      	strh	r3, [r7, #6]
  switch(GPIO_Pin){
 800ce3a:	88fb      	ldrh	r3, [r7, #6]
 800ce3c:	2b10      	cmp	r3, #16
 800ce3e:	d105      	bne.n	800ce4c <HAL_GPIO_EXTI_Callback+0x1c>
    case BNRG_SPI_EXTI_PIN:
      HCI_Isr();
 800ce40:	f005 ffd0 	bl	8012de4 <HCI_Isr>
      HCI_ProcessEvent=1;
 800ce44:	4b03      	ldr	r3, [pc, #12]	; (800ce54 <HAL_GPIO_EXTI_Callback+0x24>)
 800ce46:	2201      	movs	r2, #1
 800ce48:	601a      	str	r2, [r3, #0]
    break;
 800ce4a:	bf00      	nop
  }
}
 800ce4c:	bf00      	nop
 800ce4e:	3708      	adds	r7, #8
 800ce50:	46bd      	mov	sp, r7
 800ce52:	bd80      	pop	{r7, pc}
 800ce54:	200004c0 	.word	0x200004c0

0800ce58 <Hal_Write_Serial>:
* @param  n_bytes2: number of bytes in 2nd buffer
* @retval None
*/
void Hal_Write_Serial(const void* data1, const void* data2, int32_t n_bytes1,
                      int32_t n_bytes2)
{
 800ce58:	b580      	push	{r7, lr}
 800ce5a:	b088      	sub	sp, #32
 800ce5c:	af02      	add	r7, sp, #8
 800ce5e:	60f8      	str	r0, [r7, #12]
 800ce60:	60b9      	str	r1, [r7, #8]
 800ce62:	607a      	str	r2, [r7, #4]
 800ce64:	603b      	str	r3, [r7, #0]
  struct timer t;
  
  Timer_Set(&t, CLOCK_SECOND/10);
 800ce66:	f107 0310 	add.w	r3, r7, #16
 800ce6a:	2164      	movs	r1, #100	; 0x64
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f006 fb4f 	bl	8013510 <Timer_Set>
  }
  PRINT_CSV("\n");
#endif
  
  while(1){
    if(BlueNRG_SPI_Write(&SpiHandle, (uint8_t *)data1,(uint8_t *)data2, n_bytes1, n_bytes2)==0) break;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	b2da      	uxtb	r2, r3
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	b2db      	uxtb	r3, r3
 800ce7a:	9300      	str	r3, [sp, #0]
 800ce7c:	4613      	mov	r3, r2
 800ce7e:	68ba      	ldr	r2, [r7, #8]
 800ce80:	68f9      	ldr	r1, [r7, #12]
 800ce82:	480b      	ldr	r0, [pc, #44]	; (800ceb0 <Hal_Write_Serial+0x58>)
 800ce84:	f000 f8e6 	bl	800d054 <BlueNRG_SPI_Write>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d008      	beq.n	800cea0 <Hal_Write_Serial+0x48>
    if(Timer_Expired(&t)){
 800ce8e:	f107 0310 	add.w	r3, r7, #16
 800ce92:	4618      	mov	r0, r3
 800ce94:	f006 fb4d 	bl	8013532 <Timer_Expired>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d102      	bne.n	800cea4 <Hal_Write_Serial+0x4c>
    if(BlueNRG_SPI_Write(&SpiHandle, (uint8_t *)data1,(uint8_t *)data2, n_bytes1, n_bytes2)==0) break;
 800ce9e:	e7e8      	b.n	800ce72 <Hal_Write_Serial+0x1a>
 800cea0:	bf00      	nop
 800cea2:	e000      	b.n	800cea6 <Hal_Write_Serial+0x4e>
      break;
 800cea4:	bf00      	nop
    }
  }
}
 800cea6:	bf00      	nop
 800cea8:	3718      	adds	r7, #24
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	20001514 	.word	0x20001514

0800ceb4 <BNRG_SPI_Init>:
*         Expansion Board.
* @param  None
* @retval None
*/
void BNRG_SPI_Init(void)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	af00      	add	r7, sp, #0
  SpiHandle.Instance = BNRG_SPI_INSTANCE;
 800ceb8:	4b15      	ldr	r3, [pc, #84]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800ceba:	4a16      	ldr	r2, [pc, #88]	; (800cf14 <BNRG_SPI_Init+0x60>)
 800cebc:	601a      	str	r2, [r3, #0]
  SpiHandle.Init.Mode = BNRG_SPI_MODE;
 800cebe:	4b14      	ldr	r3, [pc, #80]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800cec0:	f44f 7282 	mov.w	r2, #260	; 0x104
 800cec4:	605a      	str	r2, [r3, #4]
  SpiHandle.Init.Direction = BNRG_SPI_DIRECTION;
 800cec6:	4b12      	ldr	r3, [pc, #72]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800cec8:	2200      	movs	r2, #0
 800ceca:	609a      	str	r2, [r3, #8]
  SpiHandle.Init.DataSize = BNRG_SPI_DATASIZE;
 800cecc:	4b10      	ldr	r3, [pc, #64]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800cece:	2200      	movs	r2, #0
 800ced0:	60da      	str	r2, [r3, #12]
  SpiHandle.Init.CLKPolarity = BNRG_SPI_CLKPOLARITY;
 800ced2:	4b0f      	ldr	r3, [pc, #60]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800ced4:	2200      	movs	r2, #0
 800ced6:	611a      	str	r2, [r3, #16]
  SpiHandle.Init.CLKPhase = BNRG_SPI_CLKPHASE;
 800ced8:	4b0d      	ldr	r3, [pc, #52]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800ceda:	2200      	movs	r2, #0
 800cedc:	615a      	str	r2, [r3, #20]
  SpiHandle.Init.NSS = BNRG_SPI_NSS;
 800cede:	4b0c      	ldr	r3, [pc, #48]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800cee0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cee4:	619a      	str	r2, [r3, #24]
  SpiHandle.Init.FirstBit = BNRG_SPI_FIRSTBIT;
 800cee6:	4b0a      	ldr	r3, [pc, #40]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800cee8:	2200      	movs	r2, #0
 800ceea:	621a      	str	r2, [r3, #32]
  SpiHandle.Init.TIMode = BNRG_SPI_TIMODE;
 800ceec:	4b08      	ldr	r3, [pc, #32]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800ceee:	2200      	movs	r2, #0
 800cef0:	625a      	str	r2, [r3, #36]	; 0x24
  SpiHandle.Init.CRCPolynomial = BNRG_SPI_CRCPOLYNOMIAL;
 800cef2:	4b07      	ldr	r3, [pc, #28]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800cef4:	2207      	movs	r2, #7
 800cef6:	62da      	str	r2, [r3, #44]	; 0x2c
  SpiHandle.Init.BaudRatePrescaler = BNRG_SPI_BAUDRATEPRESCALER;
 800cef8:	4b05      	ldr	r3, [pc, #20]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800cefa:	2218      	movs	r2, #24
 800cefc:	61da      	str	r2, [r3, #28]
  SpiHandle.Init.CRCCalculation = BNRG_SPI_CRCCALCULATION;
 800cefe:	4b04      	ldr	r3, [pc, #16]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800cf00:	2200      	movs	r2, #0
 800cf02:	629a      	str	r2, [r3, #40]	; 0x28
  
  HAL_SPI_Init(&SpiHandle);
 800cf04:	4802      	ldr	r0, [pc, #8]	; (800cf10 <BNRG_SPI_Init+0x5c>)
 800cf06:	f002 faef 	bl	800f4e8 <HAL_SPI_Init>
}
 800cf0a:	bf00      	nop
 800cf0c:	bd80      	pop	{r7, pc}
 800cf0e:	bf00      	nop
 800cf10:	20001514 	.word	0x20001514
 800cf14:	40013000 	.word	0x40013000

0800cf18 <BlueNRG_RST>:
* @brief  Resets the BlueNRG.
* @param  None
* @retval None
*/
void BlueNRG_RST(void)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_RESET);
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	2104      	movs	r1, #4
 800cf20:	4807      	ldr	r0, [pc, #28]	; (800cf40 <BlueNRG_RST+0x28>)
 800cf22:	f000 ff93 	bl	800de4c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800cf26:	2005      	movs	r0, #5
 800cf28:	f000 f9fc 	bl	800d324 <HAL_Delay>
  HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_SET);
 800cf2c:	2201      	movs	r2, #1
 800cf2e:	2104      	movs	r1, #4
 800cf30:	4803      	ldr	r0, [pc, #12]	; (800cf40 <BlueNRG_RST+0x28>)
 800cf32:	f000 ff8b 	bl	800de4c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800cf36:	2005      	movs	r0, #5
 800cf38:	f000 f9f4 	bl	800d324 <HAL_Delay>
}
 800cf3c:	bf00      	nop
 800cf3e:	bd80      	pop	{r7, pc}
 800cf40:	40020400 	.word	0x40020400

0800cf44 <BlueNRG_DataPresent>:
* @param  None
* @retval 1 if data are present, 0 otherwise
*/
// FIXME: find a better way to handle this return value (bool type? TRUE and FALSE)
uint8_t BlueNRG_DataPresent(void)
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	af00      	add	r7, sp, #0
  if (HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET)
 800cf48:	2110      	movs	r1, #16
 800cf4a:	4805      	ldr	r0, [pc, #20]	; (800cf60 <BlueNRG_DataPresent+0x1c>)
 800cf4c:	f000 ff66 	bl	800de1c <HAL_GPIO_ReadPin>
 800cf50:	4603      	mov	r3, r0
 800cf52:	2b01      	cmp	r3, #1
 800cf54:	d101      	bne.n	800cf5a <BlueNRG_DataPresent+0x16>
    return 1;
 800cf56:	2301      	movs	r3, #1
 800cf58:	e000      	b.n	800cf5c <BlueNRG_DataPresent+0x18>
  else  
    return 0;
 800cf5a:	2300      	movs	r3, #0
} /* end BlueNRG_DataPresent() */
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	bd80      	pop	{r7, pc}
 800cf60:	40020000 	.word	0x40020000

0800cf64 <BlueNRG_SPI_Read_All>:
* @param  buff_size: Buffer size
* @retval int32_t  : Number of read bytes
*/
int32_t BlueNRG_SPI_Read_All(SPI_HandleTypeDef *hspi, uint8_t *buffer,
                             uint8_t buff_size)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b08c      	sub	sp, #48	; 0x30
 800cf68:	af02      	add	r7, sp, #8
 800cf6a:	60f8      	str	r0, [r7, #12]
 800cf6c:	60b9      	str	r1, [r7, #8]
 800cf6e:	4613      	mov	r3, r2
 800cf70:	71fb      	strb	r3, [r7, #7]
  uint16_t byte_count;
  uint8_t len = 0;
 800cf72:	2300      	movs	r3, #0
 800cf74:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t char_ff = 0xff;
 800cf78:	23ff      	movs	r3, #255	; 0xff
 800cf7a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  volatile uint8_t read_char;
  
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 800cf7e:	4a33      	ldr	r2, [pc, #204]	; (800d04c <BlueNRG_SPI_Read_All+0xe8>)
 800cf80:	f107 031c 	add.w	r3, r7, #28
 800cf84:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cf88:	6018      	str	r0, [r3, #0]
 800cf8a:	3304      	adds	r3, #4
 800cf8c:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];
  
  /* CS reset */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800cf8e:	2200      	movs	r2, #0
 800cf90:	2101      	movs	r1, #1
 800cf92:	482f      	ldr	r0, [pc, #188]	; (800d050 <BlueNRG_SPI_Read_All+0xec>)
 800cf94:	f000 ff5a 	bl	800de4c <HAL_GPIO_WritePin>
  
  /* Read the header */  
  HAL_SPI_TransmitReceive(hspi, header_master, header_slave, HEADER_SIZE, TIMEOUT_DURATION);
 800cf98:	f107 0214 	add.w	r2, r7, #20
 800cf9c:	f107 011c 	add.w	r1, r7, #28
 800cfa0:	230f      	movs	r3, #15
 800cfa2:	9300      	str	r3, [sp, #0]
 800cfa4:	2305      	movs	r3, #5
 800cfa6:	68f8      	ldr	r0, [r7, #12]
 800cfa8:	f002 fb02 	bl	800f5b0 <HAL_SPI_TransmitReceive>
  
  if (header_slave[0] == 0x02) {
 800cfac:	7d3b      	ldrb	r3, [r7, #20]
 800cfae:	2b02      	cmp	r3, #2
 800cfb0:	d136      	bne.n	800d020 <BlueNRG_SPI_Read_All+0xbc>
    /* device is ready */
    byte_count = (header_slave[4]<<8)|header_slave[3];
 800cfb2:	7e3b      	ldrb	r3, [r7, #24]
 800cfb4:	021b      	lsls	r3, r3, #8
 800cfb6:	b21a      	sxth	r2, r3
 800cfb8:	7dfb      	ldrb	r3, [r7, #23]
 800cfba:	b21b      	sxth	r3, r3
 800cfbc:	4313      	orrs	r3, r2
 800cfbe:	b21b      	sxth	r3, r3
 800cfc0:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (byte_count > 0) {
 800cfc2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d02b      	beq.n	800d020 <BlueNRG_SPI_Read_All+0xbc>
      
      /* avoid to read more data that size of the buffer */
      if (byte_count > buff_size){
 800cfc8:	79fb      	ldrb	r3, [r7, #7]
 800cfca:	b29b      	uxth	r3, r3
 800cfcc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800cfce:	429a      	cmp	r2, r3
 800cfd0:	d901      	bls.n	800cfd6 <BlueNRG_SPI_Read_All+0x72>
        byte_count = buff_size;
 800cfd2:	79fb      	ldrb	r3, [r7, #7]
 800cfd4:	84fb      	strh	r3, [r7, #38]	; 0x26
      }
      
      for (len = 0; len < byte_count; len++){
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800cfdc:	e01a      	b.n	800d014 <BlueNRG_SPI_Read_All+0xb0>
  __ASM volatile ("cpsid i" : : : "memory");
 800cfde:	b672      	cpsid	i
}
 800cfe0:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, &char_ff, (uint8_t*)&read_char, 1, TIMEOUT_DURATION);
 800cfe2:	f107 0223 	add.w	r2, r7, #35	; 0x23
 800cfe6:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800cfea:	230f      	movs	r3, #15
 800cfec:	9300      	str	r3, [sp, #0]
 800cfee:	2301      	movs	r3, #1
 800cff0:	68f8      	ldr	r0, [r7, #12]
 800cff2:	f002 fadd 	bl	800f5b0 <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800cff6:	b662      	cpsie	i
}
 800cff8:	bf00      	nop
        __enable_irq();
        buffer[len] = read_char;
 800cffa:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800cffe:	68ba      	ldr	r2, [r7, #8]
 800d000:	4413      	add	r3, r2
 800d002:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800d006:	b2d2      	uxtb	r2, r2
 800d008:	701a      	strb	r2, [r3, #0]
      for (len = 0; len < byte_count; len++){
 800d00a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800d00e:	3301      	adds	r3, #1
 800d010:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800d014:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800d018:	b29b      	uxth	r3, r3
 800d01a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800d01c:	429a      	cmp	r2, r3
 800d01e:	d8de      	bhi.n	800cfde <BlueNRG_SPI_Read_All+0x7a>
      }
    }    
  }
  /* Release CS line */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800d020:	2201      	movs	r2, #1
 800d022:	2101      	movs	r1, #1
 800d024:	480a      	ldr	r0, [pc, #40]	; (800d050 <BlueNRG_SPI_Read_All+0xec>)
 800d026:	f000 ff11 	bl	800de4c <HAL_GPIO_WritePin>
  
  // Add a small delay to give time to the BlueNRG to set the IRQ pin low
  // to avoid a useless SPI read at the end of the transaction
  for(volatile int i = 0; i < 2; i++)__NOP();
 800d02a:	2300      	movs	r3, #0
 800d02c:	613b      	str	r3, [r7, #16]
 800d02e:	e004      	b.n	800d03a <BlueNRG_SPI_Read_All+0xd6>
  __ASM volatile ("nop");
 800d030:	bf00      	nop
}
 800d032:	bf00      	nop
 800d034:	693b      	ldr	r3, [r7, #16]
 800d036:	3301      	adds	r3, #1
 800d038:	613b      	str	r3, [r7, #16]
 800d03a:	693b      	ldr	r3, [r7, #16]
 800d03c:	2b01      	cmp	r3, #1
 800d03e:	ddf7      	ble.n	800d030 <BlueNRG_SPI_Read_All+0xcc>
    }
    PRINT_CSV("\n");
  }
#endif
  
  return len;   
 800d040:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
}
 800d044:	4618      	mov	r0, r3
 800d046:	3728      	adds	r7, #40	; 0x28
 800d048:	46bd      	mov	sp, r7
 800d04a:	bd80      	pop	{r7, pc}
 800d04c:	0801808c 	.word	0x0801808c
 800d050:	40020400 	.word	0x40020400

0800d054 <BlueNRG_SPI_Write>:
* @param  Nb_bytes2: Size of second data buffer to be written
* @retval Number of read bytes
*/
int32_t BlueNRG_SPI_Write(SPI_HandleTypeDef *hspi, uint8_t* data1,
                          uint8_t* data2, uint8_t Nb_bytes1, uint8_t Nb_bytes2)
{  
 800d054:	b590      	push	{r4, r7, lr}
 800d056:	b0cd      	sub	sp, #308	; 0x134
 800d058:	af02      	add	r7, sp, #8
 800d05a:	f107 040c 	add.w	r4, r7, #12
 800d05e:	6020      	str	r0, [r4, #0]
 800d060:	f107 0008 	add.w	r0, r7, #8
 800d064:	6001      	str	r1, [r0, #0]
 800d066:	1d39      	adds	r1, r7, #4
 800d068:	600a      	str	r2, [r1, #0]
 800d06a:	461a      	mov	r2, r3
 800d06c:	1cfb      	adds	r3, r7, #3
 800d06e:	701a      	strb	r2, [r3, #0]
  int32_t result = 0;
 800d070:	2300      	movs	r3, #0
 800d072:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  
  int32_t spi_fix_enabled = 0;
 800d076:	2300      	movs	r3, #0
 800d078:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  
#ifdef ENABLE_SPI_FIX
  spi_fix_enabled = 1;
#endif //ENABLE_SPI_FIX
  
  unsigned char header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 800d07c:	4a43      	ldr	r2, [pc, #268]	; (800d18c <BlueNRG_SPI_Write+0x138>)
 800d07e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d082:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d086:	6018      	str	r0, [r3, #0]
 800d088:	3304      	adds	r3, #4
 800d08a:	7019      	strb	r1, [r3, #0]
  unsigned char header_slave[HEADER_SIZE]  = {0xaa, 0x00, 0x00, 0x00, 0x00};
 800d08c:	4a40      	ldr	r2, [pc, #256]	; (800d190 <BlueNRG_SPI_Write+0x13c>)
 800d08e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800d092:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d096:	6018      	str	r0, [r3, #0]
 800d098:	3304      	adds	r3, #4
 800d09a:	7019      	strb	r1, [r3, #0]
  
  unsigned char read_char_buf[MAX_BUFFER_SIZE];
  
  Disable_SPI_IRQ(); 
 800d09c:	f000 f8d7 	bl	800d24e <Disable_SPI_IRQ>
  If the SPI_FIX is enabled the IRQ is set in Output mode, then it is pulled
  high and, after a delay of at least 112us, the CS line is asserted and the
  header transmit/receive operations are started.
  After these transmit/receive operations the IRQ is reset in input mode.
  */
  if (spi_fix_enabled) {
 800d0a0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d003      	beq.n	800d0b0 <BlueNRG_SPI_Write+0x5c>
    set_irq_as_output();
 800d0a8:	f000 f876 	bl	800d198 <set_irq_as_output>
    
    /* Assert CS line after at least 112us */
    us150Delay();
 800d0ac:	f000 f8b2 	bl	800d214 <us150Delay>
  }
  
  /* CS reset */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	2101      	movs	r1, #1
 800d0b4:	4837      	ldr	r0, [pc, #220]	; (800d194 <BlueNRG_SPI_Write+0x140>)
 800d0b6:	f000 fec9 	bl	800de4c <HAL_GPIO_WritePin>
  __ASM volatile ("cpsid i" : : : "memory");
 800d0ba:	b672      	cpsid	i
}
 800d0bc:	bf00      	nop
  
  /* Exchange header */  
  __disable_irq();
  HAL_SPI_TransmitReceive(hspi, header_master, header_slave, HEADER_SIZE, TIMEOUT_DURATION);
 800d0be:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800d0c2:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800d0c6:	f107 000c 	add.w	r0, r7, #12
 800d0ca:	230f      	movs	r3, #15
 800d0cc:	9300      	str	r3, [sp, #0]
 800d0ce:	2305      	movs	r3, #5
 800d0d0:	6800      	ldr	r0, [r0, #0]
 800d0d2:	f002 fa6d 	bl	800f5b0 <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800d0d6:	b662      	cpsie	i
}
 800d0d8:	bf00      	nop
  __enable_irq();
  
  if (spi_fix_enabled) {
 800d0da:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d001      	beq.n	800d0e6 <BlueNRG_SPI_Write+0x92>
    set_irq_as_input();
 800d0e2:	f000 f875 	bl	800d1d0 <set_irq_as_input>
  }
  
  if (header_slave[0] == 0x02) {
 800d0e6:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 800d0ea:	2b02      	cmp	r3, #2
 800d0ec:	d13b      	bne.n	800d166 <BlueNRG_SPI_Write+0x112>
    /* SPI is ready */
    if (header_slave[1] >= (Nb_bytes1+Nb_bytes2)) {
 800d0ee:	f897 3111 	ldrb.w	r3, [r7, #273]	; 0x111
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	1cfb      	adds	r3, r7, #3
 800d0f6:	781a      	ldrb	r2, [r3, #0]
 800d0f8:	f897 3138 	ldrb.w	r3, [r7, #312]	; 0x138
 800d0fc:	4413      	add	r3, r2
 800d0fe:	4299      	cmp	r1, r3
 800d100:	db2c      	blt.n	800d15c <BlueNRG_SPI_Write+0x108>
      
      /*  Buffer is big enough */
      if (Nb_bytes1 > 0) {
 800d102:	1cfb      	adds	r3, r7, #3
 800d104:	781b      	ldrb	r3, [r3, #0]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d012      	beq.n	800d130 <BlueNRG_SPI_Write+0xdc>
  __ASM volatile ("cpsid i" : : : "memory");
 800d10a:	b672      	cpsid	i
}
 800d10c:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, data1, read_char_buf, Nb_bytes1, TIMEOUT_DURATION);
 800d10e:	1cfb      	adds	r3, r7, #3
 800d110:	781b      	ldrb	r3, [r3, #0]
 800d112:	b29b      	uxth	r3, r3
 800d114:	f107 0210 	add.w	r2, r7, #16
 800d118:	f107 0108 	add.w	r1, r7, #8
 800d11c:	f107 000c 	add.w	r0, r7, #12
 800d120:	240f      	movs	r4, #15
 800d122:	9400      	str	r4, [sp, #0]
 800d124:	6809      	ldr	r1, [r1, #0]
 800d126:	6800      	ldr	r0, [r0, #0]
 800d128:	f002 fa42 	bl	800f5b0 <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800d12c:	b662      	cpsie	i
}
 800d12e:	bf00      	nop
        __enable_irq();
        
      }
      if (Nb_bytes2 > 0) {
 800d130:	f897 3138 	ldrb.w	r3, [r7, #312]	; 0x138
 800d134:	2b00      	cmp	r3, #0
 800d136:	d01a      	beq.n	800d16e <BlueNRG_SPI_Write+0x11a>
  __ASM volatile ("cpsid i" : : : "memory");
 800d138:	b672      	cpsid	i
}
 800d13a:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, data2, read_char_buf, Nb_bytes2, TIMEOUT_DURATION);
 800d13c:	f897 3138 	ldrb.w	r3, [r7, #312]	; 0x138
 800d140:	b29b      	uxth	r3, r3
 800d142:	f107 0210 	add.w	r2, r7, #16
 800d146:	1d39      	adds	r1, r7, #4
 800d148:	f107 000c 	add.w	r0, r7, #12
 800d14c:	240f      	movs	r4, #15
 800d14e:	9400      	str	r4, [sp, #0]
 800d150:	6809      	ldr	r1, [r1, #0]
 800d152:	6800      	ldr	r0, [r0, #0]
 800d154:	f002 fa2c 	bl	800f5b0 <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800d158:	b662      	cpsie	i
}
 800d15a:	e008      	b.n	800d16e <BlueNRG_SPI_Write+0x11a>
        
      }
      
    } else {
      /* Buffer is too small */
      result = -2;
 800d15c:	f06f 0301 	mvn.w	r3, #1
 800d160:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800d164:	e003      	b.n	800d16e <BlueNRG_SPI_Write+0x11a>
    }
  } else {
    /* SPI is not ready */
    result = -1;
 800d166:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d16a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  }
  
  /* Release CS line */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800d16e:	2201      	movs	r2, #1
 800d170:	2101      	movs	r1, #1
 800d172:	4808      	ldr	r0, [pc, #32]	; (800d194 <BlueNRG_SPI_Write+0x140>)
 800d174:	f000 fe6a 	bl	800de4c <HAL_GPIO_WritePin>
  
  
  Enable_SPI_IRQ();
 800d178:	f000 f862 	bl	800d240 <Enable_SPI_IRQ>
  
  return result;
 800d17c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
}
 800d180:	4618      	mov	r0, r3
 800d182:	f507 7796 	add.w	r7, r7, #300	; 0x12c
 800d186:	46bd      	mov	sp, r7
 800d188:	bd90      	pop	{r4, r7, pc}
 800d18a:	bf00      	nop
 800d18c:	08018094 	.word	0x08018094
 800d190:	0801809c 	.word	0x0801809c
 800d194:	40020400 	.word	0x40020400

0800d198 <set_irq_as_output>:
* @brief  Set in Output mode the IRQ.
* @param  None
* @retval None
*/
void set_irq_as_output(void)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b086      	sub	sp, #24
 800d19c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Pull IRQ high */
  GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 800d19e:	2310      	movs	r3, #16
 800d1a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 800d1a6:	2303      	movs	r3, #3
 800d1a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800d1ae:	1d3b      	adds	r3, r7, #4
 800d1b0:	4619      	mov	r1, r3
 800d1b2:	4806      	ldr	r0, [pc, #24]	; (800d1cc <set_irq_as_output+0x34>)
 800d1b4:	f000 fcae 	bl	800db14 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(BNRG_SPI_IRQ_PORT, BNRG_SPI_IRQ_PIN, GPIO_PIN_SET);
 800d1b8:	2201      	movs	r2, #1
 800d1ba:	2110      	movs	r1, #16
 800d1bc:	4803      	ldr	r0, [pc, #12]	; (800d1cc <set_irq_as_output+0x34>)
 800d1be:	f000 fe45 	bl	800de4c <HAL_GPIO_WritePin>
}
 800d1c2:	bf00      	nop
 800d1c4:	3718      	adds	r7, #24
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	bd80      	pop	{r7, pc}
 800d1ca:	bf00      	nop
 800d1cc:	40020000 	.word	0x40020000

0800d1d0 <set_irq_as_input>:
* @brief  Set the IRQ in input mode.
* @param  None
* @retval None
*/
void set_irq_as_input(void)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b086      	sub	sp, #24
 800d1d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* IRQ input */  
  GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 800d1d6:	2310      	movs	r3, #16
 800d1d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = BNRG_SPI_IRQ_MODE;
 800d1da:	4b0c      	ldr	r3, [pc, #48]	; (800d20c <set_irq_as_input+0x3c>)
 800d1dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 800d1de:	2302      	movs	r3, #2
 800d1e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 800d1e2:	2303      	movs	r3, #3
 800d1e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Alternate = BNRG_SPI_IRQ_ALTERNATE;    
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800d1ea:	1d3b      	adds	r3, r7, #4
 800d1ec:	4619      	mov	r1, r3
 800d1ee:	4808      	ldr	r0, [pc, #32]	; (800d210 <set_irq_as_input+0x40>)
 800d1f0:	f000 fc90 	bl	800db14 <HAL_GPIO_Init>
  
  GPIO_InitStructure.Pull = BNRG_SPI_IRQ_PULL;
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800d1f8:	1d3b      	adds	r3, r7, #4
 800d1fa:	4619      	mov	r1, r3
 800d1fc:	4804      	ldr	r0, [pc, #16]	; (800d210 <set_irq_as_input+0x40>)
 800d1fe:	f000 fc89 	bl	800db14 <HAL_GPIO_Init>
}
 800d202:	bf00      	nop
 800d204:	3718      	adds	r7, #24
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}
 800d20a:	bf00      	nop
 800d20c:	10110000 	.word	0x10110000
 800d210:	40020000 	.word	0x40020000

0800d214 <us150Delay>:
* @param  None
* @retval None
* NOTE: TODO: implement with clock-independent function.
*/
static void us150Delay(void)
{
 800d214:	b480      	push	{r7}
 800d216:	b083      	sub	sp, #12
 800d218:	af00      	add	r7, sp, #0
#if SYSCLK_FREQ == 4000000
  for(volatile int i = 0; i < 35; i++)__NOP();
#elif SYSCLK_FREQ == 32000000
  for(volatile int i = 0; i < 420; i++)__NOP();
#elif SYSCLK_FREQ == 80000000
  for(volatile int i = 0; i < 1072; i++)__NOP();
 800d21a:	2300      	movs	r3, #0
 800d21c:	607b      	str	r3, [r7, #4]
 800d21e:	e004      	b.n	800d22a <us150Delay+0x16>
  __ASM volatile ("nop");
 800d220:	bf00      	nop
}
 800d222:	bf00      	nop
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	3301      	adds	r3, #1
 800d228:	607b      	str	r3, [r7, #4]
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d230:	dbf6      	blt.n	800d220 <us150Delay+0xc>
#elif SYSCLK_FREQ == 168000000
  for(volatile int i = 0; i < 2250; i++)__NOP();
#else
#error Implement delay function.
#endif    
}
 800d232:	bf00      	nop
 800d234:	bf00      	nop
 800d236:	370c      	adds	r7, #12
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr

0800d240 <Enable_SPI_IRQ>:
* @brief  Enable SPI IRQ.
* @param  None
* @retval None
*/
void Enable_SPI_IRQ(void)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);  
 800d244:	200a      	movs	r0, #10
 800d246:	f000 fbf8 	bl	800da3a <HAL_NVIC_EnableIRQ>
}
 800d24a:	bf00      	nop
 800d24c:	bd80      	pop	{r7, pc}

0800d24e <Disable_SPI_IRQ>:
* @brief  Disable SPI IRQ.
* @param  None
* @retval None
*/
void Disable_SPI_IRQ(void)
{ 
 800d24e:	b580      	push	{r7, lr}
 800d250:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 800d252:	200a      	movs	r0, #10
 800d254:	f000 fbff 	bl	800da56 <HAL_NVIC_DisableIRQ>
}
 800d258:	bf00      	nop
 800d25a:	bd80      	pop	{r7, pc}

0800d25c <Clear_SPI_EXTI_Flag>:
* @brief  Clear EXTI (External Interrupt) line for SPI IRQ.
* @param  None
* @retval None
*/
void Clear_SPI_EXTI_Flag(void)
{  
 800d25c:	b480      	push	{r7}
 800d25e:	af00      	add	r7, sp, #0
  __HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);  
 800d260:	4b03      	ldr	r3, [pc, #12]	; (800d270 <Clear_SPI_EXTI_Flag+0x14>)
 800d262:	2210      	movs	r2, #16
 800d264:	615a      	str	r2, [r3, #20]
}
 800d266:	bf00      	nop
 800d268:	46bd      	mov	sp, r7
 800d26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26e:	4770      	bx	lr
 800d270:	40013c00 	.word	0x40013c00

0800d274 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800d278:	4b0e      	ldr	r3, [pc, #56]	; (800d2b4 <HAL_Init+0x40>)
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	4a0d      	ldr	r2, [pc, #52]	; (800d2b4 <HAL_Init+0x40>)
 800d27e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d282:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800d284:	4b0b      	ldr	r3, [pc, #44]	; (800d2b4 <HAL_Init+0x40>)
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	4a0a      	ldr	r2, [pc, #40]	; (800d2b4 <HAL_Init+0x40>)
 800d28a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d28e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800d290:	4b08      	ldr	r3, [pc, #32]	; (800d2b4 <HAL_Init+0x40>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	4a07      	ldr	r2, [pc, #28]	; (800d2b4 <HAL_Init+0x40>)
 800d296:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d29a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d29c:	2003      	movs	r0, #3
 800d29e:	f000 fba5 	bl	800d9ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800d2a2:	200f      	movs	r0, #15
 800d2a4:	f000 f808 	bl	800d2b8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800d2a8:	f7f6 feac 	bl	8004004 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800d2ac:	2300      	movs	r3, #0
}
 800d2ae:	4618      	mov	r0, r3
 800d2b0:	bd80      	pop	{r7, pc}
 800d2b2:	bf00      	nop
 800d2b4:	40023c00 	.word	0x40023c00

0800d2b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b082      	sub	sp, #8
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800d2c0:	4b09      	ldr	r3, [pc, #36]	; (800d2e8 <HAL_InitTick+0x30>)
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	4a09      	ldr	r2, [pc, #36]	; (800d2ec <HAL_InitTick+0x34>)
 800d2c6:	fba2 2303 	umull	r2, r3, r2, r3
 800d2ca:	099b      	lsrs	r3, r3, #6
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	f000 fbd0 	bl	800da72 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	6879      	ldr	r1, [r7, #4]
 800d2d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d2da:	f000 fb92 	bl	800da02 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800d2de:	2300      	movs	r3, #0
}
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	3708      	adds	r7, #8
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}
 800d2e8:	20000024 	.word	0x20000024
 800d2ec:	10624dd3 	.word	0x10624dd3

0800d2f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800d2f0:	b480      	push	{r7}
 800d2f2:	af00      	add	r7, sp, #0
  uwTick++;
 800d2f4:	4b04      	ldr	r3, [pc, #16]	; (800d308 <HAL_IncTick+0x18>)
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	3301      	adds	r3, #1
 800d2fa:	4a03      	ldr	r2, [pc, #12]	; (800d308 <HAL_IncTick+0x18>)
 800d2fc:	6013      	str	r3, [r2, #0]
}
 800d2fe:	bf00      	nop
 800d300:	46bd      	mov	sp, r7
 800d302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d306:	4770      	bx	lr
 800d308:	2000156c 	.word	0x2000156c

0800d30c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800d30c:	b480      	push	{r7}
 800d30e:	af00      	add	r7, sp, #0
  return uwTick;
 800d310:	4b03      	ldr	r3, [pc, #12]	; (800d320 <HAL_GetTick+0x14>)
 800d312:	681b      	ldr	r3, [r3, #0]
}
 800d314:	4618      	mov	r0, r3
 800d316:	46bd      	mov	sp, r7
 800d318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31c:	4770      	bx	lr
 800d31e:	bf00      	nop
 800d320:	2000156c 	.word	0x2000156c

0800d324 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b084      	sub	sp, #16
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d32c:	2300      	movs	r3, #0
 800d32e:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 800d330:	f7ff ffec 	bl	800d30c <HAL_GetTick>
 800d334:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 800d336:	bf00      	nop
 800d338:	f7ff ffe8 	bl	800d30c <HAL_GetTick>
 800d33c:	4602      	mov	r2, r0
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	1ad2      	subs	r2, r2, r3
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	429a      	cmp	r2, r3
 800d346:	d3f7      	bcc.n	800d338 <HAL_Delay+0x14>
  {
  }
}
 800d348:	bf00      	nop
 800d34a:	bf00      	nop
 800d34c:	3710      	adds	r7, #16
 800d34e:	46bd      	mov	sp, r7
 800d350:	bd80      	pop	{r7, pc}

0800d352 <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800d352:	b580      	push	{r7, lr}
 800d354:	b084      	sub	sp, #16
 800d356:	af00      	add	r7, sp, #0
 800d358:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800d35a:	2300      	movs	r3, #0
 800d35c:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d101      	bne.n	800d368 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800d364:	2301      	movs	r3, #1
 800d366:	e033      	b.n	800d3d0 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d109      	bne.n	800d384 <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	2200      	movs	r2, #0
 800d374:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2200      	movs	r2, #0
 800d37a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f7f6 fe4e 	bl	8004020 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d388:	f003 0310 	and.w	r3, r3, #16
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d118      	bne.n	800d3c2 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d394:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800d398:	f023 0302 	bic.w	r3, r3, #2
 800d39c:	f043 0202 	orr.w	r2, r3, #2
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800d3a4:	6878      	ldr	r0, [r7, #4]
 800d3a6:	f000 f937 	bl	800d618 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	2200      	movs	r2, #0
 800d3ae:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3b4:	f023 0303 	bic.w	r3, r3, #3
 800d3b8:	f043 0201 	orr.w	r2, r3, #1
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	641a      	str	r2, [r3, #64]	; 0x40
 800d3c0:	e001      	b.n	800d3c6 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800d3ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	3710      	adds	r7, #16
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	bd80      	pop	{r7, pc}

0800d3d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800d3d8:	b480      	push	{r7}
 800d3da:	b085      	sub	sp, #20
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]
 800d3e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d3ec:	2b01      	cmp	r3, #1
 800d3ee:	d101      	bne.n	800d3f4 <HAL_ADC_ConfigChannel+0x1c>
 800d3f0:	2302      	movs	r3, #2
 800d3f2:	e103      	b.n	800d5fc <HAL_ADC_ConfigChannel+0x224>
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2201      	movs	r2, #1
 800d3f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	2b09      	cmp	r3, #9
 800d402:	d925      	bls.n	800d450 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	68d9      	ldr	r1, [r3, #12]
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	b29b      	uxth	r3, r3
 800d410:	461a      	mov	r2, r3
 800d412:	4613      	mov	r3, r2
 800d414:	005b      	lsls	r3, r3, #1
 800d416:	4413      	add	r3, r2
 800d418:	3b1e      	subs	r3, #30
 800d41a:	2207      	movs	r2, #7
 800d41c:	fa02 f303 	lsl.w	r3, r2, r3
 800d420:	43da      	mvns	r2, r3
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	400a      	ands	r2, r1
 800d428:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	68d9      	ldr	r1, [r3, #12]
 800d430:	683b      	ldr	r3, [r7, #0]
 800d432:	689a      	ldr	r2, [r3, #8]
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	b29b      	uxth	r3, r3
 800d43a:	4618      	mov	r0, r3
 800d43c:	4603      	mov	r3, r0
 800d43e:	005b      	lsls	r3, r3, #1
 800d440:	4403      	add	r3, r0
 800d442:	3b1e      	subs	r3, #30
 800d444:	409a      	lsls	r2, r3
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	430a      	orrs	r2, r1
 800d44c:	60da      	str	r2, [r3, #12]
 800d44e:	e022      	b.n	800d496 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	6919      	ldr	r1, [r3, #16]
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	b29b      	uxth	r3, r3
 800d45c:	461a      	mov	r2, r3
 800d45e:	4613      	mov	r3, r2
 800d460:	005b      	lsls	r3, r3, #1
 800d462:	4413      	add	r3, r2
 800d464:	2207      	movs	r2, #7
 800d466:	fa02 f303 	lsl.w	r3, r2, r3
 800d46a:	43da      	mvns	r2, r3
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	400a      	ands	r2, r1
 800d472:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	6919      	ldr	r1, [r3, #16]
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	689a      	ldr	r2, [r3, #8]
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	b29b      	uxth	r3, r3
 800d484:	4618      	mov	r0, r3
 800d486:	4603      	mov	r3, r0
 800d488:	005b      	lsls	r3, r3, #1
 800d48a:	4403      	add	r3, r0
 800d48c:	409a      	lsls	r2, r3
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	430a      	orrs	r2, r1
 800d494:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	685b      	ldr	r3, [r3, #4]
 800d49a:	2b06      	cmp	r3, #6
 800d49c:	d824      	bhi.n	800d4e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	685a      	ldr	r2, [r3, #4]
 800d4a8:	4613      	mov	r3, r2
 800d4aa:	009b      	lsls	r3, r3, #2
 800d4ac:	4413      	add	r3, r2
 800d4ae:	3b05      	subs	r3, #5
 800d4b0:	221f      	movs	r2, #31
 800d4b2:	fa02 f303 	lsl.w	r3, r2, r3
 800d4b6:	43da      	mvns	r2, r3
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	400a      	ands	r2, r1
 800d4be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	b29b      	uxth	r3, r3
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	683b      	ldr	r3, [r7, #0]
 800d4d0:	685a      	ldr	r2, [r3, #4]
 800d4d2:	4613      	mov	r3, r2
 800d4d4:	009b      	lsls	r3, r3, #2
 800d4d6:	4413      	add	r3, r2
 800d4d8:	3b05      	subs	r3, #5
 800d4da:	fa00 f203 	lsl.w	r2, r0, r3
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	430a      	orrs	r2, r1
 800d4e4:	635a      	str	r2, [r3, #52]	; 0x34
 800d4e6:	e04c      	b.n	800d582 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	685b      	ldr	r3, [r3, #4]
 800d4ec:	2b0c      	cmp	r3, #12
 800d4ee:	d824      	bhi.n	800d53a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	685a      	ldr	r2, [r3, #4]
 800d4fa:	4613      	mov	r3, r2
 800d4fc:	009b      	lsls	r3, r3, #2
 800d4fe:	4413      	add	r3, r2
 800d500:	3b23      	subs	r3, #35	; 0x23
 800d502:	221f      	movs	r2, #31
 800d504:	fa02 f303 	lsl.w	r3, r2, r3
 800d508:	43da      	mvns	r2, r3
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	400a      	ands	r2, r1
 800d510:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	b29b      	uxth	r3, r3
 800d51e:	4618      	mov	r0, r3
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	685a      	ldr	r2, [r3, #4]
 800d524:	4613      	mov	r3, r2
 800d526:	009b      	lsls	r3, r3, #2
 800d528:	4413      	add	r3, r2
 800d52a:	3b23      	subs	r3, #35	; 0x23
 800d52c:	fa00 f203 	lsl.w	r2, r0, r3
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	430a      	orrs	r2, r1
 800d536:	631a      	str	r2, [r3, #48]	; 0x30
 800d538:	e023      	b.n	800d582 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800d540:	683b      	ldr	r3, [r7, #0]
 800d542:	685a      	ldr	r2, [r3, #4]
 800d544:	4613      	mov	r3, r2
 800d546:	009b      	lsls	r3, r3, #2
 800d548:	4413      	add	r3, r2
 800d54a:	3b41      	subs	r3, #65	; 0x41
 800d54c:	221f      	movs	r2, #31
 800d54e:	fa02 f303 	lsl.w	r3, r2, r3
 800d552:	43da      	mvns	r2, r3
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	400a      	ands	r2, r1
 800d55a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800d562:	683b      	ldr	r3, [r7, #0]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	b29b      	uxth	r3, r3
 800d568:	4618      	mov	r0, r3
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	685a      	ldr	r2, [r3, #4]
 800d56e:	4613      	mov	r3, r2
 800d570:	009b      	lsls	r3, r3, #2
 800d572:	4413      	add	r3, r2
 800d574:	3b41      	subs	r3, #65	; 0x41
 800d576:	fa00 f203 	lsl.w	r2, r0, r3
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	430a      	orrs	r2, r1
 800d580:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	4a20      	ldr	r2, [pc, #128]	; (800d608 <HAL_ADC_ConfigChannel+0x230>)
 800d588:	4293      	cmp	r3, r2
 800d58a:	d109      	bne.n	800d5a0 <HAL_ADC_ConfigChannel+0x1c8>
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	2b12      	cmp	r3, #18
 800d592:	d105      	bne.n	800d5a0 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800d594:	4b1d      	ldr	r3, [pc, #116]	; (800d60c <HAL_ADC_ConfigChannel+0x234>)
 800d596:	685b      	ldr	r3, [r3, #4]
 800d598:	4a1c      	ldr	r2, [pc, #112]	; (800d60c <HAL_ADC_ConfigChannel+0x234>)
 800d59a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d59e:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	4a18      	ldr	r2, [pc, #96]	; (800d608 <HAL_ADC_ConfigChannel+0x230>)
 800d5a6:	4293      	cmp	r3, r2
 800d5a8:	d123      	bne.n	800d5f2 <HAL_ADC_ConfigChannel+0x21a>
 800d5aa:	683b      	ldr	r3, [r7, #0]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	2b10      	cmp	r3, #16
 800d5b0:	d003      	beq.n	800d5ba <HAL_ADC_ConfigChannel+0x1e2>
 800d5b2:	683b      	ldr	r3, [r7, #0]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	2b11      	cmp	r3, #17
 800d5b8:	d11b      	bne.n	800d5f2 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800d5ba:	4b14      	ldr	r3, [pc, #80]	; (800d60c <HAL_ADC_ConfigChannel+0x234>)
 800d5bc:	685b      	ldr	r3, [r3, #4]
 800d5be:	4a13      	ldr	r2, [pc, #76]	; (800d60c <HAL_ADC_ConfigChannel+0x234>)
 800d5c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d5c4:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	2b10      	cmp	r3, #16
 800d5cc:	d111      	bne.n	800d5f2 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800d5ce:	4b10      	ldr	r3, [pc, #64]	; (800d610 <HAL_ADC_ConfigChannel+0x238>)
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	4a10      	ldr	r2, [pc, #64]	; (800d614 <HAL_ADC_ConfigChannel+0x23c>)
 800d5d4:	fba2 2303 	umull	r2, r3, r2, r3
 800d5d8:	0c9a      	lsrs	r2, r3, #18
 800d5da:	4613      	mov	r3, r2
 800d5dc:	009b      	lsls	r3, r3, #2
 800d5de:	4413      	add	r3, r2
 800d5e0:	005b      	lsls	r3, r3, #1
 800d5e2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800d5e4:	e002      	b.n	800d5ec <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	3b01      	subs	r3, #1
 800d5ea:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d1f9      	bne.n	800d5e6 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2200      	movs	r2, #0
 800d5f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800d5fa:	2300      	movs	r3, #0
}
 800d5fc:	4618      	mov	r0, r3
 800d5fe:	3714      	adds	r7, #20
 800d600:	46bd      	mov	sp, r7
 800d602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d606:	4770      	bx	lr
 800d608:	40012000 	.word	0x40012000
 800d60c:	40012300 	.word	0x40012300
 800d610:	20000024 	.word	0x20000024
 800d614:	431bde83 	.word	0x431bde83

0800d618 <ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800d618:	b480      	push	{r7}
 800d61a:	b085      	sub	sp, #20
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800d620:	4b7d      	ldr	r3, [pc, #500]	; (800d818 <ADC_Init+0x200>)
 800d622:	685b      	ldr	r3, [r3, #4]
 800d624:	4a7c      	ldr	r2, [pc, #496]	; (800d818 <ADC_Init+0x200>)
 800d626:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800d62a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800d62c:	4b7a      	ldr	r3, [pc, #488]	; (800d818 <ADC_Init+0x200>)
 800d62e:	685a      	ldr	r2, [r3, #4]
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	685b      	ldr	r3, [r3, #4]
 800d634:	4978      	ldr	r1, [pc, #480]	; (800d818 <ADC_Init+0x200>)
 800d636:	4313      	orrs	r3, r2
 800d638:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	685a      	ldr	r2, [r3, #4]
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d648:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	6859      	ldr	r1, [r3, #4]
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	691b      	ldr	r3, [r3, #16]
 800d654:	021a      	lsls	r2, r3, #8
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	430a      	orrs	r2, r1
 800d65c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	685a      	ldr	r2, [r3, #4]
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800d66c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	6859      	ldr	r1, [r3, #4]
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	689a      	ldr	r2, [r3, #8]
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	430a      	orrs	r2, r1
 800d67e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	689a      	ldr	r2, [r3, #8]
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d68e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	6899      	ldr	r1, [r3, #8]
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	68da      	ldr	r2, [r3, #12]
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	430a      	orrs	r2, r1
 800d6a0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6a6:	4a5d      	ldr	r2, [pc, #372]	; (800d81c <ADC_Init+0x204>)
 800d6a8:	4293      	cmp	r3, r2
 800d6aa:	d022      	beq.n	800d6f2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	689a      	ldr	r2, [r3, #8]
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800d6ba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	6899      	ldr	r1, [r3, #8]
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	430a      	orrs	r2, r1
 800d6cc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	689a      	ldr	r2, [r3, #8]
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800d6dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	6899      	ldr	r1, [r3, #8]
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	430a      	orrs	r2, r1
 800d6ee:	609a      	str	r2, [r3, #8]
 800d6f0:	e00f      	b.n	800d712 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	689a      	ldr	r2, [r3, #8]
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800d700:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	689a      	ldr	r2, [r3, #8]
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800d710:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	689a      	ldr	r2, [r3, #8]
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	f022 0202 	bic.w	r2, r2, #2
 800d720:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	6899      	ldr	r1, [r3, #8]
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	699b      	ldr	r3, [r3, #24]
 800d72c:	005a      	lsls	r2, r3, #1
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	430a      	orrs	r2, r1
 800d734:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	6a1b      	ldr	r3, [r3, #32]
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d026      	beq.n	800d78c <ADC_Init+0x174>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	685a      	ldr	r2, [r3, #4]
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d74c:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	685a      	ldr	r2, [r3, #4]
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800d75c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d762:	1e5a      	subs	r2, r3, #1
 800d764:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800d768:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	fa93 f3a3 	rbit	r3, r3
 800d770:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	fab3 f383 	clz	r3, r3
 800d778:	fa02 f103 	lsl.w	r1, r2, r3
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	685a      	ldr	r2, [r3, #4]
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	430a      	orrs	r2, r1
 800d788:	605a      	str	r2, [r3, #4]
 800d78a:	e007      	b.n	800d79c <ADC_Init+0x184>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	685a      	ldr	r2, [r3, #4]
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d79a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800d7aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	69db      	ldr	r3, [r3, #28]
 800d7b6:	3b01      	subs	r3, #1
 800d7b8:	051a      	lsls	r2, r3, #20
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	430a      	orrs	r2, r1
 800d7c0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	689a      	ldr	r2, [r3, #8]
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800d7d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	6899      	ldr	r1, [r3, #8]
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7dc:	025a      	lsls	r2, r3, #9
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	430a      	orrs	r2, r1
 800d7e4:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	689a      	ldr	r2, [r3, #8]
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d7f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	6899      	ldr	r1, [r3, #8]
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	695b      	ldr	r3, [r3, #20]
 800d800:	029a      	lsls	r2, r3, #10
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	430a      	orrs	r2, r1
 800d808:	609a      	str	r2, [r3, #8]
}
 800d80a:	bf00      	nop
 800d80c:	3714      	adds	r7, #20
 800d80e:	46bd      	mov	sp, r7
 800d810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d814:	4770      	bx	lr
 800d816:	bf00      	nop
 800d818:	40012300 	.word	0x40012300
 800d81c:	0f000001 	.word	0x0f000001

0800d820 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d820:	b480      	push	{r7}
 800d822:	b085      	sub	sp, #20
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	f003 0307 	and.w	r3, r3, #7
 800d82e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800d830:	4b0c      	ldr	r3, [pc, #48]	; (800d864 <NVIC_SetPriorityGrouping+0x44>)
 800d832:	68db      	ldr	r3, [r3, #12]
 800d834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800d836:	68ba      	ldr	r2, [r7, #8]
 800d838:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800d83c:	4013      	ands	r3, r2
 800d83e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800d844:	68bb      	ldr	r3, [r7, #8]
 800d846:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800d848:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800d84c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800d852:	4a04      	ldr	r2, [pc, #16]	; (800d864 <NVIC_SetPriorityGrouping+0x44>)
 800d854:	68bb      	ldr	r3, [r7, #8]
 800d856:	60d3      	str	r3, [r2, #12]
}
 800d858:	bf00      	nop
 800d85a:	3714      	adds	r7, #20
 800d85c:	46bd      	mov	sp, r7
 800d85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d862:	4770      	bx	lr
 800d864:	e000ed00 	.word	0xe000ed00

0800d868 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800d868:	b480      	push	{r7}
 800d86a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800d86c:	4b04      	ldr	r3, [pc, #16]	; (800d880 <NVIC_GetPriorityGrouping+0x18>)
 800d86e:	68db      	ldr	r3, [r3, #12]
 800d870:	0a1b      	lsrs	r3, r3, #8
 800d872:	f003 0307 	and.w	r3, r3, #7
}
 800d876:	4618      	mov	r0, r3
 800d878:	46bd      	mov	sp, r7
 800d87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d87e:	4770      	bx	lr
 800d880:	e000ed00 	.word	0xe000ed00

0800d884 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d884:	b480      	push	{r7}
 800d886:	b083      	sub	sp, #12
 800d888:	af00      	add	r7, sp, #0
 800d88a:	4603      	mov	r3, r0
 800d88c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800d88e:	79fb      	ldrb	r3, [r7, #7]
 800d890:	f003 021f 	and.w	r2, r3, #31
 800d894:	4907      	ldr	r1, [pc, #28]	; (800d8b4 <NVIC_EnableIRQ+0x30>)
 800d896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d89a:	095b      	lsrs	r3, r3, #5
 800d89c:	2001      	movs	r0, #1
 800d89e:	fa00 f202 	lsl.w	r2, r0, r2
 800d8a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800d8a6:	bf00      	nop
 800d8a8:	370c      	adds	r7, #12
 800d8aa:	46bd      	mov	sp, r7
 800d8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b0:	4770      	bx	lr
 800d8b2:	bf00      	nop
 800d8b4:	e000e100 	.word	0xe000e100

0800d8b8 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800d8b8:	b480      	push	{r7}
 800d8ba:	b083      	sub	sp, #12
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	4603      	mov	r3, r0
 800d8c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800d8c2:	79fb      	ldrb	r3, [r7, #7]
 800d8c4:	f003 021f 	and.w	r2, r3, #31
 800d8c8:	4907      	ldr	r1, [pc, #28]	; (800d8e8 <NVIC_DisableIRQ+0x30>)
 800d8ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8ce:	095b      	lsrs	r3, r3, #5
 800d8d0:	2001      	movs	r0, #1
 800d8d2:	fa00 f202 	lsl.w	r2, r0, r2
 800d8d6:	3320      	adds	r3, #32
 800d8d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800d8dc:	bf00      	nop
 800d8de:	370c      	adds	r7, #12
 800d8e0:	46bd      	mov	sp, r7
 800d8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e6:	4770      	bx	lr
 800d8e8:	e000e100 	.word	0xe000e100

0800d8ec <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800d8ec:	b480      	push	{r7}
 800d8ee:	b083      	sub	sp, #12
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	6039      	str	r1, [r7, #0]
 800d8f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800d8f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	da0b      	bge.n	800d918 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	b2da      	uxtb	r2, r3
 800d904:	490c      	ldr	r1, [pc, #48]	; (800d938 <NVIC_SetPriority+0x4c>)
 800d906:	79fb      	ldrb	r3, [r7, #7]
 800d908:	f003 030f 	and.w	r3, r3, #15
 800d90c:	3b04      	subs	r3, #4
 800d90e:	0112      	lsls	r2, r2, #4
 800d910:	b2d2      	uxtb	r2, r2
 800d912:	440b      	add	r3, r1
 800d914:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800d916:	e009      	b.n	800d92c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d918:	683b      	ldr	r3, [r7, #0]
 800d91a:	b2da      	uxtb	r2, r3
 800d91c:	4907      	ldr	r1, [pc, #28]	; (800d93c <NVIC_SetPriority+0x50>)
 800d91e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d922:	0112      	lsls	r2, r2, #4
 800d924:	b2d2      	uxtb	r2, r2
 800d926:	440b      	add	r3, r1
 800d928:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800d92c:	bf00      	nop
 800d92e:	370c      	adds	r7, #12
 800d930:	46bd      	mov	sp, r7
 800d932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d936:	4770      	bx	lr
 800d938:	e000ed00 	.word	0xe000ed00
 800d93c:	e000e100 	.word	0xe000e100

0800d940 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800d940:	b480      	push	{r7}
 800d942:	b089      	sub	sp, #36	; 0x24
 800d944:	af00      	add	r7, sp, #0
 800d946:	60f8      	str	r0, [r7, #12]
 800d948:	60b9      	str	r1, [r7, #8]
 800d94a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	f003 0307 	and.w	r3, r3, #7
 800d952:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800d954:	69fb      	ldr	r3, [r7, #28]
 800d956:	f1c3 0307 	rsb	r3, r3, #7
 800d95a:	2b04      	cmp	r3, #4
 800d95c:	bf28      	it	cs
 800d95e:	2304      	movcs	r3, #4
 800d960:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800d962:	69fb      	ldr	r3, [r7, #28]
 800d964:	3304      	adds	r3, #4
 800d966:	2b06      	cmp	r3, #6
 800d968:	d902      	bls.n	800d970 <NVIC_EncodePriority+0x30>
 800d96a:	69fb      	ldr	r3, [r7, #28]
 800d96c:	3b03      	subs	r3, #3
 800d96e:	e000      	b.n	800d972 <NVIC_EncodePriority+0x32>
 800d970:	2300      	movs	r3, #0
 800d972:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d974:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d978:	69bb      	ldr	r3, [r7, #24]
 800d97a:	fa02 f303 	lsl.w	r3, r2, r3
 800d97e:	43da      	mvns	r2, r3
 800d980:	68bb      	ldr	r3, [r7, #8]
 800d982:	401a      	ands	r2, r3
 800d984:	697b      	ldr	r3, [r7, #20]
 800d986:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800d988:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800d98c:	697b      	ldr	r3, [r7, #20]
 800d98e:	fa01 f303 	lsl.w	r3, r1, r3
 800d992:	43d9      	mvns	r1, r3
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d998:	4313      	orrs	r3, r2
         );
}
 800d99a:	4618      	mov	r0, r3
 800d99c:	3724      	adds	r7, #36	; 0x24
 800d99e:	46bd      	mov	sp, r7
 800d9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a4:	4770      	bx	lr
	...

0800d9a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800d9a8:	b580      	push	{r7, lr}
 800d9aa:	b082      	sub	sp, #8
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	3b01      	subs	r3, #1
 800d9b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d9b8:	d301      	bcc.n	800d9be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	e00f      	b.n	800d9de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800d9be:	4a0a      	ldr	r2, [pc, #40]	; (800d9e8 <SysTick_Config+0x40>)
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	3b01      	subs	r3, #1
 800d9c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800d9c6:	210f      	movs	r1, #15
 800d9c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d9cc:	f7ff ff8e 	bl	800d8ec <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800d9d0:	4b05      	ldr	r3, [pc, #20]	; (800d9e8 <SysTick_Config+0x40>)
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800d9d6:	4b04      	ldr	r3, [pc, #16]	; (800d9e8 <SysTick_Config+0x40>)
 800d9d8:	2207      	movs	r2, #7
 800d9da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800d9dc:	2300      	movs	r3, #0
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	3708      	adds	r7, #8
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}
 800d9e6:	bf00      	nop
 800d9e8:	e000e010 	.word	0xe000e010

0800d9ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	b082      	sub	sp, #8
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800d9f4:	6878      	ldr	r0, [r7, #4]
 800d9f6:	f7ff ff13 	bl	800d820 <NVIC_SetPriorityGrouping>
}
 800d9fa:	bf00      	nop
 800d9fc:	3708      	adds	r7, #8
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bd80      	pop	{r7, pc}

0800da02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800da02:	b580      	push	{r7, lr}
 800da04:	b086      	sub	sp, #24
 800da06:	af00      	add	r7, sp, #0
 800da08:	4603      	mov	r3, r0
 800da0a:	60b9      	str	r1, [r7, #8]
 800da0c:	607a      	str	r2, [r7, #4]
 800da0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800da10:	2300      	movs	r3, #0
 800da12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800da14:	f7ff ff28 	bl	800d868 <NVIC_GetPriorityGrouping>
 800da18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800da1a:	687a      	ldr	r2, [r7, #4]
 800da1c:	68b9      	ldr	r1, [r7, #8]
 800da1e:	6978      	ldr	r0, [r7, #20]
 800da20:	f7ff ff8e 	bl	800d940 <NVIC_EncodePriority>
 800da24:	4602      	mov	r2, r0
 800da26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da2a:	4611      	mov	r1, r2
 800da2c:	4618      	mov	r0, r3
 800da2e:	f7ff ff5d 	bl	800d8ec <NVIC_SetPriority>
}
 800da32:	bf00      	nop
 800da34:	3718      	adds	r7, #24
 800da36:	46bd      	mov	sp, r7
 800da38:	bd80      	pop	{r7, pc}

0800da3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800da3a:	b580      	push	{r7, lr}
 800da3c:	b082      	sub	sp, #8
 800da3e:	af00      	add	r7, sp, #0
 800da40:	4603      	mov	r3, r0
 800da42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800da44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800da48:	4618      	mov	r0, r3
 800da4a:	f7ff ff1b 	bl	800d884 <NVIC_EnableIRQ>
}
 800da4e:	bf00      	nop
 800da50:	3708      	adds	r7, #8
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}

0800da56 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800da56:	b580      	push	{r7, lr}
 800da58:	b082      	sub	sp, #8
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	4603      	mov	r3, r0
 800da5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800da60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800da64:	4618      	mov	r0, r3
 800da66:	f7ff ff27 	bl	800d8b8 <NVIC_DisableIRQ>
}
 800da6a:	bf00      	nop
 800da6c:	3708      	adds	r7, #8
 800da6e:	46bd      	mov	sp, r7
 800da70:	bd80      	pop	{r7, pc}

0800da72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800da72:	b580      	push	{r7, lr}
 800da74:	b082      	sub	sp, #8
 800da76:	af00      	add	r7, sp, #0
 800da78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f7ff ff94 	bl	800d9a8 <SysTick_Config>
 800da80:	4603      	mov	r3, r0
}
 800da82:	4618      	mov	r0, r3
 800da84:	3708      	adds	r7, #8
 800da86:	46bd      	mov	sp, r7
 800da88:	bd80      	pop	{r7, pc}
	...

0800da8c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800da8c:	b480      	push	{r7}
 800da8e:	b083      	sub	sp, #12
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2b04      	cmp	r3, #4
 800da98:	d106      	bne.n	800daa8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800da9a:	4b09      	ldr	r3, [pc, #36]	; (800dac0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	4a08      	ldr	r2, [pc, #32]	; (800dac0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800daa0:	f043 0304 	orr.w	r3, r3, #4
 800daa4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800daa6:	e005      	b.n	800dab4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800daa8:	4b05      	ldr	r3, [pc, #20]	; (800dac0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	4a04      	ldr	r2, [pc, #16]	; (800dac0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800daae:	f023 0304 	bic.w	r3, r3, #4
 800dab2:	6013      	str	r3, [r2, #0]
}
 800dab4:	bf00      	nop
 800dab6:	370c      	adds	r7, #12
 800dab8:	46bd      	mov	sp, r7
 800daba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dabe:	4770      	bx	lr
 800dac0:	e000e010 	.word	0xe000e010

0800dac4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800dac4:	b580      	push	{r7, lr}
 800dac6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800dac8:	f7f5 fee0 	bl	800388c <HAL_SYSTICK_Callback>
}
 800dacc:	bf00      	nop
 800dace:	bd80      	pop	{r7, pc}

0800dad0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800dad0:	b480      	push	{r7}
 800dad2:	b083      	sub	sp, #12
 800dad4:	af00      	add	r7, sp, #0
 800dad6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800dade:	b2db      	uxtb	r3, r3
 800dae0:	2b02      	cmp	r3, #2
 800dae2:	d004      	beq.n	800daee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	2280      	movs	r2, #128	; 0x80
 800dae8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800daea:	2301      	movs	r3, #1
 800daec:	e00c      	b.n	800db08 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	2205      	movs	r2, #5
 800daf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	681a      	ldr	r2, [r3, #0]
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	f022 0201 	bic.w	r2, r2, #1
 800db04:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800db06:	2300      	movs	r3, #0
}
 800db08:	4618      	mov	r0, r3
 800db0a:	370c      	adds	r7, #12
 800db0c:	46bd      	mov	sp, r7
 800db0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db12:	4770      	bx	lr

0800db14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800db14:	b480      	push	{r7}
 800db16:	b089      	sub	sp, #36	; 0x24
 800db18:	af00      	add	r7, sp, #0
 800db1a:	6078      	str	r0, [r7, #4]
 800db1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800db1e:	2300      	movs	r3, #0
 800db20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800db22:	2300      	movs	r3, #0
 800db24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800db26:	2300      	movs	r3, #0
 800db28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800db2a:	2300      	movs	r3, #0
 800db2c:	61fb      	str	r3, [r7, #28]
 800db2e:	e159      	b.n	800dde4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 800db30:	2201      	movs	r2, #1
 800db32:	69fb      	ldr	r3, [r7, #28]
 800db34:	fa02 f303 	lsl.w	r3, r2, r3
 800db38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	697a      	ldr	r2, [r7, #20]
 800db40:	4013      	ands	r3, r2
 800db42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800db44:	693a      	ldr	r2, [r7, #16]
 800db46:	697b      	ldr	r3, [r7, #20]
 800db48:	429a      	cmp	r2, r3
 800db4a:	f040 8148 	bne.w	800ddde <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	685b      	ldr	r3, [r3, #4]
 800db52:	2b02      	cmp	r3, #2
 800db54:	d003      	beq.n	800db5e <HAL_GPIO_Init+0x4a>
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	685b      	ldr	r3, [r3, #4]
 800db5a:	2b12      	cmp	r3, #18
 800db5c:	d123      	bne.n	800dba6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800db5e:	69fb      	ldr	r3, [r7, #28]
 800db60:	08da      	lsrs	r2, r3, #3
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	3208      	adds	r2, #8
 800db66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800db6c:	69fb      	ldr	r3, [r7, #28]
 800db6e:	f003 0307 	and.w	r3, r3, #7
 800db72:	009b      	lsls	r3, r3, #2
 800db74:	220f      	movs	r2, #15
 800db76:	fa02 f303 	lsl.w	r3, r2, r3
 800db7a:	43db      	mvns	r3, r3
 800db7c:	69ba      	ldr	r2, [r7, #24]
 800db7e:	4013      	ands	r3, r2
 800db80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	691a      	ldr	r2, [r3, #16]
 800db86:	69fb      	ldr	r3, [r7, #28]
 800db88:	f003 0307 	and.w	r3, r3, #7
 800db8c:	009b      	lsls	r3, r3, #2
 800db8e:	fa02 f303 	lsl.w	r3, r2, r3
 800db92:	69ba      	ldr	r2, [r7, #24]
 800db94:	4313      	orrs	r3, r2
 800db96:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800db98:	69fb      	ldr	r3, [r7, #28]
 800db9a:	08da      	lsrs	r2, r3, #3
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	3208      	adds	r2, #8
 800dba0:	69b9      	ldr	r1, [r7, #24]
 800dba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800dbac:	69fb      	ldr	r3, [r7, #28]
 800dbae:	005b      	lsls	r3, r3, #1
 800dbb0:	2203      	movs	r2, #3
 800dbb2:	fa02 f303 	lsl.w	r3, r2, r3
 800dbb6:	43db      	mvns	r3, r3
 800dbb8:	69ba      	ldr	r2, [r7, #24]
 800dbba:	4013      	ands	r3, r2
 800dbbc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	685b      	ldr	r3, [r3, #4]
 800dbc2:	f003 0203 	and.w	r2, r3, #3
 800dbc6:	69fb      	ldr	r3, [r7, #28]
 800dbc8:	005b      	lsls	r3, r3, #1
 800dbca:	fa02 f303 	lsl.w	r3, r2, r3
 800dbce:	69ba      	ldr	r2, [r7, #24]
 800dbd0:	4313      	orrs	r3, r2
 800dbd2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	69ba      	ldr	r2, [r7, #24]
 800dbd8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	685b      	ldr	r3, [r3, #4]
 800dbde:	2b01      	cmp	r3, #1
 800dbe0:	d00b      	beq.n	800dbfa <HAL_GPIO_Init+0xe6>
 800dbe2:	683b      	ldr	r3, [r7, #0]
 800dbe4:	685b      	ldr	r3, [r3, #4]
 800dbe6:	2b02      	cmp	r3, #2
 800dbe8:	d007      	beq.n	800dbfa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800dbea:	683b      	ldr	r3, [r7, #0]
 800dbec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800dbee:	2b11      	cmp	r3, #17
 800dbf0:	d003      	beq.n	800dbfa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800dbf2:	683b      	ldr	r3, [r7, #0]
 800dbf4:	685b      	ldr	r3, [r3, #4]
 800dbf6:	2b12      	cmp	r3, #18
 800dbf8:	d130      	bne.n	800dc5c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	689b      	ldr	r3, [r3, #8]
 800dbfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800dc00:	69fb      	ldr	r3, [r7, #28]
 800dc02:	005b      	lsls	r3, r3, #1
 800dc04:	2203      	movs	r2, #3
 800dc06:	fa02 f303 	lsl.w	r3, r2, r3
 800dc0a:	43db      	mvns	r3, r3
 800dc0c:	69ba      	ldr	r2, [r7, #24]
 800dc0e:	4013      	ands	r3, r2
 800dc10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800dc12:	683b      	ldr	r3, [r7, #0]
 800dc14:	68da      	ldr	r2, [r3, #12]
 800dc16:	69fb      	ldr	r3, [r7, #28]
 800dc18:	005b      	lsls	r3, r3, #1
 800dc1a:	fa02 f303 	lsl.w	r3, r2, r3
 800dc1e:	69ba      	ldr	r2, [r7, #24]
 800dc20:	4313      	orrs	r3, r2
 800dc22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	69ba      	ldr	r2, [r7, #24]
 800dc28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	685b      	ldr	r3, [r3, #4]
 800dc2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800dc30:	2201      	movs	r2, #1
 800dc32:	69fb      	ldr	r3, [r7, #28]
 800dc34:	fa02 f303 	lsl.w	r3, r2, r3
 800dc38:	43db      	mvns	r3, r3
 800dc3a:	69ba      	ldr	r2, [r7, #24]
 800dc3c:	4013      	ands	r3, r2
 800dc3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	685b      	ldr	r3, [r3, #4]
 800dc44:	091b      	lsrs	r3, r3, #4
 800dc46:	f003 0201 	and.w	r2, r3, #1
 800dc4a:	69fb      	ldr	r3, [r7, #28]
 800dc4c:	fa02 f303 	lsl.w	r3, r2, r3
 800dc50:	69ba      	ldr	r2, [r7, #24]
 800dc52:	4313      	orrs	r3, r2
 800dc54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	69ba      	ldr	r2, [r7, #24]
 800dc5a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	68db      	ldr	r3, [r3, #12]
 800dc60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800dc62:	69fb      	ldr	r3, [r7, #28]
 800dc64:	005b      	lsls	r3, r3, #1
 800dc66:	2203      	movs	r2, #3
 800dc68:	fa02 f303 	lsl.w	r3, r2, r3
 800dc6c:	43db      	mvns	r3, r3
 800dc6e:	69ba      	ldr	r2, [r7, #24]
 800dc70:	4013      	ands	r3, r2
 800dc72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800dc74:	683b      	ldr	r3, [r7, #0]
 800dc76:	689a      	ldr	r2, [r3, #8]
 800dc78:	69fb      	ldr	r3, [r7, #28]
 800dc7a:	005b      	lsls	r3, r3, #1
 800dc7c:	fa02 f303 	lsl.w	r3, r2, r3
 800dc80:	69ba      	ldr	r2, [r7, #24]
 800dc82:	4313      	orrs	r3, r2
 800dc84:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	69ba      	ldr	r2, [r7, #24]
 800dc8a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800dc8c:	683b      	ldr	r3, [r7, #0]
 800dc8e:	685b      	ldr	r3, [r3, #4]
 800dc90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	f000 80a2 	beq.w	800ddde <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	60fb      	str	r3, [r7, #12]
 800dc9e:	4b57      	ldr	r3, [pc, #348]	; (800ddfc <HAL_GPIO_Init+0x2e8>)
 800dca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dca2:	4a56      	ldr	r2, [pc, #344]	; (800ddfc <HAL_GPIO_Init+0x2e8>)
 800dca4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800dca8:	6453      	str	r3, [r2, #68]	; 0x44
 800dcaa:	4b54      	ldr	r3, [pc, #336]	; (800ddfc <HAL_GPIO_Init+0x2e8>)
 800dcac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dcae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dcb2:	60fb      	str	r3, [r7, #12]
 800dcb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800dcb6:	4a52      	ldr	r2, [pc, #328]	; (800de00 <HAL_GPIO_Init+0x2ec>)
 800dcb8:	69fb      	ldr	r3, [r7, #28]
 800dcba:	089b      	lsrs	r3, r3, #2
 800dcbc:	3302      	adds	r3, #2
 800dcbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dcc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800dcc4:	69fb      	ldr	r3, [r7, #28]
 800dcc6:	f003 0303 	and.w	r3, r3, #3
 800dcca:	009b      	lsls	r3, r3, #2
 800dccc:	220f      	movs	r2, #15
 800dcce:	fa02 f303 	lsl.w	r3, r2, r3
 800dcd2:	43db      	mvns	r3, r3
 800dcd4:	69ba      	ldr	r2, [r7, #24]
 800dcd6:	4013      	ands	r3, r2
 800dcd8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	4a49      	ldr	r2, [pc, #292]	; (800de04 <HAL_GPIO_Init+0x2f0>)
 800dcde:	4293      	cmp	r3, r2
 800dce0:	d019      	beq.n	800dd16 <HAL_GPIO_Init+0x202>
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	4a48      	ldr	r2, [pc, #288]	; (800de08 <HAL_GPIO_Init+0x2f4>)
 800dce6:	4293      	cmp	r3, r2
 800dce8:	d013      	beq.n	800dd12 <HAL_GPIO_Init+0x1fe>
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	4a47      	ldr	r2, [pc, #284]	; (800de0c <HAL_GPIO_Init+0x2f8>)
 800dcee:	4293      	cmp	r3, r2
 800dcf0:	d00d      	beq.n	800dd0e <HAL_GPIO_Init+0x1fa>
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	4a46      	ldr	r2, [pc, #280]	; (800de10 <HAL_GPIO_Init+0x2fc>)
 800dcf6:	4293      	cmp	r3, r2
 800dcf8:	d007      	beq.n	800dd0a <HAL_GPIO_Init+0x1f6>
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	4a45      	ldr	r2, [pc, #276]	; (800de14 <HAL_GPIO_Init+0x300>)
 800dcfe:	4293      	cmp	r3, r2
 800dd00:	d101      	bne.n	800dd06 <HAL_GPIO_Init+0x1f2>
 800dd02:	2304      	movs	r3, #4
 800dd04:	e008      	b.n	800dd18 <HAL_GPIO_Init+0x204>
 800dd06:	2307      	movs	r3, #7
 800dd08:	e006      	b.n	800dd18 <HAL_GPIO_Init+0x204>
 800dd0a:	2303      	movs	r3, #3
 800dd0c:	e004      	b.n	800dd18 <HAL_GPIO_Init+0x204>
 800dd0e:	2302      	movs	r3, #2
 800dd10:	e002      	b.n	800dd18 <HAL_GPIO_Init+0x204>
 800dd12:	2301      	movs	r3, #1
 800dd14:	e000      	b.n	800dd18 <HAL_GPIO_Init+0x204>
 800dd16:	2300      	movs	r3, #0
 800dd18:	69fa      	ldr	r2, [r7, #28]
 800dd1a:	f002 0203 	and.w	r2, r2, #3
 800dd1e:	0092      	lsls	r2, r2, #2
 800dd20:	4093      	lsls	r3, r2
 800dd22:	69ba      	ldr	r2, [r7, #24]
 800dd24:	4313      	orrs	r3, r2
 800dd26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800dd28:	4935      	ldr	r1, [pc, #212]	; (800de00 <HAL_GPIO_Init+0x2ec>)
 800dd2a:	69fb      	ldr	r3, [r7, #28]
 800dd2c:	089b      	lsrs	r3, r3, #2
 800dd2e:	3302      	adds	r3, #2
 800dd30:	69ba      	ldr	r2, [r7, #24]
 800dd32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800dd36:	4b38      	ldr	r3, [pc, #224]	; (800de18 <HAL_GPIO_Init+0x304>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800dd3c:	693b      	ldr	r3, [r7, #16]
 800dd3e:	43db      	mvns	r3, r3
 800dd40:	69ba      	ldr	r2, [r7, #24]
 800dd42:	4013      	ands	r3, r2
 800dd44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800dd46:	683b      	ldr	r3, [r7, #0]
 800dd48:	685b      	ldr	r3, [r3, #4]
 800dd4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d003      	beq.n	800dd5a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800dd52:	69ba      	ldr	r2, [r7, #24]
 800dd54:	693b      	ldr	r3, [r7, #16]
 800dd56:	4313      	orrs	r3, r2
 800dd58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800dd5a:	4a2f      	ldr	r2, [pc, #188]	; (800de18 <HAL_GPIO_Init+0x304>)
 800dd5c:	69bb      	ldr	r3, [r7, #24]
 800dd5e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800dd60:	4b2d      	ldr	r3, [pc, #180]	; (800de18 <HAL_GPIO_Init+0x304>)
 800dd62:	685b      	ldr	r3, [r3, #4]
 800dd64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800dd66:	693b      	ldr	r3, [r7, #16]
 800dd68:	43db      	mvns	r3, r3
 800dd6a:	69ba      	ldr	r2, [r7, #24]
 800dd6c:	4013      	ands	r3, r2
 800dd6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800dd70:	683b      	ldr	r3, [r7, #0]
 800dd72:	685b      	ldr	r3, [r3, #4]
 800dd74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d003      	beq.n	800dd84 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800dd7c:	69ba      	ldr	r2, [r7, #24]
 800dd7e:	693b      	ldr	r3, [r7, #16]
 800dd80:	4313      	orrs	r3, r2
 800dd82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800dd84:	4a24      	ldr	r2, [pc, #144]	; (800de18 <HAL_GPIO_Init+0x304>)
 800dd86:	69bb      	ldr	r3, [r7, #24]
 800dd88:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800dd8a:	4b23      	ldr	r3, [pc, #140]	; (800de18 <HAL_GPIO_Init+0x304>)
 800dd8c:	689b      	ldr	r3, [r3, #8]
 800dd8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800dd90:	693b      	ldr	r3, [r7, #16]
 800dd92:	43db      	mvns	r3, r3
 800dd94:	69ba      	ldr	r2, [r7, #24]
 800dd96:	4013      	ands	r3, r2
 800dd98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	685b      	ldr	r3, [r3, #4]
 800dd9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d003      	beq.n	800ddae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800dda6:	69ba      	ldr	r2, [r7, #24]
 800dda8:	693b      	ldr	r3, [r7, #16]
 800ddaa:	4313      	orrs	r3, r2
 800ddac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800ddae:	4a1a      	ldr	r2, [pc, #104]	; (800de18 <HAL_GPIO_Init+0x304>)
 800ddb0:	69bb      	ldr	r3, [r7, #24]
 800ddb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800ddb4:	4b18      	ldr	r3, [pc, #96]	; (800de18 <HAL_GPIO_Init+0x304>)
 800ddb6:	68db      	ldr	r3, [r3, #12]
 800ddb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ddba:	693b      	ldr	r3, [r7, #16]
 800ddbc:	43db      	mvns	r3, r3
 800ddbe:	69ba      	ldr	r2, [r7, #24]
 800ddc0:	4013      	ands	r3, r2
 800ddc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800ddc4:	683b      	ldr	r3, [r7, #0]
 800ddc6:	685b      	ldr	r3, [r3, #4]
 800ddc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d003      	beq.n	800ddd8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800ddd0:	69ba      	ldr	r2, [r7, #24]
 800ddd2:	693b      	ldr	r3, [r7, #16]
 800ddd4:	4313      	orrs	r3, r2
 800ddd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800ddd8:	4a0f      	ldr	r2, [pc, #60]	; (800de18 <HAL_GPIO_Init+0x304>)
 800ddda:	69bb      	ldr	r3, [r7, #24]
 800dddc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ddde:	69fb      	ldr	r3, [r7, #28]
 800dde0:	3301      	adds	r3, #1
 800dde2:	61fb      	str	r3, [r7, #28]
 800dde4:	69fb      	ldr	r3, [r7, #28]
 800dde6:	2b0f      	cmp	r3, #15
 800dde8:	f67f aea2 	bls.w	800db30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800ddec:	bf00      	nop
 800ddee:	bf00      	nop
 800ddf0:	3724      	adds	r7, #36	; 0x24
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf8:	4770      	bx	lr
 800ddfa:	bf00      	nop
 800ddfc:	40023800 	.word	0x40023800
 800de00:	40013800 	.word	0x40013800
 800de04:	40020000 	.word	0x40020000
 800de08:	40020400 	.word	0x40020400
 800de0c:	40020800 	.word	0x40020800
 800de10:	40020c00 	.word	0x40020c00
 800de14:	40021000 	.word	0x40021000
 800de18:	40013c00 	.word	0x40013c00

0800de1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800de1c:	b480      	push	{r7}
 800de1e:	b085      	sub	sp, #20
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
 800de24:	460b      	mov	r3, r1
 800de26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	691a      	ldr	r2, [r3, #16]
 800de2c:	887b      	ldrh	r3, [r7, #2]
 800de2e:	4013      	ands	r3, r2
 800de30:	2b00      	cmp	r3, #0
 800de32:	d002      	beq.n	800de3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800de34:	2301      	movs	r3, #1
 800de36:	73fb      	strb	r3, [r7, #15]
 800de38:	e001      	b.n	800de3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800de3a:	2300      	movs	r3, #0
 800de3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800de3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800de40:	4618      	mov	r0, r3
 800de42:	3714      	adds	r7, #20
 800de44:	46bd      	mov	sp, r7
 800de46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4a:	4770      	bx	lr

0800de4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800de4c:	b480      	push	{r7}
 800de4e:	b083      	sub	sp, #12
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
 800de54:	460b      	mov	r3, r1
 800de56:	807b      	strh	r3, [r7, #2]
 800de58:	4613      	mov	r3, r2
 800de5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800de5c:	787b      	ldrb	r3, [r7, #1]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d003      	beq.n	800de6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800de62:	887a      	ldrh	r2, [r7, #2]
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800de68:	e003      	b.n	800de72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800de6a:	887b      	ldrh	r3, [r7, #2]
 800de6c:	041a      	lsls	r2, r3, #16
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	619a      	str	r2, [r3, #24]
}
 800de72:	bf00      	nop
 800de74:	370c      	adds	r7, #12
 800de76:	46bd      	mov	sp, r7
 800de78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7c:	4770      	bx	lr
	...

0800de80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800de80:	b580      	push	{r7, lr}
 800de82:	b082      	sub	sp, #8
 800de84:	af00      	add	r7, sp, #0
 800de86:	4603      	mov	r3, r0
 800de88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800de8a:	4b08      	ldr	r3, [pc, #32]	; (800deac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800de8c:	695a      	ldr	r2, [r3, #20]
 800de8e:	88fb      	ldrh	r3, [r7, #6]
 800de90:	4013      	ands	r3, r2
 800de92:	2b00      	cmp	r3, #0
 800de94:	d006      	beq.n	800dea4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800de96:	4a05      	ldr	r2, [pc, #20]	; (800deac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800de98:	88fb      	ldrh	r3, [r7, #6]
 800de9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800de9c:	88fb      	ldrh	r3, [r7, #6]
 800de9e:	4618      	mov	r0, r3
 800dea0:	f7fe ffc6 	bl	800ce30 <HAL_GPIO_EXTI_Callback>
  }
}
 800dea4:	bf00      	nop
 800dea6:	3708      	adds	r7, #8
 800dea8:	46bd      	mov	sp, r7
 800deaa:	bd80      	pop	{r7, pc}
 800deac:	40013c00 	.word	0x40013c00

0800deb0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	b08c      	sub	sp, #48	; 0x30
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	623b      	str	r3, [r7, #32]
  uint32_t i = 0U, ep_intr = 0U, epint = 0U, epnum = 0U;
 800debe:	2300      	movs	r3, #0
 800dec0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dec2:	2300      	movs	r3, #0
 800dec4:	62bb      	str	r3, [r7, #40]	; 0x28
 800dec6:	2300      	movs	r3, #0
 800dec8:	61fb      	str	r3, [r7, #28]
 800deca:	2300      	movs	r3, #0
 800decc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fifoemptymsk = 0U, temp = 0U;
 800dece:	2300      	movs	r3, #0
 800ded0:	61bb      	str	r3, [r7, #24]
 800ded2:	2300      	movs	r3, #0
 800ded4:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000;
 800ded6:	4b7c      	ldr	r3, [pc, #496]	; (800e0c8 <HAL_PCD_IRQHandler+0x218>)
 800ded8:	613b      	str	r3, [r7, #16]
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	4618      	mov	r0, r3
 800dee0:	f004 fb6f 	bl	80125c2 <USB_GetMode>
 800dee4:	4603      	mov	r3, r0
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	f040 845c 	bne.w	800e7a4 <HAL_PCD_IRQHandler+0x8f4>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	4618      	mov	r0, r3
 800def2:	f004 fadb 	bl	80124ac <USB_ReadInterrupts>
 800def6:	4603      	mov	r3, r0
 800def8:	2b00      	cmp	r3, #0
 800defa:	f000 8452 	beq.w	800e7a2 <HAL_PCD_IRQHandler+0x8f2>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	4618      	mov	r0, r3
 800df04:	f004 fad2 	bl	80124ac <USB_ReadInterrupts>
 800df08:	4603      	mov	r3, r0
 800df0a:	f003 0302 	and.w	r3, r3, #2
 800df0e:	2b02      	cmp	r3, #2
 800df10:	d107      	bne.n	800df22 <HAL_PCD_IRQHandler+0x72>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	695a      	ldr	r2, [r3, #20]
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	f002 0202 	and.w	r2, r2, #2
 800df20:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	4618      	mov	r0, r3
 800df28:	f004 fac0 	bl	80124ac <USB_ReadInterrupts>
 800df2c:	4603      	mov	r3, r0
 800df2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800df32:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800df36:	f040 80b2 	bne.w	800e09e <HAL_PCD_IRQHandler+0x1ee>
    {
      epnum = 0U;
 800df3a:	2300      	movs	r3, #0
 800df3c:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	4618      	mov	r0, r3
 800df44:	f004 fac7 	bl	80124d6 <USB_ReadDevAllOutEpInterrupt>
 800df48:	62b8      	str	r0, [r7, #40]	; 0x28
      
      while ( ep_intr )
 800df4a:	e0a4      	b.n	800e096 <HAL_PCD_IRQHandler+0x1e6>
      {
        if (ep_intr & 0x1U)
 800df4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df4e:	f003 0301 	and.w	r3, r3, #1
 800df52:	2b00      	cmp	r3, #0
 800df54:	f000 8099 	beq.w	800e08a <HAL_PCD_IRQHandler+0x1da>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df5e:	b2d2      	uxtb	r2, r2
 800df60:	4611      	mov	r1, r2
 800df62:	4618      	mov	r0, r3
 800df64:	f004 fae7 	bl	8012536 <USB_ReadDevOutEPInterrupt>
 800df68:	61f8      	str	r0, [r7, #28]
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800df6a:	69fb      	ldr	r3, [r7, #28]
 800df6c:	f003 0301 	and.w	r3, r3, #1
 800df70:	2b00      	cmp	r3, #0
 800df72:	d06b      	beq.n	800e04c <HAL_PCD_IRQHandler+0x19c>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800df74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df76:	015a      	lsls	r2, r3, #5
 800df78:	6a3b      	ldr	r3, [r7, #32]
 800df7a:	4413      	add	r3, r2
 800df7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df80:	461a      	mov	r2, r3
 800df82:	2301      	movs	r3, #1
 800df84:	6093      	str	r3, [r2, #8]
            
            if(hpcd->Init.dma_enable == 1U)
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	691b      	ldr	r3, [r3, #16]
 800df8a:	2b01      	cmp	r3, #1
 800df8c:	d13c      	bne.n	800e008 <HAL_PCD_IRQHandler+0x158>
            {
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 800df8e:	6879      	ldr	r1, [r7, #4]
 800df90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df92:	4613      	mov	r3, r2
 800df94:	00db      	lsls	r3, r3, #3
 800df96:	1a9b      	subs	r3, r3, r2
 800df98:	009b      	lsls	r3, r3, #2
 800df9a:	440b      	add	r3, r1
 800df9c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800dfa0:	681a      	ldr	r2, [r3, #0]
 800dfa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfa4:	0159      	lsls	r1, r3, #5
 800dfa6:	6a3b      	ldr	r3, [r7, #32]
 800dfa8:	440b      	add	r3, r1
 800dfaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dfae:	691b      	ldr	r3, [r3, #16]
 800dfb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dfb4:	1ad1      	subs	r1, r2, r3
 800dfb6:	6878      	ldr	r0, [r7, #4]
 800dfb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dfba:	4613      	mov	r3, r2
 800dfbc:	00db      	lsls	r3, r3, #3
 800dfbe:	1a9b      	subs	r3, r3, r2
 800dfc0:	009b      	lsls	r3, r3, #2
 800dfc2:	4403      	add	r3, r0
 800dfc4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800dfc8:	6019      	str	r1, [r3, #0]
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 800dfca:	6879      	ldr	r1, [r7, #4]
 800dfcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dfce:	4613      	mov	r3, r2
 800dfd0:	00db      	lsls	r3, r3, #3
 800dfd2:	1a9b      	subs	r3, r3, r2
 800dfd4:	009b      	lsls	r3, r3, #2
 800dfd6:	440b      	add	r3, r1
 800dfd8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800dfdc:	6819      	ldr	r1, [r3, #0]
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dfe2:	4613      	mov	r3, r2
 800dfe4:	00db      	lsls	r3, r3, #3
 800dfe6:	1a9b      	subs	r3, r3, r2
 800dfe8:	009b      	lsls	r3, r3, #2
 800dfea:	4403      	add	r3, r0
 800dfec:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	4419      	add	r1, r3
 800dff4:	6878      	ldr	r0, [r7, #4]
 800dff6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dff8:	4613      	mov	r3, r2
 800dffa:	00db      	lsls	r3, r3, #3
 800dffc:	1a9b      	subs	r3, r3, r2
 800dffe:	009b      	lsls	r3, r3, #2
 800e000:	4403      	add	r3, r0
 800e002:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800e006:	6019      	str	r1, [r3, #0]
            }
            
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 800e008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e00a:	b2db      	uxtb	r3, r3
 800e00c:	4619      	mov	r1, r3
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f7f6 fa52 	bl	80044b8 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	691b      	ldr	r3, [r3, #16]
 800e018:	2b01      	cmp	r3, #1
 800e01a:	d117      	bne.n	800e04c <HAL_PCD_IRQHandler+0x19c>
            {
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800e01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d114      	bne.n	800e04c <HAL_PCD_IRQHandler+0x19c>
 800e022:	6879      	ldr	r1, [r7, #4]
 800e024:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e026:	4613      	mov	r3, r2
 800e028:	00db      	lsls	r3, r3, #3
 800e02a:	1a9b      	subs	r3, r3, r2
 800e02c:	009b      	lsls	r3, r3, #2
 800e02e:	440b      	add	r3, r1
 800e030:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d108      	bne.n	800e04c <HAL_PCD_IRQHandler+0x19c>
              {
                 /* this is ZLP, so prepare EP0 for next setup */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	6818      	ldr	r0, [r3, #0]
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800e044:	461a      	mov	r2, r3
 800e046:	2101      	movs	r1, #1
 800e048:	f004 fafc 	bl	8012644 <USB_EP0_OutStart>
              }              
            }
          }
          
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800e04c:	69fb      	ldr	r3, [r7, #28]
 800e04e:	f003 0308 	and.w	r3, r3, #8
 800e052:	2b00      	cmp	r3, #0
 800e054:	d00b      	beq.n	800e06e <HAL_PCD_IRQHandler+0x1be>
          {
            /* Inform the upper layer that a setup packet is available */
            HAL_PCD_SetupStageCallback(hpcd);
 800e056:	6878      	ldr	r0, [r7, #4]
 800e058:	f7f6 fa1c 	bl	8004494 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800e05c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e05e:	015a      	lsls	r2, r3, #5
 800e060:	6a3b      	ldr	r3, [r7, #32]
 800e062:	4413      	add	r3, r2
 800e064:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e068:	461a      	mov	r2, r3
 800e06a:	2308      	movs	r3, #8
 800e06c:	6093      	str	r3, [r2, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800e06e:	69fb      	ldr	r3, [r7, #28]
 800e070:	f003 0310 	and.w	r3, r3, #16
 800e074:	2b00      	cmp	r3, #0
 800e076:	d008      	beq.n	800e08a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800e078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e07a:	015a      	lsls	r2, r3, #5
 800e07c:	6a3b      	ldr	r3, [r7, #32]
 800e07e:	4413      	add	r3, r2
 800e080:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e084:	461a      	mov	r2, r3
 800e086:	2310      	movs	r3, #16
 800e088:	6093      	str	r3, [r2, #8]
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
          }
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        }
        epnum++;
 800e08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e08c:	3301      	adds	r3, #1
 800e08e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800e090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e092:	085b      	lsrs	r3, r3, #1
 800e094:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 800e096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e098:	2b00      	cmp	r3, #0
 800e09a:	f47f af57 	bne.w	800df4c <HAL_PCD_IRQHandler+0x9c>
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	f004 fa02 	bl	80124ac <USB_ReadInterrupts>
 800e0a8:	4603      	mov	r3, r0
 800e0aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e0ae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e0b2:	f040 80c4 	bne.w	800e23e <HAL_PCD_IRQHandler+0x38e>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	f004 fa23 	bl	8012506 <USB_ReadDevAllInEpInterrupt>
 800e0c0:	62b8      	str	r0, [r7, #40]	; 0x28
      
      epnum = 0U;
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	627b      	str	r3, [r7, #36]	; 0x24
      
      while ( ep_intr )
 800e0c6:	e0b6      	b.n	800e236 <HAL_PCD_IRQHandler+0x386>
 800e0c8:	0aba9500 	.word	0x0aba9500
      {
        if (ep_intr & 0x1U) /* In ITR */
 800e0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0ce:	f003 0301 	and.w	r3, r3, #1
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	f000 80a9 	beq.w	800e22a <HAL_PCD_IRQHandler+0x37a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e0de:	b2d2      	uxtb	r2, r2
 800e0e0:	4611      	mov	r1, r2
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	f004 fa43 	bl	801256e <USB_ReadDevInEPInterrupt>
 800e0e8:	61f8      	str	r0, [r7, #28]

           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800e0ea:	69fb      	ldr	r3, [r7, #28]
 800e0ec:	f003 0301 	and.w	r3, r3, #1
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d059      	beq.n	800e1a8 <HAL_PCD_IRQHandler+0x2f8>
          {
            fifoemptymsk = 0x1U << epnum;
 800e0f4:	2201      	movs	r2, #1
 800e0f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0f8:	fa02 f303 	lsl.w	r3, r2, r3
 800e0fc:	61bb      	str	r3, [r7, #24]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800e0fe:	6a3b      	ldr	r3, [r7, #32]
 800e100:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e104:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e106:	69bb      	ldr	r3, [r7, #24]
 800e108:	43db      	mvns	r3, r3
 800e10a:	6a39      	ldr	r1, [r7, #32]
 800e10c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e110:	4013      	ands	r3, r2
 800e112:	634b      	str	r3, [r1, #52]	; 0x34
            
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800e114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e116:	015a      	lsls	r2, r3, #5
 800e118:	6a3b      	ldr	r3, [r7, #32]
 800e11a:	4413      	add	r3, r2
 800e11c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e120:	461a      	mov	r2, r3
 800e122:	2301      	movs	r3, #1
 800e124:	6093      	str	r3, [r2, #8]
            
            if (hpcd->Init.dma_enable == 1U)
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	691b      	ldr	r3, [r3, #16]
 800e12a:	2b01      	cmp	r3, #1
 800e12c:	d11b      	bne.n	800e166 <HAL_PCD_IRQHandler+0x2b6>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 800e12e:	6879      	ldr	r1, [r7, #4]
 800e130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e132:	4613      	mov	r3, r2
 800e134:	00db      	lsls	r3, r3, #3
 800e136:	1a9b      	subs	r3, r3, r2
 800e138:	009b      	lsls	r3, r3, #2
 800e13a:	440b      	add	r3, r1
 800e13c:	3344      	adds	r3, #68	; 0x44
 800e13e:	6819      	ldr	r1, [r3, #0]
 800e140:	6878      	ldr	r0, [r7, #4]
 800e142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e144:	4613      	mov	r3, r2
 800e146:	00db      	lsls	r3, r3, #3
 800e148:	1a9b      	subs	r3, r3, r2
 800e14a:	009b      	lsls	r3, r3, #2
 800e14c:	4403      	add	r3, r0
 800e14e:	3340      	adds	r3, #64	; 0x40
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	4419      	add	r1, r3
 800e154:	6878      	ldr	r0, [r7, #4]
 800e156:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e158:	4613      	mov	r3, r2
 800e15a:	00db      	lsls	r3, r3, #3
 800e15c:	1a9b      	subs	r3, r3, r2
 800e15e:	009b      	lsls	r3, r3, #2
 800e160:	4403      	add	r3, r0
 800e162:	3344      	adds	r3, #68	; 0x44
 800e164:	6019      	str	r1, [r3, #0]
            }
                                      
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 800e166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e168:	b2db      	uxtb	r3, r3
 800e16a:	4619      	mov	r1, r3
 800e16c:	6878      	ldr	r0, [r7, #4]
 800e16e:	f7f6 f9be 	bl	80044ee <HAL_PCD_DataInStageCallback>

            if (hpcd->Init.dma_enable == 1U)
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	691b      	ldr	r3, [r3, #16]
 800e176:	2b01      	cmp	r3, #1
 800e178:	d116      	bne.n	800e1a8 <HAL_PCD_IRQHandler+0x2f8>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800e17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d113      	bne.n	800e1a8 <HAL_PCD_IRQHandler+0x2f8>
 800e180:	6879      	ldr	r1, [r7, #4]
 800e182:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e184:	4613      	mov	r3, r2
 800e186:	00db      	lsls	r3, r3, #3
 800e188:	1a9b      	subs	r3, r3, r2
 800e18a:	009b      	lsls	r3, r3, #2
 800e18c:	440b      	add	r3, r1
 800e18e:	334c      	adds	r3, #76	; 0x4c
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d108      	bne.n	800e1a8 <HAL_PCD_IRQHandler+0x2f8>
              {
                /* prepare to rx more setup packets */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	6818      	ldr	r0, [r3, #0]
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800e1a0:	461a      	mov	r2, r3
 800e1a2:	2101      	movs	r1, #1
 800e1a4:	f004 fa4e 	bl	8012644 <USB_EP0_OutStart>
              }
            }           
          }
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800e1a8:	69fb      	ldr	r3, [r7, #28]
 800e1aa:	f003 0308 	and.w	r3, r3, #8
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d008      	beq.n	800e1c4 <HAL_PCD_IRQHandler+0x314>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800e1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1b4:	015a      	lsls	r2, r3, #5
 800e1b6:	6a3b      	ldr	r3, [r7, #32]
 800e1b8:	4413      	add	r3, r2
 800e1ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1be:	461a      	mov	r2, r3
 800e1c0:	2308      	movs	r3, #8
 800e1c2:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800e1c4:	69fb      	ldr	r3, [r7, #28]
 800e1c6:	f003 0310 	and.w	r3, r3, #16
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d008      	beq.n	800e1e0 <HAL_PCD_IRQHandler+0x330>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800e1ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1d0:	015a      	lsls	r2, r3, #5
 800e1d2:	6a3b      	ldr	r3, [r7, #32]
 800e1d4:	4413      	add	r3, r2
 800e1d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1da:	461a      	mov	r2, r3
 800e1dc:	2310      	movs	r3, #16
 800e1de:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800e1e0:	69fb      	ldr	r3, [r7, #28]
 800e1e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d008      	beq.n	800e1fc <HAL_PCD_IRQHandler+0x34c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800e1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ec:	015a      	lsls	r2, r3, #5
 800e1ee:	6a3b      	ldr	r3, [r7, #32]
 800e1f0:	4413      	add	r3, r2
 800e1f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1f6:	461a      	mov	r2, r3
 800e1f8:	2340      	movs	r3, #64	; 0x40
 800e1fa:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800e1fc:	69fb      	ldr	r3, [r7, #28]
 800e1fe:	f003 0302 	and.w	r3, r3, #2
 800e202:	2b00      	cmp	r3, #0
 800e204:	d008      	beq.n	800e218 <HAL_PCD_IRQHandler+0x368>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800e206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e208:	015a      	lsls	r2, r3, #5
 800e20a:	6a3b      	ldr	r3, [r7, #32]
 800e20c:	4413      	add	r3, r2
 800e20e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e212:	461a      	mov	r2, r3
 800e214:	2302      	movs	r3, #2
 800e216:	6093      	str	r3, [r2, #8]
          }       
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800e218:	69fb      	ldr	r3, [r7, #28]
 800e21a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d003      	beq.n	800e22a <HAL_PCD_IRQHandler+0x37a>
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
 800e222:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	f000 fca1 	bl	800eb6c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800e22a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e22c:	3301      	adds	r3, #1
 800e22e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800e230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e232:	085b      	lsrs	r3, r3, #1
 800e234:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 800e236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e238:	2b00      	cmp	r3, #0
 800e23a:	f47f af47 	bne.w	800e0cc <HAL_PCD_IRQHandler+0x21c>
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	4618      	mov	r0, r3
 800e244:	f004 f932 	bl	80124ac <USB_ReadInterrupts>
 800e248:	4603      	mov	r3, r0
 800e24a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e24e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e252:	d114      	bne.n	800e27e <HAL_PCD_IRQHandler+0x3ce>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800e254:	6a3b      	ldr	r3, [r7, #32]
 800e256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e25a:	685b      	ldr	r3, [r3, #4]
 800e25c:	6a3a      	ldr	r2, [r7, #32]
 800e25e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e262:	f023 0301 	bic.w	r3, r3, #1
 800e266:	6053      	str	r3, [r2, #4]
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f7f6 f9b7 	bl	80045dc <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	695a      	ldr	r2, [r3, #20]
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800e27c:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	4618      	mov	r0, r3
 800e284:	f004 f912 	bl	80124ac <USB_ReadInterrupts>
 800e288:	4603      	mov	r3, r0
 800e28a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e28e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e292:	d112      	bne.n	800e2ba <HAL_PCD_IRQHandler+0x40a>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800e294:	6a3b      	ldr	r3, [r7, #32]
 800e296:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e29a:	689b      	ldr	r3, [r3, #8]
 800e29c:	f003 0301 	and.w	r3, r3, #1
 800e2a0:	2b01      	cmp	r3, #1
 800e2a2:	d102      	bne.n	800e2aa <HAL_PCD_IRQHandler+0x3fa>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 800e2a4:	6878      	ldr	r0, [r7, #4]
 800e2a6:	f7f6 f973 	bl	8004590 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	695a      	ldr	r2, [r3, #20]
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800e2b8:	615a      	str	r2, [r3, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	4618      	mov	r0, r3
 800e2c0:	f004 f8f4 	bl	80124ac <USB_ReadInterrupts>
 800e2c4:	4603      	mov	r3, r0
 800e2c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e2ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e2ce:	f040 808a 	bne.w	800e3e6 <HAL_PCD_IRQHandler+0x536>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 800e2d2:	6a3b      	ldr	r3, [r7, #32]
 800e2d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e2d8:	685b      	ldr	r3, [r3, #4]
 800e2da:	6a3a      	ldr	r2, [r7, #32]
 800e2dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e2e0:	f023 0301 	bic.w	r3, r3, #1
 800e2e4:	6053      	str	r3, [r2, #4]
      USB_FlushTxFifo(hpcd->Instance , 0U);
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	2100      	movs	r1, #0
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f003 fb29 	bl	8011944 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e2f6:	e014      	b.n	800e322 <HAL_PCD_IRQHandler+0x472>
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 800e2f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2fa:	015a      	lsls	r2, r3, #5
 800e2fc:	6a3b      	ldr	r3, [r7, #32]
 800e2fe:	4413      	add	r3, r2
 800e300:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e304:	461a      	mov	r2, r3
 800e306:	23ff      	movs	r3, #255	; 0xff
 800e308:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 800e30a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e30c:	015a      	lsls	r2, r3, #5
 800e30e:	6a3b      	ldr	r3, [r7, #32]
 800e310:	4413      	add	r3, r2
 800e312:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e316:	461a      	mov	r2, r3
 800e318:	23ff      	movs	r3, #255	; 0xff
 800e31a:	6093      	str	r3, [r2, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e31c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e31e:	3301      	adds	r3, #1
 800e320:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	685b      	ldr	r3, [r3, #4]
 800e326:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e328:	429a      	cmp	r2, r3
 800e32a:	d3e5      	bcc.n	800e2f8 <HAL_PCD_IRQHandler+0x448>
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 800e32c:	6a3b      	ldr	r3, [r7, #32]
 800e32e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e332:	461a      	mov	r2, r3
 800e334:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e338:	6193      	str	r3, [r2, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800e33a:	6a3b      	ldr	r3, [r7, #32]
 800e33c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e340:	69db      	ldr	r3, [r3, #28]
 800e342:	6a3a      	ldr	r2, [r7, #32]
 800e344:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e348:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800e34c:	61d3      	str	r3, [r2, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e352:	2b00      	cmp	r3, #0
 800e354:	d016      	beq.n	800e384 <HAL_PCD_IRQHandler+0x4d4>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 800e356:	6a3b      	ldr	r3, [r7, #32]
 800e358:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e35c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e360:	6a3a      	ldr	r2, [r7, #32]
 800e362:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e366:	f043 030b 	orr.w	r3, r3, #11
 800e36a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 800e36e:	6a3b      	ldr	r3, [r7, #32]
 800e370:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e376:	6a3a      	ldr	r2, [r7, #32]
 800e378:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e37c:	f043 030b 	orr.w	r3, r3, #11
 800e380:	6453      	str	r3, [r2, #68]	; 0x44
 800e382:	e013      	b.n	800e3ac <HAL_PCD_IRQHandler+0x4fc>
      else
      {
#ifdef USB_OTG_DOEPINT_OTEPSPR
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM | USB_OTG_DOEPMSK_OTEPSPRM);
#else
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 800e384:	6a3b      	ldr	r3, [r7, #32]
 800e386:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e38a:	695b      	ldr	r3, [r3, #20]
 800e38c:	6a3a      	ldr	r2, [r7, #32]
 800e38e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e392:	f043 030b 	orr.w	r3, r3, #11
 800e396:	6153      	str	r3, [r2, #20]
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 800e398:	6a3b      	ldr	r3, [r7, #32]
 800e39a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e39e:	691b      	ldr	r3, [r3, #16]
 800e3a0:	6a3a      	ldr	r2, [r7, #32]
 800e3a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e3a6:	f043 030b 	orr.w	r3, r3, #11
 800e3aa:	6113      	str	r3, [r2, #16]
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800e3ac:	6a3b      	ldr	r3, [r7, #32]
 800e3ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	6a3a      	ldr	r2, [r7, #32]
 800e3b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e3ba:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800e3be:	6013      	str	r3, [r2, #0]
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	6818      	ldr	r0, [r3, #0]
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	691b      	ldr	r3, [r3, #16]
 800e3c8:	b2d9      	uxtb	r1, r3
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800e3d0:	461a      	mov	r2, r3
 800e3d2:	f004 f937 	bl	8012644 <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	695a      	ldr	r2, [r3, #20]
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800e3e4:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f004 f85e 	bl	80124ac <USB_ReadInterrupts>
 800e3f0:	4603      	mov	r3, r0
 800e3f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e3f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e3fa:	f040 80d7 	bne.w	800e5ac <HAL_PCD_IRQHandler+0x6fc>
    {
      USB_ActivateSetup(hpcd->Instance);
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	4618      	mov	r0, r3
 800e404:	f004 f8eb 	bl	80125de <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	68da      	ldr	r2, [r3, #12]
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800e416:	60da      	str	r2, [r3, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	4618      	mov	r0, r3
 800e41e:	f003 fab7 	bl	8011990 <USB_GetDevSpeed>
 800e422:	4603      	mov	r3, r0
 800e424:	2b00      	cmp	r3, #0
 800e426:	d10f      	bne.n	800e448 <HAL_PCD_IRQHandler+0x598>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	2200      	movs	r2, #0
 800e42c:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e434:	615a      	str	r2, [r3, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	68da      	ldr	r2, [r3, #12]
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800e444:	60da      	str	r2, [r3, #12]
 800e446:	e0a6      	b.n	800e596 <HAL_PCD_IRQHandler+0x6e6>
      }
      else
      {
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	2203      	movs	r2, #3
 800e44c:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	2240      	movs	r2, #64	; 0x40
 800e452:	615a      	str	r2, [r3, #20]
        /* The USBTRD is configured according to the tables below, depending on AHB frequency 
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */
        
        if((hclk >= 14200000)&&(hclk < 15000000))
 800e454:	693b      	ldr	r3, [r7, #16]
 800e456:	4a7b      	ldr	r2, [pc, #492]	; (800e644 <HAL_PCD_IRQHandler+0x794>)
 800e458:	4293      	cmp	r3, r2
 800e45a:	d90c      	bls.n	800e476 <HAL_PCD_IRQHandler+0x5c6>
 800e45c:	693b      	ldr	r3, [r7, #16]
 800e45e:	4a7a      	ldr	r2, [pc, #488]	; (800e648 <HAL_PCD_IRQHandler+0x798>)
 800e460:	4293      	cmp	r3, r2
 800e462:	d208      	bcs.n	800e476 <HAL_PCD_IRQHandler+0x5c6>
        {
          /* hclk Clock Range between 14.2-15 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	68da      	ldr	r2, [r3, #12]
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
 800e472:	60da      	str	r2, [r3, #12]
 800e474:	e08f      	b.n	800e596 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 15000000)&&(hclk < 16000000))
 800e476:	693b      	ldr	r3, [r7, #16]
 800e478:	4a73      	ldr	r2, [pc, #460]	; (800e648 <HAL_PCD_IRQHandler+0x798>)
 800e47a:	4293      	cmp	r3, r2
 800e47c:	d30c      	bcc.n	800e498 <HAL_PCD_IRQHandler+0x5e8>
 800e47e:	693b      	ldr	r3, [r7, #16]
 800e480:	4a72      	ldr	r2, [pc, #456]	; (800e64c <HAL_PCD_IRQHandler+0x79c>)
 800e482:	4293      	cmp	r3, r2
 800e484:	d208      	bcs.n	800e498 <HAL_PCD_IRQHandler+0x5e8>
        {
          /* hclk Clock Range between 15-16 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	68da      	ldr	r2, [r3, #12]
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 800e494:	60da      	str	r2, [r3, #12]
 800e496:	e07e      	b.n	800e596 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 16000000)&&(hclk < 17200000))
 800e498:	693b      	ldr	r3, [r7, #16]
 800e49a:	4a6c      	ldr	r2, [pc, #432]	; (800e64c <HAL_PCD_IRQHandler+0x79c>)
 800e49c:	4293      	cmp	r3, r2
 800e49e:	d30c      	bcc.n	800e4ba <HAL_PCD_IRQHandler+0x60a>
 800e4a0:	693b      	ldr	r3, [r7, #16]
 800e4a2:	4a6b      	ldr	r2, [pc, #428]	; (800e650 <HAL_PCD_IRQHandler+0x7a0>)
 800e4a4:	4293      	cmp	r3, r2
 800e4a6:	d208      	bcs.n	800e4ba <HAL_PCD_IRQHandler+0x60a>
        {
          /* hclk Clock Range between 16-17.2 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	68da      	ldr	r2, [r3, #12]
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 800e4b6:	60da      	str	r2, [r3, #12]
 800e4b8:	e06d      	b.n	800e596 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 17200000)&&(hclk < 18500000))
 800e4ba:	693b      	ldr	r3, [r7, #16]
 800e4bc:	4a64      	ldr	r2, [pc, #400]	; (800e650 <HAL_PCD_IRQHandler+0x7a0>)
 800e4be:	4293      	cmp	r3, r2
 800e4c0:	d30c      	bcc.n	800e4dc <HAL_PCD_IRQHandler+0x62c>
 800e4c2:	693b      	ldr	r3, [r7, #16]
 800e4c4:	4a63      	ldr	r2, [pc, #396]	; (800e654 <HAL_PCD_IRQHandler+0x7a4>)
 800e4c6:	4293      	cmp	r3, r2
 800e4c8:	d808      	bhi.n	800e4dc <HAL_PCD_IRQHandler+0x62c>
        {
          /* hclk Clock Range between 17.2-18.5 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	68da      	ldr	r2, [r3, #12]
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800e4d8:	60da      	str	r2, [r3, #12]
 800e4da:	e05c      	b.n	800e596 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 18500000)&&(hclk < 20000000))
 800e4dc:	693b      	ldr	r3, [r7, #16]
 800e4de:	4a5d      	ldr	r2, [pc, #372]	; (800e654 <HAL_PCD_IRQHandler+0x7a4>)
 800e4e0:	4293      	cmp	r3, r2
 800e4e2:	d90c      	bls.n	800e4fe <HAL_PCD_IRQHandler+0x64e>
 800e4e4:	693b      	ldr	r3, [r7, #16]
 800e4e6:	4a5c      	ldr	r2, [pc, #368]	; (800e658 <HAL_PCD_IRQHandler+0x7a8>)
 800e4e8:	4293      	cmp	r3, r2
 800e4ea:	d808      	bhi.n	800e4fe <HAL_PCD_IRQHandler+0x64e>
        {
          /* hclk Clock Range between 18.5-20 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	68da      	ldr	r2, [r3, #12]
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 800e4fa:	60da      	str	r2, [r3, #12]
 800e4fc:	e04b      	b.n	800e596 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 20000000)&&(hclk < 21800000))
 800e4fe:	693b      	ldr	r3, [r7, #16]
 800e500:	4a55      	ldr	r2, [pc, #340]	; (800e658 <HAL_PCD_IRQHandler+0x7a8>)
 800e502:	4293      	cmp	r3, r2
 800e504:	d90c      	bls.n	800e520 <HAL_PCD_IRQHandler+0x670>
 800e506:	693b      	ldr	r3, [r7, #16]
 800e508:	4a54      	ldr	r2, [pc, #336]	; (800e65c <HAL_PCD_IRQHandler+0x7ac>)
 800e50a:	4293      	cmp	r3, r2
 800e50c:	d808      	bhi.n	800e520 <HAL_PCD_IRQHandler+0x670>
        {
          /* hclk Clock Range between 20-21.8 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	68da      	ldr	r2, [r3, #12]
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 800e51c:	60da      	str	r2, [r3, #12]
 800e51e:	e03a      	b.n	800e596 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 21800000)&&(hclk < 24000000))
 800e520:	693b      	ldr	r3, [r7, #16]
 800e522:	4a4e      	ldr	r2, [pc, #312]	; (800e65c <HAL_PCD_IRQHandler+0x7ac>)
 800e524:	4293      	cmp	r3, r2
 800e526:	d90c      	bls.n	800e542 <HAL_PCD_IRQHandler+0x692>
 800e528:	693b      	ldr	r3, [r7, #16]
 800e52a:	4a4d      	ldr	r2, [pc, #308]	; (800e660 <HAL_PCD_IRQHandler+0x7b0>)
 800e52c:	4293      	cmp	r3, r2
 800e52e:	d208      	bcs.n	800e542 <HAL_PCD_IRQHandler+0x692>
        {
          /* hclk Clock Range between 21.8-24 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	68da      	ldr	r2, [r3, #12]
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800e53e:	60da      	str	r2, [r3, #12]
 800e540:	e029      	b.n	800e596 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 24000000)&&(hclk < 27700000))
 800e542:	693b      	ldr	r3, [r7, #16]
 800e544:	4a46      	ldr	r2, [pc, #280]	; (800e660 <HAL_PCD_IRQHandler+0x7b0>)
 800e546:	4293      	cmp	r3, r2
 800e548:	d30c      	bcc.n	800e564 <HAL_PCD_IRQHandler+0x6b4>
 800e54a:	693b      	ldr	r3, [r7, #16]
 800e54c:	4a45      	ldr	r2, [pc, #276]	; (800e664 <HAL_PCD_IRQHandler+0x7b4>)
 800e54e:	4293      	cmp	r3, r2
 800e550:	d808      	bhi.n	800e564 <HAL_PCD_IRQHandler+0x6b4>
        {
          /* hclk Clock Range between 24-27.7 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	68da      	ldr	r2, [r3, #12]
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e560:	60da      	str	r2, [r3, #12]
 800e562:	e018      	b.n	800e596 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 27700000)&&(hclk < 32000000))
 800e564:	693b      	ldr	r3, [r7, #16]
 800e566:	4a3f      	ldr	r2, [pc, #252]	; (800e664 <HAL_PCD_IRQHandler+0x7b4>)
 800e568:	4293      	cmp	r3, r2
 800e56a:	d90c      	bls.n	800e586 <HAL_PCD_IRQHandler+0x6d6>
 800e56c:	693b      	ldr	r3, [r7, #16]
 800e56e:	4a3e      	ldr	r2, [pc, #248]	; (800e668 <HAL_PCD_IRQHandler+0x7b8>)
 800e570:	4293      	cmp	r3, r2
 800e572:	d208      	bcs.n	800e586 <HAL_PCD_IRQHandler+0x6d6>
        {
          /* hclk Clock Range between 27.7-32 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	68da      	ldr	r2, [r3, #12]
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800e582:	60da      	str	r2, [r3, #12]
 800e584:	e007      	b.n	800e596 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else /* if(hclk >= 32000000) */
        {
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	68da      	ldr	r2, [r3, #12]
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 800e594:	60da      	str	r2, [r3, #12]
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 800e596:	6878      	ldr	r0, [r7, #4]
 800e598:	f7f5 ffd1 	bl	800453e <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	695a      	ldr	r2, [r3, #20]
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800e5aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	f003 ff7b 	bl	80124ac <USB_ReadInterrupts>
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	f003 0310 	and.w	r3, r3, #16
 800e5bc:	2b10      	cmp	r3, #16
 800e5be:	d174      	bne.n	800e6aa <HAL_PCD_IRQHandler+0x7fa>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	699a      	ldr	r2, [r3, #24]
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	f022 0210 	bic.w	r2, r2, #16
 800e5ce:	619a      	str	r2, [r3, #24]
      
      temp = USBx->GRXSTSP;
 800e5d0:	6a3b      	ldr	r3, [r7, #32]
 800e5d2:	6a1b      	ldr	r3, [r3, #32]
 800e5d4:	617b      	str	r3, [r7, #20]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800e5d6:	697b      	ldr	r3, [r7, #20]
 800e5d8:	f003 020f 	and.w	r2, r3, #15
 800e5dc:	4613      	mov	r3, r2
 800e5de:	00db      	lsls	r3, r3, #3
 800e5e0:	1a9b      	subs	r3, r3, r2
 800e5e2:	009b      	lsls	r3, r3, #2
 800e5e4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800e5e8:	687a      	ldr	r2, [r7, #4]
 800e5ea:	4413      	add	r3, r2
 800e5ec:	60fb      	str	r3, [r7, #12]
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 800e5ee:	697b      	ldr	r3, [r7, #20]
 800e5f0:	0c5b      	lsrs	r3, r3, #17
 800e5f2:	f003 030f 	and.w	r3, r3, #15
 800e5f6:	2b02      	cmp	r3, #2
 800e5f8:	d138      	bne.n	800e66c <HAL_PCD_IRQHandler+0x7bc>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800e5fa:	697a      	ldr	r2, [r7, #20]
 800e5fc:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800e600:	4013      	ands	r3, r2
 800e602:	2b00      	cmp	r3, #0
 800e604:	d049      	beq.n	800e69a <HAL_PCD_IRQHandler+0x7ea>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	68d9      	ldr	r1, [r3, #12]
 800e60a:	697b      	ldr	r3, [r7, #20]
 800e60c:	091b      	lsrs	r3, r3, #4
 800e60e:	b29b      	uxth	r3, r3
 800e610:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e614:	b29b      	uxth	r3, r3
 800e616:	461a      	mov	r2, r3
 800e618:	6a38      	ldr	r0, [r7, #32]
 800e61a:	f003 fe26 	bl	801226a <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	68da      	ldr	r2, [r3, #12]
 800e622:	697b      	ldr	r3, [r7, #20]
 800e624:	091b      	lsrs	r3, r3, #4
 800e626:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e62a:	441a      	add	r2, r3
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	699a      	ldr	r2, [r3, #24]
 800e634:	697b      	ldr	r3, [r7, #20]
 800e636:	091b      	lsrs	r3, r3, #4
 800e638:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e63c:	441a      	add	r2, r3
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	619a      	str	r2, [r3, #24]
 800e642:	e02a      	b.n	800e69a <HAL_PCD_IRQHandler+0x7ea>
 800e644:	00d8acbf 	.word	0x00d8acbf
 800e648:	00e4e1c0 	.word	0x00e4e1c0
 800e64c:	00f42400 	.word	0x00f42400
 800e650:	01067380 	.word	0x01067380
 800e654:	011a499f 	.word	0x011a499f
 800e658:	01312cff 	.word	0x01312cff
 800e65c:	014ca43f 	.word	0x014ca43f
 800e660:	016e3600 	.word	0x016e3600
 800e664:	01a6ab1f 	.word	0x01a6ab1f
 800e668:	01e84800 	.word	0x01e84800
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 800e66c:	697b      	ldr	r3, [r7, #20]
 800e66e:	0c5b      	lsrs	r3, r3, #17
 800e670:	f003 030f 	and.w	r3, r3, #15
 800e674:	2b06      	cmp	r3, #6
 800e676:	d110      	bne.n	800e69a <HAL_PCD_IRQHandler+0x7ea>
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800e67e:	2208      	movs	r2, #8
 800e680:	4619      	mov	r1, r3
 800e682:	6a38      	ldr	r0, [r7, #32]
 800e684:	f003 fdf1 	bl	801226a <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	699a      	ldr	r2, [r3, #24]
 800e68c:	697b      	ldr	r3, [r7, #20]
 800e68e:	091b      	lsrs	r3, r3, #4
 800e690:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e694:	441a      	add	r2, r3
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	619a      	str	r2, [r3, #24]
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	699a      	ldr	r2, [r3, #24]
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	f042 0210 	orr.w	r2, r2, #16
 800e6a8:	619a      	str	r2, [r3, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	4618      	mov	r0, r3
 800e6b0:	f003 fefc 	bl	80124ac <USB_ReadInterrupts>
 800e6b4:	4603      	mov	r3, r0
 800e6b6:	f003 0308 	and.w	r3, r3, #8
 800e6ba:	2b08      	cmp	r3, #8
 800e6bc:	d10a      	bne.n	800e6d4 <HAL_PCD_IRQHandler+0x824>
    {
      HAL_PCD_SOFCallback(hpcd);
 800e6be:	6878      	ldr	r0, [r7, #4]
 800e6c0:	f7f5 ff2f 	bl	8004522 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	695a      	ldr	r2, [r3, #20]
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	f002 0208 	and.w	r2, r2, #8
 800e6d2:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	4618      	mov	r0, r3
 800e6da:	f003 fee7 	bl	80124ac <USB_ReadInterrupts>
 800e6de:	4603      	mov	r3, r0
 800e6e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e6e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e6e8:	d10d      	bne.n	800e706 <HAL_PCD_IRQHandler+0x856>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 800e6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6ec:	b2db      	uxtb	r3, r3
 800e6ee:	4619      	mov	r1, r3
 800e6f0:	6878      	ldr	r0, [r7, #4]
 800e6f2:	f7f5 ff93 	bl	800461c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	695a      	ldr	r2, [r3, #20]
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800e704:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	4618      	mov	r0, r3
 800e70c:	f003 fece 	bl	80124ac <USB_ReadInterrupts>
 800e710:	4603      	mov	r3, r0
 800e712:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e716:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e71a:	d10d      	bne.n	800e738 <HAL_PCD_IRQHandler+0x888>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 800e71c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e71e:	b2db      	uxtb	r3, r3
 800e720:	4619      	mov	r1, r3
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f7f5 ff68 	bl	80045f8 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	695a      	ldr	r2, [r3, #20]
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800e736:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	4618      	mov	r0, r3
 800e73e:	f003 feb5 	bl	80124ac <USB_ReadInterrupts>
 800e742:	4603      	mov	r3, r0
 800e744:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e748:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e74c:	d10a      	bne.n	800e764 <HAL_PCD_IRQHandler+0x8b4>
    {
      HAL_PCD_ConnectCallback(hpcd);
 800e74e:	6878      	ldr	r0, [r7, #4]
 800e750:	f7f5 ff76 	bl	8004640 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	695a      	ldr	r2, [r3, #20]
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800e762:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	4618      	mov	r0, r3
 800e76a:	f003 fe9f 	bl	80124ac <USB_ReadInterrupts>
 800e76e:	4603      	mov	r3, r0
 800e770:	f003 0304 	and.w	r3, r3, #4
 800e774:	2b04      	cmp	r3, #4
 800e776:	d115      	bne.n	800e7a4 <HAL_PCD_IRQHandler+0x8f4>
    {
      temp = hpcd->Instance->GOTGINT;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	685b      	ldr	r3, [r3, #4]
 800e77e:	617b      	str	r3, [r7, #20]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800e780:	697b      	ldr	r3, [r7, #20]
 800e782:	f003 0304 	and.w	r3, r3, #4
 800e786:	2b00      	cmp	r3, #0
 800e788:	d002      	beq.n	800e790 <HAL_PCD_IRQHandler+0x8e0>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 800e78a:	6878      	ldr	r0, [r7, #4]
 800e78c:	f7f5 ff66 	bl	800465c <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	6859      	ldr	r1, [r3, #4]
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	697a      	ldr	r2, [r7, #20]
 800e79c:	430a      	orrs	r2, r1
 800e79e:	605a      	str	r2, [r3, #4]
 800e7a0:	e000      	b.n	800e7a4 <HAL_PCD_IRQHandler+0x8f4>
      return;
 800e7a2:	bf00      	nop
    }
  }
}
 800e7a4:	3730      	adds	r7, #48	; 0x30
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	bd80      	pop	{r7, pc}
 800e7aa:	bf00      	nop

0800e7ac <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b082      	sub	sp, #8
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	6078      	str	r0, [r7, #4]
 800e7b4:	460b      	mov	r3, r1
 800e7b6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd); 
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d101      	bne.n	800e7c6 <HAL_PCD_SetAddress+0x1a>
 800e7c2:	2302      	movs	r3, #2
 800e7c4:	e00f      	b.n	800e7e6 <HAL_PCD_SetAddress+0x3a>
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2201      	movs	r2, #1
 800e7ca:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	78fa      	ldrb	r2, [r7, #3]
 800e7d4:	4611      	mov	r1, r2
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	f003 fe44 	bl	8012464 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2200      	movs	r2, #0
 800e7e0:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return HAL_OK;
 800e7e4:	2300      	movs	r3, #0
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	3708      	adds	r7, #8
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}

0800e7ee <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800e7ee:	b580      	push	{r7, lr}
 800e7f0:	b084      	sub	sp, #16
 800e7f2:	af00      	add	r7, sp, #0
 800e7f4:	6078      	str	r0, [r7, #4]
 800e7f6:	4608      	mov	r0, r1
 800e7f8:	4611      	mov	r1, r2
 800e7fa:	461a      	mov	r2, r3
 800e7fc:	4603      	mov	r3, r0
 800e7fe:	70fb      	strb	r3, [r7, #3]
 800e800:	460b      	mov	r3, r1
 800e802:	803b      	strh	r3, [r7, #0]
 800e804:	4613      	mov	r3, r2
 800e806:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800e808:	2300      	movs	r3, #0
 800e80a:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 800e80c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e810:	2b00      	cmp	r3, #0
 800e812:	da0b      	bge.n	800e82c <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800e814:	78fb      	ldrb	r3, [r7, #3]
 800e816:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e81a:	4613      	mov	r3, r2
 800e81c:	00db      	lsls	r3, r3, #3
 800e81e:	1a9b      	subs	r3, r3, r2
 800e820:	009b      	lsls	r3, r3, #2
 800e822:	3338      	adds	r3, #56	; 0x38
 800e824:	687a      	ldr	r2, [r7, #4]
 800e826:	4413      	add	r3, r2
 800e828:	60fb      	str	r3, [r7, #12]
 800e82a:	e00b      	b.n	800e844 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800e82c:	78fb      	ldrb	r3, [r7, #3]
 800e82e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e832:	4613      	mov	r3, r2
 800e834:	00db      	lsls	r3, r3, #3
 800e836:	1a9b      	subs	r3, r3, r2
 800e838:	009b      	lsls	r3, r3, #2
 800e83a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800e83e:	687a      	ldr	r2, [r7, #4]
 800e840:	4413      	add	r3, r2
 800e842:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 800e844:	78fb      	ldrb	r3, [r7, #3]
 800e846:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e84a:	b2da      	uxtb	r2, r3
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 800e850:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e854:	b2db      	uxtb	r3, r3
 800e856:	09db      	lsrs	r3, r3, #7
 800e858:	b2db      	uxtb	r3, r3
 800e85a:	461a      	mov	r2, r3
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 800e860:	883a      	ldrh	r2, [r7, #0]
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	78ba      	ldrb	r2, [r7, #2]
 800e86a:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	785b      	ldrb	r3, [r3, #1]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d004      	beq.n	800e87e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	781b      	ldrb	r3, [r3, #0]
 800e878:	b29a      	uxth	r2, r3
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK )
 800e87e:	78bb      	ldrb	r3, [r7, #2]
 800e880:	2b02      	cmp	r3, #2
 800e882:	d102      	bne.n	800e88a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	2200      	movs	r2, #0
 800e888:	711a      	strb	r2, [r3, #4]
  }
  
  __HAL_LOCK(hpcd); 
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800e890:	2b01      	cmp	r3, #1
 800e892:	d101      	bne.n	800e898 <HAL_PCD_EP_Open+0xaa>
 800e894:	2302      	movs	r3, #2
 800e896:	e00e      	b.n	800e8b6 <HAL_PCD_EP_Open+0xc8>
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	2201      	movs	r2, #1
 800e89c:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	68f9      	ldr	r1, [r7, #12]
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f003 f8a7 	bl	80119fa <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return ret;
 800e8b4:	7afb      	ldrb	r3, [r7, #11]
}
 800e8b6:	4618      	mov	r0, r3
 800e8b8:	3710      	adds	r7, #16
 800e8ba:	46bd      	mov	sp, r7
 800e8bc:	bd80      	pop	{r7, pc}

0800e8be <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800e8be:	b580      	push	{r7, lr}
 800e8c0:	b086      	sub	sp, #24
 800e8c2:	af00      	add	r7, sp, #0
 800e8c4:	60f8      	str	r0, [r7, #12]
 800e8c6:	607a      	str	r2, [r7, #4]
 800e8c8:	603b      	str	r3, [r7, #0]
 800e8ca:	460b      	mov	r3, r1
 800e8cc:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800e8ce:	7afb      	ldrb	r3, [r7, #11]
 800e8d0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e8d4:	4613      	mov	r3, r2
 800e8d6:	00db      	lsls	r3, r3, #3
 800e8d8:	1a9b      	subs	r3, r3, r2
 800e8da:	009b      	lsls	r3, r3, #2
 800e8dc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800e8e0:	68fa      	ldr	r2, [r7, #12]
 800e8e2:	4413      	add	r3, r2
 800e8e4:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800e8e6:	697b      	ldr	r3, [r7, #20]
 800e8e8:	687a      	ldr	r2, [r7, #4]
 800e8ea:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800e8ec:	697b      	ldr	r3, [r7, #20]
 800e8ee:	683a      	ldr	r2, [r7, #0]
 800e8f0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800e8f2:	697b      	ldr	r3, [r7, #20]
 800e8f4:	2200      	movs	r2, #0
 800e8f6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 800e8fe:	7afb      	ldrb	r3, [r7, #11]
 800e900:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e904:	b2da      	uxtb	r2, r3
 800e906:	697b      	ldr	r3, [r7, #20]
 800e908:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	691b      	ldr	r3, [r3, #16]
 800e90e:	2b01      	cmp	r3, #1
 800e910:	d102      	bne.n	800e918 <HAL_PCD_EP_Receive+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800e912:	687a      	ldr	r2, [r7, #4]
 800e914:	697b      	ldr	r3, [r7, #20]
 800e916:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800e91e:	2b01      	cmp	r3, #1
 800e920:	d101      	bne.n	800e926 <HAL_PCD_EP_Receive+0x68>
 800e922:	2302      	movs	r3, #2
 800e924:	e020      	b.n	800e968 <HAL_PCD_EP_Receive+0xaa>
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	2201      	movs	r2, #1
 800e92a:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 800e92e:	7afb      	ldrb	r3, [r7, #11]
 800e930:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e934:	2b00      	cmp	r3, #0
 800e936:	d109      	bne.n	800e94c <HAL_PCD_EP_Receive+0x8e>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	6818      	ldr	r0, [r3, #0]
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	691b      	ldr	r3, [r3, #16]
 800e940:	b2db      	uxtb	r3, r3
 800e942:	461a      	mov	r2, r3
 800e944:	6979      	ldr	r1, [r7, #20]
 800e946:	f003 fb0b 	bl	8011f60 <USB_EP0StartXfer>
 800e94a:	e008      	b.n	800e95e <HAL_PCD_EP_Receive+0xa0>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	6818      	ldr	r0, [r3, #0]
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	691b      	ldr	r3, [r3, #16]
 800e954:	b2db      	uxtb	r3, r3
 800e956:	461a      	mov	r2, r3
 800e958:	6979      	ldr	r1, [r7, #20]
 800e95a:	f003 f8d3 	bl	8011b04 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd); 
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	2200      	movs	r2, #0
 800e962:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 800e966:	2300      	movs	r3, #0
}
 800e968:	4618      	mov	r0, r3
 800e96a:	3718      	adds	r7, #24
 800e96c:	46bd      	mov	sp, r7
 800e96e:	bd80      	pop	{r7, pc}

0800e970 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b086      	sub	sp, #24
 800e974:	af00      	add	r7, sp, #0
 800e976:	60f8      	str	r0, [r7, #12]
 800e978:	607a      	str	r2, [r7, #4]
 800e97a:	603b      	str	r3, [r7, #0]
 800e97c:	460b      	mov	r3, r1
 800e97e:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800e980:	7afb      	ldrb	r3, [r7, #11]
 800e982:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e986:	4613      	mov	r3, r2
 800e988:	00db      	lsls	r3, r3, #3
 800e98a:	1a9b      	subs	r3, r3, r2
 800e98c:	009b      	lsls	r3, r3, #2
 800e98e:	3338      	adds	r3, #56	; 0x38
 800e990:	68fa      	ldr	r2, [r7, #12]
 800e992:	4413      	add	r3, r2
 800e994:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800e996:	697b      	ldr	r3, [r7, #20]
 800e998:	687a      	ldr	r2, [r7, #4]
 800e99a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800e99c:	697b      	ldr	r3, [r7, #20]
 800e99e:	683a      	ldr	r2, [r7, #0]
 800e9a0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800e9a2:	697b      	ldr	r3, [r7, #20]
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800e9a8:	697b      	ldr	r3, [r7, #20]
 800e9aa:	2201      	movs	r2, #1
 800e9ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 800e9ae:	7afb      	ldrb	r3, [r7, #11]
 800e9b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e9b4:	b2da      	uxtb	r2, r3
 800e9b6:	697b      	ldr	r3, [r7, #20]
 800e9b8:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	691b      	ldr	r3, [r3, #16]
 800e9be:	2b01      	cmp	r3, #1
 800e9c0:	d102      	bne.n	800e9c8 <HAL_PCD_EP_Transmit+0x58>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800e9c2:	687a      	ldr	r2, [r7, #4]
 800e9c4:	697b      	ldr	r3, [r7, #20]
 800e9c6:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800e9ce:	2b01      	cmp	r3, #1
 800e9d0:	d101      	bne.n	800e9d6 <HAL_PCD_EP_Transmit+0x66>
 800e9d2:	2302      	movs	r3, #2
 800e9d4:	e020      	b.n	800ea18 <HAL_PCD_EP_Transmit+0xa8>
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	2201      	movs	r2, #1
 800e9da:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 800e9de:	7afb      	ldrb	r3, [r7, #11]
 800e9e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d109      	bne.n	800e9fc <HAL_PCD_EP_Transmit+0x8c>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	6818      	ldr	r0, [r3, #0]
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	691b      	ldr	r3, [r3, #16]
 800e9f0:	b2db      	uxtb	r3, r3
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	6979      	ldr	r1, [r7, #20]
 800e9f6:	f003 fab3 	bl	8011f60 <USB_EP0StartXfer>
 800e9fa:	e008      	b.n	800ea0e <HAL_PCD_EP_Transmit+0x9e>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	6818      	ldr	r0, [r3, #0]
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	691b      	ldr	r3, [r3, #16]
 800ea04:	b2db      	uxtb	r3, r3
 800ea06:	461a      	mov	r2, r3
 800ea08:	6979      	ldr	r1, [r7, #20]
 800ea0a:	f003 f87b 	bl	8011b04 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	2200      	movs	r2, #0
 800ea12:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
     
  return HAL_OK;
 800ea16:	2300      	movs	r3, #0
}
 800ea18:	4618      	mov	r0, r3
 800ea1a:	3718      	adds	r7, #24
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	bd80      	pop	{r7, pc}

0800ea20 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b084      	sub	sp, #16
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
 800ea28:	460b      	mov	r3, r1
 800ea2a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800ea2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	da0b      	bge.n	800ea4c <HAL_PCD_EP_SetStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800ea34:	78fb      	ldrb	r3, [r7, #3]
 800ea36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ea3a:	4613      	mov	r3, r2
 800ea3c:	00db      	lsls	r3, r3, #3
 800ea3e:	1a9b      	subs	r3, r3, r2
 800ea40:	009b      	lsls	r3, r3, #2
 800ea42:	3338      	adds	r3, #56	; 0x38
 800ea44:	687a      	ldr	r2, [r7, #4]
 800ea46:	4413      	add	r3, r2
 800ea48:	60fb      	str	r3, [r7, #12]
 800ea4a:	e009      	b.n	800ea60 <HAL_PCD_EP_SetStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ea4c:	78fa      	ldrb	r2, [r7, #3]
 800ea4e:	4613      	mov	r3, r2
 800ea50:	00db      	lsls	r3, r3, #3
 800ea52:	1a9b      	subs	r3, r3, r2
 800ea54:	009b      	lsls	r3, r3, #2
 800ea56:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ea5a:	687a      	ldr	r2, [r7, #4]
 800ea5c:	4413      	add	r3, r2
 800ea5e:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1U;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	2201      	movs	r2, #1
 800ea64:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 800ea66:	78fb      	ldrb	r3, [r7, #3]
 800ea68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ea6c:	b2da      	uxtb	r2, r3
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800ea72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ea76:	b2db      	uxtb	r3, r3
 800ea78:	09db      	lsrs	r3, r3, #7
 800ea7a:	b2db      	uxtb	r3, r3
 800ea7c:	461a      	mov	r2, r3
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	705a      	strb	r2, [r3, #1]
  
  
  __HAL_LOCK(hpcd); 
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800ea88:	2b01      	cmp	r3, #1
 800ea8a:	d101      	bne.n	800ea90 <HAL_PCD_EP_SetStall+0x70>
 800ea8c:	2302      	movs	r3, #2
 800ea8e:	e01e      	b.n	800eace <HAL_PCD_EP_SetStall+0xae>
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	2201      	movs	r2, #1
 800ea94:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	68f9      	ldr	r1, [r7, #12]
 800ea9e:	4618      	mov	r0, r3
 800eaa0:	f003 fc0a 	bl	80122b8 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 800eaa4:	78fb      	ldrb	r3, [r7, #3]
 800eaa6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d10a      	bne.n	800eac4 <HAL_PCD_EP_SetStall+0xa4>
  {
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	6818      	ldr	r0, [r3, #0]
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	691b      	ldr	r3, [r3, #16]
 800eab6:	b2d9      	uxtb	r1, r3
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800eabe:	461a      	mov	r2, r3
 800eac0:	f003 fdc0 	bl	8012644 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	2200      	movs	r2, #0
 800eac8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 800eacc:	2300      	movs	r3, #0
}
 800eace:	4618      	mov	r0, r3
 800ead0:	3710      	adds	r7, #16
 800ead2:	46bd      	mov	sp, r7
 800ead4:	bd80      	pop	{r7, pc}

0800ead6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ead6:	b580      	push	{r7, lr}
 800ead8:	b084      	sub	sp, #16
 800eada:	af00      	add	r7, sp, #0
 800eadc:	6078      	str	r0, [r7, #4]
 800eade:	460b      	mov	r3, r1
 800eae0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800eae2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	da0b      	bge.n	800eb02 <HAL_PCD_EP_ClrStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800eaea:	78fb      	ldrb	r3, [r7, #3]
 800eaec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eaf0:	4613      	mov	r3, r2
 800eaf2:	00db      	lsls	r3, r3, #3
 800eaf4:	1a9b      	subs	r3, r3, r2
 800eaf6:	009b      	lsls	r3, r3, #2
 800eaf8:	3338      	adds	r3, #56	; 0x38
 800eafa:	687a      	ldr	r2, [r7, #4]
 800eafc:	4413      	add	r3, r2
 800eafe:	60fb      	str	r3, [r7, #12]
 800eb00:	e009      	b.n	800eb16 <HAL_PCD_EP_ClrStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800eb02:	78fa      	ldrb	r2, [r7, #3]
 800eb04:	4613      	mov	r3, r2
 800eb06:	00db      	lsls	r3, r3, #3
 800eb08:	1a9b      	subs	r3, r3, r2
 800eb0a:	009b      	lsls	r3, r3, #2
 800eb0c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800eb10:	687a      	ldr	r2, [r7, #4]
 800eb12:	4413      	add	r3, r2
 800eb14:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0U;
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	2200      	movs	r2, #0
 800eb1a:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 800eb1c:	78fb      	ldrb	r3, [r7, #3]
 800eb1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eb22:	b2da      	uxtb	r2, r3
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800eb28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eb2c:	b2db      	uxtb	r3, r3
 800eb2e:	09db      	lsrs	r3, r3, #7
 800eb30:	b2db      	uxtb	r3, r3
 800eb32:	461a      	mov	r2, r3
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800eb3e:	2b01      	cmp	r3, #1
 800eb40:	d101      	bne.n	800eb46 <HAL_PCD_EP_ClrStall+0x70>
 800eb42:	2302      	movs	r3, #2
 800eb44:	e00e      	b.n	800eb64 <HAL_PCD_EP_ClrStall+0x8e>
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	2201      	movs	r2, #1
 800eb4a:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	68f9      	ldr	r1, [r7, #12]
 800eb54:	4618      	mov	r0, r3
 800eb56:	f003 fc1c 	bl	8012392 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    
  return HAL_OK;
 800eb62:	2300      	movs	r3, #0
}
 800eb64:	4618      	mov	r0, r3
 800eb66:	3710      	adds	r7, #16
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	bd80      	pop	{r7, pc}

0800eb6c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd: PCD handle
  * @param  epnum : endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b08a      	sub	sp, #40	; 0x28
 800eb70:	af02      	add	r7, sp, #8
 800eb72:	6078      	str	r0, [r7, #4]
 800eb74:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  int32_t len = 0U;
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	61fb      	str	r3, [r7, #28]
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;
 800eb80:	2300      	movs	r3, #0
 800eb82:	613b      	str	r3, [r7, #16]

  ep = &hpcd->IN_ep[epnum];
 800eb84:	683a      	ldr	r2, [r7, #0]
 800eb86:	4613      	mov	r3, r2
 800eb88:	00db      	lsls	r3, r3, #3
 800eb8a:	1a9b      	subs	r3, r3, r2
 800eb8c:	009b      	lsls	r3, r3, #2
 800eb8e:	3338      	adds	r3, #56	; 0x38
 800eb90:	687a      	ldr	r2, [r7, #4]
 800eb92:	4413      	add	r3, r2
 800eb94:	60fb      	str	r3, [r7, #12]
  len = ep->xfer_len - ep->xfer_count;
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	695a      	ldr	r2, [r3, #20]
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	699b      	ldr	r3, [r3, #24]
 800eb9e:	1ad3      	subs	r3, r2, r3
 800eba0:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	689a      	ldr	r2, [r3, #8]
 800eba6:	69fb      	ldr	r3, [r7, #28]
 800eba8:	429a      	cmp	r2, r3
 800ebaa:	d202      	bcs.n	800ebb2 <PCD_WriteEmptyTxFifo+0x46>
  {
    len = ep->maxpacket;
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	689b      	ldr	r3, [r3, #8]
 800ebb0:	61fb      	str	r3, [r7, #28]
  }
  
  
  len32b = (len + 3U) / 4U;
 800ebb2:	69fb      	ldr	r3, [r7, #28]
 800ebb4:	3303      	adds	r3, #3
 800ebb6:	089b      	lsrs	r3, r3, #2
 800ebb8:	61bb      	str	r3, [r7, #24]
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800ebba:	e02b      	b.n	800ec14 <PCD_WriteEmptyTxFifo+0xa8>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0U)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	695a      	ldr	r2, [r3, #20]
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	699b      	ldr	r3, [r3, #24]
 800ebc4:	1ad3      	subs	r3, r2, r3
 800ebc6:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	689a      	ldr	r2, [r3, #8]
 800ebcc:	69fb      	ldr	r3, [r7, #28]
 800ebce:	429a      	cmp	r2, r3
 800ebd0:	d202      	bcs.n	800ebd8 <PCD_WriteEmptyTxFifo+0x6c>
    {
      len = ep->maxpacket;
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	689b      	ldr	r3, [r3, #8]
 800ebd6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800ebd8:	69fb      	ldr	r3, [r7, #28]
 800ebda:	3303      	adds	r3, #3
 800ebdc:	089b      	lsrs	r3, r3, #2
 800ebde:	61bb      	str	r3, [r7, #24]
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	68d9      	ldr	r1, [r3, #12]
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	b2da      	uxtb	r2, r3
 800ebe8:	69fb      	ldr	r3, [r7, #28]
 800ebea:	b298      	uxth	r0, r3
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	691b      	ldr	r3, [r3, #16]
 800ebf0:	b2db      	uxtb	r3, r3
 800ebf2:	9300      	str	r3, [sp, #0]
 800ebf4:	4603      	mov	r3, r0
 800ebf6:	6978      	ldr	r0, [r7, #20]
 800ebf8:	f003 fb02 	bl	8012200 <USB_WritePacket>
    
    ep->xfer_buff  += len;
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	68da      	ldr	r2, [r3, #12]
 800ec00:	69fb      	ldr	r3, [r7, #28]
 800ec02:	441a      	add	r2, r3
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	699a      	ldr	r2, [r3, #24]
 800ec0c:	69fb      	ldr	r3, [r7, #28]
 800ec0e:	441a      	add	r2, r3
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	619a      	str	r2, [r3, #24]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	015a      	lsls	r2, r3, #5
 800ec18:	697b      	ldr	r3, [r7, #20]
 800ec1a:	4413      	add	r3, r2
 800ec1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec20:	699b      	ldr	r3, [r3, #24]
 800ec22:	b29b      	uxth	r3, r3
 800ec24:	69ba      	ldr	r2, [r7, #24]
 800ec26:	429a      	cmp	r2, r3
 800ec28:	d209      	bcs.n	800ec3e <PCD_WriteEmptyTxFifo+0xd2>
          ep->xfer_count < ep->xfer_len &&
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	699a      	ldr	r2, [r3, #24]
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	695b      	ldr	r3, [r3, #20]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800ec32:	429a      	cmp	r2, r3
 800ec34:	d203      	bcs.n	800ec3e <PCD_WriteEmptyTxFifo+0xd2>
            ep->xfer_len != 0U)
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d1be      	bne.n	800ebbc <PCD_WriteEmptyTxFifo+0x50>
  }
  
  if(len <= 0U)
 800ec3e:	69fb      	ldr	r3, [r7, #28]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d10f      	bne.n	800ec64 <PCD_WriteEmptyTxFifo+0xf8>
  {
    fifoemptymsk = 0x1U << epnum;
 800ec44:	2201      	movs	r2, #1
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	fa02 f303 	lsl.w	r3, r2, r3
 800ec4c:	613b      	str	r3, [r7, #16]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ec4e:	697b      	ldr	r3, [r7, #20]
 800ec50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ec54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ec56:	693b      	ldr	r3, [r7, #16]
 800ec58:	43db      	mvns	r3, r3
 800ec5a:	6979      	ldr	r1, [r7, #20]
 800ec5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ec60:	4013      	ands	r3, r2
 800ec62:	634b      	str	r3, [r1, #52]	; 0x34
    
  }
  
  return HAL_OK;  
 800ec64:	2300      	movs	r3, #0
}
 800ec66:	4618      	mov	r0, r3
 800ec68:	3720      	adds	r7, #32
 800ec6a:	46bd      	mov	sp, r7
 800ec6c:	bd80      	pop	{r7, pc}
	...

0800ec70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b08e      	sub	sp, #56	; 0x38
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 800ec78:	2300      	movs	r3, #0
 800ec7a:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	f003 0301 	and.w	r3, r3, #1
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d075      	beq.n	800ed74 <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ec88:	4ba4      	ldr	r3, [pc, #656]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ec8a:	689b      	ldr	r3, [r3, #8]
 800ec8c:	f003 030c 	and.w	r3, r3, #12
 800ec90:	2b04      	cmp	r3, #4
 800ec92:	d00c      	beq.n	800ecae <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ec94:	4ba1      	ldr	r3, [pc, #644]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ec96:	689b      	ldr	r3, [r3, #8]
 800ec98:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ec9c:	2b08      	cmp	r3, #8
 800ec9e:	d112      	bne.n	800ecc6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800eca0:	4b9e      	ldr	r3, [pc, #632]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800eca2:	685b      	ldr	r3, [r3, #4]
 800eca4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800eca8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ecac:	d10b      	bne.n	800ecc6 <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ecae:	4b9b      	ldr	r3, [pc, #620]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d05b      	beq.n	800ed72 <HAL_RCC_OscConfig+0x102>
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	685b      	ldr	r3, [r3, #4]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d157      	bne.n	800ed72 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800ecc2:	2301      	movs	r3, #1
 800ecc4:	e224      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	685b      	ldr	r3, [r3, #4]
 800ecca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ecce:	d106      	bne.n	800ecde <HAL_RCC_OscConfig+0x6e>
 800ecd0:	4b92      	ldr	r3, [pc, #584]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	4a91      	ldr	r2, [pc, #580]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ecd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ecda:	6013      	str	r3, [r2, #0]
 800ecdc:	e01d      	b.n	800ed1a <HAL_RCC_OscConfig+0xaa>
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	685b      	ldr	r3, [r3, #4]
 800ece2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ece6:	d10c      	bne.n	800ed02 <HAL_RCC_OscConfig+0x92>
 800ece8:	4b8c      	ldr	r3, [pc, #560]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	4a8b      	ldr	r2, [pc, #556]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ecee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ecf2:	6013      	str	r3, [r2, #0]
 800ecf4:	4b89      	ldr	r3, [pc, #548]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	4a88      	ldr	r2, [pc, #544]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ecfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ecfe:	6013      	str	r3, [r2, #0]
 800ed00:	e00b      	b.n	800ed1a <HAL_RCC_OscConfig+0xaa>
 800ed02:	4b86      	ldr	r3, [pc, #536]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	4a85      	ldr	r2, [pc, #532]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ed08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ed0c:	6013      	str	r3, [r2, #0]
 800ed0e:	4b83      	ldr	r3, [pc, #524]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	4a82      	ldr	r2, [pc, #520]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ed14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ed18:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	685b      	ldr	r3, [r3, #4]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d013      	beq.n	800ed4a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ed22:	f7fe faf3 	bl	800d30c <HAL_GetTick>
 800ed26:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ed28:	e008      	b.n	800ed3c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ed2a:	f7fe faef 	bl	800d30c <HAL_GetTick>
 800ed2e:	4602      	mov	r2, r0
 800ed30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed32:	1ad3      	subs	r3, r2, r3
 800ed34:	2b64      	cmp	r3, #100	; 0x64
 800ed36:	d901      	bls.n	800ed3c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800ed38:	2303      	movs	r3, #3
 800ed3a:	e1e9      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ed3c:	4b77      	ldr	r3, [pc, #476]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d0f0      	beq.n	800ed2a <HAL_RCC_OscConfig+0xba>
 800ed48:	e014      	b.n	800ed74 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ed4a:	f7fe fadf 	bl	800d30c <HAL_GetTick>
 800ed4e:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ed50:	e008      	b.n	800ed64 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ed52:	f7fe fadb 	bl	800d30c <HAL_GetTick>
 800ed56:	4602      	mov	r2, r0
 800ed58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed5a:	1ad3      	subs	r3, r2, r3
 800ed5c:	2b64      	cmp	r3, #100	; 0x64
 800ed5e:	d901      	bls.n	800ed64 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800ed60:	2303      	movs	r3, #3
 800ed62:	e1d5      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ed64:	4b6d      	ldr	r3, [pc, #436]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d1f0      	bne.n	800ed52 <HAL_RCC_OscConfig+0xe2>
 800ed70:	e000      	b.n	800ed74 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ed72:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	f003 0302 	and.w	r3, r3, #2
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d077      	beq.n	800ee70 <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800ed80:	4b66      	ldr	r3, [pc, #408]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ed82:	689b      	ldr	r3, [r3, #8]
 800ed84:	f003 030c 	and.w	r3, r3, #12
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d00b      	beq.n	800eda4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ed8c:	4b63      	ldr	r3, [pc, #396]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ed8e:	689b      	ldr	r3, [r3, #8]
 800ed90:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800ed94:	2b08      	cmp	r3, #8
 800ed96:	d126      	bne.n	800ede6 <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ed98:	4b60      	ldr	r3, [pc, #384]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ed9a:	685b      	ldr	r3, [r3, #4]
 800ed9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d120      	bne.n	800ede6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800eda4:	4b5d      	ldr	r3, [pc, #372]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	f003 0302 	and.w	r3, r3, #2
 800edac:	2b00      	cmp	r3, #0
 800edae:	d005      	beq.n	800edbc <HAL_RCC_OscConfig+0x14c>
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	68db      	ldr	r3, [r3, #12]
 800edb4:	2b01      	cmp	r3, #1
 800edb6:	d001      	beq.n	800edbc <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800edb8:	2301      	movs	r3, #1
 800edba:	e1a9      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800edbc:	4b57      	ldr	r3, [pc, #348]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	6919      	ldr	r1, [r3, #16]
 800edc8:	23f8      	movs	r3, #248	; 0xf8
 800edca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800edcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edce:	fa93 f3a3 	rbit	r3, r3
 800edd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800edd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edd6:	fab3 f383 	clz	r3, r3
 800edda:	fa01 f303 	lsl.w	r3, r1, r3
 800edde:	494f      	ldr	r1, [pc, #316]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ede0:	4313      	orrs	r3, r2
 800ede2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ede4:	e044      	b.n	800ee70 <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	68db      	ldr	r3, [r3, #12]
 800edea:	2b00      	cmp	r3, #0
 800edec:	d02a      	beq.n	800ee44 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800edee:	4b4c      	ldr	r3, [pc, #304]	; (800ef20 <HAL_RCC_OscConfig+0x2b0>)
 800edf0:	2201      	movs	r2, #1
 800edf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800edf4:	f7fe fa8a 	bl	800d30c <HAL_GetTick>
 800edf8:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800edfa:	e008      	b.n	800ee0e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800edfc:	f7fe fa86 	bl	800d30c <HAL_GetTick>
 800ee00:	4602      	mov	r2, r0
 800ee02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee04:	1ad3      	subs	r3, r2, r3
 800ee06:	2b02      	cmp	r3, #2
 800ee08:	d901      	bls.n	800ee0e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800ee0a:	2303      	movs	r3, #3
 800ee0c:	e180      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ee0e:	4b43      	ldr	r3, [pc, #268]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	f003 0302 	and.w	r3, r3, #2
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d0f0      	beq.n	800edfc <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ee1a:	4b40      	ldr	r3, [pc, #256]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	6919      	ldr	r1, [r3, #16]
 800ee26:	23f8      	movs	r3, #248	; 0xf8
 800ee28:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee2c:	fa93 f3a3 	rbit	r3, r3
 800ee30:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800ee32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee34:	fab3 f383 	clz	r3, r3
 800ee38:	fa01 f303 	lsl.w	r3, r1, r3
 800ee3c:	4937      	ldr	r1, [pc, #220]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ee3e:	4313      	orrs	r3, r2
 800ee40:	600b      	str	r3, [r1, #0]
 800ee42:	e015      	b.n	800ee70 <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ee44:	4b36      	ldr	r3, [pc, #216]	; (800ef20 <HAL_RCC_OscConfig+0x2b0>)
 800ee46:	2200      	movs	r2, #0
 800ee48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ee4a:	f7fe fa5f 	bl	800d30c <HAL_GetTick>
 800ee4e:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ee50:	e008      	b.n	800ee64 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ee52:	f7fe fa5b 	bl	800d30c <HAL_GetTick>
 800ee56:	4602      	mov	r2, r0
 800ee58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee5a:	1ad3      	subs	r3, r2, r3
 800ee5c:	2b02      	cmp	r3, #2
 800ee5e:	d901      	bls.n	800ee64 <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 800ee60:	2303      	movs	r3, #3
 800ee62:	e155      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ee64:	4b2d      	ldr	r3, [pc, #180]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	f003 0302 	and.w	r3, r3, #2
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d1f0      	bne.n	800ee52 <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	f003 0308 	and.w	r3, r3, #8
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d030      	beq.n	800eede <HAL_RCC_OscConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	695b      	ldr	r3, [r3, #20]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d016      	beq.n	800eeb2 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ee84:	4b27      	ldr	r3, [pc, #156]	; (800ef24 <HAL_RCC_OscConfig+0x2b4>)
 800ee86:	2201      	movs	r2, #1
 800ee88:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ee8a:	f7fe fa3f 	bl	800d30c <HAL_GetTick>
 800ee8e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ee90:	e008      	b.n	800eea4 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ee92:	f7fe fa3b 	bl	800d30c <HAL_GetTick>
 800ee96:	4602      	mov	r2, r0
 800ee98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee9a:	1ad3      	subs	r3, r2, r3
 800ee9c:	2b02      	cmp	r3, #2
 800ee9e:	d901      	bls.n	800eea4 <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 800eea0:	2303      	movs	r3, #3
 800eea2:	e135      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800eea4:	4b1d      	ldr	r3, [pc, #116]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800eea6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800eea8:	f003 0302 	and.w	r3, r3, #2
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d0f0      	beq.n	800ee92 <HAL_RCC_OscConfig+0x222>
 800eeb0:	e015      	b.n	800eede <HAL_RCC_OscConfig+0x26e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800eeb2:	4b1c      	ldr	r3, [pc, #112]	; (800ef24 <HAL_RCC_OscConfig+0x2b4>)
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eeb8:	f7fe fa28 	bl	800d30c <HAL_GetTick>
 800eebc:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800eebe:	e008      	b.n	800eed2 <HAL_RCC_OscConfig+0x262>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800eec0:	f7fe fa24 	bl	800d30c <HAL_GetTick>
 800eec4:	4602      	mov	r2, r0
 800eec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eec8:	1ad3      	subs	r3, r2, r3
 800eeca:	2b02      	cmp	r3, #2
 800eecc:	d901      	bls.n	800eed2 <HAL_RCC_OscConfig+0x262>
        {
          return HAL_TIMEOUT;
 800eece:	2303      	movs	r3, #3
 800eed0:	e11e      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800eed2:	4b12      	ldr	r3, [pc, #72]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800eed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800eed6:	f003 0302 	and.w	r3, r3, #2
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d1f0      	bne.n	800eec0 <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	f003 0304 	and.w	r3, r3, #4
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	f000 8086 	beq.w	800eff8 <HAL_RCC_OscConfig+0x388>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800eeec:	2300      	movs	r3, #0
 800eeee:	60bb      	str	r3, [r7, #8]
 800eef0:	4b0a      	ldr	r3, [pc, #40]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800eef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eef4:	4a09      	ldr	r2, [pc, #36]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800eef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800eefa:	6413      	str	r3, [r2, #64]	; 0x40
 800eefc:	4b07      	ldr	r3, [pc, #28]	; (800ef1c <HAL_RCC_OscConfig+0x2ac>)
 800eefe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ef04:	60bb      	str	r3, [r7, #8]
 800ef06:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800ef08:	4b07      	ldr	r3, [pc, #28]	; (800ef28 <HAL_RCC_OscConfig+0x2b8>)
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	4a06      	ldr	r2, [pc, #24]	; (800ef28 <HAL_RCC_OscConfig+0x2b8>)
 800ef0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ef12:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 800ef14:	f7fe f9fa 	bl	800d30c <HAL_GetTick>
 800ef18:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800ef1a:	e010      	b.n	800ef3e <HAL_RCC_OscConfig+0x2ce>
 800ef1c:	40023800 	.word	0x40023800
 800ef20:	42470000 	.word	0x42470000
 800ef24:	42470e80 	.word	0x42470e80
 800ef28:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800ef2c:	f7fe f9ee 	bl	800d30c <HAL_GetTick>
 800ef30:	4602      	mov	r2, r0
 800ef32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef34:	1ad3      	subs	r3, r2, r3
 800ef36:	2b02      	cmp	r3, #2
 800ef38:	d901      	bls.n	800ef3e <HAL_RCC_OscConfig+0x2ce>
      {
        return HAL_TIMEOUT;
 800ef3a:	2303      	movs	r3, #3
 800ef3c:	e0e8      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800ef3e:	4b76      	ldr	r3, [pc, #472]	; (800f118 <HAL_RCC_OscConfig+0x4a8>)
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d0f0      	beq.n	800ef2c <HAL_RCC_OscConfig+0x2bc>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	689b      	ldr	r3, [r3, #8]
 800ef4e:	2b01      	cmp	r3, #1
 800ef50:	d106      	bne.n	800ef60 <HAL_RCC_OscConfig+0x2f0>
 800ef52:	4b72      	ldr	r3, [pc, #456]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800ef54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ef56:	4a71      	ldr	r2, [pc, #452]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800ef58:	f043 0301 	orr.w	r3, r3, #1
 800ef5c:	6713      	str	r3, [r2, #112]	; 0x70
 800ef5e:	e01c      	b.n	800ef9a <HAL_RCC_OscConfig+0x32a>
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	689b      	ldr	r3, [r3, #8]
 800ef64:	2b05      	cmp	r3, #5
 800ef66:	d10c      	bne.n	800ef82 <HAL_RCC_OscConfig+0x312>
 800ef68:	4b6c      	ldr	r3, [pc, #432]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800ef6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ef6c:	4a6b      	ldr	r2, [pc, #428]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800ef6e:	f043 0304 	orr.w	r3, r3, #4
 800ef72:	6713      	str	r3, [r2, #112]	; 0x70
 800ef74:	4b69      	ldr	r3, [pc, #420]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800ef76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ef78:	4a68      	ldr	r2, [pc, #416]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800ef7a:	f043 0301 	orr.w	r3, r3, #1
 800ef7e:	6713      	str	r3, [r2, #112]	; 0x70
 800ef80:	e00b      	b.n	800ef9a <HAL_RCC_OscConfig+0x32a>
 800ef82:	4b66      	ldr	r3, [pc, #408]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800ef84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ef86:	4a65      	ldr	r2, [pc, #404]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800ef88:	f023 0301 	bic.w	r3, r3, #1
 800ef8c:	6713      	str	r3, [r2, #112]	; 0x70
 800ef8e:	4b63      	ldr	r3, [pc, #396]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800ef90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ef92:	4a62      	ldr	r2, [pc, #392]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800ef94:	f023 0304 	bic.w	r3, r3, #4
 800ef98:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	689b      	ldr	r3, [r3, #8]
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d015      	beq.n	800efce <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800efa2:	f7fe f9b3 	bl	800d30c <HAL_GetTick>
 800efa6:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800efa8:	e00a      	b.n	800efc0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800efaa:	f7fe f9af 	bl	800d30c <HAL_GetTick>
 800efae:	4602      	mov	r2, r0
 800efb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800efb2:	1ad3      	subs	r3, r2, r3
 800efb4:	f241 3288 	movw	r2, #5000	; 0x1388
 800efb8:	4293      	cmp	r3, r2
 800efba:	d901      	bls.n	800efc0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800efbc:	2303      	movs	r3, #3
 800efbe:	e0a7      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800efc0:	4b56      	ldr	r3, [pc, #344]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800efc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800efc4:	f003 0302 	and.w	r3, r3, #2
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d0ee      	beq.n	800efaa <HAL_RCC_OscConfig+0x33a>
 800efcc:	e014      	b.n	800eff8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800efce:	f7fe f99d 	bl	800d30c <HAL_GetTick>
 800efd2:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800efd4:	e00a      	b.n	800efec <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800efd6:	f7fe f999 	bl	800d30c <HAL_GetTick>
 800efda:	4602      	mov	r2, r0
 800efdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800efde:	1ad3      	subs	r3, r2, r3
 800efe0:	f241 3288 	movw	r2, #5000	; 0x1388
 800efe4:	4293      	cmp	r3, r2
 800efe6:	d901      	bls.n	800efec <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800efe8:	2303      	movs	r3, #3
 800efea:	e091      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800efec:	4b4b      	ldr	r3, [pc, #300]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800efee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800eff0:	f003 0302 	and.w	r3, r3, #2
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d1ee      	bne.n	800efd6 <HAL_RCC_OscConfig+0x366>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	699b      	ldr	r3, [r3, #24]
 800effc:	2b00      	cmp	r3, #0
 800effe:	f000 8086 	beq.w	800f10e <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800f002:	4b46      	ldr	r3, [pc, #280]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800f004:	689b      	ldr	r3, [r3, #8]
 800f006:	f003 030c 	and.w	r3, r3, #12
 800f00a:	2b08      	cmp	r3, #8
 800f00c:	d07d      	beq.n	800f10a <HAL_RCC_OscConfig+0x49a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	699b      	ldr	r3, [r3, #24]
 800f012:	2b02      	cmp	r3, #2
 800f014:	d162      	bne.n	800f0dc <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f016:	4b42      	ldr	r3, [pc, #264]	; (800f120 <HAL_RCC_OscConfig+0x4b0>)
 800f018:	2200      	movs	r2, #0
 800f01a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f01c:	f7fe f976 	bl	800d30c <HAL_GetTick>
 800f020:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f022:	e008      	b.n	800f036 <HAL_RCC_OscConfig+0x3c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f024:	f7fe f972 	bl	800d30c <HAL_GetTick>
 800f028:	4602      	mov	r2, r0
 800f02a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f02c:	1ad3      	subs	r3, r2, r3
 800f02e:	2b02      	cmp	r3, #2
 800f030:	d901      	bls.n	800f036 <HAL_RCC_OscConfig+0x3c6>
          {
            return HAL_TIMEOUT;
 800f032:	2303      	movs	r3, #3
 800f034:	e06c      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f036:	4b39      	ldr	r3, [pc, #228]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d1f0      	bne.n	800f024 <HAL_RCC_OscConfig+0x3b4>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	69da      	ldr	r2, [r3, #28]
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	6a1b      	ldr	r3, [r3, #32]
 800f04a:	431a      	orrs	r2, r3
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800f050:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800f054:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f056:	693b      	ldr	r3, [r7, #16]
 800f058:	fa93 f3a3 	rbit	r3, r3
 800f05c:	60fb      	str	r3, [r7, #12]
  return(result);
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	fab3 f383 	clz	r3, r3
 800f064:	fa01 f303 	lsl.w	r3, r1, r3
 800f068:	431a      	orrs	r2, r3
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f06e:	085b      	lsrs	r3, r3, #1
 800f070:	1e59      	subs	r1, r3, #1
 800f072:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800f076:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f078:	69bb      	ldr	r3, [r7, #24]
 800f07a:	fa93 f3a3 	rbit	r3, r3
 800f07e:	617b      	str	r3, [r7, #20]
  return(result);
 800f080:	697b      	ldr	r3, [r7, #20]
 800f082:	fab3 f383 	clz	r3, r3
 800f086:	fa01 f303 	lsl.w	r3, r1, r3
 800f08a:	431a      	orrs	r2, r3
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f090:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 800f094:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f096:	6a3b      	ldr	r3, [r7, #32]
 800f098:	fa93 f3a3 	rbit	r3, r3
 800f09c:	61fb      	str	r3, [r7, #28]
  return(result);
 800f09e:	69fb      	ldr	r3, [r7, #28]
 800f0a0:	fab3 f383 	clz	r3, r3
 800f0a4:	fa01 f303 	lsl.w	r3, r1, r3
 800f0a8:	491c      	ldr	r1, [pc, #112]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800f0aa:	4313      	orrs	r3, r2
 800f0ac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800f0ae:	4b1c      	ldr	r3, [pc, #112]	; (800f120 <HAL_RCC_OscConfig+0x4b0>)
 800f0b0:	2201      	movs	r2, #1
 800f0b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f0b4:	f7fe f92a 	bl	800d30c <HAL_GetTick>
 800f0b8:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f0ba:	e008      	b.n	800f0ce <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f0bc:	f7fe f926 	bl	800d30c <HAL_GetTick>
 800f0c0:	4602      	mov	r2, r0
 800f0c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0c4:	1ad3      	subs	r3, r2, r3
 800f0c6:	2b02      	cmp	r3, #2
 800f0c8:	d901      	bls.n	800f0ce <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800f0ca:	2303      	movs	r3, #3
 800f0cc:	e020      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f0ce:	4b13      	ldr	r3, [pc, #76]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d0f0      	beq.n	800f0bc <HAL_RCC_OscConfig+0x44c>
 800f0da:	e018      	b.n	800f10e <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f0dc:	4b10      	ldr	r3, [pc, #64]	; (800f120 <HAL_RCC_OscConfig+0x4b0>)
 800f0de:	2200      	movs	r2, #0
 800f0e0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f0e2:	f7fe f913 	bl	800d30c <HAL_GetTick>
 800f0e6:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f0e8:	e008      	b.n	800f0fc <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f0ea:	f7fe f90f 	bl	800d30c <HAL_GetTick>
 800f0ee:	4602      	mov	r2, r0
 800f0f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0f2:	1ad3      	subs	r3, r2, r3
 800f0f4:	2b02      	cmp	r3, #2
 800f0f6:	d901      	bls.n	800f0fc <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800f0f8:	2303      	movs	r3, #3
 800f0fa:	e009      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f0fc:	4b07      	ldr	r3, [pc, #28]	; (800f11c <HAL_RCC_OscConfig+0x4ac>)
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f104:	2b00      	cmp	r3, #0
 800f106:	d1f0      	bne.n	800f0ea <HAL_RCC_OscConfig+0x47a>
 800f108:	e001      	b.n	800f10e <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800f10a:	2301      	movs	r3, #1
 800f10c:	e000      	b.n	800f110 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800f10e:	2300      	movs	r3, #0
}
 800f110:	4618      	mov	r0, r3
 800f112:	3738      	adds	r7, #56	; 0x38
 800f114:	46bd      	mov	sp, r7
 800f116:	bd80      	pop	{r7, pc}
 800f118:	40007000 	.word	0x40007000
 800f11c:	40023800 	.word	0x40023800
 800f120:	42470060 	.word	0x42470060

0800f124 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800f124:	b580      	push	{r7, lr}
 800f126:	b086      	sub	sp, #24
 800f128:	af00      	add	r7, sp, #0
 800f12a:	6078      	str	r0, [r7, #4]
 800f12c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 800f12e:	2300      	movs	r3, #0
 800f130:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800f132:	4b81      	ldr	r3, [pc, #516]	; (800f338 <HAL_RCC_ClockConfig+0x214>)
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	f003 030f 	and.w	r3, r3, #15
 800f13a:	683a      	ldr	r2, [r7, #0]
 800f13c:	429a      	cmp	r2, r3
 800f13e:	d90c      	bls.n	800f15a <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f140:	4b7d      	ldr	r3, [pc, #500]	; (800f338 <HAL_RCC_ClockConfig+0x214>)
 800f142:	683a      	ldr	r2, [r7, #0]
 800f144:	b2d2      	uxtb	r2, r2
 800f146:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800f148:	4b7b      	ldr	r3, [pc, #492]	; (800f338 <HAL_RCC_ClockConfig+0x214>)
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	f003 030f 	and.w	r3, r3, #15
 800f150:	683a      	ldr	r2, [r7, #0]
 800f152:	429a      	cmp	r2, r3
 800f154:	d001      	beq.n	800f15a <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 800f156:	2301      	movs	r3, #1
 800f158:	e0ea      	b.n	800f330 <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	f003 0302 	and.w	r3, r3, #2
 800f162:	2b00      	cmp	r3, #0
 800f164:	d008      	beq.n	800f178 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f166:	4b75      	ldr	r3, [pc, #468]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f168:	689b      	ldr	r3, [r3, #8]
 800f16a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	689b      	ldr	r3, [r3, #8]
 800f172:	4972      	ldr	r1, [pc, #456]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f174:	4313      	orrs	r3, r2
 800f176:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	f003 0301 	and.w	r3, r3, #1
 800f180:	2b00      	cmp	r3, #0
 800f182:	f000 8086 	beq.w	800f292 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	685b      	ldr	r3, [r3, #4]
 800f18a:	2b01      	cmp	r3, #1
 800f18c:	d107      	bne.n	800f19e <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f18e:	4b6b      	ldr	r3, [pc, #428]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f196:	2b00      	cmp	r3, #0
 800f198:	d119      	bne.n	800f1ce <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800f19a:	2301      	movs	r3, #1
 800f19c:	e0c8      	b.n	800f330 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	685b      	ldr	r3, [r3, #4]
 800f1a2:	2b02      	cmp	r3, #2
 800f1a4:	d003      	beq.n	800f1ae <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800f1aa:	2b03      	cmp	r3, #3
 800f1ac:	d107      	bne.n	800f1be <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f1ae:	4b63      	ldr	r3, [pc, #396]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d109      	bne.n	800f1ce <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800f1ba:	2301      	movs	r3, #1
 800f1bc:	e0b8      	b.n	800f330 <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f1be:	4b5f      	ldr	r3, [pc, #380]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	f003 0302 	and.w	r3, r3, #2
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d101      	bne.n	800f1ce <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800f1ca:	2301      	movs	r3, #1
 800f1cc:	e0b0      	b.n	800f330 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800f1ce:	4b5b      	ldr	r3, [pc, #364]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f1d0:	689b      	ldr	r3, [r3, #8]
 800f1d2:	f023 0203 	bic.w	r2, r3, #3
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	685b      	ldr	r3, [r3, #4]
 800f1da:	4958      	ldr	r1, [pc, #352]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f1dc:	4313      	orrs	r3, r2
 800f1de:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f1e0:	f7fe f894 	bl	800d30c <HAL_GetTick>
 800f1e4:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	685b      	ldr	r3, [r3, #4]
 800f1ea:	2b01      	cmp	r3, #1
 800f1ec:	d112      	bne.n	800f214 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800f1ee:	e00a      	b.n	800f206 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f1f0:	f7fe f88c 	bl	800d30c <HAL_GetTick>
 800f1f4:	4602      	mov	r2, r0
 800f1f6:	697b      	ldr	r3, [r7, #20]
 800f1f8:	1ad3      	subs	r3, r2, r3
 800f1fa:	f241 3288 	movw	r2, #5000	; 0x1388
 800f1fe:	4293      	cmp	r3, r2
 800f200:	d901      	bls.n	800f206 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 800f202:	2303      	movs	r3, #3
 800f204:	e094      	b.n	800f330 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800f206:	4b4d      	ldr	r3, [pc, #308]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f208:	689b      	ldr	r3, [r3, #8]
 800f20a:	f003 030c 	and.w	r3, r3, #12
 800f20e:	2b04      	cmp	r3, #4
 800f210:	d1ee      	bne.n	800f1f0 <HAL_RCC_ClockConfig+0xcc>
 800f212:	e03e      	b.n	800f292 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	685b      	ldr	r3, [r3, #4]
 800f218:	2b02      	cmp	r3, #2
 800f21a:	d112      	bne.n	800f242 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800f21c:	e00a      	b.n	800f234 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f21e:	f7fe f875 	bl	800d30c <HAL_GetTick>
 800f222:	4602      	mov	r2, r0
 800f224:	697b      	ldr	r3, [r7, #20]
 800f226:	1ad3      	subs	r3, r2, r3
 800f228:	f241 3288 	movw	r2, #5000	; 0x1388
 800f22c:	4293      	cmp	r3, r2
 800f22e:	d901      	bls.n	800f234 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 800f230:	2303      	movs	r3, #3
 800f232:	e07d      	b.n	800f330 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800f234:	4b41      	ldr	r3, [pc, #260]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f236:	689b      	ldr	r3, [r3, #8]
 800f238:	f003 030c 	and.w	r3, r3, #12
 800f23c:	2b08      	cmp	r3, #8
 800f23e:	d1ee      	bne.n	800f21e <HAL_RCC_ClockConfig+0xfa>
 800f240:	e027      	b.n	800f292 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	685b      	ldr	r3, [r3, #4]
 800f246:	2b03      	cmp	r3, #3
 800f248:	d11d      	bne.n	800f286 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800f24a:	e00a      	b.n	800f262 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f24c:	f7fe f85e 	bl	800d30c <HAL_GetTick>
 800f250:	4602      	mov	r2, r0
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	1ad3      	subs	r3, r2, r3
 800f256:	f241 3288 	movw	r2, #5000	; 0x1388
 800f25a:	4293      	cmp	r3, r2
 800f25c:	d901      	bls.n	800f262 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800f25e:	2303      	movs	r3, #3
 800f260:	e066      	b.n	800f330 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800f262:	4b36      	ldr	r3, [pc, #216]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f264:	689b      	ldr	r3, [r3, #8]
 800f266:	f003 030c 	and.w	r3, r3, #12
 800f26a:	2b0c      	cmp	r3, #12
 800f26c:	d1ee      	bne.n	800f24c <HAL_RCC_ClockConfig+0x128>
 800f26e:	e010      	b.n	800f292 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f270:	f7fe f84c 	bl	800d30c <HAL_GetTick>
 800f274:	4602      	mov	r2, r0
 800f276:	697b      	ldr	r3, [r7, #20]
 800f278:	1ad3      	subs	r3, r2, r3
 800f27a:	f241 3288 	movw	r2, #5000	; 0x1388
 800f27e:	4293      	cmp	r3, r2
 800f280:	d901      	bls.n	800f286 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800f282:	2303      	movs	r3, #3
 800f284:	e054      	b.n	800f330 <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800f286:	4b2d      	ldr	r3, [pc, #180]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f288:	689b      	ldr	r3, [r3, #8]
 800f28a:	f003 030c 	and.w	r3, r3, #12
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d1ee      	bne.n	800f270 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800f292:	4b29      	ldr	r3, [pc, #164]	; (800f338 <HAL_RCC_ClockConfig+0x214>)
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	f003 030f 	and.w	r3, r3, #15
 800f29a:	683a      	ldr	r2, [r7, #0]
 800f29c:	429a      	cmp	r2, r3
 800f29e:	d20c      	bcs.n	800f2ba <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f2a0:	4b25      	ldr	r3, [pc, #148]	; (800f338 <HAL_RCC_ClockConfig+0x214>)
 800f2a2:	683a      	ldr	r2, [r7, #0]
 800f2a4:	b2d2      	uxtb	r2, r2
 800f2a6:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800f2a8:	4b23      	ldr	r3, [pc, #140]	; (800f338 <HAL_RCC_ClockConfig+0x214>)
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	f003 030f 	and.w	r3, r3, #15
 800f2b0:	683a      	ldr	r2, [r7, #0]
 800f2b2:	429a      	cmp	r2, r3
 800f2b4:	d001      	beq.n	800f2ba <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 800f2b6:	2301      	movs	r3, #1
 800f2b8:	e03a      	b.n	800f330 <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	f003 0304 	and.w	r3, r3, #4
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d008      	beq.n	800f2d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800f2c6:	4b1d      	ldr	r3, [pc, #116]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f2c8:	689b      	ldr	r3, [r3, #8]
 800f2ca:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	68db      	ldr	r3, [r3, #12]
 800f2d2:	491a      	ldr	r1, [pc, #104]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f2d4:	4313      	orrs	r3, r2
 800f2d6:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	f003 0308 	and.w	r3, r3, #8
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d009      	beq.n	800f2f8 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800f2e4:	4b15      	ldr	r3, [pc, #84]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f2e6:	689b      	ldr	r3, [r3, #8]
 800f2e8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	691b      	ldr	r3, [r3, #16]
 800f2f0:	00db      	lsls	r3, r3, #3
 800f2f2:	4912      	ldr	r1, [pc, #72]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f2f4:	4313      	orrs	r3, r2
 800f2f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800f2f8:	f000 f826 	bl	800f348 <HAL_RCC_GetSysClockFreq>
 800f2fc:	4601      	mov	r1, r0
 800f2fe:	4b0f      	ldr	r3, [pc, #60]	; (800f33c <HAL_RCC_ClockConfig+0x218>)
 800f300:	689b      	ldr	r3, [r3, #8]
 800f302:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800f306:	23f0      	movs	r3, #240	; 0xf0
 800f308:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f30a:	693b      	ldr	r3, [r7, #16]
 800f30c:	fa93 f3a3 	rbit	r3, r3
 800f310:	60fb      	str	r3, [r7, #12]
  return(result);
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	fab3 f383 	clz	r3, r3
 800f318:	fa22 f303 	lsr.w	r3, r2, r3
 800f31c:	4a08      	ldr	r2, [pc, #32]	; (800f340 <HAL_RCC_ClockConfig+0x21c>)
 800f31e:	5cd3      	ldrb	r3, [r2, r3]
 800f320:	fa21 f303 	lsr.w	r3, r1, r3
 800f324:	4a07      	ldr	r2, [pc, #28]	; (800f344 <HAL_RCC_ClockConfig+0x220>)
 800f326:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800f328:	200f      	movs	r0, #15
 800f32a:	f7fd ffc5 	bl	800d2b8 <HAL_InitTick>
  
  return HAL_OK;
 800f32e:	2300      	movs	r3, #0
}
 800f330:	4618      	mov	r0, r3
 800f332:	3718      	adds	r7, #24
 800f334:	46bd      	mov	sp, r7
 800f336:	bd80      	pop	{r7, pc}
 800f338:	40023c00 	.word	0x40023c00
 800f33c:	40023800 	.word	0x40023800
 800f340:	08018110 	.word	0x08018110
 800f344:	20000024 	.word	0x20000024

0800f348 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f348:	b480      	push	{r7}
 800f34a:	b08b      	sub	sp, #44	; 0x2c
 800f34c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800f34e:	2300      	movs	r3, #0
 800f350:	61fb      	str	r3, [r7, #28]
 800f352:	2300      	movs	r3, #0
 800f354:	627b      	str	r3, [r7, #36]	; 0x24
 800f356:	2300      	movs	r3, #0
 800f358:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 800f35a:	2300      	movs	r3, #0
 800f35c:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f35e:	4b38      	ldr	r3, [pc, #224]	; (800f440 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f360:	689b      	ldr	r3, [r3, #8]
 800f362:	f003 030c 	and.w	r3, r3, #12
 800f366:	2b08      	cmp	r3, #8
 800f368:	d00c      	beq.n	800f384 <HAL_RCC_GetSysClockFreq+0x3c>
 800f36a:	2b08      	cmp	r3, #8
 800f36c:	d85d      	bhi.n	800f42a <HAL_RCC_GetSysClockFreq+0xe2>
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d002      	beq.n	800f378 <HAL_RCC_GetSysClockFreq+0x30>
 800f372:	2b04      	cmp	r3, #4
 800f374:	d003      	beq.n	800f37e <HAL_RCC_GetSysClockFreq+0x36>
 800f376:	e058      	b.n	800f42a <HAL_RCC_GetSysClockFreq+0xe2>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800f378:	4b32      	ldr	r3, [pc, #200]	; (800f444 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f37a:	623b      	str	r3, [r7, #32]
       break;
 800f37c:	e058      	b.n	800f430 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800f37e:	4b31      	ldr	r3, [pc, #196]	; (800f444 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f380:	623b      	str	r3, [r7, #32]
      break;
 800f382:	e055      	b.n	800f430 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f384:	4b2e      	ldr	r3, [pc, #184]	; (800f440 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f386:	685b      	ldr	r3, [r3, #4]
 800f388:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f38c:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f38e:	4b2c      	ldr	r3, [pc, #176]	; (800f440 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f390:	685b      	ldr	r3, [r3, #4]
 800f392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f396:	2b00      	cmp	r3, #0
 800f398:	d017      	beq.n	800f3ca <HAL_RCC_GetSysClockFreq+0x82>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800f39a:	4a2a      	ldr	r2, [pc, #168]	; (800f444 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f39c:	69fb      	ldr	r3, [r7, #28]
 800f39e:	fbb2 f2f3 	udiv	r2, r2, r3
 800f3a2:	4b27      	ldr	r3, [pc, #156]	; (800f440 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f3a4:	6859      	ldr	r1, [r3, #4]
 800f3a6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800f3aa:	400b      	ands	r3, r1
 800f3ac:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800f3b0:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f3b2:	6979      	ldr	r1, [r7, #20]
 800f3b4:	fa91 f1a1 	rbit	r1, r1
 800f3b8:	6139      	str	r1, [r7, #16]
  return(result);
 800f3ba:	6939      	ldr	r1, [r7, #16]
 800f3bc:	fab1 f181 	clz	r1, r1
 800f3c0:	40cb      	lsrs	r3, r1
 800f3c2:	fb03 f302 	mul.w	r3, r3, r2
 800f3c6:	627b      	str	r3, [r7, #36]	; 0x24
 800f3c8:	e016      	b.n	800f3f8 <HAL_RCC_GetSysClockFreq+0xb0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800f3ca:	4a1e      	ldr	r2, [pc, #120]	; (800f444 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f3cc:	69fb      	ldr	r3, [r7, #28]
 800f3ce:	fbb2 f2f3 	udiv	r2, r2, r3
 800f3d2:	4b1b      	ldr	r3, [pc, #108]	; (800f440 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f3d4:	6859      	ldr	r1, [r3, #4]
 800f3d6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800f3da:	400b      	ands	r3, r1
 800f3dc:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800f3e0:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f3e2:	68f9      	ldr	r1, [r7, #12]
 800f3e4:	fa91 f1a1 	rbit	r1, r1
 800f3e8:	60b9      	str	r1, [r7, #8]
  return(result);
 800f3ea:	68b9      	ldr	r1, [r7, #8]
 800f3ec:	fab1 f181 	clz	r1, r1
 800f3f0:	40cb      	lsrs	r3, r1
 800f3f2:	fb03 f302 	mul.w	r3, r3, r2
 800f3f6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 800f3f8:	4b11      	ldr	r3, [pc, #68]	; (800f440 <HAL_RCC_GetSysClockFreq+0xf8>)
 800f3fa:	685b      	ldr	r3, [r3, #4]
 800f3fc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800f400:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800f404:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	fa93 f3a3 	rbit	r3, r3
 800f40c:	603b      	str	r3, [r7, #0]
  return(result);
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	fab3 f383 	clz	r3, r3
 800f414:	fa22 f303 	lsr.w	r3, r2, r3
 800f418:	3301      	adds	r3, #1
 800f41a:	005b      	lsls	r3, r3, #1
 800f41c:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 800f41e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f420:	69bb      	ldr	r3, [r7, #24]
 800f422:	fbb2 f3f3 	udiv	r3, r2, r3
 800f426:	623b      	str	r3, [r7, #32]
      break;
 800f428:	e002      	b.n	800f430 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800f42a:	4b06      	ldr	r3, [pc, #24]	; (800f444 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f42c:	623b      	str	r3, [r7, #32]
      break;
 800f42e:	bf00      	nop
    }
  }
  return sysclockfreq;
 800f430:	6a3b      	ldr	r3, [r7, #32]
}
 800f432:	4618      	mov	r0, r3
 800f434:	372c      	adds	r7, #44	; 0x2c
 800f436:	46bd      	mov	sp, r7
 800f438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f43c:	4770      	bx	lr
 800f43e:	bf00      	nop
 800f440:	40023800 	.word	0x40023800
 800f444:	00f42400 	.word	0x00f42400

0800f448 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f448:	b480      	push	{r7}
 800f44a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800f44c:	4b03      	ldr	r3, [pc, #12]	; (800f45c <HAL_RCC_GetHCLKFreq+0x14>)
 800f44e:	681b      	ldr	r3, [r3, #0]
}
 800f450:	4618      	mov	r0, r3
 800f452:	46bd      	mov	sp, r7
 800f454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f458:	4770      	bx	lr
 800f45a:	bf00      	nop
 800f45c:	20000024 	.word	0x20000024

0800f460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 800f460:	b580      	push	{r7, lr}
 800f462:	b082      	sub	sp, #8
 800f464:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800f466:	f7ff ffef 	bl	800f448 <HAL_RCC_GetHCLKFreq>
 800f46a:	4601      	mov	r1, r0
 800f46c:	4b0b      	ldr	r3, [pc, #44]	; (800f49c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800f46e:	689b      	ldr	r3, [r3, #8]
 800f470:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800f474:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800f478:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	fa93 f3a3 	rbit	r3, r3
 800f480:	603b      	str	r3, [r7, #0]
  return(result);
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	fab3 f383 	clz	r3, r3
 800f488:	fa22 f303 	lsr.w	r3, r2, r3
 800f48c:	4a04      	ldr	r2, [pc, #16]	; (800f4a0 <HAL_RCC_GetPCLK1Freq+0x40>)
 800f48e:	5cd3      	ldrb	r3, [r2, r3]
 800f490:	fa21 f303 	lsr.w	r3, r1, r3
}
 800f494:	4618      	mov	r0, r3
 800f496:	3708      	adds	r7, #8
 800f498:	46bd      	mov	sp, r7
 800f49a:	bd80      	pop	{r7, pc}
 800f49c:	40023800 	.word	0x40023800
 800f4a0:	08018110 	.word	0x08018110

0800f4a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f4a4:	b580      	push	{r7, lr}
 800f4a6:	b082      	sub	sp, #8
 800f4a8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800f4aa:	f7ff ffcd 	bl	800f448 <HAL_RCC_GetHCLKFreq>
 800f4ae:	4601      	mov	r1, r0
 800f4b0:	4b0b      	ldr	r3, [pc, #44]	; (800f4e0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800f4b2:	689b      	ldr	r3, [r3, #8]
 800f4b4:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 800f4b8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800f4bc:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	fa93 f3a3 	rbit	r3, r3
 800f4c4:	603b      	str	r3, [r7, #0]
  return(result);
 800f4c6:	683b      	ldr	r3, [r7, #0]
 800f4c8:	fab3 f383 	clz	r3, r3
 800f4cc:	fa22 f303 	lsr.w	r3, r2, r3
 800f4d0:	4a04      	ldr	r2, [pc, #16]	; (800f4e4 <HAL_RCC_GetPCLK2Freq+0x40>)
 800f4d2:	5cd3      	ldrb	r3, [r2, r3]
 800f4d4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800f4d8:	4618      	mov	r0, r3
 800f4da:	3708      	adds	r7, #8
 800f4dc:	46bd      	mov	sp, r7
 800f4de:	bd80      	pop	{r7, pc}
 800f4e0:	40023800 	.word	0x40023800
 800f4e4:	08018110 	.word	0x08018110

0800f4e8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b082      	sub	sp, #8
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d101      	bne.n	800f4fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f4f6:	2301      	movs	r3, #1
 800f4f8:	e056      	b.n	800f5a8 <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f506:	b2db      	uxtb	r3, r3
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d106      	bne.n	800f51a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	2200      	movs	r2, #0
 800f510:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f7f4 fdb1 	bl	800407c <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	2202      	movs	r2, #2
 800f51e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	681a      	ldr	r2, [r3, #0]
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f530:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	685a      	ldr	r2, [r3, #4]
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	689b      	ldr	r3, [r3, #8]
 800f53a:	431a      	orrs	r2, r3
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	68db      	ldr	r3, [r3, #12]
 800f540:	431a      	orrs	r2, r3
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	691b      	ldr	r3, [r3, #16]
 800f546:	431a      	orrs	r2, r3
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	695b      	ldr	r3, [r3, #20]
 800f54c:	431a      	orrs	r2, r3
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	699b      	ldr	r3, [r3, #24]
 800f552:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f556:	431a      	orrs	r2, r3
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	69db      	ldr	r3, [r3, #28]
 800f55c:	431a      	orrs	r2, r3
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	6a1b      	ldr	r3, [r3, #32]
 800f562:	ea42 0103 	orr.w	r1, r2, r3
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	430a      	orrs	r2, r1
 800f570:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	699b      	ldr	r3, [r3, #24]
 800f576:	0c1b      	lsrs	r3, r3, #16
 800f578:	f003 0104 	and.w	r1, r3, #4
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	430a      	orrs	r2, r1
 800f586:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	69da      	ldr	r2, [r3, #28]
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f596:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	2200      	movs	r2, #0
 800f59c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	2201      	movs	r2, #1
 800f5a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800f5a6:	2300      	movs	r3, #0
}
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	3708      	adds	r7, #8
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	bd80      	pop	{r7, pc}

0800f5b0 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800f5b0:	b580      	push	{r7, lr}
 800f5b2:	b08c      	sub	sp, #48	; 0x30
 800f5b4:	af02      	add	r7, sp, #8
 800f5b6:	60f8      	str	r0, [r7, #12]
 800f5b8:	60b9      	str	r1, [r7, #8]
 800f5ba:	607a      	str	r2, [r7, #4]
 800f5bc:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 800f5be:	2300      	movs	r3, #0
 800f5c0:	61fb      	str	r3, [r7, #28]
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 800f5ca:	2301      	movs	r3, #1
 800f5cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f5da:	2b01      	cmp	r3, #1
 800f5dc:	d101      	bne.n	800f5e2 <HAL_SPI_TransmitReceive+0x32>
 800f5de:	2302      	movs	r3, #2
 800f5e0:	e182      	b.n	800f8e8 <HAL_SPI_TransmitReceive+0x338>
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	2201      	movs	r2, #1
 800f5e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f5ea:	f7fd fe8f 	bl	800d30c <HAL_GetTick>
 800f5ee:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f5f6:	b2db      	uxtb	r3, r3
 800f5f8:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	685b      	ldr	r3, [r3, #4]
 800f5fe:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800f600:	69fb      	ldr	r3, [r7, #28]
 800f602:	2b01      	cmp	r3, #1
 800f604:	d00e      	beq.n	800f624 <HAL_SPI_TransmitReceive+0x74>
 800f606:	69bb      	ldr	r3, [r7, #24]
 800f608:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f60c:	d106      	bne.n	800f61c <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	689b      	ldr	r3, [r3, #8]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d102      	bne.n	800f61c <HAL_SPI_TransmitReceive+0x6c>
 800f616:	69fb      	ldr	r3, [r7, #28]
 800f618:	2b04      	cmp	r3, #4
 800f61a:	d003      	beq.n	800f624 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 800f61c:	2302      	movs	r3, #2
 800f61e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800f622:	e157      	b.n	800f8d4 <HAL_SPI_TransmitReceive+0x324>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f624:	68bb      	ldr	r3, [r7, #8]
 800f626:	2b00      	cmp	r3, #0
 800f628:	d005      	beq.n	800f636 <HAL_SPI_TransmitReceive+0x86>
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d002      	beq.n	800f636 <HAL_SPI_TransmitReceive+0x86>
 800f630:	887b      	ldrh	r3, [r7, #2]
 800f632:	2b00      	cmp	r3, #0
 800f634:	d103      	bne.n	800f63e <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 800f636:	2301      	movs	r3, #1
 800f638:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800f63c:	e14a      	b.n	800f8d4 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f644:	b2db      	uxtb	r3, r3
 800f646:	2b01      	cmp	r3, #1
 800f648:	d103      	bne.n	800f652 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	2205      	movs	r2, #5
 800f64e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	2200      	movs	r2, #0
 800f656:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	687a      	ldr	r2, [r7, #4]
 800f65c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	887a      	ldrh	r2, [r7, #2]
 800f662:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	887a      	ldrh	r2, [r7, #2]
 800f668:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	68ba      	ldr	r2, [r7, #8]
 800f66e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	887a      	ldrh	r2, [r7, #2]
 800f674:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	887a      	ldrh	r2, [r7, #2]
 800f67a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	2200      	movs	r2, #0
 800f680:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	2200      	movs	r2, #0
 800f686:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f692:	2b40      	cmp	r3, #64	; 0x40
 800f694:	d007      	beq.n	800f6a6 <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	681a      	ldr	r2, [r3, #0]
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f6a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	68db      	ldr	r3, [r3, #12]
 800f6aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f6ae:	d171      	bne.n	800f794 <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	685b      	ldr	r3, [r3, #4]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d004      	beq.n	800f6c2 <HAL_SPI_TransmitReceive+0x112>
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f6bc:	b29b      	uxth	r3, r3
 800f6be:	2b01      	cmp	r3, #1
 800f6c0:	d15d      	bne.n	800f77e <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800f6c2:	68bb      	ldr	r3, [r7, #8]
 800f6c4:	881a      	ldrh	r2, [r3, #0]
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 800f6cc:	68bb      	ldr	r3, [r7, #8]
 800f6ce:	3302      	adds	r3, #2
 800f6d0:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f6d6:	b29b      	uxth	r3, r3
 800f6d8:	3b01      	subs	r3, #1
 800f6da:	b29a      	uxth	r2, r3
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f6e0:	e04d      	b.n	800f77e <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800f6e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d01c      	beq.n	800f722 <HAL_SPI_TransmitReceive+0x172>
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f6ec:	b29b      	uxth	r3, r3
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d017      	beq.n	800f722 <HAL_SPI_TransmitReceive+0x172>
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	689b      	ldr	r3, [r3, #8]
 800f6f8:	f003 0302 	and.w	r3, r3, #2
 800f6fc:	2b02      	cmp	r3, #2
 800f6fe:	d110      	bne.n	800f722 <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800f700:	68bb      	ldr	r3, [r7, #8]
 800f702:	881a      	ldrh	r2, [r3, #0]
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800f70a:	68bb      	ldr	r3, [r7, #8]
 800f70c:	3302      	adds	r3, #2
 800f70e:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f714:	b29b      	uxth	r3, r3
 800f716:	3b01      	subs	r3, #1
 800f718:	b29a      	uxth	r2, r3
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800f71e:	2300      	movs	r3, #0
 800f720:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f726:	b29b      	uxth	r3, r3
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d018      	beq.n	800f75e <HAL_SPI_TransmitReceive+0x1ae>
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	689b      	ldr	r3, [r3, #8]
 800f732:	f003 0301 	and.w	r3, r3, #1
 800f736:	2b01      	cmp	r3, #1
 800f738:	d111      	bne.n	800f75e <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	68db      	ldr	r3, [r3, #12]
 800f740:	b29a      	uxth	r2, r3
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	3302      	adds	r3, #2
 800f74a:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f750:	b29b      	uxth	r3, r3
 800f752:	3b01      	subs	r3, #1
 800f754:	b29a      	uxth	r2, r3
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800f75a:	2301      	movs	r3, #1
 800f75c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800f75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f760:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f764:	d00b      	beq.n	800f77e <HAL_SPI_TransmitReceive+0x1ce>
 800f766:	f7fd fdd1 	bl	800d30c <HAL_GetTick>
 800f76a:	4602      	mov	r2, r0
 800f76c:	697b      	ldr	r3, [r7, #20]
 800f76e:	1ad3      	subs	r3, r2, r3
 800f770:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f772:	429a      	cmp	r2, r3
 800f774:	d803      	bhi.n	800f77e <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 800f776:	2303      	movs	r3, #3
 800f778:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800f77c:	e0aa      	b.n	800f8d4 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f782:	b29b      	uxth	r3, r3
 800f784:	2b00      	cmp	r3, #0
 800f786:	d1ac      	bne.n	800f6e2 <HAL_SPI_TransmitReceive+0x132>
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f78c:	b29b      	uxth	r3, r3
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d1a7      	bne.n	800f6e2 <HAL_SPI_TransmitReceive+0x132>
 800f792:	e070      	b.n	800f876 <HAL_SPI_TransmitReceive+0x2c6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	685b      	ldr	r3, [r3, #4]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d004      	beq.n	800f7a6 <HAL_SPI_TransmitReceive+0x1f6>
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f7a0:	b29b      	uxth	r3, r3
 800f7a2:	2b01      	cmp	r3, #1
 800f7a4:	d15d      	bne.n	800f862 <HAL_SPI_TransmitReceive+0x2b2>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	330c      	adds	r3, #12
 800f7ac:	68ba      	ldr	r2, [r7, #8]
 800f7ae:	7812      	ldrb	r2, [r2, #0]
 800f7b0:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 800f7b2:	68bb      	ldr	r3, [r7, #8]
 800f7b4:	3301      	adds	r3, #1
 800f7b6:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f7bc:	b29b      	uxth	r3, r3
 800f7be:	3b01      	subs	r3, #1
 800f7c0:	b29a      	uxth	r2, r3
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f7c6:	e04c      	b.n	800f862 <HAL_SPI_TransmitReceive+0x2b2>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800f7c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d01c      	beq.n	800f808 <HAL_SPI_TransmitReceive+0x258>
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f7d2:	b29b      	uxth	r3, r3
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d017      	beq.n	800f808 <HAL_SPI_TransmitReceive+0x258>
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	689b      	ldr	r3, [r3, #8]
 800f7de:	f003 0302 	and.w	r3, r3, #2
 800f7e2:	2b02      	cmp	r3, #2
 800f7e4:	d110      	bne.n	800f808 <HAL_SPI_TransmitReceive+0x258>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800f7e6:	68bb      	ldr	r3, [r7, #8]
 800f7e8:	1c5a      	adds	r2, r3, #1
 800f7ea:	60ba      	str	r2, [r7, #8]
 800f7ec:	68fa      	ldr	r2, [r7, #12]
 800f7ee:	6812      	ldr	r2, [r2, #0]
 800f7f0:	320c      	adds	r2, #12
 800f7f2:	781b      	ldrb	r3, [r3, #0]
 800f7f4:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f7fa:	b29b      	uxth	r3, r3
 800f7fc:	3b01      	subs	r3, #1
 800f7fe:	b29a      	uxth	r2, r3
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800f804:	2300      	movs	r3, #0
 800f806:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f80c:	b29b      	uxth	r3, r3
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d017      	beq.n	800f842 <HAL_SPI_TransmitReceive+0x292>
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	689b      	ldr	r3, [r3, #8]
 800f818:	f003 0301 	and.w	r3, r3, #1
 800f81c:	2b01      	cmp	r3, #1
 800f81e:	d110      	bne.n	800f842 <HAL_SPI_TransmitReceive+0x292>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	68d9      	ldr	r1, [r3, #12]
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	1c5a      	adds	r2, r3, #1
 800f82a:	607a      	str	r2, [r7, #4]
 800f82c:	b2ca      	uxtb	r2, r1
 800f82e:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f834:	b29b      	uxth	r3, r3
 800f836:	3b01      	subs	r3, #1
 800f838:	b29a      	uxth	r2, r3
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800f83e:	2301      	movs	r3, #1
 800f840:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800f842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f844:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f848:	d00b      	beq.n	800f862 <HAL_SPI_TransmitReceive+0x2b2>
 800f84a:	f7fd fd5f 	bl	800d30c <HAL_GetTick>
 800f84e:	4602      	mov	r2, r0
 800f850:	697b      	ldr	r3, [r7, #20]
 800f852:	1ad3      	subs	r3, r2, r3
 800f854:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f856:	429a      	cmp	r2, r3
 800f858:	d803      	bhi.n	800f862 <HAL_SPI_TransmitReceive+0x2b2>
      {
        errorcode = HAL_TIMEOUT;
 800f85a:	2303      	movs	r3, #3
 800f85c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800f860:	e038      	b.n	800f8d4 <HAL_SPI_TransmitReceive+0x324>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f866:	b29b      	uxth	r3, r3
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d1ad      	bne.n	800f7c8 <HAL_SPI_TransmitReceive+0x218>
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f870:	b29b      	uxth	r3, r3
 800f872:	2b00      	cmp	r3, #0
 800f874:	d1a8      	bne.n	800f7c8 <HAL_SPI_TransmitReceive+0x218>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800f876:	697b      	ldr	r3, [r7, #20]
 800f878:	9300      	str	r3, [sp, #0]
 800f87a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f87c:	2201      	movs	r2, #1
 800f87e:	2102      	movs	r1, #2
 800f880:	68f8      	ldr	r0, [r7, #12]
 800f882:	f000 f939 	bl	800faf8 <SPI_WaitFlagStateUntilTimeout>
 800f886:	4603      	mov	r3, r0
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d003      	beq.n	800f894 <HAL_SPI_TransmitReceive+0x2e4>
  {
    errorcode = HAL_TIMEOUT;
 800f88c:	2303      	movs	r3, #3
 800f88e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800f892:	e01f      	b.n	800f8d4 <HAL_SPI_TransmitReceive+0x324>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800f894:	697a      	ldr	r2, [r7, #20]
 800f896:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f898:	68f8      	ldr	r0, [r7, #12]
 800f89a:	f000 f996 	bl	800fbca <SPI_CheckFlag_BSY>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d006      	beq.n	800f8b2 <HAL_SPI_TransmitReceive+0x302>
  {
    errorcode = HAL_ERROR;
 800f8a4:	2301      	movs	r3, #1
 800f8a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	2220      	movs	r2, #32
 800f8ae:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800f8b0:	e010      	b.n	800f8d4 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	689b      	ldr	r3, [r3, #8]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d10b      	bne.n	800f8d2 <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	613b      	str	r3, [r7, #16]
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	68db      	ldr	r3, [r3, #12]
 800f8c4:	613b      	str	r3, [r7, #16]
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	689b      	ldr	r3, [r3, #8]
 800f8cc:	613b      	str	r3, [r7, #16]
 800f8ce:	693b      	ldr	r3, [r7, #16]
 800f8d0:	e000      	b.n	800f8d4 <HAL_SPI_TransmitReceive+0x324>
  }
  
error :
 800f8d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	2201      	movs	r2, #1
 800f8d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	2200      	movs	r2, #0
 800f8e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800f8e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	3728      	adds	r7, #40	; 0x28
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}

0800f8f0 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b088      	sub	sp, #32
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	685b      	ldr	r3, [r3, #4]
 800f8fe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	689b      	ldr	r3, [r3, #8]
 800f906:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800f908:	69bb      	ldr	r3, [r7, #24]
 800f90a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d10e      	bne.n	800f930 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800f912:	69bb      	ldr	r3, [r7, #24]
 800f914:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d009      	beq.n	800f930 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800f91c:	69fb      	ldr	r3, [r7, #28]
 800f91e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f922:	2b00      	cmp	r3, #0
 800f924:	d004      	beq.n	800f930 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f92a:	6878      	ldr	r0, [r7, #4]
 800f92c:	4798      	blx	r3
    return;
 800f92e:	e0b1      	b.n	800fa94 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 800f930:	69bb      	ldr	r3, [r7, #24]
 800f932:	f003 0302 	and.w	r3, r3, #2
 800f936:	2b00      	cmp	r3, #0
 800f938:	d009      	beq.n	800f94e <HAL_SPI_IRQHandler+0x5e>
 800f93a:	69fb      	ldr	r3, [r7, #28]
 800f93c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f940:	2b00      	cmp	r3, #0
 800f942:	d004      	beq.n	800f94e <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f948:	6878      	ldr	r0, [r7, #4]
 800f94a:	4798      	blx	r3
    return;
 800f94c:	e0a2      	b.n	800fa94 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 800f94e:	69bb      	ldr	r3, [r7, #24]
 800f950:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 800f954:	2b00      	cmp	r3, #0
 800f956:	f000 809d 	beq.w	800fa94 <HAL_SPI_IRQHandler+0x1a4>
 800f95a:	69fb      	ldr	r3, [r7, #28]
 800f95c:	f003 0320 	and.w	r3, r3, #32
 800f960:	2b00      	cmp	r3, #0
 800f962:	f000 8097 	beq.w	800fa94 <HAL_SPI_IRQHandler+0x1a4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 800f966:	69bb      	ldr	r3, [r7, #24]
 800f968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d023      	beq.n	800f9b8 <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f976:	b2db      	uxtb	r3, r3
 800f978:	2b03      	cmp	r3, #3
 800f97a:	d011      	beq.n	800f9a0 <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f980:	f043 0204 	orr.w	r2, r3, #4
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f988:	2300      	movs	r3, #0
 800f98a:	617b      	str	r3, [r7, #20]
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	68db      	ldr	r3, [r3, #12]
 800f992:	617b      	str	r3, [r7, #20]
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	689b      	ldr	r3, [r3, #8]
 800f99a:	617b      	str	r3, [r7, #20]
 800f99c:	697b      	ldr	r3, [r7, #20]
 800f99e:	e00b      	b.n	800f9b8 <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	613b      	str	r3, [r7, #16]
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	68db      	ldr	r3, [r3, #12]
 800f9aa:	613b      	str	r3, [r7, #16]
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	689b      	ldr	r3, [r3, #8]
 800f9b2:	613b      	str	r3, [r7, #16]
 800f9b4:	693b      	ldr	r3, [r7, #16]
        return;
 800f9b6:	e06d      	b.n	800fa94 <HAL_SPI_IRQHandler+0x1a4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 800f9b8:	69bb      	ldr	r3, [r7, #24]
 800f9ba:	f003 0320 	and.w	r3, r3, #32
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d014      	beq.n	800f9ec <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f9c6:	f043 0201 	orr.w	r2, r3, #1
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	60fb      	str	r3, [r7, #12]
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	689b      	ldr	r3, [r3, #8]
 800f9d8:	60fb      	str	r3, [r7, #12]
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	681a      	ldr	r2, [r3, #0]
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f9e8:	601a      	str	r2, [r3, #0]
 800f9ea:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 800f9ec:	69bb      	ldr	r3, [r7, #24]
 800f9ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d00c      	beq.n	800fa10 <HAL_SPI_IRQHandler+0x120>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f9fa:	f043 0208 	orr.w	r2, r3, #8
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800fa02:	2300      	movs	r3, #0
 800fa04:	60bb      	str	r3, [r7, #8]
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	689b      	ldr	r3, [r3, #8]
 800fa0c:	60bb      	str	r3, [r7, #8]
 800fa0e:	68bb      	ldr	r3, [r7, #8]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d03c      	beq.n	800fa92 <HAL_SPI_IRQHandler+0x1a2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	685a      	ldr	r2, [r3, #4]
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800fa26:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	2201      	movs	r2, #1
 800fa2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800fa30:	69fb      	ldr	r3, [r7, #28]
 800fa32:	f003 0302 	and.w	r3, r3, #2
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d104      	bne.n	800fa44 <HAL_SPI_IRQHandler+0x154>
 800fa3a:	69fb      	ldr	r3, [r7, #28]
 800fa3c:	f003 0301 	and.w	r3, r3, #1
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d022      	beq.n	800fa8a <HAL_SPI_IRQHandler+0x19a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	685a      	ldr	r2, [r3, #4]
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	f022 0203 	bic.w	r2, r2, #3
 800fa52:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d008      	beq.n	800fa6e <HAL_SPI_IRQHandler+0x17e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fa60:	4a0e      	ldr	r2, [pc, #56]	; (800fa9c <HAL_SPI_IRQHandler+0x1ac>)
 800fa62:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fa68:	4618      	mov	r0, r3
 800fa6a:	f7fe f831 	bl	800dad0 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d00d      	beq.n	800fa92 <HAL_SPI_IRQHandler+0x1a2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fa7a:	4a08      	ldr	r2, [pc, #32]	; (800fa9c <HAL_SPI_IRQHandler+0x1ac>)
 800fa7c:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fa82:	4618      	mov	r0, r3
 800fa84:	f7fe f824 	bl	800dad0 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 800fa88:	e003      	b.n	800fa92 <HAL_SPI_IRQHandler+0x1a2>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 800fa8a:	6878      	ldr	r0, [r7, #4]
 800fa8c:	f000 f808 	bl	800faa0 <HAL_SPI_ErrorCallback>
      }
    }
    return;
 800fa90:	e7ff      	b.n	800fa92 <HAL_SPI_IRQHandler+0x1a2>
 800fa92:	bf00      	nop
  }
}
 800fa94:	3720      	adds	r7, #32
 800fa96:	46bd      	mov	sp, r7
 800fa98:	bd80      	pop	{r7, pc}
 800fa9a:	bf00      	nop
 800fa9c:	0800fad1 	.word	0x0800fad1

0800faa0 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800faa0:	b480      	push	{r7}
 800faa2:	b083      	sub	sp, #12
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 800faa8:	bf00      	nop
 800faaa:	370c      	adds	r7, #12
 800faac:	46bd      	mov	sp, r7
 800faae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab2:	4770      	bx	lr

0800fab4 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800fab4:	b480      	push	{r7}
 800fab6:	b083      	sub	sp, #12
 800fab8:	af00      	add	r7, sp, #0
 800faba:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800fac2:	b2db      	uxtb	r3, r3
}
 800fac4:	4618      	mov	r0, r3
 800fac6:	370c      	adds	r7, #12
 800fac8:	46bd      	mov	sp, r7
 800faca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800face:	4770      	bx	lr

0800fad0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fad0:	b580      	push	{r7, lr}
 800fad2:	b084      	sub	sp, #16
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fadc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0;
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	2200      	movs	r2, #0
 800fae2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0;
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	2200      	movs	r2, #0
 800fae8:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 800faea:	68f8      	ldr	r0, [r7, #12]
 800faec:	f7ff ffd8 	bl	800faa0 <HAL_SPI_ErrorCallback>
}
 800faf0:	bf00      	nop
 800faf2:	3710      	adds	r7, #16
 800faf4:	46bd      	mov	sp, r7
 800faf6:	bd80      	pop	{r7, pc}

0800faf8 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b084      	sub	sp, #16
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	60f8      	str	r0, [r7, #12]
 800fb00:	60b9      	str	r1, [r7, #8]
 800fb02:	607a      	str	r2, [r7, #4]
 800fb04:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800fb06:	e04d      	b.n	800fba4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 800fb08:	683b      	ldr	r3, [r7, #0]
 800fb0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fb0e:	d049      	beq.n	800fba4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800fb10:	683b      	ldr	r3, [r7, #0]
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d007      	beq.n	800fb26 <SPI_WaitFlagStateUntilTimeout+0x2e>
 800fb16:	f7fd fbf9 	bl	800d30c <HAL_GetTick>
 800fb1a:	4602      	mov	r2, r0
 800fb1c:	69bb      	ldr	r3, [r7, #24]
 800fb1e:	1ad3      	subs	r3, r2, r3
 800fb20:	683a      	ldr	r2, [r7, #0]
 800fb22:	429a      	cmp	r2, r3
 800fb24:	d83e      	bhi.n	800fba4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	685a      	ldr	r2, [r3, #4]
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800fb34:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	685b      	ldr	r3, [r3, #4]
 800fb3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fb3e:	d111      	bne.n	800fb64 <SPI_WaitFlagStateUntilTimeout+0x6c>
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	689b      	ldr	r3, [r3, #8]
 800fb44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fb48:	d004      	beq.n	800fb54 <SPI_WaitFlagStateUntilTimeout+0x5c>
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	689b      	ldr	r3, [r3, #8]
 800fb4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fb52:	d107      	bne.n	800fb64 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	681a      	ldr	r2, [r3, #0]
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fb62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fb6c:	d110      	bne.n	800fb90 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	6819      	ldr	r1, [r3, #0]
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	681a      	ldr	r2, [r3, #0]
 800fb78:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800fb7c:	400b      	ands	r3, r1
 800fb7e:	6013      	str	r3, [r2, #0]
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	681a      	ldr	r2, [r3, #0]
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fb8e:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	2201      	movs	r2, #1
 800fb94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800fba0:	2303      	movs	r3, #3
 800fba2:	e00e      	b.n	800fbc2 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	689a      	ldr	r2, [r3, #8]
 800fbaa:	68bb      	ldr	r3, [r7, #8]
 800fbac:	4013      	ands	r3, r2
 800fbae:	68ba      	ldr	r2, [r7, #8]
 800fbb0:	429a      	cmp	r2, r3
 800fbb2:	d101      	bne.n	800fbb8 <SPI_WaitFlagStateUntilTimeout+0xc0>
 800fbb4:	2201      	movs	r2, #1
 800fbb6:	e000      	b.n	800fbba <SPI_WaitFlagStateUntilTimeout+0xc2>
 800fbb8:	2200      	movs	r2, #0
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	429a      	cmp	r2, r3
 800fbbe:	d1a3      	bne.n	800fb08 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800fbc0:	2300      	movs	r3, #0
}
 800fbc2:	4618      	mov	r0, r3
 800fbc4:	3710      	adds	r7, #16
 800fbc6:	46bd      	mov	sp, r7
 800fbc8:	bd80      	pop	{r7, pc}

0800fbca <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800fbca:	b580      	push	{r7, lr}
 800fbcc:	b086      	sub	sp, #24
 800fbce:	af02      	add	r7, sp, #8
 800fbd0:	60f8      	str	r0, [r7, #12]
 800fbd2:	60b9      	str	r1, [r7, #8]
 800fbd4:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	9300      	str	r3, [sp, #0]
 800fbda:	68bb      	ldr	r3, [r7, #8]
 800fbdc:	2200      	movs	r2, #0
 800fbde:	2180      	movs	r1, #128	; 0x80
 800fbe0:	68f8      	ldr	r0, [r7, #12]
 800fbe2:	f7ff ff89 	bl	800faf8 <SPI_WaitFlagStateUntilTimeout>
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d007      	beq.n	800fbfc <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbf0:	f043 0220 	orr.w	r2, r3, #32
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800fbf8:	2303      	movs	r3, #3
 800fbfa:	e000      	b.n	800fbfe <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 800fbfc:	2300      	movs	r3, #0
}
 800fbfe:	4618      	mov	r0, r3
 800fc00:	3710      	adds	r7, #16
 800fc02:	46bd      	mov	sp, r7
 800fc04:	bd80      	pop	{r7, pc}

0800fc06 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800fc06:	b580      	push	{r7, lr}
 800fc08:	b082      	sub	sp, #8
 800fc0a:	af00      	add	r7, sp, #0
 800fc0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d101      	bne.n	800fc18 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fc14:	2301      	movs	r3, #1
 800fc16:	e01d      	b.n	800fc54 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fc1e:	b2db      	uxtb	r3, r3
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d106      	bne.n	800fc32 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	2200      	movs	r2, #0
 800fc28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800fc2c:	6878      	ldr	r0, [r7, #4]
 800fc2e:	f7f4 fad9 	bl	80041e4 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	2202      	movs	r2, #2
 800fc36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	681a      	ldr	r2, [r3, #0]
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	3304      	adds	r3, #4
 800fc42:	4619      	mov	r1, r3
 800fc44:	4610      	mov	r0, r2
 800fc46:	f000 fc8b 	bl	8010560 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	2201      	movs	r2, #1
 800fc4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800fc52:	2300      	movs	r3, #0
}
 800fc54:	4618      	mov	r0, r3
 800fc56:	3708      	adds	r7, #8
 800fc58:	46bd      	mov	sp, r7
 800fc5a:	bd80      	pop	{r7, pc}

0800fc5c <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800fc5c:	b480      	push	{r7}
 800fc5e:	b083      	sub	sp, #12
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	68da      	ldr	r2, [r3, #12]
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	f042 0201 	orr.w	r2, r2, #1
 800fc72:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	681a      	ldr	r2, [r3, #0]
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	f042 0201 	orr.w	r2, r2, #1
 800fc82:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 800fc84:	2300      	movs	r3, #0
}
 800fc86:	4618      	mov	r0, r3
 800fc88:	370c      	adds	r7, #12
 800fc8a:	46bd      	mov	sp, r7
 800fc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc90:	4770      	bx	lr

0800fc92 <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800fc92:	b580      	push	{r7, lr}
 800fc94:	b082      	sub	sp, #8
 800fc96:	af00      	add	r7, sp, #0
 800fc98:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d101      	bne.n	800fca4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800fca0:	2301      	movs	r3, #1
 800fca2:	e01d      	b.n	800fce0 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fcaa:	b2db      	uxtb	r3, r3
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d106      	bne.n	800fcbe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800fcb8:	6878      	ldr	r0, [r7, #4]
 800fcba:	f000 f815 	bl	800fce8 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	2202      	movs	r2, #2
 800fcc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	681a      	ldr	r2, [r3, #0]
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	3304      	adds	r3, #4
 800fcce:	4619      	mov	r1, r3
 800fcd0:	4610      	mov	r0, r2
 800fcd2:	f000 fc45 	bl	8010560 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	2201      	movs	r2, #1
 800fcda:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800fcde:	2300      	movs	r3, #0
}  
 800fce0:	4618      	mov	r0, r3
 800fce2:	3708      	adds	r7, #8
 800fce4:	46bd      	mov	sp, r7
 800fce6:	bd80      	pop	{r7, pc}

0800fce8 <HAL_TIM_PWM_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800fce8:	b480      	push	{r7}
 800fcea:	b083      	sub	sp, #12
 800fcec:	af00      	add	r7, sp, #0
 800fcee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800fcf0:	bf00      	nop
 800fcf2:	370c      	adds	r7, #12
 800fcf4:	46bd      	mov	sp, r7
 800fcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcfa:	4770      	bx	lr

0800fcfc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b082      	sub	sp, #8
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
 800fd04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	2201      	movs	r2, #1
 800fd0c:	6839      	ldr	r1, [r7, #0]
 800fd0e:	4618      	mov	r0, r3
 800fd10:	f000 fd88 	bl	8010824 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	4a0b      	ldr	r2, [pc, #44]	; (800fd48 <HAL_TIM_PWM_Start+0x4c>)
 800fd1a:	4293      	cmp	r3, r2
 800fd1c:	d107      	bne.n	800fd2e <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fd2c:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	681a      	ldr	r2, [r3, #0]
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	f042 0201 	orr.w	r2, r2, #1
 800fd3c:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800fd3e:	2300      	movs	r3, #0
} 
 800fd40:	4618      	mov	r0, r3
 800fd42:	3708      	adds	r7, #8
 800fd44:	46bd      	mov	sp, r7
 800fd46:	bd80      	pop	{r7, pc}
 800fd48:	40010000 	.word	0x40010000

0800fd4c <HAL_TIM_IC_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800fd4c:	b580      	push	{r7, lr}
 800fd4e:	b082      	sub	sp, #8
 800fd50:	af00      	add	r7, sp, #0
 800fd52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d101      	bne.n	800fd5e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800fd5a:	2301      	movs	r3, #1
 800fd5c:	e01d      	b.n	800fd9a <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fd64:	b2db      	uxtb	r3, r3
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d106      	bne.n	800fd78 <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	2200      	movs	r2, #0
 800fd6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800fd72:	6878      	ldr	r0, [r7, #4]
 800fd74:	f000 f815 	bl	800fda2 <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	2202      	movs	r2, #2
 800fd7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	681a      	ldr	r2, [r3, #0]
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	3304      	adds	r3, #4
 800fd88:	4619      	mov	r1, r3
 800fd8a:	4610      	mov	r0, r2
 800fd8c:	f000 fbe8 	bl	8010560 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	2201      	movs	r2, #1
 800fd94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800fd98:	2300      	movs	r3, #0
}
 800fd9a:	4618      	mov	r0, r3
 800fd9c:	3708      	adds	r7, #8
 800fd9e:	46bd      	mov	sp, r7
 800fda0:	bd80      	pop	{r7, pc}

0800fda2 <HAL_TIM_IC_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800fda2:	b480      	push	{r7}
 800fda4:	b083      	sub	sp, #12
 800fda6:	af00      	add	r7, sp, #0
 800fda8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800fdaa:	bf00      	nop
 800fdac:	370c      	adds	r7, #12
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb4:	4770      	bx	lr
	...

0800fdb8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800fdb8:	b580      	push	{r7, lr}
 800fdba:	b082      	sub	sp, #8
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	6078      	str	r0, [r7, #4]
 800fdc0:	6039      	str	r1, [r7, #0]
 800fdc2:	683b      	ldr	r3, [r7, #0]
 800fdc4:	2b0c      	cmp	r3, #12
 800fdc6:	d841      	bhi.n	800fe4c <HAL_TIM_IC_Start_IT+0x94>
 800fdc8:	a201      	add	r2, pc, #4	; (adr r2, 800fdd0 <HAL_TIM_IC_Start_IT+0x18>)
 800fdca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdce:	bf00      	nop
 800fdd0:	0800fe05 	.word	0x0800fe05
 800fdd4:	0800fe4d 	.word	0x0800fe4d
 800fdd8:	0800fe4d 	.word	0x0800fe4d
 800fddc:	0800fe4d 	.word	0x0800fe4d
 800fde0:	0800fe17 	.word	0x0800fe17
 800fde4:	0800fe4d 	.word	0x0800fe4d
 800fde8:	0800fe4d 	.word	0x0800fe4d
 800fdec:	0800fe4d 	.word	0x0800fe4d
 800fdf0:	0800fe29 	.word	0x0800fe29
 800fdf4:	0800fe4d 	.word	0x0800fe4d
 800fdf8:	0800fe4d 	.word	0x0800fe4d
 800fdfc:	0800fe4d 	.word	0x0800fe4d
 800fe00:	0800fe3b 	.word	0x0800fe3b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	68da      	ldr	r2, [r3, #12]
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	f042 0202 	orr.w	r2, r2, #2
 800fe12:	60da      	str	r2, [r3, #12]
    }
    break;
 800fe14:	e01b      	b.n	800fe4e <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	68da      	ldr	r2, [r3, #12]
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	f042 0204 	orr.w	r2, r2, #4
 800fe24:	60da      	str	r2, [r3, #12]
    }
    break;
 800fe26:	e012      	b.n	800fe4e <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	68da      	ldr	r2, [r3, #12]
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	f042 0208 	orr.w	r2, r2, #8
 800fe36:	60da      	str	r2, [r3, #12]
    }
    break;
 800fe38:	e009      	b.n	800fe4e <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	68da      	ldr	r2, [r3, #12]
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	f042 0210 	orr.w	r2, r2, #16
 800fe48:	60da      	str	r2, [r3, #12]
    }
    break;
 800fe4a:	e000      	b.n	800fe4e <HAL_TIM_IC_Start_IT+0x96>
    
    default:
    break;
 800fe4c:	bf00      	nop
  }  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	2201      	movs	r2, #1
 800fe54:	6839      	ldr	r1, [r7, #0]
 800fe56:	4618      	mov	r0, r3
 800fe58:	f000 fce4 	bl	8010824 <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	681a      	ldr	r2, [r3, #0]
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	f042 0201 	orr.w	r2, r2, #1
 800fe6a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 800fe6c:	2300      	movs	r3, #0
} 
 800fe6e:	4618      	mov	r0, r3
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}
 800fe76:	bf00      	nop

0800fe78 <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b082      	sub	sp, #8
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	691b      	ldr	r3, [r3, #16]
 800fe86:	f003 0302 	and.w	r3, r3, #2
 800fe8a:	2b02      	cmp	r3, #2
 800fe8c:	d122      	bne.n	800fed4 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	68db      	ldr	r3, [r3, #12]
 800fe94:	f003 0302 	and.w	r3, r3, #2
 800fe98:	2b02      	cmp	r3, #2
 800fe9a:	d11b      	bne.n	800fed4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	f06f 0202 	mvn.w	r2, #2
 800fea4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	2201      	movs	r2, #1
 800feaa:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	699b      	ldr	r3, [r3, #24]
 800feb2:	f003 0303 	and.w	r3, r3, #3
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d003      	beq.n	800fec2 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800feba:	6878      	ldr	r0, [r7, #4]
 800febc:	f7f3 fcda 	bl	8003874 <HAL_TIM_IC_CaptureCallback>
 800fec0:	e005      	b.n	800fece <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fec2:	6878      	ldr	r0, [r7, #4]
 800fec4:	f000 fb2d 	bl	8010522 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fec8:	6878      	ldr	r0, [r7, #4]
 800feca:	f000 fb34 	bl	8010536 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	2200      	movs	r2, #0
 800fed2:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	691b      	ldr	r3, [r3, #16]
 800feda:	f003 0304 	and.w	r3, r3, #4
 800fede:	2b04      	cmp	r3, #4
 800fee0:	d122      	bne.n	800ff28 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	68db      	ldr	r3, [r3, #12]
 800fee8:	f003 0304 	and.w	r3, r3, #4
 800feec:	2b04      	cmp	r3, #4
 800feee:	d11b      	bne.n	800ff28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	f06f 0204 	mvn.w	r2, #4
 800fef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	2202      	movs	r2, #2
 800fefe:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	699b      	ldr	r3, [r3, #24]
 800ff06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d003      	beq.n	800ff16 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800ff0e:	6878      	ldr	r0, [r7, #4]
 800ff10:	f7f3 fcb0 	bl	8003874 <HAL_TIM_IC_CaptureCallback>
 800ff14:	e005      	b.n	800ff22 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ff16:	6878      	ldr	r0, [r7, #4]
 800ff18:	f000 fb03 	bl	8010522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ff1c:	6878      	ldr	r0, [r7, #4]
 800ff1e:	f000 fb0a 	bl	8010536 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	2200      	movs	r2, #0
 800ff26:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	691b      	ldr	r3, [r3, #16]
 800ff2e:	f003 0308 	and.w	r3, r3, #8
 800ff32:	2b08      	cmp	r3, #8
 800ff34:	d122      	bne.n	800ff7c <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	68db      	ldr	r3, [r3, #12]
 800ff3c:	f003 0308 	and.w	r3, r3, #8
 800ff40:	2b08      	cmp	r3, #8
 800ff42:	d11b      	bne.n	800ff7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	f06f 0208 	mvn.w	r2, #8
 800ff4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	2204      	movs	r2, #4
 800ff52:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	69db      	ldr	r3, [r3, #28]
 800ff5a:	f003 0303 	and.w	r3, r3, #3
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d003      	beq.n	800ff6a <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800ff62:	6878      	ldr	r0, [r7, #4]
 800ff64:	f7f3 fc86 	bl	8003874 <HAL_TIM_IC_CaptureCallback>
 800ff68:	e005      	b.n	800ff76 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ff6a:	6878      	ldr	r0, [r7, #4]
 800ff6c:	f000 fad9 	bl	8010522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800ff70:	6878      	ldr	r0, [r7, #4]
 800ff72:	f000 fae0 	bl	8010536 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	2200      	movs	r2, #0
 800ff7a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	691b      	ldr	r3, [r3, #16]
 800ff82:	f003 0310 	and.w	r3, r3, #16
 800ff86:	2b10      	cmp	r3, #16
 800ff88:	d122      	bne.n	800ffd0 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	68db      	ldr	r3, [r3, #12]
 800ff90:	f003 0310 	and.w	r3, r3, #16
 800ff94:	2b10      	cmp	r3, #16
 800ff96:	d11b      	bne.n	800ffd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	f06f 0210 	mvn.w	r2, #16
 800ffa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	2208      	movs	r2, #8
 800ffa6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	69db      	ldr	r3, [r3, #28]
 800ffae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d003      	beq.n	800ffbe <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800ffb6:	6878      	ldr	r0, [r7, #4]
 800ffb8:	f7f3 fc5c 	bl	8003874 <HAL_TIM_IC_CaptureCallback>
 800ffbc:	e005      	b.n	800ffca <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ffbe:	6878      	ldr	r0, [r7, #4]
 800ffc0:	f000 faaf 	bl	8010522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ffc4:	6878      	ldr	r0, [r7, #4]
 800ffc6:	f000 fab6 	bl	8010536 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	2200      	movs	r2, #0
 800ffce:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	691b      	ldr	r3, [r3, #16]
 800ffd6:	f003 0301 	and.w	r3, r3, #1
 800ffda:	2b01      	cmp	r3, #1
 800ffdc:	d10e      	bne.n	800fffc <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	68db      	ldr	r3, [r3, #12]
 800ffe4:	f003 0301 	and.w	r3, r3, #1
 800ffe8:	2b01      	cmp	r3, #1
 800ffea:	d107      	bne.n	800fffc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	f06f 0201 	mvn.w	r2, #1
 800fff4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800fff6:	6878      	ldr	r0, [r7, #4]
 800fff8:	f7f2 fbb4 	bl	8002764 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	691b      	ldr	r3, [r3, #16]
 8010002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010006:	2b80      	cmp	r3, #128	; 0x80
 8010008:	d10e      	bne.n	8010028 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	68db      	ldr	r3, [r3, #12]
 8010010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010014:	2b80      	cmp	r3, #128	; 0x80
 8010016:	d107      	bne.n	8010028 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8010020:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8010022:	6878      	ldr	r0, [r7, #4]
 8010024:	f000 ff06 	bl	8010e34 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	691b      	ldr	r3, [r3, #16]
 801002e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010032:	2b40      	cmp	r3, #64	; 0x40
 8010034:	d10e      	bne.n	8010054 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	68db      	ldr	r3, [r3, #12]
 801003c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010040:	2b40      	cmp	r3, #64	; 0x40
 8010042:	d107      	bne.n	8010054 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	f06f 0240 	mvn.w	r2, #64	; 0x40
 801004c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 801004e:	6878      	ldr	r0, [r7, #4]
 8010050:	f000 fa7b 	bl	801054a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	691b      	ldr	r3, [r3, #16]
 801005a:	f003 0320 	and.w	r3, r3, #32
 801005e:	2b20      	cmp	r3, #32
 8010060:	d10e      	bne.n	8010080 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	68db      	ldr	r3, [r3, #12]
 8010068:	f003 0320 	and.w	r3, r3, #32
 801006c:	2b20      	cmp	r3, #32
 801006e:	d107      	bne.n	8010080 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	f06f 0220 	mvn.w	r2, #32
 8010078:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 801007a:	6878      	ldr	r0, [r7, #4]
 801007c:	f000 fed0 	bl	8010e20 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8010080:	bf00      	nop
 8010082:	3708      	adds	r7, #8
 8010084:	46bd      	mov	sp, r7
 8010086:	bd80      	pop	{r7, pc}

08010088 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8010088:	b580      	push	{r7, lr}
 801008a:	b084      	sub	sp, #16
 801008c:	af00      	add	r7, sp, #0
 801008e:	60f8      	str	r0, [r7, #12]
 8010090:	60b9      	str	r1, [r7, #8]
 8010092:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801009a:	2b01      	cmp	r3, #1
 801009c:	d101      	bne.n	80100a2 <HAL_TIM_IC_ConfigChannel+0x1a>
 801009e:	2302      	movs	r3, #2
 80100a0:	e08a      	b.n	80101b8 <HAL_TIM_IC_ConfigChannel+0x130>
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	2201      	movs	r2, #1
 80100a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	2202      	movs	r2, #2
 80100ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d11b      	bne.n	80100f0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	6818      	ldr	r0, [r3, #0]
 80100bc:	68bb      	ldr	r3, [r7, #8]
 80100be:	6819      	ldr	r1, [r3, #0]
 80100c0:	68bb      	ldr	r3, [r7, #8]
 80100c2:	685a      	ldr	r2, [r3, #4]
 80100c4:	68bb      	ldr	r3, [r7, #8]
 80100c6:	68db      	ldr	r3, [r3, #12]
 80100c8:	f000 face 	bl	8010668 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	699a      	ldr	r2, [r3, #24]
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	f022 020c 	bic.w	r2, r2, #12
 80100da:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	6999      	ldr	r1, [r3, #24]
 80100e2:	68bb      	ldr	r3, [r7, #8]
 80100e4:	689a      	ldr	r2, [r3, #8]
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	430a      	orrs	r2, r1
 80100ec:	619a      	str	r2, [r3, #24]
 80100ee:	e05a      	b.n	80101a6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	2b04      	cmp	r3, #4
 80100f4:	d11c      	bne.n	8010130 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	6818      	ldr	r0, [r3, #0]
 80100fa:	68bb      	ldr	r3, [r7, #8]
 80100fc:	6819      	ldr	r1, [r3, #0]
 80100fe:	68bb      	ldr	r3, [r7, #8]
 8010100:	685a      	ldr	r2, [r3, #4]
 8010102:	68bb      	ldr	r3, [r7, #8]
 8010104:	68db      	ldr	r3, [r3, #12]
 8010106:	f000 fd0e 	bl	8010b26 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	699a      	ldr	r2, [r3, #24]
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8010118:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	6999      	ldr	r1, [r3, #24]
 8010120:	68bb      	ldr	r3, [r7, #8]
 8010122:	689b      	ldr	r3, [r3, #8]
 8010124:	021a      	lsls	r2, r3, #8
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	430a      	orrs	r2, r1
 801012c:	619a      	str	r2, [r3, #24]
 801012e:	e03a      	b.n	80101a6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	2b08      	cmp	r3, #8
 8010134:	d11b      	bne.n	801016e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	6818      	ldr	r0, [r3, #0]
 801013a:	68bb      	ldr	r3, [r7, #8]
 801013c:	6819      	ldr	r1, [r3, #0]
 801013e:	68bb      	ldr	r3, [r7, #8]
 8010140:	685a      	ldr	r2, [r3, #4]
 8010142:	68bb      	ldr	r3, [r7, #8]
 8010144:	68db      	ldr	r3, [r3, #12]
 8010146:	f000 fd63 	bl	8010c10 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	69da      	ldr	r2, [r3, #28]
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	f022 020c 	bic.w	r2, r2, #12
 8010158:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	69d9      	ldr	r1, [r3, #28]
 8010160:	68bb      	ldr	r3, [r7, #8]
 8010162:	689a      	ldr	r2, [r3, #8]
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	430a      	orrs	r2, r1
 801016a:	61da      	str	r2, [r3, #28]
 801016c:	e01b      	b.n	80101a6 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	6818      	ldr	r0, [r3, #0]
 8010172:	68bb      	ldr	r3, [r7, #8]
 8010174:	6819      	ldr	r1, [r3, #0]
 8010176:	68bb      	ldr	r3, [r7, #8]
 8010178:	685a      	ldr	r2, [r3, #4]
 801017a:	68bb      	ldr	r3, [r7, #8]
 801017c:	68db      	ldr	r3, [r3, #12]
 801017e:	f000 fd87 	bl	8010c90 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	69da      	ldr	r2, [r3, #28]
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8010190:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	69d9      	ldr	r1, [r3, #28]
 8010198:	68bb      	ldr	r3, [r7, #8]
 801019a:	689b      	ldr	r3, [r3, #8]
 801019c:	021a      	lsls	r2, r3, #8
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	430a      	orrs	r2, r1
 80101a4:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	2201      	movs	r2, #1
 80101aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	2200      	movs	r2, #0
 80101b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 80101b6:	2300      	movs	r3, #0
}
 80101b8:	4618      	mov	r0, r3
 80101ba:	3710      	adds	r7, #16
 80101bc:	46bd      	mov	sp, r7
 80101be:	bd80      	pop	{r7, pc}

080101c0 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b084      	sub	sp, #16
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	60f8      	str	r0, [r7, #12]
 80101c8:	60b9      	str	r1, [r7, #8]
 80101ca:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80101d2:	2b01      	cmp	r3, #1
 80101d4:	d101      	bne.n	80101da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80101d6:	2302      	movs	r3, #2
 80101d8:	e0b4      	b.n	8010344 <HAL_TIM_PWM_ConfigChannel+0x184>
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	2201      	movs	r2, #1
 80101de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	2202      	movs	r2, #2
 80101e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	2b0c      	cmp	r3, #12
 80101ee:	f200 809f 	bhi.w	8010330 <HAL_TIM_PWM_ConfigChannel+0x170>
 80101f2:	a201      	add	r2, pc, #4	; (adr r2, 80101f8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80101f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101f8:	0801022d 	.word	0x0801022d
 80101fc:	08010331 	.word	0x08010331
 8010200:	08010331 	.word	0x08010331
 8010204:	08010331 	.word	0x08010331
 8010208:	0801026d 	.word	0x0801026d
 801020c:	08010331 	.word	0x08010331
 8010210:	08010331 	.word	0x08010331
 8010214:	08010331 	.word	0x08010331
 8010218:	080102af 	.word	0x080102af
 801021c:	08010331 	.word	0x08010331
 8010220:	08010331 	.word	0x08010331
 8010224:	08010331 	.word	0x08010331
 8010228:	080102ef 	.word	0x080102ef
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	68b9      	ldr	r1, [r7, #8]
 8010232:	4618      	mov	r0, r3
 8010234:	f000 fb1a 	bl	801086c <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	699a      	ldr	r2, [r3, #24]
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	f042 0208 	orr.w	r2, r2, #8
 8010246:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	699a      	ldr	r2, [r3, #24]
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	f022 0204 	bic.w	r2, r2, #4
 8010256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	6999      	ldr	r1, [r3, #24]
 801025e:	68bb      	ldr	r3, [r7, #8]
 8010260:	691a      	ldr	r2, [r3, #16]
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	430a      	orrs	r2, r1
 8010268:	619a      	str	r2, [r3, #24]
    }
    break;
 801026a:	e062      	b.n	8010332 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	68b9      	ldr	r1, [r7, #8]
 8010272:	4618      	mov	r0, r3
 8010274:	f000 fa68 	bl	8010748 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	699a      	ldr	r2, [r3, #24]
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010286:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	699a      	ldr	r2, [r3, #24]
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010296:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	6999      	ldr	r1, [r3, #24]
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	691b      	ldr	r3, [r3, #16]
 80102a2:	021a      	lsls	r2, r3, #8
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	430a      	orrs	r2, r1
 80102aa:	619a      	str	r2, [r3, #24]
    }
    break;
 80102ac:	e041      	b.n	8010332 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	681b      	ldr	r3, [r3, #0]
 80102b2:	68b9      	ldr	r1, [r7, #8]
 80102b4:	4618      	mov	r0, r3
 80102b6:	f000 fb41 	bl	801093c <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	69da      	ldr	r2, [r3, #28]
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	f042 0208 	orr.w	r2, r2, #8
 80102c8:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	69da      	ldr	r2, [r3, #28]
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	f022 0204 	bic.w	r2, r2, #4
 80102d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80102da:	68fb      	ldr	r3, [r7, #12]
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	69d9      	ldr	r1, [r3, #28]
 80102e0:	68bb      	ldr	r3, [r7, #8]
 80102e2:	691a      	ldr	r2, [r3, #16]
 80102e4:	68fb      	ldr	r3, [r7, #12]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	430a      	orrs	r2, r1
 80102ea:	61da      	str	r2, [r3, #28]
    }
    break;
 80102ec:	e021      	b.n	8010332 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	68b9      	ldr	r1, [r7, #8]
 80102f4:	4618      	mov	r0, r3
 80102f6:	f000 fb8d 	bl	8010a14 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	69da      	ldr	r2, [r3, #28]
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010308:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	69da      	ldr	r2, [r3, #28]
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010318:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	69d9      	ldr	r1, [r3, #28]
 8010320:	68bb      	ldr	r3, [r7, #8]
 8010322:	691b      	ldr	r3, [r3, #16]
 8010324:	021a      	lsls	r2, r3, #8
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	430a      	orrs	r2, r1
 801032c:	61da      	str	r2, [r3, #28]
    }
    break;
 801032e:	e000      	b.n	8010332 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 8010330:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	2201      	movs	r2, #1
 8010336:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	2200      	movs	r2, #0
 801033e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8010342:	2300      	movs	r3, #0
}
 8010344:	4618      	mov	r0, r3
 8010346:	3710      	adds	r7, #16
 8010348:	46bd      	mov	sp, r7
 801034a:	bd80      	pop	{r7, pc}

0801034c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 801034c:	b580      	push	{r7, lr}
 801034e:	b084      	sub	sp, #16
 8010350:	af00      	add	r7, sp, #0
 8010352:	6078      	str	r0, [r7, #4]
 8010354:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8010356:	2300      	movs	r3, #0
 8010358:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010360:	2b01      	cmp	r3, #1
 8010362:	d101      	bne.n	8010368 <HAL_TIM_ConfigClockSource+0x1c>
 8010364:	2302      	movs	r3, #2
 8010366:	e0d8      	b.n	801051a <HAL_TIM_ConfigClockSource+0x1ce>
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	2201      	movs	r2, #1
 801036c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	2202      	movs	r2, #2
 8010374:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	689b      	ldr	r3, [r3, #8]
 801037e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8010386:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801038e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	68fa      	ldr	r2, [r7, #12]
 8010396:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8010398:	683b      	ldr	r3, [r7, #0]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80103a0:	d052      	beq.n	8010448 <HAL_TIM_ConfigClockSource+0xfc>
 80103a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80103a6:	f200 80ae 	bhi.w	8010506 <HAL_TIM_ConfigClockSource+0x1ba>
 80103aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80103ae:	d027      	beq.n	8010400 <HAL_TIM_ConfigClockSource+0xb4>
 80103b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80103b4:	f200 80a7 	bhi.w	8010506 <HAL_TIM_ConfigClockSource+0x1ba>
 80103b8:	2b70      	cmp	r3, #112	; 0x70
 80103ba:	d02a      	beq.n	8010412 <HAL_TIM_ConfigClockSource+0xc6>
 80103bc:	2b70      	cmp	r3, #112	; 0x70
 80103be:	f200 80a2 	bhi.w	8010506 <HAL_TIM_ConfigClockSource+0x1ba>
 80103c2:	2b60      	cmp	r3, #96	; 0x60
 80103c4:	d063      	beq.n	801048e <HAL_TIM_ConfigClockSource+0x142>
 80103c6:	2b60      	cmp	r3, #96	; 0x60
 80103c8:	f200 809d 	bhi.w	8010506 <HAL_TIM_ConfigClockSource+0x1ba>
 80103cc:	2b50      	cmp	r3, #80	; 0x50
 80103ce:	d04e      	beq.n	801046e <HAL_TIM_ConfigClockSource+0x122>
 80103d0:	2b50      	cmp	r3, #80	; 0x50
 80103d2:	f200 8098 	bhi.w	8010506 <HAL_TIM_ConfigClockSource+0x1ba>
 80103d6:	2b40      	cmp	r3, #64	; 0x40
 80103d8:	d069      	beq.n	80104ae <HAL_TIM_ConfigClockSource+0x162>
 80103da:	2b40      	cmp	r3, #64	; 0x40
 80103dc:	f200 8093 	bhi.w	8010506 <HAL_TIM_ConfigClockSource+0x1ba>
 80103e0:	2b30      	cmp	r3, #48	; 0x30
 80103e2:	f000 8089 	beq.w	80104f8 <HAL_TIM_ConfigClockSource+0x1ac>
 80103e6:	2b30      	cmp	r3, #48	; 0x30
 80103e8:	f200 808d 	bhi.w	8010506 <HAL_TIM_ConfigClockSource+0x1ba>
 80103ec:	2b20      	cmp	r3, #32
 80103ee:	d07c      	beq.n	80104ea <HAL_TIM_ConfigClockSource+0x19e>
 80103f0:	2b20      	cmp	r3, #32
 80103f2:	f200 8088 	bhi.w	8010506 <HAL_TIM_ConfigClockSource+0x1ba>
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d069      	beq.n	80104ce <HAL_TIM_ConfigClockSource+0x182>
 80103fa:	2b10      	cmp	r3, #16
 80103fc:	d06e      	beq.n	80104dc <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 80103fe:	e082      	b.n	8010506 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	689a      	ldr	r2, [r3, #8]
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	f022 0207 	bic.w	r2, r2, #7
 801040e:	609a      	str	r2, [r3, #8]
    break;
 8010410:	e07a      	b.n	8010508 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	6818      	ldr	r0, [r3, #0]
 8010416:	683b      	ldr	r3, [r7, #0]
 8010418:	6899      	ldr	r1, [r3, #8]
 801041a:	683b      	ldr	r3, [r7, #0]
 801041c:	685a      	ldr	r2, [r3, #4]
 801041e:	683b      	ldr	r3, [r7, #0]
 8010420:	68db      	ldr	r3, [r3, #12]
 8010422:	f000 fc96 	bl	8010d52 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	689b      	ldr	r3, [r3, #8]
 801042c:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8010434:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 801043c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	68fa      	ldr	r2, [r7, #12]
 8010444:	609a      	str	r2, [r3, #8]
    break;
 8010446:	e05f      	b.n	8010508 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	6818      	ldr	r0, [r3, #0]
 801044c:	683b      	ldr	r3, [r7, #0]
 801044e:	6899      	ldr	r1, [r3, #8]
 8010450:	683b      	ldr	r3, [r7, #0]
 8010452:	685a      	ldr	r2, [r3, #4]
 8010454:	683b      	ldr	r3, [r7, #0]
 8010456:	68db      	ldr	r3, [r3, #12]
 8010458:	f000 fc7b 	bl	8010d52 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	689a      	ldr	r2, [r3, #8]
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801046a:	609a      	str	r2, [r3, #8]
    break;
 801046c:	e04c      	b.n	8010508 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	6818      	ldr	r0, [r3, #0]
 8010472:	683b      	ldr	r3, [r7, #0]
 8010474:	6859      	ldr	r1, [r3, #4]
 8010476:	683b      	ldr	r3, [r7, #0]
 8010478:	68db      	ldr	r3, [r3, #12]
 801047a:	461a      	mov	r2, r3
 801047c:	f000 fb20 	bl	8010ac0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	2150      	movs	r1, #80	; 0x50
 8010486:	4618      	mov	r0, r3
 8010488:	f000 fc43 	bl	8010d12 <TIM_ITRx_SetConfig>
    break;
 801048c:	e03c      	b.n	8010508 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	6818      	ldr	r0, [r3, #0]
 8010492:	683b      	ldr	r3, [r7, #0]
 8010494:	6859      	ldr	r1, [r3, #4]
 8010496:	683b      	ldr	r3, [r7, #0]
 8010498:	68db      	ldr	r3, [r3, #12]
 801049a:	461a      	mov	r2, r3
 801049c:	f000 fb84 	bl	8010ba8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	2160      	movs	r1, #96	; 0x60
 80104a6:	4618      	mov	r0, r3
 80104a8:	f000 fc33 	bl	8010d12 <TIM_ITRx_SetConfig>
    break;
 80104ac:	e02c      	b.n	8010508 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	6818      	ldr	r0, [r3, #0]
 80104b2:	683b      	ldr	r3, [r7, #0]
 80104b4:	6859      	ldr	r1, [r3, #4]
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	68db      	ldr	r3, [r3, #12]
 80104ba:	461a      	mov	r2, r3
 80104bc:	f000 fb00 	bl	8010ac0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	2140      	movs	r1, #64	; 0x40
 80104c6:	4618      	mov	r0, r3
 80104c8:	f000 fc23 	bl	8010d12 <TIM_ITRx_SetConfig>
    break;
 80104cc:	e01c      	b.n	8010508 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	2100      	movs	r1, #0
 80104d4:	4618      	mov	r0, r3
 80104d6:	f000 fc1c 	bl	8010d12 <TIM_ITRx_SetConfig>
    break;
 80104da:	e015      	b.n	8010508 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	2110      	movs	r1, #16
 80104e2:	4618      	mov	r0, r3
 80104e4:	f000 fc15 	bl	8010d12 <TIM_ITRx_SetConfig>
    break;
 80104e8:	e00e      	b.n	8010508 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	2120      	movs	r1, #32
 80104f0:	4618      	mov	r0, r3
 80104f2:	f000 fc0e 	bl	8010d12 <TIM_ITRx_SetConfig>
    break;
 80104f6:	e007      	b.n	8010508 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	2130      	movs	r1, #48	; 0x30
 80104fe:	4618      	mov	r0, r3
 8010500:	f000 fc07 	bl	8010d12 <TIM_ITRx_SetConfig>
    break;
 8010504:	e000      	b.n	8010508 <HAL_TIM_ConfigClockSource+0x1bc>
    break;    
 8010506:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	2201      	movs	r2, #1
 801050c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	2200      	movs	r2, #0
 8010514:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8010518:	2300      	movs	r3, #0
}
 801051a:	4618      	mov	r0, r3
 801051c:	3710      	adds	r7, #16
 801051e:	46bd      	mov	sp, r7
 8010520:	bd80      	pop	{r7, pc}

08010522 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010522:	b480      	push	{r7}
 8010524:	b083      	sub	sp, #12
 8010526:	af00      	add	r7, sp, #0
 8010528:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801052a:	bf00      	nop
 801052c:	370c      	adds	r7, #12
 801052e:	46bd      	mov	sp, r7
 8010530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010534:	4770      	bx	lr

08010536 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010536:	b480      	push	{r7}
 8010538:	b083      	sub	sp, #12
 801053a:	af00      	add	r7, sp, #0
 801053c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801053e:	bf00      	nop
 8010540:	370c      	adds	r7, #12
 8010542:	46bd      	mov	sp, r7
 8010544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010548:	4770      	bx	lr

0801054a <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801054a:	b480      	push	{r7}
 801054c:	b083      	sub	sp, #12
 801054e:	af00      	add	r7, sp, #0
 8010550:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010552:	bf00      	nop
 8010554:	370c      	adds	r7, #12
 8010556:	46bd      	mov	sp, r7
 8010558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055c:	4770      	bx	lr
	...

08010560 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8010560:	b480      	push	{r7}
 8010562:	b085      	sub	sp, #20
 8010564:	af00      	add	r7, sp, #0
 8010566:	6078      	str	r0, [r7, #4]
 8010568:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 801056a:	2300      	movs	r3, #0
 801056c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	4a35      	ldr	r2, [pc, #212]	; (801064c <TIM_Base_SetConfig+0xec>)
 8010578:	4293      	cmp	r3, r2
 801057a:	d00f      	beq.n	801059c <TIM_Base_SetConfig+0x3c>
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010582:	d00b      	beq.n	801059c <TIM_Base_SetConfig+0x3c>
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	4a32      	ldr	r2, [pc, #200]	; (8010650 <TIM_Base_SetConfig+0xf0>)
 8010588:	4293      	cmp	r3, r2
 801058a:	d007      	beq.n	801059c <TIM_Base_SetConfig+0x3c>
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	4a31      	ldr	r2, [pc, #196]	; (8010654 <TIM_Base_SetConfig+0xf4>)
 8010590:	4293      	cmp	r3, r2
 8010592:	d003      	beq.n	801059c <TIM_Base_SetConfig+0x3c>
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	4a30      	ldr	r2, [pc, #192]	; (8010658 <TIM_Base_SetConfig+0xf8>)
 8010598:	4293      	cmp	r3, r2
 801059a:	d101      	bne.n	80105a0 <TIM_Base_SetConfig+0x40>
 801059c:	2301      	movs	r3, #1
 801059e:	e000      	b.n	80105a2 <TIM_Base_SetConfig+0x42>
 80105a0:	2300      	movs	r3, #0
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d008      	beq.n	80105b8 <TIM_Base_SetConfig+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80105ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80105ae:	683b      	ldr	r3, [r7, #0]
 80105b0:	685b      	ldr	r3, [r3, #4]
 80105b2:	68fa      	ldr	r2, [r7, #12]
 80105b4:	4313      	orrs	r3, r2
 80105b6:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	4a24      	ldr	r2, [pc, #144]	; (801064c <TIM_Base_SetConfig+0xec>)
 80105bc:	4293      	cmp	r3, r2
 80105be:	d01b      	beq.n	80105f8 <TIM_Base_SetConfig+0x98>
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80105c6:	d017      	beq.n	80105f8 <TIM_Base_SetConfig+0x98>
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	4a21      	ldr	r2, [pc, #132]	; (8010650 <TIM_Base_SetConfig+0xf0>)
 80105cc:	4293      	cmp	r3, r2
 80105ce:	d013      	beq.n	80105f8 <TIM_Base_SetConfig+0x98>
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	4a20      	ldr	r2, [pc, #128]	; (8010654 <TIM_Base_SetConfig+0xf4>)
 80105d4:	4293      	cmp	r3, r2
 80105d6:	d00f      	beq.n	80105f8 <TIM_Base_SetConfig+0x98>
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	4a1f      	ldr	r2, [pc, #124]	; (8010658 <TIM_Base_SetConfig+0xf8>)
 80105dc:	4293      	cmp	r3, r2
 80105de:	d00b      	beq.n	80105f8 <TIM_Base_SetConfig+0x98>
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	4a1e      	ldr	r2, [pc, #120]	; (801065c <TIM_Base_SetConfig+0xfc>)
 80105e4:	4293      	cmp	r3, r2
 80105e6:	d007      	beq.n	80105f8 <TIM_Base_SetConfig+0x98>
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	4a1d      	ldr	r2, [pc, #116]	; (8010660 <TIM_Base_SetConfig+0x100>)
 80105ec:	4293      	cmp	r3, r2
 80105ee:	d003      	beq.n	80105f8 <TIM_Base_SetConfig+0x98>
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	4a1c      	ldr	r2, [pc, #112]	; (8010664 <TIM_Base_SetConfig+0x104>)
 80105f4:	4293      	cmp	r3, r2
 80105f6:	d101      	bne.n	80105fc <TIM_Base_SetConfig+0x9c>
 80105f8:	2301      	movs	r3, #1
 80105fa:	e000      	b.n	80105fe <TIM_Base_SetConfig+0x9e>
 80105fc:	2300      	movs	r3, #0
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d008      	beq.n	8010614 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801060a:	683b      	ldr	r3, [r7, #0]
 801060c:	68db      	ldr	r3, [r3, #12]
 801060e:	68fa      	ldr	r2, [r7, #12]
 8010610:	4313      	orrs	r3, r2
 8010612:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	68fa      	ldr	r2, [r7, #12]
 8010618:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801061a:	683b      	ldr	r3, [r7, #0]
 801061c:	689a      	ldr	r2, [r3, #8]
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8010622:	683b      	ldr	r3, [r7, #0]
 8010624:	681a      	ldr	r2, [r3, #0]
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	4a07      	ldr	r2, [pc, #28]	; (801064c <TIM_Base_SetConfig+0xec>)
 801062e:	4293      	cmp	r3, r2
 8010630:	d103      	bne.n	801063a <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010632:	683b      	ldr	r3, [r7, #0]
 8010634:	691a      	ldr	r2, [r3, #16]
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	2201      	movs	r2, #1
 801063e:	615a      	str	r2, [r3, #20]
}
 8010640:	bf00      	nop
 8010642:	3714      	adds	r7, #20
 8010644:	46bd      	mov	sp, r7
 8010646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801064a:	4770      	bx	lr
 801064c:	40010000 	.word	0x40010000
 8010650:	40000400 	.word	0x40000400
 8010654:	40000800 	.word	0x40000800
 8010658:	40000c00 	.word	0x40000c00
 801065c:	40014000 	.word	0x40014000
 8010660:	40014400 	.word	0x40014400
 8010664:	40014800 	.word	0x40014800

08010668 <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8010668:	b480      	push	{r7}
 801066a:	b087      	sub	sp, #28
 801066c:	af00      	add	r7, sp, #0
 801066e:	60f8      	str	r0, [r7, #12]
 8010670:	60b9      	str	r1, [r7, #8]
 8010672:	607a      	str	r2, [r7, #4]
 8010674:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8010676:	2300      	movs	r3, #0
 8010678:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 801067a:	2300      	movs	r3, #0
 801067c:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	6a1b      	ldr	r3, [r3, #32]
 8010682:	f023 0201 	bic.w	r2, r3, #1
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801068a:	68fb      	ldr	r3, [r7, #12]
 801068c:	699b      	ldr	r3, [r3, #24]
 801068e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	6a1b      	ldr	r3, [r3, #32]
 8010694:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	4a26      	ldr	r2, [pc, #152]	; (8010734 <TIM_TI1_SetConfig+0xcc>)
 801069a:	4293      	cmp	r3, r2
 801069c:	d013      	beq.n	80106c6 <TIM_TI1_SetConfig+0x5e>
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80106a4:	d00f      	beq.n	80106c6 <TIM_TI1_SetConfig+0x5e>
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	4a23      	ldr	r2, [pc, #140]	; (8010738 <TIM_TI1_SetConfig+0xd0>)
 80106aa:	4293      	cmp	r3, r2
 80106ac:	d00b      	beq.n	80106c6 <TIM_TI1_SetConfig+0x5e>
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	4a22      	ldr	r2, [pc, #136]	; (801073c <TIM_TI1_SetConfig+0xd4>)
 80106b2:	4293      	cmp	r3, r2
 80106b4:	d007      	beq.n	80106c6 <TIM_TI1_SetConfig+0x5e>
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	4a21      	ldr	r2, [pc, #132]	; (8010740 <TIM_TI1_SetConfig+0xd8>)
 80106ba:	4293      	cmp	r3, r2
 80106bc:	d003      	beq.n	80106c6 <TIM_TI1_SetConfig+0x5e>
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	4a20      	ldr	r2, [pc, #128]	; (8010744 <TIM_TI1_SetConfig+0xdc>)
 80106c2:	4293      	cmp	r3, r2
 80106c4:	d101      	bne.n	80106ca <TIM_TI1_SetConfig+0x62>
 80106c6:	2301      	movs	r3, #1
 80106c8:	e000      	b.n	80106cc <TIM_TI1_SetConfig+0x64>
 80106ca:	2300      	movs	r3, #0
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d008      	beq.n	80106e2 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80106d0:	697b      	ldr	r3, [r7, #20]
 80106d2:	f023 0303 	bic.w	r3, r3, #3
 80106d6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80106d8:	697a      	ldr	r2, [r7, #20]
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	4313      	orrs	r3, r2
 80106de:	617b      	str	r3, [r7, #20]
 80106e0:	e007      	b.n	80106f2 <TIM_TI1_SetConfig+0x8a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80106e2:	697b      	ldr	r3, [r7, #20]
 80106e4:	f023 0303 	bic.w	r3, r3, #3
 80106e8:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80106ea:	697b      	ldr	r3, [r7, #20]
 80106ec:	f043 0301 	orr.w	r3, r3, #1
 80106f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80106f2:	697b      	ldr	r3, [r7, #20]
 80106f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80106f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80106fa:	683b      	ldr	r3, [r7, #0]
 80106fc:	011b      	lsls	r3, r3, #4
 80106fe:	b2db      	uxtb	r3, r3
 8010700:	697a      	ldr	r2, [r7, #20]
 8010702:	4313      	orrs	r3, r2
 8010704:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010706:	693b      	ldr	r3, [r7, #16]
 8010708:	f023 030a 	bic.w	r3, r3, #10
 801070c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	f003 030a 	and.w	r3, r3, #10
 8010714:	693a      	ldr	r2, [r7, #16]
 8010716:	4313      	orrs	r3, r2
 8010718:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	697a      	ldr	r2, [r7, #20]
 801071e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	693a      	ldr	r2, [r7, #16]
 8010724:	621a      	str	r2, [r3, #32]
}
 8010726:	bf00      	nop
 8010728:	371c      	adds	r7, #28
 801072a:	46bd      	mov	sp, r7
 801072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010730:	4770      	bx	lr
 8010732:	bf00      	nop
 8010734:	40010000 	.word	0x40010000
 8010738:	40000400 	.word	0x40000400
 801073c:	40000800 	.word	0x40000800
 8010740:	40000c00 	.word	0x40000c00
 8010744:	40014000 	.word	0x40014000

08010748 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010748:	b480      	push	{r7}
 801074a:	b087      	sub	sp, #28
 801074c:	af00      	add	r7, sp, #0
 801074e:	6078      	str	r0, [r7, #4]
 8010750:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8010752:	2300      	movs	r3, #0
 8010754:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8010756:	2300      	movs	r3, #0
 8010758:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 801075a:	2300      	movs	r3, #0
 801075c:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	6a1b      	ldr	r3, [r3, #32]
 8010762:	f023 0210 	bic.w	r2, r3, #16
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	6a1b      	ldr	r3, [r3, #32]
 801076e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	685b      	ldr	r3, [r3, #4]
 8010774:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	699b      	ldr	r3, [r3, #24]
 801077a:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801078a:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801078c:	683b      	ldr	r3, [r7, #0]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	021b      	lsls	r3, r3, #8
 8010792:	68fa      	ldr	r2, [r7, #12]
 8010794:	4313      	orrs	r3, r2
 8010796:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010798:	697b      	ldr	r3, [r7, #20]
 801079a:	f023 0320 	bic.w	r3, r3, #32
 801079e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80107a0:	683b      	ldr	r3, [r7, #0]
 80107a2:	689b      	ldr	r3, [r3, #8]
 80107a4:	011b      	lsls	r3, r3, #4
 80107a6:	697a      	ldr	r2, [r7, #20]
 80107a8:	4313      	orrs	r3, r2
 80107aa:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	4a1c      	ldr	r2, [pc, #112]	; (8010820 <TIM_OC2_SetConfig+0xd8>)
 80107b0:	4293      	cmp	r3, r2
 80107b2:	d121      	bne.n	80107f8 <TIM_OC2_SetConfig+0xb0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80107b4:	697b      	ldr	r3, [r7, #20]
 80107b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80107ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80107bc:	683b      	ldr	r3, [r7, #0]
 80107be:	68db      	ldr	r3, [r3, #12]
 80107c0:	011b      	lsls	r3, r3, #4
 80107c2:	697a      	ldr	r2, [r7, #20]
 80107c4:	4313      	orrs	r3, r2
 80107c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80107c8:	697b      	ldr	r3, [r7, #20]
 80107ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80107ce:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80107d0:	693b      	ldr	r3, [r7, #16]
 80107d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80107d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80107d8:	693b      	ldr	r3, [r7, #16]
 80107da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80107de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80107e0:	683b      	ldr	r3, [r7, #0]
 80107e2:	695b      	ldr	r3, [r3, #20]
 80107e4:	009b      	lsls	r3, r3, #2
 80107e6:	693a      	ldr	r2, [r7, #16]
 80107e8:	4313      	orrs	r3, r2
 80107ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80107ec:	683b      	ldr	r3, [r7, #0]
 80107ee:	699b      	ldr	r3, [r3, #24]
 80107f0:	009b      	lsls	r3, r3, #2
 80107f2:	693a      	ldr	r2, [r7, #16]
 80107f4:	4313      	orrs	r3, r2
 80107f6:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	693a      	ldr	r2, [r7, #16]
 80107fc:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	68fa      	ldr	r2, [r7, #12]
 8010802:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010804:	683b      	ldr	r3, [r7, #0]
 8010806:	685a      	ldr	r2, [r3, #4]
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	697a      	ldr	r2, [r7, #20]
 8010810:	621a      	str	r2, [r3, #32]
}
 8010812:	bf00      	nop
 8010814:	371c      	adds	r7, #28
 8010816:	46bd      	mov	sp, r7
 8010818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801081c:	4770      	bx	lr
 801081e:	bf00      	nop
 8010820:	40010000 	.word	0x40010000

08010824 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010824:	b480      	push	{r7}
 8010826:	b087      	sub	sp, #28
 8010828:	af00      	add	r7, sp, #0
 801082a:	60f8      	str	r0, [r7, #12]
 801082c:	60b9      	str	r1, [r7, #8]
 801082e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8010830:	2300      	movs	r3, #0
 8010832:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8010834:	2201      	movs	r2, #1
 8010836:	68bb      	ldr	r3, [r7, #8]
 8010838:	fa02 f303 	lsl.w	r3, r2, r3
 801083c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	6a1a      	ldr	r2, [r3, #32]
 8010842:	697b      	ldr	r3, [r7, #20]
 8010844:	43db      	mvns	r3, r3
 8010846:	401a      	ands	r2, r3
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	6a1a      	ldr	r2, [r3, #32]
 8010850:	6879      	ldr	r1, [r7, #4]
 8010852:	68bb      	ldr	r3, [r7, #8]
 8010854:	fa01 f303 	lsl.w	r3, r1, r3
 8010858:	431a      	orrs	r2, r3
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	621a      	str	r2, [r3, #32]
}
 801085e:	bf00      	nop
 8010860:	371c      	adds	r7, #28
 8010862:	46bd      	mov	sp, r7
 8010864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010868:	4770      	bx	lr
	...

0801086c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801086c:	b480      	push	{r7}
 801086e:	b087      	sub	sp, #28
 8010870:	af00      	add	r7, sp, #0
 8010872:	6078      	str	r0, [r7, #4]
 8010874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8010876:	2300      	movs	r3, #0
 8010878:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 801087a:	2300      	movs	r3, #0
 801087c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 801087e:	2300      	movs	r3, #0
 8010880:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	6a1b      	ldr	r3, [r3, #32]
 8010886:	f023 0201 	bic.w	r2, r3, #1
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	6a1b      	ldr	r3, [r3, #32]
 8010892:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	685b      	ldr	r3, [r3, #4]
 8010898:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	699b      	ldr	r3, [r3, #24]
 801089e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80108a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	f023 0303 	bic.w	r3, r3, #3
 80108ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80108b0:	683b      	ldr	r3, [r7, #0]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	68fa      	ldr	r2, [r7, #12]
 80108b6:	4313      	orrs	r3, r2
 80108b8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80108ba:	697b      	ldr	r3, [r7, #20]
 80108bc:	f023 0302 	bic.w	r3, r3, #2
 80108c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80108c2:	683b      	ldr	r3, [r7, #0]
 80108c4:	689b      	ldr	r3, [r3, #8]
 80108c6:	697a      	ldr	r2, [r7, #20]
 80108c8:	4313      	orrs	r3, r2
 80108ca:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	4a1a      	ldr	r2, [pc, #104]	; (8010938 <TIM_OC1_SetConfig+0xcc>)
 80108d0:	4293      	cmp	r3, r2
 80108d2:	d11e      	bne.n	8010912 <TIM_OC1_SetConfig+0xa6>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80108d4:	697b      	ldr	r3, [r7, #20]
 80108d6:	f023 0308 	bic.w	r3, r3, #8
 80108da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80108dc:	683b      	ldr	r3, [r7, #0]
 80108de:	68db      	ldr	r3, [r3, #12]
 80108e0:	697a      	ldr	r2, [r7, #20]
 80108e2:	4313      	orrs	r3, r2
 80108e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80108e6:	697b      	ldr	r3, [r7, #20]
 80108e8:	f023 0304 	bic.w	r3, r3, #4
 80108ec:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80108ee:	693b      	ldr	r3, [r7, #16]
 80108f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80108f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80108f6:	693b      	ldr	r3, [r7, #16]
 80108f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80108fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80108fe:	683b      	ldr	r3, [r7, #0]
 8010900:	695b      	ldr	r3, [r3, #20]
 8010902:	693a      	ldr	r2, [r7, #16]
 8010904:	4313      	orrs	r3, r2
 8010906:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8010908:	683b      	ldr	r3, [r7, #0]
 801090a:	699b      	ldr	r3, [r3, #24]
 801090c:	693a      	ldr	r2, [r7, #16]
 801090e:	4313      	orrs	r3, r2
 8010910:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	693a      	ldr	r2, [r7, #16]
 8010916:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	68fa      	ldr	r2, [r7, #12]
 801091c:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801091e:	683b      	ldr	r3, [r7, #0]
 8010920:	685a      	ldr	r2, [r3, #4]
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	697a      	ldr	r2, [r7, #20]
 801092a:	621a      	str	r2, [r3, #32]
} 
 801092c:	bf00      	nop
 801092e:	371c      	adds	r7, #28
 8010930:	46bd      	mov	sp, r7
 8010932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010936:	4770      	bx	lr
 8010938:	40010000 	.word	0x40010000

0801093c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801093c:	b480      	push	{r7}
 801093e:	b087      	sub	sp, #28
 8010940:	af00      	add	r7, sp, #0
 8010942:	6078      	str	r0, [r7, #4]
 8010944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8010946:	2300      	movs	r3, #0
 8010948:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 801094a:	2300      	movs	r3, #0
 801094c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 801094e:	2300      	movs	r3, #0
 8010950:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	6a1b      	ldr	r3, [r3, #32]
 8010956:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	6a1b      	ldr	r3, [r3, #32]
 8010962:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	685b      	ldr	r3, [r3, #4]
 8010968:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	69db      	ldr	r3, [r3, #28]
 801096e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010976:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	f023 0303 	bic.w	r3, r3, #3
 801097e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	68fa      	ldr	r2, [r7, #12]
 8010986:	4313      	orrs	r3, r2
 8010988:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801098a:	697b      	ldr	r3, [r7, #20]
 801098c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010990:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010992:	683b      	ldr	r3, [r7, #0]
 8010994:	689b      	ldr	r3, [r3, #8]
 8010996:	021b      	lsls	r3, r3, #8
 8010998:	697a      	ldr	r2, [r7, #20]
 801099a:	4313      	orrs	r3, r2
 801099c:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	4a1b      	ldr	r2, [pc, #108]	; (8010a10 <TIM_OC3_SetConfig+0xd4>)
 80109a2:	4293      	cmp	r3, r2
 80109a4:	d121      	bne.n	80109ea <TIM_OC3_SetConfig+0xae>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80109a6:	697b      	ldr	r3, [r7, #20]
 80109a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80109ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80109ae:	683b      	ldr	r3, [r7, #0]
 80109b0:	68db      	ldr	r3, [r3, #12]
 80109b2:	021b      	lsls	r3, r3, #8
 80109b4:	697a      	ldr	r2, [r7, #20]
 80109b6:	4313      	orrs	r3, r2
 80109b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80109ba:	697b      	ldr	r3, [r7, #20]
 80109bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80109c0:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80109c2:	693b      	ldr	r3, [r7, #16]
 80109c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80109c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80109ca:	693b      	ldr	r3, [r7, #16]
 80109cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80109d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80109d2:	683b      	ldr	r3, [r7, #0]
 80109d4:	695b      	ldr	r3, [r3, #20]
 80109d6:	011b      	lsls	r3, r3, #4
 80109d8:	693a      	ldr	r2, [r7, #16]
 80109da:	4313      	orrs	r3, r2
 80109dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80109de:	683b      	ldr	r3, [r7, #0]
 80109e0:	699b      	ldr	r3, [r3, #24]
 80109e2:	011b      	lsls	r3, r3, #4
 80109e4:	693a      	ldr	r2, [r7, #16]
 80109e6:	4313      	orrs	r3, r2
 80109e8:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	693a      	ldr	r2, [r7, #16]
 80109ee:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	68fa      	ldr	r2, [r7, #12]
 80109f4:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80109f6:	683b      	ldr	r3, [r7, #0]
 80109f8:	685a      	ldr	r2, [r3, #4]
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	697a      	ldr	r2, [r7, #20]
 8010a02:	621a      	str	r2, [r3, #32]
}
 8010a04:	bf00      	nop
 8010a06:	371c      	adds	r7, #28
 8010a08:	46bd      	mov	sp, r7
 8010a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a0e:	4770      	bx	lr
 8010a10:	40010000 	.word	0x40010000

08010a14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010a14:	b480      	push	{r7}
 8010a16:	b087      	sub	sp, #28
 8010a18:	af00      	add	r7, sp, #0
 8010a1a:	6078      	str	r0, [r7, #4]
 8010a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8010a1e:	2300      	movs	r3, #0
 8010a20:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8010a22:	2300      	movs	r3, #0
 8010a24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8010a26:	2300      	movs	r3, #0
 8010a28:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	6a1b      	ldr	r3, [r3, #32]
 8010a2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	6a1b      	ldr	r3, [r3, #32]
 8010a3a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	685b      	ldr	r3, [r3, #4]
 8010a40:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	69db      	ldr	r3, [r3, #28]
 8010a46:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010a48:	693b      	ldr	r3, [r7, #16]
 8010a4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010a4e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010a50:	693b      	ldr	r3, [r7, #16]
 8010a52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010a56:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010a58:	683b      	ldr	r3, [r7, #0]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	021b      	lsls	r3, r3, #8
 8010a5e:	693a      	ldr	r2, [r7, #16]
 8010a60:	4313      	orrs	r3, r2
 8010a62:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010a6a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010a6c:	683b      	ldr	r3, [r7, #0]
 8010a6e:	689b      	ldr	r3, [r3, #8]
 8010a70:	031b      	lsls	r3, r3, #12
 8010a72:	68fa      	ldr	r2, [r7, #12]
 8010a74:	4313      	orrs	r3, r2
 8010a76:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	4a10      	ldr	r2, [pc, #64]	; (8010abc <TIM_OC4_SetConfig+0xa8>)
 8010a7c:	4293      	cmp	r3, r2
 8010a7e:	d109      	bne.n	8010a94 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010a80:	697b      	ldr	r3, [r7, #20]
 8010a82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010a86:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010a88:	683b      	ldr	r3, [r7, #0]
 8010a8a:	695b      	ldr	r3, [r3, #20]
 8010a8c:	019b      	lsls	r3, r3, #6
 8010a8e:	697a      	ldr	r2, [r7, #20]
 8010a90:	4313      	orrs	r3, r2
 8010a92:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	697a      	ldr	r2, [r7, #20]
 8010a98:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	693a      	ldr	r2, [r7, #16]
 8010a9e:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010aa0:	683b      	ldr	r3, [r7, #0]
 8010aa2:	685a      	ldr	r2, [r3, #4]
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	68fa      	ldr	r2, [r7, #12]
 8010aac:	621a      	str	r2, [r3, #32]
}
 8010aae:	bf00      	nop
 8010ab0:	371c      	adds	r7, #28
 8010ab2:	46bd      	mov	sp, r7
 8010ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ab8:	4770      	bx	lr
 8010aba:	bf00      	nop
 8010abc:	40010000 	.word	0x40010000

08010ac0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010ac0:	b480      	push	{r7}
 8010ac2:	b087      	sub	sp, #28
 8010ac4:	af00      	add	r7, sp, #0
 8010ac6:	60f8      	str	r0, [r7, #12]
 8010ac8:	60b9      	str	r1, [r7, #8]
 8010aca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8010acc:	2300      	movs	r3, #0
 8010ace:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	6a1b      	ldr	r3, [r3, #32]
 8010ad8:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010ada:	68fb      	ldr	r3, [r7, #12]
 8010adc:	6a1b      	ldr	r3, [r3, #32]
 8010ade:	f023 0201 	bic.w	r2, r3, #1
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	699b      	ldr	r3, [r3, #24]
 8010aea:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010aec:	697b      	ldr	r3, [r7, #20]
 8010aee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010af2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	011b      	lsls	r3, r3, #4
 8010af8:	697a      	ldr	r2, [r7, #20]
 8010afa:	4313      	orrs	r3, r2
 8010afc:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010afe:	693b      	ldr	r3, [r7, #16]
 8010b00:	f023 030a 	bic.w	r3, r3, #10
 8010b04:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8010b06:	693a      	ldr	r2, [r7, #16]
 8010b08:	68bb      	ldr	r3, [r7, #8]
 8010b0a:	4313      	orrs	r3, r2
 8010b0c:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	697a      	ldr	r2, [r7, #20]
 8010b12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	693a      	ldr	r2, [r7, #16]
 8010b18:	621a      	str	r2, [r3, #32]
}
 8010b1a:	bf00      	nop
 8010b1c:	371c      	adds	r7, #28
 8010b1e:	46bd      	mov	sp, r7
 8010b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b24:	4770      	bx	lr

08010b26 <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8010b26:	b480      	push	{r7}
 8010b28:	b087      	sub	sp, #28
 8010b2a:	af00      	add	r7, sp, #0
 8010b2c:	60f8      	str	r0, [r7, #12]
 8010b2e:	60b9      	str	r1, [r7, #8]
 8010b30:	607a      	str	r2, [r7, #4]
 8010b32:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8010b34:	2300      	movs	r3, #0
 8010b36:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8010b38:	2300      	movs	r3, #0
 8010b3a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010b3c:	68fb      	ldr	r3, [r7, #12]
 8010b3e:	6a1b      	ldr	r3, [r3, #32]
 8010b40:	f023 0210 	bic.w	r2, r3, #16
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010b48:	68fb      	ldr	r3, [r7, #12]
 8010b4a:	699b      	ldr	r3, [r3, #24]
 8010b4c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	6a1b      	ldr	r3, [r3, #32]
 8010b52:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8010b54:	697b      	ldr	r3, [r7, #20]
 8010b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010b5a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	021b      	lsls	r3, r3, #8
 8010b60:	697a      	ldr	r2, [r7, #20]
 8010b62:	4313      	orrs	r3, r2
 8010b64:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010b66:	697b      	ldr	r3, [r7, #20]
 8010b68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010b6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	031b      	lsls	r3, r3, #12
 8010b72:	b29b      	uxth	r3, r3
 8010b74:	697a      	ldr	r2, [r7, #20]
 8010b76:	4313      	orrs	r3, r2
 8010b78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010b7a:	693b      	ldr	r3, [r7, #16]
 8010b7c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010b80:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8010b82:	68bb      	ldr	r3, [r7, #8]
 8010b84:	011b      	lsls	r3, r3, #4
 8010b86:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8010b8a:	693a      	ldr	r2, [r7, #16]
 8010b8c:	4313      	orrs	r3, r2
 8010b8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	697a      	ldr	r2, [r7, #20]
 8010b94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	693a      	ldr	r2, [r7, #16]
 8010b9a:	621a      	str	r2, [r3, #32]
}
 8010b9c:	bf00      	nop
 8010b9e:	371c      	adds	r7, #28
 8010ba0:	46bd      	mov	sp, r7
 8010ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba6:	4770      	bx	lr

08010ba8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010ba8:	b480      	push	{r7}
 8010baa:	b087      	sub	sp, #28
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	60f8      	str	r0, [r7, #12]
 8010bb0:	60b9      	str	r1, [r7, #8]
 8010bb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8010bb8:	2300      	movs	r3, #0
 8010bba:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	6a1b      	ldr	r3, [r3, #32]
 8010bc0:	f023 0210 	bic.w	r2, r3, #16
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	699b      	ldr	r3, [r3, #24]
 8010bcc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	6a1b      	ldr	r3, [r3, #32]
 8010bd2:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010bd4:	697b      	ldr	r3, [r7, #20]
 8010bd6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010bda:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	031b      	lsls	r3, r3, #12
 8010be0:	697a      	ldr	r2, [r7, #20]
 8010be2:	4313      	orrs	r3, r2
 8010be4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010be6:	693b      	ldr	r3, [r7, #16]
 8010be8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010bec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010bee:	68bb      	ldr	r3, [r7, #8]
 8010bf0:	011b      	lsls	r3, r3, #4
 8010bf2:	693a      	ldr	r2, [r7, #16]
 8010bf4:	4313      	orrs	r3, r2
 8010bf6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010bf8:	68fb      	ldr	r3, [r7, #12]
 8010bfa:	697a      	ldr	r2, [r7, #20]
 8010bfc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	693a      	ldr	r2, [r7, #16]
 8010c02:	621a      	str	r2, [r3, #32]
}
 8010c04:	bf00      	nop
 8010c06:	371c      	adds	r7, #28
 8010c08:	46bd      	mov	sp, r7
 8010c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c0e:	4770      	bx	lr

08010c10 <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8010c10:	b480      	push	{r7}
 8010c12:	b087      	sub	sp, #28
 8010c14:	af00      	add	r7, sp, #0
 8010c16:	60f8      	str	r0, [r7, #12]
 8010c18:	60b9      	str	r1, [r7, #8]
 8010c1a:	607a      	str	r2, [r7, #4]
 8010c1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8010c1e:	2300      	movs	r3, #0
 8010c20:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8010c22:	2300      	movs	r3, #0
 8010c24:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	6a1b      	ldr	r3, [r3, #32]
 8010c2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8010c32:	68fb      	ldr	r3, [r7, #12]
 8010c34:	69db      	ldr	r3, [r3, #28]
 8010c36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	6a1b      	ldr	r3, [r3, #32]
 8010c3c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8010c3e:	697b      	ldr	r3, [r7, #20]
 8010c40:	f023 0303 	bic.w	r3, r3, #3
 8010c44:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8010c46:	697a      	ldr	r2, [r7, #20]
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	4313      	orrs	r3, r2
 8010c4c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8010c4e:	697b      	ldr	r3, [r7, #20]
 8010c50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010c54:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8010c56:	683b      	ldr	r3, [r7, #0]
 8010c58:	011b      	lsls	r3, r3, #4
 8010c5a:	b2db      	uxtb	r3, r3
 8010c5c:	697a      	ldr	r2, [r7, #20]
 8010c5e:	4313      	orrs	r3, r2
 8010c60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8010c62:	693b      	ldr	r3, [r7, #16]
 8010c64:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8010c68:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8010c6a:	68bb      	ldr	r3, [r7, #8]
 8010c6c:	021b      	lsls	r3, r3, #8
 8010c6e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8010c72:	693a      	ldr	r2, [r7, #16]
 8010c74:	4313      	orrs	r3, r2
 8010c76:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	697a      	ldr	r2, [r7, #20]
 8010c7c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	693a      	ldr	r2, [r7, #16]
 8010c82:	621a      	str	r2, [r3, #32]
}
 8010c84:	bf00      	nop
 8010c86:	371c      	adds	r7, #28
 8010c88:	46bd      	mov	sp, r7
 8010c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8e:	4770      	bx	lr

08010c90 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8010c90:	b480      	push	{r7}
 8010c92:	b087      	sub	sp, #28
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	60f8      	str	r0, [r7, #12]
 8010c98:	60b9      	str	r1, [r7, #8]
 8010c9a:	607a      	str	r2, [r7, #4]
 8010c9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8010c9e:	2300      	movs	r3, #0
 8010ca0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8010ca2:	2300      	movs	r3, #0
 8010ca4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	6a1b      	ldr	r3, [r3, #32]
 8010caa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010cae:	68fb      	ldr	r3, [r7, #12]
 8010cb0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	69db      	ldr	r3, [r3, #28]
 8010cb6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	6a1b      	ldr	r3, [r3, #32]
 8010cbc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8010cbe:	697b      	ldr	r3, [r7, #20]
 8010cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010cc4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	021b      	lsls	r3, r3, #8
 8010cca:	697a      	ldr	r2, [r7, #20]
 8010ccc:	4313      	orrs	r3, r2
 8010cce:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8010cd0:	697b      	ldr	r3, [r7, #20]
 8010cd2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010cd6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8010cd8:	683b      	ldr	r3, [r7, #0]
 8010cda:	031b      	lsls	r3, r3, #12
 8010cdc:	b29b      	uxth	r3, r3
 8010cde:	697a      	ldr	r2, [r7, #20]
 8010ce0:	4313      	orrs	r3, r2
 8010ce2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8010ce4:	693b      	ldr	r3, [r7, #16]
 8010ce6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8010cea:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8010cec:	68bb      	ldr	r3, [r7, #8]
 8010cee:	031b      	lsls	r3, r3, #12
 8010cf0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8010cf4:	693a      	ldr	r2, [r7, #16]
 8010cf6:	4313      	orrs	r3, r2
 8010cf8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	697a      	ldr	r2, [r7, #20]
 8010cfe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	693a      	ldr	r2, [r7, #16]
 8010d04:	621a      	str	r2, [r3, #32]
}
 8010d06:	bf00      	nop
 8010d08:	371c      	adds	r7, #28
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d10:	4770      	bx	lr

08010d12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8010d12:	b480      	push	{r7}
 8010d14:	b085      	sub	sp, #20
 8010d16:	af00      	add	r7, sp, #0
 8010d18:	6078      	str	r0, [r7, #4]
 8010d1a:	460b      	mov	r3, r1
 8010d1c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8010d1e:	2300      	movs	r3, #0
 8010d20:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	689b      	ldr	r3, [r3, #8]
 8010d26:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010d2e:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8010d30:	887b      	ldrh	r3, [r7, #2]
 8010d32:	f043 0307 	orr.w	r3, r3, #7
 8010d36:	b29b      	uxth	r3, r3
 8010d38:	461a      	mov	r2, r3
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	4313      	orrs	r3, r2
 8010d3e:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	68fa      	ldr	r2, [r7, #12]
 8010d44:	609a      	str	r2, [r3, #8]
}
 8010d46:	bf00      	nop
 8010d48:	3714      	adds	r7, #20
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d50:	4770      	bx	lr

08010d52 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010d52:	b480      	push	{r7}
 8010d54:	b087      	sub	sp, #28
 8010d56:	af00      	add	r7, sp, #0
 8010d58:	60f8      	str	r0, [r7, #12]
 8010d5a:	60b9      	str	r1, [r7, #8]
 8010d5c:	607a      	str	r2, [r7, #4]
 8010d5e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8010d60:	2300      	movs	r3, #0
 8010d62:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8010d64:	68fb      	ldr	r3, [r7, #12]
 8010d66:	689b      	ldr	r3, [r3, #8]
 8010d68:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010d6a:	697b      	ldr	r3, [r7, #20]
 8010d6c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8010d70:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8010d72:	683b      	ldr	r3, [r7, #0]
 8010d74:	021a      	lsls	r2, r3, #8
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	431a      	orrs	r2, r3
 8010d7a:	68bb      	ldr	r3, [r7, #8]
 8010d7c:	4313      	orrs	r3, r2
 8010d7e:	697a      	ldr	r2, [r7, #20]
 8010d80:	4313      	orrs	r3, r2
 8010d82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	697a      	ldr	r2, [r7, #20]
 8010d88:	609a      	str	r2, [r3, #8]
} 
 8010d8a:	bf00      	nop
 8010d8c:	371c      	adds	r7, #28
 8010d8e:	46bd      	mov	sp, r7
 8010d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d94:	4770      	bx	lr

08010d96 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8010d96:	b480      	push	{r7}
 8010d98:	b083      	sub	sp, #12
 8010d9a:	af00      	add	r7, sp, #0
 8010d9c:	6078      	str	r0, [r7, #4]
 8010d9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010da6:	2b01      	cmp	r3, #1
 8010da8:	d101      	bne.n	8010dae <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010daa:	2302      	movs	r3, #2
 8010dac:	e032      	b.n	8010e14 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	2201      	movs	r2, #1
 8010db2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	2202      	movs	r2, #2
 8010dba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	681b      	ldr	r3, [r3, #0]
 8010dc2:	685a      	ldr	r2, [r3, #4]
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8010dcc:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	6859      	ldr	r1, [r3, #4]
 8010dd4:	683b      	ldr	r3, [r7, #0]
 8010dd6:	681a      	ldr	r2, [r3, #0]
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	430a      	orrs	r2, r1
 8010dde:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	689a      	ldr	r2, [r3, #8]
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010dee:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	6899      	ldr	r1, [r3, #8]
 8010df6:	683b      	ldr	r3, [r7, #0]
 8010df8:	685a      	ldr	r2, [r3, #4]
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	430a      	orrs	r2, r1
 8010e00:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	2201      	movs	r2, #1
 8010e06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	2200      	movs	r2, #0
 8010e0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8010e12:	2300      	movs	r3, #0
} 
 8010e14:	4618      	mov	r0, r3
 8010e16:	370c      	adds	r7, #12
 8010e18:	46bd      	mov	sp, r7
 8010e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e1e:	4770      	bx	lr

08010e20 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8010e20:	b480      	push	{r7}
 8010e22:	b083      	sub	sp, #12
 8010e24:	af00      	add	r7, sp, #0
 8010e26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8010e28:	bf00      	nop
 8010e2a:	370c      	adds	r7, #12
 8010e2c:	46bd      	mov	sp, r7
 8010e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e32:	4770      	bx	lr

08010e34 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010e34:	b480      	push	{r7}
 8010e36:	b083      	sub	sp, #12
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010e3c:	bf00      	nop
 8010e3e:	370c      	adds	r7, #12
 8010e40:	46bd      	mov	sp, r7
 8010e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e46:	4770      	bx	lr

08010e48 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b082      	sub	sp, #8
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d101      	bne.n	8010e5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010e56:	2301      	movs	r3, #1
 8010e58:	e03f      	b.n	8010eda <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010e60:	b2db      	uxtb	r3, r3
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d106      	bne.n	8010e74 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	2200      	movs	r2, #0
 8010e6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8010e6e:	6878      	ldr	r0, [r7, #4]
 8010e70:	f7f3 fa36 	bl	80042e0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	2224      	movs	r2, #36	; 0x24
 8010e78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	68da      	ldr	r2, [r3, #12]
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8010e8a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010e8c:	6878      	ldr	r0, [r7, #4]
 8010e8e:	f000 fb3d 	bl	801150c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	691a      	ldr	r2, [r3, #16]
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010ea0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	695a      	ldr	r2, [r3, #20]
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010eb0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	68da      	ldr	r2, [r3, #12]
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010ec0:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	2200      	movs	r2, #0
 8010ec6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	2220      	movs	r2, #32
 8010ecc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	2220      	movs	r2, #32
 8010ed4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8010ed8:	2300      	movs	r3, #0
}
 8010eda:	4618      	mov	r0, r3
 8010edc:	3708      	adds	r7, #8
 8010ede:	46bd      	mov	sp, r7
 8010ee0:	bd80      	pop	{r7, pc}

08010ee2 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010ee2:	b580      	push	{r7, lr}
 8010ee4:	b088      	sub	sp, #32
 8010ee6:	af02      	add	r7, sp, #8
 8010ee8:	60f8      	str	r0, [r7, #12]
 8010eea:	60b9      	str	r1, [r7, #8]
 8010eec:	603b      	str	r3, [r7, #0]
 8010eee:	4613      	mov	r3, r2
 8010ef0:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8010ef2:	2300      	movs	r3, #0
 8010ef4:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010efc:	b2db      	uxtb	r3, r3
 8010efe:	2b20      	cmp	r3, #32
 8010f00:	f040 8083 	bne.w	801100a <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8010f04:	68bb      	ldr	r3, [r7, #8]
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d002      	beq.n	8010f10 <HAL_UART_Transmit+0x2e>
 8010f0a:	88fb      	ldrh	r3, [r7, #6]
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d101      	bne.n	8010f14 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8010f10:	2301      	movs	r3, #1
 8010f12:	e07b      	b.n	801100c <HAL_UART_Transmit+0x12a>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010f1a:	2b01      	cmp	r3, #1
 8010f1c:	d101      	bne.n	8010f22 <HAL_UART_Transmit+0x40>
 8010f1e:	2302      	movs	r3, #2
 8010f20:	e074      	b.n	801100c <HAL_UART_Transmit+0x12a>
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	2201      	movs	r2, #1
 8010f26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	2200      	movs	r2, #0
 8010f2e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	2221      	movs	r2, #33	; 0x21
 8010f34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8010f38:	f7fc f9e8 	bl	800d30c <HAL_GetTick>
 8010f3c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	88fa      	ldrh	r2, [r7, #6]
 8010f42:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	88fa      	ldrh	r2, [r7, #6]
 8010f48:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8010f4a:	e042      	b.n	8010fd2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8010f4c:	68fb      	ldr	r3, [r7, #12]
 8010f4e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010f50:	b29b      	uxth	r3, r3
 8010f52:	3b01      	subs	r3, #1
 8010f54:	b29a      	uxth	r2, r3
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	689b      	ldr	r3, [r3, #8]
 8010f5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010f62:	d122      	bne.n	8010faa <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010f64:	683b      	ldr	r3, [r7, #0]
 8010f66:	9300      	str	r3, [sp, #0]
 8010f68:	697b      	ldr	r3, [r7, #20]
 8010f6a:	2200      	movs	r2, #0
 8010f6c:	2180      	movs	r1, #128	; 0x80
 8010f6e:	68f8      	ldr	r0, [r7, #12]
 8010f70:	f000 f968 	bl	8011244 <UART_WaitOnFlagUntilTimeout>
 8010f74:	4603      	mov	r3, r0
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d001      	beq.n	8010f7e <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 8010f7a:	2303      	movs	r3, #3
 8010f7c:	e046      	b.n	801100c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8010f7e:	68bb      	ldr	r3, [r7, #8]
 8010f80:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 8010f82:	693b      	ldr	r3, [r7, #16]
 8010f84:	881b      	ldrh	r3, [r3, #0]
 8010f86:	461a      	mov	r2, r3
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010f90:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	691b      	ldr	r3, [r3, #16]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d103      	bne.n	8010fa2 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8010f9a:	68bb      	ldr	r3, [r7, #8]
 8010f9c:	3302      	adds	r3, #2
 8010f9e:	60bb      	str	r3, [r7, #8]
 8010fa0:	e017      	b.n	8010fd2 <HAL_UART_Transmit+0xf0>
        }
        else
        { 
          pData +=1U;
 8010fa2:	68bb      	ldr	r3, [r7, #8]
 8010fa4:	3301      	adds	r3, #1
 8010fa6:	60bb      	str	r3, [r7, #8]
 8010fa8:	e013      	b.n	8010fd2 <HAL_UART_Transmit+0xf0>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010faa:	683b      	ldr	r3, [r7, #0]
 8010fac:	9300      	str	r3, [sp, #0]
 8010fae:	697b      	ldr	r3, [r7, #20]
 8010fb0:	2200      	movs	r2, #0
 8010fb2:	2180      	movs	r1, #128	; 0x80
 8010fb4:	68f8      	ldr	r0, [r7, #12]
 8010fb6:	f000 f945 	bl	8011244 <UART_WaitOnFlagUntilTimeout>
 8010fba:	4603      	mov	r3, r0
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d001      	beq.n	8010fc4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8010fc0:	2303      	movs	r3, #3
 8010fc2:	e023      	b.n	801100c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 8010fc4:	68bb      	ldr	r3, [r7, #8]
 8010fc6:	1c5a      	adds	r2, r3, #1
 8010fc8:	60ba      	str	r2, [r7, #8]
 8010fca:	781a      	ldrb	r2, [r3, #0]
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	681b      	ldr	r3, [r3, #0]
 8010fd0:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010fd6:	b29b      	uxth	r3, r3
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d1b7      	bne.n	8010f4c <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010fdc:	683b      	ldr	r3, [r7, #0]
 8010fde:	9300      	str	r3, [sp, #0]
 8010fe0:	697b      	ldr	r3, [r7, #20]
 8010fe2:	2200      	movs	r2, #0
 8010fe4:	2140      	movs	r1, #64	; 0x40
 8010fe6:	68f8      	ldr	r0, [r7, #12]
 8010fe8:	f000 f92c 	bl	8011244 <UART_WaitOnFlagUntilTimeout>
 8010fec:	4603      	mov	r3, r0
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d001      	beq.n	8010ff6 <HAL_UART_Transmit+0x114>
    { 
      return HAL_TIMEOUT;
 8010ff2:	2303      	movs	r3, #3
 8010ff4:	e00a      	b.n	801100c <HAL_UART_Transmit+0x12a>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	2220      	movs	r2, #32
 8010ffa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	2200      	movs	r2, #0
 8011002:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8011006:	2300      	movs	r3, #0
 8011008:	e000      	b.n	801100c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 801100a:	2302      	movs	r3, #2
  }
}
 801100c:	4618      	mov	r0, r3
 801100e:	3718      	adds	r7, #24
 8011010:	46bd      	mov	sp, r7
 8011012:	bd80      	pop	{r7, pc}

08011014 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8011014:	b580      	push	{r7, lr}
 8011016:	b088      	sub	sp, #32
 8011018:	af00      	add	r7, sp, #0
 801101a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	68db      	ldr	r3, [r3, #12]
 801102a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	681b      	ldr	r3, [r3, #0]
 8011030:	695b      	ldr	r3, [r3, #20]
 8011032:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8011034:	2300      	movs	r3, #0
 8011036:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8011038:	2300      	movs	r3, #0
 801103a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 801103c:	69fb      	ldr	r3, [r7, #28]
 801103e:	f003 030f 	and.w	r3, r3, #15
 8011042:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8011044:	693b      	ldr	r3, [r7, #16]
 8011046:	2b00      	cmp	r3, #0
 8011048:	d10d      	bne.n	8011066 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 801104a:	69fb      	ldr	r3, [r7, #28]
 801104c:	f003 0320 	and.w	r3, r3, #32
 8011050:	2b00      	cmp	r3, #0
 8011052:	d008      	beq.n	8011066 <HAL_UART_IRQHandler+0x52>
 8011054:	69bb      	ldr	r3, [r7, #24]
 8011056:	f003 0320 	and.w	r3, r3, #32
 801105a:	2b00      	cmp	r3, #0
 801105c:	d003      	beq.n	8011066 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 801105e:	6878      	ldr	r0, [r7, #4]
 8011060:	f000 f9da 	bl	8011418 <UART_Receive_IT>
      return;
 8011064:	e0cb      	b.n	80111fe <HAL_UART_IRQHandler+0x1ea>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8011066:	693b      	ldr	r3, [r7, #16]
 8011068:	2b00      	cmp	r3, #0
 801106a:	f000 80ab 	beq.w	80111c4 <HAL_UART_IRQHandler+0x1b0>
 801106e:	697b      	ldr	r3, [r7, #20]
 8011070:	f003 0301 	and.w	r3, r3, #1
 8011074:	2b00      	cmp	r3, #0
 8011076:	d105      	bne.n	8011084 <HAL_UART_IRQHandler+0x70>
 8011078:	69bb      	ldr	r3, [r7, #24]
 801107a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 801107e:	2b00      	cmp	r3, #0
 8011080:	f000 80a0 	beq.w	80111c4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8011084:	69fb      	ldr	r3, [r7, #28]
 8011086:	f003 0301 	and.w	r3, r3, #1
 801108a:	2b00      	cmp	r3, #0
 801108c:	d00a      	beq.n	80110a4 <HAL_UART_IRQHandler+0x90>
 801108e:	69bb      	ldr	r3, [r7, #24]
 8011090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011094:	2b00      	cmp	r3, #0
 8011096:	d005      	beq.n	80110a4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801109c:	f043 0201 	orr.w	r2, r3, #1
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80110a4:	69fb      	ldr	r3, [r7, #28]
 80110a6:	f003 0304 	and.w	r3, r3, #4
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d00a      	beq.n	80110c4 <HAL_UART_IRQHandler+0xb0>
 80110ae:	697b      	ldr	r3, [r7, #20]
 80110b0:	f003 0301 	and.w	r3, r3, #1
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d005      	beq.n	80110c4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80110bc:	f043 0202 	orr.w	r2, r3, #2
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80110c4:	69fb      	ldr	r3, [r7, #28]
 80110c6:	f003 0302 	and.w	r3, r3, #2
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d00a      	beq.n	80110e4 <HAL_UART_IRQHandler+0xd0>
 80110ce:	697b      	ldr	r3, [r7, #20]
 80110d0:	f003 0301 	and.w	r3, r3, #1
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d005      	beq.n	80110e4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80110dc:	f043 0204 	orr.w	r2, r3, #4
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80110e4:	69fb      	ldr	r3, [r7, #28]
 80110e6:	f003 0308 	and.w	r3, r3, #8
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d00a      	beq.n	8011104 <HAL_UART_IRQHandler+0xf0>
 80110ee:	697b      	ldr	r3, [r7, #20]
 80110f0:	f003 0301 	and.w	r3, r3, #1
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d005      	beq.n	8011104 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80110fc:	f043 0208 	orr.w	r2, r3, #8
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011108:	2b00      	cmp	r3, #0
 801110a:	d077      	beq.n	80111fc <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 801110c:	69fb      	ldr	r3, [r7, #28]
 801110e:	f003 0320 	and.w	r3, r3, #32
 8011112:	2b00      	cmp	r3, #0
 8011114:	d007      	beq.n	8011126 <HAL_UART_IRQHandler+0x112>
 8011116:	69bb      	ldr	r3, [r7, #24]
 8011118:	f003 0320 	and.w	r3, r3, #32
 801111c:	2b00      	cmp	r3, #0
 801111e:	d002      	beq.n	8011126 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8011120:	6878      	ldr	r0, [r7, #4]
 8011122:	f000 f979 	bl	8011418 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	695b      	ldr	r3, [r3, #20]
 801112c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011130:	2b00      	cmp	r3, #0
 8011132:	bf14      	ite	ne
 8011134:	2301      	movne	r3, #1
 8011136:	2300      	moveq	r3, #0
 8011138:	b2db      	uxtb	r3, r3
 801113a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011140:	f003 0308 	and.w	r3, r3, #8
 8011144:	2b00      	cmp	r3, #0
 8011146:	d102      	bne.n	801114e <HAL_UART_IRQHandler+0x13a>
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	2b00      	cmp	r3, #0
 801114c:	d031      	beq.n	80111b2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801114e:	6878      	ldr	r0, [r7, #4]
 8011150:	f000 f8c2 	bl	80112d8 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	695b      	ldr	r3, [r3, #20]
 801115a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801115e:	2b00      	cmp	r3, #0
 8011160:	d023      	beq.n	80111aa <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	695a      	ldr	r2, [r3, #20]
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011170:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011176:	2b00      	cmp	r3, #0
 8011178:	d013      	beq.n	80111a2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801117e:	4a21      	ldr	r2, [pc, #132]	; (8011204 <HAL_UART_IRQHandler+0x1f0>)
 8011180:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011186:	4618      	mov	r0, r3
 8011188:	f7fc fca2 	bl	800dad0 <HAL_DMA_Abort_IT>
 801118c:	4603      	mov	r3, r0
 801118e:	2b00      	cmp	r3, #0
 8011190:	d016      	beq.n	80111c0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011196:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011198:	687a      	ldr	r2, [r7, #4]
 801119a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801119c:	4610      	mov	r0, r2
 801119e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80111a0:	e00e      	b.n	80111c0 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80111a2:	6878      	ldr	r0, [r7, #4]
 80111a4:	f000 f844 	bl	8011230 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80111a8:	e00a      	b.n	80111c0 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80111aa:	6878      	ldr	r0, [r7, #4]
 80111ac:	f000 f840 	bl	8011230 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80111b0:	e006      	b.n	80111c0 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80111b2:	6878      	ldr	r0, [r7, #4]
 80111b4:	f000 f83c 	bl	8011230 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	2200      	movs	r2, #0
 80111bc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80111be:	e01d      	b.n	80111fc <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80111c0:	bf00      	nop
    return;
 80111c2:	e01b      	b.n	80111fc <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80111c4:	69fb      	ldr	r3, [r7, #28]
 80111c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d008      	beq.n	80111e0 <HAL_UART_IRQHandler+0x1cc>
 80111ce:	69bb      	ldr	r3, [r7, #24]
 80111d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d003      	beq.n	80111e0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80111d8:	6878      	ldr	r0, [r7, #4]
 80111da:	f000 f8af 	bl	801133c <UART_Transmit_IT>
    return;
 80111de:	e00e      	b.n	80111fe <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80111e0:	69fb      	ldr	r3, [r7, #28]
 80111e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d009      	beq.n	80111fe <HAL_UART_IRQHandler+0x1ea>
 80111ea:	69bb      	ldr	r3, [r7, #24]
 80111ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d004      	beq.n	80111fe <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80111f4:	6878      	ldr	r0, [r7, #4]
 80111f6:	f000 f8f7 	bl	80113e8 <UART_EndTransmit_IT>
    return;
 80111fa:	e000      	b.n	80111fe <HAL_UART_IRQHandler+0x1ea>
    return;
 80111fc:	bf00      	nop
  }
}
 80111fe:	3720      	adds	r7, #32
 8011200:	46bd      	mov	sp, r7
 8011202:	bd80      	pop	{r7, pc}
 8011204:	08011315 	.word	0x08011315

08011208 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8011208:	b480      	push	{r7}
 801120a:	b083      	sub	sp, #12
 801120c:	af00      	add	r7, sp, #0
 801120e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8011210:	bf00      	nop
 8011212:	370c      	adds	r7, #12
 8011214:	46bd      	mov	sp, r7
 8011216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801121a:	4770      	bx	lr

0801121c <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801121c:	b480      	push	{r7}
 801121e:	b083      	sub	sp, #12
 8011220:	af00      	add	r7, sp, #0
 8011222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8011224:	bf00      	nop
 8011226:	370c      	adds	r7, #12
 8011228:	46bd      	mov	sp, r7
 801122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801122e:	4770      	bx	lr

08011230 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8011230:	b480      	push	{r7}
 8011232:	b083      	sub	sp, #12
 8011234:	af00      	add	r7, sp, #0
 8011236:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8011238:	bf00      	nop
 801123a:	370c      	adds	r7, #12
 801123c:	46bd      	mov	sp, r7
 801123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011242:	4770      	bx	lr

08011244 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8011244:	b580      	push	{r7, lr}
 8011246:	b084      	sub	sp, #16
 8011248:	af00      	add	r7, sp, #0
 801124a:	60f8      	str	r0, [r7, #12]
 801124c:	60b9      	str	r1, [r7, #8]
 801124e:	603b      	str	r3, [r7, #0]
 8011250:	4613      	mov	r3, r2
 8011252:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8011254:	e02c      	b.n	80112b0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8011256:	69bb      	ldr	r3, [r7, #24]
 8011258:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801125c:	d028      	beq.n	80112b0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 801125e:	69bb      	ldr	r3, [r7, #24]
 8011260:	2b00      	cmp	r3, #0
 8011262:	d007      	beq.n	8011274 <UART_WaitOnFlagUntilTimeout+0x30>
 8011264:	f7fc f852 	bl	800d30c <HAL_GetTick>
 8011268:	4602      	mov	r2, r0
 801126a:	683b      	ldr	r3, [r7, #0]
 801126c:	1ad3      	subs	r3, r2, r3
 801126e:	69ba      	ldr	r2, [r7, #24]
 8011270:	429a      	cmp	r2, r3
 8011272:	d21d      	bcs.n	80112b0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8011274:	68fb      	ldr	r3, [r7, #12]
 8011276:	681b      	ldr	r3, [r3, #0]
 8011278:	68da      	ldr	r2, [r3, #12]
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8011282:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011284:	68fb      	ldr	r3, [r7, #12]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	695a      	ldr	r2, [r3, #20]
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	f022 0201 	bic.w	r2, r2, #1
 8011292:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	2220      	movs	r2, #32
 8011298:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	2220      	movs	r2, #32
 80112a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80112a4:	68fb      	ldr	r3, [r7, #12]
 80112a6:	2200      	movs	r2, #0
 80112a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80112ac:	2303      	movs	r3, #3
 80112ae:	e00f      	b.n	80112d0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	681a      	ldr	r2, [r3, #0]
 80112b6:	68bb      	ldr	r3, [r7, #8]
 80112b8:	4013      	ands	r3, r2
 80112ba:	68ba      	ldr	r2, [r7, #8]
 80112bc:	429a      	cmp	r2, r3
 80112be:	bf0c      	ite	eq
 80112c0:	2301      	moveq	r3, #1
 80112c2:	2300      	movne	r3, #0
 80112c4:	b2db      	uxtb	r3, r3
 80112c6:	461a      	mov	r2, r3
 80112c8:	79fb      	ldrb	r3, [r7, #7]
 80112ca:	429a      	cmp	r2, r3
 80112cc:	d0c3      	beq.n	8011256 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80112ce:	2300      	movs	r3, #0
}
 80112d0:	4618      	mov	r0, r3
 80112d2:	3710      	adds	r7, #16
 80112d4:	46bd      	mov	sp, r7
 80112d6:	bd80      	pop	{r7, pc}

080112d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80112d8:	b480      	push	{r7}
 80112da:	b083      	sub	sp, #12
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	681b      	ldr	r3, [r3, #0]
 80112e4:	68da      	ldr	r2, [r3, #12]
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80112ee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	695a      	ldr	r2, [r3, #20]
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	f022 0201 	bic.w	r2, r2, #1
 80112fe:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	2220      	movs	r2, #32
 8011304:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8011308:	bf00      	nop
 801130a:	370c      	adds	r7, #12
 801130c:	46bd      	mov	sp, r7
 801130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011312:	4770      	bx	lr

08011314 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011314:	b580      	push	{r7, lr}
 8011316:	b084      	sub	sp, #16
 8011318:	af00      	add	r7, sp, #0
 801131a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011320:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	2200      	movs	r2, #0
 8011326:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0;
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	2200      	movs	r2, #0
 801132c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 801132e:	68f8      	ldr	r0, [r7, #12]
 8011330:	f7ff ff7e 	bl	8011230 <HAL_UART_ErrorCallback>
}
 8011334:	bf00      	nop
 8011336:	3710      	adds	r7, #16
 8011338:	46bd      	mov	sp, r7
 801133a:	bd80      	pop	{r7, pc}

0801133c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801133c:	b480      	push	{r7}
 801133e:	b085      	sub	sp, #20
 8011340:	af00      	add	r7, sp, #0
 8011342:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801134a:	b2db      	uxtb	r3, r3
 801134c:	2b21      	cmp	r3, #33	; 0x21
 801134e:	d144      	bne.n	80113da <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	689b      	ldr	r3, [r3, #8]
 8011354:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011358:	d11a      	bne.n	8011390 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	6a1b      	ldr	r3, [r3, #32]
 801135e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	881b      	ldrh	r3, [r3, #0]
 8011364:	461a      	mov	r2, r3
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801136e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	691b      	ldr	r3, [r3, #16]
 8011374:	2b00      	cmp	r3, #0
 8011376:	d105      	bne.n	8011384 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	6a1b      	ldr	r3, [r3, #32]
 801137c:	1c9a      	adds	r2, r3, #2
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	621a      	str	r2, [r3, #32]
 8011382:	e00e      	b.n	80113a2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	6a1b      	ldr	r3, [r3, #32]
 8011388:	1c5a      	adds	r2, r3, #1
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	621a      	str	r2, [r3, #32]
 801138e:	e008      	b.n	80113a2 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	6a1b      	ldr	r3, [r3, #32]
 8011394:	1c59      	adds	r1, r3, #1
 8011396:	687a      	ldr	r2, [r7, #4]
 8011398:	6211      	str	r1, [r2, #32]
 801139a:	781a      	ldrb	r2, [r3, #0]
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80113a6:	b29b      	uxth	r3, r3
 80113a8:	3b01      	subs	r3, #1
 80113aa:	b29b      	uxth	r3, r3
 80113ac:	687a      	ldr	r2, [r7, #4]
 80113ae:	4619      	mov	r1, r3
 80113b0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d10f      	bne.n	80113d6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	68da      	ldr	r2, [r3, #12]
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80113c4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	681b      	ldr	r3, [r3, #0]
 80113ca:	68da      	ldr	r2, [r3, #12]
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80113d4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80113d6:	2300      	movs	r3, #0
 80113d8:	e000      	b.n	80113dc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80113da:	2302      	movs	r3, #2
  }
}
 80113dc:	4618      	mov	r0, r3
 80113de:	3714      	adds	r7, #20
 80113e0:	46bd      	mov	sp, r7
 80113e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e6:	4770      	bx	lr

080113e8 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80113e8:	b580      	push	{r7, lr}
 80113ea:	b082      	sub	sp, #8
 80113ec:	af00      	add	r7, sp, #0
 80113ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	68da      	ldr	r2, [r3, #12]
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80113fe:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	2220      	movs	r2, #32
 8011404:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8011408:	6878      	ldr	r0, [r7, #4]
 801140a:	f7ff fefd 	bl	8011208 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 801140e:	2300      	movs	r3, #0
}
 8011410:	4618      	mov	r0, r3
 8011412:	3708      	adds	r7, #8
 8011414:	46bd      	mov	sp, r7
 8011416:	bd80      	pop	{r7, pc}

08011418 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8011418:	b580      	push	{r7, lr}
 801141a:	b084      	sub	sp, #16
 801141c:	af00      	add	r7, sp, #0
 801141e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8011426:	b2db      	uxtb	r3, r3
 8011428:	2b22      	cmp	r3, #34	; 0x22
 801142a:	d169      	bne.n	8011500 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	689b      	ldr	r3, [r3, #8]
 8011430:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011434:	d123      	bne.n	801147e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801143a:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	691b      	ldr	r3, [r3, #16]
 8011440:	2b00      	cmp	r3, #0
 8011442:	d10e      	bne.n	8011462 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	685b      	ldr	r3, [r3, #4]
 801144a:	b29b      	uxth	r3, r3
 801144c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011450:	b29a      	uxth	r2, r3
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801145a:	1c9a      	adds	r2, r3, #2
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	629a      	str	r2, [r3, #40]	; 0x28
 8011460:	e029      	b.n	80114b6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	685b      	ldr	r3, [r3, #4]
 8011468:	b29b      	uxth	r3, r3
 801146a:	b2db      	uxtb	r3, r3
 801146c:	b29a      	uxth	r2, r3
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011476:	1c5a      	adds	r2, r3, #1
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	629a      	str	r2, [r3, #40]	; 0x28
 801147c:	e01b      	b.n	80114b6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	691b      	ldr	r3, [r3, #16]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d10a      	bne.n	801149c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	6858      	ldr	r0, [r3, #4]
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011490:	1c59      	adds	r1, r3, #1
 8011492:	687a      	ldr	r2, [r7, #4]
 8011494:	6291      	str	r1, [r2, #40]	; 0x28
 8011496:	b2c2      	uxtb	r2, r0
 8011498:	701a      	strb	r2, [r3, #0]
 801149a:	e00c      	b.n	80114b6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	685b      	ldr	r3, [r3, #4]
 80114a2:	b2da      	uxtb	r2, r3
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114a8:	1c58      	adds	r0, r3, #1
 80114aa:	6879      	ldr	r1, [r7, #4]
 80114ac:	6288      	str	r0, [r1, #40]	; 0x28
 80114ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80114b2:	b2d2      	uxtb	r2, r2
 80114b4:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80114ba:	b29b      	uxth	r3, r3
 80114bc:	3b01      	subs	r3, #1
 80114be:	b29b      	uxth	r3, r3
 80114c0:	687a      	ldr	r2, [r7, #4]
 80114c2:	4619      	mov	r1, r3
 80114c4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d118      	bne.n	80114fc <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	68da      	ldr	r2, [r3, #12]
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80114d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	681b      	ldr	r3, [r3, #0]
 80114de:	695a      	ldr	r2, [r3, #20]
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	f022 0201 	bic.w	r2, r2, #1
 80114e8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	2220      	movs	r2, #32
 80114ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 80114f2:	6878      	ldr	r0, [r7, #4]
 80114f4:	f7ff fe92 	bl	801121c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80114f8:	2300      	movs	r3, #0
 80114fa:	e002      	b.n	8011502 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 80114fc:	2300      	movs	r3, #0
 80114fe:	e000      	b.n	8011502 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8011500:	2302      	movs	r3, #2
  }
}
 8011502:	4618      	mov	r0, r3
 8011504:	3710      	adds	r7, #16
 8011506:	46bd      	mov	sp, r7
 8011508:	bd80      	pop	{r7, pc}
	...

0801150c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 801150c:	b5b0      	push	{r4, r5, r7, lr}
 801150e:	b084      	sub	sp, #16
 8011510:	af00      	add	r7, sp, #0
 8011512:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8011514:	2300      	movs	r3, #0
 8011516:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	691b      	ldr	r3, [r3, #16]
 801151e:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8011526:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	68db      	ldr	r3, [r3, #12]
 801152c:	68fa      	ldr	r2, [r7, #12]
 801152e:	4313      	orrs	r3, r2
 8011530:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	68fa      	ldr	r2, [r7, #12]
 8011538:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	68db      	ldr	r3, [r3, #12]
 8011540:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8011548:	f023 030c 	bic.w	r3, r3, #12
 801154c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	689a      	ldr	r2, [r3, #8]
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	691b      	ldr	r3, [r3, #16]
 8011556:	431a      	orrs	r2, r3
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	695b      	ldr	r3, [r3, #20]
 801155c:	431a      	orrs	r2, r3
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	69db      	ldr	r3, [r3, #28]
 8011562:	4313      	orrs	r3, r2
 8011564:	68fa      	ldr	r2, [r7, #12]
 8011566:	4313      	orrs	r3, r2
 8011568:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	68fa      	ldr	r2, [r7, #12]
 8011570:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	695b      	ldr	r3, [r3, #20]
 8011578:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011580:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	699b      	ldr	r3, [r3, #24]
 8011586:	68fa      	ldr	r2, [r7, #12]
 8011588:	4313      	orrs	r3, r2
 801158a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	68fa      	ldr	r2, [r7, #12]
 8011592:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	69db      	ldr	r3, [r3, #28]
 8011598:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801159c:	f040 80e4 	bne.w	8011768 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	4aab      	ldr	r2, [pc, #684]	; (8011854 <UART_SetConfig+0x348>)
 80115a6:	4293      	cmp	r3, r2
 80115a8:	d004      	beq.n	80115b4 <UART_SetConfig+0xa8>
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	4aaa      	ldr	r2, [pc, #680]	; (8011858 <UART_SetConfig+0x34c>)
 80115b0:	4293      	cmp	r3, r2
 80115b2:	d16c      	bne.n	801168e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80115b4:	f7fd ff76 	bl	800f4a4 <HAL_RCC_GetPCLK2Freq>
 80115b8:	4602      	mov	r2, r0
 80115ba:	4613      	mov	r3, r2
 80115bc:	009b      	lsls	r3, r3, #2
 80115be:	4413      	add	r3, r2
 80115c0:	009a      	lsls	r2, r3, #2
 80115c2:	441a      	add	r2, r3
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	685b      	ldr	r3, [r3, #4]
 80115c8:	005b      	lsls	r3, r3, #1
 80115ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80115ce:	4aa3      	ldr	r2, [pc, #652]	; (801185c <UART_SetConfig+0x350>)
 80115d0:	fba2 2303 	umull	r2, r3, r2, r3
 80115d4:	095b      	lsrs	r3, r3, #5
 80115d6:	011c      	lsls	r4, r3, #4
 80115d8:	f7fd ff64 	bl	800f4a4 <HAL_RCC_GetPCLK2Freq>
 80115dc:	4602      	mov	r2, r0
 80115de:	4613      	mov	r3, r2
 80115e0:	009b      	lsls	r3, r3, #2
 80115e2:	4413      	add	r3, r2
 80115e4:	009a      	lsls	r2, r3, #2
 80115e6:	441a      	add	r2, r3
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	685b      	ldr	r3, [r3, #4]
 80115ec:	005b      	lsls	r3, r3, #1
 80115ee:	fbb2 f5f3 	udiv	r5, r2, r3
 80115f2:	f7fd ff57 	bl	800f4a4 <HAL_RCC_GetPCLK2Freq>
 80115f6:	4602      	mov	r2, r0
 80115f8:	4613      	mov	r3, r2
 80115fa:	009b      	lsls	r3, r3, #2
 80115fc:	4413      	add	r3, r2
 80115fe:	009a      	lsls	r2, r3, #2
 8011600:	441a      	add	r2, r3
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	685b      	ldr	r3, [r3, #4]
 8011606:	005b      	lsls	r3, r3, #1
 8011608:	fbb2 f3f3 	udiv	r3, r2, r3
 801160c:	4a93      	ldr	r2, [pc, #588]	; (801185c <UART_SetConfig+0x350>)
 801160e:	fba2 2303 	umull	r2, r3, r2, r3
 8011612:	095b      	lsrs	r3, r3, #5
 8011614:	2264      	movs	r2, #100	; 0x64
 8011616:	fb02 f303 	mul.w	r3, r2, r3
 801161a:	1aeb      	subs	r3, r5, r3
 801161c:	00db      	lsls	r3, r3, #3
 801161e:	3332      	adds	r3, #50	; 0x32
 8011620:	4a8e      	ldr	r2, [pc, #568]	; (801185c <UART_SetConfig+0x350>)
 8011622:	fba2 2303 	umull	r2, r3, r2, r3
 8011626:	095b      	lsrs	r3, r3, #5
 8011628:	005b      	lsls	r3, r3, #1
 801162a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 801162e:	441c      	add	r4, r3
 8011630:	f7fd ff38 	bl	800f4a4 <HAL_RCC_GetPCLK2Freq>
 8011634:	4602      	mov	r2, r0
 8011636:	4613      	mov	r3, r2
 8011638:	009b      	lsls	r3, r3, #2
 801163a:	4413      	add	r3, r2
 801163c:	009a      	lsls	r2, r3, #2
 801163e:	441a      	add	r2, r3
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	685b      	ldr	r3, [r3, #4]
 8011644:	005b      	lsls	r3, r3, #1
 8011646:	fbb2 f5f3 	udiv	r5, r2, r3
 801164a:	f7fd ff2b 	bl	800f4a4 <HAL_RCC_GetPCLK2Freq>
 801164e:	4602      	mov	r2, r0
 8011650:	4613      	mov	r3, r2
 8011652:	009b      	lsls	r3, r3, #2
 8011654:	4413      	add	r3, r2
 8011656:	009a      	lsls	r2, r3, #2
 8011658:	441a      	add	r2, r3
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	685b      	ldr	r3, [r3, #4]
 801165e:	005b      	lsls	r3, r3, #1
 8011660:	fbb2 f3f3 	udiv	r3, r2, r3
 8011664:	4a7d      	ldr	r2, [pc, #500]	; (801185c <UART_SetConfig+0x350>)
 8011666:	fba2 2303 	umull	r2, r3, r2, r3
 801166a:	095b      	lsrs	r3, r3, #5
 801166c:	2264      	movs	r2, #100	; 0x64
 801166e:	fb02 f303 	mul.w	r3, r2, r3
 8011672:	1aeb      	subs	r3, r5, r3
 8011674:	00db      	lsls	r3, r3, #3
 8011676:	3332      	adds	r3, #50	; 0x32
 8011678:	4a78      	ldr	r2, [pc, #480]	; (801185c <UART_SetConfig+0x350>)
 801167a:	fba2 2303 	umull	r2, r3, r2, r3
 801167e:	095b      	lsrs	r3, r3, #5
 8011680:	f003 0207 	and.w	r2, r3, #7
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	681b      	ldr	r3, [r3, #0]
 8011688:	4422      	add	r2, r4
 801168a:	609a      	str	r2, [r3, #8]
 801168c:	e154      	b.n	8011938 <UART_SetConfig+0x42c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 801168e:	f7fd fee7 	bl	800f460 <HAL_RCC_GetPCLK1Freq>
 8011692:	4602      	mov	r2, r0
 8011694:	4613      	mov	r3, r2
 8011696:	009b      	lsls	r3, r3, #2
 8011698:	4413      	add	r3, r2
 801169a:	009a      	lsls	r2, r3, #2
 801169c:	441a      	add	r2, r3
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	685b      	ldr	r3, [r3, #4]
 80116a2:	005b      	lsls	r3, r3, #1
 80116a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80116a8:	4a6c      	ldr	r2, [pc, #432]	; (801185c <UART_SetConfig+0x350>)
 80116aa:	fba2 2303 	umull	r2, r3, r2, r3
 80116ae:	095b      	lsrs	r3, r3, #5
 80116b0:	011c      	lsls	r4, r3, #4
 80116b2:	f7fd fed5 	bl	800f460 <HAL_RCC_GetPCLK1Freq>
 80116b6:	4602      	mov	r2, r0
 80116b8:	4613      	mov	r3, r2
 80116ba:	009b      	lsls	r3, r3, #2
 80116bc:	4413      	add	r3, r2
 80116be:	009a      	lsls	r2, r3, #2
 80116c0:	441a      	add	r2, r3
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	685b      	ldr	r3, [r3, #4]
 80116c6:	005b      	lsls	r3, r3, #1
 80116c8:	fbb2 f5f3 	udiv	r5, r2, r3
 80116cc:	f7fd fec8 	bl	800f460 <HAL_RCC_GetPCLK1Freq>
 80116d0:	4602      	mov	r2, r0
 80116d2:	4613      	mov	r3, r2
 80116d4:	009b      	lsls	r3, r3, #2
 80116d6:	4413      	add	r3, r2
 80116d8:	009a      	lsls	r2, r3, #2
 80116da:	441a      	add	r2, r3
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	685b      	ldr	r3, [r3, #4]
 80116e0:	005b      	lsls	r3, r3, #1
 80116e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80116e6:	4a5d      	ldr	r2, [pc, #372]	; (801185c <UART_SetConfig+0x350>)
 80116e8:	fba2 2303 	umull	r2, r3, r2, r3
 80116ec:	095b      	lsrs	r3, r3, #5
 80116ee:	2264      	movs	r2, #100	; 0x64
 80116f0:	fb02 f303 	mul.w	r3, r2, r3
 80116f4:	1aeb      	subs	r3, r5, r3
 80116f6:	00db      	lsls	r3, r3, #3
 80116f8:	3332      	adds	r3, #50	; 0x32
 80116fa:	4a58      	ldr	r2, [pc, #352]	; (801185c <UART_SetConfig+0x350>)
 80116fc:	fba2 2303 	umull	r2, r3, r2, r3
 8011700:	095b      	lsrs	r3, r3, #5
 8011702:	005b      	lsls	r3, r3, #1
 8011704:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8011708:	441c      	add	r4, r3
 801170a:	f7fd fea9 	bl	800f460 <HAL_RCC_GetPCLK1Freq>
 801170e:	4602      	mov	r2, r0
 8011710:	4613      	mov	r3, r2
 8011712:	009b      	lsls	r3, r3, #2
 8011714:	4413      	add	r3, r2
 8011716:	009a      	lsls	r2, r3, #2
 8011718:	441a      	add	r2, r3
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	685b      	ldr	r3, [r3, #4]
 801171e:	005b      	lsls	r3, r3, #1
 8011720:	fbb2 f5f3 	udiv	r5, r2, r3
 8011724:	f7fd fe9c 	bl	800f460 <HAL_RCC_GetPCLK1Freq>
 8011728:	4602      	mov	r2, r0
 801172a:	4613      	mov	r3, r2
 801172c:	009b      	lsls	r3, r3, #2
 801172e:	4413      	add	r3, r2
 8011730:	009a      	lsls	r2, r3, #2
 8011732:	441a      	add	r2, r3
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	685b      	ldr	r3, [r3, #4]
 8011738:	005b      	lsls	r3, r3, #1
 801173a:	fbb2 f3f3 	udiv	r3, r2, r3
 801173e:	4a47      	ldr	r2, [pc, #284]	; (801185c <UART_SetConfig+0x350>)
 8011740:	fba2 2303 	umull	r2, r3, r2, r3
 8011744:	095b      	lsrs	r3, r3, #5
 8011746:	2264      	movs	r2, #100	; 0x64
 8011748:	fb02 f303 	mul.w	r3, r2, r3
 801174c:	1aeb      	subs	r3, r5, r3
 801174e:	00db      	lsls	r3, r3, #3
 8011750:	3332      	adds	r3, #50	; 0x32
 8011752:	4a42      	ldr	r2, [pc, #264]	; (801185c <UART_SetConfig+0x350>)
 8011754:	fba2 2303 	umull	r2, r3, r2, r3
 8011758:	095b      	lsrs	r3, r3, #5
 801175a:	f003 0207 	and.w	r2, r3, #7
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	681b      	ldr	r3, [r3, #0]
 8011762:	4422      	add	r2, r4
 8011764:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8011766:	e0e7      	b.n	8011938 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	4a39      	ldr	r2, [pc, #228]	; (8011854 <UART_SetConfig+0x348>)
 801176e:	4293      	cmp	r3, r2
 8011770:	d004      	beq.n	801177c <UART_SetConfig+0x270>
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	4a38      	ldr	r2, [pc, #224]	; (8011858 <UART_SetConfig+0x34c>)
 8011778:	4293      	cmp	r3, r2
 801177a:	d171      	bne.n	8011860 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 801177c:	f7fd fe92 	bl	800f4a4 <HAL_RCC_GetPCLK2Freq>
 8011780:	4602      	mov	r2, r0
 8011782:	4613      	mov	r3, r2
 8011784:	009b      	lsls	r3, r3, #2
 8011786:	4413      	add	r3, r2
 8011788:	009a      	lsls	r2, r3, #2
 801178a:	441a      	add	r2, r3
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	685b      	ldr	r3, [r3, #4]
 8011790:	009b      	lsls	r3, r3, #2
 8011792:	fbb2 f3f3 	udiv	r3, r2, r3
 8011796:	4a31      	ldr	r2, [pc, #196]	; (801185c <UART_SetConfig+0x350>)
 8011798:	fba2 2303 	umull	r2, r3, r2, r3
 801179c:	095b      	lsrs	r3, r3, #5
 801179e:	011c      	lsls	r4, r3, #4
 80117a0:	f7fd fe80 	bl	800f4a4 <HAL_RCC_GetPCLK2Freq>
 80117a4:	4602      	mov	r2, r0
 80117a6:	4613      	mov	r3, r2
 80117a8:	009b      	lsls	r3, r3, #2
 80117aa:	4413      	add	r3, r2
 80117ac:	009a      	lsls	r2, r3, #2
 80117ae:	441a      	add	r2, r3
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	685b      	ldr	r3, [r3, #4]
 80117b4:	009b      	lsls	r3, r3, #2
 80117b6:	fbb2 f5f3 	udiv	r5, r2, r3
 80117ba:	f7fd fe73 	bl	800f4a4 <HAL_RCC_GetPCLK2Freq>
 80117be:	4602      	mov	r2, r0
 80117c0:	4613      	mov	r3, r2
 80117c2:	009b      	lsls	r3, r3, #2
 80117c4:	4413      	add	r3, r2
 80117c6:	009a      	lsls	r2, r3, #2
 80117c8:	441a      	add	r2, r3
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	685b      	ldr	r3, [r3, #4]
 80117ce:	009b      	lsls	r3, r3, #2
 80117d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80117d4:	4a21      	ldr	r2, [pc, #132]	; (801185c <UART_SetConfig+0x350>)
 80117d6:	fba2 2303 	umull	r2, r3, r2, r3
 80117da:	095b      	lsrs	r3, r3, #5
 80117dc:	2264      	movs	r2, #100	; 0x64
 80117de:	fb02 f303 	mul.w	r3, r2, r3
 80117e2:	1aeb      	subs	r3, r5, r3
 80117e4:	011b      	lsls	r3, r3, #4
 80117e6:	3332      	adds	r3, #50	; 0x32
 80117e8:	4a1c      	ldr	r2, [pc, #112]	; (801185c <UART_SetConfig+0x350>)
 80117ea:	fba2 2303 	umull	r2, r3, r2, r3
 80117ee:	095b      	lsrs	r3, r3, #5
 80117f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80117f4:	441c      	add	r4, r3
 80117f6:	f7fd fe55 	bl	800f4a4 <HAL_RCC_GetPCLK2Freq>
 80117fa:	4602      	mov	r2, r0
 80117fc:	4613      	mov	r3, r2
 80117fe:	009b      	lsls	r3, r3, #2
 8011800:	4413      	add	r3, r2
 8011802:	009a      	lsls	r2, r3, #2
 8011804:	441a      	add	r2, r3
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	685b      	ldr	r3, [r3, #4]
 801180a:	009b      	lsls	r3, r3, #2
 801180c:	fbb2 f5f3 	udiv	r5, r2, r3
 8011810:	f7fd fe48 	bl	800f4a4 <HAL_RCC_GetPCLK2Freq>
 8011814:	4602      	mov	r2, r0
 8011816:	4613      	mov	r3, r2
 8011818:	009b      	lsls	r3, r3, #2
 801181a:	4413      	add	r3, r2
 801181c:	009a      	lsls	r2, r3, #2
 801181e:	441a      	add	r2, r3
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	685b      	ldr	r3, [r3, #4]
 8011824:	009b      	lsls	r3, r3, #2
 8011826:	fbb2 f3f3 	udiv	r3, r2, r3
 801182a:	4a0c      	ldr	r2, [pc, #48]	; (801185c <UART_SetConfig+0x350>)
 801182c:	fba2 2303 	umull	r2, r3, r2, r3
 8011830:	095b      	lsrs	r3, r3, #5
 8011832:	2264      	movs	r2, #100	; 0x64
 8011834:	fb02 f303 	mul.w	r3, r2, r3
 8011838:	1aeb      	subs	r3, r5, r3
 801183a:	011b      	lsls	r3, r3, #4
 801183c:	3332      	adds	r3, #50	; 0x32
 801183e:	4a07      	ldr	r2, [pc, #28]	; (801185c <UART_SetConfig+0x350>)
 8011840:	fba2 2303 	umull	r2, r3, r2, r3
 8011844:	095b      	lsrs	r3, r3, #5
 8011846:	f003 020f 	and.w	r2, r3, #15
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	4422      	add	r2, r4
 8011850:	609a      	str	r2, [r3, #8]
 8011852:	e071      	b.n	8011938 <UART_SetConfig+0x42c>
 8011854:	40011000 	.word	0x40011000
 8011858:	40011400 	.word	0x40011400
 801185c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8011860:	f7fd fdfe 	bl	800f460 <HAL_RCC_GetPCLK1Freq>
 8011864:	4602      	mov	r2, r0
 8011866:	4613      	mov	r3, r2
 8011868:	009b      	lsls	r3, r3, #2
 801186a:	4413      	add	r3, r2
 801186c:	009a      	lsls	r2, r3, #2
 801186e:	441a      	add	r2, r3
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	685b      	ldr	r3, [r3, #4]
 8011874:	009b      	lsls	r3, r3, #2
 8011876:	fbb2 f3f3 	udiv	r3, r2, r3
 801187a:	4a31      	ldr	r2, [pc, #196]	; (8011940 <UART_SetConfig+0x434>)
 801187c:	fba2 2303 	umull	r2, r3, r2, r3
 8011880:	095b      	lsrs	r3, r3, #5
 8011882:	011c      	lsls	r4, r3, #4
 8011884:	f7fd fdec 	bl	800f460 <HAL_RCC_GetPCLK1Freq>
 8011888:	4602      	mov	r2, r0
 801188a:	4613      	mov	r3, r2
 801188c:	009b      	lsls	r3, r3, #2
 801188e:	4413      	add	r3, r2
 8011890:	009a      	lsls	r2, r3, #2
 8011892:	441a      	add	r2, r3
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	685b      	ldr	r3, [r3, #4]
 8011898:	009b      	lsls	r3, r3, #2
 801189a:	fbb2 f5f3 	udiv	r5, r2, r3
 801189e:	f7fd fddf 	bl	800f460 <HAL_RCC_GetPCLK1Freq>
 80118a2:	4602      	mov	r2, r0
 80118a4:	4613      	mov	r3, r2
 80118a6:	009b      	lsls	r3, r3, #2
 80118a8:	4413      	add	r3, r2
 80118aa:	009a      	lsls	r2, r3, #2
 80118ac:	441a      	add	r2, r3
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	685b      	ldr	r3, [r3, #4]
 80118b2:	009b      	lsls	r3, r3, #2
 80118b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80118b8:	4a21      	ldr	r2, [pc, #132]	; (8011940 <UART_SetConfig+0x434>)
 80118ba:	fba2 2303 	umull	r2, r3, r2, r3
 80118be:	095b      	lsrs	r3, r3, #5
 80118c0:	2264      	movs	r2, #100	; 0x64
 80118c2:	fb02 f303 	mul.w	r3, r2, r3
 80118c6:	1aeb      	subs	r3, r5, r3
 80118c8:	011b      	lsls	r3, r3, #4
 80118ca:	3332      	adds	r3, #50	; 0x32
 80118cc:	4a1c      	ldr	r2, [pc, #112]	; (8011940 <UART_SetConfig+0x434>)
 80118ce:	fba2 2303 	umull	r2, r3, r2, r3
 80118d2:	095b      	lsrs	r3, r3, #5
 80118d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80118d8:	441c      	add	r4, r3
 80118da:	f7fd fdc1 	bl	800f460 <HAL_RCC_GetPCLK1Freq>
 80118de:	4602      	mov	r2, r0
 80118e0:	4613      	mov	r3, r2
 80118e2:	009b      	lsls	r3, r3, #2
 80118e4:	4413      	add	r3, r2
 80118e6:	009a      	lsls	r2, r3, #2
 80118e8:	441a      	add	r2, r3
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	685b      	ldr	r3, [r3, #4]
 80118ee:	009b      	lsls	r3, r3, #2
 80118f0:	fbb2 f5f3 	udiv	r5, r2, r3
 80118f4:	f7fd fdb4 	bl	800f460 <HAL_RCC_GetPCLK1Freq>
 80118f8:	4602      	mov	r2, r0
 80118fa:	4613      	mov	r3, r2
 80118fc:	009b      	lsls	r3, r3, #2
 80118fe:	4413      	add	r3, r2
 8011900:	009a      	lsls	r2, r3, #2
 8011902:	441a      	add	r2, r3
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	685b      	ldr	r3, [r3, #4]
 8011908:	009b      	lsls	r3, r3, #2
 801190a:	fbb2 f3f3 	udiv	r3, r2, r3
 801190e:	4a0c      	ldr	r2, [pc, #48]	; (8011940 <UART_SetConfig+0x434>)
 8011910:	fba2 2303 	umull	r2, r3, r2, r3
 8011914:	095b      	lsrs	r3, r3, #5
 8011916:	2264      	movs	r2, #100	; 0x64
 8011918:	fb02 f303 	mul.w	r3, r2, r3
 801191c:	1aeb      	subs	r3, r5, r3
 801191e:	011b      	lsls	r3, r3, #4
 8011920:	3332      	adds	r3, #50	; 0x32
 8011922:	4a07      	ldr	r2, [pc, #28]	; (8011940 <UART_SetConfig+0x434>)
 8011924:	fba2 2303 	umull	r2, r3, r2, r3
 8011928:	095b      	lsrs	r3, r3, #5
 801192a:	f003 020f 	and.w	r2, r3, #15
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	4422      	add	r2, r4
 8011934:	609a      	str	r2, [r3, #8]
}
 8011936:	e7ff      	b.n	8011938 <UART_SetConfig+0x42c>
 8011938:	bf00      	nop
 801193a:	3710      	adds	r7, #16
 801193c:	46bd      	mov	sp, r7
 801193e:	bdb0      	pop	{r4, r5, r7, pc}
 8011940:	51eb851f 	.word	0x51eb851f

08011944 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
 8011944:	b480      	push	{r7}
 8011946:	b085      	sub	sp, #20
 8011948:	af00      	add	r7, sp, #0
 801194a:	6078      	str	r0, [r7, #4]
 801194c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 801194e:	2300      	movs	r3, #0
 8011950:	60fb      	str	r3, [r7, #12]
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8011952:	683b      	ldr	r3, [r7, #0]
 8011954:	019b      	lsls	r3, r3, #6
 8011956:	f043 0220 	orr.w	r2, r3, #32
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	611a      	str	r2, [r3, #16]
 
  do
  {
    if (++count > 200000U)
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	3301      	adds	r3, #1
 8011962:	60fb      	str	r3, [r7, #12]
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	4a09      	ldr	r2, [pc, #36]	; (801198c <USB_FlushTxFifo+0x48>)
 8011968:	4293      	cmp	r3, r2
 801196a:	d901      	bls.n	8011970 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 801196c:	2303      	movs	r3, #3
 801196e:	e006      	b.n	801197e <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	691b      	ldr	r3, [r3, #16]
 8011974:	f003 0320 	and.w	r3, r3, #32
 8011978:	2b20      	cmp	r3, #32
 801197a:	d0f0      	beq.n	801195e <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 801197c:	2300      	movs	r3, #0
}
 801197e:	4618      	mov	r0, r3
 8011980:	3714      	adds	r7, #20
 8011982:	46bd      	mov	sp, r7
 8011984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011988:	4770      	bx	lr
 801198a:	bf00      	nop
 801198c:	00030d40 	.word	0x00030d40

08011990 <USB_GetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8011990:	b480      	push	{r7}
 8011992:	b085      	sub	sp, #20
 8011994:	af00      	add	r7, sp, #0
 8011996:	6078      	str	r0, [r7, #4]
  uint8_t speed = 0U;
 8011998:	2300      	movs	r3, #0
 801199a:	73fb      	strb	r3, [r7, #15]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80119a2:	689b      	ldr	r3, [r3, #8]
 80119a4:	f003 0306 	and.w	r3, r3, #6
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d102      	bne.n	80119b2 <USB_GetDevSpeed+0x22>
  {
    speed = USB_OTG_SPEED_HIGH;
 80119ac:	2300      	movs	r3, #0
 80119ae:	73fb      	strb	r3, [r7, #15]
 80119b0:	e01c      	b.n	80119ec <USB_GetDevSpeed+0x5c>
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80119b8:	689b      	ldr	r3, [r3, #8]
 80119ba:	f003 0306 	and.w	r3, r3, #6
 80119be:	2b02      	cmp	r3, #2
 80119c0:	d007      	beq.n	80119d2 <USB_GetDevSpeed+0x42>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80119c8:	689b      	ldr	r3, [r3, #8]
 80119ca:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 80119ce:	2b06      	cmp	r3, #6
 80119d0:	d102      	bne.n	80119d8 <USB_GetDevSpeed+0x48>
  {
    speed = USB_OTG_SPEED_FULL;
 80119d2:	2303      	movs	r3, #3
 80119d4:	73fb      	strb	r3, [r7, #15]
 80119d6:	e009      	b.n	80119ec <USB_GetDevSpeed+0x5c>
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80119de:	689b      	ldr	r3, [r3, #8]
 80119e0:	f003 0306 	and.w	r3, r3, #6
 80119e4:	2b04      	cmp	r3, #4
 80119e6:	d101      	bne.n	80119ec <USB_GetDevSpeed+0x5c>
  {
    speed = USB_OTG_SPEED_LOW;
 80119e8:	2302      	movs	r3, #2
 80119ea:	73fb      	strb	r3, [r7, #15]
  }
  
  return speed;
 80119ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80119ee:	4618      	mov	r0, r3
 80119f0:	3714      	adds	r7, #20
 80119f2:	46bd      	mov	sp, r7
 80119f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119f8:	4770      	bx	lr

080119fa <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80119fa:	b480      	push	{r7}
 80119fc:	b083      	sub	sp, #12
 80119fe:	af00      	add	r7, sp, #0
 8011a00:	6078      	str	r0, [r7, #4]
 8011a02:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 8011a04:	683b      	ldr	r3, [r7, #0]
 8011a06:	785b      	ldrb	r3, [r3, #1]
 8011a08:	2b01      	cmp	r3, #1
 8011a0a:	d13c      	bne.n	8011a86 <USB_ActivateEndpoint+0x8c>
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011a12:	69da      	ldr	r2, [r3, #28]
 8011a14:	683b      	ldr	r3, [r7, #0]
 8011a16:	781b      	ldrb	r3, [r3, #0]
 8011a18:	4619      	mov	r1, r3
 8011a1a:	2301      	movs	r3, #1
 8011a1c:	408b      	lsls	r3, r1
 8011a1e:	b29b      	uxth	r3, r3
 8011a20:	6879      	ldr	r1, [r7, #4]
 8011a22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011a26:	4313      	orrs	r3, r2
 8011a28:	61cb      	str	r3, [r1, #28]
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8011a2a:	683b      	ldr	r3, [r7, #0]
 8011a2c:	781b      	ldrb	r3, [r3, #0]
 8011a2e:	015a      	lsls	r2, r3, #5
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	4413      	add	r3, r2
 8011a34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d159      	bne.n	8011af6 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8011a42:	683b      	ldr	r3, [r7, #0]
 8011a44:	781b      	ldrb	r3, [r3, #0]
 8011a46:	015a      	lsls	r2, r3, #5
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	4413      	add	r3, r2
 8011a4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a50:	681a      	ldr	r2, [r3, #0]
 8011a52:	683b      	ldr	r3, [r7, #0]
 8011a54:	689b      	ldr	r3, [r3, #8]
 8011a56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011a5a:	6839      	ldr	r1, [r7, #0]
 8011a5c:	78c9      	ldrb	r1, [r1, #3]
 8011a5e:	0489      	lsls	r1, r1, #18
 8011a60:	430b      	orrs	r3, r1
        ((ep->num) << 22U) | (USB_OTG_DIEPCTL_SD0PID_SEVNFRM) | (USB_OTG_DIEPCTL_USBAEP)); 
 8011a62:	6839      	ldr	r1, [r7, #0]
 8011a64:	7809      	ldrb	r1, [r1, #0]
 8011a66:	0589      	lsls	r1, r1, #22
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8011a68:	430b      	orrs	r3, r1
 8011a6a:	4313      	orrs	r3, r2
 8011a6c:	683a      	ldr	r2, [r7, #0]
 8011a6e:	7812      	ldrb	r2, [r2, #0]
 8011a70:	0151      	lsls	r1, r2, #5
 8011a72:	687a      	ldr	r2, [r7, #4]
 8011a74:	440a      	add	r2, r1
 8011a76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011a7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011a7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011a82:	6013      	str	r3, [r2, #0]
 8011a84:	e037      	b.n	8011af6 <USB_ActivateEndpoint+0xfc>
    } 
  }
  else
  {
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011a8c:	69da      	ldr	r2, [r3, #28]
 8011a8e:	683b      	ldr	r3, [r7, #0]
 8011a90:	781b      	ldrb	r3, [r3, #0]
 8011a92:	4619      	mov	r1, r3
 8011a94:	2301      	movs	r3, #1
 8011a96:	408b      	lsls	r3, r1
 8011a98:	041b      	lsls	r3, r3, #16
 8011a9a:	6879      	ldr	r1, [r7, #4]
 8011a9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011aa0:	4313      	orrs	r3, r2
 8011aa2:	61cb      	str	r3, [r1, #28]
     
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8011aa4:	683b      	ldr	r3, [r7, #0]
 8011aa6:	781b      	ldrb	r3, [r3, #0]
 8011aa8:	015a      	lsls	r2, r3, #5
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	4413      	add	r3, r2
 8011aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d11c      	bne.n	8011af6 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8011abc:	683b      	ldr	r3, [r7, #0]
 8011abe:	781b      	ldrb	r3, [r3, #0]
 8011ac0:	015a      	lsls	r2, r3, #5
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	4413      	add	r3, r2
 8011ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011aca:	681a      	ldr	r2, [r3, #0]
 8011acc:	683b      	ldr	r3, [r7, #0]
 8011ace:	689b      	ldr	r3, [r3, #8]
 8011ad0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011ad4:	6839      	ldr	r1, [r7, #0]
 8011ad6:	78c9      	ldrb	r1, [r1, #3]
 8011ad8:	0489      	lsls	r1, r1, #18
 8011ada:	430b      	orrs	r3, r1
 8011adc:	4313      	orrs	r3, r2
 8011ade:	683a      	ldr	r2, [r7, #0]
 8011ae0:	7812      	ldrb	r2, [r2, #0]
 8011ae2:	0151      	lsls	r1, r2, #5
 8011ae4:	687a      	ldr	r2, [r7, #4]
 8011ae6:	440a      	add	r2, r1
 8011ae8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011af0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011af4:	6013      	str	r3, [r2, #0]
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
 8011af6:	2300      	movs	r3, #0
}
 8011af8:	4618      	mov	r0, r3
 8011afa:	370c      	adds	r7, #12
 8011afc:	46bd      	mov	sp, r7
 8011afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b02:	4770      	bx	lr

08011b04 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	b088      	sub	sp, #32
 8011b08:	af02      	add	r7, sp, #8
 8011b0a:	60f8      	str	r0, [r7, #12]
 8011b0c:	60b9      	str	r1, [r7, #8]
 8011b0e:	4613      	mov	r3, r2
 8011b10:	71fb      	strb	r3, [r7, #7]
  uint16_t pktcnt = 0U;
 8011b12:	2300      	movs	r3, #0
 8011b14:	82fb      	strh	r3, [r7, #22]
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 8011b16:	68bb      	ldr	r3, [r7, #8]
 8011b18:	785b      	ldrb	r3, [r3, #1]
 8011b1a:	2b01      	cmp	r3, #1
 8011b1c:	f040 8139 	bne.w	8011d92 <USB_EPStartXfer+0x28e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8011b20:	68bb      	ldr	r3, [r7, #8]
 8011b22:	695b      	ldr	r3, [r3, #20]
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d138      	bne.n	8011b9a <USB_EPStartXfer+0x96>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8011b28:	68bb      	ldr	r3, [r7, #8]
 8011b2a:	781b      	ldrb	r3, [r3, #0]
 8011b2c:	015a      	lsls	r2, r3, #5
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	4413      	add	r3, r2
 8011b32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011b36:	691b      	ldr	r3, [r3, #16]
 8011b38:	68ba      	ldr	r2, [r7, #8]
 8011b3a:	7812      	ldrb	r2, [r2, #0]
 8011b3c:	0151      	lsls	r1, r2, #5
 8011b3e:	68fa      	ldr	r2, [r7, #12]
 8011b40:	440a      	add	r2, r1
 8011b42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011b46:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8011b4a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8011b4e:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8011b50:	68bb      	ldr	r3, [r7, #8]
 8011b52:	781b      	ldrb	r3, [r3, #0]
 8011b54:	015a      	lsls	r2, r3, #5
 8011b56:	68fb      	ldr	r3, [r7, #12]
 8011b58:	4413      	add	r3, r2
 8011b5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011b5e:	691b      	ldr	r3, [r3, #16]
 8011b60:	68ba      	ldr	r2, [r7, #8]
 8011b62:	7812      	ldrb	r2, [r2, #0]
 8011b64:	0151      	lsls	r1, r2, #5
 8011b66:	68fa      	ldr	r2, [r7, #12]
 8011b68:	440a      	add	r2, r1
 8011b6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011b6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8011b72:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8011b74:	68bb      	ldr	r3, [r7, #8]
 8011b76:	781b      	ldrb	r3, [r3, #0]
 8011b78:	015a      	lsls	r2, r3, #5
 8011b7a:	68fb      	ldr	r3, [r7, #12]
 8011b7c:	4413      	add	r3, r2
 8011b7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011b82:	691b      	ldr	r3, [r3, #16]
 8011b84:	68ba      	ldr	r2, [r7, #8]
 8011b86:	7812      	ldrb	r2, [r2, #0]
 8011b88:	0151      	lsls	r1, r2, #5
 8011b8a:	68fa      	ldr	r2, [r7, #12]
 8011b8c:	440a      	add	r2, r1
 8011b8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011b92:	0cdb      	lsrs	r3, r3, #19
 8011b94:	04db      	lsls	r3, r3, #19
 8011b96:	6113      	str	r3, [r2, #16]
 8011b98:	e080      	b.n	8011c9c <USB_EPStartXfer+0x198>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011b9a:	68bb      	ldr	r3, [r7, #8]
 8011b9c:	781b      	ldrb	r3, [r3, #0]
 8011b9e:	015a      	lsls	r2, r3, #5
 8011ba0:	68fb      	ldr	r3, [r7, #12]
 8011ba2:	4413      	add	r3, r2
 8011ba4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011ba8:	691b      	ldr	r3, [r3, #16]
 8011baa:	68ba      	ldr	r2, [r7, #8]
 8011bac:	7812      	ldrb	r2, [r2, #0]
 8011bae:	0151      	lsls	r1, r2, #5
 8011bb0:	68fa      	ldr	r2, [r7, #12]
 8011bb2:	440a      	add	r2, r1
 8011bb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011bb8:	0cdb      	lsrs	r3, r3, #19
 8011bba:	04db      	lsls	r3, r3, #19
 8011bbc:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8011bbe:	68bb      	ldr	r3, [r7, #8]
 8011bc0:	781b      	ldrb	r3, [r3, #0]
 8011bc2:	015a      	lsls	r2, r3, #5
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	4413      	add	r3, r2
 8011bc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011bcc:	691b      	ldr	r3, [r3, #16]
 8011bce:	68ba      	ldr	r2, [r7, #8]
 8011bd0:	7812      	ldrb	r2, [r2, #0]
 8011bd2:	0151      	lsls	r1, r2, #5
 8011bd4:	68fa      	ldr	r2, [r7, #12]
 8011bd6:	440a      	add	r2, r1
 8011bd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011bdc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8011be0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8011be4:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 8011be6:	68bb      	ldr	r3, [r7, #8]
 8011be8:	781b      	ldrb	r3, [r3, #0]
 8011bea:	015a      	lsls	r2, r3, #5
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	4413      	add	r3, r2
 8011bf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011bf4:	691a      	ldr	r2, [r3, #16]
 8011bf6:	68bb      	ldr	r3, [r7, #8]
 8011bf8:	6959      	ldr	r1, [r3, #20]
 8011bfa:	68bb      	ldr	r3, [r7, #8]
 8011bfc:	689b      	ldr	r3, [r3, #8]
 8011bfe:	440b      	add	r3, r1
 8011c00:	1e59      	subs	r1, r3, #1
 8011c02:	68bb      	ldr	r3, [r7, #8]
 8011c04:	689b      	ldr	r3, [r3, #8]
 8011c06:	fbb1 f3f3 	udiv	r3, r1, r3
 8011c0a:	04d9      	lsls	r1, r3, #19
 8011c0c:	4b8a      	ldr	r3, [pc, #552]	; (8011e38 <USB_EPStartXfer+0x334>)
 8011c0e:	400b      	ands	r3, r1
 8011c10:	68b9      	ldr	r1, [r7, #8]
 8011c12:	7809      	ldrb	r1, [r1, #0]
 8011c14:	0148      	lsls	r0, r1, #5
 8011c16:	68f9      	ldr	r1, [r7, #12]
 8011c18:	4401      	add	r1, r0
 8011c1a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8011c1e:	4313      	orrs	r3, r2
 8011c20:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8011c22:	68bb      	ldr	r3, [r7, #8]
 8011c24:	781b      	ldrb	r3, [r3, #0]
 8011c26:	015a      	lsls	r2, r3, #5
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	4413      	add	r3, r2
 8011c2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011c30:	691a      	ldr	r2, [r3, #16]
 8011c32:	68bb      	ldr	r3, [r7, #8]
 8011c34:	695b      	ldr	r3, [r3, #20]
 8011c36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011c3a:	68b9      	ldr	r1, [r7, #8]
 8011c3c:	7809      	ldrb	r1, [r1, #0]
 8011c3e:	0148      	lsls	r0, r1, #5
 8011c40:	68f9      	ldr	r1, [r7, #12]
 8011c42:	4401      	add	r1, r0
 8011c44:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8011c48:	4313      	orrs	r3, r2
 8011c4a:	610b      	str	r3, [r1, #16]
      
      if (ep->type == EP_TYPE_ISOC)
 8011c4c:	68bb      	ldr	r3, [r7, #8]
 8011c4e:	78db      	ldrb	r3, [r3, #3]
 8011c50:	2b01      	cmp	r3, #1
 8011c52:	d123      	bne.n	8011c9c <USB_EPStartXfer+0x198>
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 8011c54:	68bb      	ldr	r3, [r7, #8]
 8011c56:	781b      	ldrb	r3, [r3, #0]
 8011c58:	015a      	lsls	r2, r3, #5
 8011c5a:	68fb      	ldr	r3, [r7, #12]
 8011c5c:	4413      	add	r3, r2
 8011c5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011c62:	691b      	ldr	r3, [r3, #16]
 8011c64:	68ba      	ldr	r2, [r7, #8]
 8011c66:	7812      	ldrb	r2, [r2, #0]
 8011c68:	0151      	lsls	r1, r2, #5
 8011c6a:	68fa      	ldr	r2, [r7, #12]
 8011c6c:	440a      	add	r2, r1
 8011c6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011c72:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8011c76:	6113      	str	r3, [r2, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 8011c78:	68bb      	ldr	r3, [r7, #8]
 8011c7a:	781b      	ldrb	r3, [r3, #0]
 8011c7c:	015a      	lsls	r2, r3, #5
 8011c7e:	68fb      	ldr	r3, [r7, #12]
 8011c80:	4413      	add	r3, r2
 8011c82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011c86:	691b      	ldr	r3, [r3, #16]
 8011c88:	68ba      	ldr	r2, [r7, #8]
 8011c8a:	7812      	ldrb	r2, [r2, #0]
 8011c8c:	0151      	lsls	r1, r2, #5
 8011c8e:	68fa      	ldr	r2, [r7, #12]
 8011c90:	440a      	add	r2, r1
 8011c92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011c96:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011c9a:	6113      	str	r3, [r2, #16]
      }       
    }

    if (dma == 1U)
 8011c9c:	79fb      	ldrb	r3, [r7, #7]
 8011c9e:	2b01      	cmp	r3, #1
 8011ca0:	d10b      	bne.n	8011cba <USB_EPStartXfer+0x1b6>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8011ca2:	68bb      	ldr	r3, [r7, #8]
 8011ca4:	781b      	ldrb	r3, [r3, #0]
 8011ca6:	015a      	lsls	r2, r3, #5
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	4413      	add	r3, r2
 8011cac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011cb0:	461a      	mov	r2, r3
 8011cb2:	68bb      	ldr	r3, [r7, #8]
 8011cb4:	691b      	ldr	r3, [r3, #16]
 8011cb6:	6153      	str	r3, [r2, #20]
 8011cb8:	e015      	b.n	8011ce6 <USB_EPStartXfer+0x1e2>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 8011cba:	68bb      	ldr	r3, [r7, #8]
 8011cbc:	78db      	ldrb	r3, [r3, #3]
 8011cbe:	2b01      	cmp	r3, #1
 8011cc0:	d011      	beq.n	8011ce6 <USB_EPStartXfer+0x1e2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8011cc2:	68bb      	ldr	r3, [r7, #8]
 8011cc4:	695b      	ldr	r3, [r3, #20]
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d00d      	beq.n	8011ce6 <USB_EPStartXfer+0x1e2>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011cd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011cd2:	68bb      	ldr	r3, [r7, #8]
 8011cd4:	781b      	ldrb	r3, [r3, #0]
 8011cd6:	4619      	mov	r1, r3
 8011cd8:	2301      	movs	r3, #1
 8011cda:	408b      	lsls	r3, r1
 8011cdc:	68f9      	ldr	r1, [r7, #12]
 8011cde:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011ce2:	4313      	orrs	r3, r2
 8011ce4:	634b      	str	r3, [r1, #52]	; 0x34
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8011ce6:	68bb      	ldr	r3, [r7, #8]
 8011ce8:	78db      	ldrb	r3, [r3, #3]
 8011cea:	2b01      	cmp	r3, #1
 8011cec:	d12c      	bne.n	8011d48 <USB_EPStartXfer+0x244>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011cf4:	689b      	ldr	r3, [r3, #8]
 8011cf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d112      	bne.n	8011d24 <USB_EPStartXfer+0x220>
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011cfe:	68bb      	ldr	r3, [r7, #8]
 8011d00:	781b      	ldrb	r3, [r3, #0]
 8011d02:	015a      	lsls	r2, r3, #5
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	4413      	add	r3, r2
 8011d08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	68ba      	ldr	r2, [r7, #8]
 8011d10:	7812      	ldrb	r2, [r2, #0]
 8011d12:	0151      	lsls	r1, r2, #5
 8011d14:	68fa      	ldr	r2, [r7, #12]
 8011d16:	440a      	add	r2, r1
 8011d18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011d1c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011d20:	6013      	str	r3, [r2, #0]
 8011d22:	e011      	b.n	8011d48 <USB_EPStartXfer+0x244>
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011d24:	68bb      	ldr	r3, [r7, #8]
 8011d26:	781b      	ldrb	r3, [r3, #0]
 8011d28:	015a      	lsls	r2, r3, #5
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	4413      	add	r3, r2
 8011d2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	68ba      	ldr	r2, [r7, #8]
 8011d36:	7812      	ldrb	r2, [r2, #0]
 8011d38:	0151      	lsls	r1, r2, #5
 8011d3a:	68fa      	ldr	r2, [r7, #12]
 8011d3c:	440a      	add	r2, r1
 8011d3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011d42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011d46:	6013      	str	r3, [r2, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011d48:	68bb      	ldr	r3, [r7, #8]
 8011d4a:	781b      	ldrb	r3, [r3, #0]
 8011d4c:	015a      	lsls	r2, r3, #5
 8011d4e:	68fb      	ldr	r3, [r7, #12]
 8011d50:	4413      	add	r3, r2
 8011d52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	68ba      	ldr	r2, [r7, #8]
 8011d5a:	7812      	ldrb	r2, [r2, #0]
 8011d5c:	0151      	lsls	r1, r2, #5
 8011d5e:	68fa      	ldr	r2, [r7, #12]
 8011d60:	440a      	add	r2, r1
 8011d62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011d66:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011d6a:	6013      	str	r3, [r2, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 8011d6c:	68bb      	ldr	r3, [r7, #8]
 8011d6e:	78db      	ldrb	r3, [r3, #3]
 8011d70:	2b01      	cmp	r3, #1
 8011d72:	f040 80ed 	bne.w	8011f50 <USB_EPStartXfer+0x44c>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 8011d76:	68bb      	ldr	r3, [r7, #8]
 8011d78:	68d9      	ldr	r1, [r3, #12]
 8011d7a:	68bb      	ldr	r3, [r7, #8]
 8011d7c:	781a      	ldrb	r2, [r3, #0]
 8011d7e:	68bb      	ldr	r3, [r7, #8]
 8011d80:	695b      	ldr	r3, [r3, #20]
 8011d82:	b298      	uxth	r0, r3
 8011d84:	79fb      	ldrb	r3, [r7, #7]
 8011d86:	9300      	str	r3, [sp, #0]
 8011d88:	4603      	mov	r3, r0
 8011d8a:	68f8      	ldr	r0, [r7, #12]
 8011d8c:	f000 fa38 	bl	8012200 <USB_WritePacket>
 8011d90:	e0de      	b.n	8011f50 <USB_EPStartXfer+0x44c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */  
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8011d92:	68bb      	ldr	r3, [r7, #8]
 8011d94:	781b      	ldrb	r3, [r3, #0]
 8011d96:	015a      	lsls	r2, r3, #5
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	4413      	add	r3, r2
 8011d9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011da0:	691b      	ldr	r3, [r3, #16]
 8011da2:	68ba      	ldr	r2, [r7, #8]
 8011da4:	7812      	ldrb	r2, [r2, #0]
 8011da6:	0151      	lsls	r1, r2, #5
 8011da8:	68fa      	ldr	r2, [r7, #12]
 8011daa:	440a      	add	r2, r1
 8011dac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011db0:	0cdb      	lsrs	r3, r3, #19
 8011db2:	04db      	lsls	r3, r3, #19
 8011db4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8011db6:	68bb      	ldr	r3, [r7, #8]
 8011db8:	781b      	ldrb	r3, [r3, #0]
 8011dba:	015a      	lsls	r2, r3, #5
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	4413      	add	r3, r2
 8011dc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011dc4:	691b      	ldr	r3, [r3, #16]
 8011dc6:	68ba      	ldr	r2, [r7, #8]
 8011dc8:	7812      	ldrb	r2, [r2, #0]
 8011dca:	0151      	lsls	r1, r2, #5
 8011dcc:	68fa      	ldr	r2, [r7, #12]
 8011dce:	440a      	add	r2, r1
 8011dd0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011dd4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8011dd8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8011ddc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8011dde:	68bb      	ldr	r3, [r7, #8]
 8011de0:	695b      	ldr	r3, [r3, #20]
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d12a      	bne.n	8011e3c <USB_EPStartXfer+0x338>
    {
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8011de6:	68bb      	ldr	r3, [r7, #8]
 8011de8:	781b      	ldrb	r3, [r3, #0]
 8011dea:	015a      	lsls	r2, r3, #5
 8011dec:	68fb      	ldr	r3, [r7, #12]
 8011dee:	4413      	add	r3, r2
 8011df0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011df4:	691a      	ldr	r2, [r3, #16]
 8011df6:	68bb      	ldr	r3, [r7, #8]
 8011df8:	689b      	ldr	r3, [r3, #8]
 8011dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011dfe:	68b9      	ldr	r1, [r7, #8]
 8011e00:	7809      	ldrb	r1, [r1, #0]
 8011e02:	0148      	lsls	r0, r1, #5
 8011e04:	68f9      	ldr	r1, [r7, #12]
 8011e06:	4401      	add	r1, r0
 8011e08:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8011e0c:	4313      	orrs	r3, r2
 8011e0e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 8011e10:	68bb      	ldr	r3, [r7, #8]
 8011e12:	781b      	ldrb	r3, [r3, #0]
 8011e14:	015a      	lsls	r2, r3, #5
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	4413      	add	r3, r2
 8011e1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011e1e:	691b      	ldr	r3, [r3, #16]
 8011e20:	68ba      	ldr	r2, [r7, #8]
 8011e22:	7812      	ldrb	r2, [r2, #0]
 8011e24:	0151      	lsls	r1, r2, #5
 8011e26:	68fa      	ldr	r2, [r7, #12]
 8011e28:	440a      	add	r2, r1
 8011e2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011e2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8011e32:	6113      	str	r3, [r2, #16]
 8011e34:	e03b      	b.n	8011eae <USB_EPStartXfer+0x3aa>
 8011e36:	bf00      	nop
 8011e38:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 8011e3c:	68bb      	ldr	r3, [r7, #8]
 8011e3e:	695a      	ldr	r2, [r3, #20]
 8011e40:	68bb      	ldr	r3, [r7, #8]
 8011e42:	689b      	ldr	r3, [r3, #8]
 8011e44:	4413      	add	r3, r2
 8011e46:	1e5a      	subs	r2, r3, #1
 8011e48:	68bb      	ldr	r3, [r7, #8]
 8011e4a:	689b      	ldr	r3, [r3, #8]
 8011e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011e50:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 8011e52:	68bb      	ldr	r3, [r7, #8]
 8011e54:	781b      	ldrb	r3, [r3, #0]
 8011e56:	015a      	lsls	r2, r3, #5
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	4413      	add	r3, r2
 8011e5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011e60:	691a      	ldr	r2, [r3, #16]
 8011e62:	8afb      	ldrh	r3, [r7, #22]
 8011e64:	04db      	lsls	r3, r3, #19
 8011e66:	4619      	mov	r1, r3
 8011e68:	4b3c      	ldr	r3, [pc, #240]	; (8011f5c <USB_EPStartXfer+0x458>)
 8011e6a:	400b      	ands	r3, r1
 8011e6c:	68b9      	ldr	r1, [r7, #8]
 8011e6e:	7809      	ldrb	r1, [r1, #0]
 8011e70:	0148      	lsls	r0, r1, #5
 8011e72:	68f9      	ldr	r1, [r7, #12]
 8011e74:	4401      	add	r1, r0
 8011e76:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8011e7a:	4313      	orrs	r3, r2
 8011e7c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 8011e7e:	68bb      	ldr	r3, [r7, #8]
 8011e80:	781b      	ldrb	r3, [r3, #0]
 8011e82:	015a      	lsls	r2, r3, #5
 8011e84:	68fb      	ldr	r3, [r7, #12]
 8011e86:	4413      	add	r3, r2
 8011e88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011e8c:	691a      	ldr	r2, [r3, #16]
 8011e8e:	68bb      	ldr	r3, [r7, #8]
 8011e90:	689b      	ldr	r3, [r3, #8]
 8011e92:	8af9      	ldrh	r1, [r7, #22]
 8011e94:	fb01 f303 	mul.w	r3, r1, r3
 8011e98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011e9c:	68b9      	ldr	r1, [r7, #8]
 8011e9e:	7809      	ldrb	r1, [r1, #0]
 8011ea0:	0148      	lsls	r0, r1, #5
 8011ea2:	68f9      	ldr	r1, [r7, #12]
 8011ea4:	4401      	add	r1, r0
 8011ea6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8011eaa:	4313      	orrs	r3, r2
 8011eac:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8011eae:	79fb      	ldrb	r3, [r7, #7]
 8011eb0:	2b01      	cmp	r3, #1
 8011eb2:	d10a      	bne.n	8011eca <USB_EPStartXfer+0x3c6>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 8011eb4:	68bb      	ldr	r3, [r7, #8]
 8011eb6:	68d9      	ldr	r1, [r3, #12]
 8011eb8:	68bb      	ldr	r3, [r7, #8]
 8011eba:	781b      	ldrb	r3, [r3, #0]
 8011ebc:	015a      	lsls	r2, r3, #5
 8011ebe:	68fb      	ldr	r3, [r7, #12]
 8011ec0:	4413      	add	r3, r2
 8011ec2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011ec6:	460a      	mov	r2, r1
 8011ec8:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 8011eca:	68bb      	ldr	r3, [r7, #8]
 8011ecc:	78db      	ldrb	r3, [r3, #3]
 8011ece:	2b01      	cmp	r3, #1
 8011ed0:	d12c      	bne.n	8011f2c <USB_EPStartXfer+0x428>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011ed8:	689b      	ldr	r3, [r3, #8]
 8011eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d112      	bne.n	8011f08 <USB_EPStartXfer+0x404>
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8011ee2:	68bb      	ldr	r3, [r7, #8]
 8011ee4:	781b      	ldrb	r3, [r3, #0]
 8011ee6:	015a      	lsls	r2, r3, #5
 8011ee8:	68fb      	ldr	r3, [r7, #12]
 8011eea:	4413      	add	r3, r2
 8011eec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	68ba      	ldr	r2, [r7, #8]
 8011ef4:	7812      	ldrb	r2, [r2, #0]
 8011ef6:	0151      	lsls	r1, r2, #5
 8011ef8:	68fa      	ldr	r2, [r7, #12]
 8011efa:	440a      	add	r2, r1
 8011efc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011f00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011f04:	6013      	str	r3, [r2, #0]
 8011f06:	e011      	b.n	8011f2c <USB_EPStartXfer+0x428>
      }
      else
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8011f08:	68bb      	ldr	r3, [r7, #8]
 8011f0a:	781b      	ldrb	r3, [r3, #0]
 8011f0c:	015a      	lsls	r2, r3, #5
 8011f0e:	68fb      	ldr	r3, [r7, #12]
 8011f10:	4413      	add	r3, r2
 8011f12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011f16:	681b      	ldr	r3, [r3, #0]
 8011f18:	68ba      	ldr	r2, [r7, #8]
 8011f1a:	7812      	ldrb	r2, [r2, #0]
 8011f1c:	0151      	lsls	r1, r2, #5
 8011f1e:	68fa      	ldr	r2, [r7, #12]
 8011f20:	440a      	add	r2, r1
 8011f22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011f26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011f2a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8011f2c:	68bb      	ldr	r3, [r7, #8]
 8011f2e:	781b      	ldrb	r3, [r3, #0]
 8011f30:	015a      	lsls	r2, r3, #5
 8011f32:	68fb      	ldr	r3, [r7, #12]
 8011f34:	4413      	add	r3, r2
 8011f36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	68ba      	ldr	r2, [r7, #8]
 8011f3e:	7812      	ldrb	r2, [r2, #0]
 8011f40:	0151      	lsls	r1, r2, #5
 8011f42:	68fa      	ldr	r2, [r7, #12]
 8011f44:	440a      	add	r2, r1
 8011f46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011f4a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011f4e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8011f50:	2300      	movs	r3, #0
}
 8011f52:	4618      	mov	r0, r3
 8011f54:	3718      	adds	r7, #24
 8011f56:	46bd      	mov	sp, r7
 8011f58:	bd80      	pop	{r7, pc}
 8011f5a:	bf00      	nop
 8011f5c:	1ff80000 	.word	0x1ff80000

08011f60 <USB_EP0StartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8011f60:	b480      	push	{r7}
 8011f62:	b085      	sub	sp, #20
 8011f64:	af00      	add	r7, sp, #0
 8011f66:	60f8      	str	r0, [r7, #12]
 8011f68:	60b9      	str	r1, [r7, #8]
 8011f6a:	4613      	mov	r3, r2
 8011f6c:	71fb      	strb	r3, [r7, #7]
  /* IN endpoint */
  if (ep->is_in == 1U)
 8011f6e:	68bb      	ldr	r3, [r7, #8]
 8011f70:	785b      	ldrb	r3, [r3, #1]
 8011f72:	2b01      	cmp	r3, #1
 8011f74:	f040 80c8 	bne.w	8012108 <USB_EP0StartXfer+0x1a8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8011f78:	68bb      	ldr	r3, [r7, #8]
 8011f7a:	695b      	ldr	r3, [r3, #20]
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d138      	bne.n	8011ff2 <USB_EP0StartXfer+0x92>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8011f80:	68bb      	ldr	r3, [r7, #8]
 8011f82:	781b      	ldrb	r3, [r3, #0]
 8011f84:	015a      	lsls	r2, r3, #5
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	4413      	add	r3, r2
 8011f8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011f8e:	691b      	ldr	r3, [r3, #16]
 8011f90:	68ba      	ldr	r2, [r7, #8]
 8011f92:	7812      	ldrb	r2, [r2, #0]
 8011f94:	0151      	lsls	r1, r2, #5
 8011f96:	68fa      	ldr	r2, [r7, #12]
 8011f98:	440a      	add	r2, r1
 8011f9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011f9e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8011fa2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8011fa6:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8011fa8:	68bb      	ldr	r3, [r7, #8]
 8011faa:	781b      	ldrb	r3, [r3, #0]
 8011fac:	015a      	lsls	r2, r3, #5
 8011fae:	68fb      	ldr	r3, [r7, #12]
 8011fb0:	4413      	add	r3, r2
 8011fb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011fb6:	691b      	ldr	r3, [r3, #16]
 8011fb8:	68ba      	ldr	r2, [r7, #8]
 8011fba:	7812      	ldrb	r2, [r2, #0]
 8011fbc:	0151      	lsls	r1, r2, #5
 8011fbe:	68fa      	ldr	r2, [r7, #12]
 8011fc0:	440a      	add	r2, r1
 8011fc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011fc6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8011fca:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8011fcc:	68bb      	ldr	r3, [r7, #8]
 8011fce:	781b      	ldrb	r3, [r3, #0]
 8011fd0:	015a      	lsls	r2, r3, #5
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	4413      	add	r3, r2
 8011fd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011fda:	691b      	ldr	r3, [r3, #16]
 8011fdc:	68ba      	ldr	r2, [r7, #8]
 8011fde:	7812      	ldrb	r2, [r2, #0]
 8011fe0:	0151      	lsls	r1, r2, #5
 8011fe2:	68fa      	ldr	r2, [r7, #12]
 8011fe4:	440a      	add	r2, r1
 8011fe6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011fea:	0cdb      	lsrs	r3, r3, #19
 8011fec:	04db      	lsls	r3, r3, #19
 8011fee:	6113      	str	r3, [r2, #16]
 8011ff0:	e056      	b.n	80120a0 <USB_EP0StartXfer+0x140>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011ff2:	68bb      	ldr	r3, [r7, #8]
 8011ff4:	781b      	ldrb	r3, [r3, #0]
 8011ff6:	015a      	lsls	r2, r3, #5
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	4413      	add	r3, r2
 8011ffc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012000:	691b      	ldr	r3, [r3, #16]
 8012002:	68ba      	ldr	r2, [r7, #8]
 8012004:	7812      	ldrb	r2, [r2, #0]
 8012006:	0151      	lsls	r1, r2, #5
 8012008:	68fa      	ldr	r2, [r7, #12]
 801200a:	440a      	add	r2, r1
 801200c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012010:	0cdb      	lsrs	r3, r3, #19
 8012012:	04db      	lsls	r3, r3, #19
 8012014:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8012016:	68bb      	ldr	r3, [r7, #8]
 8012018:	781b      	ldrb	r3, [r3, #0]
 801201a:	015a      	lsls	r2, r3, #5
 801201c:	68fb      	ldr	r3, [r7, #12]
 801201e:	4413      	add	r3, r2
 8012020:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012024:	691b      	ldr	r3, [r3, #16]
 8012026:	68ba      	ldr	r2, [r7, #8]
 8012028:	7812      	ldrb	r2, [r2, #0]
 801202a:	0151      	lsls	r1, r2, #5
 801202c:	68fa      	ldr	r2, [r7, #12]
 801202e:	440a      	add	r2, r1
 8012030:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012034:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012038:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801203c:	6113      	str	r3, [r2, #16]
      
      if(ep->xfer_len > ep->maxpacket)
 801203e:	68bb      	ldr	r3, [r7, #8]
 8012040:	695a      	ldr	r2, [r3, #20]
 8012042:	68bb      	ldr	r3, [r7, #8]
 8012044:	689b      	ldr	r3, [r3, #8]
 8012046:	429a      	cmp	r2, r3
 8012048:	d903      	bls.n	8012052 <USB_EP0StartXfer+0xf2>
      {
        ep->xfer_len = ep->maxpacket;
 801204a:	68bb      	ldr	r3, [r7, #8]
 801204c:	689a      	ldr	r2, [r3, #8]
 801204e:	68bb      	ldr	r3, [r7, #8]
 8012050:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8012052:	68bb      	ldr	r3, [r7, #8]
 8012054:	781b      	ldrb	r3, [r3, #0]
 8012056:	015a      	lsls	r2, r3, #5
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	4413      	add	r3, r2
 801205c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012060:	691b      	ldr	r3, [r3, #16]
 8012062:	68ba      	ldr	r2, [r7, #8]
 8012064:	7812      	ldrb	r2, [r2, #0]
 8012066:	0151      	lsls	r1, r2, #5
 8012068:	68fa      	ldr	r2, [r7, #12]
 801206a:	440a      	add	r2, r1
 801206c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012070:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012074:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8012076:	68bb      	ldr	r3, [r7, #8]
 8012078:	781b      	ldrb	r3, [r3, #0]
 801207a:	015a      	lsls	r2, r3, #5
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	4413      	add	r3, r2
 8012080:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012084:	691a      	ldr	r2, [r3, #16]
 8012086:	68bb      	ldr	r3, [r7, #8]
 8012088:	695b      	ldr	r3, [r3, #20]
 801208a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801208e:	68b9      	ldr	r1, [r7, #8]
 8012090:	7809      	ldrb	r1, [r1, #0]
 8012092:	0148      	lsls	r0, r1, #5
 8012094:	68f9      	ldr	r1, [r7, #12]
 8012096:	4401      	add	r1, r0
 8012098:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801209c:	4313      	orrs	r3, r2
 801209e:	610b      	str	r3, [r1, #16]
    
    }
    
    if (dma == 1)
 80120a0:	79fb      	ldrb	r3, [r7, #7]
 80120a2:	2b01      	cmp	r3, #1
 80120a4:	d10b      	bne.n	80120be <USB_EP0StartXfer+0x15e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80120a6:	68bb      	ldr	r3, [r7, #8]
 80120a8:	781b      	ldrb	r3, [r3, #0]
 80120aa:	015a      	lsls	r2, r3, #5
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	4413      	add	r3, r2
 80120b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80120b4:	461a      	mov	r2, r3
 80120b6:	68bb      	ldr	r3, [r7, #8]
 80120b8:	691b      	ldr	r3, [r3, #16]
 80120ba:	6153      	str	r3, [r2, #20]
 80120bc:	e011      	b.n	80120e2 <USB_EP0StartXfer+0x182>
    }
    else
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80120be:	68bb      	ldr	r3, [r7, #8]
 80120c0:	695b      	ldr	r3, [r3, #20]
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d00d      	beq.n	80120e2 <USB_EP0StartXfer+0x182>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80120cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80120ce:	68bb      	ldr	r3, [r7, #8]
 80120d0:	781b      	ldrb	r3, [r3, #0]
 80120d2:	4619      	mov	r1, r3
 80120d4:	2301      	movs	r3, #1
 80120d6:	408b      	lsls	r3, r1
 80120d8:	68f9      	ldr	r1, [r7, #12]
 80120da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80120de:	4313      	orrs	r3, r2
 80120e0:	634b      	str	r3, [r1, #52]	; 0x34
      }
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 80120e2:	68bb      	ldr	r3, [r7, #8]
 80120e4:	781b      	ldrb	r3, [r3, #0]
 80120e6:	015a      	lsls	r2, r3, #5
 80120e8:	68fb      	ldr	r3, [r7, #12]
 80120ea:	4413      	add	r3, r2
 80120ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	68ba      	ldr	r2, [r7, #8]
 80120f4:	7812      	ldrb	r2, [r2, #0]
 80120f6:	0151      	lsls	r1, r2, #5
 80120f8:	68fa      	ldr	r2, [r7, #12]
 80120fa:	440a      	add	r2, r1
 80120fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012100:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012104:	6013      	str	r3, [r2, #0]
 8012106:	e074      	b.n	80121f2 <USB_EP0StartXfer+0x292>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8012108:	68bb      	ldr	r3, [r7, #8]
 801210a:	781b      	ldrb	r3, [r3, #0]
 801210c:	015a      	lsls	r2, r3, #5
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	4413      	add	r3, r2
 8012112:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012116:	691b      	ldr	r3, [r3, #16]
 8012118:	68ba      	ldr	r2, [r7, #8]
 801211a:	7812      	ldrb	r2, [r2, #0]
 801211c:	0151      	lsls	r1, r2, #5
 801211e:	68fa      	ldr	r2, [r7, #12]
 8012120:	440a      	add	r2, r1
 8012122:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012126:	0cdb      	lsrs	r3, r3, #19
 8012128:	04db      	lsls	r3, r3, #19
 801212a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 801212c:	68bb      	ldr	r3, [r7, #8]
 801212e:	781b      	ldrb	r3, [r3, #0]
 8012130:	015a      	lsls	r2, r3, #5
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	4413      	add	r3, r2
 8012136:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801213a:	691b      	ldr	r3, [r3, #16]
 801213c:	68ba      	ldr	r2, [r7, #8]
 801213e:	7812      	ldrb	r2, [r2, #0]
 8012140:	0151      	lsls	r1, r2, #5
 8012142:	68fa      	ldr	r2, [r7, #12]
 8012144:	440a      	add	r2, r1
 8012146:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801214a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801214e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012152:	6113      	str	r3, [r2, #16]
      
    if (ep->xfer_len > 0U)
 8012154:	68bb      	ldr	r3, [r7, #8]
 8012156:	695b      	ldr	r3, [r3, #20]
 8012158:	2b00      	cmp	r3, #0
 801215a:	d003      	beq.n	8012164 <USB_EP0StartXfer+0x204>
    {
      ep->xfer_len = ep->maxpacket;
 801215c:	68bb      	ldr	r3, [r7, #8]
 801215e:	689a      	ldr	r2, [r3, #8]
 8012160:	68bb      	ldr	r3, [r7, #8]
 8012162:	615a      	str	r2, [r3, #20]
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 8012164:	68bb      	ldr	r3, [r7, #8]
 8012166:	781b      	ldrb	r3, [r3, #0]
 8012168:	015a      	lsls	r2, r3, #5
 801216a:	68fb      	ldr	r3, [r7, #12]
 801216c:	4413      	add	r3, r2
 801216e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012172:	691b      	ldr	r3, [r3, #16]
 8012174:	68ba      	ldr	r2, [r7, #8]
 8012176:	7812      	ldrb	r2, [r2, #0]
 8012178:	0151      	lsls	r1, r2, #5
 801217a:	68fa      	ldr	r2, [r7, #12]
 801217c:	440a      	add	r2, r1
 801217e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012182:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012186:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8012188:	68bb      	ldr	r3, [r7, #8]
 801218a:	781b      	ldrb	r3, [r3, #0]
 801218c:	015a      	lsls	r2, r3, #5
 801218e:	68fb      	ldr	r3, [r7, #12]
 8012190:	4413      	add	r3, r2
 8012192:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012196:	691a      	ldr	r2, [r3, #16]
 8012198:	68bb      	ldr	r3, [r7, #8]
 801219a:	689b      	ldr	r3, [r3, #8]
 801219c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80121a0:	68b9      	ldr	r1, [r7, #8]
 80121a2:	7809      	ldrb	r1, [r1, #0]
 80121a4:	0148      	lsls	r0, r1, #5
 80121a6:	68f9      	ldr	r1, [r7, #12]
 80121a8:	4401      	add	r1, r0
 80121aa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80121ae:	4313      	orrs	r3, r2
 80121b0:	610b      	str	r3, [r1, #16]
    

    if (dma == 1U)
 80121b2:	79fb      	ldrb	r3, [r7, #7]
 80121b4:	2b01      	cmp	r3, #1
 80121b6:	d10a      	bne.n	80121ce <USB_EP0StartXfer+0x26e>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80121b8:	68bb      	ldr	r3, [r7, #8]
 80121ba:	68d9      	ldr	r1, [r3, #12]
 80121bc:	68bb      	ldr	r3, [r7, #8]
 80121be:	781b      	ldrb	r3, [r3, #0]
 80121c0:	015a      	lsls	r2, r3, #5
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	4413      	add	r3, r2
 80121c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80121ca:	460a      	mov	r2, r1
 80121cc:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 80121ce:	68bb      	ldr	r3, [r7, #8]
 80121d0:	781b      	ldrb	r3, [r3, #0]
 80121d2:	015a      	lsls	r2, r3, #5
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	4413      	add	r3, r2
 80121d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	68ba      	ldr	r2, [r7, #8]
 80121e0:	7812      	ldrb	r2, [r2, #0]
 80121e2:	0151      	lsls	r1, r2, #5
 80121e4:	68fa      	ldr	r2, [r7, #12]
 80121e6:	440a      	add	r2, r1
 80121e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80121ec:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80121f0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80121f2:	2300      	movs	r3, #0
}
 80121f4:	4618      	mov	r0, r3
 80121f6:	3714      	adds	r7, #20
 80121f8:	46bd      	mov	sp, r7
 80121fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121fe:	4770      	bx	lr

08012200 <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8012200:	b480      	push	{r7}
 8012202:	b087      	sub	sp, #28
 8012204:	af00      	add	r7, sp, #0
 8012206:	60f8      	str	r0, [r7, #12]
 8012208:	60b9      	str	r1, [r7, #8]
 801220a:	4611      	mov	r1, r2
 801220c:	461a      	mov	r2, r3
 801220e:	460b      	mov	r3, r1
 8012210:	71fb      	strb	r3, [r7, #7]
 8012212:	4613      	mov	r3, r2
 8012214:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b = 0U , i = 0U;
 8012216:	2300      	movs	r3, #0
 8012218:	613b      	str	r3, [r7, #16]
 801221a:	2300      	movs	r3, #0
 801221c:	617b      	str	r3, [r7, #20]
  
  if (dma == 0U)
 801221e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012222:	2b00      	cmp	r3, #0
 8012224:	d11a      	bne.n	801225c <USB_WritePacket+0x5c>
  {
    count32b =  (len + 3U) / 4U;
 8012226:	88bb      	ldrh	r3, [r7, #4]
 8012228:	3303      	adds	r3, #3
 801222a:	089b      	lsrs	r3, r3, #2
 801222c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++, src += 4U)
 801222e:	2300      	movs	r3, #0
 8012230:	617b      	str	r3, [r7, #20]
 8012232:	e00f      	b.n	8012254 <USB_WritePacket+0x54>
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8012234:	79fb      	ldrb	r3, [r7, #7]
 8012236:	031a      	lsls	r2, r3, #12
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	4413      	add	r3, r2
 801223c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012240:	461a      	mov	r2, r3
 8012242:	68bb      	ldr	r3, [r7, #8]
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	6013      	str	r3, [r2, #0]
    for (i = 0U; i < count32b; i++, src += 4U)
 8012248:	697b      	ldr	r3, [r7, #20]
 801224a:	3301      	adds	r3, #1
 801224c:	617b      	str	r3, [r7, #20]
 801224e:	68bb      	ldr	r3, [r7, #8]
 8012250:	3304      	adds	r3, #4
 8012252:	60bb      	str	r3, [r7, #8]
 8012254:	697a      	ldr	r2, [r7, #20]
 8012256:	693b      	ldr	r3, [r7, #16]
 8012258:	429a      	cmp	r2, r3
 801225a:	d3eb      	bcc.n	8012234 <USB_WritePacket+0x34>
    }
  }
  return HAL_OK;
 801225c:	2300      	movs	r3, #0
}
 801225e:	4618      	mov	r0, r3
 8012260:	371c      	adds	r7, #28
 8012262:	46bd      	mov	sp, r7
 8012264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012268:	4770      	bx	lr

0801226a <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801226a:	b480      	push	{r7}
 801226c:	b087      	sub	sp, #28
 801226e:	af00      	add	r7, sp, #0
 8012270:	60f8      	str	r0, [r7, #12]
 8012272:	60b9      	str	r1, [r7, #8]
 8012274:	4613      	mov	r3, r2
 8012276:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0U;
 8012278:	2300      	movs	r3, #0
 801227a:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3U) / 4U;
 801227c:	88fb      	ldrh	r3, [r7, #6]
 801227e:	3303      	adds	r3, #3
 8012280:	089b      	lsrs	r3, r3, #2
 8012282:	613b      	str	r3, [r7, #16]
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
 8012284:	2300      	movs	r3, #0
 8012286:	617b      	str	r3, [r7, #20]
 8012288:	e00b      	b.n	80122a2 <USB_ReadPacket+0x38>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012290:	681a      	ldr	r2, [r3, #0]
 8012292:	68bb      	ldr	r3, [r7, #8]
 8012294:	601a      	str	r2, [r3, #0]
  for ( i = 0U; i < count32b; i++, dest += 4U )
 8012296:	697b      	ldr	r3, [r7, #20]
 8012298:	3301      	adds	r3, #1
 801229a:	617b      	str	r3, [r7, #20]
 801229c:	68bb      	ldr	r3, [r7, #8]
 801229e:	3304      	adds	r3, #4
 80122a0:	60bb      	str	r3, [r7, #8]
 80122a2:	697a      	ldr	r2, [r7, #20]
 80122a4:	693b      	ldr	r3, [r7, #16]
 80122a6:	429a      	cmp	r2, r3
 80122a8:	d3ef      	bcc.n	801228a <USB_ReadPacket+0x20>
    
  }
  return ((void *)dest);
 80122aa:	68bb      	ldr	r3, [r7, #8]
}
 80122ac:	4618      	mov	r0, r3
 80122ae:	371c      	adds	r7, #28
 80122b0:	46bd      	mov	sp, r7
 80122b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122b6:	4770      	bx	lr

080122b8 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
 80122b8:	b480      	push	{r7}
 80122ba:	b083      	sub	sp, #12
 80122bc:	af00      	add	r7, sp, #0
 80122be:	6078      	str	r0, [r7, #4]
 80122c0:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 80122c2:	683b      	ldr	r3, [r7, #0]
 80122c4:	785b      	ldrb	r3, [r3, #1]
 80122c6:	2b01      	cmp	r3, #1
 80122c8:	d12e      	bne.n	8012328 <USB_EPSetStall+0x70>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 80122ca:	683b      	ldr	r3, [r7, #0]
 80122cc:	781b      	ldrb	r3, [r3, #0]
 80122ce:	015a      	lsls	r2, r3, #5
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	4413      	add	r3, r2
 80122d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	2b00      	cmp	r3, #0
 80122dc:	db11      	blt.n	8012302 <USB_EPSetStall+0x4a>
    {
      USBx_INEP(ep->num)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS); 
 80122de:	683b      	ldr	r3, [r7, #0]
 80122e0:	781b      	ldrb	r3, [r3, #0]
 80122e2:	015a      	lsls	r2, r3, #5
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	4413      	add	r3, r2
 80122e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	683a      	ldr	r2, [r7, #0]
 80122f0:	7812      	ldrb	r2, [r2, #0]
 80122f2:	0151      	lsls	r1, r2, #5
 80122f4:	687a      	ldr	r2, [r7, #4]
 80122f6:	440a      	add	r2, r1
 80122f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80122fc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8012300:	6013      	str	r3, [r2, #0]
    } 
    USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	781b      	ldrb	r3, [r3, #0]
 8012306:	015a      	lsls	r2, r3, #5
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	4413      	add	r3, r2
 801230c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012310:	681b      	ldr	r3, [r3, #0]
 8012312:	683a      	ldr	r2, [r7, #0]
 8012314:	7812      	ldrb	r2, [r2, #0]
 8012316:	0151      	lsls	r1, r2, #5
 8012318:	687a      	ldr	r2, [r7, #4]
 801231a:	440a      	add	r2, r1
 801231c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012320:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8012324:	6013      	str	r3, [r2, #0]
 8012326:	e02d      	b.n	8012384 <USB_EPSetStall+0xcc>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 8012328:	683b      	ldr	r3, [r7, #0]
 801232a:	781b      	ldrb	r3, [r3, #0]
 801232c:	015a      	lsls	r2, r3, #5
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	4413      	add	r3, r2
 8012332:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	2b00      	cmp	r3, #0
 801233a:	db11      	blt.n	8012360 <USB_EPSetStall+0xa8>
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 801233c:	683b      	ldr	r3, [r7, #0]
 801233e:	781b      	ldrb	r3, [r3, #0]
 8012340:	015a      	lsls	r2, r3, #5
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	4413      	add	r3, r2
 8012346:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	683a      	ldr	r2, [r7, #0]
 801234e:	7812      	ldrb	r2, [r2, #0]
 8012350:	0151      	lsls	r1, r2, #5
 8012352:	687a      	ldr	r2, [r7, #4]
 8012354:	440a      	add	r2, r1
 8012356:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801235a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801235e:	6013      	str	r3, [r2, #0]
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8012360:	683b      	ldr	r3, [r7, #0]
 8012362:	781b      	ldrb	r3, [r3, #0]
 8012364:	015a      	lsls	r2, r3, #5
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	4413      	add	r3, r2
 801236a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	683a      	ldr	r2, [r7, #0]
 8012372:	7812      	ldrb	r2, [r2, #0]
 8012374:	0151      	lsls	r1, r2, #5
 8012376:	687a      	ldr	r2, [r7, #4]
 8012378:	440a      	add	r2, r1
 801237a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801237e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8012382:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8012384:	2300      	movs	r3, #0
}
 8012386:	4618      	mov	r0, r3
 8012388:	370c      	adds	r7, #12
 801238a:	46bd      	mov	sp, r7
 801238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012390:	4770      	bx	lr

08012392 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012392:	b480      	push	{r7}
 8012394:	b083      	sub	sp, #12
 8012396:	af00      	add	r7, sp, #0
 8012398:	6078      	str	r0, [r7, #4]
 801239a:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 801239c:	683b      	ldr	r3, [r7, #0]
 801239e:	785b      	ldrb	r3, [r3, #1]
 80123a0:	2b01      	cmp	r3, #1
 80123a2:	d12c      	bne.n	80123fe <USB_EPClearStall+0x6c>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80123a4:	683b      	ldr	r3, [r7, #0]
 80123a6:	781b      	ldrb	r3, [r3, #0]
 80123a8:	015a      	lsls	r2, r3, #5
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	4413      	add	r3, r2
 80123ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	683a      	ldr	r2, [r7, #0]
 80123b6:	7812      	ldrb	r2, [r2, #0]
 80123b8:	0151      	lsls	r1, r2, #5
 80123ba:	687a      	ldr	r2, [r7, #4]
 80123bc:	440a      	add	r2, r1
 80123be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80123c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80123c6:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 80123c8:	683b      	ldr	r3, [r7, #0]
 80123ca:	78db      	ldrb	r3, [r3, #3]
 80123cc:	2b03      	cmp	r3, #3
 80123ce:	d003      	beq.n	80123d8 <USB_EPClearStall+0x46>
 80123d0:	683b      	ldr	r3, [r7, #0]
 80123d2:	78db      	ldrb	r3, [r3, #3]
 80123d4:	2b02      	cmp	r3, #2
 80123d6:	d13e      	bne.n	8012456 <USB_EPClearStall+0xc4>
    {
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80123d8:	683b      	ldr	r3, [r7, #0]
 80123da:	781b      	ldrb	r3, [r3, #0]
 80123dc:	015a      	lsls	r2, r3, #5
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	4413      	add	r3, r2
 80123e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	683a      	ldr	r2, [r7, #0]
 80123ea:	7812      	ldrb	r2, [r2, #0]
 80123ec:	0151      	lsls	r1, r2, #5
 80123ee:	687a      	ldr	r2, [r7, #4]
 80123f0:	440a      	add	r2, r1
 80123f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80123f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80123fa:	6013      	str	r3, [r2, #0]
 80123fc:	e02b      	b.n	8012456 <USB_EPClearStall+0xc4>
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80123fe:	683b      	ldr	r3, [r7, #0]
 8012400:	781b      	ldrb	r3, [r3, #0]
 8012402:	015a      	lsls	r2, r3, #5
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	4413      	add	r3, r2
 8012408:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801240c:	681b      	ldr	r3, [r3, #0]
 801240e:	683a      	ldr	r2, [r7, #0]
 8012410:	7812      	ldrb	r2, [r2, #0]
 8012412:	0151      	lsls	r1, r2, #5
 8012414:	687a      	ldr	r2, [r7, #4]
 8012416:	440a      	add	r2, r1
 8012418:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801241c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8012420:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8012422:	683b      	ldr	r3, [r7, #0]
 8012424:	78db      	ldrb	r3, [r3, #3]
 8012426:	2b03      	cmp	r3, #3
 8012428:	d003      	beq.n	8012432 <USB_EPClearStall+0xa0>
 801242a:	683b      	ldr	r3, [r7, #0]
 801242c:	78db      	ldrb	r3, [r3, #3]
 801242e:	2b02      	cmp	r3, #2
 8012430:	d111      	bne.n	8012456 <USB_EPClearStall+0xc4>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8012432:	683b      	ldr	r3, [r7, #0]
 8012434:	781b      	ldrb	r3, [r3, #0]
 8012436:	015a      	lsls	r2, r3, #5
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	4413      	add	r3, r2
 801243c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012440:	681b      	ldr	r3, [r3, #0]
 8012442:	683a      	ldr	r2, [r7, #0]
 8012444:	7812      	ldrb	r2, [r2, #0]
 8012446:	0151      	lsls	r1, r2, #5
 8012448:	687a      	ldr	r2, [r7, #4]
 801244a:	440a      	add	r2, r1
 801244c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012454:	6013      	str	r3, [r2, #0]
    }    
  }
  return HAL_OK;
 8012456:	2300      	movs	r3, #0
}
 8012458:	4618      	mov	r0, r3
 801245a:	370c      	adds	r7, #12
 801245c:	46bd      	mov	sp, r7
 801245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012462:	4770      	bx	lr

08012464 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8012464:	b480      	push	{r7}
 8012466:	b083      	sub	sp, #12
 8012468:	af00      	add	r7, sp, #0
 801246a:	6078      	str	r0, [r7, #4]
 801246c:	460b      	mov	r3, r1
 801246e:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	687a      	ldr	r2, [r7, #4]
 801247a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801247e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8012482:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801248a:	681a      	ldr	r2, [r3, #0]
 801248c:	78fb      	ldrb	r3, [r7, #3]
 801248e:	011b      	lsls	r3, r3, #4
 8012490:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8012494:	6879      	ldr	r1, [r7, #4]
 8012496:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801249a:	4313      	orrs	r3, r2
 801249c:	600b      	str	r3, [r1, #0]
  
  return HAL_OK;  
 801249e:	2300      	movs	r3, #0
}
 80124a0:	4618      	mov	r0, r3
 80124a2:	370c      	adds	r7, #12
 80124a4:	46bd      	mov	sp, r7
 80124a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124aa:	4770      	bx	lr

080124ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 80124ac:	b480      	push	{r7}
 80124ae:	b085      	sub	sp, #20
 80124b0:	af00      	add	r7, sp, #0
 80124b2:	6078      	str	r0, [r7, #4]
  uint32_t v = 0U;
 80124b4:	2300      	movs	r3, #0
 80124b6:	60fb      	str	r3, [r7, #12]
  
  v = USBx->GINTSTS;
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	695b      	ldr	r3, [r3, #20]
 80124bc:	60fb      	str	r3, [r7, #12]
  v &= USBx->GINTMSK;
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	699b      	ldr	r3, [r3, #24]
 80124c2:	68fa      	ldr	r2, [r7, #12]
 80124c4:	4013      	ands	r3, r2
 80124c6:	60fb      	str	r3, [r7, #12]
  return v;  
 80124c8:	68fb      	ldr	r3, [r7, #12]
}
 80124ca:	4618      	mov	r0, r3
 80124cc:	3714      	adds	r7, #20
 80124ce:	46bd      	mov	sp, r7
 80124d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124d4:	4770      	bx	lr

080124d6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 80124d6:	b480      	push	{r7}
 80124d8:	b085      	sub	sp, #20
 80124da:	af00      	add	r7, sp, #0
 80124dc:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80124e4:	699b      	ldr	r3, [r3, #24]
 80124e6:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80124ee:	69db      	ldr	r3, [r3, #28]
 80124f0:	68fa      	ldr	r2, [r7, #12]
 80124f2:	4013      	ands	r3, r2
 80124f4:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000U) >> 16U);
 80124f6:	68fb      	ldr	r3, [r7, #12]
 80124f8:	0c1b      	lsrs	r3, r3, #16
}
 80124fa:	4618      	mov	r0, r3
 80124fc:	3714      	adds	r7, #20
 80124fe:	46bd      	mov	sp, r7
 8012500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012504:	4770      	bx	lr

08012506 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 8012506:	b480      	push	{r7}
 8012508:	b085      	sub	sp, #20
 801250a:	af00      	add	r7, sp, #0
 801250c:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012514:	699b      	ldr	r3, [r3, #24]
 8012516:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801251e:	69db      	ldr	r3, [r3, #28]
 8012520:	68fa      	ldr	r2, [r7, #12]
 8012522:	4013      	ands	r3, r2
 8012524:	60fb      	str	r3, [r7, #12]
  return ((v & 0xFFFFU));
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	b29b      	uxth	r3, r3
}
 801252a:	4618      	mov	r0, r3
 801252c:	3714      	adds	r7, #20
 801252e:	46bd      	mov	sp, r7
 8012530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012534:	4770      	bx	lr

08012536 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8012536:	b480      	push	{r7}
 8012538:	b085      	sub	sp, #20
 801253a:	af00      	add	r7, sp, #0
 801253c:	6078      	str	r0, [r7, #4]
 801253e:	460b      	mov	r3, r1
 8012540:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8012542:	78fb      	ldrb	r3, [r7, #3]
 8012544:	015a      	lsls	r2, r3, #5
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	4413      	add	r3, r2
 801254a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801254e:	689b      	ldr	r3, [r3, #8]
 8012550:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DOEPMSK;
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012558:	695b      	ldr	r3, [r3, #20]
 801255a:	68fa      	ldr	r2, [r7, #12]
 801255c:	4013      	ands	r3, r2
 801255e:	60fb      	str	r3, [r7, #12]
  return v;
 8012560:	68fb      	ldr	r3, [r7, #12]
}
 8012562:	4618      	mov	r0, r3
 8012564:	3714      	adds	r7, #20
 8012566:	46bd      	mov	sp, r7
 8012568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801256c:	4770      	bx	lr

0801256e <USB_ReadDevInEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 801256e:	b480      	push	{r7}
 8012570:	b087      	sub	sp, #28
 8012572:	af00      	add	r7, sp, #0
 8012574:	6078      	str	r0, [r7, #4]
 8012576:	460b      	mov	r3, r1
 8012578:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012580:	691b      	ldr	r3, [r3, #16]
 8012582:	617b      	str	r3, [r7, #20]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801258a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801258c:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 801258e:	78fb      	ldrb	r3, [r7, #3]
 8012590:	693a      	ldr	r2, [r7, #16]
 8012592:	fa22 f303 	lsr.w	r3, r2, r3
 8012596:	01db      	lsls	r3, r3, #7
 8012598:	b2db      	uxtb	r3, r3
 801259a:	697a      	ldr	r2, [r7, #20]
 801259c:	4313      	orrs	r3, r2
 801259e:	617b      	str	r3, [r7, #20]
  v = USBx_INEP(epnum)->DIEPINT & msk;
 80125a0:	78fb      	ldrb	r3, [r7, #3]
 80125a2:	015a      	lsls	r2, r3, #5
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	4413      	add	r3, r2
 80125a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80125ac:	689b      	ldr	r3, [r3, #8]
 80125ae:	697a      	ldr	r2, [r7, #20]
 80125b0:	4013      	ands	r3, r2
 80125b2:	60fb      	str	r3, [r7, #12]
  return v;
 80125b4:	68fb      	ldr	r3, [r7, #12]
}
 80125b6:	4618      	mov	r0, r3
 80125b8:	371c      	adds	r7, #28
 80125ba:	46bd      	mov	sp, r7
 80125bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125c0:	4770      	bx	lr

080125c2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80125c2:	b480      	push	{r7}
 80125c4:	b083      	sub	sp, #12
 80125c6:	af00      	add	r7, sp, #0
 80125c8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	695b      	ldr	r3, [r3, #20]
 80125ce:	f003 0301 	and.w	r3, r3, #1
}
 80125d2:	4618      	mov	r0, r3
 80125d4:	370c      	adds	r7, #12
 80125d6:	46bd      	mov	sp, r7
 80125d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125dc:	4770      	bx	lr

080125de <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
 80125de:	b480      	push	{r7}
 80125e0:	b083      	sub	sp, #12
 80125e2:	af00      	add	r7, sp, #0
 80125e4:	6078      	str	r0, [r7, #4]
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	687a      	ldr	r2, [r7, #4]
 80125f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80125f4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80125f8:	f023 0307 	bic.w	r3, r3, #7
 80125fc:	6013      	str	r3, [r2, #0]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012604:	689b      	ldr	r3, [r3, #8]
 8012606:	f003 0306 	and.w	r3, r3, #6
 801260a:	2b04      	cmp	r3, #4
 801260c:	d109      	bne.n	8012622 <USB_ActivateSetup+0x44>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012614:	681b      	ldr	r3, [r3, #0]
 8012616:	687a      	ldr	r2, [r7, #4]
 8012618:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801261c:	f043 0303 	orr.w	r3, r3, #3
 8012620:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012628:	685b      	ldr	r3, [r3, #4]
 801262a:	687a      	ldr	r2, [r7, #4]
 801262c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8012630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012634:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8012636:	2300      	movs	r3, #0
}
 8012638:	4618      	mov	r0, r3
 801263a:	370c      	adds	r7, #12
 801263c:	46bd      	mov	sp, r7
 801263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012642:	4770      	bx	lr

08012644 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8012644:	b480      	push	{r7}
 8012646:	b085      	sub	sp, #20
 8012648:	af00      	add	r7, sp, #0
 801264a:	60f8      	str	r0, [r7, #12]
 801264c:	460b      	mov	r3, r1
 801264e:	607a      	str	r2, [r7, #4]
 8012650:	72fb      	strb	r3, [r7, #11]
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8012652:	68fb      	ldr	r3, [r7, #12]
 8012654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012658:	461a      	mov	r2, r3
 801265a:	2300      	movs	r3, #0
 801265c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012664:	691b      	ldr	r3, [r3, #16]
 8012666:	68fa      	ldr	r2, [r7, #12]
 8012668:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801266c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012670:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012678:	691b      	ldr	r3, [r3, #16]
 801267a:	68fa      	ldr	r2, [r7, #12]
 801267c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012680:	f043 0318 	orr.w	r3, r3, #24
 8012684:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8012686:	68fb      	ldr	r3, [r7, #12]
 8012688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801268c:	691b      	ldr	r3, [r3, #16]
 801268e:	68fa      	ldr	r2, [r7, #12]
 8012690:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012694:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8012698:	6113      	str	r3, [r2, #16]
  
  if (dma == 1U)
 801269a:	7afb      	ldrb	r3, [r7, #11]
 801269c:	2b01      	cmp	r3, #1
 801269e:	d10c      	bne.n	80126ba <USB_EP0_OutStart+0x76>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80126a6:	461a      	mov	r2, r3
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80126b2:	461a      	mov	r2, r3
 80126b4:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 80126b8:	6013      	str	r3, [r2, #0]
  }
  
  return HAL_OK;  
 80126ba:	2300      	movs	r3, #0
}
 80126bc:	4618      	mov	r0, r3
 80126be:	3714      	adds	r7, #20
 80126c0:	46bd      	mov	sp, r7
 80126c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c6:	4770      	bx	lr

080126c8 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 80126c8:	b580      	push	{r7, lr}
 80126ca:	b08c      	sub	sp, #48	; 0x30
 80126cc:	af00      	add	r7, sp, #0
 80126ce:	603b      	str	r3, [r7, #0]
 80126d0:	4603      	mov	r3, r0
 80126d2:	71fb      	strb	r3, [r7, #7]
 80126d4:	460b      	mov	r3, r1
 80126d6:	71bb      	strb	r3, [r7, #6]
 80126d8:	4613      	mov	r3, r2
 80126da:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 80126dc:	79fb      	ldrb	r3, [r7, #7]
 80126de:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 80126e0:	79bb      	ldrb	r3, [r7, #6]
 80126e2:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 80126e4:	797b      	ldrb	r3, [r7, #5]
 80126e6:	75bb      	strb	r3, [r7, #22]
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 80126e8:	f107 030c 	add.w	r3, r7, #12
 80126ec:	2207      	movs	r2, #7
 80126ee:	2100      	movs	r1, #0
 80126f0:	4618      	mov	r0, r3
 80126f2:	f000 ff46 	bl	8013582 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 80126f6:	f107 0318 	add.w	r3, r7, #24
 80126fa:	2218      	movs	r2, #24
 80126fc:	2100      	movs	r1, #0
 80126fe:	4618      	mov	r0, r3
 8012700:	f000 ff3f 	bl	8013582 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8012704:	233f      	movs	r3, #63	; 0x3f
 8012706:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 8012708:	238a      	movs	r3, #138	; 0x8a
 801270a:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 801270c:	f107 0314 	add.w	r3, r7, #20
 8012710:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 8012712:	2303      	movs	r3, #3
 8012714:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &resp;
 8012716:	f107 030c 	add.w	r3, r7, #12
 801271a:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 801271c:	2307      	movs	r3, #7
 801271e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8012720:	f107 0318 	add.w	r3, r7, #24
 8012724:	2100      	movs	r1, #0
 8012726:	4618      	mov	r0, r3
 8012728:	f000 fc2e 	bl	8012f88 <hci_send_req>
 801272c:	4603      	mov	r3, r0
 801272e:	2b00      	cmp	r3, #0
 8012730:	da01      	bge.n	8012736 <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8012732:	23ff      	movs	r3, #255	; 0xff
 8012734:	e014      	b.n	8012760 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 8012736:	7b3b      	ldrb	r3, [r7, #12]
 8012738:	2b00      	cmp	r3, #0
 801273a:	d001      	beq.n	8012740 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 801273c:	7b3b      	ldrb	r3, [r7, #12]
 801273e:	e00f      	b.n	8012760 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8012740:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8012744:	b29a      	uxth	r2, r3
 8012746:	683b      	ldr	r3, [r7, #0]
 8012748:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 801274a:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 801274e:	b29a      	uxth	r2, r3
 8012750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012752:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8012754:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8012758:	b29a      	uxth	r2, r3
 801275a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801275c:	801a      	strh	r2, [r3, #0]
  
  return 0;
 801275e:	2300      	movs	r3, #0
}
 8012760:	4618      	mov	r0, r3
 8012762:	3730      	adds	r7, #48	; 0x30
 8012764:	46bd      	mov	sp, r7
 8012766:	bd80      	pop	{r7, pc}

08012768 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 8012768:	b580      	push	{r7, lr}
 801276a:	b090      	sub	sp, #64	; 0x40
 801276c:	af00      	add	r7, sp, #0
 801276e:	603a      	str	r2, [r7, #0]
 8012770:	461a      	mov	r2, r3
 8012772:	4603      	mov	r3, r0
 8012774:	71fb      	strb	r3, [r7, #7]
 8012776:	460b      	mov	r3, r1
 8012778:	71bb      	strb	r3, [r7, #6]
 801277a:	4613      	mov	r3, r2
 801277c:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 801277e:	79fb      	ldrb	r3, [r7, #7]
 8012780:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 8012782:	79bb      	ldrb	r3, [r7, #6]
 8012784:	737b      	strb	r3, [r7, #13]
  Osal_MemCpy(cp.oob_data, oob_data, 16);
 8012786:	f107 030c 	add.w	r3, r7, #12
 801278a:	3302      	adds	r3, #2
 801278c:	2210      	movs	r2, #16
 801278e:	6839      	ldr	r1, [r7, #0]
 8012790:	4618      	mov	r0, r3
 8012792:	f000 fee6 	bl	8013562 <Osal_MemCpy>
  cp.min_encryption_key_size = min_encryption_key_size;
 8012796:	797b      	ldrb	r3, [r7, #5]
 8012798:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 801279a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 801279e:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 80127a0:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80127a4:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 80127a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80127aa:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
  cp.bonding_mode = bonding_mode;
 80127ae:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80127b2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  Osal_MemSet(&rq, 0, sizeof(rq));
 80127b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80127ba:	2218      	movs	r2, #24
 80127bc:	2100      	movs	r1, #0
 80127be:	4618      	mov	r0, r3
 80127c0:	f000 fedf 	bl	8013582 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 80127c4:	233f      	movs	r3, #63	; 0x3f
 80127c6:	853b      	strh	r3, [r7, #40]	; 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 80127c8:	2386      	movs	r3, #134	; 0x86
 80127ca:	857b      	strh	r3, [r7, #42]	; 0x2a
  rq.cparam = &cp;
 80127cc:	f107 030c 	add.w	r3, r7, #12
 80127d0:	633b      	str	r3, [r7, #48]	; 0x30
  rq.clen = sizeof(cp);
 80127d2:	231a      	movs	r3, #26
 80127d4:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rparam = &status;
 80127d6:	f107 030b 	add.w	r3, r7, #11
 80127da:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rlen = 1;
 80127dc:	2301      	movs	r3, #1
 80127de:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 80127e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80127e4:	2100      	movs	r1, #0
 80127e6:	4618      	mov	r0, r3
 80127e8:	f000 fbce 	bl	8012f88 <hci_send_req>
 80127ec:	4603      	mov	r3, r0
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	da01      	bge.n	80127f6 <aci_gap_set_auth_requirement+0x8e>
    return BLE_STATUS_TIMEOUT;
 80127f2:	23ff      	movs	r3, #255	; 0xff
 80127f4:	e005      	b.n	8012802 <aci_gap_set_auth_requirement+0x9a>

  if (status) {
 80127f6:	7afb      	ldrb	r3, [r7, #11]
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d001      	beq.n	8012800 <aci_gap_set_auth_requirement+0x98>
    return status;
 80127fc:	7afb      	ldrb	r3, [r7, #11]
 80127fe:	e000      	b.n	8012802 <aci_gap_set_auth_requirement+0x9a>
  }
    
  return 0;
 8012800:	2300      	movs	r3, #0
}
 8012802:	4618      	mov	r0, r3
 8012804:	3740      	adds	r7, #64	; 0x40
 8012806:	46bd      	mov	sp, r7
 8012808:	bd80      	pop	{r7, pc}

0801280a <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 801280a:	b580      	push	{r7, lr}
 801280c:	b088      	sub	sp, #32
 801280e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  Osal_MemSet(&rq, 0, sizeof(rq));
 8012810:	f107 0308 	add.w	r3, r7, #8
 8012814:	2218      	movs	r2, #24
 8012816:	2100      	movs	r1, #0
 8012818:	4618      	mov	r0, r3
 801281a:	f000 feb2 	bl	8013582 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801281e:	233f      	movs	r3, #63	; 0x3f
 8012820:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 8012822:	f240 1301 	movw	r3, #257	; 0x101
 8012826:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8012828:	1dfb      	adds	r3, r7, #7
 801282a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 801282c:	2301      	movs	r3, #1
 801282e:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8012830:	f107 0308 	add.w	r3, r7, #8
 8012834:	2100      	movs	r1, #0
 8012836:	4618      	mov	r0, r3
 8012838:	f000 fba6 	bl	8012f88 <hci_send_req>
 801283c:	4603      	mov	r3, r0
 801283e:	2b00      	cmp	r3, #0
 8012840:	da01      	bge.n	8012846 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 8012842:	23ff      	movs	r3, #255	; 0xff
 8012844:	e000      	b.n	8012848 <aci_gatt_init+0x3e>

  return status;
 8012846:	79fb      	ldrb	r3, [r7, #7]
}
 8012848:	4618      	mov	r0, r3
 801284a:	3720      	adds	r7, #32
 801284c:	46bd      	mov	sp, r7
 801284e:	bd80      	pop	{r7, pc}

08012850 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8012850:	b580      	push	{r7, lr}
 8012852:	b090      	sub	sp, #64	; 0x40
 8012854:	af00      	add	r7, sp, #0
 8012856:	6039      	str	r1, [r7, #0]
 8012858:	4611      	mov	r1, r2
 801285a:	461a      	mov	r2, r3
 801285c:	4603      	mov	r3, r0
 801285e:	71fb      	strb	r3, [r7, #7]
 8012860:	460b      	mov	r3, r1
 8012862:	71bb      	strb	r3, [r7, #6]
 8012864:	4613      	mov	r3, r2
 8012866:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8012868:	2300      	movs	r3, #0
 801286a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_uuid_type;
 801286e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8012872:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8012876:	4413      	add	r3, r2
 8012878:	79fa      	ldrb	r2, [r7, #7]
 801287a:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 801287e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8012882:	3301      	adds	r3, #1
 8012884:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 8012888:	79fb      	ldrb	r3, [r7, #7]
 801288a:	2b01      	cmp	r3, #1
 801288c:	d103      	bne.n	8012896 <aci_gatt_add_serv+0x46>
    uuid_len = 2;
 801288e:	2302      	movs	r3, #2
 8012890:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8012894:	e002      	b.n	801289c <aci_gatt_add_serv+0x4c>
  }
  else {
    uuid_len = 16;
 8012896:	2310      	movs	r3, #16
 8012898:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  Osal_MemCpy(buffer + indx, service_uuid, uuid_len);
 801289c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80128a0:	f107 020c 	add.w	r2, r7, #12
 80128a4:	4413      	add	r3, r2
 80128a6:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80128aa:	6839      	ldr	r1, [r7, #0]
 80128ac:	4618      	mov	r0, r3
 80128ae:	f000 fe58 	bl	8013562 <Osal_MemCpy>
  indx +=  uuid_len;
 80128b2:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 80128b6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80128ba:	4413      	add	r3, r2
 80128bc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_type;
 80128c0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80128c4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80128c8:	4413      	add	r3, r2
 80128ca:	79ba      	ldrb	r2, [r7, #6]
 80128cc:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80128d0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80128d4:	3301      	adds	r3, #1
 80128d6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = max_attr_records;
 80128da:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80128de:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80128e2:	4413      	add	r3, r2
 80128e4:	797a      	ldrb	r2, [r7, #5]
 80128e6:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80128ea:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80128ee:	3301      	adds	r3, #1
 80128f0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 80128f4:	f107 0320 	add.w	r3, r7, #32
 80128f8:	2203      	movs	r2, #3
 80128fa:	2100      	movs	r1, #0
 80128fc:	4618      	mov	r0, r3
 80128fe:	f000 fe40 	bl	8013582 <Osal_MemSet>

  Osal_MemSet(&rq, 0, sizeof(rq));
 8012902:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012906:	2218      	movs	r2, #24
 8012908:	2100      	movs	r1, #0
 801290a:	4618      	mov	r0, r3
 801290c:	f000 fe39 	bl	8013582 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8012910:	233f      	movs	r3, #63	; 0x3f
 8012912:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 8012914:	f44f 7381 	mov.w	r3, #258	; 0x102
 8012918:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 801291a:	f107 030c 	add.w	r3, r7, #12
 801291e:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 8012920:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8012924:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 8012926:	f107 0320 	add.w	r3, r7, #32
 801292a:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 801292c:	2303      	movs	r3, #3
 801292e:	63bb      	str	r3, [r7, #56]	; 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8012930:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012934:	2100      	movs	r1, #0
 8012936:	4618      	mov	r0, r3
 8012938:	f000 fb26 	bl	8012f88 <hci_send_req>
 801293c:	4603      	mov	r3, r0
 801293e:	2b00      	cmp	r3, #0
 8012940:	da01      	bge.n	8012946 <aci_gatt_add_serv+0xf6>
    return BLE_STATUS_TIMEOUT;
 8012942:	23ff      	movs	r3, #255	; 0xff
 8012944:	e00c      	b.n	8012960 <aci_gatt_add_serv+0x110>

  if (resp.status) {
 8012946:	f897 3020 	ldrb.w	r3, [r7, #32]
 801294a:	2b00      	cmp	r3, #0
 801294c:	d002      	beq.n	8012954 <aci_gatt_add_serv+0x104>
    return resp.status;
 801294e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012952:	e005      	b.n	8012960 <aci_gatt_add_serv+0x110>
  }
    
  *serviceHandle = btohs(resp.handle);
 8012954:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 8012958:	b29a      	uxth	r2, r3
 801295a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801295c:	801a      	strh	r2, [r3, #0]

  return 0;
 801295e:	2300      	movs	r3, #0
}
 8012960:	4618      	mov	r0, r3
 8012962:	3740      	adds	r7, #64	; 0x40
 8012964:	46bd      	mov	sp, r7
 8012966:	bd80      	pop	{r7, pc}

08012968 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8012968:	b580      	push	{r7, lr}
 801296a:	b092      	sub	sp, #72	; 0x48
 801296c:	af00      	add	r7, sp, #0
 801296e:	603a      	str	r2, [r7, #0]
 8012970:	461a      	mov	r2, r3
 8012972:	4603      	mov	r3, r0
 8012974:	80fb      	strh	r3, [r7, #6]
 8012976:	460b      	mov	r3, r1
 8012978:	717b      	strb	r3, [r7, #5]
 801297a:	4613      	mov	r3, r2
 801297c:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 801297e:	2300      	movs	r3, #0
 8012980:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  serviceHandle = htobs(serviceHandle);
 8012984:	88fb      	ldrh	r3, [r7, #6]
 8012986:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 8012988:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801298c:	f107 020c 	add.w	r2, r7, #12
 8012990:	4413      	add	r3, r2
 8012992:	1db9      	adds	r1, r7, #6
 8012994:	2202      	movs	r2, #2
 8012996:	4618      	mov	r0, r3
 8012998:	f000 fde3 	bl	8013562 <Osal_MemCpy>
  indx += 2;
 801299c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80129a0:	3302      	adds	r3, #2
 80129a2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charUuidType;
 80129a6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80129aa:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80129ae:	4413      	add	r3, r2
 80129b0:	797a      	ldrb	r2, [r7, #5]
 80129b2:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80129b6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80129ba:	3301      	adds	r3, #1
 80129bc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  if(charUuidType == UUID_TYPE_16){
 80129c0:	797b      	ldrb	r3, [r7, #5]
 80129c2:	2b01      	cmp	r3, #1
 80129c4:	d103      	bne.n	80129ce <aci_gatt_add_char+0x66>
    uuid_len = 2;
 80129c6:	2302      	movs	r3, #2
 80129c8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80129cc:	e002      	b.n	80129d4 <aci_gatt_add_char+0x6c>
  }
  else {
    uuid_len = 16;
 80129ce:	2310      	movs	r3, #16
 80129d0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  Osal_MemCpy(buffer + indx, charUuid, uuid_len);
 80129d4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80129d8:	f107 020c 	add.w	r2, r7, #12
 80129dc:	4413      	add	r3, r2
 80129de:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80129e2:	6839      	ldr	r1, [r7, #0]
 80129e4:	4618      	mov	r0, r3
 80129e6:	f000 fdbc 	bl	8013562 <Osal_MemCpy>
  indx +=  uuid_len;
 80129ea:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80129ee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80129f2:	4413      	add	r3, r2
 80129f4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charValueLen;
 80129f8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80129fc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8012a00:	4413      	add	r3, r2
 8012a02:	793a      	ldrb	r2, [r7, #4]
 8012a04:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8012a08:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a0c:	3301      	adds	r3, #1
 8012a0e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charProperties;
 8012a12:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a16:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8012a1a:	4413      	add	r3, r2
 8012a1c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8012a20:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8012a24:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a28:	3301      	adds	r3, #1
 8012a2a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = secPermissions;
 8012a2e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a32:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8012a36:	4413      	add	r3, r2
 8012a38:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8012a3c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8012a40:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a44:	3301      	adds	r3, #1
 8012a46:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = gattEvtMask;
 8012a4a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a4e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8012a52:	4413      	add	r3, r2
 8012a54:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8012a58:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8012a5c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a60:	3301      	adds	r3, #1
 8012a62:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = encryKeySize;
 8012a66:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a6a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8012a6e:	4413      	add	r3, r2
 8012a70:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8012a74:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8012a78:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a7c:	3301      	adds	r3, #1
 8012a7e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = isVariable;
 8012a82:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a86:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8012a8a:	4413      	add	r3, r2
 8012a8c:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8012a90:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8012a94:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012a98:	3301      	adds	r3, #1
 8012a9a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 8012a9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8012aa2:	2203      	movs	r2, #3
 8012aa4:	2100      	movs	r1, #0
 8012aa6:	4618      	mov	r0, r3
 8012aa8:	f000 fd6b 	bl	8013582 <Osal_MemSet>

  Osal_MemSet(&rq, 0, sizeof(rq));
 8012aac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8012ab0:	2218      	movs	r2, #24
 8012ab2:	2100      	movs	r1, #0
 8012ab4:	4618      	mov	r0, r3
 8012ab6:	f000 fd64 	bl	8013582 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8012aba:	233f      	movs	r3, #63	; 0x3f
 8012abc:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8012abe:	f44f 7382 	mov.w	r3, #260	; 0x104
 8012ac2:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 8012ac4:	f107 030c 	add.w	r3, r7, #12
 8012ac8:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 8012aca:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012ace:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 8012ad0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8012ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 8012ad6:	2303      	movs	r3, #3
 8012ad8:	643b      	str	r3, [r7, #64]	; 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 8012ada:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8012ade:	2100      	movs	r1, #0
 8012ae0:	4618      	mov	r0, r3
 8012ae2:	f000 fa51 	bl	8012f88 <hci_send_req>
 8012ae6:	4603      	mov	r3, r0
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	da01      	bge.n	8012af0 <aci_gatt_add_char+0x188>
    return BLE_STATUS_TIMEOUT;
 8012aec:	23ff      	movs	r3, #255	; 0xff
 8012aee:	e00c      	b.n	8012b0a <aci_gatt_add_char+0x1a2>

  if (resp.status) {
 8012af0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d002      	beq.n	8012afe <aci_gatt_add_char+0x196>
    return resp.status;
 8012af8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8012afc:	e005      	b.n	8012b0a <aci_gatt_add_char+0x1a2>
  }
    
  *charHandle = btohs(resp.handle);
 8012afe:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 8012b02:	b29a      	uxth	r2, r3
 8012b04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012b06:	801a      	strh	r2, [r3, #0]

  return 0;
 8012b08:	2300      	movs	r3, #0
}
 8012b0a:	4618      	mov	r0, r3
 8012b0c:	3748      	adds	r7, #72	; 0x48
 8012b0e:	46bd      	mov	sp, r7
 8012b10:	bd80      	pop	{r7, pc}

08012b12 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 8012b12:	b590      	push	{r4, r7, lr}
 8012b14:	b0ab      	sub	sp, #172	; 0xac
 8012b16:	af00      	add	r7, sp, #0
 8012b18:	4604      	mov	r4, r0
 8012b1a:	4608      	mov	r0, r1
 8012b1c:	4611      	mov	r1, r2
 8012b1e:	461a      	mov	r2, r3
 8012b20:	4623      	mov	r3, r4
 8012b22:	80fb      	strh	r3, [r7, #6]
 8012b24:	4603      	mov	r3, r0
 8012b26:	80bb      	strh	r3, [r7, #4]
 8012b28:	460b      	mov	r3, r1
 8012b2a:	70fb      	strb	r3, [r7, #3]
 8012b2c:	4613      	mov	r3, r2
 8012b2e:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8012b30:	2300      	movs	r3, #0
 8012b32:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8012b36:	78bb      	ldrb	r3, [r7, #2]
 8012b38:	2b7a      	cmp	r3, #122	; 0x7a
 8012b3a:	d901      	bls.n	8012b40 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 8012b3c:	2342      	movs	r3, #66	; 0x42
 8012b3e:	e07c      	b.n	8012c3a <aci_gatt_update_char_value+0x128>

  servHandle = htobs(servHandle);
 8012b40:	88fb      	ldrh	r3, [r7, #6]
 8012b42:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &servHandle, 2);
 8012b44:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8012b48:	f107 0208 	add.w	r2, r7, #8
 8012b4c:	4413      	add	r3, r2
 8012b4e:	1db9      	adds	r1, r7, #6
 8012b50:	2202      	movs	r2, #2
 8012b52:	4618      	mov	r0, r3
 8012b54:	f000 fd05 	bl	8013562 <Osal_MemCpy>
  indx += 2;
 8012b58:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8012b5c:	3302      	adds	r3, #2
 8012b5e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  charHandle = htobs(charHandle);
 8012b62:	88bb      	ldrh	r3, [r7, #4]
 8012b64:	80bb      	strh	r3, [r7, #4]
  Osal_MemCpy(buffer + indx, &charHandle, 2);
 8012b66:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8012b6a:	f107 0208 	add.w	r2, r7, #8
 8012b6e:	4413      	add	r3, r2
 8012b70:	1d39      	adds	r1, r7, #4
 8012b72:	2202      	movs	r2, #2
 8012b74:	4618      	mov	r0, r3
 8012b76:	f000 fcf4 	bl	8013562 <Osal_MemCpy>
  indx += 2;
 8012b7a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8012b7e:	3302      	adds	r3, #2
 8012b80:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValOffset;
 8012b84:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8012b88:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8012b8c:	4413      	add	r3, r2
 8012b8e:	78fa      	ldrb	r2, [r7, #3]
 8012b90:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8012b94:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8012b98:	3301      	adds	r3, #1
 8012b9a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValueLen;
 8012b9e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8012ba2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8012ba6:	4413      	add	r3, r2
 8012ba8:	78ba      	ldrb	r2, [r7, #2]
 8012baa:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8012bae:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8012bb2:	3301      	adds	r3, #1
 8012bb4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  Osal_MemCpy(buffer + indx, charValue, charValueLen);
 8012bb8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8012bbc:	f107 0208 	add.w	r2, r7, #8
 8012bc0:	4413      	add	r3, r2
 8012bc2:	78ba      	ldrb	r2, [r7, #2]
 8012bc4:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8012bc8:	4618      	mov	r0, r3
 8012bca:	f000 fcca 	bl	8013562 <Osal_MemCpy>
  indx +=  charValueLen;
 8012bce:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8012bd2:	78bb      	ldrb	r3, [r7, #2]
 8012bd4:	4413      	add	r3, r2
 8012bd6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  Osal_MemSet(&rq, 0, sizeof(rq));
 8012bda:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8012bde:	2218      	movs	r2, #24
 8012be0:	2100      	movs	r1, #0
 8012be2:	4618      	mov	r0, r3
 8012be4:	f000 fccd 	bl	8013582 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8012be8:	233f      	movs	r3, #63	; 0x3f
 8012bea:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 8012bee:	f44f 7383 	mov.w	r3, #262	; 0x106
 8012bf2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8012bf6:	f107 0308 	add.w	r3, r7, #8
 8012bfa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 8012bfe:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8012c02:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8012c06:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8012c0a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 8012c0e:	2301      	movs	r3, #1
 8012c10:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8012c14:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8012c18:	2100      	movs	r1, #0
 8012c1a:	4618      	mov	r0, r3
 8012c1c:	f000 f9b4 	bl	8012f88 <hci_send_req>
 8012c20:	4603      	mov	r3, r0
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	da01      	bge.n	8012c2a <aci_gatt_update_char_value+0x118>
    return BLE_STATUS_TIMEOUT;
 8012c26:	23ff      	movs	r3, #255	; 0xff
 8012c28:	e007      	b.n	8012c3a <aci_gatt_update_char_value+0x128>

  if (status) {
 8012c2a:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d002      	beq.n	8012c38 <aci_gatt_update_char_value+0x126>
    return status;
 8012c32:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8012c36:	e000      	b.n	8012c3a <aci_gatt_update_char_value+0x128>
  }

  return 0;
 8012c38:	2300      	movs	r3, #0
}
 8012c3a:	4618      	mov	r0, r3
 8012c3c:	37ac      	adds	r7, #172	; 0xac
 8012c3e:	46bd      	mov	sp, r7
 8012c40:	bd90      	pop	{r4, r7, pc}

08012c42 <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 8012c42:	b580      	push	{r7, lr}
 8012c44:	b08a      	sub	sp, #40	; 0x28
 8012c46:	af00      	add	r7, sp, #0
 8012c48:	4603      	mov	r3, r0
 8012c4a:	460a      	mov	r2, r1
 8012c4c:	71fb      	strb	r3, [r7, #7]
 8012c4e:	4613      	mov	r3, r2
 8012c50:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 8012c52:	79fb      	ldrb	r3, [r7, #7]
 8012c54:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 8012c56:	79bb      	ldrb	r3, [r7, #6]
 8012c58:	737b      	strb	r3, [r7, #13]

  Osal_MemSet(&rq, 0, sizeof(rq));
 8012c5a:	f107 0310 	add.w	r3, r7, #16
 8012c5e:	2218      	movs	r2, #24
 8012c60:	2100      	movs	r1, #0
 8012c62:	4618      	mov	r0, r3
 8012c64:	f000 fc8d 	bl	8013582 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8012c68:	233f      	movs	r3, #63	; 0x3f
 8012c6a:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8012c6c:	230f      	movs	r3, #15
 8012c6e:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8012c70:	f107 030c 	add.w	r3, r7, #12
 8012c74:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8012c76:	2302      	movs	r3, #2
 8012c78:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8012c7a:	f107 030b 	add.w	r3, r7, #11
 8012c7e:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8012c80:	2301      	movs	r3, #1
 8012c82:	627b      	str	r3, [r7, #36]	; 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 8012c84:	f107 0310 	add.w	r3, r7, #16
 8012c88:	2100      	movs	r1, #0
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	f000 f97c 	bl	8012f88 <hci_send_req>
 8012c90:	4603      	mov	r3, r0
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	da01      	bge.n	8012c9a <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8012c96:	23ff      	movs	r3, #255	; 0xff
 8012c98:	e000      	b.n	8012c9c <aci_hal_set_tx_power_level+0x5a>

  return status;
 8012c9a:	7afb      	ldrb	r3, [r7, #11]
}
 8012c9c:	4618      	mov	r0, r3
 8012c9e:	3728      	adds	r7, #40	; 0x28
 8012ca0:	46bd      	mov	sp, r7
 8012ca2:	bd80      	pop	{r7, pc}

08012ca4 <getBlueNRGVersion>:
  
  return ret;
}

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8012ca4:	b590      	push	{r4, r7, lr}
 8012ca6:	b089      	sub	sp, #36	; 0x24
 8012ca8:	af02      	add	r7, sp, #8
 8012caa:	6078      	str	r0, [r7, #4]
 8012cac:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version = 0 ;
 8012cae:	2300      	movs	r3, #0
 8012cb0:	75bb      	strb	r3, [r7, #22]
  uint8_t lmp_pal_version = 0;
 8012cb2:	2300      	movs	r3, #0
 8012cb4:	757b      	strb	r3, [r7, #21]
  uint16_t hci_revision=0;
 8012cb6:	2300      	movs	r3, #0
 8012cb8:	827b      	strh	r3, [r7, #18]
  uint16_t manufacturer_name=0;
 8012cba:	2300      	movs	r3, #0
 8012cbc:	823b      	strh	r3, [r7, #16]
  uint16_t lmp_pal_subversion=0;
 8012cbe:	2300      	movs	r3, #0
 8012cc0:	81fb      	strh	r3, [r7, #14]

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8012cc2:	f107 0410 	add.w	r4, r7, #16
 8012cc6:	f107 0215 	add.w	r2, r7, #21
 8012cca:	f107 0112 	add.w	r1, r7, #18
 8012cce:	f107 0016 	add.w	r0, r7, #22
 8012cd2:	f107 030e 	add.w	r3, r7, #14
 8012cd6:	9300      	str	r3, [sp, #0]
 8012cd8:	4623      	mov	r3, r4
 8012cda:	f000 fa83 	bl	80131e4 <hci_le_read_local_version>
 8012cde:	4603      	mov	r3, r0
 8012ce0:	75fb      	strb	r3, [r7, #23]
				     &manufacturer_name, &lmp_pal_subversion);

    
  if (status == BLE_STATUS_SUCCESS) {
 8012ce2:	7dfb      	ldrb	r3, [r7, #23]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d126      	bne.n	8012d36 <getBlueNRGVersion+0x92>
    *hwVersion = hci_revision >> 8;
 8012ce8:	8a7b      	ldrh	r3, [r7, #18]
 8012cea:	0a1b      	lsrs	r3, r3, #8
 8012cec:	b29b      	uxth	r3, r3
 8012cee:	b2da      	uxtb	r2, r3
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8012cf4:	8a7b      	ldrh	r3, [r7, #18]
 8012cf6:	021b      	lsls	r3, r3, #8
 8012cf8:	b29a      	uxth	r2, r3
 8012cfa:	683b      	ldr	r3, [r7, #0]
 8012cfc:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8012cfe:	683b      	ldr	r3, [r7, #0]
 8012d00:	881b      	ldrh	r3, [r3, #0]
 8012d02:	b21a      	sxth	r2, r3
 8012d04:	89fb      	ldrh	r3, [r7, #14]
 8012d06:	091b      	lsrs	r3, r3, #4
 8012d08:	b29b      	uxth	r3, r3
 8012d0a:	011b      	lsls	r3, r3, #4
 8012d0c:	b21b      	sxth	r3, r3
 8012d0e:	b2db      	uxtb	r3, r3
 8012d10:	b21b      	sxth	r3, r3
 8012d12:	4313      	orrs	r3, r2
 8012d14:	b21b      	sxth	r3, r3
 8012d16:	b29a      	uxth	r2, r3
 8012d18:	683b      	ldr	r3, [r7, #0]
 8012d1a:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8012d1c:	683b      	ldr	r3, [r7, #0]
 8012d1e:	881b      	ldrh	r3, [r3, #0]
 8012d20:	b21a      	sxth	r2, r3
 8012d22:	89fb      	ldrh	r3, [r7, #14]
 8012d24:	b21b      	sxth	r3, r3
 8012d26:	f003 030f 	and.w	r3, r3, #15
 8012d2a:	b21b      	sxth	r3, r3
 8012d2c:	4313      	orrs	r3, r2
 8012d2e:	b21b      	sxth	r3, r3
 8012d30:	b29a      	uxth	r2, r3
 8012d32:	683b      	ldr	r3, [r7, #0]
 8012d34:	801a      	strh	r2, [r3, #0]
  }

  return status;
 8012d36:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d38:	4618      	mov	r0, r3
 8012d3a:	371c      	adds	r7, #28
 8012d3c:	46bd      	mov	sp, r7
 8012d3e:	bd90      	pop	{r4, r7, pc}

08012d40 <HCI_Init>:
  hci_timeout = 1;
  return;
}

void HCI_Init(void)
{
 8012d40:	b580      	push	{r7, lr}
 8012d42:	b082      	sub	sp, #8
 8012d44:	af00      	add	r7, sp, #0
  uint8_t index;
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head (&hciReadPktPool);
 8012d46:	480f      	ldr	r0, [pc, #60]	; (8012d84 <HCI_Init+0x44>)
 8012d48:	f000 facd 	bl	80132e6 <list_init_head>
  list_init_head (&hciReadPktRxQueue);
 8012d4c:	480e      	ldr	r0, [pc, #56]	; (8012d88 <HCI_Init+0x48>)
 8012d4e:	f000 faca 	bl	80132e6 <list_init_head>
  
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8012d52:	2300      	movs	r3, #0
 8012d54:	71fb      	strb	r3, [r7, #7]
 8012d56:	e00c      	b.n	8012d72 <HCI_Init+0x32>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8012d58:	79fb      	ldrb	r3, [r7, #7]
 8012d5a:	228c      	movs	r2, #140	; 0x8c
 8012d5c:	fb02 f303 	mul.w	r3, r2, r3
 8012d60:	4a0a      	ldr	r2, [pc, #40]	; (8012d8c <HCI_Init+0x4c>)
 8012d62:	4413      	add	r3, r2
 8012d64:	4619      	mov	r1, r3
 8012d66:	4807      	ldr	r0, [pc, #28]	; (8012d84 <HCI_Init+0x44>)
 8012d68:	f000 fb15 	bl	8013396 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8012d6c:	79fb      	ldrb	r3, [r7, #7]
 8012d6e:	3301      	adds	r3, #1
 8012d70:	71fb      	strb	r3, [r7, #7]
 8012d72:	79fb      	ldrb	r3, [r7, #7]
 8012d74:	2b04      	cmp	r3, #4
 8012d76:	d9ef      	bls.n	8012d58 <HCI_Init+0x18>
  }
}
 8012d78:	bf00      	nop
 8012d7a:	bf00      	nop
 8012d7c:	3708      	adds	r7, #8
 8012d7e:	46bd      	mov	sp, r7
 8012d80:	bd80      	pop	{r7, pc}
 8012d82:	bf00      	nop
 8012d84:	20001570 	.word	0x20001570
 8012d88:	20001578 	.word	0x20001578
 8012d8c:	20000658 	.word	0x20000658

08012d90 <HCI_verify>:
 *
 * @param[in] hciReadPacket    The packet that is received from HCI interface.
 * @return 0 if HCI packet is as expected
 */
int HCI_verify(const tHciDataPacket * hciReadPacket)
{
 8012d90:	b480      	push	{r7}
 8012d92:	b085      	sub	sp, #20
 8012d94:	af00      	add	r7, sp, #0
 8012d96:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	3308      	adds	r3, #8
 8012d9c:	60fb      	str	r3, [r7, #12]
  
  if(hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8012d9e:	68fb      	ldr	r3, [r7, #12]
 8012da0:	781b      	ldrb	r3, [r3, #0]
 8012da2:	2b04      	cmp	r3, #4
 8012da4:	d001      	beq.n	8012daa <HCI_verify+0x1a>
    return 1;  /* Incorrect type. */
 8012da6:	2301      	movs	r3, #1
 8012da8:	e00c      	b.n	8012dc4 <HCI_verify+0x34>
  
  if(hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	3302      	adds	r3, #2
 8012dae:	781b      	ldrb	r3, [r3, #0]
 8012db0:	461a      	mov	r2, r3
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8012db8:	3b03      	subs	r3, #3
 8012dba:	429a      	cmp	r2, r3
 8012dbc:	d001      	beq.n	8012dc2 <HCI_verify+0x32>
    return 2; /* Wrong length (packet truncated or too long). */
 8012dbe:	2302      	movs	r3, #2
 8012dc0:	e000      	b.n	8012dc4 <HCI_verify+0x34>
  
  return 0;      
 8012dc2:	2300      	movs	r3, #0
}
 8012dc4:	4618      	mov	r0, r3
 8012dc6:	3714      	adds	r7, #20
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dce:	4770      	bx	lr

08012dd0 <HCI_Queue_Empty>:
  HCI_Isr();
  Enable_SPI_IRQ();    
}

BOOL HCI_Queue_Empty(void)
{
 8012dd0:	b580      	push	{r7, lr}
 8012dd2:	af00      	add	r7, sp, #0
  return list_is_empty(&hciReadPktRxQueue);
 8012dd4:	4802      	ldr	r0, [pc, #8]	; (8012de0 <HCI_Queue_Empty+0x10>)
 8012dd6:	f000 fa96 	bl	8013306 <list_is_empty>
 8012dda:	4603      	mov	r3, r0
}
 8012ddc:	4618      	mov	r0, r3
 8012dde:	bd80      	pop	{r7, pc}
 8012de0:	20001578 	.word	0x20001578

08012de4 <HCI_Isr>:

void HCI_Isr(void)
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b082      	sub	sp, #8
 8012de8:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 8012dea:	2300      	movs	r3, #0
 8012dec:	603b      	str	r3, [r7, #0]
  uint8_t data_len;
  
  Clear_SPI_EXTI_Flag();
 8012dee:	f7fa fa35 	bl	800d25c <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 8012df2:	e038      	b.n	8012e66 <HCI_Isr+0x82>
    if (list_is_empty (&hciReadPktPool) == FALSE){
 8012df4:	4820      	ldr	r0, [pc, #128]	; (8012e78 <HCI_Isr+0x94>)
 8012df6:	f000 fa86 	bl	8013306 <list_is_empty>
 8012dfa:	4603      	mov	r3, r0
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d12d      	bne.n	8012e5c <HCI_Isr+0x78>
      
      /* enqueueing a packet for read */
      list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8012e00:	463b      	mov	r3, r7
 8012e02:	4619      	mov	r1, r3
 8012e04:	481c      	ldr	r0, [pc, #112]	; (8012e78 <HCI_Isr+0x94>)
 8012e06:	f000 fb0d 	bl	8013424 <list_remove_head>
      
      data_len = BlueNRG_SPI_Read_All(&SpiHandle, hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8012e0a:	683b      	ldr	r3, [r7, #0]
 8012e0c:	3308      	adds	r3, #8
 8012e0e:	2280      	movs	r2, #128	; 0x80
 8012e10:	4619      	mov	r1, r3
 8012e12:	481a      	ldr	r0, [pc, #104]	; (8012e7c <HCI_Isr+0x98>)
 8012e14:	f7fa f8a6 	bl	800cf64 <BlueNRG_SPI_Read_All>
 8012e18:	4603      	mov	r3, r0
 8012e1a:	71fb      	strb	r3, [r7, #7]
      if(data_len > 0){                    
 8012e1c:	79fb      	ldrb	r3, [r7, #7]
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d016      	beq.n	8012e50 <HCI_Isr+0x6c>
        hciReadPacket->data_len = data_len;
 8012e22:	683b      	ldr	r3, [r7, #0]
 8012e24:	79fa      	ldrb	r2, [r7, #7]
 8012e26:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if(HCI_verify(hciReadPacket) == 0)
 8012e2a:	683b      	ldr	r3, [r7, #0]
 8012e2c:	4618      	mov	r0, r3
 8012e2e:	f7ff ffaf 	bl	8012d90 <HCI_verify>
 8012e32:	4603      	mov	r3, r0
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d105      	bne.n	8012e44 <HCI_Isr+0x60>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8012e38:	683b      	ldr	r3, [r7, #0]
 8012e3a:	4619      	mov	r1, r3
 8012e3c:	4810      	ldr	r0, [pc, #64]	; (8012e80 <HCI_Isr+0x9c>)
 8012e3e:	f000 faaa 	bl	8013396 <list_insert_tail>
 8012e42:	e00e      	b.n	8012e62 <HCI_Isr+0x7e>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8012e44:	683b      	ldr	r3, [r7, #0]
 8012e46:	4619      	mov	r1, r3
 8012e48:	480b      	ldr	r0, [pc, #44]	; (8012e78 <HCI_Isr+0x94>)
 8012e4a:	f000 fa7e 	bl	801334a <list_insert_head>
 8012e4e:	e008      	b.n	8012e62 <HCI_Isr+0x7e>
      }
      else {
        // Insert the packet back into the pool.
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8012e50:	683b      	ldr	r3, [r7, #0]
 8012e52:	4619      	mov	r1, r3
 8012e54:	4808      	ldr	r0, [pc, #32]	; (8012e78 <HCI_Isr+0x94>)
 8012e56:	f000 fa78 	bl	801334a <list_insert_head>
 8012e5a:	e002      	b.n	8012e62 <HCI_Isr+0x7e>
      }
      
    }
    else{
      // HCI Read Packet Pool is empty, wait for a free packet.
      Clear_SPI_EXTI_Flag();
 8012e5c:	f7fa f9fe 	bl	800d25c <Clear_SPI_EXTI_Flag>
 8012e60:	e006      	b.n	8012e70 <HCI_Isr+0x8c>
      return;
    }
    
    Clear_SPI_EXTI_Flag();
 8012e62:	f7fa f9fb 	bl	800d25c <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 8012e66:	f7fa f86d 	bl	800cf44 <BlueNRG_DataPresent>
 8012e6a:	4603      	mov	r3, r0
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d1c1      	bne.n	8012df4 <HCI_Isr+0x10>
  }
}
 8012e70:	3708      	adds	r7, #8
 8012e72:	46bd      	mov	sp, r7
 8012e74:	bd80      	pop	{r7, pc}
 8012e76:	bf00      	nop
 8012e78:	20001570 	.word	0x20001570
 8012e7c:	20001514 	.word	0x20001514
 8012e80:	20001578 	.word	0x20001578

08012e84 <hci_write>:

void hci_write(const void* data1, const void* data2, uint8_t n_bytes1, uint8_t n_bytes2){
 8012e84:	b580      	push	{r7, lr}
 8012e86:	b084      	sub	sp, #16
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	60f8      	str	r0, [r7, #12]
 8012e8c:	60b9      	str	r1, [r7, #8]
 8012e8e:	4611      	mov	r1, r2
 8012e90:	461a      	mov	r2, r3
 8012e92:	460b      	mov	r3, r1
 8012e94:	71fb      	strb	r3, [r7, #7]
 8012e96:	4613      	mov	r3, r2
 8012e98:	71bb      	strb	r3, [r7, #6]
  for(int i=0; i < n_bytes2; i++)
    PRINTF("%02X ", *((uint8_t*)data2 + i));
  PRINTF("\r\n");    
#endif
  
  Hal_Write_Serial(data1, data2, n_bytes1, n_bytes2);
 8012e9a:	79fa      	ldrb	r2, [r7, #7]
 8012e9c:	79bb      	ldrb	r3, [r7, #6]
 8012e9e:	68b9      	ldr	r1, [r7, #8]
 8012ea0:	68f8      	ldr	r0, [r7, #12]
 8012ea2:	f7f9 ffd9 	bl	800ce58 <Hal_Write_Serial>
}
 8012ea6:	bf00      	nop
 8012ea8:	3710      	adds	r7, #16
 8012eaa:	46bd      	mov	sp, r7
 8012eac:	bd80      	pop	{r7, pc}

08012eae <hci_send_cmd>:

void hci_send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8012eae:	b580      	push	{r7, lr}
 8012eb0:	b086      	sub	sp, #24
 8012eb2:	af00      	add	r7, sp, #0
 8012eb4:	607b      	str	r3, [r7, #4]
 8012eb6:	4603      	mov	r3, r0
 8012eb8:	81fb      	strh	r3, [r7, #14]
 8012eba:	460b      	mov	r3, r1
 8012ebc:	81bb      	strh	r3, [r7, #12]
 8012ebe:	4613      	mov	r3, r2
 8012ec0:	72fb      	strb	r3, [r7, #11]
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8012ec2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8012ec6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012eca:	b21a      	sxth	r2, r3
 8012ecc:	89fb      	ldrh	r3, [r7, #14]
 8012ece:	029b      	lsls	r3, r3, #10
 8012ed0:	b21b      	sxth	r3, r3
 8012ed2:	4313      	orrs	r3, r2
 8012ed4:	b21b      	sxth	r3, r3
 8012ed6:	b29b      	uxth	r3, r3
 8012ed8:	82bb      	strh	r3, [r7, #20]
  hc.plen= plen;
 8012eda:	7afb      	ldrb	r3, [r7, #11]
 8012edc:	75bb      	strb	r3, [r7, #22]
  
  uint8_t header[HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE];
  header[0] = HCI_COMMAND_PKT;
 8012ede:	2301      	movs	r3, #1
 8012ee0:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(header+1, &hc, sizeof(hc));
 8012ee2:	f107 0310 	add.w	r3, r7, #16
 8012ee6:	3301      	adds	r3, #1
 8012ee8:	f107 0114 	add.w	r1, r7, #20
 8012eec:	2203      	movs	r2, #3
 8012eee:	4618      	mov	r0, r3
 8012ef0:	f000 fb37 	bl	8013562 <Osal_MemCpy>
  
  hci_write(header, param, sizeof(header), plen);
 8012ef4:	7afb      	ldrb	r3, [r7, #11]
 8012ef6:	f107 0010 	add.w	r0, r7, #16
 8012efa:	2204      	movs	r2, #4
 8012efc:	6879      	ldr	r1, [r7, #4]
 8012efe:	f7ff ffc1 	bl	8012e84 <hci_write>
}
 8012f02:	bf00      	nop
 8012f04:	3718      	adds	r7, #24
 8012f06:	46bd      	mov	sp, r7
 8012f08:	bd80      	pop	{r7, pc}

08012f0a <move_list>:

static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8012f0a:	b580      	push	{r7, lr}
 8012f0c:	b084      	sub	sp, #16
 8012f0e:	af00      	add	r7, sp, #0
 8012f10:	6078      	str	r0, [r7, #4]
 8012f12:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while(!list_is_empty(src_list)){
 8012f14:	e00a      	b.n	8012f2c <move_list+0x22>
    list_remove_tail(src_list, &tmp_node);
 8012f16:	f107 030c 	add.w	r3, r7, #12
 8012f1a:	4619      	mov	r1, r3
 8012f1c:	6838      	ldr	r0, [r7, #0]
 8012f1e:	f000 faa8 	bl	8013472 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	4619      	mov	r1, r3
 8012f26:	6878      	ldr	r0, [r7, #4]
 8012f28:	f000 fa0f 	bl	801334a <list_insert_head>
  while(!list_is_empty(src_list)){
 8012f2c:	6838      	ldr	r0, [r7, #0]
 8012f2e:	f000 f9ea 	bl	8013306 <list_is_empty>
 8012f32:	4603      	mov	r3, r0
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d0ee      	beq.n	8012f16 <move_list+0xc>
  }
}
 8012f38:	bf00      	nop
 8012f3a:	bf00      	nop
 8012f3c:	3710      	adds	r7, #16
 8012f3e:	46bd      	mov	sp, r7
 8012f40:	bd80      	pop	{r7, pc}
	...

08012f44 <free_event_list>:

 /* It ensures that we have at least half of the free buffers in the pool. */
static void free_event_list(void)
{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b082      	sub	sp, #8
 8012f48:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;
    
  Disable_SPI_IRQ();
 8012f4a:	f7fa f980 	bl	800d24e <Disable_SPI_IRQ>
  
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8012f4e:	e00b      	b.n	8012f68 <free_event_list+0x24>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8012f50:	1d3b      	adds	r3, r7, #4
 8012f52:	4619      	mov	r1, r3
 8012f54:	480a      	ldr	r0, [pc, #40]	; (8012f80 <free_event_list+0x3c>)
 8012f56:	f000 fa65 	bl	8013424 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	4619      	mov	r1, r3
 8012f5e:	4809      	ldr	r0, [pc, #36]	; (8012f84 <free_event_list+0x40>)
 8012f60:	f000 fa19 	bl	8013396 <list_insert_tail>
    /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
    BlueNRG */
    HCI_Isr();
 8012f64:	f7ff ff3e 	bl	8012de4 <HCI_Isr>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8012f68:	4806      	ldr	r0, [pc, #24]	; (8012f84 <free_event_list+0x40>)
 8012f6a:	f000 faa9 	bl	80134c0 <list_get_size>
 8012f6e:	4603      	mov	r3, r0
 8012f70:	2b01      	cmp	r3, #1
 8012f72:	dded      	ble.n	8012f50 <free_event_list+0xc>
  }
  
  Enable_SPI_IRQ();
 8012f74:	f7fa f964 	bl	800d240 <Enable_SPI_IRQ>
}
 8012f78:	bf00      	nop
 8012f7a:	3708      	adds	r7, #8
 8012f7c:	46bd      	mov	sp, r7
 8012f7e:	bd80      	pop	{r7, pc}
 8012f80:	20001578 	.word	0x20001578
 8012f84:	20001570 	.word	0x20001570

08012f88 <hci_send_req>:

int hci_send_req(struct hci_request *r, BOOL async)
{
 8012f88:	b580      	push	{r7, lr}
 8012f8a:	b090      	sub	sp, #64	; 0x40
 8012f8c:	af00      	add	r7, sp, #0
 8012f8e:	6078      	str	r0, [r7, #4]
 8012f90:	460b      	mov	r3, r1
 8012f92:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	885b      	ldrh	r3, [r3, #2]
 8012f98:	b21b      	sxth	r3, r3
 8012f9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012f9e:	b21a      	sxth	r2, r3
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	881b      	ldrh	r3, [r3, #0]
 8012fa4:	029b      	lsls	r3, r3, #10
 8012fa6:	b21b      	sxth	r3, r3
 8012fa8:	4313      	orrs	r3, r2
 8012faa:	b21b      	sxth	r3, r3
 8012fac:	877b      	strh	r3, [r7, #58]	; 0x3a
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;
  int to = DEFAULT_TIMEOUT;
 8012fae:	2364      	movs	r3, #100	; 0x64
 8012fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
  struct timer t;
  tHciDataPacket * hciReadPacket = NULL;
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8012fb6:	f107 0308 	add.w	r3, r7, #8
 8012fba:	4618      	mov	r0, r3
 8012fbc:	f000 f993 	bl	80132e6 <list_init_head>

  free_event_list();
 8012fc0:	f7ff ffc0 	bl	8012f44 <free_event_list>
  
  hci_send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	8818      	ldrh	r0, [r3, #0]
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	8859      	ldrh	r1, [r3, #2]
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	68db      	ldr	r3, [r3, #12]
 8012fd0:	b2da      	uxtb	r2, r3
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	689b      	ldr	r3, [r3, #8]
 8012fd6:	f7ff ff6a 	bl	8012eae <hci_send_cmd>
  
  if(async){
 8012fda:	78fb      	ldrb	r3, [r7, #3]
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	d001      	beq.n	8012fe4 <hci_send_req+0x5c>
    return 0;
 8012fe0:	2300      	movs	r3, #0
 8012fe2:	e0f7      	b.n	80131d4 <hci_send_req+0x24c>
  }
  
  /* Minimum timeout is 1. */
  if(to == 0)
 8012fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	d101      	bne.n	8012fee <hci_send_req+0x66>
    to = 1;
 8012fea:	2301      	movs	r3, #1
 8012fec:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  Timer_Set(&t, to);
 8012fee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012ff0:	f107 0314 	add.w	r3, r7, #20
 8012ff4:	4611      	mov	r1, r2
 8012ff6:	4618      	mov	r0, r3
 8012ff8:	f000 fa8a 	bl	8013510 <Timer_Set>
      Enter_Sleep_Mode();
      ATOMIC_SECTION_END();
    }
#else
    while(1){
      if(Timer_Expired(&t)){
 8012ffc:	f107 0314 	add.w	r3, r7, #20
 8013000:	4618      	mov	r0, r3
 8013002:	f000 fa96 	bl	8013532 <Timer_Expired>
 8013006:	4603      	mov	r3, r0
 8013008:	2b00      	cmp	r3, #0
 801300a:	f040 80bb 	bne.w	8013184 <hci_send_req+0x1fc>
        goto failed;
      }
      if(!HCI_Queue_Empty()){
 801300e:	f7ff fedf 	bl	8012dd0 <HCI_Queue_Empty>
 8013012:	4603      	mov	r3, r0
 8013014:	2b00      	cmp	r3, #0
 8013016:	d000      	beq.n	801301a <hci_send_req+0x92>
      if(Timer_Expired(&t)){
 8013018:	e7f0      	b.n	8012ffc <hci_send_req+0x74>
        break;
 801301a:	bf00      	nop
      }
    }
#endif
    
    /* Extract packet from HCI event queue. */
    Disable_SPI_IRQ();
 801301c:	f7fa f917 	bl	800d24e <Disable_SPI_IRQ>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8013020:	f107 0310 	add.w	r3, r7, #16
 8013024:	4619      	mov	r1, r3
 8013026:	486d      	ldr	r0, [pc, #436]	; (80131dc <hci_send_req+0x254>)
 8013028:	f000 f9fc 	bl	8013424 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 801302c:	693b      	ldr	r3, [r7, #16]
 801302e:	3308      	adds	r3, #8
 8013030:	637b      	str	r3, [r7, #52]	; 0x34

    if(hci_hdr->type == HCI_EVENT_PKT){
 8013032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013034:	781b      	ldrb	r3, [r3, #0]
 8013036:	2b04      	cmp	r3, #4
 8013038:	d17b      	bne.n	8013132 <hci_send_req+0x1aa>
    
    event_pckt = (void *) (hci_hdr->data);
 801303a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801303c:	3301      	adds	r3, #1
 801303e:	633b      	str	r3, [r7, #48]	; 0x30
    
    ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8013040:	693b      	ldr	r3, [r7, #16]
 8013042:	3308      	adds	r3, #8
 8013044:	3303      	adds	r3, #3
 8013046:	62fb      	str	r3, [r7, #44]	; 0x2c
    len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8013048:	693b      	ldr	r3, [r7, #16]
 801304a:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 801304e:	3b03      	subs	r3, #3
 8013050:	62bb      	str	r3, [r7, #40]	; 0x28
    
    switch (event_pckt->evt) {
 8013052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013054:	781b      	ldrb	r3, [r3, #0]
 8013056:	2b3e      	cmp	r3, #62	; 0x3e
 8013058:	d04d      	beq.n	80130f6 <hci_send_req+0x16e>
 801305a:	2b3e      	cmp	r3, #62	; 0x3e
 801305c:	dc6b      	bgt.n	8013136 <hci_send_req+0x1ae>
 801305e:	2b10      	cmp	r3, #16
 8013060:	f000 8092 	beq.w	8013188 <hci_send_req+0x200>
 8013064:	2b10      	cmp	r3, #16
 8013066:	dc66      	bgt.n	8013136 <hci_send_req+0x1ae>
 8013068:	2b0e      	cmp	r3, #14
 801306a:	d024      	beq.n	80130b6 <hci_send_req+0x12e>
 801306c:	2b0f      	cmp	r3, #15
 801306e:	d162      	bne.n	8013136 <hci_send_req+0x1ae>
      
    case EVT_CMD_STATUS:
      cs = (void *) ptr;
 8013070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013072:	623b      	str	r3, [r7, #32]
      
      if (cs->opcode != opcode)
 8013074:	6a3b      	ldr	r3, [r7, #32]
 8013076:	885b      	ldrh	r3, [r3, #2]
 8013078:	b29b      	uxth	r3, r3
 801307a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801307c:	429a      	cmp	r2, r3
 801307e:	f040 8085 	bne.w	801318c <hci_send_req+0x204>
        goto failed;
      
      if (r->event != EVT_CMD_STATUS) {
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	685b      	ldr	r3, [r3, #4]
 8013086:	2b0f      	cmp	r3, #15
 8013088:	d004      	beq.n	8013094 <hci_send_req+0x10c>
        if (cs->status) {
 801308a:	6a3b      	ldr	r3, [r7, #32]
 801308c:	781b      	ldrb	r3, [r3, #0]
 801308e:	2b00      	cmp	r3, #0
 8013090:	d053      	beq.n	801313a <hci_send_req+0x1b2>
          goto failed;
 8013092:	e07e      	b.n	8013192 <hci_send_req+0x20a>
        }
        break;
      }
      
      r->rlen = MIN(len, r->rlen);
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	695a      	ldr	r2, [r3, #20]
 8013098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801309a:	429a      	cmp	r2, r3
 801309c:	bfa8      	it	ge
 801309e:	461a      	movge	r2, r3
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	615a      	str	r2, [r3, #20]
      Osal_MemCpy(r->rparam, ptr, r->rlen);
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	6918      	ldr	r0, [r3, #16]
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	695b      	ldr	r3, [r3, #20]
 80130ac:	461a      	mov	r2, r3
 80130ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80130b0:	f000 fa57 	bl	8013562 <Osal_MemCpy>
      goto done;
 80130b4:	e080      	b.n	80131b8 <hci_send_req+0x230>
      
    case EVT_CMD_COMPLETE:
      cc = (void *) ptr;
 80130b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130b8:	61fb      	str	r3, [r7, #28]
      
      if (cc->opcode != opcode)
 80130ba:	69fb      	ldr	r3, [r7, #28]
 80130bc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80130c0:	b29b      	uxth	r3, r3
 80130c2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80130c4:	429a      	cmp	r2, r3
 80130c6:	d163      	bne.n	8013190 <hci_send_req+0x208>
        goto failed;
      
      ptr += EVT_CMD_COMPLETE_SIZE;
 80130c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130ca:	3303      	adds	r3, #3
 80130cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      len -= EVT_CMD_COMPLETE_SIZE;
 80130ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130d0:	3b03      	subs	r3, #3
 80130d2:	62bb      	str	r3, [r7, #40]	; 0x28
      
      r->rlen = MIN(len, r->rlen);
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	695a      	ldr	r2, [r3, #20]
 80130d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130da:	429a      	cmp	r2, r3
 80130dc:	bfa8      	it	ge
 80130de:	461a      	movge	r2, r3
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	615a      	str	r2, [r3, #20]
      Osal_MemCpy(r->rparam, ptr, r->rlen);
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	6918      	ldr	r0, [r3, #16]
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	695b      	ldr	r3, [r3, #20]
 80130ec:	461a      	mov	r2, r3
 80130ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80130f0:	f000 fa37 	bl	8013562 <Osal_MemCpy>
      goto done;
 80130f4:	e060      	b.n	80131b8 <hci_send_req+0x230>
      
    case EVT_LE_META_EVENT:
      me = (void *) ptr;
 80130f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130f8:	627b      	str	r3, [r7, #36]	; 0x24
      
      if (me->subevent != r->event)
 80130fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130fc:	781b      	ldrb	r3, [r3, #0]
 80130fe:	461a      	mov	r2, r3
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	685b      	ldr	r3, [r3, #4]
 8013104:	429a      	cmp	r2, r3
 8013106:	d11a      	bne.n	801313e <hci_send_req+0x1b6>
        break;
      
      len -= 1;
 8013108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801310a:	3b01      	subs	r3, #1
 801310c:	62bb      	str	r3, [r7, #40]	; 0x28
      r->rlen = MIN(len, r->rlen);
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	695a      	ldr	r2, [r3, #20]
 8013112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013114:	429a      	cmp	r2, r3
 8013116:	bfa8      	it	ge
 8013118:	461a      	movge	r2, r3
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	615a      	str	r2, [r3, #20]
      Osal_MemCpy(r->rparam, me->data, r->rlen);
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	6918      	ldr	r0, [r3, #16]
 8013122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013124:	1c59      	adds	r1, r3, #1
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	695b      	ldr	r3, [r3, #20]
 801312a:	461a      	mov	r2, r3
 801312c:	f000 fa19 	bl	8013562 <Osal_MemCpy>
      goto done;
 8013130:	e042      	b.n	80131b8 <hci_send_req+0x230>
      goto failed;
      
    default:      
      break;
      }
    }
 8013132:	bf00      	nop
 8013134:	e004      	b.n	8013140 <hci_send_req+0x1b8>
      break;
 8013136:	bf00      	nop
 8013138:	e002      	b.n	8013140 <hci_send_req+0x1b8>
        break;
 801313a:	bf00      	nop
 801313c:	e000      	b.n	8013140 <hci_send_req+0x1b8>
        break;
 801313e:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if(list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)){
 8013140:	4827      	ldr	r0, [pc, #156]	; (80131e0 <hci_send_req+0x258>)
 8013142:	f000 f8e0 	bl	8013306 <list_is_empty>
 8013146:	4603      	mov	r3, r0
 8013148:	2b00      	cmp	r3, #0
 801314a:	d00d      	beq.n	8013168 <hci_send_req+0x1e0>
 801314c:	4823      	ldr	r0, [pc, #140]	; (80131dc <hci_send_req+0x254>)
 801314e:	f000 f8da 	bl	8013306 <list_is_empty>
 8013152:	4603      	mov	r3, r0
 8013154:	2b00      	cmp	r3, #0
 8013156:	d007      	beq.n	8013168 <hci_send_req+0x1e0>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8013158:	693b      	ldr	r3, [r7, #16]
 801315a:	4619      	mov	r1, r3
 801315c:	4820      	ldr	r0, [pc, #128]	; (80131e0 <hci_send_req+0x258>)
 801315e:	f000 f91a 	bl	8013396 <list_insert_tail>
      hciReadPacket=NULL;
 8013162:	2300      	movs	r3, #0
 8013164:	613b      	str	r3, [r7, #16]
 8013166:	e008      	b.n	801317a <hci_send_req+0x1f2>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8013168:	693a      	ldr	r2, [r7, #16]
 801316a:	f107 0308 	add.w	r3, r7, #8
 801316e:	4611      	mov	r1, r2
 8013170:	4618      	mov	r0, r3
 8013172:	f000 f910 	bl	8013396 <list_insert_tail>
      hciReadPacket=NULL;
 8013176:	2300      	movs	r3, #0
 8013178:	613b      	str	r3, [r7, #16]
    }

    HCI_Isr();
 801317a:	f7ff fe33 	bl	8012de4 <HCI_Isr>
    
    Enable_SPI_IRQ();
 801317e:	f7fa f85f 	bl	800d240 <Enable_SPI_IRQ>
  while(1) {
 8013182:	e73b      	b.n	8012ffc <hci_send_req+0x74>
        goto failed;
 8013184:	bf00      	nop
 8013186:	e004      	b.n	8013192 <hci_send_req+0x20a>
      goto failed;
 8013188:	bf00      	nop
 801318a:	e002      	b.n	8013192 <hci_send_req+0x20a>
        goto failed;
 801318c:	bf00      	nop
 801318e:	e000      	b.n	8013192 <hci_send_req+0x20a>
        goto failed;
 8013190:	bf00      	nop
    
  }
  
failed: 
  if(hciReadPacket!=NULL){
 8013192:	693b      	ldr	r3, [r7, #16]
 8013194:	2b00      	cmp	r3, #0
 8013196:	d004      	beq.n	80131a2 <hci_send_req+0x21a>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8013198:	693b      	ldr	r3, [r7, #16]
 801319a:	4619      	mov	r1, r3
 801319c:	4810      	ldr	r0, [pc, #64]	; (80131e0 <hci_send_req+0x258>)
 801319e:	f000 f8d4 	bl	801334a <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);  
 80131a2:	f107 0308 	add.w	r3, r7, #8
 80131a6:	4619      	mov	r1, r3
 80131a8:	480c      	ldr	r0, [pc, #48]	; (80131dc <hci_send_req+0x254>)
 80131aa:	f7ff feae 	bl	8012f0a <move_list>
  Enable_SPI_IRQ();
 80131ae:	f7fa f847 	bl	800d240 <Enable_SPI_IRQ>
  return -1;
 80131b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80131b6:	e00d      	b.n	80131d4 <hci_send_req+0x24c>
  
done:
  // Insert the packet back into the pool.
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80131b8:	693b      	ldr	r3, [r7, #16]
 80131ba:	4619      	mov	r1, r3
 80131bc:	4808      	ldr	r0, [pc, #32]	; (80131e0 <hci_send_req+0x258>)
 80131be:	f000 f8c4 	bl	801334a <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80131c2:	f107 0308 	add.w	r3, r7, #8
 80131c6:	4619      	mov	r1, r3
 80131c8:	4804      	ldr	r0, [pc, #16]	; (80131dc <hci_send_req+0x254>)
 80131ca:	f7ff fe9e 	bl	8012f0a <move_list>
  
  Enable_SPI_IRQ();
 80131ce:	f7fa f837 	bl	800d240 <Enable_SPI_IRQ>
  return 0;
 80131d2:	2300      	movs	r3, #0
}
 80131d4:	4618      	mov	r0, r3
 80131d6:	3740      	adds	r7, #64	; 0x40
 80131d8:	46bd      	mov	sp, r7
 80131da:	bd80      	pop	{r7, pc}
 80131dc:	20001578 	.word	0x20001578
 80131e0:	20001570 	.word	0x20001570

080131e4 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 80131e4:	b580      	push	{r7, lr}
 80131e6:	b08e      	sub	sp, #56	; 0x38
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	60f8      	str	r0, [r7, #12]
 80131ec:	60b9      	str	r1, [r7, #8]
 80131ee:	607a      	str	r2, [r7, #4]
 80131f0:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 80131f2:	f107 0314 	add.w	r3, r7, #20
 80131f6:	2209      	movs	r2, #9
 80131f8:	2100      	movs	r1, #0
 80131fa:	4618      	mov	r0, r3
 80131fc:	f000 f9c1 	bl	8013582 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8013200:	f107 0320 	add.w	r3, r7, #32
 8013204:	2218      	movs	r2, #24
 8013206:	2100      	movs	r1, #0
 8013208:	4618      	mov	r0, r3
 801320a:	f000 f9ba 	bl	8013582 <Osal_MemSet>
  rq.ogf = OGF_INFO_PARAM;
 801320e:	2304      	movs	r3, #4
 8013210:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8013212:	2301      	movs	r3, #1
 8013214:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = NULL;
 8013216:	2300      	movs	r3, #0
 8013218:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = 0;
 801321a:	2300      	movs	r3, #0
 801321c:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 801321e:	f107 0314 	add.w	r3, r7, #20
 8013222:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8013224:	2309      	movs	r3, #9
 8013226:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8013228:	f107 0320 	add.w	r3, r7, #32
 801322c:	2100      	movs	r1, #0
 801322e:	4618      	mov	r0, r3
 8013230:	f7ff feaa 	bl	8012f88 <hci_send_req>
 8013234:	4603      	mov	r3, r0
 8013236:	2b00      	cmp	r3, #0
 8013238:	da01      	bge.n	801323e <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 801323a:	23ff      	movs	r3, #255	; 0xff
 801323c:	e018      	b.n	8013270 <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 801323e:	7d3b      	ldrb	r3, [r7, #20]
 8013240:	2b00      	cmp	r3, #0
 8013242:	d001      	beq.n	8013248 <hci_le_read_local_version+0x64>
    return resp.status;
 8013244:	7d3b      	ldrb	r3, [r7, #20]
 8013246:	e013      	b.n	8013270 <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 8013248:	7d7a      	ldrb	r2, [r7, #21]
 801324a:	68fb      	ldr	r3, [r7, #12]
 801324c:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 801324e:	8afa      	ldrh	r2, [r7, #22]
 8013250:	68bb      	ldr	r3, [r7, #8]
 8013252:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8013254:	7e3a      	ldrb	r2, [r7, #24]
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 801325a:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 801325e:	b29a      	uxth	r2, r3
 8013260:	683b      	ldr	r3, [r7, #0]
 8013262:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8013264:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 8013268:	b29a      	uxth	r2, r3
 801326a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801326c:	801a      	strh	r2, [r3, #0]
  
  return 0;
 801326e:	2300      	movs	r3, #0
}
 8013270:	4618      	mov	r0, r3
 8013272:	3738      	adds	r7, #56	; 0x38
 8013274:	46bd      	mov	sp, r7
 8013276:	bd80      	pop	{r7, pc}

08013278 <hci_le_set_random_address>:
  
  return 0;
}

int hci_le_set_random_address(tBDAddr bdaddr)
{
 8013278:	b580      	push	{r7, lr}
 801327a:	b08c      	sub	sp, #48	; 0x30
 801327c:	af00      	add	r7, sp, #0
 801327e:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  le_set_random_address_cp set_rand_addr_cp;
  uint8_t status;
  
  Osal_MemSet(&set_rand_addr_cp, 0, sizeof(set_rand_addr_cp));
 8013280:	f107 0310 	add.w	r3, r7, #16
 8013284:	2206      	movs	r2, #6
 8013286:	2100      	movs	r1, #0
 8013288:	4618      	mov	r0, r3
 801328a:	f000 f97a 	bl	8013582 <Osal_MemSet>
  Osal_MemCpy(set_rand_addr_cp.bdaddr, bdaddr, sizeof(tBDAddr));
 801328e:	f107 0310 	add.w	r3, r7, #16
 8013292:	2206      	movs	r2, #6
 8013294:	6879      	ldr	r1, [r7, #4]
 8013296:	4618      	mov	r0, r3
 8013298:	f000 f963 	bl	8013562 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 801329c:	f107 0318 	add.w	r3, r7, #24
 80132a0:	2218      	movs	r2, #24
 80132a2:	2100      	movs	r1, #0
 80132a4:	4618      	mov	r0, r3
 80132a6:	f000 f96c 	bl	8013582 <Osal_MemSet>
  rq.ogf = OGF_LE_CTL;
 80132aa:	2308      	movs	r3, #8
 80132ac:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_LE_SET_RANDOM_ADDRESS;
 80132ae:	2305      	movs	r3, #5
 80132b0:	837b      	strh	r3, [r7, #26]
  rq.cparam = &set_rand_addr_cp;
 80132b2:	f107 0310 	add.w	r3, r7, #16
 80132b6:	623b      	str	r3, [r7, #32]
  rq.clen = LE_SET_RANDOM_ADDRESS_CP_SIZE;
 80132b8:	2306      	movs	r3, #6
 80132ba:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &status;
 80132bc:	f107 030f 	add.w	r3, r7, #15
 80132c0:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = 1;
 80132c2:	2301      	movs	r3, #1
 80132c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 80132c6:	f107 0318 	add.w	r3, r7, #24
 80132ca:	2100      	movs	r1, #0
 80132cc:	4618      	mov	r0, r3
 80132ce:	f7ff fe5b 	bl	8012f88 <hci_send_req>
 80132d2:	4603      	mov	r3, r0
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	da01      	bge.n	80132dc <hci_le_set_random_address+0x64>
    return BLE_STATUS_TIMEOUT;
 80132d8:	23ff      	movs	r3, #255	; 0xff
 80132da:	e000      	b.n	80132de <hci_le_set_random_address+0x66>
  
  return status;
 80132dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80132de:	4618      	mov	r0, r3
 80132e0:	3730      	adds	r7, #48	; 0x30
 80132e2:	46bd      	mov	sp, r7
 80132e4:	bd80      	pop	{r7, pc}

080132e6 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 80132e6:	b480      	push	{r7}
 80132e8:	b083      	sub	sp, #12
 80132ea:	af00      	add	r7, sp, #0
 80132ec:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	687a      	ldr	r2, [r7, #4]
 80132f2:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	687a      	ldr	r2, [r7, #4]
 80132f8:	605a      	str	r2, [r3, #4]
}
 80132fa:	bf00      	nop
 80132fc:	370c      	adds	r7, #12
 80132fe:	46bd      	mov	sp, r7
 8013300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013304:	4770      	bx	lr

08013306 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8013306:	b480      	push	{r7}
 8013308:	b087      	sub	sp, #28
 801330a:	af00      	add	r7, sp, #0
 801330c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801330e:	f3ef 8310 	mrs	r3, PRIMASK
 8013312:	60fb      	str	r3, [r7, #12]
  return(result);
 8013314:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uint8_t return_value;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8013316:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8013318:	b672      	cpsid	i
}
 801331a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	687a      	ldr	r2, [r7, #4]
 8013322:	429a      	cmp	r2, r3
 8013324:	d102      	bne.n	801332c <list_is_empty+0x26>
  {
    return_value = TRUE;
 8013326:	2301      	movs	r3, #1
 8013328:	75fb      	strb	r3, [r7, #23]
 801332a:	e001      	b.n	8013330 <list_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 801332c:	2300      	movs	r3, #0
 801332e:	75fb      	strb	r3, [r7, #23]
 8013330:	693b      	ldr	r3, [r7, #16]
 8013332:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013334:	68bb      	ldr	r3, [r7, #8]
 8013336:	f383 8810 	msr	PRIMASK, r3
}
 801333a:	bf00      	nop
  }
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/

  return return_value;
 801333c:	7dfb      	ldrb	r3, [r7, #23]
}
 801333e:	4618      	mov	r0, r3
 8013340:	371c      	adds	r7, #28
 8013342:	46bd      	mov	sp, r7
 8013344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013348:	4770      	bx	lr

0801334a <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 801334a:	b480      	push	{r7}
 801334c:	b087      	sub	sp, #28
 801334e:	af00      	add	r7, sp, #0
 8013350:	6078      	str	r0, [r7, #4]
 8013352:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8013354:	f3ef 8310 	mrs	r3, PRIMASK
 8013358:	60fb      	str	r3, [r7, #12]
  return(result);
 801335a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801335c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801335e:	b672      	cpsid	i
}
 8013360:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	681a      	ldr	r2, [r3, #0]
 8013366:	683b      	ldr	r3, [r7, #0]
 8013368:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 801336a:	683b      	ldr	r3, [r7, #0]
 801336c:	687a      	ldr	r2, [r7, #4]
 801336e:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	683a      	ldr	r2, [r7, #0]
 8013374:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8013376:	683b      	ldr	r3, [r7, #0]
 8013378:	681b      	ldr	r3, [r3, #0]
 801337a:	683a      	ldr	r2, [r7, #0]
 801337c:	605a      	str	r2, [r3, #4]
 801337e:	697b      	ldr	r3, [r7, #20]
 8013380:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013382:	693b      	ldr	r3, [r7, #16]
 8013384:	f383 8810 	msr	PRIMASK, r3
}
 8013388:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801338a:	bf00      	nop
 801338c:	371c      	adds	r7, #28
 801338e:	46bd      	mov	sp, r7
 8013390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013394:	4770      	bx	lr

08013396 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8013396:	b480      	push	{r7}
 8013398:	b087      	sub	sp, #28
 801339a:	af00      	add	r7, sp, #0
 801339c:	6078      	str	r0, [r7, #4]
 801339e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80133a0:	f3ef 8310 	mrs	r3, PRIMASK
 80133a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80133a6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80133a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80133aa:	b672      	cpsid	i
}
 80133ac:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 80133ae:	683b      	ldr	r3, [r7, #0]
 80133b0:	687a      	ldr	r2, [r7, #4]
 80133b2:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	685a      	ldr	r2, [r3, #4]
 80133b8:	683b      	ldr	r3, [r7, #0]
 80133ba:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	683a      	ldr	r2, [r7, #0]
 80133c0:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80133c2:	683b      	ldr	r3, [r7, #0]
 80133c4:	685b      	ldr	r3, [r3, #4]
 80133c6:	683a      	ldr	r2, [r7, #0]
 80133c8:	601a      	str	r2, [r3, #0]
 80133ca:	697b      	ldr	r3, [r7, #20]
 80133cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80133ce:	693b      	ldr	r3, [r7, #16]
 80133d0:	f383 8810 	msr	PRIMASK, r3
}
 80133d4:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80133d6:	bf00      	nop
 80133d8:	371c      	adds	r7, #28
 80133da:	46bd      	mov	sp, r7
 80133dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133e0:	4770      	bx	lr

080133e2 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 80133e2:	b480      	push	{r7}
 80133e4:	b087      	sub	sp, #28
 80133e6:	af00      	add	r7, sp, #0
 80133e8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80133ea:	f3ef 8310 	mrs	r3, PRIMASK
 80133ee:	60fb      	str	r3, [r7, #12]
  return(result);
 80133f0:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80133f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80133f4:	b672      	cpsid	i
}
 80133f6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	685b      	ldr	r3, [r3, #4]
 80133fc:	687a      	ldr	r2, [r7, #4]
 80133fe:	6812      	ldr	r2, [r2, #0]
 8013400:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	681b      	ldr	r3, [r3, #0]
 8013406:	687a      	ldr	r2, [r7, #4]
 8013408:	6852      	ldr	r2, [r2, #4]
 801340a:	605a      	str	r2, [r3, #4]
 801340c:	697b      	ldr	r3, [r7, #20]
 801340e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013410:	693b      	ldr	r3, [r7, #16]
 8013412:	f383 8810 	msr	PRIMASK, r3
}
 8013416:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8013418:	bf00      	nop
 801341a:	371c      	adds	r7, #28
 801341c:	46bd      	mov	sp, r7
 801341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013422:	4770      	bx	lr

08013424 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8013424:	b580      	push	{r7, lr}
 8013426:	b086      	sub	sp, #24
 8013428:	af00      	add	r7, sp, #0
 801342a:	6078      	str	r0, [r7, #4]
 801342c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801342e:	f3ef 8310 	mrs	r3, PRIMASK
 8013432:	60fb      	str	r3, [r7, #12]
  return(result);
 8013434:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8013436:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013438:	b672      	cpsid	i
}
 801343a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	681a      	ldr	r2, [r3, #0]
 8013440:	683b      	ldr	r3, [r7, #0]
 8013442:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	681b      	ldr	r3, [r3, #0]
 8013448:	4618      	mov	r0, r3
 801344a:	f7ff ffca 	bl	80133e2 <list_remove_node>
  (*node)->next = NULL;
 801344e:	683b      	ldr	r3, [r7, #0]
 8013450:	681b      	ldr	r3, [r3, #0]
 8013452:	2200      	movs	r2, #0
 8013454:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8013456:	683b      	ldr	r3, [r7, #0]
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	2200      	movs	r2, #0
 801345c:	605a      	str	r2, [r3, #4]
 801345e:	697b      	ldr	r3, [r7, #20]
 8013460:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013462:	693b      	ldr	r3, [r7, #16]
 8013464:	f383 8810 	msr	PRIMASK, r3
}
 8013468:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801346a:	bf00      	nop
 801346c:	3718      	adds	r7, #24
 801346e:	46bd      	mov	sp, r7
 8013470:	bd80      	pop	{r7, pc}

08013472 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8013472:	b580      	push	{r7, lr}
 8013474:	b086      	sub	sp, #24
 8013476:	af00      	add	r7, sp, #0
 8013478:	6078      	str	r0, [r7, #4]
 801347a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801347c:	f3ef 8310 	mrs	r3, PRIMASK
 8013480:	60fb      	str	r3, [r7, #12]
  return(result);
 8013482:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8013484:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013486:	b672      	cpsid	i
}
 8013488:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	685a      	ldr	r2, [r3, #4]
 801348e:	683b      	ldr	r3, [r7, #0]
 8013490:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	685b      	ldr	r3, [r3, #4]
 8013496:	4618      	mov	r0, r3
 8013498:	f7ff ffa3 	bl	80133e2 <list_remove_node>
  (*node)->next = NULL;
 801349c:	683b      	ldr	r3, [r7, #0]
 801349e:	681b      	ldr	r3, [r3, #0]
 80134a0:	2200      	movs	r2, #0
 80134a2:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80134a4:	683b      	ldr	r3, [r7, #0]
 80134a6:	681b      	ldr	r3, [r3, #0]
 80134a8:	2200      	movs	r2, #0
 80134aa:	605a      	str	r2, [r3, #4]
 80134ac:	697b      	ldr	r3, [r7, #20]
 80134ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80134b0:	693b      	ldr	r3, [r7, #16]
 80134b2:	f383 8810 	msr	PRIMASK, r3
}
 80134b6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80134b8:	bf00      	nop
 80134ba:	3718      	adds	r7, #24
 80134bc:	46bd      	mov	sp, r7
 80134be:	bd80      	pop	{r7, pc}

080134c0 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 80134c0:	b480      	push	{r7}
 80134c2:	b089      	sub	sp, #36	; 0x24
 80134c4:	af00      	add	r7, sp, #0
 80134c6:	6078      	str	r0, [r7, #4]
  int size = 0;
 80134c8:	2300      	movs	r3, #0
 80134ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80134cc:	f3ef 8310 	mrs	r3, PRIMASK
 80134d0:	613b      	str	r3, [r7, #16]
  return(result);
 80134d2:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80134d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80134d6:	b672      	cpsid	i
}
 80134d8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80134e0:	e005      	b.n	80134ee <list_get_size+0x2e>
  {
    size++;
 80134e2:	69fb      	ldr	r3, [r7, #28]
 80134e4:	3301      	adds	r3, #1
 80134e6:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 80134e8:	69bb      	ldr	r3, [r7, #24]
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80134ee:	69ba      	ldr	r2, [r7, #24]
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	429a      	cmp	r2, r3
 80134f4:	d1f5      	bne.n	80134e2 <list_get_size+0x22>
 80134f6:	697b      	ldr	r3, [r7, #20]
 80134f8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80134fa:	68fb      	ldr	r3, [r7, #12]
 80134fc:	f383 8810 	msr	PRIMASK, r3
}
 8013500:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  return (size);
 8013502:	69fb      	ldr	r3, [r7, #28]
}
 8013504:	4618      	mov	r0, r3
 8013506:	3724      	adds	r7, #36	; 0x24
 8013508:	46bd      	mov	sp, r7
 801350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801350e:	4770      	bx	lr

08013510 <Timer_Set>:
 * @param[in] interval  The interval before the timer expires.
 *
 */
void
Timer_Set(struct timer *t, tClockTime interval)
{
 8013510:	b580      	push	{r7, lr}
 8013512:	b082      	sub	sp, #8
 8013514:	af00      	add	r7, sp, #0
 8013516:	6078      	str	r0, [r7, #4]
 8013518:	6039      	str	r1, [r7, #0]
  t->interval = interval;
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	683a      	ldr	r2, [r7, #0]
 801351e:	605a      	str	r2, [r3, #4]
  t->start = Clock_Time();
 8013520:	f7f9 fef4 	bl	800d30c <HAL_GetTick>
 8013524:	4602      	mov	r2, r0
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	601a      	str	r2, [r3, #0]
}
 801352a:	bf00      	nop
 801352c:	3708      	adds	r7, #8
 801352e:	46bd      	mov	sp, r7
 8013530:	bd80      	pop	{r7, pc}

08013532 <Timer_Expired>:
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int
Timer_Expired(struct timer *t)
{
 8013532:	b580      	push	{r7, lr}
 8013534:	b084      	sub	sp, #16
 8013536:	af00      	add	r7, sp, #0
 8013538:	6078      	str	r0, [r7, #4]
  /* Note: Can not return diff >= t->interval so we add 1 to diff and return
     t->interval < diff - required to avoid an internal error in mspgcc. */
  tClockTime diff = (Clock_Time() - t->start) + 1;
 801353a:	f7f9 fee7 	bl	800d30c <HAL_GetTick>
 801353e:	4602      	mov	r2, r0
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	681b      	ldr	r3, [r3, #0]
 8013544:	1ad3      	subs	r3, r2, r3
 8013546:	3301      	adds	r3, #1
 8013548:	60fb      	str	r3, [r7, #12]
  return t->interval < diff;
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	685b      	ldr	r3, [r3, #4]
 801354e:	68fa      	ldr	r2, [r7, #12]
 8013550:	429a      	cmp	r2, r3
 8013552:	bf8c      	ite	hi
 8013554:	2301      	movhi	r3, #1
 8013556:	2300      	movls	r3, #0
 8013558:	b2db      	uxtb	r3, r3

}
 801355a:	4618      	mov	r0, r3
 801355c:	3710      	adds	r7, #16
 801355e:	46bd      	mov	sp, r7
 8013560:	bd80      	pop	{r7, pc}

08013562 <Osal_MemCpy>:
 * @param  size: Number of bytes to copy from the source to the destination
 *               buffer
 * @retval Pointer to the destination buffer
 */
void* Osal_MemCpy(void *dest, const void *src, unsigned int size)
{
 8013562:	b580      	push	{r7, lr}
 8013564:	b084      	sub	sp, #16
 8013566:	af00      	add	r7, sp, #0
 8013568:	60f8      	str	r0, [r7, #12]
 801356a:	60b9      	str	r1, [r7, #8]
 801356c:	607a      	str	r2, [r7, #4]
    return(memcpy(dest,src,size)); 
 801356e:	687a      	ldr	r2, [r7, #4]
 8013570:	68b9      	ldr	r1, [r7, #8]
 8013572:	68f8      	ldr	r0, [r7, #12]
 8013574:	f000 fee0 	bl	8014338 <memcpy>
 8013578:	4603      	mov	r3, r0
}
 801357a:	4618      	mov	r0, r3
 801357c:	3710      	adds	r7, #16
 801357e:	46bd      	mov	sp, r7
 8013580:	bd80      	pop	{r7, pc}

08013582 <Osal_MemSet>:
 * @param  value: Value to assign to each byte of the memory block
 * @param  size : Number of bytes to be set to "value"
 * @retval Pointer to the filled block of memory
 */
void* Osal_MemSet(void *ptr, int value, unsigned int size)
{
 8013582:	b580      	push	{r7, lr}
 8013584:	b084      	sub	sp, #16
 8013586:	af00      	add	r7, sp, #0
 8013588:	60f8      	str	r0, [r7, #12]
 801358a:	60b9      	str	r1, [r7, #8]
 801358c:	607a      	str	r2, [r7, #4]
    return(memset(ptr,value,size));
 801358e:	687a      	ldr	r2, [r7, #4]
 8013590:	68b9      	ldr	r1, [r7, #8]
 8013592:	68f8      	ldr	r0, [r7, #12]
 8013594:	f000 fede 	bl	8014354 <memset>
 8013598:	4603      	mov	r3, r0
}
 801359a:	4618      	mov	r0, r3
 801359c:	3710      	adds	r7, #16
 801359e:	46bd      	mov	sp, r7
 80135a0:	bd80      	pop	{r7, pc}

080135a2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 80135a2:	b480      	push	{r7}
 80135a4:	b083      	sub	sp, #12
 80135a6:	af00      	add	r7, sp, #0
 80135a8:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 80135aa:	2300      	movs	r3, #0
}
 80135ac:	4618      	mov	r0, r3
 80135ae:	370c      	adds	r7, #12
 80135b0:	46bd      	mov	sp, r7
 80135b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135b6:	4770      	bx	lr

080135b8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80135b8:	b580      	push	{r7, lr}
 80135ba:	b084      	sub	sp, #16
 80135bc:	af00      	add	r7, sp, #0
 80135be:	6078      	str	r0, [r7, #4]
 80135c0:	460b      	mov	r3, r1
 80135c2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80135c4:	2302      	movs	r3, #2
 80135c6:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d00c      	beq.n	80135ec <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	78fa      	ldrb	r2, [r7, #3]
 80135dc:	4611      	mov	r1, r2
 80135de:	6878      	ldr	r0, [r7, #4]
 80135e0:	4798      	blx	r3
 80135e2:	4603      	mov	r3, r0
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	d101      	bne.n	80135ec <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80135e8:	2300      	movs	r3, #0
 80135ea:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 80135ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80135ee:	4618      	mov	r0, r3
 80135f0:	3710      	adds	r7, #16
 80135f2:	46bd      	mov	sp, r7
 80135f4:	bd80      	pop	{r7, pc}

080135f6 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80135f6:	b580      	push	{r7, lr}
 80135f8:	b082      	sub	sp, #8
 80135fa:	af00      	add	r7, sp, #0
 80135fc:	6078      	str	r0, [r7, #4]
 80135fe:	460b      	mov	r3, r1
 8013600:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013608:	685b      	ldr	r3, [r3, #4]
 801360a:	78fa      	ldrb	r2, [r7, #3]
 801360c:	4611      	mov	r1, r2
 801360e:	6878      	ldr	r0, [r7, #4]
 8013610:	4798      	blx	r3
  return USBD_OK;
 8013612:	2300      	movs	r3, #0
}
 8013614:	4618      	mov	r0, r3
 8013616:	3708      	adds	r7, #8
 8013618:	46bd      	mov	sp, r7
 801361a:	bd80      	pop	{r7, pc}

0801361c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801361c:	b580      	push	{r7, lr}
 801361e:	b082      	sub	sp, #8
 8013620:	af00      	add	r7, sp, #0
 8013622:	6078      	str	r0, [r7, #4]
 8013624:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801362c:	6839      	ldr	r1, [r7, #0]
 801362e:	4618      	mov	r0, r3
 8013630:	f000 fda1 	bl	8014176 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	2201      	movs	r2, #1
 8013638:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 8013642:	461a      	mov	r2, r3
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8013650:	f003 031f 	and.w	r3, r3, #31
 8013654:	2b02      	cmp	r3, #2
 8013656:	d016      	beq.n	8013686 <USBD_LL_SetupStage+0x6a>
 8013658:	2b02      	cmp	r3, #2
 801365a:	dc1c      	bgt.n	8013696 <USBD_LL_SetupStage+0x7a>
 801365c:	2b00      	cmp	r3, #0
 801365e:	d002      	beq.n	8013666 <USBD_LL_SetupStage+0x4a>
 8013660:	2b01      	cmp	r3, #1
 8013662:	d008      	beq.n	8013676 <USBD_LL_SetupStage+0x5a>
 8013664:	e017      	b.n	8013696 <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801366c:	4619      	mov	r1, r3
 801366e:	6878      	ldr	r0, [r7, #4]
 8013670:	f000 f9c6 	bl	8013a00 <USBD_StdDevReq>
    break;
 8013674:	e01a      	b.n	80136ac <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801367c:	4619      	mov	r1, r3
 801367e:	6878      	ldr	r0, [r7, #4]
 8013680:	f000 fa0e 	bl	8013aa0 <USBD_StdItfReq>
    break;
 8013684:	e012      	b.n	80136ac <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801368c:	4619      	mov	r1, r3
 801368e:	6878      	ldr	r0, [r7, #4]
 8013690:	f000 fa39 	bl	8013b06 <USBD_StdEPReq>
    break;
 8013694:	e00a      	b.n	80136ac <USBD_LL_SetupStage+0x90>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 801369c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80136a0:	b2db      	uxtb	r3, r3
 80136a2:	4619      	mov	r1, r3
 80136a4:	6878      	ldr	r0, [r7, #4]
 80136a6:	f7f1 f801 	bl	80046ac <USBD_LL_StallEP>
    break;
 80136aa:	bf00      	nop
  }  
  return USBD_OK;  
 80136ac:	2300      	movs	r3, #0
}
 80136ae:	4618      	mov	r0, r3
 80136b0:	3708      	adds	r7, #8
 80136b2:	46bd      	mov	sp, r7
 80136b4:	bd80      	pop	{r7, pc}

080136b6 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 80136b6:	b580      	push	{r7, lr}
 80136b8:	b086      	sub	sp, #24
 80136ba:	af00      	add	r7, sp, #0
 80136bc:	60f8      	str	r0, [r7, #12]
 80136be:	460b      	mov	r3, r1
 80136c0:	607a      	str	r2, [r7, #4]
 80136c2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 80136c4:	7afb      	ldrb	r3, [r7, #11]
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d138      	bne.n	801373c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80136ca:	68fb      	ldr	r3, [r7, #12]
 80136cc:	f503 7382 	add.w	r3, r3, #260	; 0x104
 80136d0:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80136d2:	68fb      	ldr	r3, [r7, #12]
 80136d4:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80136d8:	2b03      	cmp	r3, #3
 80136da:	d142      	bne.n	8013762 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 80136dc:	697b      	ldr	r3, [r7, #20]
 80136de:	689a      	ldr	r2, [r3, #8]
 80136e0:	697b      	ldr	r3, [r7, #20]
 80136e2:	68db      	ldr	r3, [r3, #12]
 80136e4:	429a      	cmp	r2, r3
 80136e6:	d914      	bls.n	8013712 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 80136e8:	697b      	ldr	r3, [r7, #20]
 80136ea:	689a      	ldr	r2, [r3, #8]
 80136ec:	697b      	ldr	r3, [r7, #20]
 80136ee:	68db      	ldr	r3, [r3, #12]
 80136f0:	1ad2      	subs	r2, r2, r3
 80136f2:	697b      	ldr	r3, [r7, #20]
 80136f4:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 80136f6:	697b      	ldr	r3, [r7, #20]
 80136f8:	68da      	ldr	r2, [r3, #12]
 80136fa:	697b      	ldr	r3, [r7, #20]
 80136fc:	689b      	ldr	r3, [r3, #8]
 80136fe:	4293      	cmp	r3, r2
 8013700:	bf28      	it	cs
 8013702:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 8013704:	b29b      	uxth	r3, r3
 8013706:	461a      	mov	r2, r3
 8013708:	6879      	ldr	r1, [r7, #4]
 801370a:	68f8      	ldr	r0, [r7, #12]
 801370c:	f000 fdaf 	bl	801426e <USBD_CtlContinueRx>
 8013710:	e027      	b.n	8013762 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8013712:	68fb      	ldr	r3, [r7, #12]
 8013714:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013718:	691b      	ldr	r3, [r3, #16]
 801371a:	2b00      	cmp	r3, #0
 801371c:	d00a      	beq.n	8013734 <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 801371e:	68fb      	ldr	r3, [r7, #12]
 8013720:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8013724:	2b03      	cmp	r3, #3
 8013726:	d105      	bne.n	8013734 <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8013728:	68fb      	ldr	r3, [r7, #12]
 801372a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801372e:	691b      	ldr	r3, [r3, #16]
 8013730:	68f8      	ldr	r0, [r7, #12]
 8013732:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8013734:	68f8      	ldr	r0, [r7, #12]
 8013736:	f000 fdac 	bl	8014292 <USBD_CtlSendStatus>
 801373a:	e012      	b.n	8013762 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 801373c:	68fb      	ldr	r3, [r7, #12]
 801373e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013742:	699b      	ldr	r3, [r3, #24]
 8013744:	2b00      	cmp	r3, #0
 8013746:	d00c      	beq.n	8013762 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013748:	68fb      	ldr	r3, [r7, #12]
 801374a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 801374e:	2b03      	cmp	r3, #3
 8013750:	d107      	bne.n	8013762 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013758:	699b      	ldr	r3, [r3, #24]
 801375a:	7afa      	ldrb	r2, [r7, #11]
 801375c:	4611      	mov	r1, r2
 801375e:	68f8      	ldr	r0, [r7, #12]
 8013760:	4798      	blx	r3
  }  
  return USBD_OK;
 8013762:	2300      	movs	r3, #0
}
 8013764:	4618      	mov	r0, r3
 8013766:	3718      	adds	r7, #24
 8013768:	46bd      	mov	sp, r7
 801376a:	bd80      	pop	{r7, pc}

0801376c <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 801376c:	b580      	push	{r7, lr}
 801376e:	b086      	sub	sp, #24
 8013770:	af00      	add	r7, sp, #0
 8013772:	60f8      	str	r0, [r7, #12]
 8013774:	460b      	mov	r3, r1
 8013776:	607a      	str	r2, [r7, #4]
 8013778:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 801377a:	7afb      	ldrb	r3, [r7, #11]
 801377c:	2b00      	cmp	r3, #0
 801377e:	d16c      	bne.n	801385a <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 8013780:	68fb      	ldr	r3, [r7, #12]
 8013782:	3314      	adds	r3, #20
 8013784:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 801378c:	2b02      	cmp	r3, #2
 801378e:	d157      	bne.n	8013840 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 8013790:	697b      	ldr	r3, [r7, #20]
 8013792:	689a      	ldr	r2, [r3, #8]
 8013794:	697b      	ldr	r3, [r7, #20]
 8013796:	68db      	ldr	r3, [r3, #12]
 8013798:	429a      	cmp	r2, r3
 801379a:	d915      	bls.n	80137c8 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 801379c:	697b      	ldr	r3, [r7, #20]
 801379e:	689a      	ldr	r2, [r3, #8]
 80137a0:	697b      	ldr	r3, [r7, #20]
 80137a2:	68db      	ldr	r3, [r3, #12]
 80137a4:	1ad2      	subs	r2, r2, r3
 80137a6:	697b      	ldr	r3, [r7, #20]
 80137a8:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 80137aa:	697b      	ldr	r3, [r7, #20]
 80137ac:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 80137ae:	b29b      	uxth	r3, r3
 80137b0:	461a      	mov	r2, r3
 80137b2:	6879      	ldr	r1, [r7, #4]
 80137b4:	68f8      	ldr	r0, [r7, #12]
 80137b6:	f000 fd48 	bl	801424a <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80137ba:	2300      	movs	r3, #0
 80137bc:	2200      	movs	r2, #0
 80137be:	2100      	movs	r1, #0
 80137c0:	68f8      	ldr	r0, [r7, #12]
 80137c2:	f7f0 ffef 	bl	80047a4 <USBD_LL_PrepareReceive>
 80137c6:	e03b      	b.n	8013840 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 80137c8:	697b      	ldr	r3, [r7, #20]
 80137ca:	685b      	ldr	r3, [r3, #4]
 80137cc:	697a      	ldr	r2, [r7, #20]
 80137ce:	68d2      	ldr	r2, [r2, #12]
 80137d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80137d4:	fb02 f201 	mul.w	r2, r2, r1
 80137d8:	1a9b      	subs	r3, r3, r2
 80137da:	2b00      	cmp	r3, #0
 80137dc:	d11c      	bne.n	8013818 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 80137de:	697b      	ldr	r3, [r7, #20]
 80137e0:	685a      	ldr	r2, [r3, #4]
 80137e2:	697b      	ldr	r3, [r7, #20]
 80137e4:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 80137e6:	429a      	cmp	r2, r3
 80137e8:	d316      	bcc.n	8013818 <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 80137ea:	697b      	ldr	r3, [r7, #20]
 80137ec:	685a      	ldr	r2, [r3, #4]
 80137ee:	68fb      	ldr	r3, [r7, #12]
 80137f0:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 80137f4:	429a      	cmp	r2, r3
 80137f6:	d20f      	bcs.n	8013818 <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80137f8:	2200      	movs	r2, #0
 80137fa:	2100      	movs	r1, #0
 80137fc:	68f8      	ldr	r0, [r7, #12]
 80137fe:	f000 fd24 	bl	801424a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	2200      	movs	r2, #0
 8013806:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 801380a:	2300      	movs	r3, #0
 801380c:	2200      	movs	r2, #0
 801380e:	2100      	movs	r1, #0
 8013810:	68f8      	ldr	r0, [r7, #12]
 8013812:	f7f0 ffc7 	bl	80047a4 <USBD_LL_PrepareReceive>
 8013816:	e013      	b.n	8013840 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8013818:	68fb      	ldr	r3, [r7, #12]
 801381a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801381e:	68db      	ldr	r3, [r3, #12]
 8013820:	2b00      	cmp	r3, #0
 8013822:	d00a      	beq.n	801383a <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013824:	68fb      	ldr	r3, [r7, #12]
 8013826:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 801382a:	2b03      	cmp	r3, #3
 801382c:	d105      	bne.n	801383a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013834:	68db      	ldr	r3, [r3, #12]
 8013836:	68f8      	ldr	r0, [r7, #12]
 8013838:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 801383a:	68f8      	ldr	r0, [r7, #12]
 801383c:	f000 fd3c 	bl	80142b8 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8013846:	2b01      	cmp	r3, #1
 8013848:	d11a      	bne.n	8013880 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 801384a:	68f8      	ldr	r0, [r7, #12]
 801384c:	f7ff fea9 	bl	80135a2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 8013850:	68fb      	ldr	r3, [r7, #12]
 8013852:	2200      	movs	r2, #0
 8013854:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8013858:	e012      	b.n	8013880 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013860:	695b      	ldr	r3, [r3, #20]
 8013862:	2b00      	cmp	r3, #0
 8013864:	d00c      	beq.n	8013880 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013866:	68fb      	ldr	r3, [r7, #12]
 8013868:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 801386c:	2b03      	cmp	r3, #3
 801386e:	d107      	bne.n	8013880 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8013870:	68fb      	ldr	r3, [r7, #12]
 8013872:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013876:	695b      	ldr	r3, [r3, #20]
 8013878:	7afa      	ldrb	r2, [r7, #11]
 801387a:	4611      	mov	r1, r2
 801387c:	68f8      	ldr	r0, [r7, #12]
 801387e:	4798      	blx	r3
  }  
  return USBD_OK;
 8013880:	2300      	movs	r3, #0
}
 8013882:	4618      	mov	r0, r3
 8013884:	3718      	adds	r7, #24
 8013886:	46bd      	mov	sp, r7
 8013888:	bd80      	pop	{r7, pc}

0801388a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 801388a:	b580      	push	{r7, lr}
 801388c:	b082      	sub	sp, #8
 801388e:	af00      	add	r7, sp, #0
 8013890:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8013892:	2340      	movs	r3, #64	; 0x40
 8013894:	2200      	movs	r2, #0
 8013896:	2100      	movs	r1, #0
 8013898:	6878      	ldr	r0, [r7, #4]
 801389a:	f7f0 feed 	bl	8004678 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	2240      	movs	r2, #64	; 0x40
 80138a2:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 80138a6:	2340      	movs	r3, #64	; 0x40
 80138a8:	2200      	movs	r2, #0
 80138aa:	2180      	movs	r1, #128	; 0x80
 80138ac:	6878      	ldr	r0, [r7, #4]
 80138ae:	f7f0 fee3 	bl	8004678 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	2240      	movs	r2, #64	; 0x40
 80138b6:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	2201      	movs	r2, #1
 80138bc:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80138c6:	2b00      	cmp	r3, #0
 80138c8:	d009      	beq.n	80138de <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80138d0:	685b      	ldr	r3, [r3, #4]
 80138d2:	687a      	ldr	r2, [r7, #4]
 80138d4:	6852      	ldr	r2, [r2, #4]
 80138d6:	b2d2      	uxtb	r2, r2
 80138d8:	4611      	mov	r1, r2
 80138da:	6878      	ldr	r0, [r7, #4]
 80138dc:	4798      	blx	r3
 
  
  return USBD_OK;
 80138de:	2300      	movs	r3, #0
}
 80138e0:	4618      	mov	r0, r3
 80138e2:	3708      	adds	r7, #8
 80138e4:	46bd      	mov	sp, r7
 80138e6:	bd80      	pop	{r7, pc}

080138e8 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 80138e8:	b480      	push	{r7}
 80138ea:	b083      	sub	sp, #12
 80138ec:	af00      	add	r7, sp, #0
 80138ee:	6078      	str	r0, [r7, #4]
 80138f0:	460b      	mov	r3, r1
 80138f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	78fa      	ldrb	r2, [r7, #3]
 80138f8:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 80138fa:	2300      	movs	r3, #0
}
 80138fc:	4618      	mov	r0, r3
 80138fe:	370c      	adds	r7, #12
 8013900:	46bd      	mov	sp, r7
 8013902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013906:	4770      	bx	lr

08013908 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8013908:	b480      	push	{r7}
 801390a:	b083      	sub	sp, #12
 801390c:	af00      	add	r7, sp, #0
 801390e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	2204      	movs	r2, #4
 8013920:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8013924:	2300      	movs	r3, #0
}
 8013926:	4618      	mov	r0, r3
 8013928:	370c      	adds	r7, #12
 801392a:	46bd      	mov	sp, r7
 801392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013930:	4770      	bx	lr

08013932 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8013932:	b480      	push	{r7}
 8013934:	b083      	sub	sp, #12
 8013936:	af00      	add	r7, sp, #0
 8013938:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8013946:	2300      	movs	r3, #0
}
 8013948:	4618      	mov	r0, r3
 801394a:	370c      	adds	r7, #12
 801394c:	46bd      	mov	sp, r7
 801394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013952:	4770      	bx	lr

08013954 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8013954:	b580      	push	{r7, lr}
 8013956:	b082      	sub	sp, #8
 8013958:	af00      	add	r7, sp, #0
 801395a:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8013962:	2b03      	cmp	r3, #3
 8013964:	d10b      	bne.n	801397e <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801396c:	69db      	ldr	r3, [r3, #28]
 801396e:	2b00      	cmp	r3, #0
 8013970:	d005      	beq.n	801397e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013978:	69db      	ldr	r3, [r3, #28]
 801397a:	6878      	ldr	r0, [r7, #4]
 801397c:	4798      	blx	r3
    }
  }
  return USBD_OK;
 801397e:	2300      	movs	r3, #0
}
 8013980:	4618      	mov	r0, r3
 8013982:	3708      	adds	r7, #8
 8013984:	46bd      	mov	sp, r7
 8013986:	bd80      	pop	{r7, pc}

08013988 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8013988:	b480      	push	{r7}
 801398a:	b083      	sub	sp, #12
 801398c:	af00      	add	r7, sp, #0
 801398e:	6078      	str	r0, [r7, #4]
 8013990:	460b      	mov	r3, r1
 8013992:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8013994:	2300      	movs	r3, #0
}
 8013996:	4618      	mov	r0, r3
 8013998:	370c      	adds	r7, #12
 801399a:	46bd      	mov	sp, r7
 801399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139a0:	4770      	bx	lr

080139a2 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 80139a2:	b480      	push	{r7}
 80139a4:	b083      	sub	sp, #12
 80139a6:	af00      	add	r7, sp, #0
 80139a8:	6078      	str	r0, [r7, #4]
 80139aa:	460b      	mov	r3, r1
 80139ac:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 80139ae:	2300      	movs	r3, #0
}
 80139b0:	4618      	mov	r0, r3
 80139b2:	370c      	adds	r7, #12
 80139b4:	46bd      	mov	sp, r7
 80139b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139ba:	4770      	bx	lr

080139bc <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 80139bc:	b480      	push	{r7}
 80139be:	b083      	sub	sp, #12
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 80139c4:	2300      	movs	r3, #0
}
 80139c6:	4618      	mov	r0, r3
 80139c8:	370c      	adds	r7, #12
 80139ca:	46bd      	mov	sp, r7
 80139cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139d0:	4770      	bx	lr

080139d2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 80139d2:	b580      	push	{r7, lr}
 80139d4:	b082      	sub	sp, #8
 80139d6:	af00      	add	r7, sp, #0
 80139d8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	2201      	movs	r2, #1
 80139de:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80139e8:	685b      	ldr	r3, [r3, #4]
 80139ea:	687a      	ldr	r2, [r7, #4]
 80139ec:	6852      	ldr	r2, [r2, #4]
 80139ee:	b2d2      	uxtb	r2, r2
 80139f0:	4611      	mov	r1, r2
 80139f2:	6878      	ldr	r0, [r7, #4]
 80139f4:	4798      	blx	r3
   
  return USBD_OK;
 80139f6:	2300      	movs	r3, #0
}
 80139f8:	4618      	mov	r0, r3
 80139fa:	3708      	adds	r7, #8
 80139fc:	46bd      	mov	sp, r7
 80139fe:	bd80      	pop	{r7, pc}

08013a00 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8013a00:	b580      	push	{r7, lr}
 8013a02:	b084      	sub	sp, #16
 8013a04:	af00      	add	r7, sp, #0
 8013a06:	6078      	str	r0, [r7, #4]
 8013a08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 8013a0a:	2300      	movs	r3, #0
 8013a0c:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 8013a0e:	683b      	ldr	r3, [r7, #0]
 8013a10:	785b      	ldrb	r3, [r3, #1]
 8013a12:	2b09      	cmp	r3, #9
 8013a14:	d839      	bhi.n	8013a8a <USBD_StdDevReq+0x8a>
 8013a16:	a201      	add	r2, pc, #4	; (adr r2, 8013a1c <USBD_StdDevReq+0x1c>)
 8013a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a1c:	08013a6d 	.word	0x08013a6d
 8013a20:	08013a81 	.word	0x08013a81
 8013a24:	08013a8b 	.word	0x08013a8b
 8013a28:	08013a77 	.word	0x08013a77
 8013a2c:	08013a8b 	.word	0x08013a8b
 8013a30:	08013a4f 	.word	0x08013a4f
 8013a34:	08013a45 	.word	0x08013a45
 8013a38:	08013a8b 	.word	0x08013a8b
 8013a3c:	08013a63 	.word	0x08013a63
 8013a40:	08013a59 	.word	0x08013a59
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8013a44:	6839      	ldr	r1, [r7, #0]
 8013a46:	6878      	ldr	r0, [r7, #4]
 8013a48:	f000 f93a 	bl	8013cc0 <USBD_GetDescriptor>
    break;
 8013a4c:	e022      	b.n	8013a94 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8013a4e:	6839      	ldr	r1, [r7, #0]
 8013a50:	6878      	ldr	r0, [r7, #4]
 8013a52:	f000 fa29 	bl	8013ea8 <USBD_SetAddress>
    break;
 8013a56:	e01d      	b.n	8013a94 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 8013a58:	6839      	ldr	r1, [r7, #0]
 8013a5a:	6878      	ldr	r0, [r7, #4]
 8013a5c:	f000 fa64 	bl	8013f28 <USBD_SetConfig>
    break;
 8013a60:	e018      	b.n	8013a94 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8013a62:	6839      	ldr	r1, [r7, #0]
 8013a64:	6878      	ldr	r0, [r7, #4]
 8013a66:	f000 fae7 	bl	8014038 <USBD_GetConfig>
    break;
 8013a6a:	e013      	b.n	8013a94 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8013a6c:	6839      	ldr	r1, [r7, #0]
 8013a6e:	6878      	ldr	r0, [r7, #4]
 8013a70:	f000 fb14 	bl	801409c <USBD_GetStatus>
    break;
 8013a74:	e00e      	b.n	8013a94 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 8013a76:	6839      	ldr	r1, [r7, #0]
 8013a78:	6878      	ldr	r0, [r7, #4]
 8013a7a:	f000 fb39 	bl	80140f0 <USBD_SetFeature>
    break;
 8013a7e:	e009      	b.n	8013a94 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8013a80:	6839      	ldr	r1, [r7, #0]
 8013a82:	6878      	ldr	r0, [r7, #4]
 8013a84:	f000 fb4f 	bl	8014126 <USBD_ClrFeature>
    break;
 8013a88:	e004      	b.n	8013a94 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 8013a8a:	6839      	ldr	r1, [r7, #0]
 8013a8c:	6878      	ldr	r0, [r7, #4]
 8013a8e:	f000 fbaf 	bl	80141f0 <USBD_CtlError>
    break;
 8013a92:	bf00      	nop
  }
  
  return ret;
 8013a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a96:	4618      	mov	r0, r3
 8013a98:	3710      	adds	r7, #16
 8013a9a:	46bd      	mov	sp, r7
 8013a9c:	bd80      	pop	{r7, pc}
 8013a9e:	bf00      	nop

08013aa0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8013aa0:	b580      	push	{r7, lr}
 8013aa2:	b084      	sub	sp, #16
 8013aa4:	af00      	add	r7, sp, #0
 8013aa6:	6078      	str	r0, [r7, #4]
 8013aa8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 8013aaa:	2300      	movs	r3, #0
 8013aac:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8013ab4:	2b03      	cmp	r3, #3
 8013ab6:	d11b      	bne.n	8013af0 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8013ab8:	683b      	ldr	r3, [r7, #0]
 8013aba:	889b      	ldrh	r3, [r3, #4]
 8013abc:	b2db      	uxtb	r3, r3
 8013abe:	2b01      	cmp	r3, #1
 8013ac0:	d811      	bhi.n	8013ae6 <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013ac8:	689b      	ldr	r3, [r3, #8]
 8013aca:	6839      	ldr	r1, [r7, #0]
 8013acc:	6878      	ldr	r0, [r7, #4]
 8013ace:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8013ad0:	683b      	ldr	r3, [r7, #0]
 8013ad2:	88db      	ldrh	r3, [r3, #6]
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d110      	bne.n	8013afa <USBD_StdItfReq+0x5a>
 8013ad8:	7bfb      	ldrb	r3, [r7, #15]
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d10d      	bne.n	8013afa <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8013ade:	6878      	ldr	r0, [r7, #4]
 8013ae0:	f000 fbd7 	bl	8014292 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8013ae4:	e009      	b.n	8013afa <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 8013ae6:	6839      	ldr	r1, [r7, #0]
 8013ae8:	6878      	ldr	r0, [r7, #4]
 8013aea:	f000 fb81 	bl	80141f0 <USBD_CtlError>
    break;
 8013aee:	e004      	b.n	8013afa <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8013af0:	6839      	ldr	r1, [r7, #0]
 8013af2:	6878      	ldr	r0, [r7, #4]
 8013af4:	f000 fb7c 	bl	80141f0 <USBD_CtlError>
    break;
 8013af8:	e000      	b.n	8013afc <USBD_StdItfReq+0x5c>
    break;
 8013afa:	bf00      	nop
  }
  return USBD_OK;
 8013afc:	2300      	movs	r3, #0
}
 8013afe:	4618      	mov	r0, r3
 8013b00:	3710      	adds	r7, #16
 8013b02:	46bd      	mov	sp, r7
 8013b04:	bd80      	pop	{r7, pc}

08013b06 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8013b06:	b580      	push	{r7, lr}
 8013b08:	b084      	sub	sp, #16
 8013b0a:	af00      	add	r7, sp, #0
 8013b0c:	6078      	str	r0, [r7, #4]
 8013b0e:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 8013b10:	2300      	movs	r3, #0
 8013b12:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8013b14:	683b      	ldr	r3, [r7, #0]
 8013b16:	889b      	ldrh	r3, [r3, #4]
 8013b18:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8013b1a:	683b      	ldr	r3, [r7, #0]
 8013b1c:	781b      	ldrb	r3, [r3, #0]
 8013b1e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013b22:	2b20      	cmp	r3, #32
 8013b24:	d108      	bne.n	8013b38 <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013b2c:	689b      	ldr	r3, [r3, #8]
 8013b2e:	6839      	ldr	r1, [r7, #0]
 8013b30:	6878      	ldr	r0, [r7, #4]
 8013b32:	4798      	blx	r3
    
    return USBD_OK;
 8013b34:	2300      	movs	r3, #0
 8013b36:	e0be      	b.n	8013cb6 <USBD_StdEPReq+0x1b0>
  }
  
  switch (req->bRequest) 
 8013b38:	683b      	ldr	r3, [r7, #0]
 8013b3a:	785b      	ldrb	r3, [r3, #1]
 8013b3c:	2b03      	cmp	r3, #3
 8013b3e:	d007      	beq.n	8013b50 <USBD_StdEPReq+0x4a>
 8013b40:	2b03      	cmp	r3, #3
 8013b42:	f300 80b6 	bgt.w	8013cb2 <USBD_StdEPReq+0x1ac>
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d06d      	beq.n	8013c26 <USBD_StdEPReq+0x120>
 8013b4a:	2b01      	cmp	r3, #1
 8013b4c:	d035      	beq.n	8013bba <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 8013b4e:	e0b0      	b.n	8013cb2 <USBD_StdEPReq+0x1ac>
    switch (pdev->dev_state) 
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8013b56:	2b02      	cmp	r3, #2
 8013b58:	d002      	beq.n	8013b60 <USBD_StdEPReq+0x5a>
 8013b5a:	2b03      	cmp	r3, #3
 8013b5c:	d00c      	beq.n	8013b78 <USBD_StdEPReq+0x72>
 8013b5e:	e025      	b.n	8013bac <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8013b60:	7bbb      	ldrb	r3, [r7, #14]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d027      	beq.n	8013bb6 <USBD_StdEPReq+0xb0>
 8013b66:	7bbb      	ldrb	r3, [r7, #14]
 8013b68:	2b80      	cmp	r3, #128	; 0x80
 8013b6a:	d024      	beq.n	8013bb6 <USBD_StdEPReq+0xb0>
        USBD_LL_StallEP(pdev , ep_addr);
 8013b6c:	7bbb      	ldrb	r3, [r7, #14]
 8013b6e:	4619      	mov	r1, r3
 8013b70:	6878      	ldr	r0, [r7, #4]
 8013b72:	f7f0 fd9b 	bl	80046ac <USBD_LL_StallEP>
      break;	
 8013b76:	e01e      	b.n	8013bb6 <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8013b78:	683b      	ldr	r3, [r7, #0]
 8013b7a:	885b      	ldrh	r3, [r3, #2]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d10a      	bne.n	8013b96 <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8013b80:	7bbb      	ldrb	r3, [r7, #14]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d007      	beq.n	8013b96 <USBD_StdEPReq+0x90>
 8013b86:	7bbb      	ldrb	r3, [r7, #14]
 8013b88:	2b80      	cmp	r3, #128	; 0x80
 8013b8a:	d004      	beq.n	8013b96 <USBD_StdEPReq+0x90>
          USBD_LL_StallEP(pdev , ep_addr);
 8013b8c:	7bbb      	ldrb	r3, [r7, #14]
 8013b8e:	4619      	mov	r1, r3
 8013b90:	6878      	ldr	r0, [r7, #4]
 8013b92:	f7f0 fd8b 	bl	80046ac <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013b9c:	689b      	ldr	r3, [r3, #8]
 8013b9e:	6839      	ldr	r1, [r7, #0]
 8013ba0:	6878      	ldr	r0, [r7, #4]
 8013ba2:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8013ba4:	6878      	ldr	r0, [r7, #4]
 8013ba6:	f000 fb74 	bl	8014292 <USBD_CtlSendStatus>
      break;
 8013baa:	e005      	b.n	8013bb8 <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 8013bac:	6839      	ldr	r1, [r7, #0]
 8013bae:	6878      	ldr	r0, [r7, #4]
 8013bb0:	f000 fb1e 	bl	80141f0 <USBD_CtlError>
      break;    
 8013bb4:	e000      	b.n	8013bb8 <USBD_StdEPReq+0xb2>
      break;	
 8013bb6:	bf00      	nop
    break;
 8013bb8:	e07c      	b.n	8013cb4 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8013bc0:	2b02      	cmp	r3, #2
 8013bc2:	d002      	beq.n	8013bca <USBD_StdEPReq+0xc4>
 8013bc4:	2b03      	cmp	r3, #3
 8013bc6:	d00c      	beq.n	8013be2 <USBD_StdEPReq+0xdc>
 8013bc8:	e024      	b.n	8013c14 <USBD_StdEPReq+0x10e>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8013bca:	7bbb      	ldrb	r3, [r7, #14]
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d026      	beq.n	8013c1e <USBD_StdEPReq+0x118>
 8013bd0:	7bbb      	ldrb	r3, [r7, #14]
 8013bd2:	2b80      	cmp	r3, #128	; 0x80
 8013bd4:	d023      	beq.n	8013c1e <USBD_StdEPReq+0x118>
        USBD_LL_StallEP(pdev , ep_addr);
 8013bd6:	7bbb      	ldrb	r3, [r7, #14]
 8013bd8:	4619      	mov	r1, r3
 8013bda:	6878      	ldr	r0, [r7, #4]
 8013bdc:	f7f0 fd66 	bl	80046ac <USBD_LL_StallEP>
      break;	
 8013be0:	e01d      	b.n	8013c1e <USBD_StdEPReq+0x118>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8013be2:	683b      	ldr	r3, [r7, #0]
 8013be4:	885b      	ldrh	r3, [r3, #2]
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	d11b      	bne.n	8013c22 <USBD_StdEPReq+0x11c>
        if ((ep_addr & 0x7F) != 0x00) 
 8013bea:	7bbb      	ldrb	r3, [r7, #14]
 8013bec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	d00b      	beq.n	8013c0c <USBD_StdEPReq+0x106>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8013bf4:	7bbb      	ldrb	r3, [r7, #14]
 8013bf6:	4619      	mov	r1, r3
 8013bf8:	6878      	ldr	r0, [r7, #4]
 8013bfa:	f7f0 fd6a 	bl	80046d2 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013c04:	689b      	ldr	r3, [r3, #8]
 8013c06:	6839      	ldr	r1, [r7, #0]
 8013c08:	6878      	ldr	r0, [r7, #4]
 8013c0a:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8013c0c:	6878      	ldr	r0, [r7, #4]
 8013c0e:	f000 fb40 	bl	8014292 <USBD_CtlSendStatus>
      break;
 8013c12:	e006      	b.n	8013c22 <USBD_StdEPReq+0x11c>
      USBD_CtlError(pdev , req);
 8013c14:	6839      	ldr	r1, [r7, #0]
 8013c16:	6878      	ldr	r0, [r7, #4]
 8013c18:	f000 faea 	bl	80141f0 <USBD_CtlError>
      break;    
 8013c1c:	e002      	b.n	8013c24 <USBD_StdEPReq+0x11e>
      break;	
 8013c1e:	bf00      	nop
 8013c20:	e048      	b.n	8013cb4 <USBD_StdEPReq+0x1ae>
      break;
 8013c22:	bf00      	nop
    break;
 8013c24:	e046      	b.n	8013cb4 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8013c2c:	2b02      	cmp	r3, #2
 8013c2e:	d002      	beq.n	8013c36 <USBD_StdEPReq+0x130>
 8013c30:	2b03      	cmp	r3, #3
 8013c32:	d00b      	beq.n	8013c4c <USBD_StdEPReq+0x146>
 8013c34:	e036      	b.n	8013ca4 <USBD_StdEPReq+0x19e>
      if ((ep_addr & 0x7F) != 0x00) 
 8013c36:	7bbb      	ldrb	r3, [r7, #14]
 8013c38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	d036      	beq.n	8013cae <USBD_StdEPReq+0x1a8>
        USBD_LL_StallEP(pdev , ep_addr);
 8013c40:	7bbb      	ldrb	r3, [r7, #14]
 8013c42:	4619      	mov	r1, r3
 8013c44:	6878      	ldr	r0, [r7, #4]
 8013c46:	f7f0 fd31 	bl	80046ac <USBD_LL_StallEP>
      break;	
 8013c4a:	e030      	b.n	8013cae <USBD_StdEPReq+0x1a8>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8013c4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	da08      	bge.n	8013c66 <USBD_StdEPReq+0x160>
 8013c54:	7bbb      	ldrb	r3, [r7, #14]
 8013c56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013c5a:	3301      	adds	r3, #1
 8013c5c:	011b      	lsls	r3, r3, #4
 8013c5e:	687a      	ldr	r2, [r7, #4]
 8013c60:	4413      	add	r3, r2
 8013c62:	3304      	adds	r3, #4
 8013c64:	e007      	b.n	8013c76 <USBD_StdEPReq+0x170>
                                         &pdev->ep_out[ep_addr & 0x7F];
 8013c66:	7bbb      	ldrb	r3, [r7, #14]
 8013c68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8013c6c:	3310      	adds	r3, #16
 8013c6e:	011b      	lsls	r3, r3, #4
 8013c70:	687a      	ldr	r2, [r7, #4]
 8013c72:	4413      	add	r3, r2
 8013c74:	3304      	adds	r3, #4
 8013c76:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8013c78:	7bbb      	ldrb	r3, [r7, #14]
 8013c7a:	4619      	mov	r1, r3
 8013c7c:	6878      	ldr	r0, [r7, #4]
 8013c7e:	f7f0 fd3b 	bl	80046f8 <USBD_LL_IsStallEP>
 8013c82:	4603      	mov	r3, r0
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d003      	beq.n	8013c90 <USBD_StdEPReq+0x18a>
        pep->status = 0x0001;     
 8013c88:	68bb      	ldr	r3, [r7, #8]
 8013c8a:	2201      	movs	r2, #1
 8013c8c:	601a      	str	r2, [r3, #0]
 8013c8e:	e002      	b.n	8013c96 <USBD_StdEPReq+0x190>
        pep->status = 0x0000;  
 8013c90:	68bb      	ldr	r3, [r7, #8]
 8013c92:	2200      	movs	r2, #0
 8013c94:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 8013c96:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 8013c98:	2202      	movs	r2, #2
 8013c9a:	4619      	mov	r1, r3
 8013c9c:	6878      	ldr	r0, [r7, #4]
 8013c9e:	f000 fab8 	bl	8014212 <USBD_CtlSendData>
      break;
 8013ca2:	e005      	b.n	8013cb0 <USBD_StdEPReq+0x1aa>
      USBD_CtlError(pdev , req);
 8013ca4:	6839      	ldr	r1, [r7, #0]
 8013ca6:	6878      	ldr	r0, [r7, #4]
 8013ca8:	f000 faa2 	bl	80141f0 <USBD_CtlError>
      break;
 8013cac:	e000      	b.n	8013cb0 <USBD_StdEPReq+0x1aa>
      break;	
 8013cae:	bf00      	nop
    break;
 8013cb0:	e000      	b.n	8013cb4 <USBD_StdEPReq+0x1ae>
    break;
 8013cb2:	bf00      	nop
  }
  return ret;
 8013cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8013cb6:	4618      	mov	r0, r3
 8013cb8:	3710      	adds	r7, #16
 8013cba:	46bd      	mov	sp, r7
 8013cbc:	bd80      	pop	{r7, pc}
	...

08013cc0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8013cc0:	b580      	push	{r7, lr}
 8013cc2:	b084      	sub	sp, #16
 8013cc4:	af00      	add	r7, sp, #0
 8013cc6:	6078      	str	r0, [r7, #4]
 8013cc8:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8013cca:	683b      	ldr	r3, [r7, #0]
 8013ccc:	885b      	ldrh	r3, [r3, #2]
 8013cce:	0a1b      	lsrs	r3, r3, #8
 8013cd0:	b29b      	uxth	r3, r3
 8013cd2:	3b01      	subs	r3, #1
 8013cd4:	2b06      	cmp	r3, #6
 8013cd6:	f200 80c9 	bhi.w	8013e6c <USBD_GetDescriptor+0x1ac>
 8013cda:	a201      	add	r2, pc, #4	; (adr r2, 8013ce0 <USBD_GetDescriptor+0x20>)
 8013cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ce0:	08013cfd 	.word	0x08013cfd
 8013ce4:	08013d15 	.word	0x08013d15
 8013ce8:	08013d55 	.word	0x08013d55
 8013cec:	08013e6d 	.word	0x08013e6d
 8013cf0:	08013e6d 	.word	0x08013e6d
 8013cf4:	08013e19 	.word	0x08013e19
 8013cf8:	08013e3f 	.word	0x08013e3f
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8013d02:	681b      	ldr	r3, [r3, #0]
 8013d04:	687a      	ldr	r2, [r7, #4]
 8013d06:	7c12      	ldrb	r2, [r2, #16]
 8013d08:	f107 010a 	add.w	r1, r7, #10
 8013d0c:	4610      	mov	r0, r2
 8013d0e:	4798      	blx	r3
 8013d10:	60f8      	str	r0, [r7, #12]
    break;
 8013d12:	e0b0      	b.n	8013e76 <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	7c1b      	ldrb	r3, [r3, #16]
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d10d      	bne.n	8013d38 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013d24:	f107 020a 	add.w	r2, r7, #10
 8013d28:	4610      	mov	r0, r2
 8013d2a:	4798      	blx	r3
 8013d2c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	3301      	adds	r3, #1
 8013d32:	2202      	movs	r2, #2
 8013d34:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8013d36:	e09e      	b.n	8013e76 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d40:	f107 020a 	add.w	r2, r7, #10
 8013d44:	4610      	mov	r0, r2
 8013d46:	4798      	blx	r3
 8013d48:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013d4a:	68fb      	ldr	r3, [r7, #12]
 8013d4c:	3301      	adds	r3, #1
 8013d4e:	2202      	movs	r2, #2
 8013d50:	701a      	strb	r2, [r3, #0]
    break;
 8013d52:	e090      	b.n	8013e76 <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8013d54:	683b      	ldr	r3, [r7, #0]
 8013d56:	885b      	ldrh	r3, [r3, #2]
 8013d58:	b2db      	uxtb	r3, r3
 8013d5a:	2b05      	cmp	r3, #5
 8013d5c:	d856      	bhi.n	8013e0c <USBD_GetDescriptor+0x14c>
 8013d5e:	a201      	add	r2, pc, #4	; (adr r2, 8013d64 <USBD_GetDescriptor+0xa4>)
 8013d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d64:	08013d7d 	.word	0x08013d7d
 8013d68:	08013d95 	.word	0x08013d95
 8013d6c:	08013dad 	.word	0x08013dad
 8013d70:	08013dc5 	.word	0x08013dc5
 8013d74:	08013ddd 	.word	0x08013ddd
 8013d78:	08013df5 	.word	0x08013df5
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8013d82:	685b      	ldr	r3, [r3, #4]
 8013d84:	687a      	ldr	r2, [r7, #4]
 8013d86:	7c12      	ldrb	r2, [r2, #16]
 8013d88:	f107 010a 	add.w	r1, r7, #10
 8013d8c:	4610      	mov	r0, r2
 8013d8e:	4798      	blx	r3
 8013d90:	60f8      	str	r0, [r7, #12]
      break;
 8013d92:	e040      	b.n	8013e16 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8013d9a:	689b      	ldr	r3, [r3, #8]
 8013d9c:	687a      	ldr	r2, [r7, #4]
 8013d9e:	7c12      	ldrb	r2, [r2, #16]
 8013da0:	f107 010a 	add.w	r1, r7, #10
 8013da4:	4610      	mov	r0, r2
 8013da6:	4798      	blx	r3
 8013da8:	60f8      	str	r0, [r7, #12]
      break;
 8013daa:	e034      	b.n	8013e16 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8013db2:	68db      	ldr	r3, [r3, #12]
 8013db4:	687a      	ldr	r2, [r7, #4]
 8013db6:	7c12      	ldrb	r2, [r2, #16]
 8013db8:	f107 010a 	add.w	r1, r7, #10
 8013dbc:	4610      	mov	r0, r2
 8013dbe:	4798      	blx	r3
 8013dc0:	60f8      	str	r0, [r7, #12]
      break;
 8013dc2:	e028      	b.n	8013e16 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8013dca:	691b      	ldr	r3, [r3, #16]
 8013dcc:	687a      	ldr	r2, [r7, #4]
 8013dce:	7c12      	ldrb	r2, [r2, #16]
 8013dd0:	f107 010a 	add.w	r1, r7, #10
 8013dd4:	4610      	mov	r0, r2
 8013dd6:	4798      	blx	r3
 8013dd8:	60f8      	str	r0, [r7, #12]
      break;
 8013dda:	e01c      	b.n	8013e16 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8013de2:	695b      	ldr	r3, [r3, #20]
 8013de4:	687a      	ldr	r2, [r7, #4]
 8013de6:	7c12      	ldrb	r2, [r2, #16]
 8013de8:	f107 010a 	add.w	r1, r7, #10
 8013dec:	4610      	mov	r0, r2
 8013dee:	4798      	blx	r3
 8013df0:	60f8      	str	r0, [r7, #12]
      break;
 8013df2:	e010      	b.n	8013e16 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8013dfa:	699b      	ldr	r3, [r3, #24]
 8013dfc:	687a      	ldr	r2, [r7, #4]
 8013dfe:	7c12      	ldrb	r2, [r2, #16]
 8013e00:	f107 010a 	add.w	r1, r7, #10
 8013e04:	4610      	mov	r0, r2
 8013e06:	4798      	blx	r3
 8013e08:	60f8      	str	r0, [r7, #12]
      break;
 8013e0a:	e004      	b.n	8013e16 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8013e0c:	6839      	ldr	r1, [r7, #0]
 8013e0e:	6878      	ldr	r0, [r7, #4]
 8013e10:	f000 f9ee 	bl	80141f0 <USBD_CtlError>
      return;
 8013e14:	e044      	b.n	8013ea0 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 8013e16:	e02e      	b.n	8013e76 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	7c1b      	ldrb	r3, [r3, #16]
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	d109      	bne.n	8013e34 <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013e28:	f107 020a 	add.w	r2, r7, #10
 8013e2c:	4610      	mov	r0, r2
 8013e2e:	4798      	blx	r3
 8013e30:	60f8      	str	r0, [r7, #12]
      break;
 8013e32:	e020      	b.n	8013e76 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8013e34:	6839      	ldr	r1, [r7, #0]
 8013e36:	6878      	ldr	r0, [r7, #4]
 8013e38:	f000 f9da 	bl	80141f0 <USBD_CtlError>
      return;
 8013e3c:	e030      	b.n	8013ea0 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	7c1b      	ldrb	r3, [r3, #16]
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d10d      	bne.n	8013e62 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013e4e:	f107 020a 	add.w	r2, r7, #10
 8013e52:	4610      	mov	r0, r2
 8013e54:	4798      	blx	r3
 8013e56:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013e58:	68fb      	ldr	r3, [r7, #12]
 8013e5a:	3301      	adds	r3, #1
 8013e5c:	2207      	movs	r2, #7
 8013e5e:	701a      	strb	r2, [r3, #0]
      break; 
 8013e60:	e009      	b.n	8013e76 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8013e62:	6839      	ldr	r1, [r7, #0]
 8013e64:	6878      	ldr	r0, [r7, #4]
 8013e66:	f000 f9c3 	bl	80141f0 <USBD_CtlError>
      return;
 8013e6a:	e019      	b.n	8013ea0 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 8013e6c:	6839      	ldr	r1, [r7, #0]
 8013e6e:	6878      	ldr	r0, [r7, #4]
 8013e70:	f000 f9be 	bl	80141f0 <USBD_CtlError>
    return;
 8013e74:	e014      	b.n	8013ea0 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 8013e76:	897b      	ldrh	r3, [r7, #10]
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d011      	beq.n	8013ea0 <USBD_GetDescriptor+0x1e0>
 8013e7c:	683b      	ldr	r3, [r7, #0]
 8013e7e:	88db      	ldrh	r3, [r3, #6]
 8013e80:	2b00      	cmp	r3, #0
 8013e82:	d00d      	beq.n	8013ea0 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 8013e84:	683b      	ldr	r3, [r7, #0]
 8013e86:	88da      	ldrh	r2, [r3, #6]
 8013e88:	897b      	ldrh	r3, [r7, #10]
 8013e8a:	4293      	cmp	r3, r2
 8013e8c:	bf28      	it	cs
 8013e8e:	4613      	movcs	r3, r2
 8013e90:	b29b      	uxth	r3, r3
 8013e92:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 8013e94:	897b      	ldrh	r3, [r7, #10]
 8013e96:	461a      	mov	r2, r3
 8013e98:	68f9      	ldr	r1, [r7, #12]
 8013e9a:	6878      	ldr	r0, [r7, #4]
 8013e9c:	f000 f9b9 	bl	8014212 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8013ea0:	3710      	adds	r7, #16
 8013ea2:	46bd      	mov	sp, r7
 8013ea4:	bd80      	pop	{r7, pc}
 8013ea6:	bf00      	nop

08013ea8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8013ea8:	b580      	push	{r7, lr}
 8013eaa:	b084      	sub	sp, #16
 8013eac:	af00      	add	r7, sp, #0
 8013eae:	6078      	str	r0, [r7, #4]
 8013eb0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8013eb2:	683b      	ldr	r3, [r7, #0]
 8013eb4:	889b      	ldrh	r3, [r3, #4]
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	d12c      	bne.n	8013f14 <USBD_SetAddress+0x6c>
 8013eba:	683b      	ldr	r3, [r7, #0]
 8013ebc:	88db      	ldrh	r3, [r3, #6]
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d128      	bne.n	8013f14 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8013ec2:	683b      	ldr	r3, [r7, #0]
 8013ec4:	885b      	ldrh	r3, [r3, #2]
 8013ec6:	b2db      	uxtb	r3, r3
 8013ec8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013ecc:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8013ed4:	2b03      	cmp	r3, #3
 8013ed6:	d104      	bne.n	8013ee2 <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8013ed8:	6839      	ldr	r1, [r7, #0]
 8013eda:	6878      	ldr	r0, [r7, #4]
 8013edc:	f000 f988 	bl	80141f0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8013ee0:	e01d      	b.n	8013f1e <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	7bfa      	ldrb	r2, [r7, #15]
 8013ee6:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8013eea:	7bfb      	ldrb	r3, [r7, #15]
 8013eec:	4619      	mov	r1, r3
 8013eee:	6878      	ldr	r0, [r7, #4]
 8013ef0:	f7f0 fc2e 	bl	8004750 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8013ef4:	6878      	ldr	r0, [r7, #4]
 8013ef6:	f000 f9cc 	bl	8014292 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8013efa:	7bfb      	ldrb	r3, [r7, #15]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d004      	beq.n	8013f0a <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	2202      	movs	r2, #2
 8013f04:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8013f08:	e009      	b.n	8013f1e <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	2201      	movs	r2, #1
 8013f0e:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8013f12:	e004      	b.n	8013f1e <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8013f14:	6839      	ldr	r1, [r7, #0]
 8013f16:	6878      	ldr	r0, [r7, #4]
 8013f18:	f000 f96a 	bl	80141f0 <USBD_CtlError>
  } 
}
 8013f1c:	bf00      	nop
 8013f1e:	bf00      	nop
 8013f20:	3710      	adds	r7, #16
 8013f22:	46bd      	mov	sp, r7
 8013f24:	bd80      	pop	{r7, pc}
	...

08013f28 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8013f28:	b580      	push	{r7, lr}
 8013f2a:	b082      	sub	sp, #8
 8013f2c:	af00      	add	r7, sp, #0
 8013f2e:	6078      	str	r0, [r7, #4]
 8013f30:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8013f32:	683b      	ldr	r3, [r7, #0]
 8013f34:	885b      	ldrh	r3, [r3, #2]
 8013f36:	b2da      	uxtb	r2, r3
 8013f38:	4b3e      	ldr	r3, [pc, #248]	; (8014034 <USBD_SetConfig+0x10c>)
 8013f3a:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8013f3c:	4b3d      	ldr	r3, [pc, #244]	; (8014034 <USBD_SetConfig+0x10c>)
 8013f3e:	781b      	ldrb	r3, [r3, #0]
 8013f40:	2b01      	cmp	r3, #1
 8013f42:	d904      	bls.n	8013f4e <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 8013f44:	6839      	ldr	r1, [r7, #0]
 8013f46:	6878      	ldr	r0, [r7, #4]
 8013f48:	f000 f952 	bl	80141f0 <USBD_CtlError>
 8013f4c:	e06f      	b.n	801402e <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8013f54:	2b02      	cmp	r3, #2
 8013f56:	d002      	beq.n	8013f5e <USBD_SetConfig+0x36>
 8013f58:	2b03      	cmp	r3, #3
 8013f5a:	d023      	beq.n	8013fa4 <USBD_SetConfig+0x7c>
 8013f5c:	e062      	b.n	8014024 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8013f5e:	4b35      	ldr	r3, [pc, #212]	; (8014034 <USBD_SetConfig+0x10c>)
 8013f60:	781b      	ldrb	r3, [r3, #0]
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d01a      	beq.n	8013f9c <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8013f66:	4b33      	ldr	r3, [pc, #204]	; (8014034 <USBD_SetConfig+0x10c>)
 8013f68:	781b      	ldrb	r3, [r3, #0]
 8013f6a:	461a      	mov	r2, r3
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	2203      	movs	r2, #3
 8013f74:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8013f78:	4b2e      	ldr	r3, [pc, #184]	; (8014034 <USBD_SetConfig+0x10c>)
 8013f7a:	781b      	ldrb	r3, [r3, #0]
 8013f7c:	4619      	mov	r1, r3
 8013f7e:	6878      	ldr	r0, [r7, #4]
 8013f80:	f7ff fb1a 	bl	80135b8 <USBD_SetClassConfig>
 8013f84:	4603      	mov	r3, r0
 8013f86:	2b02      	cmp	r3, #2
 8013f88:	d104      	bne.n	8013f94 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 8013f8a:	6839      	ldr	r1, [r7, #0]
 8013f8c:	6878      	ldr	r0, [r7, #4]
 8013f8e:	f000 f92f 	bl	80141f0 <USBD_CtlError>
          return;
 8013f92:	e04c      	b.n	801402e <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 8013f94:	6878      	ldr	r0, [r7, #4]
 8013f96:	f000 f97c 	bl	8014292 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8013f9a:	e048      	b.n	801402e <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 8013f9c:	6878      	ldr	r0, [r7, #4]
 8013f9e:	f000 f978 	bl	8014292 <USBD_CtlSendStatus>
      break;
 8013fa2:	e044      	b.n	801402e <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8013fa4:	4b23      	ldr	r3, [pc, #140]	; (8014034 <USBD_SetConfig+0x10c>)
 8013fa6:	781b      	ldrb	r3, [r3, #0]
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	d112      	bne.n	8013fd2 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	2202      	movs	r2, #2
 8013fb0:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8013fb4:	4b1f      	ldr	r3, [pc, #124]	; (8014034 <USBD_SetConfig+0x10c>)
 8013fb6:	781b      	ldrb	r3, [r3, #0]
 8013fb8:	461a      	mov	r2, r3
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8013fbe:	4b1d      	ldr	r3, [pc, #116]	; (8014034 <USBD_SetConfig+0x10c>)
 8013fc0:	781b      	ldrb	r3, [r3, #0]
 8013fc2:	4619      	mov	r1, r3
 8013fc4:	6878      	ldr	r0, [r7, #4]
 8013fc6:	f7ff fb16 	bl	80135f6 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8013fca:	6878      	ldr	r0, [r7, #4]
 8013fcc:	f000 f961 	bl	8014292 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8013fd0:	e02d      	b.n	801402e <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 8013fd2:	4b18      	ldr	r3, [pc, #96]	; (8014034 <USBD_SetConfig+0x10c>)
 8013fd4:	781b      	ldrb	r3, [r3, #0]
 8013fd6:	461a      	mov	r2, r3
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	685b      	ldr	r3, [r3, #4]
 8013fdc:	429a      	cmp	r2, r3
 8013fde:	d01d      	beq.n	801401c <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	685b      	ldr	r3, [r3, #4]
 8013fe4:	b2db      	uxtb	r3, r3
 8013fe6:	4619      	mov	r1, r3
 8013fe8:	6878      	ldr	r0, [r7, #4]
 8013fea:	f7ff fb04 	bl	80135f6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013fee:	4b11      	ldr	r3, [pc, #68]	; (8014034 <USBD_SetConfig+0x10c>)
 8013ff0:	781b      	ldrb	r3, [r3, #0]
 8013ff2:	461a      	mov	r2, r3
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8013ff8:	4b0e      	ldr	r3, [pc, #56]	; (8014034 <USBD_SetConfig+0x10c>)
 8013ffa:	781b      	ldrb	r3, [r3, #0]
 8013ffc:	4619      	mov	r1, r3
 8013ffe:	6878      	ldr	r0, [r7, #4]
 8014000:	f7ff fada 	bl	80135b8 <USBD_SetClassConfig>
 8014004:	4603      	mov	r3, r0
 8014006:	2b02      	cmp	r3, #2
 8014008:	d104      	bne.n	8014014 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 801400a:	6839      	ldr	r1, [r7, #0]
 801400c:	6878      	ldr	r0, [r7, #4]
 801400e:	f000 f8ef 	bl	80141f0 <USBD_CtlError>
          return;
 8014012:	e00c      	b.n	801402e <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8014014:	6878      	ldr	r0, [r7, #4]
 8014016:	f000 f93c 	bl	8014292 <USBD_CtlSendStatus>
      break;
 801401a:	e008      	b.n	801402e <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 801401c:	6878      	ldr	r0, [r7, #4]
 801401e:	f000 f938 	bl	8014292 <USBD_CtlSendStatus>
      break;
 8014022:	e004      	b.n	801402e <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 8014024:	6839      	ldr	r1, [r7, #0]
 8014026:	6878      	ldr	r0, [r7, #4]
 8014028:	f000 f8e2 	bl	80141f0 <USBD_CtlError>
      break;
 801402c:	bf00      	nop
    }
  }
}
 801402e:	3708      	adds	r7, #8
 8014030:	46bd      	mov	sp, r7
 8014032:	bd80      	pop	{r7, pc}
 8014034:	20000914 	.word	0x20000914

08014038 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8014038:	b580      	push	{r7, lr}
 801403a:	b082      	sub	sp, #8
 801403c:	af00      	add	r7, sp, #0
 801403e:	6078      	str	r0, [r7, #4]
 8014040:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 8014042:	683b      	ldr	r3, [r7, #0]
 8014044:	88db      	ldrh	r3, [r3, #6]
 8014046:	2b01      	cmp	r3, #1
 8014048:	d004      	beq.n	8014054 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 801404a:	6839      	ldr	r1, [r7, #0]
 801404c:	6878      	ldr	r0, [r7, #4]
 801404e:	f000 f8cf 	bl	80141f0 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 8014052:	e01f      	b.n	8014094 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801405a:	2b02      	cmp	r3, #2
 801405c:	d002      	beq.n	8014064 <USBD_GetConfig+0x2c>
 801405e:	2b03      	cmp	r3, #3
 8014060:	d00b      	beq.n	801407a <USBD_GetConfig+0x42>
 8014062:	e012      	b.n	801408a <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	2200      	movs	r2, #0
 8014068:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 801406e:	2201      	movs	r2, #1
 8014070:	4619      	mov	r1, r3
 8014072:	6878      	ldr	r0, [r7, #4]
 8014074:	f000 f8cd 	bl	8014212 <USBD_CtlSendData>
      break;
 8014078:	e00c      	b.n	8014094 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 801407e:	2201      	movs	r2, #1
 8014080:	4619      	mov	r1, r3
 8014082:	6878      	ldr	r0, [r7, #4]
 8014084:	f000 f8c5 	bl	8014212 <USBD_CtlSendData>
      break;
 8014088:	e004      	b.n	8014094 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 801408a:	6839      	ldr	r1, [r7, #0]
 801408c:	6878      	ldr	r0, [r7, #4]
 801408e:	f000 f8af 	bl	80141f0 <USBD_CtlError>
      break;
 8014092:	bf00      	nop
}
 8014094:	bf00      	nop
 8014096:	3708      	adds	r7, #8
 8014098:	46bd      	mov	sp, r7
 801409a:	bd80      	pop	{r7, pc}

0801409c <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 801409c:	b580      	push	{r7, lr}
 801409e:	b082      	sub	sp, #8
 80140a0:	af00      	add	r7, sp, #0
 80140a2:	6078      	str	r0, [r7, #4]
 80140a4:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80140ac:	3b02      	subs	r3, #2
 80140ae:	2b01      	cmp	r3, #1
 80140b0:	d815      	bhi.n	80140de <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	2201      	movs	r2, #1
 80140b6:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d005      	beq.n	80140ce <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	68db      	ldr	r3, [r3, #12]
 80140c6:	f043 0202 	orr.w	r2, r3, #2
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 80140d2:	2202      	movs	r2, #2
 80140d4:	4619      	mov	r1, r3
 80140d6:	6878      	ldr	r0, [r7, #4]
 80140d8:	f000 f89b 	bl	8014212 <USBD_CtlSendData>
                      2);
    break;
 80140dc:	e004      	b.n	80140e8 <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 80140de:	6839      	ldr	r1, [r7, #0]
 80140e0:	6878      	ldr	r0, [r7, #4]
 80140e2:	f000 f885 	bl	80141f0 <USBD_CtlError>
    break;
 80140e6:	bf00      	nop
  }
}
 80140e8:	bf00      	nop
 80140ea:	3708      	adds	r7, #8
 80140ec:	46bd      	mov	sp, r7
 80140ee:	bd80      	pop	{r7, pc}

080140f0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 80140f0:	b580      	push	{r7, lr}
 80140f2:	b082      	sub	sp, #8
 80140f4:	af00      	add	r7, sp, #0
 80140f6:	6078      	str	r0, [r7, #4]
 80140f8:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80140fa:	683b      	ldr	r3, [r7, #0]
 80140fc:	885b      	ldrh	r3, [r3, #2]
 80140fe:	2b01      	cmp	r3, #1
 8014100:	d10d      	bne.n	801411e <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	2201      	movs	r2, #1
 8014106:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8014110:	689b      	ldr	r3, [r3, #8]
 8014112:	6839      	ldr	r1, [r7, #0]
 8014114:	6878      	ldr	r0, [r7, #4]
 8014116:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8014118:	6878      	ldr	r0, [r7, #4]
 801411a:	f000 f8ba 	bl	8014292 <USBD_CtlSendStatus>
  }

}
 801411e:	bf00      	nop
 8014120:	3708      	adds	r7, #8
 8014122:	46bd      	mov	sp, r7
 8014124:	bd80      	pop	{r7, pc}

08014126 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8014126:	b580      	push	{r7, lr}
 8014128:	b082      	sub	sp, #8
 801412a:	af00      	add	r7, sp, #0
 801412c:	6078      	str	r0, [r7, #4]
 801412e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8014136:	3b02      	subs	r3, #2
 8014138:	2b01      	cmp	r3, #1
 801413a:	d812      	bhi.n	8014162 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 801413c:	683b      	ldr	r3, [r7, #0]
 801413e:	885b      	ldrh	r3, [r3, #2]
 8014140:	2b01      	cmp	r3, #1
 8014142:	d113      	bne.n	801416c <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	2200      	movs	r2, #0
 8014148:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8014152:	689b      	ldr	r3, [r3, #8]
 8014154:	6839      	ldr	r1, [r7, #0]
 8014156:	6878      	ldr	r0, [r7, #4]
 8014158:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 801415a:	6878      	ldr	r0, [r7, #4]
 801415c:	f000 f899 	bl	8014292 <USBD_CtlSendStatus>
    }
    break;
 8014160:	e004      	b.n	801416c <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 8014162:	6839      	ldr	r1, [r7, #0]
 8014164:	6878      	ldr	r0, [r7, #4]
 8014166:	f000 f843 	bl	80141f0 <USBD_CtlError>
    break;
 801416a:	e000      	b.n	801416e <USBD_ClrFeature+0x48>
    break;
 801416c:	bf00      	nop
  }
}
 801416e:	bf00      	nop
 8014170:	3708      	adds	r7, #8
 8014172:	46bd      	mov	sp, r7
 8014174:	bd80      	pop	{r7, pc}

08014176 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014176:	b480      	push	{r7}
 8014178:	b083      	sub	sp, #12
 801417a:	af00      	add	r7, sp, #0
 801417c:	6078      	str	r0, [r7, #4]
 801417e:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 8014180:	683b      	ldr	r3, [r7, #0]
 8014182:	781a      	ldrb	r2, [r3, #0]
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8014188:	683b      	ldr	r3, [r7, #0]
 801418a:	785a      	ldrb	r2, [r3, #1]
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8014190:	683b      	ldr	r3, [r7, #0]
 8014192:	3302      	adds	r3, #2
 8014194:	781b      	ldrb	r3, [r3, #0]
 8014196:	b29a      	uxth	r2, r3
 8014198:	683b      	ldr	r3, [r7, #0]
 801419a:	3303      	adds	r3, #3
 801419c:	781b      	ldrb	r3, [r3, #0]
 801419e:	b29b      	uxth	r3, r3
 80141a0:	021b      	lsls	r3, r3, #8
 80141a2:	b29b      	uxth	r3, r3
 80141a4:	4413      	add	r3, r2
 80141a6:	b29a      	uxth	r2, r3
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 80141ac:	683b      	ldr	r3, [r7, #0]
 80141ae:	3304      	adds	r3, #4
 80141b0:	781b      	ldrb	r3, [r3, #0]
 80141b2:	b29a      	uxth	r2, r3
 80141b4:	683b      	ldr	r3, [r7, #0]
 80141b6:	3305      	adds	r3, #5
 80141b8:	781b      	ldrb	r3, [r3, #0]
 80141ba:	b29b      	uxth	r3, r3
 80141bc:	021b      	lsls	r3, r3, #8
 80141be:	b29b      	uxth	r3, r3
 80141c0:	4413      	add	r3, r2
 80141c2:	b29a      	uxth	r2, r3
 80141c4:	687b      	ldr	r3, [r7, #4]
 80141c6:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 80141c8:	683b      	ldr	r3, [r7, #0]
 80141ca:	3306      	adds	r3, #6
 80141cc:	781b      	ldrb	r3, [r3, #0]
 80141ce:	b29a      	uxth	r2, r3
 80141d0:	683b      	ldr	r3, [r7, #0]
 80141d2:	3307      	adds	r3, #7
 80141d4:	781b      	ldrb	r3, [r3, #0]
 80141d6:	b29b      	uxth	r3, r3
 80141d8:	021b      	lsls	r3, r3, #8
 80141da:	b29b      	uxth	r3, r3
 80141dc:	4413      	add	r3, r2
 80141de:	b29a      	uxth	r2, r3
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	80da      	strh	r2, [r3, #6]

}
 80141e4:	bf00      	nop
 80141e6:	370c      	adds	r7, #12
 80141e8:	46bd      	mov	sp, r7
 80141ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ee:	4770      	bx	lr

080141f0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 80141f0:	b580      	push	{r7, lr}
 80141f2:	b082      	sub	sp, #8
 80141f4:	af00      	add	r7, sp, #0
 80141f6:	6078      	str	r0, [r7, #4]
 80141f8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 80141fa:	2180      	movs	r1, #128	; 0x80
 80141fc:	6878      	ldr	r0, [r7, #4]
 80141fe:	f7f0 fa55 	bl	80046ac <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8014202:	2100      	movs	r1, #0
 8014204:	6878      	ldr	r0, [r7, #4]
 8014206:	f7f0 fa51 	bl	80046ac <USBD_LL_StallEP>
}
 801420a:	bf00      	nop
 801420c:	3708      	adds	r7, #8
 801420e:	46bd      	mov	sp, r7
 8014210:	bd80      	pop	{r7, pc}

08014212 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8014212:	b580      	push	{r7, lr}
 8014214:	b084      	sub	sp, #16
 8014216:	af00      	add	r7, sp, #0
 8014218:	60f8      	str	r0, [r7, #12]
 801421a:	60b9      	str	r1, [r7, #8]
 801421c:	4613      	mov	r3, r2
 801421e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8014220:	68fb      	ldr	r3, [r7, #12]
 8014222:	2202      	movs	r2, #2
 8014224:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8014228:	88fa      	ldrh	r2, [r7, #6]
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 801422e:	88fa      	ldrh	r2, [r7, #6]
 8014230:	68fb      	ldr	r3, [r7, #12]
 8014232:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8014234:	88fb      	ldrh	r3, [r7, #6]
 8014236:	68ba      	ldr	r2, [r7, #8]
 8014238:	2100      	movs	r1, #0
 801423a:	68f8      	ldr	r0, [r7, #12]
 801423c:	f7f0 fa9b 	bl	8004776 <USBD_LL_Transmit>
  
  return USBD_OK;
 8014240:	2300      	movs	r3, #0
}
 8014242:	4618      	mov	r0, r3
 8014244:	3710      	adds	r7, #16
 8014246:	46bd      	mov	sp, r7
 8014248:	bd80      	pop	{r7, pc}

0801424a <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 801424a:	b580      	push	{r7, lr}
 801424c:	b084      	sub	sp, #16
 801424e:	af00      	add	r7, sp, #0
 8014250:	60f8      	str	r0, [r7, #12]
 8014252:	60b9      	str	r1, [r7, #8]
 8014254:	4613      	mov	r3, r2
 8014256:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8014258:	88fb      	ldrh	r3, [r7, #6]
 801425a:	68ba      	ldr	r2, [r7, #8]
 801425c:	2100      	movs	r1, #0
 801425e:	68f8      	ldr	r0, [r7, #12]
 8014260:	f7f0 fa89 	bl	8004776 <USBD_LL_Transmit>
  
  return USBD_OK;
 8014264:	2300      	movs	r3, #0
}
 8014266:	4618      	mov	r0, r3
 8014268:	3710      	adds	r7, #16
 801426a:	46bd      	mov	sp, r7
 801426c:	bd80      	pop	{r7, pc}

0801426e <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 801426e:	b580      	push	{r7, lr}
 8014270:	b084      	sub	sp, #16
 8014272:	af00      	add	r7, sp, #0
 8014274:	60f8      	str	r0, [r7, #12]
 8014276:	60b9      	str	r1, [r7, #8]
 8014278:	4613      	mov	r3, r2
 801427a:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 801427c:	88fb      	ldrh	r3, [r7, #6]
 801427e:	68ba      	ldr	r2, [r7, #8]
 8014280:	2100      	movs	r1, #0
 8014282:	68f8      	ldr	r0, [r7, #12]
 8014284:	f7f0 fa8e 	bl	80047a4 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 8014288:	2300      	movs	r3, #0
}
 801428a:	4618      	mov	r0, r3
 801428c:	3710      	adds	r7, #16
 801428e:	46bd      	mov	sp, r7
 8014290:	bd80      	pop	{r7, pc}

08014292 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8014292:	b580      	push	{r7, lr}
 8014294:	b082      	sub	sp, #8
 8014296:	af00      	add	r7, sp, #0
 8014298:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	2204      	movs	r2, #4
 801429e:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 80142a2:	2300      	movs	r3, #0
 80142a4:	2200      	movs	r2, #0
 80142a6:	2100      	movs	r1, #0
 80142a8:	6878      	ldr	r0, [r7, #4]
 80142aa:	f7f0 fa64 	bl	8004776 <USBD_LL_Transmit>
  
  return USBD_OK;
 80142ae:	2300      	movs	r3, #0
}
 80142b0:	4618      	mov	r0, r3
 80142b2:	3708      	adds	r7, #8
 80142b4:	46bd      	mov	sp, r7
 80142b6:	bd80      	pop	{r7, pc}

080142b8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 80142b8:	b580      	push	{r7, lr}
 80142ba:	b082      	sub	sp, #8
 80142bc:	af00      	add	r7, sp, #0
 80142be:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	2205      	movs	r2, #5
 80142c4:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 80142c8:	2300      	movs	r3, #0
 80142ca:	2200      	movs	r2, #0
 80142cc:	2100      	movs	r1, #0
 80142ce:	6878      	ldr	r0, [r7, #4]
 80142d0:	f7f0 fa68 	bl	80047a4 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 80142d4:	2300      	movs	r3, #0
}
 80142d6:	4618      	mov	r0, r3
 80142d8:	3708      	adds	r7, #8
 80142da:	46bd      	mov	sp, r7
 80142dc:	bd80      	pop	{r7, pc}
	...

080142e0 <__libc_init_array>:
 80142e0:	b570      	push	{r4, r5, r6, lr}
 80142e2:	4d0d      	ldr	r5, [pc, #52]	; (8014318 <__libc_init_array+0x38>)
 80142e4:	4c0d      	ldr	r4, [pc, #52]	; (801431c <__libc_init_array+0x3c>)
 80142e6:	1b64      	subs	r4, r4, r5
 80142e8:	10a4      	asrs	r4, r4, #2
 80142ea:	2600      	movs	r6, #0
 80142ec:	42a6      	cmp	r6, r4
 80142ee:	d109      	bne.n	8014304 <__libc_init_array+0x24>
 80142f0:	4d0b      	ldr	r5, [pc, #44]	; (8014320 <__libc_init_array+0x40>)
 80142f2:	4c0c      	ldr	r4, [pc, #48]	; (8014324 <__libc_init_array+0x44>)
 80142f4:	f003 fca6 	bl	8017c44 <_init>
 80142f8:	1b64      	subs	r4, r4, r5
 80142fa:	10a4      	asrs	r4, r4, #2
 80142fc:	2600      	movs	r6, #0
 80142fe:	42a6      	cmp	r6, r4
 8014300:	d105      	bne.n	801430e <__libc_init_array+0x2e>
 8014302:	bd70      	pop	{r4, r5, r6, pc}
 8014304:	f855 3b04 	ldr.w	r3, [r5], #4
 8014308:	4798      	blx	r3
 801430a:	3601      	adds	r6, #1
 801430c:	e7ee      	b.n	80142ec <__libc_init_array+0xc>
 801430e:	f855 3b04 	ldr.w	r3, [r5], #4
 8014312:	4798      	blx	r3
 8014314:	3601      	adds	r6, #1
 8014316:	e7f2      	b.n	80142fe <__libc_init_array+0x1e>
 8014318:	08018580 	.word	0x08018580
 801431c:	08018580 	.word	0x08018580
 8014320:	08018580 	.word	0x08018580
 8014324:	08018584 	.word	0x08018584

08014328 <malloc>:
 8014328:	4b02      	ldr	r3, [pc, #8]	; (8014334 <malloc+0xc>)
 801432a:	4601      	mov	r1, r0
 801432c:	6818      	ldr	r0, [r3, #0]
 801432e:	f000 b869 	b.w	8014404 <_malloc_r>
 8014332:	bf00      	nop
 8014334:	20000298 	.word	0x20000298

08014338 <memcpy>:
 8014338:	440a      	add	r2, r1
 801433a:	4291      	cmp	r1, r2
 801433c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8014340:	d100      	bne.n	8014344 <memcpy+0xc>
 8014342:	4770      	bx	lr
 8014344:	b510      	push	{r4, lr}
 8014346:	f811 4b01 	ldrb.w	r4, [r1], #1
 801434a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801434e:	4291      	cmp	r1, r2
 8014350:	d1f9      	bne.n	8014346 <memcpy+0xe>
 8014352:	bd10      	pop	{r4, pc}

08014354 <memset>:
 8014354:	4402      	add	r2, r0
 8014356:	4603      	mov	r3, r0
 8014358:	4293      	cmp	r3, r2
 801435a:	d100      	bne.n	801435e <memset+0xa>
 801435c:	4770      	bx	lr
 801435e:	f803 1b01 	strb.w	r1, [r3], #1
 8014362:	e7f9      	b.n	8014358 <memset+0x4>

08014364 <_free_r>:
 8014364:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014366:	2900      	cmp	r1, #0
 8014368:	d048      	beq.n	80143fc <_free_r+0x98>
 801436a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801436e:	9001      	str	r0, [sp, #4]
 8014370:	2b00      	cmp	r3, #0
 8014372:	f1a1 0404 	sub.w	r4, r1, #4
 8014376:	bfb8      	it	lt
 8014378:	18e4      	addlt	r4, r4, r3
 801437a:	f001 fbcd 	bl	8015b18 <__malloc_lock>
 801437e:	4a20      	ldr	r2, [pc, #128]	; (8014400 <_free_r+0x9c>)
 8014380:	9801      	ldr	r0, [sp, #4]
 8014382:	6813      	ldr	r3, [r2, #0]
 8014384:	4615      	mov	r5, r2
 8014386:	b933      	cbnz	r3, 8014396 <_free_r+0x32>
 8014388:	6063      	str	r3, [r4, #4]
 801438a:	6014      	str	r4, [r2, #0]
 801438c:	b003      	add	sp, #12
 801438e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014392:	f001 bbc7 	b.w	8015b24 <__malloc_unlock>
 8014396:	42a3      	cmp	r3, r4
 8014398:	d90b      	bls.n	80143b2 <_free_r+0x4e>
 801439a:	6821      	ldr	r1, [r4, #0]
 801439c:	1862      	adds	r2, r4, r1
 801439e:	4293      	cmp	r3, r2
 80143a0:	bf04      	itt	eq
 80143a2:	681a      	ldreq	r2, [r3, #0]
 80143a4:	685b      	ldreq	r3, [r3, #4]
 80143a6:	6063      	str	r3, [r4, #4]
 80143a8:	bf04      	itt	eq
 80143aa:	1852      	addeq	r2, r2, r1
 80143ac:	6022      	streq	r2, [r4, #0]
 80143ae:	602c      	str	r4, [r5, #0]
 80143b0:	e7ec      	b.n	801438c <_free_r+0x28>
 80143b2:	461a      	mov	r2, r3
 80143b4:	685b      	ldr	r3, [r3, #4]
 80143b6:	b10b      	cbz	r3, 80143bc <_free_r+0x58>
 80143b8:	42a3      	cmp	r3, r4
 80143ba:	d9fa      	bls.n	80143b2 <_free_r+0x4e>
 80143bc:	6811      	ldr	r1, [r2, #0]
 80143be:	1855      	adds	r5, r2, r1
 80143c0:	42a5      	cmp	r5, r4
 80143c2:	d10b      	bne.n	80143dc <_free_r+0x78>
 80143c4:	6824      	ldr	r4, [r4, #0]
 80143c6:	4421      	add	r1, r4
 80143c8:	1854      	adds	r4, r2, r1
 80143ca:	42a3      	cmp	r3, r4
 80143cc:	6011      	str	r1, [r2, #0]
 80143ce:	d1dd      	bne.n	801438c <_free_r+0x28>
 80143d0:	681c      	ldr	r4, [r3, #0]
 80143d2:	685b      	ldr	r3, [r3, #4]
 80143d4:	6053      	str	r3, [r2, #4]
 80143d6:	4421      	add	r1, r4
 80143d8:	6011      	str	r1, [r2, #0]
 80143da:	e7d7      	b.n	801438c <_free_r+0x28>
 80143dc:	d902      	bls.n	80143e4 <_free_r+0x80>
 80143de:	230c      	movs	r3, #12
 80143e0:	6003      	str	r3, [r0, #0]
 80143e2:	e7d3      	b.n	801438c <_free_r+0x28>
 80143e4:	6825      	ldr	r5, [r4, #0]
 80143e6:	1961      	adds	r1, r4, r5
 80143e8:	428b      	cmp	r3, r1
 80143ea:	bf04      	itt	eq
 80143ec:	6819      	ldreq	r1, [r3, #0]
 80143ee:	685b      	ldreq	r3, [r3, #4]
 80143f0:	6063      	str	r3, [r4, #4]
 80143f2:	bf04      	itt	eq
 80143f4:	1949      	addeq	r1, r1, r5
 80143f6:	6021      	streq	r1, [r4, #0]
 80143f8:	6054      	str	r4, [r2, #4]
 80143fa:	e7c7      	b.n	801438c <_free_r+0x28>
 80143fc:	b003      	add	sp, #12
 80143fe:	bd30      	pop	{r4, r5, pc}
 8014400:	20000918 	.word	0x20000918

08014404 <_malloc_r>:
 8014404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014406:	1ccd      	adds	r5, r1, #3
 8014408:	f025 0503 	bic.w	r5, r5, #3
 801440c:	3508      	adds	r5, #8
 801440e:	2d0c      	cmp	r5, #12
 8014410:	bf38      	it	cc
 8014412:	250c      	movcc	r5, #12
 8014414:	2d00      	cmp	r5, #0
 8014416:	4606      	mov	r6, r0
 8014418:	db01      	blt.n	801441e <_malloc_r+0x1a>
 801441a:	42a9      	cmp	r1, r5
 801441c:	d903      	bls.n	8014426 <_malloc_r+0x22>
 801441e:	230c      	movs	r3, #12
 8014420:	6033      	str	r3, [r6, #0]
 8014422:	2000      	movs	r0, #0
 8014424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014426:	f001 fb77 	bl	8015b18 <__malloc_lock>
 801442a:	4921      	ldr	r1, [pc, #132]	; (80144b0 <_malloc_r+0xac>)
 801442c:	680a      	ldr	r2, [r1, #0]
 801442e:	4614      	mov	r4, r2
 8014430:	b99c      	cbnz	r4, 801445a <_malloc_r+0x56>
 8014432:	4f20      	ldr	r7, [pc, #128]	; (80144b4 <_malloc_r+0xb0>)
 8014434:	683b      	ldr	r3, [r7, #0]
 8014436:	b923      	cbnz	r3, 8014442 <_malloc_r+0x3e>
 8014438:	4621      	mov	r1, r4
 801443a:	4630      	mov	r0, r6
 801443c:	f000 fca6 	bl	8014d8c <_sbrk_r>
 8014440:	6038      	str	r0, [r7, #0]
 8014442:	4629      	mov	r1, r5
 8014444:	4630      	mov	r0, r6
 8014446:	f000 fca1 	bl	8014d8c <_sbrk_r>
 801444a:	1c43      	adds	r3, r0, #1
 801444c:	d123      	bne.n	8014496 <_malloc_r+0x92>
 801444e:	230c      	movs	r3, #12
 8014450:	6033      	str	r3, [r6, #0]
 8014452:	4630      	mov	r0, r6
 8014454:	f001 fb66 	bl	8015b24 <__malloc_unlock>
 8014458:	e7e3      	b.n	8014422 <_malloc_r+0x1e>
 801445a:	6823      	ldr	r3, [r4, #0]
 801445c:	1b5b      	subs	r3, r3, r5
 801445e:	d417      	bmi.n	8014490 <_malloc_r+0x8c>
 8014460:	2b0b      	cmp	r3, #11
 8014462:	d903      	bls.n	801446c <_malloc_r+0x68>
 8014464:	6023      	str	r3, [r4, #0]
 8014466:	441c      	add	r4, r3
 8014468:	6025      	str	r5, [r4, #0]
 801446a:	e004      	b.n	8014476 <_malloc_r+0x72>
 801446c:	6863      	ldr	r3, [r4, #4]
 801446e:	42a2      	cmp	r2, r4
 8014470:	bf0c      	ite	eq
 8014472:	600b      	streq	r3, [r1, #0]
 8014474:	6053      	strne	r3, [r2, #4]
 8014476:	4630      	mov	r0, r6
 8014478:	f001 fb54 	bl	8015b24 <__malloc_unlock>
 801447c:	f104 000b 	add.w	r0, r4, #11
 8014480:	1d23      	adds	r3, r4, #4
 8014482:	f020 0007 	bic.w	r0, r0, #7
 8014486:	1ac2      	subs	r2, r0, r3
 8014488:	d0cc      	beq.n	8014424 <_malloc_r+0x20>
 801448a:	1a1b      	subs	r3, r3, r0
 801448c:	50a3      	str	r3, [r4, r2]
 801448e:	e7c9      	b.n	8014424 <_malloc_r+0x20>
 8014490:	4622      	mov	r2, r4
 8014492:	6864      	ldr	r4, [r4, #4]
 8014494:	e7cc      	b.n	8014430 <_malloc_r+0x2c>
 8014496:	1cc4      	adds	r4, r0, #3
 8014498:	f024 0403 	bic.w	r4, r4, #3
 801449c:	42a0      	cmp	r0, r4
 801449e:	d0e3      	beq.n	8014468 <_malloc_r+0x64>
 80144a0:	1a21      	subs	r1, r4, r0
 80144a2:	4630      	mov	r0, r6
 80144a4:	f000 fc72 	bl	8014d8c <_sbrk_r>
 80144a8:	3001      	adds	r0, #1
 80144aa:	d1dd      	bne.n	8014468 <_malloc_r+0x64>
 80144ac:	e7cf      	b.n	801444e <_malloc_r+0x4a>
 80144ae:	bf00      	nop
 80144b0:	20000918 	.word	0x20000918
 80144b4:	2000091c 	.word	0x2000091c

080144b8 <__cvt>:
 80144b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80144bc:	ec55 4b10 	vmov	r4, r5, d0
 80144c0:	2d00      	cmp	r5, #0
 80144c2:	460e      	mov	r6, r1
 80144c4:	4619      	mov	r1, r3
 80144c6:	462b      	mov	r3, r5
 80144c8:	bfbb      	ittet	lt
 80144ca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80144ce:	461d      	movlt	r5, r3
 80144d0:	2300      	movge	r3, #0
 80144d2:	232d      	movlt	r3, #45	; 0x2d
 80144d4:	700b      	strb	r3, [r1, #0]
 80144d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80144d8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80144dc:	4691      	mov	r9, r2
 80144de:	f023 0820 	bic.w	r8, r3, #32
 80144e2:	bfbc      	itt	lt
 80144e4:	4622      	movlt	r2, r4
 80144e6:	4614      	movlt	r4, r2
 80144e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80144ec:	d005      	beq.n	80144fa <__cvt+0x42>
 80144ee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80144f2:	d100      	bne.n	80144f6 <__cvt+0x3e>
 80144f4:	3601      	adds	r6, #1
 80144f6:	2102      	movs	r1, #2
 80144f8:	e000      	b.n	80144fc <__cvt+0x44>
 80144fa:	2103      	movs	r1, #3
 80144fc:	ab03      	add	r3, sp, #12
 80144fe:	9301      	str	r3, [sp, #4]
 8014500:	ab02      	add	r3, sp, #8
 8014502:	9300      	str	r3, [sp, #0]
 8014504:	ec45 4b10 	vmov	d0, r4, r5
 8014508:	4653      	mov	r3, sl
 801450a:	4632      	mov	r2, r6
 801450c:	f000 fd14 	bl	8014f38 <_dtoa_r>
 8014510:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8014514:	4607      	mov	r7, r0
 8014516:	d102      	bne.n	801451e <__cvt+0x66>
 8014518:	f019 0f01 	tst.w	r9, #1
 801451c:	d022      	beq.n	8014564 <__cvt+0xac>
 801451e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8014522:	eb07 0906 	add.w	r9, r7, r6
 8014526:	d110      	bne.n	801454a <__cvt+0x92>
 8014528:	783b      	ldrb	r3, [r7, #0]
 801452a:	2b30      	cmp	r3, #48	; 0x30
 801452c:	d10a      	bne.n	8014544 <__cvt+0x8c>
 801452e:	2200      	movs	r2, #0
 8014530:	2300      	movs	r3, #0
 8014532:	4620      	mov	r0, r4
 8014534:	4629      	mov	r1, r5
 8014536:	f7ec facf 	bl	8000ad8 <__aeabi_dcmpeq>
 801453a:	b918      	cbnz	r0, 8014544 <__cvt+0x8c>
 801453c:	f1c6 0601 	rsb	r6, r6, #1
 8014540:	f8ca 6000 	str.w	r6, [sl]
 8014544:	f8da 3000 	ldr.w	r3, [sl]
 8014548:	4499      	add	r9, r3
 801454a:	2200      	movs	r2, #0
 801454c:	2300      	movs	r3, #0
 801454e:	4620      	mov	r0, r4
 8014550:	4629      	mov	r1, r5
 8014552:	f7ec fac1 	bl	8000ad8 <__aeabi_dcmpeq>
 8014556:	b108      	cbz	r0, 801455c <__cvt+0xa4>
 8014558:	f8cd 900c 	str.w	r9, [sp, #12]
 801455c:	2230      	movs	r2, #48	; 0x30
 801455e:	9b03      	ldr	r3, [sp, #12]
 8014560:	454b      	cmp	r3, r9
 8014562:	d307      	bcc.n	8014574 <__cvt+0xbc>
 8014564:	9b03      	ldr	r3, [sp, #12]
 8014566:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014568:	1bdb      	subs	r3, r3, r7
 801456a:	4638      	mov	r0, r7
 801456c:	6013      	str	r3, [r2, #0]
 801456e:	b004      	add	sp, #16
 8014570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014574:	1c59      	adds	r1, r3, #1
 8014576:	9103      	str	r1, [sp, #12]
 8014578:	701a      	strb	r2, [r3, #0]
 801457a:	e7f0      	b.n	801455e <__cvt+0xa6>

0801457c <__exponent>:
 801457c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801457e:	4603      	mov	r3, r0
 8014580:	2900      	cmp	r1, #0
 8014582:	bfb8      	it	lt
 8014584:	4249      	neglt	r1, r1
 8014586:	f803 2b02 	strb.w	r2, [r3], #2
 801458a:	bfb4      	ite	lt
 801458c:	222d      	movlt	r2, #45	; 0x2d
 801458e:	222b      	movge	r2, #43	; 0x2b
 8014590:	2909      	cmp	r1, #9
 8014592:	7042      	strb	r2, [r0, #1]
 8014594:	dd2a      	ble.n	80145ec <__exponent+0x70>
 8014596:	f10d 0407 	add.w	r4, sp, #7
 801459a:	46a4      	mov	ip, r4
 801459c:	270a      	movs	r7, #10
 801459e:	46a6      	mov	lr, r4
 80145a0:	460a      	mov	r2, r1
 80145a2:	fb91 f6f7 	sdiv	r6, r1, r7
 80145a6:	fb07 1516 	mls	r5, r7, r6, r1
 80145aa:	3530      	adds	r5, #48	; 0x30
 80145ac:	2a63      	cmp	r2, #99	; 0x63
 80145ae:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80145b2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80145b6:	4631      	mov	r1, r6
 80145b8:	dcf1      	bgt.n	801459e <__exponent+0x22>
 80145ba:	3130      	adds	r1, #48	; 0x30
 80145bc:	f1ae 0502 	sub.w	r5, lr, #2
 80145c0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80145c4:	1c44      	adds	r4, r0, #1
 80145c6:	4629      	mov	r1, r5
 80145c8:	4561      	cmp	r1, ip
 80145ca:	d30a      	bcc.n	80145e2 <__exponent+0x66>
 80145cc:	f10d 0209 	add.w	r2, sp, #9
 80145d0:	eba2 020e 	sub.w	r2, r2, lr
 80145d4:	4565      	cmp	r5, ip
 80145d6:	bf88      	it	hi
 80145d8:	2200      	movhi	r2, #0
 80145da:	4413      	add	r3, r2
 80145dc:	1a18      	subs	r0, r3, r0
 80145de:	b003      	add	sp, #12
 80145e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80145e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80145e6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80145ea:	e7ed      	b.n	80145c8 <__exponent+0x4c>
 80145ec:	2330      	movs	r3, #48	; 0x30
 80145ee:	3130      	adds	r1, #48	; 0x30
 80145f0:	7083      	strb	r3, [r0, #2]
 80145f2:	70c1      	strb	r1, [r0, #3]
 80145f4:	1d03      	adds	r3, r0, #4
 80145f6:	e7f1      	b.n	80145dc <__exponent+0x60>

080145f8 <_printf_float>:
 80145f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145fc:	ed2d 8b02 	vpush	{d8}
 8014600:	b08d      	sub	sp, #52	; 0x34
 8014602:	460c      	mov	r4, r1
 8014604:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8014608:	4616      	mov	r6, r2
 801460a:	461f      	mov	r7, r3
 801460c:	4605      	mov	r5, r0
 801460e:	f001 fa7f 	bl	8015b10 <_localeconv_r>
 8014612:	f8d0 a000 	ldr.w	sl, [r0]
 8014616:	4650      	mov	r0, sl
 8014618:	f7eb fde2 	bl	80001e0 <strlen>
 801461c:	2300      	movs	r3, #0
 801461e:	930a      	str	r3, [sp, #40]	; 0x28
 8014620:	6823      	ldr	r3, [r4, #0]
 8014622:	9305      	str	r3, [sp, #20]
 8014624:	f8d8 3000 	ldr.w	r3, [r8]
 8014628:	f894 b018 	ldrb.w	fp, [r4, #24]
 801462c:	3307      	adds	r3, #7
 801462e:	f023 0307 	bic.w	r3, r3, #7
 8014632:	f103 0208 	add.w	r2, r3, #8
 8014636:	f8c8 2000 	str.w	r2, [r8]
 801463a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801463e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8014642:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8014646:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801464a:	9307      	str	r3, [sp, #28]
 801464c:	f8cd 8018 	str.w	r8, [sp, #24]
 8014650:	ee08 0a10 	vmov	s16, r0
 8014654:	4b9f      	ldr	r3, [pc, #636]	; (80148d4 <_printf_float+0x2dc>)
 8014656:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801465a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801465e:	f7ec fa6d 	bl	8000b3c <__aeabi_dcmpun>
 8014662:	bb88      	cbnz	r0, 80146c8 <_printf_float+0xd0>
 8014664:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014668:	4b9a      	ldr	r3, [pc, #616]	; (80148d4 <_printf_float+0x2dc>)
 801466a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801466e:	f7ec fa47 	bl	8000b00 <__aeabi_dcmple>
 8014672:	bb48      	cbnz	r0, 80146c8 <_printf_float+0xd0>
 8014674:	2200      	movs	r2, #0
 8014676:	2300      	movs	r3, #0
 8014678:	4640      	mov	r0, r8
 801467a:	4649      	mov	r1, r9
 801467c:	f7ec fa36 	bl	8000aec <__aeabi_dcmplt>
 8014680:	b110      	cbz	r0, 8014688 <_printf_float+0x90>
 8014682:	232d      	movs	r3, #45	; 0x2d
 8014684:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014688:	4b93      	ldr	r3, [pc, #588]	; (80148d8 <_printf_float+0x2e0>)
 801468a:	4894      	ldr	r0, [pc, #592]	; (80148dc <_printf_float+0x2e4>)
 801468c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8014690:	bf94      	ite	ls
 8014692:	4698      	movls	r8, r3
 8014694:	4680      	movhi	r8, r0
 8014696:	2303      	movs	r3, #3
 8014698:	6123      	str	r3, [r4, #16]
 801469a:	9b05      	ldr	r3, [sp, #20]
 801469c:	f023 0204 	bic.w	r2, r3, #4
 80146a0:	6022      	str	r2, [r4, #0]
 80146a2:	f04f 0900 	mov.w	r9, #0
 80146a6:	9700      	str	r7, [sp, #0]
 80146a8:	4633      	mov	r3, r6
 80146aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80146ac:	4621      	mov	r1, r4
 80146ae:	4628      	mov	r0, r5
 80146b0:	f000 f9d8 	bl	8014a64 <_printf_common>
 80146b4:	3001      	adds	r0, #1
 80146b6:	f040 8090 	bne.w	80147da <_printf_float+0x1e2>
 80146ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80146be:	b00d      	add	sp, #52	; 0x34
 80146c0:	ecbd 8b02 	vpop	{d8}
 80146c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146c8:	4642      	mov	r2, r8
 80146ca:	464b      	mov	r3, r9
 80146cc:	4640      	mov	r0, r8
 80146ce:	4649      	mov	r1, r9
 80146d0:	f7ec fa34 	bl	8000b3c <__aeabi_dcmpun>
 80146d4:	b140      	cbz	r0, 80146e8 <_printf_float+0xf0>
 80146d6:	464b      	mov	r3, r9
 80146d8:	2b00      	cmp	r3, #0
 80146da:	bfbc      	itt	lt
 80146dc:	232d      	movlt	r3, #45	; 0x2d
 80146de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80146e2:	487f      	ldr	r0, [pc, #508]	; (80148e0 <_printf_float+0x2e8>)
 80146e4:	4b7f      	ldr	r3, [pc, #508]	; (80148e4 <_printf_float+0x2ec>)
 80146e6:	e7d1      	b.n	801468c <_printf_float+0x94>
 80146e8:	6863      	ldr	r3, [r4, #4]
 80146ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80146ee:	9206      	str	r2, [sp, #24]
 80146f0:	1c5a      	adds	r2, r3, #1
 80146f2:	d13f      	bne.n	8014774 <_printf_float+0x17c>
 80146f4:	2306      	movs	r3, #6
 80146f6:	6063      	str	r3, [r4, #4]
 80146f8:	9b05      	ldr	r3, [sp, #20]
 80146fa:	6861      	ldr	r1, [r4, #4]
 80146fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8014700:	2300      	movs	r3, #0
 8014702:	9303      	str	r3, [sp, #12]
 8014704:	ab0a      	add	r3, sp, #40	; 0x28
 8014706:	e9cd b301 	strd	fp, r3, [sp, #4]
 801470a:	ab09      	add	r3, sp, #36	; 0x24
 801470c:	ec49 8b10 	vmov	d0, r8, r9
 8014710:	9300      	str	r3, [sp, #0]
 8014712:	6022      	str	r2, [r4, #0]
 8014714:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014718:	4628      	mov	r0, r5
 801471a:	f7ff fecd 	bl	80144b8 <__cvt>
 801471e:	9b06      	ldr	r3, [sp, #24]
 8014720:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014722:	2b47      	cmp	r3, #71	; 0x47
 8014724:	4680      	mov	r8, r0
 8014726:	d108      	bne.n	801473a <_printf_float+0x142>
 8014728:	1cc8      	adds	r0, r1, #3
 801472a:	db02      	blt.n	8014732 <_printf_float+0x13a>
 801472c:	6863      	ldr	r3, [r4, #4]
 801472e:	4299      	cmp	r1, r3
 8014730:	dd41      	ble.n	80147b6 <_printf_float+0x1be>
 8014732:	f1ab 0b02 	sub.w	fp, fp, #2
 8014736:	fa5f fb8b 	uxtb.w	fp, fp
 801473a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801473e:	d820      	bhi.n	8014782 <_printf_float+0x18a>
 8014740:	3901      	subs	r1, #1
 8014742:	465a      	mov	r2, fp
 8014744:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8014748:	9109      	str	r1, [sp, #36]	; 0x24
 801474a:	f7ff ff17 	bl	801457c <__exponent>
 801474e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014750:	1813      	adds	r3, r2, r0
 8014752:	2a01      	cmp	r2, #1
 8014754:	4681      	mov	r9, r0
 8014756:	6123      	str	r3, [r4, #16]
 8014758:	dc02      	bgt.n	8014760 <_printf_float+0x168>
 801475a:	6822      	ldr	r2, [r4, #0]
 801475c:	07d2      	lsls	r2, r2, #31
 801475e:	d501      	bpl.n	8014764 <_printf_float+0x16c>
 8014760:	3301      	adds	r3, #1
 8014762:	6123      	str	r3, [r4, #16]
 8014764:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8014768:	2b00      	cmp	r3, #0
 801476a:	d09c      	beq.n	80146a6 <_printf_float+0xae>
 801476c:	232d      	movs	r3, #45	; 0x2d
 801476e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014772:	e798      	b.n	80146a6 <_printf_float+0xae>
 8014774:	9a06      	ldr	r2, [sp, #24]
 8014776:	2a47      	cmp	r2, #71	; 0x47
 8014778:	d1be      	bne.n	80146f8 <_printf_float+0x100>
 801477a:	2b00      	cmp	r3, #0
 801477c:	d1bc      	bne.n	80146f8 <_printf_float+0x100>
 801477e:	2301      	movs	r3, #1
 8014780:	e7b9      	b.n	80146f6 <_printf_float+0xfe>
 8014782:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8014786:	d118      	bne.n	80147ba <_printf_float+0x1c2>
 8014788:	2900      	cmp	r1, #0
 801478a:	6863      	ldr	r3, [r4, #4]
 801478c:	dd0b      	ble.n	80147a6 <_printf_float+0x1ae>
 801478e:	6121      	str	r1, [r4, #16]
 8014790:	b913      	cbnz	r3, 8014798 <_printf_float+0x1a0>
 8014792:	6822      	ldr	r2, [r4, #0]
 8014794:	07d0      	lsls	r0, r2, #31
 8014796:	d502      	bpl.n	801479e <_printf_float+0x1a6>
 8014798:	3301      	adds	r3, #1
 801479a:	440b      	add	r3, r1
 801479c:	6123      	str	r3, [r4, #16]
 801479e:	65a1      	str	r1, [r4, #88]	; 0x58
 80147a0:	f04f 0900 	mov.w	r9, #0
 80147a4:	e7de      	b.n	8014764 <_printf_float+0x16c>
 80147a6:	b913      	cbnz	r3, 80147ae <_printf_float+0x1b6>
 80147a8:	6822      	ldr	r2, [r4, #0]
 80147aa:	07d2      	lsls	r2, r2, #31
 80147ac:	d501      	bpl.n	80147b2 <_printf_float+0x1ba>
 80147ae:	3302      	adds	r3, #2
 80147b0:	e7f4      	b.n	801479c <_printf_float+0x1a4>
 80147b2:	2301      	movs	r3, #1
 80147b4:	e7f2      	b.n	801479c <_printf_float+0x1a4>
 80147b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80147ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80147bc:	4299      	cmp	r1, r3
 80147be:	db05      	blt.n	80147cc <_printf_float+0x1d4>
 80147c0:	6823      	ldr	r3, [r4, #0]
 80147c2:	6121      	str	r1, [r4, #16]
 80147c4:	07d8      	lsls	r0, r3, #31
 80147c6:	d5ea      	bpl.n	801479e <_printf_float+0x1a6>
 80147c8:	1c4b      	adds	r3, r1, #1
 80147ca:	e7e7      	b.n	801479c <_printf_float+0x1a4>
 80147cc:	2900      	cmp	r1, #0
 80147ce:	bfd4      	ite	le
 80147d0:	f1c1 0202 	rsble	r2, r1, #2
 80147d4:	2201      	movgt	r2, #1
 80147d6:	4413      	add	r3, r2
 80147d8:	e7e0      	b.n	801479c <_printf_float+0x1a4>
 80147da:	6823      	ldr	r3, [r4, #0]
 80147dc:	055a      	lsls	r2, r3, #21
 80147de:	d407      	bmi.n	80147f0 <_printf_float+0x1f8>
 80147e0:	6923      	ldr	r3, [r4, #16]
 80147e2:	4642      	mov	r2, r8
 80147e4:	4631      	mov	r1, r6
 80147e6:	4628      	mov	r0, r5
 80147e8:	47b8      	blx	r7
 80147ea:	3001      	adds	r0, #1
 80147ec:	d12c      	bne.n	8014848 <_printf_float+0x250>
 80147ee:	e764      	b.n	80146ba <_printf_float+0xc2>
 80147f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80147f4:	f240 80e0 	bls.w	80149b8 <_printf_float+0x3c0>
 80147f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80147fc:	2200      	movs	r2, #0
 80147fe:	2300      	movs	r3, #0
 8014800:	f7ec f96a 	bl	8000ad8 <__aeabi_dcmpeq>
 8014804:	2800      	cmp	r0, #0
 8014806:	d034      	beq.n	8014872 <_printf_float+0x27a>
 8014808:	4a37      	ldr	r2, [pc, #220]	; (80148e8 <_printf_float+0x2f0>)
 801480a:	2301      	movs	r3, #1
 801480c:	4631      	mov	r1, r6
 801480e:	4628      	mov	r0, r5
 8014810:	47b8      	blx	r7
 8014812:	3001      	adds	r0, #1
 8014814:	f43f af51 	beq.w	80146ba <_printf_float+0xc2>
 8014818:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801481c:	429a      	cmp	r2, r3
 801481e:	db02      	blt.n	8014826 <_printf_float+0x22e>
 8014820:	6823      	ldr	r3, [r4, #0]
 8014822:	07d8      	lsls	r0, r3, #31
 8014824:	d510      	bpl.n	8014848 <_printf_float+0x250>
 8014826:	ee18 3a10 	vmov	r3, s16
 801482a:	4652      	mov	r2, sl
 801482c:	4631      	mov	r1, r6
 801482e:	4628      	mov	r0, r5
 8014830:	47b8      	blx	r7
 8014832:	3001      	adds	r0, #1
 8014834:	f43f af41 	beq.w	80146ba <_printf_float+0xc2>
 8014838:	f04f 0800 	mov.w	r8, #0
 801483c:	f104 091a 	add.w	r9, r4, #26
 8014840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014842:	3b01      	subs	r3, #1
 8014844:	4543      	cmp	r3, r8
 8014846:	dc09      	bgt.n	801485c <_printf_float+0x264>
 8014848:	6823      	ldr	r3, [r4, #0]
 801484a:	079b      	lsls	r3, r3, #30
 801484c:	f100 8105 	bmi.w	8014a5a <_printf_float+0x462>
 8014850:	68e0      	ldr	r0, [r4, #12]
 8014852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014854:	4298      	cmp	r0, r3
 8014856:	bfb8      	it	lt
 8014858:	4618      	movlt	r0, r3
 801485a:	e730      	b.n	80146be <_printf_float+0xc6>
 801485c:	2301      	movs	r3, #1
 801485e:	464a      	mov	r2, r9
 8014860:	4631      	mov	r1, r6
 8014862:	4628      	mov	r0, r5
 8014864:	47b8      	blx	r7
 8014866:	3001      	adds	r0, #1
 8014868:	f43f af27 	beq.w	80146ba <_printf_float+0xc2>
 801486c:	f108 0801 	add.w	r8, r8, #1
 8014870:	e7e6      	b.n	8014840 <_printf_float+0x248>
 8014872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014874:	2b00      	cmp	r3, #0
 8014876:	dc39      	bgt.n	80148ec <_printf_float+0x2f4>
 8014878:	4a1b      	ldr	r2, [pc, #108]	; (80148e8 <_printf_float+0x2f0>)
 801487a:	2301      	movs	r3, #1
 801487c:	4631      	mov	r1, r6
 801487e:	4628      	mov	r0, r5
 8014880:	47b8      	blx	r7
 8014882:	3001      	adds	r0, #1
 8014884:	f43f af19 	beq.w	80146ba <_printf_float+0xc2>
 8014888:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801488c:	4313      	orrs	r3, r2
 801488e:	d102      	bne.n	8014896 <_printf_float+0x29e>
 8014890:	6823      	ldr	r3, [r4, #0]
 8014892:	07d9      	lsls	r1, r3, #31
 8014894:	d5d8      	bpl.n	8014848 <_printf_float+0x250>
 8014896:	ee18 3a10 	vmov	r3, s16
 801489a:	4652      	mov	r2, sl
 801489c:	4631      	mov	r1, r6
 801489e:	4628      	mov	r0, r5
 80148a0:	47b8      	blx	r7
 80148a2:	3001      	adds	r0, #1
 80148a4:	f43f af09 	beq.w	80146ba <_printf_float+0xc2>
 80148a8:	f04f 0900 	mov.w	r9, #0
 80148ac:	f104 0a1a 	add.w	sl, r4, #26
 80148b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80148b2:	425b      	negs	r3, r3
 80148b4:	454b      	cmp	r3, r9
 80148b6:	dc01      	bgt.n	80148bc <_printf_float+0x2c4>
 80148b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80148ba:	e792      	b.n	80147e2 <_printf_float+0x1ea>
 80148bc:	2301      	movs	r3, #1
 80148be:	4652      	mov	r2, sl
 80148c0:	4631      	mov	r1, r6
 80148c2:	4628      	mov	r0, r5
 80148c4:	47b8      	blx	r7
 80148c6:	3001      	adds	r0, #1
 80148c8:	f43f aef7 	beq.w	80146ba <_printf_float+0xc2>
 80148cc:	f109 0901 	add.w	r9, r9, #1
 80148d0:	e7ee      	b.n	80148b0 <_printf_float+0x2b8>
 80148d2:	bf00      	nop
 80148d4:	7fefffff 	.word	0x7fefffff
 80148d8:	08018124 	.word	0x08018124
 80148dc:	08018128 	.word	0x08018128
 80148e0:	08018130 	.word	0x08018130
 80148e4:	0801812c 	.word	0x0801812c
 80148e8:	08018134 	.word	0x08018134
 80148ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80148ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80148f0:	429a      	cmp	r2, r3
 80148f2:	bfa8      	it	ge
 80148f4:	461a      	movge	r2, r3
 80148f6:	2a00      	cmp	r2, #0
 80148f8:	4691      	mov	r9, r2
 80148fa:	dc37      	bgt.n	801496c <_printf_float+0x374>
 80148fc:	f04f 0b00 	mov.w	fp, #0
 8014900:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014904:	f104 021a 	add.w	r2, r4, #26
 8014908:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801490a:	9305      	str	r3, [sp, #20]
 801490c:	eba3 0309 	sub.w	r3, r3, r9
 8014910:	455b      	cmp	r3, fp
 8014912:	dc33      	bgt.n	801497c <_printf_float+0x384>
 8014914:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014918:	429a      	cmp	r2, r3
 801491a:	db3b      	blt.n	8014994 <_printf_float+0x39c>
 801491c:	6823      	ldr	r3, [r4, #0]
 801491e:	07da      	lsls	r2, r3, #31
 8014920:	d438      	bmi.n	8014994 <_printf_float+0x39c>
 8014922:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014924:	9b05      	ldr	r3, [sp, #20]
 8014926:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014928:	1ad3      	subs	r3, r2, r3
 801492a:	eba2 0901 	sub.w	r9, r2, r1
 801492e:	4599      	cmp	r9, r3
 8014930:	bfa8      	it	ge
 8014932:	4699      	movge	r9, r3
 8014934:	f1b9 0f00 	cmp.w	r9, #0
 8014938:	dc35      	bgt.n	80149a6 <_printf_float+0x3ae>
 801493a:	f04f 0800 	mov.w	r8, #0
 801493e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014942:	f104 0a1a 	add.w	sl, r4, #26
 8014946:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801494a:	1a9b      	subs	r3, r3, r2
 801494c:	eba3 0309 	sub.w	r3, r3, r9
 8014950:	4543      	cmp	r3, r8
 8014952:	f77f af79 	ble.w	8014848 <_printf_float+0x250>
 8014956:	2301      	movs	r3, #1
 8014958:	4652      	mov	r2, sl
 801495a:	4631      	mov	r1, r6
 801495c:	4628      	mov	r0, r5
 801495e:	47b8      	blx	r7
 8014960:	3001      	adds	r0, #1
 8014962:	f43f aeaa 	beq.w	80146ba <_printf_float+0xc2>
 8014966:	f108 0801 	add.w	r8, r8, #1
 801496a:	e7ec      	b.n	8014946 <_printf_float+0x34e>
 801496c:	4613      	mov	r3, r2
 801496e:	4631      	mov	r1, r6
 8014970:	4642      	mov	r2, r8
 8014972:	4628      	mov	r0, r5
 8014974:	47b8      	blx	r7
 8014976:	3001      	adds	r0, #1
 8014978:	d1c0      	bne.n	80148fc <_printf_float+0x304>
 801497a:	e69e      	b.n	80146ba <_printf_float+0xc2>
 801497c:	2301      	movs	r3, #1
 801497e:	4631      	mov	r1, r6
 8014980:	4628      	mov	r0, r5
 8014982:	9205      	str	r2, [sp, #20]
 8014984:	47b8      	blx	r7
 8014986:	3001      	adds	r0, #1
 8014988:	f43f ae97 	beq.w	80146ba <_printf_float+0xc2>
 801498c:	9a05      	ldr	r2, [sp, #20]
 801498e:	f10b 0b01 	add.w	fp, fp, #1
 8014992:	e7b9      	b.n	8014908 <_printf_float+0x310>
 8014994:	ee18 3a10 	vmov	r3, s16
 8014998:	4652      	mov	r2, sl
 801499a:	4631      	mov	r1, r6
 801499c:	4628      	mov	r0, r5
 801499e:	47b8      	blx	r7
 80149a0:	3001      	adds	r0, #1
 80149a2:	d1be      	bne.n	8014922 <_printf_float+0x32a>
 80149a4:	e689      	b.n	80146ba <_printf_float+0xc2>
 80149a6:	9a05      	ldr	r2, [sp, #20]
 80149a8:	464b      	mov	r3, r9
 80149aa:	4442      	add	r2, r8
 80149ac:	4631      	mov	r1, r6
 80149ae:	4628      	mov	r0, r5
 80149b0:	47b8      	blx	r7
 80149b2:	3001      	adds	r0, #1
 80149b4:	d1c1      	bne.n	801493a <_printf_float+0x342>
 80149b6:	e680      	b.n	80146ba <_printf_float+0xc2>
 80149b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80149ba:	2a01      	cmp	r2, #1
 80149bc:	dc01      	bgt.n	80149c2 <_printf_float+0x3ca>
 80149be:	07db      	lsls	r3, r3, #31
 80149c0:	d538      	bpl.n	8014a34 <_printf_float+0x43c>
 80149c2:	2301      	movs	r3, #1
 80149c4:	4642      	mov	r2, r8
 80149c6:	4631      	mov	r1, r6
 80149c8:	4628      	mov	r0, r5
 80149ca:	47b8      	blx	r7
 80149cc:	3001      	adds	r0, #1
 80149ce:	f43f ae74 	beq.w	80146ba <_printf_float+0xc2>
 80149d2:	ee18 3a10 	vmov	r3, s16
 80149d6:	4652      	mov	r2, sl
 80149d8:	4631      	mov	r1, r6
 80149da:	4628      	mov	r0, r5
 80149dc:	47b8      	blx	r7
 80149de:	3001      	adds	r0, #1
 80149e0:	f43f ae6b 	beq.w	80146ba <_printf_float+0xc2>
 80149e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80149e8:	2200      	movs	r2, #0
 80149ea:	2300      	movs	r3, #0
 80149ec:	f7ec f874 	bl	8000ad8 <__aeabi_dcmpeq>
 80149f0:	b9d8      	cbnz	r0, 8014a2a <_printf_float+0x432>
 80149f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80149f4:	f108 0201 	add.w	r2, r8, #1
 80149f8:	3b01      	subs	r3, #1
 80149fa:	4631      	mov	r1, r6
 80149fc:	4628      	mov	r0, r5
 80149fe:	47b8      	blx	r7
 8014a00:	3001      	adds	r0, #1
 8014a02:	d10e      	bne.n	8014a22 <_printf_float+0x42a>
 8014a04:	e659      	b.n	80146ba <_printf_float+0xc2>
 8014a06:	2301      	movs	r3, #1
 8014a08:	4652      	mov	r2, sl
 8014a0a:	4631      	mov	r1, r6
 8014a0c:	4628      	mov	r0, r5
 8014a0e:	47b8      	blx	r7
 8014a10:	3001      	adds	r0, #1
 8014a12:	f43f ae52 	beq.w	80146ba <_printf_float+0xc2>
 8014a16:	f108 0801 	add.w	r8, r8, #1
 8014a1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014a1c:	3b01      	subs	r3, #1
 8014a1e:	4543      	cmp	r3, r8
 8014a20:	dcf1      	bgt.n	8014a06 <_printf_float+0x40e>
 8014a22:	464b      	mov	r3, r9
 8014a24:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014a28:	e6dc      	b.n	80147e4 <_printf_float+0x1ec>
 8014a2a:	f04f 0800 	mov.w	r8, #0
 8014a2e:	f104 0a1a 	add.w	sl, r4, #26
 8014a32:	e7f2      	b.n	8014a1a <_printf_float+0x422>
 8014a34:	2301      	movs	r3, #1
 8014a36:	4642      	mov	r2, r8
 8014a38:	e7df      	b.n	80149fa <_printf_float+0x402>
 8014a3a:	2301      	movs	r3, #1
 8014a3c:	464a      	mov	r2, r9
 8014a3e:	4631      	mov	r1, r6
 8014a40:	4628      	mov	r0, r5
 8014a42:	47b8      	blx	r7
 8014a44:	3001      	adds	r0, #1
 8014a46:	f43f ae38 	beq.w	80146ba <_printf_float+0xc2>
 8014a4a:	f108 0801 	add.w	r8, r8, #1
 8014a4e:	68e3      	ldr	r3, [r4, #12]
 8014a50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014a52:	1a5b      	subs	r3, r3, r1
 8014a54:	4543      	cmp	r3, r8
 8014a56:	dcf0      	bgt.n	8014a3a <_printf_float+0x442>
 8014a58:	e6fa      	b.n	8014850 <_printf_float+0x258>
 8014a5a:	f04f 0800 	mov.w	r8, #0
 8014a5e:	f104 0919 	add.w	r9, r4, #25
 8014a62:	e7f4      	b.n	8014a4e <_printf_float+0x456>

08014a64 <_printf_common>:
 8014a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a68:	4616      	mov	r6, r2
 8014a6a:	4699      	mov	r9, r3
 8014a6c:	688a      	ldr	r2, [r1, #8]
 8014a6e:	690b      	ldr	r3, [r1, #16]
 8014a70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014a74:	4293      	cmp	r3, r2
 8014a76:	bfb8      	it	lt
 8014a78:	4613      	movlt	r3, r2
 8014a7a:	6033      	str	r3, [r6, #0]
 8014a7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014a80:	4607      	mov	r7, r0
 8014a82:	460c      	mov	r4, r1
 8014a84:	b10a      	cbz	r2, 8014a8a <_printf_common+0x26>
 8014a86:	3301      	adds	r3, #1
 8014a88:	6033      	str	r3, [r6, #0]
 8014a8a:	6823      	ldr	r3, [r4, #0]
 8014a8c:	0699      	lsls	r1, r3, #26
 8014a8e:	bf42      	ittt	mi
 8014a90:	6833      	ldrmi	r3, [r6, #0]
 8014a92:	3302      	addmi	r3, #2
 8014a94:	6033      	strmi	r3, [r6, #0]
 8014a96:	6825      	ldr	r5, [r4, #0]
 8014a98:	f015 0506 	ands.w	r5, r5, #6
 8014a9c:	d106      	bne.n	8014aac <_printf_common+0x48>
 8014a9e:	f104 0a19 	add.w	sl, r4, #25
 8014aa2:	68e3      	ldr	r3, [r4, #12]
 8014aa4:	6832      	ldr	r2, [r6, #0]
 8014aa6:	1a9b      	subs	r3, r3, r2
 8014aa8:	42ab      	cmp	r3, r5
 8014aaa:	dc26      	bgt.n	8014afa <_printf_common+0x96>
 8014aac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014ab0:	1e13      	subs	r3, r2, #0
 8014ab2:	6822      	ldr	r2, [r4, #0]
 8014ab4:	bf18      	it	ne
 8014ab6:	2301      	movne	r3, #1
 8014ab8:	0692      	lsls	r2, r2, #26
 8014aba:	d42b      	bmi.n	8014b14 <_printf_common+0xb0>
 8014abc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014ac0:	4649      	mov	r1, r9
 8014ac2:	4638      	mov	r0, r7
 8014ac4:	47c0      	blx	r8
 8014ac6:	3001      	adds	r0, #1
 8014ac8:	d01e      	beq.n	8014b08 <_printf_common+0xa4>
 8014aca:	6823      	ldr	r3, [r4, #0]
 8014acc:	68e5      	ldr	r5, [r4, #12]
 8014ace:	6832      	ldr	r2, [r6, #0]
 8014ad0:	f003 0306 	and.w	r3, r3, #6
 8014ad4:	2b04      	cmp	r3, #4
 8014ad6:	bf08      	it	eq
 8014ad8:	1aad      	subeq	r5, r5, r2
 8014ada:	68a3      	ldr	r3, [r4, #8]
 8014adc:	6922      	ldr	r2, [r4, #16]
 8014ade:	bf0c      	ite	eq
 8014ae0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014ae4:	2500      	movne	r5, #0
 8014ae6:	4293      	cmp	r3, r2
 8014ae8:	bfc4      	itt	gt
 8014aea:	1a9b      	subgt	r3, r3, r2
 8014aec:	18ed      	addgt	r5, r5, r3
 8014aee:	2600      	movs	r6, #0
 8014af0:	341a      	adds	r4, #26
 8014af2:	42b5      	cmp	r5, r6
 8014af4:	d11a      	bne.n	8014b2c <_printf_common+0xc8>
 8014af6:	2000      	movs	r0, #0
 8014af8:	e008      	b.n	8014b0c <_printf_common+0xa8>
 8014afa:	2301      	movs	r3, #1
 8014afc:	4652      	mov	r2, sl
 8014afe:	4649      	mov	r1, r9
 8014b00:	4638      	mov	r0, r7
 8014b02:	47c0      	blx	r8
 8014b04:	3001      	adds	r0, #1
 8014b06:	d103      	bne.n	8014b10 <_printf_common+0xac>
 8014b08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b10:	3501      	adds	r5, #1
 8014b12:	e7c6      	b.n	8014aa2 <_printf_common+0x3e>
 8014b14:	18e1      	adds	r1, r4, r3
 8014b16:	1c5a      	adds	r2, r3, #1
 8014b18:	2030      	movs	r0, #48	; 0x30
 8014b1a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014b1e:	4422      	add	r2, r4
 8014b20:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014b24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014b28:	3302      	adds	r3, #2
 8014b2a:	e7c7      	b.n	8014abc <_printf_common+0x58>
 8014b2c:	2301      	movs	r3, #1
 8014b2e:	4622      	mov	r2, r4
 8014b30:	4649      	mov	r1, r9
 8014b32:	4638      	mov	r0, r7
 8014b34:	47c0      	blx	r8
 8014b36:	3001      	adds	r0, #1
 8014b38:	d0e6      	beq.n	8014b08 <_printf_common+0xa4>
 8014b3a:	3601      	adds	r6, #1
 8014b3c:	e7d9      	b.n	8014af2 <_printf_common+0x8e>
	...

08014b40 <_printf_i>:
 8014b40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014b44:	460c      	mov	r4, r1
 8014b46:	4691      	mov	r9, r2
 8014b48:	7e27      	ldrb	r7, [r4, #24]
 8014b4a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014b4c:	2f78      	cmp	r7, #120	; 0x78
 8014b4e:	4680      	mov	r8, r0
 8014b50:	469a      	mov	sl, r3
 8014b52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014b56:	d807      	bhi.n	8014b68 <_printf_i+0x28>
 8014b58:	2f62      	cmp	r7, #98	; 0x62
 8014b5a:	d80a      	bhi.n	8014b72 <_printf_i+0x32>
 8014b5c:	2f00      	cmp	r7, #0
 8014b5e:	f000 80d8 	beq.w	8014d12 <_printf_i+0x1d2>
 8014b62:	2f58      	cmp	r7, #88	; 0x58
 8014b64:	f000 80a3 	beq.w	8014cae <_printf_i+0x16e>
 8014b68:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8014b6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014b70:	e03a      	b.n	8014be8 <_printf_i+0xa8>
 8014b72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014b76:	2b15      	cmp	r3, #21
 8014b78:	d8f6      	bhi.n	8014b68 <_printf_i+0x28>
 8014b7a:	a001      	add	r0, pc, #4	; (adr r0, 8014b80 <_printf_i+0x40>)
 8014b7c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8014b80:	08014bd9 	.word	0x08014bd9
 8014b84:	08014bed 	.word	0x08014bed
 8014b88:	08014b69 	.word	0x08014b69
 8014b8c:	08014b69 	.word	0x08014b69
 8014b90:	08014b69 	.word	0x08014b69
 8014b94:	08014b69 	.word	0x08014b69
 8014b98:	08014bed 	.word	0x08014bed
 8014b9c:	08014b69 	.word	0x08014b69
 8014ba0:	08014b69 	.word	0x08014b69
 8014ba4:	08014b69 	.word	0x08014b69
 8014ba8:	08014b69 	.word	0x08014b69
 8014bac:	08014cf9 	.word	0x08014cf9
 8014bb0:	08014c1d 	.word	0x08014c1d
 8014bb4:	08014cdb 	.word	0x08014cdb
 8014bb8:	08014b69 	.word	0x08014b69
 8014bbc:	08014b69 	.word	0x08014b69
 8014bc0:	08014d1b 	.word	0x08014d1b
 8014bc4:	08014b69 	.word	0x08014b69
 8014bc8:	08014c1d 	.word	0x08014c1d
 8014bcc:	08014b69 	.word	0x08014b69
 8014bd0:	08014b69 	.word	0x08014b69
 8014bd4:	08014ce3 	.word	0x08014ce3
 8014bd8:	680b      	ldr	r3, [r1, #0]
 8014bda:	1d1a      	adds	r2, r3, #4
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	600a      	str	r2, [r1, #0]
 8014be0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8014be4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014be8:	2301      	movs	r3, #1
 8014bea:	e0a3      	b.n	8014d34 <_printf_i+0x1f4>
 8014bec:	6825      	ldr	r5, [r4, #0]
 8014bee:	6808      	ldr	r0, [r1, #0]
 8014bf0:	062e      	lsls	r6, r5, #24
 8014bf2:	f100 0304 	add.w	r3, r0, #4
 8014bf6:	d50a      	bpl.n	8014c0e <_printf_i+0xce>
 8014bf8:	6805      	ldr	r5, [r0, #0]
 8014bfa:	600b      	str	r3, [r1, #0]
 8014bfc:	2d00      	cmp	r5, #0
 8014bfe:	da03      	bge.n	8014c08 <_printf_i+0xc8>
 8014c00:	232d      	movs	r3, #45	; 0x2d
 8014c02:	426d      	negs	r5, r5
 8014c04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014c08:	485e      	ldr	r0, [pc, #376]	; (8014d84 <_printf_i+0x244>)
 8014c0a:	230a      	movs	r3, #10
 8014c0c:	e019      	b.n	8014c42 <_printf_i+0x102>
 8014c0e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8014c12:	6805      	ldr	r5, [r0, #0]
 8014c14:	600b      	str	r3, [r1, #0]
 8014c16:	bf18      	it	ne
 8014c18:	b22d      	sxthne	r5, r5
 8014c1a:	e7ef      	b.n	8014bfc <_printf_i+0xbc>
 8014c1c:	680b      	ldr	r3, [r1, #0]
 8014c1e:	6825      	ldr	r5, [r4, #0]
 8014c20:	1d18      	adds	r0, r3, #4
 8014c22:	6008      	str	r0, [r1, #0]
 8014c24:	0628      	lsls	r0, r5, #24
 8014c26:	d501      	bpl.n	8014c2c <_printf_i+0xec>
 8014c28:	681d      	ldr	r5, [r3, #0]
 8014c2a:	e002      	b.n	8014c32 <_printf_i+0xf2>
 8014c2c:	0669      	lsls	r1, r5, #25
 8014c2e:	d5fb      	bpl.n	8014c28 <_printf_i+0xe8>
 8014c30:	881d      	ldrh	r5, [r3, #0]
 8014c32:	4854      	ldr	r0, [pc, #336]	; (8014d84 <_printf_i+0x244>)
 8014c34:	2f6f      	cmp	r7, #111	; 0x6f
 8014c36:	bf0c      	ite	eq
 8014c38:	2308      	moveq	r3, #8
 8014c3a:	230a      	movne	r3, #10
 8014c3c:	2100      	movs	r1, #0
 8014c3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014c42:	6866      	ldr	r6, [r4, #4]
 8014c44:	60a6      	str	r6, [r4, #8]
 8014c46:	2e00      	cmp	r6, #0
 8014c48:	bfa2      	ittt	ge
 8014c4a:	6821      	ldrge	r1, [r4, #0]
 8014c4c:	f021 0104 	bicge.w	r1, r1, #4
 8014c50:	6021      	strge	r1, [r4, #0]
 8014c52:	b90d      	cbnz	r5, 8014c58 <_printf_i+0x118>
 8014c54:	2e00      	cmp	r6, #0
 8014c56:	d04d      	beq.n	8014cf4 <_printf_i+0x1b4>
 8014c58:	4616      	mov	r6, r2
 8014c5a:	fbb5 f1f3 	udiv	r1, r5, r3
 8014c5e:	fb03 5711 	mls	r7, r3, r1, r5
 8014c62:	5dc7      	ldrb	r7, [r0, r7]
 8014c64:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014c68:	462f      	mov	r7, r5
 8014c6a:	42bb      	cmp	r3, r7
 8014c6c:	460d      	mov	r5, r1
 8014c6e:	d9f4      	bls.n	8014c5a <_printf_i+0x11a>
 8014c70:	2b08      	cmp	r3, #8
 8014c72:	d10b      	bne.n	8014c8c <_printf_i+0x14c>
 8014c74:	6823      	ldr	r3, [r4, #0]
 8014c76:	07df      	lsls	r7, r3, #31
 8014c78:	d508      	bpl.n	8014c8c <_printf_i+0x14c>
 8014c7a:	6923      	ldr	r3, [r4, #16]
 8014c7c:	6861      	ldr	r1, [r4, #4]
 8014c7e:	4299      	cmp	r1, r3
 8014c80:	bfde      	ittt	le
 8014c82:	2330      	movle	r3, #48	; 0x30
 8014c84:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014c88:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8014c8c:	1b92      	subs	r2, r2, r6
 8014c8e:	6122      	str	r2, [r4, #16]
 8014c90:	f8cd a000 	str.w	sl, [sp]
 8014c94:	464b      	mov	r3, r9
 8014c96:	aa03      	add	r2, sp, #12
 8014c98:	4621      	mov	r1, r4
 8014c9a:	4640      	mov	r0, r8
 8014c9c:	f7ff fee2 	bl	8014a64 <_printf_common>
 8014ca0:	3001      	adds	r0, #1
 8014ca2:	d14c      	bne.n	8014d3e <_printf_i+0x1fe>
 8014ca4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014ca8:	b004      	add	sp, #16
 8014caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014cae:	4835      	ldr	r0, [pc, #212]	; (8014d84 <_printf_i+0x244>)
 8014cb0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8014cb4:	6823      	ldr	r3, [r4, #0]
 8014cb6:	680e      	ldr	r6, [r1, #0]
 8014cb8:	061f      	lsls	r7, r3, #24
 8014cba:	f856 5b04 	ldr.w	r5, [r6], #4
 8014cbe:	600e      	str	r6, [r1, #0]
 8014cc0:	d514      	bpl.n	8014cec <_printf_i+0x1ac>
 8014cc2:	07d9      	lsls	r1, r3, #31
 8014cc4:	bf44      	itt	mi
 8014cc6:	f043 0320 	orrmi.w	r3, r3, #32
 8014cca:	6023      	strmi	r3, [r4, #0]
 8014ccc:	b91d      	cbnz	r5, 8014cd6 <_printf_i+0x196>
 8014cce:	6823      	ldr	r3, [r4, #0]
 8014cd0:	f023 0320 	bic.w	r3, r3, #32
 8014cd4:	6023      	str	r3, [r4, #0]
 8014cd6:	2310      	movs	r3, #16
 8014cd8:	e7b0      	b.n	8014c3c <_printf_i+0xfc>
 8014cda:	6823      	ldr	r3, [r4, #0]
 8014cdc:	f043 0320 	orr.w	r3, r3, #32
 8014ce0:	6023      	str	r3, [r4, #0]
 8014ce2:	2378      	movs	r3, #120	; 0x78
 8014ce4:	4828      	ldr	r0, [pc, #160]	; (8014d88 <_printf_i+0x248>)
 8014ce6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014cea:	e7e3      	b.n	8014cb4 <_printf_i+0x174>
 8014cec:	065e      	lsls	r6, r3, #25
 8014cee:	bf48      	it	mi
 8014cf0:	b2ad      	uxthmi	r5, r5
 8014cf2:	e7e6      	b.n	8014cc2 <_printf_i+0x182>
 8014cf4:	4616      	mov	r6, r2
 8014cf6:	e7bb      	b.n	8014c70 <_printf_i+0x130>
 8014cf8:	680b      	ldr	r3, [r1, #0]
 8014cfa:	6826      	ldr	r6, [r4, #0]
 8014cfc:	6960      	ldr	r0, [r4, #20]
 8014cfe:	1d1d      	adds	r5, r3, #4
 8014d00:	600d      	str	r5, [r1, #0]
 8014d02:	0635      	lsls	r5, r6, #24
 8014d04:	681b      	ldr	r3, [r3, #0]
 8014d06:	d501      	bpl.n	8014d0c <_printf_i+0x1cc>
 8014d08:	6018      	str	r0, [r3, #0]
 8014d0a:	e002      	b.n	8014d12 <_printf_i+0x1d2>
 8014d0c:	0671      	lsls	r1, r6, #25
 8014d0e:	d5fb      	bpl.n	8014d08 <_printf_i+0x1c8>
 8014d10:	8018      	strh	r0, [r3, #0]
 8014d12:	2300      	movs	r3, #0
 8014d14:	6123      	str	r3, [r4, #16]
 8014d16:	4616      	mov	r6, r2
 8014d18:	e7ba      	b.n	8014c90 <_printf_i+0x150>
 8014d1a:	680b      	ldr	r3, [r1, #0]
 8014d1c:	1d1a      	adds	r2, r3, #4
 8014d1e:	600a      	str	r2, [r1, #0]
 8014d20:	681e      	ldr	r6, [r3, #0]
 8014d22:	6862      	ldr	r2, [r4, #4]
 8014d24:	2100      	movs	r1, #0
 8014d26:	4630      	mov	r0, r6
 8014d28:	f7eb fa62 	bl	80001f0 <memchr>
 8014d2c:	b108      	cbz	r0, 8014d32 <_printf_i+0x1f2>
 8014d2e:	1b80      	subs	r0, r0, r6
 8014d30:	6060      	str	r0, [r4, #4]
 8014d32:	6863      	ldr	r3, [r4, #4]
 8014d34:	6123      	str	r3, [r4, #16]
 8014d36:	2300      	movs	r3, #0
 8014d38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014d3c:	e7a8      	b.n	8014c90 <_printf_i+0x150>
 8014d3e:	6923      	ldr	r3, [r4, #16]
 8014d40:	4632      	mov	r2, r6
 8014d42:	4649      	mov	r1, r9
 8014d44:	4640      	mov	r0, r8
 8014d46:	47d0      	blx	sl
 8014d48:	3001      	adds	r0, #1
 8014d4a:	d0ab      	beq.n	8014ca4 <_printf_i+0x164>
 8014d4c:	6823      	ldr	r3, [r4, #0]
 8014d4e:	079b      	lsls	r3, r3, #30
 8014d50:	d413      	bmi.n	8014d7a <_printf_i+0x23a>
 8014d52:	68e0      	ldr	r0, [r4, #12]
 8014d54:	9b03      	ldr	r3, [sp, #12]
 8014d56:	4298      	cmp	r0, r3
 8014d58:	bfb8      	it	lt
 8014d5a:	4618      	movlt	r0, r3
 8014d5c:	e7a4      	b.n	8014ca8 <_printf_i+0x168>
 8014d5e:	2301      	movs	r3, #1
 8014d60:	4632      	mov	r2, r6
 8014d62:	4649      	mov	r1, r9
 8014d64:	4640      	mov	r0, r8
 8014d66:	47d0      	blx	sl
 8014d68:	3001      	adds	r0, #1
 8014d6a:	d09b      	beq.n	8014ca4 <_printf_i+0x164>
 8014d6c:	3501      	adds	r5, #1
 8014d6e:	68e3      	ldr	r3, [r4, #12]
 8014d70:	9903      	ldr	r1, [sp, #12]
 8014d72:	1a5b      	subs	r3, r3, r1
 8014d74:	42ab      	cmp	r3, r5
 8014d76:	dcf2      	bgt.n	8014d5e <_printf_i+0x21e>
 8014d78:	e7eb      	b.n	8014d52 <_printf_i+0x212>
 8014d7a:	2500      	movs	r5, #0
 8014d7c:	f104 0619 	add.w	r6, r4, #25
 8014d80:	e7f5      	b.n	8014d6e <_printf_i+0x22e>
 8014d82:	bf00      	nop
 8014d84:	08018136 	.word	0x08018136
 8014d88:	08018147 	.word	0x08018147

08014d8c <_sbrk_r>:
 8014d8c:	b538      	push	{r3, r4, r5, lr}
 8014d8e:	4d06      	ldr	r5, [pc, #24]	; (8014da8 <_sbrk_r+0x1c>)
 8014d90:	2300      	movs	r3, #0
 8014d92:	4604      	mov	r4, r0
 8014d94:	4608      	mov	r0, r1
 8014d96:	602b      	str	r3, [r5, #0]
 8014d98:	f002 ff3c 	bl	8017c14 <_sbrk>
 8014d9c:	1c43      	adds	r3, r0, #1
 8014d9e:	d102      	bne.n	8014da6 <_sbrk_r+0x1a>
 8014da0:	682b      	ldr	r3, [r5, #0]
 8014da2:	b103      	cbz	r3, 8014da6 <_sbrk_r+0x1a>
 8014da4:	6023      	str	r3, [r4, #0]
 8014da6:	bd38      	pop	{r3, r4, r5, pc}
 8014da8:	20001580 	.word	0x20001580

08014dac <_vsniprintf_r>:
 8014dac:	b530      	push	{r4, r5, lr}
 8014dae:	1e14      	subs	r4, r2, #0
 8014db0:	4605      	mov	r5, r0
 8014db2:	b09b      	sub	sp, #108	; 0x6c
 8014db4:	4618      	mov	r0, r3
 8014db6:	da05      	bge.n	8014dc4 <_vsniprintf_r+0x18>
 8014db8:	238b      	movs	r3, #139	; 0x8b
 8014dba:	602b      	str	r3, [r5, #0]
 8014dbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014dc0:	b01b      	add	sp, #108	; 0x6c
 8014dc2:	bd30      	pop	{r4, r5, pc}
 8014dc4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8014dc8:	f8ad 300c 	strh.w	r3, [sp, #12]
 8014dcc:	bf14      	ite	ne
 8014dce:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8014dd2:	4623      	moveq	r3, r4
 8014dd4:	9302      	str	r3, [sp, #8]
 8014dd6:	9305      	str	r3, [sp, #20]
 8014dd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014ddc:	9100      	str	r1, [sp, #0]
 8014dde:	9104      	str	r1, [sp, #16]
 8014de0:	f8ad 300e 	strh.w	r3, [sp, #14]
 8014de4:	4602      	mov	r2, r0
 8014de6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014de8:	4669      	mov	r1, sp
 8014dea:	4628      	mov	r0, r5
 8014dec:	f001 fa88 	bl	8016300 <_svfiprintf_r>
 8014df0:	1c43      	adds	r3, r0, #1
 8014df2:	bfbc      	itt	lt
 8014df4:	238b      	movlt	r3, #139	; 0x8b
 8014df6:	602b      	strlt	r3, [r5, #0]
 8014df8:	2c00      	cmp	r4, #0
 8014dfa:	d0e1      	beq.n	8014dc0 <_vsniprintf_r+0x14>
 8014dfc:	9b00      	ldr	r3, [sp, #0]
 8014dfe:	2200      	movs	r2, #0
 8014e00:	701a      	strb	r2, [r3, #0]
 8014e02:	e7dd      	b.n	8014dc0 <_vsniprintf_r+0x14>

08014e04 <vsniprintf>:
 8014e04:	b507      	push	{r0, r1, r2, lr}
 8014e06:	9300      	str	r3, [sp, #0]
 8014e08:	4613      	mov	r3, r2
 8014e0a:	460a      	mov	r2, r1
 8014e0c:	4601      	mov	r1, r0
 8014e0e:	4803      	ldr	r0, [pc, #12]	; (8014e1c <vsniprintf+0x18>)
 8014e10:	6800      	ldr	r0, [r0, #0]
 8014e12:	f7ff ffcb 	bl	8014dac <_vsniprintf_r>
 8014e16:	b003      	add	sp, #12
 8014e18:	f85d fb04 	ldr.w	pc, [sp], #4
 8014e1c:	20000298 	.word	0x20000298

08014e20 <quorem>:
 8014e20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e24:	6903      	ldr	r3, [r0, #16]
 8014e26:	690c      	ldr	r4, [r1, #16]
 8014e28:	42a3      	cmp	r3, r4
 8014e2a:	4607      	mov	r7, r0
 8014e2c:	f2c0 8081 	blt.w	8014f32 <quorem+0x112>
 8014e30:	3c01      	subs	r4, #1
 8014e32:	f101 0814 	add.w	r8, r1, #20
 8014e36:	f100 0514 	add.w	r5, r0, #20
 8014e3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014e3e:	9301      	str	r3, [sp, #4]
 8014e40:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014e44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014e48:	3301      	adds	r3, #1
 8014e4a:	429a      	cmp	r2, r3
 8014e4c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8014e50:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014e54:	fbb2 f6f3 	udiv	r6, r2, r3
 8014e58:	d331      	bcc.n	8014ebe <quorem+0x9e>
 8014e5a:	f04f 0e00 	mov.w	lr, #0
 8014e5e:	4640      	mov	r0, r8
 8014e60:	46ac      	mov	ip, r5
 8014e62:	46f2      	mov	sl, lr
 8014e64:	f850 2b04 	ldr.w	r2, [r0], #4
 8014e68:	b293      	uxth	r3, r2
 8014e6a:	fb06 e303 	mla	r3, r6, r3, lr
 8014e6e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8014e72:	b29b      	uxth	r3, r3
 8014e74:	ebaa 0303 	sub.w	r3, sl, r3
 8014e78:	0c12      	lsrs	r2, r2, #16
 8014e7a:	f8dc a000 	ldr.w	sl, [ip]
 8014e7e:	fb06 e202 	mla	r2, r6, r2, lr
 8014e82:	fa13 f38a 	uxtah	r3, r3, sl
 8014e86:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8014e8a:	fa1f fa82 	uxth.w	sl, r2
 8014e8e:	f8dc 2000 	ldr.w	r2, [ip]
 8014e92:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8014e96:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014e9a:	b29b      	uxth	r3, r3
 8014e9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014ea0:	4581      	cmp	r9, r0
 8014ea2:	f84c 3b04 	str.w	r3, [ip], #4
 8014ea6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8014eaa:	d2db      	bcs.n	8014e64 <quorem+0x44>
 8014eac:	f855 300b 	ldr.w	r3, [r5, fp]
 8014eb0:	b92b      	cbnz	r3, 8014ebe <quorem+0x9e>
 8014eb2:	9b01      	ldr	r3, [sp, #4]
 8014eb4:	3b04      	subs	r3, #4
 8014eb6:	429d      	cmp	r5, r3
 8014eb8:	461a      	mov	r2, r3
 8014eba:	d32e      	bcc.n	8014f1a <quorem+0xfa>
 8014ebc:	613c      	str	r4, [r7, #16]
 8014ebe:	4638      	mov	r0, r7
 8014ec0:	f001 f8b4 	bl	801602c <__mcmp>
 8014ec4:	2800      	cmp	r0, #0
 8014ec6:	db24      	blt.n	8014f12 <quorem+0xf2>
 8014ec8:	3601      	adds	r6, #1
 8014eca:	4628      	mov	r0, r5
 8014ecc:	f04f 0c00 	mov.w	ip, #0
 8014ed0:	f858 2b04 	ldr.w	r2, [r8], #4
 8014ed4:	f8d0 e000 	ldr.w	lr, [r0]
 8014ed8:	b293      	uxth	r3, r2
 8014eda:	ebac 0303 	sub.w	r3, ip, r3
 8014ede:	0c12      	lsrs	r2, r2, #16
 8014ee0:	fa13 f38e 	uxtah	r3, r3, lr
 8014ee4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014ee8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014eec:	b29b      	uxth	r3, r3
 8014eee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014ef2:	45c1      	cmp	r9, r8
 8014ef4:	f840 3b04 	str.w	r3, [r0], #4
 8014ef8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014efc:	d2e8      	bcs.n	8014ed0 <quorem+0xb0>
 8014efe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014f02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014f06:	b922      	cbnz	r2, 8014f12 <quorem+0xf2>
 8014f08:	3b04      	subs	r3, #4
 8014f0a:	429d      	cmp	r5, r3
 8014f0c:	461a      	mov	r2, r3
 8014f0e:	d30a      	bcc.n	8014f26 <quorem+0x106>
 8014f10:	613c      	str	r4, [r7, #16]
 8014f12:	4630      	mov	r0, r6
 8014f14:	b003      	add	sp, #12
 8014f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f1a:	6812      	ldr	r2, [r2, #0]
 8014f1c:	3b04      	subs	r3, #4
 8014f1e:	2a00      	cmp	r2, #0
 8014f20:	d1cc      	bne.n	8014ebc <quorem+0x9c>
 8014f22:	3c01      	subs	r4, #1
 8014f24:	e7c7      	b.n	8014eb6 <quorem+0x96>
 8014f26:	6812      	ldr	r2, [r2, #0]
 8014f28:	3b04      	subs	r3, #4
 8014f2a:	2a00      	cmp	r2, #0
 8014f2c:	d1f0      	bne.n	8014f10 <quorem+0xf0>
 8014f2e:	3c01      	subs	r4, #1
 8014f30:	e7eb      	b.n	8014f0a <quorem+0xea>
 8014f32:	2000      	movs	r0, #0
 8014f34:	e7ee      	b.n	8014f14 <quorem+0xf4>
	...

08014f38 <_dtoa_r>:
 8014f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f3c:	ed2d 8b02 	vpush	{d8}
 8014f40:	ec57 6b10 	vmov	r6, r7, d0
 8014f44:	b095      	sub	sp, #84	; 0x54
 8014f46:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014f48:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014f4c:	9105      	str	r1, [sp, #20]
 8014f4e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8014f52:	4604      	mov	r4, r0
 8014f54:	9209      	str	r2, [sp, #36]	; 0x24
 8014f56:	930f      	str	r3, [sp, #60]	; 0x3c
 8014f58:	b975      	cbnz	r5, 8014f78 <_dtoa_r+0x40>
 8014f5a:	2010      	movs	r0, #16
 8014f5c:	f7ff f9e4 	bl	8014328 <malloc>
 8014f60:	4602      	mov	r2, r0
 8014f62:	6260      	str	r0, [r4, #36]	; 0x24
 8014f64:	b920      	cbnz	r0, 8014f70 <_dtoa_r+0x38>
 8014f66:	4bb2      	ldr	r3, [pc, #712]	; (8015230 <_dtoa_r+0x2f8>)
 8014f68:	21ea      	movs	r1, #234	; 0xea
 8014f6a:	48b2      	ldr	r0, [pc, #712]	; (8015234 <_dtoa_r+0x2fc>)
 8014f6c:	f001 fac8 	bl	8016500 <__assert_func>
 8014f70:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014f74:	6005      	str	r5, [r0, #0]
 8014f76:	60c5      	str	r5, [r0, #12]
 8014f78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014f7a:	6819      	ldr	r1, [r3, #0]
 8014f7c:	b151      	cbz	r1, 8014f94 <_dtoa_r+0x5c>
 8014f7e:	685a      	ldr	r2, [r3, #4]
 8014f80:	604a      	str	r2, [r1, #4]
 8014f82:	2301      	movs	r3, #1
 8014f84:	4093      	lsls	r3, r2
 8014f86:	608b      	str	r3, [r1, #8]
 8014f88:	4620      	mov	r0, r4
 8014f8a:	f000 fe11 	bl	8015bb0 <_Bfree>
 8014f8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014f90:	2200      	movs	r2, #0
 8014f92:	601a      	str	r2, [r3, #0]
 8014f94:	1e3b      	subs	r3, r7, #0
 8014f96:	bfb9      	ittee	lt
 8014f98:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014f9c:	9303      	strlt	r3, [sp, #12]
 8014f9e:	2300      	movge	r3, #0
 8014fa0:	f8c8 3000 	strge.w	r3, [r8]
 8014fa4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8014fa8:	4ba3      	ldr	r3, [pc, #652]	; (8015238 <_dtoa_r+0x300>)
 8014faa:	bfbc      	itt	lt
 8014fac:	2201      	movlt	r2, #1
 8014fae:	f8c8 2000 	strlt.w	r2, [r8]
 8014fb2:	ea33 0309 	bics.w	r3, r3, r9
 8014fb6:	d11b      	bne.n	8014ff0 <_dtoa_r+0xb8>
 8014fb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014fba:	f242 730f 	movw	r3, #9999	; 0x270f
 8014fbe:	6013      	str	r3, [r2, #0]
 8014fc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014fc4:	4333      	orrs	r3, r6
 8014fc6:	f000 857a 	beq.w	8015abe <_dtoa_r+0xb86>
 8014fca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014fcc:	b963      	cbnz	r3, 8014fe8 <_dtoa_r+0xb0>
 8014fce:	4b9b      	ldr	r3, [pc, #620]	; (801523c <_dtoa_r+0x304>)
 8014fd0:	e024      	b.n	801501c <_dtoa_r+0xe4>
 8014fd2:	4b9b      	ldr	r3, [pc, #620]	; (8015240 <_dtoa_r+0x308>)
 8014fd4:	9300      	str	r3, [sp, #0]
 8014fd6:	3308      	adds	r3, #8
 8014fd8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014fda:	6013      	str	r3, [r2, #0]
 8014fdc:	9800      	ldr	r0, [sp, #0]
 8014fde:	b015      	add	sp, #84	; 0x54
 8014fe0:	ecbd 8b02 	vpop	{d8}
 8014fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fe8:	4b94      	ldr	r3, [pc, #592]	; (801523c <_dtoa_r+0x304>)
 8014fea:	9300      	str	r3, [sp, #0]
 8014fec:	3303      	adds	r3, #3
 8014fee:	e7f3      	b.n	8014fd8 <_dtoa_r+0xa0>
 8014ff0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014ff4:	2200      	movs	r2, #0
 8014ff6:	ec51 0b17 	vmov	r0, r1, d7
 8014ffa:	2300      	movs	r3, #0
 8014ffc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8015000:	f7eb fd6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8015004:	4680      	mov	r8, r0
 8015006:	b158      	cbz	r0, 8015020 <_dtoa_r+0xe8>
 8015008:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801500a:	2301      	movs	r3, #1
 801500c:	6013      	str	r3, [r2, #0]
 801500e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015010:	2b00      	cmp	r3, #0
 8015012:	f000 8551 	beq.w	8015ab8 <_dtoa_r+0xb80>
 8015016:	488b      	ldr	r0, [pc, #556]	; (8015244 <_dtoa_r+0x30c>)
 8015018:	6018      	str	r0, [r3, #0]
 801501a:	1e43      	subs	r3, r0, #1
 801501c:	9300      	str	r3, [sp, #0]
 801501e:	e7dd      	b.n	8014fdc <_dtoa_r+0xa4>
 8015020:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8015024:	aa12      	add	r2, sp, #72	; 0x48
 8015026:	a913      	add	r1, sp, #76	; 0x4c
 8015028:	4620      	mov	r0, r4
 801502a:	f001 f8a3 	bl	8016174 <__d2b>
 801502e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015032:	4683      	mov	fp, r0
 8015034:	2d00      	cmp	r5, #0
 8015036:	d07c      	beq.n	8015132 <_dtoa_r+0x1fa>
 8015038:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801503a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801503e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015042:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8015046:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801504a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801504e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8015052:	4b7d      	ldr	r3, [pc, #500]	; (8015248 <_dtoa_r+0x310>)
 8015054:	2200      	movs	r2, #0
 8015056:	4630      	mov	r0, r6
 8015058:	4639      	mov	r1, r7
 801505a:	f7eb f91d 	bl	8000298 <__aeabi_dsub>
 801505e:	a36e      	add	r3, pc, #440	; (adr r3, 8015218 <_dtoa_r+0x2e0>)
 8015060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015064:	f7eb fad0 	bl	8000608 <__aeabi_dmul>
 8015068:	a36d      	add	r3, pc, #436	; (adr r3, 8015220 <_dtoa_r+0x2e8>)
 801506a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801506e:	f7eb f915 	bl	800029c <__adddf3>
 8015072:	4606      	mov	r6, r0
 8015074:	4628      	mov	r0, r5
 8015076:	460f      	mov	r7, r1
 8015078:	f7eb fa5c 	bl	8000534 <__aeabi_i2d>
 801507c:	a36a      	add	r3, pc, #424	; (adr r3, 8015228 <_dtoa_r+0x2f0>)
 801507e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015082:	f7eb fac1 	bl	8000608 <__aeabi_dmul>
 8015086:	4602      	mov	r2, r0
 8015088:	460b      	mov	r3, r1
 801508a:	4630      	mov	r0, r6
 801508c:	4639      	mov	r1, r7
 801508e:	f7eb f905 	bl	800029c <__adddf3>
 8015092:	4606      	mov	r6, r0
 8015094:	460f      	mov	r7, r1
 8015096:	f7eb fd67 	bl	8000b68 <__aeabi_d2iz>
 801509a:	2200      	movs	r2, #0
 801509c:	4682      	mov	sl, r0
 801509e:	2300      	movs	r3, #0
 80150a0:	4630      	mov	r0, r6
 80150a2:	4639      	mov	r1, r7
 80150a4:	f7eb fd22 	bl	8000aec <__aeabi_dcmplt>
 80150a8:	b148      	cbz	r0, 80150be <_dtoa_r+0x186>
 80150aa:	4650      	mov	r0, sl
 80150ac:	f7eb fa42 	bl	8000534 <__aeabi_i2d>
 80150b0:	4632      	mov	r2, r6
 80150b2:	463b      	mov	r3, r7
 80150b4:	f7eb fd10 	bl	8000ad8 <__aeabi_dcmpeq>
 80150b8:	b908      	cbnz	r0, 80150be <_dtoa_r+0x186>
 80150ba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80150be:	f1ba 0f16 	cmp.w	sl, #22
 80150c2:	d854      	bhi.n	801516e <_dtoa_r+0x236>
 80150c4:	4b61      	ldr	r3, [pc, #388]	; (801524c <_dtoa_r+0x314>)
 80150c6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80150ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80150d2:	f7eb fd0b 	bl	8000aec <__aeabi_dcmplt>
 80150d6:	2800      	cmp	r0, #0
 80150d8:	d04b      	beq.n	8015172 <_dtoa_r+0x23a>
 80150da:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80150de:	2300      	movs	r3, #0
 80150e0:	930e      	str	r3, [sp, #56]	; 0x38
 80150e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80150e4:	1b5d      	subs	r5, r3, r5
 80150e6:	1e6b      	subs	r3, r5, #1
 80150e8:	9304      	str	r3, [sp, #16]
 80150ea:	bf43      	ittte	mi
 80150ec:	2300      	movmi	r3, #0
 80150ee:	f1c5 0801 	rsbmi	r8, r5, #1
 80150f2:	9304      	strmi	r3, [sp, #16]
 80150f4:	f04f 0800 	movpl.w	r8, #0
 80150f8:	f1ba 0f00 	cmp.w	sl, #0
 80150fc:	db3b      	blt.n	8015176 <_dtoa_r+0x23e>
 80150fe:	9b04      	ldr	r3, [sp, #16]
 8015100:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8015104:	4453      	add	r3, sl
 8015106:	9304      	str	r3, [sp, #16]
 8015108:	2300      	movs	r3, #0
 801510a:	9306      	str	r3, [sp, #24]
 801510c:	9b05      	ldr	r3, [sp, #20]
 801510e:	2b09      	cmp	r3, #9
 8015110:	d869      	bhi.n	80151e6 <_dtoa_r+0x2ae>
 8015112:	2b05      	cmp	r3, #5
 8015114:	bfc4      	itt	gt
 8015116:	3b04      	subgt	r3, #4
 8015118:	9305      	strgt	r3, [sp, #20]
 801511a:	9b05      	ldr	r3, [sp, #20]
 801511c:	f1a3 0302 	sub.w	r3, r3, #2
 8015120:	bfcc      	ite	gt
 8015122:	2500      	movgt	r5, #0
 8015124:	2501      	movle	r5, #1
 8015126:	2b03      	cmp	r3, #3
 8015128:	d869      	bhi.n	80151fe <_dtoa_r+0x2c6>
 801512a:	e8df f003 	tbb	[pc, r3]
 801512e:	4e2c      	.short	0x4e2c
 8015130:	5a4c      	.short	0x5a4c
 8015132:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8015136:	441d      	add	r5, r3
 8015138:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801513c:	2b20      	cmp	r3, #32
 801513e:	bfc1      	itttt	gt
 8015140:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8015144:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8015148:	fa09 f303 	lslgt.w	r3, r9, r3
 801514c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8015150:	bfda      	itte	le
 8015152:	f1c3 0320 	rsble	r3, r3, #32
 8015156:	fa06 f003 	lslle.w	r0, r6, r3
 801515a:	4318      	orrgt	r0, r3
 801515c:	f7eb f9da 	bl	8000514 <__aeabi_ui2d>
 8015160:	2301      	movs	r3, #1
 8015162:	4606      	mov	r6, r0
 8015164:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8015168:	3d01      	subs	r5, #1
 801516a:	9310      	str	r3, [sp, #64]	; 0x40
 801516c:	e771      	b.n	8015052 <_dtoa_r+0x11a>
 801516e:	2301      	movs	r3, #1
 8015170:	e7b6      	b.n	80150e0 <_dtoa_r+0x1a8>
 8015172:	900e      	str	r0, [sp, #56]	; 0x38
 8015174:	e7b5      	b.n	80150e2 <_dtoa_r+0x1aa>
 8015176:	f1ca 0300 	rsb	r3, sl, #0
 801517a:	9306      	str	r3, [sp, #24]
 801517c:	2300      	movs	r3, #0
 801517e:	eba8 080a 	sub.w	r8, r8, sl
 8015182:	930d      	str	r3, [sp, #52]	; 0x34
 8015184:	e7c2      	b.n	801510c <_dtoa_r+0x1d4>
 8015186:	2300      	movs	r3, #0
 8015188:	9308      	str	r3, [sp, #32]
 801518a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801518c:	2b00      	cmp	r3, #0
 801518e:	dc39      	bgt.n	8015204 <_dtoa_r+0x2cc>
 8015190:	f04f 0901 	mov.w	r9, #1
 8015194:	f8cd 9004 	str.w	r9, [sp, #4]
 8015198:	464b      	mov	r3, r9
 801519a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801519e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80151a0:	2200      	movs	r2, #0
 80151a2:	6042      	str	r2, [r0, #4]
 80151a4:	2204      	movs	r2, #4
 80151a6:	f102 0614 	add.w	r6, r2, #20
 80151aa:	429e      	cmp	r6, r3
 80151ac:	6841      	ldr	r1, [r0, #4]
 80151ae:	d92f      	bls.n	8015210 <_dtoa_r+0x2d8>
 80151b0:	4620      	mov	r0, r4
 80151b2:	f000 fcbd 	bl	8015b30 <_Balloc>
 80151b6:	9000      	str	r0, [sp, #0]
 80151b8:	2800      	cmp	r0, #0
 80151ba:	d14b      	bne.n	8015254 <_dtoa_r+0x31c>
 80151bc:	4b24      	ldr	r3, [pc, #144]	; (8015250 <_dtoa_r+0x318>)
 80151be:	4602      	mov	r2, r0
 80151c0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80151c4:	e6d1      	b.n	8014f6a <_dtoa_r+0x32>
 80151c6:	2301      	movs	r3, #1
 80151c8:	e7de      	b.n	8015188 <_dtoa_r+0x250>
 80151ca:	2300      	movs	r3, #0
 80151cc:	9308      	str	r3, [sp, #32]
 80151ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80151d0:	eb0a 0903 	add.w	r9, sl, r3
 80151d4:	f109 0301 	add.w	r3, r9, #1
 80151d8:	2b01      	cmp	r3, #1
 80151da:	9301      	str	r3, [sp, #4]
 80151dc:	bfb8      	it	lt
 80151de:	2301      	movlt	r3, #1
 80151e0:	e7dd      	b.n	801519e <_dtoa_r+0x266>
 80151e2:	2301      	movs	r3, #1
 80151e4:	e7f2      	b.n	80151cc <_dtoa_r+0x294>
 80151e6:	2501      	movs	r5, #1
 80151e8:	2300      	movs	r3, #0
 80151ea:	9305      	str	r3, [sp, #20]
 80151ec:	9508      	str	r5, [sp, #32]
 80151ee:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80151f2:	2200      	movs	r2, #0
 80151f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80151f8:	2312      	movs	r3, #18
 80151fa:	9209      	str	r2, [sp, #36]	; 0x24
 80151fc:	e7cf      	b.n	801519e <_dtoa_r+0x266>
 80151fe:	2301      	movs	r3, #1
 8015200:	9308      	str	r3, [sp, #32]
 8015202:	e7f4      	b.n	80151ee <_dtoa_r+0x2b6>
 8015204:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8015208:	f8cd 9004 	str.w	r9, [sp, #4]
 801520c:	464b      	mov	r3, r9
 801520e:	e7c6      	b.n	801519e <_dtoa_r+0x266>
 8015210:	3101      	adds	r1, #1
 8015212:	6041      	str	r1, [r0, #4]
 8015214:	0052      	lsls	r2, r2, #1
 8015216:	e7c6      	b.n	80151a6 <_dtoa_r+0x26e>
 8015218:	636f4361 	.word	0x636f4361
 801521c:	3fd287a7 	.word	0x3fd287a7
 8015220:	8b60c8b3 	.word	0x8b60c8b3
 8015224:	3fc68a28 	.word	0x3fc68a28
 8015228:	509f79fb 	.word	0x509f79fb
 801522c:	3fd34413 	.word	0x3fd34413
 8015230:	08018165 	.word	0x08018165
 8015234:	0801817c 	.word	0x0801817c
 8015238:	7ff00000 	.word	0x7ff00000
 801523c:	08018161 	.word	0x08018161
 8015240:	08018158 	.word	0x08018158
 8015244:	08018135 	.word	0x08018135
 8015248:	3ff80000 	.word	0x3ff80000
 801524c:	08018278 	.word	0x08018278
 8015250:	080181db 	.word	0x080181db
 8015254:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015256:	9a00      	ldr	r2, [sp, #0]
 8015258:	601a      	str	r2, [r3, #0]
 801525a:	9b01      	ldr	r3, [sp, #4]
 801525c:	2b0e      	cmp	r3, #14
 801525e:	f200 80ad 	bhi.w	80153bc <_dtoa_r+0x484>
 8015262:	2d00      	cmp	r5, #0
 8015264:	f000 80aa 	beq.w	80153bc <_dtoa_r+0x484>
 8015268:	f1ba 0f00 	cmp.w	sl, #0
 801526c:	dd36      	ble.n	80152dc <_dtoa_r+0x3a4>
 801526e:	4ac3      	ldr	r2, [pc, #780]	; (801557c <_dtoa_r+0x644>)
 8015270:	f00a 030f 	and.w	r3, sl, #15
 8015274:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015278:	ed93 7b00 	vldr	d7, [r3]
 801527c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8015280:	ea4f 172a 	mov.w	r7, sl, asr #4
 8015284:	eeb0 8a47 	vmov.f32	s16, s14
 8015288:	eef0 8a67 	vmov.f32	s17, s15
 801528c:	d016      	beq.n	80152bc <_dtoa_r+0x384>
 801528e:	4bbc      	ldr	r3, [pc, #752]	; (8015580 <_dtoa_r+0x648>)
 8015290:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015294:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015298:	f7eb fae0 	bl	800085c <__aeabi_ddiv>
 801529c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80152a0:	f007 070f 	and.w	r7, r7, #15
 80152a4:	2503      	movs	r5, #3
 80152a6:	4eb6      	ldr	r6, [pc, #728]	; (8015580 <_dtoa_r+0x648>)
 80152a8:	b957      	cbnz	r7, 80152c0 <_dtoa_r+0x388>
 80152aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80152ae:	ec53 2b18 	vmov	r2, r3, d8
 80152b2:	f7eb fad3 	bl	800085c <__aeabi_ddiv>
 80152b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80152ba:	e029      	b.n	8015310 <_dtoa_r+0x3d8>
 80152bc:	2502      	movs	r5, #2
 80152be:	e7f2      	b.n	80152a6 <_dtoa_r+0x36e>
 80152c0:	07f9      	lsls	r1, r7, #31
 80152c2:	d508      	bpl.n	80152d6 <_dtoa_r+0x39e>
 80152c4:	ec51 0b18 	vmov	r0, r1, d8
 80152c8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80152cc:	f7eb f99c 	bl	8000608 <__aeabi_dmul>
 80152d0:	ec41 0b18 	vmov	d8, r0, r1
 80152d4:	3501      	adds	r5, #1
 80152d6:	107f      	asrs	r7, r7, #1
 80152d8:	3608      	adds	r6, #8
 80152da:	e7e5      	b.n	80152a8 <_dtoa_r+0x370>
 80152dc:	f000 80a6 	beq.w	801542c <_dtoa_r+0x4f4>
 80152e0:	f1ca 0600 	rsb	r6, sl, #0
 80152e4:	4ba5      	ldr	r3, [pc, #660]	; (801557c <_dtoa_r+0x644>)
 80152e6:	4fa6      	ldr	r7, [pc, #664]	; (8015580 <_dtoa_r+0x648>)
 80152e8:	f006 020f 	and.w	r2, r6, #15
 80152ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80152f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80152f8:	f7eb f986 	bl	8000608 <__aeabi_dmul>
 80152fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015300:	1136      	asrs	r6, r6, #4
 8015302:	2300      	movs	r3, #0
 8015304:	2502      	movs	r5, #2
 8015306:	2e00      	cmp	r6, #0
 8015308:	f040 8085 	bne.w	8015416 <_dtoa_r+0x4de>
 801530c:	2b00      	cmp	r3, #0
 801530e:	d1d2      	bne.n	80152b6 <_dtoa_r+0x37e>
 8015310:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015312:	2b00      	cmp	r3, #0
 8015314:	f000 808c 	beq.w	8015430 <_dtoa_r+0x4f8>
 8015318:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801531c:	4b99      	ldr	r3, [pc, #612]	; (8015584 <_dtoa_r+0x64c>)
 801531e:	2200      	movs	r2, #0
 8015320:	4630      	mov	r0, r6
 8015322:	4639      	mov	r1, r7
 8015324:	f7eb fbe2 	bl	8000aec <__aeabi_dcmplt>
 8015328:	2800      	cmp	r0, #0
 801532a:	f000 8081 	beq.w	8015430 <_dtoa_r+0x4f8>
 801532e:	9b01      	ldr	r3, [sp, #4]
 8015330:	2b00      	cmp	r3, #0
 8015332:	d07d      	beq.n	8015430 <_dtoa_r+0x4f8>
 8015334:	f1b9 0f00 	cmp.w	r9, #0
 8015338:	dd3c      	ble.n	80153b4 <_dtoa_r+0x47c>
 801533a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 801533e:	9307      	str	r3, [sp, #28]
 8015340:	2200      	movs	r2, #0
 8015342:	4b91      	ldr	r3, [pc, #580]	; (8015588 <_dtoa_r+0x650>)
 8015344:	4630      	mov	r0, r6
 8015346:	4639      	mov	r1, r7
 8015348:	f7eb f95e 	bl	8000608 <__aeabi_dmul>
 801534c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015350:	3501      	adds	r5, #1
 8015352:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8015356:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801535a:	4628      	mov	r0, r5
 801535c:	f7eb f8ea 	bl	8000534 <__aeabi_i2d>
 8015360:	4632      	mov	r2, r6
 8015362:	463b      	mov	r3, r7
 8015364:	f7eb f950 	bl	8000608 <__aeabi_dmul>
 8015368:	4b88      	ldr	r3, [pc, #544]	; (801558c <_dtoa_r+0x654>)
 801536a:	2200      	movs	r2, #0
 801536c:	f7ea ff96 	bl	800029c <__adddf3>
 8015370:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8015374:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015378:	9303      	str	r3, [sp, #12]
 801537a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801537c:	2b00      	cmp	r3, #0
 801537e:	d15c      	bne.n	801543a <_dtoa_r+0x502>
 8015380:	4b83      	ldr	r3, [pc, #524]	; (8015590 <_dtoa_r+0x658>)
 8015382:	2200      	movs	r2, #0
 8015384:	4630      	mov	r0, r6
 8015386:	4639      	mov	r1, r7
 8015388:	f7ea ff86 	bl	8000298 <__aeabi_dsub>
 801538c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015390:	4606      	mov	r6, r0
 8015392:	460f      	mov	r7, r1
 8015394:	f7eb fbc8 	bl	8000b28 <__aeabi_dcmpgt>
 8015398:	2800      	cmp	r0, #0
 801539a:	f040 8296 	bne.w	80158ca <_dtoa_r+0x992>
 801539e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80153a2:	4630      	mov	r0, r6
 80153a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80153a8:	4639      	mov	r1, r7
 80153aa:	f7eb fb9f 	bl	8000aec <__aeabi_dcmplt>
 80153ae:	2800      	cmp	r0, #0
 80153b0:	f040 8288 	bne.w	80158c4 <_dtoa_r+0x98c>
 80153b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80153b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80153bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80153be:	2b00      	cmp	r3, #0
 80153c0:	f2c0 8158 	blt.w	8015674 <_dtoa_r+0x73c>
 80153c4:	f1ba 0f0e 	cmp.w	sl, #14
 80153c8:	f300 8154 	bgt.w	8015674 <_dtoa_r+0x73c>
 80153cc:	4b6b      	ldr	r3, [pc, #428]	; (801557c <_dtoa_r+0x644>)
 80153ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80153d2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80153d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80153d8:	2b00      	cmp	r3, #0
 80153da:	f280 80e3 	bge.w	80155a4 <_dtoa_r+0x66c>
 80153de:	9b01      	ldr	r3, [sp, #4]
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	f300 80df 	bgt.w	80155a4 <_dtoa_r+0x66c>
 80153e6:	f040 826d 	bne.w	80158c4 <_dtoa_r+0x98c>
 80153ea:	4b69      	ldr	r3, [pc, #420]	; (8015590 <_dtoa_r+0x658>)
 80153ec:	2200      	movs	r2, #0
 80153ee:	4640      	mov	r0, r8
 80153f0:	4649      	mov	r1, r9
 80153f2:	f7eb f909 	bl	8000608 <__aeabi_dmul>
 80153f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80153fa:	f7eb fb8b 	bl	8000b14 <__aeabi_dcmpge>
 80153fe:	9e01      	ldr	r6, [sp, #4]
 8015400:	4637      	mov	r7, r6
 8015402:	2800      	cmp	r0, #0
 8015404:	f040 8243 	bne.w	801588e <_dtoa_r+0x956>
 8015408:	9d00      	ldr	r5, [sp, #0]
 801540a:	2331      	movs	r3, #49	; 0x31
 801540c:	f805 3b01 	strb.w	r3, [r5], #1
 8015410:	f10a 0a01 	add.w	sl, sl, #1
 8015414:	e23f      	b.n	8015896 <_dtoa_r+0x95e>
 8015416:	07f2      	lsls	r2, r6, #31
 8015418:	d505      	bpl.n	8015426 <_dtoa_r+0x4ee>
 801541a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801541e:	f7eb f8f3 	bl	8000608 <__aeabi_dmul>
 8015422:	3501      	adds	r5, #1
 8015424:	2301      	movs	r3, #1
 8015426:	1076      	asrs	r6, r6, #1
 8015428:	3708      	adds	r7, #8
 801542a:	e76c      	b.n	8015306 <_dtoa_r+0x3ce>
 801542c:	2502      	movs	r5, #2
 801542e:	e76f      	b.n	8015310 <_dtoa_r+0x3d8>
 8015430:	9b01      	ldr	r3, [sp, #4]
 8015432:	f8cd a01c 	str.w	sl, [sp, #28]
 8015436:	930c      	str	r3, [sp, #48]	; 0x30
 8015438:	e78d      	b.n	8015356 <_dtoa_r+0x41e>
 801543a:	9900      	ldr	r1, [sp, #0]
 801543c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801543e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015440:	4b4e      	ldr	r3, [pc, #312]	; (801557c <_dtoa_r+0x644>)
 8015442:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015446:	4401      	add	r1, r0
 8015448:	9102      	str	r1, [sp, #8]
 801544a:	9908      	ldr	r1, [sp, #32]
 801544c:	eeb0 8a47 	vmov.f32	s16, s14
 8015450:	eef0 8a67 	vmov.f32	s17, s15
 8015454:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015458:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801545c:	2900      	cmp	r1, #0
 801545e:	d045      	beq.n	80154ec <_dtoa_r+0x5b4>
 8015460:	494c      	ldr	r1, [pc, #304]	; (8015594 <_dtoa_r+0x65c>)
 8015462:	2000      	movs	r0, #0
 8015464:	f7eb f9fa 	bl	800085c <__aeabi_ddiv>
 8015468:	ec53 2b18 	vmov	r2, r3, d8
 801546c:	f7ea ff14 	bl	8000298 <__aeabi_dsub>
 8015470:	9d00      	ldr	r5, [sp, #0]
 8015472:	ec41 0b18 	vmov	d8, r0, r1
 8015476:	4639      	mov	r1, r7
 8015478:	4630      	mov	r0, r6
 801547a:	f7eb fb75 	bl	8000b68 <__aeabi_d2iz>
 801547e:	900c      	str	r0, [sp, #48]	; 0x30
 8015480:	f7eb f858 	bl	8000534 <__aeabi_i2d>
 8015484:	4602      	mov	r2, r0
 8015486:	460b      	mov	r3, r1
 8015488:	4630      	mov	r0, r6
 801548a:	4639      	mov	r1, r7
 801548c:	f7ea ff04 	bl	8000298 <__aeabi_dsub>
 8015490:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015492:	3330      	adds	r3, #48	; 0x30
 8015494:	f805 3b01 	strb.w	r3, [r5], #1
 8015498:	ec53 2b18 	vmov	r2, r3, d8
 801549c:	4606      	mov	r6, r0
 801549e:	460f      	mov	r7, r1
 80154a0:	f7eb fb24 	bl	8000aec <__aeabi_dcmplt>
 80154a4:	2800      	cmp	r0, #0
 80154a6:	d165      	bne.n	8015574 <_dtoa_r+0x63c>
 80154a8:	4632      	mov	r2, r6
 80154aa:	463b      	mov	r3, r7
 80154ac:	4935      	ldr	r1, [pc, #212]	; (8015584 <_dtoa_r+0x64c>)
 80154ae:	2000      	movs	r0, #0
 80154b0:	f7ea fef2 	bl	8000298 <__aeabi_dsub>
 80154b4:	ec53 2b18 	vmov	r2, r3, d8
 80154b8:	f7eb fb18 	bl	8000aec <__aeabi_dcmplt>
 80154bc:	2800      	cmp	r0, #0
 80154be:	f040 80b9 	bne.w	8015634 <_dtoa_r+0x6fc>
 80154c2:	9b02      	ldr	r3, [sp, #8]
 80154c4:	429d      	cmp	r5, r3
 80154c6:	f43f af75 	beq.w	80153b4 <_dtoa_r+0x47c>
 80154ca:	4b2f      	ldr	r3, [pc, #188]	; (8015588 <_dtoa_r+0x650>)
 80154cc:	ec51 0b18 	vmov	r0, r1, d8
 80154d0:	2200      	movs	r2, #0
 80154d2:	f7eb f899 	bl	8000608 <__aeabi_dmul>
 80154d6:	4b2c      	ldr	r3, [pc, #176]	; (8015588 <_dtoa_r+0x650>)
 80154d8:	ec41 0b18 	vmov	d8, r0, r1
 80154dc:	2200      	movs	r2, #0
 80154de:	4630      	mov	r0, r6
 80154e0:	4639      	mov	r1, r7
 80154e2:	f7eb f891 	bl	8000608 <__aeabi_dmul>
 80154e6:	4606      	mov	r6, r0
 80154e8:	460f      	mov	r7, r1
 80154ea:	e7c4      	b.n	8015476 <_dtoa_r+0x53e>
 80154ec:	ec51 0b17 	vmov	r0, r1, d7
 80154f0:	f7eb f88a 	bl	8000608 <__aeabi_dmul>
 80154f4:	9b02      	ldr	r3, [sp, #8]
 80154f6:	9d00      	ldr	r5, [sp, #0]
 80154f8:	930c      	str	r3, [sp, #48]	; 0x30
 80154fa:	ec41 0b18 	vmov	d8, r0, r1
 80154fe:	4639      	mov	r1, r7
 8015500:	4630      	mov	r0, r6
 8015502:	f7eb fb31 	bl	8000b68 <__aeabi_d2iz>
 8015506:	9011      	str	r0, [sp, #68]	; 0x44
 8015508:	f7eb f814 	bl	8000534 <__aeabi_i2d>
 801550c:	4602      	mov	r2, r0
 801550e:	460b      	mov	r3, r1
 8015510:	4630      	mov	r0, r6
 8015512:	4639      	mov	r1, r7
 8015514:	f7ea fec0 	bl	8000298 <__aeabi_dsub>
 8015518:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801551a:	3330      	adds	r3, #48	; 0x30
 801551c:	f805 3b01 	strb.w	r3, [r5], #1
 8015520:	9b02      	ldr	r3, [sp, #8]
 8015522:	429d      	cmp	r5, r3
 8015524:	4606      	mov	r6, r0
 8015526:	460f      	mov	r7, r1
 8015528:	f04f 0200 	mov.w	r2, #0
 801552c:	d134      	bne.n	8015598 <_dtoa_r+0x660>
 801552e:	4b19      	ldr	r3, [pc, #100]	; (8015594 <_dtoa_r+0x65c>)
 8015530:	ec51 0b18 	vmov	r0, r1, d8
 8015534:	f7ea feb2 	bl	800029c <__adddf3>
 8015538:	4602      	mov	r2, r0
 801553a:	460b      	mov	r3, r1
 801553c:	4630      	mov	r0, r6
 801553e:	4639      	mov	r1, r7
 8015540:	f7eb faf2 	bl	8000b28 <__aeabi_dcmpgt>
 8015544:	2800      	cmp	r0, #0
 8015546:	d175      	bne.n	8015634 <_dtoa_r+0x6fc>
 8015548:	ec53 2b18 	vmov	r2, r3, d8
 801554c:	4911      	ldr	r1, [pc, #68]	; (8015594 <_dtoa_r+0x65c>)
 801554e:	2000      	movs	r0, #0
 8015550:	f7ea fea2 	bl	8000298 <__aeabi_dsub>
 8015554:	4602      	mov	r2, r0
 8015556:	460b      	mov	r3, r1
 8015558:	4630      	mov	r0, r6
 801555a:	4639      	mov	r1, r7
 801555c:	f7eb fac6 	bl	8000aec <__aeabi_dcmplt>
 8015560:	2800      	cmp	r0, #0
 8015562:	f43f af27 	beq.w	80153b4 <_dtoa_r+0x47c>
 8015566:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8015568:	1e6b      	subs	r3, r5, #1
 801556a:	930c      	str	r3, [sp, #48]	; 0x30
 801556c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015570:	2b30      	cmp	r3, #48	; 0x30
 8015572:	d0f8      	beq.n	8015566 <_dtoa_r+0x62e>
 8015574:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8015578:	e04a      	b.n	8015610 <_dtoa_r+0x6d8>
 801557a:	bf00      	nop
 801557c:	08018278 	.word	0x08018278
 8015580:	08018250 	.word	0x08018250
 8015584:	3ff00000 	.word	0x3ff00000
 8015588:	40240000 	.word	0x40240000
 801558c:	401c0000 	.word	0x401c0000
 8015590:	40140000 	.word	0x40140000
 8015594:	3fe00000 	.word	0x3fe00000
 8015598:	4baf      	ldr	r3, [pc, #700]	; (8015858 <_dtoa_r+0x920>)
 801559a:	f7eb f835 	bl	8000608 <__aeabi_dmul>
 801559e:	4606      	mov	r6, r0
 80155a0:	460f      	mov	r7, r1
 80155a2:	e7ac      	b.n	80154fe <_dtoa_r+0x5c6>
 80155a4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80155a8:	9d00      	ldr	r5, [sp, #0]
 80155aa:	4642      	mov	r2, r8
 80155ac:	464b      	mov	r3, r9
 80155ae:	4630      	mov	r0, r6
 80155b0:	4639      	mov	r1, r7
 80155b2:	f7eb f953 	bl	800085c <__aeabi_ddiv>
 80155b6:	f7eb fad7 	bl	8000b68 <__aeabi_d2iz>
 80155ba:	9002      	str	r0, [sp, #8]
 80155bc:	f7ea ffba 	bl	8000534 <__aeabi_i2d>
 80155c0:	4642      	mov	r2, r8
 80155c2:	464b      	mov	r3, r9
 80155c4:	f7eb f820 	bl	8000608 <__aeabi_dmul>
 80155c8:	4602      	mov	r2, r0
 80155ca:	460b      	mov	r3, r1
 80155cc:	4630      	mov	r0, r6
 80155ce:	4639      	mov	r1, r7
 80155d0:	f7ea fe62 	bl	8000298 <__aeabi_dsub>
 80155d4:	9e02      	ldr	r6, [sp, #8]
 80155d6:	9f01      	ldr	r7, [sp, #4]
 80155d8:	3630      	adds	r6, #48	; 0x30
 80155da:	f805 6b01 	strb.w	r6, [r5], #1
 80155de:	9e00      	ldr	r6, [sp, #0]
 80155e0:	1bae      	subs	r6, r5, r6
 80155e2:	42b7      	cmp	r7, r6
 80155e4:	4602      	mov	r2, r0
 80155e6:	460b      	mov	r3, r1
 80155e8:	d137      	bne.n	801565a <_dtoa_r+0x722>
 80155ea:	f7ea fe57 	bl	800029c <__adddf3>
 80155ee:	4642      	mov	r2, r8
 80155f0:	464b      	mov	r3, r9
 80155f2:	4606      	mov	r6, r0
 80155f4:	460f      	mov	r7, r1
 80155f6:	f7eb fa97 	bl	8000b28 <__aeabi_dcmpgt>
 80155fa:	b9c8      	cbnz	r0, 8015630 <_dtoa_r+0x6f8>
 80155fc:	4642      	mov	r2, r8
 80155fe:	464b      	mov	r3, r9
 8015600:	4630      	mov	r0, r6
 8015602:	4639      	mov	r1, r7
 8015604:	f7eb fa68 	bl	8000ad8 <__aeabi_dcmpeq>
 8015608:	b110      	cbz	r0, 8015610 <_dtoa_r+0x6d8>
 801560a:	9b02      	ldr	r3, [sp, #8]
 801560c:	07d9      	lsls	r1, r3, #31
 801560e:	d40f      	bmi.n	8015630 <_dtoa_r+0x6f8>
 8015610:	4620      	mov	r0, r4
 8015612:	4659      	mov	r1, fp
 8015614:	f000 facc 	bl	8015bb0 <_Bfree>
 8015618:	2300      	movs	r3, #0
 801561a:	702b      	strb	r3, [r5, #0]
 801561c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801561e:	f10a 0001 	add.w	r0, sl, #1
 8015622:	6018      	str	r0, [r3, #0]
 8015624:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015626:	2b00      	cmp	r3, #0
 8015628:	f43f acd8 	beq.w	8014fdc <_dtoa_r+0xa4>
 801562c:	601d      	str	r5, [r3, #0]
 801562e:	e4d5      	b.n	8014fdc <_dtoa_r+0xa4>
 8015630:	f8cd a01c 	str.w	sl, [sp, #28]
 8015634:	462b      	mov	r3, r5
 8015636:	461d      	mov	r5, r3
 8015638:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801563c:	2a39      	cmp	r2, #57	; 0x39
 801563e:	d108      	bne.n	8015652 <_dtoa_r+0x71a>
 8015640:	9a00      	ldr	r2, [sp, #0]
 8015642:	429a      	cmp	r2, r3
 8015644:	d1f7      	bne.n	8015636 <_dtoa_r+0x6fe>
 8015646:	9a07      	ldr	r2, [sp, #28]
 8015648:	9900      	ldr	r1, [sp, #0]
 801564a:	3201      	adds	r2, #1
 801564c:	9207      	str	r2, [sp, #28]
 801564e:	2230      	movs	r2, #48	; 0x30
 8015650:	700a      	strb	r2, [r1, #0]
 8015652:	781a      	ldrb	r2, [r3, #0]
 8015654:	3201      	adds	r2, #1
 8015656:	701a      	strb	r2, [r3, #0]
 8015658:	e78c      	b.n	8015574 <_dtoa_r+0x63c>
 801565a:	4b7f      	ldr	r3, [pc, #508]	; (8015858 <_dtoa_r+0x920>)
 801565c:	2200      	movs	r2, #0
 801565e:	f7ea ffd3 	bl	8000608 <__aeabi_dmul>
 8015662:	2200      	movs	r2, #0
 8015664:	2300      	movs	r3, #0
 8015666:	4606      	mov	r6, r0
 8015668:	460f      	mov	r7, r1
 801566a:	f7eb fa35 	bl	8000ad8 <__aeabi_dcmpeq>
 801566e:	2800      	cmp	r0, #0
 8015670:	d09b      	beq.n	80155aa <_dtoa_r+0x672>
 8015672:	e7cd      	b.n	8015610 <_dtoa_r+0x6d8>
 8015674:	9a08      	ldr	r2, [sp, #32]
 8015676:	2a00      	cmp	r2, #0
 8015678:	f000 80c4 	beq.w	8015804 <_dtoa_r+0x8cc>
 801567c:	9a05      	ldr	r2, [sp, #20]
 801567e:	2a01      	cmp	r2, #1
 8015680:	f300 80a8 	bgt.w	80157d4 <_dtoa_r+0x89c>
 8015684:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8015686:	2a00      	cmp	r2, #0
 8015688:	f000 80a0 	beq.w	80157cc <_dtoa_r+0x894>
 801568c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015690:	9e06      	ldr	r6, [sp, #24]
 8015692:	4645      	mov	r5, r8
 8015694:	9a04      	ldr	r2, [sp, #16]
 8015696:	2101      	movs	r1, #1
 8015698:	441a      	add	r2, r3
 801569a:	4620      	mov	r0, r4
 801569c:	4498      	add	r8, r3
 801569e:	9204      	str	r2, [sp, #16]
 80156a0:	f000 fb42 	bl	8015d28 <__i2b>
 80156a4:	4607      	mov	r7, r0
 80156a6:	2d00      	cmp	r5, #0
 80156a8:	dd0b      	ble.n	80156c2 <_dtoa_r+0x78a>
 80156aa:	9b04      	ldr	r3, [sp, #16]
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	dd08      	ble.n	80156c2 <_dtoa_r+0x78a>
 80156b0:	42ab      	cmp	r3, r5
 80156b2:	9a04      	ldr	r2, [sp, #16]
 80156b4:	bfa8      	it	ge
 80156b6:	462b      	movge	r3, r5
 80156b8:	eba8 0803 	sub.w	r8, r8, r3
 80156bc:	1aed      	subs	r5, r5, r3
 80156be:	1ad3      	subs	r3, r2, r3
 80156c0:	9304      	str	r3, [sp, #16]
 80156c2:	9b06      	ldr	r3, [sp, #24]
 80156c4:	b1fb      	cbz	r3, 8015706 <_dtoa_r+0x7ce>
 80156c6:	9b08      	ldr	r3, [sp, #32]
 80156c8:	2b00      	cmp	r3, #0
 80156ca:	f000 809f 	beq.w	801580c <_dtoa_r+0x8d4>
 80156ce:	2e00      	cmp	r6, #0
 80156d0:	dd11      	ble.n	80156f6 <_dtoa_r+0x7be>
 80156d2:	4639      	mov	r1, r7
 80156d4:	4632      	mov	r2, r6
 80156d6:	4620      	mov	r0, r4
 80156d8:	f000 fbe2 	bl	8015ea0 <__pow5mult>
 80156dc:	465a      	mov	r2, fp
 80156de:	4601      	mov	r1, r0
 80156e0:	4607      	mov	r7, r0
 80156e2:	4620      	mov	r0, r4
 80156e4:	f000 fb36 	bl	8015d54 <__multiply>
 80156e8:	4659      	mov	r1, fp
 80156ea:	9007      	str	r0, [sp, #28]
 80156ec:	4620      	mov	r0, r4
 80156ee:	f000 fa5f 	bl	8015bb0 <_Bfree>
 80156f2:	9b07      	ldr	r3, [sp, #28]
 80156f4:	469b      	mov	fp, r3
 80156f6:	9b06      	ldr	r3, [sp, #24]
 80156f8:	1b9a      	subs	r2, r3, r6
 80156fa:	d004      	beq.n	8015706 <_dtoa_r+0x7ce>
 80156fc:	4659      	mov	r1, fp
 80156fe:	4620      	mov	r0, r4
 8015700:	f000 fbce 	bl	8015ea0 <__pow5mult>
 8015704:	4683      	mov	fp, r0
 8015706:	2101      	movs	r1, #1
 8015708:	4620      	mov	r0, r4
 801570a:	f000 fb0d 	bl	8015d28 <__i2b>
 801570e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015710:	2b00      	cmp	r3, #0
 8015712:	4606      	mov	r6, r0
 8015714:	dd7c      	ble.n	8015810 <_dtoa_r+0x8d8>
 8015716:	461a      	mov	r2, r3
 8015718:	4601      	mov	r1, r0
 801571a:	4620      	mov	r0, r4
 801571c:	f000 fbc0 	bl	8015ea0 <__pow5mult>
 8015720:	9b05      	ldr	r3, [sp, #20]
 8015722:	2b01      	cmp	r3, #1
 8015724:	4606      	mov	r6, r0
 8015726:	dd76      	ble.n	8015816 <_dtoa_r+0x8de>
 8015728:	2300      	movs	r3, #0
 801572a:	9306      	str	r3, [sp, #24]
 801572c:	6933      	ldr	r3, [r6, #16]
 801572e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8015732:	6918      	ldr	r0, [r3, #16]
 8015734:	f000 faa8 	bl	8015c88 <__hi0bits>
 8015738:	f1c0 0020 	rsb	r0, r0, #32
 801573c:	9b04      	ldr	r3, [sp, #16]
 801573e:	4418      	add	r0, r3
 8015740:	f010 001f 	ands.w	r0, r0, #31
 8015744:	f000 8086 	beq.w	8015854 <_dtoa_r+0x91c>
 8015748:	f1c0 0320 	rsb	r3, r0, #32
 801574c:	2b04      	cmp	r3, #4
 801574e:	dd7f      	ble.n	8015850 <_dtoa_r+0x918>
 8015750:	f1c0 001c 	rsb	r0, r0, #28
 8015754:	9b04      	ldr	r3, [sp, #16]
 8015756:	4403      	add	r3, r0
 8015758:	4480      	add	r8, r0
 801575a:	4405      	add	r5, r0
 801575c:	9304      	str	r3, [sp, #16]
 801575e:	f1b8 0f00 	cmp.w	r8, #0
 8015762:	dd05      	ble.n	8015770 <_dtoa_r+0x838>
 8015764:	4659      	mov	r1, fp
 8015766:	4642      	mov	r2, r8
 8015768:	4620      	mov	r0, r4
 801576a:	f000 fbf3 	bl	8015f54 <__lshift>
 801576e:	4683      	mov	fp, r0
 8015770:	9b04      	ldr	r3, [sp, #16]
 8015772:	2b00      	cmp	r3, #0
 8015774:	dd05      	ble.n	8015782 <_dtoa_r+0x84a>
 8015776:	4631      	mov	r1, r6
 8015778:	461a      	mov	r2, r3
 801577a:	4620      	mov	r0, r4
 801577c:	f000 fbea 	bl	8015f54 <__lshift>
 8015780:	4606      	mov	r6, r0
 8015782:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015784:	2b00      	cmp	r3, #0
 8015786:	d069      	beq.n	801585c <_dtoa_r+0x924>
 8015788:	4631      	mov	r1, r6
 801578a:	4658      	mov	r0, fp
 801578c:	f000 fc4e 	bl	801602c <__mcmp>
 8015790:	2800      	cmp	r0, #0
 8015792:	da63      	bge.n	801585c <_dtoa_r+0x924>
 8015794:	2300      	movs	r3, #0
 8015796:	4659      	mov	r1, fp
 8015798:	220a      	movs	r2, #10
 801579a:	4620      	mov	r0, r4
 801579c:	f000 fa2a 	bl	8015bf4 <__multadd>
 80157a0:	9b08      	ldr	r3, [sp, #32]
 80157a2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80157a6:	4683      	mov	fp, r0
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	f000 818f 	beq.w	8015acc <_dtoa_r+0xb94>
 80157ae:	4639      	mov	r1, r7
 80157b0:	2300      	movs	r3, #0
 80157b2:	220a      	movs	r2, #10
 80157b4:	4620      	mov	r0, r4
 80157b6:	f000 fa1d 	bl	8015bf4 <__multadd>
 80157ba:	f1b9 0f00 	cmp.w	r9, #0
 80157be:	4607      	mov	r7, r0
 80157c0:	f300 808e 	bgt.w	80158e0 <_dtoa_r+0x9a8>
 80157c4:	9b05      	ldr	r3, [sp, #20]
 80157c6:	2b02      	cmp	r3, #2
 80157c8:	dc50      	bgt.n	801586c <_dtoa_r+0x934>
 80157ca:	e089      	b.n	80158e0 <_dtoa_r+0x9a8>
 80157cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80157ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80157d2:	e75d      	b.n	8015690 <_dtoa_r+0x758>
 80157d4:	9b01      	ldr	r3, [sp, #4]
 80157d6:	1e5e      	subs	r6, r3, #1
 80157d8:	9b06      	ldr	r3, [sp, #24]
 80157da:	42b3      	cmp	r3, r6
 80157dc:	bfbf      	itttt	lt
 80157de:	9b06      	ldrlt	r3, [sp, #24]
 80157e0:	9606      	strlt	r6, [sp, #24]
 80157e2:	1af2      	sublt	r2, r6, r3
 80157e4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80157e6:	bfb6      	itet	lt
 80157e8:	189b      	addlt	r3, r3, r2
 80157ea:	1b9e      	subge	r6, r3, r6
 80157ec:	930d      	strlt	r3, [sp, #52]	; 0x34
 80157ee:	9b01      	ldr	r3, [sp, #4]
 80157f0:	bfb8      	it	lt
 80157f2:	2600      	movlt	r6, #0
 80157f4:	2b00      	cmp	r3, #0
 80157f6:	bfb5      	itete	lt
 80157f8:	eba8 0503 	sublt.w	r5, r8, r3
 80157fc:	9b01      	ldrge	r3, [sp, #4]
 80157fe:	2300      	movlt	r3, #0
 8015800:	4645      	movge	r5, r8
 8015802:	e747      	b.n	8015694 <_dtoa_r+0x75c>
 8015804:	9e06      	ldr	r6, [sp, #24]
 8015806:	9f08      	ldr	r7, [sp, #32]
 8015808:	4645      	mov	r5, r8
 801580a:	e74c      	b.n	80156a6 <_dtoa_r+0x76e>
 801580c:	9a06      	ldr	r2, [sp, #24]
 801580e:	e775      	b.n	80156fc <_dtoa_r+0x7c4>
 8015810:	9b05      	ldr	r3, [sp, #20]
 8015812:	2b01      	cmp	r3, #1
 8015814:	dc18      	bgt.n	8015848 <_dtoa_r+0x910>
 8015816:	9b02      	ldr	r3, [sp, #8]
 8015818:	b9b3      	cbnz	r3, 8015848 <_dtoa_r+0x910>
 801581a:	9b03      	ldr	r3, [sp, #12]
 801581c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015820:	b9a3      	cbnz	r3, 801584c <_dtoa_r+0x914>
 8015822:	9b03      	ldr	r3, [sp, #12]
 8015824:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015828:	0d1b      	lsrs	r3, r3, #20
 801582a:	051b      	lsls	r3, r3, #20
 801582c:	b12b      	cbz	r3, 801583a <_dtoa_r+0x902>
 801582e:	9b04      	ldr	r3, [sp, #16]
 8015830:	3301      	adds	r3, #1
 8015832:	9304      	str	r3, [sp, #16]
 8015834:	f108 0801 	add.w	r8, r8, #1
 8015838:	2301      	movs	r3, #1
 801583a:	9306      	str	r3, [sp, #24]
 801583c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801583e:	2b00      	cmp	r3, #0
 8015840:	f47f af74 	bne.w	801572c <_dtoa_r+0x7f4>
 8015844:	2001      	movs	r0, #1
 8015846:	e779      	b.n	801573c <_dtoa_r+0x804>
 8015848:	2300      	movs	r3, #0
 801584a:	e7f6      	b.n	801583a <_dtoa_r+0x902>
 801584c:	9b02      	ldr	r3, [sp, #8]
 801584e:	e7f4      	b.n	801583a <_dtoa_r+0x902>
 8015850:	d085      	beq.n	801575e <_dtoa_r+0x826>
 8015852:	4618      	mov	r0, r3
 8015854:	301c      	adds	r0, #28
 8015856:	e77d      	b.n	8015754 <_dtoa_r+0x81c>
 8015858:	40240000 	.word	0x40240000
 801585c:	9b01      	ldr	r3, [sp, #4]
 801585e:	2b00      	cmp	r3, #0
 8015860:	dc38      	bgt.n	80158d4 <_dtoa_r+0x99c>
 8015862:	9b05      	ldr	r3, [sp, #20]
 8015864:	2b02      	cmp	r3, #2
 8015866:	dd35      	ble.n	80158d4 <_dtoa_r+0x99c>
 8015868:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801586c:	f1b9 0f00 	cmp.w	r9, #0
 8015870:	d10d      	bne.n	801588e <_dtoa_r+0x956>
 8015872:	4631      	mov	r1, r6
 8015874:	464b      	mov	r3, r9
 8015876:	2205      	movs	r2, #5
 8015878:	4620      	mov	r0, r4
 801587a:	f000 f9bb 	bl	8015bf4 <__multadd>
 801587e:	4601      	mov	r1, r0
 8015880:	4606      	mov	r6, r0
 8015882:	4658      	mov	r0, fp
 8015884:	f000 fbd2 	bl	801602c <__mcmp>
 8015888:	2800      	cmp	r0, #0
 801588a:	f73f adbd 	bgt.w	8015408 <_dtoa_r+0x4d0>
 801588e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015890:	9d00      	ldr	r5, [sp, #0]
 8015892:	ea6f 0a03 	mvn.w	sl, r3
 8015896:	f04f 0800 	mov.w	r8, #0
 801589a:	4631      	mov	r1, r6
 801589c:	4620      	mov	r0, r4
 801589e:	f000 f987 	bl	8015bb0 <_Bfree>
 80158a2:	2f00      	cmp	r7, #0
 80158a4:	f43f aeb4 	beq.w	8015610 <_dtoa_r+0x6d8>
 80158a8:	f1b8 0f00 	cmp.w	r8, #0
 80158ac:	d005      	beq.n	80158ba <_dtoa_r+0x982>
 80158ae:	45b8      	cmp	r8, r7
 80158b0:	d003      	beq.n	80158ba <_dtoa_r+0x982>
 80158b2:	4641      	mov	r1, r8
 80158b4:	4620      	mov	r0, r4
 80158b6:	f000 f97b 	bl	8015bb0 <_Bfree>
 80158ba:	4639      	mov	r1, r7
 80158bc:	4620      	mov	r0, r4
 80158be:	f000 f977 	bl	8015bb0 <_Bfree>
 80158c2:	e6a5      	b.n	8015610 <_dtoa_r+0x6d8>
 80158c4:	2600      	movs	r6, #0
 80158c6:	4637      	mov	r7, r6
 80158c8:	e7e1      	b.n	801588e <_dtoa_r+0x956>
 80158ca:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80158cc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80158d0:	4637      	mov	r7, r6
 80158d2:	e599      	b.n	8015408 <_dtoa_r+0x4d0>
 80158d4:	9b08      	ldr	r3, [sp, #32]
 80158d6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80158da:	2b00      	cmp	r3, #0
 80158dc:	f000 80fd 	beq.w	8015ada <_dtoa_r+0xba2>
 80158e0:	2d00      	cmp	r5, #0
 80158e2:	dd05      	ble.n	80158f0 <_dtoa_r+0x9b8>
 80158e4:	4639      	mov	r1, r7
 80158e6:	462a      	mov	r2, r5
 80158e8:	4620      	mov	r0, r4
 80158ea:	f000 fb33 	bl	8015f54 <__lshift>
 80158ee:	4607      	mov	r7, r0
 80158f0:	9b06      	ldr	r3, [sp, #24]
 80158f2:	2b00      	cmp	r3, #0
 80158f4:	d05c      	beq.n	80159b0 <_dtoa_r+0xa78>
 80158f6:	6879      	ldr	r1, [r7, #4]
 80158f8:	4620      	mov	r0, r4
 80158fa:	f000 f919 	bl	8015b30 <_Balloc>
 80158fe:	4605      	mov	r5, r0
 8015900:	b928      	cbnz	r0, 801590e <_dtoa_r+0x9d6>
 8015902:	4b80      	ldr	r3, [pc, #512]	; (8015b04 <_dtoa_r+0xbcc>)
 8015904:	4602      	mov	r2, r0
 8015906:	f240 21ea 	movw	r1, #746	; 0x2ea
 801590a:	f7ff bb2e 	b.w	8014f6a <_dtoa_r+0x32>
 801590e:	693a      	ldr	r2, [r7, #16]
 8015910:	3202      	adds	r2, #2
 8015912:	0092      	lsls	r2, r2, #2
 8015914:	f107 010c 	add.w	r1, r7, #12
 8015918:	300c      	adds	r0, #12
 801591a:	f7fe fd0d 	bl	8014338 <memcpy>
 801591e:	2201      	movs	r2, #1
 8015920:	4629      	mov	r1, r5
 8015922:	4620      	mov	r0, r4
 8015924:	f000 fb16 	bl	8015f54 <__lshift>
 8015928:	9b00      	ldr	r3, [sp, #0]
 801592a:	3301      	adds	r3, #1
 801592c:	9301      	str	r3, [sp, #4]
 801592e:	9b00      	ldr	r3, [sp, #0]
 8015930:	444b      	add	r3, r9
 8015932:	9307      	str	r3, [sp, #28]
 8015934:	9b02      	ldr	r3, [sp, #8]
 8015936:	f003 0301 	and.w	r3, r3, #1
 801593a:	46b8      	mov	r8, r7
 801593c:	9306      	str	r3, [sp, #24]
 801593e:	4607      	mov	r7, r0
 8015940:	9b01      	ldr	r3, [sp, #4]
 8015942:	4631      	mov	r1, r6
 8015944:	3b01      	subs	r3, #1
 8015946:	4658      	mov	r0, fp
 8015948:	9302      	str	r3, [sp, #8]
 801594a:	f7ff fa69 	bl	8014e20 <quorem>
 801594e:	4603      	mov	r3, r0
 8015950:	3330      	adds	r3, #48	; 0x30
 8015952:	9004      	str	r0, [sp, #16]
 8015954:	4641      	mov	r1, r8
 8015956:	4658      	mov	r0, fp
 8015958:	9308      	str	r3, [sp, #32]
 801595a:	f000 fb67 	bl	801602c <__mcmp>
 801595e:	463a      	mov	r2, r7
 8015960:	4681      	mov	r9, r0
 8015962:	4631      	mov	r1, r6
 8015964:	4620      	mov	r0, r4
 8015966:	f000 fb7d 	bl	8016064 <__mdiff>
 801596a:	68c2      	ldr	r2, [r0, #12]
 801596c:	9b08      	ldr	r3, [sp, #32]
 801596e:	4605      	mov	r5, r0
 8015970:	bb02      	cbnz	r2, 80159b4 <_dtoa_r+0xa7c>
 8015972:	4601      	mov	r1, r0
 8015974:	4658      	mov	r0, fp
 8015976:	f000 fb59 	bl	801602c <__mcmp>
 801597a:	9b08      	ldr	r3, [sp, #32]
 801597c:	4602      	mov	r2, r0
 801597e:	4629      	mov	r1, r5
 8015980:	4620      	mov	r0, r4
 8015982:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8015986:	f000 f913 	bl	8015bb0 <_Bfree>
 801598a:	9b05      	ldr	r3, [sp, #20]
 801598c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801598e:	9d01      	ldr	r5, [sp, #4]
 8015990:	ea43 0102 	orr.w	r1, r3, r2
 8015994:	9b06      	ldr	r3, [sp, #24]
 8015996:	430b      	orrs	r3, r1
 8015998:	9b08      	ldr	r3, [sp, #32]
 801599a:	d10d      	bne.n	80159b8 <_dtoa_r+0xa80>
 801599c:	2b39      	cmp	r3, #57	; 0x39
 801599e:	d029      	beq.n	80159f4 <_dtoa_r+0xabc>
 80159a0:	f1b9 0f00 	cmp.w	r9, #0
 80159a4:	dd01      	ble.n	80159aa <_dtoa_r+0xa72>
 80159a6:	9b04      	ldr	r3, [sp, #16]
 80159a8:	3331      	adds	r3, #49	; 0x31
 80159aa:	9a02      	ldr	r2, [sp, #8]
 80159ac:	7013      	strb	r3, [r2, #0]
 80159ae:	e774      	b.n	801589a <_dtoa_r+0x962>
 80159b0:	4638      	mov	r0, r7
 80159b2:	e7b9      	b.n	8015928 <_dtoa_r+0x9f0>
 80159b4:	2201      	movs	r2, #1
 80159b6:	e7e2      	b.n	801597e <_dtoa_r+0xa46>
 80159b8:	f1b9 0f00 	cmp.w	r9, #0
 80159bc:	db06      	blt.n	80159cc <_dtoa_r+0xa94>
 80159be:	9905      	ldr	r1, [sp, #20]
 80159c0:	ea41 0909 	orr.w	r9, r1, r9
 80159c4:	9906      	ldr	r1, [sp, #24]
 80159c6:	ea59 0101 	orrs.w	r1, r9, r1
 80159ca:	d120      	bne.n	8015a0e <_dtoa_r+0xad6>
 80159cc:	2a00      	cmp	r2, #0
 80159ce:	ddec      	ble.n	80159aa <_dtoa_r+0xa72>
 80159d0:	4659      	mov	r1, fp
 80159d2:	2201      	movs	r2, #1
 80159d4:	4620      	mov	r0, r4
 80159d6:	9301      	str	r3, [sp, #4]
 80159d8:	f000 fabc 	bl	8015f54 <__lshift>
 80159dc:	4631      	mov	r1, r6
 80159de:	4683      	mov	fp, r0
 80159e0:	f000 fb24 	bl	801602c <__mcmp>
 80159e4:	2800      	cmp	r0, #0
 80159e6:	9b01      	ldr	r3, [sp, #4]
 80159e8:	dc02      	bgt.n	80159f0 <_dtoa_r+0xab8>
 80159ea:	d1de      	bne.n	80159aa <_dtoa_r+0xa72>
 80159ec:	07da      	lsls	r2, r3, #31
 80159ee:	d5dc      	bpl.n	80159aa <_dtoa_r+0xa72>
 80159f0:	2b39      	cmp	r3, #57	; 0x39
 80159f2:	d1d8      	bne.n	80159a6 <_dtoa_r+0xa6e>
 80159f4:	9a02      	ldr	r2, [sp, #8]
 80159f6:	2339      	movs	r3, #57	; 0x39
 80159f8:	7013      	strb	r3, [r2, #0]
 80159fa:	462b      	mov	r3, r5
 80159fc:	461d      	mov	r5, r3
 80159fe:	3b01      	subs	r3, #1
 8015a00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015a04:	2a39      	cmp	r2, #57	; 0x39
 8015a06:	d050      	beq.n	8015aaa <_dtoa_r+0xb72>
 8015a08:	3201      	adds	r2, #1
 8015a0a:	701a      	strb	r2, [r3, #0]
 8015a0c:	e745      	b.n	801589a <_dtoa_r+0x962>
 8015a0e:	2a00      	cmp	r2, #0
 8015a10:	dd03      	ble.n	8015a1a <_dtoa_r+0xae2>
 8015a12:	2b39      	cmp	r3, #57	; 0x39
 8015a14:	d0ee      	beq.n	80159f4 <_dtoa_r+0xabc>
 8015a16:	3301      	adds	r3, #1
 8015a18:	e7c7      	b.n	80159aa <_dtoa_r+0xa72>
 8015a1a:	9a01      	ldr	r2, [sp, #4]
 8015a1c:	9907      	ldr	r1, [sp, #28]
 8015a1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8015a22:	428a      	cmp	r2, r1
 8015a24:	d02a      	beq.n	8015a7c <_dtoa_r+0xb44>
 8015a26:	4659      	mov	r1, fp
 8015a28:	2300      	movs	r3, #0
 8015a2a:	220a      	movs	r2, #10
 8015a2c:	4620      	mov	r0, r4
 8015a2e:	f000 f8e1 	bl	8015bf4 <__multadd>
 8015a32:	45b8      	cmp	r8, r7
 8015a34:	4683      	mov	fp, r0
 8015a36:	f04f 0300 	mov.w	r3, #0
 8015a3a:	f04f 020a 	mov.w	r2, #10
 8015a3e:	4641      	mov	r1, r8
 8015a40:	4620      	mov	r0, r4
 8015a42:	d107      	bne.n	8015a54 <_dtoa_r+0xb1c>
 8015a44:	f000 f8d6 	bl	8015bf4 <__multadd>
 8015a48:	4680      	mov	r8, r0
 8015a4a:	4607      	mov	r7, r0
 8015a4c:	9b01      	ldr	r3, [sp, #4]
 8015a4e:	3301      	adds	r3, #1
 8015a50:	9301      	str	r3, [sp, #4]
 8015a52:	e775      	b.n	8015940 <_dtoa_r+0xa08>
 8015a54:	f000 f8ce 	bl	8015bf4 <__multadd>
 8015a58:	4639      	mov	r1, r7
 8015a5a:	4680      	mov	r8, r0
 8015a5c:	2300      	movs	r3, #0
 8015a5e:	220a      	movs	r2, #10
 8015a60:	4620      	mov	r0, r4
 8015a62:	f000 f8c7 	bl	8015bf4 <__multadd>
 8015a66:	4607      	mov	r7, r0
 8015a68:	e7f0      	b.n	8015a4c <_dtoa_r+0xb14>
 8015a6a:	f1b9 0f00 	cmp.w	r9, #0
 8015a6e:	9a00      	ldr	r2, [sp, #0]
 8015a70:	bfcc      	ite	gt
 8015a72:	464d      	movgt	r5, r9
 8015a74:	2501      	movle	r5, #1
 8015a76:	4415      	add	r5, r2
 8015a78:	f04f 0800 	mov.w	r8, #0
 8015a7c:	4659      	mov	r1, fp
 8015a7e:	2201      	movs	r2, #1
 8015a80:	4620      	mov	r0, r4
 8015a82:	9301      	str	r3, [sp, #4]
 8015a84:	f000 fa66 	bl	8015f54 <__lshift>
 8015a88:	4631      	mov	r1, r6
 8015a8a:	4683      	mov	fp, r0
 8015a8c:	f000 face 	bl	801602c <__mcmp>
 8015a90:	2800      	cmp	r0, #0
 8015a92:	dcb2      	bgt.n	80159fa <_dtoa_r+0xac2>
 8015a94:	d102      	bne.n	8015a9c <_dtoa_r+0xb64>
 8015a96:	9b01      	ldr	r3, [sp, #4]
 8015a98:	07db      	lsls	r3, r3, #31
 8015a9a:	d4ae      	bmi.n	80159fa <_dtoa_r+0xac2>
 8015a9c:	462b      	mov	r3, r5
 8015a9e:	461d      	mov	r5, r3
 8015aa0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015aa4:	2a30      	cmp	r2, #48	; 0x30
 8015aa6:	d0fa      	beq.n	8015a9e <_dtoa_r+0xb66>
 8015aa8:	e6f7      	b.n	801589a <_dtoa_r+0x962>
 8015aaa:	9a00      	ldr	r2, [sp, #0]
 8015aac:	429a      	cmp	r2, r3
 8015aae:	d1a5      	bne.n	80159fc <_dtoa_r+0xac4>
 8015ab0:	f10a 0a01 	add.w	sl, sl, #1
 8015ab4:	2331      	movs	r3, #49	; 0x31
 8015ab6:	e779      	b.n	80159ac <_dtoa_r+0xa74>
 8015ab8:	4b13      	ldr	r3, [pc, #76]	; (8015b08 <_dtoa_r+0xbd0>)
 8015aba:	f7ff baaf 	b.w	801501c <_dtoa_r+0xe4>
 8015abe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	f47f aa86 	bne.w	8014fd2 <_dtoa_r+0x9a>
 8015ac6:	4b11      	ldr	r3, [pc, #68]	; (8015b0c <_dtoa_r+0xbd4>)
 8015ac8:	f7ff baa8 	b.w	801501c <_dtoa_r+0xe4>
 8015acc:	f1b9 0f00 	cmp.w	r9, #0
 8015ad0:	dc03      	bgt.n	8015ada <_dtoa_r+0xba2>
 8015ad2:	9b05      	ldr	r3, [sp, #20]
 8015ad4:	2b02      	cmp	r3, #2
 8015ad6:	f73f aec9 	bgt.w	801586c <_dtoa_r+0x934>
 8015ada:	9d00      	ldr	r5, [sp, #0]
 8015adc:	4631      	mov	r1, r6
 8015ade:	4658      	mov	r0, fp
 8015ae0:	f7ff f99e 	bl	8014e20 <quorem>
 8015ae4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8015ae8:	f805 3b01 	strb.w	r3, [r5], #1
 8015aec:	9a00      	ldr	r2, [sp, #0]
 8015aee:	1aaa      	subs	r2, r5, r2
 8015af0:	4591      	cmp	r9, r2
 8015af2:	ddba      	ble.n	8015a6a <_dtoa_r+0xb32>
 8015af4:	4659      	mov	r1, fp
 8015af6:	2300      	movs	r3, #0
 8015af8:	220a      	movs	r2, #10
 8015afa:	4620      	mov	r0, r4
 8015afc:	f000 f87a 	bl	8015bf4 <__multadd>
 8015b00:	4683      	mov	fp, r0
 8015b02:	e7eb      	b.n	8015adc <_dtoa_r+0xba4>
 8015b04:	080181db 	.word	0x080181db
 8015b08:	08018134 	.word	0x08018134
 8015b0c:	08018158 	.word	0x08018158

08015b10 <_localeconv_r>:
 8015b10:	4800      	ldr	r0, [pc, #0]	; (8015b14 <_localeconv_r+0x4>)
 8015b12:	4770      	bx	lr
 8015b14:	200003ec 	.word	0x200003ec

08015b18 <__malloc_lock>:
 8015b18:	4801      	ldr	r0, [pc, #4]	; (8015b20 <__malloc_lock+0x8>)
 8015b1a:	f000 bd22 	b.w	8016562 <__retarget_lock_acquire_recursive>
 8015b1e:	bf00      	nop
 8015b20:	20001588 	.word	0x20001588

08015b24 <__malloc_unlock>:
 8015b24:	4801      	ldr	r0, [pc, #4]	; (8015b2c <__malloc_unlock+0x8>)
 8015b26:	f000 bd1d 	b.w	8016564 <__retarget_lock_release_recursive>
 8015b2a:	bf00      	nop
 8015b2c:	20001588 	.word	0x20001588

08015b30 <_Balloc>:
 8015b30:	b570      	push	{r4, r5, r6, lr}
 8015b32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015b34:	4604      	mov	r4, r0
 8015b36:	460d      	mov	r5, r1
 8015b38:	b976      	cbnz	r6, 8015b58 <_Balloc+0x28>
 8015b3a:	2010      	movs	r0, #16
 8015b3c:	f7fe fbf4 	bl	8014328 <malloc>
 8015b40:	4602      	mov	r2, r0
 8015b42:	6260      	str	r0, [r4, #36]	; 0x24
 8015b44:	b920      	cbnz	r0, 8015b50 <_Balloc+0x20>
 8015b46:	4b18      	ldr	r3, [pc, #96]	; (8015ba8 <_Balloc+0x78>)
 8015b48:	4818      	ldr	r0, [pc, #96]	; (8015bac <_Balloc+0x7c>)
 8015b4a:	2166      	movs	r1, #102	; 0x66
 8015b4c:	f000 fcd8 	bl	8016500 <__assert_func>
 8015b50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015b54:	6006      	str	r6, [r0, #0]
 8015b56:	60c6      	str	r6, [r0, #12]
 8015b58:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015b5a:	68f3      	ldr	r3, [r6, #12]
 8015b5c:	b183      	cbz	r3, 8015b80 <_Balloc+0x50>
 8015b5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015b60:	68db      	ldr	r3, [r3, #12]
 8015b62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015b66:	b9b8      	cbnz	r0, 8015b98 <_Balloc+0x68>
 8015b68:	2101      	movs	r1, #1
 8015b6a:	fa01 f605 	lsl.w	r6, r1, r5
 8015b6e:	1d72      	adds	r2, r6, #5
 8015b70:	0092      	lsls	r2, r2, #2
 8015b72:	4620      	mov	r0, r4
 8015b74:	f000 fb5a 	bl	801622c <_calloc_r>
 8015b78:	b160      	cbz	r0, 8015b94 <_Balloc+0x64>
 8015b7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015b7e:	e00e      	b.n	8015b9e <_Balloc+0x6e>
 8015b80:	2221      	movs	r2, #33	; 0x21
 8015b82:	2104      	movs	r1, #4
 8015b84:	4620      	mov	r0, r4
 8015b86:	f000 fb51 	bl	801622c <_calloc_r>
 8015b8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015b8c:	60f0      	str	r0, [r6, #12]
 8015b8e:	68db      	ldr	r3, [r3, #12]
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	d1e4      	bne.n	8015b5e <_Balloc+0x2e>
 8015b94:	2000      	movs	r0, #0
 8015b96:	bd70      	pop	{r4, r5, r6, pc}
 8015b98:	6802      	ldr	r2, [r0, #0]
 8015b9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015b9e:	2300      	movs	r3, #0
 8015ba0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015ba4:	e7f7      	b.n	8015b96 <_Balloc+0x66>
 8015ba6:	bf00      	nop
 8015ba8:	08018165 	.word	0x08018165
 8015bac:	080181ec 	.word	0x080181ec

08015bb0 <_Bfree>:
 8015bb0:	b570      	push	{r4, r5, r6, lr}
 8015bb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015bb4:	4605      	mov	r5, r0
 8015bb6:	460c      	mov	r4, r1
 8015bb8:	b976      	cbnz	r6, 8015bd8 <_Bfree+0x28>
 8015bba:	2010      	movs	r0, #16
 8015bbc:	f7fe fbb4 	bl	8014328 <malloc>
 8015bc0:	4602      	mov	r2, r0
 8015bc2:	6268      	str	r0, [r5, #36]	; 0x24
 8015bc4:	b920      	cbnz	r0, 8015bd0 <_Bfree+0x20>
 8015bc6:	4b09      	ldr	r3, [pc, #36]	; (8015bec <_Bfree+0x3c>)
 8015bc8:	4809      	ldr	r0, [pc, #36]	; (8015bf0 <_Bfree+0x40>)
 8015bca:	218a      	movs	r1, #138	; 0x8a
 8015bcc:	f000 fc98 	bl	8016500 <__assert_func>
 8015bd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015bd4:	6006      	str	r6, [r0, #0]
 8015bd6:	60c6      	str	r6, [r0, #12]
 8015bd8:	b13c      	cbz	r4, 8015bea <_Bfree+0x3a>
 8015bda:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015bdc:	6862      	ldr	r2, [r4, #4]
 8015bde:	68db      	ldr	r3, [r3, #12]
 8015be0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015be4:	6021      	str	r1, [r4, #0]
 8015be6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015bea:	bd70      	pop	{r4, r5, r6, pc}
 8015bec:	08018165 	.word	0x08018165
 8015bf0:	080181ec 	.word	0x080181ec

08015bf4 <__multadd>:
 8015bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015bf8:	690e      	ldr	r6, [r1, #16]
 8015bfa:	4607      	mov	r7, r0
 8015bfc:	4698      	mov	r8, r3
 8015bfe:	460c      	mov	r4, r1
 8015c00:	f101 0014 	add.w	r0, r1, #20
 8015c04:	2300      	movs	r3, #0
 8015c06:	6805      	ldr	r5, [r0, #0]
 8015c08:	b2a9      	uxth	r1, r5
 8015c0a:	fb02 8101 	mla	r1, r2, r1, r8
 8015c0e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8015c12:	0c2d      	lsrs	r5, r5, #16
 8015c14:	fb02 c505 	mla	r5, r2, r5, ip
 8015c18:	b289      	uxth	r1, r1
 8015c1a:	3301      	adds	r3, #1
 8015c1c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8015c20:	429e      	cmp	r6, r3
 8015c22:	f840 1b04 	str.w	r1, [r0], #4
 8015c26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8015c2a:	dcec      	bgt.n	8015c06 <__multadd+0x12>
 8015c2c:	f1b8 0f00 	cmp.w	r8, #0
 8015c30:	d022      	beq.n	8015c78 <__multadd+0x84>
 8015c32:	68a3      	ldr	r3, [r4, #8]
 8015c34:	42b3      	cmp	r3, r6
 8015c36:	dc19      	bgt.n	8015c6c <__multadd+0x78>
 8015c38:	6861      	ldr	r1, [r4, #4]
 8015c3a:	4638      	mov	r0, r7
 8015c3c:	3101      	adds	r1, #1
 8015c3e:	f7ff ff77 	bl	8015b30 <_Balloc>
 8015c42:	4605      	mov	r5, r0
 8015c44:	b928      	cbnz	r0, 8015c52 <__multadd+0x5e>
 8015c46:	4602      	mov	r2, r0
 8015c48:	4b0d      	ldr	r3, [pc, #52]	; (8015c80 <__multadd+0x8c>)
 8015c4a:	480e      	ldr	r0, [pc, #56]	; (8015c84 <__multadd+0x90>)
 8015c4c:	21b5      	movs	r1, #181	; 0xb5
 8015c4e:	f000 fc57 	bl	8016500 <__assert_func>
 8015c52:	6922      	ldr	r2, [r4, #16]
 8015c54:	3202      	adds	r2, #2
 8015c56:	f104 010c 	add.w	r1, r4, #12
 8015c5a:	0092      	lsls	r2, r2, #2
 8015c5c:	300c      	adds	r0, #12
 8015c5e:	f7fe fb6b 	bl	8014338 <memcpy>
 8015c62:	4621      	mov	r1, r4
 8015c64:	4638      	mov	r0, r7
 8015c66:	f7ff ffa3 	bl	8015bb0 <_Bfree>
 8015c6a:	462c      	mov	r4, r5
 8015c6c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8015c70:	3601      	adds	r6, #1
 8015c72:	f8c3 8014 	str.w	r8, [r3, #20]
 8015c76:	6126      	str	r6, [r4, #16]
 8015c78:	4620      	mov	r0, r4
 8015c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c7e:	bf00      	nop
 8015c80:	080181db 	.word	0x080181db
 8015c84:	080181ec 	.word	0x080181ec

08015c88 <__hi0bits>:
 8015c88:	0c03      	lsrs	r3, r0, #16
 8015c8a:	041b      	lsls	r3, r3, #16
 8015c8c:	b9d3      	cbnz	r3, 8015cc4 <__hi0bits+0x3c>
 8015c8e:	0400      	lsls	r0, r0, #16
 8015c90:	2310      	movs	r3, #16
 8015c92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8015c96:	bf04      	itt	eq
 8015c98:	0200      	lsleq	r0, r0, #8
 8015c9a:	3308      	addeq	r3, #8
 8015c9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8015ca0:	bf04      	itt	eq
 8015ca2:	0100      	lsleq	r0, r0, #4
 8015ca4:	3304      	addeq	r3, #4
 8015ca6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8015caa:	bf04      	itt	eq
 8015cac:	0080      	lsleq	r0, r0, #2
 8015cae:	3302      	addeq	r3, #2
 8015cb0:	2800      	cmp	r0, #0
 8015cb2:	db05      	blt.n	8015cc0 <__hi0bits+0x38>
 8015cb4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8015cb8:	f103 0301 	add.w	r3, r3, #1
 8015cbc:	bf08      	it	eq
 8015cbe:	2320      	moveq	r3, #32
 8015cc0:	4618      	mov	r0, r3
 8015cc2:	4770      	bx	lr
 8015cc4:	2300      	movs	r3, #0
 8015cc6:	e7e4      	b.n	8015c92 <__hi0bits+0xa>

08015cc8 <__lo0bits>:
 8015cc8:	6803      	ldr	r3, [r0, #0]
 8015cca:	f013 0207 	ands.w	r2, r3, #7
 8015cce:	4601      	mov	r1, r0
 8015cd0:	d00b      	beq.n	8015cea <__lo0bits+0x22>
 8015cd2:	07da      	lsls	r2, r3, #31
 8015cd4:	d424      	bmi.n	8015d20 <__lo0bits+0x58>
 8015cd6:	0798      	lsls	r0, r3, #30
 8015cd8:	bf49      	itett	mi
 8015cda:	085b      	lsrmi	r3, r3, #1
 8015cdc:	089b      	lsrpl	r3, r3, #2
 8015cde:	2001      	movmi	r0, #1
 8015ce0:	600b      	strmi	r3, [r1, #0]
 8015ce2:	bf5c      	itt	pl
 8015ce4:	600b      	strpl	r3, [r1, #0]
 8015ce6:	2002      	movpl	r0, #2
 8015ce8:	4770      	bx	lr
 8015cea:	b298      	uxth	r0, r3
 8015cec:	b9b0      	cbnz	r0, 8015d1c <__lo0bits+0x54>
 8015cee:	0c1b      	lsrs	r3, r3, #16
 8015cf0:	2010      	movs	r0, #16
 8015cf2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015cf6:	bf04      	itt	eq
 8015cf8:	0a1b      	lsreq	r3, r3, #8
 8015cfa:	3008      	addeq	r0, #8
 8015cfc:	071a      	lsls	r2, r3, #28
 8015cfe:	bf04      	itt	eq
 8015d00:	091b      	lsreq	r3, r3, #4
 8015d02:	3004      	addeq	r0, #4
 8015d04:	079a      	lsls	r2, r3, #30
 8015d06:	bf04      	itt	eq
 8015d08:	089b      	lsreq	r3, r3, #2
 8015d0a:	3002      	addeq	r0, #2
 8015d0c:	07da      	lsls	r2, r3, #31
 8015d0e:	d403      	bmi.n	8015d18 <__lo0bits+0x50>
 8015d10:	085b      	lsrs	r3, r3, #1
 8015d12:	f100 0001 	add.w	r0, r0, #1
 8015d16:	d005      	beq.n	8015d24 <__lo0bits+0x5c>
 8015d18:	600b      	str	r3, [r1, #0]
 8015d1a:	4770      	bx	lr
 8015d1c:	4610      	mov	r0, r2
 8015d1e:	e7e8      	b.n	8015cf2 <__lo0bits+0x2a>
 8015d20:	2000      	movs	r0, #0
 8015d22:	4770      	bx	lr
 8015d24:	2020      	movs	r0, #32
 8015d26:	4770      	bx	lr

08015d28 <__i2b>:
 8015d28:	b510      	push	{r4, lr}
 8015d2a:	460c      	mov	r4, r1
 8015d2c:	2101      	movs	r1, #1
 8015d2e:	f7ff feff 	bl	8015b30 <_Balloc>
 8015d32:	4602      	mov	r2, r0
 8015d34:	b928      	cbnz	r0, 8015d42 <__i2b+0x1a>
 8015d36:	4b05      	ldr	r3, [pc, #20]	; (8015d4c <__i2b+0x24>)
 8015d38:	4805      	ldr	r0, [pc, #20]	; (8015d50 <__i2b+0x28>)
 8015d3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8015d3e:	f000 fbdf 	bl	8016500 <__assert_func>
 8015d42:	2301      	movs	r3, #1
 8015d44:	6144      	str	r4, [r0, #20]
 8015d46:	6103      	str	r3, [r0, #16]
 8015d48:	bd10      	pop	{r4, pc}
 8015d4a:	bf00      	nop
 8015d4c:	080181db 	.word	0x080181db
 8015d50:	080181ec 	.word	0x080181ec

08015d54 <__multiply>:
 8015d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d58:	4614      	mov	r4, r2
 8015d5a:	690a      	ldr	r2, [r1, #16]
 8015d5c:	6923      	ldr	r3, [r4, #16]
 8015d5e:	429a      	cmp	r2, r3
 8015d60:	bfb8      	it	lt
 8015d62:	460b      	movlt	r3, r1
 8015d64:	460d      	mov	r5, r1
 8015d66:	bfbc      	itt	lt
 8015d68:	4625      	movlt	r5, r4
 8015d6a:	461c      	movlt	r4, r3
 8015d6c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8015d70:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015d74:	68ab      	ldr	r3, [r5, #8]
 8015d76:	6869      	ldr	r1, [r5, #4]
 8015d78:	eb0a 0709 	add.w	r7, sl, r9
 8015d7c:	42bb      	cmp	r3, r7
 8015d7e:	b085      	sub	sp, #20
 8015d80:	bfb8      	it	lt
 8015d82:	3101      	addlt	r1, #1
 8015d84:	f7ff fed4 	bl	8015b30 <_Balloc>
 8015d88:	b930      	cbnz	r0, 8015d98 <__multiply+0x44>
 8015d8a:	4602      	mov	r2, r0
 8015d8c:	4b42      	ldr	r3, [pc, #264]	; (8015e98 <__multiply+0x144>)
 8015d8e:	4843      	ldr	r0, [pc, #268]	; (8015e9c <__multiply+0x148>)
 8015d90:	f240 115d 	movw	r1, #349	; 0x15d
 8015d94:	f000 fbb4 	bl	8016500 <__assert_func>
 8015d98:	f100 0614 	add.w	r6, r0, #20
 8015d9c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8015da0:	4633      	mov	r3, r6
 8015da2:	2200      	movs	r2, #0
 8015da4:	4543      	cmp	r3, r8
 8015da6:	d31e      	bcc.n	8015de6 <__multiply+0x92>
 8015da8:	f105 0c14 	add.w	ip, r5, #20
 8015dac:	f104 0314 	add.w	r3, r4, #20
 8015db0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8015db4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8015db8:	9202      	str	r2, [sp, #8]
 8015dba:	ebac 0205 	sub.w	r2, ip, r5
 8015dbe:	3a15      	subs	r2, #21
 8015dc0:	f022 0203 	bic.w	r2, r2, #3
 8015dc4:	3204      	adds	r2, #4
 8015dc6:	f105 0115 	add.w	r1, r5, #21
 8015dca:	458c      	cmp	ip, r1
 8015dcc:	bf38      	it	cc
 8015dce:	2204      	movcc	r2, #4
 8015dd0:	9201      	str	r2, [sp, #4]
 8015dd2:	9a02      	ldr	r2, [sp, #8]
 8015dd4:	9303      	str	r3, [sp, #12]
 8015dd6:	429a      	cmp	r2, r3
 8015dd8:	d808      	bhi.n	8015dec <__multiply+0x98>
 8015dda:	2f00      	cmp	r7, #0
 8015ddc:	dc55      	bgt.n	8015e8a <__multiply+0x136>
 8015dde:	6107      	str	r7, [r0, #16]
 8015de0:	b005      	add	sp, #20
 8015de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015de6:	f843 2b04 	str.w	r2, [r3], #4
 8015dea:	e7db      	b.n	8015da4 <__multiply+0x50>
 8015dec:	f8b3 a000 	ldrh.w	sl, [r3]
 8015df0:	f1ba 0f00 	cmp.w	sl, #0
 8015df4:	d020      	beq.n	8015e38 <__multiply+0xe4>
 8015df6:	f105 0e14 	add.w	lr, r5, #20
 8015dfa:	46b1      	mov	r9, r6
 8015dfc:	2200      	movs	r2, #0
 8015dfe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8015e02:	f8d9 b000 	ldr.w	fp, [r9]
 8015e06:	b2a1      	uxth	r1, r4
 8015e08:	fa1f fb8b 	uxth.w	fp, fp
 8015e0c:	fb0a b101 	mla	r1, sl, r1, fp
 8015e10:	4411      	add	r1, r2
 8015e12:	f8d9 2000 	ldr.w	r2, [r9]
 8015e16:	0c24      	lsrs	r4, r4, #16
 8015e18:	0c12      	lsrs	r2, r2, #16
 8015e1a:	fb0a 2404 	mla	r4, sl, r4, r2
 8015e1e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8015e22:	b289      	uxth	r1, r1
 8015e24:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8015e28:	45f4      	cmp	ip, lr
 8015e2a:	f849 1b04 	str.w	r1, [r9], #4
 8015e2e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8015e32:	d8e4      	bhi.n	8015dfe <__multiply+0xaa>
 8015e34:	9901      	ldr	r1, [sp, #4]
 8015e36:	5072      	str	r2, [r6, r1]
 8015e38:	9a03      	ldr	r2, [sp, #12]
 8015e3a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8015e3e:	3304      	adds	r3, #4
 8015e40:	f1b9 0f00 	cmp.w	r9, #0
 8015e44:	d01f      	beq.n	8015e86 <__multiply+0x132>
 8015e46:	6834      	ldr	r4, [r6, #0]
 8015e48:	f105 0114 	add.w	r1, r5, #20
 8015e4c:	46b6      	mov	lr, r6
 8015e4e:	f04f 0a00 	mov.w	sl, #0
 8015e52:	880a      	ldrh	r2, [r1, #0]
 8015e54:	f8be b002 	ldrh.w	fp, [lr, #2]
 8015e58:	fb09 b202 	mla	r2, r9, r2, fp
 8015e5c:	4492      	add	sl, r2
 8015e5e:	b2a4      	uxth	r4, r4
 8015e60:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8015e64:	f84e 4b04 	str.w	r4, [lr], #4
 8015e68:	f851 4b04 	ldr.w	r4, [r1], #4
 8015e6c:	f8be 2000 	ldrh.w	r2, [lr]
 8015e70:	0c24      	lsrs	r4, r4, #16
 8015e72:	fb09 2404 	mla	r4, r9, r4, r2
 8015e76:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8015e7a:	458c      	cmp	ip, r1
 8015e7c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8015e80:	d8e7      	bhi.n	8015e52 <__multiply+0xfe>
 8015e82:	9a01      	ldr	r2, [sp, #4]
 8015e84:	50b4      	str	r4, [r6, r2]
 8015e86:	3604      	adds	r6, #4
 8015e88:	e7a3      	b.n	8015dd2 <__multiply+0x7e>
 8015e8a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	d1a5      	bne.n	8015dde <__multiply+0x8a>
 8015e92:	3f01      	subs	r7, #1
 8015e94:	e7a1      	b.n	8015dda <__multiply+0x86>
 8015e96:	bf00      	nop
 8015e98:	080181db 	.word	0x080181db
 8015e9c:	080181ec 	.word	0x080181ec

08015ea0 <__pow5mult>:
 8015ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ea4:	4615      	mov	r5, r2
 8015ea6:	f012 0203 	ands.w	r2, r2, #3
 8015eaa:	4606      	mov	r6, r0
 8015eac:	460f      	mov	r7, r1
 8015eae:	d007      	beq.n	8015ec0 <__pow5mult+0x20>
 8015eb0:	4c25      	ldr	r4, [pc, #148]	; (8015f48 <__pow5mult+0xa8>)
 8015eb2:	3a01      	subs	r2, #1
 8015eb4:	2300      	movs	r3, #0
 8015eb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015eba:	f7ff fe9b 	bl	8015bf4 <__multadd>
 8015ebe:	4607      	mov	r7, r0
 8015ec0:	10ad      	asrs	r5, r5, #2
 8015ec2:	d03d      	beq.n	8015f40 <__pow5mult+0xa0>
 8015ec4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015ec6:	b97c      	cbnz	r4, 8015ee8 <__pow5mult+0x48>
 8015ec8:	2010      	movs	r0, #16
 8015eca:	f7fe fa2d 	bl	8014328 <malloc>
 8015ece:	4602      	mov	r2, r0
 8015ed0:	6270      	str	r0, [r6, #36]	; 0x24
 8015ed2:	b928      	cbnz	r0, 8015ee0 <__pow5mult+0x40>
 8015ed4:	4b1d      	ldr	r3, [pc, #116]	; (8015f4c <__pow5mult+0xac>)
 8015ed6:	481e      	ldr	r0, [pc, #120]	; (8015f50 <__pow5mult+0xb0>)
 8015ed8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8015edc:	f000 fb10 	bl	8016500 <__assert_func>
 8015ee0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015ee4:	6004      	str	r4, [r0, #0]
 8015ee6:	60c4      	str	r4, [r0, #12]
 8015ee8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015eec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015ef0:	b94c      	cbnz	r4, 8015f06 <__pow5mult+0x66>
 8015ef2:	f240 2171 	movw	r1, #625	; 0x271
 8015ef6:	4630      	mov	r0, r6
 8015ef8:	f7ff ff16 	bl	8015d28 <__i2b>
 8015efc:	2300      	movs	r3, #0
 8015efe:	f8c8 0008 	str.w	r0, [r8, #8]
 8015f02:	4604      	mov	r4, r0
 8015f04:	6003      	str	r3, [r0, #0]
 8015f06:	f04f 0900 	mov.w	r9, #0
 8015f0a:	07eb      	lsls	r3, r5, #31
 8015f0c:	d50a      	bpl.n	8015f24 <__pow5mult+0x84>
 8015f0e:	4639      	mov	r1, r7
 8015f10:	4622      	mov	r2, r4
 8015f12:	4630      	mov	r0, r6
 8015f14:	f7ff ff1e 	bl	8015d54 <__multiply>
 8015f18:	4639      	mov	r1, r7
 8015f1a:	4680      	mov	r8, r0
 8015f1c:	4630      	mov	r0, r6
 8015f1e:	f7ff fe47 	bl	8015bb0 <_Bfree>
 8015f22:	4647      	mov	r7, r8
 8015f24:	106d      	asrs	r5, r5, #1
 8015f26:	d00b      	beq.n	8015f40 <__pow5mult+0xa0>
 8015f28:	6820      	ldr	r0, [r4, #0]
 8015f2a:	b938      	cbnz	r0, 8015f3c <__pow5mult+0x9c>
 8015f2c:	4622      	mov	r2, r4
 8015f2e:	4621      	mov	r1, r4
 8015f30:	4630      	mov	r0, r6
 8015f32:	f7ff ff0f 	bl	8015d54 <__multiply>
 8015f36:	6020      	str	r0, [r4, #0]
 8015f38:	f8c0 9000 	str.w	r9, [r0]
 8015f3c:	4604      	mov	r4, r0
 8015f3e:	e7e4      	b.n	8015f0a <__pow5mult+0x6a>
 8015f40:	4638      	mov	r0, r7
 8015f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015f46:	bf00      	nop
 8015f48:	08018340 	.word	0x08018340
 8015f4c:	08018165 	.word	0x08018165
 8015f50:	080181ec 	.word	0x080181ec

08015f54 <__lshift>:
 8015f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015f58:	460c      	mov	r4, r1
 8015f5a:	6849      	ldr	r1, [r1, #4]
 8015f5c:	6923      	ldr	r3, [r4, #16]
 8015f5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015f62:	68a3      	ldr	r3, [r4, #8]
 8015f64:	4607      	mov	r7, r0
 8015f66:	4691      	mov	r9, r2
 8015f68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015f6c:	f108 0601 	add.w	r6, r8, #1
 8015f70:	42b3      	cmp	r3, r6
 8015f72:	db0b      	blt.n	8015f8c <__lshift+0x38>
 8015f74:	4638      	mov	r0, r7
 8015f76:	f7ff fddb 	bl	8015b30 <_Balloc>
 8015f7a:	4605      	mov	r5, r0
 8015f7c:	b948      	cbnz	r0, 8015f92 <__lshift+0x3e>
 8015f7e:	4602      	mov	r2, r0
 8015f80:	4b28      	ldr	r3, [pc, #160]	; (8016024 <__lshift+0xd0>)
 8015f82:	4829      	ldr	r0, [pc, #164]	; (8016028 <__lshift+0xd4>)
 8015f84:	f240 11d9 	movw	r1, #473	; 0x1d9
 8015f88:	f000 faba 	bl	8016500 <__assert_func>
 8015f8c:	3101      	adds	r1, #1
 8015f8e:	005b      	lsls	r3, r3, #1
 8015f90:	e7ee      	b.n	8015f70 <__lshift+0x1c>
 8015f92:	2300      	movs	r3, #0
 8015f94:	f100 0114 	add.w	r1, r0, #20
 8015f98:	f100 0210 	add.w	r2, r0, #16
 8015f9c:	4618      	mov	r0, r3
 8015f9e:	4553      	cmp	r3, sl
 8015fa0:	db33      	blt.n	801600a <__lshift+0xb6>
 8015fa2:	6920      	ldr	r0, [r4, #16]
 8015fa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015fa8:	f104 0314 	add.w	r3, r4, #20
 8015fac:	f019 091f 	ands.w	r9, r9, #31
 8015fb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015fb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015fb8:	d02b      	beq.n	8016012 <__lshift+0xbe>
 8015fba:	f1c9 0e20 	rsb	lr, r9, #32
 8015fbe:	468a      	mov	sl, r1
 8015fc0:	2200      	movs	r2, #0
 8015fc2:	6818      	ldr	r0, [r3, #0]
 8015fc4:	fa00 f009 	lsl.w	r0, r0, r9
 8015fc8:	4302      	orrs	r2, r0
 8015fca:	f84a 2b04 	str.w	r2, [sl], #4
 8015fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8015fd2:	459c      	cmp	ip, r3
 8015fd4:	fa22 f20e 	lsr.w	r2, r2, lr
 8015fd8:	d8f3      	bhi.n	8015fc2 <__lshift+0x6e>
 8015fda:	ebac 0304 	sub.w	r3, ip, r4
 8015fde:	3b15      	subs	r3, #21
 8015fe0:	f023 0303 	bic.w	r3, r3, #3
 8015fe4:	3304      	adds	r3, #4
 8015fe6:	f104 0015 	add.w	r0, r4, #21
 8015fea:	4584      	cmp	ip, r0
 8015fec:	bf38      	it	cc
 8015fee:	2304      	movcc	r3, #4
 8015ff0:	50ca      	str	r2, [r1, r3]
 8015ff2:	b10a      	cbz	r2, 8015ff8 <__lshift+0xa4>
 8015ff4:	f108 0602 	add.w	r6, r8, #2
 8015ff8:	3e01      	subs	r6, #1
 8015ffa:	4638      	mov	r0, r7
 8015ffc:	612e      	str	r6, [r5, #16]
 8015ffe:	4621      	mov	r1, r4
 8016000:	f7ff fdd6 	bl	8015bb0 <_Bfree>
 8016004:	4628      	mov	r0, r5
 8016006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801600a:	f842 0f04 	str.w	r0, [r2, #4]!
 801600e:	3301      	adds	r3, #1
 8016010:	e7c5      	b.n	8015f9e <__lshift+0x4a>
 8016012:	3904      	subs	r1, #4
 8016014:	f853 2b04 	ldr.w	r2, [r3], #4
 8016018:	f841 2f04 	str.w	r2, [r1, #4]!
 801601c:	459c      	cmp	ip, r3
 801601e:	d8f9      	bhi.n	8016014 <__lshift+0xc0>
 8016020:	e7ea      	b.n	8015ff8 <__lshift+0xa4>
 8016022:	bf00      	nop
 8016024:	080181db 	.word	0x080181db
 8016028:	080181ec 	.word	0x080181ec

0801602c <__mcmp>:
 801602c:	b530      	push	{r4, r5, lr}
 801602e:	6902      	ldr	r2, [r0, #16]
 8016030:	690c      	ldr	r4, [r1, #16]
 8016032:	1b12      	subs	r2, r2, r4
 8016034:	d10e      	bne.n	8016054 <__mcmp+0x28>
 8016036:	f100 0314 	add.w	r3, r0, #20
 801603a:	3114      	adds	r1, #20
 801603c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8016040:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8016044:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8016048:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801604c:	42a5      	cmp	r5, r4
 801604e:	d003      	beq.n	8016058 <__mcmp+0x2c>
 8016050:	d305      	bcc.n	801605e <__mcmp+0x32>
 8016052:	2201      	movs	r2, #1
 8016054:	4610      	mov	r0, r2
 8016056:	bd30      	pop	{r4, r5, pc}
 8016058:	4283      	cmp	r3, r0
 801605a:	d3f3      	bcc.n	8016044 <__mcmp+0x18>
 801605c:	e7fa      	b.n	8016054 <__mcmp+0x28>
 801605e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016062:	e7f7      	b.n	8016054 <__mcmp+0x28>

08016064 <__mdiff>:
 8016064:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016068:	460c      	mov	r4, r1
 801606a:	4606      	mov	r6, r0
 801606c:	4611      	mov	r1, r2
 801606e:	4620      	mov	r0, r4
 8016070:	4617      	mov	r7, r2
 8016072:	f7ff ffdb 	bl	801602c <__mcmp>
 8016076:	1e05      	subs	r5, r0, #0
 8016078:	d110      	bne.n	801609c <__mdiff+0x38>
 801607a:	4629      	mov	r1, r5
 801607c:	4630      	mov	r0, r6
 801607e:	f7ff fd57 	bl	8015b30 <_Balloc>
 8016082:	b930      	cbnz	r0, 8016092 <__mdiff+0x2e>
 8016084:	4b39      	ldr	r3, [pc, #228]	; (801616c <__mdiff+0x108>)
 8016086:	4602      	mov	r2, r0
 8016088:	f240 2132 	movw	r1, #562	; 0x232
 801608c:	4838      	ldr	r0, [pc, #224]	; (8016170 <__mdiff+0x10c>)
 801608e:	f000 fa37 	bl	8016500 <__assert_func>
 8016092:	2301      	movs	r3, #1
 8016094:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016098:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801609c:	bfa4      	itt	ge
 801609e:	463b      	movge	r3, r7
 80160a0:	4627      	movge	r7, r4
 80160a2:	4630      	mov	r0, r6
 80160a4:	6879      	ldr	r1, [r7, #4]
 80160a6:	bfa6      	itte	ge
 80160a8:	461c      	movge	r4, r3
 80160aa:	2500      	movge	r5, #0
 80160ac:	2501      	movlt	r5, #1
 80160ae:	f7ff fd3f 	bl	8015b30 <_Balloc>
 80160b2:	b920      	cbnz	r0, 80160be <__mdiff+0x5a>
 80160b4:	4b2d      	ldr	r3, [pc, #180]	; (801616c <__mdiff+0x108>)
 80160b6:	4602      	mov	r2, r0
 80160b8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80160bc:	e7e6      	b.n	801608c <__mdiff+0x28>
 80160be:	693e      	ldr	r6, [r7, #16]
 80160c0:	60c5      	str	r5, [r0, #12]
 80160c2:	6925      	ldr	r5, [r4, #16]
 80160c4:	f107 0114 	add.w	r1, r7, #20
 80160c8:	f104 0914 	add.w	r9, r4, #20
 80160cc:	f100 0e14 	add.w	lr, r0, #20
 80160d0:	f107 0210 	add.w	r2, r7, #16
 80160d4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80160d8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80160dc:	46f2      	mov	sl, lr
 80160de:	2700      	movs	r7, #0
 80160e0:	f859 3b04 	ldr.w	r3, [r9], #4
 80160e4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80160e8:	fa1f f883 	uxth.w	r8, r3
 80160ec:	fa17 f78b 	uxtah	r7, r7, fp
 80160f0:	0c1b      	lsrs	r3, r3, #16
 80160f2:	eba7 0808 	sub.w	r8, r7, r8
 80160f6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80160fa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80160fe:	fa1f f888 	uxth.w	r8, r8
 8016102:	141f      	asrs	r7, r3, #16
 8016104:	454d      	cmp	r5, r9
 8016106:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801610a:	f84a 3b04 	str.w	r3, [sl], #4
 801610e:	d8e7      	bhi.n	80160e0 <__mdiff+0x7c>
 8016110:	1b2b      	subs	r3, r5, r4
 8016112:	3b15      	subs	r3, #21
 8016114:	f023 0303 	bic.w	r3, r3, #3
 8016118:	3304      	adds	r3, #4
 801611a:	3415      	adds	r4, #21
 801611c:	42a5      	cmp	r5, r4
 801611e:	bf38      	it	cc
 8016120:	2304      	movcc	r3, #4
 8016122:	4419      	add	r1, r3
 8016124:	4473      	add	r3, lr
 8016126:	469e      	mov	lr, r3
 8016128:	460d      	mov	r5, r1
 801612a:	4565      	cmp	r5, ip
 801612c:	d30e      	bcc.n	801614c <__mdiff+0xe8>
 801612e:	f10c 0203 	add.w	r2, ip, #3
 8016132:	1a52      	subs	r2, r2, r1
 8016134:	f022 0203 	bic.w	r2, r2, #3
 8016138:	3903      	subs	r1, #3
 801613a:	458c      	cmp	ip, r1
 801613c:	bf38      	it	cc
 801613e:	2200      	movcc	r2, #0
 8016140:	441a      	add	r2, r3
 8016142:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8016146:	b17b      	cbz	r3, 8016168 <__mdiff+0x104>
 8016148:	6106      	str	r6, [r0, #16]
 801614a:	e7a5      	b.n	8016098 <__mdiff+0x34>
 801614c:	f855 8b04 	ldr.w	r8, [r5], #4
 8016150:	fa17 f488 	uxtah	r4, r7, r8
 8016154:	1422      	asrs	r2, r4, #16
 8016156:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801615a:	b2a4      	uxth	r4, r4
 801615c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8016160:	f84e 4b04 	str.w	r4, [lr], #4
 8016164:	1417      	asrs	r7, r2, #16
 8016166:	e7e0      	b.n	801612a <__mdiff+0xc6>
 8016168:	3e01      	subs	r6, #1
 801616a:	e7ea      	b.n	8016142 <__mdiff+0xde>
 801616c:	080181db 	.word	0x080181db
 8016170:	080181ec 	.word	0x080181ec

08016174 <__d2b>:
 8016174:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016178:	4689      	mov	r9, r1
 801617a:	2101      	movs	r1, #1
 801617c:	ec57 6b10 	vmov	r6, r7, d0
 8016180:	4690      	mov	r8, r2
 8016182:	f7ff fcd5 	bl	8015b30 <_Balloc>
 8016186:	4604      	mov	r4, r0
 8016188:	b930      	cbnz	r0, 8016198 <__d2b+0x24>
 801618a:	4602      	mov	r2, r0
 801618c:	4b25      	ldr	r3, [pc, #148]	; (8016224 <__d2b+0xb0>)
 801618e:	4826      	ldr	r0, [pc, #152]	; (8016228 <__d2b+0xb4>)
 8016190:	f240 310a 	movw	r1, #778	; 0x30a
 8016194:	f000 f9b4 	bl	8016500 <__assert_func>
 8016198:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801619c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80161a0:	bb35      	cbnz	r5, 80161f0 <__d2b+0x7c>
 80161a2:	2e00      	cmp	r6, #0
 80161a4:	9301      	str	r3, [sp, #4]
 80161a6:	d028      	beq.n	80161fa <__d2b+0x86>
 80161a8:	4668      	mov	r0, sp
 80161aa:	9600      	str	r6, [sp, #0]
 80161ac:	f7ff fd8c 	bl	8015cc8 <__lo0bits>
 80161b0:	9900      	ldr	r1, [sp, #0]
 80161b2:	b300      	cbz	r0, 80161f6 <__d2b+0x82>
 80161b4:	9a01      	ldr	r2, [sp, #4]
 80161b6:	f1c0 0320 	rsb	r3, r0, #32
 80161ba:	fa02 f303 	lsl.w	r3, r2, r3
 80161be:	430b      	orrs	r3, r1
 80161c0:	40c2      	lsrs	r2, r0
 80161c2:	6163      	str	r3, [r4, #20]
 80161c4:	9201      	str	r2, [sp, #4]
 80161c6:	9b01      	ldr	r3, [sp, #4]
 80161c8:	61a3      	str	r3, [r4, #24]
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	bf14      	ite	ne
 80161ce:	2202      	movne	r2, #2
 80161d0:	2201      	moveq	r2, #1
 80161d2:	6122      	str	r2, [r4, #16]
 80161d4:	b1d5      	cbz	r5, 801620c <__d2b+0x98>
 80161d6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80161da:	4405      	add	r5, r0
 80161dc:	f8c9 5000 	str.w	r5, [r9]
 80161e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80161e4:	f8c8 0000 	str.w	r0, [r8]
 80161e8:	4620      	mov	r0, r4
 80161ea:	b003      	add	sp, #12
 80161ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80161f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80161f4:	e7d5      	b.n	80161a2 <__d2b+0x2e>
 80161f6:	6161      	str	r1, [r4, #20]
 80161f8:	e7e5      	b.n	80161c6 <__d2b+0x52>
 80161fa:	a801      	add	r0, sp, #4
 80161fc:	f7ff fd64 	bl	8015cc8 <__lo0bits>
 8016200:	9b01      	ldr	r3, [sp, #4]
 8016202:	6163      	str	r3, [r4, #20]
 8016204:	2201      	movs	r2, #1
 8016206:	6122      	str	r2, [r4, #16]
 8016208:	3020      	adds	r0, #32
 801620a:	e7e3      	b.n	80161d4 <__d2b+0x60>
 801620c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016210:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016214:	f8c9 0000 	str.w	r0, [r9]
 8016218:	6918      	ldr	r0, [r3, #16]
 801621a:	f7ff fd35 	bl	8015c88 <__hi0bits>
 801621e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016222:	e7df      	b.n	80161e4 <__d2b+0x70>
 8016224:	080181db 	.word	0x080181db
 8016228:	080181ec 	.word	0x080181ec

0801622c <_calloc_r>:
 801622c:	b513      	push	{r0, r1, r4, lr}
 801622e:	434a      	muls	r2, r1
 8016230:	4611      	mov	r1, r2
 8016232:	9201      	str	r2, [sp, #4]
 8016234:	f7fe f8e6 	bl	8014404 <_malloc_r>
 8016238:	4604      	mov	r4, r0
 801623a:	b118      	cbz	r0, 8016244 <_calloc_r+0x18>
 801623c:	9a01      	ldr	r2, [sp, #4]
 801623e:	2100      	movs	r1, #0
 8016240:	f7fe f888 	bl	8014354 <memset>
 8016244:	4620      	mov	r0, r4
 8016246:	b002      	add	sp, #8
 8016248:	bd10      	pop	{r4, pc}

0801624a <__ssputs_r>:
 801624a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801624e:	688e      	ldr	r6, [r1, #8]
 8016250:	429e      	cmp	r6, r3
 8016252:	4682      	mov	sl, r0
 8016254:	460c      	mov	r4, r1
 8016256:	4690      	mov	r8, r2
 8016258:	461f      	mov	r7, r3
 801625a:	d838      	bhi.n	80162ce <__ssputs_r+0x84>
 801625c:	898a      	ldrh	r2, [r1, #12]
 801625e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016262:	d032      	beq.n	80162ca <__ssputs_r+0x80>
 8016264:	6825      	ldr	r5, [r4, #0]
 8016266:	6909      	ldr	r1, [r1, #16]
 8016268:	eba5 0901 	sub.w	r9, r5, r1
 801626c:	6965      	ldr	r5, [r4, #20]
 801626e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016272:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016276:	3301      	adds	r3, #1
 8016278:	444b      	add	r3, r9
 801627a:	106d      	asrs	r5, r5, #1
 801627c:	429d      	cmp	r5, r3
 801627e:	bf38      	it	cc
 8016280:	461d      	movcc	r5, r3
 8016282:	0553      	lsls	r3, r2, #21
 8016284:	d531      	bpl.n	80162ea <__ssputs_r+0xa0>
 8016286:	4629      	mov	r1, r5
 8016288:	f7fe f8bc 	bl	8014404 <_malloc_r>
 801628c:	4606      	mov	r6, r0
 801628e:	b950      	cbnz	r0, 80162a6 <__ssputs_r+0x5c>
 8016290:	230c      	movs	r3, #12
 8016292:	f8ca 3000 	str.w	r3, [sl]
 8016296:	89a3      	ldrh	r3, [r4, #12]
 8016298:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801629c:	81a3      	strh	r3, [r4, #12]
 801629e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80162a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80162a6:	6921      	ldr	r1, [r4, #16]
 80162a8:	464a      	mov	r2, r9
 80162aa:	f7fe f845 	bl	8014338 <memcpy>
 80162ae:	89a3      	ldrh	r3, [r4, #12]
 80162b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80162b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80162b8:	81a3      	strh	r3, [r4, #12]
 80162ba:	6126      	str	r6, [r4, #16]
 80162bc:	6165      	str	r5, [r4, #20]
 80162be:	444e      	add	r6, r9
 80162c0:	eba5 0509 	sub.w	r5, r5, r9
 80162c4:	6026      	str	r6, [r4, #0]
 80162c6:	60a5      	str	r5, [r4, #8]
 80162c8:	463e      	mov	r6, r7
 80162ca:	42be      	cmp	r6, r7
 80162cc:	d900      	bls.n	80162d0 <__ssputs_r+0x86>
 80162ce:	463e      	mov	r6, r7
 80162d0:	4632      	mov	r2, r6
 80162d2:	6820      	ldr	r0, [r4, #0]
 80162d4:	4641      	mov	r1, r8
 80162d6:	f000 f958 	bl	801658a <memmove>
 80162da:	68a3      	ldr	r3, [r4, #8]
 80162dc:	6822      	ldr	r2, [r4, #0]
 80162de:	1b9b      	subs	r3, r3, r6
 80162e0:	4432      	add	r2, r6
 80162e2:	60a3      	str	r3, [r4, #8]
 80162e4:	6022      	str	r2, [r4, #0]
 80162e6:	2000      	movs	r0, #0
 80162e8:	e7db      	b.n	80162a2 <__ssputs_r+0x58>
 80162ea:	462a      	mov	r2, r5
 80162ec:	f000 f967 	bl	80165be <_realloc_r>
 80162f0:	4606      	mov	r6, r0
 80162f2:	2800      	cmp	r0, #0
 80162f4:	d1e1      	bne.n	80162ba <__ssputs_r+0x70>
 80162f6:	6921      	ldr	r1, [r4, #16]
 80162f8:	4650      	mov	r0, sl
 80162fa:	f7fe f833 	bl	8014364 <_free_r>
 80162fe:	e7c7      	b.n	8016290 <__ssputs_r+0x46>

08016300 <_svfiprintf_r>:
 8016300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016304:	4698      	mov	r8, r3
 8016306:	898b      	ldrh	r3, [r1, #12]
 8016308:	061b      	lsls	r3, r3, #24
 801630a:	b09d      	sub	sp, #116	; 0x74
 801630c:	4607      	mov	r7, r0
 801630e:	460d      	mov	r5, r1
 8016310:	4614      	mov	r4, r2
 8016312:	d50e      	bpl.n	8016332 <_svfiprintf_r+0x32>
 8016314:	690b      	ldr	r3, [r1, #16]
 8016316:	b963      	cbnz	r3, 8016332 <_svfiprintf_r+0x32>
 8016318:	2140      	movs	r1, #64	; 0x40
 801631a:	f7fe f873 	bl	8014404 <_malloc_r>
 801631e:	6028      	str	r0, [r5, #0]
 8016320:	6128      	str	r0, [r5, #16]
 8016322:	b920      	cbnz	r0, 801632e <_svfiprintf_r+0x2e>
 8016324:	230c      	movs	r3, #12
 8016326:	603b      	str	r3, [r7, #0]
 8016328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801632c:	e0d1      	b.n	80164d2 <_svfiprintf_r+0x1d2>
 801632e:	2340      	movs	r3, #64	; 0x40
 8016330:	616b      	str	r3, [r5, #20]
 8016332:	2300      	movs	r3, #0
 8016334:	9309      	str	r3, [sp, #36]	; 0x24
 8016336:	2320      	movs	r3, #32
 8016338:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801633c:	f8cd 800c 	str.w	r8, [sp, #12]
 8016340:	2330      	movs	r3, #48	; 0x30
 8016342:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80164ec <_svfiprintf_r+0x1ec>
 8016346:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801634a:	f04f 0901 	mov.w	r9, #1
 801634e:	4623      	mov	r3, r4
 8016350:	469a      	mov	sl, r3
 8016352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016356:	b10a      	cbz	r2, 801635c <_svfiprintf_r+0x5c>
 8016358:	2a25      	cmp	r2, #37	; 0x25
 801635a:	d1f9      	bne.n	8016350 <_svfiprintf_r+0x50>
 801635c:	ebba 0b04 	subs.w	fp, sl, r4
 8016360:	d00b      	beq.n	801637a <_svfiprintf_r+0x7a>
 8016362:	465b      	mov	r3, fp
 8016364:	4622      	mov	r2, r4
 8016366:	4629      	mov	r1, r5
 8016368:	4638      	mov	r0, r7
 801636a:	f7ff ff6e 	bl	801624a <__ssputs_r>
 801636e:	3001      	adds	r0, #1
 8016370:	f000 80aa 	beq.w	80164c8 <_svfiprintf_r+0x1c8>
 8016374:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016376:	445a      	add	r2, fp
 8016378:	9209      	str	r2, [sp, #36]	; 0x24
 801637a:	f89a 3000 	ldrb.w	r3, [sl]
 801637e:	2b00      	cmp	r3, #0
 8016380:	f000 80a2 	beq.w	80164c8 <_svfiprintf_r+0x1c8>
 8016384:	2300      	movs	r3, #0
 8016386:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801638a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801638e:	f10a 0a01 	add.w	sl, sl, #1
 8016392:	9304      	str	r3, [sp, #16]
 8016394:	9307      	str	r3, [sp, #28]
 8016396:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801639a:	931a      	str	r3, [sp, #104]	; 0x68
 801639c:	4654      	mov	r4, sl
 801639e:	2205      	movs	r2, #5
 80163a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80163a4:	4851      	ldr	r0, [pc, #324]	; (80164ec <_svfiprintf_r+0x1ec>)
 80163a6:	f7e9 ff23 	bl	80001f0 <memchr>
 80163aa:	9a04      	ldr	r2, [sp, #16]
 80163ac:	b9d8      	cbnz	r0, 80163e6 <_svfiprintf_r+0xe6>
 80163ae:	06d0      	lsls	r0, r2, #27
 80163b0:	bf44      	itt	mi
 80163b2:	2320      	movmi	r3, #32
 80163b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80163b8:	0711      	lsls	r1, r2, #28
 80163ba:	bf44      	itt	mi
 80163bc:	232b      	movmi	r3, #43	; 0x2b
 80163be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80163c2:	f89a 3000 	ldrb.w	r3, [sl]
 80163c6:	2b2a      	cmp	r3, #42	; 0x2a
 80163c8:	d015      	beq.n	80163f6 <_svfiprintf_r+0xf6>
 80163ca:	9a07      	ldr	r2, [sp, #28]
 80163cc:	4654      	mov	r4, sl
 80163ce:	2000      	movs	r0, #0
 80163d0:	f04f 0c0a 	mov.w	ip, #10
 80163d4:	4621      	mov	r1, r4
 80163d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80163da:	3b30      	subs	r3, #48	; 0x30
 80163dc:	2b09      	cmp	r3, #9
 80163de:	d94e      	bls.n	801647e <_svfiprintf_r+0x17e>
 80163e0:	b1b0      	cbz	r0, 8016410 <_svfiprintf_r+0x110>
 80163e2:	9207      	str	r2, [sp, #28]
 80163e4:	e014      	b.n	8016410 <_svfiprintf_r+0x110>
 80163e6:	eba0 0308 	sub.w	r3, r0, r8
 80163ea:	fa09 f303 	lsl.w	r3, r9, r3
 80163ee:	4313      	orrs	r3, r2
 80163f0:	9304      	str	r3, [sp, #16]
 80163f2:	46a2      	mov	sl, r4
 80163f4:	e7d2      	b.n	801639c <_svfiprintf_r+0x9c>
 80163f6:	9b03      	ldr	r3, [sp, #12]
 80163f8:	1d19      	adds	r1, r3, #4
 80163fa:	681b      	ldr	r3, [r3, #0]
 80163fc:	9103      	str	r1, [sp, #12]
 80163fe:	2b00      	cmp	r3, #0
 8016400:	bfbb      	ittet	lt
 8016402:	425b      	neglt	r3, r3
 8016404:	f042 0202 	orrlt.w	r2, r2, #2
 8016408:	9307      	strge	r3, [sp, #28]
 801640a:	9307      	strlt	r3, [sp, #28]
 801640c:	bfb8      	it	lt
 801640e:	9204      	strlt	r2, [sp, #16]
 8016410:	7823      	ldrb	r3, [r4, #0]
 8016412:	2b2e      	cmp	r3, #46	; 0x2e
 8016414:	d10c      	bne.n	8016430 <_svfiprintf_r+0x130>
 8016416:	7863      	ldrb	r3, [r4, #1]
 8016418:	2b2a      	cmp	r3, #42	; 0x2a
 801641a:	d135      	bne.n	8016488 <_svfiprintf_r+0x188>
 801641c:	9b03      	ldr	r3, [sp, #12]
 801641e:	1d1a      	adds	r2, r3, #4
 8016420:	681b      	ldr	r3, [r3, #0]
 8016422:	9203      	str	r2, [sp, #12]
 8016424:	2b00      	cmp	r3, #0
 8016426:	bfb8      	it	lt
 8016428:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801642c:	3402      	adds	r4, #2
 801642e:	9305      	str	r3, [sp, #20]
 8016430:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80164fc <_svfiprintf_r+0x1fc>
 8016434:	7821      	ldrb	r1, [r4, #0]
 8016436:	2203      	movs	r2, #3
 8016438:	4650      	mov	r0, sl
 801643a:	f7e9 fed9 	bl	80001f0 <memchr>
 801643e:	b140      	cbz	r0, 8016452 <_svfiprintf_r+0x152>
 8016440:	2340      	movs	r3, #64	; 0x40
 8016442:	eba0 000a 	sub.w	r0, r0, sl
 8016446:	fa03 f000 	lsl.w	r0, r3, r0
 801644a:	9b04      	ldr	r3, [sp, #16]
 801644c:	4303      	orrs	r3, r0
 801644e:	3401      	adds	r4, #1
 8016450:	9304      	str	r3, [sp, #16]
 8016452:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016456:	4826      	ldr	r0, [pc, #152]	; (80164f0 <_svfiprintf_r+0x1f0>)
 8016458:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801645c:	2206      	movs	r2, #6
 801645e:	f7e9 fec7 	bl	80001f0 <memchr>
 8016462:	2800      	cmp	r0, #0
 8016464:	d038      	beq.n	80164d8 <_svfiprintf_r+0x1d8>
 8016466:	4b23      	ldr	r3, [pc, #140]	; (80164f4 <_svfiprintf_r+0x1f4>)
 8016468:	bb1b      	cbnz	r3, 80164b2 <_svfiprintf_r+0x1b2>
 801646a:	9b03      	ldr	r3, [sp, #12]
 801646c:	3307      	adds	r3, #7
 801646e:	f023 0307 	bic.w	r3, r3, #7
 8016472:	3308      	adds	r3, #8
 8016474:	9303      	str	r3, [sp, #12]
 8016476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016478:	4433      	add	r3, r6
 801647a:	9309      	str	r3, [sp, #36]	; 0x24
 801647c:	e767      	b.n	801634e <_svfiprintf_r+0x4e>
 801647e:	fb0c 3202 	mla	r2, ip, r2, r3
 8016482:	460c      	mov	r4, r1
 8016484:	2001      	movs	r0, #1
 8016486:	e7a5      	b.n	80163d4 <_svfiprintf_r+0xd4>
 8016488:	2300      	movs	r3, #0
 801648a:	3401      	adds	r4, #1
 801648c:	9305      	str	r3, [sp, #20]
 801648e:	4619      	mov	r1, r3
 8016490:	f04f 0c0a 	mov.w	ip, #10
 8016494:	4620      	mov	r0, r4
 8016496:	f810 2b01 	ldrb.w	r2, [r0], #1
 801649a:	3a30      	subs	r2, #48	; 0x30
 801649c:	2a09      	cmp	r2, #9
 801649e:	d903      	bls.n	80164a8 <_svfiprintf_r+0x1a8>
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d0c5      	beq.n	8016430 <_svfiprintf_r+0x130>
 80164a4:	9105      	str	r1, [sp, #20]
 80164a6:	e7c3      	b.n	8016430 <_svfiprintf_r+0x130>
 80164a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80164ac:	4604      	mov	r4, r0
 80164ae:	2301      	movs	r3, #1
 80164b0:	e7f0      	b.n	8016494 <_svfiprintf_r+0x194>
 80164b2:	ab03      	add	r3, sp, #12
 80164b4:	9300      	str	r3, [sp, #0]
 80164b6:	462a      	mov	r2, r5
 80164b8:	4b0f      	ldr	r3, [pc, #60]	; (80164f8 <_svfiprintf_r+0x1f8>)
 80164ba:	a904      	add	r1, sp, #16
 80164bc:	4638      	mov	r0, r7
 80164be:	f7fe f89b 	bl	80145f8 <_printf_float>
 80164c2:	1c42      	adds	r2, r0, #1
 80164c4:	4606      	mov	r6, r0
 80164c6:	d1d6      	bne.n	8016476 <_svfiprintf_r+0x176>
 80164c8:	89ab      	ldrh	r3, [r5, #12]
 80164ca:	065b      	lsls	r3, r3, #25
 80164cc:	f53f af2c 	bmi.w	8016328 <_svfiprintf_r+0x28>
 80164d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80164d2:	b01d      	add	sp, #116	; 0x74
 80164d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164d8:	ab03      	add	r3, sp, #12
 80164da:	9300      	str	r3, [sp, #0]
 80164dc:	462a      	mov	r2, r5
 80164de:	4b06      	ldr	r3, [pc, #24]	; (80164f8 <_svfiprintf_r+0x1f8>)
 80164e0:	a904      	add	r1, sp, #16
 80164e2:	4638      	mov	r0, r7
 80164e4:	f7fe fb2c 	bl	8014b40 <_printf_i>
 80164e8:	e7eb      	b.n	80164c2 <_svfiprintf_r+0x1c2>
 80164ea:	bf00      	nop
 80164ec:	0801834c 	.word	0x0801834c
 80164f0:	08018356 	.word	0x08018356
 80164f4:	080145f9 	.word	0x080145f9
 80164f8:	0801624b 	.word	0x0801624b
 80164fc:	08018352 	.word	0x08018352

08016500 <__assert_func>:
 8016500:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016502:	4614      	mov	r4, r2
 8016504:	461a      	mov	r2, r3
 8016506:	4b09      	ldr	r3, [pc, #36]	; (801652c <__assert_func+0x2c>)
 8016508:	681b      	ldr	r3, [r3, #0]
 801650a:	4605      	mov	r5, r0
 801650c:	68d8      	ldr	r0, [r3, #12]
 801650e:	b14c      	cbz	r4, 8016524 <__assert_func+0x24>
 8016510:	4b07      	ldr	r3, [pc, #28]	; (8016530 <__assert_func+0x30>)
 8016512:	9100      	str	r1, [sp, #0]
 8016514:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016518:	4906      	ldr	r1, [pc, #24]	; (8016534 <__assert_func+0x34>)
 801651a:	462b      	mov	r3, r5
 801651c:	f000 f80e 	bl	801653c <fiprintf>
 8016520:	f000 fa9a 	bl	8016a58 <abort>
 8016524:	4b04      	ldr	r3, [pc, #16]	; (8016538 <__assert_func+0x38>)
 8016526:	461c      	mov	r4, r3
 8016528:	e7f3      	b.n	8016512 <__assert_func+0x12>
 801652a:	bf00      	nop
 801652c:	20000298 	.word	0x20000298
 8016530:	0801835d 	.word	0x0801835d
 8016534:	0801836a 	.word	0x0801836a
 8016538:	08018398 	.word	0x08018398

0801653c <fiprintf>:
 801653c:	b40e      	push	{r1, r2, r3}
 801653e:	b503      	push	{r0, r1, lr}
 8016540:	4601      	mov	r1, r0
 8016542:	ab03      	add	r3, sp, #12
 8016544:	4805      	ldr	r0, [pc, #20]	; (801655c <fiprintf+0x20>)
 8016546:	f853 2b04 	ldr.w	r2, [r3], #4
 801654a:	6800      	ldr	r0, [r0, #0]
 801654c:	9301      	str	r3, [sp, #4]
 801654e:	f000 f885 	bl	801665c <_vfiprintf_r>
 8016552:	b002      	add	sp, #8
 8016554:	f85d eb04 	ldr.w	lr, [sp], #4
 8016558:	b003      	add	sp, #12
 801655a:	4770      	bx	lr
 801655c:	20000298 	.word	0x20000298

08016560 <__retarget_lock_init_recursive>:
 8016560:	4770      	bx	lr

08016562 <__retarget_lock_acquire_recursive>:
 8016562:	4770      	bx	lr

08016564 <__retarget_lock_release_recursive>:
 8016564:	4770      	bx	lr

08016566 <__ascii_mbtowc>:
 8016566:	b082      	sub	sp, #8
 8016568:	b901      	cbnz	r1, 801656c <__ascii_mbtowc+0x6>
 801656a:	a901      	add	r1, sp, #4
 801656c:	b142      	cbz	r2, 8016580 <__ascii_mbtowc+0x1a>
 801656e:	b14b      	cbz	r3, 8016584 <__ascii_mbtowc+0x1e>
 8016570:	7813      	ldrb	r3, [r2, #0]
 8016572:	600b      	str	r3, [r1, #0]
 8016574:	7812      	ldrb	r2, [r2, #0]
 8016576:	1e10      	subs	r0, r2, #0
 8016578:	bf18      	it	ne
 801657a:	2001      	movne	r0, #1
 801657c:	b002      	add	sp, #8
 801657e:	4770      	bx	lr
 8016580:	4610      	mov	r0, r2
 8016582:	e7fb      	b.n	801657c <__ascii_mbtowc+0x16>
 8016584:	f06f 0001 	mvn.w	r0, #1
 8016588:	e7f8      	b.n	801657c <__ascii_mbtowc+0x16>

0801658a <memmove>:
 801658a:	4288      	cmp	r0, r1
 801658c:	b510      	push	{r4, lr}
 801658e:	eb01 0402 	add.w	r4, r1, r2
 8016592:	d902      	bls.n	801659a <memmove+0x10>
 8016594:	4284      	cmp	r4, r0
 8016596:	4623      	mov	r3, r4
 8016598:	d807      	bhi.n	80165aa <memmove+0x20>
 801659a:	1e43      	subs	r3, r0, #1
 801659c:	42a1      	cmp	r1, r4
 801659e:	d008      	beq.n	80165b2 <memmove+0x28>
 80165a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80165a4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80165a8:	e7f8      	b.n	801659c <memmove+0x12>
 80165aa:	4402      	add	r2, r0
 80165ac:	4601      	mov	r1, r0
 80165ae:	428a      	cmp	r2, r1
 80165b0:	d100      	bne.n	80165b4 <memmove+0x2a>
 80165b2:	bd10      	pop	{r4, pc}
 80165b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80165b8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80165bc:	e7f7      	b.n	80165ae <memmove+0x24>

080165be <_realloc_r>:
 80165be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165c0:	4607      	mov	r7, r0
 80165c2:	4614      	mov	r4, r2
 80165c4:	460e      	mov	r6, r1
 80165c6:	b921      	cbnz	r1, 80165d2 <_realloc_r+0x14>
 80165c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80165cc:	4611      	mov	r1, r2
 80165ce:	f7fd bf19 	b.w	8014404 <_malloc_r>
 80165d2:	b922      	cbnz	r2, 80165de <_realloc_r+0x20>
 80165d4:	f7fd fec6 	bl	8014364 <_free_r>
 80165d8:	4625      	mov	r5, r4
 80165da:	4628      	mov	r0, r5
 80165dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80165de:	f000 fc5f 	bl	8016ea0 <_malloc_usable_size_r>
 80165e2:	42a0      	cmp	r0, r4
 80165e4:	d20f      	bcs.n	8016606 <_realloc_r+0x48>
 80165e6:	4621      	mov	r1, r4
 80165e8:	4638      	mov	r0, r7
 80165ea:	f7fd ff0b 	bl	8014404 <_malloc_r>
 80165ee:	4605      	mov	r5, r0
 80165f0:	2800      	cmp	r0, #0
 80165f2:	d0f2      	beq.n	80165da <_realloc_r+0x1c>
 80165f4:	4631      	mov	r1, r6
 80165f6:	4622      	mov	r2, r4
 80165f8:	f7fd fe9e 	bl	8014338 <memcpy>
 80165fc:	4631      	mov	r1, r6
 80165fe:	4638      	mov	r0, r7
 8016600:	f7fd feb0 	bl	8014364 <_free_r>
 8016604:	e7e9      	b.n	80165da <_realloc_r+0x1c>
 8016606:	4635      	mov	r5, r6
 8016608:	e7e7      	b.n	80165da <_realloc_r+0x1c>

0801660a <__sfputc_r>:
 801660a:	6893      	ldr	r3, [r2, #8]
 801660c:	3b01      	subs	r3, #1
 801660e:	2b00      	cmp	r3, #0
 8016610:	b410      	push	{r4}
 8016612:	6093      	str	r3, [r2, #8]
 8016614:	da08      	bge.n	8016628 <__sfputc_r+0x1e>
 8016616:	6994      	ldr	r4, [r2, #24]
 8016618:	42a3      	cmp	r3, r4
 801661a:	db01      	blt.n	8016620 <__sfputc_r+0x16>
 801661c:	290a      	cmp	r1, #10
 801661e:	d103      	bne.n	8016628 <__sfputc_r+0x1e>
 8016620:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016624:	f000 b94a 	b.w	80168bc <__swbuf_r>
 8016628:	6813      	ldr	r3, [r2, #0]
 801662a:	1c58      	adds	r0, r3, #1
 801662c:	6010      	str	r0, [r2, #0]
 801662e:	7019      	strb	r1, [r3, #0]
 8016630:	4608      	mov	r0, r1
 8016632:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016636:	4770      	bx	lr

08016638 <__sfputs_r>:
 8016638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801663a:	4606      	mov	r6, r0
 801663c:	460f      	mov	r7, r1
 801663e:	4614      	mov	r4, r2
 8016640:	18d5      	adds	r5, r2, r3
 8016642:	42ac      	cmp	r4, r5
 8016644:	d101      	bne.n	801664a <__sfputs_r+0x12>
 8016646:	2000      	movs	r0, #0
 8016648:	e007      	b.n	801665a <__sfputs_r+0x22>
 801664a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801664e:	463a      	mov	r2, r7
 8016650:	4630      	mov	r0, r6
 8016652:	f7ff ffda 	bl	801660a <__sfputc_r>
 8016656:	1c43      	adds	r3, r0, #1
 8016658:	d1f3      	bne.n	8016642 <__sfputs_r+0xa>
 801665a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801665c <_vfiprintf_r>:
 801665c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016660:	460d      	mov	r5, r1
 8016662:	b09d      	sub	sp, #116	; 0x74
 8016664:	4614      	mov	r4, r2
 8016666:	4698      	mov	r8, r3
 8016668:	4606      	mov	r6, r0
 801666a:	b118      	cbz	r0, 8016674 <_vfiprintf_r+0x18>
 801666c:	6983      	ldr	r3, [r0, #24]
 801666e:	b90b      	cbnz	r3, 8016674 <_vfiprintf_r+0x18>
 8016670:	f000 fb14 	bl	8016c9c <__sinit>
 8016674:	4b89      	ldr	r3, [pc, #548]	; (801689c <_vfiprintf_r+0x240>)
 8016676:	429d      	cmp	r5, r3
 8016678:	d11b      	bne.n	80166b2 <_vfiprintf_r+0x56>
 801667a:	6875      	ldr	r5, [r6, #4]
 801667c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801667e:	07d9      	lsls	r1, r3, #31
 8016680:	d405      	bmi.n	801668e <_vfiprintf_r+0x32>
 8016682:	89ab      	ldrh	r3, [r5, #12]
 8016684:	059a      	lsls	r2, r3, #22
 8016686:	d402      	bmi.n	801668e <_vfiprintf_r+0x32>
 8016688:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801668a:	f7ff ff6a 	bl	8016562 <__retarget_lock_acquire_recursive>
 801668e:	89ab      	ldrh	r3, [r5, #12]
 8016690:	071b      	lsls	r3, r3, #28
 8016692:	d501      	bpl.n	8016698 <_vfiprintf_r+0x3c>
 8016694:	692b      	ldr	r3, [r5, #16]
 8016696:	b9eb      	cbnz	r3, 80166d4 <_vfiprintf_r+0x78>
 8016698:	4629      	mov	r1, r5
 801669a:	4630      	mov	r0, r6
 801669c:	f000 f96e 	bl	801697c <__swsetup_r>
 80166a0:	b1c0      	cbz	r0, 80166d4 <_vfiprintf_r+0x78>
 80166a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80166a4:	07dc      	lsls	r4, r3, #31
 80166a6:	d50e      	bpl.n	80166c6 <_vfiprintf_r+0x6a>
 80166a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80166ac:	b01d      	add	sp, #116	; 0x74
 80166ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80166b2:	4b7b      	ldr	r3, [pc, #492]	; (80168a0 <_vfiprintf_r+0x244>)
 80166b4:	429d      	cmp	r5, r3
 80166b6:	d101      	bne.n	80166bc <_vfiprintf_r+0x60>
 80166b8:	68b5      	ldr	r5, [r6, #8]
 80166ba:	e7df      	b.n	801667c <_vfiprintf_r+0x20>
 80166bc:	4b79      	ldr	r3, [pc, #484]	; (80168a4 <_vfiprintf_r+0x248>)
 80166be:	429d      	cmp	r5, r3
 80166c0:	bf08      	it	eq
 80166c2:	68f5      	ldreq	r5, [r6, #12]
 80166c4:	e7da      	b.n	801667c <_vfiprintf_r+0x20>
 80166c6:	89ab      	ldrh	r3, [r5, #12]
 80166c8:	0598      	lsls	r0, r3, #22
 80166ca:	d4ed      	bmi.n	80166a8 <_vfiprintf_r+0x4c>
 80166cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80166ce:	f7ff ff49 	bl	8016564 <__retarget_lock_release_recursive>
 80166d2:	e7e9      	b.n	80166a8 <_vfiprintf_r+0x4c>
 80166d4:	2300      	movs	r3, #0
 80166d6:	9309      	str	r3, [sp, #36]	; 0x24
 80166d8:	2320      	movs	r3, #32
 80166da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80166de:	f8cd 800c 	str.w	r8, [sp, #12]
 80166e2:	2330      	movs	r3, #48	; 0x30
 80166e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80168a8 <_vfiprintf_r+0x24c>
 80166e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80166ec:	f04f 0901 	mov.w	r9, #1
 80166f0:	4623      	mov	r3, r4
 80166f2:	469a      	mov	sl, r3
 80166f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80166f8:	b10a      	cbz	r2, 80166fe <_vfiprintf_r+0xa2>
 80166fa:	2a25      	cmp	r2, #37	; 0x25
 80166fc:	d1f9      	bne.n	80166f2 <_vfiprintf_r+0x96>
 80166fe:	ebba 0b04 	subs.w	fp, sl, r4
 8016702:	d00b      	beq.n	801671c <_vfiprintf_r+0xc0>
 8016704:	465b      	mov	r3, fp
 8016706:	4622      	mov	r2, r4
 8016708:	4629      	mov	r1, r5
 801670a:	4630      	mov	r0, r6
 801670c:	f7ff ff94 	bl	8016638 <__sfputs_r>
 8016710:	3001      	adds	r0, #1
 8016712:	f000 80aa 	beq.w	801686a <_vfiprintf_r+0x20e>
 8016716:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016718:	445a      	add	r2, fp
 801671a:	9209      	str	r2, [sp, #36]	; 0x24
 801671c:	f89a 3000 	ldrb.w	r3, [sl]
 8016720:	2b00      	cmp	r3, #0
 8016722:	f000 80a2 	beq.w	801686a <_vfiprintf_r+0x20e>
 8016726:	2300      	movs	r3, #0
 8016728:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801672c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016730:	f10a 0a01 	add.w	sl, sl, #1
 8016734:	9304      	str	r3, [sp, #16]
 8016736:	9307      	str	r3, [sp, #28]
 8016738:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801673c:	931a      	str	r3, [sp, #104]	; 0x68
 801673e:	4654      	mov	r4, sl
 8016740:	2205      	movs	r2, #5
 8016742:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016746:	4858      	ldr	r0, [pc, #352]	; (80168a8 <_vfiprintf_r+0x24c>)
 8016748:	f7e9 fd52 	bl	80001f0 <memchr>
 801674c:	9a04      	ldr	r2, [sp, #16]
 801674e:	b9d8      	cbnz	r0, 8016788 <_vfiprintf_r+0x12c>
 8016750:	06d1      	lsls	r1, r2, #27
 8016752:	bf44      	itt	mi
 8016754:	2320      	movmi	r3, #32
 8016756:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801675a:	0713      	lsls	r3, r2, #28
 801675c:	bf44      	itt	mi
 801675e:	232b      	movmi	r3, #43	; 0x2b
 8016760:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016764:	f89a 3000 	ldrb.w	r3, [sl]
 8016768:	2b2a      	cmp	r3, #42	; 0x2a
 801676a:	d015      	beq.n	8016798 <_vfiprintf_r+0x13c>
 801676c:	9a07      	ldr	r2, [sp, #28]
 801676e:	4654      	mov	r4, sl
 8016770:	2000      	movs	r0, #0
 8016772:	f04f 0c0a 	mov.w	ip, #10
 8016776:	4621      	mov	r1, r4
 8016778:	f811 3b01 	ldrb.w	r3, [r1], #1
 801677c:	3b30      	subs	r3, #48	; 0x30
 801677e:	2b09      	cmp	r3, #9
 8016780:	d94e      	bls.n	8016820 <_vfiprintf_r+0x1c4>
 8016782:	b1b0      	cbz	r0, 80167b2 <_vfiprintf_r+0x156>
 8016784:	9207      	str	r2, [sp, #28]
 8016786:	e014      	b.n	80167b2 <_vfiprintf_r+0x156>
 8016788:	eba0 0308 	sub.w	r3, r0, r8
 801678c:	fa09 f303 	lsl.w	r3, r9, r3
 8016790:	4313      	orrs	r3, r2
 8016792:	9304      	str	r3, [sp, #16]
 8016794:	46a2      	mov	sl, r4
 8016796:	e7d2      	b.n	801673e <_vfiprintf_r+0xe2>
 8016798:	9b03      	ldr	r3, [sp, #12]
 801679a:	1d19      	adds	r1, r3, #4
 801679c:	681b      	ldr	r3, [r3, #0]
 801679e:	9103      	str	r1, [sp, #12]
 80167a0:	2b00      	cmp	r3, #0
 80167a2:	bfbb      	ittet	lt
 80167a4:	425b      	neglt	r3, r3
 80167a6:	f042 0202 	orrlt.w	r2, r2, #2
 80167aa:	9307      	strge	r3, [sp, #28]
 80167ac:	9307      	strlt	r3, [sp, #28]
 80167ae:	bfb8      	it	lt
 80167b0:	9204      	strlt	r2, [sp, #16]
 80167b2:	7823      	ldrb	r3, [r4, #0]
 80167b4:	2b2e      	cmp	r3, #46	; 0x2e
 80167b6:	d10c      	bne.n	80167d2 <_vfiprintf_r+0x176>
 80167b8:	7863      	ldrb	r3, [r4, #1]
 80167ba:	2b2a      	cmp	r3, #42	; 0x2a
 80167bc:	d135      	bne.n	801682a <_vfiprintf_r+0x1ce>
 80167be:	9b03      	ldr	r3, [sp, #12]
 80167c0:	1d1a      	adds	r2, r3, #4
 80167c2:	681b      	ldr	r3, [r3, #0]
 80167c4:	9203      	str	r2, [sp, #12]
 80167c6:	2b00      	cmp	r3, #0
 80167c8:	bfb8      	it	lt
 80167ca:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80167ce:	3402      	adds	r4, #2
 80167d0:	9305      	str	r3, [sp, #20]
 80167d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80168b8 <_vfiprintf_r+0x25c>
 80167d6:	7821      	ldrb	r1, [r4, #0]
 80167d8:	2203      	movs	r2, #3
 80167da:	4650      	mov	r0, sl
 80167dc:	f7e9 fd08 	bl	80001f0 <memchr>
 80167e0:	b140      	cbz	r0, 80167f4 <_vfiprintf_r+0x198>
 80167e2:	2340      	movs	r3, #64	; 0x40
 80167e4:	eba0 000a 	sub.w	r0, r0, sl
 80167e8:	fa03 f000 	lsl.w	r0, r3, r0
 80167ec:	9b04      	ldr	r3, [sp, #16]
 80167ee:	4303      	orrs	r3, r0
 80167f0:	3401      	adds	r4, #1
 80167f2:	9304      	str	r3, [sp, #16]
 80167f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80167f8:	482c      	ldr	r0, [pc, #176]	; (80168ac <_vfiprintf_r+0x250>)
 80167fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80167fe:	2206      	movs	r2, #6
 8016800:	f7e9 fcf6 	bl	80001f0 <memchr>
 8016804:	2800      	cmp	r0, #0
 8016806:	d03f      	beq.n	8016888 <_vfiprintf_r+0x22c>
 8016808:	4b29      	ldr	r3, [pc, #164]	; (80168b0 <_vfiprintf_r+0x254>)
 801680a:	bb1b      	cbnz	r3, 8016854 <_vfiprintf_r+0x1f8>
 801680c:	9b03      	ldr	r3, [sp, #12]
 801680e:	3307      	adds	r3, #7
 8016810:	f023 0307 	bic.w	r3, r3, #7
 8016814:	3308      	adds	r3, #8
 8016816:	9303      	str	r3, [sp, #12]
 8016818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801681a:	443b      	add	r3, r7
 801681c:	9309      	str	r3, [sp, #36]	; 0x24
 801681e:	e767      	b.n	80166f0 <_vfiprintf_r+0x94>
 8016820:	fb0c 3202 	mla	r2, ip, r2, r3
 8016824:	460c      	mov	r4, r1
 8016826:	2001      	movs	r0, #1
 8016828:	e7a5      	b.n	8016776 <_vfiprintf_r+0x11a>
 801682a:	2300      	movs	r3, #0
 801682c:	3401      	adds	r4, #1
 801682e:	9305      	str	r3, [sp, #20]
 8016830:	4619      	mov	r1, r3
 8016832:	f04f 0c0a 	mov.w	ip, #10
 8016836:	4620      	mov	r0, r4
 8016838:	f810 2b01 	ldrb.w	r2, [r0], #1
 801683c:	3a30      	subs	r2, #48	; 0x30
 801683e:	2a09      	cmp	r2, #9
 8016840:	d903      	bls.n	801684a <_vfiprintf_r+0x1ee>
 8016842:	2b00      	cmp	r3, #0
 8016844:	d0c5      	beq.n	80167d2 <_vfiprintf_r+0x176>
 8016846:	9105      	str	r1, [sp, #20]
 8016848:	e7c3      	b.n	80167d2 <_vfiprintf_r+0x176>
 801684a:	fb0c 2101 	mla	r1, ip, r1, r2
 801684e:	4604      	mov	r4, r0
 8016850:	2301      	movs	r3, #1
 8016852:	e7f0      	b.n	8016836 <_vfiprintf_r+0x1da>
 8016854:	ab03      	add	r3, sp, #12
 8016856:	9300      	str	r3, [sp, #0]
 8016858:	462a      	mov	r2, r5
 801685a:	4b16      	ldr	r3, [pc, #88]	; (80168b4 <_vfiprintf_r+0x258>)
 801685c:	a904      	add	r1, sp, #16
 801685e:	4630      	mov	r0, r6
 8016860:	f7fd feca 	bl	80145f8 <_printf_float>
 8016864:	4607      	mov	r7, r0
 8016866:	1c78      	adds	r0, r7, #1
 8016868:	d1d6      	bne.n	8016818 <_vfiprintf_r+0x1bc>
 801686a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801686c:	07d9      	lsls	r1, r3, #31
 801686e:	d405      	bmi.n	801687c <_vfiprintf_r+0x220>
 8016870:	89ab      	ldrh	r3, [r5, #12]
 8016872:	059a      	lsls	r2, r3, #22
 8016874:	d402      	bmi.n	801687c <_vfiprintf_r+0x220>
 8016876:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016878:	f7ff fe74 	bl	8016564 <__retarget_lock_release_recursive>
 801687c:	89ab      	ldrh	r3, [r5, #12]
 801687e:	065b      	lsls	r3, r3, #25
 8016880:	f53f af12 	bmi.w	80166a8 <_vfiprintf_r+0x4c>
 8016884:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016886:	e711      	b.n	80166ac <_vfiprintf_r+0x50>
 8016888:	ab03      	add	r3, sp, #12
 801688a:	9300      	str	r3, [sp, #0]
 801688c:	462a      	mov	r2, r5
 801688e:	4b09      	ldr	r3, [pc, #36]	; (80168b4 <_vfiprintf_r+0x258>)
 8016890:	a904      	add	r1, sp, #16
 8016892:	4630      	mov	r0, r6
 8016894:	f7fe f954 	bl	8014b40 <_printf_i>
 8016898:	e7e4      	b.n	8016864 <_vfiprintf_r+0x208>
 801689a:	bf00      	nop
 801689c:	080184c4 	.word	0x080184c4
 80168a0:	080184e4 	.word	0x080184e4
 80168a4:	080184a4 	.word	0x080184a4
 80168a8:	0801834c 	.word	0x0801834c
 80168ac:	08018356 	.word	0x08018356
 80168b0:	080145f9 	.word	0x080145f9
 80168b4:	08016639 	.word	0x08016639
 80168b8:	08018352 	.word	0x08018352

080168bc <__swbuf_r>:
 80168bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80168be:	460e      	mov	r6, r1
 80168c0:	4614      	mov	r4, r2
 80168c2:	4605      	mov	r5, r0
 80168c4:	b118      	cbz	r0, 80168ce <__swbuf_r+0x12>
 80168c6:	6983      	ldr	r3, [r0, #24]
 80168c8:	b90b      	cbnz	r3, 80168ce <__swbuf_r+0x12>
 80168ca:	f000 f9e7 	bl	8016c9c <__sinit>
 80168ce:	4b21      	ldr	r3, [pc, #132]	; (8016954 <__swbuf_r+0x98>)
 80168d0:	429c      	cmp	r4, r3
 80168d2:	d12b      	bne.n	801692c <__swbuf_r+0x70>
 80168d4:	686c      	ldr	r4, [r5, #4]
 80168d6:	69a3      	ldr	r3, [r4, #24]
 80168d8:	60a3      	str	r3, [r4, #8]
 80168da:	89a3      	ldrh	r3, [r4, #12]
 80168dc:	071a      	lsls	r2, r3, #28
 80168de:	d52f      	bpl.n	8016940 <__swbuf_r+0x84>
 80168e0:	6923      	ldr	r3, [r4, #16]
 80168e2:	b36b      	cbz	r3, 8016940 <__swbuf_r+0x84>
 80168e4:	6923      	ldr	r3, [r4, #16]
 80168e6:	6820      	ldr	r0, [r4, #0]
 80168e8:	1ac0      	subs	r0, r0, r3
 80168ea:	6963      	ldr	r3, [r4, #20]
 80168ec:	b2f6      	uxtb	r6, r6
 80168ee:	4283      	cmp	r3, r0
 80168f0:	4637      	mov	r7, r6
 80168f2:	dc04      	bgt.n	80168fe <__swbuf_r+0x42>
 80168f4:	4621      	mov	r1, r4
 80168f6:	4628      	mov	r0, r5
 80168f8:	f000 f93c 	bl	8016b74 <_fflush_r>
 80168fc:	bb30      	cbnz	r0, 801694c <__swbuf_r+0x90>
 80168fe:	68a3      	ldr	r3, [r4, #8]
 8016900:	3b01      	subs	r3, #1
 8016902:	60a3      	str	r3, [r4, #8]
 8016904:	6823      	ldr	r3, [r4, #0]
 8016906:	1c5a      	adds	r2, r3, #1
 8016908:	6022      	str	r2, [r4, #0]
 801690a:	701e      	strb	r6, [r3, #0]
 801690c:	6963      	ldr	r3, [r4, #20]
 801690e:	3001      	adds	r0, #1
 8016910:	4283      	cmp	r3, r0
 8016912:	d004      	beq.n	801691e <__swbuf_r+0x62>
 8016914:	89a3      	ldrh	r3, [r4, #12]
 8016916:	07db      	lsls	r3, r3, #31
 8016918:	d506      	bpl.n	8016928 <__swbuf_r+0x6c>
 801691a:	2e0a      	cmp	r6, #10
 801691c:	d104      	bne.n	8016928 <__swbuf_r+0x6c>
 801691e:	4621      	mov	r1, r4
 8016920:	4628      	mov	r0, r5
 8016922:	f000 f927 	bl	8016b74 <_fflush_r>
 8016926:	b988      	cbnz	r0, 801694c <__swbuf_r+0x90>
 8016928:	4638      	mov	r0, r7
 801692a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801692c:	4b0a      	ldr	r3, [pc, #40]	; (8016958 <__swbuf_r+0x9c>)
 801692e:	429c      	cmp	r4, r3
 8016930:	d101      	bne.n	8016936 <__swbuf_r+0x7a>
 8016932:	68ac      	ldr	r4, [r5, #8]
 8016934:	e7cf      	b.n	80168d6 <__swbuf_r+0x1a>
 8016936:	4b09      	ldr	r3, [pc, #36]	; (801695c <__swbuf_r+0xa0>)
 8016938:	429c      	cmp	r4, r3
 801693a:	bf08      	it	eq
 801693c:	68ec      	ldreq	r4, [r5, #12]
 801693e:	e7ca      	b.n	80168d6 <__swbuf_r+0x1a>
 8016940:	4621      	mov	r1, r4
 8016942:	4628      	mov	r0, r5
 8016944:	f000 f81a 	bl	801697c <__swsetup_r>
 8016948:	2800      	cmp	r0, #0
 801694a:	d0cb      	beq.n	80168e4 <__swbuf_r+0x28>
 801694c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8016950:	e7ea      	b.n	8016928 <__swbuf_r+0x6c>
 8016952:	bf00      	nop
 8016954:	080184c4 	.word	0x080184c4
 8016958:	080184e4 	.word	0x080184e4
 801695c:	080184a4 	.word	0x080184a4

08016960 <__ascii_wctomb>:
 8016960:	b149      	cbz	r1, 8016976 <__ascii_wctomb+0x16>
 8016962:	2aff      	cmp	r2, #255	; 0xff
 8016964:	bf85      	ittet	hi
 8016966:	238a      	movhi	r3, #138	; 0x8a
 8016968:	6003      	strhi	r3, [r0, #0]
 801696a:	700a      	strbls	r2, [r1, #0]
 801696c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8016970:	bf98      	it	ls
 8016972:	2001      	movls	r0, #1
 8016974:	4770      	bx	lr
 8016976:	4608      	mov	r0, r1
 8016978:	4770      	bx	lr
	...

0801697c <__swsetup_r>:
 801697c:	4b32      	ldr	r3, [pc, #200]	; (8016a48 <__swsetup_r+0xcc>)
 801697e:	b570      	push	{r4, r5, r6, lr}
 8016980:	681d      	ldr	r5, [r3, #0]
 8016982:	4606      	mov	r6, r0
 8016984:	460c      	mov	r4, r1
 8016986:	b125      	cbz	r5, 8016992 <__swsetup_r+0x16>
 8016988:	69ab      	ldr	r3, [r5, #24]
 801698a:	b913      	cbnz	r3, 8016992 <__swsetup_r+0x16>
 801698c:	4628      	mov	r0, r5
 801698e:	f000 f985 	bl	8016c9c <__sinit>
 8016992:	4b2e      	ldr	r3, [pc, #184]	; (8016a4c <__swsetup_r+0xd0>)
 8016994:	429c      	cmp	r4, r3
 8016996:	d10f      	bne.n	80169b8 <__swsetup_r+0x3c>
 8016998:	686c      	ldr	r4, [r5, #4]
 801699a:	89a3      	ldrh	r3, [r4, #12]
 801699c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80169a0:	0719      	lsls	r1, r3, #28
 80169a2:	d42c      	bmi.n	80169fe <__swsetup_r+0x82>
 80169a4:	06dd      	lsls	r5, r3, #27
 80169a6:	d411      	bmi.n	80169cc <__swsetup_r+0x50>
 80169a8:	2309      	movs	r3, #9
 80169aa:	6033      	str	r3, [r6, #0]
 80169ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80169b0:	81a3      	strh	r3, [r4, #12]
 80169b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80169b6:	e03e      	b.n	8016a36 <__swsetup_r+0xba>
 80169b8:	4b25      	ldr	r3, [pc, #148]	; (8016a50 <__swsetup_r+0xd4>)
 80169ba:	429c      	cmp	r4, r3
 80169bc:	d101      	bne.n	80169c2 <__swsetup_r+0x46>
 80169be:	68ac      	ldr	r4, [r5, #8]
 80169c0:	e7eb      	b.n	801699a <__swsetup_r+0x1e>
 80169c2:	4b24      	ldr	r3, [pc, #144]	; (8016a54 <__swsetup_r+0xd8>)
 80169c4:	429c      	cmp	r4, r3
 80169c6:	bf08      	it	eq
 80169c8:	68ec      	ldreq	r4, [r5, #12]
 80169ca:	e7e6      	b.n	801699a <__swsetup_r+0x1e>
 80169cc:	0758      	lsls	r0, r3, #29
 80169ce:	d512      	bpl.n	80169f6 <__swsetup_r+0x7a>
 80169d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80169d2:	b141      	cbz	r1, 80169e6 <__swsetup_r+0x6a>
 80169d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80169d8:	4299      	cmp	r1, r3
 80169da:	d002      	beq.n	80169e2 <__swsetup_r+0x66>
 80169dc:	4630      	mov	r0, r6
 80169de:	f7fd fcc1 	bl	8014364 <_free_r>
 80169e2:	2300      	movs	r3, #0
 80169e4:	6363      	str	r3, [r4, #52]	; 0x34
 80169e6:	89a3      	ldrh	r3, [r4, #12]
 80169e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80169ec:	81a3      	strh	r3, [r4, #12]
 80169ee:	2300      	movs	r3, #0
 80169f0:	6063      	str	r3, [r4, #4]
 80169f2:	6923      	ldr	r3, [r4, #16]
 80169f4:	6023      	str	r3, [r4, #0]
 80169f6:	89a3      	ldrh	r3, [r4, #12]
 80169f8:	f043 0308 	orr.w	r3, r3, #8
 80169fc:	81a3      	strh	r3, [r4, #12]
 80169fe:	6923      	ldr	r3, [r4, #16]
 8016a00:	b94b      	cbnz	r3, 8016a16 <__swsetup_r+0x9a>
 8016a02:	89a3      	ldrh	r3, [r4, #12]
 8016a04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016a08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016a0c:	d003      	beq.n	8016a16 <__swsetup_r+0x9a>
 8016a0e:	4621      	mov	r1, r4
 8016a10:	4630      	mov	r0, r6
 8016a12:	f000 fa05 	bl	8016e20 <__smakebuf_r>
 8016a16:	89a0      	ldrh	r0, [r4, #12]
 8016a18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016a1c:	f010 0301 	ands.w	r3, r0, #1
 8016a20:	d00a      	beq.n	8016a38 <__swsetup_r+0xbc>
 8016a22:	2300      	movs	r3, #0
 8016a24:	60a3      	str	r3, [r4, #8]
 8016a26:	6963      	ldr	r3, [r4, #20]
 8016a28:	425b      	negs	r3, r3
 8016a2a:	61a3      	str	r3, [r4, #24]
 8016a2c:	6923      	ldr	r3, [r4, #16]
 8016a2e:	b943      	cbnz	r3, 8016a42 <__swsetup_r+0xc6>
 8016a30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016a34:	d1ba      	bne.n	80169ac <__swsetup_r+0x30>
 8016a36:	bd70      	pop	{r4, r5, r6, pc}
 8016a38:	0781      	lsls	r1, r0, #30
 8016a3a:	bf58      	it	pl
 8016a3c:	6963      	ldrpl	r3, [r4, #20]
 8016a3e:	60a3      	str	r3, [r4, #8]
 8016a40:	e7f4      	b.n	8016a2c <__swsetup_r+0xb0>
 8016a42:	2000      	movs	r0, #0
 8016a44:	e7f7      	b.n	8016a36 <__swsetup_r+0xba>
 8016a46:	bf00      	nop
 8016a48:	20000298 	.word	0x20000298
 8016a4c:	080184c4 	.word	0x080184c4
 8016a50:	080184e4 	.word	0x080184e4
 8016a54:	080184a4 	.word	0x080184a4

08016a58 <abort>:
 8016a58:	b508      	push	{r3, lr}
 8016a5a:	2006      	movs	r0, #6
 8016a5c:	f000 fa50 	bl	8016f00 <raise>
 8016a60:	2001      	movs	r0, #1
 8016a62:	f001 f8ed 	bl	8017c40 <_exit>
	...

08016a68 <__sflush_r>:
 8016a68:	898a      	ldrh	r2, [r1, #12]
 8016a6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a6e:	4605      	mov	r5, r0
 8016a70:	0710      	lsls	r0, r2, #28
 8016a72:	460c      	mov	r4, r1
 8016a74:	d458      	bmi.n	8016b28 <__sflush_r+0xc0>
 8016a76:	684b      	ldr	r3, [r1, #4]
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	dc05      	bgt.n	8016a88 <__sflush_r+0x20>
 8016a7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	dc02      	bgt.n	8016a88 <__sflush_r+0x20>
 8016a82:	2000      	movs	r0, #0
 8016a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016a8a:	2e00      	cmp	r6, #0
 8016a8c:	d0f9      	beq.n	8016a82 <__sflush_r+0x1a>
 8016a8e:	2300      	movs	r3, #0
 8016a90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016a94:	682f      	ldr	r7, [r5, #0]
 8016a96:	602b      	str	r3, [r5, #0]
 8016a98:	d032      	beq.n	8016b00 <__sflush_r+0x98>
 8016a9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016a9c:	89a3      	ldrh	r3, [r4, #12]
 8016a9e:	075a      	lsls	r2, r3, #29
 8016aa0:	d505      	bpl.n	8016aae <__sflush_r+0x46>
 8016aa2:	6863      	ldr	r3, [r4, #4]
 8016aa4:	1ac0      	subs	r0, r0, r3
 8016aa6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016aa8:	b10b      	cbz	r3, 8016aae <__sflush_r+0x46>
 8016aaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016aac:	1ac0      	subs	r0, r0, r3
 8016aae:	2300      	movs	r3, #0
 8016ab0:	4602      	mov	r2, r0
 8016ab2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016ab4:	6a21      	ldr	r1, [r4, #32]
 8016ab6:	4628      	mov	r0, r5
 8016ab8:	47b0      	blx	r6
 8016aba:	1c43      	adds	r3, r0, #1
 8016abc:	89a3      	ldrh	r3, [r4, #12]
 8016abe:	d106      	bne.n	8016ace <__sflush_r+0x66>
 8016ac0:	6829      	ldr	r1, [r5, #0]
 8016ac2:	291d      	cmp	r1, #29
 8016ac4:	d82c      	bhi.n	8016b20 <__sflush_r+0xb8>
 8016ac6:	4a2a      	ldr	r2, [pc, #168]	; (8016b70 <__sflush_r+0x108>)
 8016ac8:	40ca      	lsrs	r2, r1
 8016aca:	07d6      	lsls	r6, r2, #31
 8016acc:	d528      	bpl.n	8016b20 <__sflush_r+0xb8>
 8016ace:	2200      	movs	r2, #0
 8016ad0:	6062      	str	r2, [r4, #4]
 8016ad2:	04d9      	lsls	r1, r3, #19
 8016ad4:	6922      	ldr	r2, [r4, #16]
 8016ad6:	6022      	str	r2, [r4, #0]
 8016ad8:	d504      	bpl.n	8016ae4 <__sflush_r+0x7c>
 8016ada:	1c42      	adds	r2, r0, #1
 8016adc:	d101      	bne.n	8016ae2 <__sflush_r+0x7a>
 8016ade:	682b      	ldr	r3, [r5, #0]
 8016ae0:	b903      	cbnz	r3, 8016ae4 <__sflush_r+0x7c>
 8016ae2:	6560      	str	r0, [r4, #84]	; 0x54
 8016ae4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016ae6:	602f      	str	r7, [r5, #0]
 8016ae8:	2900      	cmp	r1, #0
 8016aea:	d0ca      	beq.n	8016a82 <__sflush_r+0x1a>
 8016aec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016af0:	4299      	cmp	r1, r3
 8016af2:	d002      	beq.n	8016afa <__sflush_r+0x92>
 8016af4:	4628      	mov	r0, r5
 8016af6:	f7fd fc35 	bl	8014364 <_free_r>
 8016afa:	2000      	movs	r0, #0
 8016afc:	6360      	str	r0, [r4, #52]	; 0x34
 8016afe:	e7c1      	b.n	8016a84 <__sflush_r+0x1c>
 8016b00:	6a21      	ldr	r1, [r4, #32]
 8016b02:	2301      	movs	r3, #1
 8016b04:	4628      	mov	r0, r5
 8016b06:	47b0      	blx	r6
 8016b08:	1c41      	adds	r1, r0, #1
 8016b0a:	d1c7      	bne.n	8016a9c <__sflush_r+0x34>
 8016b0c:	682b      	ldr	r3, [r5, #0]
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	d0c4      	beq.n	8016a9c <__sflush_r+0x34>
 8016b12:	2b1d      	cmp	r3, #29
 8016b14:	d001      	beq.n	8016b1a <__sflush_r+0xb2>
 8016b16:	2b16      	cmp	r3, #22
 8016b18:	d101      	bne.n	8016b1e <__sflush_r+0xb6>
 8016b1a:	602f      	str	r7, [r5, #0]
 8016b1c:	e7b1      	b.n	8016a82 <__sflush_r+0x1a>
 8016b1e:	89a3      	ldrh	r3, [r4, #12]
 8016b20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b24:	81a3      	strh	r3, [r4, #12]
 8016b26:	e7ad      	b.n	8016a84 <__sflush_r+0x1c>
 8016b28:	690f      	ldr	r7, [r1, #16]
 8016b2a:	2f00      	cmp	r7, #0
 8016b2c:	d0a9      	beq.n	8016a82 <__sflush_r+0x1a>
 8016b2e:	0793      	lsls	r3, r2, #30
 8016b30:	680e      	ldr	r6, [r1, #0]
 8016b32:	bf08      	it	eq
 8016b34:	694b      	ldreq	r3, [r1, #20]
 8016b36:	600f      	str	r7, [r1, #0]
 8016b38:	bf18      	it	ne
 8016b3a:	2300      	movne	r3, #0
 8016b3c:	eba6 0807 	sub.w	r8, r6, r7
 8016b40:	608b      	str	r3, [r1, #8]
 8016b42:	f1b8 0f00 	cmp.w	r8, #0
 8016b46:	dd9c      	ble.n	8016a82 <__sflush_r+0x1a>
 8016b48:	6a21      	ldr	r1, [r4, #32]
 8016b4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016b4c:	4643      	mov	r3, r8
 8016b4e:	463a      	mov	r2, r7
 8016b50:	4628      	mov	r0, r5
 8016b52:	47b0      	blx	r6
 8016b54:	2800      	cmp	r0, #0
 8016b56:	dc06      	bgt.n	8016b66 <__sflush_r+0xfe>
 8016b58:	89a3      	ldrh	r3, [r4, #12]
 8016b5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b5e:	81a3      	strh	r3, [r4, #12]
 8016b60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016b64:	e78e      	b.n	8016a84 <__sflush_r+0x1c>
 8016b66:	4407      	add	r7, r0
 8016b68:	eba8 0800 	sub.w	r8, r8, r0
 8016b6c:	e7e9      	b.n	8016b42 <__sflush_r+0xda>
 8016b6e:	bf00      	nop
 8016b70:	20400001 	.word	0x20400001

08016b74 <_fflush_r>:
 8016b74:	b538      	push	{r3, r4, r5, lr}
 8016b76:	690b      	ldr	r3, [r1, #16]
 8016b78:	4605      	mov	r5, r0
 8016b7a:	460c      	mov	r4, r1
 8016b7c:	b913      	cbnz	r3, 8016b84 <_fflush_r+0x10>
 8016b7e:	2500      	movs	r5, #0
 8016b80:	4628      	mov	r0, r5
 8016b82:	bd38      	pop	{r3, r4, r5, pc}
 8016b84:	b118      	cbz	r0, 8016b8e <_fflush_r+0x1a>
 8016b86:	6983      	ldr	r3, [r0, #24]
 8016b88:	b90b      	cbnz	r3, 8016b8e <_fflush_r+0x1a>
 8016b8a:	f000 f887 	bl	8016c9c <__sinit>
 8016b8e:	4b14      	ldr	r3, [pc, #80]	; (8016be0 <_fflush_r+0x6c>)
 8016b90:	429c      	cmp	r4, r3
 8016b92:	d11b      	bne.n	8016bcc <_fflush_r+0x58>
 8016b94:	686c      	ldr	r4, [r5, #4]
 8016b96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016b9a:	2b00      	cmp	r3, #0
 8016b9c:	d0ef      	beq.n	8016b7e <_fflush_r+0xa>
 8016b9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016ba0:	07d0      	lsls	r0, r2, #31
 8016ba2:	d404      	bmi.n	8016bae <_fflush_r+0x3a>
 8016ba4:	0599      	lsls	r1, r3, #22
 8016ba6:	d402      	bmi.n	8016bae <_fflush_r+0x3a>
 8016ba8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016baa:	f7ff fcda 	bl	8016562 <__retarget_lock_acquire_recursive>
 8016bae:	4628      	mov	r0, r5
 8016bb0:	4621      	mov	r1, r4
 8016bb2:	f7ff ff59 	bl	8016a68 <__sflush_r>
 8016bb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016bb8:	07da      	lsls	r2, r3, #31
 8016bba:	4605      	mov	r5, r0
 8016bbc:	d4e0      	bmi.n	8016b80 <_fflush_r+0xc>
 8016bbe:	89a3      	ldrh	r3, [r4, #12]
 8016bc0:	059b      	lsls	r3, r3, #22
 8016bc2:	d4dd      	bmi.n	8016b80 <_fflush_r+0xc>
 8016bc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016bc6:	f7ff fccd 	bl	8016564 <__retarget_lock_release_recursive>
 8016bca:	e7d9      	b.n	8016b80 <_fflush_r+0xc>
 8016bcc:	4b05      	ldr	r3, [pc, #20]	; (8016be4 <_fflush_r+0x70>)
 8016bce:	429c      	cmp	r4, r3
 8016bd0:	d101      	bne.n	8016bd6 <_fflush_r+0x62>
 8016bd2:	68ac      	ldr	r4, [r5, #8]
 8016bd4:	e7df      	b.n	8016b96 <_fflush_r+0x22>
 8016bd6:	4b04      	ldr	r3, [pc, #16]	; (8016be8 <_fflush_r+0x74>)
 8016bd8:	429c      	cmp	r4, r3
 8016bda:	bf08      	it	eq
 8016bdc:	68ec      	ldreq	r4, [r5, #12]
 8016bde:	e7da      	b.n	8016b96 <_fflush_r+0x22>
 8016be0:	080184c4 	.word	0x080184c4
 8016be4:	080184e4 	.word	0x080184e4
 8016be8:	080184a4 	.word	0x080184a4

08016bec <std>:
 8016bec:	2300      	movs	r3, #0
 8016bee:	b510      	push	{r4, lr}
 8016bf0:	4604      	mov	r4, r0
 8016bf2:	e9c0 3300 	strd	r3, r3, [r0]
 8016bf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016bfa:	6083      	str	r3, [r0, #8]
 8016bfc:	8181      	strh	r1, [r0, #12]
 8016bfe:	6643      	str	r3, [r0, #100]	; 0x64
 8016c00:	81c2      	strh	r2, [r0, #14]
 8016c02:	6183      	str	r3, [r0, #24]
 8016c04:	4619      	mov	r1, r3
 8016c06:	2208      	movs	r2, #8
 8016c08:	305c      	adds	r0, #92	; 0x5c
 8016c0a:	f7fd fba3 	bl	8014354 <memset>
 8016c0e:	4b05      	ldr	r3, [pc, #20]	; (8016c24 <std+0x38>)
 8016c10:	6263      	str	r3, [r4, #36]	; 0x24
 8016c12:	4b05      	ldr	r3, [pc, #20]	; (8016c28 <std+0x3c>)
 8016c14:	62a3      	str	r3, [r4, #40]	; 0x28
 8016c16:	4b05      	ldr	r3, [pc, #20]	; (8016c2c <std+0x40>)
 8016c18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016c1a:	4b05      	ldr	r3, [pc, #20]	; (8016c30 <std+0x44>)
 8016c1c:	6224      	str	r4, [r4, #32]
 8016c1e:	6323      	str	r3, [r4, #48]	; 0x30
 8016c20:	bd10      	pop	{r4, pc}
 8016c22:	bf00      	nop
 8016c24:	08016f39 	.word	0x08016f39
 8016c28:	08016f5b 	.word	0x08016f5b
 8016c2c:	08016f93 	.word	0x08016f93
 8016c30:	08016fb7 	.word	0x08016fb7

08016c34 <_cleanup_r>:
 8016c34:	4901      	ldr	r1, [pc, #4]	; (8016c3c <_cleanup_r+0x8>)
 8016c36:	f000 b8af 	b.w	8016d98 <_fwalk_reent>
 8016c3a:	bf00      	nop
 8016c3c:	08016b75 	.word	0x08016b75

08016c40 <__sfmoreglue>:
 8016c40:	b570      	push	{r4, r5, r6, lr}
 8016c42:	1e4a      	subs	r2, r1, #1
 8016c44:	2568      	movs	r5, #104	; 0x68
 8016c46:	4355      	muls	r5, r2
 8016c48:	460e      	mov	r6, r1
 8016c4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8016c4e:	f7fd fbd9 	bl	8014404 <_malloc_r>
 8016c52:	4604      	mov	r4, r0
 8016c54:	b140      	cbz	r0, 8016c68 <__sfmoreglue+0x28>
 8016c56:	2100      	movs	r1, #0
 8016c58:	e9c0 1600 	strd	r1, r6, [r0]
 8016c5c:	300c      	adds	r0, #12
 8016c5e:	60a0      	str	r0, [r4, #8]
 8016c60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016c64:	f7fd fb76 	bl	8014354 <memset>
 8016c68:	4620      	mov	r0, r4
 8016c6a:	bd70      	pop	{r4, r5, r6, pc}

08016c6c <__sfp_lock_acquire>:
 8016c6c:	4801      	ldr	r0, [pc, #4]	; (8016c74 <__sfp_lock_acquire+0x8>)
 8016c6e:	f7ff bc78 	b.w	8016562 <__retarget_lock_acquire_recursive>
 8016c72:	bf00      	nop
 8016c74:	2000158c 	.word	0x2000158c

08016c78 <__sfp_lock_release>:
 8016c78:	4801      	ldr	r0, [pc, #4]	; (8016c80 <__sfp_lock_release+0x8>)
 8016c7a:	f7ff bc73 	b.w	8016564 <__retarget_lock_release_recursive>
 8016c7e:	bf00      	nop
 8016c80:	2000158c 	.word	0x2000158c

08016c84 <__sinit_lock_acquire>:
 8016c84:	4801      	ldr	r0, [pc, #4]	; (8016c8c <__sinit_lock_acquire+0x8>)
 8016c86:	f7ff bc6c 	b.w	8016562 <__retarget_lock_acquire_recursive>
 8016c8a:	bf00      	nop
 8016c8c:	20001587 	.word	0x20001587

08016c90 <__sinit_lock_release>:
 8016c90:	4801      	ldr	r0, [pc, #4]	; (8016c98 <__sinit_lock_release+0x8>)
 8016c92:	f7ff bc67 	b.w	8016564 <__retarget_lock_release_recursive>
 8016c96:	bf00      	nop
 8016c98:	20001587 	.word	0x20001587

08016c9c <__sinit>:
 8016c9c:	b510      	push	{r4, lr}
 8016c9e:	4604      	mov	r4, r0
 8016ca0:	f7ff fff0 	bl	8016c84 <__sinit_lock_acquire>
 8016ca4:	69a3      	ldr	r3, [r4, #24]
 8016ca6:	b11b      	cbz	r3, 8016cb0 <__sinit+0x14>
 8016ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016cac:	f7ff bff0 	b.w	8016c90 <__sinit_lock_release>
 8016cb0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8016cb4:	6523      	str	r3, [r4, #80]	; 0x50
 8016cb6:	4b13      	ldr	r3, [pc, #76]	; (8016d04 <__sinit+0x68>)
 8016cb8:	4a13      	ldr	r2, [pc, #76]	; (8016d08 <__sinit+0x6c>)
 8016cba:	681b      	ldr	r3, [r3, #0]
 8016cbc:	62a2      	str	r2, [r4, #40]	; 0x28
 8016cbe:	42a3      	cmp	r3, r4
 8016cc0:	bf04      	itt	eq
 8016cc2:	2301      	moveq	r3, #1
 8016cc4:	61a3      	streq	r3, [r4, #24]
 8016cc6:	4620      	mov	r0, r4
 8016cc8:	f000 f820 	bl	8016d0c <__sfp>
 8016ccc:	6060      	str	r0, [r4, #4]
 8016cce:	4620      	mov	r0, r4
 8016cd0:	f000 f81c 	bl	8016d0c <__sfp>
 8016cd4:	60a0      	str	r0, [r4, #8]
 8016cd6:	4620      	mov	r0, r4
 8016cd8:	f000 f818 	bl	8016d0c <__sfp>
 8016cdc:	2200      	movs	r2, #0
 8016cde:	60e0      	str	r0, [r4, #12]
 8016ce0:	2104      	movs	r1, #4
 8016ce2:	6860      	ldr	r0, [r4, #4]
 8016ce4:	f7ff ff82 	bl	8016bec <std>
 8016ce8:	68a0      	ldr	r0, [r4, #8]
 8016cea:	2201      	movs	r2, #1
 8016cec:	2109      	movs	r1, #9
 8016cee:	f7ff ff7d 	bl	8016bec <std>
 8016cf2:	68e0      	ldr	r0, [r4, #12]
 8016cf4:	2202      	movs	r2, #2
 8016cf6:	2112      	movs	r1, #18
 8016cf8:	f7ff ff78 	bl	8016bec <std>
 8016cfc:	2301      	movs	r3, #1
 8016cfe:	61a3      	str	r3, [r4, #24]
 8016d00:	e7d2      	b.n	8016ca8 <__sinit+0xc>
 8016d02:	bf00      	nop
 8016d04:	08018120 	.word	0x08018120
 8016d08:	08016c35 	.word	0x08016c35

08016d0c <__sfp>:
 8016d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d0e:	4607      	mov	r7, r0
 8016d10:	f7ff ffac 	bl	8016c6c <__sfp_lock_acquire>
 8016d14:	4b1e      	ldr	r3, [pc, #120]	; (8016d90 <__sfp+0x84>)
 8016d16:	681e      	ldr	r6, [r3, #0]
 8016d18:	69b3      	ldr	r3, [r6, #24]
 8016d1a:	b913      	cbnz	r3, 8016d22 <__sfp+0x16>
 8016d1c:	4630      	mov	r0, r6
 8016d1e:	f7ff ffbd 	bl	8016c9c <__sinit>
 8016d22:	3648      	adds	r6, #72	; 0x48
 8016d24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016d28:	3b01      	subs	r3, #1
 8016d2a:	d503      	bpl.n	8016d34 <__sfp+0x28>
 8016d2c:	6833      	ldr	r3, [r6, #0]
 8016d2e:	b30b      	cbz	r3, 8016d74 <__sfp+0x68>
 8016d30:	6836      	ldr	r6, [r6, #0]
 8016d32:	e7f7      	b.n	8016d24 <__sfp+0x18>
 8016d34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016d38:	b9d5      	cbnz	r5, 8016d70 <__sfp+0x64>
 8016d3a:	4b16      	ldr	r3, [pc, #88]	; (8016d94 <__sfp+0x88>)
 8016d3c:	60e3      	str	r3, [r4, #12]
 8016d3e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8016d42:	6665      	str	r5, [r4, #100]	; 0x64
 8016d44:	f7ff fc0c 	bl	8016560 <__retarget_lock_init_recursive>
 8016d48:	f7ff ff96 	bl	8016c78 <__sfp_lock_release>
 8016d4c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8016d50:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8016d54:	6025      	str	r5, [r4, #0]
 8016d56:	61a5      	str	r5, [r4, #24]
 8016d58:	2208      	movs	r2, #8
 8016d5a:	4629      	mov	r1, r5
 8016d5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016d60:	f7fd faf8 	bl	8014354 <memset>
 8016d64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016d68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016d6c:	4620      	mov	r0, r4
 8016d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d70:	3468      	adds	r4, #104	; 0x68
 8016d72:	e7d9      	b.n	8016d28 <__sfp+0x1c>
 8016d74:	2104      	movs	r1, #4
 8016d76:	4638      	mov	r0, r7
 8016d78:	f7ff ff62 	bl	8016c40 <__sfmoreglue>
 8016d7c:	4604      	mov	r4, r0
 8016d7e:	6030      	str	r0, [r6, #0]
 8016d80:	2800      	cmp	r0, #0
 8016d82:	d1d5      	bne.n	8016d30 <__sfp+0x24>
 8016d84:	f7ff ff78 	bl	8016c78 <__sfp_lock_release>
 8016d88:	230c      	movs	r3, #12
 8016d8a:	603b      	str	r3, [r7, #0]
 8016d8c:	e7ee      	b.n	8016d6c <__sfp+0x60>
 8016d8e:	bf00      	nop
 8016d90:	08018120 	.word	0x08018120
 8016d94:	ffff0001 	.word	0xffff0001

08016d98 <_fwalk_reent>:
 8016d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016d9c:	4606      	mov	r6, r0
 8016d9e:	4688      	mov	r8, r1
 8016da0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016da4:	2700      	movs	r7, #0
 8016da6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016daa:	f1b9 0901 	subs.w	r9, r9, #1
 8016dae:	d505      	bpl.n	8016dbc <_fwalk_reent+0x24>
 8016db0:	6824      	ldr	r4, [r4, #0]
 8016db2:	2c00      	cmp	r4, #0
 8016db4:	d1f7      	bne.n	8016da6 <_fwalk_reent+0xe>
 8016db6:	4638      	mov	r0, r7
 8016db8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016dbc:	89ab      	ldrh	r3, [r5, #12]
 8016dbe:	2b01      	cmp	r3, #1
 8016dc0:	d907      	bls.n	8016dd2 <_fwalk_reent+0x3a>
 8016dc2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016dc6:	3301      	adds	r3, #1
 8016dc8:	d003      	beq.n	8016dd2 <_fwalk_reent+0x3a>
 8016dca:	4629      	mov	r1, r5
 8016dcc:	4630      	mov	r0, r6
 8016dce:	47c0      	blx	r8
 8016dd0:	4307      	orrs	r7, r0
 8016dd2:	3568      	adds	r5, #104	; 0x68
 8016dd4:	e7e9      	b.n	8016daa <_fwalk_reent+0x12>

08016dd6 <__swhatbuf_r>:
 8016dd6:	b570      	push	{r4, r5, r6, lr}
 8016dd8:	460e      	mov	r6, r1
 8016dda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016dde:	2900      	cmp	r1, #0
 8016de0:	b096      	sub	sp, #88	; 0x58
 8016de2:	4614      	mov	r4, r2
 8016de4:	461d      	mov	r5, r3
 8016de6:	da07      	bge.n	8016df8 <__swhatbuf_r+0x22>
 8016de8:	2300      	movs	r3, #0
 8016dea:	602b      	str	r3, [r5, #0]
 8016dec:	89b3      	ldrh	r3, [r6, #12]
 8016dee:	061a      	lsls	r2, r3, #24
 8016df0:	d410      	bmi.n	8016e14 <__swhatbuf_r+0x3e>
 8016df2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016df6:	e00e      	b.n	8016e16 <__swhatbuf_r+0x40>
 8016df8:	466a      	mov	r2, sp
 8016dfa:	f000 f903 	bl	8017004 <_fstat_r>
 8016dfe:	2800      	cmp	r0, #0
 8016e00:	dbf2      	blt.n	8016de8 <__swhatbuf_r+0x12>
 8016e02:	9a01      	ldr	r2, [sp, #4]
 8016e04:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016e08:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016e0c:	425a      	negs	r2, r3
 8016e0e:	415a      	adcs	r2, r3
 8016e10:	602a      	str	r2, [r5, #0]
 8016e12:	e7ee      	b.n	8016df2 <__swhatbuf_r+0x1c>
 8016e14:	2340      	movs	r3, #64	; 0x40
 8016e16:	2000      	movs	r0, #0
 8016e18:	6023      	str	r3, [r4, #0]
 8016e1a:	b016      	add	sp, #88	; 0x58
 8016e1c:	bd70      	pop	{r4, r5, r6, pc}
	...

08016e20 <__smakebuf_r>:
 8016e20:	898b      	ldrh	r3, [r1, #12]
 8016e22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016e24:	079d      	lsls	r5, r3, #30
 8016e26:	4606      	mov	r6, r0
 8016e28:	460c      	mov	r4, r1
 8016e2a:	d507      	bpl.n	8016e3c <__smakebuf_r+0x1c>
 8016e2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016e30:	6023      	str	r3, [r4, #0]
 8016e32:	6123      	str	r3, [r4, #16]
 8016e34:	2301      	movs	r3, #1
 8016e36:	6163      	str	r3, [r4, #20]
 8016e38:	b002      	add	sp, #8
 8016e3a:	bd70      	pop	{r4, r5, r6, pc}
 8016e3c:	ab01      	add	r3, sp, #4
 8016e3e:	466a      	mov	r2, sp
 8016e40:	f7ff ffc9 	bl	8016dd6 <__swhatbuf_r>
 8016e44:	9900      	ldr	r1, [sp, #0]
 8016e46:	4605      	mov	r5, r0
 8016e48:	4630      	mov	r0, r6
 8016e4a:	f7fd fadb 	bl	8014404 <_malloc_r>
 8016e4e:	b948      	cbnz	r0, 8016e64 <__smakebuf_r+0x44>
 8016e50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016e54:	059a      	lsls	r2, r3, #22
 8016e56:	d4ef      	bmi.n	8016e38 <__smakebuf_r+0x18>
 8016e58:	f023 0303 	bic.w	r3, r3, #3
 8016e5c:	f043 0302 	orr.w	r3, r3, #2
 8016e60:	81a3      	strh	r3, [r4, #12]
 8016e62:	e7e3      	b.n	8016e2c <__smakebuf_r+0xc>
 8016e64:	4b0d      	ldr	r3, [pc, #52]	; (8016e9c <__smakebuf_r+0x7c>)
 8016e66:	62b3      	str	r3, [r6, #40]	; 0x28
 8016e68:	89a3      	ldrh	r3, [r4, #12]
 8016e6a:	6020      	str	r0, [r4, #0]
 8016e6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016e70:	81a3      	strh	r3, [r4, #12]
 8016e72:	9b00      	ldr	r3, [sp, #0]
 8016e74:	6163      	str	r3, [r4, #20]
 8016e76:	9b01      	ldr	r3, [sp, #4]
 8016e78:	6120      	str	r0, [r4, #16]
 8016e7a:	b15b      	cbz	r3, 8016e94 <__smakebuf_r+0x74>
 8016e7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016e80:	4630      	mov	r0, r6
 8016e82:	f000 f8d1 	bl	8017028 <_isatty_r>
 8016e86:	b128      	cbz	r0, 8016e94 <__smakebuf_r+0x74>
 8016e88:	89a3      	ldrh	r3, [r4, #12]
 8016e8a:	f023 0303 	bic.w	r3, r3, #3
 8016e8e:	f043 0301 	orr.w	r3, r3, #1
 8016e92:	81a3      	strh	r3, [r4, #12]
 8016e94:	89a0      	ldrh	r0, [r4, #12]
 8016e96:	4305      	orrs	r5, r0
 8016e98:	81a5      	strh	r5, [r4, #12]
 8016e9a:	e7cd      	b.n	8016e38 <__smakebuf_r+0x18>
 8016e9c:	08016c35 	.word	0x08016c35

08016ea0 <_malloc_usable_size_r>:
 8016ea0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016ea4:	1f18      	subs	r0, r3, #4
 8016ea6:	2b00      	cmp	r3, #0
 8016ea8:	bfbc      	itt	lt
 8016eaa:	580b      	ldrlt	r3, [r1, r0]
 8016eac:	18c0      	addlt	r0, r0, r3
 8016eae:	4770      	bx	lr

08016eb0 <_raise_r>:
 8016eb0:	291f      	cmp	r1, #31
 8016eb2:	b538      	push	{r3, r4, r5, lr}
 8016eb4:	4604      	mov	r4, r0
 8016eb6:	460d      	mov	r5, r1
 8016eb8:	d904      	bls.n	8016ec4 <_raise_r+0x14>
 8016eba:	2316      	movs	r3, #22
 8016ebc:	6003      	str	r3, [r0, #0]
 8016ebe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016ec2:	bd38      	pop	{r3, r4, r5, pc}
 8016ec4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8016ec6:	b112      	cbz	r2, 8016ece <_raise_r+0x1e>
 8016ec8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016ecc:	b94b      	cbnz	r3, 8016ee2 <_raise_r+0x32>
 8016ece:	4620      	mov	r0, r4
 8016ed0:	f000 f830 	bl	8016f34 <_getpid_r>
 8016ed4:	462a      	mov	r2, r5
 8016ed6:	4601      	mov	r1, r0
 8016ed8:	4620      	mov	r0, r4
 8016eda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016ede:	f000 b817 	b.w	8016f10 <_kill_r>
 8016ee2:	2b01      	cmp	r3, #1
 8016ee4:	d00a      	beq.n	8016efc <_raise_r+0x4c>
 8016ee6:	1c59      	adds	r1, r3, #1
 8016ee8:	d103      	bne.n	8016ef2 <_raise_r+0x42>
 8016eea:	2316      	movs	r3, #22
 8016eec:	6003      	str	r3, [r0, #0]
 8016eee:	2001      	movs	r0, #1
 8016ef0:	e7e7      	b.n	8016ec2 <_raise_r+0x12>
 8016ef2:	2400      	movs	r4, #0
 8016ef4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8016ef8:	4628      	mov	r0, r5
 8016efa:	4798      	blx	r3
 8016efc:	2000      	movs	r0, #0
 8016efe:	e7e0      	b.n	8016ec2 <_raise_r+0x12>

08016f00 <raise>:
 8016f00:	4b02      	ldr	r3, [pc, #8]	; (8016f0c <raise+0xc>)
 8016f02:	4601      	mov	r1, r0
 8016f04:	6818      	ldr	r0, [r3, #0]
 8016f06:	f7ff bfd3 	b.w	8016eb0 <_raise_r>
 8016f0a:	bf00      	nop
 8016f0c:	20000298 	.word	0x20000298

08016f10 <_kill_r>:
 8016f10:	b538      	push	{r3, r4, r5, lr}
 8016f12:	4d07      	ldr	r5, [pc, #28]	; (8016f30 <_kill_r+0x20>)
 8016f14:	2300      	movs	r3, #0
 8016f16:	4604      	mov	r4, r0
 8016f18:	4608      	mov	r0, r1
 8016f1a:	4611      	mov	r1, r2
 8016f1c:	602b      	str	r3, [r5, #0]
 8016f1e:	f000 fe61 	bl	8017be4 <_kill>
 8016f22:	1c43      	adds	r3, r0, #1
 8016f24:	d102      	bne.n	8016f2c <_kill_r+0x1c>
 8016f26:	682b      	ldr	r3, [r5, #0]
 8016f28:	b103      	cbz	r3, 8016f2c <_kill_r+0x1c>
 8016f2a:	6023      	str	r3, [r4, #0]
 8016f2c:	bd38      	pop	{r3, r4, r5, pc}
 8016f2e:	bf00      	nop
 8016f30:	20001580 	.word	0x20001580

08016f34 <_getpid_r>:
 8016f34:	f000 be46 	b.w	8017bc4 <_getpid>

08016f38 <__sread>:
 8016f38:	b510      	push	{r4, lr}
 8016f3a:	460c      	mov	r4, r1
 8016f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016f40:	f000 f894 	bl	801706c <_read_r>
 8016f44:	2800      	cmp	r0, #0
 8016f46:	bfab      	itete	ge
 8016f48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016f4a:	89a3      	ldrhlt	r3, [r4, #12]
 8016f4c:	181b      	addge	r3, r3, r0
 8016f4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8016f52:	bfac      	ite	ge
 8016f54:	6563      	strge	r3, [r4, #84]	; 0x54
 8016f56:	81a3      	strhlt	r3, [r4, #12]
 8016f58:	bd10      	pop	{r4, pc}

08016f5a <__swrite>:
 8016f5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f5e:	461f      	mov	r7, r3
 8016f60:	898b      	ldrh	r3, [r1, #12]
 8016f62:	05db      	lsls	r3, r3, #23
 8016f64:	4605      	mov	r5, r0
 8016f66:	460c      	mov	r4, r1
 8016f68:	4616      	mov	r6, r2
 8016f6a:	d505      	bpl.n	8016f78 <__swrite+0x1e>
 8016f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016f70:	2302      	movs	r3, #2
 8016f72:	2200      	movs	r2, #0
 8016f74:	f000 f868 	bl	8017048 <_lseek_r>
 8016f78:	89a3      	ldrh	r3, [r4, #12]
 8016f7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016f7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016f82:	81a3      	strh	r3, [r4, #12]
 8016f84:	4632      	mov	r2, r6
 8016f86:	463b      	mov	r3, r7
 8016f88:	4628      	mov	r0, r5
 8016f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016f8e:	f000 b817 	b.w	8016fc0 <_write_r>

08016f92 <__sseek>:
 8016f92:	b510      	push	{r4, lr}
 8016f94:	460c      	mov	r4, r1
 8016f96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016f9a:	f000 f855 	bl	8017048 <_lseek_r>
 8016f9e:	1c43      	adds	r3, r0, #1
 8016fa0:	89a3      	ldrh	r3, [r4, #12]
 8016fa2:	bf15      	itete	ne
 8016fa4:	6560      	strne	r0, [r4, #84]	; 0x54
 8016fa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016faa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016fae:	81a3      	strheq	r3, [r4, #12]
 8016fb0:	bf18      	it	ne
 8016fb2:	81a3      	strhne	r3, [r4, #12]
 8016fb4:	bd10      	pop	{r4, pc}

08016fb6 <__sclose>:
 8016fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016fba:	f000 b813 	b.w	8016fe4 <_close_r>
	...

08016fc0 <_write_r>:
 8016fc0:	b538      	push	{r3, r4, r5, lr}
 8016fc2:	4d07      	ldr	r5, [pc, #28]	; (8016fe0 <_write_r+0x20>)
 8016fc4:	4604      	mov	r4, r0
 8016fc6:	4608      	mov	r0, r1
 8016fc8:	4611      	mov	r1, r2
 8016fca:	2200      	movs	r2, #0
 8016fcc:	602a      	str	r2, [r5, #0]
 8016fce:	461a      	mov	r2, r3
 8016fd0:	f000 fe2e 	bl	8017c30 <_write>
 8016fd4:	1c43      	adds	r3, r0, #1
 8016fd6:	d102      	bne.n	8016fde <_write_r+0x1e>
 8016fd8:	682b      	ldr	r3, [r5, #0]
 8016fda:	b103      	cbz	r3, 8016fde <_write_r+0x1e>
 8016fdc:	6023      	str	r3, [r4, #0]
 8016fde:	bd38      	pop	{r3, r4, r5, pc}
 8016fe0:	20001580 	.word	0x20001580

08016fe4 <_close_r>:
 8016fe4:	b538      	push	{r3, r4, r5, lr}
 8016fe6:	4d06      	ldr	r5, [pc, #24]	; (8017000 <_close_r+0x1c>)
 8016fe8:	2300      	movs	r3, #0
 8016fea:	4604      	mov	r4, r0
 8016fec:	4608      	mov	r0, r1
 8016fee:	602b      	str	r3, [r5, #0]
 8016ff0:	f000 fdd8 	bl	8017ba4 <_close>
 8016ff4:	1c43      	adds	r3, r0, #1
 8016ff6:	d102      	bne.n	8016ffe <_close_r+0x1a>
 8016ff8:	682b      	ldr	r3, [r5, #0]
 8016ffa:	b103      	cbz	r3, 8016ffe <_close_r+0x1a>
 8016ffc:	6023      	str	r3, [r4, #0]
 8016ffe:	bd38      	pop	{r3, r4, r5, pc}
 8017000:	20001580 	.word	0x20001580

08017004 <_fstat_r>:
 8017004:	b538      	push	{r3, r4, r5, lr}
 8017006:	4d07      	ldr	r5, [pc, #28]	; (8017024 <_fstat_r+0x20>)
 8017008:	2300      	movs	r3, #0
 801700a:	4604      	mov	r4, r0
 801700c:	4608      	mov	r0, r1
 801700e:	4611      	mov	r1, r2
 8017010:	602b      	str	r3, [r5, #0]
 8017012:	f000 fdcf 	bl	8017bb4 <_fstat>
 8017016:	1c43      	adds	r3, r0, #1
 8017018:	d102      	bne.n	8017020 <_fstat_r+0x1c>
 801701a:	682b      	ldr	r3, [r5, #0]
 801701c:	b103      	cbz	r3, 8017020 <_fstat_r+0x1c>
 801701e:	6023      	str	r3, [r4, #0]
 8017020:	bd38      	pop	{r3, r4, r5, pc}
 8017022:	bf00      	nop
 8017024:	20001580 	.word	0x20001580

08017028 <_isatty_r>:
 8017028:	b538      	push	{r3, r4, r5, lr}
 801702a:	4d06      	ldr	r5, [pc, #24]	; (8017044 <_isatty_r+0x1c>)
 801702c:	2300      	movs	r3, #0
 801702e:	4604      	mov	r4, r0
 8017030:	4608      	mov	r0, r1
 8017032:	602b      	str	r3, [r5, #0]
 8017034:	f000 fdce 	bl	8017bd4 <_isatty>
 8017038:	1c43      	adds	r3, r0, #1
 801703a:	d102      	bne.n	8017042 <_isatty_r+0x1a>
 801703c:	682b      	ldr	r3, [r5, #0]
 801703e:	b103      	cbz	r3, 8017042 <_isatty_r+0x1a>
 8017040:	6023      	str	r3, [r4, #0]
 8017042:	bd38      	pop	{r3, r4, r5, pc}
 8017044:	20001580 	.word	0x20001580

08017048 <_lseek_r>:
 8017048:	b538      	push	{r3, r4, r5, lr}
 801704a:	4d07      	ldr	r5, [pc, #28]	; (8017068 <_lseek_r+0x20>)
 801704c:	4604      	mov	r4, r0
 801704e:	4608      	mov	r0, r1
 8017050:	4611      	mov	r1, r2
 8017052:	2200      	movs	r2, #0
 8017054:	602a      	str	r2, [r5, #0]
 8017056:	461a      	mov	r2, r3
 8017058:	f000 fdcc 	bl	8017bf4 <_lseek>
 801705c:	1c43      	adds	r3, r0, #1
 801705e:	d102      	bne.n	8017066 <_lseek_r+0x1e>
 8017060:	682b      	ldr	r3, [r5, #0]
 8017062:	b103      	cbz	r3, 8017066 <_lseek_r+0x1e>
 8017064:	6023      	str	r3, [r4, #0]
 8017066:	bd38      	pop	{r3, r4, r5, pc}
 8017068:	20001580 	.word	0x20001580

0801706c <_read_r>:
 801706c:	b538      	push	{r3, r4, r5, lr}
 801706e:	4d07      	ldr	r5, [pc, #28]	; (801708c <_read_r+0x20>)
 8017070:	4604      	mov	r4, r0
 8017072:	4608      	mov	r0, r1
 8017074:	4611      	mov	r1, r2
 8017076:	2200      	movs	r2, #0
 8017078:	602a      	str	r2, [r5, #0]
 801707a:	461a      	mov	r2, r3
 801707c:	f000 fdc2 	bl	8017c04 <_read>
 8017080:	1c43      	adds	r3, r0, #1
 8017082:	d102      	bne.n	801708a <_read_r+0x1e>
 8017084:	682b      	ldr	r3, [r5, #0]
 8017086:	b103      	cbz	r3, 801708a <_read_r+0x1e>
 8017088:	6023      	str	r3, [r4, #0]
 801708a:	bd38      	pop	{r3, r4, r5, pc}
 801708c:	20001580 	.word	0x20001580

08017090 <asin>:
 8017090:	b538      	push	{r3, r4, r5, lr}
 8017092:	ed2d 8b02 	vpush	{d8}
 8017096:	ec55 4b10 	vmov	r4, r5, d0
 801709a:	f000 f835 	bl	8017108 <__ieee754_asin>
 801709e:	4b16      	ldr	r3, [pc, #88]	; (80170f8 <asin+0x68>)
 80170a0:	eeb0 8a40 	vmov.f32	s16, s0
 80170a4:	eef0 8a60 	vmov.f32	s17, s1
 80170a8:	f993 3000 	ldrsb.w	r3, [r3]
 80170ac:	3301      	adds	r3, #1
 80170ae:	d01c      	beq.n	80170ea <asin+0x5a>
 80170b0:	4622      	mov	r2, r4
 80170b2:	462b      	mov	r3, r5
 80170b4:	4620      	mov	r0, r4
 80170b6:	4629      	mov	r1, r5
 80170b8:	f7e9 fd40 	bl	8000b3c <__aeabi_dcmpun>
 80170bc:	b9a8      	cbnz	r0, 80170ea <asin+0x5a>
 80170be:	ec45 4b10 	vmov	d0, r4, r5
 80170c2:	f000 fd55 	bl	8017b70 <fabs>
 80170c6:	4b0d      	ldr	r3, [pc, #52]	; (80170fc <asin+0x6c>)
 80170c8:	ec51 0b10 	vmov	r0, r1, d0
 80170cc:	2200      	movs	r2, #0
 80170ce:	f7e9 fd2b 	bl	8000b28 <__aeabi_dcmpgt>
 80170d2:	b150      	cbz	r0, 80170ea <asin+0x5a>
 80170d4:	f000 fd60 	bl	8017b98 <__errno>
 80170d8:	ecbd 8b02 	vpop	{d8}
 80170dc:	2321      	movs	r3, #33	; 0x21
 80170de:	6003      	str	r3, [r0, #0]
 80170e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80170e4:	4806      	ldr	r0, [pc, #24]	; (8017100 <asin+0x70>)
 80170e6:	f000 bd4f 	b.w	8017b88 <nan>
 80170ea:	eeb0 0a48 	vmov.f32	s0, s16
 80170ee:	eef0 0a68 	vmov.f32	s1, s17
 80170f2:	ecbd 8b02 	vpop	{d8}
 80170f6:	bd38      	pop	{r3, r4, r5, pc}
 80170f8:	20000468 	.word	0x20000468
 80170fc:	3ff00000 	.word	0x3ff00000
 8017100:	08018398 	.word	0x08018398

08017104 <atan2>:
 8017104:	f000 ba14 	b.w	8017530 <__ieee754_atan2>

08017108 <__ieee754_asin>:
 8017108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801710c:	ed2d 8b04 	vpush	{d8-d9}
 8017110:	ec55 4b10 	vmov	r4, r5, d0
 8017114:	4bcc      	ldr	r3, [pc, #816]	; (8017448 <__ieee754_asin+0x340>)
 8017116:	b083      	sub	sp, #12
 8017118:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801711c:	4598      	cmp	r8, r3
 801711e:	9501      	str	r5, [sp, #4]
 8017120:	dd35      	ble.n	801718e <__ieee754_asin+0x86>
 8017122:	ee10 3a10 	vmov	r3, s0
 8017126:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 801712a:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 801712e:	ea58 0303 	orrs.w	r3, r8, r3
 8017132:	d117      	bne.n	8017164 <__ieee754_asin+0x5c>
 8017134:	a3aa      	add	r3, pc, #680	; (adr r3, 80173e0 <__ieee754_asin+0x2d8>)
 8017136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801713a:	ee10 0a10 	vmov	r0, s0
 801713e:	4629      	mov	r1, r5
 8017140:	f7e9 fa62 	bl	8000608 <__aeabi_dmul>
 8017144:	a3a8      	add	r3, pc, #672	; (adr r3, 80173e8 <__ieee754_asin+0x2e0>)
 8017146:	e9d3 2300 	ldrd	r2, r3, [r3]
 801714a:	4606      	mov	r6, r0
 801714c:	460f      	mov	r7, r1
 801714e:	4620      	mov	r0, r4
 8017150:	4629      	mov	r1, r5
 8017152:	f7e9 fa59 	bl	8000608 <__aeabi_dmul>
 8017156:	4602      	mov	r2, r0
 8017158:	460b      	mov	r3, r1
 801715a:	4630      	mov	r0, r6
 801715c:	4639      	mov	r1, r7
 801715e:	f7e9 f89d 	bl	800029c <__adddf3>
 8017162:	e00b      	b.n	801717c <__ieee754_asin+0x74>
 8017164:	ee10 2a10 	vmov	r2, s0
 8017168:	462b      	mov	r3, r5
 801716a:	ee10 0a10 	vmov	r0, s0
 801716e:	4629      	mov	r1, r5
 8017170:	f7e9 f892 	bl	8000298 <__aeabi_dsub>
 8017174:	4602      	mov	r2, r0
 8017176:	460b      	mov	r3, r1
 8017178:	f7e9 fb70 	bl	800085c <__aeabi_ddiv>
 801717c:	4604      	mov	r4, r0
 801717e:	460d      	mov	r5, r1
 8017180:	ec45 4b10 	vmov	d0, r4, r5
 8017184:	b003      	add	sp, #12
 8017186:	ecbd 8b04 	vpop	{d8-d9}
 801718a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801718e:	4baf      	ldr	r3, [pc, #700]	; (801744c <__ieee754_asin+0x344>)
 8017190:	4598      	cmp	r8, r3
 8017192:	dc11      	bgt.n	80171b8 <__ieee754_asin+0xb0>
 8017194:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8017198:	f280 80ae 	bge.w	80172f8 <__ieee754_asin+0x1f0>
 801719c:	a394      	add	r3, pc, #592	; (adr r3, 80173f0 <__ieee754_asin+0x2e8>)
 801719e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171a2:	ee10 0a10 	vmov	r0, s0
 80171a6:	4629      	mov	r1, r5
 80171a8:	f7e9 f878 	bl	800029c <__adddf3>
 80171ac:	4ba8      	ldr	r3, [pc, #672]	; (8017450 <__ieee754_asin+0x348>)
 80171ae:	2200      	movs	r2, #0
 80171b0:	f7e9 fcba 	bl	8000b28 <__aeabi_dcmpgt>
 80171b4:	2800      	cmp	r0, #0
 80171b6:	d1e3      	bne.n	8017180 <__ieee754_asin+0x78>
 80171b8:	ec45 4b10 	vmov	d0, r4, r5
 80171bc:	f000 fcd8 	bl	8017b70 <fabs>
 80171c0:	49a3      	ldr	r1, [pc, #652]	; (8017450 <__ieee754_asin+0x348>)
 80171c2:	ec53 2b10 	vmov	r2, r3, d0
 80171c6:	2000      	movs	r0, #0
 80171c8:	f7e9 f866 	bl	8000298 <__aeabi_dsub>
 80171cc:	4ba1      	ldr	r3, [pc, #644]	; (8017454 <__ieee754_asin+0x34c>)
 80171ce:	2200      	movs	r2, #0
 80171d0:	f7e9 fa1a 	bl	8000608 <__aeabi_dmul>
 80171d4:	a388      	add	r3, pc, #544	; (adr r3, 80173f8 <__ieee754_asin+0x2f0>)
 80171d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171da:	4604      	mov	r4, r0
 80171dc:	460d      	mov	r5, r1
 80171de:	f7e9 fa13 	bl	8000608 <__aeabi_dmul>
 80171e2:	a387      	add	r3, pc, #540	; (adr r3, 8017400 <__ieee754_asin+0x2f8>)
 80171e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171e8:	f7e9 f858 	bl	800029c <__adddf3>
 80171ec:	4622      	mov	r2, r4
 80171ee:	462b      	mov	r3, r5
 80171f0:	f7e9 fa0a 	bl	8000608 <__aeabi_dmul>
 80171f4:	a384      	add	r3, pc, #528	; (adr r3, 8017408 <__ieee754_asin+0x300>)
 80171f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171fa:	f7e9 f84d 	bl	8000298 <__aeabi_dsub>
 80171fe:	4622      	mov	r2, r4
 8017200:	462b      	mov	r3, r5
 8017202:	f7e9 fa01 	bl	8000608 <__aeabi_dmul>
 8017206:	a382      	add	r3, pc, #520	; (adr r3, 8017410 <__ieee754_asin+0x308>)
 8017208:	e9d3 2300 	ldrd	r2, r3, [r3]
 801720c:	f7e9 f846 	bl	800029c <__adddf3>
 8017210:	4622      	mov	r2, r4
 8017212:	462b      	mov	r3, r5
 8017214:	f7e9 f9f8 	bl	8000608 <__aeabi_dmul>
 8017218:	a37f      	add	r3, pc, #508	; (adr r3, 8017418 <__ieee754_asin+0x310>)
 801721a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801721e:	f7e9 f83b 	bl	8000298 <__aeabi_dsub>
 8017222:	4622      	mov	r2, r4
 8017224:	462b      	mov	r3, r5
 8017226:	f7e9 f9ef 	bl	8000608 <__aeabi_dmul>
 801722a:	a37d      	add	r3, pc, #500	; (adr r3, 8017420 <__ieee754_asin+0x318>)
 801722c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017230:	f7e9 f834 	bl	800029c <__adddf3>
 8017234:	4622      	mov	r2, r4
 8017236:	462b      	mov	r3, r5
 8017238:	f7e9 f9e6 	bl	8000608 <__aeabi_dmul>
 801723c:	a37a      	add	r3, pc, #488	; (adr r3, 8017428 <__ieee754_asin+0x320>)
 801723e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017242:	ec41 0b18 	vmov	d8, r0, r1
 8017246:	4620      	mov	r0, r4
 8017248:	4629      	mov	r1, r5
 801724a:	f7e9 f9dd 	bl	8000608 <__aeabi_dmul>
 801724e:	a378      	add	r3, pc, #480	; (adr r3, 8017430 <__ieee754_asin+0x328>)
 8017250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017254:	f7e9 f820 	bl	8000298 <__aeabi_dsub>
 8017258:	4622      	mov	r2, r4
 801725a:	462b      	mov	r3, r5
 801725c:	f7e9 f9d4 	bl	8000608 <__aeabi_dmul>
 8017260:	a375      	add	r3, pc, #468	; (adr r3, 8017438 <__ieee754_asin+0x330>)
 8017262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017266:	f7e9 f819 	bl	800029c <__adddf3>
 801726a:	4622      	mov	r2, r4
 801726c:	462b      	mov	r3, r5
 801726e:	f7e9 f9cb 	bl	8000608 <__aeabi_dmul>
 8017272:	a373      	add	r3, pc, #460	; (adr r3, 8017440 <__ieee754_asin+0x338>)
 8017274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017278:	f7e9 f80e 	bl	8000298 <__aeabi_dsub>
 801727c:	4622      	mov	r2, r4
 801727e:	462b      	mov	r3, r5
 8017280:	f7e9 f9c2 	bl	8000608 <__aeabi_dmul>
 8017284:	4b72      	ldr	r3, [pc, #456]	; (8017450 <__ieee754_asin+0x348>)
 8017286:	2200      	movs	r2, #0
 8017288:	f7e9 f808 	bl	800029c <__adddf3>
 801728c:	ec45 4b10 	vmov	d0, r4, r5
 8017290:	4606      	mov	r6, r0
 8017292:	460f      	mov	r7, r1
 8017294:	f000 fa16 	bl	80176c4 <__ieee754_sqrt>
 8017298:	4b6f      	ldr	r3, [pc, #444]	; (8017458 <__ieee754_asin+0x350>)
 801729a:	4598      	cmp	r8, r3
 801729c:	ec5b ab10 	vmov	sl, fp, d0
 80172a0:	f340 80dc 	ble.w	801745c <__ieee754_asin+0x354>
 80172a4:	4632      	mov	r2, r6
 80172a6:	463b      	mov	r3, r7
 80172a8:	ec51 0b18 	vmov	r0, r1, d8
 80172ac:	f7e9 fad6 	bl	800085c <__aeabi_ddiv>
 80172b0:	4652      	mov	r2, sl
 80172b2:	465b      	mov	r3, fp
 80172b4:	f7e9 f9a8 	bl	8000608 <__aeabi_dmul>
 80172b8:	4652      	mov	r2, sl
 80172ba:	465b      	mov	r3, fp
 80172bc:	f7e8 ffee 	bl	800029c <__adddf3>
 80172c0:	4602      	mov	r2, r0
 80172c2:	460b      	mov	r3, r1
 80172c4:	f7e8 ffea 	bl	800029c <__adddf3>
 80172c8:	a347      	add	r3, pc, #284	; (adr r3, 80173e8 <__ieee754_asin+0x2e0>)
 80172ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172ce:	f7e8 ffe3 	bl	8000298 <__aeabi_dsub>
 80172d2:	4602      	mov	r2, r0
 80172d4:	460b      	mov	r3, r1
 80172d6:	a142      	add	r1, pc, #264	; (adr r1, 80173e0 <__ieee754_asin+0x2d8>)
 80172d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80172dc:	f7e8 ffdc 	bl	8000298 <__aeabi_dsub>
 80172e0:	9b01      	ldr	r3, [sp, #4]
 80172e2:	2b00      	cmp	r3, #0
 80172e4:	bfdc      	itt	le
 80172e6:	4602      	movle	r2, r0
 80172e8:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 80172ec:	4604      	mov	r4, r0
 80172ee:	460d      	mov	r5, r1
 80172f0:	bfdc      	itt	le
 80172f2:	4614      	movle	r4, r2
 80172f4:	461d      	movle	r5, r3
 80172f6:	e743      	b.n	8017180 <__ieee754_asin+0x78>
 80172f8:	ee10 2a10 	vmov	r2, s0
 80172fc:	ee10 0a10 	vmov	r0, s0
 8017300:	462b      	mov	r3, r5
 8017302:	4629      	mov	r1, r5
 8017304:	f7e9 f980 	bl	8000608 <__aeabi_dmul>
 8017308:	a33b      	add	r3, pc, #236	; (adr r3, 80173f8 <__ieee754_asin+0x2f0>)
 801730a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801730e:	4606      	mov	r6, r0
 8017310:	460f      	mov	r7, r1
 8017312:	f7e9 f979 	bl	8000608 <__aeabi_dmul>
 8017316:	a33a      	add	r3, pc, #232	; (adr r3, 8017400 <__ieee754_asin+0x2f8>)
 8017318:	e9d3 2300 	ldrd	r2, r3, [r3]
 801731c:	f7e8 ffbe 	bl	800029c <__adddf3>
 8017320:	4632      	mov	r2, r6
 8017322:	463b      	mov	r3, r7
 8017324:	f7e9 f970 	bl	8000608 <__aeabi_dmul>
 8017328:	a337      	add	r3, pc, #220	; (adr r3, 8017408 <__ieee754_asin+0x300>)
 801732a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801732e:	f7e8 ffb3 	bl	8000298 <__aeabi_dsub>
 8017332:	4632      	mov	r2, r6
 8017334:	463b      	mov	r3, r7
 8017336:	f7e9 f967 	bl	8000608 <__aeabi_dmul>
 801733a:	a335      	add	r3, pc, #212	; (adr r3, 8017410 <__ieee754_asin+0x308>)
 801733c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017340:	f7e8 ffac 	bl	800029c <__adddf3>
 8017344:	4632      	mov	r2, r6
 8017346:	463b      	mov	r3, r7
 8017348:	f7e9 f95e 	bl	8000608 <__aeabi_dmul>
 801734c:	a332      	add	r3, pc, #200	; (adr r3, 8017418 <__ieee754_asin+0x310>)
 801734e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017352:	f7e8 ffa1 	bl	8000298 <__aeabi_dsub>
 8017356:	4632      	mov	r2, r6
 8017358:	463b      	mov	r3, r7
 801735a:	f7e9 f955 	bl	8000608 <__aeabi_dmul>
 801735e:	a330      	add	r3, pc, #192	; (adr r3, 8017420 <__ieee754_asin+0x318>)
 8017360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017364:	f7e8 ff9a 	bl	800029c <__adddf3>
 8017368:	4632      	mov	r2, r6
 801736a:	463b      	mov	r3, r7
 801736c:	f7e9 f94c 	bl	8000608 <__aeabi_dmul>
 8017370:	a32d      	add	r3, pc, #180	; (adr r3, 8017428 <__ieee754_asin+0x320>)
 8017372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017376:	4680      	mov	r8, r0
 8017378:	4689      	mov	r9, r1
 801737a:	4630      	mov	r0, r6
 801737c:	4639      	mov	r1, r7
 801737e:	f7e9 f943 	bl	8000608 <__aeabi_dmul>
 8017382:	a32b      	add	r3, pc, #172	; (adr r3, 8017430 <__ieee754_asin+0x328>)
 8017384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017388:	f7e8 ff86 	bl	8000298 <__aeabi_dsub>
 801738c:	4632      	mov	r2, r6
 801738e:	463b      	mov	r3, r7
 8017390:	f7e9 f93a 	bl	8000608 <__aeabi_dmul>
 8017394:	a328      	add	r3, pc, #160	; (adr r3, 8017438 <__ieee754_asin+0x330>)
 8017396:	e9d3 2300 	ldrd	r2, r3, [r3]
 801739a:	f7e8 ff7f 	bl	800029c <__adddf3>
 801739e:	4632      	mov	r2, r6
 80173a0:	463b      	mov	r3, r7
 80173a2:	f7e9 f931 	bl	8000608 <__aeabi_dmul>
 80173a6:	a326      	add	r3, pc, #152	; (adr r3, 8017440 <__ieee754_asin+0x338>)
 80173a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173ac:	f7e8 ff74 	bl	8000298 <__aeabi_dsub>
 80173b0:	4632      	mov	r2, r6
 80173b2:	463b      	mov	r3, r7
 80173b4:	f7e9 f928 	bl	8000608 <__aeabi_dmul>
 80173b8:	4b25      	ldr	r3, [pc, #148]	; (8017450 <__ieee754_asin+0x348>)
 80173ba:	2200      	movs	r2, #0
 80173bc:	f7e8 ff6e 	bl	800029c <__adddf3>
 80173c0:	4602      	mov	r2, r0
 80173c2:	460b      	mov	r3, r1
 80173c4:	4640      	mov	r0, r8
 80173c6:	4649      	mov	r1, r9
 80173c8:	f7e9 fa48 	bl	800085c <__aeabi_ddiv>
 80173cc:	4622      	mov	r2, r4
 80173ce:	462b      	mov	r3, r5
 80173d0:	f7e9 f91a 	bl	8000608 <__aeabi_dmul>
 80173d4:	4602      	mov	r2, r0
 80173d6:	460b      	mov	r3, r1
 80173d8:	4620      	mov	r0, r4
 80173da:	4629      	mov	r1, r5
 80173dc:	e6bf      	b.n	801715e <__ieee754_asin+0x56>
 80173de:	bf00      	nop
 80173e0:	54442d18 	.word	0x54442d18
 80173e4:	3ff921fb 	.word	0x3ff921fb
 80173e8:	33145c07 	.word	0x33145c07
 80173ec:	3c91a626 	.word	0x3c91a626
 80173f0:	8800759c 	.word	0x8800759c
 80173f4:	7e37e43c 	.word	0x7e37e43c
 80173f8:	0dfdf709 	.word	0x0dfdf709
 80173fc:	3f023de1 	.word	0x3f023de1
 8017400:	7501b288 	.word	0x7501b288
 8017404:	3f49efe0 	.word	0x3f49efe0
 8017408:	b5688f3b 	.word	0xb5688f3b
 801740c:	3fa48228 	.word	0x3fa48228
 8017410:	0e884455 	.word	0x0e884455
 8017414:	3fc9c155 	.word	0x3fc9c155
 8017418:	03eb6f7d 	.word	0x03eb6f7d
 801741c:	3fd4d612 	.word	0x3fd4d612
 8017420:	55555555 	.word	0x55555555
 8017424:	3fc55555 	.word	0x3fc55555
 8017428:	b12e9282 	.word	0xb12e9282
 801742c:	3fb3b8c5 	.word	0x3fb3b8c5
 8017430:	1b8d0159 	.word	0x1b8d0159
 8017434:	3fe6066c 	.word	0x3fe6066c
 8017438:	9c598ac8 	.word	0x9c598ac8
 801743c:	40002ae5 	.word	0x40002ae5
 8017440:	1c8a2d4b 	.word	0x1c8a2d4b
 8017444:	40033a27 	.word	0x40033a27
 8017448:	3fefffff 	.word	0x3fefffff
 801744c:	3fdfffff 	.word	0x3fdfffff
 8017450:	3ff00000 	.word	0x3ff00000
 8017454:	3fe00000 	.word	0x3fe00000
 8017458:	3fef3332 	.word	0x3fef3332
 801745c:	ee10 2a10 	vmov	r2, s0
 8017460:	ee10 0a10 	vmov	r0, s0
 8017464:	465b      	mov	r3, fp
 8017466:	4659      	mov	r1, fp
 8017468:	f7e8 ff18 	bl	800029c <__adddf3>
 801746c:	4632      	mov	r2, r6
 801746e:	463b      	mov	r3, r7
 8017470:	ec41 0b19 	vmov	d9, r0, r1
 8017474:	ec51 0b18 	vmov	r0, r1, d8
 8017478:	f7e9 f9f0 	bl	800085c <__aeabi_ddiv>
 801747c:	4602      	mov	r2, r0
 801747e:	460b      	mov	r3, r1
 8017480:	ec51 0b19 	vmov	r0, r1, d9
 8017484:	f7e9 f8c0 	bl	8000608 <__aeabi_dmul>
 8017488:	f04f 0800 	mov.w	r8, #0
 801748c:	4606      	mov	r6, r0
 801748e:	460f      	mov	r7, r1
 8017490:	4642      	mov	r2, r8
 8017492:	465b      	mov	r3, fp
 8017494:	4640      	mov	r0, r8
 8017496:	4659      	mov	r1, fp
 8017498:	f7e9 f8b6 	bl	8000608 <__aeabi_dmul>
 801749c:	4602      	mov	r2, r0
 801749e:	460b      	mov	r3, r1
 80174a0:	4620      	mov	r0, r4
 80174a2:	4629      	mov	r1, r5
 80174a4:	f7e8 fef8 	bl	8000298 <__aeabi_dsub>
 80174a8:	4642      	mov	r2, r8
 80174aa:	4604      	mov	r4, r0
 80174ac:	460d      	mov	r5, r1
 80174ae:	465b      	mov	r3, fp
 80174b0:	4650      	mov	r0, sl
 80174b2:	4659      	mov	r1, fp
 80174b4:	f7e8 fef2 	bl	800029c <__adddf3>
 80174b8:	4602      	mov	r2, r0
 80174ba:	460b      	mov	r3, r1
 80174bc:	4620      	mov	r0, r4
 80174be:	4629      	mov	r1, r5
 80174c0:	f7e9 f9cc 	bl	800085c <__aeabi_ddiv>
 80174c4:	4602      	mov	r2, r0
 80174c6:	460b      	mov	r3, r1
 80174c8:	f7e8 fee8 	bl	800029c <__adddf3>
 80174cc:	4602      	mov	r2, r0
 80174ce:	460b      	mov	r3, r1
 80174d0:	a113      	add	r1, pc, #76	; (adr r1, 8017520 <__ieee754_asin+0x418>)
 80174d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80174d6:	f7e8 fedf 	bl	8000298 <__aeabi_dsub>
 80174da:	4602      	mov	r2, r0
 80174dc:	460b      	mov	r3, r1
 80174de:	4630      	mov	r0, r6
 80174e0:	4639      	mov	r1, r7
 80174e2:	f7e8 fed9 	bl	8000298 <__aeabi_dsub>
 80174e6:	4642      	mov	r2, r8
 80174e8:	4604      	mov	r4, r0
 80174ea:	460d      	mov	r5, r1
 80174ec:	465b      	mov	r3, fp
 80174ee:	4640      	mov	r0, r8
 80174f0:	4659      	mov	r1, fp
 80174f2:	f7e8 fed3 	bl	800029c <__adddf3>
 80174f6:	4602      	mov	r2, r0
 80174f8:	460b      	mov	r3, r1
 80174fa:	a10b      	add	r1, pc, #44	; (adr r1, 8017528 <__ieee754_asin+0x420>)
 80174fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017500:	f7e8 feca 	bl	8000298 <__aeabi_dsub>
 8017504:	4602      	mov	r2, r0
 8017506:	460b      	mov	r3, r1
 8017508:	4620      	mov	r0, r4
 801750a:	4629      	mov	r1, r5
 801750c:	f7e8 fec4 	bl	8000298 <__aeabi_dsub>
 8017510:	4602      	mov	r2, r0
 8017512:	460b      	mov	r3, r1
 8017514:	a104      	add	r1, pc, #16	; (adr r1, 8017528 <__ieee754_asin+0x420>)
 8017516:	e9d1 0100 	ldrd	r0, r1, [r1]
 801751a:	e6df      	b.n	80172dc <__ieee754_asin+0x1d4>
 801751c:	f3af 8000 	nop.w
 8017520:	33145c07 	.word	0x33145c07
 8017524:	3c91a626 	.word	0x3c91a626
 8017528:	54442d18 	.word	0x54442d18
 801752c:	3fe921fb 	.word	0x3fe921fb

08017530 <__ieee754_atan2>:
 8017530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017534:	ec57 6b11 	vmov	r6, r7, d1
 8017538:	4273      	negs	r3, r6
 801753a:	f8df e184 	ldr.w	lr, [pc, #388]	; 80176c0 <__ieee754_atan2+0x190>
 801753e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8017542:	4333      	orrs	r3, r6
 8017544:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8017548:	4573      	cmp	r3, lr
 801754a:	ec51 0b10 	vmov	r0, r1, d0
 801754e:	ee11 8a10 	vmov	r8, s2
 8017552:	d80a      	bhi.n	801756a <__ieee754_atan2+0x3a>
 8017554:	4244      	negs	r4, r0
 8017556:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801755a:	4304      	orrs	r4, r0
 801755c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8017560:	4574      	cmp	r4, lr
 8017562:	ee10 9a10 	vmov	r9, s0
 8017566:	468c      	mov	ip, r1
 8017568:	d907      	bls.n	801757a <__ieee754_atan2+0x4a>
 801756a:	4632      	mov	r2, r6
 801756c:	463b      	mov	r3, r7
 801756e:	f7e8 fe95 	bl	800029c <__adddf3>
 8017572:	ec41 0b10 	vmov	d0, r0, r1
 8017576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801757a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801757e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8017582:	4334      	orrs	r4, r6
 8017584:	d103      	bne.n	801758e <__ieee754_atan2+0x5e>
 8017586:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801758a:	f000 b951 	b.w	8017830 <atan>
 801758e:	17bc      	asrs	r4, r7, #30
 8017590:	f004 0402 	and.w	r4, r4, #2
 8017594:	ea53 0909 	orrs.w	r9, r3, r9
 8017598:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801759c:	d107      	bne.n	80175ae <__ieee754_atan2+0x7e>
 801759e:	2c02      	cmp	r4, #2
 80175a0:	d060      	beq.n	8017664 <__ieee754_atan2+0x134>
 80175a2:	2c03      	cmp	r4, #3
 80175a4:	d1e5      	bne.n	8017572 <__ieee754_atan2+0x42>
 80175a6:	a142      	add	r1, pc, #264	; (adr r1, 80176b0 <__ieee754_atan2+0x180>)
 80175a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80175ac:	e7e1      	b.n	8017572 <__ieee754_atan2+0x42>
 80175ae:	ea52 0808 	orrs.w	r8, r2, r8
 80175b2:	d106      	bne.n	80175c2 <__ieee754_atan2+0x92>
 80175b4:	f1bc 0f00 	cmp.w	ip, #0
 80175b8:	da5f      	bge.n	801767a <__ieee754_atan2+0x14a>
 80175ba:	a13f      	add	r1, pc, #252	; (adr r1, 80176b8 <__ieee754_atan2+0x188>)
 80175bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80175c0:	e7d7      	b.n	8017572 <__ieee754_atan2+0x42>
 80175c2:	4572      	cmp	r2, lr
 80175c4:	d10f      	bne.n	80175e6 <__ieee754_atan2+0xb6>
 80175c6:	4293      	cmp	r3, r2
 80175c8:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80175cc:	d107      	bne.n	80175de <__ieee754_atan2+0xae>
 80175ce:	2c02      	cmp	r4, #2
 80175d0:	d84c      	bhi.n	801766c <__ieee754_atan2+0x13c>
 80175d2:	4b35      	ldr	r3, [pc, #212]	; (80176a8 <__ieee754_atan2+0x178>)
 80175d4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80175d8:	e9d4 0100 	ldrd	r0, r1, [r4]
 80175dc:	e7c9      	b.n	8017572 <__ieee754_atan2+0x42>
 80175de:	2c02      	cmp	r4, #2
 80175e0:	d848      	bhi.n	8017674 <__ieee754_atan2+0x144>
 80175e2:	4b32      	ldr	r3, [pc, #200]	; (80176ac <__ieee754_atan2+0x17c>)
 80175e4:	e7f6      	b.n	80175d4 <__ieee754_atan2+0xa4>
 80175e6:	4573      	cmp	r3, lr
 80175e8:	d0e4      	beq.n	80175b4 <__ieee754_atan2+0x84>
 80175ea:	1a9b      	subs	r3, r3, r2
 80175ec:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80175f0:	ea4f 5223 	mov.w	r2, r3, asr #20
 80175f4:	da1e      	bge.n	8017634 <__ieee754_atan2+0x104>
 80175f6:	2f00      	cmp	r7, #0
 80175f8:	da01      	bge.n	80175fe <__ieee754_atan2+0xce>
 80175fa:	323c      	adds	r2, #60	; 0x3c
 80175fc:	db1e      	blt.n	801763c <__ieee754_atan2+0x10c>
 80175fe:	4632      	mov	r2, r6
 8017600:	463b      	mov	r3, r7
 8017602:	f7e9 f92b 	bl	800085c <__aeabi_ddiv>
 8017606:	ec41 0b10 	vmov	d0, r0, r1
 801760a:	f000 fab1 	bl	8017b70 <fabs>
 801760e:	f000 f90f 	bl	8017830 <atan>
 8017612:	ec51 0b10 	vmov	r0, r1, d0
 8017616:	2c01      	cmp	r4, #1
 8017618:	d013      	beq.n	8017642 <__ieee754_atan2+0x112>
 801761a:	2c02      	cmp	r4, #2
 801761c:	d015      	beq.n	801764a <__ieee754_atan2+0x11a>
 801761e:	2c00      	cmp	r4, #0
 8017620:	d0a7      	beq.n	8017572 <__ieee754_atan2+0x42>
 8017622:	a319      	add	r3, pc, #100	; (adr r3, 8017688 <__ieee754_atan2+0x158>)
 8017624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017628:	f7e8 fe36 	bl	8000298 <__aeabi_dsub>
 801762c:	a318      	add	r3, pc, #96	; (adr r3, 8017690 <__ieee754_atan2+0x160>)
 801762e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017632:	e014      	b.n	801765e <__ieee754_atan2+0x12e>
 8017634:	a118      	add	r1, pc, #96	; (adr r1, 8017698 <__ieee754_atan2+0x168>)
 8017636:	e9d1 0100 	ldrd	r0, r1, [r1]
 801763a:	e7ec      	b.n	8017616 <__ieee754_atan2+0xe6>
 801763c:	2000      	movs	r0, #0
 801763e:	2100      	movs	r1, #0
 8017640:	e7e9      	b.n	8017616 <__ieee754_atan2+0xe6>
 8017642:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017646:	4619      	mov	r1, r3
 8017648:	e793      	b.n	8017572 <__ieee754_atan2+0x42>
 801764a:	a30f      	add	r3, pc, #60	; (adr r3, 8017688 <__ieee754_atan2+0x158>)
 801764c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017650:	f7e8 fe22 	bl	8000298 <__aeabi_dsub>
 8017654:	4602      	mov	r2, r0
 8017656:	460b      	mov	r3, r1
 8017658:	a10d      	add	r1, pc, #52	; (adr r1, 8017690 <__ieee754_atan2+0x160>)
 801765a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801765e:	f7e8 fe1b 	bl	8000298 <__aeabi_dsub>
 8017662:	e786      	b.n	8017572 <__ieee754_atan2+0x42>
 8017664:	a10a      	add	r1, pc, #40	; (adr r1, 8017690 <__ieee754_atan2+0x160>)
 8017666:	e9d1 0100 	ldrd	r0, r1, [r1]
 801766a:	e782      	b.n	8017572 <__ieee754_atan2+0x42>
 801766c:	a10c      	add	r1, pc, #48	; (adr r1, 80176a0 <__ieee754_atan2+0x170>)
 801766e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017672:	e77e      	b.n	8017572 <__ieee754_atan2+0x42>
 8017674:	2000      	movs	r0, #0
 8017676:	2100      	movs	r1, #0
 8017678:	e77b      	b.n	8017572 <__ieee754_atan2+0x42>
 801767a:	a107      	add	r1, pc, #28	; (adr r1, 8017698 <__ieee754_atan2+0x168>)
 801767c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017680:	e777      	b.n	8017572 <__ieee754_atan2+0x42>
 8017682:	bf00      	nop
 8017684:	f3af 8000 	nop.w
 8017688:	33145c07 	.word	0x33145c07
 801768c:	3ca1a626 	.word	0x3ca1a626
 8017690:	54442d18 	.word	0x54442d18
 8017694:	400921fb 	.word	0x400921fb
 8017698:	54442d18 	.word	0x54442d18
 801769c:	3ff921fb 	.word	0x3ff921fb
 80176a0:	54442d18 	.word	0x54442d18
 80176a4:	3fe921fb 	.word	0x3fe921fb
 80176a8:	08018508 	.word	0x08018508
 80176ac:	08018520 	.word	0x08018520
 80176b0:	54442d18 	.word	0x54442d18
 80176b4:	c00921fb 	.word	0xc00921fb
 80176b8:	54442d18 	.word	0x54442d18
 80176bc:	bff921fb 	.word	0xbff921fb
 80176c0:	7ff00000 	.word	0x7ff00000

080176c4 <__ieee754_sqrt>:
 80176c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80176c8:	ec55 4b10 	vmov	r4, r5, d0
 80176cc:	4e56      	ldr	r6, [pc, #344]	; (8017828 <__ieee754_sqrt+0x164>)
 80176ce:	43ae      	bics	r6, r5
 80176d0:	ee10 0a10 	vmov	r0, s0
 80176d4:	ee10 3a10 	vmov	r3, s0
 80176d8:	4629      	mov	r1, r5
 80176da:	462a      	mov	r2, r5
 80176dc:	d110      	bne.n	8017700 <__ieee754_sqrt+0x3c>
 80176de:	ee10 2a10 	vmov	r2, s0
 80176e2:	462b      	mov	r3, r5
 80176e4:	f7e8 ff90 	bl	8000608 <__aeabi_dmul>
 80176e8:	4602      	mov	r2, r0
 80176ea:	460b      	mov	r3, r1
 80176ec:	4620      	mov	r0, r4
 80176ee:	4629      	mov	r1, r5
 80176f0:	f7e8 fdd4 	bl	800029c <__adddf3>
 80176f4:	4604      	mov	r4, r0
 80176f6:	460d      	mov	r5, r1
 80176f8:	ec45 4b10 	vmov	d0, r4, r5
 80176fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017700:	2d00      	cmp	r5, #0
 8017702:	dc10      	bgt.n	8017726 <__ieee754_sqrt+0x62>
 8017704:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8017708:	4330      	orrs	r0, r6
 801770a:	d0f5      	beq.n	80176f8 <__ieee754_sqrt+0x34>
 801770c:	b15d      	cbz	r5, 8017726 <__ieee754_sqrt+0x62>
 801770e:	ee10 2a10 	vmov	r2, s0
 8017712:	462b      	mov	r3, r5
 8017714:	ee10 0a10 	vmov	r0, s0
 8017718:	f7e8 fdbe 	bl	8000298 <__aeabi_dsub>
 801771c:	4602      	mov	r2, r0
 801771e:	460b      	mov	r3, r1
 8017720:	f7e9 f89c 	bl	800085c <__aeabi_ddiv>
 8017724:	e7e6      	b.n	80176f4 <__ieee754_sqrt+0x30>
 8017726:	1509      	asrs	r1, r1, #20
 8017728:	d076      	beq.n	8017818 <__ieee754_sqrt+0x154>
 801772a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801772e:	07ce      	lsls	r6, r1, #31
 8017730:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8017734:	bf5e      	ittt	pl
 8017736:	0fda      	lsrpl	r2, r3, #31
 8017738:	005b      	lslpl	r3, r3, #1
 801773a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801773e:	0fda      	lsrs	r2, r3, #31
 8017740:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8017744:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8017748:	2000      	movs	r0, #0
 801774a:	106d      	asrs	r5, r5, #1
 801774c:	005b      	lsls	r3, r3, #1
 801774e:	f04f 0e16 	mov.w	lr, #22
 8017752:	4684      	mov	ip, r0
 8017754:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8017758:	eb0c 0401 	add.w	r4, ip, r1
 801775c:	4294      	cmp	r4, r2
 801775e:	bfde      	ittt	le
 8017760:	1b12      	suble	r2, r2, r4
 8017762:	eb04 0c01 	addle.w	ip, r4, r1
 8017766:	1840      	addle	r0, r0, r1
 8017768:	0052      	lsls	r2, r2, #1
 801776a:	f1be 0e01 	subs.w	lr, lr, #1
 801776e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8017772:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8017776:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801777a:	d1ed      	bne.n	8017758 <__ieee754_sqrt+0x94>
 801777c:	4671      	mov	r1, lr
 801777e:	2720      	movs	r7, #32
 8017780:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8017784:	4562      	cmp	r2, ip
 8017786:	eb04 060e 	add.w	r6, r4, lr
 801778a:	dc02      	bgt.n	8017792 <__ieee754_sqrt+0xce>
 801778c:	d113      	bne.n	80177b6 <__ieee754_sqrt+0xf2>
 801778e:	429e      	cmp	r6, r3
 8017790:	d811      	bhi.n	80177b6 <__ieee754_sqrt+0xf2>
 8017792:	2e00      	cmp	r6, #0
 8017794:	eb06 0e04 	add.w	lr, r6, r4
 8017798:	da43      	bge.n	8017822 <__ieee754_sqrt+0x15e>
 801779a:	f1be 0f00 	cmp.w	lr, #0
 801779e:	db40      	blt.n	8017822 <__ieee754_sqrt+0x15e>
 80177a0:	f10c 0801 	add.w	r8, ip, #1
 80177a4:	eba2 020c 	sub.w	r2, r2, ip
 80177a8:	429e      	cmp	r6, r3
 80177aa:	bf88      	it	hi
 80177ac:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 80177b0:	1b9b      	subs	r3, r3, r6
 80177b2:	4421      	add	r1, r4
 80177b4:	46c4      	mov	ip, r8
 80177b6:	0052      	lsls	r2, r2, #1
 80177b8:	3f01      	subs	r7, #1
 80177ba:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80177be:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80177c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80177c6:	d1dd      	bne.n	8017784 <__ieee754_sqrt+0xc0>
 80177c8:	4313      	orrs	r3, r2
 80177ca:	d006      	beq.n	80177da <__ieee754_sqrt+0x116>
 80177cc:	1c4c      	adds	r4, r1, #1
 80177ce:	bf13      	iteet	ne
 80177d0:	3101      	addne	r1, #1
 80177d2:	3001      	addeq	r0, #1
 80177d4:	4639      	moveq	r1, r7
 80177d6:	f021 0101 	bicne.w	r1, r1, #1
 80177da:	1043      	asrs	r3, r0, #1
 80177dc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80177e0:	0849      	lsrs	r1, r1, #1
 80177e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80177e6:	07c2      	lsls	r2, r0, #31
 80177e8:	bf48      	it	mi
 80177ea:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80177ee:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 80177f2:	460c      	mov	r4, r1
 80177f4:	463d      	mov	r5, r7
 80177f6:	e77f      	b.n	80176f8 <__ieee754_sqrt+0x34>
 80177f8:	0ada      	lsrs	r2, r3, #11
 80177fa:	3815      	subs	r0, #21
 80177fc:	055b      	lsls	r3, r3, #21
 80177fe:	2a00      	cmp	r2, #0
 8017800:	d0fa      	beq.n	80177f8 <__ieee754_sqrt+0x134>
 8017802:	02d7      	lsls	r7, r2, #11
 8017804:	d50a      	bpl.n	801781c <__ieee754_sqrt+0x158>
 8017806:	f1c1 0420 	rsb	r4, r1, #32
 801780a:	fa23 f404 	lsr.w	r4, r3, r4
 801780e:	1e4d      	subs	r5, r1, #1
 8017810:	408b      	lsls	r3, r1
 8017812:	4322      	orrs	r2, r4
 8017814:	1b41      	subs	r1, r0, r5
 8017816:	e788      	b.n	801772a <__ieee754_sqrt+0x66>
 8017818:	4608      	mov	r0, r1
 801781a:	e7f0      	b.n	80177fe <__ieee754_sqrt+0x13a>
 801781c:	0052      	lsls	r2, r2, #1
 801781e:	3101      	adds	r1, #1
 8017820:	e7ef      	b.n	8017802 <__ieee754_sqrt+0x13e>
 8017822:	46e0      	mov	r8, ip
 8017824:	e7be      	b.n	80177a4 <__ieee754_sqrt+0xe0>
 8017826:	bf00      	nop
 8017828:	7ff00000 	.word	0x7ff00000
 801782c:	00000000 	.word	0x00000000

08017830 <atan>:
 8017830:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017834:	ec55 4b10 	vmov	r4, r5, d0
 8017838:	4bc3      	ldr	r3, [pc, #780]	; (8017b48 <atan+0x318>)
 801783a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801783e:	429e      	cmp	r6, r3
 8017840:	46ab      	mov	fp, r5
 8017842:	dd18      	ble.n	8017876 <atan+0x46>
 8017844:	4bc1      	ldr	r3, [pc, #772]	; (8017b4c <atan+0x31c>)
 8017846:	429e      	cmp	r6, r3
 8017848:	dc01      	bgt.n	801784e <atan+0x1e>
 801784a:	d109      	bne.n	8017860 <atan+0x30>
 801784c:	b144      	cbz	r4, 8017860 <atan+0x30>
 801784e:	4622      	mov	r2, r4
 8017850:	462b      	mov	r3, r5
 8017852:	4620      	mov	r0, r4
 8017854:	4629      	mov	r1, r5
 8017856:	f7e8 fd21 	bl	800029c <__adddf3>
 801785a:	4604      	mov	r4, r0
 801785c:	460d      	mov	r5, r1
 801785e:	e006      	b.n	801786e <atan+0x3e>
 8017860:	f1bb 0f00 	cmp.w	fp, #0
 8017864:	f300 8131 	bgt.w	8017aca <atan+0x29a>
 8017868:	a59b      	add	r5, pc, #620	; (adr r5, 8017ad8 <atan+0x2a8>)
 801786a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801786e:	ec45 4b10 	vmov	d0, r4, r5
 8017872:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017876:	4bb6      	ldr	r3, [pc, #728]	; (8017b50 <atan+0x320>)
 8017878:	429e      	cmp	r6, r3
 801787a:	dc14      	bgt.n	80178a6 <atan+0x76>
 801787c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8017880:	429e      	cmp	r6, r3
 8017882:	dc0d      	bgt.n	80178a0 <atan+0x70>
 8017884:	a396      	add	r3, pc, #600	; (adr r3, 8017ae0 <atan+0x2b0>)
 8017886:	e9d3 2300 	ldrd	r2, r3, [r3]
 801788a:	ee10 0a10 	vmov	r0, s0
 801788e:	4629      	mov	r1, r5
 8017890:	f7e8 fd04 	bl	800029c <__adddf3>
 8017894:	4baf      	ldr	r3, [pc, #700]	; (8017b54 <atan+0x324>)
 8017896:	2200      	movs	r2, #0
 8017898:	f7e9 f946 	bl	8000b28 <__aeabi_dcmpgt>
 801789c:	2800      	cmp	r0, #0
 801789e:	d1e6      	bne.n	801786e <atan+0x3e>
 80178a0:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80178a4:	e02b      	b.n	80178fe <atan+0xce>
 80178a6:	f000 f963 	bl	8017b70 <fabs>
 80178aa:	4bab      	ldr	r3, [pc, #684]	; (8017b58 <atan+0x328>)
 80178ac:	429e      	cmp	r6, r3
 80178ae:	ec55 4b10 	vmov	r4, r5, d0
 80178b2:	f300 80bf 	bgt.w	8017a34 <atan+0x204>
 80178b6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80178ba:	429e      	cmp	r6, r3
 80178bc:	f300 80a0 	bgt.w	8017a00 <atan+0x1d0>
 80178c0:	ee10 2a10 	vmov	r2, s0
 80178c4:	ee10 0a10 	vmov	r0, s0
 80178c8:	462b      	mov	r3, r5
 80178ca:	4629      	mov	r1, r5
 80178cc:	f7e8 fce6 	bl	800029c <__adddf3>
 80178d0:	4ba0      	ldr	r3, [pc, #640]	; (8017b54 <atan+0x324>)
 80178d2:	2200      	movs	r2, #0
 80178d4:	f7e8 fce0 	bl	8000298 <__aeabi_dsub>
 80178d8:	2200      	movs	r2, #0
 80178da:	4606      	mov	r6, r0
 80178dc:	460f      	mov	r7, r1
 80178de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80178e2:	4620      	mov	r0, r4
 80178e4:	4629      	mov	r1, r5
 80178e6:	f7e8 fcd9 	bl	800029c <__adddf3>
 80178ea:	4602      	mov	r2, r0
 80178ec:	460b      	mov	r3, r1
 80178ee:	4630      	mov	r0, r6
 80178f0:	4639      	mov	r1, r7
 80178f2:	f7e8 ffb3 	bl	800085c <__aeabi_ddiv>
 80178f6:	f04f 0a00 	mov.w	sl, #0
 80178fa:	4604      	mov	r4, r0
 80178fc:	460d      	mov	r5, r1
 80178fe:	4622      	mov	r2, r4
 8017900:	462b      	mov	r3, r5
 8017902:	4620      	mov	r0, r4
 8017904:	4629      	mov	r1, r5
 8017906:	f7e8 fe7f 	bl	8000608 <__aeabi_dmul>
 801790a:	4602      	mov	r2, r0
 801790c:	460b      	mov	r3, r1
 801790e:	4680      	mov	r8, r0
 8017910:	4689      	mov	r9, r1
 8017912:	f7e8 fe79 	bl	8000608 <__aeabi_dmul>
 8017916:	a374      	add	r3, pc, #464	; (adr r3, 8017ae8 <atan+0x2b8>)
 8017918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801791c:	4606      	mov	r6, r0
 801791e:	460f      	mov	r7, r1
 8017920:	f7e8 fe72 	bl	8000608 <__aeabi_dmul>
 8017924:	a372      	add	r3, pc, #456	; (adr r3, 8017af0 <atan+0x2c0>)
 8017926:	e9d3 2300 	ldrd	r2, r3, [r3]
 801792a:	f7e8 fcb7 	bl	800029c <__adddf3>
 801792e:	4632      	mov	r2, r6
 8017930:	463b      	mov	r3, r7
 8017932:	f7e8 fe69 	bl	8000608 <__aeabi_dmul>
 8017936:	a370      	add	r3, pc, #448	; (adr r3, 8017af8 <atan+0x2c8>)
 8017938:	e9d3 2300 	ldrd	r2, r3, [r3]
 801793c:	f7e8 fcae 	bl	800029c <__adddf3>
 8017940:	4632      	mov	r2, r6
 8017942:	463b      	mov	r3, r7
 8017944:	f7e8 fe60 	bl	8000608 <__aeabi_dmul>
 8017948:	a36d      	add	r3, pc, #436	; (adr r3, 8017b00 <atan+0x2d0>)
 801794a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801794e:	f7e8 fca5 	bl	800029c <__adddf3>
 8017952:	4632      	mov	r2, r6
 8017954:	463b      	mov	r3, r7
 8017956:	f7e8 fe57 	bl	8000608 <__aeabi_dmul>
 801795a:	a36b      	add	r3, pc, #428	; (adr r3, 8017b08 <atan+0x2d8>)
 801795c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017960:	f7e8 fc9c 	bl	800029c <__adddf3>
 8017964:	4632      	mov	r2, r6
 8017966:	463b      	mov	r3, r7
 8017968:	f7e8 fe4e 	bl	8000608 <__aeabi_dmul>
 801796c:	a368      	add	r3, pc, #416	; (adr r3, 8017b10 <atan+0x2e0>)
 801796e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017972:	f7e8 fc93 	bl	800029c <__adddf3>
 8017976:	4642      	mov	r2, r8
 8017978:	464b      	mov	r3, r9
 801797a:	f7e8 fe45 	bl	8000608 <__aeabi_dmul>
 801797e:	a366      	add	r3, pc, #408	; (adr r3, 8017b18 <atan+0x2e8>)
 8017980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017984:	4680      	mov	r8, r0
 8017986:	4689      	mov	r9, r1
 8017988:	4630      	mov	r0, r6
 801798a:	4639      	mov	r1, r7
 801798c:	f7e8 fe3c 	bl	8000608 <__aeabi_dmul>
 8017990:	a363      	add	r3, pc, #396	; (adr r3, 8017b20 <atan+0x2f0>)
 8017992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017996:	f7e8 fc7f 	bl	8000298 <__aeabi_dsub>
 801799a:	4632      	mov	r2, r6
 801799c:	463b      	mov	r3, r7
 801799e:	f7e8 fe33 	bl	8000608 <__aeabi_dmul>
 80179a2:	a361      	add	r3, pc, #388	; (adr r3, 8017b28 <atan+0x2f8>)
 80179a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179a8:	f7e8 fc76 	bl	8000298 <__aeabi_dsub>
 80179ac:	4632      	mov	r2, r6
 80179ae:	463b      	mov	r3, r7
 80179b0:	f7e8 fe2a 	bl	8000608 <__aeabi_dmul>
 80179b4:	a35e      	add	r3, pc, #376	; (adr r3, 8017b30 <atan+0x300>)
 80179b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179ba:	f7e8 fc6d 	bl	8000298 <__aeabi_dsub>
 80179be:	4632      	mov	r2, r6
 80179c0:	463b      	mov	r3, r7
 80179c2:	f7e8 fe21 	bl	8000608 <__aeabi_dmul>
 80179c6:	a35c      	add	r3, pc, #368	; (adr r3, 8017b38 <atan+0x308>)
 80179c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179cc:	f7e8 fc64 	bl	8000298 <__aeabi_dsub>
 80179d0:	4632      	mov	r2, r6
 80179d2:	463b      	mov	r3, r7
 80179d4:	f7e8 fe18 	bl	8000608 <__aeabi_dmul>
 80179d8:	4602      	mov	r2, r0
 80179da:	460b      	mov	r3, r1
 80179dc:	4640      	mov	r0, r8
 80179de:	4649      	mov	r1, r9
 80179e0:	f7e8 fc5c 	bl	800029c <__adddf3>
 80179e4:	4622      	mov	r2, r4
 80179e6:	462b      	mov	r3, r5
 80179e8:	f7e8 fe0e 	bl	8000608 <__aeabi_dmul>
 80179ec:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 80179f0:	4602      	mov	r2, r0
 80179f2:	460b      	mov	r3, r1
 80179f4:	d14b      	bne.n	8017a8e <atan+0x25e>
 80179f6:	4620      	mov	r0, r4
 80179f8:	4629      	mov	r1, r5
 80179fa:	f7e8 fc4d 	bl	8000298 <__aeabi_dsub>
 80179fe:	e72c      	b.n	801785a <atan+0x2a>
 8017a00:	ee10 0a10 	vmov	r0, s0
 8017a04:	4b53      	ldr	r3, [pc, #332]	; (8017b54 <atan+0x324>)
 8017a06:	2200      	movs	r2, #0
 8017a08:	4629      	mov	r1, r5
 8017a0a:	f7e8 fc45 	bl	8000298 <__aeabi_dsub>
 8017a0e:	4b51      	ldr	r3, [pc, #324]	; (8017b54 <atan+0x324>)
 8017a10:	4606      	mov	r6, r0
 8017a12:	460f      	mov	r7, r1
 8017a14:	2200      	movs	r2, #0
 8017a16:	4620      	mov	r0, r4
 8017a18:	4629      	mov	r1, r5
 8017a1a:	f7e8 fc3f 	bl	800029c <__adddf3>
 8017a1e:	4602      	mov	r2, r0
 8017a20:	460b      	mov	r3, r1
 8017a22:	4630      	mov	r0, r6
 8017a24:	4639      	mov	r1, r7
 8017a26:	f7e8 ff19 	bl	800085c <__aeabi_ddiv>
 8017a2a:	f04f 0a01 	mov.w	sl, #1
 8017a2e:	4604      	mov	r4, r0
 8017a30:	460d      	mov	r5, r1
 8017a32:	e764      	b.n	80178fe <atan+0xce>
 8017a34:	4b49      	ldr	r3, [pc, #292]	; (8017b5c <atan+0x32c>)
 8017a36:	429e      	cmp	r6, r3
 8017a38:	da1d      	bge.n	8017a76 <atan+0x246>
 8017a3a:	ee10 0a10 	vmov	r0, s0
 8017a3e:	4b48      	ldr	r3, [pc, #288]	; (8017b60 <atan+0x330>)
 8017a40:	2200      	movs	r2, #0
 8017a42:	4629      	mov	r1, r5
 8017a44:	f7e8 fc28 	bl	8000298 <__aeabi_dsub>
 8017a48:	4b45      	ldr	r3, [pc, #276]	; (8017b60 <atan+0x330>)
 8017a4a:	4606      	mov	r6, r0
 8017a4c:	460f      	mov	r7, r1
 8017a4e:	2200      	movs	r2, #0
 8017a50:	4620      	mov	r0, r4
 8017a52:	4629      	mov	r1, r5
 8017a54:	f7e8 fdd8 	bl	8000608 <__aeabi_dmul>
 8017a58:	4b3e      	ldr	r3, [pc, #248]	; (8017b54 <atan+0x324>)
 8017a5a:	2200      	movs	r2, #0
 8017a5c:	f7e8 fc1e 	bl	800029c <__adddf3>
 8017a60:	4602      	mov	r2, r0
 8017a62:	460b      	mov	r3, r1
 8017a64:	4630      	mov	r0, r6
 8017a66:	4639      	mov	r1, r7
 8017a68:	f7e8 fef8 	bl	800085c <__aeabi_ddiv>
 8017a6c:	f04f 0a02 	mov.w	sl, #2
 8017a70:	4604      	mov	r4, r0
 8017a72:	460d      	mov	r5, r1
 8017a74:	e743      	b.n	80178fe <atan+0xce>
 8017a76:	462b      	mov	r3, r5
 8017a78:	ee10 2a10 	vmov	r2, s0
 8017a7c:	4939      	ldr	r1, [pc, #228]	; (8017b64 <atan+0x334>)
 8017a7e:	2000      	movs	r0, #0
 8017a80:	f7e8 feec 	bl	800085c <__aeabi_ddiv>
 8017a84:	f04f 0a03 	mov.w	sl, #3
 8017a88:	4604      	mov	r4, r0
 8017a8a:	460d      	mov	r5, r1
 8017a8c:	e737      	b.n	80178fe <atan+0xce>
 8017a8e:	4b36      	ldr	r3, [pc, #216]	; (8017b68 <atan+0x338>)
 8017a90:	4e36      	ldr	r6, [pc, #216]	; (8017b6c <atan+0x33c>)
 8017a92:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8017a96:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8017a9a:	e9da 2300 	ldrd	r2, r3, [sl]
 8017a9e:	f7e8 fbfb 	bl	8000298 <__aeabi_dsub>
 8017aa2:	4622      	mov	r2, r4
 8017aa4:	462b      	mov	r3, r5
 8017aa6:	f7e8 fbf7 	bl	8000298 <__aeabi_dsub>
 8017aaa:	4602      	mov	r2, r0
 8017aac:	460b      	mov	r3, r1
 8017aae:	e9d6 0100 	ldrd	r0, r1, [r6]
 8017ab2:	f7e8 fbf1 	bl	8000298 <__aeabi_dsub>
 8017ab6:	f1bb 0f00 	cmp.w	fp, #0
 8017aba:	4604      	mov	r4, r0
 8017abc:	460d      	mov	r5, r1
 8017abe:	f6bf aed6 	bge.w	801786e <atan+0x3e>
 8017ac2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017ac6:	461d      	mov	r5, r3
 8017ac8:	e6d1      	b.n	801786e <atan+0x3e>
 8017aca:	a51d      	add	r5, pc, #116	; (adr r5, 8017b40 <atan+0x310>)
 8017acc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8017ad0:	e6cd      	b.n	801786e <atan+0x3e>
 8017ad2:	bf00      	nop
 8017ad4:	f3af 8000 	nop.w
 8017ad8:	54442d18 	.word	0x54442d18
 8017adc:	bff921fb 	.word	0xbff921fb
 8017ae0:	8800759c 	.word	0x8800759c
 8017ae4:	7e37e43c 	.word	0x7e37e43c
 8017ae8:	e322da11 	.word	0xe322da11
 8017aec:	3f90ad3a 	.word	0x3f90ad3a
 8017af0:	24760deb 	.word	0x24760deb
 8017af4:	3fa97b4b 	.word	0x3fa97b4b
 8017af8:	a0d03d51 	.word	0xa0d03d51
 8017afc:	3fb10d66 	.word	0x3fb10d66
 8017b00:	c54c206e 	.word	0xc54c206e
 8017b04:	3fb745cd 	.word	0x3fb745cd
 8017b08:	920083ff 	.word	0x920083ff
 8017b0c:	3fc24924 	.word	0x3fc24924
 8017b10:	5555550d 	.word	0x5555550d
 8017b14:	3fd55555 	.word	0x3fd55555
 8017b18:	2c6a6c2f 	.word	0x2c6a6c2f
 8017b1c:	bfa2b444 	.word	0xbfa2b444
 8017b20:	52defd9a 	.word	0x52defd9a
 8017b24:	3fadde2d 	.word	0x3fadde2d
 8017b28:	af749a6d 	.word	0xaf749a6d
 8017b2c:	3fb3b0f2 	.word	0x3fb3b0f2
 8017b30:	fe231671 	.word	0xfe231671
 8017b34:	3fbc71c6 	.word	0x3fbc71c6
 8017b38:	9998ebc4 	.word	0x9998ebc4
 8017b3c:	3fc99999 	.word	0x3fc99999
 8017b40:	54442d18 	.word	0x54442d18
 8017b44:	3ff921fb 	.word	0x3ff921fb
 8017b48:	440fffff 	.word	0x440fffff
 8017b4c:	7ff00000 	.word	0x7ff00000
 8017b50:	3fdbffff 	.word	0x3fdbffff
 8017b54:	3ff00000 	.word	0x3ff00000
 8017b58:	3ff2ffff 	.word	0x3ff2ffff
 8017b5c:	40038000 	.word	0x40038000
 8017b60:	3ff80000 	.word	0x3ff80000
 8017b64:	bff00000 	.word	0xbff00000
 8017b68:	08018558 	.word	0x08018558
 8017b6c:	08018538 	.word	0x08018538

08017b70 <fabs>:
 8017b70:	ec51 0b10 	vmov	r0, r1, d0
 8017b74:	ee10 2a10 	vmov	r2, s0
 8017b78:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8017b7c:	ec43 2b10 	vmov	d0, r2, r3
 8017b80:	4770      	bx	lr
 8017b82:	0000      	movs	r0, r0
 8017b84:	0000      	movs	r0, r0
	...

08017b88 <nan>:
 8017b88:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8017b90 <nan+0x8>
 8017b8c:	4770      	bx	lr
 8017b8e:	bf00      	nop
 8017b90:	00000000 	.word	0x00000000
 8017b94:	7ff80000 	.word	0x7ff80000

08017b98 <__errno>:
 8017b98:	4b01      	ldr	r3, [pc, #4]	; (8017ba0 <__errno+0x8>)
 8017b9a:	6818      	ldr	r0, [r3, #0]
 8017b9c:	4770      	bx	lr
 8017b9e:	bf00      	nop
 8017ba0:	20000298 	.word	0x20000298

08017ba4 <_close>:
 8017ba4:	4b02      	ldr	r3, [pc, #8]	; (8017bb0 <_close+0xc>)
 8017ba6:	2258      	movs	r2, #88	; 0x58
 8017ba8:	601a      	str	r2, [r3, #0]
 8017baa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017bae:	4770      	bx	lr
 8017bb0:	20001580 	.word	0x20001580

08017bb4 <_fstat>:
 8017bb4:	4b02      	ldr	r3, [pc, #8]	; (8017bc0 <_fstat+0xc>)
 8017bb6:	2258      	movs	r2, #88	; 0x58
 8017bb8:	601a      	str	r2, [r3, #0]
 8017bba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017bbe:	4770      	bx	lr
 8017bc0:	20001580 	.word	0x20001580

08017bc4 <_getpid>:
 8017bc4:	4b02      	ldr	r3, [pc, #8]	; (8017bd0 <_getpid+0xc>)
 8017bc6:	2258      	movs	r2, #88	; 0x58
 8017bc8:	601a      	str	r2, [r3, #0]
 8017bca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017bce:	4770      	bx	lr
 8017bd0:	20001580 	.word	0x20001580

08017bd4 <_isatty>:
 8017bd4:	4b02      	ldr	r3, [pc, #8]	; (8017be0 <_isatty+0xc>)
 8017bd6:	2258      	movs	r2, #88	; 0x58
 8017bd8:	601a      	str	r2, [r3, #0]
 8017bda:	2000      	movs	r0, #0
 8017bdc:	4770      	bx	lr
 8017bde:	bf00      	nop
 8017be0:	20001580 	.word	0x20001580

08017be4 <_kill>:
 8017be4:	4b02      	ldr	r3, [pc, #8]	; (8017bf0 <_kill+0xc>)
 8017be6:	2258      	movs	r2, #88	; 0x58
 8017be8:	601a      	str	r2, [r3, #0]
 8017bea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017bee:	4770      	bx	lr
 8017bf0:	20001580 	.word	0x20001580

08017bf4 <_lseek>:
 8017bf4:	4b02      	ldr	r3, [pc, #8]	; (8017c00 <_lseek+0xc>)
 8017bf6:	2258      	movs	r2, #88	; 0x58
 8017bf8:	601a      	str	r2, [r3, #0]
 8017bfa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017bfe:	4770      	bx	lr
 8017c00:	20001580 	.word	0x20001580

08017c04 <_read>:
 8017c04:	4b02      	ldr	r3, [pc, #8]	; (8017c10 <_read+0xc>)
 8017c06:	2258      	movs	r2, #88	; 0x58
 8017c08:	601a      	str	r2, [r3, #0]
 8017c0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017c0e:	4770      	bx	lr
 8017c10:	20001580 	.word	0x20001580

08017c14 <_sbrk>:
 8017c14:	4b04      	ldr	r3, [pc, #16]	; (8017c28 <_sbrk+0x14>)
 8017c16:	6819      	ldr	r1, [r3, #0]
 8017c18:	4602      	mov	r2, r0
 8017c1a:	b909      	cbnz	r1, 8017c20 <_sbrk+0xc>
 8017c1c:	4903      	ldr	r1, [pc, #12]	; (8017c2c <_sbrk+0x18>)
 8017c1e:	6019      	str	r1, [r3, #0]
 8017c20:	6818      	ldr	r0, [r3, #0]
 8017c22:	4402      	add	r2, r0
 8017c24:	601a      	str	r2, [r3, #0]
 8017c26:	4770      	bx	lr
 8017c28:	20000920 	.word	0x20000920
 8017c2c:	20001590 	.word	0x20001590

08017c30 <_write>:
 8017c30:	4b02      	ldr	r3, [pc, #8]	; (8017c3c <_write+0xc>)
 8017c32:	2258      	movs	r2, #88	; 0x58
 8017c34:	601a      	str	r2, [r3, #0]
 8017c36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017c3a:	4770      	bx	lr
 8017c3c:	20001580 	.word	0x20001580

08017c40 <_exit>:
 8017c40:	e7fe      	b.n	8017c40 <_exit>
	...

08017c44 <_init>:
 8017c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017c46:	bf00      	nop
 8017c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017c4a:	bc08      	pop	{r3}
 8017c4c:	469e      	mov	lr, r3
 8017c4e:	4770      	bx	lr

08017c50 <_fini>:
 8017c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017c52:	bf00      	nop
 8017c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017c56:	bc08      	pop	{r3}
 8017c58:	469e      	mov	lr, r3
 8017c5a:	4770      	bx	lr
